<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>PDK API Guide for J721S2: mcspi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDK API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('mcspi_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">mcspi.h File Reference<div class="ingroups"><a class="el" href="group__CSL__IP__MODULE.html">CSL-FL</a> &raquo; <a class="el" href="group__CSL__MCSPI.html">McSPI CSL-FL</a> &raquo; <a class="el" href="group__CSL__MCSPI__TOP__LEVEL.html">McSPI</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<div class="textblock"><p>This file contains the function prototypes for the device abstraction layer for MCSPI. It also contains necessary structure, enum and macro definitions. </p>
<p>Programming sequence of MCSPI is as follows:</p><ol type="1">
<li>MCSPI can be put into reset by calling the API McSPIReset.</li>
<li>MCSPI CS can be enabled by calling the API McSPICSEnable.</li>
<li>Polarity of CS can be configured by calling the API McSPICSPolarityConfig.</li>
<li>Master Mode configurations by calling the API McSPIMasterModeConfig.</li>
<li>MCSPI output clock can be configured by calling the API McSPIClkConfig.</li>
<li>Word length of MCSPI can be configured by calling the API McSPIWordLengthSet.</li>
<li>Transmit Fifo can be enabled/disabled by calling the API McSPITxFIFOConfig.</li>
<li>Receive Fifo can be enabled/disabled by calling the API McSPIRxFIFOConfig.</li>
<li>Assert the CS of MCSPI by calling the API McSPICSAssert.</li>
<li>Deassert the CS of MCSPI by calling the API McSPICSDeAssert.</li>
<li>MCSPI interrupts can be enabled by calling the API McSPIIntEnable and disabled by calling the API McSPIIntDisable.</li>
<li>MCSPI channel can be enabled by calling the API McSPIChannelEnable and disabled by calling the API McSPIChannelDisable.</li>
<li>Status on MCSPI interrupts can be checked by calling the API McSPIIntStatusGet.</li>
<li>MCSPI interrupts status can be cleared by calling the API McSPIIntStatusClear.</li>
<li>Data to be transmitted is to be written to the transmit register by calling the API McSPITransmitData.</li>
<li>Received data into the MCSPI receive register can be read by calling the API McSPIReceiveData. </li>
</ol>
</div>
<p><a href="mcspi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab8d5c4edc0f02d25a1b3c23bb231b412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__MCSPI__TOP__LEVEL.html#gab8d5c4edc0f02d25a1b3c23bb231b412">MCSPI_CHANNEL_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gab8d5c4edc0f02d25a1b3c23bb231b412"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel 0 is used for data communication.  <a href="group__CSL__MCSPI__TOP__LEVEL.html#gab8d5c4edc0f02d25a1b3c23bb231b412">More...</a><br /></td></tr>
<tr class="separator:gab8d5c4edc0f02d25a1b3c23bb231b412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f52f1cda834a92e65271acf7156d67d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__MCSPI__TOP__LEVEL.html#ga3f52f1cda834a92e65271acf7156d67d">MCSPI_CHANNEL_1</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga3f52f1cda834a92e65271acf7156d67d"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel 1 is used for data communication.  <a href="group__CSL__MCSPI__TOP__LEVEL.html#ga3f52f1cda834a92e65271acf7156d67d">More...</a><br /></td></tr>
<tr class="separator:ga3f52f1cda834a92e65271acf7156d67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f4e5c4a64dd77b05ecb2634d7e7758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__MCSPI__TOP__LEVEL.html#gab5f4e5c4a64dd77b05ecb2634d7e7758">MCSPI_CHANNEL_2</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:gab5f4e5c4a64dd77b05ecb2634d7e7758"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel 2 is used for data communication.  <a href="group__CSL__MCSPI__TOP__LEVEL.html#gab5f4e5c4a64dd77b05ecb2634d7e7758">More...</a><br /></td></tr>
<tr class="separator:gab5f4e5c4a64dd77b05ecb2634d7e7758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga471023734e5329ebc65a53092d70730e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CSL__MCSPI__TOP__LEVEL.html#ga471023734e5329ebc65a53092d70730e">MCSPI_CHANNEL_3</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:ga471023734e5329ebc65a53092d70730e"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel 3 is used for data communication.  <a href="group__CSL__MCSPI__TOP__LEVEL.html#ga471023734e5329ebc65a53092d70730e">More...</a><br /></td></tr>
<tr class="separator:ga471023734e5329ebc65a53092d70730e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a283a416fcaef0c2824fdd15d2b235a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a283a416fcaef0c2824fdd15d2b235a75">MCSPI_CLK_MODE_0</a></td></tr>
<tr class="memdesc:a283a416fcaef0c2824fdd15d2b235a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI clock Mode 0 is selected SPICLK is active high and sampling occurs on the rising edge.  <a href="#a283a416fcaef0c2824fdd15d2b235a75">More...</a><br /></td></tr>
<tr class="separator:a283a416fcaef0c2824fdd15d2b235a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ca121dd989ac8df4b9c2cc939953b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a1ca121dd989ac8df4b9c2cc939953b2b">MCSPI_CLK_MODE_1</a></td></tr>
<tr class="memdesc:a1ca121dd989ac8df4b9c2cc939953b2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI clock Mode 1 is selected SPICLK is active high and sampling occurs on the falling edge.  <a href="#a1ca121dd989ac8df4b9c2cc939953b2b">More...</a><br /></td></tr>
<tr class="separator:a1ca121dd989ac8df4b9c2cc939953b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e525a7e9a456b57b5e507f712ca46db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a2e525a7e9a456b57b5e507f712ca46db">MCSPI_CLK_MODE_2</a></td></tr>
<tr class="memdesc:a2e525a7e9a456b57b5e507f712ca46db"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI clock Mode 2 is selected SPICLK is active low and sampling occurs on the falling edge.  <a href="#a2e525a7e9a456b57b5e507f712ca46db">More...</a><br /></td></tr>
<tr class="separator:a2e525a7e9a456b57b5e507f712ca46db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac736593cabe725f08b3eb41416f340fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ac736593cabe725f08b3eb41416f340fb">MCSPI_CLK_MODE_3</a></td></tr>
<tr class="memdesc:ac736593cabe725f08b3eb41416f340fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI clock Mode 3 is selected SPICLK is active low and sampling occurs on the rising edge.  <a href="#ac736593cabe725f08b3eb41416f340fb">More...</a><br /></td></tr>
<tr class="separator:ac736593cabe725f08b3eb41416f340fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab495c02282f26f698cac3f280dfc7da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ab495c02282f26f698cac3f280dfc7da3">MCSPI_REG_OFFSET</a>&#160;&#160;&#160;(0x14U)</td></tr>
<tr class="memdesc:ab495c02282f26f698cac3f280dfc7da3"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI Register Offset for MCSPI_CHxCONF, MCSPI_CHxSTAT, MCSPI_CHxCTRL, MCSPI_TXx and MCSPI_RXx register sets.  <a href="#ab495c02282f26f698cac3f280dfc7da3">More...</a><br /></td></tr>
<tr class="separator:ab495c02282f26f698cac3f280dfc7da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c2e983f3d98da3ecb3e342ee737ef1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a3c2e983f3d98da3ecb3e342ee737ef1c">MCSPI_CHCONF</a>(x)</td></tr>
<tr class="memdesc:a3c2e983f3d98da3ecb3e342ee737ef1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI Channel configuration : <a class="el" href="mcspi_8h.html#a3c2e983f3d98da3ecb3e342ee737ef1c" title="Base address of McSPI Channel configuration : MCSPI_CHCONF(x)">MCSPI_CHCONF(x)</a>  <a href="#a3c2e983f3d98da3ecb3e342ee737ef1c">More...</a><br /></td></tr>
<tr class="separator:a3c2e983f3d98da3ecb3e342ee737ef1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30204efe0c0512c7ab51e7efc1b0e1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#aa30204efe0c0512c7ab51e7efc1b0e1d">MCSPI_CHSTAT</a>(x)</td></tr>
<tr class="memdesc:aa30204efe0c0512c7ab51e7efc1b0e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI Channel status : McSPI_CHSTAT(x)  <a href="#aa30204efe0c0512c7ab51e7efc1b0e1d">More...</a><br /></td></tr>
<tr class="separator:aa30204efe0c0512c7ab51e7efc1b0e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97cf1b26053f89e1d2db63dc8f96d2d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a97cf1b26053f89e1d2db63dc8f96d2d2">MCSPI_CHCTRL</a>(x)</td></tr>
<tr class="memdesc:a97cf1b26053f89e1d2db63dc8f96d2d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI_CHCTRL(x) which is used to enable channel.  <a href="#a97cf1b26053f89e1d2db63dc8f96d2d2">More...</a><br /></td></tr>
<tr class="separator:a97cf1b26053f89e1d2db63dc8f96d2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc11d5f12cff17e21e70dbe700dbedb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#abc11d5f12cff17e21e70dbe700dbedb0">MCSPI_CHTX</a>(x)</td></tr>
<tr class="memdesc:abc11d5f12cff17e21e70dbe700dbedb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI_CHTX(x) which is used to store data to be transmitted.  <a href="#abc11d5f12cff17e21e70dbe700dbedb0">More...</a><br /></td></tr>
<tr class="separator:abc11d5f12cff17e21e70dbe700dbedb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac66a030c8b38f05d21df4ee7c806e2c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ac66a030c8b38f05d21df4ee7c806e2c1">MCSPI_CHRX</a>(x)</td></tr>
<tr class="memdesc:ac66a030c8b38f05d21df4ee7c806e2c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of McSPI_CHRX(x) which is used to store data to be received.  <a href="#ac66a030c8b38f05d21df4ee7c806e2c1">More...</a><br /></td></tr>
<tr class="separator:ac66a030c8b38f05d21df4ee7c806e2c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7ecc5e0477b9438c91438078dd75f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ac7ecc5e0477b9438c91438078dd75f95">MCSPI_WORD_LENGTH_MIN</a>&#160;&#160;&#160;((uint32_t) 4U)</td></tr>
<tr class="memdesc:ac7ecc5e0477b9438c91438078dd75f95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minumum word lengths that is valid for McSPI channel configuration.  <a href="#ac7ecc5e0477b9438c91438078dd75f95">More...</a><br /></td></tr>
<tr class="separator:ac7ecc5e0477b9438c91438078dd75f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3a50528855d0e645b4b3249b6ad38d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#aa3a50528855d0e645b4b3249b6ad38d4">MCSPI_WORD_LENGTH_MAX</a>&#160;&#160;&#160;((uint32_t) 32U)</td></tr>
<tr class="memdesc:aa3a50528855d0e645b4b3249b6ad38d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum word lengths that is valid for McSPI channel configuration.  <a href="#aa3a50528855d0e645b4b3249b6ad38d4">More...</a><br /></td></tr>
<tr class="separator:aa3a50528855d0e645b4b3249b6ad38d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b82aaa3e508fa39e3e370c80b398241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a8b82aaa3e508fa39e3e370c80b398241">MCSPI_WORD_LENGTH</a>(n)</td></tr>
<tr class="memdesc:a8b82aaa3e508fa39e3e370c80b398241"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values used to set the word length for McSPI communication 'n' can take values only between 4 &lt;= n &lt;= 32.  <a href="#a8b82aaa3e508fa39e3e370c80b398241">More...</a><br /></td></tr>
<tr class="separator:a8b82aaa3e508fa39e3e370c80b398241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2440639219818c84c1fb803de9ab457b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a2440639219818c84c1fb803de9ab457b">MCSPI_CS_TCS_0PNT5_CLK</a></td></tr>
<tr class="memdesc:a2440639219818c84c1fb803de9ab457b"><td class="mdescLeft">&#160;</td><td class="mdescRight">chip select time control(TCS) configuration : Zero interface clock cycle between CS toggling and first or last edge of SPI clock  <a href="#a2440639219818c84c1fb803de9ab457b">More...</a><br /></td></tr>
<tr class="separator:a2440639219818c84c1fb803de9ab457b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbcf9949ba0c7a0ffc7d233da776b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a8cbcf9949ba0c7a0ffc7d233da776b90">MCSPI_CS_TCS_1PNT5_CLK</a></td></tr>
<tr class="memdesc:a8cbcf9949ba0c7a0ffc7d233da776b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">chip select time control(TCS) configuration : One interface clock cycle between CS toggling and first or last edge of SPI clock  <a href="#a8cbcf9949ba0c7a0ffc7d233da776b90">More...</a><br /></td></tr>
<tr class="separator:a8cbcf9949ba0c7a0ffc7d233da776b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a440ac21f1429cc9b437fcd81f0517777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a440ac21f1429cc9b437fcd81f0517777">MCSPI_CS_TCS_2PNT5_CLK</a></td></tr>
<tr class="memdesc:a440ac21f1429cc9b437fcd81f0517777"><td class="mdescLeft">&#160;</td><td class="mdescRight">chip select time control(TCS) configuration : Two interface clock cycles between CS toggling and first or last edge of SPI clock  <a href="#a440ac21f1429cc9b437fcd81f0517777">More...</a><br /></td></tr>
<tr class="separator:a440ac21f1429cc9b437fcd81f0517777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf89b0807d1c0a0f45ab168cfca4f5fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#adf89b0807d1c0a0f45ab168cfca4f5fa">MCSPI_CS_TCS_3PNT5_CLK</a></td></tr>
<tr class="memdesc:adf89b0807d1c0a0f45ab168cfca4f5fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">chip select time control(TCS) configuration : Three interface clock cycles between CS toggling and first or last edge of SPI clock  <a href="#adf89b0807d1c0a0f45ab168cfca4f5fa">More...</a><br /></td></tr>
<tr class="separator:adf89b0807d1c0a0f45ab168cfca4f5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8228362a2630a705d7f8abadc7f37285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a8228362a2630a705d7f8abadc7f37285">MCSPI_START_BIT_POL_LOW</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__MCSPI.html#ga239bd8b2ee3c632308df410391cc64bf">MCSPI_CH0CONF_SBPOL_LOWLEVEL</a>)</td></tr>
<tr class="memdesc:a8228362a2630a705d7f8abadc7f37285"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low polarity is set for start bit for McSPI communication.  <a href="#a8228362a2630a705d7f8abadc7f37285">More...</a><br /></td></tr>
<tr class="separator:a8228362a2630a705d7f8abadc7f37285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac98c8ec998a18e28e0928a035eecd77e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ac98c8ec998a18e28e0928a035eecd77e">MCSPI_START_BIT_POL_HIGH</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__MCSPI.html#ga12c4a31a06a7e74450d81010d3ea9f8d">MCSPI_CH0CONF_SBPOL_HIGHLEVEL</a>)</td></tr>
<tr class="memdesc:ac98c8ec998a18e28e0928a035eecd77e"><td class="mdescLeft">&#160;</td><td class="mdescRight">High polarity is set for start bit for McSPI communication.  <a href="#ac98c8ec998a18e28e0928a035eecd77e">More...</a><br /></td></tr>
<tr class="separator:ac98c8ec998a18e28e0928a035eecd77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3018b502432069adf720d16f5521ea5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a3018b502432069adf720d16f5521ea5d">MCSPI_TX_RX_MODE</a></td></tr>
<tr class="memdesc:a3018b502432069adf720d16f5521ea5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit-receive mode of McSPI peripheral in master mode is configured.  <a href="#a3018b502432069adf720d16f5521ea5d">More...</a><br /></td></tr>
<tr class="separator:a3018b502432069adf720d16f5521ea5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539975029aa7ab8b2543d6cadafdf7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a539975029aa7ab8b2543d6cadafdf7bf">MCSPI_RX_ONLY_MODE</a></td></tr>
<tr class="memdesc:a539975029aa7ab8b2543d6cadafdf7bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Only Receive mode of McSPI peripheral in master mode is configured.  <a href="#a539975029aa7ab8b2543d6cadafdf7bf">More...</a><br /></td></tr>
<tr class="separator:a539975029aa7ab8b2543d6cadafdf7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9808f9f8808e832fe5954d47e2937498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a9808f9f8808e832fe5954d47e2937498">MCSPI_TX_ONLY_MODE</a></td></tr>
<tr class="memdesc:a9808f9f8808e832fe5954d47e2937498"><td class="mdescLeft">&#160;</td><td class="mdescRight">Only Transmit mode of McSPI peripheral in master mode is configured.  <a href="#a9808f9f8808e832fe5954d47e2937498">More...</a><br /></td></tr>
<tr class="separator:a9808f9f8808e832fe5954d47e2937498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2dffb6d6fba80c7c33b44d93b82f873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ae2dffb6d6fba80c7c33b44d93b82f873">MCSPI_DATA_LINE_COMM_MODE_0</a></td></tr>
<tr class="memdesc:ae2dffb6d6fba80c7c33b44d93b82f873"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communication on Data line pins is configured as : Data line 0 (SPIDAT[0]) selected for reception Data line 1 (SPIDAT[1]) selected for transmission Data Line 0 (SPIDAT[0]) selected for transmission.  <a href="#ae2dffb6d6fba80c7c33b44d93b82f873">More...</a><br /></td></tr>
<tr class="separator:ae2dffb6d6fba80c7c33b44d93b82f873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c05ba2d76e429bd417e860ca031b4ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a5c05ba2d76e429bd417e860ca031b4ba">MCSPI_DATA_LINE_COMM_MODE_1</a></td></tr>
<tr class="memdesc:a5c05ba2d76e429bd417e860ca031b4ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communication on Data line pins is configured as : Data line 0 (SPIDAT[0]) selected for reception Data line 1 (SPIDAT[1]) selected for transmission No transmission on Data Line 0 (SPIDAT[0])  <a href="#a5c05ba2d76e429bd417e860ca031b4ba">More...</a><br /></td></tr>
<tr class="separator:a5c05ba2d76e429bd417e860ca031b4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4964ac6686011dfe3038c2252061f862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a4964ac6686011dfe3038c2252061f862">MCSPI_DATA_LINE_COMM_MODE_2</a></td></tr>
<tr class="memdesc:a4964ac6686011dfe3038c2252061f862"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communication on Data line pins is configured as : Data line 0 (SPIDAT[0]) selected for reception No transmission on Data Line 1 (SPIDAT[1]) Data line 0 (SPIDAT[0]) selected for transmission.  <a href="#a4964ac6686011dfe3038c2252061f862">More...</a><br /></td></tr>
<tr class="separator:a4964ac6686011dfe3038c2252061f862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a416bfbc63ceb9870ecbe1f9272e2503f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a416bfbc63ceb9870ecbe1f9272e2503f">MCSPI_DATA_LINE_COMM_MODE_3</a></td></tr>
<tr class="memdesc:a416bfbc63ceb9870ecbe1f9272e2503f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communication on Data line pins is configured as : Data line 0 (SPIDAT[0]) selected for reception No transmission on Data Line 1 (SPIDAT[1]) No transmission on Data Line 0 (SPIDAT[0])  <a href="#a416bfbc63ceb9870ecbe1f9272e2503f">More...</a><br /></td></tr>
<tr class="separator:a416bfbc63ceb9870ecbe1f9272e2503f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab869508cd35c4f1e32c55b075d225bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ab869508cd35c4f1e32c55b075d225bcd">MCSPI_DATA_LINE_COMM_MODE_4</a></td></tr>
<tr class="memdesc:ab869508cd35c4f1e32c55b075d225bcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communication on Data line pins is configured as : Data line 1 (SPIDAT[1]) selected for reception Data line 1 (SPIDAT[1]) selected for transmission Data Line 0 (SPIDAT[0]) selected for transmission.  <a href="#ab869508cd35c4f1e32c55b075d225bcd">More...</a><br /></td></tr>
<tr class="separator:ab869508cd35c4f1e32c55b075d225bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5263513284519cf29dcc66caf7ff35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ada5263513284519cf29dcc66caf7ff35">MCSPI_DATA_LINE_COMM_MODE_5</a></td></tr>
<tr class="memdesc:ada5263513284519cf29dcc66caf7ff35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communication on Data line pins is configured as : Data line 1 (SPIDAT[1]) selected for reception Data line 1 (SPIDAT[1]) selected for transmission No transmission on Data Line 0 (SPIDAT[0])  <a href="#ada5263513284519cf29dcc66caf7ff35">More...</a><br /></td></tr>
<tr class="separator:ada5263513284519cf29dcc66caf7ff35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d7401dbd60d8db474d46f1fdf934ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a21d7401dbd60d8db474d46f1fdf934ac">MCSPI_DATA_LINE_COMM_MODE_6</a></td></tr>
<tr class="memdesc:a21d7401dbd60d8db474d46f1fdf934ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communication on Data line pins is configured as : Data line 1 (SPIDAT[1]) selected for reception No transmission on Data Line 1 (SPIDAT[1]) Data line 0 (SPIDAT[0]) selected for transmission.  <a href="#a21d7401dbd60d8db474d46f1fdf934ac">More...</a><br /></td></tr>
<tr class="separator:a21d7401dbd60d8db474d46f1fdf934ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d2e841ae456cd9d24467aa30962f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a04d2e841ae456cd9d24467aa30962f4f">MCSPI_DATA_LINE_COMM_MODE_7</a></td></tr>
<tr class="memdesc:a04d2e841ae456cd9d24467aa30962f4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communication on Data line pins is configured as : Data line 1 (SPIDAT[1]) selected for reception No transmission on Data Line 1 (SPIDAT[1]) No transmission on Data Line 0 (SPIDAT[0])  <a href="#a04d2e841ae456cd9d24467aa30962f4f">More...</a><br /></td></tr>
<tr class="separator:a04d2e841ae456cd9d24467aa30962f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0af60b6c01810f584d28b33d3475452d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a0af60b6c01810f584d28b33d3475452d">MCSPI_RX_FIFO_ENABLE</a></td></tr>
<tr class="memdesc:a0af60b6c01810f584d28b33d3475452d"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral Rx FIFO is enabled.  <a href="#a0af60b6c01810f584d28b33d3475452d">More...</a><br /></td></tr>
<tr class="separator:a0af60b6c01810f584d28b33d3475452d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac41bb9a19845e7c2770b7348e1394617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ac41bb9a19845e7c2770b7348e1394617">MCSPI_RX_FIFO_DISABLE</a></td></tr>
<tr class="memdesc:ac41bb9a19845e7c2770b7348e1394617"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral Rx FIFO is disabled.  <a href="#ac41bb9a19845e7c2770b7348e1394617">More...</a><br /></td></tr>
<tr class="separator:ac41bb9a19845e7c2770b7348e1394617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07427836253c988763d4ba6dc7ceb26a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a07427836253c988763d4ba6dc7ceb26a">MCSPI_TX_FIFO_ENABLE</a></td></tr>
<tr class="memdesc:a07427836253c988763d4ba6dc7ceb26a"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral Tx FIFO is enabled.  <a href="#a07427836253c988763d4ba6dc7ceb26a">More...</a><br /></td></tr>
<tr class="separator:a07427836253c988763d4ba6dc7ceb26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30725ee81f017468b53263e635684484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a30725ee81f017468b53263e635684484">MCSPI_TX_FIFO_DISABLE</a></td></tr>
<tr class="memdesc:a30725ee81f017468b53263e635684484"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral Tx FIFO is disabled.  <a href="#a30725ee81f017468b53263e635684484">More...</a><br /></td></tr>
<tr class="separator:a30725ee81f017468b53263e635684484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357fc18e9639fbbae6e754eed6138718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a357fc18e9639fbbae6e754eed6138718">MCSPI_DMA_RX_EVENT</a></td></tr>
<tr class="memdesc:a357fc18e9639fbbae6e754eed6138718"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral read DMA event is enabled.  <a href="#a357fc18e9639fbbae6e754eed6138718">More...</a><br /></td></tr>
<tr class="separator:a357fc18e9639fbbae6e754eed6138718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe904998acd6be15d98048124bf69c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a2fe904998acd6be15d98048124bf69c5">MCSPI_DMA_TX_EVENT</a></td></tr>
<tr class="memdesc:a2fe904998acd6be15d98048124bf69c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI peripheral write DMA event is enabled.  <a href="#a2fe904998acd6be15d98048124bf69c5">More...</a><br /></td></tr>
<tr class="separator:a2fe904998acd6be15d98048124bf69c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87ffad47adaa4de75ac78248e4d92a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a87ffad47adaa4de75ac78248e4d92a6c">MCSPI_INT_TX_EMPTY</a>(chan)</td></tr>
<tr class="memdesc:a87ffad47adaa4de75ac78248e4d92a6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask value of TX Empty interrupt enable of McSPI peripheral for the corresponding channel.  <a href="#a87ffad47adaa4de75ac78248e4d92a6c">More...</a><br /></td></tr>
<tr class="separator:a87ffad47adaa4de75ac78248e4d92a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee405a60b749721d35004059b7b169fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#aee405a60b749721d35004059b7b169fc">MCSPI_INT_TX_UNDERFLOW</a>(chan)</td></tr>
<tr class="memdesc:aee405a60b749721d35004059b7b169fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask value of TX Underflow interrupt enable of McSPI peripheral for the corresponding channel.  <a href="#aee405a60b749721d35004059b7b169fc">More...</a><br /></td></tr>
<tr class="separator:aee405a60b749721d35004059b7b169fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90afa85988c7e64aec3b2ea4f6fbc40f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a90afa85988c7e64aec3b2ea4f6fbc40f">MCSPI_INT_RX_FULL</a>(chan)</td></tr>
<tr class="memdesc:a90afa85988c7e64aec3b2ea4f6fbc40f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask value of RX Full interrupt enable of McSPI peripheral for the corresponding channel.  <a href="#a90afa85988c7e64aec3b2ea4f6fbc40f">More...</a><br /></td></tr>
<tr class="separator:a90afa85988c7e64aec3b2ea4f6fbc40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db8d7c3cb111fb7863f3822bd047c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a1db8d7c3cb111fb7863f3822bd047c80">MCSPI_INT_RX0_OVERFLOW</a></td></tr>
<tr class="memdesc:a1db8d7c3cb111fb7863f3822bd047c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask value of RX Overflow interrupt status of McSPI peripheral.  <a href="#a1db8d7c3cb111fb7863f3822bd047c80">More...</a><br /></td></tr>
<tr class="separator:a1db8d7c3cb111fb7863f3822bd047c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf693f7767f4e5043ac33a9bdcf40f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#aaf693f7767f4e5043ac33a9bdcf40f00">MCSPI_INT_EOWKE</a></td></tr>
<tr class="memdesc:aaf693f7767f4e5043ac33a9bdcf40f00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask value of End of word count interrupt enable of McSPI peripheral.  <a href="#aaf693f7767f4e5043ac33a9bdcf40f00">More...</a><br /></td></tr>
<tr class="separator:aaf693f7767f4e5043ac33a9bdcf40f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4e12baa9f6ce8efd495cde1ca34d803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ae4e12baa9f6ce8efd495cde1ca34d803">MCSPI_INITDLY_0</a></td></tr>
<tr class="memdesc:ae4e12baa9f6ce8efd495cde1ca34d803"><td class="mdescLeft">&#160;</td><td class="mdescRight">No delay is configured for first spi transfer from McSPI peripheral.  <a href="#ae4e12baa9f6ce8efd495cde1ca34d803">More...</a><br /></td></tr>
<tr class="separator:ae4e12baa9f6ce8efd495cde1ca34d803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d82310c73b406ad1117ed7ab3950167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a1d82310c73b406ad1117ed7ab3950167">MCSPI_INITDLY_4</a></td></tr>
<tr class="memdesc:a1d82310c73b406ad1117ed7ab3950167"><td class="mdescLeft">&#160;</td><td class="mdescRight">4 SPI bus clock delays is configured for first spi transfer from McSPI peripheral.  <a href="#a1d82310c73b406ad1117ed7ab3950167">More...</a><br /></td></tr>
<tr class="separator:a1d82310c73b406ad1117ed7ab3950167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d1fbe4e33059cd72c6ec199abe11316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a7d1fbe4e33059cd72c6ec199abe11316">MCSPI_INITDLY_8</a></td></tr>
<tr class="memdesc:a7d1fbe4e33059cd72c6ec199abe11316"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 SPI bus clock delays is configured for first spi transfer from McSPI peripheral.  <a href="#a7d1fbe4e33059cd72c6ec199abe11316">More...</a><br /></td></tr>
<tr class="separator:a7d1fbe4e33059cd72c6ec199abe11316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcdb83a136b23476b0ed63389abd91a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#abcdb83a136b23476b0ed63389abd91a3">MCSPI_INITDLY_16</a></td></tr>
<tr class="memdesc:abcdb83a136b23476b0ed63389abd91a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">16 SPI bus clock delays is configured for first spi transfer from McSPI peripheral.  <a href="#abcdb83a136b23476b0ed63389abd91a3">More...</a><br /></td></tr>
<tr class="separator:abcdb83a136b23476b0ed63389abd91a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a467ce5fb0a6586d7da5dcb3e099e2f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a467ce5fb0a6586d7da5dcb3e099e2f12">MCSPI_INITDLY_32</a></td></tr>
<tr class="memdesc:a467ce5fb0a6586d7da5dcb3e099e2f12"><td class="mdescLeft">&#160;</td><td class="mdescRight">32 SPI bus clock delays is configured for first spi transfer from McSPI peripheral.  <a href="#a467ce5fb0a6586d7da5dcb3e099e2f12">More...</a><br /></td></tr>
<tr class="separator:a467ce5fb0a6586d7da5dcb3e099e2f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ca644206fa7539c875bf107ebd75b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a3ca644206fa7539c875bf107ebd75b0e">MCSPI_CH_STAT_RXS_FULL</a></td></tr>
<tr class="memdesc:a3ca644206fa7539c875bf107ebd75b0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel status if Rx buffer is full.  <a href="#a3ca644206fa7539c875bf107ebd75b0e">More...</a><br /></td></tr>
<tr class="separator:a3ca644206fa7539c875bf107ebd75b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf40fdfb41f9aae7251f9acb539dba15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#acf40fdfb41f9aae7251f9acb539dba15">MCSPI_CH_STAT_TXS_EMPTY</a></td></tr>
<tr class="memdesc:acf40fdfb41f9aae7251f9acb539dba15"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel status if Tx buffer is empty.  <a href="#acf40fdfb41f9aae7251f9acb539dba15">More...</a><br /></td></tr>
<tr class="separator:acf40fdfb41f9aae7251f9acb539dba15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21be5e11acf8afed277652a5368a13c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a21be5e11acf8afed277652a5368a13c5">MCSPI_CH_STAT_EOT</a></td></tr>
<tr class="memdesc:a21be5e11acf8afed277652a5368a13c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel status if End of Transfer is completed.  <a href="#a21be5e11acf8afed277652a5368a13c5">More...</a><br /></td></tr>
<tr class="separator:a21be5e11acf8afed277652a5368a13c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b09896830315e0c6031981f17c09a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a69b09896830315e0c6031981f17c09a3">MCSPI_CH_TXFFE</a></td></tr>
<tr class="memdesc:a69b09896830315e0c6031981f17c09a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel status if Tx FIFO buffer is empty.  <a href="#a69b09896830315e0c6031981f17c09a3">More...</a><br /></td></tr>
<tr class="separator:a69b09896830315e0c6031981f17c09a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c648234ebd73b056009bb897563af56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a9c648234ebd73b056009bb897563af56">MCSPI_CH_TXFFF</a></td></tr>
<tr class="memdesc:a9c648234ebd73b056009bb897563af56"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel status if Tx FIFO buffer is full.  <a href="#a9c648234ebd73b056009bb897563af56">More...</a><br /></td></tr>
<tr class="separator:a9c648234ebd73b056009bb897563af56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe6606c04435d4478ce60d9968755a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#abe6606c04435d4478ce60d9968755a55">MCSPI_CH_RXFFE</a></td></tr>
<tr class="memdesc:abe6606c04435d4478ce60d9968755a55"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel status if Rx FIFO buffer is empty.  <a href="#abe6606c04435d4478ce60d9968755a55">More...</a><br /></td></tr>
<tr class="separator:abe6606c04435d4478ce60d9968755a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9523113539d46b4f1d34e260ace74fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a9523113539d46b4f1d34e260ace74fb7">MCSPI_CH_RXFFF</a></td></tr>
<tr class="memdesc:a9523113539d46b4f1d34e260ace74fb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI channel status if Rx FIFO buffer is full.  <a href="#a9523113539d46b4f1d34e260ace74fb7">More...</a><br /></td></tr>
<tr class="separator:a9523113539d46b4f1d34e260ace74fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e8187d74911ce2b3097c48f4316ad05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a5e8187d74911ce2b3097c48f4316ad05">MCSPI_MOA_ENABLE</a></td></tr>
<tr class="memdesc:a5e8187d74911ce2b3097c48f4316ad05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiple word ocp access is enabled.  <a href="#a5e8187d74911ce2b3097c48f4316ad05">More...</a><br /></td></tr>
<tr class="separator:a5e8187d74911ce2b3097c48f4316ad05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ac798377ffc46150cf378b47a054a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a0ac798377ffc46150cf378b47a054a15">MCSPI_MOA_DISABLE</a></td></tr>
<tr class="memdesc:a0ac798377ffc46150cf378b47a054a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiple word ocp access is disabled.  <a href="#a0ac798377ffc46150cf378b47a054a15">More...</a><br /></td></tr>
<tr class="separator:a0ac798377ffc46150cf378b47a054a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00374ff711f63b083a69167ee6d76bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a00374ff711f63b083a69167ee6d76bfc">MCSPI_SINGLE_CH</a></td></tr>
<tr class="memdesc:a00374ff711f63b083a69167ee6d76bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single channel is configured for MCSPI Peripheral.  <a href="#a00374ff711f63b083a69167ee6d76bfc">More...</a><br /></td></tr>
<tr class="separator:a00374ff711f63b083a69167ee6d76bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eba3f37b16a692d321cf7b18904ef46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a9eba3f37b16a692d321cf7b18904ef46">MCSPI_MULTI_CH</a></td></tr>
<tr class="memdesc:a9eba3f37b16a692d321cf7b18904ef46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multi channel is configured for MCSPI Peripheral.  <a href="#a9eba3f37b16a692d321cf7b18904ef46">More...</a><br /></td></tr>
<tr class="separator:a9eba3f37b16a692d321cf7b18904ef46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00e3b7be4c4918a7acf16c07577aac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ac00e3b7be4c4918a7acf16c07577aac8">MCSPI_CS_POL_HIGH</a></td></tr>
<tr class="memdesc:ac00e3b7be4c4918a7acf16c07577aac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select is held high during active state.  <a href="#ac00e3b7be4c4918a7acf16c07577aac8">More...</a><br /></td></tr>
<tr class="separator:ac00e3b7be4c4918a7acf16c07577aac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e7c1194b73b2f1ed20562bb3aedd44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a07e7c1194b73b2f1ed20562bb3aedd44">MCSPI_CS_POL_LOW</a></td></tr>
<tr class="memdesc:a07e7c1194b73b2f1ed20562bb3aedd44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip select is held low during active state.  <a href="#a07e7c1194b73b2f1ed20562bb3aedd44">More...</a><br /></td></tr>
<tr class="separator:a07e7c1194b73b2f1ed20562bb3aedd44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad907c18a78808f3b807210df82e17f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ad907c18a78808f3b807210df82e17f23">MCSPI_FDAA_DISABLE</a></td></tr>
<tr class="memdesc:ad907c18a78808f3b807210df82e17f23"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDAA operation of McSPI peripheral is disabled.  <a href="#ad907c18a78808f3b807210df82e17f23">More...</a><br /></td></tr>
<tr class="separator:ad907c18a78808f3b807210df82e17f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e11fe4ac9f2761e6a8d6dbca9183f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a0e11fe4ac9f2761e6a8d6dbca9183f4b">MCSPI_FDAA_ENABLE</a></td></tr>
<tr class="memdesc:a0e11fe4ac9f2761e6a8d6dbca9183f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDAA operation of McSPI peripheral is enabled.  <a href="#a0e11fe4ac9f2761e6a8d6dbca9183f4b">More...</a><br /></td></tr>
<tr class="separator:a0e11fe4ac9f2761e6a8d6dbca9183f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a594e4d6e0c906403d19dd8b79801f252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a594e4d6e0c906403d19dd8b79801f252">MCSPI_CLOCKS_OCP_OFF_FUNC_OFF</a></td></tr>
<tr class="memdesc:a594e4d6e0c906403d19dd8b79801f252"><td class="mdescLeft">&#160;</td><td class="mdescRight">Both OCP and Functional clock is switched off.  <a href="#a594e4d6e0c906403d19dd8b79801f252">More...</a><br /></td></tr>
<tr class="separator:a594e4d6e0c906403d19dd8b79801f252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa18c332fc83131ae614697dbe2293e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#aa18c332fc83131ae614697dbe2293e7f">MCSPI_CLOCKS_OCP_ON_FUNC_OFF</a></td></tr>
<tr class="memdesc:aa18c332fc83131ae614697dbe2293e7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">OCP clock is maintained but Functional clock is switched off.  <a href="#aa18c332fc83131ae614697dbe2293e7f">More...</a><br /></td></tr>
<tr class="separator:aa18c332fc83131ae614697dbe2293e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae21a7050dd92e8320cef50d2f827e828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ae21a7050dd92e8320cef50d2f827e828">MCSPI_CLOCKS_OCP_OFF_FUNC_ON</a></td></tr>
<tr class="memdesc:ae21a7050dd92e8320cef50d2f827e828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Functional clock is maintained but OCP clock is switched off.  <a href="#ae21a7050dd92e8320cef50d2f827e828">More...</a><br /></td></tr>
<tr class="separator:ae21a7050dd92e8320cef50d2f827e828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9034b68bc1b5b37c2242538973340736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a9034b68bc1b5b37c2242538973340736">MCSPI_CLOCKS_OCP_ON_FUNC_ON</a></td></tr>
<tr class="memdesc:a9034b68bc1b5b37c2242538973340736"><td class="mdescLeft">&#160;</td><td class="mdescRight">Both OCP and Functional clock is maintained.  <a href="#a9034b68bc1b5b37c2242538973340736">More...</a><br /></td></tr>
<tr class="separator:a9034b68bc1b5b37c2242538973340736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab214b51e31115287489bc4750c3b1b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ab214b51e31115287489bc4750c3b1b62">MCSPI_SIDLEMODE_FORCE</a></td></tr>
<tr class="memdesc:ab214b51e31115287489bc4750c3b1b62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force Idle Mode is requested for MCSPI peripheral.  <a href="#ab214b51e31115287489bc4750c3b1b62">More...</a><br /></td></tr>
<tr class="separator:ab214b51e31115287489bc4750c3b1b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c562574c45f235cb80c08c8cd332f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a81c562574c45f235cb80c08c8cd332f6">MCSPI_SIDLEMODE_NO</a></td></tr>
<tr class="memdesc:a81c562574c45f235cb80c08c8cd332f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">No Idle Mode is requested for MCSPI peripheral.  <a href="#a81c562574c45f235cb80c08c8cd332f6">More...</a><br /></td></tr>
<tr class="separator:a81c562574c45f235cb80c08c8cd332f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36951574d6fa7456dffdb18959a6bdb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a36951574d6fa7456dffdb18959a6bdb9">MCSPI_SIDLEMODE_SMART_IDLE</a></td></tr>
<tr class="memdesc:a36951574d6fa7456dffdb18959a6bdb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smart Idle Mode is requested for MCSPI peripheral.  <a href="#a36951574d6fa7456dffdb18959a6bdb9">More...</a><br /></td></tr>
<tr class="separator:a36951574d6fa7456dffdb18959a6bdb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fc388ea8db9e9bee25d6855e0656c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a9fc388ea8db9e9bee25d6855e0656c0f">MCSPI_WAKEUP_ENABLE</a></td></tr>
<tr class="memdesc:a9fc388ea8db9e9bee25d6855e0656c0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake-up feature control is enabled.  <a href="#a9fc388ea8db9e9bee25d6855e0656c0f">More...</a><br /></td></tr>
<tr class="separator:a9fc388ea8db9e9bee25d6855e0656c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d74f53ce4d5ced8327d6245760b331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a68d74f53ce4d5ced8327d6245760b331">MCSPI_WAKEUP_DISABLE</a></td></tr>
<tr class="memdesc:a68d74f53ce4d5ced8327d6245760b331"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake-up feature control is disabled.  <a href="#a68d74f53ce4d5ced8327d6245760b331">More...</a><br /></td></tr>
<tr class="separator:a68d74f53ce4d5ced8327d6245760b331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae859c7403eef0178a728188fba4dfc3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ae859c7403eef0178a728188fba4dfc3d">MCSPI_AUTOIDLE_ON</a></td></tr>
<tr class="memdesc:ae859c7403eef0178a728188fba4dfc3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auromatic OCP clock gating is configured for MCSPI peripheral.  <a href="#ae859c7403eef0178a728188fba4dfc3d">More...</a><br /></td></tr>
<tr class="separator:ae859c7403eef0178a728188fba4dfc3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e274510638ad481b3adc6066621532f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a5e274510638ad481b3adc6066621532f">MCSPI_AUTOIDLE_OFF</a></td></tr>
<tr class="memdesc:a5e274510638ad481b3adc6066621532f"><td class="mdescLeft">&#160;</td><td class="mdescRight">OCP clock is configured as free running state for MCSPI peripheral.  <a href="#a5e274510638ad481b3adc6066621532f">More...</a><br /></td></tr>
<tr class="separator:a5e274510638ad481b3adc6066621532f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aa50421c8b95e8c6f64a724e03e126e7d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#aa50421c8b95e8c6f64a724e03e126e7d">McSPIClkConfig</a> (uint32_t baseAddr, uint32_t spiInClk, uint32_t spiOutClk, uint32_t chNum, uint32_t clkMode)</td></tr>
<tr class="memdesc:aa50421c8b95e8c6f64a724e03e126e7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the clock.  <a href="#aa50421c8b95e8c6f64a724e03e126e7d">More...</a><br /></td></tr>
<tr class="separator:aa50421c8b95e8c6f64a724e03e126e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32f353dbf2c1b8a3f733ad37548fe2c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ae32f353dbf2c1b8a3f733ad37548fe2c">McSPIWordLengthSet</a> (uint32_t baseAddr, uint32_t wordLength, uint32_t chNum)</td></tr>
<tr class="memdesc:ae32f353dbf2c1b8a3f733ad37548fe2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the word length.  <a href="#ae32f353dbf2c1b8a3f733ad37548fe2c">More...</a><br /></td></tr>
<tr class="separator:ae32f353dbf2c1b8a3f733ad37548fe2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac17cb4f37d69c8cb45ee5080f9e031d9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ac17cb4f37d69c8cb45ee5080f9e031d9">McSPICSEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ac17cb4f37d69c8cb45ee5080f9e031d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable the chip select pin.  <a href="#ac17cb4f37d69c8cb45ee5080f9e031d9">More...</a><br /></td></tr>
<tr class="separator:ac17cb4f37d69c8cb45ee5080f9e031d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae40b7af83a638e945e829552e00e57cf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ae40b7af83a638e945e829552e00e57cf">McSPICSDisable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ae40b7af83a638e945e829552e00e57cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will disable the chip select pin.  <a href="#ae40b7af83a638e945e829552e00e57cf">More...</a><br /></td></tr>
<tr class="separator:ae40b7af83a638e945e829552e00e57cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108d5efa6095ae87a047a9f26bb3735c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a108d5efa6095ae87a047a9f26bb3735c">McSPICSPolarityConfig</a> (uint32_t baseAddr, uint32_t spiEnPol, uint32_t chNum)</td></tr>
<tr class="memdesc:a108d5efa6095ae87a047a9f26bb3735c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will configure the chip select polarity.  <a href="#a108d5efa6095ae87a047a9f26bb3735c">More...</a><br /></td></tr>
<tr class="separator:a108d5efa6095ae87a047a9f26bb3735c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24705f75b39082e666b137d22a5152b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a24705f75b39082e666b137d22a5152b0">McSPICSTimeControlSet</a> (uint32_t baseAddr, uint32_t csTimeControl, uint32_t chNum)</td></tr>
<tr class="memdesc:a24705f75b39082e666b137d22a5152b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will configure the chip select time control.  <a href="#a24705f75b39082e666b137d22a5152b0">More...</a><br /></td></tr>
<tr class="separator:a24705f75b39082e666b137d22a5152b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ee6e499aa7ba7212cca7eed1b2e5f8"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a44ee6e499aa7ba7212cca7eed1b2e5f8">McSPICSAssert</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a44ee6e499aa7ba7212cca7eed1b2e5f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will activate the chip select line.  <a href="#a44ee6e499aa7ba7212cca7eed1b2e5f8">More...</a><br /></td></tr>
<tr class="separator:a44ee6e499aa7ba7212cca7eed1b2e5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10bf809c36e8702d7c98c16769cc6252"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a10bf809c36e8702d7c98c16769cc6252">McSPICSDeAssert</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a10bf809c36e8702d7c98c16769cc6252"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will deactivate the chip select line.  <a href="#a10bf809c36e8702d7c98c16769cc6252">More...</a><br /></td></tr>
<tr class="separator:a10bf809c36e8702d7c98c16769cc6252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6f9ba041899c9ea6ca059eda6d92477"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#af6f9ba041899c9ea6ca059eda6d92477">McSPIStartBitEnable</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:af6f9ba041899c9ea6ca059eda6d92477"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable start bit.  <a href="#af6f9ba041899c9ea6ca059eda6d92477">More...</a><br /></td></tr>
<tr class="separator:af6f9ba041899c9ea6ca059eda6d92477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948ae01cdf63bed78a02def76a0079d9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a948ae01cdf63bed78a02def76a0079d9">McSPIStartBitPolarityConfig</a> (uint32_t baseAddr, uint32_t startBitPol, uint32_t chNum)</td></tr>
<tr class="memdesc:a948ae01cdf63bed78a02def76a0079d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will configure the polarity of start bit.  <a href="#a948ae01cdf63bed78a02def76a0079d9">More...</a><br /></td></tr>
<tr class="separator:a948ae01cdf63bed78a02def76a0079d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e32248d6ab1a6852911b1af625cefee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a2e32248d6ab1a6852911b1af625cefee">McSPIStartBitDisable</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a2e32248d6ab1a6852911b1af625cefee"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will disable the start bit mode of McSPI peripheral.  <a href="#a2e32248d6ab1a6852911b1af625cefee">More...</a><br /></td></tr>
<tr class="separator:a2e32248d6ab1a6852911b1af625cefee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549d2703b066e53b759651e30b20beda"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a549d2703b066e53b759651e30b20beda">McSPIMasterModeEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a549d2703b066e53b759651e30b20beda"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable the McSPI controller in master mode.  <a href="#a549d2703b066e53b759651e30b20beda">More...</a><br /></td></tr>
<tr class="separator:a549d2703b066e53b759651e30b20beda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e57cd84290ae2b379e8a3879cc31b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a13e57cd84290ae2b379e8a3879cc31b8">McSPISlaveModeEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a13e57cd84290ae2b379e8a3879cc31b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This call will enable the McSPI controller in Slave mode.<br />
.  <a href="#a13e57cd84290ae2b379e8a3879cc31b8">More...</a><br /></td></tr>
<tr class="separator:a13e57cd84290ae2b379e8a3879cc31b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6b50be24bd8abb89427a89f821c3f5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#aad6b50be24bd8abb89427a89f821c3f5">McSPIMasterModeConfig</a> (uint32_t baseAddr, uint32_t channelMode, uint32_t trMode, uint32_t pinMode, uint32_t chNum)</td></tr>
<tr class="memdesc:aad6b50be24bd8abb89427a89f821c3f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable the McSPI controller in master mode and configure other parameters required for master mode.  <a href="#aad6b50be24bd8abb89427a89f821c3f5">More...</a><br /></td></tr>
<tr class="separator:aad6b50be24bd8abb89427a89f821c3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2c9ff4c9c7b62bacef2f08096339f3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#aad2c9ff4c9c7b62bacef2f08096339f3">McSPIChannelEnable</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:aad2c9ff4c9c7b62bacef2f08096339f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable the channel of McSPI controller.  <a href="#aad2c9ff4c9c7b62bacef2f08096339f3">More...</a><br /></td></tr>
<tr class="separator:aad2c9ff4c9c7b62bacef2f08096339f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaa65e109582fdfe005e2595f6a7a268"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#aaaa65e109582fdfe005e2595f6a7a268">McSPIChannelDisable</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:aaaa65e109582fdfe005e2595f6a7a268"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will disable the channel of McSPI controller.  <a href="#aaaa65e109582fdfe005e2595f6a7a268">More...</a><br /></td></tr>
<tr class="separator:aaaa65e109582fdfe005e2595f6a7a268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78b261559041bd18e0c09c79eff7edd3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a78b261559041bd18e0c09c79eff7edd3">McSPIReset</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a78b261559041bd18e0c09c79eff7edd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will reset the McSPI peripheral.  <a href="#a78b261559041bd18e0c09c79eff7edd3">More...</a><br /></td></tr>
<tr class="separator:a78b261559041bd18e0c09c79eff7edd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b56edbbb2aa17e0edb81e45c1c60bee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a4b56edbbb2aa17e0edb81e45c1c60bee">McSPITurboModeEnable</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a4b56edbbb2aa17e0edb81e45c1c60bee"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable the McSPI turbo mode of operation.  <a href="#a4b56edbbb2aa17e0edb81e45c1c60bee">More...</a><br /></td></tr>
<tr class="separator:a4b56edbbb2aa17e0edb81e45c1c60bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81224340c50116c0ee253ef61c069996"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a81224340c50116c0ee253ef61c069996">McSPITurboModeDisable</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a81224340c50116c0ee253ef61c069996"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will disable the McSPI turbo mode of operation.  <a href="#a81224340c50116c0ee253ef61c069996">More...</a><br /></td></tr>
<tr class="separator:a81224340c50116c0ee253ef61c069996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a311d5364efe723890d8fd605b3bdf3c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a311d5364efe723890d8fd605b3bdf3c3">McSPITxFIFOConfig</a> (uint32_t baseAddr, uint32_t txFifo, uint32_t chNum)</td></tr>
<tr class="memdesc:a311d5364efe723890d8fd605b3bdf3c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable/disable the Tx FIFOs of McSPI peripheral.  <a href="#a311d5364efe723890d8fd605b3bdf3c3">More...</a><br /></td></tr>
<tr class="separator:a311d5364efe723890d8fd605b3bdf3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab559b3b991d5bfced63019a78bff6be3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ab559b3b991d5bfced63019a78bff6be3">McSPIRxFIFOConfig</a> (uint32_t baseAddr, uint32_t rxFifo, uint32_t chNum)</td></tr>
<tr class="memdesc:ab559b3b991d5bfced63019a78bff6be3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable/disable the Rx FIFOs of McSPI peripheral.  <a href="#ab559b3b991d5bfced63019a78bff6be3">More...</a><br /></td></tr>
<tr class="separator:ab559b3b991d5bfced63019a78bff6be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2408a850aef2b046f91cd8d89ed6fb6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#af2408a850aef2b046f91cd8d89ed6fb6">McSPIFIFOTrigLvlSet</a> (uint32_t baseAddr, uint8_t afl, uint8_t ael, uint32_t trMode)</td></tr>
<tr class="memdesc:af2408a850aef2b046f91cd8d89ed6fb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will set the transfer levels used by FIFO depending on the various McSPI transmit/receive modes.  <a href="#af2408a850aef2b046f91cd8d89ed6fb6">More...</a><br /></td></tr>
<tr class="separator:af2408a850aef2b046f91cd8d89ed6fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ddeebe9e67315c99153da5275c644c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a28ddeebe9e67315c99153da5275c644c">McSPIWordCountSet</a> (uint32_t baseAddr, uint16_t wCnt)</td></tr>
<tr class="memdesc:a28ddeebe9e67315c99153da5275c644c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will set the McSPI word counter value.  <a href="#a28ddeebe9e67315c99153da5275c644c">More...</a><br /></td></tr>
<tr class="separator:a28ddeebe9e67315c99153da5275c644c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad838068245db2baff3a081f8ed10290c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ad838068245db2baff3a081f8ed10290c">McSPIDMAEnable</a> (uint32_t baseAddr, uint32_t dmaFlags, uint32_t chNum)</td></tr>
<tr class="memdesc:ad838068245db2baff3a081f8ed10290c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable the DMA read/write events of McSPI.  <a href="#ad838068245db2baff3a081f8ed10290c">More...</a><br /></td></tr>
<tr class="separator:ad838068245db2baff3a081f8ed10290c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4504012ed505c88ce705c118fe5a1c5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ad4504012ed505c88ce705c118fe5a1c5">McSPIDMADisable</a> (uint32_t baseAddr, uint32_t dmaFlags, uint32_t chNum)</td></tr>
<tr class="memdesc:ad4504012ed505c88ce705c118fe5a1c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will disable the DMA read/write events of McSPI.  <a href="#ad4504012ed505c88ce705c118fe5a1c5">More...</a><br /></td></tr>
<tr class="separator:ad4504012ed505c88ce705c118fe5a1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1f4779ff1140cab2ce9241f41c208d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#abb1f4779ff1140cab2ce9241f41c208d">McSPIIntEnable</a> (uint32_t baseAddr, uint32_t intFlags)</td></tr>
<tr class="memdesc:abb1f4779ff1140cab2ce9241f41c208d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable the McSPI Interrupts.  <a href="#abb1f4779ff1140cab2ce9241f41c208d">More...</a><br /></td></tr>
<tr class="separator:abb1f4779ff1140cab2ce9241f41c208d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a342699f5de39794dc8261fe06c6f109e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a342699f5de39794dc8261fe06c6f109e">McSPIIntDisable</a> (uint32_t baseAddr, uint32_t intFlags)</td></tr>
<tr class="memdesc:a342699f5de39794dc8261fe06c6f109e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will disable the McSPI Interrupts.  <a href="#a342699f5de39794dc8261fe06c6f109e">More...</a><br /></td></tr>
<tr class="separator:a342699f5de39794dc8261fe06c6f109e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd8eac4ef7758a943bb53b959a661a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a6dd8eac4ef7758a943bb53b959a661a8">McSPIInitDelayConfig</a> (uint32_t baseAddr, uint32_t initDelay)</td></tr>
<tr class="memdesc:a6dd8eac4ef7758a943bb53b959a661a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will set initial delay for first transfer from McSPI peripheral.  <a href="#a6dd8eac4ef7758a943bb53b959a661a8">More...</a><br /></td></tr>
<tr class="separator:a6dd8eac4ef7758a943bb53b959a661a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d53230eb20244e854a3d42e0ed32fb4"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a0d53230eb20244e854a3d42e0ed32fb4">McSPITransmitData</a> (uint32_t baseAddr, uint32_t txData, uint32_t chNum)</td></tr>
<tr class="memdesc:a0d53230eb20244e854a3d42e0ed32fb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will put the data on to the McSPI Channel transmit register.  <a href="#a0d53230eb20244e854a3d42e0ed32fb4">More...</a><br /></td></tr>
<tr class="separator:a0d53230eb20244e854a3d42e0ed32fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43b949903dc5061af01f365b6e237ca2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a43b949903dc5061af01f365b6e237ca2">McSPIReceiveData</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a43b949903dc5061af01f365b6e237ca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will return the data present in the MCSPI_RX register.  <a href="#a43b949903dc5061af01f365b6e237ca2">More...</a><br /></td></tr>
<tr class="separator:a43b949903dc5061af01f365b6e237ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a222be2fa6d63e8cb7d9da4aca3d40436"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a222be2fa6d63e8cb7d9da4aca3d40436">McSPIIntStatusGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a222be2fa6d63e8cb7d9da4aca3d40436"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will return the status of the McSPI peripheral interrupts.  <a href="#a222be2fa6d63e8cb7d9da4aca3d40436">More...</a><br /></td></tr>
<tr class="separator:a222be2fa6d63e8cb7d9da4aca3d40436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a044768bfa16e5ef80837acb077eb6b34"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a044768bfa16e5ef80837acb077eb6b34">McSPIIntStatusClear</a> (uint32_t baseAddr, uint32_t intFlags)</td></tr>
<tr class="memdesc:a044768bfa16e5ef80837acb077eb6b34"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will clear the status of McSPI Interrupts.  <a href="#a044768bfa16e5ef80837acb077eb6b34">More...</a><br /></td></tr>
<tr class="separator:a044768bfa16e5ef80837acb077eb6b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae655c63d5aa67a5cd2263c4a9a73908b"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ae655c63d5aa67a5cd2263c4a9a73908b">McSPIChannelStatusGet</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:ae655c63d5aa67a5cd2263c4a9a73908b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will return the status of the McSPI channel currently in use.  <a href="#ae655c63d5aa67a5cd2263c4a9a73908b">More...</a><br /></td></tr>
<tr class="separator:ae655c63d5aa67a5cd2263c4a9a73908b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099b934416e6285c911d205dd332283c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a099b934416e6285c911d205dd332283c">McSPIMultipleWordAccessConfig</a> (uint32_t baseAddr, uint32_t moa)</td></tr>
<tr class="memdesc:a099b934416e6285c911d205dd332283c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable/disable multiple word OCP access for McSPI peripheral.  <a href="#a099b934416e6285c911d205dd332283c">More...</a><br /></td></tr>
<tr class="separator:a099b934416e6285c911d205dd332283c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366639004dd59da23f1e7a7a1caa4156"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a366639004dd59da23f1e7a7a1caa4156">McSPIFIFODatManagementConfig</a> (uint32_t baseAddr, uint32_t fdaa)</td></tr>
<tr class="memdesc:a366639004dd59da23f1e7a7a1caa4156"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API will enable/disable the FIFO DMA address 256-bit aligned feature of McSPI peripheral.  <a href="#a366639004dd59da23f1e7a7a1caa4156">More...</a><br /></td></tr>
<tr class="separator:a366639004dd59da23f1e7a7a1caa4156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81363f68243e3c38a2355f82ff63d02d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a81363f68243e3c38a2355f82ff63d02d">MCSPISysConfigSetup</a> (uint32_t baseAddr, uint32_t clockActivity, uint32_t sidleMode, uint32_t wakeUp, uint32_t autoIdle)</td></tr>
<tr class="memdesc:a81363f68243e3c38a2355f82ff63d02d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="mcspi_8h.html#a81363f68243e3c38a2355f82ff63d02d" title="MCSPISysConfigSetup() description for void MCSPISysConfigSetup(). This call will setup the SYSCONFIG ...">MCSPISysConfigSetup()</a> description for void <a class="el" href="mcspi_8h.html#a81363f68243e3c38a2355f82ff63d02d" title="MCSPISysConfigSetup() description for void MCSPISysConfigSetup(). This call will setup the SYSCONFIG ...">MCSPISysConfigSetup()</a>. This call will setup the SYSCONFIG register of the McSPI peripheral.  <a href="#a81363f68243e3c38a2355f82ff63d02d">More...</a><br /></td></tr>
<tr class="separator:a81363f68243e3c38a2355f82ff63d02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6229d9b1a77ce73ac14adade0ec8035b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a6229d9b1a77ce73ac14adade0ec8035b">MCSPIPinDirSet</a> (uint32_t baseAddr, uint32_t trMode, uint32_t pinMode, uint32_t chNum)</td></tr>
<tr class="memdesc:a6229d9b1a77ce73ac14adade0ec8035b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="mcspi_8h.html#a6229d9b1a77ce73ac14adade0ec8035b" title="MCSPIPinDirSet() description for void MCSPIPinDirSet(). This call will configure the Pin Direction an...">MCSPIPinDirSet()</a> description for void <a class="el" href="mcspi_8h.html#a6229d9b1a77ce73ac14adade0ec8035b" title="MCSPIPinDirSet() description for void MCSPIPinDirSet(). This call will configure the Pin Direction an...">MCSPIPinDirSet()</a>. This call will configure the Pin Direction and the transfer mode depending on the user sent values.  <a href="#a6229d9b1a77ce73ac14adade0ec8035b">More...</a><br /></td></tr>
<tr class="separator:a6229d9b1a77ce73ac14adade0ec8035b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e959f9e066acf4eaa9ecede6a077bd9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a0e959f9e066acf4eaa9ecede6a077bd9">MCSPISingleChModeEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a0e959f9e066acf4eaa9ecede6a077bd9"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="mcspi_8h.html#a0e959f9e066acf4eaa9ecede6a077bd9" title="MCSPISingleChModeEnable() description for void MCSPISingleChModeEnable(). This call will configure Mc...">MCSPISingleChModeEnable()</a> description for void <a class="el" href="mcspi_8h.html#a0e959f9e066acf4eaa9ecede6a077bd9" title="MCSPISingleChModeEnable() description for void MCSPISingleChModeEnable(). This call will configure Mc...">MCSPISingleChModeEnable()</a>. This call will configure McSPI to work in single channel mode.  <a href="#a0e959f9e066acf4eaa9ecede6a077bd9">More...</a><br /></td></tr>
<tr class="separator:a0e959f9e066acf4eaa9ecede6a077bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a9f587e7511af2b75fcc3229e8c9bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ad1a9f587e7511af2b75fcc3229e8c9bf">MCSPIMultiChModeEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ad1a9f587e7511af2b75fcc3229e8c9bf"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="mcspi_8h.html#ad1a9f587e7511af2b75fcc3229e8c9bf" title="MCSPIMultiChModeEnable() description for void MCSPIMultiChModeEnable(). This call will configure McSP...">MCSPIMultiChModeEnable()</a> description for void <a class="el" href="mcspi_8h.html#ad1a9f587e7511af2b75fcc3229e8c9bf" title="MCSPIMultiChModeEnable() description for void MCSPIMultiChModeEnable(). This call will configure McSP...">MCSPIMultiChModeEnable()</a>. This call will configure McSPI to work in Multi channel mode.  <a href="#ad1a9f587e7511af2b75fcc3229e8c9bf">More...</a><br /></td></tr>
<tr class="separator:ad1a9f587e7511af2b75fcc3229e8c9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd1fb7eaaa328ead68175f2614720158"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#afd1fb7eaaa328ead68175f2614720158">McSPISetSlaveChipSel</a> (uint32_t baseAddr, uint32_t chNum, uint32_t slaveChipSel)</td></tr>
<tr class="memdesc:afd1fb7eaaa328ead68175f2614720158"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="mcspi_8h.html#afd1fb7eaaa328ead68175f2614720158" title="McSPISetSlaveChipSel() description for void McSPISetSlaveChipSel(). This call will activate the user ...">McSPISetSlaveChipSel()</a> description for void <a class="el" href="mcspi_8h.html#afd1fb7eaaa328ead68175f2614720158" title="McSPISetSlaveChipSel() description for void McSPISetSlaveChipSel(). This call will activate the user ...">McSPISetSlaveChipSel()</a>. This call will activate the user specified chip select line.  <a href="#afd1fb7eaaa328ead68175f2614720158">More...</a><br /></td></tr>
<tr class="separator:afd1fb7eaaa328ead68175f2614720158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab42c2a63e51cc0619f87b96e8a79020e"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ab42c2a63e51cc0619f87b96e8a79020e">McSPIGetChannelCtrl</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:ab42c2a63e51cc0619f87b96e8a79020e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API returns Channel control register value.  <a href="#ab42c2a63e51cc0619f87b96e8a79020e">More...</a><br /></td></tr>
<tr class="separator:ab42c2a63e51cc0619f87b96e8a79020e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae98533ef4bc2d7e779f8a82319718f68"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#ae98533ef4bc2d7e779f8a82319718f68">McSPISetChannelCtrl</a> (uint32_t baseAddr, uint32_t chNum, uint32_t regVal)</td></tr>
<tr class="memdesc:ae98533ef4bc2d7e779f8a82319718f68"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API sets Channel control register value.  <a href="#ae98533ef4bc2d7e779f8a82319718f68">More...</a><br /></td></tr>
<tr class="separator:ae98533ef4bc2d7e779f8a82319718f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e92d67f3900e0464e131b6cd95f316"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a55e92d67f3900e0464e131b6cd95f316">McSPIGetChannelConf</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a55e92d67f3900e0464e131b6cd95f316"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API returns Channel Config register value.  <a href="#a55e92d67f3900e0464e131b6cd95f316">More...</a><br /></td></tr>
<tr class="separator:a55e92d67f3900e0464e131b6cd95f316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d525ec07e7222beba33dedb0f14701"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mcspi_8h.html#a14d525ec07e7222beba33dedb0f14701">McSPISetChannelConf</a> (uint32_t baseAddr, uint32_t chNum, uint32_t regVal)</td></tr>
<tr class="memdesc:a14d525ec07e7222beba33dedb0f14701"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API sets Channel Config register value.  <a href="#a14d525ec07e7222beba33dedb0f14701">More...</a><br /></td></tr>
<tr class="separator:a14d525ec07e7222beba33dedb0f14701"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a283a416fcaef0c2824fdd15d2b235a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a283a416fcaef0c2824fdd15d2b235a75">&#9670;&nbsp;</a></span>MCSPI_CLK_MODE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CLK_MODE_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga0f62482ceb359c09e5b91e21928b30cd">MCSPI_CH0CONF_POL_ACTIVEHIGH</a> \</div><div class="line">                                      &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#gaca4945dffddd23dd4feb83badf0d1ca4">MCSPI_CH0CONF_POL_SHIFT</a>) |           \</div><div class="line">                                     MCSPI_CH0CONF_PHA_ODD)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gaca4945dffddd23dd4feb83badf0d1ca4"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaca4945dffddd23dd4feb83badf0d1ca4">MCSPI_CH0CONF_POL_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_POL_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:607</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga0f62482ceb359c09e5b91e21928b30cd"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga0f62482ceb359c09e5b91e21928b30cd">MCSPI_CH0CONF_POL_ACTIVEHIGH</a></div><div class="ttdeci">#define MCSPI_CH0CONF_POL_ACTIVEHIGH</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:610</div></div>
</div><!-- fragment -->
<p>McSPI clock Mode 0 is selected SPICLK is active high and sampling occurs on the rising edge. </p>

</div>
</div>
<a id="a1ca121dd989ac8df4b9c2cc939953b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ca121dd989ac8df4b9c2cc939953b2b">&#9670;&nbsp;</a></span>MCSPI_CLK_MODE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CLK_MODE_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga0f62482ceb359c09e5b91e21928b30cd">MCSPI_CH0CONF_POL_ACTIVEHIGH</a> \</div><div class="line">                                      &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#gaca4945dffddd23dd4feb83badf0d1ca4">MCSPI_CH0CONF_POL_SHIFT</a>) |           \</div><div class="line">                                     MCSPI_CH0CONF_PHA_EVEN)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gaca4945dffddd23dd4feb83badf0d1ca4"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaca4945dffddd23dd4feb83badf0d1ca4">MCSPI_CH0CONF_POL_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_POL_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:607</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga0f62482ceb359c09e5b91e21928b30cd"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga0f62482ceb359c09e5b91e21928b30cd">MCSPI_CH0CONF_POL_ACTIVEHIGH</a></div><div class="ttdeci">#define MCSPI_CH0CONF_POL_ACTIVEHIGH</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:610</div></div>
</div><!-- fragment -->
<p>McSPI clock Mode 1 is selected SPICLK is active high and sampling occurs on the falling edge. </p>

</div>
</div>
<a id="a2e525a7e9a456b57b5e507f712ca46db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e525a7e9a456b57b5e507f712ca46db">&#9670;&nbsp;</a></span>MCSPI_CLK_MODE_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CLK_MODE_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga0a0d572940d4f60b5ee0408e2cc5ee17">MCSPI_CH0CONF_POL_ACTIVELOW</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#gaca4945dffddd23dd4feb83badf0d1ca4">MCSPI_CH0CONF_POL_SHIFT</a>) |                \</div><div class="line">                                     MCSPI_CH0CONF_PHA_ODD)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga0a0d572940d4f60b5ee0408e2cc5ee17"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga0a0d572940d4f60b5ee0408e2cc5ee17">MCSPI_CH0CONF_POL_ACTIVELOW</a></div><div class="ttdeci">#define MCSPI_CH0CONF_POL_ACTIVELOW</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:609</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gaca4945dffddd23dd4feb83badf0d1ca4"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaca4945dffddd23dd4feb83badf0d1ca4">MCSPI_CH0CONF_POL_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_POL_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:607</div></div>
</div><!-- fragment -->
<p>McSPI clock Mode 2 is selected SPICLK is active low and sampling occurs on the falling edge. </p>

</div>
</div>
<a id="ac736593cabe725f08b3eb41416f340fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac736593cabe725f08b3eb41416f340fb">&#9670;&nbsp;</a></span>MCSPI_CLK_MODE_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CLK_MODE_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga0a0d572940d4f60b5ee0408e2cc5ee17">MCSPI_CH0CONF_POL_ACTIVELOW</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#gaca4945dffddd23dd4feb83badf0d1ca4">MCSPI_CH0CONF_POL_SHIFT</a>) |                \</div><div class="line">                                     MCSPI_CH0CONF_PHA_EVEN)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga0a0d572940d4f60b5ee0408e2cc5ee17"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga0a0d572940d4f60b5ee0408e2cc5ee17">MCSPI_CH0CONF_POL_ACTIVELOW</a></div><div class="ttdeci">#define MCSPI_CH0CONF_POL_ACTIVELOW</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:609</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gaca4945dffddd23dd4feb83badf0d1ca4"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaca4945dffddd23dd4feb83badf0d1ca4">MCSPI_CH0CONF_POL_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_POL_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:607</div></div>
</div><!-- fragment -->
<p>McSPI clock Mode 3 is selected SPICLK is active low and sampling occurs on the rising edge. </p>

</div>
</div>
<a id="ab495c02282f26f698cac3f280dfc7da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab495c02282f26f698cac3f280dfc7da3">&#9670;&nbsp;</a></span>MCSPI_REG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_REG_OFFSET&#160;&#160;&#160;(0x14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>McSPI Register Offset for MCSPI_CHxCONF, MCSPI_CHxSTAT, MCSPI_CHxCTRL, MCSPI_TXx and MCSPI_RXx register sets. </p>

</div>
</div>
<a id="a3c2e983f3d98da3ecb3e342ee737ef1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c2e983f3d98da3ecb3e342ee737ef1c">&#9670;&nbsp;</a></span>MCSPI_CHCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CHCONF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga6d8351498613bd0c56ba9caa144206ca">MCSPI_CH0CONF</a> + \</div><div class="line">                                     (uint32_t) ((uint32_t) <a class="code" href="mcspi_8h.html#ab495c02282f26f698cac3f280dfc7da3">MCSPI_REG_OFFSET</a> * \</div><div class="line">                                     ((uint32_t) (x))))</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga6d8351498613bd0c56ba9caa144206ca"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga6d8351498613bd0c56ba9caa144206ca">MCSPI_CH0CONF</a></div><div class="ttdeci">#define MCSPI_CH0CONF</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:71</div></div>
<div class="ttc" id="mcspi_8h_html_ab495c02282f26f698cac3f280dfc7da3"><div class="ttname"><a href="mcspi_8h.html#ab495c02282f26f698cac3f280dfc7da3">MCSPI_REG_OFFSET</a></div><div class="ttdeci">#define MCSPI_REG_OFFSET</div><div class="ttdoc">McSPI Register Offset for MCSPI_CHxCONF, MCSPI_CHxSTAT, MCSPI_CHxCTRL, MCSPI_TXx and MCSPI_RXx regist...</div><div class="ttdef"><b>Definition:</b> mcspi.h:177</div></div>
</div><!-- fragment -->
<p>Base address of McSPI Channel configuration : <a class="el" href="mcspi_8h.html#a3c2e983f3d98da3ecb3e342ee737ef1c" title="Base address of McSPI Channel configuration : MCSPI_CHCONF(x)">MCSPI_CHCONF(x)</a> </p>

</div>
</div>
<a id="aa30204efe0c0512c7ab51e7efc1b0e1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa30204efe0c0512c7ab51e7efc1b0e1d">&#9670;&nbsp;</a></span>MCSPI_CHSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CHSTAT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga9426f6ca5aaee4eb8836dc9242c91113">MCSPI_CH0STAT</a> + \</div><div class="line">                                     (uint32_t) ((uint32_t) <a class="code" href="mcspi_8h.html#ab495c02282f26f698cac3f280dfc7da3">MCSPI_REG_OFFSET</a> * \</div><div class="line">                                     ((uint32_t) (x))))</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga9426f6ca5aaee4eb8836dc9242c91113"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga9426f6ca5aaee4eb8836dc9242c91113">MCSPI_CH0STAT</a></div><div class="ttdeci">#define MCSPI_CH0STAT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:72</div></div>
<div class="ttc" id="mcspi_8h_html_ab495c02282f26f698cac3f280dfc7da3"><div class="ttname"><a href="mcspi_8h.html#ab495c02282f26f698cac3f280dfc7da3">MCSPI_REG_OFFSET</a></div><div class="ttdeci">#define MCSPI_REG_OFFSET</div><div class="ttdoc">McSPI Register Offset for MCSPI_CHxCONF, MCSPI_CHxSTAT, MCSPI_CHxCTRL, MCSPI_TXx and MCSPI_RXx regist...</div><div class="ttdef"><b>Definition:</b> mcspi.h:177</div></div>
</div><!-- fragment -->
<p>Base address of McSPI Channel status : McSPI_CHSTAT(x) </p>

</div>
</div>
<a id="a97cf1b26053f89e1d2db63dc8f96d2d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97cf1b26053f89e1d2db63dc8f96d2d2">&#9670;&nbsp;</a></span>MCSPI_CHCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CHCTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga1dde3604d36043c95ecf5b26b34512e8">MCSPI_CH0CTRL</a> + \</div><div class="line">                                     (uint32_t) ((uint32_t) <a class="code" href="mcspi_8h.html#ab495c02282f26f698cac3f280dfc7da3">MCSPI_REG_OFFSET</a> * \</div><div class="line">                                     ((uint32_t) (x))))</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga1dde3604d36043c95ecf5b26b34512e8"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga1dde3604d36043c95ecf5b26b34512e8">MCSPI_CH0CTRL</a></div><div class="ttdeci">#define MCSPI_CH0CTRL</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:73</div></div>
<div class="ttc" id="mcspi_8h_html_ab495c02282f26f698cac3f280dfc7da3"><div class="ttname"><a href="mcspi_8h.html#ab495c02282f26f698cac3f280dfc7da3">MCSPI_REG_OFFSET</a></div><div class="ttdeci">#define MCSPI_REG_OFFSET</div><div class="ttdoc">McSPI Register Offset for MCSPI_CHxCONF, MCSPI_CHxSTAT, MCSPI_CHxCTRL, MCSPI_TXx and MCSPI_RXx regist...</div><div class="ttdef"><b>Definition:</b> mcspi.h:177</div></div>
</div><!-- fragment -->
<p>Base address of McSPI_CHCTRL(x) which is used to enable channel. </p>

</div>
</div>
<a id="abc11d5f12cff17e21e70dbe700dbedb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc11d5f12cff17e21e70dbe700dbedb0">&#9670;&nbsp;</a></span>MCSPI_CHTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CHTX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gaf8b4bbaa81f4efb887c6e87c207edbe8">MCSPI_TX0</a> + \</div><div class="line">                                     (uint32_t) ((uint32_t) <a class="code" href="mcspi_8h.html#ab495c02282f26f698cac3f280dfc7da3">MCSPI_REG_OFFSET</a> * \</div><div class="line">                                     ((uint32_t) (x))))</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gaf8b4bbaa81f4efb887c6e87c207edbe8"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaf8b4bbaa81f4efb887c6e87c207edbe8">MCSPI_TX0</a></div><div class="ttdeci">#define MCSPI_TX0</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:74</div></div>
<div class="ttc" id="mcspi_8h_html_ab495c02282f26f698cac3f280dfc7da3"><div class="ttname"><a href="mcspi_8h.html#ab495c02282f26f698cac3f280dfc7da3">MCSPI_REG_OFFSET</a></div><div class="ttdeci">#define MCSPI_REG_OFFSET</div><div class="ttdoc">McSPI Register Offset for MCSPI_CHxCONF, MCSPI_CHxSTAT, MCSPI_CHxCTRL, MCSPI_TXx and MCSPI_RXx regist...</div><div class="ttdef"><b>Definition:</b> mcspi.h:177</div></div>
</div><!-- fragment -->
<p>Base address of McSPI_CHTX(x) which is used to store data to be transmitted. </p>

</div>
</div>
<a id="ac66a030c8b38f05d21df4ee7c806e2c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac66a030c8b38f05d21df4ee7c806e2c1">&#9670;&nbsp;</a></span>MCSPI_CHRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CHRX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga5fa961831ee3ddbbb2faaa9aedc189bc">MCSPI_RX0</a> + \</div><div class="line">                                     (uint32_t) ((uint32_t) <a class="code" href="mcspi_8h.html#ab495c02282f26f698cac3f280dfc7da3">MCSPI_REG_OFFSET</a> * \</div><div class="line">                                     ((uint32_t) (x))))</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga5fa961831ee3ddbbb2faaa9aedc189bc"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga5fa961831ee3ddbbb2faaa9aedc189bc">MCSPI_RX0</a></div><div class="ttdeci">#define MCSPI_RX0</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:75</div></div>
<div class="ttc" id="mcspi_8h_html_ab495c02282f26f698cac3f280dfc7da3"><div class="ttname"><a href="mcspi_8h.html#ab495c02282f26f698cac3f280dfc7da3">MCSPI_REG_OFFSET</a></div><div class="ttdeci">#define MCSPI_REG_OFFSET</div><div class="ttdoc">McSPI Register Offset for MCSPI_CHxCONF, MCSPI_CHxSTAT, MCSPI_CHxCTRL, MCSPI_TXx and MCSPI_RXx regist...</div><div class="ttdef"><b>Definition:</b> mcspi.h:177</div></div>
</div><!-- fragment -->
<p>Base address of McSPI_CHRX(x) which is used to store data to be received. </p>

</div>
</div>
<a id="ac7ecc5e0477b9438c91438078dd75f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7ecc5e0477b9438c91438078dd75f95">&#9670;&nbsp;</a></span>MCSPI_WORD_LENGTH_MIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_WORD_LENGTH_MIN&#160;&#160;&#160;((uint32_t) 4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minumum word lengths that is valid for McSPI channel configuration. </p>

</div>
</div>
<a id="aa3a50528855d0e645b4b3249b6ad38d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3a50528855d0e645b4b3249b6ad38d4">&#9670;&nbsp;</a></span>MCSPI_WORD_LENGTH_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_WORD_LENGTH_MAX&#160;&#160;&#160;((uint32_t) 32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum word lengths that is valid for McSPI channel configuration. </p>

</div>
</div>
<a id="a8b82aaa3e508fa39e3e370c80b398241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b82aaa3e508fa39e3e370c80b398241">&#9670;&nbsp;</a></span>MCSPI_WORD_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_WORD_LENGTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((((uint32_t) (n)) - \</div><div class="line">                                      (uint32_t) 1U) &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#ga1c767acf09d749155428ad6daad21fbb">MCSPI_CH0CONF_WL_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga1c767acf09d749155428ad6daad21fbb"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga1c767acf09d749155428ad6daad21fbb">MCSPI_CH0CONF_WL_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_WL_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:550</div></div>
</div><!-- fragment -->
<p>Values used to set the word length for McSPI communication 'n' can take values only between 4 &lt;= n &lt;= 32. </p>

</div>
</div>
<a id="a2440639219818c84c1fb803de9ab457b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2440639219818c84c1fb803de9ab457b">&#9670;&nbsp;</a></span>MCSPI_CS_TCS_0PNT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CS_TCS_0PNT5_CLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga0120840040bb239da7a0beea7f080d11">MCSPI_CH0CONF_TCS0_ZEROCYCLEDLY</a> \</div><div class="line">                                     &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#ga7ab1218b045a975a5a95d4dd64f86be7">MCSPI_CH0CONF_TCS0_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga7ab1218b045a975a5a95d4dd64f86be7"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga7ab1218b045a975a5a95d4dd64f86be7">MCSPI_CH0CONF_TCS0_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_TCS0_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:622</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga0120840040bb239da7a0beea7f080d11"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga0120840040bb239da7a0beea7f080d11">MCSPI_CH0CONF_TCS0_ZEROCYCLEDLY</a></div><div class="ttdeci">#define MCSPI_CH0CONF_TCS0_ZEROCYCLEDLY</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:627</div></div>
</div><!-- fragment -->
<p>chip select time control(TCS) configuration : Zero interface clock cycle between CS toggling and first or last edge of SPI clock </p>

</div>
</div>
<a id="a8cbcf9949ba0c7a0ffc7d233da776b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cbcf9949ba0c7a0ffc7d233da776b90">&#9670;&nbsp;</a></span>MCSPI_CS_TCS_1PNT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CS_TCS_1PNT5_CLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga01b1017089800307373ba0997655c899">MCSPI_CH0CONF_TCS0_ONECYCLEDLY</a> \</div><div class="line">                                     &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#ga7ab1218b045a975a5a95d4dd64f86be7">MCSPI_CH0CONF_TCS0_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga01b1017089800307373ba0997655c899"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga01b1017089800307373ba0997655c899">MCSPI_CH0CONF_TCS0_ONECYCLEDLY</a></div><div class="ttdeci">#define MCSPI_CH0CONF_TCS0_ONECYCLEDLY</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:626</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga7ab1218b045a975a5a95d4dd64f86be7"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga7ab1218b045a975a5a95d4dd64f86be7">MCSPI_CH0CONF_TCS0_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_TCS0_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:622</div></div>
</div><!-- fragment -->
<p>chip select time control(TCS) configuration : One interface clock cycle between CS toggling and first or last edge of SPI clock </p>

</div>
</div>
<a id="a440ac21f1429cc9b437fcd81f0517777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a440ac21f1429cc9b437fcd81f0517777">&#9670;&nbsp;</a></span>MCSPI_CS_TCS_2PNT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CS_TCS_2PNT5_CLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga79db55129e2c30880b4c93c3ecd2e3bb">MCSPI_CH0CONF_TCS0_TWOCYCLEDLY</a> \</div><div class="line">                                     &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#ga7ab1218b045a975a5a95d4dd64f86be7">MCSPI_CH0CONF_TCS0_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga7ab1218b045a975a5a95d4dd64f86be7"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga7ab1218b045a975a5a95d4dd64f86be7">MCSPI_CH0CONF_TCS0_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_TCS0_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:622</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga79db55129e2c30880b4c93c3ecd2e3bb"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga79db55129e2c30880b4c93c3ecd2e3bb">MCSPI_CH0CONF_TCS0_TWOCYCLEDLY</a></div><div class="ttdeci">#define MCSPI_CH0CONF_TCS0_TWOCYCLEDLY</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:625</div></div>
</div><!-- fragment -->
<p>chip select time control(TCS) configuration : Two interface clock cycles between CS toggling and first or last edge of SPI clock </p>

</div>
</div>
<a id="adf89b0807d1c0a0f45ab168cfca4f5fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf89b0807d1c0a0f45ab168cfca4f5fa">&#9670;&nbsp;</a></span>MCSPI_CS_TCS_3PNT5_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CS_TCS_3PNT5_CLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                          \</div><div class="line">                                     <a class="code" href="group__CSL__HW__MCSPI.html#gaa828cd93b56960313dd68d6abd582396">MCSPI_CH0CONF_TCS0_THREECYCLEDLY</a> &lt;&lt; \</div><div class="line">                                     <a class="code" href="group__CSL__HW__MCSPI.html#ga7ab1218b045a975a5a95d4dd64f86be7">MCSPI_CH0CONF_TCS0_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gaa828cd93b56960313dd68d6abd582396"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaa828cd93b56960313dd68d6abd582396">MCSPI_CH0CONF_TCS0_THREECYCLEDLY</a></div><div class="ttdeci">#define MCSPI_CH0CONF_TCS0_THREECYCLEDLY</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:624</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga7ab1218b045a975a5a95d4dd64f86be7"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga7ab1218b045a975a5a95d4dd64f86be7">MCSPI_CH0CONF_TCS0_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_TCS0_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:622</div></div>
</div><!-- fragment -->
<p>chip select time control(TCS) configuration : Three interface clock cycles between CS toggling and first or last edge of SPI clock </p>

</div>
</div>
<a id="a8228362a2630a705d7f8abadc7f37285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8228362a2630a705d7f8abadc7f37285">&#9670;&nbsp;</a></span>MCSPI_START_BIT_POL_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_START_BIT_POL_LOW&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__MCSPI.html#ga239bd8b2ee3c632308df410391cc64bf">MCSPI_CH0CONF_SBPOL_LOWLEVEL</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Low polarity is set for start bit for McSPI communication. </p>

</div>
</div>
<a id="ac98c8ec998a18e28e0928a035eecd77e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac98c8ec998a18e28e0928a035eecd77e">&#9670;&nbsp;</a></span>MCSPI_START_BIT_POL_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_START_BIT_POL_HIGH&#160;&#160;&#160;(<a class="el" href="group__CSL__HW__MCSPI.html#ga12c4a31a06a7e74450d81010d3ea9f8d">MCSPI_CH0CONF_SBPOL_HIGHLEVEL</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High polarity is set for start bit for McSPI communication. </p>

</div>
</div>
<a id="a3018b502432069adf720d16f5521ea5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3018b502432069adf720d16f5521ea5d">&#9670;&nbsp;</a></span>MCSPI_TX_RX_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_TX_RX_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gaf3dea23781540b2d41dcdc62e4885da9">MCSPI_CH0CONF_TRM_TRANSRECEI</a> &lt;&lt; \</div><div class="line">                                     <a class="code" href="group__CSL__HW__MCSPI.html#gafed197b1913731ba4846c53a2b5fb0f2">MCSPI_CH0CONF_TRM_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gaf3dea23781540b2d41dcdc62e4885da9"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaf3dea23781540b2d41dcdc62e4885da9">MCSPI_CH0CONF_TRM_TRANSRECEI</a></div><div class="ttdeci">#define MCSPI_CH0CONF_TRM_TRANSRECEI</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:604</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gafed197b1913731ba4846c53a2b5fb0f2"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gafed197b1913731ba4846c53a2b5fb0f2">MCSPI_CH0CONF_TRM_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_TRM_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:600</div></div>
</div><!-- fragment -->
<p>Transmit-receive mode of McSPI peripheral in master mode is configured. </p>

</div>
</div>
<a id="a539975029aa7ab8b2543d6cadafdf7bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a539975029aa7ab8b2543d6cadafdf7bf">&#9670;&nbsp;</a></span>MCSPI_RX_ONLY_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_RX_ONLY_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gaa09bba96d554c2b2a1fb3dee93e7121e">MCSPI_CH0CONF_TRM_RECEIVONLY</a> &lt;&lt; \</div><div class="line">                                     <a class="code" href="group__CSL__HW__MCSPI.html#gafed197b1913731ba4846c53a2b5fb0f2">MCSPI_CH0CONF_TRM_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gaa09bba96d554c2b2a1fb3dee93e7121e"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaa09bba96d554c2b2a1fb3dee93e7121e">MCSPI_CH0CONF_TRM_RECEIVONLY</a></div><div class="ttdeci">#define MCSPI_CH0CONF_TRM_RECEIVONLY</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:605</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gafed197b1913731ba4846c53a2b5fb0f2"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gafed197b1913731ba4846c53a2b5fb0f2">MCSPI_CH0CONF_TRM_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_TRM_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:600</div></div>
</div><!-- fragment -->
<p>Only Receive mode of McSPI peripheral in master mode is configured. </p>

</div>
</div>
<a id="a9808f9f8808e832fe5954d47e2937498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9808f9f8808e832fe5954d47e2937498">&#9670;&nbsp;</a></span>MCSPI_TX_ONLY_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_TX_ONLY_MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gad3663d87e06599cea1fa2dbb7d526dc5">MCSPI_CH0CONF_TRM_TRANSONLY</a> &lt;&lt; \</div><div class="line">                                     <a class="code" href="group__CSL__HW__MCSPI.html#gafed197b1913731ba4846c53a2b5fb0f2">MCSPI_CH0CONF_TRM_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gad3663d87e06599cea1fa2dbb7d526dc5"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gad3663d87e06599cea1fa2dbb7d526dc5">MCSPI_CH0CONF_TRM_TRANSONLY</a></div><div class="ttdeci">#define MCSPI_CH0CONF_TRM_TRANSONLY</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:602</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gafed197b1913731ba4846c53a2b5fb0f2"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gafed197b1913731ba4846c53a2b5fb0f2">MCSPI_CH0CONF_TRM_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_TRM_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:600</div></div>
</div><!-- fragment -->
<p>Only Transmit mode of McSPI peripheral in master mode is configured. </p>

</div>
</div>
<a id="ae2dffb6d6fba80c7c33b44d93b82f873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2dffb6d6fba80c7c33b44d93b82f873">&#9670;&nbsp;</a></span>MCSPI_DATA_LINE_COMM_MODE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_DATA_LINE_COMM_MODE_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga7061f35f8a141bf71dfc15281d74fc52">MCSPI_CH0CONF_IS_LINE0</a> &lt;&lt;     \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#ga6b72fa9672611e2231a07e11e216d304">MCSPI_CH0CONF_IS_SHIFT</a>) |                \</div><div class="line">                                      ((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga0119ddd0eb26ecd776c0a6147ab97537">MCSPI_CH0CONF_DPE1_ENABLED</a> &lt;&lt; \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#ga432fcb5dd7b8711cf03c91c8c61828ea">MCSPI_CH0CONF_DPE1_SHIFT</a>) |              \</div><div class="line">                                      ((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gaa16883d725a76bbd286a00260d7b9d6b">MCSPI_CH0CONF_DPE0_ENABLED</a> &lt;&lt; \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#gae976f885b0b429a487d817c3f87ee0fa">MCSPI_CH0CONF_DPE0_SHIFT</a>))</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gaa16883d725a76bbd286a00260d7b9d6b"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaa16883d725a76bbd286a00260d7b9d6b">MCSPI_CH0CONF_DPE0_ENABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE0_ENABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:533</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga6b72fa9672611e2231a07e11e216d304"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga6b72fa9672611e2231a07e11e216d304">MCSPI_CH0CONF_IS_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_IS_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:535</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga7061f35f8a141bf71dfc15281d74fc52"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga7061f35f8a141bf71dfc15281d74fc52">MCSPI_CH0CONF_IS_LINE0</a></div><div class="ttdeci">#define MCSPI_CH0CONF_IS_LINE0</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:537</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga0119ddd0eb26ecd776c0a6147ab97537"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga0119ddd0eb26ecd776c0a6147ab97537">MCSPI_CH0CONF_DPE1_ENABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE1_ENABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:587</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga432fcb5dd7b8711cf03c91c8c61828ea"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga432fcb5dd7b8711cf03c91c8c61828ea">MCSPI_CH0CONF_DPE1_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE1_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:585</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gae976f885b0b429a487d817c3f87ee0fa"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gae976f885b0b429a487d817c3f87ee0fa">MCSPI_CH0CONF_DPE0_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE0_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:530</div></div>
</div><!-- fragment -->
<p>Communication on Data line pins is configured as : Data line 0 (SPIDAT[0]) selected for reception Data line 1 (SPIDAT[1]) selected for transmission Data Line 0 (SPIDAT[0]) selected for transmission. </p>

</div>
</div>
<a id="a5c05ba2d76e429bd417e860ca031b4ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c05ba2d76e429bd417e860ca031b4ba">&#9670;&nbsp;</a></span>MCSPI_DATA_LINE_COMM_MODE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_DATA_LINE_COMM_MODE_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga7061f35f8a141bf71dfc15281d74fc52">MCSPI_CH0CONF_IS_LINE0</a> &lt;&lt;     \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#ga6b72fa9672611e2231a07e11e216d304">MCSPI_CH0CONF_IS_SHIFT</a>) |                \</div><div class="line">                                      ((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga0119ddd0eb26ecd776c0a6147ab97537">MCSPI_CH0CONF_DPE1_ENABLED</a> &lt;&lt; \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#ga432fcb5dd7b8711cf03c91c8c61828ea">MCSPI_CH0CONF_DPE1_SHIFT</a>) |              \</div><div class="line">                                      ((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gae5ebaa72d320471b5d07969dbcd43aba">MCSPI_CH0CONF_DPE0_DISABLED</a>   \</div><div class="line">                                       &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#gae976f885b0b429a487d817c3f87ee0fa">MCSPI_CH0CONF_DPE0_SHIFT</a>))</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gae5ebaa72d320471b5d07969dbcd43aba"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gae5ebaa72d320471b5d07969dbcd43aba">MCSPI_CH0CONF_DPE0_DISABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE0_DISABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:532</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga6b72fa9672611e2231a07e11e216d304"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga6b72fa9672611e2231a07e11e216d304">MCSPI_CH0CONF_IS_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_IS_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:535</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga7061f35f8a141bf71dfc15281d74fc52"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga7061f35f8a141bf71dfc15281d74fc52">MCSPI_CH0CONF_IS_LINE0</a></div><div class="ttdeci">#define MCSPI_CH0CONF_IS_LINE0</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:537</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga0119ddd0eb26ecd776c0a6147ab97537"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga0119ddd0eb26ecd776c0a6147ab97537">MCSPI_CH0CONF_DPE1_ENABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE1_ENABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:587</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga432fcb5dd7b8711cf03c91c8c61828ea"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga432fcb5dd7b8711cf03c91c8c61828ea">MCSPI_CH0CONF_DPE1_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE1_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:585</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gae976f885b0b429a487d817c3f87ee0fa"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gae976f885b0b429a487d817c3f87ee0fa">MCSPI_CH0CONF_DPE0_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE0_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:530</div></div>
</div><!-- fragment -->
<p>Communication on Data line pins is configured as : Data line 0 (SPIDAT[0]) selected for reception Data line 1 (SPIDAT[1]) selected for transmission No transmission on Data Line 0 (SPIDAT[0]) </p>

</div>
</div>
<a id="a4964ac6686011dfe3038c2252061f862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4964ac6686011dfe3038c2252061f862">&#9670;&nbsp;</a></span>MCSPI_DATA_LINE_COMM_MODE_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_DATA_LINE_COMM_MODE_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga7061f35f8a141bf71dfc15281d74fc52">MCSPI_CH0CONF_IS_LINE0</a> &lt;&lt;     \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#ga6b72fa9672611e2231a07e11e216d304">MCSPI_CH0CONF_IS_SHIFT</a>) |                \</div><div class="line">                                      ((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga102963cde41e133975d222f7665de492">MCSPI_CH0CONF_DPE1_DISABLED</a>   \</div><div class="line">                                       &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#ga432fcb5dd7b8711cf03c91c8c61828ea">MCSPI_CH0CONF_DPE1_SHIFT</a>) |           \</div><div class="line">                                      ((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gaa16883d725a76bbd286a00260d7b9d6b">MCSPI_CH0CONF_DPE0_ENABLED</a> &lt;&lt; \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#gae976f885b0b429a487d817c3f87ee0fa">MCSPI_CH0CONF_DPE0_SHIFT</a>))</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gaa16883d725a76bbd286a00260d7b9d6b"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaa16883d725a76bbd286a00260d7b9d6b">MCSPI_CH0CONF_DPE0_ENABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE0_ENABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:533</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga6b72fa9672611e2231a07e11e216d304"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga6b72fa9672611e2231a07e11e216d304">MCSPI_CH0CONF_IS_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_IS_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:535</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga7061f35f8a141bf71dfc15281d74fc52"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga7061f35f8a141bf71dfc15281d74fc52">MCSPI_CH0CONF_IS_LINE0</a></div><div class="ttdeci">#define MCSPI_CH0CONF_IS_LINE0</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:537</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga102963cde41e133975d222f7665de492"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga102963cde41e133975d222f7665de492">MCSPI_CH0CONF_DPE1_DISABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE1_DISABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:588</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga432fcb5dd7b8711cf03c91c8c61828ea"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga432fcb5dd7b8711cf03c91c8c61828ea">MCSPI_CH0CONF_DPE1_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE1_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:585</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gae976f885b0b429a487d817c3f87ee0fa"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gae976f885b0b429a487d817c3f87ee0fa">MCSPI_CH0CONF_DPE0_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE0_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:530</div></div>
</div><!-- fragment -->
<p>Communication on Data line pins is configured as : Data line 0 (SPIDAT[0]) selected for reception No transmission on Data Line 1 (SPIDAT[1]) Data line 0 (SPIDAT[0]) selected for transmission. </p>

</div>
</div>
<a id="a416bfbc63ceb9870ecbe1f9272e2503f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a416bfbc63ceb9870ecbe1f9272e2503f">&#9670;&nbsp;</a></span>MCSPI_DATA_LINE_COMM_MODE_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_DATA_LINE_COMM_MODE_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga7061f35f8a141bf71dfc15281d74fc52">MCSPI_CH0CONF_IS_LINE0</a> &lt;&lt;   \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#ga6b72fa9672611e2231a07e11e216d304">MCSPI_CH0CONF_IS_SHIFT</a>) |              \</div><div class="line">                                      ((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga102963cde41e133975d222f7665de492">MCSPI_CH0CONF_DPE1_DISABLED</a> \</div><div class="line">                                       &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#ga432fcb5dd7b8711cf03c91c8c61828ea">MCSPI_CH0CONF_DPE1_SHIFT</a>) |         \</div><div class="line">                                      ((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gae5ebaa72d320471b5d07969dbcd43aba">MCSPI_CH0CONF_DPE0_DISABLED</a> \</div><div class="line">                                       &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#gae976f885b0b429a487d817c3f87ee0fa">MCSPI_CH0CONF_DPE0_SHIFT</a>))</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gae5ebaa72d320471b5d07969dbcd43aba"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gae5ebaa72d320471b5d07969dbcd43aba">MCSPI_CH0CONF_DPE0_DISABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE0_DISABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:532</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga6b72fa9672611e2231a07e11e216d304"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga6b72fa9672611e2231a07e11e216d304">MCSPI_CH0CONF_IS_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_IS_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:535</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga7061f35f8a141bf71dfc15281d74fc52"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga7061f35f8a141bf71dfc15281d74fc52">MCSPI_CH0CONF_IS_LINE0</a></div><div class="ttdeci">#define MCSPI_CH0CONF_IS_LINE0</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:537</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga102963cde41e133975d222f7665de492"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga102963cde41e133975d222f7665de492">MCSPI_CH0CONF_DPE1_DISABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE1_DISABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:588</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga432fcb5dd7b8711cf03c91c8c61828ea"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga432fcb5dd7b8711cf03c91c8c61828ea">MCSPI_CH0CONF_DPE1_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE1_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:585</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gae976f885b0b429a487d817c3f87ee0fa"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gae976f885b0b429a487d817c3f87ee0fa">MCSPI_CH0CONF_DPE0_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE0_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:530</div></div>
</div><!-- fragment -->
<p>Communication on Data line pins is configured as : Data line 0 (SPIDAT[0]) selected for reception No transmission on Data Line 1 (SPIDAT[1]) No transmission on Data Line 0 (SPIDAT[0]) </p>

</div>
</div>
<a id="ab869508cd35c4f1e32c55b075d225bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab869508cd35c4f1e32c55b075d225bcd">&#9670;&nbsp;</a></span>MCSPI_DATA_LINE_COMM_MODE_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_DATA_LINE_COMM_MODE_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga6b2647a323b7d57e299139c9a9cfdef6">MCSPI_CH0CONF_IS_LINE1</a> &lt;&lt;     \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#ga6b72fa9672611e2231a07e11e216d304">MCSPI_CH0CONF_IS_SHIFT</a>) |                \</div><div class="line">                                      ((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga0119ddd0eb26ecd776c0a6147ab97537">MCSPI_CH0CONF_DPE1_ENABLED</a> &lt;&lt; \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#ga432fcb5dd7b8711cf03c91c8c61828ea">MCSPI_CH0CONF_DPE1_SHIFT</a>) |              \</div><div class="line">                                      ((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gaa16883d725a76bbd286a00260d7b9d6b">MCSPI_CH0CONF_DPE0_ENABLED</a> &lt;&lt; \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#gae976f885b0b429a487d817c3f87ee0fa">MCSPI_CH0CONF_DPE0_SHIFT</a>))</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gaa16883d725a76bbd286a00260d7b9d6b"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaa16883d725a76bbd286a00260d7b9d6b">MCSPI_CH0CONF_DPE0_ENABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE0_ENABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:533</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga6b2647a323b7d57e299139c9a9cfdef6"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga6b2647a323b7d57e299139c9a9cfdef6">MCSPI_CH0CONF_IS_LINE1</a></div><div class="ttdeci">#define MCSPI_CH0CONF_IS_LINE1</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:538</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga6b72fa9672611e2231a07e11e216d304"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga6b72fa9672611e2231a07e11e216d304">MCSPI_CH0CONF_IS_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_IS_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:535</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga0119ddd0eb26ecd776c0a6147ab97537"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga0119ddd0eb26ecd776c0a6147ab97537">MCSPI_CH0CONF_DPE1_ENABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE1_ENABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:587</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga432fcb5dd7b8711cf03c91c8c61828ea"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga432fcb5dd7b8711cf03c91c8c61828ea">MCSPI_CH0CONF_DPE1_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE1_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:585</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gae976f885b0b429a487d817c3f87ee0fa"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gae976f885b0b429a487d817c3f87ee0fa">MCSPI_CH0CONF_DPE0_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE0_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:530</div></div>
</div><!-- fragment -->
<p>Communication on Data line pins is configured as : Data line 1 (SPIDAT[1]) selected for reception Data line 1 (SPIDAT[1]) selected for transmission Data Line 0 (SPIDAT[0]) selected for transmission. </p>

</div>
</div>
<a id="ada5263513284519cf29dcc66caf7ff35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada5263513284519cf29dcc66caf7ff35">&#9670;&nbsp;</a></span>MCSPI_DATA_LINE_COMM_MODE_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_DATA_LINE_COMM_MODE_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga6b2647a323b7d57e299139c9a9cfdef6">MCSPI_CH0CONF_IS_LINE1</a> &lt;&lt;     \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#ga6b72fa9672611e2231a07e11e216d304">MCSPI_CH0CONF_IS_SHIFT</a>) |                \</div><div class="line">                                      ((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga0119ddd0eb26ecd776c0a6147ab97537">MCSPI_CH0CONF_DPE1_ENABLED</a> &lt;&lt; \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#ga432fcb5dd7b8711cf03c91c8c61828ea">MCSPI_CH0CONF_DPE1_SHIFT</a>) |              \</div><div class="line">                                      ((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gae5ebaa72d320471b5d07969dbcd43aba">MCSPI_CH0CONF_DPE0_DISABLED</a>   \</div><div class="line">                                       &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#gae976f885b0b429a487d817c3f87ee0fa">MCSPI_CH0CONF_DPE0_SHIFT</a>))</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gae5ebaa72d320471b5d07969dbcd43aba"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gae5ebaa72d320471b5d07969dbcd43aba">MCSPI_CH0CONF_DPE0_DISABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE0_DISABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:532</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga6b2647a323b7d57e299139c9a9cfdef6"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga6b2647a323b7d57e299139c9a9cfdef6">MCSPI_CH0CONF_IS_LINE1</a></div><div class="ttdeci">#define MCSPI_CH0CONF_IS_LINE1</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:538</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga6b72fa9672611e2231a07e11e216d304"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga6b72fa9672611e2231a07e11e216d304">MCSPI_CH0CONF_IS_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_IS_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:535</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga0119ddd0eb26ecd776c0a6147ab97537"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga0119ddd0eb26ecd776c0a6147ab97537">MCSPI_CH0CONF_DPE1_ENABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE1_ENABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:587</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga432fcb5dd7b8711cf03c91c8c61828ea"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga432fcb5dd7b8711cf03c91c8c61828ea">MCSPI_CH0CONF_DPE1_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE1_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:585</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gae976f885b0b429a487d817c3f87ee0fa"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gae976f885b0b429a487d817c3f87ee0fa">MCSPI_CH0CONF_DPE0_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE0_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:530</div></div>
</div><!-- fragment -->
<p>Communication on Data line pins is configured as : Data line 1 (SPIDAT[1]) selected for reception Data line 1 (SPIDAT[1]) selected for transmission No transmission on Data Line 0 (SPIDAT[0]) </p>

</div>
</div>
<a id="a21d7401dbd60d8db474d46f1fdf934ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21d7401dbd60d8db474d46f1fdf934ac">&#9670;&nbsp;</a></span>MCSPI_DATA_LINE_COMM_MODE_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_DATA_LINE_COMM_MODE_6</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga6b2647a323b7d57e299139c9a9cfdef6">MCSPI_CH0CONF_IS_LINE1</a> &lt;&lt;     \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#ga6b72fa9672611e2231a07e11e216d304">MCSPI_CH0CONF_IS_SHIFT</a>) |                \</div><div class="line">                                      ((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga102963cde41e133975d222f7665de492">MCSPI_CH0CONF_DPE1_DISABLED</a>   \</div><div class="line">                                       &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#ga432fcb5dd7b8711cf03c91c8c61828ea">MCSPI_CH0CONF_DPE1_SHIFT</a>) |           \</div><div class="line">                                      ((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gaa16883d725a76bbd286a00260d7b9d6b">MCSPI_CH0CONF_DPE0_ENABLED</a> &lt;&lt; \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#gae976f885b0b429a487d817c3f87ee0fa">MCSPI_CH0CONF_DPE0_SHIFT</a>))</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gaa16883d725a76bbd286a00260d7b9d6b"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaa16883d725a76bbd286a00260d7b9d6b">MCSPI_CH0CONF_DPE0_ENABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE0_ENABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:533</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga6b2647a323b7d57e299139c9a9cfdef6"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga6b2647a323b7d57e299139c9a9cfdef6">MCSPI_CH0CONF_IS_LINE1</a></div><div class="ttdeci">#define MCSPI_CH0CONF_IS_LINE1</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:538</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga6b72fa9672611e2231a07e11e216d304"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga6b72fa9672611e2231a07e11e216d304">MCSPI_CH0CONF_IS_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_IS_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:535</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga102963cde41e133975d222f7665de492"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga102963cde41e133975d222f7665de492">MCSPI_CH0CONF_DPE1_DISABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE1_DISABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:588</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga432fcb5dd7b8711cf03c91c8c61828ea"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga432fcb5dd7b8711cf03c91c8c61828ea">MCSPI_CH0CONF_DPE1_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE1_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:585</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gae976f885b0b429a487d817c3f87ee0fa"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gae976f885b0b429a487d817c3f87ee0fa">MCSPI_CH0CONF_DPE0_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE0_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:530</div></div>
</div><!-- fragment -->
<p>Communication on Data line pins is configured as : Data line 1 (SPIDAT[1]) selected for reception No transmission on Data Line 1 (SPIDAT[1]) Data line 0 (SPIDAT[0]) selected for transmission. </p>

</div>
</div>
<a id="a04d2e841ae456cd9d24467aa30962f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04d2e841ae456cd9d24467aa30962f4f">&#9670;&nbsp;</a></span>MCSPI_DATA_LINE_COMM_MODE_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_DATA_LINE_COMM_MODE_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga6b2647a323b7d57e299139c9a9cfdef6">MCSPI_CH0CONF_IS_LINE1</a> &lt;&lt;   \</div><div class="line">                                        <a class="code" href="group__CSL__HW__MCSPI.html#ga6b72fa9672611e2231a07e11e216d304">MCSPI_CH0CONF_IS_SHIFT</a>) |              \</div><div class="line">                                       ((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga102963cde41e133975d222f7665de492">MCSPI_CH0CONF_DPE1_DISABLED</a> \</div><div class="line">                                        &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#ga432fcb5dd7b8711cf03c91c8c61828ea">MCSPI_CH0CONF_DPE1_SHIFT</a>) |         \</div><div class="line">                                       ((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gae5ebaa72d320471b5d07969dbcd43aba">MCSPI_CH0CONF_DPE0_DISABLED</a> \</div><div class="line">                                        &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#gae976f885b0b429a487d817c3f87ee0fa">MCSPI_CH0CONF_DPE0_SHIFT</a>))</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gae5ebaa72d320471b5d07969dbcd43aba"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gae5ebaa72d320471b5d07969dbcd43aba">MCSPI_CH0CONF_DPE0_DISABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE0_DISABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:532</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga6b2647a323b7d57e299139c9a9cfdef6"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga6b2647a323b7d57e299139c9a9cfdef6">MCSPI_CH0CONF_IS_LINE1</a></div><div class="ttdeci">#define MCSPI_CH0CONF_IS_LINE1</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:538</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga6b72fa9672611e2231a07e11e216d304"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga6b72fa9672611e2231a07e11e216d304">MCSPI_CH0CONF_IS_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_IS_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:535</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga102963cde41e133975d222f7665de492"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga102963cde41e133975d222f7665de492">MCSPI_CH0CONF_DPE1_DISABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE1_DISABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:588</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga432fcb5dd7b8711cf03c91c8c61828ea"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga432fcb5dd7b8711cf03c91c8c61828ea">MCSPI_CH0CONF_DPE1_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE1_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:585</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gae976f885b0b429a487d817c3f87ee0fa"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gae976f885b0b429a487d817c3f87ee0fa">MCSPI_CH0CONF_DPE0_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DPE0_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:530</div></div>
</div><!-- fragment -->
<p>Communication on Data line pins is configured as : Data line 1 (SPIDAT[1]) selected for reception No transmission on Data Line 1 (SPIDAT[1]) No transmission on Data Line 0 (SPIDAT[0]) </p>

</div>
</div>
<a id="a0af60b6c01810f584d28b33d3475452d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0af60b6c01810f584d28b33d3475452d">&#9670;&nbsp;</a></span>MCSPI_RX_FIFO_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_RX_FIFO_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gacae76b4812e6aee82c69f692fe44bfca">MCSPI_CH0CONF_FFER_FFENABLED</a> \</div><div class="line">                                      &lt;&lt;                                      \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#ga754388fd894f5a87e93f357b53f3fa4e">MCSPI_CH0CONF_FFER_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga754388fd894f5a87e93f357b53f3fa4e"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga754388fd894f5a87e93f357b53f3fa4e">MCSPI_CH0CONF_FFER_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_FFER_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:629</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gacae76b4812e6aee82c69f692fe44bfca"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gacae76b4812e6aee82c69f692fe44bfca">MCSPI_CH0CONF_FFER_FFENABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_FFER_FFENABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:631</div></div>
</div><!-- fragment -->
<p>McSPI peripheral Rx FIFO is enabled. </p>

</div>
</div>
<a id="ac41bb9a19845e7c2770b7348e1394617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac41bb9a19845e7c2770b7348e1394617">&#9670;&nbsp;</a></span>MCSPI_RX_FIFO_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_RX_FIFO_DISABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga4772b3b4098d88a9e1d6163590c91f7e">MCSPI_CH0CONF_FFER_FFDISABLED</a> \</div><div class="line">                                      &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#ga754388fd894f5a87e93f357b53f3fa4e">MCSPI_CH0CONF_FFER_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga4772b3b4098d88a9e1d6163590c91f7e"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga4772b3b4098d88a9e1d6163590c91f7e">MCSPI_CH0CONF_FFER_FFDISABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_FFER_FFDISABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:632</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga754388fd894f5a87e93f357b53f3fa4e"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga754388fd894f5a87e93f357b53f3fa4e">MCSPI_CH0CONF_FFER_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_FFER_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:629</div></div>
</div><!-- fragment -->
<p>McSPI peripheral Rx FIFO is disabled. </p>

</div>
</div>
<a id="a07427836253c988763d4ba6dc7ceb26a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07427836253c988763d4ba6dc7ceb26a">&#9670;&nbsp;</a></span>MCSPI_TX_FIFO_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_TX_FIFO_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga7682ba592d91621e8ba92702d766815a">MCSPI_CH0CONF_FFEW_FFENABLED</a> \</div><div class="line">                                      &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#gaf2ce68b4493def872111c1f89048c4f0">MCSPI_CH0CONF_FFEW_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gaf2ce68b4493def872111c1f89048c4f0"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaf2ce68b4493def872111c1f89048c4f0">MCSPI_CH0CONF_FFEW_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_FFEW_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:634</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga7682ba592d91621e8ba92702d766815a"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga7682ba592d91621e8ba92702d766815a">MCSPI_CH0CONF_FFEW_FFENABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_FFEW_FFENABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:636</div></div>
</div><!-- fragment -->
<p>McSPI peripheral Tx FIFO is enabled. </p>

</div>
</div>
<a id="a30725ee81f017468b53263e635684484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30725ee81f017468b53263e635684484">&#9670;&nbsp;</a></span>MCSPI_TX_FIFO_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_TX_FIFO_DISABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga8f879337255cc98eba1abb884d436471">MCSPI_CH0CONF_FFEW_FFDISABLED</a> \</div><div class="line">                                      &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#gaf2ce68b4493def872111c1f89048c4f0">MCSPI_CH0CONF_FFEW_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gaf2ce68b4493def872111c1f89048c4f0"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaf2ce68b4493def872111c1f89048c4f0">MCSPI_CH0CONF_FFEW_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_FFEW_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:634</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga8f879337255cc98eba1abb884d436471"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga8f879337255cc98eba1abb884d436471">MCSPI_CH0CONF_FFEW_FFDISABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_FFEW_FFDISABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:637</div></div>
</div><!-- fragment -->
<p>McSPI peripheral Tx FIFO is disabled. </p>

</div>
</div>
<a id="a357fc18e9639fbbae6e754eed6138718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a357fc18e9639fbbae6e754eed6138718">&#9670;&nbsp;</a></span>MCSPI_DMA_RX_EVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_DMA_RX_EVENT</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga24179a952cf274c8495b6b1e24b89c52">MCSPI_CH0CONF_DMAR_ENABLED</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#ga3113382b2be06ca42c05e6951dc33f01">MCSPI_CH0CONF_DMAR_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga24179a952cf274c8495b6b1e24b89c52"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga24179a952cf274c8495b6b1e24b89c52">MCSPI_CH0CONF_DMAR_ENABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DMAR_ENABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:543</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga3113382b2be06ca42c05e6951dc33f01"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga3113382b2be06ca42c05e6951dc33f01">MCSPI_CH0CONF_DMAR_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DMAR_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:540</div></div>
</div><!-- fragment -->
<p>McSPI peripheral read DMA event is enabled. </p>

</div>
</div>
<a id="a2fe904998acd6be15d98048124bf69c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fe904998acd6be15d98048124bf69c5">&#9670;&nbsp;</a></span>MCSPI_DMA_TX_EVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_DMA_TX_EVENT</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga98b9e3478807546cd297c01d5da6f4bf">MCSPI_CH0CONF_DMAW_ENABLED</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#gaaef2590f08ac502f9825dfb12e2c7732">MCSPI_CH0CONF_DMAW_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gaaef2590f08ac502f9825dfb12e2c7732"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaaef2590f08ac502f9825dfb12e2c7732">MCSPI_CH0CONF_DMAW_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DMAW_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:595</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga98b9e3478807546cd297c01d5da6f4bf"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga98b9e3478807546cd297c01d5da6f4bf">MCSPI_CH0CONF_DMAW_ENABLED</a></div><div class="ttdeci">#define MCSPI_CH0CONF_DMAW_ENABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:597</div></div>
</div><!-- fragment -->
<p>McSPI peripheral write DMA event is enabled. </p>

</div>
</div>
<a id="a87ffad47adaa4de75ac78248e4d92a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87ffad47adaa4de75ac78248e4d92a6c">&#9670;&nbsp;</a></span>MCSPI_INT_TX_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_INT_TX_EMPTY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">chan</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                               \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#ga6e79c7e65c974fd47b81673bfa61ffef">MCSPI_IRQENABLE_TX0_EMPTY_ENABLE_MASK</a> &lt;&lt; \</div><div class="line">                                      ((chan) * 4U))</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga6e79c7e65c974fd47b81673bfa61ffef"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga6e79c7e65c974fd47b81673bfa61ffef">MCSPI_IRQENABLE_TX0_EMPTY_ENABLE_MASK</a></div><div class="ttdeci">#define MCSPI_IRQENABLE_TX0_EMPTY_ENABLE_MASK</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:318</div></div>
</div><!-- fragment -->
<p>Mask value of TX Empty interrupt enable of McSPI peripheral for the corresponding channel. </p>

</div>
</div>
<a id="aee405a60b749721d35004059b7b169fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee405a60b749721d35004059b7b169fc">&#9670;&nbsp;</a></span>MCSPI_INT_TX_UNDERFLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_INT_TX_UNDERFLOW</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">chan</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                                \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#ga0e3064c05fc8f2fa3cdf9181ef6aab6d">MCSPI_IRQENABLE_TX0_UNDERFLOW_ENABLE_MASK</a> \</div><div class="line">                                      &lt;&lt; ((chan) * 4U))</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga0e3064c05fc8f2fa3cdf9181ef6aab6d"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga0e3064c05fc8f2fa3cdf9181ef6aab6d">MCSPI_IRQENABLE_TX0_UNDERFLOW_ENABLE_MASK</a></div><div class="ttdeci">#define MCSPI_IRQENABLE_TX0_UNDERFLOW_ENABLE_MASK</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:343</div></div>
</div><!-- fragment -->
<p>Mask value of TX Underflow interrupt enable of McSPI peripheral for the corresponding channel. </p>

</div>
</div>
<a id="a90afa85988c7e64aec3b2ea4f6fbc40f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90afa85988c7e64aec3b2ea4f6fbc40f">&#9670;&nbsp;</a></span>MCSPI_INT_RX_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_INT_RX_FULL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">chan</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                              \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#ga790252c295981c640841084b55293baf">MCSPI_IRQENABLE_RX0_FULL_ENABLE_MASK</a> &lt;&lt; \</div><div class="line">                                      ((chan) * 4U))</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga790252c295981c640841084b55293baf"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga790252c295981c640841084b55293baf">MCSPI_IRQENABLE_RX0_FULL_ENABLE_MASK</a></div><div class="ttdeci">#define MCSPI_IRQENABLE_RX0_FULL_ENABLE_MASK</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:323</div></div>
</div><!-- fragment -->
<p>Mask value of RX Full interrupt enable of McSPI peripheral for the corresponding channel. </p>

</div>
</div>
<a id="a1db8d7c3cb111fb7863f3822bd047c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1db8d7c3cb111fb7863f3822bd047c80">&#9670;&nbsp;</a></span>MCSPI_INT_RX0_OVERFLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_INT_RX0_OVERFLOW</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#gab4d8ac2483cb248ede39fa7d0e512d92">MCSPI_IRQSTATUS_RX0_OVERFLOW_MASK</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gab4d8ac2483cb248ede39fa7d0e512d92"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gab4d8ac2483cb248ede39fa7d0e512d92">MCSPI_IRQSTATUS_RX0_OVERFLOW_MASK</a></div><div class="ttdeci">#define MCSPI_IRQSTATUS_RX0_OVERFLOW_MASK</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:286</div></div>
</div><!-- fragment -->
<p>Mask value of RX Overflow interrupt status of McSPI peripheral. </p>

</div>
</div>
<a id="aaf693f7767f4e5043ac33a9bdcf40f00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf693f7767f4e5043ac33a9bdcf40f00">&#9670;&nbsp;</a></span>MCSPI_INT_EOWKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_INT_EOWKE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                               \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#ga8553cac1fef51ea266ab18e2f11f6cef">MCSPI_IRQENABLE_EOW_ENABLE_IRQENABLED</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#gabf6807a4d53dd1d629896a569844a981">MCSPI_IRQENABLE_EOW_ENABLE_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gabf6807a4d53dd1d629896a569844a981"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gabf6807a4d53dd1d629896a569844a981">MCSPI_IRQENABLE_EOW_ENABLE_SHIFT</a></div><div class="ttdeci">#define MCSPI_IRQENABLE_EOW_ENABLE_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:388</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga8553cac1fef51ea266ab18e2f11f6cef"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga8553cac1fef51ea266ab18e2f11f6cef">MCSPI_IRQENABLE_EOW_ENABLE_IRQENABLED</a></div><div class="ttdeci">#define MCSPI_IRQENABLE_EOW_ENABLE_IRQENABLED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:390</div></div>
</div><!-- fragment -->
<p>Mask value of End of word count interrupt enable of McSPI peripheral. </p>

</div>
</div>
<a id="ae4e12baa9f6ce8efd495cde1ca34d803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4e12baa9f6ce8efd495cde1ca34d803">&#9670;&nbsp;</a></span>MCSPI_INITDLY_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_INITDLY_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                         \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#ga73b9a8d5002aa47f82fad8efe9d9b63c">MCSPI_MODULCTRL_INITDLY_NODELAY</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#gabcd1e52e9cbda7c975b9411e5424372b">MCSPI_MODULCTRL_INITDLY_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gabcd1e52e9cbda7c975b9411e5424372b"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gabcd1e52e9cbda7c975b9411e5424372b">MCSPI_MODULCTRL_INITDLY_SHIFT</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_INITDLY_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:473</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga73b9a8d5002aa47f82fad8efe9d9b63c"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga73b9a8d5002aa47f82fad8efe9d9b63c">MCSPI_MODULCTRL_INITDLY_NODELAY</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_INITDLY_NODELAY</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:476</div></div>
</div><!-- fragment -->
<p>No delay is configured for first spi transfer from McSPI peripheral. </p>

</div>
</div>
<a id="a1d82310c73b406ad1117ed7ab3950167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d82310c73b406ad1117ed7ab3950167">&#9670;&nbsp;</a></span>MCSPI_INITDLY_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_INITDLY_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                         \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#ga58154bfd7794ab1cbb4d2f6d5fdf0e2a">MCSPI_MODULCTRL_INITDLY_4CLKDLY</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#gabcd1e52e9cbda7c975b9411e5424372b">MCSPI_MODULCTRL_INITDLY_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gabcd1e52e9cbda7c975b9411e5424372b"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gabcd1e52e9cbda7c975b9411e5424372b">MCSPI_MODULCTRL_INITDLY_SHIFT</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_INITDLY_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:473</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga58154bfd7794ab1cbb4d2f6d5fdf0e2a"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga58154bfd7794ab1cbb4d2f6d5fdf0e2a">MCSPI_MODULCTRL_INITDLY_4CLKDLY</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_INITDLY_4CLKDLY</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:475</div></div>
</div><!-- fragment -->
<p>4 SPI bus clock delays is configured for first spi transfer from McSPI peripheral. </p>

</div>
</div>
<a id="a7d1fbe4e33059cd72c6ec199abe11316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d1fbe4e33059cd72c6ec199abe11316">&#9670;&nbsp;</a></span>MCSPI_INITDLY_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_INITDLY_8</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                         \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#ga7d9543124114e93a5bed14f52ae8f511">MCSPI_MODULCTRL_INITDLY_8CLKDLY</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#gabcd1e52e9cbda7c975b9411e5424372b">MCSPI_MODULCTRL_INITDLY_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gabcd1e52e9cbda7c975b9411e5424372b"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gabcd1e52e9cbda7c975b9411e5424372b">MCSPI_MODULCTRL_INITDLY_SHIFT</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_INITDLY_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:473</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga7d9543124114e93a5bed14f52ae8f511"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga7d9543124114e93a5bed14f52ae8f511">MCSPI_MODULCTRL_INITDLY_8CLKDLY</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_INITDLY_8CLKDLY</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:477</div></div>
</div><!-- fragment -->
<p>8 SPI bus clock delays is configured for first spi transfer from McSPI peripheral. </p>

</div>
</div>
<a id="abcdb83a136b23476b0ed63389abd91a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcdb83a136b23476b0ed63389abd91a3">&#9670;&nbsp;</a></span>MCSPI_INITDLY_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_INITDLY_16</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                          \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#ga2e70a56137fecb891bcb92c659e394f1">MCSPI_MODULCTRL_INITDLY_16CLKDLY</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#gabcd1e52e9cbda7c975b9411e5424372b">MCSPI_MODULCTRL_INITDLY_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gabcd1e52e9cbda7c975b9411e5424372b"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gabcd1e52e9cbda7c975b9411e5424372b">MCSPI_MODULCTRL_INITDLY_SHIFT</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_INITDLY_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:473</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga2e70a56137fecb891bcb92c659e394f1"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga2e70a56137fecb891bcb92c659e394f1">MCSPI_MODULCTRL_INITDLY_16CLKDLY</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_INITDLY_16CLKDLY</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:478</div></div>
</div><!-- fragment -->
<p>16 SPI bus clock delays is configured for first spi transfer from McSPI peripheral. </p>

</div>
</div>
<a id="a467ce5fb0a6586d7da5dcb3e099e2f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a467ce5fb0a6586d7da5dcb3e099e2f12">&#9670;&nbsp;</a></span>MCSPI_INITDLY_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_INITDLY_32</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                          \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#ga150b5498ff2fbedbc1543e24c10ef20d">MCSPI_MODULCTRL_INITDLY_32CLKDLY</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#gabcd1e52e9cbda7c975b9411e5424372b">MCSPI_MODULCTRL_INITDLY_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga150b5498ff2fbedbc1543e24c10ef20d"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga150b5498ff2fbedbc1543e24c10ef20d">MCSPI_MODULCTRL_INITDLY_32CLKDLY</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_INITDLY_32CLKDLY</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:479</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gabcd1e52e9cbda7c975b9411e5424372b"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gabcd1e52e9cbda7c975b9411e5424372b">MCSPI_MODULCTRL_INITDLY_SHIFT</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_INITDLY_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:473</div></div>
</div><!-- fragment -->
<p>32 SPI bus clock delays is configured for first spi transfer from McSPI peripheral. </p>

</div>
</div>
<a id="a3ca644206fa7539c875bf107ebd75b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ca644206fa7539c875bf107ebd75b0e">&#9670;&nbsp;</a></span>MCSPI_CH_STAT_RXS_FULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CH_STAT_RXS_FULL</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga819088ec5fb966225423f9653791d457">MCSPI_CH0STAT_RXS_FULL</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#ga53cf242884431587e66129f986184e7e">MCSPI_CH0STAT_RXS_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga819088ec5fb966225423f9653791d457"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga819088ec5fb966225423f9653791d457">MCSPI_CH0STAT_RXS_FULL</a></div><div class="ttdeci">#define MCSPI_CH0STAT_RXS_FULL</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:647</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga53cf242884431587e66129f986184e7e"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga53cf242884431587e66129f986184e7e">MCSPI_CH0STAT_RXS_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0STAT_RXS_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:644</div></div>
</div><!-- fragment -->
<p>McSPI channel status if Rx buffer is full. </p>

</div>
</div>
<a id="acf40fdfb41f9aae7251f9acb539dba15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf40fdfb41f9aae7251f9acb539dba15">&#9670;&nbsp;</a></span>MCSPI_CH_STAT_TXS_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CH_STAT_TXS_EMPTY</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga8b11162ff937027e52aac7dc630a0b4a">MCSPI_CH0STAT_TXS_EMPTY</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#ga9d33eb525e9396602351dbacd78de909">MCSPI_CH0STAT_TXS_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga8b11162ff937027e52aac7dc630a0b4a"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga8b11162ff937027e52aac7dc630a0b4a">MCSPI_CH0STAT_TXS_EMPTY</a></div><div class="ttdeci">#define MCSPI_CH0STAT_TXS_EMPTY</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:659</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga9d33eb525e9396602351dbacd78de909"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga9d33eb525e9396602351dbacd78de909">MCSPI_CH0STAT_TXS_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0STAT_TXS_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:657</div></div>
</div><!-- fragment -->
<p>McSPI channel status if Tx buffer is empty. </p>

</div>
</div>
<a id="a21be5e11acf8afed277652a5368a13c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21be5e11acf8afed277652a5368a13c5">&#9670;&nbsp;</a></span>MCSPI_CH_STAT_EOT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CH_STAT_EOT</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga03573703f725a80aafcbe8028e9b4f50">MCSPI_CH0STAT_EOT_COMPLETED</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#ga107fa868dd080a61aad5d034283d2ff7">MCSPI_CH0STAT_EOT_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga107fa868dd080a61aad5d034283d2ff7"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga107fa868dd080a61aad5d034283d2ff7">MCSPI_CH0STAT_EOT_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0STAT_EOT_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:649</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga03573703f725a80aafcbe8028e9b4f50"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga03573703f725a80aafcbe8028e9b4f50">MCSPI_CH0STAT_EOT_COMPLETED</a></div><div class="ttdeci">#define MCSPI_CH0STAT_EOT_COMPLETED</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:651</div></div>
</div><!-- fragment -->
<p>McSPI channel status if End of Transfer is completed. </p>

</div>
</div>
<a id="a69b09896830315e0c6031981f17c09a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69b09896830315e0c6031981f17c09a3">&#9670;&nbsp;</a></span>MCSPI_CH_TXFFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CH_TXFFE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga63b890dc240017931c4ab1566e278226">MCSPI_CH0STAT_TXFFE_EMPTY</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#gad6015c375c126b08263951d1c27f3357">MCSPI_CH0STAT_TXFFE_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga63b890dc240017931c4ab1566e278226"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga63b890dc240017931c4ab1566e278226">MCSPI_CH0STAT_TXFFE_EMPTY</a></div><div class="ttdeci">#define MCSPI_CH0STAT_TXFFE_EMPTY</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:679</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gad6015c375c126b08263951d1c27f3357"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gad6015c375c126b08263951d1c27f3357">MCSPI_CH0STAT_TXFFE_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0STAT_TXFFE_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:677</div></div>
</div><!-- fragment -->
<p>McSPI channel status if Tx FIFO buffer is empty. </p>

</div>
</div>
<a id="a9c648234ebd73b056009bb897563af56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c648234ebd73b056009bb897563af56">&#9670;&nbsp;</a></span>MCSPI_CH_TXFFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CH_TXFFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga23985f3c8ddc0d8f0350502ac9b47c2f">MCSPI_CH0STAT_TXFFF_FULL</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#gaaa2273e3c67f3ab6d491d0b2cd4f5d29">MCSPI_CH0STAT_TXFFF_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gaaa2273e3c67f3ab6d491d0b2cd4f5d29"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaaa2273e3c67f3ab6d491d0b2cd4f5d29">MCSPI_CH0STAT_TXFFF_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0STAT_TXFFF_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:667</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga23985f3c8ddc0d8f0350502ac9b47c2f"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga23985f3c8ddc0d8f0350502ac9b47c2f">MCSPI_CH0STAT_TXFFF_FULL</a></div><div class="ttdeci">#define MCSPI_CH0STAT_TXFFF_FULL</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:669</div></div>
</div><!-- fragment -->
<p>McSPI channel status if Tx FIFO buffer is full. </p>

</div>
</div>
<a id="abe6606c04435d4478ce60d9968755a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe6606c04435d4478ce60d9968755a55">&#9670;&nbsp;</a></span>MCSPI_CH_RXFFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CH_RXFFE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gacdf214f548841c905572999b6cea8827">MCSPI_CH0STAT_RXFFE_EMPTY</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#gaf81b74f0949cad294e51d28ed82eb91e">MCSPI_CH0STAT_RXFFE_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gaf81b74f0949cad294e51d28ed82eb91e"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaf81b74f0949cad294e51d28ed82eb91e">MCSPI_CH0STAT_RXFFE_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0STAT_RXFFE_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:672</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gacdf214f548841c905572999b6cea8827"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gacdf214f548841c905572999b6cea8827">MCSPI_CH0STAT_RXFFE_EMPTY</a></div><div class="ttdeci">#define MCSPI_CH0STAT_RXFFE_EMPTY</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:674</div></div>
</div><!-- fragment -->
<p>McSPI channel status if Rx FIFO buffer is empty. </p>

</div>
</div>
<a id="a9523113539d46b4f1d34e260ace74fb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9523113539d46b4f1d34e260ace74fb7">&#9670;&nbsp;</a></span>MCSPI_CH_RXFFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CH_RXFFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gafb75cfeb0b0171a91ed6e36f6dacdcbb">MCSPI_CH0STAT_RXFFF_FULL</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#ga4a827d94269d738535ba69aaf7424f39">MCSPI_CH0STAT_RXFFF_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga4a827d94269d738535ba69aaf7424f39"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga4a827d94269d738535ba69aaf7424f39">MCSPI_CH0STAT_RXFFF_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0STAT_RXFFF_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:662</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gafb75cfeb0b0171a91ed6e36f6dacdcbb"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gafb75cfeb0b0171a91ed6e36f6dacdcbb">MCSPI_CH0STAT_RXFFF_FULL</a></div><div class="ttdeci">#define MCSPI_CH0STAT_RXFFF_FULL</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:664</div></div>
</div><!-- fragment -->
<p>McSPI channel status if Rx FIFO buffer is full. </p>

</div>
</div>
<a id="a5e8187d74911ce2b3097c48f4316ad05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e8187d74911ce2b3097c48f4316ad05">&#9670;&nbsp;</a></span>MCSPI_MOA_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_MOA_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga60f1722e66d692b7307455a78334cc1b">MCSPI_MODULCTRL_MOA_MULTIACCES</a> \</div><div class="line">                                     &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#gabdb50ef164a15f1d1408df5ea4a8a980">MCSPI_MODULCTRL_MOA_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga60f1722e66d692b7307455a78334cc1b"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga60f1722e66d692b7307455a78334cc1b">MCSPI_MODULCTRL_MOA_MULTIACCES</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_MOA_MULTIACCES</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:483</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gabdb50ef164a15f1d1408df5ea4a8a980"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gabdb50ef164a15f1d1408df5ea4a8a980">MCSPI_MODULCTRL_MOA_SHIFT</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_MOA_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:481</div></div>
</div><!-- fragment -->
<p>Multiple word ocp access is enabled. </p>

</div>
</div>
<a id="a0ac798377ffc46150cf378b47a054a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ac798377ffc46150cf378b47a054a15">&#9670;&nbsp;</a></span>MCSPI_MOA_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_MOA_DISABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                           \</div><div class="line">                                     <a class="code" href="group__CSL__HW__MCSPI.html#gae4499c05cc1a51e99d16a793804af45a">MCSPI_MODULCTRL_MOA_NOMULTIACCESS</a> &lt;&lt; \</div><div class="line">                                     <a class="code" href="group__CSL__HW__MCSPI.html#gabdb50ef164a15f1d1408df5ea4a8a980">MCSPI_MODULCTRL_MOA_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gabdb50ef164a15f1d1408df5ea4a8a980"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gabdb50ef164a15f1d1408df5ea4a8a980">MCSPI_MODULCTRL_MOA_SHIFT</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_MOA_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:481</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gae4499c05cc1a51e99d16a793804af45a"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gae4499c05cc1a51e99d16a793804af45a">MCSPI_MODULCTRL_MOA_NOMULTIACCESS</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_MOA_NOMULTIACCESS</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:484</div></div>
</div><!-- fragment -->
<p>Multiple word ocp access is disabled. </p>

</div>
</div>
<a id="a00374ff711f63b083a69167ee6d76bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00374ff711f63b083a69167ee6d76bfc">&#9670;&nbsp;</a></span>MCSPI_SINGLE_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_SINGLE_CH</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga77267790c8ba7fb09c62c0f7aef32161">MCSPI_MODULCTRL_SINGLE_SINGLE</a> &lt;&lt; \</div><div class="line">                                    <a class="code" href="group__CSL__HW__MCSPI.html#ga2ac0868ceba0109879d0d7cfd1a2de1f">MCSPI_MODULCTRL_SINGLE_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga77267790c8ba7fb09c62c0f7aef32161"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga77267790c8ba7fb09c62c0f7aef32161">MCSPI_MODULCTRL_SINGLE_SINGLE</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_SINGLE_SINGLE</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:466</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga2ac0868ceba0109879d0d7cfd1a2de1f"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga2ac0868ceba0109879d0d7cfd1a2de1f">MCSPI_MODULCTRL_SINGLE_SHIFT</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_SINGLE_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:463</div></div>
</div><!-- fragment -->
<p>Single channel is configured for MCSPI Peripheral. </p>

</div>
</div>
<a id="a9eba3f37b16a692d321cf7b18904ef46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eba3f37b16a692d321cf7b18904ef46">&#9670;&nbsp;</a></span>MCSPI_MULTI_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_MULTI_CH</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gafe9d12375aa1951c01217581ac37fe5b">MCSPI_MODULCTRL_SINGLE_MULTI</a> &lt;&lt; \</div><div class="line">                                   <a class="code" href="group__CSL__HW__MCSPI.html#ga2ac0868ceba0109879d0d7cfd1a2de1f">MCSPI_MODULCTRL_SINGLE_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga2ac0868ceba0109879d0d7cfd1a2de1f"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga2ac0868ceba0109879d0d7cfd1a2de1f">MCSPI_MODULCTRL_SINGLE_SHIFT</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_SINGLE_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:463</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gafe9d12375aa1951c01217581ac37fe5b"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gafe9d12375aa1951c01217581ac37fe5b">MCSPI_MODULCTRL_SINGLE_MULTI</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_SINGLE_MULTI</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:465</div></div>
</div><!-- fragment -->
<p>Multi channel is configured for MCSPI Peripheral. </p>

</div>
</div>
<a id="ac00e3b7be4c4918a7acf16c07577aac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00e3b7be4c4918a7acf16c07577aac8">&#9670;&nbsp;</a></span>MCSPI_CS_POL_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CS_POL_HIGH</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga6820153a0cb90fd443480d8703bf941d">MCSPI_CH0CONF_EPOL_ACTIVEHIGH</a> &lt;&lt; \</div><div class="line">                                    <a class="code" href="group__CSL__HW__MCSPI.html#ga72a33f5a1694e72e2b843abbf6858d5f">MCSPI_CH0CONF_EPOL_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga72a33f5a1694e72e2b843abbf6858d5f"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga72a33f5a1694e72e2b843abbf6858d5f">MCSPI_CH0CONF_EPOL_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_EPOL_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:590</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga6820153a0cb90fd443480d8703bf941d"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga6820153a0cb90fd443480d8703bf941d">MCSPI_CH0CONF_EPOL_ACTIVEHIGH</a></div><div class="ttdeci">#define MCSPI_CH0CONF_EPOL_ACTIVEHIGH</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:593</div></div>
</div><!-- fragment -->
<p>Chip select is held high during active state. </p>

</div>
</div>
<a id="a07e7c1194b73b2f1ed20562bb3aedd44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07e7c1194b73b2f1ed20562bb3aedd44">&#9670;&nbsp;</a></span>MCSPI_CS_POL_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CS_POL_LOW</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gaee0216565af0852b2548ab7071b917e9">MCSPI_CH0CONF_EPOL_ACTIVELOW</a> &lt;&lt; \</div><div class="line">                                    <a class="code" href="group__CSL__HW__MCSPI.html#ga72a33f5a1694e72e2b843abbf6858d5f">MCSPI_CH0CONF_EPOL_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga72a33f5a1694e72e2b843abbf6858d5f"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga72a33f5a1694e72e2b843abbf6858d5f">MCSPI_CH0CONF_EPOL_SHIFT</a></div><div class="ttdeci">#define MCSPI_CH0CONF_EPOL_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:590</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gaee0216565af0852b2548ab7071b917e9"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaee0216565af0852b2548ab7071b917e9">MCSPI_CH0CONF_EPOL_ACTIVELOW</a></div><div class="ttdeci">#define MCSPI_CH0CONF_EPOL_ACTIVELOW</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:592</div></div>
</div><!-- fragment -->
<p>Chip select is held low during active state. </p>

</div>
</div>
<a id="ad907c18a78808f3b807210df82e17f23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad907c18a78808f3b807210df82e17f23">&#9670;&nbsp;</a></span>MCSPI_FDAA_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_FDAA_DISABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                          \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#gacd00a51eefeb53e589a9bd4ba5f2f809">MCSPI_MODULCTRL_FDAA_SHADOWREGEN</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#ga1506fb3b8aaab4304f5233d5ff2ad7cf">MCSPI_MODULCTRL_FDAA_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gacd00a51eefeb53e589a9bd4ba5f2f809"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gacd00a51eefeb53e589a9bd4ba5f2f809">MCSPI_MODULCTRL_FDAA_SHADOWREGEN</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_FDAA_SHADOWREGEN</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:488</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga1506fb3b8aaab4304f5233d5ff2ad7cf"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga1506fb3b8aaab4304f5233d5ff2ad7cf">MCSPI_MODULCTRL_FDAA_SHIFT</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_FDAA_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:486</div></div>
</div><!-- fragment -->
<p>FDAA operation of McSPI peripheral is disabled. </p>

</div>
</div>
<a id="a0e11fe4ac9f2761e6a8d6dbca9183f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e11fe4ac9f2761e6a8d6dbca9183f4b">&#9670;&nbsp;</a></span>MCSPI_FDAA_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_FDAA_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                          \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#ga49e5b51edb389b7a2e742b01424ba800">MCSPI_MODULCTRL_FDAA_NOSHADOWREG</a> &lt;&lt; \</div><div class="line">                                      <a class="code" href="group__CSL__HW__MCSPI.html#ga1506fb3b8aaab4304f5233d5ff2ad7cf">MCSPI_MODULCTRL_FDAA_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga1506fb3b8aaab4304f5233d5ff2ad7cf"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga1506fb3b8aaab4304f5233d5ff2ad7cf">MCSPI_MODULCTRL_FDAA_SHIFT</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_FDAA_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:486</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga49e5b51edb389b7a2e742b01424ba800"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga49e5b51edb389b7a2e742b01424ba800">MCSPI_MODULCTRL_FDAA_NOSHADOWREG</a></div><div class="ttdeci">#define MCSPI_MODULCTRL_FDAA_NOSHADOWREG</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:489</div></div>
</div><!-- fragment -->
<p>FDAA operation of McSPI peripheral is enabled. </p>

</div>
</div>
<a id="a594e4d6e0c906403d19dd8b79801f252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a594e4d6e0c906403d19dd8b79801f252">&#9670;&nbsp;</a></span>MCSPI_CLOCKS_OCP_OFF_FUNC_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CLOCKS_OCP_OFF_FUNC_OFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                            \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#gac8a6a3e4014290632fe31a663d2536b6">MCSPI_SYSCONFIG_CLOCKACTIVITY_NONE</a> &lt;&lt; \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#gaf73f4ca9b812ce4ac19aee81f51fc5d4">MCSPI_SYSCONFIG_CLOCKACTIVITY_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gac8a6a3e4014290632fe31a663d2536b6"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gac8a6a3e4014290632fe31a663d2536b6">MCSPI_SYSCONFIG_CLOCKACTIVITY_NONE</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_CLOCKACTIVITY_NONE</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:163</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gaf73f4ca9b812ce4ac19aee81f51fc5d4"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaf73f4ca9b812ce4ac19aee81f51fc5d4">MCSPI_SYSCONFIG_CLOCKACTIVITY_SHIFT</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_CLOCKACTIVITY_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:161</div></div>
</div><!-- fragment -->
<p>Both OCP and Functional clock is switched off. </p>

</div>
</div>
<a id="aa18c332fc83131ae614697dbe2293e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa18c332fc83131ae614697dbe2293e7f">&#9670;&nbsp;</a></span>MCSPI_CLOCKS_OCP_ON_FUNC_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CLOCKS_OCP_ON_FUNC_OFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                           \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#ga28d347852df872d0e58be4d10190afff">MCSPI_SYSCONFIG_CLOCKACTIVITY_OCP</a> &lt;&lt; \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#gaf73f4ca9b812ce4ac19aee81f51fc5d4">MCSPI_SYSCONFIG_CLOCKACTIVITY_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gaf73f4ca9b812ce4ac19aee81f51fc5d4"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaf73f4ca9b812ce4ac19aee81f51fc5d4">MCSPI_SYSCONFIG_CLOCKACTIVITY_SHIFT</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_CLOCKACTIVITY_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:161</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga28d347852df872d0e58be4d10190afff"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga28d347852df872d0e58be4d10190afff">MCSPI_SYSCONFIG_CLOCKACTIVITY_OCP</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_CLOCKACTIVITY_OCP</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:164</div></div>
</div><!-- fragment -->
<p>OCP clock is maintained but Functional clock is switched off. </p>

</div>
</div>
<a id="ae21a7050dd92e8320cef50d2f827e828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae21a7050dd92e8320cef50d2f827e828">&#9670;&nbsp;</a></span>MCSPI_CLOCKS_OCP_OFF_FUNC_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CLOCKS_OCP_OFF_FUNC_ON</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                            \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#ga16d3d6f2e21af3380c135a24a10d76f1">MCSPI_SYSCONFIG_CLOCKACTIVITY_FUNC</a> &lt;&lt; \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#gaf73f4ca9b812ce4ac19aee81f51fc5d4">MCSPI_SYSCONFIG_CLOCKACTIVITY_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga16d3d6f2e21af3380c135a24a10d76f1"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga16d3d6f2e21af3380c135a24a10d76f1">MCSPI_SYSCONFIG_CLOCKACTIVITY_FUNC</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_CLOCKACTIVITY_FUNC</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:165</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gaf73f4ca9b812ce4ac19aee81f51fc5d4"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaf73f4ca9b812ce4ac19aee81f51fc5d4">MCSPI_SYSCONFIG_CLOCKACTIVITY_SHIFT</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_CLOCKACTIVITY_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:161</div></div>
</div><!-- fragment -->
<p>Functional clock is maintained but OCP clock is switched off. </p>

</div>
</div>
<a id="a9034b68bc1b5b37c2242538973340736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9034b68bc1b5b37c2242538973340736">&#9670;&nbsp;</a></span>MCSPI_CLOCKS_OCP_ON_FUNC_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_CLOCKS_OCP_ON_FUNC_ON</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                            \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#ga6625bfe2c7e6038b266f31fd42d6bcee">MCSPI_SYSCONFIG_CLOCKACTIVITY_BOTH</a> &lt;&lt; \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#gaf73f4ca9b812ce4ac19aee81f51fc5d4">MCSPI_SYSCONFIG_CLOCKACTIVITY_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gaf73f4ca9b812ce4ac19aee81f51fc5d4"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gaf73f4ca9b812ce4ac19aee81f51fc5d4">MCSPI_SYSCONFIG_CLOCKACTIVITY_SHIFT</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_CLOCKACTIVITY_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:161</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga6625bfe2c7e6038b266f31fd42d6bcee"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga6625bfe2c7e6038b266f31fd42d6bcee">MCSPI_SYSCONFIG_CLOCKACTIVITY_BOTH</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_CLOCKACTIVITY_BOTH</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:166</div></div>
</div><!-- fragment -->
<p>Both OCP and Functional clock is maintained. </p>

</div>
</div>
<a id="ab214b51e31115287489bc4750c3b1b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab214b51e31115287489bc4750c3b1b62">&#9670;&nbsp;</a></span>MCSPI_SIDLEMODE_FORCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_SIDLEMODE_FORCE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                         \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#ga7a321729c1fd68b694e15b89f791ee13">MCSPI_SYSCONFIG_SIDLEMODE_FORCE</a> &lt;&lt; \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#ga2e6ba9400a13d7697463b7186995ce04">MCSPI_SYSCONFIG_SIDLEMODE_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga7a321729c1fd68b694e15b89f791ee13"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga7a321729c1fd68b694e15b89f791ee13">MCSPI_SYSCONFIG_SIDLEMODE_FORCE</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_SIDLEMODE_FORCE</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:148</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga2e6ba9400a13d7697463b7186995ce04"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga2e6ba9400a13d7697463b7186995ce04">MCSPI_SYSCONFIG_SIDLEMODE_SHIFT</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_SIDLEMODE_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:146</div></div>
</div><!-- fragment -->
<p>Force Idle Mode is requested for MCSPI peripheral. </p>

</div>
</div>
<a id="a81c562574c45f235cb80c08c8cd332f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81c562574c45f235cb80c08c8cd332f6">&#9670;&nbsp;</a></span>MCSPI_SIDLEMODE_NO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_SIDLEMODE_NO</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gabf71b2e3d12d441dd09a567dc98ca942">MCSPI_SYSCONFIG_SIDLEMODE_NO</a> \</div><div class="line">                                       &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#ga2e6ba9400a13d7697463b7186995ce04">MCSPI_SYSCONFIG_SIDLEMODE_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gabf71b2e3d12d441dd09a567dc98ca942"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gabf71b2e3d12d441dd09a567dc98ca942">MCSPI_SYSCONFIG_SIDLEMODE_NO</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_SIDLEMODE_NO</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:149</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga2e6ba9400a13d7697463b7186995ce04"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga2e6ba9400a13d7697463b7186995ce04">MCSPI_SYSCONFIG_SIDLEMODE_SHIFT</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_SIDLEMODE_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:146</div></div>
</div><!-- fragment -->
<p>No Idle Mode is requested for MCSPI peripheral. </p>

</div>
</div>
<a id="a36951574d6fa7456dffdb18959a6bdb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36951574d6fa7456dffdb18959a6bdb9">&#9670;&nbsp;</a></span>MCSPI_SIDLEMODE_SMART_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_SIDLEMODE_SMART_IDLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                         \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#gab8a74732ea9f1b92c4238b99d5cf5654">MCSPI_SYSCONFIG_SIDLEMODE_SMART</a> &lt;&lt; \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#ga2e6ba9400a13d7697463b7186995ce04">MCSPI_SYSCONFIG_SIDLEMODE_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gab8a74732ea9f1b92c4238b99d5cf5654"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gab8a74732ea9f1b92c4238b99d5cf5654">MCSPI_SYSCONFIG_SIDLEMODE_SMART</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_SIDLEMODE_SMART</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:150</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga2e6ba9400a13d7697463b7186995ce04"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga2e6ba9400a13d7697463b7186995ce04">MCSPI_SYSCONFIG_SIDLEMODE_SHIFT</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_SIDLEMODE_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:146</div></div>
</div><!-- fragment -->
<p>Smart Idle Mode is requested for MCSPI peripheral. </p>

</div>
</div>
<a id="a9fc388ea8db9e9bee25d6855e0656c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fc388ea8db9e9bee25d6855e0656c0f">&#9670;&nbsp;</a></span>MCSPI_WAKEUP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_WAKEUP_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga5d2b7b8fccd8fa12928266aea7484bea">MCSPI_SYSCONFIG_ENAWAKEUP_ON</a> \</div><div class="line">                                       &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#ga9ddd413e1cd65be48a82224c8b2cf6a3">MCSPI_SYSCONFIG_ENAWAKEUP_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga5d2b7b8fccd8fa12928266aea7484bea"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga5d2b7b8fccd8fa12928266aea7484bea">MCSPI_SYSCONFIG_ENAWAKEUP_ON</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_ENAWAKEUP_ON</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:176</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga9ddd413e1cd65be48a82224c8b2cf6a3"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga9ddd413e1cd65be48a82224c8b2cf6a3">MCSPI_SYSCONFIG_ENAWAKEUP_SHIFT</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_ENAWAKEUP_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:173</div></div>
</div><!-- fragment -->
<p>Wake-up feature control is enabled. </p>

</div>
</div>
<a id="a68d74f53ce4d5ced8327d6245760b331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68d74f53ce4d5ced8327d6245760b331">&#9670;&nbsp;</a></span>MCSPI_WAKEUP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_WAKEUP_DISABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t)                            \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#gad894b5b4de37e22ed5c4f01e77e8e3cf">MCSPI_SYSCONFIG_ENAWAKEUP_NOWAKEUP</a> &lt;&lt; \</div><div class="line">                                       <a class="code" href="group__CSL__HW__MCSPI.html#ga9ddd413e1cd65be48a82224c8b2cf6a3">MCSPI_SYSCONFIG_ENAWAKEUP_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_gad894b5b4de37e22ed5c4f01e77e8e3cf"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gad894b5b4de37e22ed5c4f01e77e8e3cf">MCSPI_SYSCONFIG_ENAWAKEUP_NOWAKEUP</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_ENAWAKEUP_NOWAKEUP</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:175</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga9ddd413e1cd65be48a82224c8b2cf6a3"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga9ddd413e1cd65be48a82224c8b2cf6a3">MCSPI_SYSCONFIG_ENAWAKEUP_SHIFT</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_ENAWAKEUP_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:173</div></div>
</div><!-- fragment -->
<p>Wake-up feature control is disabled. </p>

</div>
</div>
<a id="ae859c7403eef0178a728188fba4dfc3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae859c7403eef0178a728188fba4dfc3d">&#9670;&nbsp;</a></span>MCSPI_AUTOIDLE_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_AUTOIDLE_ON</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#gae32f3e3bf41f2cad64da8c44ccd0b484">MCSPI_SYSCONFIG_AUTOIDLE_ON</a> \</div><div class="line">                                       &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#ga2814225bdacc0571bbbc1d95e34cd452">MCSPI_SYSCONFIG_AUTOIDLE_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga2814225bdacc0571bbbc1d95e34cd452"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga2814225bdacc0571bbbc1d95e34cd452">MCSPI_SYSCONFIG_AUTOIDLE_SHIFT</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_AUTOIDLE_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:168</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_gae32f3e3bf41f2cad64da8c44ccd0b484"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#gae32f3e3bf41f2cad64da8c44ccd0b484">MCSPI_SYSCONFIG_AUTOIDLE_ON</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_AUTOIDLE_ON</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:171</div></div>
</div><!-- fragment -->
<p>Auromatic OCP clock gating is configured for MCSPI peripheral. </p>

</div>
</div>
<a id="a5e274510638ad481b3adc6066621532f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e274510638ad481b3adc6066621532f">&#9670;&nbsp;</a></span>MCSPI_AUTOIDLE_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_AUTOIDLE_OFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">((uint32_t) <a class="code" href="group__CSL__HW__MCSPI.html#ga710857e4358e7ed663473277a7a71ea6">MCSPI_SYSCONFIG_AUTOIDLE_OFF</a> \</div><div class="line">                                       &lt;&lt; <a class="code" href="group__CSL__HW__MCSPI.html#ga2814225bdacc0571bbbc1d95e34cd452">MCSPI_SYSCONFIG_AUTOIDLE_SHIFT</a>)</div><div class="ttc" id="group__CSL__HW__MCSPI_html_ga2814225bdacc0571bbbc1d95e34cd452"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga2814225bdacc0571bbbc1d95e34cd452">MCSPI_SYSCONFIG_AUTOIDLE_SHIFT</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_AUTOIDLE_SHIFT</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:168</div></div>
<div class="ttc" id="group__CSL__HW__MCSPI_html_ga710857e4358e7ed663473277a7a71ea6"><div class="ttname"><a href="group__CSL__HW__MCSPI.html#ga710857e4358e7ed663473277a7a71ea6">MCSPI_SYSCONFIG_AUTOIDLE_OFF</a></div><div class="ttdeci">#define MCSPI_SYSCONFIG_AUTOIDLE_OFF</div><div class="ttdef"><b>Definition:</b> hw_mcspi.h:170</div></div>
</div><!-- fragment -->
<p>OCP clock is configured as free running state for MCSPI peripheral. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aa50421c8b95e8c6f64a724e03e126e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50421c8b95e8c6f64a724e03e126e7d">&#9670;&nbsp;</a></span>McSPIClkConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIClkConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spiInClk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spiOutClk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the clock. </p>
<p>This API will configure the clkD and extClk fields to generate required spi clock depending on the type of granularity. It will also set the phase and polarity of spiClk by the clkMode field.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">spiInClk</td><td>Clock frequency given to the McSPI module. </td></tr>
    <tr><td class="paramname">spiOutClk</td><td>Clock frequency on the McSPI bus. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. </td></tr>
    <tr><td class="paramname">clkMode</td><td>Clock mode used.<br />
<pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n

    'clkMode' can take the following values.\n
    MCSPI_CLK_MODE_n - McSPI clock mode n.\n

    For clkMode 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: 1) clkMode depends on phase and polarity of McSPI clock.<br />
 2) To pass the desired value for clkMode please refer the McSPI_CH(i)CONF register.<br />
 3) Please understand the polarity and phase of the slave device connected and accordingly set the clkMode.<br />
 4) McSPIClkConfig does not have any significance in slave mode because the clock signal required for communication is generated by the master device. </dd></dl>

</div>
</div>
<a id="ae32f353dbf2c1b8a3f733ad37548fe2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae32f353dbf2c1b8a3f733ad37548fe2c">&#9670;&nbsp;</a></span>McSPIWordLengthSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIWordLengthSet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wordLength</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the word length. </p>
<p>This API will configure the length of McSPI word used for communication.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">wordLength</td><td>Length of a data word used for McSPI communication. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'wordLength' can take the following values.\n
     MCSPI_WORD_LENGTH(n)  - McSPI word length is n bits int32_t.\n

     For wordLength 4 &lt;= n &lt;= 32.\n

     'chNum' can take the following values.\n
     MCSPI_CHANNEL_n - Channel n is used for communication.\n

     For chNum n can vary from 0-3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: wordLength can vary from 4-32 bits length. To program the required value of wordLength please refer the MCSPI_CH(i)CONF register.<br />
</dd></dl>

</div>
</div>
<a id="ac17cb4f37d69c8cb45ee5080f9e031d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac17cb4f37d69c8cb45ee5080f9e031d9">&#9670;&nbsp;</a></span>McSPICSEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPICSEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable the chip select pin. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: Modification of CS polarity, SPI clock phase and polarity is not allowed when CS is enabled. </dd></dl>

</div>
</div>
<a id="ae40b7af83a638e945e829552e00e57cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae40b7af83a638e945e829552e00e57cf">&#9670;&nbsp;</a></span>McSPICSDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPICSDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will disable the chip select pin. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="a108d5efa6095ae87a047a9f26bb3735c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a108d5efa6095ae87a047a9f26bb3735c">&#9670;&nbsp;</a></span>McSPICSPolarityConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPICSPolarityConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>spiEnPol</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will configure the chip select polarity. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">spiEnPol</td><td>Polarity of CS line. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">   'spiEnPol' can take the following values.\n
    MCSPI_CHnCONF_EPOL_ACTIVEHIGH - SPIEN pin is held high during the
    active state.\n
    MCSPI_CHnCONF_EPOL_ACTIVELOW - SPIEN pin is held low during the
    active state.\n

    where n is the channel number. 0 &lt;= n &lt;= 4 \n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="a24705f75b39082e666b137d22a5152b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24705f75b39082e666b137d22a5152b0">&#9670;&nbsp;</a></span>McSPICSTimeControlSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPICSTimeControlSet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>csTimeControl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will configure the chip select time control. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">csTimeControl</td><td>Chip Select time control. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. <pre class="fragment">    'csTimeControl' can take the following values.\n
    MCSPI_CH0CONF_TCS0_ZEROCYCLEDLY\n
    MCSPI_CH0CONF_TCS0_ONECYCLEDLY\n
    MCSPI_CH0CONF_TCS0_TWOCYCLEDLY\n
    MCSPI_CH0CONF_TCS0_THREECYCLEDLY\n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="a44ee6e499aa7ba7212cca7eed1b2e5f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44ee6e499aa7ba7212cca7eed1b2e5f8">&#9670;&nbsp;</a></span>McSPICSAssert()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void McSPICSAssert </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This API will activate the chip select line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. <pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="a10bf809c36e8702d7c98c16769cc6252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10bf809c36e8702d7c98c16769cc6252">&#9670;&nbsp;</a></span>McSPICSDeAssert()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void McSPICSDeAssert </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This API will deactivate the chip select line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. <pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="af6f9ba041899c9ea6ca059eda6d92477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6f9ba041899c9ea6ca059eda6d92477">&#9670;&nbsp;</a></span>McSPIStartBitEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIStartBitEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable start bit. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="a948ae01cdf63bed78a02def76a0079d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a948ae01cdf63bed78a02def76a0079d9">&#9670;&nbsp;</a></span>McSPIStartBitPolarityConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIStartBitPolarityConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>startBitPol</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will configure the polarity of start bit. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">startBitPol</td><td>Polarity of start bit. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'startBitPol' can take the following values.\n
    MCSPI_START_BIT_POL_LOW  - Polarity of start bit is held low
                               during transmission.\n
    MCSPI_START_BIT_POL_HIGH - Polarity of start bit is held high
                               during transmission.\n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="a2e32248d6ab1a6852911b1af625cefee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e32248d6ab1a6852911b1af625cefee">&#9670;&nbsp;</a></span>McSPIStartBitDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIStartBitDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will disable the start bit mode of McSPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="a549d2703b066e53b759651e30b20beda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a549d2703b066e53b759651e30b20beda">&#9670;&nbsp;</a></span>McSPIMasterModeEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIMasterModeEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable the McSPI controller in master mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="a13e57cd84290ae2b379e8a3879cc31b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e57cd84290ae2b379e8a3879cc31b8">&#9670;&nbsp;</a></span>McSPISlaveModeEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPISlaveModeEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This call will enable the McSPI controller in Slave mode.<br />
. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>baseAddr of the McSPI instance used.<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="aad6b50be24bd8abb89427a89f821c3f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad6b50be24bd8abb89427a89f821c3f5">&#9670;&nbsp;</a></span>McSPIMasterModeConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t McSPIMasterModeConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>channelMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>trMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pinMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable the McSPI controller in master mode and configure other parameters required for master mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">channelMode</td><td>Single/Multi channel. </td></tr>
    <tr><td class="paramname">trMode</td><td>Transmit/Receive mode used in master configuration. </td></tr>
    <tr><td class="paramname">pinMode</td><td>Interface mode and pin assignment. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'channelMode' can take the following values.\n
    MCSPI_MODULCTRL_SINGLE_SINGLE - Single channel mode is used.\n
    MCSPI_MODULCTRL_SINGLE_MULTI  - Multi channel mode is used.\n

    'trMode' can take the following values.\n
    MCSPI_TX_RX_MODE   - Enable McSPI in TX and RX modes.\n
    MCSPI_RX_ONLY_MODE - Enable McSPI only in RX mode.\n
    MCSPI_TX_ONLY_MODE - Enable McSPI only in TX mode.\n

    'pinMode' can take the following values.\n
    MCSPI_DATA_LINE_COMM_MODE_n - Mode n configuration for SPIDAT[1:0].\n

    For pinMode 0 &lt;= n &lt;= 7.\n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>'retVal' which states if the combination of trMode and pinMode chosen by the user is supported for communication on SPIDAT[1:0] pins.<br />
 TRUE - Communication supported by SPIDAT[1:0].<br />
 FALSE - Communication not supported by SPIDAT[1:0].<br />
 </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Please refer the description about IS,DPE1,DPE0 and TRM bits for proper configuration of SPIDAT[1:0].<br />
</dd></dl>

</div>
</div>
<a id="aad2c9ff4c9c7b62bacef2f08096339f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad2c9ff4c9c7b62bacef2f08096339f3">&#9670;&nbsp;</a></span>McSPIChannelEnable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void McSPIChannelEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This API will enable the channel of McSPI controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment"> 'chNum' can take the following values.\n
 MCSPI_CHANNEL_n - Channel n is used for communication.\n

 For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: Please ensure to enable only channel 0 in slave mode.<br />
 Channels other than 0 are not valid in slave mode. </dd></dl>

</div>
</div>
<a id="aaaa65e109582fdfe005e2595f6a7a268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaa65e109582fdfe005e2595f6a7a268">&#9670;&nbsp;</a></span>McSPIChannelDisable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void McSPIChannelDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This API will disable the channel of McSPI controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. <pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="a78b261559041bd18e0c09c79eff7edd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78b261559041bd18e0c09c79eff7edd3">&#9670;&nbsp;</a></span>McSPIReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIReset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will reset the McSPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="a4b56edbbb2aa17e0edb81e45c1c60bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b56edbbb2aa17e0edb81e45c1c60bee">&#9670;&nbsp;</a></span>McSPITurboModeEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPITurboModeEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable the McSPI turbo mode of operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. <pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>

</div>
</div>
<a id="a81224340c50116c0ee253ef61c069996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81224340c50116c0ee253ef61c069996">&#9670;&nbsp;</a></span>McSPITurboModeDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPITurboModeDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will disable the McSPI turbo mode of operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. <pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="a311d5364efe723890d8fd605b3bdf3c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a311d5364efe723890d8fd605b3bdf3c3">&#9670;&nbsp;</a></span>McSPITxFIFOConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPITxFIFOConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>txFifo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable/disable the Tx FIFOs of McSPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">txFifo</td><td>FIFO used for transmit mode. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'txFifo' can take the following values.\n
    MCSPI_TX_FIFO_ENABLE  - Enables the transmitter FIFO of McSPI.\n
    MCSPI_TX_FIFO_DISABLE - Disables the transmitter FIFO of McSPI.\n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum n can range from 0-3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: Enabling FIFO is restricted to only 1 channel. </dd></dl>

</div>
</div>
<a id="ab559b3b991d5bfced63019a78bff6be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab559b3b991d5bfced63019a78bff6be3">&#9670;&nbsp;</a></span>McSPIRxFIFOConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIRxFIFOConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rxFifo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable/disable the Rx FIFOs of McSPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">rxFifo</td><td>FIFO used for receive mode. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'rxFifo' can take the following values.\n
    MCSPI_RX_FIFO_ENABLE - Enables the receiver FIFO of McSPI.\n
    MCSPI_RX_FIFO_DISABLE - Disables the receiver FIFO of McSPI.\n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum n can range from 0-3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: Enabling FIFO is restricted to only 1 channel. </dd></dl>

</div>
</div>
<a id="af2408a850aef2b046f91cd8d89ed6fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2408a850aef2b046f91cd8d89ed6fb6">&#9670;&nbsp;</a></span>McSPIFIFOTrigLvlSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIFIFOTrigLvlSet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>afl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>ael</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>trMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will set the transfer levels used by FIFO depending on the various McSPI transmit/receive modes. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">afl</td><td>Buffer almost full value. </td></tr>
    <tr><td class="paramname">ael</td><td>Buffer almost empty value. </td></tr>
    <tr><td class="paramname">trMode</td><td>Transmit/Receive modes used.<br />
<pre class="fragment">    'trMode' can take the following values.\n
    MCSPI_TX_RX_MODE   - Enable McSPI in TX and RX modes.\n
    MCSPI_RX_ONLY_MODE - Enable McSPI only in RX mode.\n
    MCSPI_TX_ONLY_MODE - Enable McSPI only in TX mode.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Values for afl and ael will have varying values depending on trMode. If trMode is MCSPI_TX_RX_MODE then afl and ael can take values ranging from 0-19. If trMode is MCSPI_RX_ONLY_MODE/ MCSPI_TX_ONLY_MODE then afl and ael can take values from 0-39.<br />
 While configuring mode of operation using trMode please ensure the same value of trMode is used while using API's McSPIMasterModeConfig and McSPISlaveModeConfig. Mismatch while using trMode for different APIs can result in unpredictable behaviour.<br />
 For 'ael' and 'afl' please send level values for both of the fields and do not send the value which has to be written into the register for the corresponding level value. For e.g. if 'ael' or 'afl' has to be 1 byte, then pass the parameter 'ael' or 'afl' as 1 and not 0 because the value which has to be written into register is manipulated inside the driver itself.<br />
</dd></dl>

</div>
</div>
<a id="a28ddeebe9e67315c99153da5275c644c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ddeebe9e67315c99153da5275c644c">&#9670;&nbsp;</a></span>McSPIWordCountSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIWordCountSet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>wCnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will set the McSPI word counter value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">wCnt</td><td>Word count.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="ad838068245db2baff3a081f8ed10290c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad838068245db2baff3a081f8ed10290c">&#9670;&nbsp;</a></span>McSPIDMAEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIDMAEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dmaFlags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable the DMA read/write events of McSPI. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">dmaFlags</td><td>Variable used to enable DMA mode for Rx/Tx events. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'dmaFlags' can take the following values.\n
    MCSPI_DMA_RX_EVENT  - To enable DMA mode for Rx events.\n
    MCSPI_DMA_TX_EVENT  - To enable DMA mode for Tx events.\n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum n can range from 0-3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="ad4504012ed505c88ce705c118fe5a1c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4504012ed505c88ce705c118fe5a1c5">&#9670;&nbsp;</a></span>McSPIDMADisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIDMADisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dmaFlags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will disable the DMA read/write events of McSPI. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">dmaFlags</td><td>Variable used to disable DMA mode for Rx/Tx events. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'dmaFlags' can take the following values.\n
    MCSPI_DMA_RX_EVENT - To disable DMA mode for Rx events.\n
    MCSPI_DMA_TX_EVENT - To disable DMA mode for Tx events.\n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum n can range from 0-3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="abb1f4779ff1140cab2ce9241f41c208d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1f4779ff1140cab2ce9241f41c208d">&#9670;&nbsp;</a></span>McSPIIntEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIIntEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable the McSPI Interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">intFlags</td><td>Represents the various interrupts to be enabled.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Please ensure the proper channel number is passed while using the macros. </dd></dl>

</div>
</div>
<a id="a342699f5de39794dc8261fe06c6f109e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a342699f5de39794dc8261fe06c6f109e">&#9670;&nbsp;</a></span>McSPIIntDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIIntDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will disable the McSPI Interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">intFlags</td><td>Represents the various interrupts to be disabled. <pre class="fragment">    'intFlags' can take the following values.\n
    MCSPI_INT_TX_EMPTY(chan) - Transmitter register empty interrupt.\n
    MCSPI_INT_TX_UNDERFLOW(chan) - Transmitter register underflow
                                   interrupt.\n
    MCSPI_INT_RX_FULL(chan) - Receiver register full interrupt.\n
    MCSPI_INT_RX0_OVERFLOW - Receiver register 0 overflow interrupt.\n
    MCSPI_INT_EOWKE - End of word count interrupt.\n

    'chan' stands for channel number.
    Please specify the proper channel number while passing the macros.
    0 &lt;= chan &lt;= 3 \n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum n can range from 0-3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Please ensure the proper channel number is passed while using the macros. </dd></dl>

</div>
</div>
<a id="a6dd8eac4ef7758a943bb53b959a661a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dd8eac4ef7758a943bb53b959a661a8">&#9670;&nbsp;</a></span>McSPIInitDelayConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIInitDelayConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>initDelay</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will set initial delay for first transfer from McSPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">initDelay</td><td>Delay used for first transfer.<br />
<pre class="fragment">    'initDelay' can take the following values.\n
    MCSPI_INITDLY_0  - No delay for first transfer.\n
    MCSPI_INITDLY_4  - Delay of 4 SPI Clock.\n
    MCSPI_INITDLY_8  - Delay of 8 SPI Clock.\n
    MCSPI_INITDLY_16 - Delay of 16 SPI Clock.\n
    MCSPI_INITDLY_32 - Delay of 32 SPI Clock.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: Please note that this option is available only in single master mode. </dd></dl>

</div>
</div>
<a id="a0d53230eb20244e854a3d42e0ed32fb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d53230eb20244e854a3d42e0ed32fb4">&#9670;&nbsp;</a></span>McSPITransmitData()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void McSPITransmitData </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>txData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This API will put the data on to the McSPI Channel transmit register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">txData</td><td>32 bit data sent by the user which is put on to the MCSPI_TX register. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum n can range from 0-3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="a43b949903dc5061af01f365b6e237ca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43b949903dc5061af01f365b6e237ca2">&#9670;&nbsp;</a></span>McSPIReceiveData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t McSPIReceiveData </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will return the data present in the MCSPI_RX register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. <pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum n can range from 0-3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>This API will return the data received in the MCSPI_RX register. </dd></dl>

</div>
</div>
<a id="a222be2fa6d63e8cb7d9da4aca3d40436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a222be2fa6d63e8cb7d9da4aca3d40436">&#9670;&nbsp;</a></span>McSPIIntStatusGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t McSPIIntStatusGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will return the status of the McSPI peripheral interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>This API will return the status of the McSPI peripheral interrupts. User can use the following macros to check the status <br />
 <a class="el" href="mcspi_8h.html#a87ffad47adaa4de75ac78248e4d92a6c" title="Mask value of TX Empty interrupt enable of McSPI peripheral for the corresponding channel.">MCSPI_INT_TX_EMPTY(chan)</a> - Transmitter register empty for channel n <a class="el" href="mcspi_8h.html#aee405a60b749721d35004059b7b169fc" title="Mask value of TX Underflow interrupt enable of McSPI peripheral for the corresponding channel.">MCSPI_INT_TX_UNDERFLOW(chan)</a> - Transmitter register underflow for channel n <br />
 <a class="el" href="mcspi_8h.html#a90afa85988c7e64aec3b2ea4f6fbc40f" title="Mask value of RX Full interrupt enable of McSPI peripheral for the corresponding channel.">MCSPI_INT_RX_FULL(chan)</a> - Receiver register full for channel n <br />
 MCSPI_INT_RX0_OVERFLOW - Receiver register overflow for channel 0 <br />
 MCSPI_INT_EOWKE - End of word count interrupt <br />
 where 0 &lt;= chan &lt;= 3 </dd></dl>

</div>
</div>
<a id="a044768bfa16e5ef80837acb077eb6b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a044768bfa16e5ef80837acb077eb6b34">&#9670;&nbsp;</a></span>McSPIIntStatusClear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIIntStatusClear </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will clear the status of McSPI Interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">intFlags</td><td>Represents the various interrupts to be cleared.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Please ensure the proper channel number is used while passing the macros passed.<br />
</dd></dl>

</div>
</div>
<a id="ae655c63d5aa67a5cd2263c4a9a73908b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae655c63d5aa67a5cd2263c4a9a73908b">&#9670;&nbsp;</a></span>McSPIChannelStatusGet()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t McSPIChannelStatusGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This API will return the status of the McSPI channel currently in use. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel used for communication.<br />
<pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>This API will return the status of the McSPI channel status register. User can use the following macros to check the status <br />
 MCSPI_CH_STAT_RXS_FULL - Receiver register is full <br />
 MCSPI_CH_STAT_TXS_EMPTY - Transmitter register is full <br />
 MCSPI_CH_STAT_EOT - End of transfer status <br />
 MCSPI_CH_TXFFE - FIFO transmit buffer empty status <br />
 MCSPI_CH_TXFFF - FIFO transmit buffer full status <br />
 MCSPI_CH_RXFFE - FIFO receive buffer empty status <br />
 MCSPI_CH_RXFFF - FIFO receive buffer full status <br />
</dd></dl>

</div>
</div>
<a id="a099b934416e6285c911d205dd332283c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a099b934416e6285c911d205dd332283c">&#9670;&nbsp;</a></span>McSPIMultipleWordAccessConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIMultipleWordAccessConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>moa</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable/disable multiple word OCP access for McSPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">moa</td><td>Used to enable/disable MOA in McSPI peripheral.<br />
<pre class="fragment">    'moa' can take the following values.\n
    MCSPI_MOA_ENABLE  - Enable MOA.\n
    MCSPI_MOA_DISABLE - Disable MOA.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="a366639004dd59da23f1e7a7a1caa4156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a366639004dd59da23f1e7a7a1caa4156">&#9670;&nbsp;</a></span>McSPIFIFODatManagementConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPIFIFODatManagementConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>fdaa</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API will enable/disable the FIFO DMA address 256-bit aligned feature of McSPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">fdaa</td><td>Used to enable/disable FDAA in McSPI peripheral.<br />
<pre class="fragment">   'fdaa' can take the following values.\n
   MCSPI_FDAA_ENABLE  - Enable FDAA.\n
   MCSPI_FDAA_DISABLE - Disable FDAA.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="a81363f68243e3c38a2355f82ff63d02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81363f68243e3c38a2355f82ff63d02d">&#9670;&nbsp;</a></span>MCSPISysConfigSetup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MCSPISysConfigSetup </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clockActivity</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sidleMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>wakeUp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>autoIdle</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="mcspi_8h.html#a81363f68243e3c38a2355f82ff63d02d" title="MCSPISysConfigSetup() description for void MCSPISysConfigSetup(). This call will setup the SYSCONFIG ...">MCSPISysConfigSetup()</a> description for void <a class="el" href="mcspi_8h.html#a81363f68243e3c38a2355f82ff63d02d" title="MCSPISysConfigSetup() description for void MCSPISysConfigSetup(). This call will setup the SYSCONFIG ...">MCSPISysConfigSetup()</a>. This call will setup the SYSCONFIG register of the McSPI peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">clockActivity</td><td>Clocks activity maintained during wake-up mode period. </td></tr>
    <tr><td class="paramname">sidleMode</td><td>Power management configuration. </td></tr>
    <tr><td class="paramname">wakeUp</td><td>Wake-up feature control.<br />
</td></tr>
    <tr><td class="paramname">autoIdle</td><td>Internal OCP Clock gating. <pre class="fragment">    'clockActivity' can take the following values.\n
    MCSPI_CLOCKS_OCP_OFF_FUNC_OFF - OCP and functional clocks may be
                                    switched off.\n
    MCSPI_CLOCKS_OCP_ON_FUNC_OFF  - OCP clock is maintained. Functional
                                    clock may be switched off.\n
    MCSPI_CLOCKS_OCP_OFF_FUNC_ON  - Functional clock is maintained. OCP
                                    clock may be switched off.\n
    MCSPI_CLOCKS_OCP_ON_FUNC_ON   - OCP and functional clocks are
                                    maintained.\n

    'sidleMode' can take the following values.\n
    MCSPI_SIDLEMODE_FORCE
    MCSPI_SIDLEMODE_NO
    MCSPI_SIDLEMODE_SMART_IDLE

    'wakeUp' can take the following values.\n
    MCSPI_WAKEUP_ENABLE  - Wake-up capability is enabled.\n
    MCSPI_WAKEUP_DISABLE - Wake-up capability is disabled.\n

    'autoIdle' can take the following values.\n
    MCSPI_AUTOIDLE_ON  - Automatic OCP clock gating strategy applied.\n
    MCSPI_AUTOIDLE_OFF - OCP clock free-running.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="a6229d9b1a77ce73ac14adade0ec8035b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6229d9b1a77ce73ac14adade0ec8035b">&#9670;&nbsp;</a></span>MCSPIPinDirSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCSPIPinDirSet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>trMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pinMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="mcspi_8h.html#a6229d9b1a77ce73ac14adade0ec8035b" title="MCSPIPinDirSet() description for void MCSPIPinDirSet(). This call will configure the Pin Direction an...">MCSPIPinDirSet()</a> description for void <a class="el" href="mcspi_8h.html#a6229d9b1a77ce73ac14adade0ec8035b" title="MCSPIPinDirSet() description for void MCSPIPinDirSet(). This call will configure the Pin Direction an...">MCSPIPinDirSet()</a>. This call will configure the Pin Direction and the transfer mode depending on the user sent values. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">trMode</td><td>Transmit/Receive mode used in master configuration. </td></tr>
    <tr><td class="paramname">pinMode</td><td>Interface mode and pin assignment. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.<br />
<pre class="fragment">    'trMode' can take the following values.\n
    MCSPI_TX_RX_MODE   - Enable McSPI in TX and RX modes.\n
    MCSPI_RX_ONLY_MODE - Enable McSPI only in RX mode.\n
    MCSPI_TX_ONLY_MODE - Enable McSPI only in TX mode.\n

    'pinMode' can take the following values.\n
    MCSPI_DATA_LINE_COMM_MODE_n - Mode n configuration for SPIDAT[1:0].\n

    For pinMode 0 &lt;= n &lt;= 7.\n

    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>'retVal' which states if the combination of trMode and pinMode chosen by the user is supported for communication on SPIDAT[1:0] pins.<br />
 0 - Communication supported by SPIDAT[1:0].<br />
 1 - Communication not supported by SPIDAT[1:0].<br />
 </dd></dl>
<dl class="section note"><dt>Note</dt><dd>Please refer the description about IS,DPE1,DPE0 and TRM bits for proper configuration of SPIDAT[1:0].<br />
</dd></dl>

</div>
</div>
<a id="a0e959f9e066acf4eaa9ecede6a077bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e959f9e066acf4eaa9ecede6a077bd9">&#9670;&nbsp;</a></span>MCSPISingleChModeEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MCSPISingleChModeEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="mcspi_8h.html#a0e959f9e066acf4eaa9ecede6a077bd9" title="MCSPISingleChModeEnable() description for void MCSPISingleChModeEnable(). This call will configure Mc...">MCSPISingleChModeEnable()</a> description for void <a class="el" href="mcspi_8h.html#a0e959f9e066acf4eaa9ecede6a077bd9" title="MCSPISingleChModeEnable() description for void MCSPISingleChModeEnable(). This call will configure Mc...">MCSPISingleChModeEnable()</a>. This call will configure McSPI to work in single channel mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the McSPI instance used. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad1a9f587e7511af2b75fcc3229e8c9bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a9f587e7511af2b75fcc3229e8c9bf">&#9670;&nbsp;</a></span>MCSPIMultiChModeEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MCSPIMultiChModeEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="mcspi_8h.html#ad1a9f587e7511af2b75fcc3229e8c9bf" title="MCSPIMultiChModeEnable() description for void MCSPIMultiChModeEnable(). This call will configure McSP...">MCSPIMultiChModeEnable()</a> description for void <a class="el" href="mcspi_8h.html#ad1a9f587e7511af2b75fcc3229e8c9bf" title="MCSPIMultiChModeEnable() description for void MCSPIMultiChModeEnable(). This call will configure McSP...">MCSPIMultiChModeEnable()</a>. This call will configure McSPI to work in Multi channel mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base address of the McSPI instance used. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="afd1fb7eaaa328ead68175f2614720158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd1fb7eaaa328ead68175f2614720158">&#9670;&nbsp;</a></span>McSPISetSlaveChipSel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void McSPISetSlaveChipSel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>slaveChipSel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="mcspi_8h.html#afd1fb7eaaa328ead68175f2614720158" title="McSPISetSlaveChipSel() description for void McSPISetSlaveChipSel(). This call will activate the user ...">McSPISetSlaveChipSel()</a> description for void <a class="el" href="mcspi_8h.html#afd1fb7eaaa328ead68175f2614720158" title="McSPISetSlaveChipSel() description for void McSPISetSlaveChipSel(). This call will activate the user ...">McSPISetSlaveChipSel()</a>. This call will activate the user specified chip select line. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. </td></tr>
    <tr><td class="paramname">slaveChipSel</td><td>slave select signal detection. <pre class="fragment">    'chNum' can take the following values.\n
    MCSPI_CHANNEL_n - Channel n is used for communication.\n

    For chNum 0 &lt;= n &lt;= 3.\n

    'slaveChipSel' can take the following values.\n
    MCSPI_SPIEN_0 - Detection enabled only on SPIEN[0].\n
    MCSPI_SPIEN_1 - Detection enabled only on SPIEN[1].\n
    MCSPI_SPIEN_2 - Detection enabled only on SPIEN[2].\n
    MCSPI_SPIEN_3 - Detection enabled only on SPIEN[3].\n
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="ab42c2a63e51cc0619f87b96e8a79020e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab42c2a63e51cc0619f87b96e8a79020e">&#9670;&nbsp;</a></span>McSPIGetChannelCtrl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t McSPIGetChannelCtrl </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This API returns Channel control register value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Channel control register value. </dd></dl>

</div>
</div>
<a id="ae98533ef4bc2d7e779f8a82319718f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae98533ef4bc2d7e779f8a82319718f68">&#9670;&nbsp;</a></span>McSPISetChannelCtrl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void McSPISetChannelCtrl </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>regVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This API sets Channel control register value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. </td></tr>
    <tr><td class="paramname">regVal</td><td>register value to set in channel control register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
<a id="a55e92d67f3900e0464e131b6cd95f316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55e92d67f3900e0464e131b6cd95f316">&#9670;&nbsp;</a></span>McSPIGetChannelConf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t McSPIGetChannelConf </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This API returns Channel Config register value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Channel Config register value. </dd></dl>

</div>
</div>
<a id="a14d525ec07e7222beba33dedb0f14701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14d525ec07e7222beba33dedb0f14701">&#9670;&nbsp;</a></span>McSPISetChannelConf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void McSPISetChannelConf </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>regVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This API sets Channel Config register value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory Address of the McSPI instance used. </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel number of the McSPI instance used. </td></tr>
    <tr><td class="paramname">regVal</td><td>register value to set in channel Config register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none. </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_93501a11e921083efbd154e0cdff5f10.html">packages</a></li><li class="navelem"><a class="el" href="dir_b59fa847594ba2e55d37d32c1afb17da.html">ti</a></li><li class="navelem"><a class="el" href="dir_6714554a377e9eea584c5edeb2f684c7.html">csl</a></li><li class="navelem"><a class="el" href="dir_d7c4508447702eee9f9e2fb20993bd7e.html">src</a></li><li class="navelem"><a class="el" href="dir_af962a7d312e0da9e8f277325625cc72.html">ip</a></li><li class="navelem"><a class="el" href="dir_61ed8e4629da5026ac73122a483750be.html">mcspi</a></li><li class="navelem"><a class="el" href="dir_b397cbd24833185ad1ae2751520024c3.html">V0</a></li><li class="navelem"><a class="el" href="mcspi_8h.html">mcspi.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
