
master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007510  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  080076cc  080076cc  000176cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077d0  080077d0  00024b0c  2**0
                  CONTENTS
  4 .ARM          00000008  080077d0  080077d0  000177d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080077d8  080077d8  00024b0c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077d8  080077d8  000177d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080077dc  080077dc  000177dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00004b0c  20000000  080077e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f0  20004b0c  0800c2ec  00024b0c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004efc  0800c2ec  00024efc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00024b0c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00024b3c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018726  00000000  00000000  00024b7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a08  00000000  00000000  0003d2a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013a0  00000000  00000000  0003fcb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f63  00000000  00000000  00041050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000317e9  00000000  00000000  00041fb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019853  00000000  00000000  0007379c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0012aaa9  00000000  00000000  0008cfef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005474  00000000  00000000  001b7a98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  001bcf0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20004b0c 	.word	0x20004b0c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	080076b4 	.word	0x080076b4

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20004b10 	.word	0x20004b10
 80001f8:	080076b4 	.word	0x080076b4

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b970 	b.w	80004f4 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9e08      	ldr	r6, [sp, #32]
 8000232:	460d      	mov	r5, r1
 8000234:	4604      	mov	r4, r0
 8000236:	460f      	mov	r7, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4694      	mov	ip, r2
 8000240:	d965      	bls.n	800030e <__udivmoddi4+0xe2>
 8000242:	fab2 f382 	clz	r3, r2
 8000246:	b143      	cbz	r3, 800025a <__udivmoddi4+0x2e>
 8000248:	fa02 fc03 	lsl.w	ip, r2, r3
 800024c:	f1c3 0220 	rsb	r2, r3, #32
 8000250:	409f      	lsls	r7, r3
 8000252:	fa20 f202 	lsr.w	r2, r0, r2
 8000256:	4317      	orrs	r7, r2
 8000258:	409c      	lsls	r4, r3
 800025a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800025e:	fa1f f58c 	uxth.w	r5, ip
 8000262:	fbb7 f1fe 	udiv	r1, r7, lr
 8000266:	0c22      	lsrs	r2, r4, #16
 8000268:	fb0e 7711 	mls	r7, lr, r1, r7
 800026c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000270:	fb01 f005 	mul.w	r0, r1, r5
 8000274:	4290      	cmp	r0, r2
 8000276:	d90a      	bls.n	800028e <__udivmoddi4+0x62>
 8000278:	eb1c 0202 	adds.w	r2, ip, r2
 800027c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000280:	f080 811c 	bcs.w	80004bc <__udivmoddi4+0x290>
 8000284:	4290      	cmp	r0, r2
 8000286:	f240 8119 	bls.w	80004bc <__udivmoddi4+0x290>
 800028a:	3902      	subs	r1, #2
 800028c:	4462      	add	r2, ip
 800028e:	1a12      	subs	r2, r2, r0
 8000290:	b2a4      	uxth	r4, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800029e:	fb00 f505 	mul.w	r5, r0, r5
 80002a2:	42a5      	cmp	r5, r4
 80002a4:	d90a      	bls.n	80002bc <__udivmoddi4+0x90>
 80002a6:	eb1c 0404 	adds.w	r4, ip, r4
 80002aa:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ae:	f080 8107 	bcs.w	80004c0 <__udivmoddi4+0x294>
 80002b2:	42a5      	cmp	r5, r4
 80002b4:	f240 8104 	bls.w	80004c0 <__udivmoddi4+0x294>
 80002b8:	4464      	add	r4, ip
 80002ba:	3802      	subs	r0, #2
 80002bc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c0:	1b64      	subs	r4, r4, r5
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11e      	cbz	r6, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40dc      	lsrs	r4, r3
 80002c8:	2300      	movs	r3, #0
 80002ca:	e9c6 4300 	strd	r4, r3, [r6]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d908      	bls.n	80002e8 <__udivmoddi4+0xbc>
 80002d6:	2e00      	cmp	r6, #0
 80002d8:	f000 80ed 	beq.w	80004b6 <__udivmoddi4+0x28a>
 80002dc:	2100      	movs	r1, #0
 80002de:	e9c6 0500 	strd	r0, r5, [r6]
 80002e2:	4608      	mov	r0, r1
 80002e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e8:	fab3 f183 	clz	r1, r3
 80002ec:	2900      	cmp	r1, #0
 80002ee:	d149      	bne.n	8000384 <__udivmoddi4+0x158>
 80002f0:	42ab      	cmp	r3, r5
 80002f2:	d302      	bcc.n	80002fa <__udivmoddi4+0xce>
 80002f4:	4282      	cmp	r2, r0
 80002f6:	f200 80f8 	bhi.w	80004ea <__udivmoddi4+0x2be>
 80002fa:	1a84      	subs	r4, r0, r2
 80002fc:	eb65 0203 	sbc.w	r2, r5, r3
 8000300:	2001      	movs	r0, #1
 8000302:	4617      	mov	r7, r2
 8000304:	2e00      	cmp	r6, #0
 8000306:	d0e2      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000308:	e9c6 4700 	strd	r4, r7, [r6]
 800030c:	e7df      	b.n	80002ce <__udivmoddi4+0xa2>
 800030e:	b902      	cbnz	r2, 8000312 <__udivmoddi4+0xe6>
 8000310:	deff      	udf	#255	; 0xff
 8000312:	fab2 f382 	clz	r3, r2
 8000316:	2b00      	cmp	r3, #0
 8000318:	f040 8090 	bne.w	800043c <__udivmoddi4+0x210>
 800031c:	1a8a      	subs	r2, r1, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f fe8c 	uxth.w	lr, ip
 8000326:	2101      	movs	r1, #1
 8000328:	fbb2 f5f7 	udiv	r5, r2, r7
 800032c:	fb07 2015 	mls	r0, r7, r5, r2
 8000330:	0c22      	lsrs	r2, r4, #16
 8000332:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000336:	fb0e f005 	mul.w	r0, lr, r5
 800033a:	4290      	cmp	r0, r2
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x124>
 800033e:	eb1c 0202 	adds.w	r2, ip, r2
 8000342:	f105 38ff 	add.w	r8, r5, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x122>
 8000348:	4290      	cmp	r0, r2
 800034a:	f200 80cb 	bhi.w	80004e4 <__udivmoddi4+0x2b8>
 800034e:	4645      	mov	r5, r8
 8000350:	1a12      	subs	r2, r2, r0
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb2 f0f7 	udiv	r0, r2, r7
 8000358:	fb07 2210 	mls	r2, r7, r0, r2
 800035c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000360:	fb0e fe00 	mul.w	lr, lr, r0
 8000364:	45a6      	cmp	lr, r4
 8000366:	d908      	bls.n	800037a <__udivmoddi4+0x14e>
 8000368:	eb1c 0404 	adds.w	r4, ip, r4
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	d202      	bcs.n	8000378 <__udivmoddi4+0x14c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f200 80bb 	bhi.w	80004ee <__udivmoddi4+0x2c2>
 8000378:	4610      	mov	r0, r2
 800037a:	eba4 040e 	sub.w	r4, r4, lr
 800037e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000382:	e79f      	b.n	80002c4 <__udivmoddi4+0x98>
 8000384:	f1c1 0720 	rsb	r7, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 fc07 	lsr.w	ip, r2, r7
 800038e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000392:	fa05 f401 	lsl.w	r4, r5, r1
 8000396:	fa20 f307 	lsr.w	r3, r0, r7
 800039a:	40fd      	lsrs	r5, r7
 800039c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003a0:	4323      	orrs	r3, r4
 80003a2:	fbb5 f8f9 	udiv	r8, r5, r9
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	fb09 5518 	mls	r5, r9, r8, r5
 80003ae:	0c1c      	lsrs	r4, r3, #16
 80003b0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003b4:	fb08 f50e 	mul.w	r5, r8, lr
 80003b8:	42a5      	cmp	r5, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	fa00 f001 	lsl.w	r0, r0, r1
 80003c2:	d90b      	bls.n	80003dc <__udivmoddi4+0x1b0>
 80003c4:	eb1c 0404 	adds.w	r4, ip, r4
 80003c8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003cc:	f080 8088 	bcs.w	80004e0 <__udivmoddi4+0x2b4>
 80003d0:	42a5      	cmp	r5, r4
 80003d2:	f240 8085 	bls.w	80004e0 <__udivmoddi4+0x2b4>
 80003d6:	f1a8 0802 	sub.w	r8, r8, #2
 80003da:	4464      	add	r4, ip
 80003dc:	1b64      	subs	r4, r4, r5
 80003de:	b29d      	uxth	r5, r3
 80003e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e4:	fb09 4413 	mls	r4, r9, r3, r4
 80003e8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003ec:	fb03 fe0e 	mul.w	lr, r3, lr
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x1da>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f103 35ff 	add.w	r5, r3, #4294967295
 80003fc:	d26c      	bcs.n	80004d8 <__udivmoddi4+0x2ac>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	d96a      	bls.n	80004d8 <__udivmoddi4+0x2ac>
 8000402:	3b02      	subs	r3, #2
 8000404:	4464      	add	r4, ip
 8000406:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800040a:	fba3 9502 	umull	r9, r5, r3, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	42ac      	cmp	r4, r5
 8000414:	46c8      	mov	r8, r9
 8000416:	46ae      	mov	lr, r5
 8000418:	d356      	bcc.n	80004c8 <__udivmoddi4+0x29c>
 800041a:	d053      	beq.n	80004c4 <__udivmoddi4+0x298>
 800041c:	b156      	cbz	r6, 8000434 <__udivmoddi4+0x208>
 800041e:	ebb0 0208 	subs.w	r2, r0, r8
 8000422:	eb64 040e 	sbc.w	r4, r4, lr
 8000426:	fa04 f707 	lsl.w	r7, r4, r7
 800042a:	40ca      	lsrs	r2, r1
 800042c:	40cc      	lsrs	r4, r1
 800042e:	4317      	orrs	r7, r2
 8000430:	e9c6 7400 	strd	r7, r4, [r6]
 8000434:	4618      	mov	r0, r3
 8000436:	2100      	movs	r1, #0
 8000438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043c:	f1c3 0120 	rsb	r1, r3, #32
 8000440:	fa02 fc03 	lsl.w	ip, r2, r3
 8000444:	fa20 f201 	lsr.w	r2, r0, r1
 8000448:	fa25 f101 	lsr.w	r1, r5, r1
 800044c:	409d      	lsls	r5, r3
 800044e:	432a      	orrs	r2, r5
 8000450:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000454:	fa1f fe8c 	uxth.w	lr, ip
 8000458:	fbb1 f0f7 	udiv	r0, r1, r7
 800045c:	fb07 1510 	mls	r5, r7, r0, r1
 8000460:	0c11      	lsrs	r1, r2, #16
 8000462:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000466:	fb00 f50e 	mul.w	r5, r0, lr
 800046a:	428d      	cmp	r5, r1
 800046c:	fa04 f403 	lsl.w	r4, r4, r3
 8000470:	d908      	bls.n	8000484 <__udivmoddi4+0x258>
 8000472:	eb1c 0101 	adds.w	r1, ip, r1
 8000476:	f100 38ff 	add.w	r8, r0, #4294967295
 800047a:	d22f      	bcs.n	80004dc <__udivmoddi4+0x2b0>
 800047c:	428d      	cmp	r5, r1
 800047e:	d92d      	bls.n	80004dc <__udivmoddi4+0x2b0>
 8000480:	3802      	subs	r0, #2
 8000482:	4461      	add	r1, ip
 8000484:	1b49      	subs	r1, r1, r5
 8000486:	b292      	uxth	r2, r2
 8000488:	fbb1 f5f7 	udiv	r5, r1, r7
 800048c:	fb07 1115 	mls	r1, r7, r5, r1
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	fb05 f10e 	mul.w	r1, r5, lr
 8000498:	4291      	cmp	r1, r2
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x282>
 800049c:	eb1c 0202 	adds.w	r2, ip, r2
 80004a0:	f105 38ff 	add.w	r8, r5, #4294967295
 80004a4:	d216      	bcs.n	80004d4 <__udivmoddi4+0x2a8>
 80004a6:	4291      	cmp	r1, r2
 80004a8:	d914      	bls.n	80004d4 <__udivmoddi4+0x2a8>
 80004aa:	3d02      	subs	r5, #2
 80004ac:	4462      	add	r2, ip
 80004ae:	1a52      	subs	r2, r2, r1
 80004b0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004b4:	e738      	b.n	8000328 <__udivmoddi4+0xfc>
 80004b6:	4631      	mov	r1, r6
 80004b8:	4630      	mov	r0, r6
 80004ba:	e708      	b.n	80002ce <__udivmoddi4+0xa2>
 80004bc:	4639      	mov	r1, r7
 80004be:	e6e6      	b.n	800028e <__udivmoddi4+0x62>
 80004c0:	4610      	mov	r0, r2
 80004c2:	e6fb      	b.n	80002bc <__udivmoddi4+0x90>
 80004c4:	4548      	cmp	r0, r9
 80004c6:	d2a9      	bcs.n	800041c <__udivmoddi4+0x1f0>
 80004c8:	ebb9 0802 	subs.w	r8, r9, r2
 80004cc:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004d0:	3b01      	subs	r3, #1
 80004d2:	e7a3      	b.n	800041c <__udivmoddi4+0x1f0>
 80004d4:	4645      	mov	r5, r8
 80004d6:	e7ea      	b.n	80004ae <__udivmoddi4+0x282>
 80004d8:	462b      	mov	r3, r5
 80004da:	e794      	b.n	8000406 <__udivmoddi4+0x1da>
 80004dc:	4640      	mov	r0, r8
 80004de:	e7d1      	b.n	8000484 <__udivmoddi4+0x258>
 80004e0:	46d0      	mov	r8, sl
 80004e2:	e77b      	b.n	80003dc <__udivmoddi4+0x1b0>
 80004e4:	3d02      	subs	r5, #2
 80004e6:	4462      	add	r2, ip
 80004e8:	e732      	b.n	8000350 <__udivmoddi4+0x124>
 80004ea:	4608      	mov	r0, r1
 80004ec:	e70a      	b.n	8000304 <__udivmoddi4+0xd8>
 80004ee:	4464      	add	r4, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e742      	b.n	800037a <__udivmoddi4+0x14e>

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004fc:	f001 fc58 	bl	8001db0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000500:	f000 f83a 	bl	8000578 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000504:	f000 fc1a 	bl	8000d3c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000508:	f000 f970 	bl	80007ec <MX_I2C1_Init>
  MX_I2C2_Init();
 800050c:	f000 f9ae 	bl	800086c <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 8000510:	f000 fa6c 	bl	80009ec <MX_OCTOSPI1_Init>
  MX_OCTOSPI2_Init();
 8000514:	f000 fac0 	bl	8000a98 <MX_OCTOSPI2_Init>
  MX_SPI1_Init();
 8000518:	f000 fb14 	bl	8000b44 <MX_SPI1_Init>
  MX_SPI2_Init();
 800051c:	f000 fb50 	bl	8000bc0 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000520:	f000 fb88 	bl	8000c34 <MX_SPI3_Init>
  MX_UART4_Init();
 8000524:	f000 fbbe 	bl	8000ca4 <MX_UART4_Init>
  MX_DSIHOST_DSI_Init();
 8000528:	f000 f874 	bl	8000614 <MX_DSIHOST_DSI_Init>
  MX_LTDC_Init();
 800052c:	f000 f9de 	bl	80008ec <MX_LTDC_Init>
  /* USER CODE BEGIN 2 */
  mipi_config();
 8000530:	f000 fd2a 	bl	8000f88 <mipi_config>
  HAL_UART_Transmit(&huart4, "slave start", 11, 1000);
 8000534:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000538:	220b      	movs	r2, #11
 800053a:	490b      	ldr	r1, [pc, #44]	; (8000568 <main+0x70>)
 800053c:	480b      	ldr	r0, [pc, #44]	; (800056c <main+0x74>)
 800053e:	f006 f9e5 	bl	800690c <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    __HAL_SPI_ENABLE(&hspi1);
 8000542:	4b0b      	ldr	r3, [pc, #44]	; (8000570 <main+0x78>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	681a      	ldr	r2, [r3, #0]
 8000548:	4b09      	ldr	r3, [pc, #36]	; (8000570 <main+0x78>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000550:	601a      	str	r2, [r3, #0]
    __HAL_SPI_ENABLE(&hspi3);
 8000552:	4b08      	ldr	r3, [pc, #32]	; (8000574 <main+0x7c>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	681a      	ldr	r2, [r3, #0]
 8000558:	4b06      	ldr	r3, [pc, #24]	; (8000574 <main+0x7c>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000560:	601a      	str	r2, [r3, #0]
			delay_us(10);
			//HAL_Delay(1);
		}
		HAL_UART_Transmit(&huart4, "off ", 4, 1000);
		HAL_Delay(1000);*/
		SPI2PC();
 8000562:	f000 ff1d 	bl	80013a0 <SPI2PC>
 8000566:	e7fc      	b.n	8000562 <main+0x6a>
 8000568:	080076cc 	.word	0x080076cc
 800056c:	20004e60 	.word	0x20004e60
 8000570:	20004d34 	.word	0x20004d34
 8000574:	20004dfc 	.word	0x20004dfc

08000578 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b096      	sub	sp, #88	; 0x58
 800057c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800057e:	f107 0314 	add.w	r3, r7, #20
 8000582:	2244      	movs	r2, #68	; 0x44
 8000584:	2100      	movs	r1, #0
 8000586:	4618      	mov	r0, r3
 8000588:	f007 f868 	bl	800765c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800058c:	463b      	mov	r3, r7
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
 8000592:	605a      	str	r2, [r3, #4]
 8000594:	609a      	str	r2, [r3, #8]
 8000596:	60da      	str	r2, [r3, #12]
 8000598:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800059a:	2000      	movs	r0, #0
 800059c:	f003 feaa 	bl	80042f4 <HAL_PWREx_ControlVoltageScaling>
 80005a0:	4603      	mov	r3, r0
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d001      	beq.n	80005aa <SystemClock_Config+0x32>
  {
    Error_Handler();
 80005a6:	f000 ffcb 	bl	8001540 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005aa:	2301      	movs	r3, #1
 80005ac:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005ae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005b2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005b4:	2302      	movs	r3, #2
 80005b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005b8:	2303      	movs	r3, #3
 80005ba:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80005bc:	2301      	movs	r3, #1
 80005be:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 80005c0:	231e      	movs	r3, #30
 80005c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005c4:	2302      	movs	r3, #2
 80005c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005c8:	2302      	movs	r3, #2
 80005ca:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005cc:	2302      	movs	r3, #2
 80005ce:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005d0:	f107 0314 	add.w	r3, r7, #20
 80005d4:	4618      	mov	r0, r3
 80005d6:	f003 ff41 	bl	800445c <HAL_RCC_OscConfig>
 80005da:	4603      	mov	r3, r0
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d001      	beq.n	80005e4 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 80005e0:	f000 ffae 	bl	8001540 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005e4:	230f      	movs	r3, #15
 80005e6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005e8:	2303      	movs	r3, #3
 80005ea:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ec:	2300      	movs	r3, #0
 80005ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005f0:	2300      	movs	r3, #0
 80005f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005f4:	2300      	movs	r3, #0
 80005f6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005f8:	463b      	mov	r3, r7
 80005fa:	2105      	movs	r1, #5
 80005fc:	4618      	mov	r0, r3
 80005fe:	f004 fb47 	bl	8004c90 <HAL_RCC_ClockConfig>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000608:	f000 ff9a 	bl	8001540 <Error_Handler>
  }
}
 800060c:	bf00      	nop
 800060e:	3758      	adds	r7, #88	; 0x58
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}

08000614 <MX_DSIHOST_DSI_Init>:
  * @brief DSIHOST Initialization Function
  * @param None
  * @retval None
  */
static void MX_DSIHOST_DSI_Init(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b0ae      	sub	sp, #184	; 0xb8
 8000618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DSIHOST_Init 0 */

  /* USER CODE END DSIHOST_Init 0 */

  DSI_PLLInitTypeDef PLLInit = {0};
 800061a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800061e:	2200      	movs	r2, #0
 8000620:	601a      	str	r2, [r3, #0]
 8000622:	605a      	str	r2, [r3, #4]
 8000624:	609a      	str	r2, [r3, #8]
  DSI_HOST_TimeoutTypeDef HostTimeouts = {0};
 8000626:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800062a:	2224      	movs	r2, #36	; 0x24
 800062c:	2100      	movs	r1, #0
 800062e:	4618      	mov	r0, r3
 8000630:	f007 f814 	bl	800765c <memset>
  DSI_PHY_TimerTypeDef PhyTimings = {0};
 8000634:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000638:	2200      	movs	r2, #0
 800063a:	601a      	str	r2, [r3, #0]
 800063c:	605a      	str	r2, [r3, #4]
 800063e:	609a      	str	r2, [r3, #8]
 8000640:	60da      	str	r2, [r3, #12]
 8000642:	611a      	str	r2, [r3, #16]
 8000644:	615a      	str	r2, [r3, #20]
  DSI_VidCfgTypeDef VidCfg = {0};
 8000646:	1d3b      	adds	r3, r7, #4
 8000648:	226c      	movs	r2, #108	; 0x6c
 800064a:	2100      	movs	r1, #0
 800064c:	4618      	mov	r0, r3
 800064e:	f007 f805 	bl	800765c <memset>

  /* USER CODE BEGIN DSIHOST_Init 1 */

  /* USER CODE END DSIHOST_Init 1 */
  hdsi.Instance = DSI;
 8000652:	4b64      	ldr	r3, [pc, #400]	; (80007e4 <MX_DSIHOST_DSI_Init+0x1d0>)
 8000654:	4a64      	ldr	r2, [pc, #400]	; (80007e8 <MX_DSIHOST_DSI_Init+0x1d4>)
 8000656:	601a      	str	r2, [r3, #0]
  hdsi.Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 8000658:	4b62      	ldr	r3, [pc, #392]	; (80007e4 <MX_DSIHOST_DSI_Init+0x1d0>)
 800065a:	2200      	movs	r2, #0
 800065c:	605a      	str	r2, [r3, #4]
  hdsi.Init.TXEscapeCkdiv = 2;
 800065e:	4b61      	ldr	r3, [pc, #388]	; (80007e4 <MX_DSIHOST_DSI_Init+0x1d0>)
 8000660:	2202      	movs	r2, #2
 8000662:	609a      	str	r2, [r3, #8]
  hdsi.Init.NumberOfLanes = DSI_ONE_DATA_LANE;
 8000664:	4b5f      	ldr	r3, [pc, #380]	; (80007e4 <MX_DSIHOST_DSI_Init+0x1d0>)
 8000666:	2200      	movs	r2, #0
 8000668:	60da      	str	r2, [r3, #12]
  PLLInit.PLLNDIV = 50;
 800066a:	2332      	movs	r3, #50	; 0x32
 800066c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  PLLInit.PLLIDF = DSI_PLL_IN_DIV1;
 8000670:	2301      	movs	r3, #1
 8000672:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  PLLInit.PLLODF = DSI_PLL_OUT_DIV2;
 8000676:	2301      	movs	r3, #1
 8000678:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (HAL_DSI_Init(&hdsi, &PLLInit) != HAL_OK)
 800067c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000680:	4619      	mov	r1, r3
 8000682:	4858      	ldr	r0, [pc, #352]	; (80007e4 <MX_DSIHOST_DSI_Init+0x1d0>)
 8000684:	f001 fd62 	bl	800214c <HAL_DSI_Init>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <MX_DSIHOST_DSI_Init+0x7e>
  {
    Error_Handler();
 800068e:	f000 ff57 	bl	8001540 <Error_Handler>
  }
  HostTimeouts.TimeoutCkdiv = 1;
 8000692:	2301      	movs	r3, #1
 8000694:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  HostTimeouts.HighSpeedTransmissionTimeout = 0;
 8000698:	2300      	movs	r3, #0
 800069a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  HostTimeouts.LowPowerReceptionTimeout = 0;
 800069e:	2300      	movs	r3, #0
 80006a0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  HostTimeouts.HighSpeedReadTimeout = 0;
 80006a4:	2300      	movs	r3, #0
 80006a6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  HostTimeouts.LowPowerReadTimeout = 0;
 80006aa:	2300      	movs	r3, #0
 80006ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  HostTimeouts.HighSpeedWriteTimeout = 0;
 80006b0:	2300      	movs	r3, #0
 80006b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  HostTimeouts.HighSpeedWritePrespMode = DSI_HS_PM_DISABLE;
 80006b6:	2300      	movs	r3, #0
 80006b8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  HostTimeouts.LowPowerWriteTimeout = 0;
 80006bc:	2300      	movs	r3, #0
 80006be:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HostTimeouts.BTATimeout = 0;
 80006c2:	2300      	movs	r3, #0
 80006c4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (HAL_DSI_ConfigHostTimeouts(&hdsi, &HostTimeouts) != HAL_OK)
 80006c8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80006cc:	4619      	mov	r1, r3
 80006ce:	4845      	ldr	r0, [pc, #276]	; (80007e4 <MX_DSIHOST_DSI_Init+0x1d0>)
 80006d0:	f002 f9af 	bl	8002a32 <HAL_DSI_ConfigHostTimeouts>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <MX_DSIHOST_DSI_Init+0xca>
  {
    Error_Handler();
 80006da:	f000 ff31 	bl	8001540 <Error_Handler>
  }
  PhyTimings.ClockLaneHS2LPTime = 19;
 80006de:	2313      	movs	r3, #19
 80006e0:	673b      	str	r3, [r7, #112]	; 0x70
  PhyTimings.ClockLaneLP2HSTime = 15;
 80006e2:	230f      	movs	r3, #15
 80006e4:	677b      	str	r3, [r7, #116]	; 0x74
  PhyTimings.DataLaneHS2LPTime = 9;
 80006e6:	2309      	movs	r3, #9
 80006e8:	67bb      	str	r3, [r7, #120]	; 0x78
  PhyTimings.DataLaneLP2HSTime = 10;
 80006ea:	230a      	movs	r3, #10
 80006ec:	67fb      	str	r3, [r7, #124]	; 0x7c
  PhyTimings.DataLaneMaxReadTime = 0;
 80006ee:	2300      	movs	r3, #0
 80006f0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  PhyTimings.StopWaitTime = 0;
 80006f4:	2300      	movs	r3, #0
 80006f6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings) != HAL_OK)
 80006fa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80006fe:	4619      	mov	r1, r3
 8000700:	4838      	ldr	r0, [pc, #224]	; (80007e4 <MX_DSIHOST_DSI_Init+0x1d0>)
 8000702:	f002 f92c 	bl	800295e <HAL_DSI_ConfigPhyTimer>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <MX_DSIHOST_DSI_Init+0xfc>
  {
    Error_Handler();
 800070c:	f000 ff18 	bl	8001540 <Error_Handler>
  }
  if (HAL_DSI_SetLowPowerRXFilter(&hdsi, 10000) != HAL_OK)
 8000710:	f242 7110 	movw	r1, #10000	; 0x2710
 8000714:	4833      	ldr	r0, [pc, #204]	; (80007e4 <MX_DSIHOST_DSI_Init+0x1d0>)
 8000716:	f002 fb48 	bl	8002daa <HAL_DSI_SetLowPowerRXFilter>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <MX_DSIHOST_DSI_Init+0x110>
  {
    Error_Handler();
 8000720:	f000 ff0e 	bl	8001540 <Error_Handler>
  }
  if (HAL_DSI_ConfigErrorMonitor(&hdsi, HAL_DSI_ERROR_NONE) != HAL_OK)
 8000724:	2100      	movs	r1, #0
 8000726:	482f      	ldr	r0, [pc, #188]	; (80007e4 <MX_DSIHOST_DSI_Init+0x1d0>)
 8000728:	f001 fe2c 	bl	8002384 <HAL_DSI_ConfigErrorMonitor>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <MX_DSIHOST_DSI_Init+0x122>
  {
    Error_Handler();
 8000732:	f000 ff05 	bl	8001540 <Error_Handler>
  }
  VidCfg.VirtualChannelID = 0;
 8000736:	2300      	movs	r3, #0
 8000738:	607b      	str	r3, [r7, #4]
  VidCfg.ColorCoding = DSI_RGB888;
 800073a:	2305      	movs	r3, #5
 800073c:	60bb      	str	r3, [r7, #8]
  VidCfg.LooselyPacked = DSI_LOOSELY_PACKED_DISABLE;
 800073e:	2300      	movs	r3, #0
 8000740:	60fb      	str	r3, [r7, #12]
  VidCfg.Mode = DSI_VID_MODE_NB_EVENTS;
 8000742:	2301      	movs	r3, #1
 8000744:	613b      	str	r3, [r7, #16]
  VidCfg.PacketSize = 80;
 8000746:	2350      	movs	r3, #80	; 0x50
 8000748:	617b      	str	r3, [r7, #20]
  VidCfg.NumberOfChunks = 1;
 800074a:	2301      	movs	r3, #1
 800074c:	61bb      	str	r3, [r7, #24]
  VidCfg.NullPacketSize = 0;
 800074e:	2300      	movs	r3, #0
 8000750:	61fb      	str	r3, [r7, #28]
  VidCfg.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 8000752:	2300      	movs	r3, #0
 8000754:	623b      	str	r3, [r7, #32]
  VidCfg.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 8000756:	2300      	movs	r3, #0
 8000758:	627b      	str	r3, [r7, #36]	; 0x24
  VidCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 800075a:	2300      	movs	r3, #0
 800075c:	62bb      	str	r3, [r7, #40]	; 0x28
  VidCfg.HorizontalSyncActive = 252;
 800075e:	23fc      	movs	r3, #252	; 0xfc
 8000760:	62fb      	str	r3, [r7, #44]	; 0x2c
  VidCfg.HorizontalBackPorch = 252;
 8000762:	23fc      	movs	r3, #252	; 0xfc
 8000764:	633b      	str	r3, [r7, #48]	; 0x30
  VidCfg.HorizontalLine = 836;
 8000766:	f44f 7351 	mov.w	r3, #836	; 0x344
 800076a:	637b      	str	r3, [r7, #52]	; 0x34
  VidCfg.VerticalSyncActive = 8;
 800076c:	2308      	movs	r3, #8
 800076e:	63bb      	str	r3, [r7, #56]	; 0x38
  VidCfg.VerticalBackPorch = 8;
 8000770:	2308      	movs	r3, #8
 8000772:	63fb      	str	r3, [r7, #60]	; 0x3c
  VidCfg.VerticalFrontPorch = 8;
 8000774:	2308      	movs	r3, #8
 8000776:	643b      	str	r3, [r7, #64]	; 0x40
  VidCfg.VerticalActive = 80;
 8000778:	2350      	movs	r3, #80	; 0x50
 800077a:	647b      	str	r3, [r7, #68]	; 0x44
  VidCfg.LPCommandEnable = DSI_LP_COMMAND_ENABLE;
 800077c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000780:	64bb      	str	r3, [r7, #72]	; 0x48
  VidCfg.LPLargestPacketSize = 28;
 8000782:	231c      	movs	r3, #28
 8000784:	64fb      	str	r3, [r7, #76]	; 0x4c
  VidCfg.LPVACTLargestPacketSize = 80;
 8000786:	2350      	movs	r3, #80	; 0x50
 8000788:	653b      	str	r3, [r7, #80]	; 0x50
  VidCfg.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;
 800078a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800078e:	657b      	str	r3, [r7, #84]	; 0x54
  VidCfg.LPHorizontalBackPorchEnable = DSI_LP_HBP_ENABLE;
 8000790:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000794:	65bb      	str	r3, [r7, #88]	; 0x58
  VidCfg.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;
 8000796:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800079a:	65fb      	str	r3, [r7, #92]	; 0x5c
  VidCfg.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;
 800079c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007a0:	663b      	str	r3, [r7, #96]	; 0x60
  VidCfg.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;
 80007a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007a6:	667b      	str	r3, [r7, #100]	; 0x64
  VidCfg.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE;
 80007a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007ac:	66bb      	str	r3, [r7, #104]	; 0x68
  VidCfg.FrameBTAAcknowledgeEnable = DSI_FBTAA_DISABLE;
 80007ae:	2300      	movs	r3, #0
 80007b0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_DSI_ConfigVideoMode(&hdsi, &VidCfg) != HAL_OK)
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	4619      	mov	r1, r3
 80007b6:	480b      	ldr	r0, [pc, #44]	; (80007e4 <MX_DSIHOST_DSI_Init+0x1d0>)
 80007b8:	f001 fec9 	bl	800254e <HAL_DSI_ConfigVideoMode>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_DSIHOST_DSI_Init+0x1b2>
  {
    Error_Handler();
 80007c2:	f000 febd 	bl	8001540 <Error_Handler>
  }
  if (HAL_DSI_SetGenericVCID(&hdsi, 0) != HAL_OK)
 80007c6:	2100      	movs	r1, #0
 80007c8:	4806      	ldr	r0, [pc, #24]	; (80007e4 <MX_DSIHOST_DSI_Init+0x1d0>)
 80007ca:	f001 fe98 	bl	80024fe <HAL_DSI_SetGenericVCID>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <MX_DSIHOST_DSI_Init+0x1c4>
  {
    Error_Handler();
 80007d4:	f000 feb4 	bl	8001540 <Error_Handler>
  }
  /* USER CODE BEGIN DSIHOST_Init 2 */
	LCD_PowerOn();
 80007d8:	f000 fe9a 	bl	8001510 <LCD_PowerOn>
  /* USER CODE END DSIHOST_Init 2 */

}
 80007dc:	bf00      	nop
 80007de:	37b8      	adds	r7, #184	; 0xb8
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	20004b28 	.word	0x20004b28
 80007e8:	40016c00 	.word	0x40016c00

080007ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007f0:	4b1b      	ldr	r3, [pc, #108]	; (8000860 <MX_I2C1_Init+0x74>)
 80007f2:	4a1c      	ldr	r2, [pc, #112]	; (8000864 <MX_I2C1_Init+0x78>)
 80007f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 80007f6:	4b1a      	ldr	r3, [pc, #104]	; (8000860 <MX_I2C1_Init+0x74>)
 80007f8:	4a1b      	ldr	r2, [pc, #108]	; (8000868 <MX_I2C1_Init+0x7c>)
 80007fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80007fc:	4b18      	ldr	r3, [pc, #96]	; (8000860 <MX_I2C1_Init+0x74>)
 80007fe:	2200      	movs	r2, #0
 8000800:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000802:	4b17      	ldr	r3, [pc, #92]	; (8000860 <MX_I2C1_Init+0x74>)
 8000804:	2201      	movs	r2, #1
 8000806:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000808:	4b15      	ldr	r3, [pc, #84]	; (8000860 <MX_I2C1_Init+0x74>)
 800080a:	2200      	movs	r2, #0
 800080c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800080e:	4b14      	ldr	r3, [pc, #80]	; (8000860 <MX_I2C1_Init+0x74>)
 8000810:	2200      	movs	r2, #0
 8000812:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000814:	4b12      	ldr	r3, [pc, #72]	; (8000860 <MX_I2C1_Init+0x74>)
 8000816:	2200      	movs	r2, #0
 8000818:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800081a:	4b11      	ldr	r3, [pc, #68]	; (8000860 <MX_I2C1_Init+0x74>)
 800081c:	2200      	movs	r2, #0
 800081e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000820:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <MX_I2C1_Init+0x74>)
 8000822:	2200      	movs	r2, #0
 8000824:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000826:	480e      	ldr	r0, [pc, #56]	; (8000860 <MX_I2C1_Init+0x74>)
 8000828:	f002 fc96 	bl	8003158 <HAL_I2C_Init>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000832:	f000 fe85 	bl	8001540 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000836:	2100      	movs	r1, #0
 8000838:	4809      	ldr	r0, [pc, #36]	; (8000860 <MX_I2C1_Init+0x74>)
 800083a:	f002 fd28 	bl	800328e <HAL_I2CEx_ConfigAnalogFilter>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000844:	f000 fe7c 	bl	8001540 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000848:	2100      	movs	r1, #0
 800084a:	4805      	ldr	r0, [pc, #20]	; (8000860 <MX_I2C1_Init+0x74>)
 800084c:	f002 fd6a 	bl	8003324 <HAL_I2CEx_ConfigDigitalFilter>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000856:	f000 fe73 	bl	8001540 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800085a:	bf00      	nop
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	20004b44 	.word	0x20004b44
 8000864:	40005400 	.word	0x40005400
 8000868:	307075b1 	.word	0x307075b1

0800086c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000870:	4b1b      	ldr	r3, [pc, #108]	; (80008e0 <MX_I2C2_Init+0x74>)
 8000872:	4a1c      	ldr	r2, [pc, #112]	; (80008e4 <MX_I2C2_Init+0x78>)
 8000874:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 8000876:	4b1a      	ldr	r3, [pc, #104]	; (80008e0 <MX_I2C2_Init+0x74>)
 8000878:	4a1b      	ldr	r2, [pc, #108]	; (80008e8 <MX_I2C2_Init+0x7c>)
 800087a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800087c:	4b18      	ldr	r3, [pc, #96]	; (80008e0 <MX_I2C2_Init+0x74>)
 800087e:	2200      	movs	r2, #0
 8000880:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000882:	4b17      	ldr	r3, [pc, #92]	; (80008e0 <MX_I2C2_Init+0x74>)
 8000884:	2201      	movs	r2, #1
 8000886:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000888:	4b15      	ldr	r3, [pc, #84]	; (80008e0 <MX_I2C2_Init+0x74>)
 800088a:	2200      	movs	r2, #0
 800088c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800088e:	4b14      	ldr	r3, [pc, #80]	; (80008e0 <MX_I2C2_Init+0x74>)
 8000890:	2200      	movs	r2, #0
 8000892:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000894:	4b12      	ldr	r3, [pc, #72]	; (80008e0 <MX_I2C2_Init+0x74>)
 8000896:	2200      	movs	r2, #0
 8000898:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800089a:	4b11      	ldr	r3, [pc, #68]	; (80008e0 <MX_I2C2_Init+0x74>)
 800089c:	2200      	movs	r2, #0
 800089e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008a0:	4b0f      	ldr	r3, [pc, #60]	; (80008e0 <MX_I2C2_Init+0x74>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80008a6:	480e      	ldr	r0, [pc, #56]	; (80008e0 <MX_I2C2_Init+0x74>)
 80008a8:	f002 fc56 	bl	8003158 <HAL_I2C_Init>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80008b2:	f000 fe45 	bl	8001540 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008b6:	2100      	movs	r1, #0
 80008b8:	4809      	ldr	r0, [pc, #36]	; (80008e0 <MX_I2C2_Init+0x74>)
 80008ba:	f002 fce8 	bl	800328e <HAL_I2CEx_ConfigAnalogFilter>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d001      	beq.n	80008c8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80008c4:	f000 fe3c 	bl	8001540 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80008c8:	2100      	movs	r1, #0
 80008ca:	4805      	ldr	r0, [pc, #20]	; (80008e0 <MX_I2C2_Init+0x74>)
 80008cc:	f002 fd2a 	bl	8003324 <HAL_I2CEx_ConfigDigitalFilter>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80008d6:	f000 fe33 	bl	8001540 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80008da:	bf00      	nop
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	20004b98 	.word	0x20004b98
 80008e4:	40005800 	.word	0x40005800
 80008e8:	307075b1 	.word	0x307075b1

080008ec <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b08e      	sub	sp, #56	; 0x38
 80008f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80008f2:	1d3b      	adds	r3, r7, #4
 80008f4:	2234      	movs	r2, #52	; 0x34
 80008f6:	2100      	movs	r1, #0
 80008f8:	4618      	mov	r0, r3
 80008fa:	f006 feaf 	bl	800765c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80008fe:	4b38      	ldr	r3, [pc, #224]	; (80009e0 <MX_LTDC_Init+0xf4>)
 8000900:	4a38      	ldr	r2, [pc, #224]	; (80009e4 <MX_LTDC_Init+0xf8>)
 8000902:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AH;
 8000904:	4b36      	ldr	r3, [pc, #216]	; (80009e0 <MX_LTDC_Init+0xf4>)
 8000906:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800090a:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AH;
 800090c:	4b34      	ldr	r3, [pc, #208]	; (80009e0 <MX_LTDC_Init+0xf4>)
 800090e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000912:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000914:	4b32      	ldr	r3, [pc, #200]	; (80009e0 <MX_LTDC_Init+0xf4>)
 8000916:	2200      	movs	r2, #0
 8000918:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800091a:	4b31      	ldr	r3, [pc, #196]	; (80009e0 <MX_LTDC_Init+0xf4>)
 800091c:	2200      	movs	r2, #0
 800091e:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 251;
 8000920:	4b2f      	ldr	r3, [pc, #188]	; (80009e0 <MX_LTDC_Init+0xf4>)
 8000922:	22fb      	movs	r2, #251	; 0xfb
 8000924:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 7;
 8000926:	4b2e      	ldr	r3, [pc, #184]	; (80009e0 <MX_LTDC_Init+0xf4>)
 8000928:	2207      	movs	r2, #7
 800092a:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 503;
 800092c:	4b2c      	ldr	r3, [pc, #176]	; (80009e0 <MX_LTDC_Init+0xf4>)
 800092e:	f240 12f7 	movw	r2, #503	; 0x1f7
 8000932:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 15;
 8000934:	4b2a      	ldr	r3, [pc, #168]	; (80009e0 <MX_LTDC_Init+0xf4>)
 8000936:	220f      	movs	r2, #15
 8000938:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 583;
 800093a:	4b29      	ldr	r3, [pc, #164]	; (80009e0 <MX_LTDC_Init+0xf4>)
 800093c:	f240 2247 	movw	r2, #583	; 0x247
 8000940:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 95;
 8000942:	4b27      	ldr	r3, [pc, #156]	; (80009e0 <MX_LTDC_Init+0xf4>)
 8000944:	225f      	movs	r2, #95	; 0x5f
 8000946:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 835;
 8000948:	4b25      	ldr	r3, [pc, #148]	; (80009e0 <MX_LTDC_Init+0xf4>)
 800094a:	f240 3243 	movw	r2, #835	; 0x343
 800094e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 97;
 8000950:	4b23      	ldr	r3, [pc, #140]	; (80009e0 <MX_LTDC_Init+0xf4>)
 8000952:	2261      	movs	r2, #97	; 0x61
 8000954:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 255;
 8000956:	4b22      	ldr	r3, [pc, #136]	; (80009e0 <MX_LTDC_Init+0xf4>)
 8000958:	22ff      	movs	r2, #255	; 0xff
 800095a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 255;
 800095e:	4b20      	ldr	r3, [pc, #128]	; (80009e0 <MX_LTDC_Init+0xf4>)
 8000960:	22ff      	movs	r2, #255	; 0xff
 8000962:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 255;
 8000966:	4b1e      	ldr	r3, [pc, #120]	; (80009e0 <MX_LTDC_Init+0xf4>)
 8000968:	22ff      	movs	r2, #255	; 0xff
 800096a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800096e:	481c      	ldr	r0, [pc, #112]	; (80009e0 <MX_LTDC_Init+0xf4>)
 8000970:	f002 fd24 	bl	80033bc <HAL_LTDC_Init>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <MX_LTDC_Init+0x92>
  {
    Error_Handler();
 800097a:	f000 fde1 	bl	8001540 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800097e:	2300      	movs	r3, #0
 8000980:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 80;
 8000982:	2350      	movs	r3, #80	; 0x50
 8000984:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000986:	2300      	movs	r3, #0
 8000988:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 80;
 800098a:	2350      	movs	r3, #80	; 0x50
 800098c:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB888;
 800098e:	2301      	movs	r3, #1
 8000990:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000992:	23ff      	movs	r3, #255	; 0xff
 8000994:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000996:	2300      	movs	r3, #0
 8000998:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800099a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800099e:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80009a0:	2305      	movs	r3, #5
 80009a2:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = (uint32_t *)image_80x80_rgb888;
 80009a4:	4b10      	ldr	r3, [pc, #64]	; (80009e8 <MX_LTDC_Init+0xfc>)
 80009a6:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 80;
 80009a8:	2350      	movs	r3, #80	; 0x50
 80009aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 80;
 80009ac:	2350      	movs	r3, #80	; 0x50
 80009ae:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 255;
 80009b0:	23ff      	movs	r3, #255	; 0xff
 80009b2:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 255;
 80009b6:	23ff      	movs	r3, #255	; 0xff
 80009b8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 255;
 80009bc:	23ff      	movs	r3, #255	; 0xff
 80009be:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80009c2:	1d3b      	adds	r3, r7, #4
 80009c4:	2200      	movs	r2, #0
 80009c6:	4619      	mov	r1, r3
 80009c8:	4805      	ldr	r0, [pc, #20]	; (80009e0 <MX_LTDC_Init+0xf4>)
 80009ca:	f002 fdc7 	bl	800355c <HAL_LTDC_ConfigLayer>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <MX_LTDC_Init+0xec>
  {
    Error_Handler();
 80009d4:	f000 fdb4 	bl	8001540 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */
  //(uint32_t *)image_80x80_rgb888;
  /* USER CODE END LTDC_Init 2 */

}
 80009d8:	bf00      	nop
 80009da:	3738      	adds	r7, #56	; 0x38
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	20004bec 	.word	0x20004bec
 80009e4:	40016800 	.word	0x40016800
 80009e8:	20000000 	.word	0x20000000

080009ec <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b086      	sub	sp, #24
 80009f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 80009f2:	1d3b      	adds	r3, r7, #4
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
 80009f8:	605a      	str	r2, [r3, #4]
 80009fa:	609a      	str	r2, [r3, #8]
 80009fc:	60da      	str	r2, [r3, #12]
 80009fe:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8000a00:	4b23      	ldr	r3, [pc, #140]	; (8000a90 <MX_OCTOSPI1_Init+0xa4>)
 8000a02:	4a24      	ldr	r2, [pc, #144]	; (8000a94 <MX_OCTOSPI1_Init+0xa8>)
 8000a04:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 4;
 8000a06:	4b22      	ldr	r3, [pc, #136]	; (8000a90 <MX_OCTOSPI1_Init+0xa4>)
 8000a08:	2204      	movs	r2, #4
 8000a0a:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8000a0c:	4b20      	ldr	r3, [pc, #128]	; (8000a90 <MX_OCTOSPI1_Init+0xa4>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 8000a12:	4b1f      	ldr	r3, [pc, #124]	; (8000a90 <MX_OCTOSPI1_Init+0xa4>)
 8000a14:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000a18:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 26;
 8000a1a:	4b1d      	ldr	r3, [pc, #116]	; (8000a90 <MX_OCTOSPI1_Init+0xa4>)
 8000a1c:	221a      	movs	r2, #26
 8000a1e:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 2;
 8000a20:	4b1b      	ldr	r3, [pc, #108]	; (8000a90 <MX_OCTOSPI1_Init+0xa4>)
 8000a22:	2202      	movs	r2, #2
 8000a24:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000a26:	4b1a      	ldr	r3, [pc, #104]	; (8000a90 <MX_OCTOSPI1_Init+0xa4>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8000a2c:	4b18      	ldr	r3, [pc, #96]	; (8000a90 <MX_OCTOSPI1_Init+0xa4>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 16;
 8000a32:	4b17      	ldr	r3, [pc, #92]	; (8000a90 <MX_OCTOSPI1_Init+0xa4>)
 8000a34:	2210      	movs	r2, #16
 8000a36:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000a38:	4b15      	ldr	r3, [pc, #84]	; (8000a90 <MX_OCTOSPI1_Init+0xa4>)
 8000a3a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a3e:	625a      	str	r2, [r3, #36]	; 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8000a40:	4b13      	ldr	r3, [pc, #76]	; (8000a90 <MX_OCTOSPI1_Init+0xa4>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	629a      	str	r2, [r3, #40]	; 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8000a46:	4b12      	ldr	r3, [pc, #72]	; (8000a90 <MX_OCTOSPI1_Init+0xa4>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8000a4c:	4b10      	ldr	r3, [pc, #64]	; (8000a90 <MX_OCTOSPI1_Init+0xa4>)
 8000a4e:	2208      	movs	r2, #8
 8000a50:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8000a52:	480f      	ldr	r0, [pc, #60]	; (8000a90 <MX_OCTOSPI1_Init+0xa4>)
 8000a54:	f002 ff58 	bl	8003908 <HAL_OSPI_Init>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_OCTOSPI1_Init+0x76>
  {
    Error_Handler();
 8000a5e:	f000 fd6f 	bl	8001540 <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 8000a62:	2301      	movs	r3, #1
 8000a64:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 8000a66:	2301      	movs	r3, #1
 8000a68:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8000a6a:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8000a6e:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000a70:	1d3b      	adds	r3, r7, #4
 8000a72:	f241 3288 	movw	r2, #5000	; 0x1388
 8000a76:	4619      	mov	r1, r3
 8000a78:	4805      	ldr	r0, [pc, #20]	; (8000a90 <MX_OCTOSPI1_Init+0xa4>)
 8000a7a:	f002 ffff 	bl	8003a7c <HAL_OSPIM_Config>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <MX_OCTOSPI1_Init+0x9c>
  {
    Error_Handler();
 8000a84:	f000 fd5c 	bl	8001540 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8000a88:	bf00      	nop
 8000a8a:	3718      	adds	r7, #24
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	20004c94 	.word	0x20004c94
 8000a94:	a0001000 	.word	0xa0001000

08000a98 <MX_OCTOSPI2_Init>:
  * @brief OCTOSPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI2_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b086      	sub	sp, #24
 8000a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI2_Init 0 */

  /* USER CODE END OCTOSPI2_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 8000a9e:	1d3b      	adds	r3, r7, #4
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	601a      	str	r2, [r3, #0]
 8000aa4:	605a      	str	r2, [r3, #4]
 8000aa6:	609a      	str	r2, [r3, #8]
 8000aa8:	60da      	str	r2, [r3, #12]
 8000aaa:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI2_Init 1 */

  /* USER CODE END OCTOSPI2_Init 1 */
  /* OCTOSPI2 parameter configuration*/
  hospi2.Instance = OCTOSPI2;
 8000aac:	4b22      	ldr	r3, [pc, #136]	; (8000b38 <MX_OCTOSPI2_Init+0xa0>)
 8000aae:	4a23      	ldr	r2, [pc, #140]	; (8000b3c <MX_OCTOSPI2_Init+0xa4>)
 8000ab0:	601a      	str	r2, [r3, #0]
  hospi2.Init.FifoThreshold = 1;
 8000ab2:	4b21      	ldr	r3, [pc, #132]	; (8000b38 <MX_OCTOSPI2_Init+0xa0>)
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	605a      	str	r2, [r3, #4]
  hospi2.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8000ab8:	4b1f      	ldr	r3, [pc, #124]	; (8000b38 <MX_OCTOSPI2_Init+0xa0>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	609a      	str	r2, [r3, #8]
  hospi2.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8000abe:	4b1e      	ldr	r3, [pc, #120]	; (8000b38 <MX_OCTOSPI2_Init+0xa0>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	60da      	str	r2, [r3, #12]
  hospi2.Init.DeviceSize = 32;
 8000ac4:	4b1c      	ldr	r3, [pc, #112]	; (8000b38 <MX_OCTOSPI2_Init+0xa0>)
 8000ac6:	2220      	movs	r2, #32
 8000ac8:	611a      	str	r2, [r3, #16]
  hospi2.Init.ChipSelectHighTime = 1;
 8000aca:	4b1b      	ldr	r3, [pc, #108]	; (8000b38 <MX_OCTOSPI2_Init+0xa0>)
 8000acc:	2201      	movs	r2, #1
 8000ace:	615a      	str	r2, [r3, #20]
  hospi2.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000ad0:	4b19      	ldr	r3, [pc, #100]	; (8000b38 <MX_OCTOSPI2_Init+0xa0>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	619a      	str	r2, [r3, #24]
  hospi2.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8000ad6:	4b18      	ldr	r3, [pc, #96]	; (8000b38 <MX_OCTOSPI2_Init+0xa0>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	61da      	str	r2, [r3, #28]
  hospi2.Init.ClockPrescaler = 1;
 8000adc:	4b16      	ldr	r3, [pc, #88]	; (8000b38 <MX_OCTOSPI2_Init+0xa0>)
 8000ade:	2201      	movs	r2, #1
 8000ae0:	621a      	str	r2, [r3, #32]
  hospi2.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8000ae2:	4b15      	ldr	r3, [pc, #84]	; (8000b38 <MX_OCTOSPI2_Init+0xa0>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	625a      	str	r2, [r3, #36]	; 0x24
  hospi2.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8000ae8:	4b13      	ldr	r3, [pc, #76]	; (8000b38 <MX_OCTOSPI2_Init+0xa0>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	629a      	str	r2, [r3, #40]	; 0x28
  hospi2.Init.ChipSelectBoundary = 0;
 8000aee:	4b12      	ldr	r3, [pc, #72]	; (8000b38 <MX_OCTOSPI2_Init+0xa0>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi2.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8000af4:	4b10      	ldr	r3, [pc, #64]	; (8000b38 <MX_OCTOSPI2_Init+0xa0>)
 8000af6:	2208      	movs	r2, #8
 8000af8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_OSPI_Init(&hospi2) != HAL_OK)
 8000afa:	480f      	ldr	r0, [pc, #60]	; (8000b38 <MX_OCTOSPI2_Init+0xa0>)
 8000afc:	f002 ff04 	bl	8003908 <HAL_OSPI_Init>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <MX_OCTOSPI2_Init+0x72>
  {
    Error_Handler();
 8000b06:	f000 fd1b 	bl	8001540 <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 2;
 8000b0a:	2302      	movs	r3, #2
 8000b0c:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 2;
 8000b0e:	2302      	movs	r3, #2
 8000b10:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_2_LOW;
 8000b12:	4b0b      	ldr	r3, [pc, #44]	; (8000b40 <MX_OCTOSPI2_Init+0xa8>)
 8000b14:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi2, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b16:	1d3b      	adds	r3, r7, #4
 8000b18:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4806      	ldr	r0, [pc, #24]	; (8000b38 <MX_OCTOSPI2_Init+0xa0>)
 8000b20:	f002 ffac 	bl	8003a7c <HAL_OSPIM_Config>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_OCTOSPI2_Init+0x96>
  {
    Error_Handler();
 8000b2a:	f000 fd09 	bl	8001540 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI2_Init 2 */

  /* USER CODE END OCTOSPI2_Init 2 */

}
 8000b2e:	bf00      	nop
 8000b30:	3718      	adds	r7, #24
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	20004ce4 	.word	0x20004ce4
 8000b3c:	a0001400 	.word	0xa0001400
 8000b40:	00010002 	.word	0x00010002

08000b44 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000b48:	4b1b      	ldr	r3, [pc, #108]	; (8000bb8 <MX_SPI1_Init+0x74>)
 8000b4a:	4a1c      	ldr	r2, [pc, #112]	; (8000bbc <MX_SPI1_Init+0x78>)
 8000b4c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b4e:	4b1a      	ldr	r3, [pc, #104]	; (8000bb8 <MX_SPI1_Init+0x74>)
 8000b50:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b54:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b56:	4b18      	ldr	r3, [pc, #96]	; (8000bb8 <MX_SPI1_Init+0x74>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b5c:	4b16      	ldr	r3, [pc, #88]	; (8000bb8 <MX_SPI1_Init+0x74>)
 8000b5e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000b62:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b64:	4b14      	ldr	r3, [pc, #80]	; (8000bb8 <MX_SPI1_Init+0x74>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b6a:	4b13      	ldr	r3, [pc, #76]	; (8000bb8 <MX_SPI1_Init+0x74>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b70:	4b11      	ldr	r3, [pc, #68]	; (8000bb8 <MX_SPI1_Init+0x74>)
 8000b72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b76:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b78:	4b0f      	ldr	r3, [pc, #60]	; (8000bb8 <MX_SPI1_Init+0x74>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b7e:	4b0e      	ldr	r3, [pc, #56]	; (8000bb8 <MX_SPI1_Init+0x74>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b84:	4b0c      	ldr	r3, [pc, #48]	; (8000bb8 <MX_SPI1_Init+0x74>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b8a:	4b0b      	ldr	r3, [pc, #44]	; (8000bb8 <MX_SPI1_Init+0x74>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000b90:	4b09      	ldr	r3, [pc, #36]	; (8000bb8 <MX_SPI1_Init+0x74>)
 8000b92:	2207      	movs	r2, #7
 8000b94:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b96:	4b08      	ldr	r3, [pc, #32]	; (8000bb8 <MX_SPI1_Init+0x74>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b9c:	4b06      	ldr	r3, [pc, #24]	; (8000bb8 <MX_SPI1_Init+0x74>)
 8000b9e:	2208      	movs	r2, #8
 8000ba0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ba2:	4805      	ldr	r0, [pc, #20]	; (8000bb8 <MX_SPI1_Init+0x74>)
 8000ba4:	f005 f8aa 	bl	8005cfc <HAL_SPI_Init>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000bae:	f000 fcc7 	bl	8001540 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000bb2:	bf00      	nop
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	20004d34 	.word	0x20004d34
 8000bbc:	40013000 	.word	0x40013000

08000bc0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000bc4:	4b19      	ldr	r3, [pc, #100]	; (8000c2c <MX_SPI2_Init+0x6c>)
 8000bc6:	4a1a      	ldr	r2, [pc, #104]	; (8000c30 <MX_SPI2_Init+0x70>)
 8000bc8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8000bca:	4b18      	ldr	r3, [pc, #96]	; (8000c2c <MX_SPI2_Init+0x6c>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000bd0:	4b16      	ldr	r3, [pc, #88]	; (8000c2c <MX_SPI2_Init+0x6c>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bd6:	4b15      	ldr	r3, [pc, #84]	; (8000c2c <MX_SPI2_Init+0x6c>)
 8000bd8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000bdc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bde:	4b13      	ldr	r3, [pc, #76]	; (8000c2c <MX_SPI2_Init+0x6c>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000be4:	4b11      	ldr	r3, [pc, #68]	; (8000c2c <MX_SPI2_Init+0x6c>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000bea:	4b10      	ldr	r3, [pc, #64]	; (8000c2c <MX_SPI2_Init+0x6c>)
 8000bec:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000bf0:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bf2:	4b0e      	ldr	r3, [pc, #56]	; (8000c2c <MX_SPI2_Init+0x6c>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bf8:	4b0c      	ldr	r3, [pc, #48]	; (8000c2c <MX_SPI2_Init+0x6c>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bfe:	4b0b      	ldr	r3, [pc, #44]	; (8000c2c <MX_SPI2_Init+0x6c>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000c04:	4b09      	ldr	r3, [pc, #36]	; (8000c2c <MX_SPI2_Init+0x6c>)
 8000c06:	2207      	movs	r2, #7
 8000c08:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c0a:	4b08      	ldr	r3, [pc, #32]	; (8000c2c <MX_SPI2_Init+0x6c>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000c10:	4b06      	ldr	r3, [pc, #24]	; (8000c2c <MX_SPI2_Init+0x6c>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000c16:	4805      	ldr	r0, [pc, #20]	; (8000c2c <MX_SPI2_Init+0x6c>)
 8000c18:	f005 f870 	bl	8005cfc <HAL_SPI_Init>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d001      	beq.n	8000c26 <MX_SPI2_Init+0x66>
  {
    Error_Handler();
 8000c22:	f000 fc8d 	bl	8001540 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000c26:	bf00      	nop
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	20004d98 	.word	0x20004d98
 8000c30:	40003800 	.word	0x40003800

08000c34 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000c38:	4b18      	ldr	r3, [pc, #96]	; (8000c9c <MX_SPI3_Init+0x68>)
 8000c3a:	4a19      	ldr	r2, [pc, #100]	; (8000ca0 <MX_SPI3_Init+0x6c>)
 8000c3c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_SLAVE;
 8000c3e:	4b17      	ldr	r3, [pc, #92]	; (8000c9c <MX_SPI3_Init+0x68>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000c44:	4b15      	ldr	r3, [pc, #84]	; (8000c9c <MX_SPI3_Init+0x68>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c4a:	4b14      	ldr	r3, [pc, #80]	; (8000c9c <MX_SPI3_Init+0x68>)
 8000c4c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000c50:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c52:	4b12      	ldr	r3, [pc, #72]	; (8000c9c <MX_SPI3_Init+0x68>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c58:	4b10      	ldr	r3, [pc, #64]	; (8000c9c <MX_SPI3_Init+0x68>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_INPUT;
 8000c5e:	4b0f      	ldr	r3, [pc, #60]	; (8000c9c <MX_SPI3_Init+0x68>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	619a      	str	r2, [r3, #24]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c64:	4b0d      	ldr	r3, [pc, #52]	; (8000c9c <MX_SPI3_Init+0x68>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c6a:	4b0c      	ldr	r3, [pc, #48]	; (8000c9c <MX_SPI3_Init+0x68>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c70:	4b0a      	ldr	r3, [pc, #40]	; (8000c9c <MX_SPI3_Init+0x68>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000c76:	4b09      	ldr	r3, [pc, #36]	; (8000c9c <MX_SPI3_Init+0x68>)
 8000c78:	2207      	movs	r2, #7
 8000c7a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c7c:	4b07      	ldr	r3, [pc, #28]	; (8000c9c <MX_SPI3_Init+0x68>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000c82:	4b06      	ldr	r3, [pc, #24]	; (8000c9c <MX_SPI3_Init+0x68>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000c88:	4804      	ldr	r0, [pc, #16]	; (8000c9c <MX_SPI3_Init+0x68>)
 8000c8a:	f005 f837 	bl	8005cfc <HAL_SPI_Init>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <MX_SPI3_Init+0x64>
  {
    Error_Handler();
 8000c94:	f000 fc54 	bl	8001540 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000c98:	bf00      	nop
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	20004dfc 	.word	0x20004dfc
 8000ca0:	40003c00 	.word	0x40003c00

08000ca4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000ca8:	4b22      	ldr	r3, [pc, #136]	; (8000d34 <MX_UART4_Init+0x90>)
 8000caa:	4a23      	ldr	r2, [pc, #140]	; (8000d38 <MX_UART4_Init+0x94>)
 8000cac:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000cae:	4b21      	ldr	r3, [pc, #132]	; (8000d34 <MX_UART4_Init+0x90>)
 8000cb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000cb4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000cb6:	4b1f      	ldr	r3, [pc, #124]	; (8000d34 <MX_UART4_Init+0x90>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000cbc:	4b1d      	ldr	r3, [pc, #116]	; (8000d34 <MX_UART4_Init+0x90>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000cc2:	4b1c      	ldr	r3, [pc, #112]	; (8000d34 <MX_UART4_Init+0x90>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000cc8:	4b1a      	ldr	r3, [pc, #104]	; (8000d34 <MX_UART4_Init+0x90>)
 8000cca:	220c      	movs	r2, #12
 8000ccc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cce:	4b19      	ldr	r3, [pc, #100]	; (8000d34 <MX_UART4_Init+0x90>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cd4:	4b17      	ldr	r3, [pc, #92]	; (8000d34 <MX_UART4_Init+0x90>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cda:	4b16      	ldr	r3, [pc, #88]	; (8000d34 <MX_UART4_Init+0x90>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ce0:	4b14      	ldr	r3, [pc, #80]	; (8000d34 <MX_UART4_Init+0x90>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ce6:	4b13      	ldr	r3, [pc, #76]	; (8000d34 <MX_UART4_Init+0x90>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000cec:	4811      	ldr	r0, [pc, #68]	; (8000d34 <MX_UART4_Init+0x90>)
 8000cee:	f005 fdbd 	bl	800686c <HAL_UART_Init>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000cf8:	f000 fc22 	bl	8001540 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	480d      	ldr	r0, [pc, #52]	; (8000d34 <MX_UART4_Init+0x90>)
 8000d00:	f006 fbe2 	bl	80074c8 <HAL_UARTEx_SetTxFifoThreshold>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000d0a:	f000 fc19 	bl	8001540 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d0e:	2100      	movs	r1, #0
 8000d10:	4808      	ldr	r0, [pc, #32]	; (8000d34 <MX_UART4_Init+0x90>)
 8000d12:	f006 fc17 	bl	8007544 <HAL_UARTEx_SetRxFifoThreshold>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000d1c:	f000 fc10 	bl	8001540 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000d20:	4804      	ldr	r0, [pc, #16]	; (8000d34 <MX_UART4_Init+0x90>)
 8000d22:	f006 fb98 	bl	8007456 <HAL_UARTEx_DisableFifoMode>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000d2c:	f000 fc08 	bl	8001540 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000d30:	bf00      	nop
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	20004e60 	.word	0x20004e60
 8000d38:	40004c00 	.word	0x40004c00

08000d3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b08e      	sub	sp, #56	; 0x38
 8000d40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d46:	2200      	movs	r2, #0
 8000d48:	601a      	str	r2, [r3, #0]
 8000d4a:	605a      	str	r2, [r3, #4]
 8000d4c:	609a      	str	r2, [r3, #8]
 8000d4e:	60da      	str	r2, [r3, #12]
 8000d50:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d52:	4b87      	ldr	r3, [pc, #540]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000d54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d56:	4a86      	ldr	r2, [pc, #536]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000d58:	f043 0302 	orr.w	r3, r3, #2
 8000d5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d5e:	4b84      	ldr	r3, [pc, #528]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000d60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d62:	f003 0302 	and.w	r3, r3, #2
 8000d66:	623b      	str	r3, [r7, #32]
 8000d68:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d6a:	4b81      	ldr	r3, [pc, #516]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d6e:	4a80      	ldr	r2, [pc, #512]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000d70:	f043 0308 	orr.w	r3, r3, #8
 8000d74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d76:	4b7e      	ldr	r3, [pc, #504]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000d78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d7a:	f003 0308 	and.w	r3, r3, #8
 8000d7e:	61fb      	str	r3, [r7, #28]
 8000d80:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d82:	4b7b      	ldr	r3, [pc, #492]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000d84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d86:	4a7a      	ldr	r2, [pc, #488]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000d88:	f043 0304 	orr.w	r3, r3, #4
 8000d8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d8e:	4b78      	ldr	r3, [pc, #480]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000d90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d92:	f003 0304 	and.w	r3, r3, #4
 8000d96:	61bb      	str	r3, [r7, #24]
 8000d98:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d9a:	4b75      	ldr	r3, [pc, #468]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d9e:	4a74      	ldr	r2, [pc, #464]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000da0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000da4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000da6:	4b72      	ldr	r3, [pc, #456]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000daa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000dae:	617b      	str	r3, [r7, #20]
 8000db0:	697b      	ldr	r3, [r7, #20]
  HAL_PWREx_EnableVddIO2();
 8000db2:	f003 fb43 	bl	800443c <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000db6:	4b6e      	ldr	r3, [pc, #440]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000db8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dba:	4a6d      	ldr	r2, [pc, #436]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000dbc:	f043 0320 	orr.w	r3, r3, #32
 8000dc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dc2:	4b6b      	ldr	r3, [pc, #428]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000dc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dc6:	f003 0320 	and.w	r3, r3, #32
 8000dca:	613b      	str	r3, [r7, #16]
 8000dcc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dce:	4b68      	ldr	r3, [pc, #416]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000dd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dd2:	4a67      	ldr	r2, [pc, #412]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000dd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dda:	4b65      	ldr	r3, [pc, #404]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000ddc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000de2:	60fb      	str	r3, [r7, #12]
 8000de4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de6:	4b62      	ldr	r3, [pc, #392]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dea:	4a61      	ldr	r2, [pc, #388]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000dec:	f043 0301 	orr.w	r3, r3, #1
 8000df0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000df2:	4b5f      	ldr	r3, [pc, #380]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000df4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000df6:	f003 0301 	and.w	r3, r3, #1
 8000dfa:	60bb      	str	r3, [r7, #8]
 8000dfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dfe:	4b5c      	ldr	r3, [pc, #368]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e02:	4a5b      	ldr	r2, [pc, #364]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000e04:	f043 0310 	orr.w	r3, r3, #16
 8000e08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e0a:	4b59      	ldr	r3, [pc, #356]	; (8000f70 <MX_GPIO_Init+0x234>)
 8000e0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e0e:	f003 0310 	and.w	r3, r3, #16
 8000e12:	607b      	str	r3, [r7, #4]
 8000e14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_7, GPIO_PIN_RESET);
 8000e16:	2200      	movs	r2, #0
 8000e18:	21a0      	movs	r1, #160	; 0xa0
 8000e1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e1e:	f002 f983 	bl	8003128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 8000e22:	2200      	movs	r2, #0
 8000e24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e28:	4852      	ldr	r0, [pc, #328]	; (8000f74 <MX_GPIO_Init+0x238>)
 8000e2a:	f002 f97d 	bl	8003128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000e34:	4850      	ldr	r0, [pc, #320]	; (8000f78 <MX_GPIO_Init+0x23c>)
 8000e36:	f002 f977 	bl	8003128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, GPIO_PIN_RESET);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e40:	484e      	ldr	r0, [pc, #312]	; (8000f7c <MX_GPIO_Init+0x240>)
 8000e42:	f002 f971 	bl	8003128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET);
 8000e46:	2201      	movs	r2, #1
 8000e48:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e4c:	4849      	ldr	r0, [pc, #292]	; (8000f74 <MX_GPIO_Init+0x238>)
 8000e4e:	f002 f96b 	bl	8003128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000e52:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000e56:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e64:	4619      	mov	r1, r3
 8000e66:	4846      	ldr	r0, [pc, #280]	; (8000f80 <MX_GPIO_Init+0x244>)
 8000e68:	f001 ffcc 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
 8000e6c:	2318      	movs	r3, #24
 8000e6e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e70:	2300      	movs	r3, #0
 8000e72:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e74:	2300      	movs	r3, #0
 8000e76:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e82:	f001 ffbf 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000e86:	23a0      	movs	r3, #160	; 0xa0
 8000e88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e92:	2300      	movs	r3, #0
 8000e94:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ea0:	f001 ffb0 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ea4:	2310      	movs	r3, #16
 8000ea6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eac:	2300      	movs	r3, #0
 8000eae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4833      	ldr	r0, [pc, #204]	; (8000f84 <MX_GPIO_Init+0x248>)
 8000eb8:	f001 ffa4 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000ebc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ec0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ece:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	4827      	ldr	r0, [pc, #156]	; (8000f74 <MX_GPIO_Init+0x238>)
 8000ed6:	f001 ff95 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000eda:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000ede:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4821      	ldr	r0, [pc, #132]	; (8000f78 <MX_GPIO_Init+0x23c>)
 8000ef4:	f001 ff86 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000efc:	2300      	movs	r3, #0
 8000efe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f08:	4619      	mov	r1, r3
 8000f0a:	481b      	ldr	r0, [pc, #108]	; (8000f78 <MX_GPIO_Init+0x23c>)
 8000f0c:	f001 ff7a 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000f10:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000f14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f16:	2301      	movs	r3, #1
 8000f18:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000f22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f26:	4619      	mov	r1, r3
 8000f28:	4814      	ldr	r0, [pc, #80]	; (8000f7c <MX_GPIO_Init+0x240>)
 8000f2a:	f001 ff6b 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000f2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f34:	2300      	movs	r3, #0
 8000f36:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f40:	4619      	mov	r1, r3
 8000f42:	480c      	ldr	r0, [pc, #48]	; (8000f74 <MX_GPIO_Init+0x238>)
 8000f44:	f001 ff5e 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000f48:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000f4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f52:	2301      	movs	r3, #1
 8000f54:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f56:	2303      	movs	r3, #3
 8000f58:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4804      	ldr	r0, [pc, #16]	; (8000f74 <MX_GPIO_Init+0x238>)
 8000f62:	f001 ff4f 	bl	8002e04 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f66:	bf00      	nop
 8000f68:	3738      	adds	r7, #56	; 0x38
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	40021000 	.word	0x40021000
 8000f74:	48001000 	.word	0x48001000
 8000f78:	48000400 	.word	0x48000400
 8000f7c:	48001400 	.word	0x48001400
 8000f80:	48000c00 	.word	0x48000c00
 8000f84:	48000800 	.word	0x48000800

08000f88 <mipi_config>:

/* USER CODE BEGIN 4 */
void mipi_config() {
 8000f88:	b590      	push	{r4, r7, lr}
 8000f8a:	b0af      	sub	sp, #188	; 0xbc
 8000f8c:	af02      	add	r7, sp, #8
	if (HAL_DSI_Start(&hdsi) != HAL_OK) {
 8000f8e:	48c4      	ldr	r0, [pc, #784]	; (80012a0 <mipi_config+0x318>)
 8000f90:	f001 fe15 	bl	8002bbe <HAL_DSI_Start>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <mipi_config+0x16>
		Error_Handler();
 8000f9a:	f000 fad1 	bl	8001540 <Error_Handler>
	}
	HAL_DSI_ShortWrite(&hdsi, 0, DSI_DCS_SHORT_PKT_WRITE_P1, 0xF0, 0xC3);
 8000f9e:	23c3      	movs	r3, #195	; 0xc3
 8000fa0:	9300      	str	r3, [sp, #0]
 8000fa2:	23f0      	movs	r3, #240	; 0xf0
 8000fa4:	2215      	movs	r2, #21
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	48bd      	ldr	r0, [pc, #756]	; (80012a0 <mipi_config+0x318>)
 8000faa:	f001 fe44 	bl	8002c36 <HAL_DSI_ShortWrite>
	HAL_DSI_ShortWrite(&hdsi, 0, DSI_DCS_SHORT_PKT_WRITE_P1, 0xF0, 0x96);
 8000fae:	2396      	movs	r3, #150	; 0x96
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	23f0      	movs	r3, #240	; 0xf0
 8000fb4:	2215      	movs	r2, #21
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	48b9      	ldr	r0, [pc, #740]	; (80012a0 <mipi_config+0x318>)
 8000fba:	f001 fe3c 	bl	8002c36 <HAL_DSI_ShortWrite>
	uint8_t cmd3[7] = { 0x00, 0x77, 0x1F, 0x04, 0x2A, 0x80, 0x33 };
 8000fbe:	4ab9      	ldr	r2, [pc, #740]	; (80012a4 <mipi_config+0x31c>)
 8000fc0:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000fc4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fc8:	6018      	str	r0, [r3, #0]
 8000fca:	3304      	adds	r3, #4
 8000fcc:	8019      	strh	r1, [r3, #0]
 8000fce:	3302      	adds	r3, #2
 8000fd0:	0c0a      	lsrs	r2, r1, #16
 8000fd2:	701a      	strb	r2, [r3, #0]
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 8, 0xE7, cmd3);
 8000fd4:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000fd8:	9301      	str	r3, [sp, #4]
 8000fda:	23e7      	movs	r3, #231	; 0xe7
 8000fdc:	9300      	str	r3, [sp, #0]
 8000fde:	2308      	movs	r3, #8
 8000fe0:	2239      	movs	r2, #57	; 0x39
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	48ae      	ldr	r0, [pc, #696]	; (80012a0 <mipi_config+0x318>)
 8000fe6:	f001 fe48 	bl	8002c7a <HAL_DSI_LongWrite>
	uint8_t cmd4[3] = { 0xC0, 0x68, 0xE0 };
 8000fea:	4aaf      	ldr	r2, [pc, #700]	; (80012a8 <mipi_config+0x320>)
 8000fec:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000ff0:	6812      	ldr	r2, [r2, #0]
 8000ff2:	4611      	mov	r1, r2
 8000ff4:	8019      	strh	r1, [r3, #0]
 8000ff6:	3302      	adds	r3, #2
 8000ff8:	0c12      	lsrs	r2, r2, #16
 8000ffa:	701a      	strb	r2, [r3, #0]
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 4, 0xA4, cmd4);
 8000ffc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001000:	9301      	str	r3, [sp, #4]
 8001002:	23a4      	movs	r3, #164	; 0xa4
 8001004:	9300      	str	r3, [sp, #0]
 8001006:	2304      	movs	r3, #4
 8001008:	2239      	movs	r2, #57	; 0x39
 800100a:	2100      	movs	r1, #0
 800100c:	48a4      	ldr	r0, [pc, #656]	; (80012a0 <mipi_config+0x318>)
 800100e:	f001 fe34 	bl	8002c7a <HAL_DSI_LongWrite>
	uint8_t cmd5[4] = { 0x42, 0x05, 0x24, 0x03 };
 8001012:	4ba6      	ldr	r3, [pc, #664]	; (80012ac <mipi_config+0x324>)
 8001014:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 5, 0xC3, cmd5);
 8001018:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800101c:	9301      	str	r3, [sp, #4]
 800101e:	23c3      	movs	r3, #195	; 0xc3
 8001020:	9300      	str	r3, [sp, #0]
 8001022:	2305      	movs	r3, #5
 8001024:	2239      	movs	r2, #57	; 0x39
 8001026:	2100      	movs	r1, #0
 8001028:	489d      	ldr	r0, [pc, #628]	; (80012a0 <mipi_config+0x318>)
 800102a:	f001 fe26 	bl	8002c7a <HAL_DSI_LongWrite>
	uint8_t cmd6[4] = { 0x42, 0x05, 0x24, 0x03 };
 800102e:	4b9f      	ldr	r3, [pc, #636]	; (80012ac <mipi_config+0x324>)
 8001030:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 5, 0xC4, cmd6);
 8001034:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001038:	9301      	str	r3, [sp, #4]
 800103a:	23c4      	movs	r3, #196	; 0xc4
 800103c:	9300      	str	r3, [sp, #0]
 800103e:	2305      	movs	r3, #5
 8001040:	2239      	movs	r2, #57	; 0x39
 8001042:	2100      	movs	r1, #0
 8001044:	4896      	ldr	r0, [pc, #600]	; (80012a0 <mipi_config+0x318>)
 8001046:	f001 fe18 	bl	8002c7a <HAL_DSI_LongWrite>
	uint8_t cmd7[12] = { 0x0F, 0xF5, 0x10, 0x13, 0x22, 0x25, 0x10, 0x55, 0x55,
 800104a:	4a99      	ldr	r2, [pc, #612]	; (80012b0 <mipi_config+0x328>)
 800104c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001050:	ca07      	ldmia	r2, {r0, r1, r2}
 8001052:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			0x55, 0x55, 0x55 };
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 13, 0xE5, cmd7);
 8001056:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800105a:	9301      	str	r3, [sp, #4]
 800105c:	23e5      	movs	r3, #229	; 0xe5
 800105e:	9300      	str	r3, [sp, #0]
 8001060:	230d      	movs	r3, #13
 8001062:	2239      	movs	r2, #57	; 0x39
 8001064:	2100      	movs	r1, #0
 8001066:	488e      	ldr	r0, [pc, #568]	; (80012a0 <mipi_config+0x318>)
 8001068:	f001 fe07 	bl	8002c7a <HAL_DSI_LongWrite>
	uint8_t cmd8[12] = { 0x0F, 0xF5, 0x10, 0x13, 0x22, 0x25, 0x10, 0x55, 0x55,
 800106c:	4a90      	ldr	r2, [pc, #576]	; (80012b0 <mipi_config+0x328>)
 800106e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001072:	ca07      	ldmia	r2, {r0, r1, r2}
 8001074:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			0x55, 0x55, 0x55 };
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 13, 0xE6, cmd8);
 8001078:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800107c:	9301      	str	r3, [sp, #4]
 800107e:	23e6      	movs	r3, #230	; 0xe6
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	230d      	movs	r3, #13
 8001084:	2239      	movs	r2, #57	; 0x39
 8001086:	2100      	movs	r1, #0
 8001088:	4885      	ldr	r0, [pc, #532]	; (80012a0 <mipi_config+0x318>)
 800108a:	f001 fdf6 	bl	8002c7a <HAL_DSI_LongWrite>
	uint8_t cmd9[7] = { 0x00, 0x55, 0x00, 0x00, 0x00, 0x49, 0x22 };
 800108e:	4a89      	ldr	r2, [pc, #548]	; (80012b4 <mipi_config+0x32c>)
 8001090:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001094:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001098:	6018      	str	r0, [r3, #0]
 800109a:	3304      	adds	r3, #4
 800109c:	8019      	strh	r1, [r3, #0]
 800109e:	3302      	adds	r3, #2
 80010a0:	0c0a      	lsrs	r2, r1, #16
 80010a2:	701a      	strb	r2, [r3, #0]
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 8, 0xEC, cmd9);
 80010a4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80010a8:	9301      	str	r3, [sp, #4]
 80010aa:	23ec      	movs	r3, #236	; 0xec
 80010ac:	9300      	str	r3, [sp, #0]
 80010ae:	2308      	movs	r3, #8
 80010b0:	2239      	movs	r2, #57	; 0x39
 80010b2:	2100      	movs	r1, #0
 80010b4:	487a      	ldr	r0, [pc, #488]	; (80012a0 <mipi_config+0x318>)
 80010b6:	f001 fde0 	bl	8002c7a <HAL_DSI_LongWrite>
	uint8_t cmd10[4] = { 0x88, 0x05, 0x0F, 0x18 };
 80010ba:	4b7f      	ldr	r3, [pc, #508]	; (80012b8 <mipi_config+0x330>)
 80010bc:	67bb      	str	r3, [r7, #120]	; 0x78
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 5, 0xC1, cmd10);
 80010be:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80010c2:	9301      	str	r3, [sp, #4]
 80010c4:	23c1      	movs	r3, #193	; 0xc1
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	2305      	movs	r3, #5
 80010ca:	2239      	movs	r2, #57	; 0x39
 80010cc:	2100      	movs	r1, #0
 80010ce:	4874      	ldr	r0, [pc, #464]	; (80012a0 <mipi_config+0x318>)
 80010d0:	f001 fdd3 	bl	8002c7a <HAL_DSI_LongWrite>
	uint8_t cmd11[4] = { 0x88, 0x05, 0x0F, 0x18 };
 80010d4:	4b78      	ldr	r3, [pc, #480]	; (80012b8 <mipi_config+0x330>)
 80010d6:	677b      	str	r3, [r7, #116]	; 0x74
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 5, 0xC2, cmd11);
 80010d8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80010dc:	9301      	str	r3, [sp, #4]
 80010de:	23c2      	movs	r3, #194	; 0xc2
 80010e0:	9300      	str	r3, [sp, #0]
 80010e2:	2305      	movs	r3, #5
 80010e4:	2239      	movs	r2, #57	; 0x39
 80010e6:	2100      	movs	r1, #0
 80010e8:	486d      	ldr	r0, [pc, #436]	; (80012a0 <mipi_config+0x318>)
 80010ea:	f001 fdc6 	bl	8002c7a <HAL_DSI_LongWrite>
	HAL_DSI_ShortWrite(&hdsi, 0, DSI_DCS_SHORT_PKT_WRITE_P1, 0x36, 0x00);
 80010ee:	2300      	movs	r3, #0
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	2336      	movs	r3, #54	; 0x36
 80010f4:	2215      	movs	r2, #21
 80010f6:	2100      	movs	r1, #0
 80010f8:	4869      	ldr	r0, [pc, #420]	; (80012a0 <mipi_config+0x318>)
 80010fa:	f001 fd9c 	bl	8002c36 <HAL_DSI_ShortWrite>
	HAL_DSI_ShortWrite(&hdsi, 0, DSI_DCS_SHORT_PKT_WRITE_P1, 0x3A, 0x07);
 80010fe:	2307      	movs	r3, #7
 8001100:	9300      	str	r3, [sp, #0]
 8001102:	233a      	movs	r3, #58	; 0x3a
 8001104:	2215      	movs	r2, #21
 8001106:	2100      	movs	r1, #0
 8001108:	4865      	ldr	r0, [pc, #404]	; (80012a0 <mipi_config+0x318>)
 800110a:	f001 fd94 	bl	8002c36 <HAL_DSI_ShortWrite>
	HAL_DSI_ShortWrite(&hdsi, 0, DSI_DCS_SHORT_PKT_WRITE_P1, 0xC5, 0xBE);
 800110e:	23be      	movs	r3, #190	; 0xbe
 8001110:	9300      	str	r3, [sp, #0]
 8001112:	23c5      	movs	r3, #197	; 0xc5
 8001114:	2215      	movs	r2, #21
 8001116:	2100      	movs	r1, #0
 8001118:	4861      	ldr	r0, [pc, #388]	; (80012a0 <mipi_config+0x318>)
 800111a:	f001 fd8c 	bl	8002c36 <HAL_DSI_ShortWrite>
	uint8_t cmd15[14] = { 0xC0, 0x01, 0x04, 0x0B, 0x0B, 0x29, 0x41, 0x55, 0x55,
 800111e:	4b67      	ldr	r3, [pc, #412]	; (80012bc <mipi_config+0x334>)
 8001120:	f107 0464 	add.w	r4, r7, #100	; 0x64
 8001124:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001126:	c407      	stmia	r4!, {r0, r1, r2}
 8001128:	8023      	strh	r3, [r4, #0]
			0x3D, 0x19, 0x18, 0x24, 0x27 };
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 15, 0xE0, cmd15);
 800112a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800112e:	9301      	str	r3, [sp, #4]
 8001130:	23e0      	movs	r3, #224	; 0xe0
 8001132:	9300      	str	r3, [sp, #0]
 8001134:	230f      	movs	r3, #15
 8001136:	2239      	movs	r2, #57	; 0x39
 8001138:	2100      	movs	r1, #0
 800113a:	4859      	ldr	r0, [pc, #356]	; (80012a0 <mipi_config+0x318>)
 800113c:	f001 fd9d 	bl	8002c7a <HAL_DSI_LongWrite>
	uint8_t cmd16[14] = { 0xC0, 0x01, 0x05, 0x0B, 0x0C, 0x29, 0x42, 0x55, 0x56,
 8001140:	4b5f      	ldr	r3, [pc, #380]	; (80012c0 <mipi_config+0x338>)
 8001142:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8001146:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001148:	c407      	stmia	r4!, {r0, r1, r2}
 800114a:	8023      	strh	r3, [r4, #0]
			0x3E, 0x1A, 0x18, 0x24, 0x28 };
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 15, 0xE1, cmd16);
 800114c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001150:	9301      	str	r3, [sp, #4]
 8001152:	23e1      	movs	r3, #225	; 0xe1
 8001154:	9300      	str	r3, [sp, #0]
 8001156:	230f      	movs	r3, #15
 8001158:	2239      	movs	r2, #57	; 0x39
 800115a:	2100      	movs	r1, #0
 800115c:	4850      	ldr	r0, [pc, #320]	; (80012a0 <mipi_config+0x318>)
 800115e:	f001 fd8c 	bl	8002c7a <HAL_DSI_LongWrite>
	HAL_DSI_ShortWrite(&hdsi, 0, DSI_DCS_SHORT_PKT_WRITE_P1, 0xB2, 0x10);
 8001162:	2310      	movs	r3, #16
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	23b2      	movs	r3, #178	; 0xb2
 8001168:	2215      	movs	r2, #21
 800116a:	2100      	movs	r1, #0
 800116c:	484c      	ldr	r0, [pc, #304]	; (80012a0 <mipi_config+0x318>)
 800116e:	f001 fd62 	bl	8002c36 <HAL_DSI_ShortWrite>
	HAL_DSI_ShortWrite(&hdsi, 0, DSI_DCS_SHORT_PKT_WRITE_P1, 0xB3, 0x01);
 8001172:	2301      	movs	r3, #1
 8001174:	9300      	str	r3, [sp, #0]
 8001176:	23b3      	movs	r3, #179	; 0xb3
 8001178:	2215      	movs	r2, #21
 800117a:	2100      	movs	r1, #0
 800117c:	4848      	ldr	r0, [pc, #288]	; (80012a0 <mipi_config+0x318>)
 800117e:	f001 fd5a 	bl	8002c36 <HAL_DSI_ShortWrite>
	HAL_DSI_ShortWrite(&hdsi, 0, DSI_DCS_SHORT_PKT_WRITE_P1, 0xB4, 0x01);
 8001182:	2301      	movs	r3, #1
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	23b4      	movs	r3, #180	; 0xb4
 8001188:	2215      	movs	r2, #21
 800118a:	2100      	movs	r1, #0
 800118c:	4844      	ldr	r0, [pc, #272]	; (80012a0 <mipi_config+0x318>)
 800118e:	f001 fd52 	bl	8002c36 <HAL_DSI_ShortWrite>
	uint8_t cmd20[2] = { 0x27, 0x09 };
 8001192:	f640 1327 	movw	r3, #2343	; 0x927
 8001196:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 3, 0xB6, cmd20);
 800119a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800119e:	9301      	str	r3, [sp, #4]
 80011a0:	23b6      	movs	r3, #182	; 0xb6
 80011a2:	9300      	str	r3, [sp, #0]
 80011a4:	2303      	movs	r3, #3
 80011a6:	2239      	movs	r2, #57	; 0x39
 80011a8:	2100      	movs	r1, #0
 80011aa:	483d      	ldr	r0, [pc, #244]	; (80012a0 <mipi_config+0x318>)
 80011ac:	f001 fd65 	bl	8002c7a <HAL_DSI_LongWrite>
	uint8_t cmd21[4] = { 0x00, 0x54, 0x00, 0x54 };
 80011b0:	f04f 2354 	mov.w	r3, #1409307648	; 0x54005400
 80011b4:	64fb      	str	r3, [r7, #76]	; 0x4c
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 5, 0xB5, cmd21);
 80011b6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80011ba:	9301      	str	r3, [sp, #4]
 80011bc:	23b5      	movs	r3, #181	; 0xb5
 80011be:	9300      	str	r3, [sp, #0]
 80011c0:	2305      	movs	r3, #5
 80011c2:	2239      	movs	r2, #57	; 0x39
 80011c4:	2100      	movs	r1, #0
 80011c6:	4836      	ldr	r0, [pc, #216]	; (80012a0 <mipi_config+0x318>)
 80011c8:	f001 fd57 	bl	8002c7a <HAL_DSI_LongWrite>
	uint8_t cmd22[9] = { 0x20, 0x12, 0x40, 0x00, 0x00, 0x2F, 0x2A, 0x0A, 0x00 };
 80011cc:	4a3d      	ldr	r2, [pc, #244]	; (80012c4 <mipi_config+0x33c>)
 80011ce:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80011d2:	ca07      	ldmia	r2, {r0, r1, r2}
 80011d4:	c303      	stmia	r3!, {r0, r1}
 80011d6:	701a      	strb	r2, [r3, #0]
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 10, 0xA5, cmd22);
 80011d8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80011dc:	9301      	str	r3, [sp, #4]
 80011de:	23a5      	movs	r3, #165	; 0xa5
 80011e0:	9300      	str	r3, [sp, #0]
 80011e2:	230a      	movs	r3, #10
 80011e4:	2239      	movs	r2, #57	; 0x39
 80011e6:	2100      	movs	r1, #0
 80011e8:	482d      	ldr	r0, [pc, #180]	; (80012a0 <mipi_config+0x318>)
 80011ea:	f001 fd46 	bl	8002c7a <HAL_DSI_LongWrite>
	uint8_t cmd23[9] = { 0x20, 0x12, 0x40, 0x00, 0x00, 0x2F, 0x2A, 0x0A, 0x00 };
 80011ee:	4a35      	ldr	r2, [pc, #212]	; (80012c4 <mipi_config+0x33c>)
 80011f0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80011f4:	ca07      	ldmia	r2, {r0, r1, r2}
 80011f6:	c303      	stmia	r3!, {r0, r1}
 80011f8:	701a      	strb	r2, [r3, #0]
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 10, 0xA6, cmd23);
 80011fa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80011fe:	9301      	str	r3, [sp, #4]
 8001200:	23a6      	movs	r3, #166	; 0xa6
 8001202:	9300      	str	r3, [sp, #0]
 8001204:	230a      	movs	r3, #10
 8001206:	2239      	movs	r2, #57	; 0x39
 8001208:	2100      	movs	r1, #0
 800120a:	4825      	ldr	r0, [pc, #148]	; (80012a0 <mipi_config+0x318>)
 800120c:	f001 fd35 	bl	8002c7a <HAL_DSI_LongWrite>
	uint8_t cmd24[7] = { 0x58, 0x0A, 0x21, 0x00, 0x20, 0x01, 0x00 };
 8001210:	4a2d      	ldr	r2, [pc, #180]	; (80012c8 <mipi_config+0x340>)
 8001212:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001216:	e892 0003 	ldmia.w	r2, {r0, r1}
 800121a:	6018      	str	r0, [r3, #0]
 800121c:	3304      	adds	r3, #4
 800121e:	8019      	strh	r1, [r3, #0]
 8001220:	3302      	adds	r3, #2
 8001222:	0c0a      	lsrs	r2, r1, #16
 8001224:	701a      	strb	r2, [r3, #0]
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 8, 0xBA, cmd24);
 8001226:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800122a:	9301      	str	r3, [sp, #4]
 800122c:	23ba      	movs	r3, #186	; 0xba
 800122e:	9300      	str	r3, [sp, #0]
 8001230:	2308      	movs	r3, #8
 8001232:	2239      	movs	r2, #57	; 0x39
 8001234:	2100      	movs	r1, #0
 8001236:	481a      	ldr	r0, [pc, #104]	; (80012a0 <mipi_config+0x318>)
 8001238:	f001 fd1f 	bl	8002c7a <HAL_DSI_LongWrite>
	uint8_t cmd25[8] = { 0x00, 0x45, 0x00, 0x1F, 0x15, 0x87, 0x07, 0x04 };
 800123c:	4a23      	ldr	r2, [pc, #140]	; (80012cc <mipi_config+0x344>)
 800123e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001242:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001246:	e883 0003 	stmia.w	r3, {r0, r1}
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 9, 0xBB, cmd25);
 800124a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800124e:	9301      	str	r3, [sp, #4]
 8001250:	23bb      	movs	r3, #187	; 0xbb
 8001252:	9300      	str	r3, [sp, #0]
 8001254:	2309      	movs	r3, #9
 8001256:	2239      	movs	r2, #57	; 0x39
 8001258:	2100      	movs	r1, #0
 800125a:	4811      	ldr	r0, [pc, #68]	; (80012a0 <mipi_config+0x318>)
 800125c:	f001 fd0d 	bl	8002c7a <HAL_DSI_LongWrite>
	uint8_t cmd26[8] = { 0x00, 0x45, 0x00, 0x1F, 0x15, 0x87, 0x07, 0x04 };
 8001260:	4a1a      	ldr	r2, [pc, #104]	; (80012cc <mipi_config+0x344>)
 8001262:	f107 031c 	add.w	r3, r7, #28
 8001266:	e892 0003 	ldmia.w	r2, {r0, r1}
 800126a:	e883 0003 	stmia.w	r3, {r0, r1}
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 9, 0xBC, cmd26);
 800126e:	f107 031c 	add.w	r3, r7, #28
 8001272:	9301      	str	r3, [sp, #4]
 8001274:	23bc      	movs	r3, #188	; 0xbc
 8001276:	9300      	str	r3, [sp, #0]
 8001278:	2309      	movs	r3, #9
 800127a:	2239      	movs	r2, #57	; 0x39
 800127c:	2100      	movs	r1, #0
 800127e:	4808      	ldr	r0, [pc, #32]	; (80012a0 <mipi_config+0x318>)
 8001280:	f001 fcfb 	bl	8002c7a <HAL_DSI_LongWrite>
	uint8_t cmd27[11] = { 0x11, 0x77, 0xFF, 0xFF, 0x25, 0x34, 0x43, 0x52, 0xFF,
 8001284:	4a12      	ldr	r2, [pc, #72]	; (80012d0 <mipi_config+0x348>)
 8001286:	f107 0310 	add.w	r3, r7, #16
 800128a:	ca07      	ldmia	r2, {r0, r1, r2}
 800128c:	c303      	stmia	r3!, {r0, r1}
 800128e:	801a      	strh	r2, [r3, #0]
 8001290:	3302      	adds	r3, #2
 8001292:	0c12      	lsrs	r2, r2, #16
 8001294:	701a      	strb	r2, [r3, #0]
			0xFF, 0xF9 };
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 12, 0xBD, cmd27);
 8001296:	f107 0310 	add.w	r3, r7, #16
 800129a:	9301      	str	r3, [sp, #4]
 800129c:	e01a      	b.n	80012d4 <mipi_config+0x34c>
 800129e:	bf00      	nop
 80012a0:	20004b28 	.word	0x20004b28
 80012a4:	080076d8 	.word	0x080076d8
 80012a8:	080076e0 	.word	0x080076e0
 80012ac:	03240542 	.word	0x03240542
 80012b0:	080076e4 	.word	0x080076e4
 80012b4:	080076f0 	.word	0x080076f0
 80012b8:	180f0588 	.word	0x180f0588
 80012bc:	080076f8 	.word	0x080076f8
 80012c0:	08007708 	.word	0x08007708
 80012c4:	08007718 	.word	0x08007718
 80012c8:	08007724 	.word	0x08007724
 80012cc:	0800772c 	.word	0x0800772c
 80012d0:	08007734 	.word	0x08007734
 80012d4:	23bd      	movs	r3, #189	; 0xbd
 80012d6:	9300      	str	r3, [sp, #0]
 80012d8:	230c      	movs	r3, #12
 80012da:	2239      	movs	r2, #57	; 0x39
 80012dc:	2100      	movs	r1, #0
 80012de:	482d      	ldr	r0, [pc, #180]	; (8001394 <mipi_config+0x40c>)
 80012e0:	f001 fccb 	bl	8002c7a <HAL_DSI_LongWrite>
	HAL_DSI_ShortWrite(&hdsi, 0, DSI_DCS_SHORT_PKT_WRITE_P1, 0xED, 0xC3);
 80012e4:	23c3      	movs	r3, #195	; 0xc3
 80012e6:	9300      	str	r3, [sp, #0]
 80012e8:	23ed      	movs	r3, #237	; 0xed
 80012ea:	2215      	movs	r2, #21
 80012ec:	2100      	movs	r1, #0
 80012ee:	4829      	ldr	r0, [pc, #164]	; (8001394 <mipi_config+0x40c>)
 80012f0:	f001 fca1 	bl	8002c36 <HAL_DSI_ShortWrite>
	uint8_t cmd29[3] = { 0x40, 0x0F, 0x00 };
 80012f4:	4a28      	ldr	r2, [pc, #160]	; (8001398 <mipi_config+0x410>)
 80012f6:	f107 030c 	add.w	r3, r7, #12
 80012fa:	6812      	ldr	r2, [r2, #0]
 80012fc:	4611      	mov	r1, r2
 80012fe:	8019      	strh	r1, [r3, #0]
 8001300:	3302      	adds	r3, #2
 8001302:	0c12      	lsrs	r2, r2, #16
 8001304:	701a      	strb	r2, [r3, #0]
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 4, 0xE4, cmd29);
 8001306:	f107 030c 	add.w	r3, r7, #12
 800130a:	9301      	str	r3, [sp, #4]
 800130c:	23e4      	movs	r3, #228	; 0xe4
 800130e:	9300      	str	r3, [sp, #0]
 8001310:	2304      	movs	r3, #4
 8001312:	2239      	movs	r2, #57	; 0x39
 8001314:	2100      	movs	r1, #0
 8001316:	481f      	ldr	r0, [pc, #124]	; (8001394 <mipi_config+0x40c>)
 8001318:	f001 fcaf 	bl	8002c7a <HAL_DSI_LongWrite>
	uint8_t cmd30[9] = { 0x90, 0x00, 0x3F, 0x10, 0x3F, 0x35, 0x7F, 0x7F, 0x25 };
 800131c:	4a1f      	ldr	r2, [pc, #124]	; (800139c <mipi_config+0x414>)
 800131e:	463b      	mov	r3, r7
 8001320:	ca07      	ldmia	r2, {r0, r1, r2}
 8001322:	c303      	stmia	r3!, {r0, r1}
 8001324:	701a      	strb	r2, [r3, #0]
	HAL_DSI_LongWrite(&hdsi, 0, DSI_DCS_LONG_PKT_WRITE, 10, 0xCC, cmd30);
 8001326:	463b      	mov	r3, r7
 8001328:	9301      	str	r3, [sp, #4]
 800132a:	23cc      	movs	r3, #204	; 0xcc
 800132c:	9300      	str	r3, [sp, #0]
 800132e:	230a      	movs	r3, #10
 8001330:	2239      	movs	r2, #57	; 0x39
 8001332:	2100      	movs	r1, #0
 8001334:	4817      	ldr	r0, [pc, #92]	; (8001394 <mipi_config+0x40c>)
 8001336:	f001 fca0 	bl	8002c7a <HAL_DSI_LongWrite>
	HAL_DSI_ShortWrite(&hdsi, 0, DSI_DCS_SHORT_PKT_WRITE_P1, 0x35, 0x00);
 800133a:	2300      	movs	r3, #0
 800133c:	9300      	str	r3, [sp, #0]
 800133e:	2335      	movs	r3, #53	; 0x35
 8001340:	2215      	movs	r2, #21
 8001342:	2100      	movs	r1, #0
 8001344:	4813      	ldr	r0, [pc, #76]	; (8001394 <mipi_config+0x40c>)
 8001346:	f001 fc76 	bl	8002c36 <HAL_DSI_ShortWrite>
	HAL_Delay(0);
 800134a:	2000      	movs	r0, #0
 800134c:	f000 fdac 	bl	8001ea8 <HAL_Delay>
	HAL_DSI_ShortWrite(&hdsi, 0, DSI_DCS_SHORT_PKT_WRITE_P0, 0x11, 0x00);
 8001350:	2300      	movs	r3, #0
 8001352:	9300      	str	r3, [sp, #0]
 8001354:	2311      	movs	r3, #17
 8001356:	2205      	movs	r2, #5
 8001358:	2100      	movs	r1, #0
 800135a:	480e      	ldr	r0, [pc, #56]	; (8001394 <mipi_config+0x40c>)
 800135c:	f001 fc6b 	bl	8002c36 <HAL_DSI_ShortWrite>
	HAL_Delay(120);
 8001360:	2078      	movs	r0, #120	; 0x78
 8001362:	f000 fda1 	bl	8001ea8 <HAL_Delay>
	HAL_DSI_ShortWrite(&hdsi, 0, DSI_DCS_SHORT_PKT_WRITE_P0, 0x29, 0x00);
 8001366:	2300      	movs	r3, #0
 8001368:	9300      	str	r3, [sp, #0]
 800136a:	2329      	movs	r3, #41	; 0x29
 800136c:	2205      	movs	r2, #5
 800136e:	2100      	movs	r1, #0
 8001370:	4808      	ldr	r0, [pc, #32]	; (8001394 <mipi_config+0x40c>)
 8001372:	f001 fc60 	bl	8002c36 <HAL_DSI_ShortWrite>
	HAL_Delay(120);
 8001376:	2078      	movs	r0, #120	; 0x78
 8001378:	f000 fd96 	bl	8001ea8 <HAL_Delay>
	HAL_DSI_ShortWrite(&hdsi, 0, DSI_DCS_SHORT_PKT_WRITE_P1, 0x35, 0x00);
 800137c:	2300      	movs	r3, #0
 800137e:	9300      	str	r3, [sp, #0]
 8001380:	2335      	movs	r3, #53	; 0x35
 8001382:	2215      	movs	r2, #21
 8001384:	2100      	movs	r1, #0
 8001386:	4803      	ldr	r0, [pc, #12]	; (8001394 <mipi_config+0x40c>)
 8001388:	f001 fc55 	bl	8002c36 <HAL_DSI_ShortWrite>
}
 800138c:	bf00      	nop
 800138e:	37b4      	adds	r7, #180	; 0xb4
 8001390:	46bd      	mov	sp, r7
 8001392:	bd90      	pop	{r4, r7, pc}
 8001394:	20004b28 	.word	0x20004b28
 8001398:	08007740 	.word	0x08007740
 800139c:	08007744 	.word	0x08007744

080013a0 <SPI2PC>:
	if (HAL_OSPI_Transmit(&hospi1, send_data_Page_Program, 20) == HAL_OK) {
		HAL_UART_Transmit(&huart4, "write OK", 8, 1000);
	}*/
}

void SPI2PC() {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	f5ad 5d00 	sub.w	sp, sp, #8192	; 0x2000
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
	uint8_t buf[8192] = { 0 };
 80013aa:	f107 0308 	add.w	r3, r7, #8
 80013ae:	2200      	movs	r2, #0
 80013b0:	f843 2c08 	str.w	r2, [r3, #-8]
 80013b4:	3b04      	subs	r3, #4
 80013b6:	f641 72fc 	movw	r2, #8188	; 0x1ffc
 80013ba:	2100      	movs	r1, #0
 80013bc:	4618      	mov	r0, r3
 80013be:	f006 f94d 	bl	800765c <memset>
	/*if (HAL_SPI_Receive(&hspi3, (uint8_t*) buf, 4, 1000) == HAL_OK)
	{
		HAL_UART_Transmit(&huart4, &buf, 4, 1000);
	}
	return 0;*/
	if (HAL_SPI_Receive(&hspi3, (uint8_t*) buf, 6402, 5000) == HAL_OK) {
 80013c2:	f107 0108 	add.w	r1, r7, #8
 80013c6:	3908      	subs	r1, #8
 80013c8:	f241 3388 	movw	r3, #5000	; 0x1388
 80013cc:	f641 1202 	movw	r2, #6402	; 0x1902
 80013d0:	484d      	ldr	r0, [pc, #308]	; (8001508 <SPI2PC+0x168>)
 80013d2:	f004 fd36 	bl	8005e42 <HAL_SPI_Receive>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	f040 808e 	bne.w	80014fa <SPI2PC+0x15a>
		int image_count = 0;
 80013de:	2300      	movs	r3, #0
 80013e0:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 80013e4:	f102 0204 	add.w	r2, r2, #4
 80013e8:	6013      	str	r3, [r2, #0]
		for (int i = 2; i < 6402;  i += 4)
 80013ea:	2302      	movs	r3, #2
 80013ec:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 80013f0:	6013      	str	r3, [r2, #0]
 80013f2:	e07a      	b.n	80014ea <SPI2PC+0x14a>
		{
			image_80x80_rgb888[image_count] = buf[i+1];
 80013f4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	3301      	adds	r3, #1
 80013fc:	f107 0208 	add.w	r2, r7, #8
 8001400:	4413      	add	r3, r2
 8001402:	f813 1c08 	ldrb.w	r1, [r3, #-8]
 8001406:	4a41      	ldr	r2, [pc, #260]	; (800150c <SPI2PC+0x16c>)
 8001408:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800140c:	f103 0304 	add.w	r3, r3, #4
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4413      	add	r3, r2
 8001414:	460a      	mov	r2, r1
 8001416:	701a      	strb	r2, [r3, #0]
			image_count = image_count + 2;
 8001418:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800141c:	f103 0304 	add.w	r3, r3, #4
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	3302      	adds	r3, #2
 8001424:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 8001428:	f102 0204 	add.w	r2, r2, #4
 800142c:	6013      	str	r3, [r2, #0]
			image_80x80_rgb888[image_count] = buf[i];
 800142e:	f107 0308 	add.w	r3, r7, #8
 8001432:	461a      	mov	r2, r3
 8001434:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4413      	add	r3, r2
 800143c:	3b08      	subs	r3, #8
 800143e:	7819      	ldrb	r1, [r3, #0]
 8001440:	4a32      	ldr	r2, [pc, #200]	; (800150c <SPI2PC+0x16c>)
 8001442:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8001446:	f103 0304 	add.w	r3, r3, #4
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4413      	add	r3, r2
 800144e:	460a      	mov	r2, r1
 8001450:	701a      	strb	r2, [r3, #0]
			image_count = image_count + 4;
 8001452:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8001456:	f103 0304 	add.w	r3, r3, #4
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	3304      	adds	r3, #4
 800145e:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 8001462:	f102 0204 	add.w	r2, r2, #4
 8001466:	6013      	str	r3, [r2, #0]
			image_80x80_rgb888[image_count] = buf[i+2];
 8001468:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	3302      	adds	r3, #2
 8001470:	f107 0208 	add.w	r2, r7, #8
 8001474:	4413      	add	r3, r2
 8001476:	f813 1c08 	ldrb.w	r1, [r3, #-8]
 800147a:	4a24      	ldr	r2, [pc, #144]	; (800150c <SPI2PC+0x16c>)
 800147c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8001480:	f103 0304 	add.w	r3, r3, #4
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4413      	add	r3, r2
 8001488:	460a      	mov	r2, r1
 800148a:	701a      	strb	r2, [r3, #0]
			image_count = image_count + 4;
 800148c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8001490:	f103 0304 	add.w	r3, r3, #4
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	3304      	adds	r3, #4
 8001498:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800149c:	f102 0204 	add.w	r2, r2, #4
 80014a0:	6013      	str	r3, [r2, #0]
			image_80x80_rgb888[image_count] = buf[i+3];
 80014a2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	3303      	adds	r3, #3
 80014aa:	f107 0208 	add.w	r2, r7, #8
 80014ae:	4413      	add	r3, r2
 80014b0:	f813 1c08 	ldrb.w	r1, [r3, #-8]
 80014b4:	4a15      	ldr	r2, [pc, #84]	; (800150c <SPI2PC+0x16c>)
 80014b6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80014ba:	f103 0304 	add.w	r3, r3, #4
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4413      	add	r3, r2
 80014c2:	460a      	mov	r2, r1
 80014c4:	701a      	strb	r2, [r3, #0]
			image_count = image_count + 2;
 80014c6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80014ca:	f103 0304 	add.w	r3, r3, #4
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	3302      	adds	r3, #2
 80014d2:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 80014d6:	f102 0204 	add.w	r2, r2, #4
 80014da:	6013      	str	r3, [r2, #0]
		for (int i = 2; i < 6402;  i += 4)
 80014dc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	3304      	adds	r3, #4
 80014e4:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 80014e8:	6013      	str	r3, [r2, #0]
 80014ea:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f641 1201 	movw	r2, #6401	; 0x1901
 80014f4:	4293      	cmp	r3, r2
 80014f6:	f77f af7d 	ble.w	80013f4 <SPI2PC+0x54>
			break;
		default:  //Broadcast to every board
			break;
		}*/
	}
}
 80014fa:	bf00      	nop
 80014fc:	f507 5700 	add.w	r7, r7, #8192	; 0x2000
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	20004dfc 	.word	0x20004dfc
 800150c:	20000000 	.word	0x20000000

08001510 <LCD_PowerOn>:
		}
	}*/
}

static void LCD_PowerOn(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
	/* Activate XRES active low */
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_RESET);
 8001514:	2200      	movs	r2, #0
 8001516:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800151a:	4808      	ldr	r0, [pc, #32]	; (800153c <LCD_PowerOn+0x2c>)
 800151c:	f001 fe04 	bl	8003128 <HAL_GPIO_WritePin>

	HAL_Delay(20); /* wait 20 ms */
 8001520:	2014      	movs	r0, #20
 8001522:	f000 fcc1 	bl	8001ea8 <HAL_Delay>

	/* Desactivate XRES */
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_14, GPIO_PIN_SET);
 8001526:	2201      	movs	r2, #1
 8001528:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800152c:	4803      	ldr	r0, [pc, #12]	; (800153c <LCD_PowerOn+0x2c>)
 800152e:	f001 fdfb 	bl	8003128 <HAL_GPIO_WritePin>

	/* Wait for 10ms after releasing XRES before sending commands */
	HAL_Delay(120);
 8001532:	2078      	movs	r0, #120	; 0x78
 8001534:	f000 fcb8 	bl	8001ea8 <HAL_Delay>
}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	48001000 	.word	0x48001000

08001540 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001544:	b672      	cpsid	i
}
 8001546:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001548:	e7fe      	b.n	8001548 <Error_Handler+0x8>
	...

0800154c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001552:	4b0f      	ldr	r3, [pc, #60]	; (8001590 <HAL_MspInit+0x44>)
 8001554:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001556:	4a0e      	ldr	r2, [pc, #56]	; (8001590 <HAL_MspInit+0x44>)
 8001558:	f043 0301 	orr.w	r3, r3, #1
 800155c:	6613      	str	r3, [r2, #96]	; 0x60
 800155e:	4b0c      	ldr	r3, [pc, #48]	; (8001590 <HAL_MspInit+0x44>)
 8001560:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001562:	f003 0301 	and.w	r3, r3, #1
 8001566:	607b      	str	r3, [r7, #4]
 8001568:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800156a:	4b09      	ldr	r3, [pc, #36]	; (8001590 <HAL_MspInit+0x44>)
 800156c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800156e:	4a08      	ldr	r2, [pc, #32]	; (8001590 <HAL_MspInit+0x44>)
 8001570:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001574:	6593      	str	r3, [r2, #88]	; 0x58
 8001576:	4b06      	ldr	r3, [pc, #24]	; (8001590 <HAL_MspInit+0x44>)
 8001578:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800157a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800157e:	603b      	str	r3, [r7, #0]
 8001580:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001582:	bf00      	nop
 8001584:	370c      	adds	r7, #12
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	40021000 	.word	0x40021000

08001594 <HAL_DSI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdsi: DSI handle pointer
* @retval None
*/
void HAL_DSI_MspInit(DSI_HandleTypeDef* hdsi)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b0aa      	sub	sp, #168	; 0xa8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800159c:	f107 030c 	add.w	r3, r7, #12
 80015a0:	229c      	movs	r2, #156	; 0x9c
 80015a2:	2100      	movs	r1, #0
 80015a4:	4618      	mov	r0, r3
 80015a6:	f006 f859 	bl	800765c <memset>
  if(hdsi->Instance==DSI)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a11      	ldr	r2, [pc, #68]	; (80015f4 <HAL_DSI_MspInit+0x60>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d11b      	bne.n	80015ec <HAL_DSI_MspInit+0x58>

  /* USER CODE END DSI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DSI;
 80015b4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80015b8:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.DsiClockSelection = RCC_DSICLKSOURCE_DSIPHY;
 80015ba:	2300      	movs	r3, #0
 80015bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015c0:	f107 030c 	add.w	r3, r7, #12
 80015c4:	4618      	mov	r0, r3
 80015c6:	f003 fe21 	bl	800520c <HAL_RCCEx_PeriphCLKConfig>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <HAL_DSI_MspInit+0x40>
    {
      Error_Handler();
 80015d0:	f7ff ffb6 	bl	8001540 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DSI_CLK_ENABLE();
 80015d4:	4b08      	ldr	r3, [pc, #32]	; (80015f8 <HAL_DSI_MspInit+0x64>)
 80015d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015d8:	4a07      	ldr	r2, [pc, #28]	; (80015f8 <HAL_DSI_MspInit+0x64>)
 80015da:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80015de:	6613      	str	r3, [r2, #96]	; 0x60
 80015e0:	4b05      	ldr	r3, [pc, #20]	; (80015f8 <HAL_DSI_MspInit+0x64>)
 80015e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80015e8:	60bb      	str	r3, [r7, #8]
 80015ea:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN DSI_MspInit 1 */

  /* USER CODE END DSI_MspInit 1 */
  }

}
 80015ec:	bf00      	nop
 80015ee:	37a8      	adds	r7, #168	; 0xa8
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	40016c00 	.word	0x40016c00
 80015f8:	40021000 	.word	0x40021000

080015fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b0b2      	sub	sp, #200	; 0xc8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001604:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]
 8001612:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001614:	f107 0318 	add.w	r3, r7, #24
 8001618:	229c      	movs	r2, #156	; 0x9c
 800161a:	2100      	movs	r1, #0
 800161c:	4618      	mov	r0, r3
 800161e:	f006 f81d 	bl	800765c <memset>
  if(hi2c->Instance==I2C1)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a42      	ldr	r2, [pc, #264]	; (8001730 <HAL_I2C_MspInit+0x134>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d13c      	bne.n	80016a6 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800162c:	2340      	movs	r3, #64	; 0x40
 800162e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001630:	2300      	movs	r3, #0
 8001632:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001634:	f107 0318 	add.w	r3, r7, #24
 8001638:	4618      	mov	r0, r3
 800163a:	f003 fde7 	bl	800520c <HAL_RCCEx_PeriphCLKConfig>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001644:	f7ff ff7c 	bl	8001540 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001648:	4b3a      	ldr	r3, [pc, #232]	; (8001734 <HAL_I2C_MspInit+0x138>)
 800164a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800164c:	4a39      	ldr	r2, [pc, #228]	; (8001734 <HAL_I2C_MspInit+0x138>)
 800164e:	f043 0302 	orr.w	r3, r3, #2
 8001652:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001654:	4b37      	ldr	r3, [pc, #220]	; (8001734 <HAL_I2C_MspInit+0x138>)
 8001656:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001658:	f003 0302 	and.w	r3, r3, #2
 800165c:	617b      	str	r3, [r7, #20]
 800165e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8001660:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001664:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001668:	2312      	movs	r3, #18
 800166a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166e:	2300      	movs	r3, #0
 8001670:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001674:	2303      	movs	r3, #3
 8001676:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800167a:	2304      	movs	r3, #4
 800167c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001680:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001684:	4619      	mov	r1, r3
 8001686:	482c      	ldr	r0, [pc, #176]	; (8001738 <HAL_I2C_MspInit+0x13c>)
 8001688:	f001 fbbc 	bl	8002e04 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800168c:	4b29      	ldr	r3, [pc, #164]	; (8001734 <HAL_I2C_MspInit+0x138>)
 800168e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001690:	4a28      	ldr	r2, [pc, #160]	; (8001734 <HAL_I2C_MspInit+0x138>)
 8001692:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001696:	6593      	str	r3, [r2, #88]	; 0x58
 8001698:	4b26      	ldr	r3, [pc, #152]	; (8001734 <HAL_I2C_MspInit+0x138>)
 800169a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800169c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016a0:	613b      	str	r3, [r7, #16]
 80016a2:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80016a4:	e040      	b.n	8001728 <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C2)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a24      	ldr	r2, [pc, #144]	; (800173c <HAL_I2C_MspInit+0x140>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d13b      	bne.n	8001728 <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80016b0:	2380      	movs	r3, #128	; 0x80
 80016b2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80016b4:	2300      	movs	r3, #0
 80016b6:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016b8:	f107 0318 	add.w	r3, r7, #24
 80016bc:	4618      	mov	r0, r3
 80016be:	f003 fda5 	bl	800520c <HAL_RCCEx_PeriphCLKConfig>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 80016c8:	f7ff ff3a 	bl	8001540 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016cc:	4b19      	ldr	r3, [pc, #100]	; (8001734 <HAL_I2C_MspInit+0x138>)
 80016ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d0:	4a18      	ldr	r2, [pc, #96]	; (8001734 <HAL_I2C_MspInit+0x138>)
 80016d2:	f043 0302 	orr.w	r3, r3, #2
 80016d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016d8:	4b16      	ldr	r3, [pc, #88]	; (8001734 <HAL_I2C_MspInit+0x138>)
 80016da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016dc:	f003 0302 	and.w	r3, r3, #2
 80016e0:	60fb      	str	r3, [r7, #12]
 80016e2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 80016e4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80016e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016ec:	2312      	movs	r3, #18
 80016ee:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f2:	2300      	movs	r3, #0
 80016f4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f8:	2303      	movs	r3, #3
 80016fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80016fe:	2304      	movs	r3, #4
 8001700:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001704:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001708:	4619      	mov	r1, r3
 800170a:	480b      	ldr	r0, [pc, #44]	; (8001738 <HAL_I2C_MspInit+0x13c>)
 800170c:	f001 fb7a 	bl	8002e04 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001710:	4b08      	ldr	r3, [pc, #32]	; (8001734 <HAL_I2C_MspInit+0x138>)
 8001712:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001714:	4a07      	ldr	r2, [pc, #28]	; (8001734 <HAL_I2C_MspInit+0x138>)
 8001716:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800171a:	6593      	str	r3, [r2, #88]	; 0x58
 800171c:	4b05      	ldr	r3, [pc, #20]	; (8001734 <HAL_I2C_MspInit+0x138>)
 800171e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001720:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001724:	60bb      	str	r3, [r7, #8]
 8001726:	68bb      	ldr	r3, [r7, #8]
}
 8001728:	bf00      	nop
 800172a:	37c8      	adds	r7, #200	; 0xc8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40005400 	.word	0x40005400
 8001734:	40021000 	.word	0x40021000
 8001738:	48000400 	.word	0x48000400
 800173c:	40005800 	.word	0x40005800

08001740 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b0aa      	sub	sp, #168	; 0xa8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001748:	f107 030c 	add.w	r3, r7, #12
 800174c:	229c      	movs	r2, #156	; 0x9c
 800174e:	2100      	movs	r1, #0
 8001750:	4618      	mov	r0, r3
 8001752:	f005 ff83 	bl	800765c <memset>
  if(hltdc->Instance==LTDC)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a19      	ldr	r2, [pc, #100]	; (80017c0 <HAL_LTDC_MspInit+0x80>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d12a      	bne.n	80017b6 <HAL_LTDC_MspInit+0x76>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001760:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001764:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.LtdcClockSelection = RCC_LTDCCLKSOURCE_PLLSAI2_DIV2;
 8001766:	2300      	movs	r3, #0
 8001768:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    PeriphClkInit.PLLSAI2.PLLSAI2Source = RCC_PLLSOURCE_HSE;
 800176c:	2303      	movs	r3, #3
 800176e:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI2.PLLSAI2M = 1;
 8001770:	2301      	movs	r3, #1
 8001772:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.PLLSAI2.PLLSAI2N = 8;
 8001774:	2308      	movs	r3, #8
 8001776:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInit.PLLSAI2.PLLSAI2P = RCC_PLLP_DIV2;
 8001778:	2302      	movs	r3, #2
 800177a:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInit.PLLSAI2.PLLSAI2R = RCC_PLLR_DIV2;
 800177c:	2302      	movs	r3, #2
 800177e:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInit.PLLSAI2.PLLSAI2Q = RCC_PLLQ_DIV2;
 8001780:	2302      	movs	r3, #2
 8001782:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInit.PLLSAI2.PLLSAI2ClockOut = RCC_PLLSAI2_LTDCCLK;
 8001784:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001788:	647b      	str	r3, [r7, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800178a:	f107 030c 	add.w	r3, r7, #12
 800178e:	4618      	mov	r0, r3
 8001790:	f003 fd3c 	bl	800520c <HAL_RCCEx_PeriphCLKConfig>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <HAL_LTDC_MspInit+0x5e>
    {
      Error_Handler();
 800179a:	f7ff fed1 	bl	8001540 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800179e:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <HAL_LTDC_MspInit+0x84>)
 80017a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017a2:	4a08      	ldr	r2, [pc, #32]	; (80017c4 <HAL_LTDC_MspInit+0x84>)
 80017a4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80017a8:	6613      	str	r3, [r2, #96]	; 0x60
 80017aa:	4b06      	ldr	r3, [pc, #24]	; (80017c4 <HAL_LTDC_MspInit+0x84>)
 80017ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017ae:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80017b2:	60bb      	str	r3, [r7, #8]
 80017b4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 80017b6:	bf00      	nop
 80017b8:	37a8      	adds	r7, #168	; 0xa8
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	40016800 	.word	0x40016800
 80017c4:	40021000 	.word	0x40021000

080017c8 <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b0b6      	sub	sp, #216	; 0xd8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
 80017de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017e0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017e4:	229c      	movs	r2, #156	; 0x9c
 80017e6:	2100      	movs	r1, #0
 80017e8:	4618      	mov	r0, r3
 80017ea:	f005 ff37 	bl	800765c <memset>
  if(hospi->Instance==OCTOSPI1)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a86      	ldr	r2, [pc, #536]	; (8001a0c <HAL_OSPI_MspInit+0x244>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	f040 808c 	bne.w	8001912 <HAL_OSPI_MspInit+0x14a>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 80017fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80017fe:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8001800:	2300      	movs	r3, #0
 8001802:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001806:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800180a:	4618      	mov	r0, r3
 800180c:	f003 fcfe 	bl	800520c <HAL_RCCEx_PeriphCLKConfig>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d001      	beq.n	800181a <HAL_OSPI_MspInit+0x52>
    {
      Error_Handler();
 8001816:	f7ff fe93 	bl	8001540 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_OSPIM_CLK_ENABLED++;
 800181a:	4b7d      	ldr	r3, [pc, #500]	; (8001a10 <HAL_OSPI_MspInit+0x248>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	3301      	adds	r3, #1
 8001820:	4a7b      	ldr	r2, [pc, #492]	; (8001a10 <HAL_OSPI_MspInit+0x248>)
 8001822:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_OSPIM_CLK_ENABLED==1){
 8001824:	4b7a      	ldr	r3, [pc, #488]	; (8001a10 <HAL_OSPI_MspInit+0x248>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2b01      	cmp	r3, #1
 800182a:	d10b      	bne.n	8001844 <HAL_OSPI_MspInit+0x7c>
      __HAL_RCC_OSPIM_CLK_ENABLE();
 800182c:	4b79      	ldr	r3, [pc, #484]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 800182e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001830:	4a78      	ldr	r2, [pc, #480]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 8001832:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001836:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001838:	4b76      	ldr	r3, [pc, #472]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 800183a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800183c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001840:	627b      	str	r3, [r7, #36]	; 0x24
 8001842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8001844:	4b73      	ldr	r3, [pc, #460]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 8001846:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001848:	4a72      	ldr	r2, [pc, #456]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 800184a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800184e:	6513      	str	r3, [r2, #80]	; 0x50
 8001850:	4b70      	ldr	r3, [pc, #448]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 8001852:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001854:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001858:	623b      	str	r3, [r7, #32]
 800185a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800185c:	4b6d      	ldr	r3, [pc, #436]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 800185e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001860:	4a6c      	ldr	r2, [pc, #432]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 8001862:	f043 0304 	orr.w	r3, r3, #4
 8001866:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001868:	4b6a      	ldr	r3, [pc, #424]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 800186a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800186c:	f003 0304 	and.w	r3, r3, #4
 8001870:	61fb      	str	r3, [r7, #28]
 8001872:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001874:	4b67      	ldr	r3, [pc, #412]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 8001876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001878:	4a66      	ldr	r2, [pc, #408]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 800187a:	f043 0320 	orr.w	r3, r3, #32
 800187e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001880:	4b64      	ldr	r3, [pc, #400]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 8001882:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001884:	f003 0320 	and.w	r3, r3, #32
 8001888:	61bb      	str	r3, [r7, #24]
 800188a:	69bb      	ldr	r3, [r7, #24]
    PF6     ------> OCTOSPIM_P1_IO3
    PF7     ------> OCTOSPIM_P1_IO2
    PF10     ------> OCTOSPIM_P1_CLK
    PF9     ------> OCTOSPIM_P1_IO1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800188c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001890:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001894:	2302      	movs	r3, #2
 8001896:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	2300      	movs	r3, #0
 800189c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a0:	2303      	movs	r3, #3
 80018a2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P1;
 80018a6:	2305      	movs	r3, #5
 80018a8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ac:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80018b0:	4619      	mov	r1, r3
 80018b2:	4859      	ldr	r0, [pc, #356]	; (8001a18 <HAL_OSPI_MspInit+0x250>)
 80018b4:	f001 faa6 	bl	8002e04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_9;
 80018b8:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80018bc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c0:	2302      	movs	r3, #2
 80018c2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c6:	2300      	movs	r3, #0
 80018c8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018cc:	2303      	movs	r3, #3
 80018ce:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80018d2:	230a      	movs	r3, #10
 80018d4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018d8:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80018dc:	4619      	mov	r1, r3
 80018de:	484f      	ldr	r0, [pc, #316]	; (8001a1c <HAL_OSPI_MspInit+0x254>)
 80018e0:	f001 fa90 	bl	8002e04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80018e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018e8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ec:	2302      	movs	r3, #2
 80018ee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f2:	2300      	movs	r3, #0
 80018f4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018f8:	2303      	movs	r3, #3
 80018fa:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPIM_P1;
 80018fe:	2303      	movs	r3, #3
 8001900:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001904:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001908:	4619      	mov	r1, r3
 800190a:	4844      	ldr	r0, [pc, #272]	; (8001a1c <HAL_OSPI_MspInit+0x254>)
 800190c:	f001 fa7a 	bl	8002e04 <HAL_GPIO_Init>
  /* USER CODE BEGIN OCTOSPI2_MspInit 1 */

  /* USER CODE END OCTOSPI2_MspInit 1 */
  }

}
 8001910:	e077      	b.n	8001a02 <HAL_OSPI_MspInit+0x23a>
  else if(hospi->Instance==OCTOSPI2)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a42      	ldr	r2, [pc, #264]	; (8001a20 <HAL_OSPI_MspInit+0x258>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d172      	bne.n	8001a02 <HAL_OSPI_MspInit+0x23a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 800191c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001920:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8001922:	2300      	movs	r3, #0
 8001924:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001928:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800192c:	4618      	mov	r0, r3
 800192e:	f003 fc6d 	bl	800520c <HAL_RCCEx_PeriphCLKConfig>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <HAL_OSPI_MspInit+0x174>
      Error_Handler();
 8001938:	f7ff fe02 	bl	8001540 <Error_Handler>
    HAL_RCC_OSPIM_CLK_ENABLED++;
 800193c:	4b34      	ldr	r3, [pc, #208]	; (8001a10 <HAL_OSPI_MspInit+0x248>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	3301      	adds	r3, #1
 8001942:	4a33      	ldr	r2, [pc, #204]	; (8001a10 <HAL_OSPI_MspInit+0x248>)
 8001944:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_OSPIM_CLK_ENABLED==1){
 8001946:	4b32      	ldr	r3, [pc, #200]	; (8001a10 <HAL_OSPI_MspInit+0x248>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	2b01      	cmp	r3, #1
 800194c:	d10b      	bne.n	8001966 <HAL_OSPI_MspInit+0x19e>
      __HAL_RCC_OSPIM_CLK_ENABLE();
 800194e:	4b31      	ldr	r3, [pc, #196]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 8001950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001952:	4a30      	ldr	r2, [pc, #192]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 8001954:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001958:	64d3      	str	r3, [r2, #76]	; 0x4c
 800195a:	4b2e      	ldr	r3, [pc, #184]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 800195c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800195e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001962:	617b      	str	r3, [r7, #20]
 8001964:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI2_CLK_ENABLE();
 8001966:	4b2b      	ldr	r3, [pc, #172]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 8001968:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800196a:	4a2a      	ldr	r2, [pc, #168]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 800196c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001970:	6513      	str	r3, [r2, #80]	; 0x50
 8001972:	4b28      	ldr	r3, [pc, #160]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 8001974:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001976:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800197a:	613b      	str	r3, [r7, #16]
 800197c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800197e:	4b25      	ldr	r3, [pc, #148]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 8001980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001982:	4a24      	ldr	r2, [pc, #144]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 8001984:	f043 0308 	orr.w	r3, r3, #8
 8001988:	64d3      	str	r3, [r2, #76]	; 0x4c
 800198a:	4b22      	ldr	r3, [pc, #136]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 800198c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800198e:	f003 0308 	and.w	r3, r3, #8
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001996:	4b1f      	ldr	r3, [pc, #124]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 8001998:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800199a:	4a1e      	ldr	r2, [pc, #120]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 800199c:	f043 0320 	orr.w	r3, r3, #32
 80019a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019a2:	4b1c      	ldr	r3, [pc, #112]	; (8001a14 <HAL_OSPI_MspInit+0x24c>)
 80019a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019a6:	f003 0320 	and.w	r3, r3, #32
 80019aa:	60bb      	str	r3, [r7, #8]
 80019ac:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80019ae:	2308      	movs	r3, #8
 80019b0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b4:	2302      	movs	r3, #2
 80019b6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ba:	2300      	movs	r3, #0
 80019bc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c0:	2303      	movs	r3, #3
 80019c2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P2;
 80019c6:	230a      	movs	r3, #10
 80019c8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019cc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80019d0:	4619      	mov	r1, r3
 80019d2:	4814      	ldr	r0, [pc, #80]	; (8001a24 <HAL_OSPI_MspInit+0x25c>)
 80019d4:	f001 fa16 	bl	8002e04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_4;
 80019d8:	2313      	movs	r3, #19
 80019da:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019de:	2302      	movs	r3, #2
 80019e0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e4:	2300      	movs	r3, #0
 80019e6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ea:	2303      	movs	r3, #3
 80019ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 80019f0:	2305      	movs	r3, #5
 80019f2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80019f6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80019fa:	4619      	mov	r1, r3
 80019fc:	4807      	ldr	r0, [pc, #28]	; (8001a1c <HAL_OSPI_MspInit+0x254>)
 80019fe:	f001 fa01 	bl	8002e04 <HAL_GPIO_Init>
}
 8001a02:	bf00      	nop
 8001a04:	37d8      	adds	r7, #216	; 0xd8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	a0001000 	.word	0xa0001000
 8001a10:	20004ef4 	.word	0x20004ef4
 8001a14:	40021000 	.word	0x40021000
 8001a18:	48000800 	.word	0x48000800
 8001a1c:	48001400 	.word	0x48001400
 8001a20:	a0001400 	.word	0xa0001400
 8001a24:	48000c00 	.word	0x48000c00

08001a28 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b090      	sub	sp, #64	; 0x40
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a30:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	605a      	str	r2, [r3, #4]
 8001a3a:	609a      	str	r2, [r3, #8]
 8001a3c:	60da      	str	r2, [r3, #12]
 8001a3e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a71      	ldr	r2, [pc, #452]	; (8001c0c <HAL_SPI_MspInit+0x1e4>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d128      	bne.n	8001a9c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a4a:	4b71      	ldr	r3, [pc, #452]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001a4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a4e:	4a70      	ldr	r2, [pc, #448]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001a50:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a54:	6613      	str	r3, [r2, #96]	; 0x60
 8001a56:	4b6e      	ldr	r3, [pc, #440]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001a58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a60:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a62:	4b6b      	ldr	r3, [pc, #428]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a66:	4a6a      	ldr	r2, [pc, #424]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001a68:	f043 0302 	orr.w	r3, r3, #2
 8001a6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a6e:	4b68      	ldr	r3, [pc, #416]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a72:	f003 0302 	and.w	r3, r3, #2
 8001a76:	627b      	str	r3, [r7, #36]	; 0x24
 8001a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**SPI1 GPIO Configuration
    PB4 (NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_3;
 8001a7a:	2338      	movs	r3, #56	; 0x38
 8001a7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7e:	2302      	movs	r3, #2
 8001a80:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a82:	2300      	movs	r3, #0
 8001a84:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a86:	2303      	movs	r3, #3
 8001a88:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a8a:	2305      	movs	r3, #5
 8001a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a8e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a92:	4619      	mov	r1, r3
 8001a94:	485f      	ldr	r0, [pc, #380]	; (8001c14 <HAL_SPI_MspInit+0x1ec>)
 8001a96:	f001 f9b5 	bl	8002e04 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001a9a:	e0b2      	b.n	8001c02 <HAL_SPI_MspInit+0x1da>
  else if(hspi->Instance==SPI2)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a5d      	ldr	r2, [pc, #372]	; (8001c18 <HAL_SPI_MspInit+0x1f0>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d144      	bne.n	8001b30 <HAL_SPI_MspInit+0x108>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001aa6:	4b5a      	ldr	r3, [pc, #360]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001aa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aaa:	4a59      	ldr	r2, [pc, #356]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001aac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ab0:	6593      	str	r3, [r2, #88]	; 0x58
 8001ab2:	4b57      	ldr	r3, [pc, #348]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001ab4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ab6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aba:	623b      	str	r3, [r7, #32]
 8001abc:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001abe:	4b54      	ldr	r3, [pc, #336]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ac2:	4a53      	ldr	r2, [pc, #332]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001ac4:	f043 0308 	orr.w	r3, r3, #8
 8001ac8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aca:	4b51      	ldr	r3, [pc, #324]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001acc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ace:	f003 0308 	and.w	r3, r3, #8
 8001ad2:	61fb      	str	r3, [r7, #28]
 8001ad4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ad6:	4b4e      	ldr	r3, [pc, #312]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ada:	4a4d      	ldr	r2, [pc, #308]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001adc:	f043 0304 	orr.w	r3, r3, #4
 8001ae0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ae2:	4b4b      	ldr	r3, [pc, #300]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ae6:	f003 0304 	and.w	r3, r3, #4
 8001aea:	61bb      	str	r3, [r7, #24]
 8001aec:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 8001aee:	2312      	movs	r3, #18
 8001af0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af2:	2302      	movs	r3, #2
 8001af4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af6:	2300      	movs	r3, #0
 8001af8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001afa:	2303      	movs	r3, #3
 8001afc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001afe:	2305      	movs	r3, #5
 8001b00:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b02:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b06:	4619      	mov	r1, r3
 8001b08:	4844      	ldr	r0, [pc, #272]	; (8001c1c <HAL_SPI_MspInit+0x1f4>)
 8001b0a:	f001 f97b 	bl	8002e04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b0e:	2304      	movs	r3, #4
 8001b10:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b12:	2302      	movs	r3, #2
 8001b14:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b16:	2300      	movs	r3, #0
 8001b18:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b1e:	2305      	movs	r3, #5
 8001b20:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b22:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b26:	4619      	mov	r1, r3
 8001b28:	483d      	ldr	r0, [pc, #244]	; (8001c20 <HAL_SPI_MspInit+0x1f8>)
 8001b2a:	f001 f96b 	bl	8002e04 <HAL_GPIO_Init>
}
 8001b2e:	e068      	b.n	8001c02 <HAL_SPI_MspInit+0x1da>
  else if(hspi->Instance==SPI3)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a3b      	ldr	r2, [pc, #236]	; (8001c24 <HAL_SPI_MspInit+0x1fc>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d163      	bne.n	8001c02 <HAL_SPI_MspInit+0x1da>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001b3a:	4b35      	ldr	r3, [pc, #212]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001b3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b3e:	4a34      	ldr	r2, [pc, #208]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001b40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b44:	6593      	str	r3, [r2, #88]	; 0x58
 8001b46:	4b32      	ldr	r3, [pc, #200]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001b48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b4e:	617b      	str	r3, [r7, #20]
 8001b50:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b52:	4b2f      	ldr	r3, [pc, #188]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001b54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b56:	4a2e      	ldr	r2, [pc, #184]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001b58:	f043 0308 	orr.w	r3, r3, #8
 8001b5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b5e:	4b2c      	ldr	r3, [pc, #176]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b62:	f003 0308 	and.w	r3, r3, #8
 8001b66:	613b      	str	r3, [r7, #16]
 8001b68:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b6a:	4b29      	ldr	r3, [pc, #164]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b6e:	4a28      	ldr	r2, [pc, #160]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001b70:	f043 0304 	orr.w	r3, r3, #4
 8001b74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b76:	4b26      	ldr	r3, [pc, #152]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b7a:	f003 0304 	and.w	r3, r3, #4
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b82:	4b23      	ldr	r3, [pc, #140]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b86:	4a22      	ldr	r2, [pc, #136]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001b88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b8e:	4b20      	ldr	r3, [pc, #128]	; (8001c10 <HAL_SPI_MspInit+0x1e8>)
 8001b90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b96:	60bb      	str	r3, [r7, #8]
 8001b98:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001b9a:	f002 fc4f 	bl	800443c <HAL_PWREx_EnableVddIO2>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b9e:	2340      	movs	r3, #64	; 0x40
 8001ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ba2:	2302      	movs	r3, #2
 8001ba4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001baa:	2303      	movs	r3, #3
 8001bac:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI3;
 8001bae:	2305      	movs	r3, #5
 8001bb0:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bb2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	4818      	ldr	r0, [pc, #96]	; (8001c1c <HAL_SPI_MspInit+0x1f4>)
 8001bba:	f001 f923 	bl	8002e04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001bbe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001bd0:	2306      	movs	r3, #6
 8001bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bd4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bd8:	4619      	mov	r1, r3
 8001bda:	4811      	ldr	r0, [pc, #68]	; (8001c20 <HAL_SPI_MspInit+0x1f8>)
 8001bdc:	f001 f912 	bl	8002e04 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_10;
 8001be0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001be4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be6:	2302      	movs	r3, #2
 8001be8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bea:	2300      	movs	r3, #0
 8001bec:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001bf2:	2306      	movs	r3, #6
 8001bf4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001bf6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	480a      	ldr	r0, [pc, #40]	; (8001c28 <HAL_SPI_MspInit+0x200>)
 8001bfe:	f001 f901 	bl	8002e04 <HAL_GPIO_Init>
}
 8001c02:	bf00      	nop
 8001c04:	3740      	adds	r7, #64	; 0x40
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40013000 	.word	0x40013000
 8001c10:	40021000 	.word	0x40021000
 8001c14:	48000400 	.word	0x48000400
 8001c18:	40003800 	.word	0x40003800
 8001c1c:	48000c00 	.word	0x48000c00
 8001c20:	48000800 	.word	0x48000800
 8001c24:	40003c00 	.word	0x40003c00
 8001c28:	48001800 	.word	0x48001800

08001c2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b0b0      	sub	sp, #192	; 0xc0
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c34:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001c38:	2200      	movs	r2, #0
 8001c3a:	601a      	str	r2, [r3, #0]
 8001c3c:	605a      	str	r2, [r3, #4]
 8001c3e:	609a      	str	r2, [r3, #8]
 8001c40:	60da      	str	r2, [r3, #12]
 8001c42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c44:	f107 0310 	add.w	r3, r7, #16
 8001c48:	229c      	movs	r2, #156	; 0x9c
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f005 fd05 	bl	800765c <memset>
  if(huart->Instance==UART4)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4a21      	ldr	r2, [pc, #132]	; (8001cdc <HAL_UART_MspInit+0xb0>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d13b      	bne.n	8001cd4 <HAL_UART_MspInit+0xa8>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001c5c:	2308      	movs	r3, #8
 8001c5e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001c60:	2300      	movs	r3, #0
 8001c62:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c64:	f107 0310 	add.w	r3, r7, #16
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f003 facf 	bl	800520c <HAL_RCCEx_PeriphCLKConfig>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c74:	f7ff fc64 	bl	8001540 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001c78:	4b19      	ldr	r3, [pc, #100]	; (8001ce0 <HAL_UART_MspInit+0xb4>)
 8001c7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c7c:	4a18      	ldr	r2, [pc, #96]	; (8001ce0 <HAL_UART_MspInit+0xb4>)
 8001c7e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001c82:	6593      	str	r3, [r2, #88]	; 0x58
 8001c84:	4b16      	ldr	r3, [pc, #88]	; (8001ce0 <HAL_UART_MspInit+0xb4>)
 8001c86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c88:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c8c:	60fb      	str	r3, [r7, #12]
 8001c8e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c90:	4b13      	ldr	r3, [pc, #76]	; (8001ce0 <HAL_UART_MspInit+0xb4>)
 8001c92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c94:	4a12      	ldr	r2, [pc, #72]	; (8001ce0 <HAL_UART_MspInit+0xb4>)
 8001c96:	f043 0301 	orr.w	r3, r3, #1
 8001c9a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c9c:	4b10      	ldr	r3, [pc, #64]	; (8001ce0 <HAL_UART_MspInit+0xb4>)
 8001c9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ca0:	f003 0301 	and.w	r3, r3, #1
 8001ca4:	60bb      	str	r3, [r7, #8]
 8001ca6:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cae:	2302      	movs	r3, #2
 8001cb0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cba:	2303      	movs	r3, #3
 8001cbc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001cc0:	2308      	movs	r3, #8
 8001cc2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001cca:	4619      	mov	r1, r3
 8001ccc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cd0:	f001 f898 	bl	8002e04 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8001cd4:	bf00      	nop
 8001cd6:	37c0      	adds	r7, #192	; 0xc0
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	40004c00 	.word	0x40004c00
 8001ce0:	40021000 	.word	0x40021000

08001ce4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ce8:	e7fe      	b.n	8001ce8 <NMI_Handler+0x4>

08001cea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cea:	b480      	push	{r7}
 8001cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cee:	e7fe      	b.n	8001cee <HardFault_Handler+0x4>

08001cf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cf4:	e7fe      	b.n	8001cf4 <MemManage_Handler+0x4>

08001cf6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cfa:	e7fe      	b.n	8001cfa <BusFault_Handler+0x4>

08001cfc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d00:	e7fe      	b.n	8001d00 <UsageFault_Handler+0x4>

08001d02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d02:	b480      	push	{r7}
 8001d04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d06:	bf00      	nop
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr

08001d1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	46bd      	mov	sp, r7
 8001d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2a:	4770      	bx	lr

08001d2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d30:	f000 f89a 	bl	8001e68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d34:	bf00      	nop
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d3c:	4b06      	ldr	r3, [pc, #24]	; (8001d58 <SystemInit+0x20>)
 8001d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d42:	4a05      	ldr	r2, [pc, #20]	; (8001d58 <SystemInit+0x20>)
 8001d44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001d4c:	bf00      	nop
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001d5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d94 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d60:	f7ff ffea 	bl	8001d38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d64:	480c      	ldr	r0, [pc, #48]	; (8001d98 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d66:	490d      	ldr	r1, [pc, #52]	; (8001d9c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d68:	4a0d      	ldr	r2, [pc, #52]	; (8001da0 <LoopForever+0xe>)
  movs r3, #0
 8001d6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d6c:	e002      	b.n	8001d74 <LoopCopyDataInit>

08001d6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d72:	3304      	adds	r3, #4

08001d74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d78:	d3f9      	bcc.n	8001d6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d7a:	4a0a      	ldr	r2, [pc, #40]	; (8001da4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d7c:	4c0a      	ldr	r4, [pc, #40]	; (8001da8 <LoopForever+0x16>)
  movs r3, #0
 8001d7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d80:	e001      	b.n	8001d86 <LoopFillZerobss>

08001d82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d84:	3204      	adds	r2, #4

08001d86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d88:	d3fb      	bcc.n	8001d82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d8a:	f005 fc6f 	bl	800766c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d8e:	f7fe fbb3 	bl	80004f8 <main>

08001d92 <LoopForever>:

LoopForever:
    b LoopForever
 8001d92:	e7fe      	b.n	8001d92 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d94:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001d98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d9c:	20004b0c 	.word	0x20004b0c
  ldr r2, =_sidata
 8001da0:	080077e0 	.word	0x080077e0
  ldr r2, =_sbss
 8001da4:	20004b0c 	.word	0x20004b0c
  ldr r4, =_ebss
 8001da8:	20004efc 	.word	0x20004efc

08001dac <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001dac:	e7fe      	b.n	8001dac <ADC1_IRQHandler>
	...

08001db0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001db6:	2300      	movs	r3, #0
 8001db8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dba:	4b0c      	ldr	r3, [pc, #48]	; (8001dec <HAL_Init+0x3c>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a0b      	ldr	r2, [pc, #44]	; (8001dec <HAL_Init+0x3c>)
 8001dc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dc4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dc6:	2003      	movs	r0, #3
 8001dc8:	f000 f944 	bl	8002054 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001dcc:	200f      	movs	r0, #15
 8001dce:	f000 f80f 	bl	8001df0 <HAL_InitTick>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d002      	beq.n	8001dde <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	71fb      	strb	r3, [r7, #7]
 8001ddc:	e001      	b.n	8001de2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001dde:	f7ff fbb5 	bl	800154c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001de2:	79fb      	ldrb	r3, [r7, #7]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3708      	adds	r7, #8
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	40022000 	.word	0x40022000

08001df0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001dfc:	4b17      	ldr	r3, [pc, #92]	; (8001e5c <HAL_InitTick+0x6c>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d023      	beq.n	8001e4c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001e04:	4b16      	ldr	r3, [pc, #88]	; (8001e60 <HAL_InitTick+0x70>)
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	4b14      	ldr	r3, [pc, #80]	; (8001e5c <HAL_InitTick+0x6c>)
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e12:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f000 f941 	bl	80020a2 <HAL_SYSTICK_Config>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d10f      	bne.n	8001e46 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2b0f      	cmp	r3, #15
 8001e2a:	d809      	bhi.n	8001e40 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	6879      	ldr	r1, [r7, #4]
 8001e30:	f04f 30ff 	mov.w	r0, #4294967295
 8001e34:	f000 f919 	bl	800206a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e38:	4a0a      	ldr	r2, [pc, #40]	; (8001e64 <HAL_InitTick+0x74>)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6013      	str	r3, [r2, #0]
 8001e3e:	e007      	b.n	8001e50 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	73fb      	strb	r3, [r7, #15]
 8001e44:	e004      	b.n	8001e50 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	73fb      	strb	r3, [r7, #15]
 8001e4a:	e001      	b.n	8001e50 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20004b08 	.word	0x20004b08
 8001e60:	20004b00 	.word	0x20004b00
 8001e64:	20004b04 	.word	0x20004b04

08001e68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e6c:	4b06      	ldr	r3, [pc, #24]	; (8001e88 <HAL_IncTick+0x20>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	461a      	mov	r2, r3
 8001e72:	4b06      	ldr	r3, [pc, #24]	; (8001e8c <HAL_IncTick+0x24>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4413      	add	r3, r2
 8001e78:	4a04      	ldr	r2, [pc, #16]	; (8001e8c <HAL_IncTick+0x24>)
 8001e7a:	6013      	str	r3, [r2, #0]
}
 8001e7c:	bf00      	nop
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	20004b08 	.word	0x20004b08
 8001e8c:	20004ef8 	.word	0x20004ef8

08001e90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  return uwTick;
 8001e94:	4b03      	ldr	r3, [pc, #12]	; (8001ea4 <HAL_GetTick+0x14>)
 8001e96:	681b      	ldr	r3, [r3, #0]
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	20004ef8 	.word	0x20004ef8

08001ea8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001eb0:	f7ff ffee 	bl	8001e90 <HAL_GetTick>
 8001eb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ec0:	d005      	beq.n	8001ece <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001ec2:	4b0a      	ldr	r3, [pc, #40]	; (8001eec <HAL_Delay+0x44>)
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	4413      	add	r3, r2
 8001ecc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ece:	bf00      	nop
 8001ed0:	f7ff ffde 	bl	8001e90 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	68fa      	ldr	r2, [r7, #12]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d8f7      	bhi.n	8001ed0 <HAL_Delay+0x28>
  {
  }
}
 8001ee0:	bf00      	nop
 8001ee2:	bf00      	nop
 8001ee4:	3710      	adds	r7, #16
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	20004b08 	.word	0x20004b08

08001ef0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b085      	sub	sp, #20
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f003 0307 	and.w	r3, r3, #7
 8001efe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f00:	4b0c      	ldr	r3, [pc, #48]	; (8001f34 <__NVIC_SetPriorityGrouping+0x44>)
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f06:	68ba      	ldr	r2, [r7, #8]
 8001f08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f22:	4a04      	ldr	r2, [pc, #16]	; (8001f34 <__NVIC_SetPriorityGrouping+0x44>)
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	60d3      	str	r3, [r2, #12]
}
 8001f28:	bf00      	nop
 8001f2a:	3714      	adds	r7, #20
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr
 8001f34:	e000ed00 	.word	0xe000ed00

08001f38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f3c:	4b04      	ldr	r3, [pc, #16]	; (8001f50 <__NVIC_GetPriorityGrouping+0x18>)
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	0a1b      	lsrs	r3, r3, #8
 8001f42:	f003 0307 	and.w	r3, r3, #7
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr
 8001f50:	e000ed00 	.word	0xe000ed00

08001f54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	6039      	str	r1, [r7, #0]
 8001f5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	db0a      	blt.n	8001f7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	b2da      	uxtb	r2, r3
 8001f6c:	490c      	ldr	r1, [pc, #48]	; (8001fa0 <__NVIC_SetPriority+0x4c>)
 8001f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f72:	0112      	lsls	r2, r2, #4
 8001f74:	b2d2      	uxtb	r2, r2
 8001f76:	440b      	add	r3, r1
 8001f78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f7c:	e00a      	b.n	8001f94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	b2da      	uxtb	r2, r3
 8001f82:	4908      	ldr	r1, [pc, #32]	; (8001fa4 <__NVIC_SetPriority+0x50>)
 8001f84:	79fb      	ldrb	r3, [r7, #7]
 8001f86:	f003 030f 	and.w	r3, r3, #15
 8001f8a:	3b04      	subs	r3, #4
 8001f8c:	0112      	lsls	r2, r2, #4
 8001f8e:	b2d2      	uxtb	r2, r2
 8001f90:	440b      	add	r3, r1
 8001f92:	761a      	strb	r2, [r3, #24]
}
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	e000e100 	.word	0xe000e100
 8001fa4:	e000ed00 	.word	0xe000ed00

08001fa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b089      	sub	sp, #36	; 0x24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f003 0307 	and.w	r3, r3, #7
 8001fba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	f1c3 0307 	rsb	r3, r3, #7
 8001fc2:	2b04      	cmp	r3, #4
 8001fc4:	bf28      	it	cs
 8001fc6:	2304      	movcs	r3, #4
 8001fc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	3304      	adds	r3, #4
 8001fce:	2b06      	cmp	r3, #6
 8001fd0:	d902      	bls.n	8001fd8 <NVIC_EncodePriority+0x30>
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	3b03      	subs	r3, #3
 8001fd6:	e000      	b.n	8001fda <NVIC_EncodePriority+0x32>
 8001fd8:	2300      	movs	r3, #0
 8001fda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe6:	43da      	mvns	r2, r3
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	401a      	ands	r2, r3
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ff0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8001ffa:	43d9      	mvns	r1, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002000:	4313      	orrs	r3, r2
         );
}
 8002002:	4618      	mov	r0, r3
 8002004:	3724      	adds	r7, #36	; 0x24
 8002006:	46bd      	mov	sp, r7
 8002008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200c:	4770      	bx	lr
	...

08002010 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	3b01      	subs	r3, #1
 800201c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002020:	d301      	bcc.n	8002026 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002022:	2301      	movs	r3, #1
 8002024:	e00f      	b.n	8002046 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002026:	4a0a      	ldr	r2, [pc, #40]	; (8002050 <SysTick_Config+0x40>)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	3b01      	subs	r3, #1
 800202c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800202e:	210f      	movs	r1, #15
 8002030:	f04f 30ff 	mov.w	r0, #4294967295
 8002034:	f7ff ff8e 	bl	8001f54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002038:	4b05      	ldr	r3, [pc, #20]	; (8002050 <SysTick_Config+0x40>)
 800203a:	2200      	movs	r2, #0
 800203c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800203e:	4b04      	ldr	r3, [pc, #16]	; (8002050 <SysTick_Config+0x40>)
 8002040:	2207      	movs	r2, #7
 8002042:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	3708      	adds	r7, #8
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	e000e010 	.word	0xe000e010

08002054 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	f7ff ff47 	bl	8001ef0 <__NVIC_SetPriorityGrouping>
}
 8002062:	bf00      	nop
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}

0800206a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800206a:	b580      	push	{r7, lr}
 800206c:	b086      	sub	sp, #24
 800206e:	af00      	add	r7, sp, #0
 8002070:	4603      	mov	r3, r0
 8002072:	60b9      	str	r1, [r7, #8]
 8002074:	607a      	str	r2, [r7, #4]
 8002076:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002078:	2300      	movs	r3, #0
 800207a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800207c:	f7ff ff5c 	bl	8001f38 <__NVIC_GetPriorityGrouping>
 8002080:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002082:	687a      	ldr	r2, [r7, #4]
 8002084:	68b9      	ldr	r1, [r7, #8]
 8002086:	6978      	ldr	r0, [r7, #20]
 8002088:	f7ff ff8e 	bl	8001fa8 <NVIC_EncodePriority>
 800208c:	4602      	mov	r2, r0
 800208e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002092:	4611      	mov	r1, r2
 8002094:	4618      	mov	r0, r3
 8002096:	f7ff ff5d 	bl	8001f54 <__NVIC_SetPriority>
}
 800209a:	bf00      	nop
 800209c:	3718      	adds	r7, #24
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}

080020a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020a2:	b580      	push	{r7, lr}
 80020a4:	b082      	sub	sp, #8
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f7ff ffb0 	bl	8002010 <SysTick_Config>
 80020b0:	4603      	mov	r3, r0
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3708      	adds	r7, #8
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}

080020ba <DSI_ConfigPacketHeader>:
static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx,
                                   uint32_t ChannelID,
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
 80020ba:	b480      	push	{r7}
 80020bc:	b085      	sub	sp, #20
 80020be:	af00      	add	r7, sp, #0
 80020c0:	60f8      	str	r0, [r7, #12]
 80020c2:	60b9      	str	r1, [r7, #8]
 80020c4:	607a      	str	r2, [r7, #4]
 80020c6:	603b      	str	r3, [r7, #0]
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	019a      	lsls	r2, r3, #6
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	431a      	orrs	r2, r3
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	021b      	lsls	r3, r3, #8
 80020d4:	431a      	orrs	r2, r3
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	041b      	lsls	r3, r3, #16
 80020da:	431a      	orrs	r2, r3
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	66da      	str	r2, [r3, #108]	; 0x6c
}
 80020e0:	bf00      	nop
 80020e2:	3714      	adds	r7, #20
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
 80020f8:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 80020fa:	f7ff fec9 	bl	8001e90 <HAL_GetTick>
 80020fe:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8002100:	e009      	b.n	8002116 <DSI_ShortWrite+0x2a>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8002102:	f7ff fec5 	bl	8001e90 <HAL_GetTick>
 8002106:	4602      	mov	r2, r0
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	1ad3      	subs	r3, r2, r3
 800210c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002110:	d901      	bls.n	8002116 <DSI_ShortWrite+0x2a>
    {
      return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e015      	b.n	8002142 <DSI_ShortWrite+0x56>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800211c:	f003 0301 	and.w	r3, r3, #1
 8002120:	2b00      	cmp	r3, #0
 8002122:	d0ee      	beq.n	8002102 <DSI_ShortWrite+0x16>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	019a      	lsls	r2, r3, #6
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	431a      	orrs	r2, r3
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	021b      	lsls	r3, r3, #8
 8002130:	ea42 0103 	orr.w	r1, r2, r3
 8002134:	6a3b      	ldr	r3, [r7, #32]
 8002136:	041a      	lsls	r2, r3, #16
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	430a      	orrs	r2, r1
 800213e:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 8002140:	2300      	movs	r3, #0
}
 8002142:	4618      	mov	r0, r3
 8002144:	3718      	adds	r7, #24
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
	...

0800214c <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b088      	sub	sp, #32
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d101      	bne.n	8002160 <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 800215c:	2301      	movs	r3, #1
 800215e:	e10b      	b.n	8002378 <HAL_DSI_Init+0x22c>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	7c5b      	ldrb	r3, [r3, #17]
 8002164:	b2db      	uxtb	r3, r3
 8002166:	2b00      	cmp	r3, #0
 8002168:	d102      	bne.n	8002170 <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f7ff fa12 	bl	8001594 <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2203      	movs	r2, #3
 8002174:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 8002176:	2300      	movs	r3, #0
 8002178:	613b      	str	r3, [r7, #16]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800218a:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8002196:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800219a:	613b      	str	r3, [r7, #16]
 800219c:	693b      	ldr	r3, [r7, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 800219e:	f7ff fe77 	bl	8001e90 <HAL_GetTick>
 80021a2:	61f8      	str	r0, [r7, #28]

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 80021a4:	e009      	b.n	80021ba <HAL_DSI_Init+0x6e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 80021a6:	f7ff fe73 	bl	8001e90 <HAL_GetTick>
 80021aa:	4602      	mov	r2, r0
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021b4:	d901      	bls.n	80021ba <HAL_DSI_Init+0x6e>
    {
      return HAL_TIMEOUT;
 80021b6:	2303      	movs	r3, #3
 80021b8:	e0de      	b.n	8002378 <HAL_DSI_Init+0x22c>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80021c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d0ed      	beq.n	80021a6 <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	6812      	ldr	r2, [r2, #0]
 80021d6:	f423 335e 	bic.w	r3, r3, #227328	; 0x37800
 80021da:	f423 73fe 	bic.w	r3, r3, #508	; 0x1fc
 80021de:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	009a      	lsls	r2, r3, #2
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	02db      	lsls	r3, r3, #11
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 80021f6:	431a      	orrs	r2, r3
                            ((PLLInit->PLLODF) << DSI_WRPCR_PLL_ODF_Pos));
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	041b      	lsls	r3, r3, #16
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 80021fe:	431a      	orrs	r2, r3
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	430a      	orrs	r2, r1
 8002206:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 800220a:	2300      	movs	r3, #0
 800220c:	60fb      	str	r3, [r7, #12]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f042 0201 	orr.w	r2, r2, #1
 800221e:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	60fb      	str	r3, [r7, #12]
 8002230:	68fb      	ldr	r3, [r7, #12]

  /* Requires min of 400us delay before reading the PLLLS flag */
  /* 1ms delay is inserted that is the minimum HAL delay granularity */
  HAL_Delay(1);
 8002232:	2001      	movs	r0, #1
 8002234:	f7ff fe38 	bl	8001ea8 <HAL_Delay>

  /* Get tick */
  tickstart = HAL_GetTick();
 8002238:	f7ff fe2a 	bl	8001e90 <HAL_GetTick>
 800223c:	61f8      	str	r0, [r7, #28]

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 800223e:	e009      	b.n	8002254 <HAL_DSI_Init+0x108>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8002240:	f7ff fe26 	bl	8001e90 <HAL_GetTick>
 8002244:	4602      	mov	r2, r0
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800224e:	d901      	bls.n	8002254 <HAL_DSI_Init+0x108>
    {
      return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e091      	b.n	8002378 <HAL_DSI_Init+0x22c>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 800225c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002260:	2b00      	cmp	r3, #0
 8002262:	d0ed      	beq.n	8002240 <HAL_DSI_Init+0xf4>
  }

  /*************************** Set the PHY parameters ***************************/

  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f042 0206 	orr.w	r2, r2, #6
 8002274:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f022 0203 	bic.w	r2, r2, #3
 8002288:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	431a      	orrs	r2, r3
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f042 0201 	orr.w	r2, r2, #1
 80022a2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f022 0203 	bic.w	r2, r2, #3
 80022b6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	68da      	ldr	r2, [r3, #12]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	430a      	orrs	r2, r1
 80022cc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /************************ Set the DSI clock parameters ************************/

  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	689a      	ldr	r2, [r3, #8]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80022de:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	6899      	ldr	r1, [r3, #8]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	689a      	ldr	r2, [r3, #8]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	430a      	orrs	r2, r1
 80022f0:	609a      	str	r2, [r3, #8]

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d002      	beq.n	8002300 <HAL_DSI_Init+0x1b4>
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	e000      	b.n	8002302 <HAL_DSI_Init+0x1b6>
 8002300:	2301      	movs	r3, #1
 8002302:	61bb      	str	r3, [r7, #24]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8002304:	69bb      	ldr	r3, [r7, #24]
 8002306:	4a1e      	ldr	r2, [pc, #120]	; (8002380 <HAL_DSI_Init+0x234>)
 8002308:	fb03 f202 	mul.w	r2, r3, r2
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	f003 0303 	and.w	r3, r3, #3
 8002314:	409a      	lsls	r2, r3
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
 800231e:	fb01 f303 	mul.w	r3, r1, r3
 8002322:	fbb2 f3f3 	udiv	r3, r2, r3
 8002326:	617b      	str	r3, [r7, #20]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002338:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	697a      	ldr	r2, [r7, #20]
 800234a:	430a      	orrs	r2, r1
 800234c:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2200      	movs	r2, #0
 8002356:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2200      	movs	r2, #0
 8002360:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2200      	movs	r2, #0
 8002368:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 8002376:	2300      	movs	r3, #0
}
 8002378:	4618      	mov	r0, r3
 800237a:	3720      	adds	r7, #32
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	003d0900 	.word	0x003d0900

08002384 <HAL_DSI_ConfigErrorMonitor>:
  * @param  ActiveErrors  indicates which error interrupts will be enabled.
  *                      This parameter can be any combination of @arg DSI_Error_Data_Type.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigErrorMonitor(DSI_HandleTypeDef *hdsi, uint32_t ActiveErrors)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	7c1b      	ldrb	r3, [r3, #16]
 8002392:	2b01      	cmp	r3, #1
 8002394:	d101      	bne.n	800239a <HAL_DSI_ConfigErrorMonitor+0x16>
 8002396:	2302      	movs	r3, #2
 8002398:	e0ab      	b.n	80024f2 <HAL_DSI_ConfigErrorMonitor+0x16e>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2201      	movs	r2, #1
 800239e:	741a      	strb	r2, [r3, #16]

  hdsi->Instance->IER[0U] = 0U;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2200      	movs	r2, #0
 80023a6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2200      	movs	r2, #0
 80023b0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

  /* Store active errors to the handle */
  hdsi->ErrorMsk = ActiveErrors;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	683a      	ldr	r2, [r7, #0]
 80023b8:	619a      	str	r2, [r3, #24]

  if ((ActiveErrors & HAL_DSI_ERROR_ACK) != 0U)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d00b      	beq.n	80023dc <HAL_DSI_ConfigErrorMonitor+0x58>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_ACK_MASK;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	6812      	ldr	r2, [r2, #0]
 80023d0:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 80023d4:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 80023d8:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PHY) != 0U)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d009      	beq.n	80023fa <HAL_DSI_ConfigErrorMonitor+0x76>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_PHY_MASK;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f442 12f8 	orr.w	r2, r2, #2031616	; 0x1f0000
 80023f6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_TX) != 0U)
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	f003 0304 	and.w	r3, r3, #4
 8002400:	2b00      	cmp	r3, #0
 8002402:	d009      	beq.n	8002418 <HAL_DSI_ConfigErrorMonitor+0x94>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_TX_MASK;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f042 0201 	orr.w	r2, r2, #1
 8002414:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_RX) != 0U)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	f003 0308 	and.w	r3, r3, #8
 800241e:	2b00      	cmp	r3, #0
 8002420:	d009      	beq.n	8002436 <HAL_DSI_ConfigErrorMonitor+0xb2>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_RX_MASK;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f042 0202 	orr.w	r2, r2, #2
 8002432:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_ECC) != 0U)
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	f003 0310 	and.w	r3, r3, #16
 800243c:	2b00      	cmp	r3, #0
 800243e:	d009      	beq.n	8002454 <HAL_DSI_ConfigErrorMonitor+0xd0>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_ECC_MASK;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f042 020c 	orr.w	r2, r2, #12
 8002450:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_CRC) != 0U)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	f003 0320 	and.w	r3, r3, #32
 800245a:	2b00      	cmp	r3, #0
 800245c:	d009      	beq.n	8002472 <HAL_DSI_ConfigErrorMonitor+0xee>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_CRC_MASK;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f042 0210 	orr.w	r2, r2, #16
 800246e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PSE) != 0U)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002478:	2b00      	cmp	r3, #0
 800247a:	d009      	beq.n	8002490 <HAL_DSI_ConfigErrorMonitor+0x10c>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_PSE_MASK;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f042 0220 	orr.w	r2, r2, #32
 800248c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_EOT) != 0U)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002496:	2b00      	cmp	r3, #0
 8002498:	d009      	beq.n	80024ae <HAL_DSI_ConfigErrorMonitor+0x12a>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_EOT_MASK;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024aa:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_OVF) != 0U)
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d009      	beq.n	80024cc <HAL_DSI_ConfigErrorMonitor+0x148>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_OVF_MASK;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80024c8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_GEN) != 0U)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d009      	beq.n	80024ea <HAL_DSI_ConfigErrorMonitor+0x166>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_GEN_MASK;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f442 52f8 	orr.w	r2, r2, #7936	; 0x1f00
 80024e6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdsi);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr

080024fe <HAL_DSI_SetGenericVCID>:
  *               the configuration information for the DSI.
  * @param  VirtualChannelID  Virtual channel ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetGenericVCID(DSI_HandleTypeDef *hdsi, uint32_t VirtualChannelID)
{
 80024fe:	b480      	push	{r7}
 8002500:	b083      	sub	sp, #12
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
 8002506:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	7c1b      	ldrb	r3, [r3, #16]
 800250c:	2b01      	cmp	r3, #1
 800250e:	d101      	bne.n	8002514 <HAL_DSI_SetGenericVCID+0x16>
 8002510:	2302      	movs	r3, #2
 8002512:	e016      	b.n	8002542 <HAL_DSI_SetGenericVCID+0x44>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	741a      	strb	r2, [r3, #16]

  /* Update the GVCID register */
  hdsi->Instance->GVCIDR &= ~DSI_GVCIDR_VCID;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f022 0203 	bic.w	r2, r2, #3
 8002528:	631a      	str	r2, [r3, #48]	; 0x30
  hdsi->Instance->GVCIDR |= VirtualChannelID;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	683a      	ldr	r2, [r7, #0]
 8002536:	430a      	orrs	r2, r1
 8002538:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2200      	movs	r2, #0
 800253e:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002540:	2300      	movs	r3, #0
}
 8002542:	4618      	mov	r0, r3
 8002544:	370c      	adds	r7, #12
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr

0800254e <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 800254e:	b480      	push	{r7}
 8002550:	b083      	sub	sp, #12
 8002552:	af00      	add	r7, sp, #0
 8002554:	6078      	str	r0, [r7, #4]
 8002556:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	7c1b      	ldrb	r3, [r3, #16]
 800255c:	2b01      	cmp	r3, #1
 800255e:	d101      	bne.n	8002564 <HAL_DSI_ConfigVideoMode+0x16>
 8002560:	2302      	movs	r3, #2
 8002562:	e1f6      	b.n	8002952 <HAL_DSI_ConfigVideoMode+0x404>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2201      	movs	r2, #1
 8002568:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f022 0201 	bic.w	r2, r2, #1
 8002578:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f022 0201 	bic.w	r2, r2, #1
 800258a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f022 0203 	bic.w	r2, r2, #3
 800259c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	68da      	ldr	r2, [r3, #12]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	430a      	orrs	r2, r1
 80025ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	6812      	ldr	r2, [r2, #0]
 80025ba:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80025be:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80025c2:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	691a      	ldr	r2, [r3, #16]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	430a      	orrs	r2, r1
 80025d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	6812      	ldr	r2, [r2, #0]
 80025e0:	f423 53ff 	bic.w	r3, r3, #8160	; 0x1fe0
 80025e4:	f023 031f 	bic.w	r3, r3, #31
 80025e8:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	695a      	ldr	r2, [r3, #20]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	430a      	orrs	r2, r1
 80025fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	6812      	ldr	r2, [r2, #0]
 8002606:	f423 53ff 	bic.w	r3, r3, #8160	; 0x1fe0
 800260a:	f023 031f 	bic.w	r3, r3, #31
 800260e:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	699a      	ldr	r2, [r3, #24]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	430a      	orrs	r2, r1
 8002620:	645a      	str	r2, [r3, #68]	; 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	68da      	ldr	r2, [r3, #12]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f022 0203 	bic.w	r2, r2, #3
 8002630:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68d9      	ldr	r1, [r3, #12]
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	430a      	orrs	r2, r1
 8002642:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	695a      	ldr	r2, [r3, #20]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f022 0207 	bic.w	r2, r2, #7
 8002652:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	6959      	ldr	r1, [r3, #20]
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	6a1b      	ldr	r3, [r3, #32]
 8002662:	431a      	orrs	r2, r3
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	69db      	ldr	r3, [r3, #28]
 8002668:	431a      	orrs	r2, r3
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	430a      	orrs	r2, r1
 8002670:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	691a      	ldr	r2, [r3, #16]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f022 020f 	bic.w	r2, r2, #15
 8002680:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	6919      	ldr	r1, [r3, #16]
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685a      	ldr	r2, [r3, #4]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	430a      	orrs	r2, r1
 8002692:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f022 020e 	bic.w	r2, r2, #14
 80026a4:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	005a      	lsls	r2, r3, #1
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	430a      	orrs	r2, r1
 80026bc:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	2b03      	cmp	r3, #3
 80026c6:	d110      	bne.n	80026ea <HAL_DSI_ConfigVideoMode+0x19c>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	691a      	ldr	r2, [r3, #16]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80026d6:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	6919      	ldr	r1, [r3, #16]
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	689a      	ldr	r2, [r3, #8]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	430a      	orrs	r2, r1
 80026e8:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026f0:	687a      	ldr	r2, [r7, #4]
 80026f2:	6812      	ldr	r2, [r2, #0]
 80026f4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80026f8:	f023 030f 	bic.w	r3, r3, #15
 80026fc:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	430a      	orrs	r2, r1
 800270e:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	6812      	ldr	r2, [r2, #0]
 800271a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800271e:	f023 030f 	bic.w	r3, r3, #15
 8002722:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	430a      	orrs	r2, r1
 8002734:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800273c:	687a      	ldr	r2, [r7, #4]
 800273e:	6812      	ldr	r2, [r2, #0]
 8002740:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002744:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002748:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	430a      	orrs	r2, r1
 800275a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	6812      	ldr	r2, [r2, #0]
 8002766:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800276a:	f023 0303 	bic.w	r3, r3, #3
 800276e:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	430a      	orrs	r2, r1
 8002780:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	6812      	ldr	r2, [r2, #0]
 800278c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002790:	f023 0303 	bic.w	r3, r3, #3
 8002794:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	430a      	orrs	r2, r1
 80027a6:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	6812      	ldr	r2, [r2, #0]
 80027b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80027b6:	f023 0303 	bic.w	r3, r3, #3
 80027ba:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	430a      	orrs	r2, r1
 80027cc:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	6812      	ldr	r2, [r2, #0]
 80027d8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80027dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80027e0:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	6e19      	ldr	r1, [r3, #96]	; 0x60
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	430a      	orrs	r2, r1
 80027f2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002802:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	430a      	orrs	r2, r1
 8002814:	639a      	str	r2, [r3, #56]	; 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	699a      	ldr	r2, [r3, #24]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 8002824:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	6999      	ldr	r1, [r3, #24]
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002830:	041a      	lsls	r2, r3, #16
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	430a      	orrs	r2, r1
 8002838:	619a      	str	r2, [r3, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	699a      	ldr	r2, [r3, #24]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002848:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	6999      	ldr	r1, [r3, #24]
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	430a      	orrs	r2, r1
 800285a:	619a      	str	r2, [r3, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800286a:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	430a      	orrs	r2, r1
 800287c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800288c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	430a      	orrs	r2, r1
 800289e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028ae:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	430a      	orrs	r2, r1
 80028c0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028d0:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	430a      	orrs	r2, r1
 80028e2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80028f2:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	430a      	orrs	r2, r1
 8002904:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002914:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	430a      	orrs	r2, r1
 8002926:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002936:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	430a      	orrs	r2, r1
 8002948:	639a      	str	r2, [r3, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002950:	2300      	movs	r3, #0
}
 8002952:	4618      	mov	r0, r3
 8002954:	370c      	adds	r7, #12
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr

0800295e <HAL_DSI_ConfigPhyTimer>:
  * @param  PhyTimers  DSI_PHY_TimerTypeDef structure that contains
  *                    the DSI PHY timing parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers)
{
 800295e:	b480      	push	{r7}
 8002960:	b085      	sub	sp, #20
 8002962:	af00      	add	r7, sp, #0
 8002964:	6078      	str	r0, [r7, #4]
 8002966:	6039      	str	r1, [r7, #0]
  uint32_t maxTime;
  /* Process locked */
  __HAL_LOCK(hdsi);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	7c1b      	ldrb	r3, [r3, #16]
 800296c:	2b01      	cmp	r3, #1
 800296e:	d101      	bne.n	8002974 <HAL_DSI_ConfigPhyTimer+0x16>
 8002970:	2302      	movs	r3, #2
 8002972:	e058      	b.n	8002a26 <HAL_DSI_ConfigPhyTimer+0xc8>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2201      	movs	r2, #1
 8002978:	741a      	strb	r2, [r3, #16]

  maxTime = (PhyTimers->ClockLaneLP2HSTime > PhyTimers->ClockLaneHS2LPTime) ? PhyTimers->ClockLaneLP2HSTime :
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	4293      	cmp	r3, r2
 8002984:	bf38      	it	cc
 8002986:	4613      	movcc	r3, r2
 8002988:	60fb      	str	r3, [r7, #12]
     Register (DSI_CLTCR).
     But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.

     Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.
    */
  hdsi->Instance->CLTCR &= ~(DSI_CLTCR_LP2HS_TIME | DSI_CLTCR_HS2LP_TIME);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f002 22fc 	and.w	r2, r2, #4227922944	; 0xfc00fc00
 800299a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  hdsi->Instance->CLTCR |= (maxTime | ((maxTime) << 16U));
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	041a      	lsls	r2, r3, #16
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	431a      	orrs	r2, r3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	430a      	orrs	r2, r1
 80029b4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

  /* Data lane timer configuration */
  hdsi->Instance->DLTCR &= ~(DSI_DLTCR_MRD_TIME | DSI_DLTCR_LP2HS_TIME | DSI_DLTCR_HS2LP_TIME);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 80029c8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	691a      	ldr	r2, [r3, #16]
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	041b      	lsls	r3, r3, #16
 80029de:	431a      	orrs	r2, r3
                              PhyTimers->DataLaneHS2LPTime) << 24U));
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	061b      	lsls	r3, r3, #24
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 80029e6:	431a      	orrs	r2, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	430a      	orrs	r2, r1
 80029ee:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Configure the wait period to request HS transmission after a stop state */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_SW_TIME;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002a02:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= ((PhyTimers->StopWaitTime) << 8U);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	695b      	ldr	r3, [r3, #20]
 8002a12:	021a      	lsls	r2, r3, #8
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3714      	adds	r7, #20
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr

08002a32 <HAL_DSI_ConfigHostTimeouts>:
  * @param  HostTimeouts  DSI_HOST_TimeoutTypeDef structure that contains
  *                       the DSI host timeout parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigHostTimeouts(DSI_HandleTypeDef *hdsi, DSI_HOST_TimeoutTypeDef *HostTimeouts)
{
 8002a32:	b480      	push	{r7}
 8002a34:	b083      	sub	sp, #12
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	6078      	str	r0, [r7, #4]
 8002a3a:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	7c1b      	ldrb	r3, [r3, #16]
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d101      	bne.n	8002a48 <HAL_DSI_ConfigHostTimeouts+0x16>
 8002a44:	2302      	movs	r3, #2
 8002a46:	e0b4      	b.n	8002bb2 <HAL_DSI_ConfigHostTimeouts+0x180>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	741a      	strb	r2, [r3, #16]

  /* Set the timeout clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TOCKDIV;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	689a      	ldr	r2, [r3, #8]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002a5c:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= ((HostTimeouts->TimeoutCkdiv) << 8U);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	6899      	ldr	r1, [r3, #8]
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	021a      	lsls	r2, r3, #8
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	609a      	str	r2, [r3, #8]

  /* High-speed transmission timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_HSTX_TOCNT;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	b292      	uxth	r2, r2
 8002a7e:	679a      	str	r2, [r3, #120]	; 0x78
  hdsi->Instance->TCCR[0U] |= ((HostTimeouts->HighSpeedTransmissionTimeout) << 16U);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	6f99      	ldr	r1, [r3, #120]	; 0x78
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	041a      	lsls	r2, r3, #16
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	430a      	orrs	r2, r1
 8002a92:	679a      	str	r2, [r3, #120]	; 0x78

  /* Low-power reception timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_LPRX_TOCNT;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	6812      	ldr	r2, [r2, #0]
 8002a9e:	0c1b      	lsrs	r3, r3, #16
 8002aa0:	041b      	lsls	r3, r3, #16
 8002aa2:	6793      	str	r3, [r2, #120]	; 0x78
  hdsi->Instance->TCCR[0U] |= HostTimeouts->LowPowerReceptionTimeout;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	6f99      	ldr	r1, [r3, #120]	; 0x78
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	689a      	ldr	r2, [r3, #8]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	679a      	str	r2, [r3, #120]	; 0x78

  /* High-speed read timeout */
  hdsi->Instance->TCCR[1U] &= ~DSI_TCCR1_HSRD_TOCNT;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002abc:	687a      	ldr	r2, [r7, #4]
 8002abe:	6812      	ldr	r2, [r2, #0]
 8002ac0:	0c1b      	lsrs	r3, r3, #16
 8002ac2:	041b      	lsls	r3, r3, #16
 8002ac4:	67d3      	str	r3, [r2, #124]	; 0x7c
  hdsi->Instance->TCCR[1U] |= HostTimeouts->HighSpeedReadTimeout;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	68da      	ldr	r2, [r3, #12]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	430a      	orrs	r2, r1
 8002ad6:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Low-power read timeout */
  hdsi->Instance->TCCR[2U] &= ~DSI_TCCR2_LPRD_TOCNT;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	6812      	ldr	r2, [r2, #0]
 8002ae4:	0c1b      	lsrs	r3, r3, #16
 8002ae6:	041b      	lsls	r3, r3, #16
 8002ae8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  hdsi->Instance->TCCR[2U] |= HostTimeouts->LowPowerReadTimeout;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	691a      	ldr	r2, [r3, #16]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	430a      	orrs	r2, r1
 8002afe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* High-speed write timeout */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_HSWR_TOCNT;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b0a:	687a      	ldr	r2, [r7, #4]
 8002b0c:	6812      	ldr	r2, [r2, #0]
 8002b0e:	0c1b      	lsrs	r3, r3, #16
 8002b10:	041b      	lsls	r3, r3, #16
 8002b12:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWriteTimeout;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	695a      	ldr	r2, [r3, #20]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	430a      	orrs	r2, r1
 8002b28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* High-speed write presp mode */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_PM;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002b3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWritePrespMode;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	699a      	ldr	r2, [r3, #24]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	430a      	orrs	r2, r1
 8002b52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Low-speed write timeout */
  hdsi->Instance->TCCR[4U] &= ~DSI_TCCR4_LPWR_TOCNT;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	6812      	ldr	r2, [r2, #0]
 8002b62:	0c1b      	lsrs	r3, r3, #16
 8002b64:	041b      	lsls	r3, r3, #16
 8002b66:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  hdsi->Instance->TCCR[4U] |= HostTimeouts->LowPowerWriteTimeout;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	69da      	ldr	r2, [r3, #28]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* BTA timeout */
  hdsi->Instance->TCCR[5U] &= ~DSI_TCCR5_BTA_TOCNT;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b88:	687a      	ldr	r2, [r7, #4]
 8002b8a:	6812      	ldr	r2, [r2, #0]
 8002b8c:	0c1b      	lsrs	r3, r3, #16
 8002b8e:	041b      	lsls	r3, r3, #16
 8002b90:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  hdsi->Instance->TCCR[5U] |= HostTimeouts->BTATimeout;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	6a1a      	ldr	r2, [r3, #32]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	370c      	adds	r7, #12
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr

08002bbe <HAL_DSI_Start>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 8002bbe:	b480      	push	{r7}
 8002bc0:	b085      	sub	sp, #20
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	7c1b      	ldrb	r3, [r3, #16]
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d101      	bne.n	8002bd2 <HAL_DSI_Start+0x14>
 8002bce:	2302      	movs	r3, #2
 8002bd0:	e02b      	b.n	8002c2a <HAL_DSI_Start+0x6c>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	741a      	strb	r2, [r3, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 8002bd8:	2300      	movs	r3, #0
 8002bda:	60fb      	str	r3, [r7, #12]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	685a      	ldr	r2, [r3, #4]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f042 0201 	orr.w	r2, r2, #1
 8002bea:	605a      	str	r2, [r3, #4]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f003 0301 	and.w	r3, r3, #1
 8002bf6:	60fb      	str	r3, [r7, #12]
 8002bf8:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	60bb      	str	r3, [r7, #8]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f042 0208 	orr.w	r2, r2, #8
 8002c0e:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8002c1a:	f003 0308 	and.w	r3, r3, #8
 8002c1e:	60bb      	str	r3, [r7, #8]
 8002c20:	68bb      	ldr	r3, [r7, #8]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2200      	movs	r2, #0
 8002c26:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3714      	adds	r7, #20
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr

08002c36 <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b088      	sub	sp, #32
 8002c3a:	af02      	add	r7, sp, #8
 8002c3c:	60f8      	str	r0, [r7, #12]
 8002c3e:	60b9      	str	r1, [r7, #8]
 8002c40:	607a      	str	r2, [r7, #4]
 8002c42:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	7c1b      	ldrb	r3, [r3, #16]
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d101      	bne.n	8002c50 <HAL_DSI_ShortWrite+0x1a>
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	e010      	b.n	8002c72 <HAL_DSI_ShortWrite+0x3c>
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2201      	movs	r2, #1
 8002c54:	741a      	strb	r2, [r3, #16]

  status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8002c56:	6a3b      	ldr	r3, [r7, #32]
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	68b9      	ldr	r1, [r7, #8]
 8002c60:	68f8      	ldr	r0, [r7, #12]
 8002c62:	f7ff fa43 	bl	80020ec <DSI_ShortWrite>
 8002c66:	4603      	mov	r3, r0
 8002c68:	75fb      	strb	r3, [r7, #23]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	741a      	strb	r2, [r3, #16]

  return status;
 8002c70:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3718      	adds	r7, #24
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}

08002c7a <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 8002c7a:	b580      	push	{r7, lr}
 8002c7c:	b08c      	sub	sp, #48	; 0x30
 8002c7e:	af02      	add	r7, sp, #8
 8002c80:	60f8      	str	r0, [r7, #12]
 8002c82:	60b9      	str	r1, [r7, #8]
 8002c84:	607a      	str	r2, [r7, #4]
 8002c86:	603b      	str	r3, [r7, #0]
  uint32_t uicounter;
  uint32_t nbBytes;
  uint32_t count;
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;
 8002c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c8a:	61bb      	str	r3, [r7, #24]

  /* Process locked */
  __HAL_LOCK(hdsi);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	7c1b      	ldrb	r3, [r3, #16]
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d101      	bne.n	8002c98 <HAL_DSI_LongWrite+0x1e>
 8002c94:	2302      	movs	r3, #2
 8002c96:	e084      	b.n	8002da2 <HAL_DSI_LongWrite+0x128>
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c9e:	f7ff f8f7 	bl	8001e90 <HAL_GetTick>
 8002ca2:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8002ca4:	e00c      	b.n	8002cc0 <HAL_DSI_LongWrite+0x46>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8002ca6:	f7ff f8f3 	bl	8001e90 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002cb4:	d904      	bls.n	8002cc0 <HAL_DSI_LongWrite+0x46>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	741a      	strb	r2, [r3, #16]

      return HAL_TIMEOUT;
 8002cbc:	2303      	movs	r3, #3
 8002cbe:	e070      	b.n	8002da2 <HAL_DSI_LongWrite+0x128>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cc6:	f003 0301 	and.w	r3, r3, #1
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d0eb      	beq.n	8002ca6 <HAL_DSI_LongWrite+0x2c>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
 8002cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cd0:	61fb      	str	r3, [r7, #28]
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	2b03      	cmp	r3, #3
 8002cd6:	bf28      	it	cs
 8002cd8:	2303      	movcs	r3, #3
 8002cda:	613b      	str	r3, [r7, #16]

  for (count = 0U; count < nbBytes; count++)
 8002cdc:	2300      	movs	r3, #0
 8002cde:	623b      	str	r3, [r7, #32]
 8002ce0:	e00f      	b.n	8002d02 <HAL_DSI_LongWrite+0x88>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8002ce2:	69ba      	ldr	r2, [r7, #24]
 8002ce4:	6a3b      	ldr	r3, [r7, #32]
 8002ce6:	4413      	add	r3, r2
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	461a      	mov	r2, r3
 8002cec:	6a3b      	ldr	r3, [r7, #32]
 8002cee:	3301      	adds	r3, #1
 8002cf0:	00db      	lsls	r3, r3, #3
 8002cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf6:	69fa      	ldr	r2, [r7, #28]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	61fb      	str	r3, [r7, #28]
  for (count = 0U; count < nbBytes; count++)
 8002cfc:	6a3b      	ldr	r3, [r7, #32]
 8002cfe:	3301      	adds	r3, #1
 8002d00:	623b      	str	r3, [r7, #32]
 8002d02:	6a3a      	ldr	r2, [r7, #32]
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d3eb      	bcc.n	8002ce2 <HAL_DSI_LongWrite+0x68>
  }
  hdsi->Instance->GPDR = fifoword;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	69fa      	ldr	r2, [r7, #28]
 8002d10:	671a      	str	r2, [r3, #112]	; 0x70

  uicounter = NbParams - nbBytes;
 8002d12:	683a      	ldr	r2, [r7, #0]
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	627b      	str	r3, [r7, #36]	; 0x24
  pparams += nbBytes;
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	4413      	add	r3, r2
 8002d20:	61bb      	str	r3, [r7, #24]
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 8002d22:	e028      	b.n	8002d76 <HAL_DSI_LongWrite+0xfc>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 8002d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d26:	2b04      	cmp	r3, #4
 8002d28:	bf28      	it	cs
 8002d2a:	2304      	movcs	r3, #4
 8002d2c:	613b      	str	r3, [r7, #16]
    fifoword = 0U;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8002d32:	2300      	movs	r3, #0
 8002d34:	623b      	str	r3, [r7, #32]
 8002d36:	e00e      	b.n	8002d56 <HAL_DSI_LongWrite+0xdc>
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	6a3b      	ldr	r3, [r7, #32]
 8002d3c:	4413      	add	r3, r2
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	461a      	mov	r2, r3
 8002d42:	6a3b      	ldr	r3, [r7, #32]
 8002d44:	00db      	lsls	r3, r3, #3
 8002d46:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4a:	69fa      	ldr	r2, [r7, #28]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8002d50:	6a3b      	ldr	r3, [r7, #32]
 8002d52:	3301      	adds	r3, #1
 8002d54:	623b      	str	r3, [r7, #32]
 8002d56:	6a3a      	ldr	r2, [r7, #32]
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d3ec      	bcc.n	8002d38 <HAL_DSI_LongWrite+0xbe>
    }
    hdsi->Instance->GPDR = fifoword;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	69fa      	ldr	r2, [r7, #28]
 8002d64:	671a      	str	r2, [r3, #112]	; 0x70

    uicounter -= nbBytes;
 8002d66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	627b      	str	r3, [r7, #36]	; 0x24
    pparams += nbBytes;
 8002d6e:	69ba      	ldr	r2, [r7, #24]
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	4413      	add	r3, r2
 8002d74:	61bb      	str	r3, [r7, #24]
  while (uicounter != 0U)
 8002d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d1d3      	bne.n	8002d24 <HAL_DSI_LongWrite+0xaa>
  }

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6818      	ldr	r0, [r3, #0]
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	3301      	adds	r3, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 8002d84:	b2da      	uxtb	r2, r3
                         (((NbParams + 1U) & 0xFF00U) >> 8U));
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	3301      	adds	r3, #1
 8002d8a:	0a1b      	lsrs	r3, r3, #8
  DSI_ConfigPacketHeader(hdsi->Instance,
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	9300      	str	r3, [sp, #0]
 8002d90:	4613      	mov	r3, r2
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	68b9      	ldr	r1, [r7, #8]
 8002d96:	f7ff f990 	bl	80020ba <DSI_ConfigPacketHeader>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002da0:	2300      	movs	r3, #0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3728      	adds	r7, #40	; 0x28
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}

08002daa <HAL_DSI_SetLowPowerRXFilter>:
  *               the configuration information for the DSI.
  * @param  Frequency  cutoff frequency of low-pass filter at the input of LPRX
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetLowPowerRXFilter(DSI_HandleTypeDef *hdsi, uint32_t Frequency)
{
 8002daa:	b480      	push	{r7}
 8002dac:	b083      	sub	sp, #12
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	6078      	str	r0, [r7, #4]
 8002db2:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	7c1b      	ldrb	r3, [r3, #16]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d101      	bne.n	8002dc0 <HAL_DSI_SetLowPowerRXFilter+0x16>
 8002dbc:	2302      	movs	r3, #2
 8002dbe:	e01b      	b.n	8002df8 <HAL_DSI_SetLowPowerRXFilter+0x4e>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	741a      	strb	r2, [r3, #16]

  /* Low-Power RX low-pass Filtering Tuning */
  hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_LPRXFT;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 8002dd6:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
  hdsi->Instance->WPCR[1U] |= Frequency << 25U;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f8d3 141c 	ldr.w	r1, [r3, #1052]	; 0x41c
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	065a      	lsls	r2, r3, #25
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	430a      	orrs	r2, r1
 8002dec:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2200      	movs	r2, #0
 8002df4:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8002df6:	2300      	movs	r3, #0
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b087      	sub	sp, #28
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e12:	e166      	b.n	80030e2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	2101      	movs	r1, #1
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e20:	4013      	ands	r3, r2
 8002e22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	f000 8158 	beq.w	80030dc <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	f003 0303 	and.w	r3, r3, #3
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d005      	beq.n	8002e44 <HAL_GPIO_Init+0x40>
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f003 0303 	and.w	r3, r3, #3
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	d130      	bne.n	8002ea6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	2203      	movs	r2, #3
 8002e50:	fa02 f303 	lsl.w	r3, r2, r3
 8002e54:	43db      	mvns	r3, r3
 8002e56:	693a      	ldr	r2, [r7, #16]
 8002e58:	4013      	ands	r3, r2
 8002e5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	68da      	ldr	r2, [r3, #12]
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	005b      	lsls	r3, r3, #1
 8002e64:	fa02 f303 	lsl.w	r3, r2, r3
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e82:	43db      	mvns	r3, r3
 8002e84:	693a      	ldr	r2, [r7, #16]
 8002e86:	4013      	ands	r3, r2
 8002e88:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	091b      	lsrs	r3, r3, #4
 8002e90:	f003 0201 	and.w	r2, r3, #1
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9a:	693a      	ldr	r2, [r7, #16]
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	693a      	ldr	r2, [r7, #16]
 8002ea4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f003 0303 	and.w	r3, r3, #3
 8002eae:	2b03      	cmp	r3, #3
 8002eb0:	d017      	beq.n	8002ee2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	2203      	movs	r2, #3
 8002ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec2:	43db      	mvns	r3, r3
 8002ec4:	693a      	ldr	r2, [r7, #16]
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	689a      	ldr	r2, [r3, #8]
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed6:	693a      	ldr	r2, [r7, #16]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	693a      	ldr	r2, [r7, #16]
 8002ee0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f003 0303 	and.w	r3, r3, #3
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d123      	bne.n	8002f36 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	08da      	lsrs	r2, r3, #3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	3208      	adds	r2, #8
 8002ef6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002efa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	f003 0307 	and.w	r3, r3, #7
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	220f      	movs	r2, #15
 8002f06:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0a:	43db      	mvns	r3, r3
 8002f0c:	693a      	ldr	r2, [r7, #16]
 8002f0e:	4013      	ands	r3, r2
 8002f10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	691a      	ldr	r2, [r3, #16]
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	f003 0307 	and.w	r3, r3, #7
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	08da      	lsrs	r2, r3, #3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	3208      	adds	r2, #8
 8002f30:	6939      	ldr	r1, [r7, #16]
 8002f32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	2203      	movs	r2, #3
 8002f42:	fa02 f303 	lsl.w	r3, r2, r3
 8002f46:	43db      	mvns	r3, r3
 8002f48:	693a      	ldr	r2, [r7, #16]
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f003 0203 	and.w	r2, r3, #3
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5e:	693a      	ldr	r2, [r7, #16]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	693a      	ldr	r2, [r7, #16]
 8002f68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f000 80b2 	beq.w	80030dc <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f78:	4b61      	ldr	r3, [pc, #388]	; (8003100 <HAL_GPIO_Init+0x2fc>)
 8002f7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f7c:	4a60      	ldr	r2, [pc, #384]	; (8003100 <HAL_GPIO_Init+0x2fc>)
 8002f7e:	f043 0301 	orr.w	r3, r3, #1
 8002f82:	6613      	str	r3, [r2, #96]	; 0x60
 8002f84:	4b5e      	ldr	r3, [pc, #376]	; (8003100 <HAL_GPIO_Init+0x2fc>)
 8002f86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f88:	f003 0301 	and.w	r3, r3, #1
 8002f8c:	60bb      	str	r3, [r7, #8]
 8002f8e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002f90:	4a5c      	ldr	r2, [pc, #368]	; (8003104 <HAL_GPIO_Init+0x300>)
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	089b      	lsrs	r3, r3, #2
 8002f96:	3302      	adds	r3, #2
 8002f98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f003 0303 	and.w	r3, r3, #3
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	220f      	movs	r2, #15
 8002fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fac:	43db      	mvns	r3, r3
 8002fae:	693a      	ldr	r2, [r7, #16]
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002fba:	d02b      	beq.n	8003014 <HAL_GPIO_Init+0x210>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	4a52      	ldr	r2, [pc, #328]	; (8003108 <HAL_GPIO_Init+0x304>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d025      	beq.n	8003010 <HAL_GPIO_Init+0x20c>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4a51      	ldr	r2, [pc, #324]	; (800310c <HAL_GPIO_Init+0x308>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d01f      	beq.n	800300c <HAL_GPIO_Init+0x208>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	4a50      	ldr	r2, [pc, #320]	; (8003110 <HAL_GPIO_Init+0x30c>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d019      	beq.n	8003008 <HAL_GPIO_Init+0x204>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	4a4f      	ldr	r2, [pc, #316]	; (8003114 <HAL_GPIO_Init+0x310>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d013      	beq.n	8003004 <HAL_GPIO_Init+0x200>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4a4e      	ldr	r2, [pc, #312]	; (8003118 <HAL_GPIO_Init+0x314>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d00d      	beq.n	8003000 <HAL_GPIO_Init+0x1fc>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4a4d      	ldr	r2, [pc, #308]	; (800311c <HAL_GPIO_Init+0x318>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d007      	beq.n	8002ffc <HAL_GPIO_Init+0x1f8>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	4a4c      	ldr	r2, [pc, #304]	; (8003120 <HAL_GPIO_Init+0x31c>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d101      	bne.n	8002ff8 <HAL_GPIO_Init+0x1f4>
 8002ff4:	2307      	movs	r3, #7
 8002ff6:	e00e      	b.n	8003016 <HAL_GPIO_Init+0x212>
 8002ff8:	2308      	movs	r3, #8
 8002ffa:	e00c      	b.n	8003016 <HAL_GPIO_Init+0x212>
 8002ffc:	2306      	movs	r3, #6
 8002ffe:	e00a      	b.n	8003016 <HAL_GPIO_Init+0x212>
 8003000:	2305      	movs	r3, #5
 8003002:	e008      	b.n	8003016 <HAL_GPIO_Init+0x212>
 8003004:	2304      	movs	r3, #4
 8003006:	e006      	b.n	8003016 <HAL_GPIO_Init+0x212>
 8003008:	2303      	movs	r3, #3
 800300a:	e004      	b.n	8003016 <HAL_GPIO_Init+0x212>
 800300c:	2302      	movs	r3, #2
 800300e:	e002      	b.n	8003016 <HAL_GPIO_Init+0x212>
 8003010:	2301      	movs	r3, #1
 8003012:	e000      	b.n	8003016 <HAL_GPIO_Init+0x212>
 8003014:	2300      	movs	r3, #0
 8003016:	697a      	ldr	r2, [r7, #20]
 8003018:	f002 0203 	and.w	r2, r2, #3
 800301c:	0092      	lsls	r2, r2, #2
 800301e:	4093      	lsls	r3, r2
 8003020:	693a      	ldr	r2, [r7, #16]
 8003022:	4313      	orrs	r3, r2
 8003024:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003026:	4937      	ldr	r1, [pc, #220]	; (8003104 <HAL_GPIO_Init+0x300>)
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	089b      	lsrs	r3, r3, #2
 800302c:	3302      	adds	r3, #2
 800302e:	693a      	ldr	r2, [r7, #16]
 8003030:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003034:	4b3b      	ldr	r3, [pc, #236]	; (8003124 <HAL_GPIO_Init+0x320>)
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	43db      	mvns	r3, r3
 800303e:	693a      	ldr	r2, [r7, #16]
 8003040:	4013      	ands	r3, r2
 8003042:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d003      	beq.n	8003058 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003050:	693a      	ldr	r2, [r7, #16]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	4313      	orrs	r3, r2
 8003056:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003058:	4a32      	ldr	r2, [pc, #200]	; (8003124 <HAL_GPIO_Init+0x320>)
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800305e:	4b31      	ldr	r3, [pc, #196]	; (8003124 <HAL_GPIO_Init+0x320>)
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	43db      	mvns	r3, r3
 8003068:	693a      	ldr	r2, [r7, #16]
 800306a:	4013      	ands	r3, r2
 800306c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d003      	beq.n	8003082 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800307a:	693a      	ldr	r2, [r7, #16]
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	4313      	orrs	r3, r2
 8003080:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003082:	4a28      	ldr	r2, [pc, #160]	; (8003124 <HAL_GPIO_Init+0x320>)
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003088:	4b26      	ldr	r3, [pc, #152]	; (8003124 <HAL_GPIO_Init+0x320>)
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	43db      	mvns	r3, r3
 8003092:	693a      	ldr	r2, [r7, #16]
 8003094:	4013      	ands	r3, r2
 8003096:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d003      	beq.n	80030ac <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80030a4:	693a      	ldr	r2, [r7, #16]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	4313      	orrs	r3, r2
 80030aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80030ac:	4a1d      	ldr	r2, [pc, #116]	; (8003124 <HAL_GPIO_Init+0x320>)
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80030b2:	4b1c      	ldr	r3, [pc, #112]	; (8003124 <HAL_GPIO_Init+0x320>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	43db      	mvns	r3, r3
 80030bc:	693a      	ldr	r2, [r7, #16]
 80030be:	4013      	ands	r3, r2
 80030c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d003      	beq.n	80030d6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80030ce:	693a      	ldr	r2, [r7, #16]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80030d6:	4a13      	ldr	r2, [pc, #76]	; (8003124 <HAL_GPIO_Init+0x320>)
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	3301      	adds	r3, #1
 80030e0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	fa22 f303 	lsr.w	r3, r2, r3
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	f47f ae91 	bne.w	8002e14 <HAL_GPIO_Init+0x10>
  }
}
 80030f2:	bf00      	nop
 80030f4:	bf00      	nop
 80030f6:	371c      	adds	r7, #28
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr
 8003100:	40021000 	.word	0x40021000
 8003104:	40010000 	.word	0x40010000
 8003108:	48000400 	.word	0x48000400
 800310c:	48000800 	.word	0x48000800
 8003110:	48000c00 	.word	0x48000c00
 8003114:	48001000 	.word	0x48001000
 8003118:	48001400 	.word	0x48001400
 800311c:	48001800 	.word	0x48001800
 8003120:	48001c00 	.word	0x48001c00
 8003124:	40010400 	.word	0x40010400

08003128 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	460b      	mov	r3, r1
 8003132:	807b      	strh	r3, [r7, #2]
 8003134:	4613      	mov	r3, r2
 8003136:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003138:	787b      	ldrb	r3, [r7, #1]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d003      	beq.n	8003146 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800313e:	887a      	ldrh	r2, [r7, #2]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003144:	e002      	b.n	800314c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003146:	887a      	ldrh	r2, [r7, #2]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800314c:	bf00      	nop
 800314e:	370c      	adds	r7, #12
 8003150:	46bd      	mov	sp, r7
 8003152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003156:	4770      	bx	lr

08003158 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d101      	bne.n	800316a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e08d      	b.n	8003286 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003170:	b2db      	uxtb	r3, r3
 8003172:	2b00      	cmp	r3, #0
 8003174:	d106      	bne.n	8003184 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f7fe fa3c 	bl	80015fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2224      	movs	r2, #36	; 0x24
 8003188:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f022 0201 	bic.w	r2, r2, #1
 800319a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	685a      	ldr	r2, [r3, #4]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80031a8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	689a      	ldr	r2, [r3, #8]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80031b8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	68db      	ldr	r3, [r3, #12]
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d107      	bne.n	80031d2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	689a      	ldr	r2, [r3, #8]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031ce:	609a      	str	r2, [r3, #8]
 80031d0:	e006      	b.n	80031e0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	689a      	ldr	r2, [r3, #8]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80031de:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d108      	bne.n	80031fa <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031f6:	605a      	str	r2, [r3, #4]
 80031f8:	e007      	b.n	800320a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	685a      	ldr	r2, [r3, #4]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003208:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	6812      	ldr	r2, [r2, #0]
 8003214:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003218:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800321c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	68da      	ldr	r2, [r3, #12]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800322c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	691a      	ldr	r2, [r3, #16]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	695b      	ldr	r3, [r3, #20]
 8003236:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	430a      	orrs	r2, r1
 8003246:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	69d9      	ldr	r1, [r3, #28]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a1a      	ldr	r2, [r3, #32]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	430a      	orrs	r2, r1
 8003256:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f042 0201 	orr.w	r2, r2, #1
 8003266:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2220      	movs	r2, #32
 8003272:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2200      	movs	r2, #0
 8003280:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003284:	2300      	movs	r3, #0
}
 8003286:	4618      	mov	r0, r3
 8003288:	3708      	adds	r7, #8
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}

0800328e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800328e:	b480      	push	{r7}
 8003290:	b083      	sub	sp, #12
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
 8003296:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	2b20      	cmp	r3, #32
 80032a2:	d138      	bne.n	8003316 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d101      	bne.n	80032b2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80032ae:	2302      	movs	r3, #2
 80032b0:	e032      	b.n	8003318 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2224      	movs	r2, #36	; 0x24
 80032be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f022 0201 	bic.w	r2, r2, #1
 80032d0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80032e0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	6819      	ldr	r1, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	683a      	ldr	r2, [r7, #0]
 80032ee:	430a      	orrs	r2, r1
 80032f0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f042 0201 	orr.w	r2, r2, #1
 8003300:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2220      	movs	r2, #32
 8003306:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003312:	2300      	movs	r3, #0
 8003314:	e000      	b.n	8003318 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003316:	2302      	movs	r3, #2
  }
}
 8003318:	4618      	mov	r0, r3
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003324:	b480      	push	{r7}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003334:	b2db      	uxtb	r3, r3
 8003336:	2b20      	cmp	r3, #32
 8003338:	d139      	bne.n	80033ae <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003340:	2b01      	cmp	r3, #1
 8003342:	d101      	bne.n	8003348 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003344:	2302      	movs	r3, #2
 8003346:	e033      	b.n	80033b0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2224      	movs	r2, #36	; 0x24
 8003354:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f022 0201 	bic.w	r2, r2, #1
 8003366:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003376:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	021b      	lsls	r3, r3, #8
 800337c:	68fa      	ldr	r2, [r7, #12]
 800337e:	4313      	orrs	r3, r2
 8003380:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	68fa      	ldr	r2, [r7, #12]
 8003388:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f042 0201 	orr.w	r2, r2, #1
 8003398:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2220      	movs	r2, #32
 800339e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2200      	movs	r2, #0
 80033a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80033aa:	2300      	movs	r3, #0
 80033ac:	e000      	b.n	80033b0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80033ae:	2302      	movs	r3, #2
  }
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3714      	adds	r7, #20
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr

080033bc <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d101      	bne.n	80033ce <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e0bf      	b.n	800354e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d106      	bne.n	80033e8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f7fe f9ac 	bl	8001740 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2202      	movs	r2, #2
 80033ec:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	699a      	ldr	r2, [r3, #24]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80033fe:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	6999      	ldr	r1, [r3, #24]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685a      	ldr	r2, [r3, #4]
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003414:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	430a      	orrs	r2, r1
 8003422:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	6899      	ldr	r1, [r3, #8]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	4b4a      	ldr	r3, [pc, #296]	; (8003558 <HAL_LTDC_Init+0x19c>)
 8003430:	400b      	ands	r3, r1
 8003432:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	695b      	ldr	r3, [r3, #20]
 8003438:	041b      	lsls	r3, r3, #16
 800343a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	6899      	ldr	r1, [r3, #8]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	699a      	ldr	r2, [r3, #24]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	431a      	orrs	r2, r3
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	430a      	orrs	r2, r1
 8003450:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	68d9      	ldr	r1, [r3, #12]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	4b3e      	ldr	r3, [pc, #248]	; (8003558 <HAL_LTDC_Init+0x19c>)
 800345e:	400b      	ands	r3, r1
 8003460:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	69db      	ldr	r3, [r3, #28]
 8003466:	041b      	lsls	r3, r3, #16
 8003468:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	68d9      	ldr	r1, [r3, #12]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a1a      	ldr	r2, [r3, #32]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	431a      	orrs	r2, r3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	430a      	orrs	r2, r1
 800347e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6919      	ldr	r1, [r3, #16]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	4b33      	ldr	r3, [pc, #204]	; (8003558 <HAL_LTDC_Init+0x19c>)
 800348c:	400b      	ands	r3, r1
 800348e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003494:	041b      	lsls	r3, r3, #16
 8003496:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	6919      	ldr	r1, [r3, #16]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	431a      	orrs	r2, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	430a      	orrs	r2, r1
 80034ac:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	6959      	ldr	r1, [r3, #20]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	4b27      	ldr	r3, [pc, #156]	; (8003558 <HAL_LTDC_Init+0x19c>)
 80034ba:	400b      	ands	r3, r1
 80034bc:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c2:	041b      	lsls	r3, r3, #16
 80034c4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	6959      	ldr	r1, [r3, #20]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	431a      	orrs	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	430a      	orrs	r2, r1
 80034da:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034e2:	021b      	lsls	r3, r3, #8
 80034e4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80034ec:	041b      	lsls	r3, r3, #16
 80034ee:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80034fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003506:	68ba      	ldr	r2, [r7, #8]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	4313      	orrs	r3, r2
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8003512:	431a      	orrs	r2, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	430a      	orrs	r2, r1
 800351a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f042 0206 	orr.w	r2, r2, #6
 800352a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	699a      	ldr	r2, [r3, #24]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f042 0201 	orr.w	r2, r2, #1
 800353a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2201      	movs	r2, #1
 8003548:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 800354c:	2300      	movs	r3, #0
}
 800354e:	4618      	mov	r0, r3
 8003550:	3710      	adds	r7, #16
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	f000f800 	.word	0xf000f800

0800355c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800355c:	b5b0      	push	{r4, r5, r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800356e:	2b01      	cmp	r3, #1
 8003570:	d101      	bne.n	8003576 <HAL_LTDC_ConfigLayer+0x1a>
 8003572:	2302      	movs	r3, #2
 8003574:	e02c      	b.n	80035d0 <HAL_LTDC_ConfigLayer+0x74>
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2201      	movs	r2, #1
 800357a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2202      	movs	r2, #2
 8003582:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8003586:	68fa      	ldr	r2, [r7, #12]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2134      	movs	r1, #52	; 0x34
 800358c:	fb01 f303 	mul.w	r3, r1, r3
 8003590:	4413      	add	r3, r2
 8003592:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	4614      	mov	r4, r2
 800359a:	461d      	mov	r5, r3
 800359c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800359e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035a8:	682b      	ldr	r3, [r5, #0]
 80035aa:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80035ac:	687a      	ldr	r2, [r7, #4]
 80035ae:	68b9      	ldr	r1, [r7, #8]
 80035b0:	68f8      	ldr	r0, [r7, #12]
 80035b2:	f000 f811 	bl	80035d8 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2201      	movs	r2, #1
 80035bc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2201      	movs	r2, #1
 80035c2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2200      	movs	r2, #0
 80035ca:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80035ce:	2300      	movs	r3, #0
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3710      	adds	r7, #16
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bdb0      	pop	{r4, r5, r7, pc}

080035d8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80035d8:	b480      	push	{r7}
 80035da:	b089      	sub	sp, #36	; 0x24
 80035dc:	af00      	add	r7, sp, #0
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	685a      	ldr	r2, [r3, #4]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	0c1b      	lsrs	r3, r3, #16
 80035f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035f4:	4413      	add	r3, r2
 80035f6:	041b      	lsls	r3, r3, #16
 80035f8:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	461a      	mov	r2, r3
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	01db      	lsls	r3, r3, #7
 8003604:	4413      	add	r3, r2
 8003606:	3384      	adds	r3, #132	; 0x84
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	68fa      	ldr	r2, [r7, #12]
 800360c:	6812      	ldr	r2, [r2, #0]
 800360e:	4611      	mov	r1, r2
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	01d2      	lsls	r2, r2, #7
 8003614:	440a      	add	r2, r1
 8003616:	3284      	adds	r2, #132	; 0x84
 8003618:	f003 23f0 	and.w	r3, r3, #4026593280	; 0xf000f000
 800361c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	0c1b      	lsrs	r3, r3, #16
 800362a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800362e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003630:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4619      	mov	r1, r3
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	01db      	lsls	r3, r3, #7
 800363c:	440b      	add	r3, r1
 800363e:	3384      	adds	r3, #132	; 0x84
 8003640:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003646:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	68da      	ldr	r2, [r3, #12]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003656:	4413      	add	r3, r2
 8003658:	041b      	lsls	r3, r3, #16
 800365a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	461a      	mov	r2, r3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	01db      	lsls	r3, r3, #7
 8003666:	4413      	add	r3, r2
 8003668:	3384      	adds	r3, #132	; 0x84
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	68fa      	ldr	r2, [r7, #12]
 800366e:	6812      	ldr	r2, [r2, #0]
 8003670:	4611      	mov	r1, r2
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	01d2      	lsls	r2, r2, #7
 8003676:	440a      	add	r2, r1
 8003678:	3284      	adds	r2, #132	; 0x84
 800367a:	f003 23f0 	and.w	r3, r3, #4026593280	; 0xf000f000
 800367e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	689a      	ldr	r2, [r3, #8]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	68db      	ldr	r3, [r3, #12]
 800368a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800368e:	4413      	add	r3, r2
 8003690:	1c5a      	adds	r2, r3, #1
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4619      	mov	r1, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	01db      	lsls	r3, r3, #7
 800369c:	440b      	add	r3, r1
 800369e:	3384      	adds	r3, #132	; 0x84
 80036a0:	4619      	mov	r1, r3
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	461a      	mov	r2, r3
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	01db      	lsls	r3, r3, #7
 80036b2:	4413      	add	r3, r2
 80036b4:	3384      	adds	r3, #132	; 0x84
 80036b6:	691b      	ldr	r3, [r3, #16]
 80036b8:	68fa      	ldr	r2, [r7, #12]
 80036ba:	6812      	ldr	r2, [r2, #0]
 80036bc:	4611      	mov	r1, r2
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	01d2      	lsls	r2, r2, #7
 80036c2:	440a      	add	r2, r1
 80036c4:	3284      	adds	r2, #132	; 0x84
 80036c6:	f023 0307 	bic.w	r3, r3, #7
 80036ca:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	461a      	mov	r2, r3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	01db      	lsls	r3, r3, #7
 80036d6:	4413      	add	r3, r2
 80036d8:	3384      	adds	r3, #132	; 0x84
 80036da:	461a      	mov	r2, r3
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	691b      	ldr	r3, [r3, #16]
 80036e0:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80036e8:	021b      	lsls	r3, r3, #8
 80036ea:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80036f2:	041b      	lsls	r3, r3, #16
 80036f4:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	699b      	ldr	r3, [r3, #24]
 80036fa:	061b      	lsls	r3, r3, #24
 80036fc:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	461a      	mov	r2, r3
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	01db      	lsls	r3, r3, #7
 8003708:	4413      	add	r3, r2
 800370a:	3384      	adds	r3, #132	; 0x84
 800370c:	699b      	ldr	r3, [r3, #24]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	461a      	mov	r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	01db      	lsls	r3, r3, #7
 8003718:	4413      	add	r3, r2
 800371a:	3384      	adds	r3, #132	; 0x84
 800371c:	461a      	mov	r2, r3
 800371e:	2300      	movs	r3, #0
 8003720:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003728:	461a      	mov	r2, r3
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	431a      	orrs	r2, r3
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	431a      	orrs	r2, r3
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4619      	mov	r1, r3
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	01db      	lsls	r3, r3, #7
 800373c:	440b      	add	r3, r1
 800373e:	3384      	adds	r3, #132	; 0x84
 8003740:	4619      	mov	r1, r3
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	4313      	orrs	r3, r2
 8003746:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	461a      	mov	r2, r3
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	01db      	lsls	r3, r3, #7
 8003752:	4413      	add	r3, r2
 8003754:	3384      	adds	r3, #132	; 0x84
 8003756:	695b      	ldr	r3, [r3, #20]
 8003758:	68fa      	ldr	r2, [r7, #12]
 800375a:	6812      	ldr	r2, [r2, #0]
 800375c:	4611      	mov	r1, r2
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	01d2      	lsls	r2, r2, #7
 8003762:	440a      	add	r2, r1
 8003764:	3284      	adds	r2, #132	; 0x84
 8003766:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800376a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	461a      	mov	r2, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	01db      	lsls	r3, r3, #7
 8003776:	4413      	add	r3, r2
 8003778:	3384      	adds	r3, #132	; 0x84
 800377a:	461a      	mov	r2, r3
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	695b      	ldr	r3, [r3, #20]
 8003780:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	461a      	mov	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	01db      	lsls	r3, r3, #7
 800378c:	4413      	add	r3, r2
 800378e:	3384      	adds	r3, #132	; 0x84
 8003790:	69db      	ldr	r3, [r3, #28]
 8003792:	68fa      	ldr	r2, [r7, #12]
 8003794:	6812      	ldr	r2, [r2, #0]
 8003796:	4611      	mov	r1, r2
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	01d2      	lsls	r2, r2, #7
 800379c:	440a      	add	r2, r1
 800379e:	3284      	adds	r2, #132	; 0x84
 80037a0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80037a4:	f023 0307 	bic.w	r3, r3, #7
 80037a8:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	69da      	ldr	r2, [r3, #28]
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	6a1b      	ldr	r3, [r3, #32]
 80037b2:	68f9      	ldr	r1, [r7, #12]
 80037b4:	6809      	ldr	r1, [r1, #0]
 80037b6:	4608      	mov	r0, r1
 80037b8:	6879      	ldr	r1, [r7, #4]
 80037ba:	01c9      	lsls	r1, r1, #7
 80037bc:	4401      	add	r1, r0
 80037be:	3184      	adds	r1, #132	; 0x84
 80037c0:	4313      	orrs	r3, r2
 80037c2:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	461a      	mov	r2, r3
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	01db      	lsls	r3, r3, #7
 80037ce:	4413      	add	r3, r2
 80037d0:	3384      	adds	r3, #132	; 0x84
 80037d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	461a      	mov	r2, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	01db      	lsls	r3, r3, #7
 80037de:	4413      	add	r3, r2
 80037e0:	3384      	adds	r3, #132	; 0x84
 80037e2:	461a      	mov	r2, r3
 80037e4:	2300      	movs	r3, #0
 80037e6:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	461a      	mov	r2, r3
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	01db      	lsls	r3, r3, #7
 80037f2:	4413      	add	r3, r2
 80037f4:	3384      	adds	r3, #132	; 0x84
 80037f6:	461a      	mov	r2, r3
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fc:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	691b      	ldr	r3, [r3, #16]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d102      	bne.n	800380c <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8003806:	2304      	movs	r3, #4
 8003808:	61fb      	str	r3, [r7, #28]
 800380a:	e01b      	b.n	8003844 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	691b      	ldr	r3, [r3, #16]
 8003810:	2b01      	cmp	r3, #1
 8003812:	d102      	bne.n	800381a <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8003814:	2303      	movs	r3, #3
 8003816:	61fb      	str	r3, [r7, #28]
 8003818:	e014      	b.n	8003844 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	2b04      	cmp	r3, #4
 8003820:	d00b      	beq.n	800383a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003826:	2b02      	cmp	r3, #2
 8003828:	d007      	beq.n	800383a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800382e:	2b03      	cmp	r3, #3
 8003830:	d003      	beq.n	800383a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003836:	2b07      	cmp	r3, #7
 8003838:	d102      	bne.n	8003840 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800383a:	2302      	movs	r3, #2
 800383c:	61fb      	str	r3, [r7, #28]
 800383e:	e001      	b.n	8003844 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8003840:	2301      	movs	r3, #1
 8003842:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	461a      	mov	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	01db      	lsls	r3, r3, #7
 800384e:	4413      	add	r3, r2
 8003850:	3384      	adds	r3, #132	; 0x84
 8003852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003854:	68fa      	ldr	r2, [r7, #12]
 8003856:	6812      	ldr	r2, [r2, #0]
 8003858:	4611      	mov	r1, r2
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	01d2      	lsls	r2, r2, #7
 800385e:	440a      	add	r2, r1
 8003860:	3284      	adds	r2, #132	; 0x84
 8003862:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8003866:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800386c:	69fa      	ldr	r2, [r7, #28]
 800386e:	fb02 f303 	mul.w	r3, r2, r3
 8003872:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	6859      	ldr	r1, [r3, #4]
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	1acb      	subs	r3, r1, r3
 800387e:	69f9      	ldr	r1, [r7, #28]
 8003880:	fb01 f303 	mul.w	r3, r1, r3
 8003884:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003886:	68f9      	ldr	r1, [r7, #12]
 8003888:	6809      	ldr	r1, [r1, #0]
 800388a:	4608      	mov	r0, r1
 800388c:	6879      	ldr	r1, [r7, #4]
 800388e:	01c9      	lsls	r1, r1, #7
 8003890:	4401      	add	r1, r0
 8003892:	3184      	adds	r1, #132	; 0x84
 8003894:	4313      	orrs	r3, r2
 8003896:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	461a      	mov	r2, r3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	01db      	lsls	r3, r3, #7
 80038a2:	4413      	add	r3, r2
 80038a4:	3384      	adds	r3, #132	; 0x84
 80038a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038a8:	68fa      	ldr	r2, [r7, #12]
 80038aa:	6812      	ldr	r2, [r2, #0]
 80038ac:	4611      	mov	r1, r2
 80038ae:	687a      	ldr	r2, [r7, #4]
 80038b0:	01d2      	lsls	r2, r2, #7
 80038b2:	440a      	add	r2, r1
 80038b4:	3284      	adds	r2, #132	; 0x84
 80038b6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80038ba:	f023 0307 	bic.w	r3, r3, #7
 80038be:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	461a      	mov	r2, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	01db      	lsls	r3, r3, #7
 80038ca:	4413      	add	r3, r2
 80038cc:	3384      	adds	r3, #132	; 0x84
 80038ce:	461a      	mov	r2, r3
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038d4:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	461a      	mov	r2, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	01db      	lsls	r3, r3, #7
 80038e0:	4413      	add	r3, r2
 80038e2:	3384      	adds	r3, #132	; 0x84
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	68fa      	ldr	r2, [r7, #12]
 80038e8:	6812      	ldr	r2, [r2, #0]
 80038ea:	4611      	mov	r1, r2
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	01d2      	lsls	r2, r2, #7
 80038f0:	440a      	add	r2, r1
 80038f2:	3284      	adds	r2, #132	; 0x84
 80038f4:	f043 0301 	orr.w	r3, r3, #1
 80038f8:	6013      	str	r3, [r2, #0]
}
 80038fa:	bf00      	nop
 80038fc:	3724      	adds	r7, #36	; 0x24
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr
	...

08003908 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b086      	sub	sp, #24
 800390c:	af02      	add	r7, sp, #8
 800390e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003910:	2300      	movs	r3, #0
 8003912:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8003914:	f7fe fabc 	bl	8001e90 <HAL_GetTick>
 8003918:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d102      	bne.n	8003926 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	73fb      	strb	r3, [r7, #15]
 8003924:	e092      	b.n	8003a4c <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	649a      	str	r2, [r3, #72]	; 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003930:	2b00      	cmp	r3, #0
 8003932:	f040 808b 	bne.w	8003a4c <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f7fd ff46 	bl	80017c8 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800393c:	f241 3188 	movw	r1, #5000	; 0x1388
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f000 f88b 	bl	8003a5c <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	689a      	ldr	r2, [r3, #8]
 800394c:	4b42      	ldr	r3, [pc, #264]	; (8003a58 <HAL_OSPI_Init+0x150>)
 800394e:	4013      	ands	r3, r2
 8003950:	687a      	ldr	r2, [r7, #4]
 8003952:	68d1      	ldr	r1, [r2, #12]
 8003954:	687a      	ldr	r2, [r7, #4]
 8003956:	6912      	ldr	r2, [r2, #16]
 8003958:	3a01      	subs	r2, #1
 800395a:	0412      	lsls	r2, r2, #16
 800395c:	4311      	orrs	r1, r2
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	6952      	ldr	r2, [r2, #20]
 8003962:	3a01      	subs	r2, #1
 8003964:	0212      	lsls	r2, r2, #8
 8003966:	4311      	orrs	r1, r2
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800396c:	4311      	orrs	r1, r2
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	69d2      	ldr	r2, [r2, #28]
 8003972:	4311      	orrs	r1, r2
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	6812      	ldr	r2, [r2, #0]
 8003978:	430b      	orrs	r3, r1
 800397a:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	0412      	lsls	r2, r2, #16
 8003986:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	3b01      	subs	r3, #1
 8003998:	021a      	lsls	r2, r3, #8
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	430a      	orrs	r2, r1
 80039a0:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039a6:	9300      	str	r3, [sp, #0]
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	2200      	movs	r2, #0
 80039ac:	2120      	movs	r1, #32
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f000 fb98 	bl	80040e4 <OSPI_WaitFlagStateUntilTimeout>
 80039b4:	4603      	mov	r3, r0
 80039b6:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80039b8:	7bfb      	ldrb	r3, [r7, #15]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d146      	bne.n	8003a4c <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	1e5a      	subs	r2, r3, #1
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	430a      	orrs	r2, r1
 80039d4:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	689a      	ldr	r2, [r3, #8]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	430a      	orrs	r2, r1
 80039ea:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80039f4:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a00:	431a      	orrs	r2, r3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	430a      	orrs	r2, r1
 8003a08:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f042 0201 	orr.w	r2, r2, #1
 8003a1a:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	699b      	ldr	r3, [r3, #24]
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d107      	bne.n	8003a34 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	689a      	ldr	r2, [r3, #8]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f042 0202 	orr.w	r2, r2, #2
 8003a32:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	68db      	ldr	r3, [r3, #12]
 8003a38:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a3c:	d103      	bne.n	8003a46 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2201      	movs	r2, #1
 8003a42:	645a      	str	r2, [r3, #68]	; 0x44
 8003a44:	e002      	b.n	8003a4c <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2202      	movs	r2, #2
 8003a4a:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8003a4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3710      	adds	r7, #16
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	f8e0f8f4 	.word	0xf8e0f8f4

08003a5c <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	683a      	ldr	r2, [r7, #0]
 8003a6a:	64da      	str	r2, [r3, #76]	; 0x4c
  return HAL_OK;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	370c      	adds	r7, #12
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
	...

08003a7c <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b092      	sub	sp, #72	; 0x48
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a08      	ldr	r2, [pc, #32]	; (8003abc <HAL_OSPIM_Config+0x40>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d105      	bne.n	8003aaa <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 1U;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8003aa8:	e004      	b.n	8003ab4 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 0U;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8003aba:	e01f      	b.n	8003afc <HAL_OSPIM_Config+0x80>
 8003abc:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8003ac0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003ac4:	3301      	adds	r3, #1
 8003ac6:	b2d8      	uxtb	r0, r3
 8003ac8:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8003acc:	f107 0114 	add.w	r1, r7, #20
 8003ad0:	4613      	mov	r3, r2
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	4413      	add	r3, r2
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	440b      	add	r3, r1
 8003ada:	4619      	mov	r1, r3
 8003adc:	f000 fb3a 	bl	8004154 <OSPIM_GetConfig>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d005      	beq.n	8003af2 <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2208      	movs	r2, #8
 8003af0:	649a      	str	r2, [r3, #72]	; 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8003af2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003af6:	3301      	adds	r3, #1
 8003af8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8003afc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d9dd      	bls.n	8003ac0 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 8003b04:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	f040 82de 	bne.w	80040ca <HAL_OSPIM_Config+0x64e>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8003b0e:	4bc6      	ldr	r3, [pc, #792]	; (8003e28 <HAL_OSPIM_Config+0x3ac>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0301 	and.w	r3, r3, #1
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00b      	beq.n	8003b32 <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8003b1a:	4bc3      	ldr	r3, [pc, #780]	; (8003e28 <HAL_OSPIM_Config+0x3ac>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4ac2      	ldr	r2, [pc, #776]	; (8003e28 <HAL_OSPIM_Config+0x3ac>)
 8003b20:	f023 0301 	bic.w	r3, r3, #1
 8003b24:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8003b26:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8003b2a:	f043 0301 	orr.w	r3, r3, #1
 8003b2e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8003b32:	4bbe      	ldr	r3, [pc, #760]	; (8003e2c <HAL_OSPIM_Config+0x3b0>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d00b      	beq.n	8003b56 <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8003b3e:	4bbb      	ldr	r3, [pc, #748]	; (8003e2c <HAL_OSPIM_Config+0x3b0>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4aba      	ldr	r2, [pc, #744]	; (8003e2c <HAL_OSPIM_Config+0x3b0>)
 8003b44:	f023 0301 	bic.w	r3, r3, #1
 8003b48:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8003b4a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8003b4e:	f043 0302 	orr.w	r3, r3, #2
 8003b52:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8003b56:	49b6      	ldr	r1, [pc, #728]	; (8003e30 <HAL_OSPIM_Config+0x3b4>)
 8003b58:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	4413      	add	r3, r2
 8003b60:	009b      	lsls	r3, r3, #2
 8003b62:	3348      	adds	r3, #72	; 0x48
 8003b64:	443b      	add	r3, r7
 8003b66:	3b2c      	subs	r3, #44	; 0x2c
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	009b      	lsls	r3, r3, #2
 8003b6e:	440b      	add	r3, r1
 8003b70:	6859      	ldr	r1, [r3, #4]
 8003b72:	48af      	ldr	r0, [pc, #700]	; (8003e30 <HAL_OSPIM_Config+0x3b4>)
 8003b74:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003b76:	4613      	mov	r3, r2
 8003b78:	009b      	lsls	r3, r3, #2
 8003b7a:	4413      	add	r3, r2
 8003b7c:	009b      	lsls	r3, r3, #2
 8003b7e:	3348      	adds	r3, #72	; 0x48
 8003b80:	443b      	add	r3, r7
 8003b82:	3b2c      	subs	r3, #44	; 0x2c
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	3b01      	subs	r3, #1
 8003b88:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	4403      	add	r3, r0
 8003b90:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 8003b92:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003b94:	4613      	mov	r3, r2
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	4413      	add	r3, r2
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	3348      	adds	r3, #72	; 0x48
 8003b9e:	443b      	add	r3, r7
 8003ba0:	3b34      	subs	r3, #52	; 0x34
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	f000 80a1 	beq.w	8003cec <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8003baa:	49a1      	ldr	r1, [pc, #644]	; (8003e30 <HAL_OSPIM_Config+0x3b4>)
 8003bac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003bae:	4613      	mov	r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	4413      	add	r3, r2
 8003bb4:	009b      	lsls	r3, r3, #2
 8003bb6:	3348      	adds	r3, #72	; 0x48
 8003bb8:	443b      	add	r3, r7
 8003bba:	3b34      	subs	r3, #52	; 0x34
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	440b      	add	r3, r1
 8003bc4:	6859      	ldr	r1, [r3, #4]
 8003bc6:	489a      	ldr	r0, [pc, #616]	; (8003e30 <HAL_OSPIM_Config+0x3b4>)
 8003bc8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003bca:	4613      	mov	r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	4413      	add	r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	3348      	adds	r3, #72	; 0x48
 8003bd4:	443b      	add	r3, r7
 8003bd6:	3b34      	subs	r3, #52	; 0x34
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	3b01      	subs	r3, #1
 8003bdc:	f021 0201 	bic.w	r2, r1, #1
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	4403      	add	r3, r0
 8003be4:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8003be6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003be8:	4613      	mov	r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	4413      	add	r3, r2
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	3348      	adds	r3, #72	; 0x48
 8003bf2:	443b      	add	r3, r7
 8003bf4:	3b30      	subs	r3, #48	; 0x30
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d01d      	beq.n	8003c38 <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8003bfc:	498c      	ldr	r1, [pc, #560]	; (8003e30 <HAL_OSPIM_Config+0x3b4>)
 8003bfe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003c00:	4613      	mov	r3, r2
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	4413      	add	r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	3348      	adds	r3, #72	; 0x48
 8003c0a:	443b      	add	r3, r7
 8003c0c:	3b30      	subs	r3, #48	; 0x30
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	3b01      	subs	r3, #1
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	440b      	add	r3, r1
 8003c16:	6859      	ldr	r1, [r3, #4]
 8003c18:	4885      	ldr	r0, [pc, #532]	; (8003e30 <HAL_OSPIM_Config+0x3b4>)
 8003c1a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	4413      	add	r3, r2
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	3348      	adds	r3, #72	; 0x48
 8003c26:	443b      	add	r3, r7
 8003c28:	3b30      	subs	r3, #48	; 0x30
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	3b01      	subs	r3, #1
 8003c2e:	f021 0210 	bic.w	r2, r1, #16
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	4403      	add	r3, r0
 8003c36:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8003c38:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	4413      	add	r3, r2
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	3348      	adds	r3, #72	; 0x48
 8003c44:	443b      	add	r3, r7
 8003c46:	3b28      	subs	r3, #40	; 0x28
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d021      	beq.n	8003c92 <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8003c4e:	4978      	ldr	r1, [pc, #480]	; (8003e30 <HAL_OSPIM_Config+0x3b4>)
 8003c50:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003c52:	4613      	mov	r3, r2
 8003c54:	009b      	lsls	r3, r3, #2
 8003c56:	4413      	add	r3, r2
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	3348      	adds	r3, #72	; 0x48
 8003c5c:	443b      	add	r3, r7
 8003c5e:	3b28      	subs	r3, #40	; 0x28
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	3b01      	subs	r3, #1
 8003c64:	f003 0301 	and.w	r3, r3, #1
 8003c68:	009b      	lsls	r3, r3, #2
 8003c6a:	440b      	add	r3, r1
 8003c6c:	6859      	ldr	r1, [r3, #4]
 8003c6e:	4870      	ldr	r0, [pc, #448]	; (8003e30 <HAL_OSPIM_Config+0x3b4>)
 8003c70:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003c72:	4613      	mov	r3, r2
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	4413      	add	r3, r2
 8003c78:	009b      	lsls	r3, r3, #2
 8003c7a:	3348      	adds	r3, #72	; 0x48
 8003c7c:	443b      	add	r3, r7
 8003c7e:	3b28      	subs	r3, #40	; 0x28
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	3b01      	subs	r3, #1
 8003c84:	f003 0301 	and.w	r3, r3, #1
 8003c88:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	4403      	add	r3, r0
 8003c90:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8003c92:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003c94:	4613      	mov	r3, r2
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	4413      	add	r3, r2
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	3348      	adds	r3, #72	; 0x48
 8003c9e:	443b      	add	r3, r7
 8003ca0:	3b24      	subs	r3, #36	; 0x24
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d021      	beq.n	8003cec <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8003ca8:	4961      	ldr	r1, [pc, #388]	; (8003e30 <HAL_OSPIM_Config+0x3b4>)
 8003caa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003cac:	4613      	mov	r3, r2
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	4413      	add	r3, r2
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	3348      	adds	r3, #72	; 0x48
 8003cb6:	443b      	add	r3, r7
 8003cb8:	3b24      	subs	r3, #36	; 0x24
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	f003 0301 	and.w	r3, r3, #1
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	440b      	add	r3, r1
 8003cc6:	6859      	ldr	r1, [r3, #4]
 8003cc8:	4859      	ldr	r0, [pc, #356]	; (8003e30 <HAL_OSPIM_Config+0x3b4>)
 8003cca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003ccc:	4613      	mov	r3, r2
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	4413      	add	r3, r2
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	3348      	adds	r3, #72	; 0x48
 8003cd6:	443b      	add	r3, r7
 8003cd8:	3b24      	subs	r3, #36	; 0x24
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 8003ce6:	009b      	lsls	r3, r3, #2
 8003ce8:	4403      	add	r3, r0
 8003cea:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	6819      	ldr	r1, [r3, #0]
 8003cf0:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003cf4:	4613      	mov	r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	4413      	add	r3, r2
 8003cfa:	009b      	lsls	r3, r3, #2
 8003cfc:	3348      	adds	r3, #72	; 0x48
 8003cfe:	443b      	add	r3, r7
 8003d00:	3b34      	subs	r3, #52	; 0x34
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4299      	cmp	r1, r3
 8003d06:	d038      	beq.n	8003d7a <HAL_OSPIM_Config+0x2fe>
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	6859      	ldr	r1, [r3, #4]
 8003d0c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003d10:	4613      	mov	r3, r2
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	4413      	add	r3, r2
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	3348      	adds	r3, #72	; 0x48
 8003d1a:	443b      	add	r3, r7
 8003d1c:	3b30      	subs	r3, #48	; 0x30
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4299      	cmp	r1, r3
 8003d22:	d02a      	beq.n	8003d7a <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	6899      	ldr	r1, [r3, #8]
 8003d28:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003d2c:	4613      	mov	r3, r2
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	4413      	add	r3, r2
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	3348      	adds	r3, #72	; 0x48
 8003d36:	443b      	add	r3, r7
 8003d38:	3b2c      	subs	r3, #44	; 0x2c
 8003d3a:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8003d3c:	4299      	cmp	r1, r3
 8003d3e:	d01c      	beq.n	8003d7a <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	68d9      	ldr	r1, [r3, #12]
 8003d44:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003d48:	4613      	mov	r3, r2
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	4413      	add	r3, r2
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	3348      	adds	r3, #72	; 0x48
 8003d52:	443b      	add	r3, r7
 8003d54:	3b28      	subs	r3, #40	; 0x28
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4299      	cmp	r1, r3
 8003d5a:	d00e      	beq.n	8003d7a <HAL_OSPIM_Config+0x2fe>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	6919      	ldr	r1, [r3, #16]
 8003d60:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003d64:	4613      	mov	r3, r2
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	4413      	add	r3, r2
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	3348      	adds	r3, #72	; 0x48
 8003d6e:	443b      	add	r3, r7
 8003d70:	3b24      	subs	r3, #36	; 0x24
 8003d72:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8003d74:	4299      	cmp	r1, r3
 8003d76:	f040 80d3 	bne.w	8003f20 <HAL_OSPIM_Config+0x4a4>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8003d7a:	492d      	ldr	r1, [pc, #180]	; (8003e30 <HAL_OSPIM_Config+0x3b4>)
 8003d7c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003d80:	4613      	mov	r3, r2
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	4413      	add	r3, r2
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	3348      	adds	r3, #72	; 0x48
 8003d8a:	443b      	add	r3, r7
 8003d8c:	3b34      	subs	r3, #52	; 0x34
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	3b01      	subs	r3, #1
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	440b      	add	r3, r1
 8003d96:	6859      	ldr	r1, [r3, #4]
 8003d98:	4825      	ldr	r0, [pc, #148]	; (8003e30 <HAL_OSPIM_Config+0x3b4>)
 8003d9a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003d9e:	4613      	mov	r3, r2
 8003da0:	009b      	lsls	r3, r3, #2
 8003da2:	4413      	add	r3, r2
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	3348      	adds	r3, #72	; 0x48
 8003da8:	443b      	add	r3, r7
 8003daa:	3b34      	subs	r3, #52	; 0x34
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	3b01      	subs	r3, #1
 8003db0:	f021 0201 	bic.w	r2, r1, #1
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	4403      	add	r3, r0
 8003db8:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8003dba:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003dbe:	4613      	mov	r3, r2
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	4413      	add	r3, r2
 8003dc4:	009b      	lsls	r3, r3, #2
 8003dc6:	3348      	adds	r3, #72	; 0x48
 8003dc8:	443b      	add	r3, r7
 8003dca:	3b30      	subs	r3, #48	; 0x30
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d01f      	beq.n	8003e12 <HAL_OSPIM_Config+0x396>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8003dd2:	4917      	ldr	r1, [pc, #92]	; (8003e30 <HAL_OSPIM_Config+0x3b4>)
 8003dd4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003dd8:	4613      	mov	r3, r2
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	4413      	add	r3, r2
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	3348      	adds	r3, #72	; 0x48
 8003de2:	443b      	add	r3, r7
 8003de4:	3b30      	subs	r3, #48	; 0x30
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	3b01      	subs	r3, #1
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	440b      	add	r3, r1
 8003dee:	6859      	ldr	r1, [r3, #4]
 8003df0:	480f      	ldr	r0, [pc, #60]	; (8003e30 <HAL_OSPIM_Config+0x3b4>)
 8003df2:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003df6:	4613      	mov	r3, r2
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	4413      	add	r3, r2
 8003dfc:	009b      	lsls	r3, r3, #2
 8003dfe:	3348      	adds	r3, #72	; 0x48
 8003e00:	443b      	add	r3, r7
 8003e02:	3b30      	subs	r3, #48	; 0x30
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	3b01      	subs	r3, #1
 8003e08:	f021 0210 	bic.w	r2, r1, #16
 8003e0c:	009b      	lsls	r3, r3, #2
 8003e0e:	4403      	add	r3, r0
 8003e10:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8003e12:	4907      	ldr	r1, [pc, #28]	; (8003e30 <HAL_OSPIM_Config+0x3b4>)
 8003e14:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003e18:	4613      	mov	r3, r2
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	4413      	add	r3, r2
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	3348      	adds	r3, #72	; 0x48
 8003e22:	443b      	add	r3, r7
 8003e24:	3b2c      	subs	r3, #44	; 0x2c
 8003e26:	e005      	b.n	8003e34 <HAL_OSPIM_Config+0x3b8>
 8003e28:	a0001000 	.word	0xa0001000
 8003e2c:	a0001400 	.word	0xa0001400
 8003e30:	50061c00 	.word	0x50061c00
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	3b01      	subs	r3, #1
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	440b      	add	r3, r1
 8003e3c:	6859      	ldr	r1, [r3, #4]
 8003e3e:	48a6      	ldr	r0, [pc, #664]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 8003e40:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003e44:	4613      	mov	r3, r2
 8003e46:	009b      	lsls	r3, r3, #2
 8003e48:	4413      	add	r3, r2
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	3348      	adds	r3, #72	; 0x48
 8003e4e:	443b      	add	r3, r7
 8003e50:	3b2c      	subs	r3, #44	; 0x2c
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	3b01      	subs	r3, #1
 8003e56:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	4403      	add	r3, r0
 8003e5e:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8003e60:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003e64:	4613      	mov	r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4413      	add	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	3348      	adds	r3, #72	; 0x48
 8003e6e:	443b      	add	r3, r7
 8003e70:	3b28      	subs	r3, #40	; 0x28
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d023      	beq.n	8003ec0 <HAL_OSPIM_Config+0x444>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8003e78:	4997      	ldr	r1, [pc, #604]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 8003e7a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003e7e:	4613      	mov	r3, r2
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	4413      	add	r3, r2
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	3348      	adds	r3, #72	; 0x48
 8003e88:	443b      	add	r3, r7
 8003e8a:	3b28      	subs	r3, #40	; 0x28
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	f003 0301 	and.w	r3, r3, #1
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	440b      	add	r3, r1
 8003e98:	6859      	ldr	r1, [r3, #4]
 8003e9a:	488f      	ldr	r0, [pc, #572]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 8003e9c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	4413      	add	r3, r2
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	3348      	adds	r3, #72	; 0x48
 8003eaa:	443b      	add	r3, r7
 8003eac:	3b28      	subs	r3, #40	; 0x28
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	3b01      	subs	r3, #1
 8003eb2:	f003 0301 	and.w	r3, r3, #1
 8003eb6:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8003eba:	009b      	lsls	r3, r3, #2
 8003ebc:	4403      	add	r3, r0
 8003ebe:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8003ec0:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	4413      	add	r3, r2
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	3348      	adds	r3, #72	; 0x48
 8003ece:	443b      	add	r3, r7
 8003ed0:	3b24      	subs	r3, #36	; 0x24
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d023      	beq.n	8003f20 <HAL_OSPIM_Config+0x4a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8003ed8:	497f      	ldr	r1, [pc, #508]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 8003eda:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003ede:	4613      	mov	r3, r2
 8003ee0:	009b      	lsls	r3, r3, #2
 8003ee2:	4413      	add	r3, r2
 8003ee4:	009b      	lsls	r3, r3, #2
 8003ee6:	3348      	adds	r3, #72	; 0x48
 8003ee8:	443b      	add	r3, r7
 8003eea:	3b24      	subs	r3, #36	; 0x24
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	f003 0301 	and.w	r3, r3, #1
 8003ef4:	009b      	lsls	r3, r3, #2
 8003ef6:	440b      	add	r3, r1
 8003ef8:	6859      	ldr	r1, [r3, #4]
 8003efa:	4877      	ldr	r0, [pc, #476]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 8003efc:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003f00:	4613      	mov	r3, r2
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	4413      	add	r3, r2
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	3348      	adds	r3, #72	; 0x48
 8003f0a:	443b      	add	r3, r7
 8003f0c:	3b24      	subs	r3, #36	; 0x24
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	3b01      	subs	r3, #1
 8003f12:	f003 0301 	and.w	r3, r3, #1
 8003f16:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	4403      	add	r3, r0
 8003f1e:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 8003f20:	4a6d      	ldr	r2, [pc, #436]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	3b01      	subs	r3, #1
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	4413      	add	r3, r2
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f34:	025b      	lsls	r3, r3, #9
 8003f36:	431a      	orrs	r2, r3
 8003f38:	4967      	ldr	r1, [pc, #412]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	440b      	add	r3, r1
 8003f48:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 8003f4a:	4a63      	ldr	r2, [pc, #396]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	3b01      	subs	r3, #1
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	4413      	add	r3, r2
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f023 0203 	bic.w	r2, r3, #3
 8003f5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f5e:	005b      	lsls	r3, r3, #1
 8003f60:	431a      	orrs	r2, r3
 8003f62:	495d      	ldr	r1, [pc, #372]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	3b01      	subs	r3, #1
 8003f6a:	f042 0201 	orr.w	r2, r2, #1
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	440b      	add	r3, r1
 8003f72:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d014      	beq.n	8003fa6 <HAL_OSPIM_Config+0x52a>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 8003f7c:	4a56      	ldr	r2, [pc, #344]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	3b01      	subs	r3, #1
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	4413      	add	r3, r2
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003f8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f90:	015b      	lsls	r3, r3, #5
 8003f92:	431a      	orrs	r2, r3
 8003f94:	4950      	ldr	r1, [pc, #320]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	3b01      	subs	r3, #1
 8003f9c:	f042 0210 	orr.w	r2, r2, #16
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	440b      	add	r3, r1
 8003fa4:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d019      	beq.n	8003fe6 <HAL_OSPIM_Config+0x56a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8003fb2:	4a49      	ldr	r2, [pc, #292]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	3b01      	subs	r3, #1
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	4413      	add	r3, r2
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003fc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fca:	049b      	lsls	r3, r3, #18
 8003fcc:	431a      	orrs	r2, r3
 8003fce:	4942      	ldr	r1, [pc, #264]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	3b01      	subs	r3, #1
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	440b      	add	r3, r1
 8003fe2:	605a      	str	r2, [r3, #4]
 8003fe4:	e01c      	b.n	8004020 <HAL_OSPIM_Config+0x5a4>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	68db      	ldr	r3, [r3, #12]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d018      	beq.n	8004020 <HAL_OSPIM_Config+0x5a4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8003fee:	4a3a      	ldr	r2, [pc, #232]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	3b01      	subs	r3, #1
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	4413      	add	r3, r2
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004004:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004006:	069b      	lsls	r3, r3, #26
 8004008:	431a      	orrs	r2, r3
 800400a:	4933      	ldr	r1, [pc, #204]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	3b01      	subs	r3, #1
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	440b      	add	r3, r1
 800401e:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	691b      	ldr	r3, [r3, #16]
 8004024:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004028:	2b00      	cmp	r3, #0
 800402a:	d019      	beq.n	8004060 <HAL_OSPIM_Config+0x5e4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800402c:	4a2a      	ldr	r2, [pc, #168]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	691b      	ldr	r3, [r3, #16]
 8004032:	3b01      	subs	r3, #1
 8004034:	f003 0301 	and.w	r3, r3, #1
 8004038:	009b      	lsls	r3, r3, #2
 800403a:	4413      	add	r3, r2
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004042:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004044:	049b      	lsls	r3, r3, #18
 8004046:	431a      	orrs	r2, r3
 8004048:	4923      	ldr	r1, [pc, #140]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	691b      	ldr	r3, [r3, #16]
 800404e:	3b01      	subs	r3, #1
 8004050:	f003 0301 	and.w	r3, r3, #1
 8004054:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8004058:	009b      	lsls	r3, r3, #2
 800405a:	440b      	add	r3, r1
 800405c:	605a      	str	r2, [r3, #4]
 800405e:	e01c      	b.n	800409a <HAL_OSPIM_Config+0x61e>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	691b      	ldr	r3, [r3, #16]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d018      	beq.n	800409a <HAL_OSPIM_Config+0x61e>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004068:	4a1b      	ldr	r2, [pc, #108]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	691b      	ldr	r3, [r3, #16]
 800406e:	3b01      	subs	r3, #1
 8004070:	f003 0301 	and.w	r3, r3, #1
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	4413      	add	r3, r2
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800407e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004080:	069b      	lsls	r3, r3, #26
 8004082:	431a      	orrs	r2, r3
 8004084:	4914      	ldr	r1, [pc, #80]	; (80040d8 <HAL_OSPIM_Config+0x65c>)
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	3b01      	subs	r3, #1
 800408c:	f003 0301 	and.w	r3, r3, #1
 8004090:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	440b      	add	r3, r1
 8004098:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 800409a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800409e:	f003 0301 	and.w	r3, r3, #1
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d005      	beq.n	80040b2 <HAL_OSPIM_Config+0x636>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80040a6:	4b0d      	ldr	r3, [pc, #52]	; (80040dc <HAL_OSPIM_Config+0x660>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a0c      	ldr	r2, [pc, #48]	; (80040dc <HAL_OSPIM_Config+0x660>)
 80040ac:	f043 0301 	orr.w	r3, r3, #1
 80040b0:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 80040b2:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d005      	beq.n	80040ca <HAL_OSPIM_Config+0x64e>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 80040be:	4b08      	ldr	r3, [pc, #32]	; (80040e0 <HAL_OSPIM_Config+0x664>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a07      	ldr	r2, [pc, #28]	; (80040e0 <HAL_OSPIM_Config+0x664>)
 80040c4:	f043 0301 	orr.w	r3, r3, #1
 80040c8:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 80040ca:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3748      	adds	r7, #72	; 0x48
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	50061c00 	.word	0x50061c00
 80040dc:	a0001000 	.word	0xa0001000
 80040e0:	a0001400 	.word	0xa0001400

080040e4 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	60f8      	str	r0, [r7, #12]
 80040ec:	60b9      	str	r1, [r7, #8]
 80040ee:	603b      	str	r3, [r7, #0]
 80040f0:	4613      	mov	r3, r2
 80040f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80040f4:	e01a      	b.n	800412c <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040f6:	69bb      	ldr	r3, [r7, #24]
 80040f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040fc:	d016      	beq.n	800412c <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040fe:	f7fd fec7 	bl	8001e90 <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	69ba      	ldr	r2, [r7, #24]
 800410a:	429a      	cmp	r2, r3
 800410c:	d302      	bcc.n	8004114 <OSPI_WaitFlagStateUntilTimeout+0x30>
 800410e:	69bb      	ldr	r3, [r7, #24]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d10b      	bne.n	800412c <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f44f 7200 	mov.w	r2, #512	; 0x200
 800411a:	645a      	str	r2, [r3, #68]	; 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004120:	f043 0201 	orr.w	r2, r3, #1
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	649a      	str	r2, [r3, #72]	; 0x48

        return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e00e      	b.n	800414a <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6a1a      	ldr	r2, [r3, #32]
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	4013      	ands	r3, r2
 8004136:	2b00      	cmp	r3, #0
 8004138:	bf14      	ite	ne
 800413a:	2301      	movne	r3, #1
 800413c:	2300      	moveq	r3, #0
 800413e:	b2db      	uxtb	r3, r3
 8004140:	461a      	mov	r2, r3
 8004142:	79fb      	ldrb	r3, [r7, #7]
 8004144:	429a      	cmp	r2, r3
 8004146:	d1d6      	bne.n	80040f6 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004148:	2300      	movs	r3, #0
}
 800414a:	4618      	mov	r0, r3
 800414c:	3710      	adds	r7, #16
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
	...

08004154 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8004154:	b480      	push	{r7}
 8004156:	b087      	sub	sp, #28
 8004158:	af00      	add	r7, sp, #0
 800415a:	4603      	mov	r3, r0
 800415c:	6039      	str	r1, [r7, #0]
 800415e:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8004160:	2300      	movs	r3, #0
 8004162:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8004164:	2300      	movs	r3, #0
 8004166:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8004168:	79fb      	ldrb	r3, [r7, #7]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d005      	beq.n	800417a <OSPIM_GetConfig+0x26>
 800416e:	79fb      	ldrb	r3, [r7, #7]
 8004170:	2b02      	cmp	r3, #2
 8004172:	d802      	bhi.n	800417a <OSPIM_GetConfig+0x26>
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d102      	bne.n	8004180 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	75fb      	strb	r3, [r7, #23]
 800417e:	e08e      	b.n	800429e <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	2200      	movs	r2, #0
 8004184:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	2200      	movs	r2, #0
 800418a:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	2200      	movs	r2, #0
 8004190:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	2200      	movs	r2, #0
 8004196:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	2200      	movs	r2, #0
 800419c:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 800419e:	79fb      	ldrb	r3, [r7, #7]
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d101      	bne.n	80041a8 <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 80041a4:	4b41      	ldr	r3, [pc, #260]	; (80042ac <OSPIM_GetConfig+0x158>)
 80041a6:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 80041a8:	2300      	movs	r3, #0
 80041aa:	60fb      	str	r3, [r7, #12]
 80041ac:	e074      	b.n	8004298 <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 80041ae:	4a40      	ldr	r2, [pc, #256]	; (80042b0 <OSPIM_GetConfig+0x15c>)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	4413      	add	r3, r2
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	f003 0301 	and.w	r3, r3, #1
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d00a      	beq.n	80041da <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 80041c4:	68ba      	ldr	r2, [r7, #8]
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	4053      	eors	r3, r2
 80041ca:	f003 0302 	and.w	r3, r3, #2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d103      	bne.n	80041da <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	1c5a      	adds	r2, r3, #1
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	f003 0310 	and.w	r3, r3, #16
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d00a      	beq.n	80041fa <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 80041e4:	68ba      	ldr	r2, [r7, #8]
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	4053      	eors	r3, r2
 80041ea:	f003 0320 	and.w	r3, r3, #32
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d103      	bne.n	80041fa <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	1c5a      	adds	r2, r3, #1
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004200:	2b00      	cmp	r3, #0
 8004202:	d00a      	beq.n	800421a <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8004204:	68ba      	ldr	r2, [r7, #8]
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	4053      	eors	r3, r2
 800420a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800420e:	2b00      	cmp	r3, #0
 8004210:	d103      	bne.n	800421a <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	1c5a      	adds	r2, r3, #1
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d018      	beq.n	8004256 <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8004224:	68ba      	ldr	r2, [r7, #8]
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	4053      	eors	r3, r2
 800422a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800422e:	2b00      	cmp	r3, #0
 8004230:	d111      	bne.n	8004256 <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004238:	2b00      	cmp	r3, #0
 800423a:	d106      	bne.n	800424a <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	3301      	adds	r3, #1
 8004240:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	60da      	str	r2, [r3, #12]
 8004248:	e005      	b.n	8004256 <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	3301      	adds	r3, #1
 800424e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d018      	beq.n	8004292 <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8004260:	68ba      	ldr	r2, [r7, #8]
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	4053      	eors	r3, r2
 8004266:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d111      	bne.n	8004292 <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d106      	bne.n	8004286 <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	3301      	adds	r3, #1
 800427c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	611a      	str	r2, [r3, #16]
 8004284:	e005      	b.n	8004292 <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	3301      	adds	r3, #1
 800428a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	3301      	adds	r3, #1
 8004296:	60fb      	str	r3, [r7, #12]
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2b01      	cmp	r3, #1
 800429c:	d987      	bls.n	80041ae <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 800429e:	7dfb      	ldrb	r3, [r7, #23]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	371c      	adds	r7, #28
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr
 80042ac:	04040222 	.word	0x04040222
 80042b0:	50061c00 	.word	0x50061c00

080042b4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80042b4:	b480      	push	{r7}
 80042b6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80042b8:	4b0d      	ldr	r3, [pc, #52]	; (80042f0 <HAL_PWREx_GetVoltageRange+0x3c>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80042c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042c4:	d102      	bne.n	80042cc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80042c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80042ca:	e00b      	b.n	80042e4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80042cc:	4b08      	ldr	r3, [pc, #32]	; (80042f0 <HAL_PWREx_GetVoltageRange+0x3c>)
 80042ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80042d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042da:	d102      	bne.n	80042e2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80042dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80042e0:	e000      	b.n	80042e4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80042e2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	40007000 	.word	0x40007000

080042f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b085      	sub	sp, #20
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d141      	bne.n	8004386 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004302:	4b4b      	ldr	r3, [pc, #300]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800430a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800430e:	d131      	bne.n	8004374 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004310:	4b47      	ldr	r3, [pc, #284]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004312:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004316:	4a46      	ldr	r2, [pc, #280]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004318:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800431c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004320:	4b43      	ldr	r3, [pc, #268]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004328:	4a41      	ldr	r2, [pc, #260]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800432a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800432e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004330:	4b40      	ldr	r3, [pc, #256]	; (8004434 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	2232      	movs	r2, #50	; 0x32
 8004336:	fb02 f303 	mul.w	r3, r2, r3
 800433a:	4a3f      	ldr	r2, [pc, #252]	; (8004438 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800433c:	fba2 2303 	umull	r2, r3, r2, r3
 8004340:	0c9b      	lsrs	r3, r3, #18
 8004342:	3301      	adds	r3, #1
 8004344:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004346:	e002      	b.n	800434e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	3b01      	subs	r3, #1
 800434c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800434e:	4b38      	ldr	r3, [pc, #224]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004350:	695b      	ldr	r3, [r3, #20]
 8004352:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004356:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800435a:	d102      	bne.n	8004362 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d1f2      	bne.n	8004348 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004362:	4b33      	ldr	r3, [pc, #204]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004364:	695b      	ldr	r3, [r3, #20]
 8004366:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800436a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800436e:	d158      	bne.n	8004422 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e057      	b.n	8004424 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004374:	4b2e      	ldr	r3, [pc, #184]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004376:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800437a:	4a2d      	ldr	r2, [pc, #180]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800437c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004380:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004384:	e04d      	b.n	8004422 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800438c:	d141      	bne.n	8004412 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800438e:	4b28      	ldr	r3, [pc, #160]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004396:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800439a:	d131      	bne.n	8004400 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800439c:	4b24      	ldr	r3, [pc, #144]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800439e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80043a2:	4a23      	ldr	r2, [pc, #140]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043a8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80043ac:	4b20      	ldr	r3, [pc, #128]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80043b4:	4a1e      	ldr	r2, [pc, #120]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80043ba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80043bc:	4b1d      	ldr	r3, [pc, #116]	; (8004434 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	2232      	movs	r2, #50	; 0x32
 80043c2:	fb02 f303 	mul.w	r3, r2, r3
 80043c6:	4a1c      	ldr	r2, [pc, #112]	; (8004438 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80043c8:	fba2 2303 	umull	r2, r3, r2, r3
 80043cc:	0c9b      	lsrs	r3, r3, #18
 80043ce:	3301      	adds	r3, #1
 80043d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043d2:	e002      	b.n	80043da <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	3b01      	subs	r3, #1
 80043d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80043da:	4b15      	ldr	r3, [pc, #84]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043e6:	d102      	bne.n	80043ee <HAL_PWREx_ControlVoltageScaling+0xfa>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d1f2      	bne.n	80043d4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80043ee:	4b10      	ldr	r3, [pc, #64]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043f0:	695b      	ldr	r3, [r3, #20]
 80043f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043fa:	d112      	bne.n	8004422 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80043fc:	2303      	movs	r3, #3
 80043fe:	e011      	b.n	8004424 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004400:	4b0b      	ldr	r3, [pc, #44]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004402:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004406:	4a0a      	ldr	r2, [pc, #40]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004408:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800440c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004410:	e007      	b.n	8004422 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004412:	4b07      	ldr	r3, [pc, #28]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800441a:	4a05      	ldr	r2, [pc, #20]	; (8004430 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800441c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004420:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004422:	2300      	movs	r3, #0
}
 8004424:	4618      	mov	r0, r3
 8004426:	3714      	adds	r7, #20
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr
 8004430:	40007000 	.word	0x40007000
 8004434:	20004b00 	.word	0x20004b00
 8004438:	431bde83 	.word	0x431bde83

0800443c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 800443c:	b480      	push	{r7}
 800443e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8004440:	4b05      	ldr	r3, [pc, #20]	; (8004458 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	4a04      	ldr	r2, [pc, #16]	; (8004458 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004446:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800444a:	6053      	str	r3, [r2, #4]
}
 800444c:	bf00      	nop
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr
 8004456:	bf00      	nop
 8004458:	40007000 	.word	0x40007000

0800445c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b088      	sub	sp, #32
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d102      	bne.n	8004470 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	f000 bc08 	b.w	8004c80 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004470:	4b96      	ldr	r3, [pc, #600]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	f003 030c 	and.w	r3, r3, #12
 8004478:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800447a:	4b94      	ldr	r3, [pc, #592]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	f003 0303 	and.w	r3, r3, #3
 8004482:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f003 0310 	and.w	r3, r3, #16
 800448c:	2b00      	cmp	r3, #0
 800448e:	f000 80e4 	beq.w	800465a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004492:	69bb      	ldr	r3, [r7, #24]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d007      	beq.n	80044a8 <HAL_RCC_OscConfig+0x4c>
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	2b0c      	cmp	r3, #12
 800449c:	f040 808b 	bne.w	80045b6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	f040 8087 	bne.w	80045b6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80044a8:	4b88      	ldr	r3, [pc, #544]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0302 	and.w	r3, r3, #2
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d005      	beq.n	80044c0 <HAL_RCC_OscConfig+0x64>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d101      	bne.n	80044c0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e3df      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6a1a      	ldr	r2, [r3, #32]
 80044c4:	4b81      	ldr	r3, [pc, #516]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0308 	and.w	r3, r3, #8
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d004      	beq.n	80044da <HAL_RCC_OscConfig+0x7e>
 80044d0:	4b7e      	ldr	r3, [pc, #504]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044d8:	e005      	b.n	80044e6 <HAL_RCC_OscConfig+0x8a>
 80044da:	4b7c      	ldr	r3, [pc, #496]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 80044dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044e0:	091b      	lsrs	r3, r3, #4
 80044e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d223      	bcs.n	8004532 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a1b      	ldr	r3, [r3, #32]
 80044ee:	4618      	mov	r0, r3
 80044f0:	f000 fdcc 	bl	800508c <RCC_SetFlashLatencyFromMSIRange>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d001      	beq.n	80044fe <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e3c0      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044fe:	4b73      	ldr	r3, [pc, #460]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a72      	ldr	r2, [pc, #456]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 8004504:	f043 0308 	orr.w	r3, r3, #8
 8004508:	6013      	str	r3, [r2, #0]
 800450a:	4b70      	ldr	r3, [pc, #448]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a1b      	ldr	r3, [r3, #32]
 8004516:	496d      	ldr	r1, [pc, #436]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 8004518:	4313      	orrs	r3, r2
 800451a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800451c:	4b6b      	ldr	r3, [pc, #428]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	69db      	ldr	r3, [r3, #28]
 8004528:	021b      	lsls	r3, r3, #8
 800452a:	4968      	ldr	r1, [pc, #416]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 800452c:	4313      	orrs	r3, r2
 800452e:	604b      	str	r3, [r1, #4]
 8004530:	e025      	b.n	800457e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004532:	4b66      	ldr	r3, [pc, #408]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a65      	ldr	r2, [pc, #404]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 8004538:	f043 0308 	orr.w	r3, r3, #8
 800453c:	6013      	str	r3, [r2, #0]
 800453e:	4b63      	ldr	r3, [pc, #396]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a1b      	ldr	r3, [r3, #32]
 800454a:	4960      	ldr	r1, [pc, #384]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 800454c:	4313      	orrs	r3, r2
 800454e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004550:	4b5e      	ldr	r3, [pc, #376]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	69db      	ldr	r3, [r3, #28]
 800455c:	021b      	lsls	r3, r3, #8
 800455e:	495b      	ldr	r1, [pc, #364]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 8004560:	4313      	orrs	r3, r2
 8004562:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004564:	69bb      	ldr	r3, [r7, #24]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d109      	bne.n	800457e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a1b      	ldr	r3, [r3, #32]
 800456e:	4618      	mov	r0, r3
 8004570:	f000 fd8c 	bl	800508c <RCC_SetFlashLatencyFromMSIRange>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d001      	beq.n	800457e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e380      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800457e:	f000 fcc1 	bl	8004f04 <HAL_RCC_GetSysClockFreq>
 8004582:	4602      	mov	r2, r0
 8004584:	4b51      	ldr	r3, [pc, #324]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 8004586:	689b      	ldr	r3, [r3, #8]
 8004588:	091b      	lsrs	r3, r3, #4
 800458a:	f003 030f 	and.w	r3, r3, #15
 800458e:	4950      	ldr	r1, [pc, #320]	; (80046d0 <HAL_RCC_OscConfig+0x274>)
 8004590:	5ccb      	ldrb	r3, [r1, r3]
 8004592:	f003 031f 	and.w	r3, r3, #31
 8004596:	fa22 f303 	lsr.w	r3, r2, r3
 800459a:	4a4e      	ldr	r2, [pc, #312]	; (80046d4 <HAL_RCC_OscConfig+0x278>)
 800459c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800459e:	4b4e      	ldr	r3, [pc, #312]	; (80046d8 <HAL_RCC_OscConfig+0x27c>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4618      	mov	r0, r3
 80045a4:	f7fd fc24 	bl	8001df0 <HAL_InitTick>
 80045a8:	4603      	mov	r3, r0
 80045aa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80045ac:	7bfb      	ldrb	r3, [r7, #15]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d052      	beq.n	8004658 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80045b2:	7bfb      	ldrb	r3, [r7, #15]
 80045b4:	e364      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	699b      	ldr	r3, [r3, #24]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d032      	beq.n	8004624 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80045be:	4b43      	ldr	r3, [pc, #268]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a42      	ldr	r2, [pc, #264]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 80045c4:	f043 0301 	orr.w	r3, r3, #1
 80045c8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80045ca:	f7fd fc61 	bl	8001e90 <HAL_GetTick>
 80045ce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045d0:	e008      	b.n	80045e4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045d2:	f7fd fc5d 	bl	8001e90 <HAL_GetTick>
 80045d6:	4602      	mov	r2, r0
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	1ad3      	subs	r3, r2, r3
 80045dc:	2b02      	cmp	r3, #2
 80045de:	d901      	bls.n	80045e4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80045e0:	2303      	movs	r3, #3
 80045e2:	e34d      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045e4:	4b39      	ldr	r3, [pc, #228]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 0302 	and.w	r3, r3, #2
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d0f0      	beq.n	80045d2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045f0:	4b36      	ldr	r3, [pc, #216]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a35      	ldr	r2, [pc, #212]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 80045f6:	f043 0308 	orr.w	r3, r3, #8
 80045fa:	6013      	str	r3, [r2, #0]
 80045fc:	4b33      	ldr	r3, [pc, #204]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6a1b      	ldr	r3, [r3, #32]
 8004608:	4930      	ldr	r1, [pc, #192]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 800460a:	4313      	orrs	r3, r2
 800460c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800460e:	4b2f      	ldr	r3, [pc, #188]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	69db      	ldr	r3, [r3, #28]
 800461a:	021b      	lsls	r3, r3, #8
 800461c:	492b      	ldr	r1, [pc, #172]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 800461e:	4313      	orrs	r3, r2
 8004620:	604b      	str	r3, [r1, #4]
 8004622:	e01a      	b.n	800465a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004624:	4b29      	ldr	r3, [pc, #164]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a28      	ldr	r2, [pc, #160]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 800462a:	f023 0301 	bic.w	r3, r3, #1
 800462e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004630:	f7fd fc2e 	bl	8001e90 <HAL_GetTick>
 8004634:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004636:	e008      	b.n	800464a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004638:	f7fd fc2a 	bl	8001e90 <HAL_GetTick>
 800463c:	4602      	mov	r2, r0
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	1ad3      	subs	r3, r2, r3
 8004642:	2b02      	cmp	r3, #2
 8004644:	d901      	bls.n	800464a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004646:	2303      	movs	r3, #3
 8004648:	e31a      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800464a:	4b20      	ldr	r3, [pc, #128]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0302 	and.w	r3, r3, #2
 8004652:	2b00      	cmp	r3, #0
 8004654:	d1f0      	bne.n	8004638 <HAL_RCC_OscConfig+0x1dc>
 8004656:	e000      	b.n	800465a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004658:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0301 	and.w	r3, r3, #1
 8004662:	2b00      	cmp	r3, #0
 8004664:	d073      	beq.n	800474e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004666:	69bb      	ldr	r3, [r7, #24]
 8004668:	2b08      	cmp	r3, #8
 800466a:	d005      	beq.n	8004678 <HAL_RCC_OscConfig+0x21c>
 800466c:	69bb      	ldr	r3, [r7, #24]
 800466e:	2b0c      	cmp	r3, #12
 8004670:	d10e      	bne.n	8004690 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	2b03      	cmp	r3, #3
 8004676:	d10b      	bne.n	8004690 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004678:	4b14      	ldr	r3, [pc, #80]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004680:	2b00      	cmp	r3, #0
 8004682:	d063      	beq.n	800474c <HAL_RCC_OscConfig+0x2f0>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d15f      	bne.n	800474c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	e2f7      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004698:	d106      	bne.n	80046a8 <HAL_RCC_OscConfig+0x24c>
 800469a:	4b0c      	ldr	r3, [pc, #48]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a0b      	ldr	r2, [pc, #44]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 80046a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046a4:	6013      	str	r3, [r2, #0]
 80046a6:	e025      	b.n	80046f4 <HAL_RCC_OscConfig+0x298>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80046b0:	d114      	bne.n	80046dc <HAL_RCC_OscConfig+0x280>
 80046b2:	4b06      	ldr	r3, [pc, #24]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a05      	ldr	r2, [pc, #20]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 80046b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80046bc:	6013      	str	r3, [r2, #0]
 80046be:	4b03      	ldr	r3, [pc, #12]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a02      	ldr	r2, [pc, #8]	; (80046cc <HAL_RCC_OscConfig+0x270>)
 80046c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046c8:	6013      	str	r3, [r2, #0]
 80046ca:	e013      	b.n	80046f4 <HAL_RCC_OscConfig+0x298>
 80046cc:	40021000 	.word	0x40021000
 80046d0:	08007760 	.word	0x08007760
 80046d4:	20004b00 	.word	0x20004b00
 80046d8:	20004b04 	.word	0x20004b04
 80046dc:	4ba0      	ldr	r3, [pc, #640]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a9f      	ldr	r2, [pc, #636]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 80046e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046e6:	6013      	str	r3, [r2, #0]
 80046e8:	4b9d      	ldr	r3, [pc, #628]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a9c      	ldr	r2, [pc, #624]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 80046ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d013      	beq.n	8004724 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046fc:	f7fd fbc8 	bl	8001e90 <HAL_GetTick>
 8004700:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004702:	e008      	b.n	8004716 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004704:	f7fd fbc4 	bl	8001e90 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b64      	cmp	r3, #100	; 0x64
 8004710:	d901      	bls.n	8004716 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e2b4      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004716:	4b92      	ldr	r3, [pc, #584]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d0f0      	beq.n	8004704 <HAL_RCC_OscConfig+0x2a8>
 8004722:	e014      	b.n	800474e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004724:	f7fd fbb4 	bl	8001e90 <HAL_GetTick>
 8004728:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800472a:	e008      	b.n	800473e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800472c:	f7fd fbb0 	bl	8001e90 <HAL_GetTick>
 8004730:	4602      	mov	r2, r0
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	2b64      	cmp	r3, #100	; 0x64
 8004738:	d901      	bls.n	800473e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e2a0      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800473e:	4b88      	ldr	r3, [pc, #544]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d1f0      	bne.n	800472c <HAL_RCC_OscConfig+0x2d0>
 800474a:	e000      	b.n	800474e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800474c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0302 	and.w	r3, r3, #2
 8004756:	2b00      	cmp	r3, #0
 8004758:	d060      	beq.n	800481c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	2b04      	cmp	r3, #4
 800475e:	d005      	beq.n	800476c <HAL_RCC_OscConfig+0x310>
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	2b0c      	cmp	r3, #12
 8004764:	d119      	bne.n	800479a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	2b02      	cmp	r3, #2
 800476a:	d116      	bne.n	800479a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800476c:	4b7c      	ldr	r3, [pc, #496]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004774:	2b00      	cmp	r3, #0
 8004776:	d005      	beq.n	8004784 <HAL_RCC_OscConfig+0x328>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	68db      	ldr	r3, [r3, #12]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d101      	bne.n	8004784 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e27d      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004784:	4b76      	ldr	r3, [pc, #472]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	691b      	ldr	r3, [r3, #16]
 8004790:	061b      	lsls	r3, r3, #24
 8004792:	4973      	ldr	r1, [pc, #460]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 8004794:	4313      	orrs	r3, r2
 8004796:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004798:	e040      	b.n	800481c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d023      	beq.n	80047ea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047a2:	4b6f      	ldr	r3, [pc, #444]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a6e      	ldr	r2, [pc, #440]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 80047a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ae:	f7fd fb6f 	bl	8001e90 <HAL_GetTick>
 80047b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047b4:	e008      	b.n	80047c8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047b6:	f7fd fb6b 	bl	8001e90 <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d901      	bls.n	80047c8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	e25b      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80047c8:	4b65      	ldr	r3, [pc, #404]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d0f0      	beq.n	80047b6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047d4:	4b62      	ldr	r3, [pc, #392]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	691b      	ldr	r3, [r3, #16]
 80047e0:	061b      	lsls	r3, r3, #24
 80047e2:	495f      	ldr	r1, [pc, #380]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 80047e4:	4313      	orrs	r3, r2
 80047e6:	604b      	str	r3, [r1, #4]
 80047e8:	e018      	b.n	800481c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047ea:	4b5d      	ldr	r3, [pc, #372]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a5c      	ldr	r2, [pc, #368]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 80047f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047f6:	f7fd fb4b 	bl	8001e90 <HAL_GetTick>
 80047fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047fc:	e008      	b.n	8004810 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047fe:	f7fd fb47 	bl	8001e90 <HAL_GetTick>
 8004802:	4602      	mov	r2, r0
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	2b02      	cmp	r3, #2
 800480a:	d901      	bls.n	8004810 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800480c:	2303      	movs	r3, #3
 800480e:	e237      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004810:	4b53      	ldr	r3, [pc, #332]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004818:	2b00      	cmp	r3, #0
 800481a:	d1f0      	bne.n	80047fe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0308 	and.w	r3, r3, #8
 8004824:	2b00      	cmp	r3, #0
 8004826:	d03c      	beq.n	80048a2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	695b      	ldr	r3, [r3, #20]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d01c      	beq.n	800486a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004830:	4b4b      	ldr	r3, [pc, #300]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 8004832:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004836:	4a4a      	ldr	r2, [pc, #296]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 8004838:	f043 0301 	orr.w	r3, r3, #1
 800483c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004840:	f7fd fb26 	bl	8001e90 <HAL_GetTick>
 8004844:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004846:	e008      	b.n	800485a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004848:	f7fd fb22 	bl	8001e90 <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	2b02      	cmp	r3, #2
 8004854:	d901      	bls.n	800485a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e212      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800485a:	4b41      	ldr	r3, [pc, #260]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 800485c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004860:	f003 0302 	and.w	r3, r3, #2
 8004864:	2b00      	cmp	r3, #0
 8004866:	d0ef      	beq.n	8004848 <HAL_RCC_OscConfig+0x3ec>
 8004868:	e01b      	b.n	80048a2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800486a:	4b3d      	ldr	r3, [pc, #244]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 800486c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004870:	4a3b      	ldr	r2, [pc, #236]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 8004872:	f023 0301 	bic.w	r3, r3, #1
 8004876:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800487a:	f7fd fb09 	bl	8001e90 <HAL_GetTick>
 800487e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004880:	e008      	b.n	8004894 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004882:	f7fd fb05 	bl	8001e90 <HAL_GetTick>
 8004886:	4602      	mov	r2, r0
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	1ad3      	subs	r3, r2, r3
 800488c:	2b02      	cmp	r3, #2
 800488e:	d901      	bls.n	8004894 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	e1f5      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004894:	4b32      	ldr	r3, [pc, #200]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 8004896:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800489a:	f003 0302 	and.w	r3, r3, #2
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1ef      	bne.n	8004882 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f003 0304 	and.w	r3, r3, #4
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	f000 80a6 	beq.w	80049fc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048b0:	2300      	movs	r3, #0
 80048b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80048b4:	4b2a      	ldr	r3, [pc, #168]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 80048b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d10d      	bne.n	80048dc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048c0:	4b27      	ldr	r3, [pc, #156]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 80048c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048c4:	4a26      	ldr	r2, [pc, #152]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 80048c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048ca:	6593      	str	r3, [r2, #88]	; 0x58
 80048cc:	4b24      	ldr	r3, [pc, #144]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 80048ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048d4:	60bb      	str	r3, [r7, #8]
 80048d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048d8:	2301      	movs	r3, #1
 80048da:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048dc:	4b21      	ldr	r3, [pc, #132]	; (8004964 <HAL_RCC_OscConfig+0x508>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d118      	bne.n	800491a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80048e8:	4b1e      	ldr	r3, [pc, #120]	; (8004964 <HAL_RCC_OscConfig+0x508>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a1d      	ldr	r2, [pc, #116]	; (8004964 <HAL_RCC_OscConfig+0x508>)
 80048ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048f4:	f7fd facc 	bl	8001e90 <HAL_GetTick>
 80048f8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048fa:	e008      	b.n	800490e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048fc:	f7fd fac8 	bl	8001e90 <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	2b02      	cmp	r3, #2
 8004908:	d901      	bls.n	800490e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800490a:	2303      	movs	r3, #3
 800490c:	e1b8      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800490e:	4b15      	ldr	r3, [pc, #84]	; (8004964 <HAL_RCC_OscConfig+0x508>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004916:	2b00      	cmp	r3, #0
 8004918:	d0f0      	beq.n	80048fc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	2b01      	cmp	r3, #1
 8004920:	d108      	bne.n	8004934 <HAL_RCC_OscConfig+0x4d8>
 8004922:	4b0f      	ldr	r3, [pc, #60]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 8004924:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004928:	4a0d      	ldr	r2, [pc, #52]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 800492a:	f043 0301 	orr.w	r3, r3, #1
 800492e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004932:	e029      	b.n	8004988 <HAL_RCC_OscConfig+0x52c>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	2b05      	cmp	r3, #5
 800493a:	d115      	bne.n	8004968 <HAL_RCC_OscConfig+0x50c>
 800493c:	4b08      	ldr	r3, [pc, #32]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 800493e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004942:	4a07      	ldr	r2, [pc, #28]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 8004944:	f043 0304 	orr.w	r3, r3, #4
 8004948:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800494c:	4b04      	ldr	r3, [pc, #16]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 800494e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004952:	4a03      	ldr	r2, [pc, #12]	; (8004960 <HAL_RCC_OscConfig+0x504>)
 8004954:	f043 0301 	orr.w	r3, r3, #1
 8004958:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800495c:	e014      	b.n	8004988 <HAL_RCC_OscConfig+0x52c>
 800495e:	bf00      	nop
 8004960:	40021000 	.word	0x40021000
 8004964:	40007000 	.word	0x40007000
 8004968:	4b9d      	ldr	r3, [pc, #628]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 800496a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800496e:	4a9c      	ldr	r2, [pc, #624]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004970:	f023 0301 	bic.w	r3, r3, #1
 8004974:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004978:	4b99      	ldr	r3, [pc, #612]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 800497a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800497e:	4a98      	ldr	r2, [pc, #608]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004980:	f023 0304 	bic.w	r3, r3, #4
 8004984:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d016      	beq.n	80049be <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004990:	f7fd fa7e 	bl	8001e90 <HAL_GetTick>
 8004994:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004996:	e00a      	b.n	80049ae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004998:	f7fd fa7a 	bl	8001e90 <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d901      	bls.n	80049ae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e168      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049ae:	4b8c      	ldr	r3, [pc, #560]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 80049b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049b4:	f003 0302 	and.w	r3, r3, #2
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d0ed      	beq.n	8004998 <HAL_RCC_OscConfig+0x53c>
 80049bc:	e015      	b.n	80049ea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049be:	f7fd fa67 	bl	8001e90 <HAL_GetTick>
 80049c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049c4:	e00a      	b.n	80049dc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049c6:	f7fd fa63 	bl	8001e90 <HAL_GetTick>
 80049ca:	4602      	mov	r2, r0
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	1ad3      	subs	r3, r2, r3
 80049d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d901      	bls.n	80049dc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80049d8:	2303      	movs	r3, #3
 80049da:	e151      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80049dc:	4b80      	ldr	r3, [pc, #512]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 80049de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049e2:	f003 0302 	and.w	r3, r3, #2
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d1ed      	bne.n	80049c6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049ea:	7ffb      	ldrb	r3, [r7, #31]
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d105      	bne.n	80049fc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049f0:	4b7b      	ldr	r3, [pc, #492]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 80049f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049f4:	4a7a      	ldr	r2, [pc, #488]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 80049f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049fa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0320 	and.w	r3, r3, #32
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d03c      	beq.n	8004a82 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d01c      	beq.n	8004a4a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004a10:	4b73      	ldr	r3, [pc, #460]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004a12:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a16:	4a72      	ldr	r2, [pc, #456]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004a18:	f043 0301 	orr.w	r3, r3, #1
 8004a1c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a20:	f7fd fa36 	bl	8001e90 <HAL_GetTick>
 8004a24:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004a26:	e008      	b.n	8004a3a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a28:	f7fd fa32 	bl	8001e90 <HAL_GetTick>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	693b      	ldr	r3, [r7, #16]
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	2b02      	cmp	r3, #2
 8004a34:	d901      	bls.n	8004a3a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004a36:	2303      	movs	r3, #3
 8004a38:	e122      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004a3a:	4b69      	ldr	r3, [pc, #420]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004a3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a40:	f003 0302 	and.w	r3, r3, #2
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d0ef      	beq.n	8004a28 <HAL_RCC_OscConfig+0x5cc>
 8004a48:	e01b      	b.n	8004a82 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004a4a:	4b65      	ldr	r3, [pc, #404]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004a4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a50:	4a63      	ldr	r2, [pc, #396]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004a52:	f023 0301 	bic.w	r3, r3, #1
 8004a56:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a5a:	f7fd fa19 	bl	8001e90 <HAL_GetTick>
 8004a5e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a60:	e008      	b.n	8004a74 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a62:	f7fd fa15 	bl	8001e90 <HAL_GetTick>
 8004a66:	4602      	mov	r2, r0
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	1ad3      	subs	r3, r2, r3
 8004a6c:	2b02      	cmp	r3, #2
 8004a6e:	d901      	bls.n	8004a74 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004a70:	2303      	movs	r3, #3
 8004a72:	e105      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a74:	4b5a      	ldr	r3, [pc, #360]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004a76:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a7a:	f003 0302 	and.w	r3, r3, #2
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d1ef      	bne.n	8004a62 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	f000 80f9 	beq.w	8004c7e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	f040 80cf 	bne.w	8004c34 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004a96:	4b52      	ldr	r3, [pc, #328]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004a98:	68db      	ldr	r3, [r3, #12]
 8004a9a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	f003 0203 	and.w	r2, r3, #3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d12c      	bne.n	8004b04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ab4:	3b01      	subs	r3, #1
 8004ab6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d123      	bne.n	8004b04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ac6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d11b      	bne.n	8004b04 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ad6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d113      	bne.n	8004b04 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ae6:	085b      	lsrs	r3, r3, #1
 8004ae8:	3b01      	subs	r3, #1
 8004aea:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d109      	bne.n	8004b04 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004afa:	085b      	lsrs	r3, r3, #1
 8004afc:	3b01      	subs	r3, #1
 8004afe:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d071      	beq.n	8004be8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b04:	69bb      	ldr	r3, [r7, #24]
 8004b06:	2b0c      	cmp	r3, #12
 8004b08:	d068      	beq.n	8004bdc <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004b0a:	4b35      	ldr	r3, [pc, #212]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d105      	bne.n	8004b22 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004b16:	4b32      	ldr	r3, [pc, #200]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d001      	beq.n	8004b26 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e0ac      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004b26:	4b2e      	ldr	r3, [pc, #184]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a2d      	ldr	r2, [pc, #180]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004b2c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b30:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b32:	f7fd f9ad 	bl	8001e90 <HAL_GetTick>
 8004b36:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b38:	e008      	b.n	8004b4c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b3a:	f7fd f9a9 	bl	8001e90 <HAL_GetTick>
 8004b3e:	4602      	mov	r2, r0
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	1ad3      	subs	r3, r2, r3
 8004b44:	2b02      	cmp	r3, #2
 8004b46:	d901      	bls.n	8004b4c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004b48:	2303      	movs	r3, #3
 8004b4a:	e099      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b4c:	4b24      	ldr	r3, [pc, #144]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d1f0      	bne.n	8004b3a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b58:	4b21      	ldr	r3, [pc, #132]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004b5a:	68da      	ldr	r2, [r3, #12]
 8004b5c:	4b21      	ldr	r3, [pc, #132]	; (8004be4 <HAL_RCC_OscConfig+0x788>)
 8004b5e:	4013      	ands	r3, r2
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004b68:	3a01      	subs	r2, #1
 8004b6a:	0112      	lsls	r2, r2, #4
 8004b6c:	4311      	orrs	r1, r2
 8004b6e:	687a      	ldr	r2, [r7, #4]
 8004b70:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004b72:	0212      	lsls	r2, r2, #8
 8004b74:	4311      	orrs	r1, r2
 8004b76:	687a      	ldr	r2, [r7, #4]
 8004b78:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004b7a:	0852      	lsrs	r2, r2, #1
 8004b7c:	3a01      	subs	r2, #1
 8004b7e:	0552      	lsls	r2, r2, #21
 8004b80:	4311      	orrs	r1, r2
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004b86:	0852      	lsrs	r2, r2, #1
 8004b88:	3a01      	subs	r2, #1
 8004b8a:	0652      	lsls	r2, r2, #25
 8004b8c:	4311      	orrs	r1, r2
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004b92:	06d2      	lsls	r2, r2, #27
 8004b94:	430a      	orrs	r2, r1
 8004b96:	4912      	ldr	r1, [pc, #72]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004b9c:	4b10      	ldr	r3, [pc, #64]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a0f      	ldr	r2, [pc, #60]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004ba2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ba6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ba8:	4b0d      	ldr	r3, [pc, #52]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004baa:	68db      	ldr	r3, [r3, #12]
 8004bac:	4a0c      	ldr	r2, [pc, #48]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004bae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004bb2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004bb4:	f7fd f96c 	bl	8001e90 <HAL_GetTick>
 8004bb8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bba:	e008      	b.n	8004bce <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bbc:	f7fd f968 	bl	8001e90 <HAL_GetTick>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	2b02      	cmp	r3, #2
 8004bc8:	d901      	bls.n	8004bce <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004bca:	2303      	movs	r3, #3
 8004bcc:	e058      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bce:	4b04      	ldr	r3, [pc, #16]	; (8004be0 <HAL_RCC_OscConfig+0x784>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d0f0      	beq.n	8004bbc <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004bda:	e050      	b.n	8004c7e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e04f      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
 8004be0:	40021000 	.word	0x40021000
 8004be4:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004be8:	4b27      	ldr	r3, [pc, #156]	; (8004c88 <HAL_RCC_OscConfig+0x82c>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d144      	bne.n	8004c7e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004bf4:	4b24      	ldr	r3, [pc, #144]	; (8004c88 <HAL_RCC_OscConfig+0x82c>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a23      	ldr	r2, [pc, #140]	; (8004c88 <HAL_RCC_OscConfig+0x82c>)
 8004bfa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004bfe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c00:	4b21      	ldr	r3, [pc, #132]	; (8004c88 <HAL_RCC_OscConfig+0x82c>)
 8004c02:	68db      	ldr	r3, [r3, #12]
 8004c04:	4a20      	ldr	r2, [pc, #128]	; (8004c88 <HAL_RCC_OscConfig+0x82c>)
 8004c06:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c0a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004c0c:	f7fd f940 	bl	8001e90 <HAL_GetTick>
 8004c10:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c12:	e008      	b.n	8004c26 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c14:	f7fd f93c 	bl	8001e90 <HAL_GetTick>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	1ad3      	subs	r3, r2, r3
 8004c1e:	2b02      	cmp	r3, #2
 8004c20:	d901      	bls.n	8004c26 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e02c      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c26:	4b18      	ldr	r3, [pc, #96]	; (8004c88 <HAL_RCC_OscConfig+0x82c>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d0f0      	beq.n	8004c14 <HAL_RCC_OscConfig+0x7b8>
 8004c32:	e024      	b.n	8004c7e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c34:	69bb      	ldr	r3, [r7, #24]
 8004c36:	2b0c      	cmp	r3, #12
 8004c38:	d01f      	beq.n	8004c7a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c3a:	4b13      	ldr	r3, [pc, #76]	; (8004c88 <HAL_RCC_OscConfig+0x82c>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a12      	ldr	r2, [pc, #72]	; (8004c88 <HAL_RCC_OscConfig+0x82c>)
 8004c40:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c46:	f7fd f923 	bl	8001e90 <HAL_GetTick>
 8004c4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c4c:	e008      	b.n	8004c60 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c4e:	f7fd f91f 	bl	8001e90 <HAL_GetTick>
 8004c52:	4602      	mov	r2, r0
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	1ad3      	subs	r3, r2, r3
 8004c58:	2b02      	cmp	r3, #2
 8004c5a:	d901      	bls.n	8004c60 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	e00f      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c60:	4b09      	ldr	r3, [pc, #36]	; (8004c88 <HAL_RCC_OscConfig+0x82c>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d1f0      	bne.n	8004c4e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004c6c:	4b06      	ldr	r3, [pc, #24]	; (8004c88 <HAL_RCC_OscConfig+0x82c>)
 8004c6e:	68da      	ldr	r2, [r3, #12]
 8004c70:	4905      	ldr	r1, [pc, #20]	; (8004c88 <HAL_RCC_OscConfig+0x82c>)
 8004c72:	4b06      	ldr	r3, [pc, #24]	; (8004c8c <HAL_RCC_OscConfig+0x830>)
 8004c74:	4013      	ands	r3, r2
 8004c76:	60cb      	str	r3, [r1, #12]
 8004c78:	e001      	b.n	8004c7e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e000      	b.n	8004c80 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004c7e:	2300      	movs	r3, #0
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3720      	adds	r7, #32
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}
 8004c88:	40021000 	.word	0x40021000
 8004c8c:	feeefffc 	.word	0xfeeefffc

08004c90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b086      	sub	sp, #24
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d101      	bne.n	8004ca8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e11d      	b.n	8004ee4 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ca8:	4b90      	ldr	r3, [pc, #576]	; (8004eec <HAL_RCC_ClockConfig+0x25c>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 030f 	and.w	r3, r3, #15
 8004cb0:	683a      	ldr	r2, [r7, #0]
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	d910      	bls.n	8004cd8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cb6:	4b8d      	ldr	r3, [pc, #564]	; (8004eec <HAL_RCC_ClockConfig+0x25c>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f023 020f 	bic.w	r2, r3, #15
 8004cbe:	498b      	ldr	r1, [pc, #556]	; (8004eec <HAL_RCC_ClockConfig+0x25c>)
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cc6:	4b89      	ldr	r3, [pc, #548]	; (8004eec <HAL_RCC_ClockConfig+0x25c>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 030f 	and.w	r3, r3, #15
 8004cce:	683a      	ldr	r2, [r7, #0]
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d001      	beq.n	8004cd8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e105      	b.n	8004ee4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f003 0302 	and.w	r3, r3, #2
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d010      	beq.n	8004d06 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	689a      	ldr	r2, [r3, #8]
 8004ce8:	4b81      	ldr	r3, [pc, #516]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d908      	bls.n	8004d06 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cf4:	4b7e      	ldr	r3, [pc, #504]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	497b      	ldr	r1, [pc, #492]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004d02:	4313      	orrs	r3, r2
 8004d04:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d079      	beq.n	8004e06 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	2b03      	cmp	r3, #3
 8004d18:	d11e      	bne.n	8004d58 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d1a:	4b75      	ldr	r3, [pc, #468]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d101      	bne.n	8004d2a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e0dc      	b.n	8004ee4 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004d2a:	f000 fa09 	bl	8005140 <RCC_GetSysClockFreqFromPLLSource>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	4a70      	ldr	r2, [pc, #448]	; (8004ef4 <HAL_RCC_ClockConfig+0x264>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d946      	bls.n	8004dc4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004d36:	4b6e      	ldr	r3, [pc, #440]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d140      	bne.n	8004dc4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004d42:	4b6b      	ldr	r3, [pc, #428]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d4a:	4a69      	ldr	r2, [pc, #420]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004d4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d50:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004d52:	2380      	movs	r3, #128	; 0x80
 8004d54:	617b      	str	r3, [r7, #20]
 8004d56:	e035      	b.n	8004dc4 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	d107      	bne.n	8004d70 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d60:	4b63      	ldr	r3, [pc, #396]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d115      	bne.n	8004d98 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e0b9      	b.n	8004ee4 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d107      	bne.n	8004d88 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d78:	4b5d      	ldr	r3, [pc, #372]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 0302 	and.w	r3, r3, #2
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d109      	bne.n	8004d98 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	e0ad      	b.n	8004ee4 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d88:	4b59      	ldr	r3, [pc, #356]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d101      	bne.n	8004d98 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e0a5      	b.n	8004ee4 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004d98:	f000 f8b4 	bl	8004f04 <HAL_RCC_GetSysClockFreq>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	4a55      	ldr	r2, [pc, #340]	; (8004ef4 <HAL_RCC_ClockConfig+0x264>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d90f      	bls.n	8004dc4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004da4:	4b52      	ldr	r3, [pc, #328]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d109      	bne.n	8004dc4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004db0:	4b4f      	ldr	r3, [pc, #316]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004db8:	4a4d      	ldr	r2, [pc, #308]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004dba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004dbe:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004dc0:	2380      	movs	r3, #128	; 0x80
 8004dc2:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004dc4:	4b4a      	ldr	r3, [pc, #296]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	f023 0203 	bic.w	r2, r3, #3
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	4947      	ldr	r1, [pc, #284]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dd6:	f7fd f85b 	bl	8001e90 <HAL_GetTick>
 8004dda:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ddc:	e00a      	b.n	8004df4 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dde:	f7fd f857 	bl	8001e90 <HAL_GetTick>
 8004de2:	4602      	mov	r2, r0
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d901      	bls.n	8004df4 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004df0:	2303      	movs	r3, #3
 8004df2:	e077      	b.n	8004ee4 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004df4:	4b3e      	ldr	r3, [pc, #248]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	f003 020c 	and.w	r2, r3, #12
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	009b      	lsls	r3, r3, #2
 8004e02:	429a      	cmp	r2, r3
 8004e04:	d1eb      	bne.n	8004dde <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	2b80      	cmp	r3, #128	; 0x80
 8004e0a:	d105      	bne.n	8004e18 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004e0c:	4b38      	ldr	r3, [pc, #224]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	4a37      	ldr	r2, [pc, #220]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004e12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004e16:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0302 	and.w	r3, r3, #2
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d010      	beq.n	8004e46 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	689a      	ldr	r2, [r3, #8]
 8004e28:	4b31      	ldr	r3, [pc, #196]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d208      	bcs.n	8004e46 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e34:	4b2e      	ldr	r3, [pc, #184]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	492b      	ldr	r1, [pc, #172]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004e42:	4313      	orrs	r3, r2
 8004e44:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e46:	4b29      	ldr	r3, [pc, #164]	; (8004eec <HAL_RCC_ClockConfig+0x25c>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 030f 	and.w	r3, r3, #15
 8004e4e:	683a      	ldr	r2, [r7, #0]
 8004e50:	429a      	cmp	r2, r3
 8004e52:	d210      	bcs.n	8004e76 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e54:	4b25      	ldr	r3, [pc, #148]	; (8004eec <HAL_RCC_ClockConfig+0x25c>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f023 020f 	bic.w	r2, r3, #15
 8004e5c:	4923      	ldr	r1, [pc, #140]	; (8004eec <HAL_RCC_ClockConfig+0x25c>)
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	4313      	orrs	r3, r2
 8004e62:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e64:	4b21      	ldr	r3, [pc, #132]	; (8004eec <HAL_RCC_ClockConfig+0x25c>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 030f 	and.w	r3, r3, #15
 8004e6c:	683a      	ldr	r2, [r7, #0]
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	d001      	beq.n	8004e76 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	e036      	b.n	8004ee4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f003 0304 	and.w	r3, r3, #4
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d008      	beq.n	8004e94 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e82:	4b1b      	ldr	r3, [pc, #108]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	4918      	ldr	r1, [pc, #96]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004e90:	4313      	orrs	r3, r2
 8004e92:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0308 	and.w	r3, r3, #8
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d009      	beq.n	8004eb4 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ea0:	4b13      	ldr	r3, [pc, #76]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	691b      	ldr	r3, [r3, #16]
 8004eac:	00db      	lsls	r3, r3, #3
 8004eae:	4910      	ldr	r1, [pc, #64]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004eb4:	f000 f826 	bl	8004f04 <HAL_RCC_GetSysClockFreq>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	4b0d      	ldr	r3, [pc, #52]	; (8004ef0 <HAL_RCC_ClockConfig+0x260>)
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	091b      	lsrs	r3, r3, #4
 8004ec0:	f003 030f 	and.w	r3, r3, #15
 8004ec4:	490c      	ldr	r1, [pc, #48]	; (8004ef8 <HAL_RCC_ClockConfig+0x268>)
 8004ec6:	5ccb      	ldrb	r3, [r1, r3]
 8004ec8:	f003 031f 	and.w	r3, r3, #31
 8004ecc:	fa22 f303 	lsr.w	r3, r2, r3
 8004ed0:	4a0a      	ldr	r2, [pc, #40]	; (8004efc <HAL_RCC_ClockConfig+0x26c>)
 8004ed2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004ed4:	4b0a      	ldr	r3, [pc, #40]	; (8004f00 <HAL_RCC_ClockConfig+0x270>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f7fc ff89 	bl	8001df0 <HAL_InitTick>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	73fb      	strb	r3, [r7, #15]

  return status;
 8004ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3718      	adds	r7, #24
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}
 8004eec:	40022000 	.word	0x40022000
 8004ef0:	40021000 	.word	0x40021000
 8004ef4:	04c4b400 	.word	0x04c4b400
 8004ef8:	08007760 	.word	0x08007760
 8004efc:	20004b00 	.word	0x20004b00
 8004f00:	20004b04 	.word	0x20004b04

08004f04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b089      	sub	sp, #36	; 0x24
 8004f08:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	61fb      	str	r3, [r7, #28]
 8004f0e:	2300      	movs	r3, #0
 8004f10:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f12:	4b3e      	ldr	r3, [pc, #248]	; (800500c <HAL_RCC_GetSysClockFreq+0x108>)
 8004f14:	689b      	ldr	r3, [r3, #8]
 8004f16:	f003 030c 	and.w	r3, r3, #12
 8004f1a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004f1c:	4b3b      	ldr	r3, [pc, #236]	; (800500c <HAL_RCC_GetSysClockFreq+0x108>)
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	f003 0303 	and.w	r3, r3, #3
 8004f24:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d005      	beq.n	8004f38 <HAL_RCC_GetSysClockFreq+0x34>
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	2b0c      	cmp	r3, #12
 8004f30:	d121      	bne.n	8004f76 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d11e      	bne.n	8004f76 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004f38:	4b34      	ldr	r3, [pc, #208]	; (800500c <HAL_RCC_GetSysClockFreq+0x108>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 0308 	and.w	r3, r3, #8
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d107      	bne.n	8004f54 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004f44:	4b31      	ldr	r3, [pc, #196]	; (800500c <HAL_RCC_GetSysClockFreq+0x108>)
 8004f46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f4a:	0a1b      	lsrs	r3, r3, #8
 8004f4c:	f003 030f 	and.w	r3, r3, #15
 8004f50:	61fb      	str	r3, [r7, #28]
 8004f52:	e005      	b.n	8004f60 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004f54:	4b2d      	ldr	r3, [pc, #180]	; (800500c <HAL_RCC_GetSysClockFreq+0x108>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	091b      	lsrs	r3, r3, #4
 8004f5a:	f003 030f 	and.w	r3, r3, #15
 8004f5e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004f60:	4a2b      	ldr	r2, [pc, #172]	; (8005010 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f68:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d10d      	bne.n	8004f8c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004f70:	69fb      	ldr	r3, [r7, #28]
 8004f72:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f74:	e00a      	b.n	8004f8c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	2b04      	cmp	r3, #4
 8004f7a:	d102      	bne.n	8004f82 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f7c:	4b25      	ldr	r3, [pc, #148]	; (8005014 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f7e:	61bb      	str	r3, [r7, #24]
 8004f80:	e004      	b.n	8004f8c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	2b08      	cmp	r3, #8
 8004f86:	d101      	bne.n	8004f8c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f88:	4b23      	ldr	r3, [pc, #140]	; (8005018 <HAL_RCC_GetSysClockFreq+0x114>)
 8004f8a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	2b0c      	cmp	r3, #12
 8004f90:	d134      	bne.n	8004ffc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f92:	4b1e      	ldr	r3, [pc, #120]	; (800500c <HAL_RCC_GetSysClockFreq+0x108>)
 8004f94:	68db      	ldr	r3, [r3, #12]
 8004f96:	f003 0303 	and.w	r3, r3, #3
 8004f9a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	2b02      	cmp	r3, #2
 8004fa0:	d003      	beq.n	8004faa <HAL_RCC_GetSysClockFreq+0xa6>
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	2b03      	cmp	r3, #3
 8004fa6:	d003      	beq.n	8004fb0 <HAL_RCC_GetSysClockFreq+0xac>
 8004fa8:	e005      	b.n	8004fb6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004faa:	4b1a      	ldr	r3, [pc, #104]	; (8005014 <HAL_RCC_GetSysClockFreq+0x110>)
 8004fac:	617b      	str	r3, [r7, #20]
      break;
 8004fae:	e005      	b.n	8004fbc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004fb0:	4b19      	ldr	r3, [pc, #100]	; (8005018 <HAL_RCC_GetSysClockFreq+0x114>)
 8004fb2:	617b      	str	r3, [r7, #20]
      break;
 8004fb4:	e002      	b.n	8004fbc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	617b      	str	r3, [r7, #20]
      break;
 8004fba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004fbc:	4b13      	ldr	r3, [pc, #76]	; (800500c <HAL_RCC_GetSysClockFreq+0x108>)
 8004fbe:	68db      	ldr	r3, [r3, #12]
 8004fc0:	091b      	lsrs	r3, r3, #4
 8004fc2:	f003 030f 	and.w	r3, r3, #15
 8004fc6:	3301      	adds	r3, #1
 8004fc8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004fca:	4b10      	ldr	r3, [pc, #64]	; (800500c <HAL_RCC_GetSysClockFreq+0x108>)
 8004fcc:	68db      	ldr	r3, [r3, #12]
 8004fce:	0a1b      	lsrs	r3, r3, #8
 8004fd0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004fd4:	697a      	ldr	r2, [r7, #20]
 8004fd6:	fb03 f202 	mul.w	r2, r3, r2
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fe0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004fe2:	4b0a      	ldr	r3, [pc, #40]	; (800500c <HAL_RCC_GetSysClockFreq+0x108>)
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	0e5b      	lsrs	r3, r3, #25
 8004fe8:	f003 0303 	and.w	r3, r3, #3
 8004fec:	3301      	adds	r3, #1
 8004fee:	005b      	lsls	r3, r3, #1
 8004ff0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004ff2:	697a      	ldr	r2, [r7, #20]
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ffa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004ffc:	69bb      	ldr	r3, [r7, #24]
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3724      	adds	r7, #36	; 0x24
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop
 800500c:	40021000 	.word	0x40021000
 8005010:	08007778 	.word	0x08007778
 8005014:	00f42400 	.word	0x00f42400
 8005018:	007a1200 	.word	0x007a1200

0800501c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800501c:	b480      	push	{r7}
 800501e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005020:	4b03      	ldr	r3, [pc, #12]	; (8005030 <HAL_RCC_GetHCLKFreq+0x14>)
 8005022:	681b      	ldr	r3, [r3, #0]
}
 8005024:	4618      	mov	r0, r3
 8005026:	46bd      	mov	sp, r7
 8005028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502c:	4770      	bx	lr
 800502e:	bf00      	nop
 8005030:	20004b00 	.word	0x20004b00

08005034 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005038:	f7ff fff0 	bl	800501c <HAL_RCC_GetHCLKFreq>
 800503c:	4602      	mov	r2, r0
 800503e:	4b06      	ldr	r3, [pc, #24]	; (8005058 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	0a1b      	lsrs	r3, r3, #8
 8005044:	f003 0307 	and.w	r3, r3, #7
 8005048:	4904      	ldr	r1, [pc, #16]	; (800505c <HAL_RCC_GetPCLK1Freq+0x28>)
 800504a:	5ccb      	ldrb	r3, [r1, r3]
 800504c:	f003 031f 	and.w	r3, r3, #31
 8005050:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005054:	4618      	mov	r0, r3
 8005056:	bd80      	pop	{r7, pc}
 8005058:	40021000 	.word	0x40021000
 800505c:	08007770 	.word	0x08007770

08005060 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005064:	f7ff ffda 	bl	800501c <HAL_RCC_GetHCLKFreq>
 8005068:	4602      	mov	r2, r0
 800506a:	4b06      	ldr	r3, [pc, #24]	; (8005084 <HAL_RCC_GetPCLK2Freq+0x24>)
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	0adb      	lsrs	r3, r3, #11
 8005070:	f003 0307 	and.w	r3, r3, #7
 8005074:	4904      	ldr	r1, [pc, #16]	; (8005088 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005076:	5ccb      	ldrb	r3, [r1, r3]
 8005078:	f003 031f 	and.w	r3, r3, #31
 800507c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005080:	4618      	mov	r0, r3
 8005082:	bd80      	pop	{r7, pc}
 8005084:	40021000 	.word	0x40021000
 8005088:	08007770 	.word	0x08007770

0800508c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b086      	sub	sp, #24
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005094:	2300      	movs	r3, #0
 8005096:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005098:	4b27      	ldr	r3, [pc, #156]	; (8005138 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800509a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800509c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d003      	beq.n	80050ac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80050a4:	f7ff f906 	bl	80042b4 <HAL_PWREx_GetVoltageRange>
 80050a8:	6178      	str	r0, [r7, #20]
 80050aa:	e014      	b.n	80050d6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80050ac:	4b22      	ldr	r3, [pc, #136]	; (8005138 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80050ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050b0:	4a21      	ldr	r2, [pc, #132]	; (8005138 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80050b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050b6:	6593      	str	r3, [r2, #88]	; 0x58
 80050b8:	4b1f      	ldr	r3, [pc, #124]	; (8005138 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80050ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050c0:	60fb      	str	r3, [r7, #12]
 80050c2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80050c4:	f7ff f8f6 	bl	80042b4 <HAL_PWREx_GetVoltageRange>
 80050c8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80050ca:	4b1b      	ldr	r3, [pc, #108]	; (8005138 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80050cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050ce:	4a1a      	ldr	r2, [pc, #104]	; (8005138 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80050d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050d4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050dc:	d10b      	bne.n	80050f6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2b80      	cmp	r3, #128	; 0x80
 80050e2:	d913      	bls.n	800510c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2ba0      	cmp	r3, #160	; 0xa0
 80050e8:	d902      	bls.n	80050f0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80050ea:	2302      	movs	r3, #2
 80050ec:	613b      	str	r3, [r7, #16]
 80050ee:	e00d      	b.n	800510c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050f0:	2301      	movs	r3, #1
 80050f2:	613b      	str	r3, [r7, #16]
 80050f4:	e00a      	b.n	800510c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2b7f      	cmp	r3, #127	; 0x7f
 80050fa:	d902      	bls.n	8005102 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80050fc:	2302      	movs	r3, #2
 80050fe:	613b      	str	r3, [r7, #16]
 8005100:	e004      	b.n	800510c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2b70      	cmp	r3, #112	; 0x70
 8005106:	d101      	bne.n	800510c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005108:	2301      	movs	r3, #1
 800510a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800510c:	4b0b      	ldr	r3, [pc, #44]	; (800513c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f023 020f 	bic.w	r2, r3, #15
 8005114:	4909      	ldr	r1, [pc, #36]	; (800513c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	4313      	orrs	r3, r2
 800511a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800511c:	4b07      	ldr	r3, [pc, #28]	; (800513c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 030f 	and.w	r3, r3, #15
 8005124:	693a      	ldr	r2, [r7, #16]
 8005126:	429a      	cmp	r2, r3
 8005128:	d001      	beq.n	800512e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e000      	b.n	8005130 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800512e:	2300      	movs	r3, #0
}
 8005130:	4618      	mov	r0, r3
 8005132:	3718      	adds	r7, #24
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}
 8005138:	40021000 	.word	0x40021000
 800513c:	40022000 	.word	0x40022000

08005140 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005140:	b480      	push	{r7}
 8005142:	b087      	sub	sp, #28
 8005144:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005146:	4b2d      	ldr	r3, [pc, #180]	; (80051fc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005148:	68db      	ldr	r3, [r3, #12]
 800514a:	f003 0303 	and.w	r3, r3, #3
 800514e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2b03      	cmp	r3, #3
 8005154:	d00b      	beq.n	800516e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2b03      	cmp	r3, #3
 800515a:	d825      	bhi.n	80051a8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2b01      	cmp	r3, #1
 8005160:	d008      	beq.n	8005174 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2b02      	cmp	r3, #2
 8005166:	d11f      	bne.n	80051a8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005168:	4b25      	ldr	r3, [pc, #148]	; (8005200 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800516a:	613b      	str	r3, [r7, #16]
    break;
 800516c:	e01f      	b.n	80051ae <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800516e:	4b25      	ldr	r3, [pc, #148]	; (8005204 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005170:	613b      	str	r3, [r7, #16]
    break;
 8005172:	e01c      	b.n	80051ae <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005174:	4b21      	ldr	r3, [pc, #132]	; (80051fc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0308 	and.w	r3, r3, #8
 800517c:	2b00      	cmp	r3, #0
 800517e:	d107      	bne.n	8005190 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005180:	4b1e      	ldr	r3, [pc, #120]	; (80051fc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005182:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005186:	0a1b      	lsrs	r3, r3, #8
 8005188:	f003 030f 	and.w	r3, r3, #15
 800518c:	617b      	str	r3, [r7, #20]
 800518e:	e005      	b.n	800519c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005190:	4b1a      	ldr	r3, [pc, #104]	; (80051fc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	091b      	lsrs	r3, r3, #4
 8005196:	f003 030f 	and.w	r3, r3, #15
 800519a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800519c:	4a1a      	ldr	r2, [pc, #104]	; (8005208 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051a4:	613b      	str	r3, [r7, #16]
    break;
 80051a6:	e002      	b.n	80051ae <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80051a8:	2300      	movs	r3, #0
 80051aa:	613b      	str	r3, [r7, #16]
    break;
 80051ac:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80051ae:	4b13      	ldr	r3, [pc, #76]	; (80051fc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	091b      	lsrs	r3, r3, #4
 80051b4:	f003 030f 	and.w	r3, r3, #15
 80051b8:	3301      	adds	r3, #1
 80051ba:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80051bc:	4b0f      	ldr	r3, [pc, #60]	; (80051fc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	0a1b      	lsrs	r3, r3, #8
 80051c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051c6:	693a      	ldr	r2, [r7, #16]
 80051c8:	fb03 f202 	mul.w	r2, r3, r2
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80051d2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051d4:	4b09      	ldr	r3, [pc, #36]	; (80051fc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	0e5b      	lsrs	r3, r3, #25
 80051da:	f003 0303 	and.w	r3, r3, #3
 80051de:	3301      	adds	r3, #1
 80051e0:	005b      	lsls	r3, r3, #1
 80051e2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80051e4:	693a      	ldr	r2, [r7, #16]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ec:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80051ee:	683b      	ldr	r3, [r7, #0]
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	371c      	adds	r7, #28
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr
 80051fc:	40021000 	.word	0x40021000
 8005200:	00f42400 	.word	0x00f42400
 8005204:	007a1200 	.word	0x007a1200
 8005208:	08007778 	.word	0x08007778

0800520c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b086      	sub	sp, #24
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005214:	2300      	movs	r3, #0
 8005216:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005218:	2300      	movs	r3, #0
 800521a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005224:	2b00      	cmp	r3, #0
 8005226:	d040      	beq.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800522c:	2b80      	cmp	r3, #128	; 0x80
 800522e:	d02a      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005230:	2b80      	cmp	r3, #128	; 0x80
 8005232:	d825      	bhi.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005234:	2b60      	cmp	r3, #96	; 0x60
 8005236:	d026      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005238:	2b60      	cmp	r3, #96	; 0x60
 800523a:	d821      	bhi.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800523c:	2b40      	cmp	r3, #64	; 0x40
 800523e:	d006      	beq.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005240:	2b40      	cmp	r3, #64	; 0x40
 8005242:	d81d      	bhi.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005244:	2b00      	cmp	r3, #0
 8005246:	d009      	beq.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005248:	2b20      	cmp	r3, #32
 800524a:	d010      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x62>
 800524c:	e018      	b.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800524e:	4b89      	ldr	r3, [pc, #548]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005250:	68db      	ldr	r3, [r3, #12]
 8005252:	4a88      	ldr	r2, [pc, #544]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005254:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005258:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800525a:	e015      	b.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	3304      	adds	r3, #4
 8005260:	2100      	movs	r1, #0
 8005262:	4618      	mov	r0, r3
 8005264:	f000 fb62 	bl	800592c <RCCEx_PLLSAI1_Config>
 8005268:	4603      	mov	r3, r0
 800526a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800526c:	e00c      	b.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	3320      	adds	r3, #32
 8005272:	2100      	movs	r1, #0
 8005274:	4618      	mov	r0, r3
 8005276:	f000 fc4d 	bl	8005b14 <RCCEx_PLLSAI2_Config>
 800527a:	4603      	mov	r3, r0
 800527c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800527e:	e003      	b.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	74fb      	strb	r3, [r7, #19]
      break;
 8005284:	e000      	b.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005286:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005288:	7cfb      	ldrb	r3, [r7, #19]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d10b      	bne.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800528e:	4b79      	ldr	r3, [pc, #484]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005290:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005294:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800529c:	4975      	ldr	r1, [pc, #468]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800529e:	4313      	orrs	r3, r2
 80052a0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80052a4:	e001      	b.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052a6:	7cfb      	ldrb	r3, [r7, #19]
 80052a8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d047      	beq.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052be:	d030      	beq.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80052c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052c4:	d82a      	bhi.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80052c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80052ca:	d02a      	beq.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80052cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80052d0:	d824      	bhi.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80052d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80052d6:	d008      	beq.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0xde>
 80052d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80052dc:	d81e      	bhi.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x110>
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d00a      	beq.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80052e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80052e6:	d010      	beq.n	800530a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80052e8:	e018      	b.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80052ea:	4b62      	ldr	r3, [pc, #392]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052ec:	68db      	ldr	r3, [r3, #12]
 80052ee:	4a61      	ldr	r2, [pc, #388]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80052f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052f4:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80052f6:	e015      	b.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	3304      	adds	r3, #4
 80052fc:	2100      	movs	r1, #0
 80052fe:	4618      	mov	r0, r3
 8005300:	f000 fb14 	bl	800592c <RCCEx_PLLSAI1_Config>
 8005304:	4603      	mov	r3, r0
 8005306:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005308:	e00c      	b.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	3320      	adds	r3, #32
 800530e:	2100      	movs	r1, #0
 8005310:	4618      	mov	r0, r3
 8005312:	f000 fbff 	bl	8005b14 <RCCEx_PLLSAI2_Config>
 8005316:	4603      	mov	r3, r0
 8005318:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800531a:	e003      	b.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	74fb      	strb	r3, [r7, #19]
      break;
 8005320:	e000      	b.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005322:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005324:	7cfb      	ldrb	r3, [r7, #19]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d10b      	bne.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800532a:	4b52      	ldr	r3, [pc, #328]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800532c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005330:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005338:	494e      	ldr	r1, [pc, #312]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800533a:	4313      	orrs	r3, r2
 800533c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8005340:	e001      	b.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005342:	7cfb      	ldrb	r3, [r7, #19]
 8005344:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800534e:	2b00      	cmp	r3, #0
 8005350:	f000 809f 	beq.w	8005492 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005354:	2300      	movs	r3, #0
 8005356:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005358:	4b46      	ldr	r3, [pc, #280]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800535a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800535c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005360:	2b00      	cmp	r3, #0
 8005362:	d101      	bne.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005364:	2301      	movs	r3, #1
 8005366:	e000      	b.n	800536a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005368:	2300      	movs	r3, #0
 800536a:	2b00      	cmp	r3, #0
 800536c:	d00d      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800536e:	4b41      	ldr	r3, [pc, #260]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005370:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005372:	4a40      	ldr	r2, [pc, #256]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005374:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005378:	6593      	str	r3, [r2, #88]	; 0x58
 800537a:	4b3e      	ldr	r3, [pc, #248]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800537c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800537e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005382:	60bb      	str	r3, [r7, #8]
 8005384:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005386:	2301      	movs	r3, #1
 8005388:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800538a:	4b3b      	ldr	r3, [pc, #236]	; (8005478 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a3a      	ldr	r2, [pc, #232]	; (8005478 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005390:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005394:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005396:	f7fc fd7b 	bl	8001e90 <HAL_GetTick>
 800539a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800539c:	e009      	b.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800539e:	f7fc fd77 	bl	8001e90 <HAL_GetTick>
 80053a2:	4602      	mov	r2, r0
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	1ad3      	subs	r3, r2, r3
 80053a8:	2b02      	cmp	r3, #2
 80053aa:	d902      	bls.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80053ac:	2303      	movs	r3, #3
 80053ae:	74fb      	strb	r3, [r7, #19]
        break;
 80053b0:	e005      	b.n	80053be <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80053b2:	4b31      	ldr	r3, [pc, #196]	; (8005478 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d0ef      	beq.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80053be:	7cfb      	ldrb	r3, [r7, #19]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d15b      	bne.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80053c4:	4b2b      	ldr	r3, [pc, #172]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ce:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d01f      	beq.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80053dc:	697a      	ldr	r2, [r7, #20]
 80053de:	429a      	cmp	r2, r3
 80053e0:	d019      	beq.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80053e2:	4b24      	ldr	r3, [pc, #144]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053ec:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80053ee:	4b21      	ldr	r3, [pc, #132]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053f4:	4a1f      	ldr	r2, [pc, #124]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80053f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80053fe:	4b1d      	ldr	r3, [pc, #116]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005400:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005404:	4a1b      	ldr	r2, [pc, #108]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005406:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800540a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800540e:	4a19      	ldr	r2, [pc, #100]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	f003 0301 	and.w	r3, r3, #1
 800541c:	2b00      	cmp	r3, #0
 800541e:	d016      	beq.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005420:	f7fc fd36 	bl	8001e90 <HAL_GetTick>
 8005424:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005426:	e00b      	b.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005428:	f7fc fd32 	bl	8001e90 <HAL_GetTick>
 800542c:	4602      	mov	r2, r0
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	f241 3288 	movw	r2, #5000	; 0x1388
 8005436:	4293      	cmp	r3, r2
 8005438:	d902      	bls.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800543a:	2303      	movs	r3, #3
 800543c:	74fb      	strb	r3, [r7, #19]
            break;
 800543e:	e006      	b.n	800544e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005440:	4b0c      	ldr	r3, [pc, #48]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005442:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005446:	f003 0302 	and.w	r3, r3, #2
 800544a:	2b00      	cmp	r3, #0
 800544c:	d0ec      	beq.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800544e:	7cfb      	ldrb	r3, [r7, #19]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d10c      	bne.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005454:	4b07      	ldr	r3, [pc, #28]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005456:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800545a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005464:	4903      	ldr	r1, [pc, #12]	; (8005474 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005466:	4313      	orrs	r3, r2
 8005468:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800546c:	e008      	b.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800546e:	7cfb      	ldrb	r3, [r7, #19]
 8005470:	74bb      	strb	r3, [r7, #18]
 8005472:	e005      	b.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005474:	40021000 	.word	0x40021000
 8005478:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800547c:	7cfb      	ldrb	r3, [r7, #19]
 800547e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005480:	7c7b      	ldrb	r3, [r7, #17]
 8005482:	2b01      	cmp	r3, #1
 8005484:	d105      	bne.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005486:	4ba0      	ldr	r3, [pc, #640]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800548a:	4a9f      	ldr	r2, [pc, #636]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800548c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005490:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f003 0301 	and.w	r3, r3, #1
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00a      	beq.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800549e:	4b9a      	ldr	r3, [pc, #616]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054a4:	f023 0203 	bic.w	r2, r3, #3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ac:	4996      	ldr	r1, [pc, #600]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054ae:	4313      	orrs	r3, r2
 80054b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 0302 	and.w	r3, r3, #2
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d00a      	beq.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80054c0:	4b91      	ldr	r3, [pc, #580]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054c6:	f023 020c 	bic.w	r2, r3, #12
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ce:	498e      	ldr	r1, [pc, #568]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054d0:	4313      	orrs	r3, r2
 80054d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 0304 	and.w	r3, r3, #4
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d00a      	beq.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80054e2:	4b89      	ldr	r3, [pc, #548]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054e8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054f0:	4985      	ldr	r1, [pc, #532]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80054f2:	4313      	orrs	r3, r2
 80054f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0308 	and.w	r3, r3, #8
 8005500:	2b00      	cmp	r3, #0
 8005502:	d00a      	beq.n	800551a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005504:	4b80      	ldr	r3, [pc, #512]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800550a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005512:	497d      	ldr	r1, [pc, #500]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005514:	4313      	orrs	r3, r2
 8005516:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 0310 	and.w	r3, r3, #16
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00a      	beq.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005526:	4b78      	ldr	r3, [pc, #480]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005528:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800552c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005534:	4974      	ldr	r1, [pc, #464]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005536:	4313      	orrs	r3, r2
 8005538:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 0320 	and.w	r3, r3, #32
 8005544:	2b00      	cmp	r3, #0
 8005546:	d00a      	beq.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005548:	4b6f      	ldr	r3, [pc, #444]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800554a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800554e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005556:	496c      	ldr	r1, [pc, #432]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005558:	4313      	orrs	r3, r2
 800555a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005566:	2b00      	cmp	r3, #0
 8005568:	d00a      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800556a:	4b67      	ldr	r3, [pc, #412]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800556c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005570:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005578:	4963      	ldr	r1, [pc, #396]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800557a:	4313      	orrs	r3, r2
 800557c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005588:	2b00      	cmp	r3, #0
 800558a:	d00a      	beq.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800558c:	4b5e      	ldr	r3, [pc, #376]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800558e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005592:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800559a:	495b      	ldr	r1, [pc, #364]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800559c:	4313      	orrs	r3, r2
 800559e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d00a      	beq.n	80055c4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80055ae:	4b56      	ldr	r3, [pc, #344]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055b4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055bc:	4952      	ldr	r1, [pc, #328]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055be:	4313      	orrs	r3, r2
 80055c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d00a      	beq.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80055d0:	4b4d      	ldr	r3, [pc, #308]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055d6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055de:	494a      	ldr	r1, [pc, #296]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055e0:	4313      	orrs	r3, r2
 80055e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d00a      	beq.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80055f2:	4b45      	ldr	r3, [pc, #276]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80055f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005600:	4941      	ldr	r1, [pc, #260]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005602:	4313      	orrs	r3, r2
 8005604:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005610:	2b00      	cmp	r3, #0
 8005612:	d00a      	beq.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005614:	4b3c      	ldr	r3, [pc, #240]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005616:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800561a:	f023 0203 	bic.w	r2, r3, #3
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005622:	4939      	ldr	r1, [pc, #228]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005624:	4313      	orrs	r3, r2
 8005626:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005632:	2b00      	cmp	r3, #0
 8005634:	d028      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005636:	4b34      	ldr	r3, [pc, #208]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005638:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800563c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005644:	4930      	ldr	r1, [pc, #192]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005646:	4313      	orrs	r3, r2
 8005648:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005650:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005654:	d106      	bne.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005656:	4b2c      	ldr	r3, [pc, #176]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005658:	68db      	ldr	r3, [r3, #12]
 800565a:	4a2b      	ldr	r2, [pc, #172]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800565c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005660:	60d3      	str	r3, [r2, #12]
 8005662:	e011      	b.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005668:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800566c:	d10c      	bne.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	3304      	adds	r3, #4
 8005672:	2101      	movs	r1, #1
 8005674:	4618      	mov	r0, r3
 8005676:	f000 f959 	bl	800592c <RCCEx_PLLSAI1_Config>
 800567a:	4603      	mov	r3, r0
 800567c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800567e:	7cfb      	ldrb	r3, [r7, #19]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d001      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005684:	7cfb      	ldrb	r3, [r7, #19]
 8005686:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d04d      	beq.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005698:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800569c:	d108      	bne.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800569e:	4b1a      	ldr	r3, [pc, #104]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80056a4:	4a18      	ldr	r2, [pc, #96]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80056aa:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80056ae:	e012      	b.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80056b0:	4b15      	ldr	r3, [pc, #84]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80056b6:	4a14      	ldr	r2, [pc, #80]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80056bc:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80056c0:	4b11      	ldr	r3, [pc, #68]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056c6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80056ce:	490e      	ldr	r1, [pc, #56]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80056da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80056de:	d106      	bne.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056e0:	4b09      	ldr	r3, [pc, #36]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	4a08      	ldr	r2, [pc, #32]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056ea:	60d3      	str	r3, [r2, #12]
 80056ec:	e020      	b.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80056f2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80056f6:	d109      	bne.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80056f8:	4b03      	ldr	r3, [pc, #12]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056fa:	68db      	ldr	r3, [r3, #12]
 80056fc:	4a02      	ldr	r2, [pc, #8]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80056fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005702:	60d3      	str	r3, [r2, #12]
 8005704:	e014      	b.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005706:	bf00      	nop
 8005708:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005710:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005714:	d10c      	bne.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	3304      	adds	r3, #4
 800571a:	2101      	movs	r1, #1
 800571c:	4618      	mov	r0, r3
 800571e:	f000 f905 	bl	800592c <RCCEx_PLLSAI1_Config>
 8005722:	4603      	mov	r3, r0
 8005724:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005726:	7cfb      	ldrb	r3, [r7, #19]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d001      	beq.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800572c:	7cfb      	ldrb	r3, [r7, #19]
 800572e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005738:	2b00      	cmp	r3, #0
 800573a:	d028      	beq.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800573c:	4b7a      	ldr	r3, [pc, #488]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800573e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005742:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800574a:	4977      	ldr	r1, [pc, #476]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800574c:	4313      	orrs	r3, r2
 800574e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005756:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800575a:	d106      	bne.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800575c:	4b72      	ldr	r3, [pc, #456]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800575e:	68db      	ldr	r3, [r3, #12]
 8005760:	4a71      	ldr	r2, [pc, #452]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005762:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005766:	60d3      	str	r3, [r2, #12]
 8005768:	e011      	b.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800576e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005772:	d10c      	bne.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	3304      	adds	r3, #4
 8005778:	2101      	movs	r1, #1
 800577a:	4618      	mov	r0, r3
 800577c:	f000 f8d6 	bl	800592c <RCCEx_PLLSAI1_Config>
 8005780:	4603      	mov	r3, r0
 8005782:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005784:	7cfb      	ldrb	r3, [r7, #19]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d001      	beq.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800578a:	7cfb      	ldrb	r3, [r7, #19]
 800578c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005796:	2b00      	cmp	r3, #0
 8005798:	d01e      	beq.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800579a:	4b63      	ldr	r3, [pc, #396]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800579c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057a0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057aa:	495f      	ldr	r1, [pc, #380]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80057ac:	4313      	orrs	r3, r2
 80057ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80057bc:	d10c      	bne.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	3304      	adds	r3, #4
 80057c2:	2102      	movs	r1, #2
 80057c4:	4618      	mov	r0, r3
 80057c6:	f000 f8b1 	bl	800592c <RCCEx_PLLSAI1_Config>
 80057ca:	4603      	mov	r3, r0
 80057cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80057ce:	7cfb      	ldrb	r3, [r7, #19]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d001      	beq.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80057d4:	7cfb      	ldrb	r3, [r7, #19]
 80057d6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d00b      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80057e4:	4b50      	ldr	r3, [pc, #320]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80057e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80057ea:	f023 0204 	bic.w	r2, r3, #4
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057f4:	494c      	ldr	r1, [pc, #304]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005804:	2b00      	cmp	r3, #0
 8005806:	d00b      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005808:	4b47      	ldr	r3, [pc, #284]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800580a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800580e:	f023 0218 	bic.w	r2, r3, #24
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005818:	4943      	ldr	r1, [pc, #268]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800581a:	4313      	orrs	r3, r2
 800581c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005828:	2b00      	cmp	r3, #0
 800582a:	d035      	beq.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800582c:	4b3e      	ldr	r3, [pc, #248]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a3d      	ldr	r2, [pc, #244]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005832:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005836:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005838:	f7fc fb2a 	bl	8001e90 <HAL_GetTick>
 800583c:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800583e:	e009      	b.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005840:	f7fc fb26 	bl	8001e90 <HAL_GetTick>
 8005844:	4602      	mov	r2, r0
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	2b02      	cmp	r3, #2
 800584c:	d902      	bls.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 800584e:	2303      	movs	r3, #3
 8005850:	74fb      	strb	r3, [r7, #19]
        break;
 8005852:	e005      	b.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005854:	4b34      	ldr	r3, [pc, #208]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800585c:	2b00      	cmp	r3, #0
 800585e:	d1ef      	bne.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 8005860:	7cfb      	ldrb	r3, [r7, #19]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d113      	bne.n	800588e <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 8005866:	4b30      	ldr	r3, [pc, #192]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005868:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800586c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005876:	492c      	ldr	r1, [pc, #176]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005878:	4313      	orrs	r3, r2
 800587a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	3320      	adds	r3, #32
 8005882:	2102      	movs	r1, #2
 8005884:	4618      	mov	r0, r3
 8005886:	f000 f945 	bl	8005b14 <RCCEx_PLLSAI2_Config>
 800588a:	4603      	mov	r3, r0
 800588c:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 800588e:	7cfb      	ldrb	r3, [r7, #19]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d001      	beq.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 8005894:	7cfb      	ldrb	r3, [r7, #19]
 8005896:	74bb      	strb	r3, [r7, #18]
#endif /* LTDC */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d01e      	beq.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    /* Configure the DSI clock source */
    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 80058a4:	4b20      	ldr	r3, [pc, #128]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80058a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80058aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058b4:	491c      	ldr	r1, [pc, #112]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80058b6:	4313      	orrs	r3, r2
 80058b8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058c6:	d10c      	bne.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	3320      	adds	r3, #32
 80058cc:	2101      	movs	r1, #1
 80058ce:	4618      	mov	r0, r3
 80058d0:	f000 f920 	bl	8005b14 <RCCEx_PLLSAI2_Config>
 80058d4:	4603      	mov	r3, r0
 80058d6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80058d8:	7cfb      	ldrb	r3, [r7, #19]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d001      	beq.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      {
        /* set overall return value */
        status = ret;
 80058de:	7cfb      	ldrb	r3, [r7, #19]
 80058e0:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d017      	beq.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x712>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80058ee:	4b0e      	ldr	r3, [pc, #56]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80058f0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80058f4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058fe:	490a      	ldr	r1, [pc, #40]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005900:	4313      	orrs	r3, r2
 8005902:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800590c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005910:	d105      	bne.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x712>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005912:	4b05      	ldr	r3, [pc, #20]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005914:	68db      	ldr	r3, [r3, #12]
 8005916:	4a04      	ldr	r2, [pc, #16]	; (8005928 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005918:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800591c:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800591e:	7cbb      	ldrb	r3, [r7, #18]
}
 8005920:	4618      	mov	r0, r3
 8005922:	3718      	adds	r7, #24
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}
 8005928:	40021000 	.word	0x40021000

0800592c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b084      	sub	sp, #16
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
 8005934:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005936:	2300      	movs	r3, #0
 8005938:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800593a:	4b72      	ldr	r3, [pc, #456]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	f003 0303 	and.w	r3, r3, #3
 8005942:	2b00      	cmp	r3, #0
 8005944:	d00e      	beq.n	8005964 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005946:	4b6f      	ldr	r3, [pc, #444]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	f003 0203 	and.w	r2, r3, #3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	429a      	cmp	r2, r3
 8005954:	d103      	bne.n	800595e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
       ||
 800595a:	2b00      	cmp	r3, #0
 800595c:	d142      	bne.n	80059e4 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	73fb      	strb	r3, [r7, #15]
 8005962:	e03f      	b.n	80059e4 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	2b03      	cmp	r3, #3
 800596a:	d018      	beq.n	800599e <RCCEx_PLLSAI1_Config+0x72>
 800596c:	2b03      	cmp	r3, #3
 800596e:	d825      	bhi.n	80059bc <RCCEx_PLLSAI1_Config+0x90>
 8005970:	2b01      	cmp	r3, #1
 8005972:	d002      	beq.n	800597a <RCCEx_PLLSAI1_Config+0x4e>
 8005974:	2b02      	cmp	r3, #2
 8005976:	d009      	beq.n	800598c <RCCEx_PLLSAI1_Config+0x60>
 8005978:	e020      	b.n	80059bc <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800597a:	4b62      	ldr	r3, [pc, #392]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 0302 	and.w	r3, r3, #2
 8005982:	2b00      	cmp	r3, #0
 8005984:	d11d      	bne.n	80059c2 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005986:	2301      	movs	r3, #1
 8005988:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800598a:	e01a      	b.n	80059c2 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800598c:	4b5d      	ldr	r3, [pc, #372]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005994:	2b00      	cmp	r3, #0
 8005996:	d116      	bne.n	80059c6 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800599c:	e013      	b.n	80059c6 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800599e:	4b59      	ldr	r3, [pc, #356]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d10f      	bne.n	80059ca <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80059aa:	4b56      	ldr	r3, [pc, #344]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d109      	bne.n	80059ca <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80059ba:	e006      	b.n	80059ca <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80059bc:	2301      	movs	r3, #1
 80059be:	73fb      	strb	r3, [r7, #15]
      break;
 80059c0:	e004      	b.n	80059cc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80059c2:	bf00      	nop
 80059c4:	e002      	b.n	80059cc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80059c6:	bf00      	nop
 80059c8:	e000      	b.n	80059cc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80059ca:	bf00      	nop
    }

    if(status == HAL_OK)
 80059cc:	7bfb      	ldrb	r3, [r7, #15]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d108      	bne.n	80059e4 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80059d2:	4b4c      	ldr	r3, [pc, #304]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059d4:	68db      	ldr	r3, [r3, #12]
 80059d6:	f023 0203 	bic.w	r2, r3, #3
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4949      	ldr	r1, [pc, #292]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059e0:	4313      	orrs	r3, r2
 80059e2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80059e4:	7bfb      	ldrb	r3, [r7, #15]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	f040 8086 	bne.w	8005af8 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80059ec:	4b45      	ldr	r3, [pc, #276]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a44      	ldr	r2, [pc, #272]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 80059f2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80059f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059f8:	f7fc fa4a 	bl	8001e90 <HAL_GetTick>
 80059fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80059fe:	e009      	b.n	8005a14 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005a00:	f7fc fa46 	bl	8001e90 <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	2b02      	cmp	r3, #2
 8005a0c:	d902      	bls.n	8005a14 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	73fb      	strb	r3, [r7, #15]
        break;
 8005a12:	e005      	b.n	8005a20 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005a14:	4b3b      	ldr	r3, [pc, #236]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d1ef      	bne.n	8005a00 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005a20:	7bfb      	ldrb	r3, [r7, #15]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d168      	bne.n	8005af8 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d113      	bne.n	8005a54 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a2c:	4b35      	ldr	r3, [pc, #212]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a2e:	691a      	ldr	r2, [r3, #16]
 8005a30:	4b35      	ldr	r3, [pc, #212]	; (8005b08 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005a32:	4013      	ands	r3, r2
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	6892      	ldr	r2, [r2, #8]
 8005a38:	0211      	lsls	r1, r2, #8
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	68d2      	ldr	r2, [r2, #12]
 8005a3e:	06d2      	lsls	r2, r2, #27
 8005a40:	4311      	orrs	r1, r2
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	6852      	ldr	r2, [r2, #4]
 8005a46:	3a01      	subs	r2, #1
 8005a48:	0112      	lsls	r2, r2, #4
 8005a4a:	430a      	orrs	r2, r1
 8005a4c:	492d      	ldr	r1, [pc, #180]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	610b      	str	r3, [r1, #16]
 8005a52:	e02d      	b.n	8005ab0 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d115      	bne.n	8005a86 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a5a:	4b2a      	ldr	r3, [pc, #168]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a5c:	691a      	ldr	r2, [r3, #16]
 8005a5e:	4b2b      	ldr	r3, [pc, #172]	; (8005b0c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a60:	4013      	ands	r3, r2
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	6892      	ldr	r2, [r2, #8]
 8005a66:	0211      	lsls	r1, r2, #8
 8005a68:	687a      	ldr	r2, [r7, #4]
 8005a6a:	6912      	ldr	r2, [r2, #16]
 8005a6c:	0852      	lsrs	r2, r2, #1
 8005a6e:	3a01      	subs	r2, #1
 8005a70:	0552      	lsls	r2, r2, #21
 8005a72:	4311      	orrs	r1, r2
 8005a74:	687a      	ldr	r2, [r7, #4]
 8005a76:	6852      	ldr	r2, [r2, #4]
 8005a78:	3a01      	subs	r2, #1
 8005a7a:	0112      	lsls	r2, r2, #4
 8005a7c:	430a      	orrs	r2, r1
 8005a7e:	4921      	ldr	r1, [pc, #132]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a80:	4313      	orrs	r3, r2
 8005a82:	610b      	str	r3, [r1, #16]
 8005a84:	e014      	b.n	8005ab0 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005a86:	4b1f      	ldr	r3, [pc, #124]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005a88:	691a      	ldr	r2, [r3, #16]
 8005a8a:	4b21      	ldr	r3, [pc, #132]	; (8005b10 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	6892      	ldr	r2, [r2, #8]
 8005a92:	0211      	lsls	r1, r2, #8
 8005a94:	687a      	ldr	r2, [r7, #4]
 8005a96:	6952      	ldr	r2, [r2, #20]
 8005a98:	0852      	lsrs	r2, r2, #1
 8005a9a:	3a01      	subs	r2, #1
 8005a9c:	0652      	lsls	r2, r2, #25
 8005a9e:	4311      	orrs	r1, r2
 8005aa0:	687a      	ldr	r2, [r7, #4]
 8005aa2:	6852      	ldr	r2, [r2, #4]
 8005aa4:	3a01      	subs	r2, #1
 8005aa6:	0112      	lsls	r2, r2, #4
 8005aa8:	430a      	orrs	r2, r1
 8005aaa:	4916      	ldr	r1, [pc, #88]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005aac:	4313      	orrs	r3, r2
 8005aae:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005ab0:	4b14      	ldr	r3, [pc, #80]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a13      	ldr	r2, [pc, #76]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ab6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005aba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005abc:	f7fc f9e8 	bl	8001e90 <HAL_GetTick>
 8005ac0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ac2:	e009      	b.n	8005ad8 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ac4:	f7fc f9e4 	bl	8001e90 <HAL_GetTick>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	1ad3      	subs	r3, r2, r3
 8005ace:	2b02      	cmp	r3, #2
 8005ad0:	d902      	bls.n	8005ad8 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005ad2:	2303      	movs	r3, #3
 8005ad4:	73fb      	strb	r3, [r7, #15]
          break;
 8005ad6:	e005      	b.n	8005ae4 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ad8:	4b0a      	ldr	r3, [pc, #40]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d0ef      	beq.n	8005ac4 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005ae4:	7bfb      	ldrb	r3, [r7, #15]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d106      	bne.n	8005af8 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005aea:	4b06      	ldr	r3, [pc, #24]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005aec:	691a      	ldr	r2, [r3, #16]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	699b      	ldr	r3, [r3, #24]
 8005af2:	4904      	ldr	r1, [pc, #16]	; (8005b04 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005af4:	4313      	orrs	r3, r2
 8005af6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3710      	adds	r7, #16
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
 8005b02:	bf00      	nop
 8005b04:	40021000 	.word	0x40021000
 8005b08:	07ff800f 	.word	0x07ff800f
 8005b0c:	ff9f800f 	.word	0xff9f800f
 8005b10:	f9ff800f 	.word	0xf9ff800f

08005b14 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b084      	sub	sp, #16
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005b22:	4b72      	ldr	r3, [pc, #456]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b24:	68db      	ldr	r3, [r3, #12]
 8005b26:	f003 0303 	and.w	r3, r3, #3
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00e      	beq.n	8005b4c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005b2e:	4b6f      	ldr	r3, [pc, #444]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	f003 0203 	and.w	r2, r3, #3
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d103      	bne.n	8005b46 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
       ||
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d142      	bne.n	8005bcc <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
 8005b48:	73fb      	strb	r3, [r7, #15]
 8005b4a:	e03f      	b.n	8005bcc <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	2b03      	cmp	r3, #3
 8005b52:	d018      	beq.n	8005b86 <RCCEx_PLLSAI2_Config+0x72>
 8005b54:	2b03      	cmp	r3, #3
 8005b56:	d825      	bhi.n	8005ba4 <RCCEx_PLLSAI2_Config+0x90>
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	d002      	beq.n	8005b62 <RCCEx_PLLSAI2_Config+0x4e>
 8005b5c:	2b02      	cmp	r3, #2
 8005b5e:	d009      	beq.n	8005b74 <RCCEx_PLLSAI2_Config+0x60>
 8005b60:	e020      	b.n	8005ba4 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005b62:	4b62      	ldr	r3, [pc, #392]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 0302 	and.w	r3, r3, #2
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d11d      	bne.n	8005baa <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b72:	e01a      	b.n	8005baa <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005b74:	4b5d      	ldr	r3, [pc, #372]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d116      	bne.n	8005bae <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b84:	e013      	b.n	8005bae <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005b86:	4b59      	ldr	r3, [pc, #356]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d10f      	bne.n	8005bb2 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005b92:	4b56      	ldr	r3, [pc, #344]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d109      	bne.n	8005bb2 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005ba2:	e006      	b.n	8005bb2 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	73fb      	strb	r3, [r7, #15]
      break;
 8005ba8:	e004      	b.n	8005bb4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005baa:	bf00      	nop
 8005bac:	e002      	b.n	8005bb4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005bae:	bf00      	nop
 8005bb0:	e000      	b.n	8005bb4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005bb2:	bf00      	nop
    }

    if(status == HAL_OK)
 8005bb4:	7bfb      	ldrb	r3, [r7, #15]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d108      	bne.n	8005bcc <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005bba:	4b4c      	ldr	r3, [pc, #304]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bbc:	68db      	ldr	r3, [r3, #12]
 8005bbe:	f023 0203 	bic.w	r2, r3, #3
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4949      	ldr	r1, [pc, #292]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005bcc:	7bfb      	ldrb	r3, [r7, #15]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	f040 8086 	bne.w	8005ce0 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005bd4:	4b45      	ldr	r3, [pc, #276]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a44      	ldr	r2, [pc, #272]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bde:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005be0:	f7fc f956 	bl	8001e90 <HAL_GetTick>
 8005be4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005be6:	e009      	b.n	8005bfc <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005be8:	f7fc f952 	bl	8001e90 <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	68bb      	ldr	r3, [r7, #8]
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	2b02      	cmp	r3, #2
 8005bf4:	d902      	bls.n	8005bfc <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	73fb      	strb	r3, [r7, #15]
        break;
 8005bfa:	e005      	b.n	8005c08 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005bfc:	4b3b      	ldr	r3, [pc, #236]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d1ef      	bne.n	8005be8 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005c08:	7bfb      	ldrb	r3, [r7, #15]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d168      	bne.n	8005ce0 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d113      	bne.n	8005c3c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005c14:	4b35      	ldr	r3, [pc, #212]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c16:	695a      	ldr	r2, [r3, #20]
 8005c18:	4b35      	ldr	r3, [pc, #212]	; (8005cf0 <RCCEx_PLLSAI2_Config+0x1dc>)
 8005c1a:	4013      	ands	r3, r2
 8005c1c:	687a      	ldr	r2, [r7, #4]
 8005c1e:	6892      	ldr	r2, [r2, #8]
 8005c20:	0211      	lsls	r1, r2, #8
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	68d2      	ldr	r2, [r2, #12]
 8005c26:	06d2      	lsls	r2, r2, #27
 8005c28:	4311      	orrs	r1, r2
 8005c2a:	687a      	ldr	r2, [r7, #4]
 8005c2c:	6852      	ldr	r2, [r2, #4]
 8005c2e:	3a01      	subs	r2, #1
 8005c30:	0112      	lsls	r2, r2, #4
 8005c32:	430a      	orrs	r2, r1
 8005c34:	492d      	ldr	r1, [pc, #180]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c36:	4313      	orrs	r3, r2
 8005c38:	614b      	str	r3, [r1, #20]
 8005c3a:	e02d      	b.n	8005c98 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d115      	bne.n	8005c6e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005c42:	4b2a      	ldr	r3, [pc, #168]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c44:	695a      	ldr	r2, [r3, #20]
 8005c46:	4b2b      	ldr	r3, [pc, #172]	; (8005cf4 <RCCEx_PLLSAI2_Config+0x1e0>)
 8005c48:	4013      	ands	r3, r2
 8005c4a:	687a      	ldr	r2, [r7, #4]
 8005c4c:	6892      	ldr	r2, [r2, #8]
 8005c4e:	0211      	lsls	r1, r2, #8
 8005c50:	687a      	ldr	r2, [r7, #4]
 8005c52:	6912      	ldr	r2, [r2, #16]
 8005c54:	0852      	lsrs	r2, r2, #1
 8005c56:	3a01      	subs	r2, #1
 8005c58:	0552      	lsls	r2, r2, #21
 8005c5a:	4311      	orrs	r1, r2
 8005c5c:	687a      	ldr	r2, [r7, #4]
 8005c5e:	6852      	ldr	r2, [r2, #4]
 8005c60:	3a01      	subs	r2, #1
 8005c62:	0112      	lsls	r2, r2, #4
 8005c64:	430a      	orrs	r2, r1
 8005c66:	4921      	ldr	r1, [pc, #132]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	614b      	str	r3, [r1, #20]
 8005c6c:	e014      	b.n	8005c98 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005c6e:	4b1f      	ldr	r3, [pc, #124]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c70:	695a      	ldr	r2, [r3, #20]
 8005c72:	4b21      	ldr	r3, [pc, #132]	; (8005cf8 <RCCEx_PLLSAI2_Config+0x1e4>)
 8005c74:	4013      	ands	r3, r2
 8005c76:	687a      	ldr	r2, [r7, #4]
 8005c78:	6892      	ldr	r2, [r2, #8]
 8005c7a:	0211      	lsls	r1, r2, #8
 8005c7c:	687a      	ldr	r2, [r7, #4]
 8005c7e:	6952      	ldr	r2, [r2, #20]
 8005c80:	0852      	lsrs	r2, r2, #1
 8005c82:	3a01      	subs	r2, #1
 8005c84:	0652      	lsls	r2, r2, #25
 8005c86:	4311      	orrs	r1, r2
 8005c88:	687a      	ldr	r2, [r7, #4]
 8005c8a:	6852      	ldr	r2, [r2, #4]
 8005c8c:	3a01      	subs	r2, #1
 8005c8e:	0112      	lsls	r2, r2, #4
 8005c90:	430a      	orrs	r2, r1
 8005c92:	4916      	ldr	r1, [pc, #88]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c94:	4313      	orrs	r3, r2
 8005c96:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005c98:	4b14      	ldr	r3, [pc, #80]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a13      	ldr	r2, [pc, #76]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005c9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ca2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ca4:	f7fc f8f4 	bl	8001e90 <HAL_GetTick>
 8005ca8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005caa:	e009      	b.n	8005cc0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005cac:	f7fc f8f0 	bl	8001e90 <HAL_GetTick>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	2b02      	cmp	r3, #2
 8005cb8:	d902      	bls.n	8005cc0 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	73fb      	strb	r3, [r7, #15]
          break;
 8005cbe:	e005      	b.n	8005ccc <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005cc0:	4b0a      	ldr	r3, [pc, #40]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d0ef      	beq.n	8005cac <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005ccc:	7bfb      	ldrb	r3, [r7, #15]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d106      	bne.n	8005ce0 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005cd2:	4b06      	ldr	r3, [pc, #24]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005cd4:	695a      	ldr	r2, [r3, #20]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	699b      	ldr	r3, [r3, #24]
 8005cda:	4904      	ldr	r1, [pc, #16]	; (8005cec <RCCEx_PLLSAI2_Config+0x1d8>)
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	3710      	adds	r7, #16
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	40021000 	.word	0x40021000
 8005cf0:	07ff800f 	.word	0x07ff800f
 8005cf4:	ff9f800f 	.word	0xff9f800f
 8005cf8:	f9ff800f 	.word	0xf9ff800f

08005cfc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b084      	sub	sp, #16
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d101      	bne.n	8005d0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e095      	b.n	8005e3a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d108      	bne.n	8005d28 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d1e:	d009      	beq.n	8005d34 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2200      	movs	r2, #0
 8005d24:	61da      	str	r2, [r3, #28]
 8005d26:	e005      	b.n	8005d34 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2200      	movs	r2, #0
 8005d38:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d106      	bne.n	8005d54 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f7fb fe6a 	bl	8001a28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2202      	movs	r2, #2
 8005d58:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d6a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005d74:	d902      	bls.n	8005d7c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005d76:	2300      	movs	r3, #0
 8005d78:	60fb      	str	r3, [r7, #12]
 8005d7a:	e002      	b.n	8005d82 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005d7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d80:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	68db      	ldr	r3, [r3, #12]
 8005d86:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005d8a:	d007      	beq.n	8005d9c <HAL_SPI_Init+0xa0>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005d94:	d002      	beq.n	8005d9c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005dac:	431a      	orrs	r2, r3
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	691b      	ldr	r3, [r3, #16]
 8005db2:	f003 0302 	and.w	r3, r3, #2
 8005db6:	431a      	orrs	r2, r3
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	695b      	ldr	r3, [r3, #20]
 8005dbc:	f003 0301 	and.w	r3, r3, #1
 8005dc0:	431a      	orrs	r2, r3
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	699b      	ldr	r3, [r3, #24]
 8005dc6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005dca:	431a      	orrs	r2, r3
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	69db      	ldr	r3, [r3, #28]
 8005dd0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005dd4:	431a      	orrs	r2, r3
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6a1b      	ldr	r3, [r3, #32]
 8005dda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dde:	ea42 0103 	orr.w	r1, r2, r3
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005de6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	430a      	orrs	r2, r1
 8005df0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	699b      	ldr	r3, [r3, #24]
 8005df6:	0c1b      	lsrs	r3, r3, #16
 8005df8:	f003 0204 	and.w	r2, r3, #4
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e00:	f003 0310 	and.w	r3, r3, #16
 8005e04:	431a      	orrs	r2, r3
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e0a:	f003 0308 	and.w	r3, r3, #8
 8005e0e:	431a      	orrs	r2, r3
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	68db      	ldr	r3, [r3, #12]
 8005e14:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005e18:	ea42 0103 	orr.w	r1, r2, r3
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	430a      	orrs	r2, r1
 8005e28:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005e38:	2300      	movs	r3, #0
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3710      	adds	r7, #16
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}

08005e42 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e42:	b580      	push	{r7, lr}
 8005e44:	b088      	sub	sp, #32
 8005e46:	af02      	add	r7, sp, #8
 8005e48:	60f8      	str	r0, [r7, #12]
 8005e4a:	60b9      	str	r1, [r7, #8]
 8005e4c:	603b      	str	r3, [r7, #0]
 8005e4e:	4613      	mov	r3, r2
 8005e50:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005e52:	2300      	movs	r3, #0
 8005e54:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	2b01      	cmp	r3, #1
 8005e60:	d002      	beq.n	8005e68 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8005e62:	2302      	movs	r3, #2
 8005e64:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005e66:	e11a      	b.n	800609e <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	685b      	ldr	r3, [r3, #4]
 8005e6c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e70:	d112      	bne.n	8005e98 <HAL_SPI_Receive+0x56>
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d10e      	bne.n	8005e98 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2204      	movs	r2, #4
 8005e7e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005e82:	88fa      	ldrh	r2, [r7, #6]
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	9300      	str	r3, [sp, #0]
 8005e88:	4613      	mov	r3, r2
 8005e8a:	68ba      	ldr	r2, [r7, #8]
 8005e8c:	68b9      	ldr	r1, [r7, #8]
 8005e8e:	68f8      	ldr	r0, [r7, #12]
 8005e90:	f000 f90e 	bl	80060b0 <HAL_SPI_TransmitReceive>
 8005e94:	4603      	mov	r3, r0
 8005e96:	e107      	b.n	80060a8 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005e9e:	2b01      	cmp	r3, #1
 8005ea0:	d101      	bne.n	8005ea6 <HAL_SPI_Receive+0x64>
 8005ea2:	2302      	movs	r3, #2
 8005ea4:	e100      	b.n	80060a8 <HAL_SPI_Receive+0x266>
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005eae:	f7fb ffef 	bl	8001e90 <HAL_GetTick>
 8005eb2:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8005eb4:	68bb      	ldr	r3, [r7, #8]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d002      	beq.n	8005ec0 <HAL_SPI_Receive+0x7e>
 8005eba:	88fb      	ldrh	r3, [r7, #6]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d102      	bne.n	8005ec6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005ec4:	e0eb      	b.n	800609e <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2204      	movs	r2, #4
 8005eca:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	68ba      	ldr	r2, [r7, #8]
 8005ed8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	88fa      	ldrh	r2, [r7, #6]
 8005ede:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	88fa      	ldrh	r2, [r7, #6]
 8005ee6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2200      	movs	r2, #0
 8005eee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2200      	movs	r2, #0
 8005f00:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2200      	movs	r2, #0
 8005f06:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	68db      	ldr	r3, [r3, #12]
 8005f0c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005f10:	d908      	bls.n	8005f24 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	685a      	ldr	r2, [r3, #4]
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005f20:	605a      	str	r2, [r3, #4]
 8005f22:	e007      	b.n	8005f34 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	685a      	ldr	r2, [r3, #4]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f32:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f3c:	d10f      	bne.n	8005f5e <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f4c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005f5c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f68:	2b40      	cmp	r3, #64	; 0x40
 8005f6a:	d007      	beq.n	8005f7c <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f7a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	68db      	ldr	r3, [r3, #12]
 8005f80:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005f84:	d86f      	bhi.n	8006066 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005f86:	e034      	b.n	8005ff2 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	f003 0301 	and.w	r3, r3, #1
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	d117      	bne.n	8005fc6 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f103 020c 	add.w	r2, r3, #12
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa2:	7812      	ldrb	r2, [r2, #0]
 8005fa4:	b2d2      	uxtb	r2, r2
 8005fa6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fac:	1c5a      	adds	r2, r3, #1
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	3b01      	subs	r3, #1
 8005fbc:	b29a      	uxth	r2, r3
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005fc4:	e015      	b.n	8005ff2 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005fc6:	f7fb ff63 	bl	8001e90 <HAL_GetTick>
 8005fca:	4602      	mov	r2, r0
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	1ad3      	subs	r3, r2, r3
 8005fd0:	683a      	ldr	r2, [r7, #0]
 8005fd2:	429a      	cmp	r2, r3
 8005fd4:	d803      	bhi.n	8005fde <HAL_SPI_Receive+0x19c>
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fdc:	d102      	bne.n	8005fe4 <HAL_SPI_Receive+0x1a2>
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d106      	bne.n	8005ff2 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8005fe4:	2303      	movs	r3, #3
 8005fe6:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8005ff0:	e055      	b.n	800609e <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ff8:	b29b      	uxth	r3, r3
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d1c4      	bne.n	8005f88 <HAL_SPI_Receive+0x146>
 8005ffe:	e038      	b.n	8006072 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	f003 0301 	and.w	r3, r3, #1
 800600a:	2b01      	cmp	r3, #1
 800600c:	d115      	bne.n	800603a <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	68da      	ldr	r2, [r3, #12]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006018:	b292      	uxth	r2, r2
 800601a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006020:	1c9a      	adds	r2, r3, #2
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800602c:	b29b      	uxth	r3, r3
 800602e:	3b01      	subs	r3, #1
 8006030:	b29a      	uxth	r2, r3
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8006038:	e015      	b.n	8006066 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800603a:	f7fb ff29 	bl	8001e90 <HAL_GetTick>
 800603e:	4602      	mov	r2, r0
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	1ad3      	subs	r3, r2, r3
 8006044:	683a      	ldr	r2, [r7, #0]
 8006046:	429a      	cmp	r2, r3
 8006048:	d803      	bhi.n	8006052 <HAL_SPI_Receive+0x210>
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006050:	d102      	bne.n	8006058 <HAL_SPI_Receive+0x216>
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d106      	bne.n	8006066 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8006058:	2303      	movs	r3, #3
 800605a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8006064:	e01b      	b.n	800609e <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800606c:	b29b      	uxth	r3, r3
 800606e:	2b00      	cmp	r3, #0
 8006070:	d1c6      	bne.n	8006000 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006072:	693a      	ldr	r2, [r7, #16]
 8006074:	6839      	ldr	r1, [r7, #0]
 8006076:	68f8      	ldr	r0, [r7, #12]
 8006078:	f000 fb5a 	bl	8006730 <SPI_EndRxTransaction>
 800607c:	4603      	mov	r3, r0
 800607e:	2b00      	cmp	r3, #0
 8006080:	d002      	beq.n	8006088 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2220      	movs	r2, #32
 8006086:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800608c:	2b00      	cmp	r3, #0
 800608e:	d002      	beq.n	8006096 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8006090:	2301      	movs	r3, #1
 8006092:	75fb      	strb	r3, [r7, #23]
 8006094:	e003      	b.n	800609e <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2201      	movs	r2, #1
 800609a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2200      	movs	r2, #0
 80060a2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80060a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3718      	adds	r7, #24
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}

080060b0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b08a      	sub	sp, #40	; 0x28
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	60f8      	str	r0, [r7, #12]
 80060b8:	60b9      	str	r1, [r7, #8]
 80060ba:	607a      	str	r2, [r7, #4]
 80060bc:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80060be:	2301      	movs	r3, #1
 80060c0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80060c2:	2300      	movs	r3, #0
 80060c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d101      	bne.n	80060d6 <HAL_SPI_TransmitReceive+0x26>
 80060d2:	2302      	movs	r3, #2
 80060d4:	e20a      	b.n	80064ec <HAL_SPI_TransmitReceive+0x43c>
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	2201      	movs	r2, #1
 80060da:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060de:	f7fb fed7 	bl	8001e90 <HAL_GetTick>
 80060e2:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80060ea:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80060f2:	887b      	ldrh	r3, [r7, #2]
 80060f4:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80060f6:	887b      	ldrh	r3, [r7, #2]
 80060f8:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80060fa:	7efb      	ldrb	r3, [r7, #27]
 80060fc:	2b01      	cmp	r3, #1
 80060fe:	d00e      	beq.n	800611e <HAL_SPI_TransmitReceive+0x6e>
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006106:	d106      	bne.n	8006116 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d102      	bne.n	8006116 <HAL_SPI_TransmitReceive+0x66>
 8006110:	7efb      	ldrb	r3, [r7, #27]
 8006112:	2b04      	cmp	r3, #4
 8006114:	d003      	beq.n	800611e <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8006116:	2302      	movs	r3, #2
 8006118:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800611c:	e1e0      	b.n	80064e0 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d005      	beq.n	8006130 <HAL_SPI_TransmitReceive+0x80>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d002      	beq.n	8006130 <HAL_SPI_TransmitReceive+0x80>
 800612a:	887b      	ldrh	r3, [r7, #2]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d103      	bne.n	8006138 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006136:	e1d3      	b.n	80064e0 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800613e:	b2db      	uxtb	r3, r3
 8006140:	2b04      	cmp	r3, #4
 8006142:	d003      	beq.n	800614c <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2205      	movs	r2, #5
 8006148:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	2200      	movs	r2, #0
 8006150:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	687a      	ldr	r2, [r7, #4]
 8006156:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	887a      	ldrh	r2, [r7, #2]
 800615c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	887a      	ldrh	r2, [r7, #2]
 8006164:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	68ba      	ldr	r2, [r7, #8]
 800616c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	887a      	ldrh	r2, [r7, #2]
 8006172:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	887a      	ldrh	r2, [r7, #2]
 8006178:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2200      	movs	r2, #0
 800617e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	68db      	ldr	r3, [r3, #12]
 800618a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800618e:	d802      	bhi.n	8006196 <HAL_SPI_TransmitReceive+0xe6>
 8006190:	8a3b      	ldrh	r3, [r7, #16]
 8006192:	2b01      	cmp	r3, #1
 8006194:	d908      	bls.n	80061a8 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	685a      	ldr	r2, [r3, #4]
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80061a4:	605a      	str	r2, [r3, #4]
 80061a6:	e007      	b.n	80061b8 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	685a      	ldr	r2, [r3, #4]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80061b6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061c2:	2b40      	cmp	r3, #64	; 0x40
 80061c4:	d007      	beq.n	80061d6 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	68db      	ldr	r3, [r3, #12]
 80061da:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80061de:	f240 8081 	bls.w	80062e4 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d002      	beq.n	80061f0 <HAL_SPI_TransmitReceive+0x140>
 80061ea:	8a7b      	ldrh	r3, [r7, #18]
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	d16d      	bne.n	80062cc <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061f4:	881a      	ldrh	r2, [r3, #0]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006200:	1c9a      	adds	r2, r3, #2
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800620a:	b29b      	uxth	r3, r3
 800620c:	3b01      	subs	r3, #1
 800620e:	b29a      	uxth	r2, r3
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006214:	e05a      	b.n	80062cc <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	f003 0302 	and.w	r3, r3, #2
 8006220:	2b02      	cmp	r3, #2
 8006222:	d11b      	bne.n	800625c <HAL_SPI_TransmitReceive+0x1ac>
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006228:	b29b      	uxth	r3, r3
 800622a:	2b00      	cmp	r3, #0
 800622c:	d016      	beq.n	800625c <HAL_SPI_TransmitReceive+0x1ac>
 800622e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006230:	2b01      	cmp	r3, #1
 8006232:	d113      	bne.n	800625c <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006238:	881a      	ldrh	r2, [r3, #0]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006244:	1c9a      	adds	r2, r3, #2
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800624e:	b29b      	uxth	r3, r3
 8006250:	3b01      	subs	r3, #1
 8006252:	b29a      	uxth	r2, r3
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006258:	2300      	movs	r3, #0
 800625a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	f003 0301 	and.w	r3, r3, #1
 8006266:	2b01      	cmp	r3, #1
 8006268:	d11c      	bne.n	80062a4 <HAL_SPI_TransmitReceive+0x1f4>
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006270:	b29b      	uxth	r3, r3
 8006272:	2b00      	cmp	r3, #0
 8006274:	d016      	beq.n	80062a4 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68da      	ldr	r2, [r3, #12]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006280:	b292      	uxth	r2, r2
 8006282:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006288:	1c9a      	adds	r2, r3, #2
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006294:	b29b      	uxth	r3, r3
 8006296:	3b01      	subs	r3, #1
 8006298:	b29a      	uxth	r2, r3
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80062a0:	2301      	movs	r3, #1
 80062a2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80062a4:	f7fb fdf4 	bl	8001e90 <HAL_GetTick>
 80062a8:	4602      	mov	r2, r0
 80062aa:	69fb      	ldr	r3, [r7, #28]
 80062ac:	1ad3      	subs	r3, r2, r3
 80062ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d80b      	bhi.n	80062cc <HAL_SPI_TransmitReceive+0x21c>
 80062b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ba:	d007      	beq.n	80062cc <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80062bc:	2303      	movs	r3, #3
 80062be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2201      	movs	r2, #1
 80062c6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 80062ca:	e109      	b.n	80064e0 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062d0:	b29b      	uxth	r3, r3
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d19f      	bne.n	8006216 <HAL_SPI_TransmitReceive+0x166>
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80062dc:	b29b      	uxth	r3, r3
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d199      	bne.n	8006216 <HAL_SPI_TransmitReceive+0x166>
 80062e2:	e0e3      	b.n	80064ac <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d003      	beq.n	80062f4 <HAL_SPI_TransmitReceive+0x244>
 80062ec:	8a7b      	ldrh	r3, [r7, #18]
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	f040 80cf 	bne.w	8006492 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062f8:	b29b      	uxth	r3, r3
 80062fa:	2b01      	cmp	r3, #1
 80062fc:	d912      	bls.n	8006324 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006302:	881a      	ldrh	r2, [r3, #0]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800630e:	1c9a      	adds	r2, r3, #2
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006318:	b29b      	uxth	r3, r3
 800631a:	3b02      	subs	r3, #2
 800631c:	b29a      	uxth	r2, r3
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006322:	e0b6      	b.n	8006492 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	330c      	adds	r3, #12
 800632e:	7812      	ldrb	r2, [r2, #0]
 8006330:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006336:	1c5a      	adds	r2, r3, #1
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006340:	b29b      	uxth	r3, r3
 8006342:	3b01      	subs	r3, #1
 8006344:	b29a      	uxth	r2, r3
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800634a:	e0a2      	b.n	8006492 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	f003 0302 	and.w	r3, r3, #2
 8006356:	2b02      	cmp	r3, #2
 8006358:	d134      	bne.n	80063c4 <HAL_SPI_TransmitReceive+0x314>
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800635e:	b29b      	uxth	r3, r3
 8006360:	2b00      	cmp	r3, #0
 8006362:	d02f      	beq.n	80063c4 <HAL_SPI_TransmitReceive+0x314>
 8006364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006366:	2b01      	cmp	r3, #1
 8006368:	d12c      	bne.n	80063c4 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800636e:	b29b      	uxth	r3, r3
 8006370:	2b01      	cmp	r3, #1
 8006372:	d912      	bls.n	800639a <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006378:	881a      	ldrh	r2, [r3, #0]
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006384:	1c9a      	adds	r2, r3, #2
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800638e:	b29b      	uxth	r3, r3
 8006390:	3b02      	subs	r3, #2
 8006392:	b29a      	uxth	r2, r3
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006398:	e012      	b.n	80063c0 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	330c      	adds	r3, #12
 80063a4:	7812      	ldrb	r2, [r2, #0]
 80063a6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ac:	1c5a      	adds	r2, r3, #1
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063b6:	b29b      	uxth	r3, r3
 80063b8:	3b01      	subs	r3, #1
 80063ba:	b29a      	uxth	r2, r3
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80063c0:	2300      	movs	r3, #0
 80063c2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	f003 0301 	and.w	r3, r3, #1
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d148      	bne.n	8006464 <HAL_SPI_TransmitReceive+0x3b4>
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80063d8:	b29b      	uxth	r3, r3
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d042      	beq.n	8006464 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d923      	bls.n	8006432 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	68da      	ldr	r2, [r3, #12]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063f4:	b292      	uxth	r2, r2
 80063f6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063fc:	1c9a      	adds	r2, r3, #2
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006408:	b29b      	uxth	r3, r3
 800640a:	3b02      	subs	r3, #2
 800640c:	b29a      	uxth	r2, r3
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800641a:	b29b      	uxth	r3, r3
 800641c:	2b01      	cmp	r3, #1
 800641e:	d81f      	bhi.n	8006460 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	685a      	ldr	r2, [r3, #4]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800642e:	605a      	str	r2, [r3, #4]
 8006430:	e016      	b.n	8006460 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f103 020c 	add.w	r2, r3, #12
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800643e:	7812      	ldrb	r2, [r2, #0]
 8006440:	b2d2      	uxtb	r2, r2
 8006442:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006448:	1c5a      	adds	r2, r3, #1
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006454:	b29b      	uxth	r3, r3
 8006456:	3b01      	subs	r3, #1
 8006458:	b29a      	uxth	r2, r3
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006460:	2301      	movs	r3, #1
 8006462:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006464:	f7fb fd14 	bl	8001e90 <HAL_GetTick>
 8006468:	4602      	mov	r2, r0
 800646a:	69fb      	ldr	r3, [r7, #28]
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006470:	429a      	cmp	r2, r3
 8006472:	d803      	bhi.n	800647c <HAL_SPI_TransmitReceive+0x3cc>
 8006474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006476:	f1b3 3fff 	cmp.w	r3, #4294967295
 800647a:	d102      	bne.n	8006482 <HAL_SPI_TransmitReceive+0x3d2>
 800647c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800647e:	2b00      	cmp	r3, #0
 8006480:	d107      	bne.n	8006492 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8006482:	2303      	movs	r3, #3
 8006484:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2201      	movs	r2, #1
 800648c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8006490:	e026      	b.n	80064e0 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006496:	b29b      	uxth	r3, r3
 8006498:	2b00      	cmp	r3, #0
 800649a:	f47f af57 	bne.w	800634c <HAL_SPI_TransmitReceive+0x29c>
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80064a4:	b29b      	uxth	r3, r3
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	f47f af50 	bne.w	800634c <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80064ac:	69fa      	ldr	r2, [r7, #28]
 80064ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80064b0:	68f8      	ldr	r0, [r7, #12]
 80064b2:	f000 f995 	bl	80067e0 <SPI_EndRxTxTransaction>
 80064b6:	4603      	mov	r3, r0
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d005      	beq.n	80064c8 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80064bc:	2301      	movs	r3, #1
 80064be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2220      	movs	r2, #32
 80064c6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d003      	beq.n	80064d8 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064d6:	e003      	b.n	80064e0 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2200      	movs	r2, #0
 80064e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80064e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3728      	adds	r7, #40	; 0x28
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b088      	sub	sp, #32
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	60f8      	str	r0, [r7, #12]
 80064fc:	60b9      	str	r1, [r7, #8]
 80064fe:	603b      	str	r3, [r7, #0]
 8006500:	4613      	mov	r3, r2
 8006502:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006504:	f7fb fcc4 	bl	8001e90 <HAL_GetTick>
 8006508:	4602      	mov	r2, r0
 800650a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800650c:	1a9b      	subs	r3, r3, r2
 800650e:	683a      	ldr	r2, [r7, #0]
 8006510:	4413      	add	r3, r2
 8006512:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006514:	f7fb fcbc 	bl	8001e90 <HAL_GetTick>
 8006518:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800651a:	4b39      	ldr	r3, [pc, #228]	; (8006600 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	015b      	lsls	r3, r3, #5
 8006520:	0d1b      	lsrs	r3, r3, #20
 8006522:	69fa      	ldr	r2, [r7, #28]
 8006524:	fb02 f303 	mul.w	r3, r2, r3
 8006528:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800652a:	e054      	b.n	80065d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006532:	d050      	beq.n	80065d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006534:	f7fb fcac 	bl	8001e90 <HAL_GetTick>
 8006538:	4602      	mov	r2, r0
 800653a:	69bb      	ldr	r3, [r7, #24]
 800653c:	1ad3      	subs	r3, r2, r3
 800653e:	69fa      	ldr	r2, [r7, #28]
 8006540:	429a      	cmp	r2, r3
 8006542:	d902      	bls.n	800654a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006544:	69fb      	ldr	r3, [r7, #28]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d13d      	bne.n	80065c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	685a      	ldr	r2, [r3, #4]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006558:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006562:	d111      	bne.n	8006588 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	689b      	ldr	r3, [r3, #8]
 8006568:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800656c:	d004      	beq.n	8006578 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006576:	d107      	bne.n	8006588 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	681a      	ldr	r2, [r3, #0]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006586:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800658c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006590:	d10f      	bne.n	80065b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80065a0:	601a      	str	r2, [r3, #0]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80065b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2201      	movs	r2, #1
 80065b6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80065c2:	2303      	movs	r3, #3
 80065c4:	e017      	b.n	80065f6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d101      	bne.n	80065d0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80065cc:	2300      	movs	r3, #0
 80065ce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	3b01      	subs	r3, #1
 80065d4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	689a      	ldr	r2, [r3, #8]
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	4013      	ands	r3, r2
 80065e0:	68ba      	ldr	r2, [r7, #8]
 80065e2:	429a      	cmp	r2, r3
 80065e4:	bf0c      	ite	eq
 80065e6:	2301      	moveq	r3, #1
 80065e8:	2300      	movne	r3, #0
 80065ea:	b2db      	uxtb	r3, r3
 80065ec:	461a      	mov	r2, r3
 80065ee:	79fb      	ldrb	r3, [r7, #7]
 80065f0:	429a      	cmp	r2, r3
 80065f2:	d19b      	bne.n	800652c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3720      	adds	r7, #32
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}
 80065fe:	bf00      	nop
 8006600:	20004b00 	.word	0x20004b00

08006604 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b08a      	sub	sp, #40	; 0x28
 8006608:	af00      	add	r7, sp, #0
 800660a:	60f8      	str	r0, [r7, #12]
 800660c:	60b9      	str	r1, [r7, #8]
 800660e:	607a      	str	r2, [r7, #4]
 8006610:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006612:	2300      	movs	r3, #0
 8006614:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006616:	f7fb fc3b 	bl	8001e90 <HAL_GetTick>
 800661a:	4602      	mov	r2, r0
 800661c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800661e:	1a9b      	subs	r3, r3, r2
 8006620:	683a      	ldr	r2, [r7, #0]
 8006622:	4413      	add	r3, r2
 8006624:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006626:	f7fb fc33 	bl	8001e90 <HAL_GetTick>
 800662a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	330c      	adds	r3, #12
 8006632:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006634:	4b3d      	ldr	r3, [pc, #244]	; (800672c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	4613      	mov	r3, r2
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	4413      	add	r3, r2
 800663e:	00da      	lsls	r2, r3, #3
 8006640:	1ad3      	subs	r3, r2, r3
 8006642:	0d1b      	lsrs	r3, r3, #20
 8006644:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006646:	fb02 f303 	mul.w	r3, r2, r3
 800664a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800664c:	e060      	b.n	8006710 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006654:	d107      	bne.n	8006666 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d104      	bne.n	8006666 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800665c:	69fb      	ldr	r3, [r7, #28]
 800665e:	781b      	ldrb	r3, [r3, #0]
 8006660:	b2db      	uxtb	r3, r3
 8006662:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006664:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800666c:	d050      	beq.n	8006710 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800666e:	f7fb fc0f 	bl	8001e90 <HAL_GetTick>
 8006672:	4602      	mov	r2, r0
 8006674:	6a3b      	ldr	r3, [r7, #32]
 8006676:	1ad3      	subs	r3, r2, r3
 8006678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800667a:	429a      	cmp	r2, r3
 800667c:	d902      	bls.n	8006684 <SPI_WaitFifoStateUntilTimeout+0x80>
 800667e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006680:	2b00      	cmp	r3, #0
 8006682:	d13d      	bne.n	8006700 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	685a      	ldr	r2, [r3, #4]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006692:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800669c:	d111      	bne.n	80066c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	689b      	ldr	r3, [r3, #8]
 80066a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066a6:	d004      	beq.n	80066b2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066b0:	d107      	bne.n	80066c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066ca:	d10f      	bne.n	80066ec <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80066da:	601a      	str	r2, [r3, #0]
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80066ea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2200      	movs	r2, #0
 80066f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80066fc:	2303      	movs	r3, #3
 80066fe:	e010      	b.n	8006722 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006700:	69bb      	ldr	r3, [r7, #24]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d101      	bne.n	800670a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006706:	2300      	movs	r3, #0
 8006708:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800670a:	69bb      	ldr	r3, [r7, #24]
 800670c:	3b01      	subs	r3, #1
 800670e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	689a      	ldr	r2, [r3, #8]
 8006716:	68bb      	ldr	r3, [r7, #8]
 8006718:	4013      	ands	r3, r2
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	429a      	cmp	r2, r3
 800671e:	d196      	bne.n	800664e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006720:	2300      	movs	r3, #0
}
 8006722:	4618      	mov	r0, r3
 8006724:	3728      	adds	r7, #40	; 0x28
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}
 800672a:	bf00      	nop
 800672c:	20004b00 	.word	0x20004b00

08006730 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b086      	sub	sp, #24
 8006734:	af02      	add	r7, sp, #8
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006744:	d111      	bne.n	800676a <SPI_EndRxTransaction+0x3a>
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800674e:	d004      	beq.n	800675a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	689b      	ldr	r3, [r3, #8]
 8006754:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006758:	d107      	bne.n	800676a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006768:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	9300      	str	r3, [sp, #0]
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	2200      	movs	r2, #0
 8006772:	2180      	movs	r1, #128	; 0x80
 8006774:	68f8      	ldr	r0, [r7, #12]
 8006776:	f7ff febd 	bl	80064f4 <SPI_WaitFlagStateUntilTimeout>
 800677a:	4603      	mov	r3, r0
 800677c:	2b00      	cmp	r3, #0
 800677e:	d007      	beq.n	8006790 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006784:	f043 0220 	orr.w	r2, r3, #32
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800678c:	2303      	movs	r3, #3
 800678e:	e023      	b.n	80067d8 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	685b      	ldr	r3, [r3, #4]
 8006794:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006798:	d11d      	bne.n	80067d6 <SPI_EndRxTransaction+0xa6>
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067a2:	d004      	beq.n	80067ae <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	689b      	ldr	r3, [r3, #8]
 80067a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067ac:	d113      	bne.n	80067d6 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	9300      	str	r3, [sp, #0]
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80067ba:	68f8      	ldr	r0, [r7, #12]
 80067bc:	f7ff ff22 	bl	8006604 <SPI_WaitFifoStateUntilTimeout>
 80067c0:	4603      	mov	r3, r0
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d007      	beq.n	80067d6 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80067ca:	f043 0220 	orr.w	r2, r3, #32
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80067d2:	2303      	movs	r3, #3
 80067d4:	e000      	b.n	80067d8 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80067d6:	2300      	movs	r3, #0
}
 80067d8:	4618      	mov	r0, r3
 80067da:	3710      	adds	r7, #16
 80067dc:	46bd      	mov	sp, r7
 80067de:	bd80      	pop	{r7, pc}

080067e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b086      	sub	sp, #24
 80067e4:	af02      	add	r7, sp, #8
 80067e6:	60f8      	str	r0, [r7, #12]
 80067e8:	60b9      	str	r1, [r7, #8]
 80067ea:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	9300      	str	r3, [sp, #0]
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	2200      	movs	r2, #0
 80067f4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80067f8:	68f8      	ldr	r0, [r7, #12]
 80067fa:	f7ff ff03 	bl	8006604 <SPI_WaitFifoStateUntilTimeout>
 80067fe:	4603      	mov	r3, r0
 8006800:	2b00      	cmp	r3, #0
 8006802:	d007      	beq.n	8006814 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006808:	f043 0220 	orr.w	r2, r3, #32
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006810:	2303      	movs	r3, #3
 8006812:	e027      	b.n	8006864 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	9300      	str	r3, [sp, #0]
 8006818:	68bb      	ldr	r3, [r7, #8]
 800681a:	2200      	movs	r2, #0
 800681c:	2180      	movs	r1, #128	; 0x80
 800681e:	68f8      	ldr	r0, [r7, #12]
 8006820:	f7ff fe68 	bl	80064f4 <SPI_WaitFlagStateUntilTimeout>
 8006824:	4603      	mov	r3, r0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d007      	beq.n	800683a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800682e:	f043 0220 	orr.w	r2, r3, #32
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006836:	2303      	movs	r3, #3
 8006838:	e014      	b.n	8006864 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	9300      	str	r3, [sp, #0]
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	2200      	movs	r2, #0
 8006842:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006846:	68f8      	ldr	r0, [r7, #12]
 8006848:	f7ff fedc 	bl	8006604 <SPI_WaitFifoStateUntilTimeout>
 800684c:	4603      	mov	r3, r0
 800684e:	2b00      	cmp	r3, #0
 8006850:	d007      	beq.n	8006862 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006856:	f043 0220 	orr.w	r2, r3, #32
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800685e:	2303      	movs	r3, #3
 8006860:	e000      	b.n	8006864 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006862:	2300      	movs	r3, #0
}
 8006864:	4618      	mov	r0, r3
 8006866:	3710      	adds	r7, #16
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}

0800686c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b082      	sub	sp, #8
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d101      	bne.n	800687e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800687a:	2301      	movs	r3, #1
 800687c:	e042      	b.n	8006904 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006884:	2b00      	cmp	r3, #0
 8006886:	d106      	bne.n	8006896 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2200      	movs	r2, #0
 800688c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f7fb f9cb 	bl	8001c2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2224      	movs	r2, #36	; 0x24
 800689a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	681a      	ldr	r2, [r3, #0]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f022 0201 	bic.w	r2, r2, #1
 80068ac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d002      	beq.n	80068bc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 fbb4 	bl	8007024 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	f000 f8b5 	bl	8006a2c <UART_SetConfig>
 80068c2:	4603      	mov	r3, r0
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d101      	bne.n	80068cc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80068c8:	2301      	movs	r3, #1
 80068ca:	e01b      	b.n	8006904 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	685a      	ldr	r2, [r3, #4]
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80068da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	689a      	ldr	r2, [r3, #8]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80068ea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	681a      	ldr	r2, [r3, #0]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f042 0201 	orr.w	r2, r2, #1
 80068fa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f000 fc33 	bl	8007168 <UART_CheckIdleState>
 8006902:	4603      	mov	r3, r0
}
 8006904:	4618      	mov	r0, r3
 8006906:	3708      	adds	r7, #8
 8006908:	46bd      	mov	sp, r7
 800690a:	bd80      	pop	{r7, pc}

0800690c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b08a      	sub	sp, #40	; 0x28
 8006910:	af02      	add	r7, sp, #8
 8006912:	60f8      	str	r0, [r7, #12]
 8006914:	60b9      	str	r1, [r7, #8]
 8006916:	603b      	str	r3, [r7, #0]
 8006918:	4613      	mov	r3, r2
 800691a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006922:	2b20      	cmp	r3, #32
 8006924:	d17c      	bne.n	8006a20 <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d002      	beq.n	8006932 <HAL_UART_Transmit+0x26>
 800692c:	88fb      	ldrh	r3, [r7, #6]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d101      	bne.n	8006936 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006932:	2301      	movs	r3, #1
 8006934:	e075      	b.n	8006a22 <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2200      	movs	r2, #0
 800693a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2221      	movs	r2, #33	; 0x21
 8006942:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006946:	f7fb faa3 	bl	8001e90 <HAL_GetTick>
 800694a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	88fa      	ldrh	r2, [r7, #6]
 8006950:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	88fa      	ldrh	r2, [r7, #6]
 8006958:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006964:	d108      	bne.n	8006978 <HAL_UART_Transmit+0x6c>
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	691b      	ldr	r3, [r3, #16]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d104      	bne.n	8006978 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800696e:	2300      	movs	r3, #0
 8006970:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	61bb      	str	r3, [r7, #24]
 8006976:	e003      	b.n	8006980 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800697c:	2300      	movs	r3, #0
 800697e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006980:	e031      	b.n	80069e6 <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	9300      	str	r3, [sp, #0]
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	2200      	movs	r2, #0
 800698a:	2180      	movs	r1, #128	; 0x80
 800698c:	68f8      	ldr	r0, [r7, #12]
 800698e:	f000 fc95 	bl	80072bc <UART_WaitOnFlagUntilTimeout>
 8006992:	4603      	mov	r3, r0
 8006994:	2b00      	cmp	r3, #0
 8006996:	d005      	beq.n	80069a4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2220      	movs	r2, #32
 800699c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 80069a0:	2303      	movs	r3, #3
 80069a2:	e03e      	b.n	8006a22 <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 80069a4:	69fb      	ldr	r3, [r7, #28]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d10b      	bne.n	80069c2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	881a      	ldrh	r2, [r3, #0]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069b6:	b292      	uxth	r2, r2
 80069b8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80069ba:	69bb      	ldr	r3, [r7, #24]
 80069bc:	3302      	adds	r3, #2
 80069be:	61bb      	str	r3, [r7, #24]
 80069c0:	e008      	b.n	80069d4 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80069c2:	69fb      	ldr	r3, [r7, #28]
 80069c4:	781a      	ldrb	r2, [r3, #0]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	b292      	uxth	r2, r2
 80069cc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80069ce:	69fb      	ldr	r3, [r7, #28]
 80069d0:	3301      	adds	r3, #1
 80069d2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80069da:	b29b      	uxth	r3, r3
 80069dc:	3b01      	subs	r3, #1
 80069de:	b29a      	uxth	r2, r3
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80069ec:	b29b      	uxth	r3, r3
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d1c7      	bne.n	8006982 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	9300      	str	r3, [sp, #0]
 80069f6:	697b      	ldr	r3, [r7, #20]
 80069f8:	2200      	movs	r2, #0
 80069fa:	2140      	movs	r1, #64	; 0x40
 80069fc:	68f8      	ldr	r0, [r7, #12]
 80069fe:	f000 fc5d 	bl	80072bc <UART_WaitOnFlagUntilTimeout>
 8006a02:	4603      	mov	r3, r0
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d005      	beq.n	8006a14 <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2220      	movs	r2, #32
 8006a0c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8006a10:	2303      	movs	r3, #3
 8006a12:	e006      	b.n	8006a22 <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2220      	movs	r2, #32
 8006a18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	e000      	b.n	8006a22 <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 8006a20:	2302      	movs	r3, #2
  }
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3720      	adds	r7, #32
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}
	...

08006a2c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a30:	b08c      	sub	sp, #48	; 0x30
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a36:	2300      	movs	r3, #0
 8006a38:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a3c:	697b      	ldr	r3, [r7, #20]
 8006a3e:	689a      	ldr	r2, [r3, #8]
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	691b      	ldr	r3, [r3, #16]
 8006a44:	431a      	orrs	r2, r3
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	695b      	ldr	r3, [r3, #20]
 8006a4a:	431a      	orrs	r2, r3
 8006a4c:	697b      	ldr	r3, [r7, #20]
 8006a4e:	69db      	ldr	r3, [r3, #28]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	4baa      	ldr	r3, [pc, #680]	; (8006d04 <UART_SetConfig+0x2d8>)
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	697a      	ldr	r2, [r7, #20]
 8006a60:	6812      	ldr	r2, [r2, #0]
 8006a62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006a64:	430b      	orrs	r3, r1
 8006a66:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	68da      	ldr	r2, [r3, #12]
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	430a      	orrs	r2, r1
 8006a7c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	699b      	ldr	r3, [r3, #24]
 8006a82:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a9f      	ldr	r2, [pc, #636]	; (8006d08 <UART_SetConfig+0x2dc>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d004      	beq.n	8006a98 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	6a1b      	ldr	r3, [r3, #32]
 8006a92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006a94:	4313      	orrs	r3, r2
 8006a96:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	689b      	ldr	r3, [r3, #8]
 8006a9e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8006aa2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006aa6:	697a      	ldr	r2, [r7, #20]
 8006aa8:	6812      	ldr	r2, [r2, #0]
 8006aaa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006aac:	430b      	orrs	r3, r1
 8006aae:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ab6:	f023 010f 	bic.w	r1, r3, #15
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	430a      	orrs	r2, r1
 8006ac4:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a90      	ldr	r2, [pc, #576]	; (8006d0c <UART_SetConfig+0x2e0>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d125      	bne.n	8006b1c <UART_SetConfig+0xf0>
 8006ad0:	4b8f      	ldr	r3, [pc, #572]	; (8006d10 <UART_SetConfig+0x2e4>)
 8006ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ad6:	f003 0303 	and.w	r3, r3, #3
 8006ada:	2b03      	cmp	r3, #3
 8006adc:	d81a      	bhi.n	8006b14 <UART_SetConfig+0xe8>
 8006ade:	a201      	add	r2, pc, #4	; (adr r2, 8006ae4 <UART_SetConfig+0xb8>)
 8006ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ae4:	08006af5 	.word	0x08006af5
 8006ae8:	08006b05 	.word	0x08006b05
 8006aec:	08006afd 	.word	0x08006afd
 8006af0:	08006b0d 	.word	0x08006b0d
 8006af4:	2301      	movs	r3, #1
 8006af6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006afa:	e116      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006afc:	2302      	movs	r3, #2
 8006afe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b02:	e112      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006b04:	2304      	movs	r3, #4
 8006b06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b0a:	e10e      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006b0c:	2308      	movs	r3, #8
 8006b0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b12:	e10a      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006b14:	2310      	movs	r3, #16
 8006b16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b1a:	e106      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a7c      	ldr	r2, [pc, #496]	; (8006d14 <UART_SetConfig+0x2e8>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d138      	bne.n	8006b98 <UART_SetConfig+0x16c>
 8006b26:	4b7a      	ldr	r3, [pc, #488]	; (8006d10 <UART_SetConfig+0x2e4>)
 8006b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b2c:	f003 030c 	and.w	r3, r3, #12
 8006b30:	2b0c      	cmp	r3, #12
 8006b32:	d82d      	bhi.n	8006b90 <UART_SetConfig+0x164>
 8006b34:	a201      	add	r2, pc, #4	; (adr r2, 8006b3c <UART_SetConfig+0x110>)
 8006b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b3a:	bf00      	nop
 8006b3c:	08006b71 	.word	0x08006b71
 8006b40:	08006b91 	.word	0x08006b91
 8006b44:	08006b91 	.word	0x08006b91
 8006b48:	08006b91 	.word	0x08006b91
 8006b4c:	08006b81 	.word	0x08006b81
 8006b50:	08006b91 	.word	0x08006b91
 8006b54:	08006b91 	.word	0x08006b91
 8006b58:	08006b91 	.word	0x08006b91
 8006b5c:	08006b79 	.word	0x08006b79
 8006b60:	08006b91 	.word	0x08006b91
 8006b64:	08006b91 	.word	0x08006b91
 8006b68:	08006b91 	.word	0x08006b91
 8006b6c:	08006b89 	.word	0x08006b89
 8006b70:	2300      	movs	r3, #0
 8006b72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b76:	e0d8      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006b78:	2302      	movs	r3, #2
 8006b7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b7e:	e0d4      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006b80:	2304      	movs	r3, #4
 8006b82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b86:	e0d0      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006b88:	2308      	movs	r3, #8
 8006b8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b8e:	e0cc      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006b90:	2310      	movs	r3, #16
 8006b92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b96:	e0c8      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006b98:	697b      	ldr	r3, [r7, #20]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a5e      	ldr	r2, [pc, #376]	; (8006d18 <UART_SetConfig+0x2ec>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d125      	bne.n	8006bee <UART_SetConfig+0x1c2>
 8006ba2:	4b5b      	ldr	r3, [pc, #364]	; (8006d10 <UART_SetConfig+0x2e4>)
 8006ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ba8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006bac:	2b30      	cmp	r3, #48	; 0x30
 8006bae:	d016      	beq.n	8006bde <UART_SetConfig+0x1b2>
 8006bb0:	2b30      	cmp	r3, #48	; 0x30
 8006bb2:	d818      	bhi.n	8006be6 <UART_SetConfig+0x1ba>
 8006bb4:	2b20      	cmp	r3, #32
 8006bb6:	d00a      	beq.n	8006bce <UART_SetConfig+0x1a2>
 8006bb8:	2b20      	cmp	r3, #32
 8006bba:	d814      	bhi.n	8006be6 <UART_SetConfig+0x1ba>
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d002      	beq.n	8006bc6 <UART_SetConfig+0x19a>
 8006bc0:	2b10      	cmp	r3, #16
 8006bc2:	d008      	beq.n	8006bd6 <UART_SetConfig+0x1aa>
 8006bc4:	e00f      	b.n	8006be6 <UART_SetConfig+0x1ba>
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006bcc:	e0ad      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006bce:	2302      	movs	r3, #2
 8006bd0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006bd4:	e0a9      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006bd6:	2304      	movs	r3, #4
 8006bd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006bdc:	e0a5      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006bde:	2308      	movs	r3, #8
 8006be0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006be4:	e0a1      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006be6:	2310      	movs	r3, #16
 8006be8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006bec:	e09d      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a4a      	ldr	r2, [pc, #296]	; (8006d1c <UART_SetConfig+0x2f0>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d125      	bne.n	8006c44 <UART_SetConfig+0x218>
 8006bf8:	4b45      	ldr	r3, [pc, #276]	; (8006d10 <UART_SetConfig+0x2e4>)
 8006bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006bfe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006c02:	2bc0      	cmp	r3, #192	; 0xc0
 8006c04:	d016      	beq.n	8006c34 <UART_SetConfig+0x208>
 8006c06:	2bc0      	cmp	r3, #192	; 0xc0
 8006c08:	d818      	bhi.n	8006c3c <UART_SetConfig+0x210>
 8006c0a:	2b80      	cmp	r3, #128	; 0x80
 8006c0c:	d00a      	beq.n	8006c24 <UART_SetConfig+0x1f8>
 8006c0e:	2b80      	cmp	r3, #128	; 0x80
 8006c10:	d814      	bhi.n	8006c3c <UART_SetConfig+0x210>
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d002      	beq.n	8006c1c <UART_SetConfig+0x1f0>
 8006c16:	2b40      	cmp	r3, #64	; 0x40
 8006c18:	d008      	beq.n	8006c2c <UART_SetConfig+0x200>
 8006c1a:	e00f      	b.n	8006c3c <UART_SetConfig+0x210>
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006c22:	e082      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006c24:	2302      	movs	r3, #2
 8006c26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006c2a:	e07e      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006c2c:	2304      	movs	r3, #4
 8006c2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006c32:	e07a      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006c34:	2308      	movs	r3, #8
 8006c36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006c3a:	e076      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006c3c:	2310      	movs	r3, #16
 8006c3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006c42:	e072      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a35      	ldr	r2, [pc, #212]	; (8006d20 <UART_SetConfig+0x2f4>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d12a      	bne.n	8006ca4 <UART_SetConfig+0x278>
 8006c4e:	4b30      	ldr	r3, [pc, #192]	; (8006d10 <UART_SetConfig+0x2e4>)
 8006c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006c58:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006c5c:	d01a      	beq.n	8006c94 <UART_SetConfig+0x268>
 8006c5e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006c62:	d81b      	bhi.n	8006c9c <UART_SetConfig+0x270>
 8006c64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c68:	d00c      	beq.n	8006c84 <UART_SetConfig+0x258>
 8006c6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c6e:	d815      	bhi.n	8006c9c <UART_SetConfig+0x270>
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d003      	beq.n	8006c7c <UART_SetConfig+0x250>
 8006c74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c78:	d008      	beq.n	8006c8c <UART_SetConfig+0x260>
 8006c7a:	e00f      	b.n	8006c9c <UART_SetConfig+0x270>
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006c82:	e052      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006c84:	2302      	movs	r3, #2
 8006c86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006c8a:	e04e      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006c8c:	2304      	movs	r3, #4
 8006c8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006c92:	e04a      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006c94:	2308      	movs	r3, #8
 8006c96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006c9a:	e046      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006c9c:	2310      	movs	r3, #16
 8006c9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ca2:	e042      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006ca4:	697b      	ldr	r3, [r7, #20]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a17      	ldr	r2, [pc, #92]	; (8006d08 <UART_SetConfig+0x2dc>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d13a      	bne.n	8006d24 <UART_SetConfig+0x2f8>
 8006cae:	4b18      	ldr	r3, [pc, #96]	; (8006d10 <UART_SetConfig+0x2e4>)
 8006cb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cb4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006cb8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006cbc:	d01a      	beq.n	8006cf4 <UART_SetConfig+0x2c8>
 8006cbe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006cc2:	d81b      	bhi.n	8006cfc <UART_SetConfig+0x2d0>
 8006cc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006cc8:	d00c      	beq.n	8006ce4 <UART_SetConfig+0x2b8>
 8006cca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006cce:	d815      	bhi.n	8006cfc <UART_SetConfig+0x2d0>
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d003      	beq.n	8006cdc <UART_SetConfig+0x2b0>
 8006cd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cd8:	d008      	beq.n	8006cec <UART_SetConfig+0x2c0>
 8006cda:	e00f      	b.n	8006cfc <UART_SetConfig+0x2d0>
 8006cdc:	2300      	movs	r3, #0
 8006cde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ce2:	e022      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006ce4:	2302      	movs	r3, #2
 8006ce6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006cea:	e01e      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006cec:	2304      	movs	r3, #4
 8006cee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006cf2:	e01a      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006cf4:	2308      	movs	r3, #8
 8006cf6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006cfa:	e016      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006cfc:	2310      	movs	r3, #16
 8006cfe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006d02:	e012      	b.n	8006d2a <UART_SetConfig+0x2fe>
 8006d04:	cfff69f3 	.word	0xcfff69f3
 8006d08:	40008000 	.word	0x40008000
 8006d0c:	40013800 	.word	0x40013800
 8006d10:	40021000 	.word	0x40021000
 8006d14:	40004400 	.word	0x40004400
 8006d18:	40004800 	.word	0x40004800
 8006d1c:	40004c00 	.word	0x40004c00
 8006d20:	40005000 	.word	0x40005000
 8006d24:	2310      	movs	r3, #16
 8006d26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4aae      	ldr	r2, [pc, #696]	; (8006fe8 <UART_SetConfig+0x5bc>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	f040 8097 	bne.w	8006e64 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006d36:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006d3a:	2b08      	cmp	r3, #8
 8006d3c:	d823      	bhi.n	8006d86 <UART_SetConfig+0x35a>
 8006d3e:	a201      	add	r2, pc, #4	; (adr r2, 8006d44 <UART_SetConfig+0x318>)
 8006d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d44:	08006d69 	.word	0x08006d69
 8006d48:	08006d87 	.word	0x08006d87
 8006d4c:	08006d71 	.word	0x08006d71
 8006d50:	08006d87 	.word	0x08006d87
 8006d54:	08006d77 	.word	0x08006d77
 8006d58:	08006d87 	.word	0x08006d87
 8006d5c:	08006d87 	.word	0x08006d87
 8006d60:	08006d87 	.word	0x08006d87
 8006d64:	08006d7f 	.word	0x08006d7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d68:	f7fe f964 	bl	8005034 <HAL_RCC_GetPCLK1Freq>
 8006d6c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006d6e:	e010      	b.n	8006d92 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d70:	4b9e      	ldr	r3, [pc, #632]	; (8006fec <UART_SetConfig+0x5c0>)
 8006d72:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006d74:	e00d      	b.n	8006d92 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d76:	f7fe f8c5 	bl	8004f04 <HAL_RCC_GetSysClockFreq>
 8006d7a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006d7c:	e009      	b.n	8006d92 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d82:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006d84:	e005      	b.n	8006d92 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006d86:	2300      	movs	r3, #0
 8006d88:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006d90:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	f000 8130 	beq.w	8006ffa <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d9e:	4a94      	ldr	r2, [pc, #592]	; (8006ff0 <UART_SetConfig+0x5c4>)
 8006da0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006da4:	461a      	mov	r2, r3
 8006da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006da8:	fbb3 f3f2 	udiv	r3, r3, r2
 8006dac:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	685a      	ldr	r2, [r3, #4]
 8006db2:	4613      	mov	r3, r2
 8006db4:	005b      	lsls	r3, r3, #1
 8006db6:	4413      	add	r3, r2
 8006db8:	69ba      	ldr	r2, [r7, #24]
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d305      	bcc.n	8006dca <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006dc4:	69ba      	ldr	r2, [r7, #24]
 8006dc6:	429a      	cmp	r2, r3
 8006dc8:	d903      	bls.n	8006dd2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006dd0:	e113      	b.n	8006ffa <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	60bb      	str	r3, [r7, #8]
 8006dd8:	60fa      	str	r2, [r7, #12]
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dde:	4a84      	ldr	r2, [pc, #528]	; (8006ff0 <UART_SetConfig+0x5c4>)
 8006de0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006de4:	b29b      	uxth	r3, r3
 8006de6:	2200      	movs	r2, #0
 8006de8:	603b      	str	r3, [r7, #0]
 8006dea:	607a      	str	r2, [r7, #4]
 8006dec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006df0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006df4:	f7f9 fa02 	bl	80001fc <__aeabi_uldivmod>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	460b      	mov	r3, r1
 8006dfc:	4610      	mov	r0, r2
 8006dfe:	4619      	mov	r1, r3
 8006e00:	f04f 0200 	mov.w	r2, #0
 8006e04:	f04f 0300 	mov.w	r3, #0
 8006e08:	020b      	lsls	r3, r1, #8
 8006e0a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006e0e:	0202      	lsls	r2, r0, #8
 8006e10:	6979      	ldr	r1, [r7, #20]
 8006e12:	6849      	ldr	r1, [r1, #4]
 8006e14:	0849      	lsrs	r1, r1, #1
 8006e16:	2000      	movs	r0, #0
 8006e18:	460c      	mov	r4, r1
 8006e1a:	4605      	mov	r5, r0
 8006e1c:	eb12 0804 	adds.w	r8, r2, r4
 8006e20:	eb43 0905 	adc.w	r9, r3, r5
 8006e24:	697b      	ldr	r3, [r7, #20]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	469a      	mov	sl, r3
 8006e2c:	4693      	mov	fp, r2
 8006e2e:	4652      	mov	r2, sl
 8006e30:	465b      	mov	r3, fp
 8006e32:	4640      	mov	r0, r8
 8006e34:	4649      	mov	r1, r9
 8006e36:	f7f9 f9e1 	bl	80001fc <__aeabi_uldivmod>
 8006e3a:	4602      	mov	r2, r0
 8006e3c:	460b      	mov	r3, r1
 8006e3e:	4613      	mov	r3, r2
 8006e40:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006e42:	6a3b      	ldr	r3, [r7, #32]
 8006e44:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e48:	d308      	bcc.n	8006e5c <UART_SetConfig+0x430>
 8006e4a:	6a3b      	ldr	r3, [r7, #32]
 8006e4c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e50:	d204      	bcs.n	8006e5c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	6a3a      	ldr	r2, [r7, #32]
 8006e58:	60da      	str	r2, [r3, #12]
 8006e5a:	e0ce      	b.n	8006ffa <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006e62:	e0ca      	b.n	8006ffa <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	69db      	ldr	r3, [r3, #28]
 8006e68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e6c:	d166      	bne.n	8006f3c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006e6e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006e72:	2b08      	cmp	r3, #8
 8006e74:	d827      	bhi.n	8006ec6 <UART_SetConfig+0x49a>
 8006e76:	a201      	add	r2, pc, #4	; (adr r2, 8006e7c <UART_SetConfig+0x450>)
 8006e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e7c:	08006ea1 	.word	0x08006ea1
 8006e80:	08006ea9 	.word	0x08006ea9
 8006e84:	08006eb1 	.word	0x08006eb1
 8006e88:	08006ec7 	.word	0x08006ec7
 8006e8c:	08006eb7 	.word	0x08006eb7
 8006e90:	08006ec7 	.word	0x08006ec7
 8006e94:	08006ec7 	.word	0x08006ec7
 8006e98:	08006ec7 	.word	0x08006ec7
 8006e9c:	08006ebf 	.word	0x08006ebf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ea0:	f7fe f8c8 	bl	8005034 <HAL_RCC_GetPCLK1Freq>
 8006ea4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006ea6:	e014      	b.n	8006ed2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ea8:	f7fe f8da 	bl	8005060 <HAL_RCC_GetPCLK2Freq>
 8006eac:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006eae:	e010      	b.n	8006ed2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006eb0:	4b4e      	ldr	r3, [pc, #312]	; (8006fec <UART_SetConfig+0x5c0>)
 8006eb2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006eb4:	e00d      	b.n	8006ed2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006eb6:	f7fe f825 	bl	8004f04 <HAL_RCC_GetSysClockFreq>
 8006eba:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006ebc:	e009      	b.n	8006ed2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ebe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006ec2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006ec4:	e005      	b.n	8006ed2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006ed0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	f000 8090 	beq.w	8006ffa <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006eda:	697b      	ldr	r3, [r7, #20]
 8006edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ede:	4a44      	ldr	r2, [pc, #272]	; (8006ff0 <UART_SetConfig+0x5c4>)
 8006ee0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ee8:	fbb3 f3f2 	udiv	r3, r3, r2
 8006eec:	005a      	lsls	r2, r3, #1
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	085b      	lsrs	r3, r3, #1
 8006ef4:	441a      	add	r2, r3
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8006efe:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f00:	6a3b      	ldr	r3, [r7, #32]
 8006f02:	2b0f      	cmp	r3, #15
 8006f04:	d916      	bls.n	8006f34 <UART_SetConfig+0x508>
 8006f06:	6a3b      	ldr	r3, [r7, #32]
 8006f08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f0c:	d212      	bcs.n	8006f34 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f0e:	6a3b      	ldr	r3, [r7, #32]
 8006f10:	b29b      	uxth	r3, r3
 8006f12:	f023 030f 	bic.w	r3, r3, #15
 8006f16:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f18:	6a3b      	ldr	r3, [r7, #32]
 8006f1a:	085b      	lsrs	r3, r3, #1
 8006f1c:	b29b      	uxth	r3, r3
 8006f1e:	f003 0307 	and.w	r3, r3, #7
 8006f22:	b29a      	uxth	r2, r3
 8006f24:	8bfb      	ldrh	r3, [r7, #30]
 8006f26:	4313      	orrs	r3, r2
 8006f28:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	8bfa      	ldrh	r2, [r7, #30]
 8006f30:	60da      	str	r2, [r3, #12]
 8006f32:	e062      	b.n	8006ffa <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006f34:	2301      	movs	r3, #1
 8006f36:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006f3a:	e05e      	b.n	8006ffa <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006f3c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006f40:	2b08      	cmp	r3, #8
 8006f42:	d828      	bhi.n	8006f96 <UART_SetConfig+0x56a>
 8006f44:	a201      	add	r2, pc, #4	; (adr r2, 8006f4c <UART_SetConfig+0x520>)
 8006f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f4a:	bf00      	nop
 8006f4c:	08006f71 	.word	0x08006f71
 8006f50:	08006f79 	.word	0x08006f79
 8006f54:	08006f81 	.word	0x08006f81
 8006f58:	08006f97 	.word	0x08006f97
 8006f5c:	08006f87 	.word	0x08006f87
 8006f60:	08006f97 	.word	0x08006f97
 8006f64:	08006f97 	.word	0x08006f97
 8006f68:	08006f97 	.word	0x08006f97
 8006f6c:	08006f8f 	.word	0x08006f8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f70:	f7fe f860 	bl	8005034 <HAL_RCC_GetPCLK1Freq>
 8006f74:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006f76:	e014      	b.n	8006fa2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f78:	f7fe f872 	bl	8005060 <HAL_RCC_GetPCLK2Freq>
 8006f7c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006f7e:	e010      	b.n	8006fa2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f80:	4b1a      	ldr	r3, [pc, #104]	; (8006fec <UART_SetConfig+0x5c0>)
 8006f82:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006f84:	e00d      	b.n	8006fa2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f86:	f7fd ffbd 	bl	8004f04 <HAL_RCC_GetSysClockFreq>
 8006f8a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006f8c:	e009      	b.n	8006fa2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f92:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006f94:	e005      	b.n	8006fa2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006f96:	2300      	movs	r3, #0
 8006f98:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006fa0:	bf00      	nop
    }

    if (pclk != 0U)
 8006fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d028      	beq.n	8006ffa <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fac:	4a10      	ldr	r2, [pc, #64]	; (8006ff0 <UART_SetConfig+0x5c4>)
 8006fae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006fb2:	461a      	mov	r2, r3
 8006fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fb6:	fbb3 f2f2 	udiv	r2, r3, r2
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	085b      	lsrs	r3, r3, #1
 8006fc0:	441a      	add	r2, r3
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fca:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006fcc:	6a3b      	ldr	r3, [r7, #32]
 8006fce:	2b0f      	cmp	r3, #15
 8006fd0:	d910      	bls.n	8006ff4 <UART_SetConfig+0x5c8>
 8006fd2:	6a3b      	ldr	r3, [r7, #32]
 8006fd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fd8:	d20c      	bcs.n	8006ff4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006fda:	6a3b      	ldr	r3, [r7, #32]
 8006fdc:	b29a      	uxth	r2, r3
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	60da      	str	r2, [r3, #12]
 8006fe4:	e009      	b.n	8006ffa <UART_SetConfig+0x5ce>
 8006fe6:	bf00      	nop
 8006fe8:	40008000 	.word	0x40008000
 8006fec:	00f42400 	.word	0x00f42400
 8006ff0:	080077a8 	.word	0x080077a8
      }
      else
      {
        ret = HAL_ERROR;
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	2201      	movs	r2, #1
 8006ffe:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	2201      	movs	r2, #1
 8007006:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	2200      	movs	r2, #0
 800700e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	2200      	movs	r2, #0
 8007014:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8007016:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800701a:	4618      	mov	r0, r3
 800701c:	3730      	adds	r7, #48	; 0x30
 800701e:	46bd      	mov	sp, r7
 8007020:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007024 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007024:	b480      	push	{r7}
 8007026:	b083      	sub	sp, #12
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007030:	f003 0308 	and.w	r3, r3, #8
 8007034:	2b00      	cmp	r3, #0
 8007036:	d00a      	beq.n	800704e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	430a      	orrs	r2, r1
 800704c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007052:	f003 0301 	and.w	r3, r3, #1
 8007056:	2b00      	cmp	r3, #0
 8007058:	d00a      	beq.n	8007070 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	430a      	orrs	r2, r1
 800706e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007074:	f003 0302 	and.w	r3, r3, #2
 8007078:	2b00      	cmp	r3, #0
 800707a:	d00a      	beq.n	8007092 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	430a      	orrs	r2, r1
 8007090:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007096:	f003 0304 	and.w	r3, r3, #4
 800709a:	2b00      	cmp	r3, #0
 800709c:	d00a      	beq.n	80070b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	430a      	orrs	r2, r1
 80070b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070b8:	f003 0310 	and.w	r3, r3, #16
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d00a      	beq.n	80070d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	430a      	orrs	r2, r1
 80070d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070da:	f003 0320 	and.w	r3, r3, #32
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d00a      	beq.n	80070f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	430a      	orrs	r2, r1
 80070f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007100:	2b00      	cmp	r3, #0
 8007102:	d01a      	beq.n	800713a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	685b      	ldr	r3, [r3, #4]
 800710a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	430a      	orrs	r2, r1
 8007118:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800711e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007122:	d10a      	bne.n	800713a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	430a      	orrs	r2, r1
 8007138:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800713e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007142:	2b00      	cmp	r3, #0
 8007144:	d00a      	beq.n	800715c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	430a      	orrs	r2, r1
 800715a:	605a      	str	r2, [r3, #4]
  }
}
 800715c:	bf00      	nop
 800715e:	370c      	adds	r7, #12
 8007160:	46bd      	mov	sp, r7
 8007162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007166:	4770      	bx	lr

08007168 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b098      	sub	sp, #96	; 0x60
 800716c:	af02      	add	r7, sp, #8
 800716e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007178:	f7fa fe8a 	bl	8001e90 <HAL_GetTick>
 800717c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f003 0308 	and.w	r3, r3, #8
 8007188:	2b08      	cmp	r3, #8
 800718a:	d12f      	bne.n	80071ec <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800718c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007190:	9300      	str	r3, [sp, #0]
 8007192:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007194:	2200      	movs	r2, #0
 8007196:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f000 f88e 	bl	80072bc <UART_WaitOnFlagUntilTimeout>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d022      	beq.n	80071ec <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071ae:	e853 3f00 	ldrex	r3, [r3]
 80071b2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80071b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80071ba:	653b      	str	r3, [r7, #80]	; 0x50
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	461a      	mov	r2, r3
 80071c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80071c4:	647b      	str	r3, [r7, #68]	; 0x44
 80071c6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80071ca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80071cc:	e841 2300 	strex	r3, r2, [r1]
 80071d0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80071d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d1e6      	bne.n	80071a6 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2220      	movs	r2, #32
 80071dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2200      	movs	r2, #0
 80071e4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80071e8:	2303      	movs	r3, #3
 80071ea:	e063      	b.n	80072b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f003 0304 	and.w	r3, r3, #4
 80071f6:	2b04      	cmp	r3, #4
 80071f8:	d149      	bne.n	800728e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80071fa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80071fe:	9300      	str	r3, [sp, #0]
 8007200:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007202:	2200      	movs	r2, #0
 8007204:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f000 f857 	bl	80072bc <UART_WaitOnFlagUntilTimeout>
 800720e:	4603      	mov	r3, r0
 8007210:	2b00      	cmp	r3, #0
 8007212:	d03c      	beq.n	800728e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800721a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800721c:	e853 3f00 	ldrex	r3, [r3]
 8007220:	623b      	str	r3, [r7, #32]
   return(result);
 8007222:	6a3b      	ldr	r3, [r7, #32]
 8007224:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007228:	64fb      	str	r3, [r7, #76]	; 0x4c
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	461a      	mov	r2, r3
 8007230:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007232:	633b      	str	r3, [r7, #48]	; 0x30
 8007234:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007236:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007238:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800723a:	e841 2300 	strex	r3, r2, [r1]
 800723e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007242:	2b00      	cmp	r3, #0
 8007244:	d1e6      	bne.n	8007214 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	3308      	adds	r3, #8
 800724c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800724e:	693b      	ldr	r3, [r7, #16]
 8007250:	e853 3f00 	ldrex	r3, [r3]
 8007254:	60fb      	str	r3, [r7, #12]
   return(result);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	f023 0301 	bic.w	r3, r3, #1
 800725c:	64bb      	str	r3, [r7, #72]	; 0x48
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	3308      	adds	r3, #8
 8007264:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007266:	61fa      	str	r2, [r7, #28]
 8007268:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800726a:	69b9      	ldr	r1, [r7, #24]
 800726c:	69fa      	ldr	r2, [r7, #28]
 800726e:	e841 2300 	strex	r3, r2, [r1]
 8007272:	617b      	str	r3, [r7, #20]
   return(result);
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d1e5      	bne.n	8007246 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2220      	movs	r2, #32
 800727e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2200      	movs	r2, #0
 8007286:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800728a:	2303      	movs	r3, #3
 800728c:	e012      	b.n	80072b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2220      	movs	r2, #32
 8007292:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2220      	movs	r2, #32
 800729a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2200      	movs	r2, #0
 80072a2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2200      	movs	r2, #0
 80072a8:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2200      	movs	r2, #0
 80072ae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80072b2:	2300      	movs	r3, #0
}
 80072b4:	4618      	mov	r0, r3
 80072b6:	3758      	adds	r7, #88	; 0x58
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bd80      	pop	{r7, pc}

080072bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b084      	sub	sp, #16
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	60f8      	str	r0, [r7, #12]
 80072c4:	60b9      	str	r1, [r7, #8]
 80072c6:	603b      	str	r3, [r7, #0]
 80072c8:	4613      	mov	r3, r2
 80072ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072cc:	e049      	b.n	8007362 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072ce:	69bb      	ldr	r3, [r7, #24]
 80072d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072d4:	d045      	beq.n	8007362 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072d6:	f7fa fddb 	bl	8001e90 <HAL_GetTick>
 80072da:	4602      	mov	r2, r0
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	1ad3      	subs	r3, r2, r3
 80072e0:	69ba      	ldr	r2, [r7, #24]
 80072e2:	429a      	cmp	r2, r3
 80072e4:	d302      	bcc.n	80072ec <UART_WaitOnFlagUntilTimeout+0x30>
 80072e6:	69bb      	ldr	r3, [r7, #24]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d101      	bne.n	80072f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80072ec:	2303      	movs	r3, #3
 80072ee:	e048      	b.n	8007382 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f003 0304 	and.w	r3, r3, #4
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d031      	beq.n	8007362 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	69db      	ldr	r3, [r3, #28]
 8007304:	f003 0308 	and.w	r3, r3, #8
 8007308:	2b08      	cmp	r3, #8
 800730a:	d110      	bne.n	800732e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	2208      	movs	r2, #8
 8007312:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007314:	68f8      	ldr	r0, [r7, #12]
 8007316:	f000 f838 	bl	800738a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	2208      	movs	r2, #8
 800731e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	2200      	movs	r2, #0
 8007326:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	e029      	b.n	8007382 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	69db      	ldr	r3, [r3, #28]
 8007334:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007338:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800733c:	d111      	bne.n	8007362 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007346:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007348:	68f8      	ldr	r0, [r7, #12]
 800734a:	f000 f81e 	bl	800738a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	2220      	movs	r2, #32
 8007352:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	2200      	movs	r2, #0
 800735a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800735e:	2303      	movs	r3, #3
 8007360:	e00f      	b.n	8007382 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	69da      	ldr	r2, [r3, #28]
 8007368:	68bb      	ldr	r3, [r7, #8]
 800736a:	4013      	ands	r3, r2
 800736c:	68ba      	ldr	r2, [r7, #8]
 800736e:	429a      	cmp	r2, r3
 8007370:	bf0c      	ite	eq
 8007372:	2301      	moveq	r3, #1
 8007374:	2300      	movne	r3, #0
 8007376:	b2db      	uxtb	r3, r3
 8007378:	461a      	mov	r2, r3
 800737a:	79fb      	ldrb	r3, [r7, #7]
 800737c:	429a      	cmp	r2, r3
 800737e:	d0a6      	beq.n	80072ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007380:	2300      	movs	r3, #0
}
 8007382:	4618      	mov	r0, r3
 8007384:	3710      	adds	r7, #16
 8007386:	46bd      	mov	sp, r7
 8007388:	bd80      	pop	{r7, pc}

0800738a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800738a:	b480      	push	{r7}
 800738c:	b095      	sub	sp, #84	; 0x54
 800738e:	af00      	add	r7, sp, #0
 8007390:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007398:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800739a:	e853 3f00 	ldrex	r3, [r3]
 800739e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80073a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073a2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80073a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	461a      	mov	r2, r3
 80073ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073b0:	643b      	str	r3, [r7, #64]	; 0x40
 80073b2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073b4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80073b6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80073b8:	e841 2300 	strex	r3, r2, [r1]
 80073bc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80073be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d1e6      	bne.n	8007392 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	3308      	adds	r3, #8
 80073ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073cc:	6a3b      	ldr	r3, [r7, #32]
 80073ce:	e853 3f00 	ldrex	r3, [r3]
 80073d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80073d4:	69fb      	ldr	r3, [r7, #28]
 80073d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80073da:	f023 0301 	bic.w	r3, r3, #1
 80073de:	64bb      	str	r3, [r7, #72]	; 0x48
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	3308      	adds	r3, #8
 80073e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80073e8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80073ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80073ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80073f0:	e841 2300 	strex	r3, r2, [r1]
 80073f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80073f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d1e3      	bne.n	80073c4 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007400:	2b01      	cmp	r3, #1
 8007402:	d118      	bne.n	8007436 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	e853 3f00 	ldrex	r3, [r3]
 8007410:	60bb      	str	r3, [r7, #8]
   return(result);
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	f023 0310 	bic.w	r3, r3, #16
 8007418:	647b      	str	r3, [r7, #68]	; 0x44
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	461a      	mov	r2, r3
 8007420:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007422:	61bb      	str	r3, [r7, #24]
 8007424:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007426:	6979      	ldr	r1, [r7, #20]
 8007428:	69ba      	ldr	r2, [r7, #24]
 800742a:	e841 2300 	strex	r3, r2, [r1]
 800742e:	613b      	str	r3, [r7, #16]
   return(result);
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d1e6      	bne.n	8007404 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2220      	movs	r2, #32
 800743a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2200      	movs	r2, #0
 8007442:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	675a      	str	r2, [r3, #116]	; 0x74
}
 800744a:	bf00      	nop
 800744c:	3754      	adds	r7, #84	; 0x54
 800744e:	46bd      	mov	sp, r7
 8007450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007454:	4770      	bx	lr

08007456 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007456:	b480      	push	{r7}
 8007458:	b085      	sub	sp, #20
 800745a:	af00      	add	r7, sp, #0
 800745c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007464:	2b01      	cmp	r3, #1
 8007466:	d101      	bne.n	800746c <HAL_UARTEx_DisableFifoMode+0x16>
 8007468:	2302      	movs	r3, #2
 800746a:	e027      	b.n	80074bc <HAL_UARTEx_DisableFifoMode+0x66>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2201      	movs	r2, #1
 8007470:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2224      	movs	r2, #36	; 0x24
 8007478:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	681a      	ldr	r2, [r3, #0]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f022 0201 	bic.w	r2, r2, #1
 8007492:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800749a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2200      	movs	r2, #0
 80074a0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	68fa      	ldr	r2, [r7, #12]
 80074a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2220      	movs	r2, #32
 80074ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2200      	movs	r2, #0
 80074b6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80074ba:	2300      	movs	r3, #0
}
 80074bc:	4618      	mov	r0, r3
 80074be:	3714      	adds	r7, #20
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr

080074c8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b084      	sub	sp, #16
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
 80074d0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80074d8:	2b01      	cmp	r3, #1
 80074da:	d101      	bne.n	80074e0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80074dc:	2302      	movs	r3, #2
 80074de:	e02d      	b.n	800753c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2201      	movs	r2, #1
 80074e4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2224      	movs	r2, #36	; 0x24
 80074ec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f022 0201 	bic.w	r2, r2, #1
 8007506:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	689b      	ldr	r3, [r3, #8]
 800750e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	683a      	ldr	r2, [r7, #0]
 8007518:	430a      	orrs	r2, r1
 800751a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	f000 f84f 	bl	80075c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	68fa      	ldr	r2, [r7, #12]
 8007528:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2220      	movs	r2, #32
 800752e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2200      	movs	r2, #0
 8007536:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800753a:	2300      	movs	r3, #0
}
 800753c:	4618      	mov	r0, r3
 800753e:	3710      	adds	r7, #16
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}

08007544 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b084      	sub	sp, #16
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007554:	2b01      	cmp	r3, #1
 8007556:	d101      	bne.n	800755c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007558:	2302      	movs	r3, #2
 800755a:	e02d      	b.n	80075b8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2201      	movs	r2, #1
 8007560:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2224      	movs	r2, #36	; 0x24
 8007568:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	681a      	ldr	r2, [r3, #0]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f022 0201 	bic.w	r2, r2, #1
 8007582:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	689b      	ldr	r3, [r3, #8]
 800758a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	683a      	ldr	r2, [r7, #0]
 8007594:	430a      	orrs	r2, r1
 8007596:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	f000 f811 	bl	80075c0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	68fa      	ldr	r2, [r7, #12]
 80075a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2220      	movs	r2, #32
 80075aa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2200      	movs	r2, #0
 80075b2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80075b6:	2300      	movs	r3, #0
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	3710      	adds	r7, #16
 80075bc:	46bd      	mov	sp, r7
 80075be:	bd80      	pop	{r7, pc}

080075c0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b085      	sub	sp, #20
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d108      	bne.n	80075e2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2201      	movs	r2, #1
 80075d4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2201      	movs	r2, #1
 80075dc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80075e0:	e031      	b.n	8007646 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80075e2:	2308      	movs	r3, #8
 80075e4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80075e6:	2308      	movs	r3, #8
 80075e8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	0e5b      	lsrs	r3, r3, #25
 80075f2:	b2db      	uxtb	r3, r3
 80075f4:	f003 0307 	and.w	r3, r3, #7
 80075f8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	689b      	ldr	r3, [r3, #8]
 8007600:	0f5b      	lsrs	r3, r3, #29
 8007602:	b2db      	uxtb	r3, r3
 8007604:	f003 0307 	and.w	r3, r3, #7
 8007608:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800760a:	7bbb      	ldrb	r3, [r7, #14]
 800760c:	7b3a      	ldrb	r2, [r7, #12]
 800760e:	4911      	ldr	r1, [pc, #68]	; (8007654 <UARTEx_SetNbDataToProcess+0x94>)
 8007610:	5c8a      	ldrb	r2, [r1, r2]
 8007612:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007616:	7b3a      	ldrb	r2, [r7, #12]
 8007618:	490f      	ldr	r1, [pc, #60]	; (8007658 <UARTEx_SetNbDataToProcess+0x98>)
 800761a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800761c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007620:	b29a      	uxth	r2, r3
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007628:	7bfb      	ldrb	r3, [r7, #15]
 800762a:	7b7a      	ldrb	r2, [r7, #13]
 800762c:	4909      	ldr	r1, [pc, #36]	; (8007654 <UARTEx_SetNbDataToProcess+0x94>)
 800762e:	5c8a      	ldrb	r2, [r1, r2]
 8007630:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007634:	7b7a      	ldrb	r2, [r7, #13]
 8007636:	4908      	ldr	r1, [pc, #32]	; (8007658 <UARTEx_SetNbDataToProcess+0x98>)
 8007638:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800763a:	fb93 f3f2 	sdiv	r3, r3, r2
 800763e:	b29a      	uxth	r2, r3
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007646:	bf00      	nop
 8007648:	3714      	adds	r7, #20
 800764a:	46bd      	mov	sp, r7
 800764c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007650:	4770      	bx	lr
 8007652:	bf00      	nop
 8007654:	080077c0 	.word	0x080077c0
 8007658:	080077c8 	.word	0x080077c8

0800765c <memset>:
 800765c:	4402      	add	r2, r0
 800765e:	4603      	mov	r3, r0
 8007660:	4293      	cmp	r3, r2
 8007662:	d100      	bne.n	8007666 <memset+0xa>
 8007664:	4770      	bx	lr
 8007666:	f803 1b01 	strb.w	r1, [r3], #1
 800766a:	e7f9      	b.n	8007660 <memset+0x4>

0800766c <__libc_init_array>:
 800766c:	b570      	push	{r4, r5, r6, lr}
 800766e:	4d0d      	ldr	r5, [pc, #52]	; (80076a4 <__libc_init_array+0x38>)
 8007670:	4c0d      	ldr	r4, [pc, #52]	; (80076a8 <__libc_init_array+0x3c>)
 8007672:	1b64      	subs	r4, r4, r5
 8007674:	10a4      	asrs	r4, r4, #2
 8007676:	2600      	movs	r6, #0
 8007678:	42a6      	cmp	r6, r4
 800767a:	d109      	bne.n	8007690 <__libc_init_array+0x24>
 800767c:	4d0b      	ldr	r5, [pc, #44]	; (80076ac <__libc_init_array+0x40>)
 800767e:	4c0c      	ldr	r4, [pc, #48]	; (80076b0 <__libc_init_array+0x44>)
 8007680:	f000 f818 	bl	80076b4 <_init>
 8007684:	1b64      	subs	r4, r4, r5
 8007686:	10a4      	asrs	r4, r4, #2
 8007688:	2600      	movs	r6, #0
 800768a:	42a6      	cmp	r6, r4
 800768c:	d105      	bne.n	800769a <__libc_init_array+0x2e>
 800768e:	bd70      	pop	{r4, r5, r6, pc}
 8007690:	f855 3b04 	ldr.w	r3, [r5], #4
 8007694:	4798      	blx	r3
 8007696:	3601      	adds	r6, #1
 8007698:	e7ee      	b.n	8007678 <__libc_init_array+0xc>
 800769a:	f855 3b04 	ldr.w	r3, [r5], #4
 800769e:	4798      	blx	r3
 80076a0:	3601      	adds	r6, #1
 80076a2:	e7f2      	b.n	800768a <__libc_init_array+0x1e>
 80076a4:	080077d8 	.word	0x080077d8
 80076a8:	080077d8 	.word	0x080077d8
 80076ac:	080077d8 	.word	0x080077d8
 80076b0:	080077dc 	.word	0x080077dc

080076b4 <_init>:
 80076b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076b6:	bf00      	nop
 80076b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076ba:	bc08      	pop	{r3}
 80076bc:	469e      	mov	lr, r3
 80076be:	4770      	bx	lr

080076c0 <_fini>:
 80076c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076c2:	bf00      	nop
 80076c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076c6:	bc08      	pop	{r3}
 80076c8:	469e      	mov	lr, r3
 80076ca:	4770      	bx	lr
