 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 shorted_flyover_wires.xml	  raygentop.v	  common	  20.01	  vpr	  84.43 MiB	  	  -1	  -1	  2.44	  45968	  3	  0.64	  -1	  -1	  41100	  -1	  -1	  120	  236	  1	  6	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  86460	  236	  305	  3195	  3007	  1	  1534	  668	  19	  19	  361	  io clb	  auto	  47.4 MiB	  2.28	  13399	  84.4 MiB	  1.49	  0.02	  4.54694	  -2646.05	  -4.54694	  4.54694	  0.68	  0.00378678	  0.00339504	  0.392903	  0.350506	  70	  31151	  33	  1.65001e+07	  9.39128e+06	  1.20853e+06	  3347.73	  7.96	  1.78146	  1.61158	  25687	  19	  6774	  18311	  4053205	  998444	  5.33213	  5.33213	  -3122.53	  -5.33213	  0	  0	  1.52253e+06	  4217.55	  0.36	  0.92	  0.246398	  0.231387	 
 buffered_flyover_wires.xml	  raygentop.v	  common	  19.82	  vpr	  84.43 MiB	  	  -1	  -1	  2.47	  45620	  3	  0.68	  -1	  -1	  41204	  -1	  -1	  120	  236	  1	  6	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  86452	  236	  305	  3195	  3007	  1	  1534	  668	  19	  19	  361	  io clb	  auto	  47.4 MiB	  2.26	  13765	  84.4 MiB	  1.53	  0.02	  4.50782	  -2618.45	  -4.50782	  4.50782	  0.63	  0.003862	  0.00345199	  0.388609	  0.345716	  70	  30395	  33	  1.65001e+07	  9.39128e+06	  1.25135e+06	  3466.35	  7.80	  1.59672	  1.44393	  24167	  16	  6477	  16722	  3045805	  752727	  5.02397	  5.02397	  -3115.32	  -5.02397	  0	  0	  1.57792e+06	  4370.98	  0.36	  0.76	  0.235441	  0.221918	 
