<stg><name>fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_349_1125</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_157 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_157"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln347 = store i4 0, i4 %i_157

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i.i39

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.i.i39:1 %i = load i4 %i_157

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i.i39:2 %icmp_ln349 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln349"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i39:5 %br_ln349 = br i1 %icmp_ln349, void %for.inc.i.i39.split, void %memset.loop.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.i39.split:4 %lshr_ln347_1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln347_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="2">
<![CDATA[
for.inc.i.i39.split:5 %zext_ln350 = zext i2 %lshr_ln347_1

]]></Node>
<StgValue><ssdm name="zext_ln350"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i39.split:6 %a_0_addr = getelementptr i64 %a_0, i32 0, i32 %zext_ln350

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i39.split:7 %a_1_addr = getelementptr i64 %a_1, i32 0, i32 %zext_ln350

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i.i39.split:8 %a_0_load = load i3 %a_0_addr

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i.i39.split:9 %a_1_load = load i3 %a_1_addr

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i.i39:4 %add_ln349 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln349"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4">
<![CDATA[
for.inc.i.i39.split:0 %trunc_ln349 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln349"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="4">
<![CDATA[
for.inc.i.i39.split:1 %trunc_ln349_1 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln349_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i.i39.split:8 %a_0_load = load i3 %a_0_addr

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="3">
<![CDATA[
for.inc.i.i39.split:9 %a_1_load = load i3 %a_1_addr

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i39.split:10 %select_ln350 = select i1 %trunc_ln349, i64 %a_1_load, i64 %a_0_load

]]></Node>
<StgValue><ssdm name="select_ln350"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i39.split:28 %store_ln347 = store i4 %add_ln349, i4 %i_157

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.i.i39:0 %carry = phi i1 %tmp, void %for.inc.i.i39.split, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i39:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="1">
<![CDATA[
for.inc.i.i39.split:11 %zext_ln350_1 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln350_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i39.split:12 %tempReg = add i64 %select_ln350, i64 %zext_ln350_1

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i39.split:13 %add_ln350 = add i64 %tempReg, i64 %select_ln350

]]></Node>
<StgValue><ssdm name="add_ln350"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
memset.loop.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.i39.split:2 %specpipeline_ln347 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln347"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i39.split:3 %specloopname_ln349 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln349"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i.i39.split:14 %zext_ln350_4 = zext i3 %trunc_ln349_1

]]></Node>
<StgValue><ssdm name="zext_ln350_4"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i39.split:15 %t3_addr = getelementptr i64 %t3, i32 0, i32 %zext_ln350_4

]]></Node>
<StgValue><ssdm name="t3_addr"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.i.i39.split:16 %store_ln350 = store i64 %add_ln350, i3 %t3_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i39.split:17 %xor_ln350_4 = xor i64 %add_ln350, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln350_4"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i39.split:18 %xor_ln350_5 = xor i64 %tempReg, i64 %select_ln350

]]></Node>
<StgValue><ssdm name="xor_ln350_5"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i39.split:19 %or_ln350_2 = or i64 %xor_ln350_4, i64 %xor_ln350_5

]]></Node>
<StgValue><ssdm name="or_ln350_2"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i39.split:20 %bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel4"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.i39.split:21 %xor_ln350 = xor i1 %bit_sel4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln350"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="63" op_0_bw="64">
<![CDATA[
for.inc.i.i39.split:22 %trunc_ln350 = trunc i64 %tempReg

]]></Node>
<StgValue><ssdm name="trunc_ln350"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.inc.i.i39.split:23 %xor_ln350_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln350, i63 %trunc_ln350

]]></Node>
<StgValue><ssdm name="xor_ln350_6"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i39.split:24 %and_ln350 = and i64 %xor_ln350_6, i64 %select_ln350

]]></Node>
<StgValue><ssdm name="and_ln350"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i39.split:25 %xor_ln350_7 = xor i64 %or_ln350_2, i64 %add_ln350

]]></Node>
<StgValue><ssdm name="xor_ln350_7"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i39.split:26 %or_ln350 = or i64 %xor_ln350_7, i64 %and_ln350

]]></Node>
<StgValue><ssdm name="or_ln350"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.i.i39.split:27 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln350, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i39.split:29 %br_ln349 = br void %for.inc.i.i39

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="a_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="a_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="t3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="t3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="68" from="StgValue_67" to="i_157" fromId="67" toId="7">
</dataflow>
<dataflow id="70" from="StgValue_69" to="store_ln347" fromId="69" toId="8">
</dataflow>
<dataflow id="71" from="i_157" to="store_ln347" fromId="7" toId="8">
</dataflow>
<dataflow id="72" from="i_157" to="i" fromId="7" toId="10">
</dataflow>
<dataflow id="73" from="i" to="icmp_ln349" fromId="10" toId="11">
</dataflow>
<dataflow id="75" from="StgValue_74" to="icmp_ln349" fromId="74" toId="11">
</dataflow>
<dataflow id="76" from="icmp_ln349" to="br_ln349" fromId="11" toId="12">
</dataflow>
<dataflow id="78" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="lshr_ln347_1" fromId="77" toId="13">
</dataflow>
<dataflow id="79" from="i" to="lshr_ln347_1" fromId="10" toId="13">
</dataflow>
<dataflow id="80" from="StgValue_67" to="lshr_ln347_1" fromId="67" toId="13">
</dataflow>
<dataflow id="82" from="StgValue_81" to="lshr_ln347_1" fromId="81" toId="13">
</dataflow>
<dataflow id="83" from="lshr_ln347_1" to="zext_ln350" fromId="13" toId="14">
</dataflow>
<dataflow id="84" from="a_0" to="a_0_addr" fromId="64" toId="15">
</dataflow>
<dataflow id="86" from="StgValue_85" to="a_0_addr" fromId="85" toId="15">
</dataflow>
<dataflow id="87" from="zext_ln350" to="a_0_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="88" from="a_1" to="a_1_addr" fromId="65" toId="16">
</dataflow>
<dataflow id="89" from="StgValue_85" to="a_1_addr" fromId="85" toId="16">
</dataflow>
<dataflow id="90" from="zext_ln350" to="a_1_addr" fromId="14" toId="16">
</dataflow>
<dataflow id="91" from="a_0_addr" to="a_0_load" fromId="15" toId="17">
</dataflow>
<dataflow id="92" from="a_1_addr" to="a_1_load" fromId="16" toId="18">
</dataflow>
<dataflow id="93" from="i" to="add_ln349" fromId="10" toId="19">
</dataflow>
<dataflow id="95" from="StgValue_94" to="add_ln349" fromId="94" toId="19">
</dataflow>
<dataflow id="96" from="i" to="trunc_ln349" fromId="10" toId="20">
</dataflow>
<dataflow id="97" from="i" to="trunc_ln349_1" fromId="10" toId="21">
</dataflow>
<dataflow id="98" from="a_0_addr" to="a_0_load" fromId="15" toId="22">
</dataflow>
<dataflow id="99" from="a_1_addr" to="a_1_load" fromId="16" toId="23">
</dataflow>
<dataflow id="100" from="trunc_ln349" to="select_ln350" fromId="20" toId="24">
</dataflow>
<dataflow id="101" from="a_1_load" to="select_ln350" fromId="23" toId="24">
</dataflow>
<dataflow id="102" from="a_0_load" to="select_ln350" fromId="22" toId="24">
</dataflow>
<dataflow id="103" from="add_ln349" to="store_ln347" fromId="19" toId="25">
</dataflow>
<dataflow id="104" from="i_157" to="store_ln347" fromId="7" toId="25">
</dataflow>
<dataflow id="105" from="tmp" to="carry" fromId="46" toId="26">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="br_ln349" to="carry" fromId="47" toId="26">
<BackEdge/>
</dataflow>
<dataflow id="108" from="StgValue_107" to="carry" fromId="107" toId="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="109" from="br_ln0" to="carry" fromId="9" toId="26">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="110" toId="27">
</dataflow>
<dataflow id="113" from="StgValue_112" to="speclooptripcount_ln0" fromId="112" toId="27">
</dataflow>
<dataflow id="114" from="StgValue_112" to="speclooptripcount_ln0" fromId="112" toId="27">
</dataflow>
<dataflow id="115" from="StgValue_112" to="speclooptripcount_ln0" fromId="112" toId="27">
</dataflow>
<dataflow id="116" from="carry" to="zext_ln350_1" fromId="26" toId="28">
</dataflow>
<dataflow id="117" from="select_ln350" to="tempReg" fromId="24" toId="29">
</dataflow>
<dataflow id="118" from="zext_ln350_1" to="tempReg" fromId="28" toId="29">
</dataflow>
<dataflow id="119" from="tempReg" to="add_ln350" fromId="29" toId="30">
</dataflow>
<dataflow id="120" from="select_ln350" to="add_ln350" fromId="24" toId="30">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecPipeline" to="specpipeline_ln347" fromId="121" toId="31">
</dataflow>
<dataflow id="124" from="StgValue_123" to="specpipeline_ln347" fromId="123" toId="31">
</dataflow>
<dataflow id="125" from="StgValue_85" to="specpipeline_ln347" fromId="85" toId="31">
</dataflow>
<dataflow id="126" from="StgValue_85" to="specpipeline_ln347" fromId="85" toId="31">
</dataflow>
<dataflow id="127" from="StgValue_85" to="specpipeline_ln347" fromId="85" toId="31">
</dataflow>
<dataflow id="129" from="empty_44" to="specpipeline_ln347" fromId="128" toId="31">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecLoopName" to="specloopname_ln349" fromId="130" toId="32">
</dataflow>
<dataflow id="133" from="empty_32" to="specloopname_ln349" fromId="132" toId="32">
</dataflow>
<dataflow id="134" from="trunc_ln349_1" to="zext_ln350_4" fromId="21" toId="33">
</dataflow>
<dataflow id="135" from="t3" to="t3_addr" fromId="66" toId="34">
</dataflow>
<dataflow id="136" from="StgValue_85" to="t3_addr" fromId="85" toId="34">
</dataflow>
<dataflow id="137" from="zext_ln350_4" to="t3_addr" fromId="33" toId="34">
</dataflow>
<dataflow id="138" from="add_ln350" to="store_ln350" fromId="30" toId="35">
</dataflow>
<dataflow id="139" from="t3_addr" to="store_ln350" fromId="34" toId="35">
</dataflow>
<dataflow id="140" from="add_ln350" to="xor_ln350_4" fromId="30" toId="36">
</dataflow>
<dataflow id="141" from="tempReg" to="xor_ln350_4" fromId="29" toId="36">
</dataflow>
<dataflow id="142" from="tempReg" to="xor_ln350_5" fromId="29" toId="37">
</dataflow>
<dataflow id="143" from="select_ln350" to="xor_ln350_5" fromId="24" toId="37">
</dataflow>
<dataflow id="144" from="xor_ln350_4" to="or_ln350_2" fromId="36" toId="38">
</dataflow>
<dataflow id="145" from="xor_ln350_5" to="or_ln350_2" fromId="37" toId="38">
</dataflow>
<dataflow id="147" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel4" fromId="146" toId="39">
</dataflow>
<dataflow id="148" from="tempReg" to="bit_sel4" fromId="29" toId="39">
</dataflow>
<dataflow id="150" from="StgValue_149" to="bit_sel4" fromId="149" toId="39">
</dataflow>
<dataflow id="151" from="bit_sel4" to="xor_ln350" fromId="39" toId="40">
</dataflow>
<dataflow id="153" from="StgValue_152" to="xor_ln350" fromId="152" toId="40">
</dataflow>
<dataflow id="154" from="tempReg" to="trunc_ln350" fromId="29" toId="41">
</dataflow>
<dataflow id="156" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln350_6" fromId="155" toId="42">
</dataflow>
<dataflow id="157" from="xor_ln350" to="xor_ln350_6" fromId="40" toId="42">
</dataflow>
<dataflow id="158" from="trunc_ln350" to="xor_ln350_6" fromId="41" toId="42">
</dataflow>
<dataflow id="159" from="xor_ln350_6" to="and_ln350" fromId="42" toId="43">
</dataflow>
<dataflow id="160" from="select_ln350" to="and_ln350" fromId="24" toId="43">
</dataflow>
<dataflow id="161" from="or_ln350_2" to="xor_ln350_7" fromId="38" toId="44">
</dataflow>
<dataflow id="162" from="add_ln350" to="xor_ln350_7" fromId="30" toId="44">
</dataflow>
<dataflow id="163" from="xor_ln350_7" to="or_ln350" fromId="44" toId="45">
</dataflow>
<dataflow id="164" from="and_ln350" to="or_ln350" fromId="43" toId="45">
</dataflow>
<dataflow id="166" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="165" toId="46">
</dataflow>
<dataflow id="167" from="or_ln350" to="tmp" fromId="45" toId="46">
</dataflow>
<dataflow id="169" from="StgValue_168" to="tmp" fromId="168" toId="46">
</dataflow>
<dataflow id="170" from="icmp_ln349" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="171" from="icmp_ln349" to="StgValue_3" fromId="11" toId="3">
</dataflow>
<dataflow id="172" from="icmp_ln349" to="StgValue_4" fromId="11" toId="4">
</dataflow>
<dataflow id="173" from="icmp_ln349" to="StgValue_5" fromId="11" toId="5">
</dataflow>
</dataflows>


</stg>
