*.exe
*.dll

#wave log files?
*.wdb

*.tmp

# Word temporary
~$*.doc*

# Word Auto Backup File
Backup of *.doc*

# Excel temporary
~$*.xls*

# Excel Backup File
*.xlk

# PowerPoint temporary
~$*.ppt*

# Visio autosave temporary files
*.~vsd*

# intermediate build files
*.bgn
*.bit
*.bld
*.cmd_log
*.drc
*.ll
*.lso
*.msd
*.msk
*.ncd
*.ngc
*.ngd
*.ngr
*.pad
*.par
*.pcf
*.prj
*.ptwx
*.rbb
*.rbd
*.stx
*.syr
*.twr
*.twx
*.unroutes
*.ut
*.xpi
*.xst
*_bitgen.xwbt
*_envsettings.html
*_map.map
*_map.mrp
*_map.ngm
*_map.xrpt
*_ngdbuild.xrpt
*_pad.csv
*_pad.txt
*_par.xrpt
*_summary.html
*_summary.xml
*_usage.xml
*_xst.xrpt

# iMPACT generated files
_impactbatch.log
impact.xsl
impact_impact.xwbt
ise_impact.cmd
webtalk_impact.xml

# Core Generator generated files
xaw2verilog.log

# project-wide generated files
*.gise
par_usage_statistics.html
usage_statistics_webtalk.html
webtalk.log
webtalk_pn.xml

# generated folders
iseconfig/
xlnx_auto_0_xdb/
xst/
_ngo/
_xmsgs/
work/

# Quartus intermediate files
*.ddb
*.bpm
*.cdb
*.hdb
*.logdb
*.rdb
*.db_info
*.qmsg
*.rdb
*.tdb
*.ddb
*.tmw_info
*.done
*.rpt
*.summary
implementation/db/TheLime.sld_design_entry.sci
implementation/db/.cmp.kpt
implementation/db/TheLime.cbx.xml
implementation/db/TheLime.cmp.idb
implementation/db/TheLime.cmp_merge.kpt
implementation/db/TheLime.cycloneive_io_sim_cache.45um_ff_1200mv_0c_fast.hsd
implementation/db/TheLime.cycloneive_io_sim_cache.45um_tt_1200mv_0c_slow.hsd
implementation/db/TheLime.cycloneive_io_sim_cache.45um_tt_1200mv_85c_slow.hsd
implementation/db/TheLime.hier_info
implementation/db/TheLime.hif
implementation/db/TheLime.lpc.html
implementation/db/TheLime.lpc.txt
implementation/db/TheLime.map.ammdb
implementation/db/TheLime.map.kpt
implementation/db/TheLime.quiproj.28168.rdr.flock
implementation/db/TheLime.sld_design_entry_dsc.sci
implementation/db/TheLime.smart_action.txt
implementation/db/TheLime.vpr.ammdb
implementation/db/TheLime_partition_pins.json
implementation/incremental_db/compiled_partitions/TheLime.root_partition.cmp.ammdb
implementation/incremental_db/compiled_partitions/TheLime.root_partition.cmp.dfp
implementation/incremental_db/compiled_partitions/TheLime.root_partition.cmp.rcfdb
implementation/incremental_db/compiled_partitions/TheLime.root_partition.map.dpi
implementation/incremental_db/compiled_partitions/TheLime.root_partition.map.hbdb.hb_info
implementation/incremental_db/compiled_partitions/TheLime.root_partition.map.hbdb.sig
implementation/incremental_db/compiled_partitions/TheLime.root_partition.map.kpt
implementation/output_files/TheLime.fit.smsg
implementation/output_files/TheLime.jdi
implementation/output_files/TheLime.pin
implementation/output_files/TheLime.sld
implementation/output_files/TheLime.sof
*.bak
implementation/simulation/modelsim/alu.cr.mti
implementation/simulation/modelsim/alu.mpf
implementation/simulation/modelsim/lime.cr.mti
implementation/simulation/modelsim/lime.mpf
implementation/simulation/modelsim/lime/_info
implementation/simulation/modelsim/modelsim.ini
implementation/simulation/modelsim/msim_transcript
implementation/simulation/modelsim/rtl_work/_info
implementation/simulation/modelsim/rtl_work/_lib.qdb
implementation/simulation/modelsim/rtl_work/_lib1_0.qdb
implementation/simulation/modelsim/rtl_work/_lib1_0.qpg
implementation/simulation/modelsim/rtl_work/_lib1_0.qtl
implementation/simulation/modelsim/rtl_work/_vmake
implementation/simulation/modelsim/TheLime_run_msim_rtl_verilog.do
implementation/simulation/modelsim/TheLime_run_msim_rtl_verilog.do.bak1
implementation/simulation/modelsim/TheLime_run_msim_rtl_verilog.do.bak2
Lab7/simulation/modelsim/rtl_work/_info
Lab7/c5_pin_model_dump.txt
Lab7/db/.cmp.kpt
Lab7/db/altsyncram_gif1.tdf
Lab7/db/Lab7Memory.cbx.xml
Lab7/db/Lab7Memory.cmp.idb
Lab7/db/Lab7Memory.cmp_merge.kpt
Lab7/db/Lab7Memory.cyclonev_io_sim_cache.ff_0c_fast.hsd
Lab7/db/Lab7Memory.cyclonev_io_sim_cache.ff_85c_fast.hsd
Lab7/db/Lab7Memory.cyclonev_io_sim_cache.ss_0c_slow.hsd
Lab7/db/Lab7Memory.cyclonev_io_sim_cache.ss_85c_slow.hsd
Lab7/db/Lab7Memory.hier_info
Lab7/db/Lab7Memory.hif
Lab7/db/Lab7Memory.lpc.html
Lab7/db/Lab7Memory.lpc.txt
Lab7/db/Lab7Memory.map.ammdb
Lab7/db/Lab7Memory.map.kpt
Lab7/db/Lab7Memory.ram0_memory_e411fb78.hdl.mif
Lab7/db/Lab7Memory.sld_design_entry.sci
Lab7/db/Lab7Memory.sld_design_entry_dsc.sci
Lab7/db/Lab7Memory.smart_action.txt
Lab7/db/Lab7Memory.vpr.ammdb
Lab7/db/Lab7Memory_partition_pins.json
Lab7/incremental_db/compiled_partitions/Lab7Memory.root_partition.cmp.ammdb
Lab7/incremental_db/compiled_partitions/Lab7Memory.root_partition.cmp.dfp
Lab7/incremental_db/compiled_partitions/Lab7Memory.root_partition.cmp.hbdb.sig
Lab7/incremental_db/compiled_partitions/Lab7Memory.root_partition.cmp.rcfdb
Lab7/incremental_db/compiled_partitions/Lab7Memory.root_partition.map.dpi
Lab7/incremental_db/compiled_partitions/Lab7Memory.root_partition.map.hbdb.hb_info
Lab7/incremental_db/compiled_partitions/Lab7Memory.root_partition.map.hbdb.sig
Lab7/incremental_db/compiled_partitions/Lab7Memory.root_partition.map.kpt
Lab7/output_files/Lab7Memory.fit.smsg
Lab7/output_files/Lab7Memory.jdi
Lab7/output_files/Lab7Memory.pin
Lab7/output_files/Lab7Memory.sld
Lab7/output_files/Lab7Memory.sof
Lab7/simulation/modelsim/lab7.cr.mti
Lab7/simulation/modelsim/lab7.mpf
Lab7/simulation/modelsim/lab7memory.ram0_memory_e411fb78.hdl.mif
Lab7/simulation/modelsim/Lab7Memory.sft
Lab7/simulation/modelsim/Lab7Memory.vo
Lab7/simulation/modelsim/Lab7Memory_modelsim.xrf
Lab7/simulation/modelsim/Lab7Memory_run_msim_rtl_verilog.do
Lab7/simulation/modelsim/modelsim.ini
Lab7/simulation/modelsim/msim_transcript
Lab7/simulation/modelsim/rtl_work/_lib.qdb
Lab7/simulation/modelsim/rtl_work/_lib1_0.qdb
Lab7/simulation/modelsim/rtl_work/_lib1_0.qpg
Lab7/simulation/modelsim/rtl_work/_lib1_0.qtl
Lab7/simulation/modelsim/rtl_work/_vmake
Lab7/simulation/modelsim/testMem.cr.mti
Lab7/simulation/modelsim/testMem.mpf
Lab7/simulation/modelsim/transcript
Lab7/simulation/modelsim/vsim.wlf
implementation/simulation/modelsim/test.mpf
implementation/simulation/modelsim/test.cr.mti
implementation/simulation/modelsim/TheLime.sft
implementation/simulation/modelsim/TheLime.vo
implementation/simulation/modelsim/TheLime_6_1200mv_0c_slow.vo
implementation/simulation/modelsim/TheLime_6_1200mv_0c_v_slow.sdo
implementation/simulation/modelsim/TheLime_6_1200mv_85c_slow.vo
implementation/simulation/modelsim/TheLime_6_1200mv_85c_v_slow.sdo
implementation/simulation/modelsim/TheLime_min_1200mv_0c_fast.vo
implementation/simulation/modelsim/TheLime_min_1200mv_0c_v_fast.sdo
implementation/simulation/modelsim/TheLime_modelsim.xrf
implementation/simulation/modelsim/TheLime_v.sdo
implementation/simulation/modelsim/transcript
implementation/simulation/modelsim/vsim.wlf
