## SYP
## INPUT
<| 1 + 2 * 3, 4 + <| 5, 6 |> / 7 |>
## OUTPUT
LDC 1
LDC 2
LDC 3
BIN_MUL
BIN_ADD
LDC 4
LDC 5
LDC 6
BUILD_RVEC
LDC 7
BIN_DIV
BIN_ADD
BUILD_RVEC