xpm_cdc.sv,systemverilog,xpm,../../../../../../../../../../../../Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../../Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../../Softwares/Vitis/Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_6,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
sram_128x22.v,verilog,xil_defaultlib,../../../../../../../IP/xilinx_ip/2019.2/sram_128x22/sim/sram_128x22.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
