
EcoSense_0.0.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003564  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  080036ec  080036ec  000136ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038dc  080038dc  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  080038dc  080038dc  000138dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080038e4  080038e4  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038e4  080038e4  000138e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080038e8  080038e8  000138e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080038ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000025b8  2000007c  08003968  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002634  08003968  00022634  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b67d  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b62  00000000  00000000  0002b729  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000950  00000000  00000000  0002d290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008a8  00000000  00000000  0002dbe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025310  00000000  00000000  0002e488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b372  00000000  00000000  00053798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e8706  00000000  00000000  0005eb0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00147210  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000247c  00000000  00000000  00147264  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080036d4 	.word	0x080036d4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	080036d4 	.word	0x080036d4

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b96e 	b.w	80004cc <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468c      	mov	ip, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	f040 8083 	bne.w	800031e <__udivmoddi4+0x116>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d947      	bls.n	80002ae <__udivmoddi4+0xa6>
 800021e:	fab2 f282 	clz	r2, r2
 8000222:	b142      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000224:	f1c2 0020 	rsb	r0, r2, #32
 8000228:	fa24 f000 	lsr.w	r0, r4, r0
 800022c:	4091      	lsls	r1, r2
 800022e:	4097      	lsls	r7, r2
 8000230:	ea40 0c01 	orr.w	ip, r0, r1
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbbc f6f8 	udiv	r6, ip, r8
 8000240:	fa1f fe87 	uxth.w	lr, r7
 8000244:	fb08 c116 	mls	r1, r8, r6, ip
 8000248:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024c:	fb06 f10e 	mul.w	r1, r6, lr
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18fb      	adds	r3, r7, r3
 8000256:	f106 30ff 	add.w	r0, r6, #4294967295
 800025a:	f080 8119 	bcs.w	8000490 <__udivmoddi4+0x288>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8116 	bls.w	8000490 <__udivmoddi4+0x288>
 8000264:	3e02      	subs	r6, #2
 8000266:	443b      	add	r3, r7
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000270:	fb08 3310 	mls	r3, r8, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fe0e 	mul.w	lr, r0, lr
 800027c:	45a6      	cmp	lr, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	193c      	adds	r4, r7, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8105 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800028a:	45a6      	cmp	lr, r4
 800028c:	f240 8102 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000290:	3802      	subs	r0, #2
 8000292:	443c      	add	r4, r7
 8000294:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000298:	eba4 040e 	sub.w	r4, r4, lr
 800029c:	2600      	movs	r6, #0
 800029e:	b11d      	cbz	r5, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c5 4300 	strd	r4, r3, [r5]
 80002a8:	4631      	mov	r1, r6
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	b902      	cbnz	r2, 80002b2 <__udivmoddi4+0xaa>
 80002b0:	deff      	udf	#255	; 0xff
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d150      	bne.n	800035c <__udivmoddi4+0x154>
 80002ba:	1bcb      	subs	r3, r1, r7
 80002bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002c0:	fa1f f887 	uxth.w	r8, r7
 80002c4:	2601      	movs	r6, #1
 80002c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ca:	0c21      	lsrs	r1, r4, #16
 80002cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002d4:	fb08 f30c 	mul.w	r3, r8, ip
 80002d8:	428b      	cmp	r3, r1
 80002da:	d907      	bls.n	80002ec <__udivmoddi4+0xe4>
 80002dc:	1879      	adds	r1, r7, r1
 80002de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0xe2>
 80002e4:	428b      	cmp	r3, r1
 80002e6:	f200 80e9 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 80002ea:	4684      	mov	ip, r0
 80002ec:	1ac9      	subs	r1, r1, r3
 80002ee:	b2a3      	uxth	r3, r4
 80002f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002fc:	fb08 f800 	mul.w	r8, r8, r0
 8000300:	45a0      	cmp	r8, r4
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0x10c>
 8000304:	193c      	adds	r4, r7, r4
 8000306:	f100 33ff 	add.w	r3, r0, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x10a>
 800030c:	45a0      	cmp	r8, r4
 800030e:	f200 80d9 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 8000312:	4618      	mov	r0, r3
 8000314:	eba4 0408 	sub.w	r4, r4, r8
 8000318:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800031c:	e7bf      	b.n	800029e <__udivmoddi4+0x96>
 800031e:	428b      	cmp	r3, r1
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x12e>
 8000322:	2d00      	cmp	r5, #0
 8000324:	f000 80b1 	beq.w	800048a <__udivmoddi4+0x282>
 8000328:	2600      	movs	r6, #0
 800032a:	e9c5 0100 	strd	r0, r1, [r5]
 800032e:	4630      	mov	r0, r6
 8000330:	4631      	mov	r1, r6
 8000332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000336:	fab3 f683 	clz	r6, r3
 800033a:	2e00      	cmp	r6, #0
 800033c:	d14a      	bne.n	80003d4 <__udivmoddi4+0x1cc>
 800033e:	428b      	cmp	r3, r1
 8000340:	d302      	bcc.n	8000348 <__udivmoddi4+0x140>
 8000342:	4282      	cmp	r2, r0
 8000344:	f200 80b8 	bhi.w	80004b8 <__udivmoddi4+0x2b0>
 8000348:	1a84      	subs	r4, r0, r2
 800034a:	eb61 0103 	sbc.w	r1, r1, r3
 800034e:	2001      	movs	r0, #1
 8000350:	468c      	mov	ip, r1
 8000352:	2d00      	cmp	r5, #0
 8000354:	d0a8      	beq.n	80002a8 <__udivmoddi4+0xa0>
 8000356:	e9c5 4c00 	strd	r4, ip, [r5]
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0xa0>
 800035c:	f1c2 0320 	rsb	r3, r2, #32
 8000360:	fa20 f603 	lsr.w	r6, r0, r3
 8000364:	4097      	lsls	r7, r2
 8000366:	fa01 f002 	lsl.w	r0, r1, r2
 800036a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800036e:	40d9      	lsrs	r1, r3
 8000370:	4330      	orrs	r0, r6
 8000372:	0c03      	lsrs	r3, r0, #16
 8000374:	fbb1 f6fe 	udiv	r6, r1, lr
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000380:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000384:	fb06 f108 	mul.w	r1, r6, r8
 8000388:	4299      	cmp	r1, r3
 800038a:	fa04 f402 	lsl.w	r4, r4, r2
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x19c>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f106 3cff 	add.w	ip, r6, #4294967295
 8000396:	f080 808d 	bcs.w	80004b4 <__udivmoddi4+0x2ac>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 808a 	bls.w	80004b4 <__udivmoddi4+0x2ac>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	443b      	add	r3, r7
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b281      	uxth	r1, r0
 80003a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80003ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80003b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003b4:	fb00 f308 	mul.w	r3, r0, r8
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x1c4>
 80003bc:	1879      	adds	r1, r7, r1
 80003be:	f100 3cff 	add.w	ip, r0, #4294967295
 80003c2:	d273      	bcs.n	80004ac <__udivmoddi4+0x2a4>
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d971      	bls.n	80004ac <__udivmoddi4+0x2a4>
 80003c8:	3802      	subs	r0, #2
 80003ca:	4439      	add	r1, r7
 80003cc:	1acb      	subs	r3, r1, r3
 80003ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003d2:	e778      	b.n	80002c6 <__udivmoddi4+0xbe>
 80003d4:	f1c6 0c20 	rsb	ip, r6, #32
 80003d8:	fa03 f406 	lsl.w	r4, r3, r6
 80003dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003e0:	431c      	orrs	r4, r3
 80003e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003e6:	fa01 f306 	lsl.w	r3, r1, r6
 80003ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80003f2:	431f      	orrs	r7, r3
 80003f4:	0c3b      	lsrs	r3, r7, #16
 80003f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003fa:	fa1f f884 	uxth.w	r8, r4
 80003fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000402:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000406:	fb09 fa08 	mul.w	sl, r9, r8
 800040a:	458a      	cmp	sl, r1
 800040c:	fa02 f206 	lsl.w	r2, r2, r6
 8000410:	fa00 f306 	lsl.w	r3, r0, r6
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x220>
 8000416:	1861      	adds	r1, r4, r1
 8000418:	f109 30ff 	add.w	r0, r9, #4294967295
 800041c:	d248      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 800041e:	458a      	cmp	sl, r1
 8000420:	d946      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000422:	f1a9 0902 	sub.w	r9, r9, #2
 8000426:	4421      	add	r1, r4
 8000428:	eba1 010a 	sub.w	r1, r1, sl
 800042c:	b2bf      	uxth	r7, r7
 800042e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000432:	fb0e 1110 	mls	r1, lr, r0, r1
 8000436:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800043a:	fb00 f808 	mul.w	r8, r0, r8
 800043e:	45b8      	cmp	r8, r7
 8000440:	d907      	bls.n	8000452 <__udivmoddi4+0x24a>
 8000442:	19e7      	adds	r7, r4, r7
 8000444:	f100 31ff 	add.w	r1, r0, #4294967295
 8000448:	d22e      	bcs.n	80004a8 <__udivmoddi4+0x2a0>
 800044a:	45b8      	cmp	r8, r7
 800044c:	d92c      	bls.n	80004a8 <__udivmoddi4+0x2a0>
 800044e:	3802      	subs	r0, #2
 8000450:	4427      	add	r7, r4
 8000452:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000456:	eba7 0708 	sub.w	r7, r7, r8
 800045a:	fba0 8902 	umull	r8, r9, r0, r2
 800045e:	454f      	cmp	r7, r9
 8000460:	46c6      	mov	lr, r8
 8000462:	4649      	mov	r1, r9
 8000464:	d31a      	bcc.n	800049c <__udivmoddi4+0x294>
 8000466:	d017      	beq.n	8000498 <__udivmoddi4+0x290>
 8000468:	b15d      	cbz	r5, 8000482 <__udivmoddi4+0x27a>
 800046a:	ebb3 020e 	subs.w	r2, r3, lr
 800046e:	eb67 0701 	sbc.w	r7, r7, r1
 8000472:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000476:	40f2      	lsrs	r2, r6
 8000478:	ea4c 0202 	orr.w	r2, ip, r2
 800047c:	40f7      	lsrs	r7, r6
 800047e:	e9c5 2700 	strd	r2, r7, [r5]
 8000482:	2600      	movs	r6, #0
 8000484:	4631      	mov	r1, r6
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e70b      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e9      	b.n	8000268 <__udivmoddi4+0x60>
 8000494:	4618      	mov	r0, r3
 8000496:	e6fd      	b.n	8000294 <__udivmoddi4+0x8c>
 8000498:	4543      	cmp	r3, r8
 800049a:	d2e5      	bcs.n	8000468 <__udivmoddi4+0x260>
 800049c:	ebb8 0e02 	subs.w	lr, r8, r2
 80004a0:	eb69 0104 	sbc.w	r1, r9, r4
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7df      	b.n	8000468 <__udivmoddi4+0x260>
 80004a8:	4608      	mov	r0, r1
 80004aa:	e7d2      	b.n	8000452 <__udivmoddi4+0x24a>
 80004ac:	4660      	mov	r0, ip
 80004ae:	e78d      	b.n	80003cc <__udivmoddi4+0x1c4>
 80004b0:	4681      	mov	r9, r0
 80004b2:	e7b9      	b.n	8000428 <__udivmoddi4+0x220>
 80004b4:	4666      	mov	r6, ip
 80004b6:	e775      	b.n	80003a4 <__udivmoddi4+0x19c>
 80004b8:	4630      	mov	r0, r6
 80004ba:	e74a      	b.n	8000352 <__udivmoddi4+0x14a>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	4439      	add	r1, r7
 80004c2:	e713      	b.n	80002ec <__udivmoddi4+0xe4>
 80004c4:	3802      	subs	r0, #2
 80004c6:	443c      	add	r4, r7
 80004c8:	e724      	b.n	8000314 <__udivmoddi4+0x10c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <api_camera_connect>:
 *  @brief        : High level function to issue command sequence to
 *  				capture image to camera buffer.
 *  @return       : pass or fail
 */
/*****************************************************************************/
char api_camera_connect(void){
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0

	LOG_BOX("\r\nBeginning camera capture image sequence.\r\n");
 80004d4:	481c      	ldr	r0, [pc, #112]	; (8000548 <api_camera_connect+0x78>)
 80004d6:	f000 fa6d 	bl	80009b4 <LOG_BOX>

	if( api_camera_stopcap() ){
 80004da:	f000 f839 	bl	8000550 <api_camera_stopcap>
 80004de:	4603      	mov	r3, r0
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d001      	beq.n	80004e8 <api_camera_connect+0x18>
		return FAIL;
 80004e4:	2301      	movs	r3, #1
 80004e6:	e02d      	b.n	8000544 <api_camera_connect+0x74>
	}

	if( api_camera_imageres() ){
 80004e8:	f000 f85a 	bl	80005a0 <api_camera_imageres>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <api_camera_connect+0x26>
		return FAIL;
 80004f2:	2301      	movs	r3, #1
 80004f4:	e026      	b.n	8000544 <api_camera_connect+0x74>
	}

	if( api_camera_imagecomp() ){
 80004f6:	f000 f87b 	bl	80005f0 <api_camera_imagecomp>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d001      	beq.n	8000504 <api_camera_connect+0x34>
		return FAIL;
 8000500:	2301      	movs	r3, #1
 8000502:	e01f      	b.n	8000544 <api_camera_connect+0x74>
	}

	if( api_camera_imageget() ){
 8000504:	f000 f89c 	bl	8000640 <api_camera_imageget>
 8000508:	4603      	mov	r3, r0
 800050a:	2b00      	cmp	r3, #0
 800050c:	d001      	beq.n	8000512 <api_camera_connect+0x42>
		return FAIL;
 800050e:	2301      	movs	r3, #1
 8000510:	e018      	b.n	8000544 <api_camera_connect+0x74>
	}

	if( api_camera_imagelen() ){
 8000512:	f000 f8bd 	bl	8000690 <api_camera_imagelen>
 8000516:	4603      	mov	r3, r0
 8000518:	2b00      	cmp	r3, #0
 800051a:	d001      	beq.n	8000520 <api_camera_connect+0x50>
		return FAIL;
 800051c:	2301      	movs	r3, #1
 800051e:	e011      	b.n	8000544 <api_camera_connect+0x74>
	}

	if( api_camera_imagedata() ){
 8000520:	f000 f8fe 	bl	8000720 <api_camera_imagedata>
 8000524:	4603      	mov	r3, r0
 8000526:	2b00      	cmp	r3, #0
 8000528:	d001      	beq.n	800052e <api_camera_connect+0x5e>
		return FAIL;
 800052a:	2301      	movs	r3, #1
 800052c:	e00a      	b.n	8000544 <api_camera_connect+0x74>
	}

	if( api_camera_stopcap() ){
 800052e:	f000 f80f 	bl	8000550 <api_camera_stopcap>
 8000532:	4603      	mov	r3, r0
 8000534:	2b00      	cmp	r3, #0
 8000536:	d001      	beq.n	800053c <api_camera_connect+0x6c>
		return FAIL;
 8000538:	2301      	movs	r3, #1
 800053a:	e003      	b.n	8000544 <api_camera_connect+0x74>
	}

	LOG_BOX("\r\nSUCCESS: Camera image captured successfully.\r\n");
 800053c:	4803      	ldr	r0, [pc, #12]	; (800054c <api_camera_connect+0x7c>)
 800053e:	f000 fa39 	bl	80009b4 <LOG_BOX>

	return PASS;
 8000542:	2300      	movs	r3, #0
}
 8000544:	4618      	mov	r0, r3
 8000546:	bd80      	pop	{r7, pc}
 8000548:	080036ec 	.word	0x080036ec
 800054c:	0800371c 	.word	0x0800371c

08000550 <api_camera_stopcap>:
 *  @brief        : Get image length command of USART camera module. This command
 *  				allows for new images to be taken.
 *  @return       : pass or fail
 */
/*****************************************************************************/
char api_camera_stopcap(void){
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0

	LOG_BOX("SEND: camera stop capture");
 8000554:	480d      	ldr	r0, [pc, #52]	; (800058c <api_camera_stopcap+0x3c>)
 8000556:	f000 fa2d 	bl	80009b4 <LOG_BOX>
	uart_tx(stopcap, 5, CAMERA_UART);
 800055a:	4a0d      	ldr	r2, [pc, #52]	; (8000590 <api_camera_stopcap+0x40>)
 800055c:	2105      	movs	r1, #5
 800055e:	480d      	ldr	r0, [pc, #52]	; (8000594 <api_camera_stopcap+0x44>)
 8000560:	f000 f938 	bl	80007d4 <uart_tx>

	if( uart_rx_check(Resp_CAM_STOPCAP, 5, UART_1S_TIMEOUT) ){
 8000564:	2232      	movs	r2, #50	; 0x32
 8000566:	2105      	movs	r1, #5
 8000568:	480b      	ldr	r0, [pc, #44]	; (8000598 <api_camera_stopcap+0x48>)
 800056a:	f000 f99f 	bl	80008ac <uart_rx_check>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d006      	beq.n	8000582 <api_camera_stopcap+0x32>
		LOG("ERROR: Bad response");
 8000574:	4809      	ldr	r0, [pc, #36]	; (800059c <api_camera_stopcap+0x4c>)
 8000576:	f000 f9f7 	bl	8000968 <LOG>
		uart_rx_print();
 800057a:	f000 f94d 	bl	8000818 <uart_rx_print>
		return FAIL;
 800057e:	2301      	movs	r3, #1
 8000580:	e002      	b.n	8000588 <api_camera_stopcap+0x38>
	}else{
		uart_rx_print();
 8000582:	f000 f949 	bl	8000818 <uart_rx_print>
		return PASS;
 8000586:	2300      	movs	r3, #0
	}

	return FAIL; // Out of bounds
}
 8000588:	4618      	mov	r0, r3
 800058a:	bd80      	pop	{r7, pc}
 800058c:	08003750 	.word	0x08003750
 8000590:	40004800 	.word	0x40004800
 8000594:	20000000 	.word	0x20000000
 8000598:	2000002c 	.word	0x2000002c
 800059c:	0800376c 	.word	0x0800376c

080005a0 <api_camera_imageres>:
/*! @Function Name: api_camera_imageres
 *  @brief        : Set resolution of USART camera module.
 *  @return       : pass or fail
 */
/*****************************************************************************/
char api_camera_imageres(void){
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0

	LOG_BOX("SEND: camera image resolution to 160x120");
 80005a4:	480d      	ldr	r0, [pc, #52]	; (80005dc <api_camera_imageres+0x3c>)
 80005a6:	f000 fa05 	bl	80009b4 <LOG_BOX>
	uart_tx(imageres, 5, CAMERA_UART);
 80005aa:	4a0d      	ldr	r2, [pc, #52]	; (80005e0 <api_camera_imageres+0x40>)
 80005ac:	2105      	movs	r1, #5
 80005ae:	480d      	ldr	r0, [pc, #52]	; (80005e4 <api_camera_imageres+0x44>)
 80005b0:	f000 f910 	bl	80007d4 <uart_tx>

	if( uart_rx_check(Resp_CAM_RESOLUTION, 5, UART_1S_TIMEOUT) ){
 80005b4:	2232      	movs	r2, #50	; 0x32
 80005b6:	2105      	movs	r1, #5
 80005b8:	480b      	ldr	r0, [pc, #44]	; (80005e8 <api_camera_imageres+0x48>)
 80005ba:	f000 f977 	bl	80008ac <uart_rx_check>
 80005be:	4603      	mov	r3, r0
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d006      	beq.n	80005d2 <api_camera_imageres+0x32>
		LOG("ERROR: Bad response");
 80005c4:	4809      	ldr	r0, [pc, #36]	; (80005ec <api_camera_imageres+0x4c>)
 80005c6:	f000 f9cf 	bl	8000968 <LOG>
		uart_rx_print();
 80005ca:	f000 f925 	bl	8000818 <uart_rx_print>
		return FAIL;
 80005ce:	2301      	movs	r3, #1
 80005d0:	e002      	b.n	80005d8 <api_camera_imageres+0x38>
	}else{
		uart_rx_print();
 80005d2:	f000 f921 	bl	8000818 <uart_rx_print>
		return PASS;
 80005d6:	2300      	movs	r3, #0
	}

	return FAIL; // Out of bounds
}
 80005d8:	4618      	mov	r0, r3
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	08003780 	.word	0x08003780
 80005e0:	40004800 	.word	0x40004800
 80005e4:	20000008 	.word	0x20000008
 80005e8:	20000034 	.word	0x20000034
 80005ec:	0800376c 	.word	0x0800376c

080005f0 <api_camera_imagecomp>:
/*! @Function Name: api_camera_imagecomp
 *  @brief        : Set compression ratio of USART camera module.
 *  @return       : pass or fail
 */
/*****************************************************************************/
char api_camera_imagecomp(void){
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0

	LOG_BOX("SEND: camera image compression ratio to 99");
 80005f4:	480d      	ldr	r0, [pc, #52]	; (800062c <api_camera_imagecomp+0x3c>)
 80005f6:	f000 f9dd 	bl	80009b4 <LOG_BOX>
	uart_tx(imagecomp, 9, CAMERA_UART);
 80005fa:	4a0d      	ldr	r2, [pc, #52]	; (8000630 <api_camera_imagecomp+0x40>)
 80005fc:	2109      	movs	r1, #9
 80005fe:	480d      	ldr	r0, [pc, #52]	; (8000634 <api_camera_imagecomp+0x44>)
 8000600:	f000 f8e8 	bl	80007d4 <uart_tx>

	if( uart_rx_check(Resp_CAM_COMPRESS, 5, UART_1S_TIMEOUT) ){
 8000604:	2232      	movs	r2, #50	; 0x32
 8000606:	2105      	movs	r1, #5
 8000608:	480b      	ldr	r0, [pc, #44]	; (8000638 <api_camera_imagecomp+0x48>)
 800060a:	f000 f94f 	bl	80008ac <uart_rx_check>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d006      	beq.n	8000622 <api_camera_imagecomp+0x32>
		LOG("ERROR: Bad response");
 8000614:	4809      	ldr	r0, [pc, #36]	; (800063c <api_camera_imagecomp+0x4c>)
 8000616:	f000 f9a7 	bl	8000968 <LOG>
		uart_rx_print();
 800061a:	f000 f8fd 	bl	8000818 <uart_rx_print>
		return FAIL;
 800061e:	2301      	movs	r3, #1
 8000620:	e002      	b.n	8000628 <api_camera_imagecomp+0x38>
	}else{
		uart_rx_print();
 8000622:	f000 f8f9 	bl	8000818 <uart_rx_print>
		return PASS;
 8000626:	2300      	movs	r3, #0
	}

	return FAIL; // Out of bounds
}
 8000628:	4618      	mov	r0, r3
 800062a:	bd80      	pop	{r7, pc}
 800062c:	080037ac 	.word	0x080037ac
 8000630:	40004800 	.word	0x40004800
 8000634:	20000010 	.word	0x20000010
 8000638:	2000003c 	.word	0x2000003c
 800063c:	0800376c 	.word	0x0800376c

08000640 <api_camera_imageget>:
 *  				and CM_ImageLength commands are still needed to store image
 *  				into buffer.
 *  @return       : pass or fail
 */
/*****************************************************************************/
char api_camera_imageget(void){
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0

	LOG_BOX("SEND: camera image get");
 8000644:	480d      	ldr	r0, [pc, #52]	; (800067c <api_camera_imageget+0x3c>)
 8000646:	f000 f9b5 	bl	80009b4 <LOG_BOX>
	uart_tx(imageget, 5, CAMERA_UART);
 800064a:	4a0d      	ldr	r2, [pc, #52]	; (8000680 <api_camera_imageget+0x40>)
 800064c:	2105      	movs	r1, #5
 800064e:	480d      	ldr	r0, [pc, #52]	; (8000684 <api_camera_imageget+0x44>)
 8000650:	f000 f8c0 	bl	80007d4 <uart_tx>

	if( uart_rx_check(Resp_CAM_IMAGEGET, 5, UART_1S_TIMEOUT) ){
 8000654:	2232      	movs	r2, #50	; 0x32
 8000656:	2105      	movs	r1, #5
 8000658:	480b      	ldr	r0, [pc, #44]	; (8000688 <api_camera_imageget+0x48>)
 800065a:	f000 f927 	bl	80008ac <uart_rx_check>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d006      	beq.n	8000672 <api_camera_imageget+0x32>
		LOG("ERROR: Bad response");
 8000664:	4809      	ldr	r0, [pc, #36]	; (800068c <api_camera_imageget+0x4c>)
 8000666:	f000 f97f 	bl	8000968 <LOG>
		uart_rx_print();
 800066a:	f000 f8d5 	bl	8000818 <uart_rx_print>
		return FAIL;
 800066e:	2301      	movs	r3, #1
 8000670:	e002      	b.n	8000678 <api_camera_imageget+0x38>
	}else{
		uart_rx_print();
 8000672:	f000 f8d1 	bl	8000818 <uart_rx_print>
		return PASS;
 8000676:	2300      	movs	r3, #0
	}

	return FAIL; // Out of bounds
}
 8000678:	4618      	mov	r0, r3
 800067a:	bd80      	pop	{r7, pc}
 800067c:	080037d8 	.word	0x080037d8
 8000680:	40004800 	.word	0x40004800
 8000684:	2000001c 	.word	0x2000001c
 8000688:	20000044 	.word	0x20000044
 800068c:	0800376c 	.word	0x0800376c

08000690 <api_camera_imagelen>:
 *  				returns image data length bytes which are necessary for
 *  				CM_ImageLength command.
 *  @return       : pass or fail
 */
/*****************************************************************************/
char api_camera_imagelen(void){
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0

	uint16_t i = 0;
 8000696:	2300      	movs	r3, #0
 8000698:	80fb      	strh	r3, [r7, #6]

	LOG_BOX("SEND: camera image length");
 800069a:	4819      	ldr	r0, [pc, #100]	; (8000700 <api_camera_imagelen+0x70>)
 800069c:	f000 f98a 	bl	80009b4 <LOG_BOX>
	uart_tx(imagelen, 5, CAMERA_UART);
 80006a0:	4a18      	ldr	r2, [pc, #96]	; (8000704 <api_camera_imagelen+0x74>)
 80006a2:	2105      	movs	r1, #5
 80006a4:	4818      	ldr	r0, [pc, #96]	; (8000708 <api_camera_imagelen+0x78>)
 80006a6:	f000 f895 	bl	80007d4 <uart_tx>

	if( uart_rx_check(Resp_CAM_LENGTH, 7, UART_1S_TIMEOUT) ){
 80006aa:	2232      	movs	r2, #50	; 0x32
 80006ac:	2107      	movs	r1, #7
 80006ae:	4817      	ldr	r0, [pc, #92]	; (800070c <api_camera_imagelen+0x7c>)
 80006b0:	f000 f8fc 	bl	80008ac <uart_rx_check>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d006      	beq.n	80006c8 <api_camera_imagelen+0x38>
		LOG("\r\nERROR: Bad response.\r\n");
 80006ba:	4815      	ldr	r0, [pc, #84]	; (8000710 <api_camera_imagelen+0x80>)
 80006bc:	f000 f954 	bl	8000968 <LOG>
		uart_rx_print();
 80006c0:	f000 f8aa 	bl	8000818 <uart_rx_print>
		return FAIL;
 80006c4:	2301      	movs	r3, #1
 80006c6:	e016      	b.n	80006f6 <api_camera_imagelen+0x66>
	}

	i = uart_rx_find(Resp_CAM_LENGTH, 7);
 80006c8:	2107      	movs	r1, #7
 80006ca:	4810      	ldr	r0, [pc, #64]	; (800070c <api_camera_imagelen+0x7c>)
 80006cc:	f000 f910 	bl	80008f0 <uart_rx_find>
 80006d0:	4603      	mov	r3, r0
 80006d2:	80fb      	strh	r3, [r7, #6]
	imagedata[12] = rx_buff[i];
 80006d4:	88fb      	ldrh	r3, [r7, #6]
 80006d6:	4a0f      	ldr	r2, [pc, #60]	; (8000714 <api_camera_imagelen+0x84>)
 80006d8:	5cd2      	ldrb	r2, [r2, r3]
 80006da:	4b0f      	ldr	r3, [pc, #60]	; (8000718 <api_camera_imagelen+0x88>)
 80006dc:	731a      	strb	r2, [r3, #12]
	imagedata[13] = rx_buff[i+1];
 80006de:	88fb      	ldrh	r3, [r7, #6]
 80006e0:	3301      	adds	r3, #1
 80006e2:	4a0c      	ldr	r2, [pc, #48]	; (8000714 <api_camera_imagelen+0x84>)
 80006e4:	5cd2      	ldrb	r2, [r2, r3]
 80006e6:	4b0c      	ldr	r3, [pc, #48]	; (8000718 <api_camera_imagelen+0x88>)
 80006e8:	735a      	strb	r2, [r3, #13]

	LOG("\r\nSuccess: image length \r\n");
 80006ea:	480c      	ldr	r0, [pc, #48]	; (800071c <api_camera_imagelen+0x8c>)
 80006ec:	f000 f93c 	bl	8000968 <LOG>
	uart_rx_print();
 80006f0:	f000 f892 	bl	8000818 <uart_rx_print>

	return PASS;
 80006f4:	2300      	movs	r3, #0
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	3708      	adds	r7, #8
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	080037f0 	.word	0x080037f0
 8000704:	40004800 	.word	0x40004800
 8000708:	20000024 	.word	0x20000024
 800070c:	2000004c 	.word	0x2000004c
 8000710:	0800380c 	.word	0x0800380c
 8000714:	2000009c 	.word	0x2000009c
 8000718:	20000060 	.word	0x20000060
 800071c:	08003828 	.word	0x08003828

08000720 <api_camera_imagedata>:
 *  @brief        : Read image data command of USART camera module. This command
 *  				stores image data into camera_buff.
 *  @return       : pass or fail
 */
/*****************************************************************************/
char api_camera_imagedata(void){
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0

	uint16_t camera_idx = 0, i = 0, offset = 0;
 8000726:	2300      	movs	r3, #0
 8000728:	80fb      	strh	r3, [r7, #6]
 800072a:	2300      	movs	r3, #0
 800072c:	80bb      	strh	r3, [r7, #4]
 800072e:	2300      	movs	r3, #0
 8000730:	807b      	strh	r3, [r7, #2]

	LOG_BOX("SEND: camera image data");
 8000732:	481f      	ldr	r0, [pc, #124]	; (80007b0 <api_camera_imagedata+0x90>)
 8000734:	f000 f93e 	bl	80009b4 <LOG_BOX>
	uart_tx(imagedata, 16, CAMERA_UART);
 8000738:	4a1e      	ldr	r2, [pc, #120]	; (80007b4 <api_camera_imagedata+0x94>)
 800073a:	2110      	movs	r1, #16
 800073c:	481e      	ldr	r0, [pc, #120]	; (80007b8 <api_camera_imagedata+0x98>)
 800073e:	f000 f849 	bl	80007d4 <uart_tx>

	if( uart_rx_check(Resp_CAM_DATAEND, 7, 3 * UART_1S_TIMEOUT) ){
 8000742:	2296      	movs	r2, #150	; 0x96
 8000744:	2107      	movs	r1, #7
 8000746:	481d      	ldr	r0, [pc, #116]	; (80007bc <api_camera_imagedata+0x9c>)
 8000748:	f000 f8b0 	bl	80008ac <uart_rx_check>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d006      	beq.n	8000760 <api_camera_imagedata+0x40>
		LOG("\r\nERROR: Bad response.\r\n");
 8000752:	481b      	ldr	r0, [pc, #108]	; (80007c0 <api_camera_imagedata+0xa0>)
 8000754:	f000 f908 	bl	8000968 <LOG>
		uart_rx_print();
 8000758:	f000 f85e 	bl	8000818 <uart_rx_print>
		return FAIL;
 800075c:	2301      	movs	r3, #1
 800075e:	e023      	b.n	80007a8 <api_camera_imagedata+0x88>
	}

	offset = uart_rx_find(Resp_CAM_DATASTART, 2) - 2;
 8000760:	2102      	movs	r1, #2
 8000762:	4818      	ldr	r0, [pc, #96]	; (80007c4 <api_camera_imagedata+0xa4>)
 8000764:	f000 f8c4 	bl	80008f0 <uart_rx_find>
 8000768:	4603      	mov	r3, r0
 800076a:	3b02      	subs	r3, #2
 800076c:	807b      	strh	r3, [r7, #2]
	i = offset;
 800076e:	887b      	ldrh	r3, [r7, #2]
 8000770:	80bb      	strh	r3, [r7, #4]

	while( i < rx_idx - offset){
 8000772:	e00d      	b.n	8000790 <api_camera_imagedata+0x70>
		camera_buff[camera_idx] = rx_buff[i];
 8000774:	88bb      	ldrh	r3, [r7, #4]
 8000776:	4a14      	ldr	r2, [pc, #80]	; (80007c8 <api_camera_imagedata+0xa8>)
 8000778:	5cd2      	ldrb	r2, [r2, r3]
 800077a:	88fb      	ldrh	r3, [r7, #6]
 800077c:	b291      	uxth	r1, r2
 800077e:	4a13      	ldr	r2, [pc, #76]	; (80007cc <api_camera_imagedata+0xac>)
 8000780:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		camera_idx++;
 8000784:	88fb      	ldrh	r3, [r7, #6]
 8000786:	3301      	adds	r3, #1
 8000788:	80fb      	strh	r3, [r7, #6]
		i++;
 800078a:	88bb      	ldrh	r3, [r7, #4]
 800078c:	3301      	adds	r3, #1
 800078e:	80bb      	strh	r3, [r7, #4]
	while( i < rx_idx - offset){
 8000790:	88ba      	ldrh	r2, [r7, #4]
 8000792:	4b0f      	ldr	r3, [pc, #60]	; (80007d0 <api_camera_imagedata+0xb0>)
 8000794:	881b      	ldrh	r3, [r3, #0]
 8000796:	b29b      	uxth	r3, r3
 8000798:	4619      	mov	r1, r3
 800079a:	887b      	ldrh	r3, [r7, #2]
 800079c:	1acb      	subs	r3, r1, r3
 800079e:	429a      	cmp	r2, r3
 80007a0:	dbe8      	blt.n	8000774 <api_camera_imagedata+0x54>
	}

	uart_rx_print();
 80007a2:	f000 f839 	bl	8000818 <uart_rx_print>

	return PASS;
 80007a6:	2300      	movs	r3, #0
}
 80007a8:	4618      	mov	r0, r3
 80007aa:	3708      	adds	r7, #8
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	08003844 	.word	0x08003844
 80007b4:	40004800 	.word	0x40004800
 80007b8:	20000060 	.word	0x20000060
 80007bc:	20000058 	.word	0x20000058
 80007c0:	0800380c 	.word	0x0800380c
 80007c4:	20000054 	.word	0x20000054
 80007c8:	2000009c 	.word	0x2000009c
 80007cc:	20000c9c 	.word	0x20000c9c
 80007d0:	20000098 	.word	0x20000098

080007d4 <uart_tx>:
/*! @fn       uart_tx
 *  @brief    Sends data to the USART3 data buffer
 *  @param    Pointer to the data to be sent
 */
/*****************************************************************************/
void uart_tx(char* cmd, uint8_t cmd_length, USART_TypeDef *uart){
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b084      	sub	sp, #16
 80007d8:	af00      	add	r7, sp, #0
 80007da:	60f8      	str	r0, [r7, #12]
 80007dc:	460b      	mov	r3, r1
 80007de:	607a      	str	r2, [r7, #4]
 80007e0:	72fb      	strb	r3, [r7, #11]

	uart_rx_flush();	// Reset
 80007e2:	f000 f843 	bl	800086c <uart_rx_flush>

	uart_t.ptr = cmd;			// Load new command
 80007e6:	4a0b      	ldr	r2, [pc, #44]	; (8000814 <uart_tx+0x40>)
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	6053      	str	r3, [r2, #4]
	uart_t.count = cmd_length;  // and command length
 80007ec:	7afb      	ldrb	r3, [r7, #11]
 80007ee:	b29a      	uxth	r2, r3
 80007f0:	4b08      	ldr	r3, [pc, #32]	; (8000814 <uart_tx+0x40>)
 80007f2:	801a      	strh	r2, [r3, #0]
	uart->TDR = *uart_t.ptr & 0xFF; // Writing to TDR clears TX
 80007f4:	4b07      	ldr	r3, [pc, #28]	; (8000814 <uart_tx+0x40>)
 80007f6:	685b      	ldr	r3, [r3, #4]
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	b29a      	uxth	r2, r3
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	851a      	strh	r2, [r3, #40]	; 0x28

	uart->CR1 |= USART_CR1_TXEIE; // Initiate USART Tx interrupt
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	601a      	str	r2, [r3, #0]

}
 800080c:	bf00      	nop
 800080e:	3710      	adds	r7, #16
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	2000249c 	.word	0x2000249c

08000818 <uart_rx_print>:
/*! @fn       uart_rx_print
 *  @brief    Print uart response buffer to PC for debug purposes.
 *  @return   ret -  0 for success and -1 for failure
 */
/*****************************************************************************/
char uart_rx_print(void){
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0

	uint16_t i;

	for(i = 0; i < rx_idx; i++){
 800081e:	2300      	movs	r3, #0
 8000820:	80fb      	strh	r3, [r7, #6]
 8000822:	e00f      	b.n	8000844 <uart_rx_print+0x2c>
		while(!(PC_UART->ISR & USART_ISR_TXE));	// Wait until hardware sets TXE
 8000824:	bf00      	nop
 8000826:	4b0e      	ldr	r3, [pc, #56]	; (8000860 <uart_rx_print+0x48>)
 8000828:	69db      	ldr	r3, [r3, #28]
 800082a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800082e:	2b00      	cmp	r3, #0
 8000830:	d0f9      	beq.n	8000826 <uart_rx_print+0xe>
		PC_UART->TDR = rx_buff[i] & 0xFF;		// Writing to TDR clears TXE flag
 8000832:	88fb      	ldrh	r3, [r7, #6]
 8000834:	4a0b      	ldr	r2, [pc, #44]	; (8000864 <uart_rx_print+0x4c>)
 8000836:	5cd2      	ldrb	r2, [r2, r3]
 8000838:	4b09      	ldr	r3, [pc, #36]	; (8000860 <uart_rx_print+0x48>)
 800083a:	b292      	uxth	r2, r2
 800083c:	851a      	strh	r2, [r3, #40]	; 0x28
	for(i = 0; i < rx_idx; i++){
 800083e:	88fb      	ldrh	r3, [r7, #6]
 8000840:	3301      	adds	r3, #1
 8000842:	80fb      	strh	r3, [r7, #6]
 8000844:	4b08      	ldr	r3, [pc, #32]	; (8000868 <uart_rx_print+0x50>)
 8000846:	881b      	ldrh	r3, [r3, #0]
 8000848:	b29b      	uxth	r3, r3
 800084a:	88fa      	ldrh	r2, [r7, #6]
 800084c:	429a      	cmp	r2, r3
 800084e:	d3e9      	bcc.n	8000824 <uart_rx_print+0xc>
	}

	//while(! (PC_UART->ISR & USART_ISR_TC));	// Wait until TC: transmission complete

	//PC_UART->ICR |= USART_ICR_TCCF;			// Clear TCCF: transmission complete clear flag
}
 8000850:	bf00      	nop
 8000852:	4618      	mov	r0, r3
 8000854:	370c      	adds	r7, #12
 8000856:	46bd      	mov	sp, r7
 8000858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	40004400 	.word	0x40004400
 8000864:	2000009c 	.word	0x2000009c
 8000868:	20000098 	.word	0x20000098

0800086c <uart_rx_flush>:
/*****************************************************************************/
/*! @fn       uart_rx_flush
 *  @brief    Resets uart receive buffer and index
 */
/*****************************************************************************/
void uart_rx_flush(void){
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0

	uint16_t i;

	for(i = 0; i < rx_idx; i++){
 8000872:	2300      	movs	r3, #0
 8000874:	80fb      	strh	r3, [r7, #6]
 8000876:	e006      	b.n	8000886 <uart_rx_flush+0x1a>
		rx_buff[i] = NULL;
 8000878:	88fb      	ldrh	r3, [r7, #6]
 800087a:	4a0a      	ldr	r2, [pc, #40]	; (80008a4 <uart_rx_flush+0x38>)
 800087c:	2100      	movs	r1, #0
 800087e:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < rx_idx; i++){
 8000880:	88fb      	ldrh	r3, [r7, #6]
 8000882:	3301      	adds	r3, #1
 8000884:	80fb      	strh	r3, [r7, #6]
 8000886:	4b08      	ldr	r3, [pc, #32]	; (80008a8 <uart_rx_flush+0x3c>)
 8000888:	881b      	ldrh	r3, [r3, #0]
 800088a:	b29b      	uxth	r3, r3
 800088c:	88fa      	ldrh	r2, [r7, #6]
 800088e:	429a      	cmp	r2, r3
 8000890:	d3f2      	bcc.n	8000878 <uart_rx_flush+0xc>
	}

	rx_idx = BUFF_RESET;
 8000892:	4b05      	ldr	r3, [pc, #20]	; (80008a8 <uart_rx_flush+0x3c>)
 8000894:	2200      	movs	r2, #0
 8000896:	801a      	strh	r2, [r3, #0]
}
 8000898:	bf00      	nop
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a2:	4770      	bx	lr
 80008a4:	2000009c 	.word	0x2000009c
 80008a8:	20000098 	.word	0x20000098

080008ac <uart_rx_check>:
 *   @param    needle to scanned for in rx_buff, size of needle,
 *   		   times to call UART_Rx_Find
 *  @return    ret -  0 for success and 1 for failure
 */
/*****************************************************************************/
uint8_t uart_rx_check(char* needle, uint8_t needle_size, uint16_t test_cnt){
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
 80008b4:	460b      	mov	r3, r1
 80008b6:	70fb      	strb	r3, [r7, #3]
 80008b8:	4613      	mov	r3, r2
 80008ba:	803b      	strh	r3, [r7, #0]

	while(test_cnt)
 80008bc:	e00f      	b.n	80008de <uart_rx_check+0x32>
	{
		HAL_Delay(UART_DELAY);
 80008be:	2014      	movs	r0, #20
 80008c0:	f000 fc98 	bl	80011f4 <HAL_Delay>

		if( uart_rx_find(needle, needle_size) )
 80008c4:	78fb      	ldrb	r3, [r7, #3]
 80008c6:	4619      	mov	r1, r3
 80008c8:	6878      	ldr	r0, [r7, #4]
 80008ca:	f000 f811 	bl	80008f0 <uart_rx_find>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <uart_rx_check+0x2c>
		{
			return PASS;
 80008d4:	2300      	movs	r3, #0
 80008d6:	e006      	b.n	80008e6 <uart_rx_check+0x3a>
		}

		test_cnt--;
 80008d8:	883b      	ldrh	r3, [r7, #0]
 80008da:	3b01      	subs	r3, #1
 80008dc:	803b      	strh	r3, [r7, #0]
	while(test_cnt)
 80008de:	883b      	ldrh	r3, [r7, #0]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d1ec      	bne.n	80008be <uart_rx_check+0x12>

	}

	return FAIL;
 80008e4:	2301      	movs	r3, #1

}
 80008e6:	4618      	mov	r0, r3
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
	...

080008f0 <uart_rx_find>:
 *  @brief        : This function finds needle inside rx_buffer.
 *  @return		  : index to end of needle, used for rx_idx
 *  				else 0
 */
/*****************************************************************************/
uint16_t uart_rx_find(char* needle, uint8_t needle_size){	// return index to end of needle, else 0
 80008f0:	b480      	push	{r7}
 80008f2:	b085      	sub	sp, #20
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	460b      	mov	r3, r1
 80008fa:	70fb      	strb	r3, [r7, #3]

	uint16_t i = 0;
 80008fc:	2300      	movs	r3, #0
 80008fe:	81fb      	strh	r3, [r7, #14]
	uint16_t buff_idx = 0;
 8000900:	2300      	movs	r3, #0
 8000902:	81bb      	strh	r3, [r7, #12]

	while (buff_idx <= rx_idx) {
 8000904:	e01f      	b.n	8000946 <uart_rx_find+0x56>

		// check for complete needle
		while (needle[i] == rx_buff[buff_idx] && i < needle_size) {
			i++;
 8000906:	89fb      	ldrh	r3, [r7, #14]
 8000908:	3301      	adds	r3, #1
 800090a:	81fb      	strh	r3, [r7, #14]
			buff_idx++;
 800090c:	89bb      	ldrh	r3, [r7, #12]
 800090e:	3301      	adds	r3, #1
 8000910:	81bb      	strh	r3, [r7, #12]
		while (needle[i] == rx_buff[buff_idx] && i < needle_size) {
 8000912:	89fb      	ldrh	r3, [r7, #14]
 8000914:	687a      	ldr	r2, [r7, #4]
 8000916:	4413      	add	r3, r2
 8000918:	781a      	ldrb	r2, [r3, #0]
 800091a:	89bb      	ldrh	r3, [r7, #12]
 800091c:	4910      	ldr	r1, [pc, #64]	; (8000960 <uart_rx_find+0x70>)
 800091e:	5ccb      	ldrb	r3, [r1, r3]
 8000920:	429a      	cmp	r2, r3
 8000922:	d104      	bne.n	800092e <uart_rx_find+0x3e>
 8000924:	78fb      	ldrb	r3, [r7, #3]
 8000926:	b29b      	uxth	r3, r3
 8000928:	89fa      	ldrh	r2, [r7, #14]
 800092a:	429a      	cmp	r2, r3
 800092c:	d3eb      	bcc.n	8000906 <uart_rx_find+0x16>
		}

		if (i == needle_size) {
 800092e:	78fb      	ldrb	r3, [r7, #3]
 8000930:	b29b      	uxth	r3, r3
 8000932:	89fa      	ldrh	r2, [r7, #14]
 8000934:	429a      	cmp	r2, r3
 8000936:	d101      	bne.n	800093c <uart_rx_find+0x4c>
			return buff_idx; // needle found
 8000938:	89bb      	ldrh	r3, [r7, #12]
 800093a:	e00b      	b.n	8000954 <uart_rx_find+0x64>
		}

		i = 0; // reset needle index
 800093c:	2300      	movs	r3, #0
 800093e:	81fb      	strh	r3, [r7, #14]
		buff_idx++;
 8000940:	89bb      	ldrh	r3, [r7, #12]
 8000942:	3301      	adds	r3, #1
 8000944:	81bb      	strh	r3, [r7, #12]
	while (buff_idx <= rx_idx) {
 8000946:	4b07      	ldr	r3, [pc, #28]	; (8000964 <uart_rx_find+0x74>)
 8000948:	881b      	ldrh	r3, [r3, #0]
 800094a:	b29b      	uxth	r3, r3
 800094c:	89ba      	ldrh	r2, [r7, #12]
 800094e:	429a      	cmp	r2, r3
 8000950:	d9df      	bls.n	8000912 <uart_rx_find+0x22>

	}

	return 0; // needle not found
 8000952:	2300      	movs	r3, #0

}
 8000954:	4618      	mov	r0, r3
 8000956:	3714      	adds	r7, #20
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr
 8000960:	2000009c 	.word	0x2000009c
 8000964:	20000098 	.word	0x20000098

08000968 <LOG>:
/*! @fn       LOG
 *  @brief    Log message to PC
 *  @param    Pointer to the data to be sent
 */
/*****************************************************************************/
char LOG(char* message){
 8000968:	b590      	push	{r4, r7, lr}
 800096a:	b085      	sub	sp, #20
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]

	uint16_t i;

	for(i = 0; i < strlen(message) ; i++){
 8000970:	2300      	movs	r3, #0
 8000972:	81fb      	strh	r3, [r7, #14]
 8000974:	e010      	b.n	8000998 <LOG+0x30>
		while(!(PC_UART->ISR & USART_ISR_TXE));	// Wait until hardware sets TXE
 8000976:	bf00      	nop
 8000978:	4b0d      	ldr	r3, [pc, #52]	; (80009b0 <LOG+0x48>)
 800097a:	69db      	ldr	r3, [r3, #28]
 800097c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000980:	2b00      	cmp	r3, #0
 8000982:	d0f9      	beq.n	8000978 <LOG+0x10>
		PC_UART->TDR = message[i] & 0xFF;		// Writing to TDR clears TXE flag
 8000984:	89fb      	ldrh	r3, [r7, #14]
 8000986:	687a      	ldr	r2, [r7, #4]
 8000988:	4413      	add	r3, r2
 800098a:	781a      	ldrb	r2, [r3, #0]
 800098c:	4b08      	ldr	r3, [pc, #32]	; (80009b0 <LOG+0x48>)
 800098e:	b292      	uxth	r2, r2
 8000990:	851a      	strh	r2, [r3, #40]	; 0x28
	for(i = 0; i < strlen(message) ; i++){
 8000992:	89fb      	ldrh	r3, [r7, #14]
 8000994:	3301      	adds	r3, #1
 8000996:	81fb      	strh	r3, [r7, #14]
 8000998:	89fc      	ldrh	r4, [r7, #14]
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	f7ff fc14 	bl	80001c8 <strlen>
 80009a0:	4603      	mov	r3, r0
 80009a2:	429c      	cmp	r4, r3
 80009a4:	d3e7      	bcc.n	8000976 <LOG+0xe>
#if 0
	while(! (PC_UART->ISR & USART_ISR_TC));	// Wait until TC: transmission complete

	PC_UART->ICR |= USART_ICR_TCCF;			// Clear TCCF: transmission complete clear flag
#endif
}
 80009a6:	bf00      	nop
 80009a8:	4618      	mov	r0, r3
 80009aa:	3714      	adds	r7, #20
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd90      	pop	{r4, r7, pc}
 80009b0:	40004400 	.word	0x40004400

080009b4 <LOG_BOX>:
 *  @brief    Log message to PC between two rows of asterisks.
 *  @param    Pointer to the data to be sent
 */
/*****************************************************************************/
void LOG_BOX(char* message)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
	LOG("\r\n************************************************\r\n");
 80009bc:	4806      	ldr	r0, [pc, #24]	; (80009d8 <LOG_BOX+0x24>)
 80009be:	f7ff ffd3 	bl	8000968 <LOG>
	LOG(message);
 80009c2:	6878      	ldr	r0, [r7, #4]
 80009c4:	f7ff ffd0 	bl	8000968 <LOG>
	LOG("\r\n************************************************\r\n");
 80009c8:	4803      	ldr	r0, [pc, #12]	; (80009d8 <LOG_BOX+0x24>)
 80009ca:	f7ff ffcd 	bl	8000968 <LOG>
}
 80009ce:	bf00      	nop
 80009d0:	3708      	adds	r7, #8
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	0800385c 	.word	0x0800385c

080009dc <uart_isr>:
/*****************************************************************************/
/*! @Function Name: uart_isr
 *  @brief        : Handles generic USART global interrupt request
 */
/*****************************************************************************/
void uart_isr(USART_TypeDef *uart){
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]

	// if receive buffer ready to read
	if( uart->ISR & USART_ISR_RXNE ){ // Check RXNE event
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	69db      	ldr	r3, [r3, #28]
 80009e8:	f003 0320 	and.w	r3, r3, #32
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d019      	beq.n	8000a24 <uart_isr+0x48>
		rx_buff[rx_idx] = uart->RDR;  // Reading RDR clears RXNE flag
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80009f4:	b299      	uxth	r1, r3
 80009f6:	4b23      	ldr	r3, [pc, #140]	; (8000a84 <uart_isr+0xa8>)
 80009f8:	881b      	ldrh	r3, [r3, #0]
 80009fa:	b29b      	uxth	r3, r3
 80009fc:	461a      	mov	r2, r3
 80009fe:	b2c9      	uxtb	r1, r1
 8000a00:	4b21      	ldr	r3, [pc, #132]	; (8000a88 <uart_isr+0xac>)
 8000a02:	5499      	strb	r1, [r3, r2]
		rx_idx++;					  // Update buffer index
 8000a04:	4b1f      	ldr	r3, [pc, #124]	; (8000a84 <uart_isr+0xa8>)
 8000a06:	881b      	ldrh	r3, [r3, #0]
 8000a08:	b29b      	uxth	r3, r3
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	b29a      	uxth	r2, r3
 8000a0e:	4b1d      	ldr	r3, [pc, #116]	; (8000a84 <uart_isr+0xa8>)
 8000a10:	801a      	strh	r2, [r3, #0]
		if(rx_idx >= BUFF_MAX){		  // Circular buffer
 8000a12:	4b1c      	ldr	r3, [pc, #112]	; (8000a84 <uart_isr+0xa8>)
 8000a14:	881b      	ldrh	r3, [r3, #0]
 8000a16:	b29b      	uxth	r3, r3
 8000a18:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8000a1c:	d302      	bcc.n	8000a24 <uart_isr+0x48>
			rx_idx = BUFF_RESET;
 8000a1e:	4b19      	ldr	r3, [pc, #100]	; (8000a84 <uart_isr+0xa8>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	801a      	strh	r2, [r3, #0]
		}
	}

	// if ready to transfer
	if( uart->ISR & USART_ISR_TC ){		// Check TXE event
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	69db      	ldr	r3, [r3, #28]
 8000a28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d023      	beq.n	8000a78 <uart_isr+0x9c>
		if(uart_t.count > 0){				// Transmit next byte
 8000a30:	4b16      	ldr	r3, [pc, #88]	; (8000a8c <uart_isr+0xb0>)
 8000a32:	881b      	ldrh	r3, [r3, #0]
 8000a34:	b29b      	uxth	r3, r3
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d012      	beq.n	8000a60 <uart_isr+0x84>
			uart_t.ptr++;
 8000a3a:	4b14      	ldr	r3, [pc, #80]	; (8000a8c <uart_isr+0xb0>)
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	3301      	adds	r3, #1
 8000a40:	4a12      	ldr	r2, [pc, #72]	; (8000a8c <uart_isr+0xb0>)
 8000a42:	6053      	str	r3, [r2, #4]
			uart_t.count--;
 8000a44:	4b11      	ldr	r3, [pc, #68]	; (8000a8c <uart_isr+0xb0>)
 8000a46:	881b      	ldrh	r3, [r3, #0]
 8000a48:	b29b      	uxth	r3, r3
 8000a4a:	3b01      	subs	r3, #1
 8000a4c:	b29a      	uxth	r2, r3
 8000a4e:	4b0f      	ldr	r3, [pc, #60]	; (8000a8c <uart_isr+0xb0>)
 8000a50:	801a      	strh	r2, [r3, #0]
			uart->TDR = *uart_t.ptr & 0xFF; // Writing to TDR clears TC
 8000a52:	4b0e      	ldr	r3, [pc, #56]	; (8000a8c <uart_isr+0xb0>)
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	781b      	ldrb	r3, [r3, #0]
 8000a58:	b29a      	uxth	r2, r3
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	851a      	strh	r2, [r3, #40]	; 0x28
			uart->CR1 &= ~USART_CR1_TXEIE;	// Disable TXE interrupt
			uart->ICR |= USART_ICR_TCCF;
		}
	}

}
 8000a5e:	e00b      	b.n	8000a78 <uart_isr+0x9c>
			uart->CR1 &= ~USART_CR1_TXEIE;	// Disable TXE interrupt
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	601a      	str	r2, [r3, #0]
			uart->ICR |= USART_ICR_TCCF;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	6a1b      	ldr	r3, [r3, #32]
 8000a70:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	621a      	str	r2, [r3, #32]
}
 8000a78:	bf00      	nop
 8000a7a:	370c      	adds	r7, #12
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr
 8000a84:	20000098 	.word	0x20000098
 8000a88:	2000009c 	.word	0x2000009c
 8000a8c:	2000249c 	.word	0x2000249c

08000a90 <main>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int main(void){
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0

	HAL_Init();
 8000a94:	f000 fb32 	bl	80010fc <HAL_Init>
	SystemClock_Config();
 8000a98:	f000 f80f 	bl	8000aba <SystemClock_Config>
	MX_GPIO_Init();
 8000a9c:	f000 f93a 	bl	8000d14 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 8000aa0:	f000 f884 	bl	8000bac <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8000aa4:	f000 f8c0 	bl	8000c28 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8000aa8:	f000 f8f6 	bl	8000c98 <MX_USART3_UART_Init>
		api_wifi_ping();
#endif

#if 1

		api_camera_connect();
 8000aac:	f7ff fd10 	bl	80004d0 <api_camera_connect>
		HAL_Delay(5000);
 8000ab0:	f241 3088 	movw	r0, #5000	; 0x1388
 8000ab4:	f000 fb9e 	bl	80011f4 <HAL_Delay>
		api_camera_connect();
 8000ab8:	e7f8      	b.n	8000aac <main+0x1c>

08000aba <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aba:	b580      	push	{r7, lr}
 8000abc:	b0b8      	sub	sp, #224	; 0xe0
 8000abe:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ac0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000ac4:	2244      	movs	r2, #68	; 0x44
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f002 fdfb 	bl	80036c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ace:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
 8000ad6:	605a      	str	r2, [r3, #4]
 8000ad8:	609a      	str	r2, [r3, #8]
 8000ada:	60da      	str	r2, [r3, #12]
 8000adc:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ade:	463b      	mov	r3, r7
 8000ae0:	2288      	movs	r2, #136	; 0x88
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f002 fded 	bl	80036c4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000aea:	2302      	movs	r3, #2
 8000aec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000af0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000af4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000af8:	2310      	movs	r3, #16
 8000afa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000afe:	2302      	movs	r3, #2
 8000b00:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b04:	2302      	movs	r3, #2
 8000b06:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000b10:	230a      	movs	r3, #10
 8000b12:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000b16:	2307      	movs	r3, #7
 8000b18:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b22:	2302      	movs	r3, #2
 8000b24:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b28:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f000 febd 	bl	80018ac <HAL_RCC_OscConfig>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000b38:	f000 f954 	bl	8000de4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b3c:	230f      	movs	r3, #15
 8000b3e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b42:	2303      	movs	r3, #3
 8000b44:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b54:	2300      	movs	r3, #0
 8000b56:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b5a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000b5e:	2104      	movs	r1, #4
 8000b60:	4618      	mov	r0, r3
 8000b62:	f001 fa89 	bl	8002078 <HAL_RCC_ClockConfig>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8000b6c:	f000 f93a 	bl	8000de4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8000b70:	2307      	movs	r3, #7
 8000b72:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_USART3;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000b74:	2300      	movs	r3, #0
 8000b76:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b80:	463b      	mov	r3, r7
 8000b82:	4618      	mov	r0, r3
 8000b84:	f001 fc7e 	bl	8002484 <HAL_RCCEx_PeriphCLKConfig>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8000b8e:	f000 f929 	bl	8000de4 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000b92:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000b96:	f000 fe33 	bl	8001800 <HAL_PWREx_ControlVoltageScaling>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000ba0:	f000 f920 	bl	8000de4 <Error_Handler>
  }
}
 8000ba4:	bf00      	nop
 8000ba6:	37e0      	adds	r7, #224	; 0xe0
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}

08000bac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000bb0:	4b1b      	ldr	r3, [pc, #108]	; (8000c20 <MX_USART1_UART_Init+0x74>)
 8000bb2:	4a1c      	ldr	r2, [pc, #112]	; (8000c24 <MX_USART1_UART_Init+0x78>)
 8000bb4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000bb6:	4b1a      	ldr	r3, [pc, #104]	; (8000c20 <MX_USART1_UART_Init+0x74>)
 8000bb8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bbc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bbe:	4b18      	ldr	r3, [pc, #96]	; (8000c20 <MX_USART1_UART_Init+0x74>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000bc4:	4b16      	ldr	r3, [pc, #88]	; (8000c20 <MX_USART1_UART_Init+0x74>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000bca:	4b15      	ldr	r3, [pc, #84]	; (8000c20 <MX_USART1_UART_Init+0x74>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000bd0:	4b13      	ldr	r3, [pc, #76]	; (8000c20 <MX_USART1_UART_Init+0x74>)
 8000bd2:	220c      	movs	r2, #12
 8000bd4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bd6:	4b12      	ldr	r3, [pc, #72]	; (8000c20 <MX_USART1_UART_Init+0x74>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bdc:	4b10      	ldr	r3, [pc, #64]	; (8000c20 <MX_USART1_UART_Init+0x74>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000be2:	4b0f      	ldr	r3, [pc, #60]	; (8000c20 <MX_USART1_UART_Init+0x74>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000be8:	4b0d      	ldr	r3, [pc, #52]	; (8000c20 <MX_USART1_UART_Init+0x74>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000bee:	480c      	ldr	r0, [pc, #48]	; (8000c20 <MX_USART1_UART_Init+0x74>)
 8000bf0:	f002 f904 	bl	8002dfc <HAL_UART_Init>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000bfa:	f000 f8f3 	bl	8000de4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  USART1->CR1 |= USART_CR1_RXNEIE; // Enable RXNE interrupt
 8000bfe:	4b09      	ldr	r3, [pc, #36]	; (8000c24 <MX_USART1_UART_Init+0x78>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	4a08      	ldr	r2, [pc, #32]	; (8000c24 <MX_USART1_UART_Init+0x78>)
 8000c04:	f043 0320 	orr.w	r3, r3, #32
 8000c08:	6013      	str	r3, [r2, #0]
  USART1->RQR |= USART_RQR_RXFRQ;  // Clear RXNE flag
 8000c0a:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <MX_USART1_UART_Init+0x78>)
 8000c0c:	8b1b      	ldrh	r3, [r3, #24]
 8000c0e:	b29b      	uxth	r3, r3
 8000c10:	4a04      	ldr	r2, [pc, #16]	; (8000c24 <MX_USART1_UART_Init+0x78>)
 8000c12:	f043 0308 	orr.w	r3, r3, #8
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	8313      	strh	r3, [r2, #24]
  /* USER CODE END USART1_Init 2 */

}
 8000c1a:	bf00      	nop
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	20002528 	.word	0x20002528
 8000c24:	40013800 	.word	0x40013800

08000c28 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c2c:	4b18      	ldr	r3, [pc, #96]	; (8000c90 <MX_USART2_UART_Init+0x68>)
 8000c2e:	4a19      	ldr	r2, [pc, #100]	; (8000c94 <MX_USART2_UART_Init+0x6c>)
 8000c30:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c32:	4b17      	ldr	r3, [pc, #92]	; (8000c90 <MX_USART2_UART_Init+0x68>)
 8000c34:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c38:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c3a:	4b15      	ldr	r3, [pc, #84]	; (8000c90 <MX_USART2_UART_Init+0x68>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c40:	4b13      	ldr	r3, [pc, #76]	; (8000c90 <MX_USART2_UART_Init+0x68>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c46:	4b12      	ldr	r3, [pc, #72]	; (8000c90 <MX_USART2_UART_Init+0x68>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c4c:	4b10      	ldr	r3, [pc, #64]	; (8000c90 <MX_USART2_UART_Init+0x68>)
 8000c4e:	220c      	movs	r2, #12
 8000c50:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c52:	4b0f      	ldr	r3, [pc, #60]	; (8000c90 <MX_USART2_UART_Init+0x68>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c58:	4b0d      	ldr	r3, [pc, #52]	; (8000c90 <MX_USART2_UART_Init+0x68>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c5e:	4b0c      	ldr	r3, [pc, #48]	; (8000c90 <MX_USART2_UART_Init+0x68>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c64:	4b0a      	ldr	r3, [pc, #40]	; (8000c90 <MX_USART2_UART_Init+0x68>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c6a:	4809      	ldr	r0, [pc, #36]	; (8000c90 <MX_USART2_UART_Init+0x68>)
 8000c6c:	f002 f8c6 	bl	8002dfc <HAL_UART_Init>
 8000c70:	4603      	mov	r3, r0
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000c76:	f000 f8b5 	bl	8000de4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  //USART2->CR1 |= USART_CR1_RXNEIE; // enable RX interrupt
  USART2->RQR |= USART_RQR_RXFRQ;  // Clear RXNE flag
 8000c7a:	4b06      	ldr	r3, [pc, #24]	; (8000c94 <MX_USART2_UART_Init+0x6c>)
 8000c7c:	8b1b      	ldrh	r3, [r3, #24]
 8000c7e:	b29b      	uxth	r3, r3
 8000c80:	4a04      	ldr	r2, [pc, #16]	; (8000c94 <MX_USART2_UART_Init+0x6c>)
 8000c82:	f043 0308 	orr.w	r3, r3, #8
 8000c86:	b29b      	uxth	r3, r3
 8000c88:	8313      	strh	r3, [r2, #24]
  /* USER CODE END USART2_Init 2 */

}
 8000c8a:	bf00      	nop
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	200025ac 	.word	0x200025ac
 8000c94:	40004400 	.word	0x40004400

08000c98 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c9c:	4b1b      	ldr	r3, [pc, #108]	; (8000d0c <MX_USART3_UART_Init+0x74>)
 8000c9e:	4a1c      	ldr	r2, [pc, #112]	; (8000d10 <MX_USART3_UART_Init+0x78>)
 8000ca0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000ca2:	4b1a      	ldr	r3, [pc, #104]	; (8000d0c <MX_USART3_UART_Init+0x74>)
 8000ca4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ca8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000caa:	4b18      	ldr	r3, [pc, #96]	; (8000d0c <MX_USART3_UART_Init+0x74>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000cb0:	4b16      	ldr	r3, [pc, #88]	; (8000d0c <MX_USART3_UART_Init+0x74>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000cb6:	4b15      	ldr	r3, [pc, #84]	; (8000d0c <MX_USART3_UART_Init+0x74>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000cbc:	4b13      	ldr	r3, [pc, #76]	; (8000d0c <MX_USART3_UART_Init+0x74>)
 8000cbe:	220c      	movs	r2, #12
 8000cc0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cc2:	4b12      	ldr	r3, [pc, #72]	; (8000d0c <MX_USART3_UART_Init+0x74>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cc8:	4b10      	ldr	r3, [pc, #64]	; (8000d0c <MX_USART3_UART_Init+0x74>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cce:	4b0f      	ldr	r3, [pc, #60]	; (8000d0c <MX_USART3_UART_Init+0x74>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cd4:	4b0d      	ldr	r3, [pc, #52]	; (8000d0c <MX_USART3_UART_Init+0x74>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000cda:	480c      	ldr	r0, [pc, #48]	; (8000d0c <MX_USART3_UART_Init+0x74>)
 8000cdc:	f002 f88e 	bl	8002dfc <HAL_UART_Init>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d001      	beq.n	8000cea <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000ce6:	f000 f87d 	bl	8000de4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  USART3->CR1 |= USART_CR1_RXNEIE; // enable RX interrupt
 8000cea:	4b09      	ldr	r3, [pc, #36]	; (8000d10 <MX_USART3_UART_Init+0x78>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4a08      	ldr	r2, [pc, #32]	; (8000d10 <MX_USART3_UART_Init+0x78>)
 8000cf0:	f043 0320 	orr.w	r3, r3, #32
 8000cf4:	6013      	str	r3, [r2, #0]
  USART3->RQR |= USART_RQR_RXFRQ;  // Clear RXNE flag
 8000cf6:	4b06      	ldr	r3, [pc, #24]	; (8000d10 <MX_USART3_UART_Init+0x78>)
 8000cf8:	8b1b      	ldrh	r3, [r3, #24]
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	4a04      	ldr	r2, [pc, #16]	; (8000d10 <MX_USART3_UART_Init+0x78>)
 8000cfe:	f043 0308 	orr.w	r3, r3, #8
 8000d02:	b29b      	uxth	r3, r3
 8000d04:	8313      	strh	r3, [r2, #24]
  /* USER CODE END USART3_Init 2 */

}
 8000d06:	bf00      	nop
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	200024a4 	.word	0x200024a4
 8000d10:	40004800 	.word	0x40004800

08000d14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b08a      	sub	sp, #40	; 0x28
 8000d18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d1a:	f107 0314 	add.w	r3, r7, #20
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	605a      	str	r2, [r3, #4]
 8000d24:	609a      	str	r2, [r3, #8]
 8000d26:	60da      	str	r2, [r3, #12]
 8000d28:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d2a:	4b2b      	ldr	r3, [pc, #172]	; (8000dd8 <MX_GPIO_Init+0xc4>)
 8000d2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d2e:	4a2a      	ldr	r2, [pc, #168]	; (8000dd8 <MX_GPIO_Init+0xc4>)
 8000d30:	f043 0304 	orr.w	r3, r3, #4
 8000d34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d36:	4b28      	ldr	r3, [pc, #160]	; (8000dd8 <MX_GPIO_Init+0xc4>)
 8000d38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d3a:	f003 0304 	and.w	r3, r3, #4
 8000d3e:	613b      	str	r3, [r7, #16]
 8000d40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d42:	4b25      	ldr	r3, [pc, #148]	; (8000dd8 <MX_GPIO_Init+0xc4>)
 8000d44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d46:	4a24      	ldr	r2, [pc, #144]	; (8000dd8 <MX_GPIO_Init+0xc4>)
 8000d48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d4e:	4b22      	ldr	r3, [pc, #136]	; (8000dd8 <MX_GPIO_Init+0xc4>)
 8000d50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d5a:	4b1f      	ldr	r3, [pc, #124]	; (8000dd8 <MX_GPIO_Init+0xc4>)
 8000d5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d5e:	4a1e      	ldr	r2, [pc, #120]	; (8000dd8 <MX_GPIO_Init+0xc4>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d66:	4b1c      	ldr	r3, [pc, #112]	; (8000dd8 <MX_GPIO_Init+0xc4>)
 8000d68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d6a:	f003 0301 	and.w	r3, r3, #1
 8000d6e:	60bb      	str	r3, [r7, #8]
 8000d70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d72:	4b19      	ldr	r3, [pc, #100]	; (8000dd8 <MX_GPIO_Init+0xc4>)
 8000d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d76:	4a18      	ldr	r2, [pc, #96]	; (8000dd8 <MX_GPIO_Init+0xc4>)
 8000d78:	f043 0302 	orr.w	r3, r3, #2
 8000d7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d7e:	4b16      	ldr	r3, [pc, #88]	; (8000dd8 <MX_GPIO_Init+0xc4>)
 8000d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d82:	f003 0302 	and.w	r3, r3, #2
 8000d86:	607b      	str	r3, [r7, #4]
 8000d88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2120      	movs	r1, #32
 8000d8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d92:	f000 fd0f 	bl	80017b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d96:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d9c:	4b0f      	ldr	r3, [pc, #60]	; (8000ddc <MX_GPIO_Init+0xc8>)
 8000d9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	2300      	movs	r3, #0
 8000da2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000da4:	f107 0314 	add.w	r3, r7, #20
 8000da8:	4619      	mov	r1, r3
 8000daa:	480d      	ldr	r0, [pc, #52]	; (8000de0 <MX_GPIO_Init+0xcc>)
 8000dac:	f000 fb58 	bl	8001460 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000db0:	2320      	movs	r3, #32
 8000db2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db4:	2301      	movs	r3, #1
 8000db6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db8:	2300      	movs	r3, #0
 8000dba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000dc0:	f107 0314 	add.w	r3, r7, #20
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dca:	f000 fb49 	bl	8001460 <HAL_GPIO_Init>

}
 8000dce:	bf00      	nop
 8000dd0:	3728      	adds	r7, #40	; 0x28
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40021000 	.word	0x40021000
 8000ddc:	10210000 	.word	0x10210000
 8000de0:	48000800 	.word	0x48000800

08000de4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000de8:	b672      	cpsid	i
}
 8000dea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dec:	e7fe      	b.n	8000dec <Error_Handler+0x8>
	...

08000df0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000df6:	4b0f      	ldr	r3, [pc, #60]	; (8000e34 <HAL_MspInit+0x44>)
 8000df8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dfa:	4a0e      	ldr	r2, [pc, #56]	; (8000e34 <HAL_MspInit+0x44>)
 8000dfc:	f043 0301 	orr.w	r3, r3, #1
 8000e00:	6613      	str	r3, [r2, #96]	; 0x60
 8000e02:	4b0c      	ldr	r3, [pc, #48]	; (8000e34 <HAL_MspInit+0x44>)
 8000e04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e06:	f003 0301 	and.w	r3, r3, #1
 8000e0a:	607b      	str	r3, [r7, #4]
 8000e0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e0e:	4b09      	ldr	r3, [pc, #36]	; (8000e34 <HAL_MspInit+0x44>)
 8000e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e12:	4a08      	ldr	r2, [pc, #32]	; (8000e34 <HAL_MspInit+0x44>)
 8000e14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e18:	6593      	str	r3, [r2, #88]	; 0x58
 8000e1a:	4b06      	ldr	r3, [pc, #24]	; (8000e34 <HAL_MspInit+0x44>)
 8000e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e22:	603b      	str	r3, [r7, #0]
 8000e24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e26:	bf00      	nop
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	40021000 	.word	0x40021000

08000e38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b08e      	sub	sp, #56	; 0x38
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e44:	2200      	movs	r2, #0
 8000e46:	601a      	str	r2, [r3, #0]
 8000e48:	605a      	str	r2, [r3, #4]
 8000e4a:	609a      	str	r2, [r3, #8]
 8000e4c:	60da      	str	r2, [r3, #12]
 8000e4e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a52      	ldr	r2, [pc, #328]	; (8000fa0 <HAL_UART_MspInit+0x168>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d132      	bne.n	8000ec0 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e5a:	4b52      	ldr	r3, [pc, #328]	; (8000fa4 <HAL_UART_MspInit+0x16c>)
 8000e5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e5e:	4a51      	ldr	r2, [pc, #324]	; (8000fa4 <HAL_UART_MspInit+0x16c>)
 8000e60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e64:	6613      	str	r3, [r2, #96]	; 0x60
 8000e66:	4b4f      	ldr	r3, [pc, #316]	; (8000fa4 <HAL_UART_MspInit+0x16c>)
 8000e68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e6e:	623b      	str	r3, [r7, #32]
 8000e70:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e72:	4b4c      	ldr	r3, [pc, #304]	; (8000fa4 <HAL_UART_MspInit+0x16c>)
 8000e74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e76:	4a4b      	ldr	r2, [pc, #300]	; (8000fa4 <HAL_UART_MspInit+0x16c>)
 8000e78:	f043 0301 	orr.w	r3, r3, #1
 8000e7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e7e:	4b49      	ldr	r3, [pc, #292]	; (8000fa4 <HAL_UART_MspInit+0x16c>)
 8000e80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e82:	f003 0301 	and.w	r3, r3, #1
 8000e86:	61fb      	str	r3, [r7, #28]
 8000e88:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000e8a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000e8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e90:	2302      	movs	r3, #2
 8000e92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e98:	2303      	movs	r3, #3
 8000e9a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e9c:	2307      	movs	r3, #7
 8000e9e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eaa:	f000 fad9 	bl	8001460 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000eae:	2200      	movs	r2, #0
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	2025      	movs	r0, #37	; 0x25
 8000eb4:	f000 fa9d 	bl	80013f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000eb8:	2025      	movs	r0, #37	; 0x25
 8000eba:	f000 fab6 	bl	800142a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000ebe:	e06b      	b.n	8000f98 <HAL_UART_MspInit+0x160>
  else if(huart->Instance==USART2)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a38      	ldr	r2, [pc, #224]	; (8000fa8 <HAL_UART_MspInit+0x170>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d131      	bne.n	8000f2e <HAL_UART_MspInit+0xf6>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000eca:	4b36      	ldr	r3, [pc, #216]	; (8000fa4 <HAL_UART_MspInit+0x16c>)
 8000ecc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ece:	4a35      	ldr	r2, [pc, #212]	; (8000fa4 <HAL_UART_MspInit+0x16c>)
 8000ed0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ed4:	6593      	str	r3, [r2, #88]	; 0x58
 8000ed6:	4b33      	ldr	r3, [pc, #204]	; (8000fa4 <HAL_UART_MspInit+0x16c>)
 8000ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ede:	61bb      	str	r3, [r7, #24]
 8000ee0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee2:	4b30      	ldr	r3, [pc, #192]	; (8000fa4 <HAL_UART_MspInit+0x16c>)
 8000ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ee6:	4a2f      	ldr	r2, [pc, #188]	; (8000fa4 <HAL_UART_MspInit+0x16c>)
 8000ee8:	f043 0301 	orr.w	r3, r3, #1
 8000eec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eee:	4b2d      	ldr	r3, [pc, #180]	; (8000fa4 <HAL_UART_MspInit+0x16c>)
 8000ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ef2:	f003 0301 	and.w	r3, r3, #1
 8000ef6:	617b      	str	r3, [r7, #20]
 8000ef8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000efa:	230c      	movs	r3, #12
 8000efc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efe:	2302      	movs	r3, #2
 8000f00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f06:	2303      	movs	r3, #3
 8000f08:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f0a:	2307      	movs	r3, #7
 8000f0c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f12:	4619      	mov	r1, r3
 8000f14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f18:	f000 faa2 	bl	8001460 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	2100      	movs	r1, #0
 8000f20:	2026      	movs	r0, #38	; 0x26
 8000f22:	f000 fa66 	bl	80013f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f26:	2026      	movs	r0, #38	; 0x26
 8000f28:	f000 fa7f 	bl	800142a <HAL_NVIC_EnableIRQ>
}
 8000f2c:	e034      	b.n	8000f98 <HAL_UART_MspInit+0x160>
  else if(huart->Instance==USART3)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4a1e      	ldr	r2, [pc, #120]	; (8000fac <HAL_UART_MspInit+0x174>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d12f      	bne.n	8000f98 <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f38:	4b1a      	ldr	r3, [pc, #104]	; (8000fa4 <HAL_UART_MspInit+0x16c>)
 8000f3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f3c:	4a19      	ldr	r2, [pc, #100]	; (8000fa4 <HAL_UART_MspInit+0x16c>)
 8000f3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f42:	6593      	str	r3, [r2, #88]	; 0x58
 8000f44:	4b17      	ldr	r3, [pc, #92]	; (8000fa4 <HAL_UART_MspInit+0x16c>)
 8000f46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f4c:	613b      	str	r3, [r7, #16]
 8000f4e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f50:	4b14      	ldr	r3, [pc, #80]	; (8000fa4 <HAL_UART_MspInit+0x16c>)
 8000f52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f54:	4a13      	ldr	r2, [pc, #76]	; (8000fa4 <HAL_UART_MspInit+0x16c>)
 8000f56:	f043 0304 	orr.w	r3, r3, #4
 8000f5a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f5c:	4b11      	ldr	r3, [pc, #68]	; (8000fa4 <HAL_UART_MspInit+0x16c>)
 8000f5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f60:	f003 0304 	and.w	r3, r3, #4
 8000f64:	60fb      	str	r3, [r7, #12]
 8000f66:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000f68:	2330      	movs	r3, #48	; 0x30
 8000f6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f6c:	2302      	movs	r3, #2
 8000f6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f74:	2303      	movs	r3, #3
 8000f76:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f78:	2307      	movs	r3, #7
 8000f7a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f80:	4619      	mov	r1, r3
 8000f82:	480b      	ldr	r0, [pc, #44]	; (8000fb0 <HAL_UART_MspInit+0x178>)
 8000f84:	f000 fa6c 	bl	8001460 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	2027      	movs	r0, #39	; 0x27
 8000f8e:	f000 fa30 	bl	80013f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000f92:	2027      	movs	r0, #39	; 0x27
 8000f94:	f000 fa49 	bl	800142a <HAL_NVIC_EnableIRQ>
}
 8000f98:	bf00      	nop
 8000f9a:	3738      	adds	r7, #56	; 0x38
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40013800 	.word	0x40013800
 8000fa4:	40021000 	.word	0x40021000
 8000fa8:	40004400 	.word	0x40004400
 8000fac:	40004800 	.word	0x40004800
 8000fb0:	48000800 	.word	0x48000800

08000fb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fb8:	e7fe      	b.n	8000fb8 <NMI_Handler+0x4>

08000fba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fba:	b480      	push	{r7}
 8000fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fbe:	e7fe      	b.n	8000fbe <HardFault_Handler+0x4>

08000fc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fc4:	e7fe      	b.n	8000fc4 <MemManage_Handler+0x4>

08000fc6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fca:	e7fe      	b.n	8000fca <BusFault_Handler+0x4>

08000fcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fd0:	e7fe      	b.n	8000fd0 <UsageFault_Handler+0x4>

08000fd2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fd2:	b480      	push	{r7}
 8000fd4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fd6:	bf00      	nop
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr

08000fee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr

08000ffc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001000:	f000 f8d8 	bl	80011b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}

08001008 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  uart_isr(WIFI_UART);
 800100c:	4802      	ldr	r0, [pc, #8]	; (8001018 <USART1_IRQHandler+0x10>)
 800100e:	f7ff fce5 	bl	80009dc <uart_isr>
  /* USER CODE END USART1_IRQn 0 */
  //HAL_UART_IRQHandler(&huart1);
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40013800 	.word	0x40013800

0800101c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  uart_isr(PC_UART);
 8001020:	4802      	ldr	r0, [pc, #8]	; (800102c <USART2_IRQHandler+0x10>)
 8001022:	f7ff fcdb 	bl	80009dc <uart_isr>
  /* USER CODE END USART2_IRQn 0 */
  //HAL_UART_IRQHandler(&huart2);
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	40004400 	.word	0x40004400

08001030 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
  uart_isr(CAMERA_UART);
 8001034:	4802      	ldr	r0, [pc, #8]	; (8001040 <USART3_IRQHandler+0x10>)
 8001036:	f7ff fcd1 	bl	80009dc <uart_isr>
  /* USER CODE END USART3_IRQn 0 */
  //HAL_UART_IRQHandler(&huart3);
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40004800 	.word	0x40004800

08001044 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001048:	4b15      	ldr	r3, [pc, #84]	; (80010a0 <SystemInit+0x5c>)
 800104a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800104e:	4a14      	ldr	r2, [pc, #80]	; (80010a0 <SystemInit+0x5c>)
 8001050:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001054:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001058:	4b12      	ldr	r3, [pc, #72]	; (80010a4 <SystemInit+0x60>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a11      	ldr	r2, [pc, #68]	; (80010a4 <SystemInit+0x60>)
 800105e:	f043 0301 	orr.w	r3, r3, #1
 8001062:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001064:	4b0f      	ldr	r3, [pc, #60]	; (80010a4 <SystemInit+0x60>)
 8001066:	2200      	movs	r2, #0
 8001068:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800106a:	4b0e      	ldr	r3, [pc, #56]	; (80010a4 <SystemInit+0x60>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4a0d      	ldr	r2, [pc, #52]	; (80010a4 <SystemInit+0x60>)
 8001070:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001074:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001078:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800107a:	4b0a      	ldr	r3, [pc, #40]	; (80010a4 <SystemInit+0x60>)
 800107c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001080:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001082:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <SystemInit+0x60>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a07      	ldr	r2, [pc, #28]	; (80010a4 <SystemInit+0x60>)
 8001088:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800108c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800108e:	4b05      	ldr	r3, [pc, #20]	; (80010a4 <SystemInit+0x60>)
 8001090:	2200      	movs	r2, #0
 8001092:	619a      	str	r2, [r3, #24]
}
 8001094:	bf00      	nop
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	e000ed00 	.word	0xe000ed00
 80010a4:	40021000 	.word	0x40021000

080010a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80010a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010e0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80010ac:	f7ff ffca 	bl	8001044 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80010b0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80010b2:	e003      	b.n	80010bc <LoopCopyDataInit>

080010b4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80010b4:	4b0b      	ldr	r3, [pc, #44]	; (80010e4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80010b6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80010b8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80010ba:	3104      	adds	r1, #4

080010bc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80010bc:	480a      	ldr	r0, [pc, #40]	; (80010e8 <LoopForever+0xa>)
	ldr	r3, =_edata
 80010be:	4b0b      	ldr	r3, [pc, #44]	; (80010ec <LoopForever+0xe>)
	adds	r2, r0, r1
 80010c0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80010c2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80010c4:	d3f6      	bcc.n	80010b4 <CopyDataInit>
	ldr	r2, =_sbss
 80010c6:	4a0a      	ldr	r2, [pc, #40]	; (80010f0 <LoopForever+0x12>)
	b	LoopFillZerobss
 80010c8:	e002      	b.n	80010d0 <LoopFillZerobss>

080010ca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80010ca:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80010cc:	f842 3b04 	str.w	r3, [r2], #4

080010d0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80010d0:	4b08      	ldr	r3, [pc, #32]	; (80010f4 <LoopForever+0x16>)
	cmp	r2, r3
 80010d2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80010d4:	d3f9      	bcc.n	80010ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010d6:	f002 fad1 	bl	800367c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80010da:	f7ff fcd9 	bl	8000a90 <main>

080010de <LoopForever>:

LoopForever:
    b LoopForever
 80010de:	e7fe      	b.n	80010de <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80010e0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80010e4:	080038ec 	.word	0x080038ec
	ldr	r0, =_sdata
 80010e8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80010ec:	2000007c 	.word	0x2000007c
	ldr	r2, =_sbss
 80010f0:	2000007c 	.word	0x2000007c
	ldr	r3, = _ebss
 80010f4:	20002634 	.word	0x20002634

080010f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80010f8:	e7fe      	b.n	80010f8 <ADC1_2_IRQHandler>
	...

080010fc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001102:	2300      	movs	r3, #0
 8001104:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001106:	4b0c      	ldr	r3, [pc, #48]	; (8001138 <HAL_Init+0x3c>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4a0b      	ldr	r2, [pc, #44]	; (8001138 <HAL_Init+0x3c>)
 800110c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001110:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001112:	2003      	movs	r0, #3
 8001114:	f000 f962 	bl	80013dc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001118:	2000      	movs	r0, #0
 800111a:	f000 f80f 	bl	800113c <HAL_InitTick>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d002      	beq.n	800112a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001124:	2301      	movs	r3, #1
 8001126:	71fb      	strb	r3, [r7, #7]
 8001128:	e001      	b.n	800112e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800112a:	f7ff fe61 	bl	8000df0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800112e:	79fb      	ldrb	r3, [r7, #7]
}
 8001130:	4618      	mov	r0, r3
 8001132:	3708      	adds	r7, #8
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	40022000 	.word	0x40022000

0800113c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001144:	2300      	movs	r3, #0
 8001146:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001148:	4b17      	ldr	r3, [pc, #92]	; (80011a8 <HAL_InitTick+0x6c>)
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d023      	beq.n	8001198 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001150:	4b16      	ldr	r3, [pc, #88]	; (80011ac <HAL_InitTick+0x70>)
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	4b14      	ldr	r3, [pc, #80]	; (80011a8 <HAL_InitTick+0x6c>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	4619      	mov	r1, r3
 800115a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800115e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001162:	fbb2 f3f3 	udiv	r3, r2, r3
 8001166:	4618      	mov	r0, r3
 8001168:	f000 f96d 	bl	8001446 <HAL_SYSTICK_Config>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d10f      	bne.n	8001192 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2b0f      	cmp	r3, #15
 8001176:	d809      	bhi.n	800118c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001178:	2200      	movs	r2, #0
 800117a:	6879      	ldr	r1, [r7, #4]
 800117c:	f04f 30ff 	mov.w	r0, #4294967295
 8001180:	f000 f937 	bl	80013f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001184:	4a0a      	ldr	r2, [pc, #40]	; (80011b0 <HAL_InitTick+0x74>)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6013      	str	r3, [r2, #0]
 800118a:	e007      	b.n	800119c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800118c:	2301      	movs	r3, #1
 800118e:	73fb      	strb	r3, [r7, #15]
 8001190:	e004      	b.n	800119c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001192:	2301      	movs	r3, #1
 8001194:	73fb      	strb	r3, [r7, #15]
 8001196:	e001      	b.n	800119c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001198:	2301      	movs	r3, #1
 800119a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800119c:	7bfb      	ldrb	r3, [r7, #15]
}
 800119e:	4618      	mov	r0, r3
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	20000078 	.word	0x20000078
 80011ac:	20000070 	.word	0x20000070
 80011b0:	20000074 	.word	0x20000074

080011b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011b8:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <HAL_IncTick+0x20>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	461a      	mov	r2, r3
 80011be:	4b06      	ldr	r3, [pc, #24]	; (80011d8 <HAL_IncTick+0x24>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4413      	add	r3, r2
 80011c4:	4a04      	ldr	r2, [pc, #16]	; (80011d8 <HAL_IncTick+0x24>)
 80011c6:	6013      	str	r3, [r2, #0]
}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	20000078 	.word	0x20000078
 80011d8:	20002630 	.word	0x20002630

080011dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  return uwTick;
 80011e0:	4b03      	ldr	r3, [pc, #12]	; (80011f0 <HAL_GetTick+0x14>)
 80011e2:	681b      	ldr	r3, [r3, #0]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	20002630 	.word	0x20002630

080011f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011fc:	f7ff ffee 	bl	80011dc <HAL_GetTick>
 8001200:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800120c:	d005      	beq.n	800121a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800120e:	4b0a      	ldr	r3, [pc, #40]	; (8001238 <HAL_Delay+0x44>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	461a      	mov	r2, r3
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	4413      	add	r3, r2
 8001218:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800121a:	bf00      	nop
 800121c:	f7ff ffde 	bl	80011dc <HAL_GetTick>
 8001220:	4602      	mov	r2, r0
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	68fa      	ldr	r2, [r7, #12]
 8001228:	429a      	cmp	r2, r3
 800122a:	d8f7      	bhi.n	800121c <HAL_Delay+0x28>
  {
  }
}
 800122c:	bf00      	nop
 800122e:	bf00      	nop
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	20000078 	.word	0x20000078

0800123c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800123c:	b480      	push	{r7}
 800123e:	b085      	sub	sp, #20
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f003 0307 	and.w	r3, r3, #7
 800124a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800124c:	4b0c      	ldr	r3, [pc, #48]	; (8001280 <__NVIC_SetPriorityGrouping+0x44>)
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001252:	68ba      	ldr	r2, [r7, #8]
 8001254:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001258:	4013      	ands	r3, r2
 800125a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001264:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001268:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800126c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800126e:	4a04      	ldr	r2, [pc, #16]	; (8001280 <__NVIC_SetPriorityGrouping+0x44>)
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	60d3      	str	r3, [r2, #12]
}
 8001274:	bf00      	nop
 8001276:	3714      	adds	r7, #20
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr
 8001280:	e000ed00 	.word	0xe000ed00

08001284 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001288:	4b04      	ldr	r3, [pc, #16]	; (800129c <__NVIC_GetPriorityGrouping+0x18>)
 800128a:	68db      	ldr	r3, [r3, #12]
 800128c:	0a1b      	lsrs	r3, r3, #8
 800128e:	f003 0307 	and.w	r3, r3, #7
}
 8001292:	4618      	mov	r0, r3
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr
 800129c:	e000ed00 	.word	0xe000ed00

080012a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	db0b      	blt.n	80012ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012b2:	79fb      	ldrb	r3, [r7, #7]
 80012b4:	f003 021f 	and.w	r2, r3, #31
 80012b8:	4907      	ldr	r1, [pc, #28]	; (80012d8 <__NVIC_EnableIRQ+0x38>)
 80012ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012be:	095b      	lsrs	r3, r3, #5
 80012c0:	2001      	movs	r0, #1
 80012c2:	fa00 f202 	lsl.w	r2, r0, r2
 80012c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012ca:	bf00      	nop
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	e000e100 	.word	0xe000e100

080012dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	6039      	str	r1, [r7, #0]
 80012e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	db0a      	blt.n	8001306 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	490c      	ldr	r1, [pc, #48]	; (8001328 <__NVIC_SetPriority+0x4c>)
 80012f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012fa:	0112      	lsls	r2, r2, #4
 80012fc:	b2d2      	uxtb	r2, r2
 80012fe:	440b      	add	r3, r1
 8001300:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001304:	e00a      	b.n	800131c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	b2da      	uxtb	r2, r3
 800130a:	4908      	ldr	r1, [pc, #32]	; (800132c <__NVIC_SetPriority+0x50>)
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	f003 030f 	and.w	r3, r3, #15
 8001312:	3b04      	subs	r3, #4
 8001314:	0112      	lsls	r2, r2, #4
 8001316:	b2d2      	uxtb	r2, r2
 8001318:	440b      	add	r3, r1
 800131a:	761a      	strb	r2, [r3, #24]
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr
 8001328:	e000e100 	.word	0xe000e100
 800132c:	e000ed00 	.word	0xe000ed00

08001330 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001330:	b480      	push	{r7}
 8001332:	b089      	sub	sp, #36	; 0x24
 8001334:	af00      	add	r7, sp, #0
 8001336:	60f8      	str	r0, [r7, #12]
 8001338:	60b9      	str	r1, [r7, #8]
 800133a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	f003 0307 	and.w	r3, r3, #7
 8001342:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	f1c3 0307 	rsb	r3, r3, #7
 800134a:	2b04      	cmp	r3, #4
 800134c:	bf28      	it	cs
 800134e:	2304      	movcs	r3, #4
 8001350:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	3304      	adds	r3, #4
 8001356:	2b06      	cmp	r3, #6
 8001358:	d902      	bls.n	8001360 <NVIC_EncodePriority+0x30>
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	3b03      	subs	r3, #3
 800135e:	e000      	b.n	8001362 <NVIC_EncodePriority+0x32>
 8001360:	2300      	movs	r3, #0
 8001362:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001364:	f04f 32ff 	mov.w	r2, #4294967295
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	fa02 f303 	lsl.w	r3, r2, r3
 800136e:	43da      	mvns	r2, r3
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	401a      	ands	r2, r3
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001378:	f04f 31ff 	mov.w	r1, #4294967295
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	fa01 f303 	lsl.w	r3, r1, r3
 8001382:	43d9      	mvns	r1, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001388:	4313      	orrs	r3, r2
         );
}
 800138a:	4618      	mov	r0, r3
 800138c:	3724      	adds	r7, #36	; 0x24
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
	...

08001398 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	3b01      	subs	r3, #1
 80013a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013a8:	d301      	bcc.n	80013ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013aa:	2301      	movs	r3, #1
 80013ac:	e00f      	b.n	80013ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013ae:	4a0a      	ldr	r2, [pc, #40]	; (80013d8 <SysTick_Config+0x40>)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	3b01      	subs	r3, #1
 80013b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013b6:	210f      	movs	r1, #15
 80013b8:	f04f 30ff 	mov.w	r0, #4294967295
 80013bc:	f7ff ff8e 	bl	80012dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013c0:	4b05      	ldr	r3, [pc, #20]	; (80013d8 <SysTick_Config+0x40>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013c6:	4b04      	ldr	r3, [pc, #16]	; (80013d8 <SysTick_Config+0x40>)
 80013c8:	2207      	movs	r2, #7
 80013ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	e000e010 	.word	0xe000e010

080013dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f7ff ff29 	bl	800123c <__NVIC_SetPriorityGrouping>
}
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b086      	sub	sp, #24
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	4603      	mov	r3, r0
 80013fa:	60b9      	str	r1, [r7, #8]
 80013fc:	607a      	str	r2, [r7, #4]
 80013fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001400:	2300      	movs	r3, #0
 8001402:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001404:	f7ff ff3e 	bl	8001284 <__NVIC_GetPriorityGrouping>
 8001408:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	68b9      	ldr	r1, [r7, #8]
 800140e:	6978      	ldr	r0, [r7, #20]
 8001410:	f7ff ff8e 	bl	8001330 <NVIC_EncodePriority>
 8001414:	4602      	mov	r2, r0
 8001416:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800141a:	4611      	mov	r1, r2
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff ff5d 	bl	80012dc <__NVIC_SetPriority>
}
 8001422:	bf00      	nop
 8001424:	3718      	adds	r7, #24
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}

0800142a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800142a:	b580      	push	{r7, lr}
 800142c:	b082      	sub	sp, #8
 800142e:	af00      	add	r7, sp, #0
 8001430:	4603      	mov	r3, r0
 8001432:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff ff31 	bl	80012a0 <__NVIC_EnableIRQ>
}
 800143e:	bf00      	nop
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001446:	b580      	push	{r7, lr}
 8001448:	b082      	sub	sp, #8
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f7ff ffa2 	bl	8001398 <SysTick_Config>
 8001454:	4603      	mov	r3, r0
}
 8001456:	4618      	mov	r0, r3
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
	...

08001460 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001460:	b480      	push	{r7}
 8001462:	b087      	sub	sp, #28
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800146a:	2300      	movs	r3, #0
 800146c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800146e:	e17f      	b.n	8001770 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	2101      	movs	r1, #1
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	fa01 f303 	lsl.w	r3, r1, r3
 800147c:	4013      	ands	r3, r2
 800147e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	2b00      	cmp	r3, #0
 8001484:	f000 8171 	beq.w	800176a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	2b01      	cmp	r3, #1
 800148e:	d00b      	beq.n	80014a8 <HAL_GPIO_Init+0x48>
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	2b02      	cmp	r3, #2
 8001496:	d007      	beq.n	80014a8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800149c:	2b11      	cmp	r3, #17
 800149e:	d003      	beq.n	80014a8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	2b12      	cmp	r3, #18
 80014a6:	d130      	bne.n	800150a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	005b      	lsls	r3, r3, #1
 80014b2:	2203      	movs	r2, #3
 80014b4:	fa02 f303 	lsl.w	r3, r2, r3
 80014b8:	43db      	mvns	r3, r3
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	4013      	ands	r3, r2
 80014be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	68da      	ldr	r2, [r3, #12]
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	693a      	ldr	r2, [r7, #16]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	693a      	ldr	r2, [r7, #16]
 80014d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80014de:	2201      	movs	r2, #1
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	fa02 f303 	lsl.w	r3, r2, r3
 80014e6:	43db      	mvns	r3, r3
 80014e8:	693a      	ldr	r2, [r7, #16]
 80014ea:	4013      	ands	r3, r2
 80014ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	091b      	lsrs	r3, r3, #4
 80014f4:	f003 0201 	and.w	r2, r3, #1
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	fa02 f303 	lsl.w	r3, r2, r3
 80014fe:	693a      	ldr	r2, [r7, #16]
 8001500:	4313      	orrs	r3, r2
 8001502:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	693a      	ldr	r2, [r7, #16]
 8001508:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	f003 0303 	and.w	r3, r3, #3
 8001512:	2b03      	cmp	r3, #3
 8001514:	d118      	bne.n	8001548 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800151a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800151c:	2201      	movs	r2, #1
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	fa02 f303 	lsl.w	r3, r2, r3
 8001524:	43db      	mvns	r3, r3
 8001526:	693a      	ldr	r2, [r7, #16]
 8001528:	4013      	ands	r3, r2
 800152a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	08db      	lsrs	r3, r3, #3
 8001532:	f003 0201 	and.w	r2, r3, #1
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	693a      	ldr	r2, [r7, #16]
 800153e:	4313      	orrs	r3, r2
 8001540:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	693a      	ldr	r2, [r7, #16]
 8001546:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800154e:	697b      	ldr	r3, [r7, #20]
 8001550:	005b      	lsls	r3, r3, #1
 8001552:	2203      	movs	r2, #3
 8001554:	fa02 f303 	lsl.w	r3, r2, r3
 8001558:	43db      	mvns	r3, r3
 800155a:	693a      	ldr	r2, [r7, #16]
 800155c:	4013      	ands	r3, r2
 800155e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	689a      	ldr	r2, [r3, #8]
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	fa02 f303 	lsl.w	r3, r2, r3
 800156c:	693a      	ldr	r2, [r7, #16]
 800156e:	4313      	orrs	r3, r2
 8001570:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	693a      	ldr	r2, [r7, #16]
 8001576:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	2b02      	cmp	r3, #2
 800157e:	d003      	beq.n	8001588 <HAL_GPIO_Init+0x128>
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	2b12      	cmp	r3, #18
 8001586:	d123      	bne.n	80015d0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	08da      	lsrs	r2, r3, #3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	3208      	adds	r2, #8
 8001590:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001594:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	f003 0307 	and.w	r3, r3, #7
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	220f      	movs	r2, #15
 80015a0:	fa02 f303 	lsl.w	r3, r2, r3
 80015a4:	43db      	mvns	r3, r3
 80015a6:	693a      	ldr	r2, [r7, #16]
 80015a8:	4013      	ands	r3, r2
 80015aa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	691a      	ldr	r2, [r3, #16]
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	f003 0307 	and.w	r3, r3, #7
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	693a      	ldr	r2, [r7, #16]
 80015be:	4313      	orrs	r3, r2
 80015c0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	08da      	lsrs	r2, r3, #3
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	3208      	adds	r2, #8
 80015ca:	6939      	ldr	r1, [r7, #16]
 80015cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	2203      	movs	r2, #3
 80015dc:	fa02 f303 	lsl.w	r3, r2, r3
 80015e0:	43db      	mvns	r3, r3
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	4013      	ands	r3, r2
 80015e6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	f003 0203 	and.w	r2, r3, #3
 80015f0:	697b      	ldr	r3, [r7, #20]
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	fa02 f303 	lsl.w	r3, r2, r3
 80015f8:	693a      	ldr	r2, [r7, #16]
 80015fa:	4313      	orrs	r3, r2
 80015fc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	693a      	ldr	r2, [r7, #16]
 8001602:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800160c:	2b00      	cmp	r3, #0
 800160e:	f000 80ac 	beq.w	800176a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001612:	4b5f      	ldr	r3, [pc, #380]	; (8001790 <HAL_GPIO_Init+0x330>)
 8001614:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001616:	4a5e      	ldr	r2, [pc, #376]	; (8001790 <HAL_GPIO_Init+0x330>)
 8001618:	f043 0301 	orr.w	r3, r3, #1
 800161c:	6613      	str	r3, [r2, #96]	; 0x60
 800161e:	4b5c      	ldr	r3, [pc, #368]	; (8001790 <HAL_GPIO_Init+0x330>)
 8001620:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001622:	f003 0301 	and.w	r3, r3, #1
 8001626:	60bb      	str	r3, [r7, #8]
 8001628:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800162a:	4a5a      	ldr	r2, [pc, #360]	; (8001794 <HAL_GPIO_Init+0x334>)
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	089b      	lsrs	r3, r3, #2
 8001630:	3302      	adds	r3, #2
 8001632:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001636:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	f003 0303 	and.w	r3, r3, #3
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	220f      	movs	r2, #15
 8001642:	fa02 f303 	lsl.w	r3, r2, r3
 8001646:	43db      	mvns	r3, r3
 8001648:	693a      	ldr	r2, [r7, #16]
 800164a:	4013      	ands	r3, r2
 800164c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001654:	d025      	beq.n	80016a2 <HAL_GPIO_Init+0x242>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a4f      	ldr	r2, [pc, #316]	; (8001798 <HAL_GPIO_Init+0x338>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d01f      	beq.n	800169e <HAL_GPIO_Init+0x23e>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a4e      	ldr	r2, [pc, #312]	; (800179c <HAL_GPIO_Init+0x33c>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d019      	beq.n	800169a <HAL_GPIO_Init+0x23a>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4a4d      	ldr	r2, [pc, #308]	; (80017a0 <HAL_GPIO_Init+0x340>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d013      	beq.n	8001696 <HAL_GPIO_Init+0x236>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4a4c      	ldr	r2, [pc, #304]	; (80017a4 <HAL_GPIO_Init+0x344>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d00d      	beq.n	8001692 <HAL_GPIO_Init+0x232>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a4b      	ldr	r2, [pc, #300]	; (80017a8 <HAL_GPIO_Init+0x348>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d007      	beq.n	800168e <HAL_GPIO_Init+0x22e>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a4a      	ldr	r2, [pc, #296]	; (80017ac <HAL_GPIO_Init+0x34c>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d101      	bne.n	800168a <HAL_GPIO_Init+0x22a>
 8001686:	2306      	movs	r3, #6
 8001688:	e00c      	b.n	80016a4 <HAL_GPIO_Init+0x244>
 800168a:	2307      	movs	r3, #7
 800168c:	e00a      	b.n	80016a4 <HAL_GPIO_Init+0x244>
 800168e:	2305      	movs	r3, #5
 8001690:	e008      	b.n	80016a4 <HAL_GPIO_Init+0x244>
 8001692:	2304      	movs	r3, #4
 8001694:	e006      	b.n	80016a4 <HAL_GPIO_Init+0x244>
 8001696:	2303      	movs	r3, #3
 8001698:	e004      	b.n	80016a4 <HAL_GPIO_Init+0x244>
 800169a:	2302      	movs	r3, #2
 800169c:	e002      	b.n	80016a4 <HAL_GPIO_Init+0x244>
 800169e:	2301      	movs	r3, #1
 80016a0:	e000      	b.n	80016a4 <HAL_GPIO_Init+0x244>
 80016a2:	2300      	movs	r3, #0
 80016a4:	697a      	ldr	r2, [r7, #20]
 80016a6:	f002 0203 	and.w	r2, r2, #3
 80016aa:	0092      	lsls	r2, r2, #2
 80016ac:	4093      	lsls	r3, r2
 80016ae:	693a      	ldr	r2, [r7, #16]
 80016b0:	4313      	orrs	r3, r2
 80016b2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80016b4:	4937      	ldr	r1, [pc, #220]	; (8001794 <HAL_GPIO_Init+0x334>)
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	089b      	lsrs	r3, r3, #2
 80016ba:	3302      	adds	r3, #2
 80016bc:	693a      	ldr	r2, [r7, #16]
 80016be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80016c2:	4b3b      	ldr	r3, [pc, #236]	; (80017b0 <HAL_GPIO_Init+0x350>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	43db      	mvns	r3, r3
 80016cc:	693a      	ldr	r2, [r7, #16]
 80016ce:	4013      	ands	r3, r2
 80016d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d003      	beq.n	80016e6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	4313      	orrs	r3, r2
 80016e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80016e6:	4a32      	ldr	r2, [pc, #200]	; (80017b0 <HAL_GPIO_Init+0x350>)
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80016ec:	4b30      	ldr	r3, [pc, #192]	; (80017b0 <HAL_GPIO_Init+0x350>)
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	43db      	mvns	r3, r3
 80016f6:	693a      	ldr	r2, [r7, #16]
 80016f8:	4013      	ands	r3, r2
 80016fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001704:	2b00      	cmp	r3, #0
 8001706:	d003      	beq.n	8001710 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001708:	693a      	ldr	r2, [r7, #16]
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	4313      	orrs	r3, r2
 800170e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001710:	4a27      	ldr	r2, [pc, #156]	; (80017b0 <HAL_GPIO_Init+0x350>)
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001716:	4b26      	ldr	r3, [pc, #152]	; (80017b0 <HAL_GPIO_Init+0x350>)
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	43db      	mvns	r3, r3
 8001720:	693a      	ldr	r2, [r7, #16]
 8001722:	4013      	ands	r3, r2
 8001724:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d003      	beq.n	800173a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	4313      	orrs	r3, r2
 8001738:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800173a:	4a1d      	ldr	r2, [pc, #116]	; (80017b0 <HAL_GPIO_Init+0x350>)
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001740:	4b1b      	ldr	r3, [pc, #108]	; (80017b0 <HAL_GPIO_Init+0x350>)
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	43db      	mvns	r3, r3
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	4013      	ands	r3, r2
 800174e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001758:	2b00      	cmp	r3, #0
 800175a:	d003      	beq.n	8001764 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800175c:	693a      	ldr	r2, [r7, #16]
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	4313      	orrs	r3, r2
 8001762:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001764:	4a12      	ldr	r2, [pc, #72]	; (80017b0 <HAL_GPIO_Init+0x350>)
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	3301      	adds	r3, #1
 800176e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	fa22 f303 	lsr.w	r3, r2, r3
 800177a:	2b00      	cmp	r3, #0
 800177c:	f47f ae78 	bne.w	8001470 <HAL_GPIO_Init+0x10>
  }
}
 8001780:	bf00      	nop
 8001782:	bf00      	nop
 8001784:	371c      	adds	r7, #28
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	40021000 	.word	0x40021000
 8001794:	40010000 	.word	0x40010000
 8001798:	48000400 	.word	0x48000400
 800179c:	48000800 	.word	0x48000800
 80017a0:	48000c00 	.word	0x48000c00
 80017a4:	48001000 	.word	0x48001000
 80017a8:	48001400 	.word	0x48001400
 80017ac:	48001800 	.word	0x48001800
 80017b0:	40010400 	.word	0x40010400

080017b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017b4:	b480      	push	{r7}
 80017b6:	b083      	sub	sp, #12
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	460b      	mov	r3, r1
 80017be:	807b      	strh	r3, [r7, #2]
 80017c0:	4613      	mov	r3, r2
 80017c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017c4:	787b      	ldrb	r3, [r7, #1]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d003      	beq.n	80017d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80017ca:	887a      	ldrh	r2, [r7, #2]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80017d0:	e002      	b.n	80017d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80017d2:	887a      	ldrh	r2, [r7, #2]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80017d8:	bf00      	nop
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr

080017e4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80017e8:	4b04      	ldr	r3, [pc, #16]	; (80017fc <HAL_PWREx_GetVoltageRange+0x18>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
 80017fa:	bf00      	nop
 80017fc:	40007000 	.word	0x40007000

08001800 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001800:	b480      	push	{r7}
 8001802:	b085      	sub	sp, #20
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800180e:	d130      	bne.n	8001872 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001810:	4b23      	ldr	r3, [pc, #140]	; (80018a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001818:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800181c:	d038      	beq.n	8001890 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800181e:	4b20      	ldr	r3, [pc, #128]	; (80018a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001826:	4a1e      	ldr	r2, [pc, #120]	; (80018a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001828:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800182c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800182e:	4b1d      	ldr	r3, [pc, #116]	; (80018a4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2232      	movs	r2, #50	; 0x32
 8001834:	fb02 f303 	mul.w	r3, r2, r3
 8001838:	4a1b      	ldr	r2, [pc, #108]	; (80018a8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800183a:	fba2 2303 	umull	r2, r3, r2, r3
 800183e:	0c9b      	lsrs	r3, r3, #18
 8001840:	3301      	adds	r3, #1
 8001842:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001844:	e002      	b.n	800184c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	3b01      	subs	r3, #1
 800184a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800184c:	4b14      	ldr	r3, [pc, #80]	; (80018a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800184e:	695b      	ldr	r3, [r3, #20]
 8001850:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001854:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001858:	d102      	bne.n	8001860 <HAL_PWREx_ControlVoltageScaling+0x60>
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d1f2      	bne.n	8001846 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001860:	4b0f      	ldr	r3, [pc, #60]	; (80018a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001862:	695b      	ldr	r3, [r3, #20]
 8001864:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001868:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800186c:	d110      	bne.n	8001890 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800186e:	2303      	movs	r3, #3
 8001870:	e00f      	b.n	8001892 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001872:	4b0b      	ldr	r3, [pc, #44]	; (80018a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800187a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800187e:	d007      	beq.n	8001890 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001880:	4b07      	ldr	r3, [pc, #28]	; (80018a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001888:	4a05      	ldr	r2, [pc, #20]	; (80018a0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800188a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800188e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001890:	2300      	movs	r3, #0
}
 8001892:	4618      	mov	r0, r3
 8001894:	3714      	adds	r7, #20
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	40007000 	.word	0x40007000
 80018a4:	20000070 	.word	0x20000070
 80018a8:	431bde83 	.word	0x431bde83

080018ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b088      	sub	sp, #32
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d101      	bne.n	80018be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018ba:	2301      	movs	r3, #1
 80018bc:	e3d4      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018be:	4ba1      	ldr	r3, [pc, #644]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	f003 030c 	and.w	r3, r3, #12
 80018c6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018c8:	4b9e      	ldr	r3, [pc, #632]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	f003 0303 	and.w	r3, r3, #3
 80018d0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0310 	and.w	r3, r3, #16
 80018da:	2b00      	cmp	r3, #0
 80018dc:	f000 80e4 	beq.w	8001aa8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d007      	beq.n	80018f6 <HAL_RCC_OscConfig+0x4a>
 80018e6:	69bb      	ldr	r3, [r7, #24]
 80018e8:	2b0c      	cmp	r3, #12
 80018ea:	f040 808b 	bne.w	8001a04 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	f040 8087 	bne.w	8001a04 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80018f6:	4b93      	ldr	r3, [pc, #588]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d005      	beq.n	800190e <HAL_RCC_OscConfig+0x62>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	699b      	ldr	r3, [r3, #24]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d101      	bne.n	800190e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e3ac      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6a1a      	ldr	r2, [r3, #32]
 8001912:	4b8c      	ldr	r3, [pc, #560]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0308 	and.w	r3, r3, #8
 800191a:	2b00      	cmp	r3, #0
 800191c:	d004      	beq.n	8001928 <HAL_RCC_OscConfig+0x7c>
 800191e:	4b89      	ldr	r3, [pc, #548]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001926:	e005      	b.n	8001934 <HAL_RCC_OscConfig+0x88>
 8001928:	4b86      	ldr	r3, [pc, #536]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 800192a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800192e:	091b      	lsrs	r3, r3, #4
 8001930:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001934:	4293      	cmp	r3, r2
 8001936:	d223      	bcs.n	8001980 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6a1b      	ldr	r3, [r3, #32]
 800193c:	4618      	mov	r0, r3
 800193e:	f000 fd41 	bl	80023c4 <RCC_SetFlashLatencyFromMSIRange>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e38d      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800194c:	4b7d      	ldr	r3, [pc, #500]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a7c      	ldr	r2, [pc, #496]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001952:	f043 0308 	orr.w	r3, r3, #8
 8001956:	6013      	str	r3, [r2, #0]
 8001958:	4b7a      	ldr	r3, [pc, #488]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6a1b      	ldr	r3, [r3, #32]
 8001964:	4977      	ldr	r1, [pc, #476]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001966:	4313      	orrs	r3, r2
 8001968:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800196a:	4b76      	ldr	r3, [pc, #472]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	69db      	ldr	r3, [r3, #28]
 8001976:	021b      	lsls	r3, r3, #8
 8001978:	4972      	ldr	r1, [pc, #456]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 800197a:	4313      	orrs	r3, r2
 800197c:	604b      	str	r3, [r1, #4]
 800197e:	e025      	b.n	80019cc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001980:	4b70      	ldr	r3, [pc, #448]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a6f      	ldr	r2, [pc, #444]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001986:	f043 0308 	orr.w	r3, r3, #8
 800198a:	6013      	str	r3, [r2, #0]
 800198c:	4b6d      	ldr	r3, [pc, #436]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a1b      	ldr	r3, [r3, #32]
 8001998:	496a      	ldr	r1, [pc, #424]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 800199a:	4313      	orrs	r3, r2
 800199c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800199e:	4b69      	ldr	r3, [pc, #420]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	69db      	ldr	r3, [r3, #28]
 80019aa:	021b      	lsls	r3, r3, #8
 80019ac:	4965      	ldr	r1, [pc, #404]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 80019ae:	4313      	orrs	r3, r2
 80019b0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019b2:	69bb      	ldr	r3, [r7, #24]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d109      	bne.n	80019cc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a1b      	ldr	r3, [r3, #32]
 80019bc:	4618      	mov	r0, r3
 80019be:	f000 fd01 	bl	80023c4 <RCC_SetFlashLatencyFromMSIRange>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	e34d      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80019cc:	f000 fc36 	bl	800223c <HAL_RCC_GetSysClockFreq>
 80019d0:	4602      	mov	r2, r0
 80019d2:	4b5c      	ldr	r3, [pc, #368]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	091b      	lsrs	r3, r3, #4
 80019d8:	f003 030f 	and.w	r3, r3, #15
 80019dc:	495a      	ldr	r1, [pc, #360]	; (8001b48 <HAL_RCC_OscConfig+0x29c>)
 80019de:	5ccb      	ldrb	r3, [r1, r3]
 80019e0:	f003 031f 	and.w	r3, r3, #31
 80019e4:	fa22 f303 	lsr.w	r3, r2, r3
 80019e8:	4a58      	ldr	r2, [pc, #352]	; (8001b4c <HAL_RCC_OscConfig+0x2a0>)
 80019ea:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80019ec:	4b58      	ldr	r3, [pc, #352]	; (8001b50 <HAL_RCC_OscConfig+0x2a4>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7ff fba3 	bl	800113c <HAL_InitTick>
 80019f6:	4603      	mov	r3, r0
 80019f8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80019fa:	7bfb      	ldrb	r3, [r7, #15]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d052      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001a00:	7bfb      	ldrb	r3, [r7, #15]
 8001a02:	e331      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d032      	beq.n	8001a72 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001a0c:	4b4d      	ldr	r3, [pc, #308]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a4c      	ldr	r2, [pc, #304]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001a12:	f043 0301 	orr.w	r3, r3, #1
 8001a16:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a18:	f7ff fbe0 	bl	80011dc <HAL_GetTick>
 8001a1c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a1e:	e008      	b.n	8001a32 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a20:	f7ff fbdc 	bl	80011dc <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e31a      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a32:	4b44      	ldr	r3, [pc, #272]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0302 	and.w	r3, r3, #2
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d0f0      	beq.n	8001a20 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a3e:	4b41      	ldr	r3, [pc, #260]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a40      	ldr	r2, [pc, #256]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001a44:	f043 0308 	orr.w	r3, r3, #8
 8001a48:	6013      	str	r3, [r2, #0]
 8001a4a:	4b3e      	ldr	r3, [pc, #248]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6a1b      	ldr	r3, [r3, #32]
 8001a56:	493b      	ldr	r1, [pc, #236]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a5c:	4b39      	ldr	r3, [pc, #228]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	69db      	ldr	r3, [r3, #28]
 8001a68:	021b      	lsls	r3, r3, #8
 8001a6a:	4936      	ldr	r1, [pc, #216]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	604b      	str	r3, [r1, #4]
 8001a70:	e01a      	b.n	8001aa8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a72:	4b34      	ldr	r3, [pc, #208]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a33      	ldr	r2, [pc, #204]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001a78:	f023 0301 	bic.w	r3, r3, #1
 8001a7c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001a7e:	f7ff fbad 	bl	80011dc <HAL_GetTick>
 8001a82:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a84:	e008      	b.n	8001a98 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a86:	f7ff fba9 	bl	80011dc <HAL_GetTick>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d901      	bls.n	8001a98 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e2e7      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001a98:	4b2a      	ldr	r3, [pc, #168]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0302 	and.w	r3, r3, #2
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d1f0      	bne.n	8001a86 <HAL_RCC_OscConfig+0x1da>
 8001aa4:	e000      	b.n	8001aa8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001aa6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f003 0301 	and.w	r3, r3, #1
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d074      	beq.n	8001b9e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	2b08      	cmp	r3, #8
 8001ab8:	d005      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x21a>
 8001aba:	69bb      	ldr	r3, [r7, #24]
 8001abc:	2b0c      	cmp	r3, #12
 8001abe:	d10e      	bne.n	8001ade <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	2b03      	cmp	r3, #3
 8001ac4:	d10b      	bne.n	8001ade <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ac6:	4b1f      	ldr	r3, [pc, #124]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d064      	beq.n	8001b9c <HAL_RCC_OscConfig+0x2f0>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d160      	bne.n	8001b9c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e2c4      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ae6:	d106      	bne.n	8001af6 <HAL_RCC_OscConfig+0x24a>
 8001ae8:	4b16      	ldr	r3, [pc, #88]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a15      	ldr	r2, [pc, #84]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001aee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001af2:	6013      	str	r3, [r2, #0]
 8001af4:	e01d      	b.n	8001b32 <HAL_RCC_OscConfig+0x286>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001afe:	d10c      	bne.n	8001b1a <HAL_RCC_OscConfig+0x26e>
 8001b00:	4b10      	ldr	r3, [pc, #64]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a0f      	ldr	r2, [pc, #60]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001b06:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b0a:	6013      	str	r3, [r2, #0]
 8001b0c:	4b0d      	ldr	r3, [pc, #52]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a0c      	ldr	r2, [pc, #48]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001b12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b16:	6013      	str	r3, [r2, #0]
 8001b18:	e00b      	b.n	8001b32 <HAL_RCC_OscConfig+0x286>
 8001b1a:	4b0a      	ldr	r3, [pc, #40]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a09      	ldr	r2, [pc, #36]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001b20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b24:	6013      	str	r3, [r2, #0]
 8001b26:	4b07      	ldr	r3, [pc, #28]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a06      	ldr	r2, [pc, #24]	; (8001b44 <HAL_RCC_OscConfig+0x298>)
 8001b2c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b30:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d01c      	beq.n	8001b74 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b3a:	f7ff fb4f 	bl	80011dc <HAL_GetTick>
 8001b3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b40:	e011      	b.n	8001b66 <HAL_RCC_OscConfig+0x2ba>
 8001b42:	bf00      	nop
 8001b44:	40021000 	.word	0x40021000
 8001b48:	08003894 	.word	0x08003894
 8001b4c:	20000070 	.word	0x20000070
 8001b50:	20000074 	.word	0x20000074
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b54:	f7ff fb42 	bl	80011dc <HAL_GetTick>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	2b64      	cmp	r3, #100	; 0x64
 8001b60:	d901      	bls.n	8001b66 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001b62:	2303      	movs	r3, #3
 8001b64:	e280      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b66:	4baf      	ldr	r3, [pc, #700]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d0f0      	beq.n	8001b54 <HAL_RCC_OscConfig+0x2a8>
 8001b72:	e014      	b.n	8001b9e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b74:	f7ff fb32 	bl	80011dc <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b7a:	e008      	b.n	8001b8e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b7c:	f7ff fb2e 	bl	80011dc <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b64      	cmp	r3, #100	; 0x64
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e26c      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b8e:	4ba5      	ldr	r3, [pc, #660]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d1f0      	bne.n	8001b7c <HAL_RCC_OscConfig+0x2d0>
 8001b9a:	e000      	b.n	8001b9e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0302 	and.w	r3, r3, #2
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d060      	beq.n	8001c6c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	2b04      	cmp	r3, #4
 8001bae:	d005      	beq.n	8001bbc <HAL_RCC_OscConfig+0x310>
 8001bb0:	69bb      	ldr	r3, [r7, #24]
 8001bb2:	2b0c      	cmp	r3, #12
 8001bb4:	d119      	bne.n	8001bea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	2b02      	cmp	r3, #2
 8001bba:	d116      	bne.n	8001bea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001bbc:	4b99      	ldr	r3, [pc, #612]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d005      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x328>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d101      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e249      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bd4:	4b93      	ldr	r3, [pc, #588]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	691b      	ldr	r3, [r3, #16]
 8001be0:	061b      	lsls	r3, r3, #24
 8001be2:	4990      	ldr	r1, [pc, #576]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001be4:	4313      	orrs	r3, r2
 8001be6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001be8:	e040      	b.n	8001c6c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	68db      	ldr	r3, [r3, #12]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d023      	beq.n	8001c3a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bf2:	4b8c      	ldr	r3, [pc, #560]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a8b      	ldr	r2, [pc, #556]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001bf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bfe:	f7ff faed 	bl	80011dc <HAL_GetTick>
 8001c02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c04:	e008      	b.n	8001c18 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c06:	f7ff fae9 	bl	80011dc <HAL_GetTick>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	693b      	ldr	r3, [r7, #16]
 8001c0e:	1ad3      	subs	r3, r2, r3
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d901      	bls.n	8001c18 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001c14:	2303      	movs	r3, #3
 8001c16:	e227      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c18:	4b82      	ldr	r3, [pc, #520]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d0f0      	beq.n	8001c06 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c24:	4b7f      	ldr	r3, [pc, #508]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	691b      	ldr	r3, [r3, #16]
 8001c30:	061b      	lsls	r3, r3, #24
 8001c32:	497c      	ldr	r1, [pc, #496]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001c34:	4313      	orrs	r3, r2
 8001c36:	604b      	str	r3, [r1, #4]
 8001c38:	e018      	b.n	8001c6c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c3a:	4b7a      	ldr	r3, [pc, #488]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a79      	ldr	r2, [pc, #484]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001c40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c46:	f7ff fac9 	bl	80011dc <HAL_GetTick>
 8001c4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c4c:	e008      	b.n	8001c60 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c4e:	f7ff fac5 	bl	80011dc <HAL_GetTick>
 8001c52:	4602      	mov	r2, r0
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	1ad3      	subs	r3, r2, r3
 8001c58:	2b02      	cmp	r3, #2
 8001c5a:	d901      	bls.n	8001c60 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	e203      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c60:	4b70      	ldr	r3, [pc, #448]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d1f0      	bne.n	8001c4e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 0308 	and.w	r3, r3, #8
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d03c      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	695b      	ldr	r3, [r3, #20]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d01c      	beq.n	8001cba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c80:	4b68      	ldr	r3, [pc, #416]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001c82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c86:	4a67      	ldr	r2, [pc, #412]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001c88:	f043 0301 	orr.w	r3, r3, #1
 8001c8c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c90:	f7ff faa4 	bl	80011dc <HAL_GetTick>
 8001c94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c96:	e008      	b.n	8001caa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c98:	f7ff faa0 	bl	80011dc <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e1de      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001caa:	4b5e      	ldr	r3, [pc, #376]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001cac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cb0:	f003 0302 	and.w	r3, r3, #2
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d0ef      	beq.n	8001c98 <HAL_RCC_OscConfig+0x3ec>
 8001cb8:	e01b      	b.n	8001cf2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cba:	4b5a      	ldr	r3, [pc, #360]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001cbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cc0:	4a58      	ldr	r2, [pc, #352]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001cc2:	f023 0301 	bic.w	r3, r3, #1
 8001cc6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cca:	f7ff fa87 	bl	80011dc <HAL_GetTick>
 8001cce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cd0:	e008      	b.n	8001ce4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cd2:	f7ff fa83 	bl	80011dc <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d901      	bls.n	8001ce4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	e1c1      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ce4:	4b4f      	ldr	r3, [pc, #316]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001ce6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d1ef      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0304 	and.w	r3, r3, #4
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	f000 80a6 	beq.w	8001e4c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d00:	2300      	movs	r3, #0
 8001d02:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001d04:	4b47      	ldr	r3, [pc, #284]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001d06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d10d      	bne.n	8001d2c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d10:	4b44      	ldr	r3, [pc, #272]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d14:	4a43      	ldr	r2, [pc, #268]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001d16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d1a:	6593      	str	r3, [r2, #88]	; 0x58
 8001d1c:	4b41      	ldr	r3, [pc, #260]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001d1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d24:	60bb      	str	r3, [r7, #8]
 8001d26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d2c:	4b3e      	ldr	r3, [pc, #248]	; (8001e28 <HAL_RCC_OscConfig+0x57c>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d118      	bne.n	8001d6a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d38:	4b3b      	ldr	r3, [pc, #236]	; (8001e28 <HAL_RCC_OscConfig+0x57c>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a3a      	ldr	r2, [pc, #232]	; (8001e28 <HAL_RCC_OscConfig+0x57c>)
 8001d3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d42:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d44:	f7ff fa4a 	bl	80011dc <HAL_GetTick>
 8001d48:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d4a:	e008      	b.n	8001d5e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d4c:	f7ff fa46 	bl	80011dc <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e184      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d5e:	4b32      	ldr	r3, [pc, #200]	; (8001e28 <HAL_RCC_OscConfig+0x57c>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d0f0      	beq.n	8001d4c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d108      	bne.n	8001d84 <HAL_RCC_OscConfig+0x4d8>
 8001d72:	4b2c      	ldr	r3, [pc, #176]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001d74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d78:	4a2a      	ldr	r2, [pc, #168]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001d7a:	f043 0301 	orr.w	r3, r3, #1
 8001d7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d82:	e024      	b.n	8001dce <HAL_RCC_OscConfig+0x522>
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	2b05      	cmp	r3, #5
 8001d8a:	d110      	bne.n	8001dae <HAL_RCC_OscConfig+0x502>
 8001d8c:	4b25      	ldr	r3, [pc, #148]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d92:	4a24      	ldr	r2, [pc, #144]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001d94:	f043 0304 	orr.w	r3, r3, #4
 8001d98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d9c:	4b21      	ldr	r3, [pc, #132]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001da2:	4a20      	ldr	r2, [pc, #128]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001da4:	f043 0301 	orr.w	r3, r3, #1
 8001da8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001dac:	e00f      	b.n	8001dce <HAL_RCC_OscConfig+0x522>
 8001dae:	4b1d      	ldr	r3, [pc, #116]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001db4:	4a1b      	ldr	r2, [pc, #108]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001db6:	f023 0301 	bic.w	r3, r3, #1
 8001dba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001dbe:	4b19      	ldr	r3, [pc, #100]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dc4:	4a17      	ldr	r2, [pc, #92]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001dc6:	f023 0304 	bic.w	r3, r3, #4
 8001dca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d016      	beq.n	8001e04 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dd6:	f7ff fa01 	bl	80011dc <HAL_GetTick>
 8001dda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ddc:	e00a      	b.n	8001df4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dde:	f7ff f9fd 	bl	80011dc <HAL_GetTick>
 8001de2:	4602      	mov	r2, r0
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d901      	bls.n	8001df4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001df0:	2303      	movs	r3, #3
 8001df2:	e139      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001df4:	4b0b      	ldr	r3, [pc, #44]	; (8001e24 <HAL_RCC_OscConfig+0x578>)
 8001df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dfa:	f003 0302 	and.w	r3, r3, #2
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d0ed      	beq.n	8001dde <HAL_RCC_OscConfig+0x532>
 8001e02:	e01a      	b.n	8001e3a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e04:	f7ff f9ea 	bl	80011dc <HAL_GetTick>
 8001e08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e0a:	e00f      	b.n	8001e2c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e0c:	f7ff f9e6 	bl	80011dc <HAL_GetTick>
 8001e10:	4602      	mov	r2, r0
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d906      	bls.n	8001e2c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e122      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
 8001e22:	bf00      	nop
 8001e24:	40021000 	.word	0x40021000
 8001e28:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e2c:	4b90      	ldr	r3, [pc, #576]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e32:	f003 0302 	and.w	r3, r3, #2
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1e8      	bne.n	8001e0c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001e3a:	7ffb      	ldrb	r3, [r7, #31]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d105      	bne.n	8001e4c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e40:	4b8b      	ldr	r3, [pc, #556]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001e42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e44:	4a8a      	ldr	r2, [pc, #552]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001e46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e4a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	f000 8108 	beq.w	8002066 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	f040 80d0 	bne.w	8002000 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001e60:	4b83      	ldr	r3, [pc, #524]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	f003 0203 	and.w	r2, r3, #3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d130      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7e:	3b01      	subs	r3, #1
 8001e80:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e82:	429a      	cmp	r2, r3
 8001e84:	d127      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e90:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d11f      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001ea0:	2a07      	cmp	r2, #7
 8001ea2:	bf14      	ite	ne
 8001ea4:	2201      	movne	r2, #1
 8001ea6:	2200      	moveq	r2, #0
 8001ea8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d113      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eb8:	085b      	lsrs	r3, r3, #1
 8001eba:	3b01      	subs	r3, #1
 8001ebc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d109      	bne.n	8001ed6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ecc:	085b      	lsrs	r3, r3, #1
 8001ece:	3b01      	subs	r3, #1
 8001ed0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d06e      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	2b0c      	cmp	r3, #12
 8001eda:	d069      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001edc:	4b64      	ldr	r3, [pc, #400]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d105      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001ee8:	4b61      	ldr	r3, [pc, #388]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e0b7      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001ef8:	4b5d      	ldr	r3, [pc, #372]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a5c      	ldr	r2, [pc, #368]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001efe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f02:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f04:	f7ff f96a 	bl	80011dc <HAL_GetTick>
 8001f08:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f0a:	e008      	b.n	8001f1e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f0c:	f7ff f966 	bl	80011dc <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e0a4      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f1e:	4b54      	ldr	r3, [pc, #336]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d1f0      	bne.n	8001f0c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f2a:	4b51      	ldr	r3, [pc, #324]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001f2c:	68da      	ldr	r2, [r3, #12]
 8001f2e:	4b51      	ldr	r3, [pc, #324]	; (8002074 <HAL_RCC_OscConfig+0x7c8>)
 8001f30:	4013      	ands	r3, r2
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001f3a:	3a01      	subs	r2, #1
 8001f3c:	0112      	lsls	r2, r2, #4
 8001f3e:	4311      	orrs	r1, r2
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001f44:	0212      	lsls	r2, r2, #8
 8001f46:	4311      	orrs	r1, r2
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001f4c:	0852      	lsrs	r2, r2, #1
 8001f4e:	3a01      	subs	r2, #1
 8001f50:	0552      	lsls	r2, r2, #21
 8001f52:	4311      	orrs	r1, r2
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001f58:	0852      	lsrs	r2, r2, #1
 8001f5a:	3a01      	subs	r2, #1
 8001f5c:	0652      	lsls	r2, r2, #25
 8001f5e:	4311      	orrs	r1, r2
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001f64:	0912      	lsrs	r2, r2, #4
 8001f66:	0452      	lsls	r2, r2, #17
 8001f68:	430a      	orrs	r2, r1
 8001f6a:	4941      	ldr	r1, [pc, #260]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001f70:	4b3f      	ldr	r3, [pc, #252]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a3e      	ldr	r2, [pc, #248]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001f76:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f7a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f7c:	4b3c      	ldr	r3, [pc, #240]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	4a3b      	ldr	r2, [pc, #236]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001f82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f86:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001f88:	f7ff f928 	bl	80011dc <HAL_GetTick>
 8001f8c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f90:	f7ff f924 	bl	80011dc <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e062      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fa2:	4b33      	ldr	r3, [pc, #204]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d0f0      	beq.n	8001f90 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001fae:	e05a      	b.n	8002066 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e059      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fb4:	4b2e      	ldr	r3, [pc, #184]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d152      	bne.n	8002066 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001fc0:	4b2b      	ldr	r3, [pc, #172]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a2a      	ldr	r2, [pc, #168]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001fc6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001fcc:	4b28      	ldr	r3, [pc, #160]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	4a27      	ldr	r2, [pc, #156]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001fd2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fd6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001fd8:	f7ff f900 	bl	80011dc <HAL_GetTick>
 8001fdc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001fde:	e008      	b.n	8001ff2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fe0:	f7ff f8fc 	bl	80011dc <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e03a      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ff2:	4b1f      	ldr	r3, [pc, #124]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d0f0      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x734>
 8001ffe:	e032      	b.n	8002066 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	2b0c      	cmp	r3, #12
 8002004:	d02d      	beq.n	8002062 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002006:	4b1a      	ldr	r3, [pc, #104]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a19      	ldr	r2, [pc, #100]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 800200c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002010:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002012:	4b17      	ldr	r3, [pc, #92]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d105      	bne.n	800202a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800201e:	4b14      	ldr	r3, [pc, #80]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8002020:	68db      	ldr	r3, [r3, #12]
 8002022:	4a13      	ldr	r2, [pc, #76]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8002024:	f023 0303 	bic.w	r3, r3, #3
 8002028:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800202a:	4b11      	ldr	r3, [pc, #68]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 800202c:	68db      	ldr	r3, [r3, #12]
 800202e:	4a10      	ldr	r2, [pc, #64]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8002030:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002034:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002038:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800203a:	f7ff f8cf 	bl	80011dc <HAL_GetTick>
 800203e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002040:	e008      	b.n	8002054 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002042:	f7ff f8cb 	bl	80011dc <HAL_GetTick>
 8002046:	4602      	mov	r2, r0
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	2b02      	cmp	r3, #2
 800204e:	d901      	bls.n	8002054 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002050:	2303      	movs	r3, #3
 8002052:	e009      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002054:	4b06      	ldr	r3, [pc, #24]	; (8002070 <HAL_RCC_OscConfig+0x7c4>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d1f0      	bne.n	8002042 <HAL_RCC_OscConfig+0x796>
 8002060:	e001      	b.n	8002066 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e000      	b.n	8002068 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002066:	2300      	movs	r3, #0
}
 8002068:	4618      	mov	r0, r3
 800206a:	3720      	adds	r7, #32
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	40021000 	.word	0x40021000
 8002074:	f99d808c 	.word	0xf99d808c

08002078 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d101      	bne.n	800208c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	e0c8      	b.n	800221e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800208c:	4b66      	ldr	r3, [pc, #408]	; (8002228 <HAL_RCC_ClockConfig+0x1b0>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0307 	and.w	r3, r3, #7
 8002094:	683a      	ldr	r2, [r7, #0]
 8002096:	429a      	cmp	r2, r3
 8002098:	d910      	bls.n	80020bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800209a:	4b63      	ldr	r3, [pc, #396]	; (8002228 <HAL_RCC_ClockConfig+0x1b0>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f023 0207 	bic.w	r2, r3, #7
 80020a2:	4961      	ldr	r1, [pc, #388]	; (8002228 <HAL_RCC_ClockConfig+0x1b0>)
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	4313      	orrs	r3, r2
 80020a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020aa:	4b5f      	ldr	r3, [pc, #380]	; (8002228 <HAL_RCC_ClockConfig+0x1b0>)
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0307 	and.w	r3, r3, #7
 80020b2:	683a      	ldr	r2, [r7, #0]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d001      	beq.n	80020bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	e0b0      	b.n	800221e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0301 	and.w	r3, r3, #1
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d04c      	beq.n	8002162 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	2b03      	cmp	r3, #3
 80020ce:	d107      	bne.n	80020e0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020d0:	4b56      	ldr	r3, [pc, #344]	; (800222c <HAL_RCC_ClockConfig+0x1b4>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d121      	bne.n	8002120 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e09e      	b.n	800221e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	2b02      	cmp	r3, #2
 80020e6:	d107      	bne.n	80020f8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020e8:	4b50      	ldr	r3, [pc, #320]	; (800222c <HAL_RCC_ClockConfig+0x1b4>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d115      	bne.n	8002120 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e092      	b.n	800221e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d107      	bne.n	8002110 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002100:	4b4a      	ldr	r3, [pc, #296]	; (800222c <HAL_RCC_ClockConfig+0x1b4>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 0302 	and.w	r3, r3, #2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d109      	bne.n	8002120 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e086      	b.n	800221e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002110:	4b46      	ldr	r3, [pc, #280]	; (800222c <HAL_RCC_ClockConfig+0x1b4>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002118:	2b00      	cmp	r3, #0
 800211a:	d101      	bne.n	8002120 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	e07e      	b.n	800221e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002120:	4b42      	ldr	r3, [pc, #264]	; (800222c <HAL_RCC_ClockConfig+0x1b4>)
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	f023 0203 	bic.w	r2, r3, #3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	493f      	ldr	r1, [pc, #252]	; (800222c <HAL_RCC_ClockConfig+0x1b4>)
 800212e:	4313      	orrs	r3, r2
 8002130:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002132:	f7ff f853 	bl	80011dc <HAL_GetTick>
 8002136:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002138:	e00a      	b.n	8002150 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800213a:	f7ff f84f 	bl	80011dc <HAL_GetTick>
 800213e:	4602      	mov	r2, r0
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	f241 3288 	movw	r2, #5000	; 0x1388
 8002148:	4293      	cmp	r3, r2
 800214a:	d901      	bls.n	8002150 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800214c:	2303      	movs	r3, #3
 800214e:	e066      	b.n	800221e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002150:	4b36      	ldr	r3, [pc, #216]	; (800222c <HAL_RCC_ClockConfig+0x1b4>)
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	f003 020c 	and.w	r2, r3, #12
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	429a      	cmp	r2, r3
 8002160:	d1eb      	bne.n	800213a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0302 	and.w	r3, r3, #2
 800216a:	2b00      	cmp	r3, #0
 800216c:	d008      	beq.n	8002180 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800216e:	4b2f      	ldr	r3, [pc, #188]	; (800222c <HAL_RCC_ClockConfig+0x1b4>)
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	492c      	ldr	r1, [pc, #176]	; (800222c <HAL_RCC_ClockConfig+0x1b4>)
 800217c:	4313      	orrs	r3, r2
 800217e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002180:	4b29      	ldr	r3, [pc, #164]	; (8002228 <HAL_RCC_ClockConfig+0x1b0>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f003 0307 	and.w	r3, r3, #7
 8002188:	683a      	ldr	r2, [r7, #0]
 800218a:	429a      	cmp	r2, r3
 800218c:	d210      	bcs.n	80021b0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800218e:	4b26      	ldr	r3, [pc, #152]	; (8002228 <HAL_RCC_ClockConfig+0x1b0>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f023 0207 	bic.w	r2, r3, #7
 8002196:	4924      	ldr	r1, [pc, #144]	; (8002228 <HAL_RCC_ClockConfig+0x1b0>)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	4313      	orrs	r3, r2
 800219c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800219e:	4b22      	ldr	r3, [pc, #136]	; (8002228 <HAL_RCC_ClockConfig+0x1b0>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0307 	and.w	r3, r3, #7
 80021a6:	683a      	ldr	r2, [r7, #0]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d001      	beq.n	80021b0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e036      	b.n	800221e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0304 	and.w	r3, r3, #4
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d008      	beq.n	80021ce <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021bc:	4b1b      	ldr	r3, [pc, #108]	; (800222c <HAL_RCC_ClockConfig+0x1b4>)
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	4918      	ldr	r1, [pc, #96]	; (800222c <HAL_RCC_ClockConfig+0x1b4>)
 80021ca:	4313      	orrs	r3, r2
 80021cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0308 	and.w	r3, r3, #8
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d009      	beq.n	80021ee <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021da:	4b14      	ldr	r3, [pc, #80]	; (800222c <HAL_RCC_ClockConfig+0x1b4>)
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	691b      	ldr	r3, [r3, #16]
 80021e6:	00db      	lsls	r3, r3, #3
 80021e8:	4910      	ldr	r1, [pc, #64]	; (800222c <HAL_RCC_ClockConfig+0x1b4>)
 80021ea:	4313      	orrs	r3, r2
 80021ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021ee:	f000 f825 	bl	800223c <HAL_RCC_GetSysClockFreq>
 80021f2:	4602      	mov	r2, r0
 80021f4:	4b0d      	ldr	r3, [pc, #52]	; (800222c <HAL_RCC_ClockConfig+0x1b4>)
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	091b      	lsrs	r3, r3, #4
 80021fa:	f003 030f 	and.w	r3, r3, #15
 80021fe:	490c      	ldr	r1, [pc, #48]	; (8002230 <HAL_RCC_ClockConfig+0x1b8>)
 8002200:	5ccb      	ldrb	r3, [r1, r3]
 8002202:	f003 031f 	and.w	r3, r3, #31
 8002206:	fa22 f303 	lsr.w	r3, r2, r3
 800220a:	4a0a      	ldr	r2, [pc, #40]	; (8002234 <HAL_RCC_ClockConfig+0x1bc>)
 800220c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800220e:	4b0a      	ldr	r3, [pc, #40]	; (8002238 <HAL_RCC_ClockConfig+0x1c0>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4618      	mov	r0, r3
 8002214:	f7fe ff92 	bl	800113c <HAL_InitTick>
 8002218:	4603      	mov	r3, r0
 800221a:	72fb      	strb	r3, [r7, #11]

  return status;
 800221c:	7afb      	ldrb	r3, [r7, #11]
}
 800221e:	4618      	mov	r0, r3
 8002220:	3710      	adds	r7, #16
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40022000 	.word	0x40022000
 800222c:	40021000 	.word	0x40021000
 8002230:	08003894 	.word	0x08003894
 8002234:	20000070 	.word	0x20000070
 8002238:	20000074 	.word	0x20000074

0800223c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800223c:	b480      	push	{r7}
 800223e:	b089      	sub	sp, #36	; 0x24
 8002240:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002242:	2300      	movs	r3, #0
 8002244:	61fb      	str	r3, [r7, #28]
 8002246:	2300      	movs	r3, #0
 8002248:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800224a:	4b3e      	ldr	r3, [pc, #248]	; (8002344 <HAL_RCC_GetSysClockFreq+0x108>)
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	f003 030c 	and.w	r3, r3, #12
 8002252:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002254:	4b3b      	ldr	r3, [pc, #236]	; (8002344 <HAL_RCC_GetSysClockFreq+0x108>)
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	f003 0303 	and.w	r3, r3, #3
 800225c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d005      	beq.n	8002270 <HAL_RCC_GetSysClockFreq+0x34>
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	2b0c      	cmp	r3, #12
 8002268:	d121      	bne.n	80022ae <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2b01      	cmp	r3, #1
 800226e:	d11e      	bne.n	80022ae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002270:	4b34      	ldr	r3, [pc, #208]	; (8002344 <HAL_RCC_GetSysClockFreq+0x108>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 0308 	and.w	r3, r3, #8
 8002278:	2b00      	cmp	r3, #0
 800227a:	d107      	bne.n	800228c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800227c:	4b31      	ldr	r3, [pc, #196]	; (8002344 <HAL_RCC_GetSysClockFreq+0x108>)
 800227e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002282:	0a1b      	lsrs	r3, r3, #8
 8002284:	f003 030f 	and.w	r3, r3, #15
 8002288:	61fb      	str	r3, [r7, #28]
 800228a:	e005      	b.n	8002298 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800228c:	4b2d      	ldr	r3, [pc, #180]	; (8002344 <HAL_RCC_GetSysClockFreq+0x108>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	091b      	lsrs	r3, r3, #4
 8002292:	f003 030f 	and.w	r3, r3, #15
 8002296:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002298:	4a2b      	ldr	r2, [pc, #172]	; (8002348 <HAL_RCC_GetSysClockFreq+0x10c>)
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022a0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d10d      	bne.n	80022c4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80022a8:	69fb      	ldr	r3, [r7, #28]
 80022aa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022ac:	e00a      	b.n	80022c4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80022ae:	693b      	ldr	r3, [r7, #16]
 80022b0:	2b04      	cmp	r3, #4
 80022b2:	d102      	bne.n	80022ba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80022b4:	4b25      	ldr	r3, [pc, #148]	; (800234c <HAL_RCC_GetSysClockFreq+0x110>)
 80022b6:	61bb      	str	r3, [r7, #24]
 80022b8:	e004      	b.n	80022c4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	2b08      	cmp	r3, #8
 80022be:	d101      	bne.n	80022c4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80022c0:	4b23      	ldr	r3, [pc, #140]	; (8002350 <HAL_RCC_GetSysClockFreq+0x114>)
 80022c2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	2b0c      	cmp	r3, #12
 80022c8:	d134      	bne.n	8002334 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80022ca:	4b1e      	ldr	r3, [pc, #120]	; (8002344 <HAL_RCC_GetSysClockFreq+0x108>)
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	f003 0303 	and.w	r3, r3, #3
 80022d2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d003      	beq.n	80022e2 <HAL_RCC_GetSysClockFreq+0xa6>
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	2b03      	cmp	r3, #3
 80022de:	d003      	beq.n	80022e8 <HAL_RCC_GetSysClockFreq+0xac>
 80022e0:	e005      	b.n	80022ee <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80022e2:	4b1a      	ldr	r3, [pc, #104]	; (800234c <HAL_RCC_GetSysClockFreq+0x110>)
 80022e4:	617b      	str	r3, [r7, #20]
      break;
 80022e6:	e005      	b.n	80022f4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80022e8:	4b19      	ldr	r3, [pc, #100]	; (8002350 <HAL_RCC_GetSysClockFreq+0x114>)
 80022ea:	617b      	str	r3, [r7, #20]
      break;
 80022ec:	e002      	b.n	80022f4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	617b      	str	r3, [r7, #20]
      break;
 80022f2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80022f4:	4b13      	ldr	r3, [pc, #76]	; (8002344 <HAL_RCC_GetSysClockFreq+0x108>)
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	091b      	lsrs	r3, r3, #4
 80022fa:	f003 0307 	and.w	r3, r3, #7
 80022fe:	3301      	adds	r3, #1
 8002300:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002302:	4b10      	ldr	r3, [pc, #64]	; (8002344 <HAL_RCC_GetSysClockFreq+0x108>)
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	0a1b      	lsrs	r3, r3, #8
 8002308:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800230c:	697a      	ldr	r2, [r7, #20]
 800230e:	fb02 f203 	mul.w	r2, r2, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	fbb2 f3f3 	udiv	r3, r2, r3
 8002318:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800231a:	4b0a      	ldr	r3, [pc, #40]	; (8002344 <HAL_RCC_GetSysClockFreq+0x108>)
 800231c:	68db      	ldr	r3, [r3, #12]
 800231e:	0e5b      	lsrs	r3, r3, #25
 8002320:	f003 0303 	and.w	r3, r3, #3
 8002324:	3301      	adds	r3, #1
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800232a:	697a      	ldr	r2, [r7, #20]
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002332:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002334:	69bb      	ldr	r3, [r7, #24]
}
 8002336:	4618      	mov	r0, r3
 8002338:	3724      	adds	r7, #36	; 0x24
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	40021000 	.word	0x40021000
 8002348:	080038ac 	.word	0x080038ac
 800234c:	00f42400 	.word	0x00f42400
 8002350:	007a1200 	.word	0x007a1200

08002354 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002358:	4b03      	ldr	r3, [pc, #12]	; (8002368 <HAL_RCC_GetHCLKFreq+0x14>)
 800235a:	681b      	ldr	r3, [r3, #0]
}
 800235c:	4618      	mov	r0, r3
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop
 8002368:	20000070 	.word	0x20000070

0800236c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002370:	f7ff fff0 	bl	8002354 <HAL_RCC_GetHCLKFreq>
 8002374:	4602      	mov	r2, r0
 8002376:	4b06      	ldr	r3, [pc, #24]	; (8002390 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	0a1b      	lsrs	r3, r3, #8
 800237c:	f003 0307 	and.w	r3, r3, #7
 8002380:	4904      	ldr	r1, [pc, #16]	; (8002394 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002382:	5ccb      	ldrb	r3, [r1, r3]
 8002384:	f003 031f 	and.w	r3, r3, #31
 8002388:	fa22 f303 	lsr.w	r3, r2, r3
}
 800238c:	4618      	mov	r0, r3
 800238e:	bd80      	pop	{r7, pc}
 8002390:	40021000 	.word	0x40021000
 8002394:	080038a4 	.word	0x080038a4

08002398 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800239c:	f7ff ffda 	bl	8002354 <HAL_RCC_GetHCLKFreq>
 80023a0:	4602      	mov	r2, r0
 80023a2:	4b06      	ldr	r3, [pc, #24]	; (80023bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	0adb      	lsrs	r3, r3, #11
 80023a8:	f003 0307 	and.w	r3, r3, #7
 80023ac:	4904      	ldr	r1, [pc, #16]	; (80023c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80023ae:	5ccb      	ldrb	r3, [r1, r3]
 80023b0:	f003 031f 	and.w	r3, r3, #31
 80023b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	40021000 	.word	0x40021000
 80023c0:	080038a4 	.word	0x080038a4

080023c4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b086      	sub	sp, #24
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80023cc:	2300      	movs	r3, #0
 80023ce:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80023d0:	4b2a      	ldr	r3, [pc, #168]	; (800247c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d003      	beq.n	80023e4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80023dc:	f7ff fa02 	bl	80017e4 <HAL_PWREx_GetVoltageRange>
 80023e0:	6178      	str	r0, [r7, #20]
 80023e2:	e014      	b.n	800240e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80023e4:	4b25      	ldr	r3, [pc, #148]	; (800247c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023e8:	4a24      	ldr	r2, [pc, #144]	; (800247c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023ee:	6593      	str	r3, [r2, #88]	; 0x58
 80023f0:	4b22      	ldr	r3, [pc, #136]	; (800247c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80023f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023f8:	60fb      	str	r3, [r7, #12]
 80023fa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80023fc:	f7ff f9f2 	bl	80017e4 <HAL_PWREx_GetVoltageRange>
 8002400:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002402:	4b1e      	ldr	r3, [pc, #120]	; (800247c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002406:	4a1d      	ldr	r2, [pc, #116]	; (800247c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002408:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800240c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002414:	d10b      	bne.n	800242e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2b80      	cmp	r3, #128	; 0x80
 800241a:	d919      	bls.n	8002450 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2ba0      	cmp	r3, #160	; 0xa0
 8002420:	d902      	bls.n	8002428 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002422:	2302      	movs	r3, #2
 8002424:	613b      	str	r3, [r7, #16]
 8002426:	e013      	b.n	8002450 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002428:	2301      	movs	r3, #1
 800242a:	613b      	str	r3, [r7, #16]
 800242c:	e010      	b.n	8002450 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2b80      	cmp	r3, #128	; 0x80
 8002432:	d902      	bls.n	800243a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002434:	2303      	movs	r3, #3
 8002436:	613b      	str	r3, [r7, #16]
 8002438:	e00a      	b.n	8002450 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2b80      	cmp	r3, #128	; 0x80
 800243e:	d102      	bne.n	8002446 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002440:	2302      	movs	r3, #2
 8002442:	613b      	str	r3, [r7, #16]
 8002444:	e004      	b.n	8002450 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2b70      	cmp	r3, #112	; 0x70
 800244a:	d101      	bne.n	8002450 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800244c:	2301      	movs	r3, #1
 800244e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002450:	4b0b      	ldr	r3, [pc, #44]	; (8002480 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f023 0207 	bic.w	r2, r3, #7
 8002458:	4909      	ldr	r1, [pc, #36]	; (8002480 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	4313      	orrs	r3, r2
 800245e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002460:	4b07      	ldr	r3, [pc, #28]	; (8002480 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0307 	and.w	r3, r3, #7
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	429a      	cmp	r2, r3
 800246c:	d001      	beq.n	8002472 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e000      	b.n	8002474 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002472:	2300      	movs	r3, #0
}
 8002474:	4618      	mov	r0, r3
 8002476:	3718      	adds	r7, #24
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	40021000 	.word	0x40021000
 8002480:	40022000 	.word	0x40022000

08002484 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800248c:	2300      	movs	r3, #0
 800248e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002490:	2300      	movs	r3, #0
 8002492:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800249c:	2b00      	cmp	r3, #0
 800249e:	d041      	beq.n	8002524 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80024a4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80024a8:	d02a      	beq.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80024aa:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80024ae:	d824      	bhi.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x76>
 80024b0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80024b4:	d008      	beq.n	80024c8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80024b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80024ba:	d81e      	bhi.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x76>
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d00a      	beq.n	80024d6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80024c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024c4:	d010      	beq.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80024c6:	e018      	b.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80024c8:	4b86      	ldr	r3, [pc, #536]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	4a85      	ldr	r2, [pc, #532]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80024ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024d2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80024d4:	e015      	b.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	3304      	adds	r3, #4
 80024da:	2100      	movs	r1, #0
 80024dc:	4618      	mov	r0, r3
 80024de:	f000 fabb 	bl	8002a58 <RCCEx_PLLSAI1_Config>
 80024e2:	4603      	mov	r3, r0
 80024e4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80024e6:	e00c      	b.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	3320      	adds	r3, #32
 80024ec:	2100      	movs	r1, #0
 80024ee:	4618      	mov	r0, r3
 80024f0:	f000 fba6 	bl	8002c40 <RCCEx_PLLSAI2_Config>
 80024f4:	4603      	mov	r3, r0
 80024f6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80024f8:	e003      	b.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	74fb      	strb	r3, [r7, #19]
      break;
 80024fe:	e000      	b.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002500:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002502:	7cfb      	ldrb	r3, [r7, #19]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d10b      	bne.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002508:	4b76      	ldr	r3, [pc, #472]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800250a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800250e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002516:	4973      	ldr	r1, [pc, #460]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002518:	4313      	orrs	r3, r2
 800251a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800251e:	e001      	b.n	8002524 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002520:	7cfb      	ldrb	r3, [r7, #19]
 8002522:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d041      	beq.n	80025b4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002534:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002538:	d02a      	beq.n	8002590 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800253a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800253e:	d824      	bhi.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002540:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002544:	d008      	beq.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002546:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800254a:	d81e      	bhi.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800254c:	2b00      	cmp	r3, #0
 800254e:	d00a      	beq.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002550:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002554:	d010      	beq.n	8002578 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002556:	e018      	b.n	800258a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002558:	4b62      	ldr	r3, [pc, #392]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	4a61      	ldr	r2, [pc, #388]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800255e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002562:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002564:	e015      	b.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	3304      	adds	r3, #4
 800256a:	2100      	movs	r1, #0
 800256c:	4618      	mov	r0, r3
 800256e:	f000 fa73 	bl	8002a58 <RCCEx_PLLSAI1_Config>
 8002572:	4603      	mov	r3, r0
 8002574:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002576:	e00c      	b.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	3320      	adds	r3, #32
 800257c:	2100      	movs	r1, #0
 800257e:	4618      	mov	r0, r3
 8002580:	f000 fb5e 	bl	8002c40 <RCCEx_PLLSAI2_Config>
 8002584:	4603      	mov	r3, r0
 8002586:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002588:	e003      	b.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	74fb      	strb	r3, [r7, #19]
      break;
 800258e:	e000      	b.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002590:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002592:	7cfb      	ldrb	r3, [r7, #19]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d10b      	bne.n	80025b0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002598:	4b52      	ldr	r3, [pc, #328]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800259a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800259e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025a6:	494f      	ldr	r1, [pc, #316]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80025ae:	e001      	b.n	80025b4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025b0:	7cfb      	ldrb	r3, [r7, #19]
 80025b2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	f000 80a0 	beq.w	8002702 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025c2:	2300      	movs	r3, #0
 80025c4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80025c6:	4b47      	ldr	r3, [pc, #284]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d101      	bne.n	80025d6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80025d2:	2301      	movs	r3, #1
 80025d4:	e000      	b.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80025d6:	2300      	movs	r3, #0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d00d      	beq.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025dc:	4b41      	ldr	r3, [pc, #260]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025e0:	4a40      	ldr	r2, [pc, #256]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025e6:	6593      	str	r3, [r2, #88]	; 0x58
 80025e8:	4b3e      	ldr	r3, [pc, #248]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80025ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025f0:	60bb      	str	r3, [r7, #8]
 80025f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025f4:	2301      	movs	r3, #1
 80025f6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80025f8:	4b3b      	ldr	r3, [pc, #236]	; (80026e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a3a      	ldr	r2, [pc, #232]	; (80026e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80025fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002602:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002604:	f7fe fdea 	bl	80011dc <HAL_GetTick>
 8002608:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800260a:	e009      	b.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800260c:	f7fe fde6 	bl	80011dc <HAL_GetTick>
 8002610:	4602      	mov	r2, r0
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	2b02      	cmp	r3, #2
 8002618:	d902      	bls.n	8002620 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	74fb      	strb	r3, [r7, #19]
        break;
 800261e:	e005      	b.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002620:	4b31      	ldr	r3, [pc, #196]	; (80026e8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002628:	2b00      	cmp	r3, #0
 800262a:	d0ef      	beq.n	800260c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800262c:	7cfb      	ldrb	r3, [r7, #19]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d15c      	bne.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002632:	4b2c      	ldr	r3, [pc, #176]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002634:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002638:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800263c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d01f      	beq.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800264a:	697a      	ldr	r2, [r7, #20]
 800264c:	429a      	cmp	r2, r3
 800264e:	d019      	beq.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002650:	4b24      	ldr	r3, [pc, #144]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002656:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800265a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800265c:	4b21      	ldr	r3, [pc, #132]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800265e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002662:	4a20      	ldr	r2, [pc, #128]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002664:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002668:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800266c:	4b1d      	ldr	r3, [pc, #116]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800266e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002672:	4a1c      	ldr	r2, [pc, #112]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002674:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002678:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800267c:	4a19      	ldr	r2, [pc, #100]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	f003 0301 	and.w	r3, r3, #1
 800268a:	2b00      	cmp	r3, #0
 800268c:	d016      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268e:	f7fe fda5 	bl	80011dc <HAL_GetTick>
 8002692:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002694:	e00b      	b.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002696:	f7fe fda1 	bl	80011dc <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d902      	bls.n	80026ae <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80026a8:	2303      	movs	r3, #3
 80026aa:	74fb      	strb	r3, [r7, #19]
            break;
 80026ac:	e006      	b.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026ae:	4b0d      	ldr	r3, [pc, #52]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026b4:	f003 0302 	and.w	r3, r3, #2
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d0ec      	beq.n	8002696 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80026bc:	7cfb      	ldrb	r3, [r7, #19]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d10c      	bne.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026c2:	4b08      	ldr	r3, [pc, #32]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026d2:	4904      	ldr	r1, [pc, #16]	; (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80026d4:	4313      	orrs	r3, r2
 80026d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80026da:	e009      	b.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80026dc:	7cfb      	ldrb	r3, [r7, #19]
 80026de:	74bb      	strb	r3, [r7, #18]
 80026e0:	e006      	b.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80026e2:	bf00      	nop
 80026e4:	40021000 	.word	0x40021000
 80026e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026ec:	7cfb      	ldrb	r3, [r7, #19]
 80026ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80026f0:	7c7b      	ldrb	r3, [r7, #17]
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	d105      	bne.n	8002702 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026f6:	4b9e      	ldr	r3, [pc, #632]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026fa:	4a9d      	ldr	r2, [pc, #628]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80026fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002700:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0301 	and.w	r3, r3, #1
 800270a:	2b00      	cmp	r3, #0
 800270c:	d00a      	beq.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800270e:	4b98      	ldr	r3, [pc, #608]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002710:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002714:	f023 0203 	bic.w	r2, r3, #3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800271c:	4994      	ldr	r1, [pc, #592]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800271e:	4313      	orrs	r3, r2
 8002720:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0302 	and.w	r3, r3, #2
 800272c:	2b00      	cmp	r3, #0
 800272e:	d00a      	beq.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002730:	4b8f      	ldr	r3, [pc, #572]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002732:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002736:	f023 020c 	bic.w	r2, r3, #12
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800273e:	498c      	ldr	r1, [pc, #560]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002740:	4313      	orrs	r3, r2
 8002742:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 0304 	and.w	r3, r3, #4
 800274e:	2b00      	cmp	r3, #0
 8002750:	d00a      	beq.n	8002768 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002752:	4b87      	ldr	r3, [pc, #540]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002754:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002758:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002760:	4983      	ldr	r1, [pc, #524]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002762:	4313      	orrs	r3, r2
 8002764:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 0308 	and.w	r3, r3, #8
 8002770:	2b00      	cmp	r3, #0
 8002772:	d00a      	beq.n	800278a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002774:	4b7e      	ldr	r3, [pc, #504]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002776:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800277a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002782:	497b      	ldr	r1, [pc, #492]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002784:	4313      	orrs	r3, r2
 8002786:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0310 	and.w	r3, r3, #16
 8002792:	2b00      	cmp	r3, #0
 8002794:	d00a      	beq.n	80027ac <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002796:	4b76      	ldr	r3, [pc, #472]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002798:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800279c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027a4:	4972      	ldr	r1, [pc, #456]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027a6:	4313      	orrs	r3, r2
 80027a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0320 	and.w	r3, r3, #32
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d00a      	beq.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80027b8:	4b6d      	ldr	r3, [pc, #436]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027be:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027c6:	496a      	ldr	r1, [pc, #424]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027c8:	4313      	orrs	r3, r2
 80027ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d00a      	beq.n	80027f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80027da:	4b65      	ldr	r3, [pc, #404]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e8:	4961      	ldr	r1, [pc, #388]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027ea:	4313      	orrs	r3, r2
 80027ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d00a      	beq.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80027fc:	4b5c      	ldr	r3, [pc, #368]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80027fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002802:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800280a:	4959      	ldr	r1, [pc, #356]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800280c:	4313      	orrs	r3, r2
 800280e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800281a:	2b00      	cmp	r3, #0
 800281c:	d00a      	beq.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800281e:	4b54      	ldr	r3, [pc, #336]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002820:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002824:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800282c:	4950      	ldr	r1, [pc, #320]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800282e:	4313      	orrs	r3, r2
 8002830:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800283c:	2b00      	cmp	r3, #0
 800283e:	d00a      	beq.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002840:	4b4b      	ldr	r3, [pc, #300]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002846:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800284e:	4948      	ldr	r1, [pc, #288]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002850:	4313      	orrs	r3, r2
 8002852:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800285e:	2b00      	cmp	r3, #0
 8002860:	d00a      	beq.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002862:	4b43      	ldr	r3, [pc, #268]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002864:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002868:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002870:	493f      	ldr	r1, [pc, #252]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002872:	4313      	orrs	r3, r2
 8002874:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002880:	2b00      	cmp	r3, #0
 8002882:	d028      	beq.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002884:	4b3a      	ldr	r3, [pc, #232]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002886:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800288a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002892:	4937      	ldr	r1, [pc, #220]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002894:	4313      	orrs	r3, r2
 8002896:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800289e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80028a2:	d106      	bne.n	80028b2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028a4:	4b32      	ldr	r3, [pc, #200]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	4a31      	ldr	r2, [pc, #196]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028ae:	60d3      	str	r3, [r2, #12]
 80028b0:	e011      	b.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80028ba:	d10c      	bne.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	3304      	adds	r3, #4
 80028c0:	2101      	movs	r1, #1
 80028c2:	4618      	mov	r0, r3
 80028c4:	f000 f8c8 	bl	8002a58 <RCCEx_PLLSAI1_Config>
 80028c8:	4603      	mov	r3, r0
 80028ca:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80028cc:	7cfb      	ldrb	r3, [r7, #19]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80028d2:	7cfb      	ldrb	r3, [r7, #19]
 80028d4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d028      	beq.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80028e2:	4b23      	ldr	r3, [pc, #140]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028e8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028f0:	491f      	ldr	r1, [pc, #124]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002900:	d106      	bne.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002902:	4b1b      	ldr	r3, [pc, #108]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002904:	68db      	ldr	r3, [r3, #12]
 8002906:	4a1a      	ldr	r2, [pc, #104]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002908:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800290c:	60d3      	str	r3, [r2, #12]
 800290e:	e011      	b.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002914:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002918:	d10c      	bne.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	3304      	adds	r3, #4
 800291e:	2101      	movs	r1, #1
 8002920:	4618      	mov	r0, r3
 8002922:	f000 f899 	bl	8002a58 <RCCEx_PLLSAI1_Config>
 8002926:	4603      	mov	r3, r0
 8002928:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800292a:	7cfb      	ldrb	r3, [r7, #19]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d001      	beq.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002930:	7cfb      	ldrb	r3, [r7, #19]
 8002932:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d02b      	beq.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002940:	4b0b      	ldr	r3, [pc, #44]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002942:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002946:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800294e:	4908      	ldr	r1, [pc, #32]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002950:	4313      	orrs	r3, r2
 8002952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800295a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800295e:	d109      	bne.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002960:	4b03      	ldr	r3, [pc, #12]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	4a02      	ldr	r2, [pc, #8]	; (8002970 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002966:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800296a:	60d3      	str	r3, [r2, #12]
 800296c:	e014      	b.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800296e:	bf00      	nop
 8002970:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002978:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800297c:	d10c      	bne.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	3304      	adds	r3, #4
 8002982:	2101      	movs	r1, #1
 8002984:	4618      	mov	r0, r3
 8002986:	f000 f867 	bl	8002a58 <RCCEx_PLLSAI1_Config>
 800298a:	4603      	mov	r3, r0
 800298c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800298e:	7cfb      	ldrb	r3, [r7, #19]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d001      	beq.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002994:	7cfb      	ldrb	r3, [r7, #19]
 8002996:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d02f      	beq.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80029a4:	4b2b      	ldr	r3, [pc, #172]	; (8002a54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029aa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029b2:	4928      	ldr	r1, [pc, #160]	; (8002a54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80029b4:	4313      	orrs	r3, r2
 80029b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80029c2:	d10d      	bne.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	3304      	adds	r3, #4
 80029c8:	2102      	movs	r1, #2
 80029ca:	4618      	mov	r0, r3
 80029cc:	f000 f844 	bl	8002a58 <RCCEx_PLLSAI1_Config>
 80029d0:	4603      	mov	r3, r0
 80029d2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80029d4:	7cfb      	ldrb	r3, [r7, #19]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d014      	beq.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80029da:	7cfb      	ldrb	r3, [r7, #19]
 80029dc:	74bb      	strb	r3, [r7, #18]
 80029de:	e011      	b.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80029e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80029e8:	d10c      	bne.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	3320      	adds	r3, #32
 80029ee:	2102      	movs	r1, #2
 80029f0:	4618      	mov	r0, r3
 80029f2:	f000 f925 	bl	8002c40 <RCCEx_PLLSAI2_Config>
 80029f6:	4603      	mov	r3, r0
 80029f8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80029fa:	7cfb      	ldrb	r3, [r7, #19]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d001      	beq.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002a00:	7cfb      	ldrb	r3, [r7, #19]
 8002a02:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d00a      	beq.n	8002a26 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002a10:	4b10      	ldr	r3, [pc, #64]	; (8002a54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a16:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002a1e:	490d      	ldr	r1, [pc, #52]	; (8002a54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d00b      	beq.n	8002a4a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002a32:	4b08      	ldr	r3, [pc, #32]	; (8002a54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a38:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002a42:	4904      	ldr	r1, [pc, #16]	; (8002a54 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002a44:	4313      	orrs	r3, r2
 8002a46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002a4a:	7cbb      	ldrb	r3, [r7, #18]
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3718      	adds	r7, #24
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	40021000 	.word	0x40021000

08002a58 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002a62:	2300      	movs	r3, #0
 8002a64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002a66:	4b75      	ldr	r3, [pc, #468]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	f003 0303 	and.w	r3, r3, #3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d018      	beq.n	8002aa4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002a72:	4b72      	ldr	r3, [pc, #456]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	f003 0203 	and.w	r2, r3, #3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	d10d      	bne.n	8002a9e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
       ||
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d009      	beq.n	8002a9e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002a8a:	4b6c      	ldr	r3, [pc, #432]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	091b      	lsrs	r3, r3, #4
 8002a90:	f003 0307 	and.w	r3, r3, #7
 8002a94:	1c5a      	adds	r2, r3, #1
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	685b      	ldr	r3, [r3, #4]
       ||
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d047      	beq.n	8002b2e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	73fb      	strb	r3, [r7, #15]
 8002aa2:	e044      	b.n	8002b2e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2b03      	cmp	r3, #3
 8002aaa:	d018      	beq.n	8002ade <RCCEx_PLLSAI1_Config+0x86>
 8002aac:	2b03      	cmp	r3, #3
 8002aae:	d825      	bhi.n	8002afc <RCCEx_PLLSAI1_Config+0xa4>
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d002      	beq.n	8002aba <RCCEx_PLLSAI1_Config+0x62>
 8002ab4:	2b02      	cmp	r3, #2
 8002ab6:	d009      	beq.n	8002acc <RCCEx_PLLSAI1_Config+0x74>
 8002ab8:	e020      	b.n	8002afc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002aba:	4b60      	ldr	r3, [pc, #384]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f003 0302 	and.w	r3, r3, #2
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d11d      	bne.n	8002b02 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002aca:	e01a      	b.n	8002b02 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002acc:	4b5b      	ldr	r3, [pc, #364]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d116      	bne.n	8002b06 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002adc:	e013      	b.n	8002b06 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002ade:	4b57      	ldr	r3, [pc, #348]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d10f      	bne.n	8002b0a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002aea:	4b54      	ldr	r3, [pc, #336]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d109      	bne.n	8002b0a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002afa:	e006      	b.n	8002b0a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	73fb      	strb	r3, [r7, #15]
      break;
 8002b00:	e004      	b.n	8002b0c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002b02:	bf00      	nop
 8002b04:	e002      	b.n	8002b0c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002b06:	bf00      	nop
 8002b08:	e000      	b.n	8002b0c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002b0a:	bf00      	nop
    }

    if(status == HAL_OK)
 8002b0c:	7bfb      	ldrb	r3, [r7, #15]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d10d      	bne.n	8002b2e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002b12:	4b4a      	ldr	r3, [pc, #296]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6819      	ldr	r1, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	3b01      	subs	r3, #1
 8002b24:	011b      	lsls	r3, r3, #4
 8002b26:	430b      	orrs	r3, r1
 8002b28:	4944      	ldr	r1, [pc, #272]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002b2e:	7bfb      	ldrb	r3, [r7, #15]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d17d      	bne.n	8002c30 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002b34:	4b41      	ldr	r3, [pc, #260]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a40      	ldr	r2, [pc, #256]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b3a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002b3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b40:	f7fe fb4c 	bl	80011dc <HAL_GetTick>
 8002b44:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002b46:	e009      	b.n	8002b5c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b48:	f7fe fb48 	bl	80011dc <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d902      	bls.n	8002b5c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
 8002b58:	73fb      	strb	r3, [r7, #15]
        break;
 8002b5a:	e005      	b.n	8002b68 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002b5c:	4b37      	ldr	r3, [pc, #220]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d1ef      	bne.n	8002b48 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002b68:	7bfb      	ldrb	r3, [r7, #15]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d160      	bne.n	8002c30 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d111      	bne.n	8002b98 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b74:	4b31      	ldr	r3, [pc, #196]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b76:	691b      	ldr	r3, [r3, #16]
 8002b78:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002b7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	6892      	ldr	r2, [r2, #8]
 8002b84:	0211      	lsls	r1, r2, #8
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	68d2      	ldr	r2, [r2, #12]
 8002b8a:	0912      	lsrs	r2, r2, #4
 8002b8c:	0452      	lsls	r2, r2, #17
 8002b8e:	430a      	orrs	r2, r1
 8002b90:	492a      	ldr	r1, [pc, #168]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	610b      	str	r3, [r1, #16]
 8002b96:	e027      	b.n	8002be8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d112      	bne.n	8002bc4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b9e:	4b27      	ldr	r3, [pc, #156]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002ba0:	691b      	ldr	r3, [r3, #16]
 8002ba2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002ba6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	6892      	ldr	r2, [r2, #8]
 8002bae:	0211      	lsls	r1, r2, #8
 8002bb0:	687a      	ldr	r2, [r7, #4]
 8002bb2:	6912      	ldr	r2, [r2, #16]
 8002bb4:	0852      	lsrs	r2, r2, #1
 8002bb6:	3a01      	subs	r2, #1
 8002bb8:	0552      	lsls	r2, r2, #21
 8002bba:	430a      	orrs	r2, r1
 8002bbc:	491f      	ldr	r1, [pc, #124]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	610b      	str	r3, [r1, #16]
 8002bc2:	e011      	b.n	8002be8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002bc4:	4b1d      	ldr	r3, [pc, #116]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bc6:	691b      	ldr	r3, [r3, #16]
 8002bc8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002bcc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	6892      	ldr	r2, [r2, #8]
 8002bd4:	0211      	lsls	r1, r2, #8
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	6952      	ldr	r2, [r2, #20]
 8002bda:	0852      	lsrs	r2, r2, #1
 8002bdc:	3a01      	subs	r2, #1
 8002bde:	0652      	lsls	r2, r2, #25
 8002be0:	430a      	orrs	r2, r1
 8002be2:	4916      	ldr	r1, [pc, #88]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002be4:	4313      	orrs	r3, r2
 8002be6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002be8:	4b14      	ldr	r3, [pc, #80]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a13      	ldr	r2, [pc, #76]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002bee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002bf2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf4:	f7fe faf2 	bl	80011dc <HAL_GetTick>
 8002bf8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002bfa:	e009      	b.n	8002c10 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002bfc:	f7fe faee 	bl	80011dc <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d902      	bls.n	8002c10 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	73fb      	strb	r3, [r7, #15]
          break;
 8002c0e:	e005      	b.n	8002c1c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002c10:	4b0a      	ldr	r3, [pc, #40]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d0ef      	beq.n	8002bfc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002c1c:	7bfb      	ldrb	r3, [r7, #15]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d106      	bne.n	8002c30 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002c22:	4b06      	ldr	r3, [pc, #24]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c24:	691a      	ldr	r2, [r3, #16]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	4904      	ldr	r1, [pc, #16]	; (8002c3c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3710      	adds	r7, #16
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	40021000 	.word	0x40021000

08002c40 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002c4e:	4b6a      	ldr	r3, [pc, #424]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	f003 0303 	and.w	r3, r3, #3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d018      	beq.n	8002c8c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002c5a:	4b67      	ldr	r3, [pc, #412]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c5c:	68db      	ldr	r3, [r3, #12]
 8002c5e:	f003 0203 	and.w	r2, r3, #3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d10d      	bne.n	8002c86 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
       ||
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d009      	beq.n	8002c86 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002c72:	4b61      	ldr	r3, [pc, #388]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	091b      	lsrs	r3, r3, #4
 8002c78:	f003 0307 	and.w	r3, r3, #7
 8002c7c:	1c5a      	adds	r2, r3, #1
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685b      	ldr	r3, [r3, #4]
       ||
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d047      	beq.n	8002d16 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	73fb      	strb	r3, [r7, #15]
 8002c8a:	e044      	b.n	8002d16 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2b03      	cmp	r3, #3
 8002c92:	d018      	beq.n	8002cc6 <RCCEx_PLLSAI2_Config+0x86>
 8002c94:	2b03      	cmp	r3, #3
 8002c96:	d825      	bhi.n	8002ce4 <RCCEx_PLLSAI2_Config+0xa4>
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d002      	beq.n	8002ca2 <RCCEx_PLLSAI2_Config+0x62>
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d009      	beq.n	8002cb4 <RCCEx_PLLSAI2_Config+0x74>
 8002ca0:	e020      	b.n	8002ce4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002ca2:	4b55      	ldr	r3, [pc, #340]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d11d      	bne.n	8002cea <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cb2:	e01a      	b.n	8002cea <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002cb4:	4b50      	ldr	r3, [pc, #320]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d116      	bne.n	8002cee <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cc4:	e013      	b.n	8002cee <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002cc6:	4b4c      	ldr	r3, [pc, #304]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d10f      	bne.n	8002cf2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002cd2:	4b49      	ldr	r3, [pc, #292]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d109      	bne.n	8002cf2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002ce2:	e006      	b.n	8002cf2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ce8:	e004      	b.n	8002cf4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002cea:	bf00      	nop
 8002cec:	e002      	b.n	8002cf4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002cee:	bf00      	nop
 8002cf0:	e000      	b.n	8002cf4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002cf2:	bf00      	nop
    }

    if(status == HAL_OK)
 8002cf4:	7bfb      	ldrb	r3, [r7, #15]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d10d      	bne.n	8002d16 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002cfa:	4b3f      	ldr	r3, [pc, #252]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002cfc:	68db      	ldr	r3, [r3, #12]
 8002cfe:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6819      	ldr	r1, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	011b      	lsls	r3, r3, #4
 8002d0e:	430b      	orrs	r3, r1
 8002d10:	4939      	ldr	r1, [pc, #228]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d12:	4313      	orrs	r3, r2
 8002d14:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002d16:	7bfb      	ldrb	r3, [r7, #15]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d167      	bne.n	8002dec <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002d1c:	4b36      	ldr	r3, [pc, #216]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a35      	ldr	r2, [pc, #212]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d28:	f7fe fa58 	bl	80011dc <HAL_GetTick>
 8002d2c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002d2e:	e009      	b.n	8002d44 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002d30:	f7fe fa54 	bl	80011dc <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d902      	bls.n	8002d44 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	73fb      	strb	r3, [r7, #15]
        break;
 8002d42:	e005      	b.n	8002d50 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002d44:	4b2c      	ldr	r3, [pc, #176]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d1ef      	bne.n	8002d30 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002d50:	7bfb      	ldrb	r3, [r7, #15]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d14a      	bne.n	8002dec <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d111      	bne.n	8002d80 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002d5c:	4b26      	ldr	r3, [pc, #152]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d5e:	695b      	ldr	r3, [r3, #20]
 8002d60:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002d64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	6892      	ldr	r2, [r2, #8]
 8002d6c:	0211      	lsls	r1, r2, #8
 8002d6e:	687a      	ldr	r2, [r7, #4]
 8002d70:	68d2      	ldr	r2, [r2, #12]
 8002d72:	0912      	lsrs	r2, r2, #4
 8002d74:	0452      	lsls	r2, r2, #17
 8002d76:	430a      	orrs	r2, r1
 8002d78:	491f      	ldr	r1, [pc, #124]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	614b      	str	r3, [r1, #20]
 8002d7e:	e011      	b.n	8002da4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002d80:	4b1d      	ldr	r3, [pc, #116]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002d82:	695b      	ldr	r3, [r3, #20]
 8002d84:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002d88:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002d8c:	687a      	ldr	r2, [r7, #4]
 8002d8e:	6892      	ldr	r2, [r2, #8]
 8002d90:	0211      	lsls	r1, r2, #8
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	6912      	ldr	r2, [r2, #16]
 8002d96:	0852      	lsrs	r2, r2, #1
 8002d98:	3a01      	subs	r2, #1
 8002d9a:	0652      	lsls	r2, r2, #25
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	4916      	ldr	r1, [pc, #88]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002da0:	4313      	orrs	r3, r2
 8002da2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002da4:	4b14      	ldr	r3, [pc, #80]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a13      	ldr	r2, [pc, #76]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002daa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002db0:	f7fe fa14 	bl	80011dc <HAL_GetTick>
 8002db4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002db6:	e009      	b.n	8002dcc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002db8:	f7fe fa10 	bl	80011dc <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d902      	bls.n	8002dcc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	73fb      	strb	r3, [r7, #15]
          break;
 8002dca:	e005      	b.n	8002dd8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002dcc:	4b0a      	ldr	r3, [pc, #40]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d0ef      	beq.n	8002db8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002dd8:	7bfb      	ldrb	r3, [r7, #15]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d106      	bne.n	8002dec <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002dde:	4b06      	ldr	r3, [pc, #24]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002de0:	695a      	ldr	r2, [r3, #20]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	695b      	ldr	r3, [r3, #20]
 8002de6:	4904      	ldr	r1, [pc, #16]	; (8002df8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002dec:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3710      	adds	r7, #16
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	40021000 	.word	0x40021000

08002dfc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d101      	bne.n	8002e0e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e040      	b.n	8002e90 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d106      	bne.n	8002e24 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f7fe f80a 	bl	8000e38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2224      	movs	r2, #36	; 0x24
 8002e28:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f022 0201 	bic.w	r2, r2, #1
 8002e38:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f000 f82c 	bl	8002e98 <UART_SetConfig>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d101      	bne.n	8002e4a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e022      	b.n	8002e90 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d002      	beq.n	8002e58 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f000 faaa 	bl	80033ac <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	685a      	ldr	r2, [r3, #4]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002e66:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	689a      	ldr	r2, [r3, #8]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002e76:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f042 0201 	orr.w	r2, r2, #1
 8002e86:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f000 fb31 	bl	80034f0 <UART_CheckIdleState>
 8002e8e:	4603      	mov	r3, r0
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3708      	adds	r7, #8
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e98:	b5b0      	push	{r4, r5, r7, lr}
 8002e9a:	b088      	sub	sp, #32
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	689a      	ldr	r2, [r3, #8]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	691b      	ldr	r3, [r3, #16]
 8002eac:	431a      	orrs	r2, r3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	431a      	orrs	r2, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	69db      	ldr	r3, [r3, #28]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	4bad      	ldr	r3, [pc, #692]	; (8003178 <UART_SetConfig+0x2e0>)
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	6812      	ldr	r2, [r2, #0]
 8002eca:	69f9      	ldr	r1, [r7, #28]
 8002ecc:	430b      	orrs	r3, r1
 8002ece:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	68da      	ldr	r2, [r3, #12]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	699b      	ldr	r3, [r3, #24]
 8002eea:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4aa2      	ldr	r2, [pc, #648]	; (800317c <UART_SetConfig+0x2e4>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d004      	beq.n	8002f00 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a1b      	ldr	r3, [r3, #32]
 8002efa:	69fa      	ldr	r2, [r7, #28]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	69fa      	ldr	r2, [r7, #28]
 8002f10:	430a      	orrs	r2, r1
 8002f12:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a99      	ldr	r2, [pc, #612]	; (8003180 <UART_SetConfig+0x2e8>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d121      	bne.n	8002f62 <UART_SetConfig+0xca>
 8002f1e:	4b99      	ldr	r3, [pc, #612]	; (8003184 <UART_SetConfig+0x2ec>)
 8002f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f24:	f003 0303 	and.w	r3, r3, #3
 8002f28:	2b03      	cmp	r3, #3
 8002f2a:	d817      	bhi.n	8002f5c <UART_SetConfig+0xc4>
 8002f2c:	a201      	add	r2, pc, #4	; (adr r2, 8002f34 <UART_SetConfig+0x9c>)
 8002f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f32:	bf00      	nop
 8002f34:	08002f45 	.word	0x08002f45
 8002f38:	08002f51 	.word	0x08002f51
 8002f3c:	08002f4b 	.word	0x08002f4b
 8002f40:	08002f57 	.word	0x08002f57
 8002f44:	2301      	movs	r3, #1
 8002f46:	76fb      	strb	r3, [r7, #27]
 8002f48:	e0e7      	b.n	800311a <UART_SetConfig+0x282>
 8002f4a:	2302      	movs	r3, #2
 8002f4c:	76fb      	strb	r3, [r7, #27]
 8002f4e:	e0e4      	b.n	800311a <UART_SetConfig+0x282>
 8002f50:	2304      	movs	r3, #4
 8002f52:	76fb      	strb	r3, [r7, #27]
 8002f54:	e0e1      	b.n	800311a <UART_SetConfig+0x282>
 8002f56:	2308      	movs	r3, #8
 8002f58:	76fb      	strb	r3, [r7, #27]
 8002f5a:	e0de      	b.n	800311a <UART_SetConfig+0x282>
 8002f5c:	2310      	movs	r3, #16
 8002f5e:	76fb      	strb	r3, [r7, #27]
 8002f60:	e0db      	b.n	800311a <UART_SetConfig+0x282>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a88      	ldr	r2, [pc, #544]	; (8003188 <UART_SetConfig+0x2f0>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d132      	bne.n	8002fd2 <UART_SetConfig+0x13a>
 8002f6c:	4b85      	ldr	r3, [pc, #532]	; (8003184 <UART_SetConfig+0x2ec>)
 8002f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f72:	f003 030c 	and.w	r3, r3, #12
 8002f76:	2b0c      	cmp	r3, #12
 8002f78:	d828      	bhi.n	8002fcc <UART_SetConfig+0x134>
 8002f7a:	a201      	add	r2, pc, #4	; (adr r2, 8002f80 <UART_SetConfig+0xe8>)
 8002f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f80:	08002fb5 	.word	0x08002fb5
 8002f84:	08002fcd 	.word	0x08002fcd
 8002f88:	08002fcd 	.word	0x08002fcd
 8002f8c:	08002fcd 	.word	0x08002fcd
 8002f90:	08002fc1 	.word	0x08002fc1
 8002f94:	08002fcd 	.word	0x08002fcd
 8002f98:	08002fcd 	.word	0x08002fcd
 8002f9c:	08002fcd 	.word	0x08002fcd
 8002fa0:	08002fbb 	.word	0x08002fbb
 8002fa4:	08002fcd 	.word	0x08002fcd
 8002fa8:	08002fcd 	.word	0x08002fcd
 8002fac:	08002fcd 	.word	0x08002fcd
 8002fb0:	08002fc7 	.word	0x08002fc7
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	76fb      	strb	r3, [r7, #27]
 8002fb8:	e0af      	b.n	800311a <UART_SetConfig+0x282>
 8002fba:	2302      	movs	r3, #2
 8002fbc:	76fb      	strb	r3, [r7, #27]
 8002fbe:	e0ac      	b.n	800311a <UART_SetConfig+0x282>
 8002fc0:	2304      	movs	r3, #4
 8002fc2:	76fb      	strb	r3, [r7, #27]
 8002fc4:	e0a9      	b.n	800311a <UART_SetConfig+0x282>
 8002fc6:	2308      	movs	r3, #8
 8002fc8:	76fb      	strb	r3, [r7, #27]
 8002fca:	e0a6      	b.n	800311a <UART_SetConfig+0x282>
 8002fcc:	2310      	movs	r3, #16
 8002fce:	76fb      	strb	r3, [r7, #27]
 8002fd0:	e0a3      	b.n	800311a <UART_SetConfig+0x282>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a6d      	ldr	r2, [pc, #436]	; (800318c <UART_SetConfig+0x2f4>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d120      	bne.n	800301e <UART_SetConfig+0x186>
 8002fdc:	4b69      	ldr	r3, [pc, #420]	; (8003184 <UART_SetConfig+0x2ec>)
 8002fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fe2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002fe6:	2b30      	cmp	r3, #48	; 0x30
 8002fe8:	d013      	beq.n	8003012 <UART_SetConfig+0x17a>
 8002fea:	2b30      	cmp	r3, #48	; 0x30
 8002fec:	d814      	bhi.n	8003018 <UART_SetConfig+0x180>
 8002fee:	2b20      	cmp	r3, #32
 8002ff0:	d009      	beq.n	8003006 <UART_SetConfig+0x16e>
 8002ff2:	2b20      	cmp	r3, #32
 8002ff4:	d810      	bhi.n	8003018 <UART_SetConfig+0x180>
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d002      	beq.n	8003000 <UART_SetConfig+0x168>
 8002ffa:	2b10      	cmp	r3, #16
 8002ffc:	d006      	beq.n	800300c <UART_SetConfig+0x174>
 8002ffe:	e00b      	b.n	8003018 <UART_SetConfig+0x180>
 8003000:	2300      	movs	r3, #0
 8003002:	76fb      	strb	r3, [r7, #27]
 8003004:	e089      	b.n	800311a <UART_SetConfig+0x282>
 8003006:	2302      	movs	r3, #2
 8003008:	76fb      	strb	r3, [r7, #27]
 800300a:	e086      	b.n	800311a <UART_SetConfig+0x282>
 800300c:	2304      	movs	r3, #4
 800300e:	76fb      	strb	r3, [r7, #27]
 8003010:	e083      	b.n	800311a <UART_SetConfig+0x282>
 8003012:	2308      	movs	r3, #8
 8003014:	76fb      	strb	r3, [r7, #27]
 8003016:	e080      	b.n	800311a <UART_SetConfig+0x282>
 8003018:	2310      	movs	r3, #16
 800301a:	76fb      	strb	r3, [r7, #27]
 800301c:	e07d      	b.n	800311a <UART_SetConfig+0x282>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a5b      	ldr	r2, [pc, #364]	; (8003190 <UART_SetConfig+0x2f8>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d120      	bne.n	800306a <UART_SetConfig+0x1d2>
 8003028:	4b56      	ldr	r3, [pc, #344]	; (8003184 <UART_SetConfig+0x2ec>)
 800302a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800302e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003032:	2bc0      	cmp	r3, #192	; 0xc0
 8003034:	d013      	beq.n	800305e <UART_SetConfig+0x1c6>
 8003036:	2bc0      	cmp	r3, #192	; 0xc0
 8003038:	d814      	bhi.n	8003064 <UART_SetConfig+0x1cc>
 800303a:	2b80      	cmp	r3, #128	; 0x80
 800303c:	d009      	beq.n	8003052 <UART_SetConfig+0x1ba>
 800303e:	2b80      	cmp	r3, #128	; 0x80
 8003040:	d810      	bhi.n	8003064 <UART_SetConfig+0x1cc>
 8003042:	2b00      	cmp	r3, #0
 8003044:	d002      	beq.n	800304c <UART_SetConfig+0x1b4>
 8003046:	2b40      	cmp	r3, #64	; 0x40
 8003048:	d006      	beq.n	8003058 <UART_SetConfig+0x1c0>
 800304a:	e00b      	b.n	8003064 <UART_SetConfig+0x1cc>
 800304c:	2300      	movs	r3, #0
 800304e:	76fb      	strb	r3, [r7, #27]
 8003050:	e063      	b.n	800311a <UART_SetConfig+0x282>
 8003052:	2302      	movs	r3, #2
 8003054:	76fb      	strb	r3, [r7, #27]
 8003056:	e060      	b.n	800311a <UART_SetConfig+0x282>
 8003058:	2304      	movs	r3, #4
 800305a:	76fb      	strb	r3, [r7, #27]
 800305c:	e05d      	b.n	800311a <UART_SetConfig+0x282>
 800305e:	2308      	movs	r3, #8
 8003060:	76fb      	strb	r3, [r7, #27]
 8003062:	e05a      	b.n	800311a <UART_SetConfig+0x282>
 8003064:	2310      	movs	r3, #16
 8003066:	76fb      	strb	r3, [r7, #27]
 8003068:	e057      	b.n	800311a <UART_SetConfig+0x282>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a49      	ldr	r2, [pc, #292]	; (8003194 <UART_SetConfig+0x2fc>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d125      	bne.n	80030c0 <UART_SetConfig+0x228>
 8003074:	4b43      	ldr	r3, [pc, #268]	; (8003184 <UART_SetConfig+0x2ec>)
 8003076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800307a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800307e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003082:	d017      	beq.n	80030b4 <UART_SetConfig+0x21c>
 8003084:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003088:	d817      	bhi.n	80030ba <UART_SetConfig+0x222>
 800308a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800308e:	d00b      	beq.n	80030a8 <UART_SetConfig+0x210>
 8003090:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003094:	d811      	bhi.n	80030ba <UART_SetConfig+0x222>
 8003096:	2b00      	cmp	r3, #0
 8003098:	d003      	beq.n	80030a2 <UART_SetConfig+0x20a>
 800309a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800309e:	d006      	beq.n	80030ae <UART_SetConfig+0x216>
 80030a0:	e00b      	b.n	80030ba <UART_SetConfig+0x222>
 80030a2:	2300      	movs	r3, #0
 80030a4:	76fb      	strb	r3, [r7, #27]
 80030a6:	e038      	b.n	800311a <UART_SetConfig+0x282>
 80030a8:	2302      	movs	r3, #2
 80030aa:	76fb      	strb	r3, [r7, #27]
 80030ac:	e035      	b.n	800311a <UART_SetConfig+0x282>
 80030ae:	2304      	movs	r3, #4
 80030b0:	76fb      	strb	r3, [r7, #27]
 80030b2:	e032      	b.n	800311a <UART_SetConfig+0x282>
 80030b4:	2308      	movs	r3, #8
 80030b6:	76fb      	strb	r3, [r7, #27]
 80030b8:	e02f      	b.n	800311a <UART_SetConfig+0x282>
 80030ba:	2310      	movs	r3, #16
 80030bc:	76fb      	strb	r3, [r7, #27]
 80030be:	e02c      	b.n	800311a <UART_SetConfig+0x282>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a2d      	ldr	r2, [pc, #180]	; (800317c <UART_SetConfig+0x2e4>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d125      	bne.n	8003116 <UART_SetConfig+0x27e>
 80030ca:	4b2e      	ldr	r3, [pc, #184]	; (8003184 <UART_SetConfig+0x2ec>)
 80030cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030d0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80030d4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80030d8:	d017      	beq.n	800310a <UART_SetConfig+0x272>
 80030da:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80030de:	d817      	bhi.n	8003110 <UART_SetConfig+0x278>
 80030e0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030e4:	d00b      	beq.n	80030fe <UART_SetConfig+0x266>
 80030e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030ea:	d811      	bhi.n	8003110 <UART_SetConfig+0x278>
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d003      	beq.n	80030f8 <UART_SetConfig+0x260>
 80030f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030f4:	d006      	beq.n	8003104 <UART_SetConfig+0x26c>
 80030f6:	e00b      	b.n	8003110 <UART_SetConfig+0x278>
 80030f8:	2300      	movs	r3, #0
 80030fa:	76fb      	strb	r3, [r7, #27]
 80030fc:	e00d      	b.n	800311a <UART_SetConfig+0x282>
 80030fe:	2302      	movs	r3, #2
 8003100:	76fb      	strb	r3, [r7, #27]
 8003102:	e00a      	b.n	800311a <UART_SetConfig+0x282>
 8003104:	2304      	movs	r3, #4
 8003106:	76fb      	strb	r3, [r7, #27]
 8003108:	e007      	b.n	800311a <UART_SetConfig+0x282>
 800310a:	2308      	movs	r3, #8
 800310c:	76fb      	strb	r3, [r7, #27]
 800310e:	e004      	b.n	800311a <UART_SetConfig+0x282>
 8003110:	2310      	movs	r3, #16
 8003112:	76fb      	strb	r3, [r7, #27]
 8003114:	e001      	b.n	800311a <UART_SetConfig+0x282>
 8003116:	2310      	movs	r3, #16
 8003118:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a17      	ldr	r2, [pc, #92]	; (800317c <UART_SetConfig+0x2e4>)
 8003120:	4293      	cmp	r3, r2
 8003122:	f040 8087 	bne.w	8003234 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003126:	7efb      	ldrb	r3, [r7, #27]
 8003128:	2b08      	cmp	r3, #8
 800312a:	d837      	bhi.n	800319c <UART_SetConfig+0x304>
 800312c:	a201      	add	r2, pc, #4	; (adr r2, 8003134 <UART_SetConfig+0x29c>)
 800312e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003132:	bf00      	nop
 8003134:	08003159 	.word	0x08003159
 8003138:	0800319d 	.word	0x0800319d
 800313c:	08003161 	.word	0x08003161
 8003140:	0800319d 	.word	0x0800319d
 8003144:	08003167 	.word	0x08003167
 8003148:	0800319d 	.word	0x0800319d
 800314c:	0800319d 	.word	0x0800319d
 8003150:	0800319d 	.word	0x0800319d
 8003154:	0800316f 	.word	0x0800316f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003158:	f7ff f908 	bl	800236c <HAL_RCC_GetPCLK1Freq>
 800315c:	6178      	str	r0, [r7, #20]
        break;
 800315e:	e022      	b.n	80031a6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003160:	4b0d      	ldr	r3, [pc, #52]	; (8003198 <UART_SetConfig+0x300>)
 8003162:	617b      	str	r3, [r7, #20]
        break;
 8003164:	e01f      	b.n	80031a6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003166:	f7ff f869 	bl	800223c <HAL_RCC_GetSysClockFreq>
 800316a:	6178      	str	r0, [r7, #20]
        break;
 800316c:	e01b      	b.n	80031a6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800316e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003172:	617b      	str	r3, [r7, #20]
        break;
 8003174:	e017      	b.n	80031a6 <UART_SetConfig+0x30e>
 8003176:	bf00      	nop
 8003178:	efff69f3 	.word	0xefff69f3
 800317c:	40008000 	.word	0x40008000
 8003180:	40013800 	.word	0x40013800
 8003184:	40021000 	.word	0x40021000
 8003188:	40004400 	.word	0x40004400
 800318c:	40004800 	.word	0x40004800
 8003190:	40004c00 	.word	0x40004c00
 8003194:	40005000 	.word	0x40005000
 8003198:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800319c:	2300      	movs	r3, #0
 800319e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	76bb      	strb	r3, [r7, #26]
        break;
 80031a4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	f000 80f1 	beq.w	8003390 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685a      	ldr	r2, [r3, #4]
 80031b2:	4613      	mov	r3, r2
 80031b4:	005b      	lsls	r3, r3, #1
 80031b6:	4413      	add	r3, r2
 80031b8:	697a      	ldr	r2, [r7, #20]
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d305      	bcc.n	80031ca <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80031c4:	697a      	ldr	r2, [r7, #20]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d902      	bls.n	80031d0 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	76bb      	strb	r3, [r7, #26]
 80031ce:	e0df      	b.n	8003390 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	4618      	mov	r0, r3
 80031d4:	f04f 0100 	mov.w	r1, #0
 80031d8:	f04f 0200 	mov.w	r2, #0
 80031dc:	f04f 0300 	mov.w	r3, #0
 80031e0:	020b      	lsls	r3, r1, #8
 80031e2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80031e6:	0202      	lsls	r2, r0, #8
 80031e8:	6879      	ldr	r1, [r7, #4]
 80031ea:	6849      	ldr	r1, [r1, #4]
 80031ec:	0849      	lsrs	r1, r1, #1
 80031ee:	4608      	mov	r0, r1
 80031f0:	f04f 0100 	mov.w	r1, #0
 80031f4:	1814      	adds	r4, r2, r0
 80031f6:	eb43 0501 	adc.w	r5, r3, r1
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	461a      	mov	r2, r3
 8003200:	f04f 0300 	mov.w	r3, #0
 8003204:	4620      	mov	r0, r4
 8003206:	4629      	mov	r1, r5
 8003208:	f7fc ffe6 	bl	80001d8 <__aeabi_uldivmod>
 800320c:	4602      	mov	r2, r0
 800320e:	460b      	mov	r3, r1
 8003210:	4613      	mov	r3, r2
 8003212:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800321a:	d308      	bcc.n	800322e <UART_SetConfig+0x396>
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003222:	d204      	bcs.n	800322e <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	693a      	ldr	r2, [r7, #16]
 800322a:	60da      	str	r2, [r3, #12]
 800322c:	e0b0      	b.n	8003390 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	76bb      	strb	r3, [r7, #26]
 8003232:	e0ad      	b.n	8003390 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	69db      	ldr	r3, [r3, #28]
 8003238:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800323c:	d15c      	bne.n	80032f8 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800323e:	7efb      	ldrb	r3, [r7, #27]
 8003240:	2b08      	cmp	r3, #8
 8003242:	d828      	bhi.n	8003296 <UART_SetConfig+0x3fe>
 8003244:	a201      	add	r2, pc, #4	; (adr r2, 800324c <UART_SetConfig+0x3b4>)
 8003246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800324a:	bf00      	nop
 800324c:	08003271 	.word	0x08003271
 8003250:	08003279 	.word	0x08003279
 8003254:	08003281 	.word	0x08003281
 8003258:	08003297 	.word	0x08003297
 800325c:	08003287 	.word	0x08003287
 8003260:	08003297 	.word	0x08003297
 8003264:	08003297 	.word	0x08003297
 8003268:	08003297 	.word	0x08003297
 800326c:	0800328f 	.word	0x0800328f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003270:	f7ff f87c 	bl	800236c <HAL_RCC_GetPCLK1Freq>
 8003274:	6178      	str	r0, [r7, #20]
        break;
 8003276:	e013      	b.n	80032a0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003278:	f7ff f88e 	bl	8002398 <HAL_RCC_GetPCLK2Freq>
 800327c:	6178      	str	r0, [r7, #20]
        break;
 800327e:	e00f      	b.n	80032a0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003280:	4b49      	ldr	r3, [pc, #292]	; (80033a8 <UART_SetConfig+0x510>)
 8003282:	617b      	str	r3, [r7, #20]
        break;
 8003284:	e00c      	b.n	80032a0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003286:	f7fe ffd9 	bl	800223c <HAL_RCC_GetSysClockFreq>
 800328a:	6178      	str	r0, [r7, #20]
        break;
 800328c:	e008      	b.n	80032a0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800328e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003292:	617b      	str	r3, [r7, #20]
        break;
 8003294:	e004      	b.n	80032a0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003296:	2300      	movs	r3, #0
 8003298:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	76bb      	strb	r3, [r7, #26]
        break;
 800329e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d074      	beq.n	8003390 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	005a      	lsls	r2, r3, #1
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	085b      	lsrs	r3, r3, #1
 80032b0:	441a      	add	r2, r3
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ba:	b29b      	uxth	r3, r3
 80032bc:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	2b0f      	cmp	r3, #15
 80032c2:	d916      	bls.n	80032f2 <UART_SetConfig+0x45a>
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032ca:	d212      	bcs.n	80032f2 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	f023 030f 	bic.w	r3, r3, #15
 80032d4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80032d6:	693b      	ldr	r3, [r7, #16]
 80032d8:	085b      	lsrs	r3, r3, #1
 80032da:	b29b      	uxth	r3, r3
 80032dc:	f003 0307 	and.w	r3, r3, #7
 80032e0:	b29a      	uxth	r2, r3
 80032e2:	89fb      	ldrh	r3, [r7, #14]
 80032e4:	4313      	orrs	r3, r2
 80032e6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	89fa      	ldrh	r2, [r7, #14]
 80032ee:	60da      	str	r2, [r3, #12]
 80032f0:	e04e      	b.n	8003390 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	76bb      	strb	r3, [r7, #26]
 80032f6:	e04b      	b.n	8003390 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80032f8:	7efb      	ldrb	r3, [r7, #27]
 80032fa:	2b08      	cmp	r3, #8
 80032fc:	d827      	bhi.n	800334e <UART_SetConfig+0x4b6>
 80032fe:	a201      	add	r2, pc, #4	; (adr r2, 8003304 <UART_SetConfig+0x46c>)
 8003300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003304:	08003329 	.word	0x08003329
 8003308:	08003331 	.word	0x08003331
 800330c:	08003339 	.word	0x08003339
 8003310:	0800334f 	.word	0x0800334f
 8003314:	0800333f 	.word	0x0800333f
 8003318:	0800334f 	.word	0x0800334f
 800331c:	0800334f 	.word	0x0800334f
 8003320:	0800334f 	.word	0x0800334f
 8003324:	08003347 	.word	0x08003347
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003328:	f7ff f820 	bl	800236c <HAL_RCC_GetPCLK1Freq>
 800332c:	6178      	str	r0, [r7, #20]
        break;
 800332e:	e013      	b.n	8003358 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003330:	f7ff f832 	bl	8002398 <HAL_RCC_GetPCLK2Freq>
 8003334:	6178      	str	r0, [r7, #20]
        break;
 8003336:	e00f      	b.n	8003358 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003338:	4b1b      	ldr	r3, [pc, #108]	; (80033a8 <UART_SetConfig+0x510>)
 800333a:	617b      	str	r3, [r7, #20]
        break;
 800333c:	e00c      	b.n	8003358 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800333e:	f7fe ff7d 	bl	800223c <HAL_RCC_GetSysClockFreq>
 8003342:	6178      	str	r0, [r7, #20]
        break;
 8003344:	e008      	b.n	8003358 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003346:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800334a:	617b      	str	r3, [r7, #20]
        break;
 800334c:	e004      	b.n	8003358 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800334e:	2300      	movs	r3, #0
 8003350:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	76bb      	strb	r3, [r7, #26]
        break;
 8003356:	bf00      	nop
    }

    if (pclk != 0U)
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d018      	beq.n	8003390 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	085a      	lsrs	r2, r3, #1
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	441a      	add	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003370:	b29b      	uxth	r3, r3
 8003372:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	2b0f      	cmp	r3, #15
 8003378:	d908      	bls.n	800338c <UART_SetConfig+0x4f4>
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003380:	d204      	bcs.n	800338c <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	693a      	ldr	r2, [r7, #16]
 8003388:	60da      	str	r2, [r3, #12]
 800338a:	e001      	b.n	8003390 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2200      	movs	r2, #0
 8003394:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800339c:	7ebb      	ldrb	r3, [r7, #26]
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3720      	adds	r7, #32
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bdb0      	pop	{r4, r5, r7, pc}
 80033a6:	bf00      	nop
 80033a8:	00f42400 	.word	0x00f42400

080033ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b8:	f003 0301 	and.w	r3, r3, #1
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d00a      	beq.n	80033d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	430a      	orrs	r2, r1
 80033d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033da:	f003 0302 	and.w	r3, r3, #2
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d00a      	beq.n	80033f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	430a      	orrs	r2, r1
 80033f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fc:	f003 0304 	and.w	r3, r3, #4
 8003400:	2b00      	cmp	r3, #0
 8003402:	d00a      	beq.n	800341a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	430a      	orrs	r2, r1
 8003418:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341e:	f003 0308 	and.w	r3, r3, #8
 8003422:	2b00      	cmp	r3, #0
 8003424:	d00a      	beq.n	800343c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	430a      	orrs	r2, r1
 800343a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003440:	f003 0310 	and.w	r3, r3, #16
 8003444:	2b00      	cmp	r3, #0
 8003446:	d00a      	beq.n	800345e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	430a      	orrs	r2, r1
 800345c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003462:	f003 0320 	and.w	r3, r3, #32
 8003466:	2b00      	cmp	r3, #0
 8003468:	d00a      	beq.n	8003480 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	430a      	orrs	r2, r1
 800347e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003484:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003488:	2b00      	cmp	r3, #0
 800348a:	d01a      	beq.n	80034c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	430a      	orrs	r2, r1
 80034a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034aa:	d10a      	bne.n	80034c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	430a      	orrs	r2, r1
 80034c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00a      	beq.n	80034e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	430a      	orrs	r2, r1
 80034e2:	605a      	str	r2, [r3, #4]
  }
}
 80034e4:	bf00      	nop
 80034e6:	370c      	adds	r7, #12
 80034e8:	46bd      	mov	sp, r7
 80034ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ee:	4770      	bx	lr

080034f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b086      	sub	sp, #24
 80034f4:	af02      	add	r7, sp, #8
 80034f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003500:	f7fd fe6c 	bl	80011dc <HAL_GetTick>
 8003504:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0308 	and.w	r3, r3, #8
 8003510:	2b08      	cmp	r3, #8
 8003512:	d10e      	bne.n	8003532 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003514:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003518:	9300      	str	r3, [sp, #0]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	2200      	movs	r2, #0
 800351e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f000 f82d 	bl	8003582 <UART_WaitOnFlagUntilTimeout>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d001      	beq.n	8003532 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e023      	b.n	800357a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0304 	and.w	r3, r3, #4
 800353c:	2b04      	cmp	r3, #4
 800353e:	d10e      	bne.n	800355e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003540:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2200      	movs	r2, #0
 800354a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f000 f817 	bl	8003582 <UART_WaitOnFlagUntilTimeout>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800355a:	2303      	movs	r3, #3
 800355c:	e00d      	b.n	800357a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2220      	movs	r2, #32
 8003562:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2220      	movs	r2, #32
 8003568:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003578:	2300      	movs	r3, #0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3710      	adds	r7, #16
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}

08003582 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003582:	b580      	push	{r7, lr}
 8003584:	b084      	sub	sp, #16
 8003586:	af00      	add	r7, sp, #0
 8003588:	60f8      	str	r0, [r7, #12]
 800358a:	60b9      	str	r1, [r7, #8]
 800358c:	603b      	str	r3, [r7, #0]
 800358e:	4613      	mov	r3, r2
 8003590:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003592:	e05e      	b.n	8003652 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003594:	69bb      	ldr	r3, [r7, #24]
 8003596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800359a:	d05a      	beq.n	8003652 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800359c:	f7fd fe1e 	bl	80011dc <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	69ba      	ldr	r2, [r7, #24]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d302      	bcc.n	80035b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d11b      	bne.n	80035ea <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80035c0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	689a      	ldr	r2, [r3, #8]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f022 0201 	bic.w	r2, r2, #1
 80035d0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2220      	movs	r2, #32
 80035d6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2220      	movs	r2, #32
 80035dc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2200      	movs	r2, #0
 80035e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e043      	b.n	8003672 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0304 	and.w	r3, r3, #4
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d02c      	beq.n	8003652 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	69db      	ldr	r3, [r3, #28]
 80035fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003602:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003606:	d124      	bne.n	8003652 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003610:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003620:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f022 0201 	bic.w	r2, r2, #1
 8003630:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2220      	movs	r2, #32
 8003636:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2220      	movs	r2, #32
 800363c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2220      	movs	r2, #32
 8003642:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e00f      	b.n	8003672 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	69da      	ldr	r2, [r3, #28]
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	4013      	ands	r3, r2
 800365c:	68ba      	ldr	r2, [r7, #8]
 800365e:	429a      	cmp	r2, r3
 8003660:	bf0c      	ite	eq
 8003662:	2301      	moveq	r3, #1
 8003664:	2300      	movne	r3, #0
 8003666:	b2db      	uxtb	r3, r3
 8003668:	461a      	mov	r2, r3
 800366a:	79fb      	ldrb	r3, [r7, #7]
 800366c:	429a      	cmp	r2, r3
 800366e:	d091      	beq.n	8003594 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	3710      	adds	r7, #16
 8003676:	46bd      	mov	sp, r7
 8003678:	bd80      	pop	{r7, pc}
	...

0800367c <__libc_init_array>:
 800367c:	b570      	push	{r4, r5, r6, lr}
 800367e:	4d0d      	ldr	r5, [pc, #52]	; (80036b4 <__libc_init_array+0x38>)
 8003680:	4c0d      	ldr	r4, [pc, #52]	; (80036b8 <__libc_init_array+0x3c>)
 8003682:	1b64      	subs	r4, r4, r5
 8003684:	10a4      	asrs	r4, r4, #2
 8003686:	2600      	movs	r6, #0
 8003688:	42a6      	cmp	r6, r4
 800368a:	d109      	bne.n	80036a0 <__libc_init_array+0x24>
 800368c:	4d0b      	ldr	r5, [pc, #44]	; (80036bc <__libc_init_array+0x40>)
 800368e:	4c0c      	ldr	r4, [pc, #48]	; (80036c0 <__libc_init_array+0x44>)
 8003690:	f000 f820 	bl	80036d4 <_init>
 8003694:	1b64      	subs	r4, r4, r5
 8003696:	10a4      	asrs	r4, r4, #2
 8003698:	2600      	movs	r6, #0
 800369a:	42a6      	cmp	r6, r4
 800369c:	d105      	bne.n	80036aa <__libc_init_array+0x2e>
 800369e:	bd70      	pop	{r4, r5, r6, pc}
 80036a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80036a4:	4798      	blx	r3
 80036a6:	3601      	adds	r6, #1
 80036a8:	e7ee      	b.n	8003688 <__libc_init_array+0xc>
 80036aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80036ae:	4798      	blx	r3
 80036b0:	3601      	adds	r6, #1
 80036b2:	e7f2      	b.n	800369a <__libc_init_array+0x1e>
 80036b4:	080038e4 	.word	0x080038e4
 80036b8:	080038e4 	.word	0x080038e4
 80036bc:	080038e4 	.word	0x080038e4
 80036c0:	080038e8 	.word	0x080038e8

080036c4 <memset>:
 80036c4:	4402      	add	r2, r0
 80036c6:	4603      	mov	r3, r0
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d100      	bne.n	80036ce <memset+0xa>
 80036cc:	4770      	bx	lr
 80036ce:	f803 1b01 	strb.w	r1, [r3], #1
 80036d2:	e7f9      	b.n	80036c8 <memset+0x4>

080036d4 <_init>:
 80036d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036d6:	bf00      	nop
 80036d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036da:	bc08      	pop	{r3}
 80036dc:	469e      	mov	lr, r3
 80036de:	4770      	bx	lr

080036e0 <_fini>:
 80036e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036e2:	bf00      	nop
 80036e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036e6:	bc08      	pop	{r3}
 80036e8:	469e      	mov	lr, r3
 80036ea:	4770      	bx	lr
