Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Tue Oct 16 11:08:51 2018
| Host         : physics-ThinkPad-13-2nd-Gen running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sevbitone_timing_summary_routed.rpt -rpx sevbitone_timing_summary_routed.rpx
| Design       : sevbitone
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.103        0.000                      0                   31        0.262        0.000                      0                   31        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.103        0.000                      0                   31        0.262        0.000                      0                   31        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.103ns  (required time - arrival time)
  Source:                 count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 2.148ns (74.257%)  route 0.745ns (25.743%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  count_reg_reg[2]/Q
                         net (fo=1, routed)           0.745     6.355    count_reg_reg_n_0_[2]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.029 r  count_reg_reg[2]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.029    count_reg_reg[5]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  count_reg_reg[6]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.143    count_reg_reg[9]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  count_reg_reg[10]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.257    count_reg_reg[13]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  count_reg_reg[14]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.371    count_reg_reg[17]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.485 r  count_reg_reg[18]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.485    count_reg_reg[21]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.599 r  count_reg_reg[22]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.599    count_reg_reg[25]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.713 r  count_reg_reg[26]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.713    count_reg_reg[29]_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.047 r  count_reg_reg[30]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.047    count_reg_reg[30]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  count_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  count_reg_reg[30]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.062    15.150    count_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  7.103    

Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.782ns  (logic 2.037ns (73.230%)  route 0.745ns (26.770%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  count_reg_reg[2]/Q
                         net (fo=1, routed)           0.745     6.355    count_reg_reg_n_0_[2]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.029 r  count_reg_reg[2]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.029    count_reg_reg[5]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  count_reg_reg[6]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.143    count_reg_reg[9]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  count_reg_reg[10]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.257    count_reg_reg[13]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  count_reg_reg[14]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.371    count_reg_reg[17]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.485 r  count_reg_reg[18]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.485    count_reg_reg[21]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.599 r  count_reg_reg[22]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.599    count_reg_reg[25]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.713 r  count_reg_reg[26]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.713    count_reg_reg[29]_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.936 r  count_reg_reg[30]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.936    count_reg_reg[29]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  count_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  count_reg_reg[29]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.062    15.150    count_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.217ns  (required time - arrival time)
  Source:                 count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 2.034ns (73.201%)  route 0.745ns (26.799%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  count_reg_reg[2]/Q
                         net (fo=1, routed)           0.745     6.355    count_reg_reg_n_0_[2]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.029 r  count_reg_reg[2]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.029    count_reg_reg[5]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  count_reg_reg[6]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.143    count_reg_reg[9]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  count_reg_reg[10]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.257    count_reg_reg[13]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  count_reg_reg[14]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.371    count_reg_reg[17]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.485 r  count_reg_reg[18]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.485    count_reg_reg[21]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.599 r  count_reg_reg[22]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.599    count_reg_reg[25]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.933 r  count_reg_reg[26]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.933    count_reg_reg[26]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  count_reg_reg[26]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                  7.217    

Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 2.013ns (72.997%)  route 0.745ns (27.003%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  count_reg_reg[2]/Q
                         net (fo=1, routed)           0.745     6.355    count_reg_reg_n_0_[2]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.029 r  count_reg_reg[2]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.029    count_reg_reg[5]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  count_reg_reg[6]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.143    count_reg_reg[9]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  count_reg_reg[10]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.257    count_reg_reg[13]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  count_reg_reg[14]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.371    count_reg_reg[17]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.485 r  count_reg_reg[18]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.485    count_reg_reg[21]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.599 r  count_reg_reg[22]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.599    count_reg_reg[25]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.912 r  count_reg_reg[26]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.912    count_reg_reg[28]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  count_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  count_reg_reg[28]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    count_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  7.238    

Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 1.939ns (72.252%)  route 0.745ns (27.748%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  count_reg_reg[2]/Q
                         net (fo=1, routed)           0.745     6.355    count_reg_reg_n_0_[2]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.029 r  count_reg_reg[2]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.029    count_reg_reg[5]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  count_reg_reg[6]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.143    count_reg_reg[9]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  count_reg_reg[10]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.257    count_reg_reg[13]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  count_reg_reg[14]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.371    count_reg_reg[17]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.485 r  count_reg_reg[18]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.485    count_reg_reg[21]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.599 r  count_reg_reg[22]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.599    count_reg_reg[25]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.838 r  count_reg_reg[26]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.838    count_reg_reg[27]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  count_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  count_reg_reg[27]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    count_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.838    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 1.923ns (72.086%)  route 0.745ns (27.914%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  count_reg_reg[2]/Q
                         net (fo=1, routed)           0.745     6.355    count_reg_reg_n_0_[2]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.029 r  count_reg_reg[2]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.029    count_reg_reg[5]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  count_reg_reg[6]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.143    count_reg_reg[9]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  count_reg_reg[10]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.257    count_reg_reg[13]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  count_reg_reg[14]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.371    count_reg_reg[17]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.485 r  count_reg_reg[18]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.485    count_reg_reg[21]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.599 r  count_reg_reg[22]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.599    count_reg_reg[25]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.822 r  count_reg_reg[26]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.822    count_reg_reg[25]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  count_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  count_reg_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    count_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.822    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.332ns  (required time - arrival time)
  Source:                 count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 1.920ns (72.054%)  route 0.745ns (27.946%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  count_reg_reg[2]/Q
                         net (fo=1, routed)           0.745     6.355    count_reg_reg_n_0_[2]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.029 r  count_reg_reg[2]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.029    count_reg_reg[5]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  count_reg_reg[6]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.143    count_reg_reg[9]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  count_reg_reg[10]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.257    count_reg_reg[13]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  count_reg_reg[14]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.371    count_reg_reg[17]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.485 r  count_reg_reg[18]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.485    count_reg_reg[21]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.819 r  count_reg_reg[22]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.819    count_reg_reg[22]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  count_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  count_reg_reg[22]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.819    
  -------------------------------------------------------------------
                         slack                                  7.332    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 1.899ns (71.832%)  route 0.745ns (28.168%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  count_reg_reg[2]/Q
                         net (fo=1, routed)           0.745     6.355    count_reg_reg_n_0_[2]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.029 r  count_reg_reg[2]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.029    count_reg_reg[5]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  count_reg_reg[6]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.143    count_reg_reg[9]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  count_reg_reg[10]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.257    count_reg_reg[13]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  count_reg_reg[14]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.371    count_reg_reg[17]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.485 r  count_reg_reg[18]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.485    count_reg_reg[21]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.798 r  count_reg_reg[22]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.798    count_reg_reg[24]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  count_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  count_reg_reg[24]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    count_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 1.825ns (71.021%)  route 0.745ns (28.979%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  count_reg_reg[2]/Q
                         net (fo=1, routed)           0.745     6.355    count_reg_reg_n_0_[2]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.029 r  count_reg_reg[2]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.029    count_reg_reg[5]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  count_reg_reg[6]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.143    count_reg_reg[9]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  count_reg_reg[10]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.257    count_reg_reg[13]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  count_reg_reg[14]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.371    count_reg_reg[17]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.485 r  count_reg_reg[18]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.485    count_reg_reg[21]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.724 r  count_reg_reg[22]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.724    count_reg_reg[23]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  count_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  count_reg_reg[23]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    count_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 1.809ns (70.839%)  route 0.745ns (29.161%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  count_reg_reg[2]/Q
                         net (fo=1, routed)           0.745     6.355    count_reg_reg_n_0_[2]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.029 r  count_reg_reg[2]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.029    count_reg_reg[5]_i_2_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.143 r  count_reg_reg[6]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.143    count_reg_reg[9]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.257 r  count_reg_reg[10]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.257    count_reg_reg[13]_i_2_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.371 r  count_reg_reg[14]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.371    count_reg_reg[17]_i_2_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.485 r  count_reg_reg[18]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.485    count_reg_reg[21]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.708 r  count_reg_reg[22]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.708    count_reg_reg[21]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  count_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  count_reg_reg[21]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    15.151    count_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  7.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  count_reg_reg[0]/Q
                         net (fo=2, routed)           0.167     1.782    count_reg_reg_n_0_[0]
    SLICE_X1Y13          LUT1 (Prop_lut1_I0_O)        0.045     1.827 r  count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    count_reg[0]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  count_reg_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.091     1.565    count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  count_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  count_reg_reg[19]/Q
                         net (fo=1, routed)           0.121     1.735    count_reg_reg_n_0_[19]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  count_reg_reg[18]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.846    count_reg_reg[19]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  count_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  count_reg_reg[19]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    count_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  count_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg_reg[15]/Q
                         net (fo=1, routed)           0.121     1.736    count_reg_reg_n_0_[15]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  count_reg_reg[14]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.847    count_reg_reg[15]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  count_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  count_reg_reg[15]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg_reg[3]/Q
                         net (fo=1, routed)           0.121     1.737    count_reg_reg_n_0_[3]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  count_reg_reg[2]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.848    count_reg_reg[3]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  count_reg_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg_reg[7]/Q
                         net (fo=1, routed)           0.121     1.737    count_reg_reg_n_0_[7]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  count_reg_reg[6]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.848    count_reg_reg[7]_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  count_reg_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 count_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.251ns (65.343%)  route 0.133ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  count_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  count_reg_reg[30]/Q
                         net (fo=2, routed)           0.133     1.743    led_OBUF[11]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.853 r  count_reg_reg[30]_i_2_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.853    count_reg_reg[30]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  count_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  count_reg_reg[30]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    count_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 count_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  count_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  count_reg_reg[23]/Q
                         net (fo=2, routed)           0.134     1.746    led_OBUF[4]
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  count_reg_reg[22]_i_2_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.857    count_reg_reg[23]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  count_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  count_reg_reg[23]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    count_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  count_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg_reg[15]/Q
                         net (fo=1, routed)           0.121     1.736    count_reg_reg_n_0_[15]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.880 r  count_reg_reg[14]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.880    count_reg_reg[16]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  count_reg_reg[16]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  count_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  count_reg_reg[19]/Q
                         net (fo=1, routed)           0.121     1.735    count_reg_reg_n_0_[19]
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.879 r  count_reg_reg[18]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.879    count_reg_reg[20]_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  count_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  count_reg_reg[20]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    count_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg_reg[3]/Q
                         net (fo=1, routed)           0.121     1.737    count_reg_reg_n_0_[3]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.881 r  count_reg_reg[2]_i_2_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.881    count_reg_reg[4]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  count_reg_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    count_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    count_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    count_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    count_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    count_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    count_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    count_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    count_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    count_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    count_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    count_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    count_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    count_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    count_reg_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    count_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    count_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    count_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    count_reg_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    count_reg_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    count_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    count_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    count_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    count_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    count_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    count_reg_reg[15]/C



