Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Wed May 27 20:44:11 2015
| Host              : Dtysky running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file B:/Complex_Mind/FPGA-Imaging-Library/Master/Geometry/Pan/DocGen/timing_report.txt
| Design            : Pan
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 71 register/latch pins with no clock driven by root clock pin: clk (HIGH)

addr_sp_x_reg[0]/C
addr_sp_x_reg[1]/C
addr_sp_x_reg[2]/C
addr_sp_x_reg[3]/C
addr_sp_x_reg[4]/C
addr_sp_x_reg[5]/C
addr_sp_x_reg[6]/C
addr_sp_x_reg[7]/C
addr_sp_x_reg[8]/C
addr_sp_y_reg[0]/C
addr_sp_y_reg[1]/C
addr_sp_y_reg[2]/C
addr_sp_y_reg[3]/C
addr_sp_y_reg[4]/C
addr_sp_y_reg[5]/C
addr_sp_y_reg[6]/C
addr_sp_y_reg[7]/C
addr_sp_y_reg[8]/C
addr_sum_x_reg[0]/C
addr_sum_x_reg[1]/C
addr_sum_x_reg[2]/C
addr_sum_x_reg[3]/C
addr_sum_x_reg[4]/C
addr_sum_x_reg[5]/C
addr_sum_x_reg[6]/C
addr_sum_x_reg[7]/C
addr_sum_x_reg[8]/C
addr_sum_x_reg[9]/C
addr_sum_y_reg[0]/C
addr_sum_y_reg[1]/C
addr_sum_y_reg[2]/C
addr_sum_y_reg[3]/C
addr_sum_y_reg[4]/C
addr_sum_y_reg[5]/C
addr_sum_y_reg[6]/C
addr_sum_y_reg[7]/C
addr_sum_y_reg[8]/C
addr_sum_y_reg[9]/C
buffer[0].b_reg[0]/C
buffer[0].b_reg[1]/C
buffer[0].b_reg[2]/C
buffer[0].b_reg[3]/C
buffer[0].b_reg[4]/C
buffer[0].b_reg[5]/C
buffer[0].b_reg[6]/C
buffer[0].b_reg[7]/C
buffer[1].b_reg[0]/C
buffer[1].b_reg[1]/C
buffer[1].b_reg[2]/C
buffer[1].b_reg[3]/C
buffer[1].b_reg[4]/C
buffer[1].b_reg[5]/C
buffer[1].b_reg[6]/C
buffer[1].b_reg[7]/C
con_enable_reg[0]/C
con_enable_reg[1]/C
con_enable_reg[2]/C
in_range_b_reg/C
in_range_l_reg/C
in_range_r_reg/C
in_range_t_reg/C
tmp_sum_x_reg[5]/C
tmp_sum_x_reg[6]/C
tmp_sum_x_reg[7]/C
tmp_sum_x_reg[8]/C
tmp_sum_y_reg[3]/C
tmp_sum_y_reg[4]/C
tmp_sum_y_reg[5]/C
tmp_sum_y_reg[6]/C
tmp_sum_y_reg[7]/C
tmp_sum_y_reg[8]/C


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 126 pins that are not constrained for maximum delay. (HIGH)

addr_sp_x_reg[0]/CLR
addr_sp_x_reg[0]/D
addr_sp_x_reg[1]/CLR
addr_sp_x_reg[1]/D
addr_sp_x_reg[2]/CLR
addr_sp_x_reg[2]/D
addr_sp_x_reg[3]/CLR
addr_sp_x_reg[3]/D
addr_sp_x_reg[4]/CLR
addr_sp_x_reg[4]/D
addr_sp_x_reg[5]/CLR
addr_sp_x_reg[5]/D
addr_sp_x_reg[6]/CLR
addr_sp_x_reg[6]/D
addr_sp_x_reg[7]/CLR
addr_sp_x_reg[7]/D
addr_sp_x_reg[8]/CLR
addr_sp_x_reg[8]/D
addr_sp_y_reg[0]/CLR
addr_sp_y_reg[0]/D
addr_sp_y_reg[1]/CLR
addr_sp_y_reg[1]/D
addr_sp_y_reg[2]/CLR
addr_sp_y_reg[2]/D
addr_sp_y_reg[3]/CLR
addr_sp_y_reg[3]/D
addr_sp_y_reg[4]/CLR
addr_sp_y_reg[4]/D
addr_sp_y_reg[5]/CLR
addr_sp_y_reg[5]/D
addr_sp_y_reg[6]/CLR
addr_sp_y_reg[6]/D
addr_sp_y_reg[7]/CLR
addr_sp_y_reg[7]/D
addr_sp_y_reg[8]/CLR
addr_sp_y_reg[8]/D
addr_sum_x_reg[0]/CLR
addr_sum_x_reg[0]/D
addr_sum_x_reg[1]/CLR
addr_sum_x_reg[1]/D
addr_sum_x_reg[2]/CLR
addr_sum_x_reg[2]/D
addr_sum_x_reg[3]/CLR
addr_sum_x_reg[3]/D
addr_sum_x_reg[4]/CLR
addr_sum_x_reg[4]/D
addr_sum_x_reg[5]/CLR
addr_sum_x_reg[5]/D
addr_sum_x_reg[6]/CLR
addr_sum_x_reg[6]/D
addr_sum_x_reg[7]/CLR
addr_sum_x_reg[7]/D
addr_sum_x_reg[8]/CLR
addr_sum_x_reg[8]/D
addr_sum_x_reg[9]/CLR
addr_sum_x_reg[9]/D
addr_sum_y_reg[0]/CLR
addr_sum_y_reg[0]/D
addr_sum_y_reg[1]/CLR
addr_sum_y_reg[1]/D
addr_sum_y_reg[2]/CLR
addr_sum_y_reg[2]/D
addr_sum_y_reg[3]/CLR
addr_sum_y_reg[3]/D
addr_sum_y_reg[4]/CLR
addr_sum_y_reg[4]/D
addr_sum_y_reg[5]/CLR
addr_sum_y_reg[5]/D
addr_sum_y_reg[6]/CLR
addr_sum_y_reg[6]/D
addr_sum_y_reg[7]/CLR
addr_sum_y_reg[7]/D
addr_sum_y_reg[8]/CLR
addr_sum_y_reg[8]/D
addr_sum_y_reg[9]/CLR
addr_sum_y_reg[9]/D
buffer[0].b_reg[0]/D
buffer[0].b_reg[1]/D
buffer[0].b_reg[2]/D
buffer[0].b_reg[3]/D
buffer[0].b_reg[4]/D
buffer[0].b_reg[5]/D
buffer[0].b_reg[6]/D
buffer[0].b_reg[7]/D
buffer[1].b_reg[0]/D
buffer[1].b_reg[1]/D
buffer[1].b_reg[2]/D
buffer[1].b_reg[3]/D
buffer[1].b_reg[4]/D
buffer[1].b_reg[5]/D
buffer[1].b_reg[6]/D
buffer[1].b_reg[7]/D
con_enable_reg[0]/CLR
con_enable_reg[0]/D
con_enable_reg[1]/CLR
con_enable_reg[1]/D
con_enable_reg[2]/CLR
con_enable_reg[2]/D
in_range_b_reg/CLR
in_range_b_reg/D
in_range_l_reg/CLR
in_range_l_reg/D
in_range_r_reg/CLR
in_range_r_reg/D
in_range_t_reg/CLR
in_range_t_reg/D
tmp_sum_x_reg[5]/CLR
tmp_sum_x_reg[5]/D
tmp_sum_x_reg[6]/CLR
tmp_sum_x_reg[6]/D
tmp_sum_x_reg[7]/CLR
tmp_sum_x_reg[7]/D
tmp_sum_x_reg[8]/CLR
tmp_sum_x_reg[8]/D
tmp_sum_y_reg[3]/CLR
tmp_sum_y_reg[3]/D
tmp_sum_y_reg[4]/CLR
tmp_sum_y_reg[4]/D
tmp_sum_y_reg[5]/CLR
tmp_sum_y_reg[5]/D
tmp_sum_y_reg[6]/CLR
tmp_sum_y_reg[6]/D
tmp_sum_y_reg[7]/CLR
tmp_sum_y_reg[7]/D
tmp_sum_y_reg[8]/CLR
tmp_sum_y_reg[8]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 49 input ports with no input delay specified. (HIGH)

clk
in_count_x[0]
in_count_x[1]
in_count_x[2]
in_count_x[3]
in_count_x[4]
in_count_x[5]
in_count_x[6]
in_count_x[7]
in_count_x[8]
in_count_y[0]
in_count_y[1]
in_count_y[2]
in_count_y[3]
in_count_y[4]
in_count_y[5]
in_count_y[6]
in_count_y[7]
in_count_y[8]
in_data[0]
in_data[1]
in_data[2]
in_data[3]
in_data[4]
in_data[5]
in_data[6]
in_data[7]
in_enable
offset_x[0]
offset_x[1]
offset_x[2]
offset_x[3]
offset_x[4]
offset_x[5]
offset_x[6]
offset_x[7]
offset_x[8]
offset_x[9]
offset_y[0]
offset_y[1]
offset_y[2]
offset_y[3]
offset_y[4]
offset_y[5]
offset_y[6]
offset_y[7]
offset_y[8]
offset_y[9]
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

out_count_x[0]
out_count_x[1]
out_count_x[2]
out_count_x[3]
out_count_x[4]
out_count_x[5]
out_count_x[6]
out_count_x[7]
out_count_x[8]
out_count_y[0]
out_count_y[1]
out_count_y[2]
out_count_y[3]
out_count_y[4]
out_count_y[5]
out_count_y[6]
out_count_y[7]
out_count_y[8]
out_data[0]
out_data[1]
out_data[2]
out_data[3]
out_data[4]
out_data[5]
out_data[6]
out_data[7]
out_ready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  153          inf        0.000                      0                  153           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_count_x[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.153ns  (logic 0.915ns (29.020%)  route 2.238ns (70.980%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 f  con_enable_reg[2]/Q
                         net (fo=3, unplaced)         0.759     1.255    con_enable[2]
                                                                      f  out_ready_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     1.550 r  out_ready_INST_0/O
                         net (fo=18, unplaced)        0.506     2.056    out_ready
                                                                      r  out_count_x[5]_INST_0/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.180 r  out_count_x[5]_INST_0/O
                         net (fo=0)                   0.973     3.153    out_count_x[5]
                                                                      r  out_count_x[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_count_x[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.153ns  (logic 0.915ns (29.020%)  route 2.238ns (70.980%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 f  con_enable_reg[2]/Q
                         net (fo=3, unplaced)         0.759     1.255    con_enable[2]
                                                                      f  out_ready_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     1.550 r  out_ready_INST_0/O
                         net (fo=18, unplaced)        0.506     2.056    out_ready
                                                                      r  out_count_x[6]_INST_0/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.180 r  out_count_x[6]_INST_0/O
                         net (fo=0)                   0.973     3.153    out_count_x[6]
                                                                      r  out_count_x[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_count_x[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.153ns  (logic 0.915ns (29.020%)  route 2.238ns (70.980%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 f  con_enable_reg[2]/Q
                         net (fo=3, unplaced)         0.759     1.255    con_enable[2]
                                                                      f  out_ready_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     1.550 r  out_ready_INST_0/O
                         net (fo=18, unplaced)        0.506     2.056    out_ready
                                                                      r  out_count_x[7]_INST_0/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.180 r  out_count_x[7]_INST_0/O
                         net (fo=0)                   0.973     3.153    out_count_x[7]
                                                                      r  out_count_x[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_count_x[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.153ns  (logic 0.915ns (29.020%)  route 2.238ns (70.980%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 f  con_enable_reg[2]/Q
                         net (fo=3, unplaced)         0.759     1.255    con_enable[2]
                                                                      f  out_ready_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     1.550 r  out_ready_INST_0/O
                         net (fo=18, unplaced)        0.506     2.056    out_ready
                                                                      r  out_count_x[8]_INST_0/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.180 r  out_count_x[8]_INST_0/O
                         net (fo=0)                   0.973     3.153    out_count_x[8]
                                                                      r  out_count_x[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_count_y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.153ns  (logic 0.915ns (29.020%)  route 2.238ns (70.980%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 f  con_enable_reg[2]/Q
                         net (fo=3, unplaced)         0.759     1.255    con_enable[2]
                                                                      f  out_ready_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     1.550 r  out_ready_INST_0/O
                         net (fo=18, unplaced)        0.506     2.056    out_ready
                                                                      r  out_count_y[3]_INST_0/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.180 r  out_count_y[3]_INST_0/O
                         net (fo=0)                   0.973     3.153    out_count_y[3]
                                                                      r  out_count_y[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_count_y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.153ns  (logic 0.915ns (29.020%)  route 2.238ns (70.980%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 f  con_enable_reg[2]/Q
                         net (fo=3, unplaced)         0.759     1.255    con_enable[2]
                                                                      f  out_ready_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     1.550 r  out_ready_INST_0/O
                         net (fo=18, unplaced)        0.506     2.056    out_ready
                                                                      r  out_count_y[4]_INST_0/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.180 r  out_count_y[4]_INST_0/O
                         net (fo=0)                   0.973     3.153    out_count_y[4]
                                                                      r  out_count_y[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_count_y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.153ns  (logic 0.915ns (29.020%)  route 2.238ns (70.980%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 f  con_enable_reg[2]/Q
                         net (fo=3, unplaced)         0.759     1.255    con_enable[2]
                                                                      f  out_ready_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     1.550 r  out_ready_INST_0/O
                         net (fo=18, unplaced)        0.506     2.056    out_ready
                                                                      r  out_count_y[5]_INST_0/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.180 r  out_count_y[5]_INST_0/O
                         net (fo=0)                   0.973     3.153    out_count_y[5]
                                                                      r  out_count_y[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_count_y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.153ns  (logic 0.915ns (29.020%)  route 2.238ns (70.980%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 f  con_enable_reg[2]/Q
                         net (fo=3, unplaced)         0.759     1.255    con_enable[2]
                                                                      f  out_ready_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     1.550 r  out_ready_INST_0/O
                         net (fo=18, unplaced)        0.506     2.056    out_ready
                                                                      r  out_count_y[6]_INST_0/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.180 r  out_count_y[6]_INST_0/O
                         net (fo=0)                   0.973     3.153    out_count_y[6]
                                                                      r  out_count_y[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_count_y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.153ns  (logic 0.915ns (29.020%)  route 2.238ns (70.980%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 f  con_enable_reg[2]/Q
                         net (fo=3, unplaced)         0.759     1.255    con_enable[2]
                                                                      f  out_ready_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     1.550 r  out_ready_INST_0/O
                         net (fo=18, unplaced)        0.506     2.056    out_ready
                                                                      r  out_count_y[7]_INST_0/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.180 r  out_count_y[7]_INST_0/O
                         net (fo=0)                   0.973     3.153    out_count_y[7]
                                                                      r  out_count_y[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_enable_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out_count_y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.153ns  (logic 0.915ns (29.020%)  route 2.238ns (70.980%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_enable_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 f  con_enable_reg[2]/Q
                         net (fo=3, unplaced)         0.759     1.255    con_enable[2]
                                                                      f  out_ready_INST_0/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     1.550 r  out_ready_INST_0/O
                         net (fo=18, unplaced)        0.506     2.056    out_ready
                                                                      r  out_count_y[8]_INST_0/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     2.180 r  out_count_y[8]_INST_0/O
                         net (fo=0)                   0.973     3.153    out_count_y[8]
                                                                      r  out_count_y[8]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr_sum_x_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            addr_sp_x_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.158ns (53.030%)  route 0.140ns (46.970%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  addr_sum_x_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.158     0.158 r  addr_sum_x_reg[2]/Q
                         net (fo=1, unplaced)         0.140     0.298    addr_sum_x[2]
                         FDCE                                         r  addr_sp_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_sum_y_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            addr_sp_y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.158ns (53.030%)  route 0.140ns (46.970%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  addr_sum_y_reg[2]/C
                         FDCE (Prop_fdce_C_Q)         0.158     0.158 r  addr_sum_y_reg[2]/Q
                         net (fo=1, unplaced)         0.140     0.298    addr_sum_y[2]
                         FDCE                                         r  addr_sp_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_sum_x_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            addr_sp_x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.158ns (52.880%)  route 0.141ns (47.120%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  addr_sum_x_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.158     0.158 r  addr_sum_x_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.299    addr_sum_x[0]
                         FDCE                                         r  addr_sp_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_sum_x_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            addr_sp_x_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.158ns (52.880%)  route 0.141ns (47.120%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  addr_sum_x_reg[4]/C
                         FDCE (Prop_fdce_C_Q)         0.158     0.158 r  addr_sum_x_reg[4]/Q
                         net (fo=1, unplaced)         0.141     0.299    addr_sum_x[4]
                         FDCE                                         r  addr_sp_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_sum_y_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            addr_sp_y_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.158ns (52.880%)  route 0.141ns (47.120%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  addr_sum_y_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.158     0.158 r  addr_sum_y_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.299    addr_sum_y[0]
                         FDCE                                         r  addr_sp_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer[0].b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer[1].b_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.158ns (52.806%)  route 0.141ns (47.194%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  buffer[0].b_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  buffer[0].b_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.299    b[0]
                         FDRE                                         r  buffer[1].b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer[0].b_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer[1].b_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.158ns (52.806%)  route 0.141ns (47.194%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  buffer[0].b_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  buffer[0].b_reg[1]/Q
                         net (fo=1, unplaced)         0.141     0.299    b[1]
                         FDRE                                         r  buffer[1].b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer[0].b_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer[1].b_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.158ns (52.806%)  route 0.141ns (47.194%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  buffer[0].b_reg[2]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  buffer[0].b_reg[2]/Q
                         net (fo=1, unplaced)         0.141     0.299    b[2]
                         FDRE                                         r  buffer[1].b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer[0].b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer[1].b_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.158ns (52.806%)  route 0.141ns (47.194%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  buffer[0].b_reg[3]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  buffer[0].b_reg[3]/Q
                         net (fo=1, unplaced)         0.141     0.299    b[3]
                         FDRE                                         r  buffer[1].b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer[0].b_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer[1].b_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.158ns (52.806%)  route 0.141ns (47.194%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  buffer[0].b_reg[4]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  buffer[0].b_reg[4]/Q
                         net (fo=1, unplaced)         0.141     0.299    b[4]
                         FDRE                                         r  buffer[1].b_reg[4]/D
  -------------------------------------------------------------------    -------------------





