<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>kernel_nlp_slr1</TopModelName>
        <TargetClockPeriod>4.55</TargetClockPeriod>
        <ClockUncertainty>1.23</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4926</Best-caseLatency>
            <Average-caseLatency>5680</Average-caseLatency>
            <Worst-caseLatency>10802</Worst-caseLatency>
            <Best-caseRealTimeLatency>22.389 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>25.816 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>49.095 us</Worst-caseRealTimeLatency>
            <Interval-min>4927</Interval-min>
            <Interval-max>10803</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:315</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>205</DSP>
            <FF>38991</FF>
            <LUT>44423</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_nlp_slr1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_nlp_slr1</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_tmp_from_task1_to_task3_TDATA</name>
            <Object>fifo_tmp_from_task1_to_task3_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_tmp_from_task1_to_task3_TVALID</name>
            <Object>fifo_tmp_from_task1_to_task3_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_tmp_from_task1_to_task3_TREADY</name>
            <Object>fifo_tmp_from_task1_to_task3_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_tmp_from_task1_to_task3_TLAST</name>
            <Object>fifo_tmp_from_task1_to_task3_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_tmp_from_task1_to_task3_TKEEP</name>
            <Object>fifo_tmp_from_task1_to_task3_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_tmp_from_task1_to_task3_TSTRB</name>
            <Object>fifo_tmp_from_task1_to_task3_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_A_from_off_chip_to_S3_TDATA</name>
            <Object>fifo_A_from_off_chip_to_S3_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_A_from_off_chip_to_S3_TVALID</name>
            <Object>fifo_A_from_off_chip_to_S3_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_A_from_off_chip_to_S3_TREADY</name>
            <Object>fifo_A_from_off_chip_to_S3_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_A_from_off_chip_to_S3_TLAST</name>
            <Object>fifo_A_from_off_chip_to_S3_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_A_from_off_chip_to_S3_TKEEP</name>
            <Object>fifo_A_from_off_chip_to_S3_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_A_from_off_chip_to_S3_TSTRB</name>
            <Object>fifo_A_from_off_chip_to_S3_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_y_to_off_chip_TDATA</name>
            <Object>fifo_y_to_off_chip_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_y_to_off_chip_TVALID</name>
            <Object>fifo_y_to_off_chip_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_y_to_off_chip_TREADY</name>
            <Object>fifo_y_to_off_chip_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_y_to_off_chip_TLAST</name>
            <Object>fifo_y_to_off_chip_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_y_to_off_chip_TKEEP</name>
            <Object>fifo_y_to_off_chip_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_y_to_off_chip_TSTRB</name>
            <Object>fifo_y_to_off_chip_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>kernel_nlp_slr1</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_FT1_level0_fu_58</InstName>
                    <ModuleName>FT1_level0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>58</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_read_tmp_FT1_fu_1260</InstName>
                            <ModuleName>read_tmp_FT1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1260</ID>
                            <BindInstances>add_ln125_fu_230_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_read_A_FT1_fu_1288</InstName>
                            <ModuleName>read_A_FT1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1288</ID>
                            <BindInstances>add_ln202_fu_2080_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_FT1_level0_fu_1556</InstName>
                            <ModuleName>compute_FT1_level0</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1556</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>entry_proc_U0</InstName>
                                    <ModuleName>entry_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>864</ID>
                                </Instance>
                                <Instance>
                                    <InstName>compute_FT1_level0_Block_entry4_proc_U0</InstName>
                                    <ModuleName>compute_FT1_level0_Block_entry4_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>916</ID>
                                    <BindInstances>add_ln17_fu_18_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>compute_FT1_level0_Block_entry48_proc_U0</InstName>
                                    <ModuleName>compute_FT1_level0_Block_entry48_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>922</ID>
                                    <BindInstances>add_ln20_fu_12_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>read_A_FT1_2_U0</InstName>
                                    <ModuleName>read_A_FT1_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>927</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_read_A_FT1_2_Pipeline_VITIS_LOOP_202_1_fu_298</InstName>
                                            <ModuleName>read_A_FT1_2_Pipeline_VITIS_LOOP_202_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>298</ID>
                                            <BindInstances>add_ln202_fu_2080_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>task3_intra_U0</InstName>
                                    <ModuleName>task3_intra</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1196</ID>
                                    <BindInstances>add_ln80_fu_2922_p2 fmul_32ns_32ns_32_4_max_dsp_1_U487 fmul_32ns_32ns_32_4_max_dsp_1_U488 fmul_32ns_32ns_32_4_max_dsp_1_U489 fmul_32ns_32ns_32_4_max_dsp_1_U490 fmul_32ns_32ns_32_4_max_dsp_1_U491 fmul_32ns_32ns_32_4_max_dsp_1_U492 fmul_32ns_32ns_32_4_max_dsp_1_U493 fmul_32ns_32ns_32_4_max_dsp_1_U494 fadd_32ns_32ns_32_5_full_dsp_1_U443 fadd_32ns_32ns_32_5_full_dsp_1_U444 fadd_32ns_32ns_32_5_full_dsp_1_U464 fadd_32ns_32ns_32_5_full_dsp_1_U445 fadd_32ns_32ns_32_5_full_dsp_1_U446 fadd_32ns_32ns_32_5_full_dsp_1_U465 fadd_32ns_32ns_32_5_full_dsp_1_U476 fadd_32ns_32ns_32_4_no_dsp_1_U481 fmul_32ns_32ns_32_4_max_dsp_1_U495 fmul_32ns_32ns_32_4_max_dsp_1_U496 fmul_32ns_32ns_32_4_max_dsp_1_U497 fmul_32ns_32ns_32_4_max_dsp_1_U498 fmul_32ns_32ns_32_4_max_dsp_1_U499 fmul_32ns_32ns_32_4_max_dsp_1_U500 fmul_32ns_32ns_32_4_max_dsp_1_U501 fmul_32ns_32ns_32_4_max_dsp_1_U502 fadd_32ns_32ns_32_5_full_dsp_1_U447 fadd_32ns_32ns_32_5_full_dsp_1_U448 fadd_32ns_32ns_32_5_full_dsp_1_U466 fadd_32ns_32ns_32_5_full_dsp_1_U449 fadd_32ns_32ns_32_5_full_dsp_1_U450 fadd_32ns_32ns_32_5_full_dsp_1_U467 fadd_32ns_32ns_32_5_full_dsp_1_U477 fadd_32ns_32ns_32_4_no_dsp_1_U482 fmul_32ns_32ns_32_4_max_dsp_1_U503 fmul_32ns_32ns_32_4_max_dsp_1_U504 fmul_32ns_32ns_32_4_max_dsp_1_U505 fmul_32ns_32ns_32_4_max_dsp_1_U506 fmul_32ns_32ns_32_4_max_dsp_1_U507 fmul_32ns_32ns_32_4_max_dsp_1_U508 fmul_32ns_32ns_32_4_max_dsp_1_U509 fmul_32ns_32ns_32_4_max_dsp_1_U510 fadd_32ns_32ns_32_5_full_dsp_1_U451 fadd_32ns_32ns_32_5_full_dsp_1_U452 fadd_32ns_32ns_32_5_full_dsp_1_U468 fadd_32ns_32ns_32_5_full_dsp_1_U453 fadd_32ns_32ns_32_5_full_dsp_1_U454 fadd_32ns_32ns_32_5_full_dsp_1_U469 fadd_32ns_32ns_32_5_full_dsp_1_U478 fadd_32ns_32ns_32_4_no_dsp_1_U483 fmul_32ns_32ns_32_4_max_dsp_1_U511 fmul_32ns_32ns_32_4_max_dsp_1_U512 fmul_32ns_32ns_32_4_max_dsp_1_U513 fmul_32ns_32ns_32_4_max_dsp_1_U514 fmul_32ns_32ns_32_4_max_dsp_1_U515 fmul_32ns_32ns_32_4_max_dsp_1_U516 fmul_32ns_32ns_32_4_max_dsp_1_U517 fmul_32ns_32ns_32_4_max_dsp_1_U518 fadd_32ns_32ns_32_5_full_dsp_1_U455 fadd_32ns_32ns_32_5_full_dsp_1_U456 fadd_32ns_32ns_32_5_full_dsp_1_U470 fadd_32ns_32ns_32_5_full_dsp_1_U457 fadd_32ns_32ns_32_5_full_dsp_1_U458 fadd_32ns_32ns_32_5_full_dsp_1_U471 fadd_32ns_32ns_32_5_full_dsp_1_U479 fadd_32ns_32ns_32_4_no_dsp_1_U484 fmul_32ns_32ns_32_4_max_dsp_1_U519 fmul_32ns_32ns_32_4_max_dsp_1_U520 fmul_32ns_32ns_32_4_max_dsp_1_U521 fmul_32ns_32ns_32_4_max_dsp_1_U522 fmul_32ns_32ns_32_4_max_dsp_1_U523 fmul_32ns_32ns_32_4_max_dsp_1_U524 fmul_32ns_32ns_32_4_max_dsp_1_U525 fmul_32ns_32ns_32_4_max_dsp_1_U526 fadd_32ns_32ns_32_5_full_dsp_1_U459 fadd_32ns_32ns_32_5_full_dsp_1_U460 fadd_32ns_32ns_32_5_full_dsp_1_U472 fadd_32ns_32ns_32_5_full_dsp_1_U461 fadd_32ns_32ns_32_5_full_dsp_1_U462 fadd_32ns_32ns_32_5_full_dsp_1_U473 fadd_32ns_32ns_32_5_full_dsp_1_U480 fadd_32ns_32ns_32_4_no_dsp_1_U485 fmul_32ns_32ns_32_4_max_dsp_1_U527 fmul_32ns_32ns_32_4_max_dsp_1_U528 fmul_32ns_32ns_32_4_max_dsp_1_U529 fmul_32ns_32ns_32_4_max_dsp_1_U487 fmul_32ns_32ns_32_4_max_dsp_1_U488 fmul_32ns_32ns_32_4_max_dsp_1_U489 fmul_32ns_32ns_32_4_max_dsp_1_U490 fmul_32ns_32ns_32_4_max_dsp_1_U491 fadd_32ns_32ns_32_5_full_dsp_1_U463 fadd_32ns_32ns_32_5_full_dsp_1_U443 fadd_32ns_32ns_32_5_full_dsp_1_U464 fadd_32ns_32ns_32_5_full_dsp_1_U444 fadd_32ns_32ns_32_5_full_dsp_1_U445 fadd_32ns_32ns_32_5_full_dsp_1_U465 fadd_32ns_32ns_32_5_full_dsp_1_U474 fadd_32ns_32ns_32_4_no_dsp_1_U481 fmul_32ns_32ns_32_4_max_dsp_1_U492 fmul_32ns_32ns_32_4_max_dsp_1_U493 fmul_32ns_32ns_32_4_max_dsp_1_U494 fmul_32ns_32ns_32_4_max_dsp_1_U495 fmul_32ns_32ns_32_4_max_dsp_1_U496 fmul_32ns_32ns_32_4_max_dsp_1_U497 fmul_32ns_32ns_32_4_max_dsp_1_U498 fmul_32ns_32ns_32_4_max_dsp_1_U499 fadd_32ns_32ns_32_5_full_dsp_1_U446 fadd_32ns_32ns_32_5_full_dsp_1_U447 fadd_32ns_32ns_32_5_full_dsp_1_U466 fadd_32ns_32ns_32_5_full_dsp_1_U448 fadd_32ns_32ns_32_5_full_dsp_1_U449 fadd_32ns_32ns_32_5_full_dsp_1_U467 fadd_32ns_32ns_32_5_full_dsp_1_U475 fadd_32ns_32ns_32_4_no_dsp_1_U482 fmul_32ns_32ns_32_4_max_dsp_1_U500 fmul_32ns_32ns_32_4_max_dsp_1_U501 fmul_32ns_32ns_32_4_max_dsp_1_U502 fmul_32ns_32ns_32_4_max_dsp_1_U503 fmul_32ns_32ns_32_4_max_dsp_1_U504 fmul_32ns_32ns_32_4_max_dsp_1_U505 fmul_32ns_32ns_32_4_max_dsp_1_U506 fmul_32ns_32ns_32_4_max_dsp_1_U507 fadd_32ns_32ns_32_5_full_dsp_1_U450 fadd_32ns_32ns_32_5_full_dsp_1_U451 fadd_32ns_32ns_32_5_full_dsp_1_U468 fadd_32ns_32ns_32_5_full_dsp_1_U452 fadd_32ns_32ns_32_5_full_dsp_1_U453 fadd_32ns_32ns_32_5_full_dsp_1_U469 fadd_32ns_32ns_32_5_full_dsp_1_U476 fadd_32ns_32ns_32_4_no_dsp_1_U483 fmul_32ns_32ns_32_4_max_dsp_1_U508 fmul_32ns_32ns_32_4_max_dsp_1_U509 fmul_32ns_32ns_32_4_max_dsp_1_U510 fmul_32ns_32ns_32_4_max_dsp_1_U511 fmul_32ns_32ns_32_4_max_dsp_1_U512 fmul_32ns_32ns_32_4_max_dsp_1_U513 fmul_32ns_32ns_32_4_max_dsp_1_U514 fmul_32ns_32ns_32_4_max_dsp_1_U515 fadd_32ns_32ns_32_5_full_dsp_1_U454 fadd_32ns_32ns_32_5_full_dsp_1_U455 fadd_32ns_32ns_32_5_full_dsp_1_U470 fadd_32ns_32ns_32_5_full_dsp_1_U456 fadd_32ns_32ns_32_5_full_dsp_1_U457 fadd_32ns_32ns_32_5_full_dsp_1_U471 fadd_32ns_32ns_32_5_full_dsp_1_U477 fadd_32ns_32ns_32_4_no_dsp_1_U484 fmul_32ns_32ns_32_4_max_dsp_1_U516 fmul_32ns_32ns_32_4_max_dsp_1_U517 fmul_32ns_32ns_32_4_max_dsp_1_U518 fmul_32ns_32ns_32_4_max_dsp_1_U519 fmul_32ns_32ns_32_4_max_dsp_1_U520 fmul_32ns_32ns_32_4_max_dsp_1_U521 fmul_32ns_32ns_32_4_max_dsp_1_U522 fmul_32ns_32ns_32_4_max_dsp_1_U523 fadd_32ns_32ns_32_5_full_dsp_1_U458 fadd_32ns_32ns_32_5_full_dsp_1_U459 fadd_32ns_32ns_32_5_full_dsp_1_U472 fadd_32ns_32ns_32_5_full_dsp_1_U460 fadd_32ns_32ns_32_5_full_dsp_1_U461 fadd_32ns_32ns_32_5_full_dsp_1_U473 fadd_32ns_32ns_32_5_full_dsp_1_U478 fadd_32ns_32ns_32_4_no_dsp_1_U485 fmul_32ns_32ns_32_4_max_dsp_1_U524 fmul_32ns_32ns_32_4_max_dsp_1_U525 fmul_32ns_32ns_32_4_max_dsp_1_U526 fmul_32ns_32ns_32_4_max_dsp_1_U527 fmul_32ns_32ns_32_4_max_dsp_1_U528 fmul_32ns_32ns_32_4_max_dsp_1_U529 fmul_32ns_32ns_32_4_max_dsp_1_U487 fmul_32ns_32ns_32_4_max_dsp_1_U488 fadd_32ns_32ns_32_5_full_dsp_1_U462 fadd_32ns_32ns_32_5_full_dsp_1_U463 fadd_32ns_32ns_32_5_full_dsp_1_U474 fadd_32ns_32ns_32_5_full_dsp_1_U464 fadd_32ns_32ns_32_5_full_dsp_1_U443 fadd_32ns_32ns_32_5_full_dsp_1_U465 fadd_32ns_32ns_32_5_full_dsp_1_U475 fadd_32ns_32ns_32_4_no_dsp_1_U481 fmul_32ns_32ns_32_4_max_dsp_1_U489 fmul_32ns_32ns_32_4_max_dsp_1_U490 fmul_32ns_32ns_32_4_max_dsp_1_U491 fmul_32ns_32ns_32_4_max_dsp_1_U492 fmul_32ns_32ns_32_4_max_dsp_1_U493 fmul_32ns_32ns_32_4_max_dsp_1_U494 fmul_32ns_32ns_32_4_max_dsp_1_U495 fmul_32ns_32ns_32_4_max_dsp_1_U496 fadd_32ns_32ns_32_5_full_dsp_1_U444 fadd_32ns_32ns_32_5_full_dsp_1_U445 fadd_32ns_32ns_32_5_full_dsp_1_U466 fadd_32ns_32ns_32_5_full_dsp_1_U446 fadd_32ns_32ns_32_5_full_dsp_1_U447 fadd_32ns_32ns_32_5_full_dsp_1_U467 fadd_32ns_32ns_32_5_full_dsp_1_U476 fadd_32ns_32ns_32_4_no_dsp_1_U482 fmul_32ns_32ns_32_4_max_dsp_1_U497 fmul_32ns_32ns_32_4_max_dsp_1_U498 fmul_32ns_32ns_32_4_max_dsp_1_U499 fmul_32ns_32ns_32_4_max_dsp_1_U500 fmul_32ns_32ns_32_4_max_dsp_1_U501 fmul_32ns_32ns_32_4_max_dsp_1_U502 fmul_32ns_32ns_32_4_max_dsp_1_U503 fmul_32ns_32ns_32_4_max_dsp_1_U504 fadd_32ns_32ns_32_5_full_dsp_1_U448 fadd_32ns_32ns_32_5_full_dsp_1_U449 fadd_32ns_32ns_32_5_full_dsp_1_U468 fadd_32ns_32ns_32_5_full_dsp_1_U450 fadd_32ns_32ns_32_5_full_dsp_1_U451 fadd_32ns_32ns_32_5_full_dsp_1_U469 fadd_32ns_32ns_32_5_full_dsp_1_U477 fadd_32ns_32ns_32_4_no_dsp_1_U483 fmul_32ns_32ns_32_4_max_dsp_1_U505 fmul_32ns_32ns_32_4_max_dsp_1_U506 fmul_32ns_32ns_32_4_max_dsp_1_U507 fmul_32ns_32ns_32_4_max_dsp_1_U508 fmul_32ns_32ns_32_4_max_dsp_1_U509 fmul_32ns_32ns_32_4_max_dsp_1_U510 fmul_32ns_32ns_32_4_max_dsp_1_U511 fmul_32ns_32ns_32_4_max_dsp_1_U512 fadd_32ns_32ns_32_5_full_dsp_1_U452 fadd_32ns_32ns_32_5_full_dsp_1_U453 fadd_32ns_32ns_32_5_full_dsp_1_U470 fadd_32ns_32ns_32_5_full_dsp_1_U454 fadd_32ns_32ns_32_5_full_dsp_1_U455 fadd_32ns_32ns_32_5_full_dsp_1_U471 fadd_32ns_32ns_32_5_full_dsp_1_U478 fadd_32ns_32ns_32_4_no_dsp_1_U484 fmul_32ns_32ns_32_4_max_dsp_1_U513 fmul_32ns_32ns_32_4_max_dsp_1_U514 fmul_32ns_32ns_32_4_max_dsp_1_U515 fmul_32ns_32ns_32_4_max_dsp_1_U516 fmul_32ns_32ns_32_4_max_dsp_1_U517 fmul_32ns_32ns_32_4_max_dsp_1_U518 fmul_32ns_32ns_32_4_max_dsp_1_U519 fmul_32ns_32ns_32_4_max_dsp_1_U520 fadd_32ns_32ns_32_5_full_dsp_1_U456 fadd_32ns_32ns_32_5_full_dsp_1_U457 fadd_32ns_32ns_32_5_full_dsp_1_U472 fadd_32ns_32ns_32_5_full_dsp_1_U458 fadd_32ns_32ns_32_5_full_dsp_1_U459 fadd_32ns_32ns_32_5_full_dsp_1_U473 fadd_32ns_32ns_32_5_full_dsp_1_U479 fadd_32ns_32ns_32_4_no_dsp_1_U485 fmul_32ns_32ns_32_4_max_dsp_1_U521 fmul_32ns_32ns_32_4_max_dsp_1_U522 fmul_32ns_32ns_32_4_max_dsp_1_U523 fmul_32ns_32ns_32_4_max_dsp_1_U524 fmul_32ns_32ns_32_4_max_dsp_1_U525 fmul_32ns_32ns_32_4_max_dsp_1_U526 fmul_32ns_32ns_32_4_max_dsp_1_U527 fmul_32ns_32ns_32_4_max_dsp_1_U528 fadd_32ns_32ns_32_5_full_dsp_1_U460 fadd_32ns_32ns_32_5_full_dsp_1_U461 fadd_32ns_32ns_32_5_full_dsp_1_U474 fadd_32ns_32ns_32_5_full_dsp_1_U462 fadd_32ns_32ns_32_5_full_dsp_1_U463 fadd_32ns_32ns_32_5_full_dsp_1_U475 fadd_32ns_32ns_32_5_full_dsp_1_U480 fadd_32ns_32ns_32_4_no_dsp_1_U486</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>write_y_FT1_1_U0</InstName>
                                    <ModuleName>write_y_FT1_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1536</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_1_0_val1_c_U y_1_1_val2_c_U y_1_2_val3_c_U y_1_3_val4_c_U y_1_4_val5_c_U y_1_5_val6_c_U y_1_6_val7_c_U y_1_7_val8_c_U y_1_8_val9_c_U y_1_9_val10_c_U y_1_10_val11_c_U y_1_11_val12_c_U y_1_12_val13_c_U y_1_13_val14_c_U y_1_14_val15_c_U y_1_15_val16_c_U j0_cast2_loc_channel_U add_ln17_loc_channel_U add_ln20_loc_channel_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_write_y_FT1_fu_1873</InstName>
                            <ModuleName>write_y_FT1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1873</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>A_0_U A_0_1_U A_0_2_U A_0_3_U A_0_4_U A_0_5_U A_0_6_U A_0_7_U A_0_8_U A_0_9_U A_0_10_U A_0_11_U A_0_12_U A_0_13_U A_0_14_U A_0_15_U A_0_16_U A_0_17_U A_0_18_U A_0_19_U A_0_20_U A_0_21_U A_0_22_U A_0_23_U A_0_24_U A_0_25_U A_0_26_U A_0_27_U A_0_28_U A_0_29_U A_0_30_U A_0_31_U A_0_32_U A_0_33_U A_0_34_U A_0_35_U A_0_36_U A_0_37_U A_0_38_U A_0_39_U A_0_40_U A_0_41_U A_0_42_U A_0_43_U A_0_44_U A_0_45_U A_0_46_U A_0_47_U A_0_48_U A_0_49_U A_0_50_U A_0_51_U A_0_52_U A_0_53_U A_0_54_U A_0_55_U A_0_56_U A_0_57_U A_0_58_U A_0_59_U A_0_60_U A_0_61_U A_0_62_U A_0_63_U A_0_64_U A_0_65_U A_0_66_U A_0_67_U A_0_68_U A_0_69_U A_0_70_U A_0_71_U A_0_72_U A_0_73_U A_0_74_U A_0_75_U A_0_76_U A_0_77_U A_0_78_U A_0_79_U A_0_80_U A_0_81_U A_0_82_U A_0_83_U A_0_84_U A_0_85_U A_0_86_U A_0_87_U A_0_88_U A_0_89_U A_0_90_U A_0_91_U A_0_92_U A_0_93_U A_0_94_U A_0_95_U A_0_96_U A_0_97_U A_0_98_U A_0_99_U A_0_100_U A_0_101_U A_0_102_U A_0_103_U A_0_104_U A_0_105_U A_0_106_U A_0_107_U A_0_108_U A_0_109_U A_0_110_U A_0_111_U A_0_112_U A_0_113_U A_0_114_U A_0_115_U A_0_116_U A_0_117_U A_0_118_U A_0_119_U A_0_120_U A_0_121_U A_0_122_U A_0_123_U A_0_124_U A_0_125_U A_0_126_U A_0_127_U A_1_U A_1_1_U A_1_2_U A_1_3_U A_1_4_U A_1_5_U A_1_6_U A_1_7_U A_1_8_U A_1_9_U A_1_10_U A_1_11_U A_1_12_U A_1_13_U A_1_14_U A_1_15_U A_1_16_U A_1_17_U A_1_18_U A_1_19_U A_1_20_U A_1_21_U A_1_22_U A_1_23_U A_1_24_U A_1_25_U A_1_26_U A_1_27_U A_1_28_U A_1_29_U A_1_30_U A_1_31_U A_1_32_U A_1_33_U A_1_34_U A_1_35_U A_1_36_U A_1_37_U A_1_38_U A_1_39_U A_1_40_U A_1_41_U A_1_42_U A_1_43_U A_1_44_U A_1_45_U A_1_46_U A_1_47_U A_1_48_U A_1_49_U A_1_50_U A_1_51_U A_1_52_U A_1_53_U A_1_54_U A_1_55_U A_1_56_U A_1_57_U A_1_58_U A_1_59_U A_1_60_U A_1_61_U A_1_62_U A_1_63_U A_1_64_U A_1_65_U A_1_66_U A_1_67_U A_1_68_U A_1_69_U A_1_70_U A_1_71_U A_1_72_U A_1_73_U A_1_74_U A_1_75_U A_1_76_U A_1_77_U A_1_78_U A_1_79_U A_1_80_U A_1_81_U A_1_82_U A_1_83_U A_1_84_U A_1_85_U A_1_86_U A_1_87_U A_1_88_U A_1_89_U A_1_90_U A_1_91_U A_1_92_U A_1_93_U A_1_94_U A_1_95_U A_1_96_U A_1_97_U A_1_98_U A_1_99_U A_1_100_U A_1_101_U A_1_102_U A_1_103_U A_1_104_U A_1_105_U A_1_106_U A_1_107_U A_1_108_U A_1_109_U A_1_110_U A_1_111_U A_1_112_U A_1_113_U A_1_114_U A_1_115_U A_1_116_U A_1_117_U A_1_118_U A_1_119_U A_1_120_U A_1_121_U A_1_122_U A_1_123_U A_1_124_U A_1_125_U A_1_126_U A_1_127_U tmp_U tmp_1_U tmp_2_U tmp_3_U tmp_4_U tmp_5_U tmp_6_U tmp_7_U j0_2_fu_2091_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>read_tmp_FT1</Name>
            <Loops>
                <VITIS_LOOP_125_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.792</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52</Best-caseLatency>
                    <Average-caseLatency>52</Average-caseLatency>
                    <Worst-caseLatency>52</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.236 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.236 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.236 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_125_1>
                        <Name>VITIS_LOOP_125_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>50</TripCount>
                        <Latency>50</Latency>
                        <AbsoluteTimeLatency>0.227 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_125_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:125</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_125_1>
                            <Name>VITIS_LOOP_125_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:125</SourceLocation>
                        </VITIS_LOOP_125_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_125_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_230_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT1</Name>
            <Loops>
                <VITIS_LOOP_202_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.801</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>394</Best-caseLatency>
                    <Average-caseLatency>394</Average-caseLatency>
                    <Worst-caseLatency>394</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.791 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.791 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.791 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>394</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_202_1>
                        <Name>VITIS_LOOP_202_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>392</TripCount>
                        <Latency>392</Latency>
                        <AbsoluteTimeLatency>1.782 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_202_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:202</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_202_1>
                            <Name>VITIS_LOOP_202_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:202</SourceLocation>
                        </VITIS_LOOP_202_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_202_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_fu_2080_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:202" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln202"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>155</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT1_level0_Block_entry4_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>0.707</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>42</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_18_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT1_2_Pipeline_VITIS_LOOP_202_1</Name>
            <Loops>
                <VITIS_LOOP_202_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.801</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>394</Best-caseLatency>
                    <Average-caseLatency>394</Average-caseLatency>
                    <Worst-caseLatency>394</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.791 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.791 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.791 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>394</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_202_1>
                        <Name>VITIS_LOOP_202_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>392</TripCount>
                        <Latency>392</Latency>
                        <AbsoluteTimeLatency>1.782 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_202_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:202~/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_202_1>
                            <Name>VITIS_LOOP_202_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:202~/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17</SourceLocation>
                        </VITIS_LOOP_202_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_202_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_fu_2080_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:202" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln202"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_A_FT1_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.801</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>199</Average-caseLatency>
                    <Worst-caseLatency>396</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.904 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.800 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 396</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:199~/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>125</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>task3_intra</Name>
            <Loops>
                <VITIS_LOOP_80_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>171</Best-caseLatency>
                    <Average-caseLatency>171</Average-caseLatency>
                    <Worst-caseLatency>171</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.777 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.777 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.777 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>171</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_1>
                        <Name>VITIS_LOOP_80_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>49</TripCount>
                        <Latency>169</Latency>
                        <AbsoluteTimeLatency>0.768 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:80</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_80_1>
                            <Name>VITIS_LOOP_80_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:80</SourceLocation>
                        </VITIS_LOOP_80_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>205</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>28254</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>18495</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_2922_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U487" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U488" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U489" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U490" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U491" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U492" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U493" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U494" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U443" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U444" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U464" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U445" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U446" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U465" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U476" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U481" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U495" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U496" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U497" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U498" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U499" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U500" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U501" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U502" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U447" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U448" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U466" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U449" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U450" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U467" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U477" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U482" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U503" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U504" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U505" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U506" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U507" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U508" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U509" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U510" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U451" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U452" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U468" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U453" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U454" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U469" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U478" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U483" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U511" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U512" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U513" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U514" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U515" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U516" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U517" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U518" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U455" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U456" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U470" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U457" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U458" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U471" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U479" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U484" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U519" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U520" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U521" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U522" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U523" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U524" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U525" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U526" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U459" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U460" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U472" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U461" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U462" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U473" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U480" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U485" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U527" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U528" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U529" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U487" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U488" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U489" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U490" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U491" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U463" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U443" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U464" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U444" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U445" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U465" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U474" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U481" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U492" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U493" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U494" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U495" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U496" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U497" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U498" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U499" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U446" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U447" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U466" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U448" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U449" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U467" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U475" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U482" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U500" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U501" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U502" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U503" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U504" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U505" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U506" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U507" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U450" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U451" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U468" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U452" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U453" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U469" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U476" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U483" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U508" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U509" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U510" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U511" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U512" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U513" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U514" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U515" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_8_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U454" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U455" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U470" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U456" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U457" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U471" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U477" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U484" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_8_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U516" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U517" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U518" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U519" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U520" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U521" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U522" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U523" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_9_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U458" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U459" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U472" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U460" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U461" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U473" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U478" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U485" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_9_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U524" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U525" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U526" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U527" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U528" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U529" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U487" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U488" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U462" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U463" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U474" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U464" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U443" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U465" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U475" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U481" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U489" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U490" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U491" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U492" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U493" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U494" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U495" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U496" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U444" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U445" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U466" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U446" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U447" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U467" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U476" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U482" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U497" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U498" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U499" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U500" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U501" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U502" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U503" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U504" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_12_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U448" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U449" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U468" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U450" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U451" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U469" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U477" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U483" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_12_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U505" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U506" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U507" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U508" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U509" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U510" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U511" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U512" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_13_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U452" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U453" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U470" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U454" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U455" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U471" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U478" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U484" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_13_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U513" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U514" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U515" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U516" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U517" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U518" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U519" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U520" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_14_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U456" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U457" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U472" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U458" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U459" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U473" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U479" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U485" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_14_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U521" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U522" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U523" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U524" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U525" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U526" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U527" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U528" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="mul17_15_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U460" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U461" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U474" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U462" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U463" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U475" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U480" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_80_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U486" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add18_15_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_FT1_level0_Block_entry48_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.135</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:20</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_12_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_y_FT1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.545 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.545 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:273~/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:20</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>180</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT1_level0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>171</Best-caseLatency>
                    <Average-caseLatency>200</Average-caseLatency>
                    <Worst-caseLatency>397</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.777 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.909 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.804 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>172</min>
                            <max>397</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>172 ~ 397</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>205</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>28442</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>19566</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_0_val1_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_0_val1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_1_val2_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_1_val2_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_2_val3_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_2_val3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_3_val4_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_3_val4_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_4_val5_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_4_val5_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_5_val6_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_5_val6_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_6_val7_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_6_val7_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_7_val8_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_7_val8_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_8_val9_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_8_val9_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_9_val10_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_9_val10_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_10_val11_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_10_val11_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_11_val12_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_11_val12_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_12_val13_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_12_val13_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_13_val14_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_13_val14_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_14_val15_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_14_val15_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_1_15_val16_c_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="y_1_15_val16_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j0_cast2_loc_channel_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="j0_cast2_loc_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln17_loc_channel_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln17_loc_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln20_loc_channel_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:17" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln20_loc_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_y_FT1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.545 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.545 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:280</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>25</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>FT1_level0</Name>
            <Loops>
                <VITIS_LOOP_45_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4923</Best-caseLatency>
                    <Average-caseLatency>5677</Average-caseLatency>
                    <Worst-caseLatency>10799</Worst-caseLatency>
                    <Best-caseRealTimeLatency>22.375 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.802 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.081 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4923 ~ 10799</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>26</TripCount>
                        <Latency>4525 ~ 10401</Latency>
                        <AbsoluteTimeLatency>20.566 us ~ 47.273 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>174</min>
                                <max>400</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>174 ~ 400</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_compute_FT1_level0_fu_1556</Instance>
                        </InstanceList>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:45</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_45_1>
                            <Name>VITIS_LOOP_45_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:45</SourceLocation>
                        </VITIS_LOOP_45_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>205</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>38983</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>44377</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_1_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_2_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_3_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_4_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_5_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_6_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_7_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_8_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_9_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_10_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_11_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_12_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_13_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_14_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_15_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_16_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_17_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_18_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_19_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_20_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_21_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_22_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_23_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_24_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_25_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_26_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_27_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_28_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_29_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_30_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_31_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_32_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_33_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_34_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_35_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_36_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_37_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_38_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_39_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_40_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_41_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_42_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_43_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_44_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_45_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_46_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_47_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_48_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_49_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_50_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_51_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_52_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_53_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_54_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_55_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_56_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_57_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_58_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_59_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_60_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_61_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_62_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_63_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_64_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_65_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_66_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_67_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_68_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_69_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_70_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_71_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_72_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_73_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_74_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_75_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_76_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_77_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_78_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_79_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_80_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_81_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_82_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_83_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_84_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_85_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_86_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_87_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_88_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_89_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_90_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_91_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_92_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_93_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_94_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_95_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_96_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_97_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_97"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_98_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_98"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_99_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_99"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_100_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_100"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_101_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_101"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_102_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_102"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_103_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_103"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_104_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_104"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_105_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_105"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_106_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_106"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_107_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_107"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_108_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_108"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_109_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_109"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_110_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_110"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_111_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_111"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_112_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_112"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_113_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_113"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_114_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_114"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_115_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_115"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_116_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_116"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_117_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_118_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_118"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_119_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_119"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_120_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_120"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_121_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_121"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_122_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_122"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_123_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_123"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_124_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_124"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_125_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_125"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_126_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_126"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_127_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:33" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0_127"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_1_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_2_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_3_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_4_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_5_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_6_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_7_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_8_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_9_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_10_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_11_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_12_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_13_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_14_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_15_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_16_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_17_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_18_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_19_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_20_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_21_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_22_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_23_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_24_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_25_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_26_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_27_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_28_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_29_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_30_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_31_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_32_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_33_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_34_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_35_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_36_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_37_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_38_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_39_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_40_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_41_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_42_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_43_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_44_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_45_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_46_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_47_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_48_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_49_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_50_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_51_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_52_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_53_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_54_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_55_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_56_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_57_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_58_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_59_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_60_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_61_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_62_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_63_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_64_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_65_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_66_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_67_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_68_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_69_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_70_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_71_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_72_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_73_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_74_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_75_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_76_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_77_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_78_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_79_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_80_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_81_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_82_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_83_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_84_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_85_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_86_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_87_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_88_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_89_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_90_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_91_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_92_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_93_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_94_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_95_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_96_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_97_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_97"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_98_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_98"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_99_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_99"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_100_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_100"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_101_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_101"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_102_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_102"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_103_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_103"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_104_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_104"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_105_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_105"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_106_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_106"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_107_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_107"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_108_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_108"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_109_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_109"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_110_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_110"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_111_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_111"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_112_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_112"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_113_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_113"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_114_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_114"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_115_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_115"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_116_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_116"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_117_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_118_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_118"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_119_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_119"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_120_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_120"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_121_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_121"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_122_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_122"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_123_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_123"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_124_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_124"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_125_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_125"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_126_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_126"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_127_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:37" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1_127"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:41" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_1_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:41" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_2_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:41" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_3_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:41" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_4_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:41" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_5_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:41" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_6_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:41" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tmp_7_U" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:41" STORAGESIZE="32 49 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="tmp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="j0_2_fu_2091_p2" SOURCE="/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="j0_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_slr1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4926</Best-caseLatency>
                    <Average-caseLatency>5680</Average-caseLatency>
                    <Worst-caseLatency>10802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>22.389 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.816 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.095 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4927 ~ 10803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/atax_MEDIUM_eval_bit_3333_atax/src/slr1.cpp:315</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>205</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>38991</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>44423</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
        <config_export format="xo" ipname="kernel_nlp_slr1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="fifo_tmp_from_task1_to_task3" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;256&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="fifo_tmp_from_task1_to_task3" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fifo_A_from_off_chip_to_S3" index="1" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="fifo_A_from_off_chip_to_S3" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fifo_y_to_off_chip" index="2" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="fifo_y_to_off_chip" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">fifo_tmp_from_task1_to_task3:fifo_A_from_off_chip_to_S3:fifo_y_to_off_chip</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="fifo_tmp_from_task1_to_task3" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="256" portPrefix="fifo_tmp_from_task1_to_task3_">
            <ports>
                <port>fifo_tmp_from_task1_to_task3_TDATA</port>
                <port>fifo_tmp_from_task1_to_task3_TKEEP</port>
                <port>fifo_tmp_from_task1_to_task3_TLAST</port>
                <port>fifo_tmp_from_task1_to_task3_TREADY</port>
                <port>fifo_tmp_from_task1_to_task3_TSTRB</port>
                <port>fifo_tmp_from_task1_to_task3_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="fifo_tmp_from_task1_to_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fifo_A_from_off_chip_to_S3" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="512" portPrefix="fifo_A_from_off_chip_to_S3_">
            <ports>
                <port>fifo_A_from_off_chip_to_S3_TDATA</port>
                <port>fifo_A_from_off_chip_to_S3_TKEEP</port>
                <port>fifo_A_from_off_chip_to_S3_TLAST</port>
                <port>fifo_A_from_off_chip_to_S3_TREADY</port>
                <port>fifo_A_from_off_chip_to_S3_TSTRB</port>
                <port>fifo_A_from_off_chip_to_S3_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="fifo_A_from_off_chip_to_S3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fifo_y_to_off_chip" type="axi4stream" busTypeName="axis" mode="master" dataWidth="512" portPrefix="fifo_y_to_off_chip_">
            <ports>
                <port>fifo_y_to_off_chip_TDATA</port>
                <port>fifo_y_to_off_chip_TKEEP</port>
                <port>fifo_y_to_off_chip_TLAST</port>
                <port>fifo_y_to_off_chip_TREADY</port>
                <port>fifo_y_to_off_chip_TSTRB</port>
                <port>fifo_y_to_off_chip_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="fifo_y_to_off_chip"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="9">Interface, Direction, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="fifo_A_from_off_chip_to_S3">in, both, 512, 64, 1, 1, 64, 1</column>
                    <column name="fifo_tmp_from_task1_to_task3">in, both, 256, 32, 1, 1, 32, 1</column>
                    <column name="fifo_y_to_off_chip">out, both, 512, 64, 1, 1, 64, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="fifo_tmp_from_task1_to_task3">in, stream&lt;hls::axis&lt;ap_uint&lt;256&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="fifo_A_from_off_chip_to_S3">in, stream&lt;hls::axis&lt;ap_uint&lt;512&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="fifo_y_to_off_chip">out, stream&lt;hls::axis&lt;ap_uint&lt;512&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="fifo_tmp_from_task1_to_task3">fifo_tmp_from_task1_to_task3, interface</column>
                    <column name="fifo_A_from_off_chip_to_S3">fifo_A_from_off_chip_to_S3, interface</column>
                    <column name="fifo_y_to_off_chip">fifo_y_to_off_chip, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="../../../src/slr1.cpp:15" status="valid" parentFunction="compute_ft1_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="../../../src/slr1.cpp:16" status="valid" parentFunction="compute_ft1_level0" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr1.cpp:26" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr1.cpp:29" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = y_0 cyclic factor = 16 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr1.cpp:32" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = y_1 cyclic factor = 16 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr1.cpp:35" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = A_0 cyclic factor = 8 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr1.cpp:36" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = A_0 cyclic factor = 16 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr1.cpp:39" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = A_1 cyclic factor = 8 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr1.cpp:40" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = A_1 cyclic factor = 16 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr1.cpp:42" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = tmp cyclic factor = 8 dim = 1"/>
        <Pragma type="inline" location="../../../src/slr1.cpp:68" status="valid" parentFunction="task2_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../src/slr1.cpp:71" status="valid" parentFunction="task2_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr1.cpp:77" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr1.cpp:81" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="../../../src/slr1.cpp:83" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr1.cpp:85" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr1.cpp:95" status="valid" parentFunction="read_tmp_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../src/slr1.cpp:124" status="valid" parentFunction="read_tmp_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../../src/slr1.cpp:168" status="valid" parentFunction="read_a_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr1.cpp:174" status="valid" parentFunction="read_a_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr1.cpp:198" status="valid" parentFunction="read_a_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr1.cpp:204" status="valid" parentFunction="read_a_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr1.cpp:243" status="valid" parentFunction="write_y_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr1.cpp:248" status="valid" parentFunction="write_y_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr1.cpp:272" status="valid" parentFunction="write_y_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr1.cpp:277" status="valid" parentFunction="write_y_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="interface" location="../../../src/slr1.cpp:319" status="valid" parentFunction="kernel_nlp_slr1" variable="" isDirective="0" options="ap_ctrl_none port = return"/>
        <Pragma type="inline" location="../../../src/slr1.cpp:320" status="valid" parentFunction="kernel_nlp_slr1" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="../../../src/slr1.cpp:321" status="valid" parentFunction="kernel_nlp_slr1" variable="" isDirective="0" options="axis port = fifo_tmp_from_task1_to_task3"/>
        <Pragma type="interface" location="../../../src/slr1.cpp:322" status="valid" parentFunction="kernel_nlp_slr1" variable="" isDirective="0" options="axis port = fifo_A_from_off_chip_to_S3"/>
        <Pragma type="interface" location="../../../src/slr1.cpp:323" status="valid" parentFunction="kernel_nlp_slr1" variable="" isDirective="0" options="axis port = fifo_y_to_off_chip"/>
    </PragmaReport>
</profile>

