
*** Running vivado
    with args -log uart_led.rdi -applog -m64 -messageDb vivado.pb -mode batch -source uart_led.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source uart_led.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml

*** Running vivado
    with args -log uart_led.rdi -applog -m64 -messageDb vivado.pb -mode batch -source uart_led.tcl -notrace


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source uart_led.tcl -notrace
Command: open_checkpoint C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.runs/impl_1/uart_led.dcp
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.runs/impl_1/.Xil/Vivado-3592-Xilinx-28/dcp/uart_led.xdc]
Finished Parsing XDC File [C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.runs/impl_1/.Xil/Vivado-3592-Xilinx-28/dcp/uart_led.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 860.500 ; gain = 0.000
Restoring placement.
Restored 20 out of 20 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 860.508 ; gain = 675.496
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 862.488 ; gain = 1.934

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e27fc25d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 865.125 ; gain = 2.637

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1e27fc25d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 865.125 ; gain = 2.637

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1e27fc25d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 865.125 ; gain = 2.637
Ending Logic Optimization Task | Checksum: 1e27fc25d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 865.125 ; gain = 2.637
Implement Debug Cores | Checksum: 1e27fc25d
Logic Optimization | Checksum: 1e27fc25d

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 1e27fc25d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 865.125 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 865.125 ; gain = 4.590
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.189 . Memory (MB): peak = 865.848 ; gain = 0.055
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 867.688 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 867.688 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 16160a292

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 867.688 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 16160a292

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 867.688 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 16160a292

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 867.688 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 1ba18c221

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 867.688 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 1ba18c221

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 867.688 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 1ba18c221

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.267 . Memory (MB): peak = 867.688 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 138223f0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.655 . Memory (MB): peak = 869.207 ; gain = 1.520

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 157b0ebe2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.919 . Memory (MB): peak = 869.664 ; gain = 1.977
Phase 1.1.8.1 Place Init Design | Checksum: 1716ce37a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.949 . Memory (MB): peak = 869.664 ; gain = 1.977
Phase 1.1.8 Build Placer Netlist Model | Checksum: 1716ce37a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.950 . Memory (MB): peak = 869.664 ; gain = 1.977

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 1716ce37a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.957 . Memory (MB): peak = 869.664 ; gain = 1.977
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 1716ce37a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.966 . Memory (MB): peak = 869.664 ; gain = 1.977
Phase 1.1 Placer Initialization Core | Checksum: 1716ce37a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.967 . Memory (MB): peak = 869.664 ; gain = 1.977
Phase 1 Placer Initialization | Checksum: 1716ce37a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.968 . Memory (MB): peak = 869.664 ; gain = 1.977

Phase 2 Global Placement

Phase 2.1 Run Budgeter
Phase 2.1 Run Budgeter | Checksum: 171ef6533

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 875.270 ; gain = 7.582
Phase 2 Global Placement | Checksum: 16a841583

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 875.270 ; gain = 7.582

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16a841583

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 875.270 ; gain = 7.582

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b841687f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 875.270 ; gain = 7.582

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f1e4c84c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 875.270 ; gain = 7.582

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 1f1e617f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 875.270 ; gain = 7.582

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1f36d2c08

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 876.629 ; gain = 8.941

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f36d2c08

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 876.629 ; gain = 8.941
Phase 3 Detail Placement | Checksum: 1f36d2c08

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 876.629 ; gain = 8.941

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1a81da158

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 876.629 ; gain = 8.941

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization

Phase 4.2.1.1 Restore Best Placement
Phase 4.2.1.1 Restore Best Placement | Checksum: 19e8a9ca8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 882.641 ; gain = 14.953
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 19e8a9ca8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 882.641 ; gain = 14.953
Phase 4.2 Post Placement Optimization | Checksum: 19e8a9ca8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 882.641 ; gain = 14.953

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 19e8a9ca8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 882.641 ; gain = 14.953

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 19e8a9ca8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 882.641 ; gain = 14.953

Phase 4.4.2 Dump Critical Paths 
Phase 4.4.2 Dump Critical Paths  | Checksum: 19e8a9ca8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 882.641 ; gain = 14.953

Phase 4.4.3 Restore STA
Phase 4.4.3 Restore STA | Checksum: 19e8a9ca8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 882.641 ; gain = 14.953

Phase 4.4.4 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=-0.083 | TNS=-0.549 |

Phase 4.4.4 Print Final WNS | Checksum: 19e8a9ca8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 882.641 ; gain = 14.953
Phase 4.4 Placer Reporting | Checksum: 23b8ec2d5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 882.641 ; gain = 14.953

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 291d281df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 882.641 ; gain = 14.953
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 291d281df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 882.641 ; gain = 14.953
Ending Placer Task | Checksum: 1add94311

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 882.641 ; gain = 14.953
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 882.641 ; gain = 16.793
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 887.738 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 887.738 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 1add94311

Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1034.082 ; gain = 129.113
Phase 1 Build RT Design | Checksum: c642c17a

Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1034.082 ; gain = 129.113

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c642c17a

Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1034.082 ; gain = 129.113

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: c642c17a

Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1042.500 ; gain = 137.531

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: af9f867d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1047.316 ; gain = 142.348

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: af9f867d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1047.316 ; gain = 142.348

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: af9f867d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1047.316 ; gain = 142.348
Phase 2.5.1 Update timing with NCN CRPR | Checksum: af9f867d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1047.316 ; gain = 142.348
Phase 2.5 Update Timing | Checksum: af9f867d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1047.316 ; gain = 142.348
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.293  | TNS=0      | WHS=-2.16  | THS=-9.21  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: af9f867d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1047.316 ; gain = 142.348
Phase 2 Router Initialization | Checksum: af9f867d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1047.316 ; gain = 142.348

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10ab56912

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1047.316 ; gain = 142.348

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 12bed2074

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1047.316 ; gain = 142.348

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 12bed2074

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1047.316 ; gain = 142.348
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.293  | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 12bed2074

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1047.316 ; gain = 142.348
Phase 4.1 Global Iteration 0 | Checksum: 12bed2074

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1047.316 ; gain = 142.348
Phase 4 Rip-up And Reroute | Checksum: 12bed2074

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1047.316 ; gain = 142.348

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 12bed2074

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1047.316 ; gain = 142.348
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.293  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 12bed2074

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1047.316 ; gain = 142.348

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12bed2074

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1047.316 ; gain = 142.348
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.293  | TNS=0      | WHS=0.139  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 12bed2074

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1047.316 ; gain = 142.348
Phase 6 Post Hold Fix | Checksum: 12bed2074

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1047.316 ; gain = 142.348

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0298747 %
  Global Horizontal Routing Utilization  = 0.030426 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 12bed2074

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1048.234 ; gain = 143.266

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: e92fcb61

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1048.234 ; gain = 143.266

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.293  | TNS=0.000  | WHS=0.142  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: e92fcb61

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1048.234 ; gain = 143.266
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: e92fcb61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:39 . Memory (MB): peak = 1048.234 ; gain = 143.266

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:39 . Memory (MB): peak = 1048.234 ; gain = 143.266
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:51 . Memory (MB): peak = 1048.234 ; gain = 160.496
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Xilinx/Desktop/xup_test/lab2/lab2.runs/impl_1/uart_led_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1048.234 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./uart_led.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1247.273 ; gain = 199.039
INFO: [Common 17-206] Exiting Vivado at Fri Jul 11 08:38:55 2014...
