Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Apps/Xilinix/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 14ea654d900a441dbbed8762ea58b1e5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_ID_behav xil_defaultlib.test_bench_ID xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Sign_extend
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ID_top
Compiling module xil_defaultlib.test_bench_ID
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_ID_behav
