<profile>

<section name = "Vitis HLS Report for 'generate_ibh_64_s'" level="0">
<item name = "Date">Tue Aug 15 18:30:18 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40 ns, 4.606 ns, 1.73 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 6.400 ns, 6.400 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 116, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 106, -</column>
<column name="Register">-, -, 408, -, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="nextPsn_V_fu_581_p2">+, 0, 0, 31, 24, 24</column>
<column name="psn_V_fu_489_p2">+, 0, 0, 31, 24, 2</column>
<column name="ap_condition_198">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_203">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_208">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_213">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_242">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_46">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op61_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op85_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op88_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op95_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op98_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_201_i_nbreadreq_fu_152_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_263_nbreadreq_fu_172_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_144_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln983_fu_423_p2">icmp, 0, 0, 18, 32, 5</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_p_ZZ12generate_ibhILi64EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EELi0EEE_reg_200">13, 3, 96, 288</column>
<column name="header_header_V_4">13, 3, 96, 288</column>
<column name="stateTable2txIbh_rsp_blk_n">9, 2, 1, 2</column>
<column name="txIbh2stateTable_upd_req_blk_n">9, 2, 1, 2</column>
<column name="txIbh2stateTable_upd_req_din">13, 3, 41, 123</column>
<column name="tx_dstQpFifo_blk_n">9, 2, 1, 2</column>
<column name="tx_ibhHeaderFifo_blk_n">9, 2, 1, 2</column>
<column name="tx_ibhHeaderFifo_din">13, 3, 113, 339</column>
<column name="tx_ibhMetaFifo_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_ZZ12generate_ibhILi64EEvRN3hls6streamI7ibhMetaLi0EEERNS1_I7ap_uintILi24EELi0EEE_reg_200">96, 0, 96, 0</column>
<column name="gi_state_1">1, 0, 1, 0</column>
<column name="gi_state_1_load_reg_610">1, 0, 1, 0</column>
<column name="header_header_V_4">96, 0, 96, 0</column>
<column name="icmp_ln983_reg_645">1, 0, 1, 0</column>
<column name="meta_dest_qp_V_1">16, 0, 16, 0</column>
<column name="meta_numPkg_V">22, 0, 22, 0</column>
<column name="meta_op_code_2">32, 0, 32, 0</column>
<column name="p_Result_44_reg_631">96, 0, 96, 0</column>
<column name="qpState_req_next_psn_V_reg_640">24, 0, 24, 0</column>
<column name="tmp_201_i_reg_618">1, 0, 1, 0</column>
<column name="tmp_i_263_reg_636">1, 0, 1, 0</column>
<column name="tmp_i_reg_614">1, 0, 1, 0</column>
<column name="tmp_reg_627">1, 0, 1, 0</column>
<column name="trunc_ln957_s_reg_622">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, generate_ibh&lt;64&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, generate_ibh&lt;64&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, generate_ibh&lt;64&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, generate_ibh&lt;64&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, generate_ibh&lt;64&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, generate_ibh&lt;64&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, generate_ibh&lt;64&gt;, return value</column>
<column name="tx_ibhMetaFifo_dout">in, 192, ap_fifo, tx_ibhMetaFifo, pointer</column>
<column name="tx_ibhMetaFifo_num_data_valid">in, 4, ap_fifo, tx_ibhMetaFifo, pointer</column>
<column name="tx_ibhMetaFifo_fifo_cap">in, 4, ap_fifo, tx_ibhMetaFifo, pointer</column>
<column name="tx_ibhMetaFifo_empty_n">in, 1, ap_fifo, tx_ibhMetaFifo, pointer</column>
<column name="tx_ibhMetaFifo_read">out, 1, ap_fifo, tx_ibhMetaFifo, pointer</column>
<column name="tx_dstQpFifo_dout">in, 24, ap_fifo, tx_dstQpFifo, pointer</column>
<column name="tx_dstQpFifo_num_data_valid">in, 2, ap_fifo, tx_dstQpFifo, pointer</column>
<column name="tx_dstQpFifo_fifo_cap">in, 2, ap_fifo, tx_dstQpFifo, pointer</column>
<column name="tx_dstQpFifo_empty_n">in, 1, ap_fifo, tx_dstQpFifo, pointer</column>
<column name="tx_dstQpFifo_read">out, 1, ap_fifo, tx_dstQpFifo, pointer</column>
<column name="stateTable2txIbh_rsp_dout">in, 123, ap_fifo, stateTable2txIbh_rsp, pointer</column>
<column name="stateTable2txIbh_rsp_num_data_valid">in, 2, ap_fifo, stateTable2txIbh_rsp, pointer</column>
<column name="stateTable2txIbh_rsp_fifo_cap">in, 2, ap_fifo, stateTable2txIbh_rsp, pointer</column>
<column name="stateTable2txIbh_rsp_empty_n">in, 1, ap_fifo, stateTable2txIbh_rsp, pointer</column>
<column name="stateTable2txIbh_rsp_read">out, 1, ap_fifo, stateTable2txIbh_rsp, pointer</column>
<column name="txIbh2stateTable_upd_req_din">out, 41, ap_fifo, txIbh2stateTable_upd_req, pointer</column>
<column name="txIbh2stateTable_upd_req_num_data_valid">in, 2, ap_fifo, txIbh2stateTable_upd_req, pointer</column>
<column name="txIbh2stateTable_upd_req_fifo_cap">in, 2, ap_fifo, txIbh2stateTable_upd_req, pointer</column>
<column name="txIbh2stateTable_upd_req_full_n">in, 1, ap_fifo, txIbh2stateTable_upd_req, pointer</column>
<column name="txIbh2stateTable_upd_req_write">out, 1, ap_fifo, txIbh2stateTable_upd_req, pointer</column>
<column name="tx_ibhHeaderFifo_din">out, 113, ap_fifo, tx_ibhHeaderFifo, pointer</column>
<column name="tx_ibhHeaderFifo_num_data_valid">in, 2, ap_fifo, tx_ibhHeaderFifo, pointer</column>
<column name="tx_ibhHeaderFifo_fifo_cap">in, 2, ap_fifo, tx_ibhHeaderFifo, pointer</column>
<column name="tx_ibhHeaderFifo_full_n">in, 1, ap_fifo, tx_ibhHeaderFifo, pointer</column>
<column name="tx_ibhHeaderFifo_write">out, 1, ap_fifo, tx_ibhHeaderFifo, pointer</column>
</table>
</item>
</section>
</profile>
