# MTCMOS-Based 4-Bit Ripple Carry Adder

This project presents the **design and simulation** of a **4-bit Ripple Carry Adder (RCA)** using **MTCMOS-based 10T Full Adders**, implemented in **Cadence Virtuoso**.

By cascading four optimized 10-transistor full adders with **MTCMOS power-gating**, we achieve:
- âœ… Lower power consumption
- âœ… Faster computation speed
- âœ… Significant transistor reduction

---

## ğŸ’¡ MTCMOS Technique â€“ Recap

**MTCMOS (Multi-Threshold CMOS)** uses:
- **Low-Vt transistors** in logic paths for speed
- **High-Vt sleep transistors** to cut leakage during idle time

This design leverages MTCMOS to build an energy-efficient 4-bit adder suitable for low-power VLSI systems.

---

## ğŸ§© Module Breakdown

### 1ï¸âƒ£ MTCMOS 10T Full Adder
- Forms the building block of the RCA
- Optimized for power and delay using MTCMOS

### 2ï¸âƒ£ 4-Bit Ripple Carry Adder
- Built by cascading 4 Full Adders
- Carry-out from each FA connects to carry-in of next
- Minimal interconnect logic; symbol-based design used in Virtuoso

---

## ğŸ”§ Tools Used

| Tool              | Purpose                       |
|-------------------|-------------------------------|
| Cadence Virtuoso  | Schematic & Symbol Design     |
| Spectre Simulator | Circuit Simulation            |
| 90nm CMOS Library | Standard Cell Modeling        |

---

## ğŸ“· Schematic Snapshots

### ğŸ”§ MTCMOS 10T Full Adder  
![10T Full Adder](docs/mtcmos_10t_full_adder_circuit.png)

### ğŸ”² 10T Full Adder  
![Full Adder](docs/full_adder_schematic.png)

### ğŸ§  4-Bit RCA Schematic  
![RCA Schematic](docs/rca_4bit_schematic.png)

### ğŸ“ˆ Simulation Output  
![Simulation Output](docs/simulation_output.png)

---

## ğŸ“Š Simulation Results

| Parameter           | Value       |
|---------------------|-------------|
| Power Consumption   | 0.93 ÂµW     |
| Propagation Delay   | 89 ps       |
| Transistor Count    | ~40         |
| Technology Node     | 90nm        |


