Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Oct 18 21:15:08 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_module_timing_summary_routed.rpt -pb TOP_module_timing_summary_routed.pb -rpx TOP_module_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       3           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
SYNTH-10   Warning           Wide multiplier                                                   3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (389)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: memory_unit/divisor_freq/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (389)
--------------------------------
 There are 389 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.111        0.000                      0                  884        0.069        0.000                      0                  884        3.000        0.000                       0                   392  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100M                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 6.250}      12.500          80.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 6.250}      12.500          80.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.111        0.000                      0                  851        0.141        0.000                      0                  851        5.750        0.000                       0                   388  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.112        0.000                      0                  851        0.141        0.000                      0                  851        5.750        0.000                       0                   388  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.111        0.000                      0                  851        0.069        0.000                      0                  851  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.111        0.000                      0                  851        0.069        0.000                      0                  851  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          8.533        0.000                      0                   33        0.705        0.000                      0                   33  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          8.533        0.000                      0                   33        0.633        0.000                      0                   33  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        8.533        0.000                      0                   33        0.633        0.000                      0                   33  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        8.534        0.000                      0                   33        0.705        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.299ns  (logic 5.279ns (46.720%)  route 6.020ns (53.280%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.152 r  memory_unit/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.152    memory_unit/euc_reg[20]_i_1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.475 r  memory_unit/euc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.475    memory_unit/euc_reg[24]_i_1_n_6
    SLICE_X8Y73          FDRE                                         r  memory_unit/euc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.509    10.989    memory_unit/clk_out1
    SLICE_X8Y73          FDRE                                         r  memory_unit/euc_reg[25]/C
                         clock pessimism              0.559    11.548    
                         clock uncertainty           -0.072    11.477    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109    11.586    memory_unit/euc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.586    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.195ns  (logic 5.175ns (46.225%)  route 6.020ns (53.775%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.152 r  memory_unit/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.152    memory_unit/euc_reg[20]_i_1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.371 r  memory_unit/euc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.371    memory_unit/euc_reg[24]_i_1_n_7
    SLICE_X8Y73          FDRE                                         r  memory_unit/euc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.509    10.989    memory_unit/clk_out1
    SLICE_X8Y73          FDRE                                         r  memory_unit/euc_reg[24]/C
                         clock pessimism              0.559    11.548    
                         clock uncertainty           -0.072    11.477    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109    11.586    memory_unit/euc_reg[24]
  -------------------------------------------------------------------
                         required time                         11.586    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.182ns  (logic 5.162ns (46.162%)  route 6.020ns (53.838%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.358 r  memory_unit/euc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.358    memory_unit/euc_reg[20]_i_1_n_6
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[21]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109    11.587    memory_unit/euc_reg[21]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.174ns  (logic 5.154ns (46.124%)  route 6.020ns (53.876%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.350 r  memory_unit/euc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.350    memory_unit/euc_reg[20]_i_1_n_4
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[23]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109    11.587    memory_unit/euc_reg[23]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.098ns  (logic 5.078ns (45.755%)  route 6.020ns (54.245%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.274 r  memory_unit/euc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.274    memory_unit/euc_reg[20]_i_1_n_5
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[22]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109    11.587    memory_unit/euc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.078ns  (logic 5.058ns (45.657%)  route 6.020ns (54.343%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.254 r  memory_unit/euc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.254    memory_unit/euc_reg[20]_i_1_n_7
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[20]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109    11.587    memory_unit/euc_reg[20]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.065ns  (logic 5.045ns (45.593%)  route 6.020ns (54.407%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.241 r  memory_unit/euc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.241    memory_unit/euc_reg[16]_i_1_n_6
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[17]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.109    11.589    memory_unit/euc_reg[17]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.057ns  (logic 5.037ns (45.554%)  route 6.020ns (54.446%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.233 r  memory_unit/euc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.233    memory_unit/euc_reg[16]_i_1_n_4
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[19]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.109    11.589    memory_unit/euc_reg[19]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.981ns  (logic 4.961ns (45.177%)  route 6.020ns (54.823%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.157 r  memory_unit/euc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.157    memory_unit/euc_reg[16]_i_1_n_5
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[18]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.109    11.589    memory_unit/euc_reg[18]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.961ns  (logic 4.941ns (45.077%)  route 6.020ns (54.923%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.137 r  memory_unit/euc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.137    memory_unit/euc_reg[16]_i_1_n_7
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[16]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.109    11.589    memory_unit/euc_reg[16]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  1.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 memory_unit/nolabel_line226/shift_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/nolabel_line226/shift_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.594    -0.570    memory_unit/nolabel_line226/clk_out1
    SLICE_X3Y71          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memory_unit/nolabel_line226/shift_reg[27]/Q
                         net (fo=4, routed)           0.089    -0.341    memory_unit/nolabel_line226/shift_reg_n_0_[27]
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.045    -0.296 r  memory_unit/nolabel_line226/shift[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    memory_unit/nolabel_line226/shift[28]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.865    -0.808    memory_unit/nolabel_line226/clk_out1
    SLICE_X2Y71          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[28]/C
                         clock pessimism              0.251    -0.557    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.121    -0.436    memory_unit/nolabel_line226/shift_reg[28]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.568    -0.596    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X13Y68         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.103    -0.352    uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X12Y68         LUT3 (Prop_lut3_I1_O)        0.045    -0.307 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X12Y68         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.837    -0.836    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X12Y68         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.121    -0.462    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_count_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.500%)  route 0.062ns (27.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.600    -0.564    memory_unit/address_counter/clk_out1
    SLICE_X2Y63          FDCE                                         r  memory_unit/address_counter/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  memory_unit/address_counter/count_reg[10]/Q
                         net (fo=2, routed)           0.062    -0.338    memory_unit/count_reg[10]
    SLICE_X3Y63          FDRE                                         r  memory_unit/addr_count_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.872    -0.801    memory_unit/clk_out1
    SLICE_X3Y63          FDRE                                         r  memory_unit/addr_count_2_reg[10]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.046    -0.505    memory_unit/addr_count_2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.636%)  route 0.117ns (45.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X9Y64          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/Q
                         net (fo=4, routed)           0.117    -0.335    memory_unit/din_reg[7]_0[3]
    SLICE_X8Y65          FDRE                                         r  memory_unit/din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.840    -0.833    memory_unit/clk_out1
    SLICE_X8Y65          FDRE                                         r  memory_unit/din_reg[3]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.076    -0.503    memory_unit/din_reg[3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.190ns (60.616%)  route 0.123ns (39.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.123    -0.330    uart_basic_inst/uart_rx_blk/sel_out_reg[1]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.049    -0.281 r  uart_basic_inst/uart_rx_blk/sel_i_1/O
                         net (fo=1, routed)           0.000    -0.281    memory_unit/sel_reg_0
    SLICE_X8Y66          FDRE                                         r  memory_unit/sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.839    -0.834    memory_unit/clk_out1
    SLICE_X8Y66          FDRE                                         r  memory_unit/sel_reg/C
                         clock pessimism              0.253    -0.581    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.131    -0.450    memory_unit/sel_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 memory_unit/nolabel_line226/shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/nolabel_line226/bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.891%)  route 0.153ns (52.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.591    -0.573    memory_unit/nolabel_line226/clk_out1
    SLICE_X4Y73          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  memory_unit/nolabel_line226/shift_reg[1]/Q
                         net (fo=5, routed)           0.153    -0.279    memory_unit/nolabel_line226/shift_reg_n_0_[1]
    SLICE_X3Y72          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.864    -0.809    memory_unit/nolabel_line226/clk_out1
    SLICE_X3Y72          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[2]/C
                         clock pessimism              0.275    -0.534    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.072    -0.462    memory_unit/nolabel_line226/bcd_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 memory_unit/nolabel_line226/shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/nolabel_line226/bcd_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.086%)  route 0.135ns (48.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.591    -0.573    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y74          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  memory_unit/nolabel_line226/shift_reg[8]/Q
                         net (fo=6, routed)           0.135    -0.297    memory_unit/nolabel_line226/shift_reg_n_0_[8]
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.862    -0.811    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[9]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.078    -0.481    memory_unit/nolabel_line226/bcd_reg[9]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.567    -0.597    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y69         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[8]/Q
                         net (fo=1, routed)           0.059    -0.390    memory_unit/euc_FSM/CurrentState[8]
    SLICE_X12Y69         LUT4 (Prop_lut4_I0_O)        0.098    -0.292 r  memory_unit/euc_FSM/FSM_onehot_CurrentState[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    memory_unit/euc_FSM/NextState[9]
    SLICE_X12Y69         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.836    -0.837    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y69         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[9]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X12Y69         FDRE (Hold_fdre_C_D)         0.120    -0.477    memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[9]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.566    -0.598    memory_unit/distancia_FSM/clk_out1
    SLICE_X10Y70         FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[8]/Q
                         net (fo=1, routed)           0.082    -0.352    memory_unit/distancia_FSM/CurrentState[8]
    SLICE_X11Y70         LUT4 (Prop_lut4_I0_O)        0.045    -0.307 r  memory_unit/distancia_FSM/FSM_onehot_CurrentState[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.307    memory_unit/distancia_FSM/NextState[9]
    SLICE_X11Y70         FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    memory_unit/distancia_FSM/clk_out1
    SLICE_X11Y70         FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[9]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X11Y70         FDRE (Hold_fdre_C_D)         0.092    -0.493    memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[9]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.719%)  route 0.082ns (28.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X12Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/Q
                         net (fo=4, routed)           0.082    -0.347    uart_basic_inst/uart_rx_blk/spacing_counter[0]
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.302 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X13Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X13Y64         FDRE (Hold_fdre_C_D)         0.092    -0.488    uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y26     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y26     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y27     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y27     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y16   clk100MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         12.500      11.500     SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X9Y66      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y66      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y66      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y66      main_FSM/FSM_onehot_CurrentState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y66      main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y66      main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y66      main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y66      main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y66      main_FSM/FSM_onehot_CurrentState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk100MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.299ns  (logic 5.279ns (46.720%)  route 6.020ns (53.280%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.152 r  memory_unit/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.152    memory_unit/euc_reg[20]_i_1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.475 r  memory_unit/euc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.475    memory_unit/euc_reg[24]_i_1_n_6
    SLICE_X8Y73          FDRE                                         r  memory_unit/euc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.509    10.989    memory_unit/clk_out1
    SLICE_X8Y73          FDRE                                         r  memory_unit/euc_reg[25]/C
                         clock pessimism              0.559    11.548    
                         clock uncertainty           -0.071    11.477    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109    11.586    memory_unit/euc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.586    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.195ns  (logic 5.175ns (46.225%)  route 6.020ns (53.775%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.152 r  memory_unit/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.152    memory_unit/euc_reg[20]_i_1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.371 r  memory_unit/euc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.371    memory_unit/euc_reg[24]_i_1_n_7
    SLICE_X8Y73          FDRE                                         r  memory_unit/euc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.509    10.989    memory_unit/clk_out1
    SLICE_X8Y73          FDRE                                         r  memory_unit/euc_reg[24]/C
                         clock pessimism              0.559    11.548    
                         clock uncertainty           -0.071    11.477    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109    11.586    memory_unit/euc_reg[24]
  -------------------------------------------------------------------
                         required time                         11.586    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.182ns  (logic 5.162ns (46.162%)  route 6.020ns (53.838%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.358 r  memory_unit/euc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.358    memory_unit/euc_reg[20]_i_1_n_6
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[21]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.071    11.478    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109    11.587    memory_unit/euc_reg[21]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.174ns  (logic 5.154ns (46.124%)  route 6.020ns (53.876%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.350 r  memory_unit/euc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.350    memory_unit/euc_reg[20]_i_1_n_4
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[23]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.071    11.478    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109    11.587    memory_unit/euc_reg[23]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.098ns  (logic 5.078ns (45.755%)  route 6.020ns (54.245%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.274 r  memory_unit/euc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.274    memory_unit/euc_reg[20]_i_1_n_5
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[22]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.071    11.478    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109    11.587    memory_unit/euc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.078ns  (logic 5.058ns (45.657%)  route 6.020ns (54.343%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.254 r  memory_unit/euc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.254    memory_unit/euc_reg[20]_i_1_n_7
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[20]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.071    11.478    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109    11.587    memory_unit/euc_reg[20]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.065ns  (logic 5.045ns (45.593%)  route 6.020ns (54.407%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.241 r  memory_unit/euc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.241    memory_unit/euc_reg[16]_i_1_n_6
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[17]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.071    11.480    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.109    11.589    memory_unit/euc_reg[17]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.057ns  (logic 5.037ns (45.554%)  route 6.020ns (54.446%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.233 r  memory_unit/euc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.233    memory_unit/euc_reg[16]_i_1_n_4
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[19]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.071    11.480    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.109    11.589    memory_unit/euc_reg[19]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.981ns  (logic 4.961ns (45.177%)  route 6.020ns (54.823%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.157 r  memory_unit/euc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.157    memory_unit/euc_reg[16]_i_1_n_5
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[18]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.071    11.480    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.109    11.589    memory_unit/euc_reg[18]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.961ns  (logic 4.941ns (45.077%)  route 6.020ns (54.923%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.137 r  memory_unit/euc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.137    memory_unit/euc_reg[16]_i_1_n_7
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[16]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.071    11.480    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.109    11.589    memory_unit/euc_reg[16]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  1.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 memory_unit/nolabel_line226/shift_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/nolabel_line226/shift_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.594    -0.570    memory_unit/nolabel_line226/clk_out1
    SLICE_X3Y71          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memory_unit/nolabel_line226/shift_reg[27]/Q
                         net (fo=4, routed)           0.089    -0.341    memory_unit/nolabel_line226/shift_reg_n_0_[27]
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.045    -0.296 r  memory_unit/nolabel_line226/shift[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    memory_unit/nolabel_line226/shift[28]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.865    -0.808    memory_unit/nolabel_line226/clk_out1
    SLICE_X2Y71          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[28]/C
                         clock pessimism              0.251    -0.557    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.121    -0.436    memory_unit/nolabel_line226/shift_reg[28]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.568    -0.596    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X13Y68         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.103    -0.352    uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X12Y68         LUT3 (Prop_lut3_I1_O)        0.045    -0.307 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X12Y68         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.837    -0.836    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X12Y68         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.121    -0.462    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_count_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.500%)  route 0.062ns (27.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.600    -0.564    memory_unit/address_counter/clk_out1
    SLICE_X2Y63          FDCE                                         r  memory_unit/address_counter/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  memory_unit/address_counter/count_reg[10]/Q
                         net (fo=2, routed)           0.062    -0.338    memory_unit/count_reg[10]
    SLICE_X3Y63          FDRE                                         r  memory_unit/addr_count_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.872    -0.801    memory_unit/clk_out1
    SLICE_X3Y63          FDRE                                         r  memory_unit/addr_count_2_reg[10]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.046    -0.505    memory_unit/addr_count_2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.636%)  route 0.117ns (45.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X9Y64          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/Q
                         net (fo=4, routed)           0.117    -0.335    memory_unit/din_reg[7]_0[3]
    SLICE_X8Y65          FDRE                                         r  memory_unit/din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.840    -0.833    memory_unit/clk_out1
    SLICE_X8Y65          FDRE                                         r  memory_unit/din_reg[3]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.076    -0.503    memory_unit/din_reg[3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.190ns (60.616%)  route 0.123ns (39.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.123    -0.330    uart_basic_inst/uart_rx_blk/sel_out_reg[1]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.049    -0.281 r  uart_basic_inst/uart_rx_blk/sel_i_1/O
                         net (fo=1, routed)           0.000    -0.281    memory_unit/sel_reg_0
    SLICE_X8Y66          FDRE                                         r  memory_unit/sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.839    -0.834    memory_unit/clk_out1
    SLICE_X8Y66          FDRE                                         r  memory_unit/sel_reg/C
                         clock pessimism              0.253    -0.581    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.131    -0.450    memory_unit/sel_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 memory_unit/nolabel_line226/shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/nolabel_line226/bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.891%)  route 0.153ns (52.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.591    -0.573    memory_unit/nolabel_line226/clk_out1
    SLICE_X4Y73          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  memory_unit/nolabel_line226/shift_reg[1]/Q
                         net (fo=5, routed)           0.153    -0.279    memory_unit/nolabel_line226/shift_reg_n_0_[1]
    SLICE_X3Y72          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.864    -0.809    memory_unit/nolabel_line226/clk_out1
    SLICE_X3Y72          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[2]/C
                         clock pessimism              0.275    -0.534    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.072    -0.462    memory_unit/nolabel_line226/bcd_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 memory_unit/nolabel_line226/shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/nolabel_line226/bcd_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.086%)  route 0.135ns (48.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.591    -0.573    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y74          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  memory_unit/nolabel_line226/shift_reg[8]/Q
                         net (fo=6, routed)           0.135    -0.297    memory_unit/nolabel_line226/shift_reg_n_0_[8]
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.862    -0.811    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[9]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.078    -0.481    memory_unit/nolabel_line226/bcd_reg[9]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.567    -0.597    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y69         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[8]/Q
                         net (fo=1, routed)           0.059    -0.390    memory_unit/euc_FSM/CurrentState[8]
    SLICE_X12Y69         LUT4 (Prop_lut4_I0_O)        0.098    -0.292 r  memory_unit/euc_FSM/FSM_onehot_CurrentState[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    memory_unit/euc_FSM/NextState[9]
    SLICE_X12Y69         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.836    -0.837    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y69         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[9]/C
                         clock pessimism              0.240    -0.597    
    SLICE_X12Y69         FDRE (Hold_fdre_C_D)         0.120    -0.477    memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[9]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.566    -0.598    memory_unit/distancia_FSM/clk_out1
    SLICE_X10Y70         FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[8]/Q
                         net (fo=1, routed)           0.082    -0.352    memory_unit/distancia_FSM/CurrentState[8]
    SLICE_X11Y70         LUT4 (Prop_lut4_I0_O)        0.045    -0.307 r  memory_unit/distancia_FSM/FSM_onehot_CurrentState[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.307    memory_unit/distancia_FSM/NextState[9]
    SLICE_X11Y70         FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    memory_unit/distancia_FSM/clk_out1
    SLICE_X11Y70         FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[9]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X11Y70         FDRE (Hold_fdre_C_D)         0.092    -0.493    memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[9]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.719%)  route 0.082ns (28.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X12Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/Q
                         net (fo=4, routed)           0.082    -0.347    uart_basic_inst/uart_rx_blk/spacing_counter[0]
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.302 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X13Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X13Y64         FDRE (Hold_fdre_C_D)         0.092    -0.488    uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y26     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y26     memory_unit/BRAMA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y27     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.500      9.924      RAMB18_X0Y27     memory_unit/BRAMB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y16   clk100MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         12.500      11.251     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         12.500      11.500     SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X9Y66      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y66      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y66      main_FSM/FSM_onehot_CurrentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y66      main_FSM/FSM_onehot_CurrentState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y66      main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y66      main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y66      main_FSM/FSM_onehot_CurrentState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y65      main_FSM/FSM_onehot_CurrentState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y66      main_FSM/FSM_onehot_CurrentState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X9Y66      main_FSM/FSM_onehot_CurrentState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk100MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.299ns  (logic 5.279ns (46.720%)  route 6.020ns (53.280%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.152 r  memory_unit/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.152    memory_unit/euc_reg[20]_i_1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.475 r  memory_unit/euc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.475    memory_unit/euc_reg[24]_i_1_n_6
    SLICE_X8Y73          FDRE                                         r  memory_unit/euc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.509    10.989    memory_unit/clk_out1
    SLICE_X8Y73          FDRE                                         r  memory_unit/euc_reg[25]/C
                         clock pessimism              0.559    11.548    
                         clock uncertainty           -0.072    11.477    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109    11.586    memory_unit/euc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.586    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.195ns  (logic 5.175ns (46.225%)  route 6.020ns (53.775%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.152 r  memory_unit/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.152    memory_unit/euc_reg[20]_i_1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.371 r  memory_unit/euc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.371    memory_unit/euc_reg[24]_i_1_n_7
    SLICE_X8Y73          FDRE                                         r  memory_unit/euc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.509    10.989    memory_unit/clk_out1
    SLICE_X8Y73          FDRE                                         r  memory_unit/euc_reg[24]/C
                         clock pessimism              0.559    11.548    
                         clock uncertainty           -0.072    11.477    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109    11.586    memory_unit/euc_reg[24]
  -------------------------------------------------------------------
                         required time                         11.586    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.182ns  (logic 5.162ns (46.162%)  route 6.020ns (53.838%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.358 r  memory_unit/euc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.358    memory_unit/euc_reg[20]_i_1_n_6
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[21]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109    11.587    memory_unit/euc_reg[21]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.174ns  (logic 5.154ns (46.124%)  route 6.020ns (53.876%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.350 r  memory_unit/euc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.350    memory_unit/euc_reg[20]_i_1_n_4
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[23]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109    11.587    memory_unit/euc_reg[23]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.098ns  (logic 5.078ns (45.755%)  route 6.020ns (54.245%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.274 r  memory_unit/euc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.274    memory_unit/euc_reg[20]_i_1_n_5
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[22]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109    11.587    memory_unit/euc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.078ns  (logic 5.058ns (45.657%)  route 6.020ns (54.343%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.254 r  memory_unit/euc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.254    memory_unit/euc_reg[20]_i_1_n_7
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[20]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109    11.587    memory_unit/euc_reg[20]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.065ns  (logic 5.045ns (45.593%)  route 6.020ns (54.407%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.241 r  memory_unit/euc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.241    memory_unit/euc_reg[16]_i_1_n_6
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[17]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.109    11.589    memory_unit/euc_reg[17]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.057ns  (logic 5.037ns (45.554%)  route 6.020ns (54.446%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.233 r  memory_unit/euc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.233    memory_unit/euc_reg[16]_i_1_n_4
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[19]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.109    11.589    memory_unit/euc_reg[19]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.981ns  (logic 4.961ns (45.177%)  route 6.020ns (54.823%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.157 r  memory_unit/euc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.157    memory_unit/euc_reg[16]_i_1_n_5
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[18]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.109    11.589    memory_unit/euc_reg[18]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.961ns  (logic 4.941ns (45.077%)  route 6.020ns (54.923%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.137 r  memory_unit/euc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.137    memory_unit/euc_reg[16]_i_1_n_7
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[16]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.109    11.589    memory_unit/euc_reg[16]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  1.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 memory_unit/nolabel_line226/shift_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/nolabel_line226/shift_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.594    -0.570    memory_unit/nolabel_line226/clk_out1
    SLICE_X3Y71          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memory_unit/nolabel_line226/shift_reg[27]/Q
                         net (fo=4, routed)           0.089    -0.341    memory_unit/nolabel_line226/shift_reg_n_0_[27]
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.045    -0.296 r  memory_unit/nolabel_line226/shift[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    memory_unit/nolabel_line226/shift[28]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.865    -0.808    memory_unit/nolabel_line226/clk_out1
    SLICE_X2Y71          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[28]/C
                         clock pessimism              0.251    -0.557    
                         clock uncertainty            0.072    -0.486    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.121    -0.365    memory_unit/nolabel_line226/shift_reg[28]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.568    -0.596    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X13Y68         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.103    -0.352    uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X12Y68         LUT3 (Prop_lut3_I1_O)        0.045    -0.307 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X12Y68         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.837    -0.836    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X12Y68         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.072    -0.512    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.121    -0.391    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_count_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.500%)  route 0.062ns (27.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.600    -0.564    memory_unit/address_counter/clk_out1
    SLICE_X2Y63          FDCE                                         r  memory_unit/address_counter/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  memory_unit/address_counter/count_reg[10]/Q
                         net (fo=2, routed)           0.062    -0.338    memory_unit/count_reg[10]
    SLICE_X3Y63          FDRE                                         r  memory_unit/addr_count_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.872    -0.801    memory_unit/clk_out1
    SLICE_X3Y63          FDRE                                         r  memory_unit/addr_count_2_reg[10]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.072    -0.480    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.046    -0.434    memory_unit/addr_count_2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.636%)  route 0.117ns (45.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X9Y64          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/Q
                         net (fo=4, routed)           0.117    -0.335    memory_unit/din_reg[7]_0[3]
    SLICE_X8Y65          FDRE                                         r  memory_unit/din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.840    -0.833    memory_unit/clk_out1
    SLICE_X8Y65          FDRE                                         r  memory_unit/din_reg[3]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.072    -0.508    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.076    -0.432    memory_unit/din_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.190ns (60.616%)  route 0.123ns (39.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.123    -0.330    uart_basic_inst/uart_rx_blk/sel_out_reg[1]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.049    -0.281 r  uart_basic_inst/uart_rx_blk/sel_i_1/O
                         net (fo=1, routed)           0.000    -0.281    memory_unit/sel_reg_0
    SLICE_X8Y66          FDRE                                         r  memory_unit/sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.839    -0.834    memory_unit/clk_out1
    SLICE_X8Y66          FDRE                                         r  memory_unit/sel_reg/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.072    -0.510    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.131    -0.379    memory_unit/sel_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 memory_unit/nolabel_line226/shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/nolabel_line226/bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.891%)  route 0.153ns (52.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.591    -0.573    memory_unit/nolabel_line226/clk_out1
    SLICE_X4Y73          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  memory_unit/nolabel_line226/shift_reg[1]/Q
                         net (fo=5, routed)           0.153    -0.279    memory_unit/nolabel_line226/shift_reg_n_0_[1]
    SLICE_X3Y72          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.864    -0.809    memory_unit/nolabel_line226/clk_out1
    SLICE_X3Y72          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[2]/C
                         clock pessimism              0.275    -0.534    
                         clock uncertainty            0.072    -0.463    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.072    -0.391    memory_unit/nolabel_line226/bcd_reg[2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 memory_unit/nolabel_line226/shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/nolabel_line226/bcd_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.086%)  route 0.135ns (48.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.591    -0.573    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y74          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  memory_unit/nolabel_line226/shift_reg[8]/Q
                         net (fo=6, routed)           0.135    -0.297    memory_unit/nolabel_line226/shift_reg_n_0_[8]
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.862    -0.811    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[9]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.072    -0.488    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.078    -0.410    memory_unit/nolabel_line226/bcd_reg[9]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.567    -0.597    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y69         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[8]/Q
                         net (fo=1, routed)           0.059    -0.390    memory_unit/euc_FSM/CurrentState[8]
    SLICE_X12Y69         LUT4 (Prop_lut4_I0_O)        0.098    -0.292 r  memory_unit/euc_FSM/FSM_onehot_CurrentState[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    memory_unit/euc_FSM/NextState[9]
    SLICE_X12Y69         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.836    -0.837    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y69         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[9]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.072    -0.526    
    SLICE_X12Y69         FDRE (Hold_fdre_C_D)         0.120    -0.406    memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[9]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.566    -0.598    memory_unit/distancia_FSM/clk_out1
    SLICE_X10Y70         FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[8]/Q
                         net (fo=1, routed)           0.082    -0.352    memory_unit/distancia_FSM/CurrentState[8]
    SLICE_X11Y70         LUT4 (Prop_lut4_I0_O)        0.045    -0.307 r  memory_unit/distancia_FSM/FSM_onehot_CurrentState[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.307    memory_unit/distancia_FSM/NextState[9]
    SLICE_X11Y70         FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    memory_unit/distancia_FSM/clk_out1
    SLICE_X11Y70         FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[9]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.072    -0.514    
    SLICE_X11Y70         FDRE (Hold_fdre_C_D)         0.092    -0.422    memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[9]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.719%)  route 0.082ns (28.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X12Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/Q
                         net (fo=4, routed)           0.082    -0.347    uart_basic_inst/uart_rx_blk/spacing_counter[0]
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.302 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X13Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.072    -0.509    
    SLICE_X13Y64         FDRE (Hold_fdre_C_D)         0.092    -0.417    uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.299ns  (logic 5.279ns (46.720%)  route 6.020ns (53.280%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.152 r  memory_unit/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.152    memory_unit/euc_reg[20]_i_1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.475 r  memory_unit/euc_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.475    memory_unit/euc_reg[24]_i_1_n_6
    SLICE_X8Y73          FDRE                                         r  memory_unit/euc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.509    10.989    memory_unit/clk_out1
    SLICE_X8Y73          FDRE                                         r  memory_unit/euc_reg[25]/C
                         clock pessimism              0.559    11.548    
                         clock uncertainty           -0.072    11.477    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109    11.586    memory_unit/euc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.586    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.195ns  (logic 5.175ns (46.225%)  route 6.020ns (53.775%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 10.989 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.152 r  memory_unit/euc_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.152    memory_unit/euc_reg[20]_i_1_n_0
    SLICE_X8Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.371 r  memory_unit/euc_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.371    memory_unit/euc_reg[24]_i_1_n_7
    SLICE_X8Y73          FDRE                                         r  memory_unit/euc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.509    10.989    memory_unit/clk_out1
    SLICE_X8Y73          FDRE                                         r  memory_unit/euc_reg[24]/C
                         clock pessimism              0.559    11.548    
                         clock uncertainty           -0.072    11.477    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.109    11.586    memory_unit/euc_reg[24]
  -------------------------------------------------------------------
                         required time                         11.586    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.182ns  (logic 5.162ns (46.162%)  route 6.020ns (53.838%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.358 r  memory_unit/euc_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.358    memory_unit/euc_reg[20]_i_1_n_6
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[21]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109    11.587    memory_unit/euc_reg[21]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.174ns  (logic 5.154ns (46.124%)  route 6.020ns (53.876%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.350 r  memory_unit/euc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.350    memory_unit/euc_reg[20]_i_1_n_4
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[23]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109    11.587    memory_unit/euc_reg[23]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.098ns  (logic 5.078ns (45.755%)  route 6.020ns (54.245%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.274 r  memory_unit/euc_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.274    memory_unit/euc_reg[20]_i_1_n_5
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[22]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109    11.587    memory_unit/euc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.078ns  (logic 5.058ns (45.657%)  route 6.020ns (54.343%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 10.990 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.035 r  memory_unit/euc_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.035    memory_unit/euc_reg[16]_i_1_n_0
    SLICE_X8Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.254 r  memory_unit/euc_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.254    memory_unit/euc_reg[20]_i_1_n_7
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.510    10.990    memory_unit/clk_out1
    SLICE_X8Y72          FDRE                                         r  memory_unit/euc_reg[20]/C
                         clock pessimism              0.559    11.549    
                         clock uncertainty           -0.072    11.478    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.109    11.587    memory_unit/euc_reg[20]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.065ns  (logic 5.045ns (45.593%)  route 6.020ns (54.407%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.241 r  memory_unit/euc_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.241    memory_unit/euc_reg[16]_i_1_n_6
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[17]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.109    11.589    memory_unit/euc_reg[17]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.057ns  (logic 5.037ns (45.554%)  route 6.020ns (54.446%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.233 r  memory_unit/euc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.233    memory_unit/euc_reg[16]_i_1_n_4
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[19]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.109    11.589    memory_unit/euc_reg[19]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.981ns  (logic 4.961ns (45.177%)  route 6.020ns (54.823%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.157 r  memory_unit/euc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.157    memory_unit/euc_reg[16]_i_1_n_5
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[18]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.109    11.589    memory_unit/euc_reg[18]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 memory_unit/abs1_carry_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.961ns  (logic 4.941ns (45.077%)  route 6.020ns (54.923%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 10.992 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.715    -0.825    memory_unit/clk_out1
    SLICE_X5Y67          FDRE                                         r  memory_unit/abs1_carry_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  memory_unit/abs1_carry_i_2_psbram/Q
                         net (fo=7, routed)           1.011     0.642    memory_unit/BRAMA_n_2
    SLICE_X5Y66          LUT4 (Prop_lut4_I0_O)        0.124     0.766 r  memory_unit/abs1_carry_i_6/O
                         net (fo=1, routed)           0.000     0.766    memory_unit/abs1_carry_i_6_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.164 r  memory_unit/abs1_carry/CO[3]
                         net (fo=7, routed)           0.917     2.081    memory_unit/abs1
    SLICE_X5Y67          LUT2 (Prop_lut2_I0_O)        0.150     2.231 r  memory_unit/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.231    memory_unit/i__carry_i_4__1_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     2.803 r  memory_unit/_inferred__1/i__carry/O[3]
                         net (fo=24, routed)          1.070     3.873    memory_unit/A[3]
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.306     4.179 r  memory_unit/euc1__28_carry_i_1/O
                         net (fo=1, routed)           0.479     4.657    memory_unit/euc1__28_carry_i_1_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.042 r  memory_unit/euc1__28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.042    memory_unit/euc1__28_carry_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.376 r  memory_unit/euc1__28_carry__0/O[1]
                         net (fo=3, routed)           0.811     6.188    memory_unit/euc1__28_carry__0_n_6
    SLICE_X9Y69          LUT4 (Prop_lut4_I2_O)        0.303     6.491 r  memory_unit/euc1__58_carry__0_i_11/O
                         net (fo=3, routed)           0.461     6.952    memory_unit/euc1__58_carry__0_i_11_n_0
    SLICE_X9Y70          LUT6 (Prop_lut6_I3_O)        0.124     7.076 r  memory_unit/euc1__58_carry__0_i_3/O
                         net (fo=1, routed)           0.552     7.628    memory_unit/euc1__58_carry__0_i_3_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.135 r  memory_unit/euc1__58_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.135    memory_unit/euc1__58_carry__0_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.469 r  memory_unit/euc1__58_carry__1/O[1]
                         net (fo=2, routed)           0.720     9.189    memory_unit/euc1[12]
    SLICE_X8Y70          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.729     9.918 r  memory_unit/euc_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.918    memory_unit/euc_reg[12]_i_1_n_0
    SLICE_X8Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.137 r  memory_unit/euc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.137    memory_unit/euc_reg[16]_i_1_n_7
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.512    10.992    memory_unit/clk_out1
    SLICE_X8Y71          FDRE                                         r  memory_unit/euc_reg[16]/C
                         clock pessimism              0.559    11.551    
                         clock uncertainty           -0.072    11.480    
    SLICE_X8Y71          FDRE (Setup_fdre_C_D)        0.109    11.589    memory_unit/euc_reg[16]
  -------------------------------------------------------------------
                         required time                         11.589    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  1.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 memory_unit/nolabel_line226/shift_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/nolabel_line226/shift_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.594    -0.570    memory_unit/nolabel_line226/clk_out1
    SLICE_X3Y71          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memory_unit/nolabel_line226/shift_reg[27]/Q
                         net (fo=4, routed)           0.089    -0.341    memory_unit/nolabel_line226/shift_reg_n_0_[27]
    SLICE_X2Y71          LUT4 (Prop_lut4_I0_O)        0.045    -0.296 r  memory_unit/nolabel_line226/shift[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    memory_unit/nolabel_line226/shift[28]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.865    -0.808    memory_unit/nolabel_line226/clk_out1
    SLICE_X2Y71          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[28]/C
                         clock pessimism              0.251    -0.557    
                         clock uncertainty            0.072    -0.486    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.121    -0.365    memory_unit/nolabel_line226/shift_reg[28]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.568    -0.596    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X13Y68         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.103    -0.352    uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X12Y68         LUT3 (Prop_lut3_I1_O)        0.045    -0.307 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X12Y68         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.837    -0.836    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X12Y68         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.072    -0.512    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.121    -0.391    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 memory_unit/address_counter/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/addr_count_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.500%)  route 0.062ns (27.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.600    -0.564    memory_unit/address_counter/clk_out1
    SLICE_X2Y63          FDCE                                         r  memory_unit/address_counter/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  memory_unit/address_counter/count_reg[10]/Q
                         net (fo=2, routed)           0.062    -0.338    memory_unit/count_reg[10]
    SLICE_X3Y63          FDRE                                         r  memory_unit/addr_count_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.872    -0.801    memory_unit/clk_out1
    SLICE_X3Y63          FDRE                                         r  memory_unit/addr_count_2_reg[10]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.072    -0.480    
    SLICE_X3Y63          FDRE (Hold_fdre_C_D)         0.046    -0.434    memory_unit/addr_count_2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/din_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.636%)  route 0.117ns (45.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X9Y64          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  uart_basic_inst/uart_rx_blk/rx_data_reg[3]/Q
                         net (fo=4, routed)           0.117    -0.335    memory_unit/din_reg[7]_0[3]
    SLICE_X8Y65          FDRE                                         r  memory_unit/din_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.840    -0.833    memory_unit/clk_out1
    SLICE_X8Y65          FDRE                                         r  memory_unit/din_reg[3]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.072    -0.508    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.076    -0.432    memory_unit/din_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.190ns (60.616%)  route 0.123ns (39.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  main_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.123    -0.330    uart_basic_inst/uart_rx_blk/sel_out_reg[1]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.049    -0.281 r  uart_basic_inst/uart_rx_blk/sel_i_1/O
                         net (fo=1, routed)           0.000    -0.281    memory_unit/sel_reg_0
    SLICE_X8Y66          FDRE                                         r  memory_unit/sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.839    -0.834    memory_unit/clk_out1
    SLICE_X8Y66          FDRE                                         r  memory_unit/sel_reg/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.072    -0.510    
    SLICE_X8Y66          FDRE (Hold_fdre_C_D)         0.131    -0.379    memory_unit/sel_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 memory_unit/nolabel_line226/shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/nolabel_line226/bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.891%)  route 0.153ns (52.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.591    -0.573    memory_unit/nolabel_line226/clk_out1
    SLICE_X4Y73          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  memory_unit/nolabel_line226/shift_reg[1]/Q
                         net (fo=5, routed)           0.153    -0.279    memory_unit/nolabel_line226/shift_reg_n_0_[1]
    SLICE_X3Y72          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.864    -0.809    memory_unit/nolabel_line226/clk_out1
    SLICE_X3Y72          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[2]/C
                         clock pessimism              0.275    -0.534    
                         clock uncertainty            0.072    -0.463    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.072    -0.391    memory_unit/nolabel_line226/bcd_reg[2]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 memory_unit/nolabel_line226/shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/nolabel_line226/bcd_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.086%)  route 0.135ns (48.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.591    -0.573    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y74          FDRE                                         r  memory_unit/nolabel_line226/shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  memory_unit/nolabel_line226/shift_reg[8]/Q
                         net (fo=6, routed)           0.135    -0.297    memory_unit/nolabel_line226/shift_reg_n_0_[8]
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.862    -0.811    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[9]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.072    -0.488    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.078    -0.410    memory_unit/nolabel_line226/bcd_reg[9]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.567    -0.597    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y69         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[8]/Q
                         net (fo=1, routed)           0.059    -0.390    memory_unit/euc_FSM/CurrentState[8]
    SLICE_X12Y69         LUT4 (Prop_lut4_I0_O)        0.098    -0.292 r  memory_unit/euc_FSM/FSM_onehot_CurrentState[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    memory_unit/euc_FSM/NextState[9]
    SLICE_X12Y69         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.836    -0.837    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y69         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[9]/C
                         clock pessimism              0.240    -0.597    
                         clock uncertainty            0.072    -0.526    
    SLICE_X12Y69         FDRE (Hold_fdre_C_D)         0.120    -0.406    memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[9]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.566    -0.598    memory_unit/distancia_FSM/clk_out1
    SLICE_X10Y70         FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[8]/Q
                         net (fo=1, routed)           0.082    -0.352    memory_unit/distancia_FSM/CurrentState[8]
    SLICE_X11Y70         LUT4 (Prop_lut4_I0_O)        0.045    -0.307 r  memory_unit/distancia_FSM/FSM_onehot_CurrentState[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.307    memory_unit/distancia_FSM/NextState[9]
    SLICE_X11Y70         FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.835    -0.838    memory_unit/distancia_FSM/clk_out1
    SLICE_X11Y70         FDRE                                         r  memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[9]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.072    -0.514    
    SLICE_X11Y70         FDRE (Hold_fdre_C_D)         0.092    -0.422    memory_unit/distancia_FSM/FSM_onehot_CurrentState_reg[9]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.719%)  route 0.082ns (28.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.571    -0.593    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X12Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/Q
                         net (fo=4, routed)           0.082    -0.347    uart_basic_inst/uart_rx_blk/spacing_counter[0]
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.045    -0.302 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X13Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.072    -0.509    
    SLICE_X13Y64         FDRE (Hold_fdre_C_D)         0.092    -0.417    uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.705ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.670ns (20.112%)  route 2.661ns (79.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.368     2.425    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.597    11.077    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y65          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.072    11.565    
    SLICE_X5Y65          FDCE (Recov_fdce_C_CLR)     -0.607    10.958    memory_unit/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.670ns (20.112%)  route 2.661ns (79.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.368     2.425    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.597    11.077    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y65          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[2]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.072    11.565    
    SLICE_X5Y65          FDCE (Recov_fdce_C_CLR)     -0.607    10.958    memory_unit/address_counter_rapido/count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.670ns (21.888%)  route 2.391ns (78.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.098     2.154    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[7]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.563    11.003    memory_unit/address_counter_rapido/count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.670ns (21.888%)  route 2.391ns (78.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.098     2.154    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[9]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.563    11.003    memory_unit/address_counter_rapido/count_reg[9]
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             8.890ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.670ns (21.888%)  route 2.391ns (78.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.098     2.154    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[6]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.521    11.045    memory_unit/address_counter_rapido/count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  8.890    

Slack (MET) :             8.890ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.670ns (21.888%)  route 2.391ns (78.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.098     2.154    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[8]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.521    11.045    memory_unit/address_counter_rapido/count_reg[8]
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  8.890    

Slack (MET) :             9.039ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.670ns (23.003%)  route 2.243ns (76.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.950     2.006    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y63          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y63          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.521    11.045    memory_unit/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                          -2.006    
  -------------------------------------------------------------------
                         slack                                  9.039    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.670ns (25.409%)  route 1.967ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.674     1.730    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X4Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X4Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X4Y64          FDCE (Recov_fdce_C_CLR)     -0.607    10.959    memory_unit/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -1.730    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.670ns (25.409%)  route 1.967ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.674     1.730    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X4Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X4Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X4Y64          FDCE (Recov_fdce_C_CLR)     -0.607    10.959    memory_unit/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -1.730    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.670ns (25.451%)  route 1.963ns (74.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.670     1.726    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X5Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[3]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X5Y64          FDCE (Recov_fdce_C_CLR)     -0.607    10.959    memory_unit/address_counter_rapido/count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -1.726    
  -------------------------------------------------------------------
                         slack                                  9.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.189ns (30.884%)  route 0.423ns (69.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.313     0.018    memory_unit/address_counter/AR[0]
    SLICE_X5Y63          FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X5Y63          FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X5Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.687    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.687    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.687    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.687    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.687    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[5]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.687    memory_unit/address_counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_test/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.227ns (33.317%)  route 0.454ns (66.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.191    -0.275    main_FSM/Q[4]
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.099    -0.176 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.263     0.087    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X4Y67          FDCE                                         f  memory_unit/address_counter_test/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.866    -0.807    memory_unit/address_counter_test/clk_out1
    SLICE_X4Y67          FDCE                                         r  memory_unit/address_counter_test/count_reg[0]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.092    -0.624    memory_unit/address_counter_test/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_test/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.227ns (33.317%)  route 0.454ns (66.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.191    -0.275    main_FSM/Q[4]
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.099    -0.176 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.263     0.087    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X4Y67          FDCE                                         f  memory_unit/address_counter_test/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.866    -0.807    memory_unit/address_counter_test/clk_out1
    SLICE_X4Y67          FDCE                                         r  memory_unit/address_counter_test/count_reg[1]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.092    -0.624    memory_unit/address_counter_test/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.189ns (25.985%)  route 0.538ns (74.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.428     0.133    memory_unit/address_counter/AR[0]
    SLICE_X2Y63          FDCE                                         f  memory_unit/address_counter/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.872    -0.801    memory_unit/address_counter/clk_out1
    SLICE_X2Y63          FDCE                                         r  memory_unit/address_counter/count_reg[10]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X2Y63          FDCE (Remov_fdce_C_CLR)     -0.133    -0.659    memory_unit/address_counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.189ns (25.985%)  route 0.538ns (74.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.428     0.133    memory_unit/address_counter/AR[0]
    SLICE_X2Y63          FDCE                                         f  memory_unit/address_counter/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.872    -0.801    memory_unit/address_counter/clk_out1
    SLICE_X2Y63          FDCE                                         r  memory_unit/address_counter/count_reg[6]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X2Y63          FDCE (Remov_fdce_C_CLR)     -0.133    -0.659    memory_unit/address_counter/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.792    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.670ns (20.112%)  route 2.661ns (79.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.368     2.425    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.597    11.077    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y65          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.072    11.565    
    SLICE_X5Y65          FDCE (Recov_fdce_C_CLR)     -0.607    10.958    memory_unit/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.670ns (20.112%)  route 2.661ns (79.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.368     2.425    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.597    11.077    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y65          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[2]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.072    11.565    
    SLICE_X5Y65          FDCE (Recov_fdce_C_CLR)     -0.607    10.958    memory_unit/address_counter_rapido/count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.670ns (21.888%)  route 2.391ns (78.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.098     2.154    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[7]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.563    11.003    memory_unit/address_counter_rapido/count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.670ns (21.888%)  route 2.391ns (78.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.098     2.154    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[9]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.563    11.003    memory_unit/address_counter_rapido/count_reg[9]
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             8.890ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.670ns (21.888%)  route 2.391ns (78.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.098     2.154    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[6]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.521    11.045    memory_unit/address_counter_rapido/count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  8.890    

Slack (MET) :             8.890ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.670ns (21.888%)  route 2.391ns (78.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.098     2.154    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[8]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.521    11.045    memory_unit/address_counter_rapido/count_reg[8]
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  8.890    

Slack (MET) :             9.039ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.670ns (23.003%)  route 2.243ns (76.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.950     2.006    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y63          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y63          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.521    11.045    memory_unit/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                          -2.006    
  -------------------------------------------------------------------
                         slack                                  9.039    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.670ns (25.409%)  route 1.967ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.674     1.730    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X4Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X4Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X4Y64          FDCE (Recov_fdce_C_CLR)     -0.607    10.959    memory_unit/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -1.730    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.670ns (25.409%)  route 1.967ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.674     1.730    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X4Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X4Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X4Y64          FDCE (Recov_fdce_C_CLR)     -0.607    10.959    memory_unit/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -1.730    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.670ns (25.451%)  route 1.963ns (74.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.670     1.726    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X5Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[3]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X5Y64          FDCE (Recov_fdce_C_CLR)     -0.607    10.959    memory_unit/address_counter_rapido/count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -1.726    
  -------------------------------------------------------------------
                         slack                                  9.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.189ns (30.884%)  route 0.423ns (69.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.313     0.018    memory_unit/address_counter/AR[0]
    SLICE_X5Y63          FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X5Y63          FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.072    -0.458    
    SLICE_X5Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.616    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.072    -0.458    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.616    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.072    -0.458    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.616    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.072    -0.458    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.616    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.072    -0.458    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.616    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[5]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.072    -0.458    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.616    memory_unit/address_counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_test/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.227ns (33.317%)  route 0.454ns (66.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.191    -0.275    main_FSM/Q[4]
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.099    -0.176 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.263     0.087    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X4Y67          FDCE                                         f  memory_unit/address_counter_test/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.866    -0.807    memory_unit/address_counter_test/clk_out1
    SLICE_X4Y67          FDCE                                         r  memory_unit/address_counter_test/count_reg[0]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.072    -0.461    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.092    -0.553    memory_unit/address_counter_test/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_test/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.227ns (33.317%)  route 0.454ns (66.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.191    -0.275    main_FSM/Q[4]
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.099    -0.176 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.263     0.087    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X4Y67          FDCE                                         f  memory_unit/address_counter_test/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.866    -0.807    memory_unit/address_counter_test/clk_out1
    SLICE_X4Y67          FDCE                                         r  memory_unit/address_counter_test/count_reg[1]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.072    -0.461    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.092    -0.553    memory_unit/address_counter_test/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.189ns (25.985%)  route 0.538ns (74.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.428     0.133    memory_unit/address_counter/AR[0]
    SLICE_X2Y63          FDCE                                         f  memory_unit/address_counter/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.872    -0.801    memory_unit/address_counter/clk_out1
    SLICE_X2Y63          FDCE                                         r  memory_unit/address_counter/count_reg[10]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.072    -0.455    
    SLICE_X2Y63          FDCE (Remov_fdce_C_CLR)     -0.133    -0.588    memory_unit/address_counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.189ns (25.985%)  route 0.538ns (74.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.428     0.133    memory_unit/address_counter/AR[0]
    SLICE_X2Y63          FDCE                                         f  memory_unit/address_counter/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.872    -0.801    memory_unit/address_counter/clk_out1
    SLICE_X2Y63          FDCE                                         r  memory_unit/address_counter/count_reg[6]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.072    -0.455    
    SLICE_X2Y63          FDCE (Remov_fdce_C_CLR)     -0.133    -0.588    memory_unit/address_counter/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.721    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.670ns (20.112%)  route 2.661ns (79.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.368     2.425    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.597    11.077    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y65          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.072    11.565    
    SLICE_X5Y65          FDCE (Recov_fdce_C_CLR)     -0.607    10.958    memory_unit/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.670ns (20.112%)  route 2.661ns (79.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.368     2.425    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.597    11.077    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y65          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[2]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.072    11.565    
    SLICE_X5Y65          FDCE (Recov_fdce_C_CLR)     -0.607    10.958    memory_unit/address_counter_rapido/count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.670ns (21.888%)  route 2.391ns (78.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.098     2.154    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[7]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.563    11.003    memory_unit/address_counter_rapido/count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             8.848ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.670ns (21.888%)  route 2.391ns (78.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.098     2.154    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[9]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.563    11.003    memory_unit/address_counter_rapido/count_reg[9]
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  8.848    

Slack (MET) :             8.890ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.670ns (21.888%)  route 2.391ns (78.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.098     2.154    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[6]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.521    11.045    memory_unit/address_counter_rapido/count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  8.890    

Slack (MET) :             8.890ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.670ns (21.888%)  route 2.391ns (78.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.098     2.154    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[8]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.521    11.045    memory_unit/address_counter_rapido/count_reg[8]
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  8.890    

Slack (MET) :             9.039ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.670ns (23.003%)  route 2.243ns (76.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.950     2.006    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y63          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y63          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.521    11.045    memory_unit/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                          -2.006    
  -------------------------------------------------------------------
                         slack                                  9.039    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.670ns (25.409%)  route 1.967ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.674     1.730    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X4Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X4Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X4Y64          FDCE (Recov_fdce_C_CLR)     -0.607    10.959    memory_unit/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -1.730    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.228ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.670ns (25.409%)  route 1.967ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.674     1.730    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X4Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X4Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X4Y64          FDCE (Recov_fdce_C_CLR)     -0.607    10.959    memory_unit/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -1.730    
  -------------------------------------------------------------------
                         slack                                  9.228    

Slack (MET) :             9.233ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.670ns (25.451%)  route 1.963ns (74.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.670     1.726    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X5Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[3]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.072    11.566    
    SLICE_X5Y64          FDCE (Recov_fdce_C_CLR)     -0.607    10.959    memory_unit/address_counter_rapido/count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -1.726    
  -------------------------------------------------------------------
                         slack                                  9.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.189ns (30.884%)  route 0.423ns (69.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.313     0.018    memory_unit/address_counter/AR[0]
    SLICE_X5Y63          FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X5Y63          FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.072    -0.458    
    SLICE_X5Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.616    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.072    -0.458    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.616    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.072    -0.458    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.616    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.072    -0.458    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.616    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.072    -0.458    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.616    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[5]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.072    -0.458    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.616    memory_unit/address_counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_test/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.227ns (33.317%)  route 0.454ns (66.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.191    -0.275    main_FSM/Q[4]
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.099    -0.176 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.263     0.087    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X4Y67          FDCE                                         f  memory_unit/address_counter_test/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.866    -0.807    memory_unit/address_counter_test/clk_out1
    SLICE_X4Y67          FDCE                                         r  memory_unit/address_counter_test/count_reg[0]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.072    -0.461    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.092    -0.553    memory_unit/address_counter_test/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_test/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.227ns (33.317%)  route 0.454ns (66.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.191    -0.275    main_FSM/Q[4]
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.099    -0.176 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.263     0.087    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X4Y67          FDCE                                         f  memory_unit/address_counter_test/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.866    -0.807    memory_unit/address_counter_test/clk_out1
    SLICE_X4Y67          FDCE                                         r  memory_unit/address_counter_test/count_reg[1]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.072    -0.461    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.092    -0.553    memory_unit/address_counter_test/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.189ns (25.985%)  route 0.538ns (74.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.428     0.133    memory_unit/address_counter/AR[0]
    SLICE_X2Y63          FDCE                                         f  memory_unit/address_counter/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.872    -0.801    memory_unit/address_counter/clk_out1
    SLICE_X2Y63          FDCE                                         r  memory_unit/address_counter/count_reg[10]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.072    -0.455    
    SLICE_X2Y63          FDCE (Remov_fdce_C_CLR)     -0.133    -0.588    memory_unit/address_counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.189ns (25.985%)  route 0.538ns (74.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.428     0.133    memory_unit/address_counter/AR[0]
    SLICE_X2Y63          FDCE                                         f  memory_unit/address_counter/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.872    -0.801    memory_unit/address_counter/clk_out1
    SLICE_X2Y63          FDCE                                         r  memory_unit/address_counter/count_reg[6]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.072    -0.455    
    SLICE_X2Y63          FDCE (Remov_fdce_C_CLR)     -0.133    -0.588    memory_unit/address_counter/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.721    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.705ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.534ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.670ns (20.112%)  route 2.661ns (79.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.368     2.425    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.597    11.077    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y65          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[1]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.071    11.565    
    SLICE_X5Y65          FDCE (Recov_fdce_C_CLR)     -0.607    10.958    memory_unit/address_counter_rapido/count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                  8.534    

Slack (MET) :             8.534ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.670ns (20.112%)  route 2.661ns (79.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 11.077 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.368     2.425    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X5Y65          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.597    11.077    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y65          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[2]/C
                         clock pessimism              0.559    11.636    
                         clock uncertainty           -0.071    11.565    
    SLICE_X5Y65          FDCE (Recov_fdce_C_CLR)     -0.607    10.958    memory_unit/address_counter_rapido/count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.958    
                         arrival time                          -2.425    
  -------------------------------------------------------------------
                         slack                                  8.534    

Slack (MET) :             8.849ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.670ns (21.888%)  route 2.391ns (78.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.098     2.154    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[7]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.071    11.566    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.563    11.003    memory_unit/address_counter_rapido/count_reg[7]
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  8.849    

Slack (MET) :             8.849ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.670ns (21.888%)  route 2.391ns (78.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.098     2.154    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[9]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.071    11.566    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.563    11.003    memory_unit/address_counter_rapido/count_reg[9]
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  8.849    

Slack (MET) :             8.891ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.670ns (21.888%)  route 2.391ns (78.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.098     2.154    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[6]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.071    11.566    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.521    11.045    memory_unit/address_counter_rapido/count_reg[6]
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  8.891    

Slack (MET) :             8.891ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.670ns (21.888%)  route 2.391ns (78.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          1.098     2.154    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[8]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.071    11.566    
    SLICE_X6Y64          FDCE (Recov_fdce_C_CLR)     -0.521    11.045    memory_unit/address_counter_rapido/count_reg[8]
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                          -2.154    
  -------------------------------------------------------------------
                         slack                                  8.891    

Slack (MET) :             9.039ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.670ns (23.003%)  route 2.243ns (76.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.950     2.006    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X6Y63          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X6Y63          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[0]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.071    11.566    
    SLICE_X6Y63          FDCE (Recov_fdce_C_CLR)     -0.521    11.045    memory_unit/address_counter_rapido/count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                          -2.006    
  -------------------------------------------------------------------
                         slack                                  9.039    

Slack (MET) :             9.229ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.670ns (25.409%)  route 1.967ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.674     1.730    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X4Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X4Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[10]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.071    11.566    
    SLICE_X4Y64          FDCE (Recov_fdce_C_CLR)     -0.607    10.959    memory_unit/address_counter_rapido/count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -1.730    
  -------------------------------------------------------------------
                         slack                                  9.229    

Slack (MET) :             9.229ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.670ns (25.409%)  route 1.967ns (74.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.674     1.730    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X4Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X4Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[5]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.071    11.566    
    SLICE_X4Y64          FDCE (Recov_fdce_C_CLR)     -0.607    10.959    memory_unit/address_counter_rapido/count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -1.730    
  -------------------------------------------------------------------
                         slack                                  9.229    

Slack (MET) :             9.234ns  (required time - arrival time)
  Source:                 memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_rapido/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.670ns (25.451%)  route 1.963ns (74.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 11.078 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.633    -0.907    memory_unit/euc_FSM/clk_out1
    SLICE_X12Y70         FDRE                                         r  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDRE (Prop_fdre_C_Q)         0.518    -0.389 f  memory_unit/euc_FSM/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=11, routed)          1.293     0.904    main_FSM/count_reg[0]_0[0]
    SLICE_X9Y67          LUT4 (Prop_lut4_I3_O)        0.152     1.056 f  main_FSM/count[10]_i_2/O
                         net (fo=11, routed)          0.670     1.726    memory_unit/address_counter_rapido/count_reg[0]_1[0]
    SLICE_X5Y64          FDCE                                         f  memory_unit/address_counter_rapido/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_100M (IN)
                         net (fo=0)                   0.000    12.500    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.598    11.078    memory_unit/address_counter_rapido/clk_out1
    SLICE_X5Y64          FDCE                                         r  memory_unit/address_counter_rapido/count_reg[3]/C
                         clock pessimism              0.559    11.637    
                         clock uncertainty           -0.071    11.566    
    SLICE_X5Y64          FDCE (Recov_fdce_C_CLR)     -0.607    10.959    memory_unit/address_counter_rapido/count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -1.726    
  -------------------------------------------------------------------
                         slack                                  9.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.189ns (30.884%)  route 0.423ns (69.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.313     0.018    memory_unit/address_counter/AR[0]
    SLICE_X5Y63          FDCE                                         f  memory_unit/address_counter/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X5Y63          FDCE                                         r  memory_unit/address_counter/count_reg[0]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X5Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.687    memory_unit/address_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[1]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.687    memory_unit/address_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[2]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.687    memory_unit/address_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[3]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.687    memory_unit/address_counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[4]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.687    memory_unit/address_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.189ns (30.666%)  route 0.427ns (69.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.317     0.022    memory_unit/address_counter/AR[0]
    SLICE_X4Y63          FDCE                                         f  memory_unit/address_counter/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.869    -0.804    memory_unit/address_counter/clk_out1
    SLICE_X4Y63          FDCE                                         r  memory_unit/address_counter/count_reg[5]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X4Y63          FDCE (Remov_fdce_C_CLR)     -0.158    -0.687    memory_unit/address_counter/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_test/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.227ns (33.317%)  route 0.454ns (66.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.191    -0.275    main_FSM/Q[4]
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.099    -0.176 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.263     0.087    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X4Y67          FDCE                                         f  memory_unit/address_counter_test/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.866    -0.807    memory_unit/address_counter_test/clk_out1
    SLICE_X4Y67          FDCE                                         r  memory_unit/address_counter_test/count_reg[0]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.092    -0.624    memory_unit/address_counter_test/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter_test/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.227ns (33.317%)  route 0.454ns (66.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  main_FSM/FSM_onehot_CurrentState_reg[6]/Q
                         net (fo=10, routed)          0.191    -0.275    main_FSM/Q[4]
    SLICE_X9Y67          LUT2 (Prop_lut2_I1_O)        0.099    -0.176 f  main_FSM/count[10]_i_2__1/O
                         net (fo=11, routed)          0.263     0.087    memory_unit/address_counter_test/count_reg[0]_0[0]
    SLICE_X4Y67          FDCE                                         f  memory_unit/address_counter_test/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.866    -0.807    memory_unit/address_counter_test/clk_out1
    SLICE_X4Y67          FDCE                                         r  memory_unit/address_counter_test/count_reg[1]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X4Y67          FDCE (Remov_fdce_C_CLR)     -0.092    -0.624    memory_unit/address_counter_test/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.189ns (25.985%)  route 0.538ns (74.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.428     0.133    memory_unit/address_counter/AR[0]
    SLICE_X2Y63          FDCE                                         f  memory_unit/address_counter/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.872    -0.801    memory_unit/address_counter/clk_out1
    SLICE_X2Y63          FDCE                                         r  memory_unit/address_counter/count_reg[10]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X2Y63          FDCE (Remov_fdce_C_CLR)     -0.133    -0.659    memory_unit/address_counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 main_FSM/FSM_onehot_CurrentState_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            memory_unit/address_counter/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.189ns (25.985%)  route 0.538ns (74.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.570    -0.594    main_FSM/clk_out1
    SLICE_X9Y66          FDRE                                         r  main_FSM/FSM_onehot_CurrentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.453 f  main_FSM/FSM_onehot_CurrentState_reg[5]/Q
                         net (fo=9, routed)           0.110    -0.343    main_FSM/Q[3]
    SLICE_X8Y66          LUT3 (Prop_lut3_I1_O)        0.048    -0.295 f  main_FSM/count[10]_i_2__0/O
                         net (fo=11, routed)          0.428     0.133    memory_unit/address_counter/AR[0]
    SLICE_X2Y63          FDCE                                         f  memory_unit/address_counter/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.872    -0.801    memory_unit/address_counter/clk_out1
    SLICE_X2Y63          FDCE                                         r  memory_unit/address_counter/count_reg[6]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X2Y63          FDCE (Remov_fdce_C_CLR)     -0.133    -0.659    memory_unit/address_counter/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.792    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_unit/nolabel_line234/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.601ns  (logic 4.637ns (39.972%)  route 6.964ns (60.028%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/Q
                         net (fo=27, routed)          0.983     1.402    memory_unit/nolabel_line234/contador_anodos/count[2]
    SLICE_X1Y73          LUT5 (Prop_lut5_I1_O)        0.296     1.698 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     2.501    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     2.625 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     3.631    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     3.755 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.021     4.776    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     4.900 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.151     8.051    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.601 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.601    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line234/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.212ns  (logic 4.812ns (42.920%)  route 6.400ns (57.080%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/Q
                         net (fo=27, routed)          0.983     1.402    memory_unit/nolabel_line234/contador_anodos/count[2]
    SLICE_X1Y73          LUT5 (Prop_lut5_I1_O)        0.296     1.698 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     2.501    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     2.625 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     3.631    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     3.755 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.021     4.776    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.153     4.929 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.587     7.516    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.696    11.212 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.212    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line234/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.138ns  (logic 4.872ns (43.745%)  route 6.266ns (56.255%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/Q
                         net (fo=27, routed)          0.983     1.402    memory_unit/nolabel_line234/contador_anodos/count[2]
    SLICE_X1Y73          LUT5 (Prop_lut5_I1_O)        0.296     1.698 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     2.501    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     2.625 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     3.631    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     3.755 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.186     4.941    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.152     5.093 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.288     7.381    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.757    11.138 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.138    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line234/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.071ns  (logic 4.624ns (41.771%)  route 6.446ns (58.229%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/Q
                         net (fo=27, routed)          0.983     1.402    memory_unit/nolabel_line234/contador_anodos/count[2]
    SLICE_X1Y73          LUT5 (Prop_lut5_I1_O)        0.296     1.698 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     2.501    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     2.625 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     3.631    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     3.755 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.186     4.941    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.124     5.065 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.468     7.533    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.071 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.071    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line234/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.757ns  (logic 4.664ns (43.357%)  route 6.093ns (56.643%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/Q
                         net (fo=27, routed)          0.983     1.402    memory_unit/nolabel_line234/contador_anodos/count[2]
    SLICE_X1Y73          LUT5 (Prop_lut5_I1_O)        0.296     1.698 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     2.501    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     2.625 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     3.631    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     3.755 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.016     4.771    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     4.895 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.285     7.180    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.757 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.757    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line234/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.695ns  (logic 4.857ns (45.409%)  route 5.839ns (54.591%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/Q
                         net (fo=27, routed)          0.983     1.402    memory_unit/nolabel_line234/contador_anodos/count[2]
    SLICE_X1Y73          LUT5 (Prop_lut5_I1_O)        0.296     1.698 f  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     2.501    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     2.625 f  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     3.631    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     3.755 f  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.188     4.943    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.152     5.095 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.859     6.954    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.742    10.695 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.695    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line234/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.535ns  (logic 4.233ns (40.176%)  route 6.303ns (59.824%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/Q
                         net (fo=27, routed)          1.639     2.058    memory_unit/nolabel_line234/contador_anodos/count[2]
    SLICE_X3Y90          LUT6 (Prop_lut6_I3_O)        0.296     2.354 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.663     7.018    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.535 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.535    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line234/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.520ns  (logic 4.648ns (44.178%)  route 5.873ns (55.822%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/Q
                         net (fo=27, routed)          0.983     1.402    memory_unit/nolabel_line234/contador_anodos/count[2]
    SLICE_X1Y73          LUT5 (Prop_lut5_I1_O)        0.296     1.698 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     2.501    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     2.625 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     3.631    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     3.755 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.188     4.943    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.124     5.067 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.893     6.960    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    10.520 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.520    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/nolabel_line234/contador_anodos/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.444ns  (logic 1.631ns (15.617%)  route 8.813ns (84.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         4.239    10.444    memory_unit/nolabel_line234/contador_anodos/SR[0]
    SLICE_X0Y73          FDCE                                         f  memory_unit/nolabel_line234/contador_anodos/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/nolabel_line234/contador_anodos/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.444ns  (logic 1.631ns (15.617%)  route 8.813ns (84.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         4.239    10.444    memory_unit/nolabel_line234/contador_anodos/SR[0]
    SLICE_X0Y73          FDCE                                         f  memory_unit/nolabel_line234/contador_anodos/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_unit/nolabel_line234/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory_unit/nolabel_line234/contador_anodos/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.718%)  route 0.260ns (58.282%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  memory_unit/nolabel_line234/contador_anodos/count_reg[0]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  memory_unit/nolabel_line234/contador_anodos/count_reg[0]/Q
                         net (fo=29, routed)          0.260     0.401    memory_unit/nolabel_line234/contador_anodos/count[0]
    SLICE_X0Y73          LUT1 (Prop_lut1_I0_O)        0.045     0.446 r  memory_unit/nolabel_line234/contador_anodos/count[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.446    memory_unit/nolabel_line234/contador_anodos/count[0]_i_1__2_n_0
    SLICE_X0Y73          FDCE                                         r  memory_unit/nolabel_line234/contador_anodos/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line234/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory_unit/nolabel_line234/contador_anodos/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.186ns (39.470%)  route 0.285ns (60.530%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  memory_unit/nolabel_line234/contador_anodos/count_reg[0]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/nolabel_line234/contador_anodos/count_reg[0]/Q
                         net (fo=29, routed)          0.178     0.319    memory_unit/nolabel_line234/contador_anodos/count[0]
    SLICE_X2Y73          LUT2 (Prop_lut2_I1_O)        0.045     0.364 r  memory_unit/nolabel_line234/contador_anodos/count[1]_i_1__2/O
                         net (fo=1, routed)           0.107     0.471    memory_unit/nolabel_line234/contador_anodos/count[1]_i_1__2_n_0
    SLICE_X0Y73          FDCE                                         r  memory_unit/nolabel_line234/contador_anodos/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line234/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memory_unit/nolabel_line234/contador_anodos/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.720ns  (logic 0.186ns (25.822%)  route 0.534ns (74.178%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  memory_unit/nolabel_line234/contador_anodos/count_reg[0]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/nolabel_line234/contador_anodos/count_reg[0]/Q
                         net (fo=29, routed)          0.206     0.347    memory_unit/nolabel_line234/contador_anodos/count[0]
    SLICE_X0Y73          LUT3 (Prop_lut3_I1_O)        0.045     0.392 r  memory_unit/nolabel_line234/contador_anodos/count[2]_i_1__2/O
                         net (fo=1, routed)           0.328     0.720    memory_unit/nolabel_line234/contador_anodos/count[2]_i_1__2_n_0
    SLICE_X0Y73          FDCE                                         r  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line234/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.437ns (68.123%)  route 0.672ns (31.877%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  memory_unit/nolabel_line234/contador_anodos/count_reg[1]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/nolabel_line234/contador_anodos/count_reg[1]/Q
                         net (fo=28, routed)          0.391     0.532    memory_unit/nolabel_line234/contador_anodos/count[1]
    SLICE_X0Y83          LUT6 (Prop_lut6_I4_O)        0.045     0.577 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.282     0.858    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.109 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.109    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line234/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.438ns (66.983%)  route 0.709ns (33.017%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  memory_unit/nolabel_line234/contador_anodos/count_reg[1]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/nolabel_line234/contador_anodos/count_reg[1]/Q
                         net (fo=28, routed)          0.384     0.525    memory_unit/nolabel_line234/contador_anodos/count[1]
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.045     0.570 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.325     0.895    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.147 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.147    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line234/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.461ns (61.464%)  route 0.916ns (38.536%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  memory_unit/nolabel_line234/contador_anodos/count_reg[1]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  memory_unit/nolabel_line234/contador_anodos/count_reg[1]/Q
                         net (fo=28, routed)          0.323     0.464    memory_unit/nolabel_line234/contador_anodos/count[1]
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.045     0.509 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.593     1.102    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     2.377 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.377    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line234/contador_anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.440ns (60.567%)  route 0.938ns (39.433%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  memory_unit/nolabel_line234/contador_anodos/count_reg[1]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  memory_unit/nolabel_line234/contador_anodos/count_reg[1]/Q
                         net (fo=28, routed)          0.344     0.485    memory_unit/nolabel_line234/contador_anodos/count[1]
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.045     0.530 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.593     1.124    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     2.378 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.378    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line234/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.422ns (57.608%)  route 1.047ns (42.392%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  memory_unit/nolabel_line234/contador_anodos/count_reg[0]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  memory_unit/nolabel_line234/contador_anodos/count_reg[0]/Q
                         net (fo=29, routed)          0.548     0.689    memory_unit/nolabel_line234/contador_anodos/count[0]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.045     0.734 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.499     1.233    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     2.469 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.469    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line234/contador_anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.422ns (57.166%)  route 1.066ns (42.834%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  memory_unit/nolabel_line234/contador_anodos/count_reg[0]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  memory_unit/nolabel_line234/contador_anodos/count_reg[0]/Q
                         net (fo=29, routed)          0.547     0.688    memory_unit/nolabel_line234/contador_anodos/count[0]
    SLICE_X0Y90          LUT6 (Prop_lut6_I4_O)        0.045     0.733 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.519     1.252    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     2.488 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.488    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line234/contador_anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.532ns (60.757%)  route 0.990ns (39.243%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE                         0.000     0.000 r  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/C
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  memory_unit/nolabel_line234/contador_anodos/count_reg[2]/Q
                         net (fo=27, routed)          0.230     0.358    memory_unit/nolabel_line234/contador_anodos/count[2]
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.098     0.456 f  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.331     0.788    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.045     0.833 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.428     1.261    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.522 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.522    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.059ns  (logic 4.630ns (38.398%)  route 7.428ns (61.602%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.906    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X13Y69         FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.487 r  uart_basic_inst/uart_tx_blk/counter_reg[1]/Q
                         net (fo=5, routed)           1.048     0.561    uart_basic_inst/uart_tx_blk/counter[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I2_O)        0.296     0.857 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.945     1.801    uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_3_n_0
    SLICE_X12Y69         LUT5 (Prop_lut5_I2_O)        0.153     1.954 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.436     7.391    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.762    11.153 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000    11.153    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.525ns  (logic 4.098ns (35.553%)  route 7.427ns (64.447%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.637    -0.903    memory_unit/clk_out1
    SLICE_X9Y67          FDRE                                         r  memory_unit/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  memory_unit/sel_op_reg[1]/Q
                         net (fo=44, routed)          2.764     2.317    memory_unit/nolabel_line234/contador_anodos/sel_op[1]
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124     2.441 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.663     7.105    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.622 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.622    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.329ns  (logic 4.502ns (39.741%)  route 6.827ns (60.259%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.707    -0.833    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  memory_unit/nolabel_line226/bcd_reg[15]/Q
                         net (fo=1, routed)           0.845     0.469    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[15]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.124     0.593 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     1.396    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.520 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     2.526    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.650 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.021     3.671    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     3.795 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.151     6.946    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.496 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.496    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.939ns  (logic 4.677ns (42.754%)  route 6.262ns (57.246%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.707    -0.833    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  memory_unit/nolabel_line226/bcd_reg[15]/Q
                         net (fo=1, routed)           0.845     0.469    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[15]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.124     0.593 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     1.396    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.520 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     2.526    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.650 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.021     3.671    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.153     3.824 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.587     6.411    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.696    10.107 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.107    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.866ns  (logic 4.737ns (43.598%)  route 6.129ns (56.402%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.707    -0.833    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  memory_unit/nolabel_line226/bcd_reg[15]/Q
                         net (fo=1, routed)           0.845     0.469    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[15]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.124     0.593 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     1.396    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.520 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     2.526    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.650 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.186     3.836    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.152     3.988 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.288     6.276    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.757    10.033 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.033    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.798ns  (logic 4.489ns (41.574%)  route 6.309ns (58.426%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.707    -0.833    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  memory_unit/nolabel_line226/bcd_reg[15]/Q
                         net (fo=1, routed)           0.845     0.469    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[15]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.124     0.593 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     1.396    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.520 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     2.526    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.650 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.186     3.836    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.124     3.960 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.468     6.428    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.966 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.966    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.485ns  (logic 4.529ns (43.195%)  route 5.956ns (56.805%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.707    -0.833    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  memory_unit/nolabel_line226/bcd_reg[15]/Q
                         net (fo=1, routed)           0.845     0.469    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[15]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.124     0.593 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     1.396    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.520 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     2.526    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.650 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.016     3.666    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     3.790 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.285     6.075    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.652 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.652    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.423ns  (logic 4.722ns (45.300%)  route 5.701ns (54.700%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.707    -0.833    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  memory_unit/nolabel_line226/bcd_reg[15]/Q
                         net (fo=1, routed)           0.845     0.469    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[15]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.124     0.593 f  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     1.396    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.520 f  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     2.526    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.650 f  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.188     3.838    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.152     3.990 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.859     5.849    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.742     9.590 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.590    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.248ns  (logic 4.513ns (44.034%)  route 5.736ns (55.966%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.707    -0.833    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  memory_unit/nolabel_line226/bcd_reg[15]/Q
                         net (fo=1, routed)           0.845     0.469    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[15]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.124     0.593 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     1.396    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.520 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     2.526    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.650 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.188     3.838    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.124     3.962 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.893     5.855    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.416 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.416    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.652ns  (logic 4.132ns (42.811%)  route 5.520ns (57.189%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.637    -0.903    memory_unit/clk_out1
    SLICE_X9Y67          FDRE                                         r  memory_unit/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  memory_unit/sel_op_reg[1]/Q
                         net (fo=44, routed)          3.052     2.605    memory_unit/nolabel_line234/contador_anodos/sel_op[1]
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124     2.729 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.468     5.197    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     8.749 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.749    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_unit/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.438ns (62.486%)  route 0.863ns (37.514%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    memory_unit/clk_out1
    SLICE_X9Y67          FDRE                                         r  memory_unit/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  memory_unit/sel_op_reg[0]/Q
                         net (fo=44, routed)          0.539     0.084    memory_unit/nolabel_line234/contador_anodos/sel_op[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.045     0.129 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.325     0.454    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     1.707 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.707    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.492ns (63.241%)  route 0.867ns (36.759%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.594    -0.570    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y71          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memory_unit/nolabel_line226/bcd_reg[28]/Q
                         net (fo=1, routed)           0.108    -0.321    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[28]
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 f  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.331     0.055    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.045     0.100 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.428     0.528    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     1.789 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.789    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.532ns (64.236%)  route 0.853ns (35.764%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.594    -0.570    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y71          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memory_unit/nolabel_line226/bcd_reg[28]/Q
                         net (fo=1, routed)           0.108    -0.321    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[28]
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 f  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.331     0.055    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.045     0.100 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.414     0.514    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.301     1.815 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.815    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.437ns (58.639%)  route 1.013ns (41.361%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    memory_unit/clk_out1
    SLICE_X9Y67          FDRE                                         r  memory_unit/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  memory_unit/sel_op_reg[0]/Q
                         net (fo=44, routed)          0.732     0.277    memory_unit/nolabel_line234/contador_anodos/sel_op[0]
    SLICE_X0Y83          LUT6 (Prop_lut6_I1_O)        0.045     0.322 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.282     0.604    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     1.855 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.855    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.508ns (62.072%)  route 0.922ns (37.928%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.594    -0.570    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y71          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  memory_unit/nolabel_line226/bcd_reg[28]/Q
                         net (fo=1, routed)           0.108    -0.321    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[28]
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.214    -0.062    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.045    -0.017 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.599     0.582    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     1.860 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.860    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.493ns  (logic 1.440ns (57.757%)  route 1.053ns (42.243%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    memory_unit/clk_out1
    SLICE_X9Y67          FDRE                                         r  memory_unit/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  memory_unit/sel_op_reg[0]/Q
                         net (fo=44, routed)          0.460     0.006    memory_unit/nolabel_line234/contador_anodos/sel_op[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.593     0.644    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     1.898 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.898    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.496ns (59.415%)  route 1.022ns (40.585%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.594    -0.570    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y71          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  memory_unit/nolabel_line226/bcd_reg[28]/Q
                         net (fo=1, routed)           0.108    -0.321    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[28]
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.214    -0.062    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.051    -0.011 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.700     0.689    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.259     1.948 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.948    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.602ns  (logic 1.461ns (56.149%)  route 1.141ns (43.851%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    memory_unit/clk_out1
    SLICE_X9Y67          FDRE                                         r  memory_unit/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  memory_unit/sel_op_reg[0]/Q
                         net (fo=44, routed)          0.548     0.094    memory_unit/nolabel_line234/contador_anodos/sel_op[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.045     0.139 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.593     0.732    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     2.006 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.006    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.550ns (60.091%)  route 1.029ns (39.909%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.594    -0.570    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y71          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  memory_unit/nolabel_line226/bcd_reg[28]/Q
                         net (fo=1, routed)           0.108    -0.321    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[28]
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.331     0.055    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.046     0.101 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.590     0.691    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.318     2.009 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.009    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.469ns (56.634%)  route 1.125ns (43.366%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.594    -0.570    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y71          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memory_unit/nolabel_line226/bcd_reg[28]/Q
                         net (fo=1, routed)           0.108    -0.321    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[28]
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 f  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.331     0.055    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.045     0.100 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.685     0.786    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.024 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.024    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_basic_inst/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.059ns  (logic 4.630ns (38.398%)  route 7.428ns (61.602%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.634    -0.906    uart_basic_inst/uart_tx_blk/clk_out1
    SLICE_X13Y69         FDRE                                         r  uart_basic_inst/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.487 r  uart_basic_inst/uart_tx_blk/counter_reg[1]/Q
                         net (fo=5, routed)           1.048     0.561    uart_basic_inst/uart_tx_blk/counter[1]
    SLICE_X10Y69         LUT6 (Prop_lut6_I2_O)        0.296     0.857 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.945     1.801    uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_3_n_0
    SLICE_X12Y69         LUT5 (Prop_lut5_I2_O)        0.153     1.954 r  uart_basic_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.436     7.391    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.762    11.153 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000    11.153    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.525ns  (logic 4.098ns (35.553%)  route 7.427ns (64.447%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.637    -0.903    memory_unit/clk_out1
    SLICE_X9Y67          FDRE                                         r  memory_unit/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  memory_unit/sel_op_reg[1]/Q
                         net (fo=44, routed)          2.764     2.317    memory_unit/nolabel_line234/contador_anodos/sel_op[1]
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124     2.441 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.663     7.105    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.622 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.622    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.329ns  (logic 4.502ns (39.741%)  route 6.827ns (60.259%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.707    -0.833    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  memory_unit/nolabel_line226/bcd_reg[15]/Q
                         net (fo=1, routed)           0.845     0.469    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[15]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.124     0.593 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     1.396    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.520 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     2.526    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.650 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.021     3.671    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     3.795 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.151     6.946    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.496 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.496    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.939ns  (logic 4.677ns (42.754%)  route 6.262ns (57.246%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.707    -0.833    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  memory_unit/nolabel_line226/bcd_reg[15]/Q
                         net (fo=1, routed)           0.845     0.469    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[15]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.124     0.593 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     1.396    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.520 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     2.526    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.650 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.021     3.671    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.153     3.824 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.587     6.411    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.696    10.107 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.107    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.866ns  (logic 4.737ns (43.598%)  route 6.129ns (56.402%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.707    -0.833    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  memory_unit/nolabel_line226/bcd_reg[15]/Q
                         net (fo=1, routed)           0.845     0.469    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[15]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.124     0.593 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     1.396    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.520 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     2.526    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.650 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.186     3.836    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.152     3.988 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.288     6.276    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.757    10.033 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.033    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.798ns  (logic 4.489ns (41.574%)  route 6.309ns (58.426%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.707    -0.833    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  memory_unit/nolabel_line226/bcd_reg[15]/Q
                         net (fo=1, routed)           0.845     0.469    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[15]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.124     0.593 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     1.396    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.520 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     2.526    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.650 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.186     3.836    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.124     3.960 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.468     6.428    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.966 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.966    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.485ns  (logic 4.529ns (43.195%)  route 5.956ns (56.805%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.707    -0.833    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  memory_unit/nolabel_line226/bcd_reg[15]/Q
                         net (fo=1, routed)           0.845     0.469    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[15]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.124     0.593 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     1.396    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.520 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     2.526    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.650 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.016     3.666    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.124     3.790 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.285     6.075    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.652 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.652    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.423ns  (logic 4.722ns (45.300%)  route 5.701ns (54.700%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.707    -0.833    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  memory_unit/nolabel_line226/bcd_reg[15]/Q
                         net (fo=1, routed)           0.845     0.469    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[15]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.124     0.593 f  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     1.396    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.520 f  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     2.526    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.650 f  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.188     3.838    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.152     3.990 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.859     5.849    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.742     9.590 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.590    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.248ns  (logic 4.513ns (44.034%)  route 5.736ns (55.966%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.707    -0.833    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y73          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  memory_unit/nolabel_line226/bcd_reg[15]/Q
                         net (fo=1, routed)           0.845     0.469    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[15]
    SLICE_X1Y73          LUT5 (Prop_lut5_I4_O)        0.124     0.593 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.804     1.396    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_20_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.124     1.520 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.006     2.526    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.650 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.188     3.838    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.124     3.962 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.893     5.855    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.416 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.416    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.652ns  (logic 4.132ns (42.811%)  route 5.520ns (57.189%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.637    -0.903    memory_unit/clk_out1
    SLICE_X9Y67          FDRE                                         r  memory_unit/sel_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  memory_unit/sel_op_reg[1]/Q
                         net (fo=44, routed)          3.052     2.605    memory_unit/nolabel_line234/contador_anodos/sel_op[1]
    SLICE_X0Y90          LUT6 (Prop_lut6_I3_O)        0.124     2.729 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.468     5.197    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     8.749 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.749    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memory_unit/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.438ns (62.486%)  route 0.863ns (37.514%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    memory_unit/clk_out1
    SLICE_X9Y67          FDRE                                         r  memory_unit/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  memory_unit/sel_op_reg[0]/Q
                         net (fo=44, routed)          0.539     0.084    memory_unit/nolabel_line234/contador_anodos/sel_op[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.045     0.129 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.325     0.454    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     1.707 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.707    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.492ns (63.241%)  route 0.867ns (36.759%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.594    -0.570    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y71          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memory_unit/nolabel_line226/bcd_reg[28]/Q
                         net (fo=1, routed)           0.108    -0.321    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[28]
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 f  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.331     0.055    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I2_O)        0.045     0.100 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.428     0.528    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     1.789 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.789    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.532ns (64.236%)  route 0.853ns (35.764%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.594    -0.570    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y71          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memory_unit/nolabel_line226/bcd_reg[28]/Q
                         net (fo=1, routed)           0.108    -0.321    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[28]
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 f  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.331     0.055    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.045     0.100 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.414     0.514    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.301     1.815 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.815    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.437ns (58.639%)  route 1.013ns (41.361%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    memory_unit/clk_out1
    SLICE_X9Y67          FDRE                                         r  memory_unit/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  memory_unit/sel_op_reg[0]/Q
                         net (fo=44, routed)          0.732     0.277    memory_unit/nolabel_line234/contador_anodos/sel_op[0]
    SLICE_X0Y83          LUT6 (Prop_lut6_I1_O)        0.045     0.322 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.282     0.604    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     1.855 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.855    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.508ns (62.072%)  route 0.922ns (37.928%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.594    -0.570    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y71          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  memory_unit/nolabel_line226/bcd_reg[28]/Q
                         net (fo=1, routed)           0.108    -0.321    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[28]
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.214    -0.062    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I3_O)        0.045    -0.017 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.599     0.582    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         1.277     1.860 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.860    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.493ns  (logic 1.440ns (57.757%)  route 1.053ns (42.243%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    memory_unit/clk_out1
    SLICE_X9Y67          FDRE                                         r  memory_unit/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  memory_unit/sel_op_reg[0]/Q
                         net (fo=44, routed)          0.460     0.006    memory_unit/nolabel_line234/contador_anodos/sel_op[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.045     0.051 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.593     0.644    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     1.898 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.898    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.496ns (59.415%)  route 1.022ns (40.585%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.594    -0.570    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y71          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  memory_unit/nolabel_line226/bcd_reg[28]/Q
                         net (fo=1, routed)           0.108    -0.321    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[28]
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.214    -0.062    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I1_O)        0.051    -0.011 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.700     0.689    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.259     1.948 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.948    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/sel_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.602ns  (logic 1.461ns (56.149%)  route 1.141ns (43.851%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.569    -0.595    memory_unit/clk_out1
    SLICE_X9Y67          FDRE                                         r  memory_unit/sel_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  memory_unit/sel_op_reg[0]/Q
                         net (fo=44, routed)          0.548     0.094    memory_unit/nolabel_line234/contador_anodos/sel_op[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.045     0.139 r  memory_unit/nolabel_line234/contador_anodos/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.593     0.732    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     2.006 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.006    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.550ns (60.091%)  route 1.029ns (39.909%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.594    -0.570    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y71          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  memory_unit/nolabel_line226/bcd_reg[28]/Q
                         net (fo=1, routed)           0.108    -0.321    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[28]
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.331     0.055    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.046     0.101 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.590     0.691    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.318     2.009 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.009    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memory_unit/nolabel_line226/bcd_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.469ns (56.634%)  route 1.125ns (43.366%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.594    -0.570    memory_unit/nolabel_line226/clk_out1
    SLICE_X1Y71          FDRE                                         r  memory_unit/nolabel_line226/bcd_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  memory_unit/nolabel_line226/bcd_reg[28]/Q
                         net (fo=1, routed)           0.108    -0.321    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_2_0[28]
    SLICE_X1Y72          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 f  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.331     0.055    memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.045     0.100 r  memory_unit/nolabel_line234/contador_anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.685     0.786    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.024 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.024    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk100MHZ/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk100MHZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           197 Endpoints
Min Delay           197 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.401ns  (logic 1.631ns (14.306%)  route 9.770ns (85.694%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         5.196    11.401    memory_unit/divisor_freq/SR[0]
    SLICE_X2Y62          FDCE                                         f  memory_unit/divisor_freq/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.601    -1.419    memory_unit/divisor_freq/clk_out1
    SLICE_X2Y62          FDCE                                         r  memory_unit/divisor_freq/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.401ns  (logic 1.631ns (14.306%)  route 9.770ns (85.694%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         5.196    11.401    memory_unit/divisor_freq/SR[0]
    SLICE_X2Y62          FDCE                                         f  memory_unit/divisor_freq/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.601    -1.419    memory_unit/divisor_freq/clk_out1
    SLICE_X2Y62          FDCE                                         r  memory_unit/divisor_freq/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.401ns  (logic 1.631ns (14.306%)  route 9.770ns (85.694%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         5.196    11.401    memory_unit/divisor_freq/SR[0]
    SLICE_X2Y62          FDCE                                         f  memory_unit/divisor_freq/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.601    -1.419    memory_unit/divisor_freq/clk_out1
    SLICE_X2Y62          FDCE                                         r  memory_unit/divisor_freq/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/clkout_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.233ns  (logic 1.631ns (14.520%)  route 9.602ns (85.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         5.028    11.233    memory_unit/divisor_freq/SR[0]
    SLICE_X1Y64          FDCE                                         f  memory_unit/divisor_freq/clkout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.600    -1.420    memory_unit/divisor_freq/clk_out1
    SLICE_X1Y64          FDCE                                         r  memory_unit/divisor_freq/clkout_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.233ns  (logic 1.631ns (14.520%)  route 9.602ns (85.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         5.028    11.233    memory_unit/divisor_freq/SR[0]
    SLICE_X1Y64          FDCE                                         f  memory_unit/divisor_freq/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.600    -1.420    memory_unit/divisor_freq/clk_out1
    SLICE_X1Y64          FDCE                                         r  memory_unit/divisor_freq/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.233ns  (logic 1.631ns (14.520%)  route 9.602ns (85.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         5.028    11.233    memory_unit/divisor_freq/SR[0]
    SLICE_X1Y64          FDCE                                         f  memory_unit/divisor_freq/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.600    -1.420    memory_unit/divisor_freq/clk_out1
    SLICE_X1Y64          FDCE                                         r  memory_unit/divisor_freq/counter_reg[11]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.233ns  (logic 1.631ns (14.520%)  route 9.602ns (85.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         5.028    11.233    memory_unit/divisor_freq/SR[0]
    SLICE_X1Y64          FDCE                                         f  memory_unit/divisor_freq/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.600    -1.420    memory_unit/divisor_freq/clk_out1
    SLICE_X1Y64          FDCE                                         r  memory_unit/divisor_freq/counter_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.081ns  (logic 1.631ns (14.719%)  route 9.450ns (85.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         4.876    11.081    memory_unit/divisor_freq/SR[0]
    SLICE_X1Y62          FDCE                                         f  memory_unit/divisor_freq/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.601    -1.419    memory_unit/divisor_freq/clk_out1
    SLICE_X1Y62          FDCE                                         r  memory_unit/divisor_freq/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.081ns  (logic 1.631ns (14.719%)  route 9.450ns (85.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         4.876    11.081    memory_unit/divisor_freq/SR[0]
    SLICE_X1Y62          FDCE                                         f  memory_unit/divisor_freq/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.601    -1.419    memory_unit/divisor_freq/clk_out1
    SLICE_X1Y62          FDCE                                         r  memory_unit/divisor_freq/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.081ns  (logic 1.631ns (14.719%)  route 9.450ns (85.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         4.876    11.081    memory_unit/divisor_freq/SR[0]
    SLICE_X1Y62          FDCE                                         f  memory_unit/divisor_freq/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.601    -1.419    memory_unit/divisor_freq/clk_out1
    SLICE_X1Y62          FDCE                                         r  memory_unit/divisor_freq/counter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.157ns  (logic 0.320ns (14.814%)  route 1.838ns (85.186%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.838     2.112    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.157 r  uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.157    uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X13Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.237ns  (logic 0.320ns (14.285%)  route 1.918ns (85.715%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.918     2.192    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.237 r  uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.237    uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1_n_0
    SLICE_X12Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X12Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.296ns  (logic 0.320ns (13.918%)  route 1.977ns (86.082%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.977     2.251    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.296 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.296    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X13Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.320ns (12.965%)  route 2.145ns (87.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.949     2.223    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.268 r  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.197     2.465    uart_basic_inst/uart_rx_blk/bit_counter_reg[0]_0[0]
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.840    -0.833    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.320ns (12.965%)  route 2.145ns (87.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.949     2.223    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.268 r  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.197     2.465    uart_basic_inst/uart_rx_blk/bit_counter_reg[0]_0[0]
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.840    -0.833    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.320ns (12.965%)  route 2.145ns (87.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.949     2.223    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.268 r  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.197     2.465    uart_basic_inst/uart_rx_blk/bit_counter_reg[0]_0[0]
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.840    -0.833    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.320ns (12.965%)  route 2.145ns (87.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.949     2.223    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.268 r  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.197     2.465    uart_basic_inst/uart_rx_blk/bit_counter_reg[0]_0[0]
    SLICE_X13Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.840    -0.833    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.320ns (12.965%)  route 2.145ns (87.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.949     2.223    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.268 r  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.197     2.465    uart_basic_inst/uart_rx_blk/bit_counter_reg[0]_0[0]
    SLICE_X13Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.840    -0.833    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.320ns (12.965%)  route 2.145ns (87.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.949     2.223    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.268 r  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.197     2.465    uart_basic_inst/uart_rx_blk/bit_counter_reg[0]_0[0]
    SLICE_X13Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.840    -0.833    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.553ns  (logic 0.320ns (12.520%)  route 2.233ns (87.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.949     2.223    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.268 r  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.284     2.553    uart_basic_inst/uart_rx_blk/bit_counter_reg[0]_0[0]
    SLICE_X9Y64          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X9Y64          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           197 Endpoints
Min Delay           197 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.401ns  (logic 1.631ns (14.306%)  route 9.770ns (85.694%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         5.196    11.401    memory_unit/divisor_freq/SR[0]
    SLICE_X2Y62          FDCE                                         f  memory_unit/divisor_freq/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.601    -1.419    memory_unit/divisor_freq/clk_out1
    SLICE_X2Y62          FDCE                                         r  memory_unit/divisor_freq/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.401ns  (logic 1.631ns (14.306%)  route 9.770ns (85.694%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         5.196    11.401    memory_unit/divisor_freq/SR[0]
    SLICE_X2Y62          FDCE                                         f  memory_unit/divisor_freq/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.601    -1.419    memory_unit/divisor_freq/clk_out1
    SLICE_X2Y62          FDCE                                         r  memory_unit/divisor_freq/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.401ns  (logic 1.631ns (14.306%)  route 9.770ns (85.694%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         5.196    11.401    memory_unit/divisor_freq/SR[0]
    SLICE_X2Y62          FDCE                                         f  memory_unit/divisor_freq/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.601    -1.419    memory_unit/divisor_freq/clk_out1
    SLICE_X2Y62          FDCE                                         r  memory_unit/divisor_freq/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/clkout_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.233ns  (logic 1.631ns (14.520%)  route 9.602ns (85.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         5.028    11.233    memory_unit/divisor_freq/SR[0]
    SLICE_X1Y64          FDCE                                         f  memory_unit/divisor_freq/clkout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.600    -1.420    memory_unit/divisor_freq/clk_out1
    SLICE_X1Y64          FDCE                                         r  memory_unit/divisor_freq/clkout_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.233ns  (logic 1.631ns (14.520%)  route 9.602ns (85.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         5.028    11.233    memory_unit/divisor_freq/SR[0]
    SLICE_X1Y64          FDCE                                         f  memory_unit/divisor_freq/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.600    -1.420    memory_unit/divisor_freq/clk_out1
    SLICE_X1Y64          FDCE                                         r  memory_unit/divisor_freq/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.233ns  (logic 1.631ns (14.520%)  route 9.602ns (85.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         5.028    11.233    memory_unit/divisor_freq/SR[0]
    SLICE_X1Y64          FDCE                                         f  memory_unit/divisor_freq/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.600    -1.420    memory_unit/divisor_freq/clk_out1
    SLICE_X1Y64          FDCE                                         r  memory_unit/divisor_freq/counter_reg[11]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.233ns  (logic 1.631ns (14.520%)  route 9.602ns (85.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         5.028    11.233    memory_unit/divisor_freq/SR[0]
    SLICE_X1Y64          FDCE                                         f  memory_unit/divisor_freq/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.600    -1.420    memory_unit/divisor_freq/clk_out1
    SLICE_X1Y64          FDCE                                         r  memory_unit/divisor_freq/counter_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.081ns  (logic 1.631ns (14.719%)  route 9.450ns (85.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         4.876    11.081    memory_unit/divisor_freq/SR[0]
    SLICE_X1Y62          FDCE                                         f  memory_unit/divisor_freq/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.601    -1.419    memory_unit/divisor_freq/clk_out1
    SLICE_X1Y62          FDCE                                         r  memory_unit/divisor_freq/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.081ns  (logic 1.631ns (14.719%)  route 9.450ns (85.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         4.876    11.081    memory_unit/divisor_freq/SR[0]
    SLICE_X1Y62          FDCE                                         f  memory_unit/divisor_freq/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.601    -1.419    memory_unit/divisor_freq/clk_out1
    SLICE_X1Y62          FDCE                                         r  memory_unit/divisor_freq/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            memory_unit/divisor_freq/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.081ns  (logic 1.631ns (14.719%)  route 9.450ns (85.281%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           4.574     6.081    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.124     6.205 f  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         4.876    11.081    memory_unit/divisor_freq/SR[0]
    SLICE_X1Y62          FDCE                                         f  memory_unit/divisor_freq/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         1.601    -1.419    memory_unit/divisor_freq/clk_out1
    SLICE_X1Y62          FDCE                                         r  memory_unit/divisor_freq/counter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.157ns  (logic 0.320ns (14.814%)  route 1.838ns (85.186%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.838     2.112    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.157 r  uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.157    uart_basic_inst/uart_rx_blk/spacing_counter[1]_i_1_n_0
    SLICE_X13Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.237ns  (logic 0.320ns (14.285%)  route 1.918ns (85.715%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.918     2.192    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.237 r  uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.237    uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1_n_0
    SLICE_X12Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X12Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.296ns  (logic 0.320ns (13.918%)  route 1.977ns (86.082%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.977     2.251    uart_basic_inst/uart_rx_blk/reset_n_IBUF
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.045     2.296 r  uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.296    uart_basic_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X13Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y64         FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.320ns (12.965%)  route 2.145ns (87.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.949     2.223    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.268 r  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.197     2.465    uart_basic_inst/uart_rx_blk/bit_counter_reg[0]_0[0]
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.840    -0.833    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.320ns (12.965%)  route 2.145ns (87.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.949     2.223    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.268 r  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.197     2.465    uart_basic_inst/uart_rx_blk/bit_counter_reg[0]_0[0]
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.840    -0.833    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.320ns (12.965%)  route 2.145ns (87.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.949     2.223    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.268 r  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.197     2.465    uart_basic_inst/uart_rx_blk/bit_counter_reg[0]_0[0]
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.840    -0.833    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X12Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.320ns (12.965%)  route 2.145ns (87.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.949     2.223    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.268 r  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.197     2.465    uart_basic_inst/uart_rx_blk/bit_counter_reg[0]_0[0]
    SLICE_X13Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.840    -0.833    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.320ns (12.965%)  route 2.145ns (87.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.949     2.223    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.268 r  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.197     2.465    uart_basic_inst/uart_rx_blk/bit_counter_reg[0]_0[0]
    SLICE_X13Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.840    -0.833    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.320ns (12.965%)  route 2.145ns (87.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.949     2.223    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.268 r  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.197     2.465    uart_basic_inst/uart_rx_blk/bit_counter_reg[0]_0[0]
    SLICE_X13Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.840    -0.833    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X13Y65         FDRE                                         r  uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            uart_basic_inst/uart_rx_blk/rx_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.553ns  (logic 0.320ns (12.520%)  route 2.233ns (87.480%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           1.949     2.223    memory_unit/nolabel_line226/reset_n_IBUF
    SLICE_X12Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.268 r  memory_unit/nolabel_line226/clk100MHZ_i_1/O
                         net (fo=196, routed)         0.284     2.553    uart_basic_inst/uart_rx_blk/bit_counter_reg[0]_0[0]
    SLICE_X9Y64          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk100MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk100MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk100MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk100MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk100MHZ/inst/clkout1_buf/O
                         net (fo=389, routed)         0.841    -0.832    uart_basic_inst/uart_rx_blk/clk_out1
    SLICE_X9Y64          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_data_reg[0]/C





