97. Printing statistics.

=== and_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     gf180mcu_fd_sc_mcu7t5v0__and2_1      1

   Chip area for module '\and_cell': 17.561600
     of which used for sequential elements: 0.000000 (0.00%)

=== dffr_cell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     gf180mcu_fd_sc_mcu7t5v0__clkinv_1      2
     gf180mcu_fd_sc_mcu7t5v0__dffrnq_1      1

   Chip area for module '\dffr_cell': 92.198400
     of which used for sequential elements: 74.636800 (80.95%)

=== dffsr_cell ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     gf180mcu_fd_sc_mcu7t5v0__clkinv_1      2
     gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1      1
     gf180mcu_fd_sc_mcu7t5v0__nand2_1      1

   Chip area for module '\dffsr_cell': 114.150400
     of which used for sequential elements: 85.612800 (75.00%)

=== mux_cell ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     gf180mcu_fd_sc_mcu7t5v0__mux2_2      1

   Chip area for module '\mux_cell': 32.928000
     of which used for sequential elements: 0.000000 (0.00%)

=== nand_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     gf180mcu_fd_sc_mcu7t5v0__nand2_1      1

   Chip area for module '\nand_cell': 10.976000
     of which used for sequential elements: 0.000000 (0.00%)

=== nor_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     gf180mcu_fd_sc_mcu7t5v0__nor2_1      1

   Chip area for module '\nor_cell': 13.171200
     of which used for sequential elements: 0.000000 (0.00%)

=== not_cell ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     gf180mcu_fd_sc_mcu7t5v0__clkinv_1      1

   Chip area for module '\not_cell': 8.780800
     of which used for sequential elements: 0.000000 (0.00%)

=== or_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     gf180mcu_fd_sc_mcu7t5v0__or2_1      1

   Chip area for module '\or_cell': 17.561600
     of which used for sequential elements: 0.000000 (0.00%)

=== tt_um_wokwi_445338187869298689 ===

   Number of wires:               1040
   Number of wire bits:           1075
   Number of public wires:        1015
   Number of public wire bits:    1050
   Number of ports:                  8
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                979
     and_cell                      176
     dffr_cell                     201
     dffsr_cell                      8
     gf180mcu_fd_sc_mcu7t5v0__buf_1     12
     gf180mcu_fd_sc_mcu7t5v0__tieh      4
     gf180mcu_fd_sc_mcu7t5v0__tiel     33
     mux_cell                      201
     nand_cell                     105
     nor_cell                      124
     not_cell                       10
     or_cell                        81
     xnor_cell                      24

   Area for cell type \dffr_cell is unknown!
   Area for cell type \mux_cell is unknown!
   Area for cell type \and_cell is unknown!
   Area for cell type \not_cell is unknown!
   Area for cell type \or_cell is unknown!
   Area for cell type \dffsr_cell is unknown!
   Area for cell type \nor_cell is unknown!
   Area for cell type \nand_cell is unknown!
   Area for cell type \xnor_cell is unknown!

   Chip area for module '\tt_um_wokwi_445338187869298689': 482.944000
     of which used for sequential elements: 0.000000 (0.00%)

=== xnor_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     gf180mcu_fd_sc_mcu7t5v0__xnor2_1      1

   Chip area for module '\xnor_cell': 28.537600
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   tt_um_wokwi_445338187869298689      1
     and_cell                      176
     dffr_cell                     201
     dffsr_cell                      8
     mux_cell                      201
     nand_cell                     105
     nor_cell                      124
     not_cell                       10
     or_cell                        81
     xnor_cell                      24

   Number of wires:               4664
   Number of wire bits:           4699
   Number of public wires:        4422
   Number of public wire bits:    4457
   Number of ports:               3415
   Number of port bits:           3450
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1405
     gf180mcu_fd_sc_mcu7t5v0__and2_1    176
     gf180mcu_fd_sc_mcu7t5v0__buf_1     12
     gf180mcu_fd_sc_mcu7t5v0__clkinv_1    428
     gf180mcu_fd_sc_mcu7t5v0__dffrnq_1    201
     gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1      8
     gf180mcu_fd_sc_mcu7t5v0__mux2_2    201
     gf180mcu_fd_sc_mcu7t5v0__nand2_1    113
     gf180mcu_fd_sc_mcu7t5v0__nor2_1    124
     gf180mcu_fd_sc_mcu7t5v0__or2_1     81
     gf180mcu_fd_sc_mcu7t5v0__tieh      4
     gf180mcu_fd_sc_mcu7t5v0__tiel     33
     gf180mcu_fd_sc_mcu7t5v0__xnor2_1     24

   Chip area for top module '\tt_um_wokwi_445338187869298689': 34618.304000
     of which used for sequential elements: 0.000000 (0.00%)

