 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : rv32_cpu_top
Version: V-2023.12-SP5
Date   : Sat Dec 14 19:01:38 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn40lpbwp12ttc
Wire Load Model Mode: segmented

  Startpoint: ID_EX_QUEUE/rb_out_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RB/data_addr_bus_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rv32_cpu_top       TSMC32K_Lowk_Conservative
                                           tcbn40lpbwp12ttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ID_EX_QUEUE/rb_out_reg[16]/CP (DFQD1BWP12T)             0.00 #     0.00 r
  ID_EX_QUEUE/rb_out_reg[16]/Q (DFQD1BWP12T)              0.10       0.10 f
  U9148/ZN (INVD1BWP12T)                                  0.02       0.12 r
  U7205/ZN (NR2D1BWP12T)                                  0.03       0.15 f
  U6910/ZN (CKND2D1BWP12T)                                0.06       0.21 r
  U7697/ZN (INVD1BWP12T)                                  0.03       0.25 f
  U6911/Z (CKBD1BWP12T)                                   0.05       0.29 f
  U7350/ZN (INVD2BWP12T)                                  0.09       0.39 r
  U8057/ZN (OAI222D1BWP12T)                               0.09       0.48 f
  U8055/ZN (NR4D0BWP12T)                                  0.08       0.56 r
  U8053/ZN (OAI22D1BWP12T)                                0.07       0.63 f
  RB/add_146_aco/U1_1/CO (FA1D0BWP12T)                    0.12       0.75 f
  RB/add_146_aco/U1_2/CO (FA1D0BWP12T)                    0.07       0.82 f
  RB/add_146_aco/U1_3/CO (FA1D0BWP12T)                    0.07       0.89 f
  RB/add_146_aco/U1_4/CO (FA1D0BWP12T)                    0.07       0.96 f
  RB/add_146_aco/U1_5/CO (FA1D0BWP12T)                    0.07       1.04 f
  RB/add_146_aco/U1_6/CO (FA1D0BWP12T)                    0.07       1.11 f
  RB/add_146_aco/U1_7/CO (FA1D0BWP12T)                    0.07       1.18 f
  RB/add_146_aco/U1_8/CO (FA1D0BWP12T)                    0.07       1.25 f
  RB/add_146_aco/U1_9/CO (FA1D0BWP12T)                    0.07       1.33 f
  RB/add_146_aco/U1_10/CO (FA1D0BWP12T)                   0.07       1.40 f
  RB/add_146_aco/U1_11/CO (FA1D0BWP12T)                   0.07       1.47 f
  RB/add_146_aco/U1_12/CO (FA1D0BWP12T)                   0.07       1.54 f
  RB/add_146_aco/U1_13/CO (FA1D0BWP12T)                   0.07       1.62 f
  RB/add_146_aco/U1_14/CO (FA1D0BWP12T)                   0.07       1.69 f
  RB/add_146_aco/U1_15/CO (FA1D0BWP12T)                   0.07       1.76 f
  RB/add_146_aco/U1_16/CO (FA1D0BWP12T)                   0.07       1.83 f
  RB/add_146_aco/U1_17/CO (FA1D0BWP12T)                   0.07       1.91 f
  RB/add_146_aco/U1_18/CO (FA1D0BWP12T)                   0.07       1.98 f
  RB/add_146_aco/U1_19/CO (FA1D0BWP12T)                   0.07       2.05 f
  RB/add_146_aco/U1_20/CO (FA1D0BWP12T)                   0.07       2.12 f
  RB/add_146_aco/U1_21/CO (FA1D0BWP12T)                   0.07       2.20 f
  RB/add_146_aco/U1_22/CO (FA1D0BWP12T)                   0.07       2.27 f
  RB/add_146_aco/U1_23/CO (FA1D0BWP12T)                   0.07       2.34 f
  RB/add_146_aco/U1_24/CO (FA1D0BWP12T)                   0.07       2.41 f
  RB/add_146_aco/U1_25/CO (FA1D0BWP12T)                   0.07       2.49 f
  RB/add_146_aco/U1_26/CO (FA1D0BWP12T)                   0.07       2.56 f
  RB/add_146_aco/U1_27/CO (FA1D0BWP12T)                   0.07       2.63 f
  RB/add_146_aco/U1_28/CO (FA1D0BWP12T)                   0.07       2.70 f
  RB/add_146_aco/U1_29/CO (FA1D0BWP12T)                   0.07       2.78 f
  RB/add_146_aco/U1_30/CO (FA1D0BWP12T)                   0.07       2.85 f
  RB/add_146_aco/U1_31/Z (XOR3D1BWP12T)                   0.06       2.91 f
  U9147/Z (AO222D0BWP12T)                                 0.12       3.02 f
  RB/data_addr_bus_reg[31]/D (DFCNQD1BWP12T)              0.00       3.02 f
  data arrival time                                                  3.02

  clock clk (rise edge)                                   3.20       3.20
  clock network delay (ideal)                             0.00       3.20
  clock uncertainty                                      -0.15       3.05
  RB/data_addr_bus_reg[31]/CP (DFCNQD1BWP12T)             0.00       3.05 r
  library setup time                                     -0.01       3.04
  data required time                                                 3.04
  --------------------------------------------------------------------------
  data required time                                                 3.04
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
