{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571963600570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571963600574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 24 20:33:20 2019 " "Processing started: Thu Oct 24 20:33:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571963600574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571963600574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5part3 -c lab5part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5part3 -c lab5part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571963600574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571963600830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571963600830 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab5part3.v(27) " "Verilog HDL warning at lab5part3.v(27): extended using \"x\" or \"z\"" {  } { { "lab5part3.v" "" { Text "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part3/lab5part3.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1571963607326 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab5part3.v(25) " "Verilog HDL information at lab5part3.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "lab5part3.v" "" { Text "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part3/lab5part3.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571963607326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5part3.v 5 5 " "Found 5 design units, including 5 entities, in source file lab5part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "lab5part3.v" "" { Text "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part3/lab5part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571963607328 ""} { "Info" "ISGN_ENTITY_NAME" "2 shiftregister " "Found entity 2: shiftregister" {  } { { "lab5part3.v" "" { Text "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part3/lab5part3.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571963607328 ""} { "Info" "ISGN_ENTITY_NAME" "3 ratedivider " "Found entity 3: ratedivider" {  } { { "lab5part3.v" "" { Text "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part3/lab5part3.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571963607328 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux8to1 " "Found entity 4: mux8to1" {  } { { "lab5part3.v" "" { Text "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part3/lab5part3.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571963607328 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab5part3 " "Found entity 5: lab5part3" {  } { { "lab5part3.v" "" { Text "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part3/lab5part3.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571963607328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571963607328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5part3 " "Elaborating entity \"lab5part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571963607345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 mux8to1:m0 " "Elaborating entity \"mux8to1\" for hierarchy \"mux8to1:m0\"" {  } { { "lab5part3.v" "m0" { Text "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part3/lab5part3.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571963607358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftregister shiftregister:s12 " "Elaborating entity \"shiftregister\" for hierarchy \"shiftregister:s12\"" {  } { { "lab5part3.v" "s12" { Text "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part3/lab5part3.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571963607375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 shiftregister:s12\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"shiftregister:s12\|mux2to1:mux\"" {  } { { "lab5part3.v" "mux" { Text "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part3/lab5part3.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571963607591 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "r rateDivider " "Node instance \"r\" instantiates undefined entity \"rateDivider\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "lab5part3.v" "r" { Text "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part3/lab5part3.v" 83 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1571963607610 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part3/output_files/lab5part3.map.smsg " "Generated suppressed messages file C:/Users/Forest/Desktop/School/U of T/Second Year/ECE241/lab5/Part3/output_files/lab5part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571963607639 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571963607681 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 24 20:33:27 2019 " "Processing ended: Thu Oct 24 20:33:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571963607681 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571963607681 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571963607681 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571963607681 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571963608284 ""}
