--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18507 paths analyzed, 1254 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.478ns.
--------------------------------------------------------------------------------

Paths for end point Inst_control_i2c/cargador_1_4 (SLICE_X9Y17.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     74.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd17 (FF)
  Destination:          Inst_control_i2c/cargador_1_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.314ns (Levels of Logic = 5)
  Clock Path Skew:      -0.164ns (0.409 - 0.573)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd17 to Inst_control_i2c/cargador_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y3.YQ       Tcko                  0.524   Inst_control_i2c/estado_FSM_FFd17
                                                       Inst_control_i2c/estado_FSM_FFd17
    SLICE_X18Y6.G4       net (fanout=14)       1.114   Inst_control_i2c/estado_FSM_FFd17
    SLICE_X18Y6.Y        Tilo                  0.616   N16
                                                       Inst_control_i2c/pas_scl_mux00002132
    SLICE_X18Y6.F4       net (fanout=1)        0.035   Inst_control_i2c/pas_scl_mux00002132/O
    SLICE_X18Y6.X        Tilo                  0.601   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y13.G4      net (fanout=3)        0.566   N16
    SLICE_X16Y13.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X16Y14.G1      net (fanout=4)        0.465   N14
    SLICE_X16Y14.Y       Tilo                  0.616   Inst_control_i2c/cargador_1_7_not0001
                                                       Inst_control_i2c/cargador_1_0_not000131
    SLICE_X9Y16.G4       net (fanout=8)        1.340   N21
    SLICE_X9Y16.Y        Tilo                  0.561   Inst_control_i2c/cargador_1_5_not0001
                                                       Inst_control_i2c/cargador_1_4_not00011
    SLICE_X9Y17.CE       net (fanout=1)        1.105   Inst_control_i2c/cargador_1_4_not0001
    SLICE_X9Y17.CLK      Tceck                 0.155   Inst_control_i2c/cargador_1<4>
                                                       Inst_control_i2c/cargador_1_4
    -------------------------------------------------  ---------------------------
    Total                                      8.314ns (3.689ns logic, 4.625ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd9 (FF)
  Destination:          Inst_control_i2c/cargador_1_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.152ns (Levels of Logic = 5)
  Clock Path Skew:      -0.171ns (0.409 - 0.580)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd9 to Inst_control_i2c/cargador_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y5.XQ       Tcko                  0.521   Inst_control_i2c/estado_FSM_FFd9
                                                       Inst_control_i2c/estado_FSM_FFd9
    SLICE_X18Y7.G2       net (fanout=14)       0.969   Inst_control_i2c/estado_FSM_FFd9
    SLICE_X18Y7.Y        Tilo                  0.616   N32
                                                       Inst_control_i2c/pas_scl_mux0000218
    SLICE_X18Y6.F3       net (fanout=1)        0.021   Inst_control_i2c/pas_scl_mux0000218
    SLICE_X18Y6.X        Tilo                  0.601   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y13.G4      net (fanout=3)        0.566   N16
    SLICE_X16Y13.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X16Y14.G1      net (fanout=4)        0.465   N14
    SLICE_X16Y14.Y       Tilo                  0.616   Inst_control_i2c/cargador_1_7_not0001
                                                       Inst_control_i2c/cargador_1_0_not000131
    SLICE_X9Y16.G4       net (fanout=8)        1.340   N21
    SLICE_X9Y16.Y        Tilo                  0.561   Inst_control_i2c/cargador_1_5_not0001
                                                       Inst_control_i2c/cargador_1_4_not00011
    SLICE_X9Y17.CE       net (fanout=1)        1.105   Inst_control_i2c/cargador_1_4_not0001
    SLICE_X9Y17.CLK      Tceck                 0.155   Inst_control_i2c/cargador_1<4>
                                                       Inst_control_i2c/cargador_1_4
    -------------------------------------------------  ---------------------------
    Total                                      8.152ns (3.686ns logic, 4.466ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd8 (FF)
  Destination:          Inst_control_i2c/cargador_1_4 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.943ns (Levels of Logic = 5)
  Clock Path Skew:      -0.140ns (0.409 - 0.549)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd8 to Inst_control_i2c/cargador_1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.XQ       Tcko                  0.495   Inst_control_i2c/estado_FSM_FFd8
                                                       Inst_control_i2c/estado_FSM_FFd8
    SLICE_X18Y7.G1       net (fanout=5)        0.786   Inst_control_i2c/estado_FSM_FFd8
    SLICE_X18Y7.Y        Tilo                  0.616   N32
                                                       Inst_control_i2c/pas_scl_mux0000218
    SLICE_X18Y6.F3       net (fanout=1)        0.021   Inst_control_i2c/pas_scl_mux0000218
    SLICE_X18Y6.X        Tilo                  0.601   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y13.G4      net (fanout=3)        0.566   N16
    SLICE_X16Y13.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X16Y14.G1      net (fanout=4)        0.465   N14
    SLICE_X16Y14.Y       Tilo                  0.616   Inst_control_i2c/cargador_1_7_not0001
                                                       Inst_control_i2c/cargador_1_0_not000131
    SLICE_X9Y16.G4       net (fanout=8)        1.340   N21
    SLICE_X9Y16.Y        Tilo                  0.561   Inst_control_i2c/cargador_1_5_not0001
                                                       Inst_control_i2c/cargador_1_4_not00011
    SLICE_X9Y17.CE       net (fanout=1)        1.105   Inst_control_i2c/cargador_1_4_not0001
    SLICE_X9Y17.CLK      Tceck                 0.155   Inst_control_i2c/cargador_1<4>
                                                       Inst_control_i2c/cargador_1_4
    -------------------------------------------------  ---------------------------
    Total                                      7.943ns (3.660ns logic, 4.283ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_control_i2c/cargador_1_3 (SLICE_X15Y16.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     75.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd17 (FF)
  Destination:          Inst_control_i2c/cargador_1_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.904ns (Levels of Logic = 5)
  Clock Path Skew:      -0.178ns (0.395 - 0.573)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd17 to Inst_control_i2c/cargador_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y3.YQ       Tcko                  0.524   Inst_control_i2c/estado_FSM_FFd17
                                                       Inst_control_i2c/estado_FSM_FFd17
    SLICE_X18Y6.G4       net (fanout=14)       1.114   Inst_control_i2c/estado_FSM_FFd17
    SLICE_X18Y6.Y        Tilo                  0.616   N16
                                                       Inst_control_i2c/pas_scl_mux00002132
    SLICE_X18Y6.F4       net (fanout=1)        0.035   Inst_control_i2c/pas_scl_mux00002132/O
    SLICE_X18Y6.X        Tilo                  0.601   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y13.G4      net (fanout=3)        0.566   N16
    SLICE_X16Y13.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X16Y14.G1      net (fanout=4)        0.465   N14
    SLICE_X16Y14.Y       Tilo                  0.616   Inst_control_i2c/cargador_1_7_not0001
                                                       Inst_control_i2c/cargador_1_0_not000131
    SLICE_X15Y17.F2      net (fanout=8)        0.924   N21
    SLICE_X15Y17.X       Tilo                  0.562   Inst_control_i2c/cargador_1_3_not0001
                                                       Inst_control_i2c/cargador_1_3_not00011
    SLICE_X15Y16.CE      net (fanout=1)        1.110   Inst_control_i2c/cargador_1_3_not0001
    SLICE_X15Y16.CLK     Tceck                 0.155   Inst_control_i2c/cargador_1<3>
                                                       Inst_control_i2c/cargador_1_3
    -------------------------------------------------  ---------------------------
    Total                                      7.904ns (3.690ns logic, 4.214ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd9 (FF)
  Destination:          Inst_control_i2c/cargador_1_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.742ns (Levels of Logic = 5)
  Clock Path Skew:      -0.185ns (0.395 - 0.580)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd9 to Inst_control_i2c/cargador_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y5.XQ       Tcko                  0.521   Inst_control_i2c/estado_FSM_FFd9
                                                       Inst_control_i2c/estado_FSM_FFd9
    SLICE_X18Y7.G2       net (fanout=14)       0.969   Inst_control_i2c/estado_FSM_FFd9
    SLICE_X18Y7.Y        Tilo                  0.616   N32
                                                       Inst_control_i2c/pas_scl_mux0000218
    SLICE_X18Y6.F3       net (fanout=1)        0.021   Inst_control_i2c/pas_scl_mux0000218
    SLICE_X18Y6.X        Tilo                  0.601   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y13.G4      net (fanout=3)        0.566   N16
    SLICE_X16Y13.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X16Y14.G1      net (fanout=4)        0.465   N14
    SLICE_X16Y14.Y       Tilo                  0.616   Inst_control_i2c/cargador_1_7_not0001
                                                       Inst_control_i2c/cargador_1_0_not000131
    SLICE_X15Y17.F2      net (fanout=8)        0.924   N21
    SLICE_X15Y17.X       Tilo                  0.562   Inst_control_i2c/cargador_1_3_not0001
                                                       Inst_control_i2c/cargador_1_3_not00011
    SLICE_X15Y16.CE      net (fanout=1)        1.110   Inst_control_i2c/cargador_1_3_not0001
    SLICE_X15Y16.CLK     Tceck                 0.155   Inst_control_i2c/cargador_1<3>
                                                       Inst_control_i2c/cargador_1_3
    -------------------------------------------------  ---------------------------
    Total                                      7.742ns (3.687ns logic, 4.055ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd8 (FF)
  Destination:          Inst_control_i2c/cargador_1_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.533ns (Levels of Logic = 5)
  Clock Path Skew:      -0.154ns (0.395 - 0.549)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd8 to Inst_control_i2c/cargador_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.XQ       Tcko                  0.495   Inst_control_i2c/estado_FSM_FFd8
                                                       Inst_control_i2c/estado_FSM_FFd8
    SLICE_X18Y7.G1       net (fanout=5)        0.786   Inst_control_i2c/estado_FSM_FFd8
    SLICE_X18Y7.Y        Tilo                  0.616   N32
                                                       Inst_control_i2c/pas_scl_mux0000218
    SLICE_X18Y6.F3       net (fanout=1)        0.021   Inst_control_i2c/pas_scl_mux0000218
    SLICE_X18Y6.X        Tilo                  0.601   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y13.G4      net (fanout=3)        0.566   N16
    SLICE_X16Y13.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X16Y14.G1      net (fanout=4)        0.465   N14
    SLICE_X16Y14.Y       Tilo                  0.616   Inst_control_i2c/cargador_1_7_not0001
                                                       Inst_control_i2c/cargador_1_0_not000131
    SLICE_X15Y17.F2      net (fanout=8)        0.924   N21
    SLICE_X15Y17.X       Tilo                  0.562   Inst_control_i2c/cargador_1_3_not0001
                                                       Inst_control_i2c/cargador_1_3_not00011
    SLICE_X15Y16.CE      net (fanout=1)        1.110   Inst_control_i2c/cargador_1_3_not0001
    SLICE_X15Y16.CLK     Tceck                 0.155   Inst_control_i2c/cargador_1<3>
                                                       Inst_control_i2c/cargador_1_3
    -------------------------------------------------  ---------------------------
    Total                                      7.533ns (3.661ns logic, 3.872ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_control_i2c/cargador_2_0 (SLICE_X16Y18.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     75.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd17 (FF)
  Destination:          Inst_control_i2c/cargador_2_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.977ns (Levels of Logic = 5)
  Clock Path Skew:      -0.104ns (0.242 - 0.346)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd17 to Inst_control_i2c/cargador_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y3.YQ       Tcko                  0.524   Inst_control_i2c/estado_FSM_FFd17
                                                       Inst_control_i2c/estado_FSM_FFd17
    SLICE_X18Y6.G4       net (fanout=14)       1.114   Inst_control_i2c/estado_FSM_FFd17
    SLICE_X18Y6.Y        Tilo                  0.616   N16
                                                       Inst_control_i2c/pas_scl_mux00002132
    SLICE_X18Y6.F4       net (fanout=1)        0.035   Inst_control_i2c/pas_scl_mux00002132/O
    SLICE_X18Y6.X        Tilo                  0.601   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y13.G4      net (fanout=3)        0.566   N16
    SLICE_X16Y13.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X17Y15.G4      net (fanout=4)        0.368   N14
    SLICE_X17Y15.Y       Tilo                  0.561   Inst_control_i2c/cargador_2_7_not0001
                                                       Inst_control_i2c/cargador_2_0_not000111
    SLICE_X13Y15.F2      net (fanout=8)        0.718   N19
    SLICE_X13Y15.X       Tilo                  0.562   Inst_control_i2c/cargador_2_0_not0001
                                                       Inst_control_i2c/cargador_2_0_not00011
    SLICE_X16Y18.CE      net (fanout=1)        1.541   Inst_control_i2c/cargador_2_0_not0001
    SLICE_X16Y18.CLK     Tceck                 0.155   Inst_control_i2c/cargador_2<0>
                                                       Inst_control_i2c/cargador_2_0
    -------------------------------------------------  ---------------------------
    Total                                      7.977ns (3.635ns logic, 4.342ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd9 (FF)
  Destination:          Inst_control_i2c/cargador_2_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.815ns (Levels of Logic = 5)
  Clock Path Skew:      -0.111ns (0.242 - 0.353)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd9 to Inst_control_i2c/cargador_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y5.XQ       Tcko                  0.521   Inst_control_i2c/estado_FSM_FFd9
                                                       Inst_control_i2c/estado_FSM_FFd9
    SLICE_X18Y7.G2       net (fanout=14)       0.969   Inst_control_i2c/estado_FSM_FFd9
    SLICE_X18Y7.Y        Tilo                  0.616   N32
                                                       Inst_control_i2c/pas_scl_mux0000218
    SLICE_X18Y6.F3       net (fanout=1)        0.021   Inst_control_i2c/pas_scl_mux0000218
    SLICE_X18Y6.X        Tilo                  0.601   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y13.G4      net (fanout=3)        0.566   N16
    SLICE_X16Y13.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X17Y15.G4      net (fanout=4)        0.368   N14
    SLICE_X17Y15.Y       Tilo                  0.561   Inst_control_i2c/cargador_2_7_not0001
                                                       Inst_control_i2c/cargador_2_0_not000111
    SLICE_X13Y15.F2      net (fanout=8)        0.718   N19
    SLICE_X13Y15.X       Tilo                  0.562   Inst_control_i2c/cargador_2_0_not0001
                                                       Inst_control_i2c/cargador_2_0_not00011
    SLICE_X16Y18.CE      net (fanout=1)        1.541   Inst_control_i2c/cargador_2_0_not0001
    SLICE_X16Y18.CLK     Tceck                 0.155   Inst_control_i2c/cargador_2<0>
                                                       Inst_control_i2c/cargador_2_0
    -------------------------------------------------  ---------------------------
    Total                                      7.815ns (3.632ns logic, 4.183ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_control_i2c/estado_FSM_FFd8 (FF)
  Destination:          Inst_control_i2c/cargador_2_0 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.606ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.242 - 0.322)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_control_i2c/estado_FSM_FFd8 to Inst_control_i2c/cargador_2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y9.XQ       Tcko                  0.495   Inst_control_i2c/estado_FSM_FFd8
                                                       Inst_control_i2c/estado_FSM_FFd8
    SLICE_X18Y7.G1       net (fanout=5)        0.786   Inst_control_i2c/estado_FSM_FFd8
    SLICE_X18Y7.Y        Tilo                  0.616   N32
                                                       Inst_control_i2c/pas_scl_mux0000218
    SLICE_X18Y6.F3       net (fanout=1)        0.021   Inst_control_i2c/pas_scl_mux0000218
    SLICE_X18Y6.X        Tilo                  0.601   N16
                                                       Inst_control_i2c/pas_scl_mux00002134
    SLICE_X16Y13.G4      net (fanout=3)        0.566   N16
    SLICE_X16Y13.Y       Tilo                  0.616   N20
                                                       Inst_control_i2c/cargador_1_0_not0001137
    SLICE_X17Y15.G4      net (fanout=4)        0.368   N14
    SLICE_X17Y15.Y       Tilo                  0.561   Inst_control_i2c/cargador_2_7_not0001
                                                       Inst_control_i2c/cargador_2_0_not000111
    SLICE_X13Y15.F2      net (fanout=8)        0.718   N19
    SLICE_X13Y15.X       Tilo                  0.562   Inst_control_i2c/cargador_2_0_not0001
                                                       Inst_control_i2c/cargador_2_0_not00011
    SLICE_X16Y18.CE      net (fanout=1)        1.541   Inst_control_i2c/cargador_2_0_not0001
    SLICE_X16Y18.CLK     Tceck                 0.155   Inst_control_i2c/cargador_2<0>
                                                       Inst_control_i2c/cargador_2_0
    -------------------------------------------------  ---------------------------
    Total                                      7.606ns (3.606ns logic, 4.000ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_moduloAudio/Mshreg_contador_distancia_7/SRL16E (SLICE_X4Y24.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_control_ultrasonico_1/dato_7 (FF)
  Destination:          Inst_moduloAudio/Mshreg_contador_distancia_7/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (0.327 - 0.242)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_control_ultrasonico_1/dato_7 to Inst_moduloAudio/Mshreg_contador_distancia_7/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y22.XQ       Tcko                  0.417   Inst_control_ultrasonico_1/dato<7>
                                                       Inst_control_ultrasonico_1/dato_7
    SLICE_X4Y24.BX       net (fanout=2)        0.330   Inst_control_ultrasonico_1/dato<7>
    SLICE_X4Y24.CLK      Tdh         (-Th)     0.152   Inst_moduloAudio/contador_distancia<7>
                                                       Inst_moduloAudio/Mshreg_contador_distancia_7/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.265ns logic, 0.330ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_moduloAudio/Mshreg_contador_distancia_1/SRL16E (SLICE_X8Y22.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_control_ultrasonico_1/dato_1 (FF)
  Destination:          Inst_moduloAudio/Mshreg_contador_distancia_1/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.274 - 0.242)
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_control_ultrasonico_1/dato_1 to Inst_moduloAudio/Mshreg_contador_distancia_1/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y22.XQ      Tcko                  0.396   Inst_control_ultrasonico_1/dato<1>
                                                       Inst_control_ultrasonico_1/dato_1
    SLICE_X8Y22.BX       net (fanout=2)        0.325   Inst_control_ultrasonico_1/dato<1>
    SLICE_X8Y22.CLK      Tdh         (-Th)     0.152   Inst_moduloAudio/contador_distancia<1>
                                                       Inst_moduloAudio/Mshreg_contador_distancia_1/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.244ns logic, 0.325ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_moduloAudio/Mshreg_contador_distancia_5/SRL16E (SLICE_X8Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_control_ultrasonico_1/dato_5 (FF)
  Destination:          Inst_moduloAudio/Mshreg_contador_distancia_5/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_control_ultrasonico_1/dato_5 to Inst_moduloAudio/Mshreg_contador_distancia_5/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y23.XQ       Tcko                  0.396   Inst_control_ultrasonico_1/dato<5>
                                                       Inst_control_ultrasonico_1/dato_5
    SLICE_X8Y21.BX       net (fanout=2)        0.297   Inst_control_ultrasonico_1/dato<5>
    SLICE_X8Y21.CLK      Tdh         (-Th)     0.152   Inst_moduloAudio/contador_distancia<5>
                                                       Inst_moduloAudio/Mshreg_contador_distancia_5/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: Inst_transmiso_tx/select_senal<0>/CLK
  Logical resource: Inst_transmiso_tx/select_senal_0/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: Inst_transmiso_tx/select_senal<0>/CLK
  Logical resource: Inst_transmiso_tx/select_senal_0/CK
  Location pin: SLICE_X16Y27.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: Inst_transmiso_tx/select_senal<1>/CLK
  Logical resource: Inst_transmiso_tx/select_senal_1/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.478|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18507 paths, 0 nets, and 2873 connections

Design statistics:
   Minimum period:   8.478ns{1}   (Maximum frequency: 117.952MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 28 13:54:24 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



