/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2017 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_SRAM_Y5_X1_RTR_H_
#define ASIC_REG_SRAM_Y5_X1_RTR_H_

/*
 *****************************************
 *   SRAM_Y5_X1_RTR (Prototype: IC_RTR)
 *****************************************
 */

#define mmSRAM_Y5_X1_RTR_HBW_RD_RQ_E_ARB                             0x2A5100
/* SRAM_Y5_X1_RTR_HBW_RD_RQ_E_ARB */
#define SRAM_Y5_X1_RTR_HBW_RD_RQ_E_ARB_W_SHIFT                       0
#define SRAM_Y5_X1_RTR_HBW_RD_RQ_E_ARB_W_MASK                        0x7
#define SRAM_Y5_X1_RTR_HBW_RD_RQ_E_ARB_L_SHIFT                       8
#define SRAM_Y5_X1_RTR_HBW_RD_RQ_E_ARB_L_MASK                        0x700

#define mmSRAM_Y5_X1_RTR_HBW_RD_RQ_W_ARB                             0x2A5104
/* SRAM_Y5_X1_RTR_HBW_RD_RQ_W_ARB */
#define SRAM_Y5_X1_RTR_HBW_RD_RQ_W_ARB_E_SHIFT                       0
#define SRAM_Y5_X1_RTR_HBW_RD_RQ_W_ARB_E_MASK                        0x7
#define SRAM_Y5_X1_RTR_HBW_RD_RQ_W_ARB_L_SHIFT                       8
#define SRAM_Y5_X1_RTR_HBW_RD_RQ_W_ARB_L_MASK                        0x700

#define mmSRAM_Y5_X1_RTR_HBW_RD_RQ_L_ARB                             0x2A5110
/* SRAM_Y5_X1_RTR_HBW_RD_RQ_L_ARB */
#define SRAM_Y5_X1_RTR_HBW_RD_RQ_L_ARB_W_SHIFT                       0
#define SRAM_Y5_X1_RTR_HBW_RD_RQ_L_ARB_W_MASK                        0x7
#define SRAM_Y5_X1_RTR_HBW_RD_RQ_L_ARB_E_SHIFT                       8
#define SRAM_Y5_X1_RTR_HBW_RD_RQ_L_ARB_E_MASK                        0x700

#define mmSRAM_Y5_X1_RTR_HBW_E_ARB_MAX                               0x2A5120
/* SRAM_Y5_X1_RTR_HBW_E_ARB_MAX */
#define SRAM_Y5_X1_RTR_HBW_E_ARB_MAX_CREDIT_SHIFT                    0
#define SRAM_Y5_X1_RTR_HBW_E_ARB_MAX_CREDIT_MASK                     0x3F

#define mmSRAM_Y5_X1_RTR_HBW_W_ARB_MAX                               0x2A5124
/* SRAM_Y5_X1_RTR_HBW_W_ARB_MAX */
#define SRAM_Y5_X1_RTR_HBW_W_ARB_MAX_CREDIT_SHIFT                    0
#define SRAM_Y5_X1_RTR_HBW_W_ARB_MAX_CREDIT_MASK                     0x3F

#define mmSRAM_Y5_X1_RTR_HBW_L_ARB_MAX                               0x2A5130
/* SRAM_Y5_X1_RTR_HBW_L_ARB_MAX */
#define SRAM_Y5_X1_RTR_HBW_L_ARB_MAX_CREDIT_SHIFT                    0
#define SRAM_Y5_X1_RTR_HBW_L_ARB_MAX_CREDIT_MASK                     0x3F

#define mmSRAM_Y5_X1_RTR_HBW_DATA_E_ARB                              0x2A5140
/* SRAM_Y5_X1_RTR_HBW_DATA_E_ARB */
#define SRAM_Y5_X1_RTR_HBW_DATA_E_ARB_W_SHIFT                        0
#define SRAM_Y5_X1_RTR_HBW_DATA_E_ARB_W_MASK                         0x7
#define SRAM_Y5_X1_RTR_HBW_DATA_E_ARB_L_SHIFT                        8
#define SRAM_Y5_X1_RTR_HBW_DATA_E_ARB_L_MASK                         0x700

#define mmSRAM_Y5_X1_RTR_HBW_DATA_W_ARB                              0x2A5144
/* SRAM_Y5_X1_RTR_HBW_DATA_W_ARB */
#define SRAM_Y5_X1_RTR_HBW_DATA_W_ARB_E_SHIFT                        0
#define SRAM_Y5_X1_RTR_HBW_DATA_W_ARB_E_MASK                         0x7
#define SRAM_Y5_X1_RTR_HBW_DATA_W_ARB_L_SHIFT                        8
#define SRAM_Y5_X1_RTR_HBW_DATA_W_ARB_L_MASK                         0x700

#define mmSRAM_Y5_X1_RTR_HBW_DATA_L_ARB                              0x2A5148
/* SRAM_Y5_X1_RTR_HBW_DATA_L_ARB */
#define SRAM_Y5_X1_RTR_HBW_DATA_L_ARB_W_SHIFT                        0
#define SRAM_Y5_X1_RTR_HBW_DATA_L_ARB_W_MASK                         0x7
#define SRAM_Y5_X1_RTR_HBW_DATA_L_ARB_E_SHIFT                        8
#define SRAM_Y5_X1_RTR_HBW_DATA_L_ARB_E_MASK                         0x700

#define mmSRAM_Y5_X1_RTR_HBW_WR_RS_E_ARB                             0x2A5160
/* SRAM_Y5_X1_RTR_HBW_WR_RS_E_ARB */
#define SRAM_Y5_X1_RTR_HBW_WR_RS_E_ARB_W_SHIFT                       0
#define SRAM_Y5_X1_RTR_HBW_WR_RS_E_ARB_W_MASK                        0x7
#define SRAM_Y5_X1_RTR_HBW_WR_RS_E_ARB_L_SHIFT                       8
#define SRAM_Y5_X1_RTR_HBW_WR_RS_E_ARB_L_MASK                        0x700

#define mmSRAM_Y5_X1_RTR_HBW_WR_RS_W_ARB                             0x2A5164
/* SRAM_Y5_X1_RTR_HBW_WR_RS_W_ARB */
#define SRAM_Y5_X1_RTR_HBW_WR_RS_W_ARB_E_SHIFT                       0
#define SRAM_Y5_X1_RTR_HBW_WR_RS_W_ARB_E_MASK                        0x7
#define SRAM_Y5_X1_RTR_HBW_WR_RS_W_ARB_L_SHIFT                       8
#define SRAM_Y5_X1_RTR_HBW_WR_RS_W_ARB_L_MASK                        0x700

#define mmSRAM_Y5_X1_RTR_HBW_WR_RS_L_ARB                             0x2A5168
/* SRAM_Y5_X1_RTR_HBW_WR_RS_L_ARB */
#define SRAM_Y5_X1_RTR_HBW_WR_RS_L_ARB_W_SHIFT                       0
#define SRAM_Y5_X1_RTR_HBW_WR_RS_L_ARB_W_MASK                        0x7
#define SRAM_Y5_X1_RTR_HBW_WR_RS_L_ARB_E_SHIFT                       8
#define SRAM_Y5_X1_RTR_HBW_WR_RS_L_ARB_E_MASK                        0x700

#define mmSRAM_Y5_X1_RTR_LBW_RD_RQ_E_ARB                             0x2A5200
/* SRAM_Y5_X1_RTR_LBW_RD_RQ_E_ARB */
#define SRAM_Y5_X1_RTR_LBW_RD_RQ_E_ARB_W_SHIFT                       0
#define SRAM_Y5_X1_RTR_LBW_RD_RQ_E_ARB_W_MASK                        0x7
#define SRAM_Y5_X1_RTR_LBW_RD_RQ_E_ARB_L_SHIFT                       8
#define SRAM_Y5_X1_RTR_LBW_RD_RQ_E_ARB_L_MASK                        0x700

#define mmSRAM_Y5_X1_RTR_LBW_RD_RQ_W_ARB                             0x2A5204
/* SRAM_Y5_X1_RTR_LBW_RD_RQ_W_ARB */
#define SRAM_Y5_X1_RTR_LBW_RD_RQ_W_ARB_E_SHIFT                       0
#define SRAM_Y5_X1_RTR_LBW_RD_RQ_W_ARB_E_MASK                        0x7
#define SRAM_Y5_X1_RTR_LBW_RD_RQ_W_ARB_L_SHIFT                       8
#define SRAM_Y5_X1_RTR_LBW_RD_RQ_W_ARB_L_MASK                        0x700

#define mmSRAM_Y5_X1_RTR_LBW_RD_RQ_L_ARB                             0x2A5210
/* SRAM_Y5_X1_RTR_LBW_RD_RQ_L_ARB */
#define SRAM_Y5_X1_RTR_LBW_RD_RQ_L_ARB_W_SHIFT                       0
#define SRAM_Y5_X1_RTR_LBW_RD_RQ_L_ARB_W_MASK                        0x7
#define SRAM_Y5_X1_RTR_LBW_RD_RQ_L_ARB_E_SHIFT                       8
#define SRAM_Y5_X1_RTR_LBW_RD_RQ_L_ARB_E_MASK                        0x700

#define mmSRAM_Y5_X1_RTR_LBW_E_ARB_MAX                               0x2A5220
/* SRAM_Y5_X1_RTR_LBW_E_ARB_MAX */
#define SRAM_Y5_X1_RTR_LBW_E_ARB_MAX_CREDIT_SHIFT                    0
#define SRAM_Y5_X1_RTR_LBW_E_ARB_MAX_CREDIT_MASK                     0x3F

#define mmSRAM_Y5_X1_RTR_LBW_W_ARB_MAX                               0x2A5224
/* SRAM_Y5_X1_RTR_LBW_W_ARB_MAX */
#define SRAM_Y5_X1_RTR_LBW_W_ARB_MAX_CREDIT_SHIFT                    0
#define SRAM_Y5_X1_RTR_LBW_W_ARB_MAX_CREDIT_MASK                     0x3F

#define mmSRAM_Y5_X1_RTR_LBW_L_ARB_MAX                               0x2A5230
/* SRAM_Y5_X1_RTR_LBW_L_ARB_MAX */
#define SRAM_Y5_X1_RTR_LBW_L_ARB_MAX_CREDIT_SHIFT                    0
#define SRAM_Y5_X1_RTR_LBW_L_ARB_MAX_CREDIT_MASK                     0x3F

#define mmSRAM_Y5_X1_RTR_LBW_DATA_E_ARB                              0x2A5240
/* SRAM_Y5_X1_RTR_LBW_DATA_E_ARB */
#define SRAM_Y5_X1_RTR_LBW_DATA_E_ARB_W_SHIFT                        0
#define SRAM_Y5_X1_RTR_LBW_DATA_E_ARB_W_MASK                         0x7
#define SRAM_Y5_X1_RTR_LBW_DATA_E_ARB_L_SHIFT                        8
#define SRAM_Y5_X1_RTR_LBW_DATA_E_ARB_L_MASK                         0x700

#define mmSRAM_Y5_X1_RTR_LBW_DATA_W_ARB                              0x2A5244
/* SRAM_Y5_X1_RTR_LBW_DATA_W_ARB */
#define SRAM_Y5_X1_RTR_LBW_DATA_W_ARB_E_SHIFT                        0
#define SRAM_Y5_X1_RTR_LBW_DATA_W_ARB_E_MASK                         0x7
#define SRAM_Y5_X1_RTR_LBW_DATA_W_ARB_L_SHIFT                        8
#define SRAM_Y5_X1_RTR_LBW_DATA_W_ARB_L_MASK                         0x700

#define mmSRAM_Y5_X1_RTR_LBW_DATA_L_ARB                              0x2A5248
/* SRAM_Y5_X1_RTR_LBW_DATA_L_ARB */
#define SRAM_Y5_X1_RTR_LBW_DATA_L_ARB_W_SHIFT                        0
#define SRAM_Y5_X1_RTR_LBW_DATA_L_ARB_W_MASK                         0x7
#define SRAM_Y5_X1_RTR_LBW_DATA_L_ARB_E_SHIFT                        8
#define SRAM_Y5_X1_RTR_LBW_DATA_L_ARB_E_MASK                         0x700

#define mmSRAM_Y5_X1_RTR_LBW_WR_RS_E_ARB                             0x2A5260
/* SRAM_Y5_X1_RTR_LBW_WR_RS_E_ARB */
#define SRAM_Y5_X1_RTR_LBW_WR_RS_E_ARB_W_SHIFT                       0
#define SRAM_Y5_X1_RTR_LBW_WR_RS_E_ARB_W_MASK                        0x7
#define SRAM_Y5_X1_RTR_LBW_WR_RS_E_ARB_L_SHIFT                       8
#define SRAM_Y5_X1_RTR_LBW_WR_RS_E_ARB_L_MASK                        0x700

#define mmSRAM_Y5_X1_RTR_LBW_WR_RS_W_ARB                             0x2A5264
/* SRAM_Y5_X1_RTR_LBW_WR_RS_W_ARB */
#define SRAM_Y5_X1_RTR_LBW_WR_RS_W_ARB_E_SHIFT                       0
#define SRAM_Y5_X1_RTR_LBW_WR_RS_W_ARB_E_MASK                        0x7
#define SRAM_Y5_X1_RTR_LBW_WR_RS_W_ARB_L_SHIFT                       8
#define SRAM_Y5_X1_RTR_LBW_WR_RS_W_ARB_L_MASK                        0x700

#define mmSRAM_Y5_X1_RTR_LBW_WR_RS_L_ARB                             0x2A5268
/* SRAM_Y5_X1_RTR_LBW_WR_RS_L_ARB */
#define SRAM_Y5_X1_RTR_LBW_WR_RS_L_ARB_W_SHIFT                       0
#define SRAM_Y5_X1_RTR_LBW_WR_RS_L_ARB_W_MASK                        0x7
#define SRAM_Y5_X1_RTR_LBW_WR_RS_L_ARB_E_SHIFT                       8
#define SRAM_Y5_X1_RTR_LBW_WR_RS_L_ARB_E_MASK                        0x700

#define mmSRAM_Y5_X1_RTR_DBG_E_ARB                                   0x2A5300
/* SRAM_Y5_X1_RTR_DBG_E_ARB */
#define SRAM_Y5_X1_RTR_DBG_E_ARB_W_SHIFT                             0
#define SRAM_Y5_X1_RTR_DBG_E_ARB_W_MASK                              0x7
#define SRAM_Y5_X1_RTR_DBG_E_ARB_L_SHIFT                             8
#define SRAM_Y5_X1_RTR_DBG_E_ARB_L_MASK                              0x700

#define mmSRAM_Y5_X1_RTR_DBG_W_ARB                                   0x2A5304
/* SRAM_Y5_X1_RTR_DBG_W_ARB */
#define SRAM_Y5_X1_RTR_DBG_W_ARB_E_SHIFT                             0
#define SRAM_Y5_X1_RTR_DBG_W_ARB_E_MASK                              0x7
#define SRAM_Y5_X1_RTR_DBG_W_ARB_L_SHIFT                             8
#define SRAM_Y5_X1_RTR_DBG_W_ARB_L_MASK                              0x700

#define mmSRAM_Y5_X1_RTR_DBG_L_ARB                                   0x2A5310
/* SRAM_Y5_X1_RTR_DBG_L_ARB */
#define SRAM_Y5_X1_RTR_DBG_L_ARB_W_SHIFT                             0
#define SRAM_Y5_X1_RTR_DBG_L_ARB_W_MASK                              0x7
#define SRAM_Y5_X1_RTR_DBG_L_ARB_E_SHIFT                             8
#define SRAM_Y5_X1_RTR_DBG_L_ARB_E_MASK                              0x700

#define mmSRAM_Y5_X1_RTR_DBG_E_ARB_MAX                               0x2A5320
/* SRAM_Y5_X1_RTR_DBG_E_ARB_MAX */
#define SRAM_Y5_X1_RTR_DBG_E_ARB_MAX_CREDIT_SHIFT                    0
#define SRAM_Y5_X1_RTR_DBG_E_ARB_MAX_CREDIT_MASK                     0x3F

#define mmSRAM_Y5_X1_RTR_DBG_W_ARB_MAX                               0x2A5324
/* SRAM_Y5_X1_RTR_DBG_W_ARB_MAX */
#define SRAM_Y5_X1_RTR_DBG_W_ARB_MAX_CREDIT_SHIFT                    0
#define SRAM_Y5_X1_RTR_DBG_W_ARB_MAX_CREDIT_MASK                     0x3F

#define mmSRAM_Y5_X1_RTR_DBG_L_ARB_MAX                               0x2A5330
/* SRAM_Y5_X1_RTR_DBG_L_ARB_MAX */
#define SRAM_Y5_X1_RTR_DBG_L_ARB_MAX_CREDIT_SHIFT                    0
#define SRAM_Y5_X1_RTR_DBG_L_ARB_MAX_CREDIT_MASK                     0x3F

#endif /* ASIC_REG_SRAM_Y5_X1_RTR_H_ */

