// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Bert_layer_init_block_AB_proc478_HH_
#define _Bert_layer_init_block_AB_proc478_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Bert_layer_Bert_layer_sub_18ns_18ns_18_1_1.h"
#include "Bert_layer_Bert_layer_add_10ns_10ns_10_1_1.h"
#include "Bert_layer_Bert_layer_add_11ns_11ns_11_1_1.h"
#include "Bert_layer_Bert_layer_add_18ns_18ns_18_1_1.h"
#include "Bert_layer_Bert_layer_add_12ns_12ns_12_1_1.h"
#include "Bert_layer_Bert_layer_add_12ns_12s_12_1_1.h"
#include "Bert_layer_Bert_layer_add_13ns_13ns_13_1_1.h"
#include "Bert_layer_Bert_layer_add_13ns_13s_13_1_1.h"
#include "Bert_layer_Bert_layer_add_14ns_14ns_14_1_1.h"
#include "Bert_layer_Bert_layer_add_14ns_14s_14_1_1.h"

namespace ap_rtl {

struct Bert_layer_init_block_AB_proc478 : public sc_module {
    // Port declarations 128
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_out< sc_lv<14> > v177_V_address0;
    sc_out< sc_logic > v177_V_ce0;
    sc_in< sc_lv<24> > v177_V_q0;
    sc_out< sc_lv<14> > v177_V_address1;
    sc_out< sc_logic > v177_V_ce1;
    sc_in< sc_lv<24> > v177_V_q1;
    sc_out< sc_lv<24> > block_A_loader_0_V_V_din;
    sc_in< sc_logic > block_A_loader_0_V_V_full_n;
    sc_out< sc_logic > block_A_loader_0_V_V_write;
    sc_out< sc_lv<24> > block_A_loader_1_V_V_din;
    sc_in< sc_logic > block_A_loader_1_V_V_full_n;
    sc_out< sc_logic > block_A_loader_1_V_V_write;
    sc_out< sc_lv<24> > block_A_loader_2_V_V_din;
    sc_in< sc_logic > block_A_loader_2_V_V_full_n;
    sc_out< sc_logic > block_A_loader_2_V_V_write;
    sc_out< sc_lv<24> > block_A_loader_3_V_V_din;
    sc_in< sc_logic > block_A_loader_3_V_V_full_n;
    sc_out< sc_logic > block_A_loader_3_V_V_write;
    sc_out< sc_lv<24> > block_A_loader_4_V_V_din;
    sc_in< sc_logic > block_A_loader_4_V_V_full_n;
    sc_out< sc_logic > block_A_loader_4_V_V_write;
    sc_out< sc_lv<24> > block_A_loader_5_V_V_din;
    sc_in< sc_logic > block_A_loader_5_V_V_full_n;
    sc_out< sc_logic > block_A_loader_5_V_V_write;
    sc_out< sc_lv<24> > block_A_loader_6_V_V_din;
    sc_in< sc_logic > block_A_loader_6_V_V_full_n;
    sc_out< sc_logic > block_A_loader_6_V_V_write;
    sc_out< sc_lv<24> > block_A_loader_7_V_V_din;
    sc_in< sc_logic > block_A_loader_7_V_V_full_n;
    sc_out< sc_logic > block_A_loader_7_V_V_write;
    sc_out< sc_lv<24> > block_A_loader_8_V_V_din;
    sc_in< sc_logic > block_A_loader_8_V_V_full_n;
    sc_out< sc_logic > block_A_loader_8_V_V_write;
    sc_out< sc_lv<24> > block_A_loader_9_V_V_din;
    sc_in< sc_logic > block_A_loader_9_V_V_full_n;
    sc_out< sc_logic > block_A_loader_9_V_V_write;
    sc_out< sc_lv<24> > block_A_loader_10_V_V_din;
    sc_in< sc_logic > block_A_loader_10_V_V_full_n;
    sc_out< sc_logic > block_A_loader_10_V_V_write;
    sc_out< sc_lv<24> > block_A_loader_11_V_V_din;
    sc_in< sc_logic > block_A_loader_11_V_V_full_n;
    sc_out< sc_logic > block_A_loader_11_V_V_write;
    sc_out< sc_lv<18> > v178_V_address0;
    sc_out< sc_logic > v178_V_ce0;
    sc_in< sc_lv<24> > v178_V_q0;
    sc_in< sc_lv<9> > indvars_iv47_0;
    sc_out< sc_lv<24> > block_B_loader_0_V_V_din;
    sc_in< sc_logic > block_B_loader_0_V_V_full_n;
    sc_out< sc_logic > block_B_loader_0_V_V_write;
    sc_out< sc_lv<18> > v178_1_V_address0;
    sc_out< sc_logic > v178_1_V_ce0;
    sc_in< sc_lv<24> > v178_1_V_q0;
    sc_out< sc_lv<24> > block_B_loader_1_V_V_din;
    sc_in< sc_logic > block_B_loader_1_V_V_full_n;
    sc_out< sc_logic > block_B_loader_1_V_V_write;
    sc_out< sc_lv<18> > v178_2_V_address0;
    sc_out< sc_logic > v178_2_V_ce0;
    sc_in< sc_lv<24> > v178_2_V_q0;
    sc_out< sc_lv<24> > block_B_loader_2_V_V_din;
    sc_in< sc_logic > block_B_loader_2_V_V_full_n;
    sc_out< sc_logic > block_B_loader_2_V_V_write;
    sc_out< sc_lv<18> > v178_3_V_address0;
    sc_out< sc_logic > v178_3_V_ce0;
    sc_in< sc_lv<24> > v178_3_V_q0;
    sc_out< sc_lv<24> > block_B_loader_3_V_V_din;
    sc_in< sc_logic > block_B_loader_3_V_V_full_n;
    sc_out< sc_logic > block_B_loader_3_V_V_write;
    sc_out< sc_lv<18> > v178_4_V_address0;
    sc_out< sc_logic > v178_4_V_ce0;
    sc_in< sc_lv<24> > v178_4_V_q0;
    sc_out< sc_lv<24> > block_B_loader_4_V_V_din;
    sc_in< sc_logic > block_B_loader_4_V_V_full_n;
    sc_out< sc_logic > block_B_loader_4_V_V_write;
    sc_out< sc_lv<18> > v178_5_V_address0;
    sc_out< sc_logic > v178_5_V_ce0;
    sc_in< sc_lv<24> > v178_5_V_q0;
    sc_out< sc_lv<24> > block_B_loader_5_V_V_din;
    sc_in< sc_logic > block_B_loader_5_V_V_full_n;
    sc_out< sc_logic > block_B_loader_5_V_V_write;
    sc_out< sc_lv<18> > v178_6_V_address0;
    sc_out< sc_logic > v178_6_V_ce0;
    sc_in< sc_lv<24> > v178_6_V_q0;
    sc_out< sc_lv<24> > block_B_loader_6_V_V_din;
    sc_in< sc_logic > block_B_loader_6_V_V_full_n;
    sc_out< sc_logic > block_B_loader_6_V_V_write;
    sc_out< sc_lv<18> > v178_7_V_address0;
    sc_out< sc_logic > v178_7_V_ce0;
    sc_in< sc_lv<24> > v178_7_V_q0;
    sc_out< sc_lv<24> > block_B_loader_7_V_V_din;
    sc_in< sc_logic > block_B_loader_7_V_V_full_n;
    sc_out< sc_logic > block_B_loader_7_V_V_write;
    sc_out< sc_lv<18> > v178_8_V_address0;
    sc_out< sc_logic > v178_8_V_ce0;
    sc_in< sc_lv<24> > v178_8_V_q0;
    sc_out< sc_lv<24> > block_B_loader_8_V_V_din;
    sc_in< sc_logic > block_B_loader_8_V_V_full_n;
    sc_out< sc_logic > block_B_loader_8_V_V_write;
    sc_out< sc_lv<18> > v178_9_V_address0;
    sc_out< sc_logic > v178_9_V_ce0;
    sc_in< sc_lv<24> > v178_9_V_q0;
    sc_out< sc_lv<24> > block_B_loader_9_V_V_din;
    sc_in< sc_logic > block_B_loader_9_V_V_full_n;
    sc_out< sc_logic > block_B_loader_9_V_V_write;
    sc_out< sc_lv<18> > v178_10_V_address0;
    sc_out< sc_logic > v178_10_V_ce0;
    sc_in< sc_lv<24> > v178_10_V_q0;
    sc_out< sc_lv<24> > block_B_loader_10_V_V_din;
    sc_in< sc_logic > block_B_loader_10_V_V_full_n;
    sc_out< sc_logic > block_B_loader_10_V_V_write;
    sc_out< sc_lv<18> > v178_11_V_address0;
    sc_out< sc_logic > v178_11_V_ce0;
    sc_in< sc_lv<24> > v178_11_V_q0;
    sc_out< sc_lv<24> > block_B_loader_11_V_V_din;
    sc_in< sc_logic > block_B_loader_11_V_V_full_n;
    sc_out< sc_logic > block_B_loader_11_V_V_write;
    sc_out< sc_lv<8> > indvars_iv47_0_c_din;
    sc_in< sc_logic > indvars_iv47_0_c_full_n;
    sc_out< sc_logic > indvars_iv47_0_c_write;
    sc_signal< sc_lv<10> > ap_var_for_const0;
    sc_signal< sc_lv<11> > ap_var_for_const1;
    sc_signal< sc_lv<12> > ap_var_for_const2;
    sc_signal< sc_lv<12> > ap_var_for_const3;
    sc_signal< sc_lv<13> > ap_var_for_const4;
    sc_signal< sc_lv<13> > ap_var_for_const5;
    sc_signal< sc_lv<13> > ap_var_for_const6;
    sc_signal< sc_lv<12> > ap_var_for_const7;
    sc_signal< sc_lv<14> > ap_var_for_const8;
    sc_signal< sc_lv<14> > ap_var_for_const9;


    // Module declarations
    Bert_layer_init_block_AB_proc478(sc_module_name name);
    SC_HAS_PROCESS(Bert_layer_init_block_AB_proc478);

    ~Bert_layer_init_block_AB_proc478();

    sc_trace_file* mVcdFile;

    Bert_layer_Bert_layer_sub_18ns_18ns_18_1_1<1,1,18,18,18>* Bert_layer_sub_18ns_18ns_18_1_1_U3168;
    Bert_layer_Bert_layer_add_10ns_10ns_10_1_1<1,1,10,10,10>* Bert_layer_add_10ns_10ns_10_1_1_U3169;
    Bert_layer_Bert_layer_add_11ns_11ns_11_1_1<1,1,11,11,11>* Bert_layer_add_11ns_11ns_11_1_1_U3170;
    Bert_layer_Bert_layer_add_18ns_18ns_18_1_1<1,1,18,18,18>* Bert_layer_add_18ns_18ns_18_1_1_U3171;
    Bert_layer_Bert_layer_add_12ns_12ns_12_1_1<1,1,12,12,12>* Bert_layer_add_12ns_12ns_12_1_1_U3172;
    Bert_layer_Bert_layer_add_12ns_12s_12_1_1<1,1,12,12,12>* Bert_layer_add_12ns_12s_12_1_1_U3173;
    Bert_layer_Bert_layer_add_13ns_13ns_13_1_1<1,1,13,13,13>* Bert_layer_add_13ns_13ns_13_1_1_U3174;
    Bert_layer_Bert_layer_add_13ns_13s_13_1_1<1,1,13,13,13>* Bert_layer_add_13ns_13s_13_1_1_U3175;
    Bert_layer_Bert_layer_add_13ns_13s_13_1_1<1,1,13,13,13>* Bert_layer_add_13ns_13s_13_1_1_U3176;
    Bert_layer_Bert_layer_add_12ns_12s_12_1_1<1,1,12,12,12>* Bert_layer_add_12ns_12s_12_1_1_U3177;
    Bert_layer_Bert_layer_add_14ns_14ns_14_1_1<1,1,14,14,14>* Bert_layer_add_14ns_14ns_14_1_1_U3178;
    Bert_layer_Bert_layer_add_14ns_14s_14_1_1<1,1,14,14,14>* Bert_layer_add_14ns_14s_14_1_1_U3179;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > block_A_loader_0_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln210_reg_816;
    sc_signal< sc_logic > block_A_loader_1_V_V_blk_n;
    sc_signal< sc_logic > block_A_loader_2_V_V_blk_n;
    sc_signal< sc_logic > block_A_loader_3_V_V_blk_n;
    sc_signal< sc_logic > block_A_loader_4_V_V_blk_n;
    sc_signal< sc_logic > block_A_loader_5_V_V_blk_n;
    sc_signal< sc_logic > block_A_loader_6_V_V_blk_n;
    sc_signal< sc_logic > block_A_loader_7_V_V_blk_n;
    sc_signal< sc_logic > block_A_loader_8_V_V_blk_n;
    sc_signal< sc_logic > block_A_loader_9_V_V_blk_n;
    sc_signal< sc_logic > block_A_loader_10_V_V_blk_n;
    sc_signal< sc_logic > block_A_loader_11_V_V_blk_n;
    sc_signal< sc_logic > block_B_loader_0_V_V_blk_n;
    sc_signal< sc_logic > block_B_loader_1_V_V_blk_n;
    sc_signal< sc_logic > block_B_loader_2_V_V_blk_n;
    sc_signal< sc_logic > block_B_loader_3_V_V_blk_n;
    sc_signal< sc_logic > block_B_loader_4_V_V_blk_n;
    sc_signal< sc_logic > block_B_loader_5_V_V_blk_n;
    sc_signal< sc_logic > block_B_loader_6_V_V_blk_n;
    sc_signal< sc_logic > block_B_loader_7_V_V_blk_n;
    sc_signal< sc_logic > block_B_loader_8_V_V_blk_n;
    sc_signal< sc_logic > block_B_loader_9_V_V_blk_n;
    sc_signal< sc_logic > block_B_loader_10_V_V_blk_n;
    sc_signal< sc_logic > block_B_loader_11_V_V_blk_n;
    sc_signal< sc_logic > indvars_iv47_0_c_blk_n;
    sc_signal< sc_lv<10> > indvars_iv36_0_i_i_i_reg_594;
    sc_signal< sc_lv<18> > sub_ln216_fu_631_p2;
    sc_signal< sc_lv<18> > sub_ln216_reg_811;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > icmp_ln210_fu_637_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > add_ln210_fu_643_p2;
    sc_signal< sc_lv<10> > add_ln210_reg_820;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<12> > zext_ln213_3_fu_694_p1;
    sc_signal< sc_lv<12> > zext_ln213_3_reg_895;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<24> > v177_V_load_reg_910;
    sc_signal< sc_lv<24> > v177_V_load_1_reg_915;
    sc_signal< sc_lv<24> > v178_V_load_reg_920;
    sc_signal< sc_lv<24> > v178_1_V_load_reg_925;
    sc_signal< sc_lv<24> > v178_2_V_load_reg_930;
    sc_signal< sc_lv<24> > v178_3_V_load_reg_935;
    sc_signal< sc_lv<24> > v178_4_V_load_reg_940;
    sc_signal< sc_lv<24> > v178_5_V_load_reg_945;
    sc_signal< sc_lv<24> > v178_6_V_load_reg_950;
    sc_signal< sc_lv<24> > v178_7_V_load_reg_955;
    sc_signal< sc_lv<24> > v178_8_V_load_reg_960;
    sc_signal< sc_lv<24> > v178_9_V_load_reg_965;
    sc_signal< sc_lv<24> > v178_10_V_load_reg_970;
    sc_signal< sc_lv<24> > v178_11_V_load_reg_975;
    sc_signal< sc_lv<13> > zext_ln213_2_fu_720_p1;
    sc_signal< sc_lv<13> > zext_ln213_2_reg_980;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<24> > v177_V_load_2_reg_996;
    sc_signal< sc_lv<24> > v177_V_load_3_reg_1001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<24> > v177_V_load_4_reg_1016;
    sc_signal< sc_lv<24> > v177_V_load_5_reg_1021;
    sc_signal< sc_lv<14> > zext_ln213_1_fu_764_p1;
    sc_signal< sc_lv<14> > zext_ln213_1_reg_1026;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<24> > v177_V_load_6_reg_1042;
    sc_signal< sc_lv<24> > v177_V_load_7_reg_1047;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<24> > v177_V_load_8_reg_1062;
    sc_signal< sc_lv<24> > v177_V_load_9_reg_1067;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< sc_lv<10> > ap_phi_mux_indvars_iv36_0_i_i_i_phi_fu_598_p4;
    sc_signal< sc_lv<64> > zext_ln210_fu_649_p1;
    sc_signal< sc_lv<64> > zext_ln213_5_fu_668_p1;
    sc_signal< sc_lv<64> > zext_ln216_1_fu_678_p1;
    sc_signal< sc_lv<64> > zext_ln213_6_fu_704_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > zext_ln213_7_fu_715_p1;
    sc_signal< sc_lv<64> > tmp_66_i_fu_724_p3;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln213_8_fu_739_p1;
    sc_signal< sc_lv<64> > zext_ln213_9_fu_749_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln213_10_fu_759_p1;
    sc_signal< sc_lv<64> > tmp_67_i_fu_768_p3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > zext_ln213_11_fu_786_p1;
    sc_signal< sc_lv<64> > zext_ln213_12_fu_796_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > zext_ln213_13_fu_806_p1;
    sc_signal< sc_lv<8> > empty_fu_606_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<16> > tmp_65_i_fu_619_p3;
    sc_signal< sc_lv<18> > sub_ln216_fu_631_p0;
    sc_signal< sc_lv<18> > sub_ln216_fu_631_p1;
    sc_signal< sc_lv<11> > add_ln213_fu_662_p0;
    sc_signal< sc_lv<11> > add_ln213_fu_662_p2;
    sc_signal< sc_lv<18> > add_ln216_fu_673_p0;
    sc_signal< sc_lv<18> > add_ln216_fu_673_p2;
    sc_signal< sc_lv<12> > add_ln213_1_fu_698_p2;
    sc_signal< sc_lv<12> > add_ln213_2_fu_709_p2;
    sc_signal< sc_lv<13> > add_ln213_3_fu_733_p0;
    sc_signal< sc_lv<13> > add_ln213_3_fu_733_p2;
    sc_signal< sc_lv<13> > add_ln213_4_fu_744_p2;
    sc_signal< sc_lv<13> > add_ln213_5_fu_754_p2;
    sc_signal< sc_lv<12> > add_ln213_6_fu_777_p2;
    sc_signal< sc_lv<13> > sext_ln213_fu_782_p1;
    sc_signal< sc_lv<14> > add_ln213_7_fu_791_p2;
    sc_signal< sc_lv<14> > add_ln213_8_fu_801_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage0;
    static const sc_lv<8> ap_ST_fsm_pp0_stage1;
    static const sc_lv<8> ap_ST_fsm_pp0_stage2;
    static const sc_lv<8> ap_ST_fsm_pp0_stage3;
    static const sc_lv<8> ap_ST_fsm_pp0_stage4;
    static const sc_lv<8> ap_ST_fsm_pp0_stage5;
    static const sc_lv<8> ap_ST_fsm_state9;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<10> ap_const_lv10_300;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<11> ap_const_lv11_300;
    static const sc_lv<12> ap_const_lv12_600;
    static const sc_lv<12> ap_const_lv12_900;
    static const sc_lv<54> ap_const_lv54_3;
    static const sc_lv<13> ap_const_lv13_F00;
    static const sc_lv<13> ap_const_lv13_1200;
    static const sc_lv<13> ap_const_lv13_1500;
    static const sc_lv<54> ap_const_lv54_6;
    static const sc_lv<12> ap_const_lv12_B00;
    static const sc_lv<14> ap_const_lv14_1E00;
    static const sc_lv<14> ap_const_lv14_2100;
    static const sc_lv<32> ap_const_lv32_7;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_clk_no_reset_();
    void thread_add_ln213_3_fu_733_p0();
    void thread_add_ln213_fu_662_p0();
    void thread_add_ln216_fu_673_p0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_indvars_iv36_0_i_i_i_phi_fu_598_p4();
    void thread_ap_ready();
    void thread_block_A_loader_0_V_V_blk_n();
    void thread_block_A_loader_0_V_V_din();
    void thread_block_A_loader_0_V_V_write();
    void thread_block_A_loader_10_V_V_blk_n();
    void thread_block_A_loader_10_V_V_din();
    void thread_block_A_loader_10_V_V_write();
    void thread_block_A_loader_11_V_V_blk_n();
    void thread_block_A_loader_11_V_V_din();
    void thread_block_A_loader_11_V_V_write();
    void thread_block_A_loader_1_V_V_blk_n();
    void thread_block_A_loader_1_V_V_din();
    void thread_block_A_loader_1_V_V_write();
    void thread_block_A_loader_2_V_V_blk_n();
    void thread_block_A_loader_2_V_V_din();
    void thread_block_A_loader_2_V_V_write();
    void thread_block_A_loader_3_V_V_blk_n();
    void thread_block_A_loader_3_V_V_din();
    void thread_block_A_loader_3_V_V_write();
    void thread_block_A_loader_4_V_V_blk_n();
    void thread_block_A_loader_4_V_V_din();
    void thread_block_A_loader_4_V_V_write();
    void thread_block_A_loader_5_V_V_blk_n();
    void thread_block_A_loader_5_V_V_din();
    void thread_block_A_loader_5_V_V_write();
    void thread_block_A_loader_6_V_V_blk_n();
    void thread_block_A_loader_6_V_V_din();
    void thread_block_A_loader_6_V_V_write();
    void thread_block_A_loader_7_V_V_blk_n();
    void thread_block_A_loader_7_V_V_din();
    void thread_block_A_loader_7_V_V_write();
    void thread_block_A_loader_8_V_V_blk_n();
    void thread_block_A_loader_8_V_V_din();
    void thread_block_A_loader_8_V_V_write();
    void thread_block_A_loader_9_V_V_blk_n();
    void thread_block_A_loader_9_V_V_din();
    void thread_block_A_loader_9_V_V_write();
    void thread_block_B_loader_0_V_V_blk_n();
    void thread_block_B_loader_0_V_V_din();
    void thread_block_B_loader_0_V_V_write();
    void thread_block_B_loader_10_V_V_blk_n();
    void thread_block_B_loader_10_V_V_din();
    void thread_block_B_loader_10_V_V_write();
    void thread_block_B_loader_11_V_V_blk_n();
    void thread_block_B_loader_11_V_V_din();
    void thread_block_B_loader_11_V_V_write();
    void thread_block_B_loader_1_V_V_blk_n();
    void thread_block_B_loader_1_V_V_din();
    void thread_block_B_loader_1_V_V_write();
    void thread_block_B_loader_2_V_V_blk_n();
    void thread_block_B_loader_2_V_V_din();
    void thread_block_B_loader_2_V_V_write();
    void thread_block_B_loader_3_V_V_blk_n();
    void thread_block_B_loader_3_V_V_din();
    void thread_block_B_loader_3_V_V_write();
    void thread_block_B_loader_4_V_V_blk_n();
    void thread_block_B_loader_4_V_V_din();
    void thread_block_B_loader_4_V_V_write();
    void thread_block_B_loader_5_V_V_blk_n();
    void thread_block_B_loader_5_V_V_din();
    void thread_block_B_loader_5_V_V_write();
    void thread_block_B_loader_6_V_V_blk_n();
    void thread_block_B_loader_6_V_V_din();
    void thread_block_B_loader_6_V_V_write();
    void thread_block_B_loader_7_V_V_blk_n();
    void thread_block_B_loader_7_V_V_din();
    void thread_block_B_loader_7_V_V_write();
    void thread_block_B_loader_8_V_V_blk_n();
    void thread_block_B_loader_8_V_V_din();
    void thread_block_B_loader_8_V_V_write();
    void thread_block_B_loader_9_V_V_blk_n();
    void thread_block_B_loader_9_V_V_din();
    void thread_block_B_loader_9_V_V_write();
    void thread_empty_fu_606_p1();
    void thread_icmp_ln210_fu_637_p2();
    void thread_indvars_iv47_0_c_blk_n();
    void thread_indvars_iv47_0_c_din();
    void thread_indvars_iv47_0_c_write();
    void thread_internal_ap_ready();
    void thread_real_start();
    void thread_sext_ln213_fu_782_p1();
    void thread_start_out();
    void thread_start_write();
    void thread_sub_ln216_fu_631_p0();
    void thread_sub_ln216_fu_631_p1();
    void thread_tmp_65_i_fu_619_p3();
    void thread_tmp_66_i_fu_724_p3();
    void thread_tmp_67_i_fu_768_p3();
    void thread_v177_V_address0();
    void thread_v177_V_address1();
    void thread_v177_V_ce0();
    void thread_v177_V_ce1();
    void thread_v178_10_V_address0();
    void thread_v178_10_V_ce0();
    void thread_v178_11_V_address0();
    void thread_v178_11_V_ce0();
    void thread_v178_1_V_address0();
    void thread_v178_1_V_ce0();
    void thread_v178_2_V_address0();
    void thread_v178_2_V_ce0();
    void thread_v178_3_V_address0();
    void thread_v178_3_V_ce0();
    void thread_v178_4_V_address0();
    void thread_v178_4_V_ce0();
    void thread_v178_5_V_address0();
    void thread_v178_5_V_ce0();
    void thread_v178_6_V_address0();
    void thread_v178_6_V_ce0();
    void thread_v178_7_V_address0();
    void thread_v178_7_V_ce0();
    void thread_v178_8_V_address0();
    void thread_v178_8_V_ce0();
    void thread_v178_9_V_address0();
    void thread_v178_9_V_ce0();
    void thread_v178_V_address0();
    void thread_v178_V_ce0();
    void thread_zext_ln210_fu_649_p1();
    void thread_zext_ln213_10_fu_759_p1();
    void thread_zext_ln213_11_fu_786_p1();
    void thread_zext_ln213_12_fu_796_p1();
    void thread_zext_ln213_13_fu_806_p1();
    void thread_zext_ln213_1_fu_764_p1();
    void thread_zext_ln213_2_fu_720_p1();
    void thread_zext_ln213_3_fu_694_p1();
    void thread_zext_ln213_5_fu_668_p1();
    void thread_zext_ln213_6_fu_704_p1();
    void thread_zext_ln213_7_fu_715_p1();
    void thread_zext_ln213_8_fu_739_p1();
    void thread_zext_ln213_9_fu_749_p1();
    void thread_zext_ln216_1_fu_678_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
