# MAXDIFF

## INTRODUCTION
*  This project is final project of Digital Design Courses (ELT3202), UET-VNU.
* This project is designed at RTL level, and it used VHDL to describe Hardware and Modelsim to simulate the results.

## ABOUT PROJECT
### Algorithms


