{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1472134692710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1472134692710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 25 22:18:12 2016 " "Processing started: Thu Aug 25 22:18:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1472134692710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1472134692710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off spi_pro -c spi_pro " "Command: quartus_fit --read_settings_files=off --write_settings_files=off spi_pro -c spi_pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1472134692710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1472134692795 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spi_pro EP1C3T100C8 " "Selected device EP1C3T100C8 for design \"spi_pro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1472134692911 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1472134694462 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100A8 " "Device EP1C3T100A8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1472134695484 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1472134695484 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Pin ~nCSO~ is reserved at location 6" {  } { { "f:/quartus ii 12.0/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus ii 12.0/altera/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "f:/quartus ii 12.0/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus ii 12.0/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Quartus II 12.0/Project/spi_pro/" { { 0 { 0 ""} 0 223 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1472134695616 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Pin ~ASDO~ is reserved at location 17" {  } { { "f:/quartus ii 12.0/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus ii 12.0/altera/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "f:/quartus ii 12.0/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus ii 12.0/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Quartus II 12.0/Project/spi_pro/" { { 0 { 0 ""} 0 224 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1472134695616 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1472134695616 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "spi_pro.sdc " "Synopsys Design Constraints File file not found: 'spi_pro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1472134696505 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1472134696551 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1472134696622 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1472134696736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1472134696736 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1472134696967 ""}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "DQS I/O pins require 0 global routing resources" {  } {  } 0 186363 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1 1472134696989 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_in Global clock in PIN 10 " "Automatically promoted signal \"clk_in\" to use Global clock in PIN 10" {  } { { "spi_pro.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/spi_pro.vhd" 7 0 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1472134697005 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock " "Automatically promoted signal \"clk\" to use Global clock" {  } { { "spi_pro.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/spi_pro.vhd" 6 0 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1472134697005 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "clk " "Pin \"clk\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "f:/quartus ii 12.0/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus ii 12.0/altera/quartus/bin64/pin_planner.ppl" { clk } } } { "f:/quartus ii 12.0/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus ii 12.0/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "spi_pro.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/spi_pro.vhd" 6 0 0 } } { "f:/quartus ii 12.0/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus ii 12.0/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Quartus II 12.0/Project/spi_pro/" { { 0 { 0 ""} 0 20 6720 7625 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1 1472134697005 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "show_part:SHOW_TOP\|clk1 Global clock " "Automatically promoted some destinations of signal \"show_part:SHOW_TOP\|clk1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "show_part:SHOW_TOP\|clk1 " "Destination \"show_part:SHOW_TOP\|clk1\" may be non-global or may not use global clock" {  } { { "show_part.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/show_part.vhd" 14 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1472134697005 ""}  } { { "show_part.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/show_part.vhd" 14 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1472134697005 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "cs Global clock " "Automatically promoted some destinations of signal \"cs\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "tx_part:TX_TOP\|miso " "Destination \"tx_part:TX_TOP\|miso\" may be non-global or may not use global clock" {  } { { "tx_part.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/tx_part.vhd" 8 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1472134697005 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "rx_part:RX_TOP\|rx_data\[3\]~0 " "Destination \"rx_part:RX_TOP\|rx_data\[3\]~0\" may be non-global or may not use global clock" {  } { { "rx_part.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/rx_part.vhd" 20 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1472134697005 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "rx_part:RX_TOP\|data_rx\[7\]~0 " "Destination \"rx_part:RX_TOP\|data_rx\[7\]~0\" may be non-global or may not use global clock" {  } { { "rx_part.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/rx_part.vhd" 20 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1472134697005 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "rx_part:RX_TOP\|data_rx\[5\]~6 " "Destination \"rx_part:RX_TOP\|data_rx\[5\]~6\" may be non-global or may not use global clock" {  } { { "rx_part.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/rx_part.vhd" 20 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1472134697005 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "rx_part:RX_TOP\|data_rx\[1\]~8 " "Destination \"rx_part:RX_TOP\|data_rx\[1\]~8\" may be non-global or may not use global clock" {  } { { "rx_part.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/rx_part.vhd" 20 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1472134697005 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "rx_part:RX_TOP\|data_rx\[11\]~17 " "Destination \"rx_part:RX_TOP\|data_rx\[11\]~17\" may be non-global or may not use global clock" {  } { { "rx_part.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/rx_part.vhd" 20 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1472134697005 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "rx_part:RX_TOP\|data_rx\[7\]~20 " "Destination \"rx_part:RX_TOP\|data_rx\[7\]~20\" may be non-global or may not use global clock" {  } { { "rx_part.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/rx_part.vhd" 20 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1 1472134697005 ""}  } { { "spi_pro.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/spi_pro.vhd" 10 0 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1 1472134697005 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "cs " "Pin \"cs\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "f:/quartus ii 12.0/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/quartus ii 12.0/altera/quartus/bin64/pin_planner.ppl" { cs } } } { "f:/quartus ii 12.0/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/quartus ii 12.0/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cs" } } } } { "spi_pro.vhd" "" { Text "F:/Quartus II 12.0/Project/spi_pro/spi_pro.vhd" 10 0 0 } } { "f:/quartus ii 12.0/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus ii 12.0/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Quartus II 12.0/Project/spi_pro/" { { 0 { 0 ""} 0 24 6720 7625 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1 1472134697005 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1472134697005 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "" 0 -1 1472134697005 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1472134697021 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1472134697021 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1 1472134697105 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 176242 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1472134697105 ""}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 176243 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1 1472134697120 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1472134697120 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1472134697420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1472134698352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1472134698725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1472134698741 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1472134699073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1472134699073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1472134699110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X27_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } { { "loc" "" { Generic "F:/Quartus II 12.0/Project/spi_pro/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14"} 14 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1472134699428 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1472134699428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1472134699644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1472134699659 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1472134699659 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Completed Fixed Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1472134699713 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1472134699713 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1472134699914 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Completed Auto Delay Chain Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "" 0 -1 1472134699945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Quartus II 12.0/Project/spi_pro/spi_pro.fit.smsg " "Generated suppressed messages file F:/Quartus II 12.0/Project/spi_pro/spi_pro.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1472134700361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1472134700631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 25 22:18:20 2016 " "Processing ended: Thu Aug 25 22:18:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1472134700631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1472134700631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1472134700631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1472134700631 ""}
