Analysis & Synthesis report for graphics
Wed May 21 09:46:43 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for SRAM:comb_61|altsyncram:mem_rtl_0|altsyncram_l3e1:auto_generated
 14. Parameter Settings for User Entity Instance: vgaControl:comb_11
 15. Parameter Settings for User Entity Instance: vgaControl:comb_11|vgaRotatingCounter:h
 16. Parameter Settings for User Entity Instance: vgaControl:comb_11|vgaRotatingCounter:h|counterModulo:c
 17. Parameter Settings for User Entity Instance: vgaControl:comb_11|vgaRotatingCounter:v
 18. Parameter Settings for User Entity Instance: vgaControl:comb_11|vgaRotatingCounter:v|counterModulo:c
 19. Parameter Settings for User Entity Instance: comm_int:comb_12|comm_receiver:comb_4
 20. Parameter Settings for User Entity Instance: SRAM:comb_61
 21. Parameter Settings for User Entity Instance: clkDiv:comb_62
 22. Parameter Settings for Inferred Entity Instance: SRAM:comb_61|altsyncram:mem_rtl_0
 23. Parameter Settings for Inferred Entity Instance: SRAM:comb_61|lpm_mult:Mult0
 24. altsyncram Parameter Settings by Entity Instance
 25. lpm_mult Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "clkDiv:comb_62"
 27. Port Connectivity Checks: "SRAM:comb_61"
 28. Port Connectivity Checks: "comm_int:comb_12"
 29. Port Connectivity Checks: "vgaControl:comb_11|vgaRotatingCounter:v|counterModulo:c"
 30. Port Connectivity Checks: "vgaControl:comb_11|vgaRotatingCounter:v"
 31. Port Connectivity Checks: "vgaControl:comb_11|vgaRotatingCounter:h|counterModulo:c"
 32. Port Connectivity Checks: "vgaControl:comb_11|vgaRotatingCounter:h"
 33. Port Connectivity Checks: "vgaControl:comb_11"
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 21 09:46:43 2014           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; graphics                                        ;
; Top-level Entity Name              ; avgai                                           ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 244                                             ;
;     Total combinational functions  ; 244                                             ;
;     Dedicated logic registers      ; 82                                              ;
; Total registers                    ; 82                                              ;
; Total pins                         ; 68                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 360,000                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; avgai              ; graphics           ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; SRAM.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Dakota Fisher/Documents/ecen2420/avgai/SRAM.v                    ;         ;
; clocking.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Dakota Fisher/Documents/ecen2420/avgai/clocking.v                ;         ;
; avgai.v                          ; yes             ; User Verilog HDL File        ; C:/Users/Dakota Fisher/Documents/ecen2420/avgai/avgai.v                   ;         ;
; vgaControl.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Dakota Fisher/Documents/ecen2420/avgai/vgaControl.v              ;         ;
; command.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Dakota Fisher/Documents/ecen2420/avgai/command.v                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_l3e1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Dakota Fisher/Documents/ecen2420/avgai/db/altsyncram_l3e1.tdf    ;         ;
; db/decode_dra.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Dakota Fisher/Documents/ecen2420/avgai/db/decode_dra.tdf         ;         ;
; db/mux_8nb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Dakota Fisher/Documents/ecen2420/avgai/db/mux_8nb.tdf            ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_cfh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Dakota Fisher/Documents/ecen2420/avgai/db/add_sub_cfh.tdf        ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 244       ;
;                                             ;           ;
; Total combinational functions               ; 244       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 113       ;
;     -- 3 input functions                    ; 37        ;
;     -- <=2 input functions                  ; 94        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 184       ;
;     -- arithmetic mode                      ; 60        ;
;                                             ;           ;
; Total registers                             ; 82        ;
;     -- Dedicated logic registers            ; 82        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 68        ;
; Total memory bits                           ; 360000    ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 78        ;
; Total fan-out                               ; 1859      ;
; Average fan-out                             ; 3.43      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |avgai                                         ; 244 (45)          ; 82 (1)       ; 360000      ; 0            ; 0       ; 0         ; 68   ; 0            ; |avgai                                                                                                                ; work         ;
;    |SRAM:comb_61|                              ; 36 (13)           ; 3 (1)        ; 360000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |avgai|SRAM:comb_61                                                                                                   ; work         ;
;       |altsyncram:mem_rtl_0|                   ; 4 (0)             ; 2 (0)        ; 360000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |avgai|SRAM:comb_61|altsyncram:mem_rtl_0                                                                              ; work         ;
;          |altsyncram_l3e1:auto_generated|      ; 4 (0)             ; 2 (2)        ; 360000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |avgai|SRAM:comb_61|altsyncram:mem_rtl_0|altsyncram_l3e1:auto_generated                                               ; work         ;
;             |decode_dra:decode2|               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avgai|SRAM:comb_61|altsyncram:mem_rtl_0|altsyncram_l3e1:auto_generated|decode_dra:decode2                            ; work         ;
;       |lpm_mult:Mult0|                         ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avgai|SRAM:comb_61|lpm_mult:Mult0                                                                                    ; work         ;
;          |multcore:mult_core|                  ; 19 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avgai|SRAM:comb_61|lpm_mult:Mult0|multcore:mult_core                                                                 ; work         ;
;             |mpar_add:padder|                  ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avgai|SRAM:comb_61|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; work         ;
;                |lpm_add_sub:adder[0]|          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avgai|SRAM:comb_61|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; work         ;
;                   |add_sub_cfh:auto_generated| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avgai|SRAM:comb_61|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_cfh:auto_generated ; work         ;
;    |comm_int:comb_12|                          ; 80 (0)            ; 51 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avgai|comm_int:comb_12                                                                                               ; work         ;
;       |comm_receiver:comb_4|                   ; 64 (64)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avgai|comm_int:comb_12|comm_receiver:comb_4                                                                          ; work         ;
;       |debounce:comb_3|                        ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avgai|comm_int:comb_12|debounce:comb_3                                                                               ; work         ;
;    |vgaControl:comb_11|                        ; 83 (28)           ; 27 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avgai|vgaControl:comb_11                                                                                             ; work         ;
;       |vgaRotatingCounter:h|                   ; 26 (4)            ; 13 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avgai|vgaControl:comb_11|vgaRotatingCounter:h                                                                        ; work         ;
;          |counterModulo:c|                     ; 22 (22)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avgai|vgaControl:comb_11|vgaRotatingCounter:h|counterModulo:c                                                        ; work         ;
;       |vgaRotatingCounter:v|                   ; 29 (2)            ; 12 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avgai|vgaControl:comb_11|vgaRotatingCounter:v                                                                        ; work         ;
;          |counterModulo:c|                     ; 27 (27)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avgai|vgaControl:comb_11|vgaRotatingCounter:v|counterModulo:c                                                        ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                  ;
+-----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; SRAM:comb_61|altsyncram:mem_rtl_0|altsyncram_l3e1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 30000        ; 12           ; 30000        ; 12           ; 360000 ; None ;
+-----------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 82    ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 15    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; comm_int:comb_12|comm_receiver:comb_4|valid ; 2       ;
; Total number of inverted registers = 1      ;         ;
+---------------------------------------------+---------+


+---------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                  ;
+-------------------------------+------------------------+------+
; Register Name                 ; Megafunction           ; Type ;
+-------------------------------+------------------------+------+
; SRAM:comb_61|DATOUTINV[0..11] ; SRAM:comb_61|mem_rtl_0 ; RAM  ;
+-------------------------------+------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |avgai|comm_int:comb_12|comm_receiver:comb_4|received[0] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |avgai|comm_int:comb_12|debounce:comb_3|debTimer[6]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |avgai|vgaControl:comb_11|vgaRotatingCounter:v|modulo[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for SRAM:comb_61|altsyncram:mem_rtl_0|altsyncram_l3e1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaControl:comb_11 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 4     ; Signed Integer                         ;
; ha             ; 120   ; Signed Integer                         ;
; hb             ; 64    ; Signed Integer                         ;
; hc             ; 800   ; Signed Integer                         ;
; hd             ; 56    ; Signed Integer                         ;
; va             ; 6     ; Signed Integer                         ;
; vb             ; 23    ; Signed Integer                         ;
; vc             ; 600   ; Signed Integer                         ;
; vd             ; 37    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaControl:comb_11|vgaRotatingCounter:h ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; ta             ; 120   ; Signed Integer                                              ;
; tb             ; 64    ; Signed Integer                                              ;
; tc             ; 800   ; Signed Integer                                              ;
; td             ; 56    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaControl:comb_11|vgaRotatingCounter:h|counterModulo:c ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                              ;
; safe           ; 0     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaControl:comb_11|vgaRotatingCounter:v ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; ta             ; 6     ; Signed Integer                                              ;
; tb             ; 23    ; Signed Integer                                              ;
; tc             ; 600   ; Signed Integer                                              ;
; td             ; 37    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaControl:comb_11|vgaRotatingCounter:v|counterModulo:c ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 10    ; Signed Integer                                                              ;
; safe           ; 0     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: comm_int:comb_12|comm_receiver:comb_4 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; inSize         ; 6     ; Signed Integer                                            ;
; outSize        ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM:comb_61 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; W              ; 200   ; Signed Integer                   ;
; H              ; 150   ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkDiv:comb_62 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 25    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SRAM:comb_61|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                ;
; WIDTH_A                            ; 12                   ; Untyped                ;
; WIDTHAD_A                          ; 15                   ; Untyped                ;
; NUMWORDS_A                         ; 30000                ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 12                   ; Untyped                ;
; WIDTHAD_B                          ; 15                   ; Untyped                ;
; NUMWORDS_B                         ; 30000                ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_l3e1      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SRAM:comb_61|lpm_mult:Mult0       ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8           ; Untyped             ;
; LPM_WIDTHB                                     ; 8           ; Untyped             ;
; LPM_WIDTHP                                     ; 16          ; Untyped             ;
; LPM_WIDTHR                                     ; 16          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                              ;
+-------------------------------------------+-----------------------------------+
; Name                                      ; Value                             ;
+-------------------------------------------+-----------------------------------+
; Number of entity instances                ; 1                                 ;
; Entity Instance                           ; SRAM:comb_61|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                         ;
;     -- WIDTH_A                            ; 12                                ;
;     -- NUMWORDS_A                         ; 30000                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                      ;
;     -- WIDTH_B                            ; 12                                ;
;     -- NUMWORDS_B                         ; 30000                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ;
+-------------------------------------------+-----------------------------------+


+---------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                      ;
+---------------------------------------+-----------------------------+
; Name                                  ; Value                       ;
+---------------------------------------+-----------------------------+
; Number of entity instances            ; 1                           ;
; Entity Instance                       ; SRAM:comb_61|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                           ;
;     -- LPM_WIDTHB                     ; 8                           ;
;     -- LPM_WIDTHP                     ; 16                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                         ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
+---------------------------------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkDiv:comb_62"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; divClk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SRAM:comb_61"                                                                                                                                                                       ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATIN ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wDbg  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "comm_int:comb_12"                                                                                                                                                                           ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; dataOut[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vgaControl:comb_11|vgaRotatingCounter:v|counterModulo:c" ;
+--------------+-------+----------+---------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                           ;
+--------------+-------+----------+---------------------------------------------------+
; modulo[8..7] ; Input ; Info     ; Stuck at GND                                      ;
+--------------+-------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vgaControl:comb_11|vgaRotatingCounter:v"                                                                                                                                                 ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset_[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; outClk     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vgaControl:comb_11|vgaRotatingCounter:h|counterModulo:c" ;
+--------------+-------+----------+---------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                           ;
+--------------+-------+----------+---------------------------------------------------+
; modulo[2..0] ; Input ; Info     ; Stuck at GND                                      ;
; modulo[7]    ; Input ; Info     ; Stuck at GND                                      ;
+--------------+-------+----------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vgaControl:comb_11|vgaRotatingCounter:h"                                                                                                                                                ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset_[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vgaControl:comb_11"                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; hNeed[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vNeed[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 21 09:46:35 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off avgai -c graphics
Info (12021): Found 1 design units, including 1 entities, in source file sram.v
    Info (12023): Found entity 1: SRAM
Info (12021): Found 2 design units, including 2 entities, in source file clocking.v
    Info (12023): Found entity 1: debounce
    Info (12023): Found entity 2: clkDiv
Info (12021): Found 1 design units, including 1 entities, in source file avgai.v
    Info (12023): Found entity 1: avgai
Info (12021): Found 3 design units, including 3 entities, in source file vgacontrol.v
    Info (12023): Found entity 1: counterModulo
    Info (12023): Found entity 2: vgaRotatingCounter
    Info (12023): Found entity 3: vgaControl
Info (12021): Found 2 design units, including 2 entities, in source file command.v
    Info (12023): Found entity 1: comm_receiver
    Info (12023): Found entity 2: comm_int
Warning (10236): Verilog HDL Implicit Net warning at avgai.v(36): created implicit net for "reset_"
Warning (10236): Verilog HDL Implicit Net warning at avgai.v(36): created implicit net for "need"
Warning (10236): Verilog HDL Implicit Net warning at avgai.v(40): created implicit net for "write"
Warning (10236): Verilog HDL Implicit Net warning at avgai.v(54): created implicit net for "divClk"
Warning (10236): Verilog HDL Implicit Net warning at command.v(60): created implicit net for "rClk"
Critical Warning (10846): Verilog HDL Instantiation warning at avgai.v(36): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at command.v(60): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at command.v(61): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at avgai.v(40): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at avgai.v(53): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at avgai.v(54): instance has no name
Info (12127): Elaborating entity "avgai" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at avgai.v(45): truncated value with size 10 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at avgai.v(46): truncated value with size 10 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at avgai.v(51): truncated value with size 32 to match size of target (12)
Warning (10034): Output port "LEDG[6]" at avgai.v(21) has no driver
Info (12128): Elaborating entity "vgaControl" for hierarchy "vgaControl:comb_11"
Warning (10230): Verilog HDL assignment warning at vgaControl.v(95): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vgaControl.v(96): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "vgaRotatingCounter" for hierarchy "vgaControl:comb_11|vgaRotatingCounter:h"
Warning (10230): Verilog HDL assignment warning at vgaControl.v(56): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vgaControl.v(66): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "counterModulo" for hierarchy "vgaControl:comb_11|vgaRotatingCounter:h|counterModulo:c"
Warning (10230): Verilog HDL assignment warning at vgaControl.v(27): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at vgaControl.v(33): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "vgaRotatingCounter" for hierarchy "vgaControl:comb_11|vgaRotatingCounter:v"
Warning (10230): Verilog HDL assignment warning at vgaControl.v(56): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vgaControl.v(66): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "comm_int" for hierarchy "comm_int:comb_12"
Info (12128): Elaborating entity "debounce" for hierarchy "comm_int:comb_12|debounce:comb_3"
Warning (10230): Verilog HDL assignment warning at clocking.v(26): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "comm_receiver" for hierarchy "comm_int:comb_12|comm_receiver:comb_4"
Warning (10036): Verilog HDL or VHDL warning at command.v(31): object "clear" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at command.v(44): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "SRAM" for hierarchy "SRAM:comb_61"
Info (12128): Elaborating entity "clkDiv" for hierarchy "clkDiv:comb_62"
Warning (10230): Verilog HDL assignment warning at clocking.v(38): truncated value with size 32 to match size of target (25)
Warning (276027): Inferred dual-clock RAM node "SRAM:comb_61|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "SRAM:comb_61|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 30000
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 30000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "SRAM:comb_61|Mult0"
Info (12130): Elaborated megafunction instantiation "SRAM:comb_61|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "SRAM:comb_61|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "30000"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "30000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l3e1.tdf
    Info (12023): Found entity 1: altsyncram_l3e1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dra.tdf
    Info (12023): Found entity 1: decode_dra
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8nb.tdf
    Info (12023): Found entity 1: mux_8nb
Info (12130): Elaborated megafunction instantiation "SRAM:comb_61|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "SRAM:comb_61|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "SRAM:comb_61|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "SRAM:comb_61|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "SRAM:comb_61|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "SRAM:comb_61|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "SRAM:comb_61|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "SRAM:comb_61|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cfh.tdf
    Info (12023): Found entity 1: add_sub_cfh
Info (12131): Elaborated megafunction instantiation "SRAM:comb_61|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "SRAM:comb_61|lpm_mult:Mult0"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[0]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO_1[1]" has no driver
    Warning (13040): Bidir "GPIO_1[3]" has no driver
    Warning (13040): Bidir "GPIO_1[5]" has no driver
    Warning (13040): Bidir "GPIO_1[7]" has no driver
    Warning (13040): Bidir "GPIO_1[9]" has no driver
    Warning (13040): Bidir "GPIO_1[11]" has no driver
    Warning (13040): Bidir "GPIO_1[13]" has no driver
    Warning (13040): Bidir "GPIO_1[2]" has no driver
    Warning (13040): Bidir "GPIO_1[4]" has no driver
    Warning (13040): Bidir "GPIO_1[6]" has no driver
    Warning (13040): Bidir "GPIO_1[8]" has no driver
    Warning (13040): Bidir "GPIO_1[10]" has no driver
    Warning (13040): Bidir "GPIO_1[12]" has no driver
    Warning (13040): Bidir "GPIO_1[14]" has no driver
    Warning (13040): Bidir "GPIO_1[15]" has no driver
    Warning (13040): Bidir "GPIO_1[16]" has no driver
    Warning (13040): Bidir "GPIO_1[17]" has no driver
    Warning (13040): Bidir "GPIO_1[18]" has no driver
    Warning (13040): Bidir "GPIO_1[19]" has no driver
    Warning (13040): Bidir "GPIO_1[20]" has no driver
    Warning (13040): Bidir "GPIO_1[21]" has no driver
    Warning (13040): Bidir "GPIO_1[22]" has no driver
    Warning (13040): Bidir "GPIO_1[23]" has no driver
    Warning (13040): Bidir "GPIO_1[24]" has no driver
    Warning (13040): Bidir "GPIO_1[25]" has no driver
    Warning (13040): Bidir "GPIO_1[26]" has no driver
    Warning (13040): Bidir "GPIO_1[27]" has no driver
    Warning (13040): Bidir "GPIO_1[28]" has no driver
    Warning (13040): Bidir "GPIO_1[29]" has no driver
    Warning (13040): Bidir "GPIO_1[30]" has no driver
    Warning (13040): Bidir "GPIO_1[31]" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[0]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
Warning (18029): Output pin "LEDG[9]" driven by bidirectional pin "GPIO_1[1]" cannot be tri-stated
Warning (18029): Output pin "LEDG[0]" driven by bidirectional pin "GPIO_1[3]" cannot be tri-stated
Warning (18029): Output pin "LEDG[1]" driven by bidirectional pin "GPIO_1[5]" cannot be tri-stated
Warning (18029): Output pin "LEDG[2]" driven by bidirectional pin "GPIO_1[7]" cannot be tri-stated
Warning (18029): Output pin "LEDG[3]" driven by bidirectional pin "GPIO_1[9]" cannot be tri-stated
Warning (18029): Output pin "LEDG[4]" driven by bidirectional pin "GPIO_1[11]" cannot be tri-stated
Warning (18029): Output pin "LEDG[5]" driven by bidirectional pin "GPIO_1[13]" cannot be tri-stated
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Dakota Fisher/Documents/ecen2420/avgai/output_files/graphics.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "reset"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 369 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 24 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 253 logic cells
    Info (21064): Implemented 48 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 475 megabytes
    Info: Processing ended: Wed May 21 09:46:43 2014
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Dakota Fisher/Documents/ecen2420/avgai/output_files/graphics.map.smsg.


