{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II " "Info: Running Quartus II Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 11:11:49 2021 " "Info: Processing started: Fri Jul 23 11:11:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_5 -c lab1_5 --analysis_and_elaboration " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_5 -c lab1_5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_5.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file lab1_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_5 " "Info: Found entity 1: lab1_5" {  } { { "lab1_5.v" "" { Text "D:/fpga2020summer/lab1_5/lab1_5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 lab01_4 " "Info: Found entity 2: lab01_4" {  } { { "lab1_5.v" "" { Text "D:/fpga2020summer/lab1_5/lab1_5.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 freq_div " "Info: Found entity 3: freq_div" {  } { { "lab1_5.v" "" { Text "D:/fpga2020summer/lab1_5/lab1_5.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_work1 lab1_5.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at lab1_5.v(9): created implicit net for \"clk_work1\"" {  } { { "lab1_5.v" "" { Text "D:/fpga2020summer/lab1_5/lab1_5.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_work2 lab1_5.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at lab1_5.v(10): created implicit net for \"clk_work2\"" {  } { { "lab1_5.v" "" { Text "D:/fpga2020summer/lab1_5/lab1_5.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_work lab1_5.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at lab1_5.v(11): created implicit net for \"clk_work\"" {  } { { "lab1_5.v" "" { Text "D:/fpga2020summer/lab1_5/lab1_5.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "pattern unpacked lab1_5.v(20) " "Critical Warning (10226): Verilog HDL Port Declaration warning at lab1_5.v(20): port declaration for \"pattern\" declares unpacked dimensions but the data type declaration does not" {  } { { "lab1_5.v" "" { Text "D:/fpga2020summer/lab1_5/lab1_5.v" 20 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "pattern lab1_5.v(18) " "Info (10151): Verilog HDL Declaration information at lab1_5.v(18): \"pattern\" is declared here" {  } { { "lab1_5.v" "" { Text "D:/fpga2020summer/lab1_5/lab1_5.v" 18 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "pattern packed lab1_5.v(20) " "Warning (10227): Verilog HDL Port Declaration warning at lab1_5.v(20): data type declaration for \"pattern\" declares packed dimensions but the port declaration declaration does not" {  } { { "lab1_5.v" "" { Text "D:/fpga2020summer/lab1_5/lab1_5.v" 20 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_5 " "Info: Elaborating entity \"lab1_5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:red " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:red\"" {  } { { "lab1_5.v" "red" { Text "D:/fpga2020summer/lab1_5/lab1_5.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab1_5.v(51) " "Warning (10240): Verilog HDL Always Construct warning at lab1_5.v(51): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1_5.v" "" { Text "D:/fpga2020summer/lab1_5/lab1_5.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:green " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:green\"" {  } { { "lab1_5.v" "green" { Text "D:/fpga2020summer/lab1_5/lab1_5.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab1_5.v(51) " "Warning (10240): Verilog HDL Always Construct warning at lab1_5.v(51): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1_5.v" "" { Text "D:/fpga2020summer/lab1_5/lab1_5.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab01_4 lab01_4:M2 " "Info: Elaborating entity \"lab01_4\" for hierarchy \"lab01_4:M2\"" {  } { { "lab1_5.v" "M2" { Text "D:/fpga2020summer/lab1_5/lab1_5.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus II " "Info: Quartus II Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 11:11:50 2021 " "Info: Processing ended: Fri Jul 23 11:11:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
