// Seed: 2344414053
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri0 id_3,
    input uwire id_4,
    output tri1 id_5,
    input supply0 id_6,
    input wire id_7,
    input tri0 id_8,
    input wand id_9
);
  assign id_5 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input wire id_2,
    output wor id_3,
    output uwire id_4,
    input supply1 id_5,
    output wand id_6,
    output wire id_7,
    output wand id_8,
    input supply0 id_9,
    output tri0 id_10,
    output uwire id_11,
    input tri id_12,
    input supply1 id_13,
    input tri0 id_14,
    output tri1 id_15,
    output wand id_16,
    output wor id_17
);
  id_19(
      .id_0((1 == id_9)), .id_1(1), .id_2()
  );
  xor (id_3, id_2, id_0, id_5, id_19, id_13, id_14, id_9, id_12, id_1);
  module_0(
      id_0, id_13, id_6, id_5, id_1, id_3, id_12, id_9, id_2, id_2
  );
endmodule
