Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  7 15:55:29 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file bd_0_wrapper_timing_summary_postroute_physopted.rpt -pb bd_0_wrapper_timing_summary_postroute_physopted.pb -rpx bd_0_wrapper_timing_summary_postroute_physopted.rpx
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.873        0.000                      0                  128        0.114        0.000                      0                  128        1.858        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.873        0.000                      0                  128        0.114        0.000                      0                  128        1.858        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[49]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.451ns (23.250%)  route 1.489ns (76.750%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y177        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[3]/Q
                         net (fo=5, routed)           0.714     1.474    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg[3]
    SLICE_X15Y179        LUT6 (Prop_lut6_I0_O)        0.043     1.517 r  bd_0_i/hls_inst/inst/m_4_reg_657[37]_i_2/O
                         net (fo=2, routed)           0.342     1.859    bd_0_i/hls_inst/inst/m_4_reg_657[37]_i_2_n_0
    SLICE_X16Y180        LUT5 (Prop_lut5_I0_O)        0.049     1.908 r  bd_0_i/hls_inst/inst/m_4_reg_657[41]_i_3/O
                         net (fo=2, routed)           0.159     2.067    bd_0_i/hls_inst/inst/m_4_reg_657[41]_i_3_n_0
    SLICE_X16Y180        LUT5 (Prop_lut5_I2_O)        0.136     2.203 r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[49]_srl2_i_1/O
                         net (fo=1, routed)           0.274     2.477    bd_0_i/hls_inst/inst/p_0_in[49]
    SLICE_X16Y178        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[49]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y178        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[49]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X16Y178        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.125     5.350    bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[49]_srl2
  -------------------------------------------------------------------
                         required time                          5.350    
                         arrival time                          -2.477    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[51]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.362ns (18.761%)  route 1.568ns (81.239%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y175        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y175        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/Q
                         net (fo=6, routed)           0.709     1.469    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg[1]
    SLICE_X13Y178        LUT6 (Prop_lut6_I0_O)        0.043     1.512 r  bd_0_i/hls_inst/inst/m_4_reg_657[35]_i_2/O
                         net (fo=3, routed)           0.243     1.755    bd_0_i/hls_inst/inst/m_4_reg_657[35]_i_2_n_0
    SLICE_X15Y179        LUT5 (Prop_lut5_I4_O)        0.043     1.798 r  bd_0_i/hls_inst/inst/m_4_reg_657[35]_i_1/O
                         net (fo=3, routed)           0.333     2.130    bd_0_i/hls_inst/inst/m_4_reg_657[35]_i_1_n_0
    SLICE_X14Y178        LUT5 (Prop_lut5_I0_O)        0.053     2.183 r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[51]_srl2_i_1/O
                         net (fo=1, routed)           0.283     2.467    bd_0_i/hls_inst/inst/p_0_in[51]
    SLICE_X16Y178        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[51]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y178        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[51]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X16Y178        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.121     5.354    bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[51]_srl2
  -------------------------------------------------------------------
                         required time                          5.354    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[48]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.356ns (19.492%)  route 1.470ns (80.508%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y177        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[3]/Q
                         net (fo=5, routed)           0.810     1.570    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg[3]
    SLICE_X14Y179        LUT6 (Prop_lut6_I1_O)        0.043     1.613 r  bd_0_i/hls_inst/inst/m_4_reg_657[36]_i_2/O
                         net (fo=2, routed)           0.114     1.727    bd_0_i/hls_inst/inst/m_4_reg_657[36]_i_2_n_0
    SLICE_X14Y179        LUT6 (Prop_lut6_I0_O)        0.043     1.770 r  bd_0_i/hls_inst/inst/m_4_reg_657[40]_i_2/O
                         net (fo=2, routed)           0.357     2.127    bd_0_i/hls_inst/inst/m_4_reg_657[40]_i_2_n_0
    SLICE_X16Y179        LUT4 (Prop_lut4_I0_O)        0.047     2.174 r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[48]_srl2_i_1/O
                         net (fo=1, routed)           0.189     2.363    bd_0_i/hls_inst/inst/p_0_in[48]
    SLICE_X16Y178        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[48]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y178        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[48]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X16Y178        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.138     5.337    bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[48]_srl2
  -------------------------------------------------------------------
                         required time                          5.337    
                         arrival time                          -2.363    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/xor_ln1560_reg_687_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 0.808ns (43.063%)  route 1.068ns (56.938%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X14Y179        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y179        FDRE (Prop_fdre_C_Q)         0.259     0.796 f  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[33]/Q
                         net (fo=4, routed)           0.534     1.330    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/s_axis_a_tdata[2]
    SLICE_X19Y177        LUT5 (Prop_lut5_I1_O)        0.043     1.373 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     1.373    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/A[0]
    SLICE_X19Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.640 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.640    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_0
    SLICE_X19Y178        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     1.750 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.534     2.284    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/CARRY_OUT
    SLICE_X17Y180        LUT3 (Prop_lut3_I2_O)        0.129     2.413 r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/sigmoid_plan_dcmp_64ns_64ns_1_2_no_dsp_1_ip_u/inst/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.EXP_ALL_ZERO_DET/CARRY_ZERO_DET/m_axis_result_tdata[0]_INST_0/O
                         net (fo=1, routed)           0.000     2.413    bd_0_i/hls_inst/inst/xor_ln1560_fu_448_p2
    SLICE_X17Y180        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln1560_reg_687_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y180        FDRE                                         r  bd_0_i/hls_inst/inst/xor_ln1560_reg_687_reg[0]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X17Y180        FDRE (Setup_fdre_C_D)        0.034     5.509    bd_0_i/hls_inst/inst/xor_ln1560_reg_687_reg[0]
  -------------------------------------------------------------------
                         required time                          5.509    
                         arrival time                          -2.413    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_657_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.320ns (19.349%)  route 1.334ns (80.651%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y175        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y175        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/Q
                         net (fo=6, routed)           0.684     1.444    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg[1]
    SLICE_X15Y179        LUT5 (Prop_lut5_I2_O)        0.043     1.487 r  bd_0_i/hls_inst/inst/m_4_reg_657[41]_i_2/O
                         net (fo=4, routed)           0.361     1.848    bd_0_i/hls_inst/inst/m_4_reg_657[41]_i_2_n_0
    SLICE_X15Y179        LUT3 (Prop_lut3_I0_O)        0.054     1.902 r  bd_0_i/hls_inst/inst/m_4_reg_657[37]_i_1/O
                         net (fo=3, routed)           0.289     2.191    bd_0_i/hls_inst/inst/m_4_reg_657[37]_i_1_n_0
    SLICE_X15Y179        FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y179        FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[37]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X15Y179        FDRE (Setup_fdre_C_D)       -0.116     5.359    bd_0_i/hls_inst/inst/m_4_reg_657_reg[37]
  -------------------------------------------------------------------
                         required time                          5.359    
                         arrival time                          -2.191    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_4_reg_662_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.457ns (25.572%)  route 1.330ns (74.428%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y175        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y175        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/Q
                         net (fo=6, routed)           0.684     1.444    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg[1]
    SLICE_X15Y179        LUT5 (Prop_lut5_I2_O)        0.043     1.487 r  bd_0_i/hls_inst/inst/m_4_reg_657[41]_i_2/O
                         net (fo=4, routed)           0.361     1.848    bd_0_i/hls_inst/inst/m_4_reg_657[41]_i_2_n_0
    SLICE_X15Y179        LUT3 (Prop_lut3_I0_O)        0.054     1.902 r  bd_0_i/hls_inst/inst/m_4_reg_657[37]_i_1/O
                         net (fo=3, routed)           0.285     2.187    bd_0_i/hls_inst/inst/m_4_reg_657[37]_i_1_n_0
    SLICE_X17Y180        LUT6 (Prop_lut6_I3_O)        0.137     2.324 r  bd_0_i/hls_inst/inst/p_Result_4_reg_662[0]_i_1/O
                         net (fo=1, routed)           0.000     2.324    bd_0_i/hls_inst/inst/p_Result_4_reg_662[0]_i_1_n_0
    SLICE_X17Y180        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_4_reg_662_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y180        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_4_reg_662_reg[0]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X17Y180        FDRE (Setup_fdre_C_D)        0.034     5.509    bd_0_i/hls_inst/inst/p_Result_4_reg_662_reg[0]
  -------------------------------------------------------------------
                         required time                          5.509    
                         arrival time                          -2.324    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.196ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_657_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.352ns (19.471%)  route 1.456ns (80.529%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y175        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y175        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/Q
                         net (fo=6, routed)           0.709     1.469    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg[1]
    SLICE_X13Y178        LUT6 (Prop_lut6_I0_O)        0.043     1.512 r  bd_0_i/hls_inst/inst/m_4_reg_657[35]_i_2/O
                         net (fo=3, routed)           0.411     1.923    bd_0_i/hls_inst/inst/m_4_reg_657[35]_i_2_n_0
    SLICE_X15Y179        LUT3 (Prop_lut3_I0_O)        0.043     1.966 r  bd_0_i/hls_inst/inst/m_4_reg_657[39]_i_2/O
                         net (fo=1, routed)           0.336     2.302    bd_0_i/hls_inst/inst/m_4_reg_657[39]_i_2_n_0
    SLICE_X16Y179        LUT6 (Prop_lut6_I5_O)        0.043     2.345 r  bd_0_i/hls_inst/inst/m_4_reg_657[39]_i_1/O
                         net (fo=1, routed)           0.000     2.345    bd_0_i/hls_inst/inst/m_4_reg_657[39]_i_1_n_0
    SLICE_X16Y179        FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y179        FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[39]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X16Y179        FDRE (Setup_fdre_C_D)        0.066     5.541    bd_0_i/hls_inst/inst/m_4_reg_657_reg[39]
  -------------------------------------------------------------------
                         required time                          5.541    
                         arrival time                          -2.345    
  -------------------------------------------------------------------
                         slack                                  3.196    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_657_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.352ns (20.005%)  route 1.408ns (79.995%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y177        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[3]/Q
                         net (fo=5, routed)           0.810     1.570    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg[3]
    SLICE_X14Y179        LUT6 (Prop_lut6_I1_O)        0.043     1.613 r  bd_0_i/hls_inst/inst/m_4_reg_657[36]_i_2/O
                         net (fo=2, routed)           0.253     1.866    bd_0_i/hls_inst/inst/m_4_reg_657[36]_i_2_n_0
    SLICE_X14Y179        LUT6 (Prop_lut6_I5_O)        0.043     1.909 r  bd_0_i/hls_inst/inst/m_4_reg_657[36]_i_1/O
                         net (fo=2, routed)           0.345     2.254    bd_0_i/hls_inst/inst/m_4_reg_657[36]_i_1_n_0
    SLICE_X14Y178        LUT5 (Prop_lut5_I0_O)        0.043     2.297 r  bd_0_i/hls_inst/inst/m_4_reg_657[44]_i_1/O
                         net (fo=1, routed)           0.000     2.297    bd_0_i/hls_inst/inst/m_4_reg_657[44]_i_1_n_0
    SLICE_X14Y178        FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y178        FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[44]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X14Y178        FDRE (Setup_fdre_C_D)        0.066     5.541    bd_0_i/hls_inst/inst/m_4_reg_657_reg[44]
  -------------------------------------------------------------------
                         required time                          5.541    
                         arrival time                          -2.297    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[47]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.309ns (18.659%)  route 1.347ns (81.341%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y175        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y175        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/Q
                         net (fo=6, routed)           0.709     1.469    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg[1]
    SLICE_X13Y178        LUT6 (Prop_lut6_I0_O)        0.043     1.512 r  bd_0_i/hls_inst/inst/m_4_reg_657[35]_i_2/O
                         net (fo=3, routed)           0.442     1.954    bd_0_i/hls_inst/inst/m_4_reg_657[35]_i_2_n_0
    SLICE_X15Y178        LUT6 (Prop_lut6_I0_O)        0.043     1.997 r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[47]_srl2_i_1/O
                         net (fo=1, routed)           0.196     2.193    bd_0_i/hls_inst/inst/p_0_in[47]
    SLICE_X16Y178        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[47]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y178        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[47]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X16Y178        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[47]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -2.193    
  -------------------------------------------------------------------
                         slack                                  3.252    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/m_4_reg_657_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.309ns (18.597%)  route 1.353ns (81.403%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y177        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[3]/Q
                         net (fo=5, routed)           0.810     1.570    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg[3]
    SLICE_X14Y179        LUT6 (Prop_lut6_I1_O)        0.043     1.613 r  bd_0_i/hls_inst/inst/m_4_reg_657[36]_i_2/O
                         net (fo=2, routed)           0.253     1.866    bd_0_i/hls_inst/inst/m_4_reg_657[36]_i_2_n_0
    SLICE_X14Y179        LUT6 (Prop_lut6_I5_O)        0.043     1.909 r  bd_0_i/hls_inst/inst/m_4_reg_657[36]_i_1/O
                         net (fo=2, routed)           0.290     2.199    bd_0_i/hls_inst/inst/m_4_reg_657[36]_i_1_n_0
    SLICE_X15Y178        FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y178        FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[36]/C
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X15Y178        FDRE (Setup_fdre_C_D)       -0.019     5.456    bd_0_i/hls_inst/inst/m_4_reg_657_reg[36]
  -------------------------------------------------------------------
                         required time                          5.456    
                         arrival time                          -2.199    
  -------------------------------------------------------------------
                         slack                                  3.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.491%)  route 0.120ns (54.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y178        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y178        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[0]/Q
                         net (fo=8, routed)           0.120     0.486    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg[0]
    SLICE_X14Y177        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y177        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[0]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X14Y177        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.372    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[0]_srl3
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.091ns (36.196%)  route 0.160ns (63.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y180        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y180        FDRE (Prop_fdre_C_Q)         0.091     0.357 r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[7]/Q
                         net (fo=8, routed)           0.160     0.518    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg[7]
    SLICE_X14Y177        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y177        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[7]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X14Y177        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.398    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y177        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y177        FDRE (Prop_fdre_C_Q)         0.107     0.373 r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[34]/Q
                         net (fo=1, routed)           0.054     0.427    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/Q[3]
    SLICE_X16Y177        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.280     0.280    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X16Y177        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[34]/C
                         clock pessimism              0.000     0.280    
    SLICE_X16Y177        FDRE (Hold_fdre_C_D)         0.023     0.303    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.694%)  route 0.101ns (50.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y177        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[44]/Q
                         net (fo=1, routed)           0.101     0.468    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/Q[13]
    SLICE_X16Y177        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.280     0.280    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X16Y177        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[44]/C
                         clock pessimism              0.000     0.280    
    SLICE_X16Y177        FDRE (Hold_fdre_C_D)         0.059     0.339    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.729%)  route 0.053ns (33.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y177        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y177        FDRE (Prop_fdre_C_Q)         0.107     0.373 r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[38]/Q
                         net (fo=1, routed)           0.053     0.427    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/Q[7]
    SLICE_X16Y177        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.280     0.280    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X16Y177        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[38]/C
                         clock pessimism              0.000     0.280    
    SLICE_X16Y177        FDRE (Hold_fdre_C_D)         0.015     0.295    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.295    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.456%)  route 0.147ns (59.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y177        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[3]/Q
                         net (fo=5, routed)           0.147     0.513    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg[3]
    SLICE_X14Y177        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y177        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[3]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X14Y177        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.375    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/m_4_reg_657_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.106%)  route 0.100ns (49.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y178        FDRE                                         r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/m_4_reg_657_reg[38]/Q
                         net (fo=1, routed)           0.100     0.466    bd_0_i/hls_inst/inst/m_4_reg_657[38]
    SLICE_X16Y177        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y177        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[38]/C
                         clock pessimism              0.000     0.280    
    SLICE_X16Y177        FDRE (Hold_fdre_C_D)         0.045     0.325    bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.325    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[4]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.881%)  route 0.157ns (61.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y177        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[4]/Q
                         net (fo=5, routed)           0.157     0.523    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg[4]
    SLICE_X14Y177        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[4]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y177        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[4]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X14Y177        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.382    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[4]_srl3
  -------------------------------------------------------------------
                         required time                         -0.382    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.100ns (45.141%)  route 0.122ns (54.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y179        FDRE                                         r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y179        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[41]/Q
                         net (fo=1, routed)           0.122     0.488    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/Q[10]
    SLICE_X18Y179        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.280     0.280    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/ap_clk
    SLICE_X18Y179        FDRE                                         r  bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[41]/C
                         clock pessimism              0.000     0.280    
    SLICE_X18Y179        FDRE (Hold_fdre_C_D)         0.064     0.344    bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.937%)  route 0.157ns (61.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.280ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.266     0.266    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y175        FDRE                                         r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y175        FDRE (Prop_fdre_C_Q)         0.100     0.366 r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[1]/Q
                         net (fo=6, routed)           0.157     0.523    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg[1]
    SLICE_X14Y177        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=128, unset)          0.280     0.280    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y177        SRL16E                                       r  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[1]_srl3/CLK
                         clock pessimism              0.000     0.280    
    SLICE_X14Y177        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.378    bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[1]_srl3
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X14Y180  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_627_pp0_iter5_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X15Y180  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter1_reg_reg[7]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter5_reg_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter5_reg_reg[5]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter5_reg_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter5_reg_reg[7]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X15Y180  bd_0_i/hls_inst/inst/in_read_reg_594_reg[7]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X15Y178  bd_0_i/hls_inst/inst/m_4_reg_657_reg[31]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X14Y178  bd_0_i/hls_inst/inst/m_4_reg_657_reg[42]/C
Min Period        n/a     FDRE/C      n/a            0.750         5.000       4.250      SLICE_X15Y180  bd_0_i/hls_inst/inst/p_Result_7_reg_672_reg[33]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y180  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_627_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y180  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_627_pp0_iter4_reg_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[2]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y180  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_627_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y180  bd_0_i/hls_inst/inst/icmp_ln1549_1_reg_627_pp0_iter4_reg_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         2.500       1.858      SLICE_X14Y177  bd_0_i/hls_inst/inst/in_read_reg_594_pp0_iter4_reg_reg[3]_srl3/CLK



