{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634559700380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634559700383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 18 20:21:40 2021 " "Processing started: Mon Oct 18 20:21:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634559700383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634559700383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2-2 -c lab2-2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2-2 -c lab2-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634559700383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634559700738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634559700738 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "seven_segment_package.vhd " "Can't analyze file -- file seven_segment_package.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1634559710169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegment-func " "Found design unit 1: sevenSegment-func" {  } { { "seven_segment.vhd" "" { Text "D:/NTUT 110-1/Quartus HW/110F-MicrocomputerProject/lab2-2/seven_segment.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634559710651 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegment " "Found entity 1: sevenSegment" {  } { { "seven_segment.vhd" "" { Text "D:/NTUT 110-1/Quartus HW/110F-MicrocomputerProject/lab2-2/seven_segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634559710651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634559710651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDadder-adder " "Found design unit 1: BCDadder-adder" {  } { { "main.vhd" "" { Text "D:/NTUT 110-1/Quartus HW/110F-MicrocomputerProject/lab2-2/main.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634559710653 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDadder " "Found entity 1: BCDadder" {  } { { "main.vhd" "" { Text "D:/NTUT 110-1/Quartus HW/110F-MicrocomputerProject/lab2-2/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634559710653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634559710653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-func " "Found design unit 1: fulladd-func" {  } { { "fulladd.vhd" "" { Text "D:/NTUT 110-1/Quartus HW/110F-MicrocomputerProject/lab2-2/fulladd.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634559710655 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "D:/NTUT 110-1/Quartus HW/110F-MicrocomputerProject/lab2-2/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634559710655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634559710655 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fixed_circuit_package.vhd " "Can't analyze file -- file fixed_circuit_package.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1634559710658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fixed_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_circuit-func " "Found design unit 1: fixed_circuit-func" {  } { { "fixed_circuit.vhd" "" { Text "D:/NTUT 110-1/Quartus HW/110F-MicrocomputerProject/lab2-2/fixed_circuit.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634559710660 ""} { "Info" "ISGN_ENTITY_NAME" "1 fixed_circuit " "Found entity 1: fixed_circuit" {  } { { "fixed_circuit.vhd" "" { Text "D:/NTUT 110-1/Quartus HW/110F-MicrocomputerProject/lab2-2/fixed_circuit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634559710660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634559710660 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCDadder " "Elaborating entity \"BCDadder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634559710694 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "carry2\[0\] main.vhd(25) " "Using initial value X (don't care) for net \"carry2\[0\]\" at main.vhd(25)" {  } { { "main.vhd" "" { Text "D:/NTUT 110-1/Quartus HW/110F-MicrocomputerProject/lab2-2/main.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634559710721 "|BCDadder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd fulladd:adder1 " "Elaborating entity \"fulladd\" for hierarchy \"fulladd:adder1\"" {  } { { "main.vhd" "adder1" { Text "D:/NTUT 110-1/Quartus HW/110F-MicrocomputerProject/lab2-2/main.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634559710727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_circuit fixed_circuit:fixed_circuit1 " "Elaborating entity \"fixed_circuit\" for hierarchy \"fixed_circuit:fixed_circuit1\"" {  } { { "main.vhd" "fixed_circuit1" { Text "D:/NTUT 110-1/Quartus HW/110F-MicrocomputerProject/lab2-2/main.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634559710733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegment sevenSegment:seven_segment1 " "Elaborating entity \"sevenSegment\" for hierarchy \"sevenSegment:seven_segment1\"" {  } { { "main.vhd" "seven_segment1" { Text "D:/NTUT 110-1/Quartus HW/110F-MicrocomputerProject/lab2-2/main.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634559710741 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "l2\[6\] VCC " "Pin \"l2\[6\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "D:/NTUT 110-1/Quartus HW/110F-MicrocomputerProject/lab2-2/main.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634559711300 "|BCDadder|l2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "l2\[2\] GND " "Pin \"l2\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/NTUT 110-1/Quartus HW/110F-MicrocomputerProject/lab2-2/main.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634559711300 "|BCDadder|l2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "l2\[1\] GND " "Pin \"l2\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/NTUT 110-1/Quartus HW/110F-MicrocomputerProject/lab2-2/main.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634559711300 "|BCDadder|l2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634559711300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634559711377 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634559711808 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634559711808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634559711832 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634559711832 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634559711832 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634559711832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634559711847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 18 20:21:51 2021 " "Processing ended: Mon Oct 18 20:21:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634559711847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634559711847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634559711847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634559711847 ""}
