
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.124632                       # Number of seconds simulated
sim_ticks                                124632417084                       # Number of ticks simulated
final_tick                               1266267752715                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  51537                       # Simulator instruction rate (inst/s)
host_op_rate                                    65962                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1372349                       # Simulator tick rate (ticks/s)
host_mem_usage                               16944908                       # Number of bytes of host memory used
host_seconds                                 90816.88                       # Real time elapsed on the host
sim_insts                                  4680404494                       # Number of instructions simulated
sim_ops                                    5990482821                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       961536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1299328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       385792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       376192                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3030400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1984384                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1984384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7512                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10151                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3014                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2939                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23675                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15503                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15503                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7714975                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10425281                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3095439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        19513                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      3018412                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                24314701                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13351                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13351                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14378                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        19513                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              60594                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15921893                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15921893                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15921893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7714975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10425281                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3095439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        19513                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      3018412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               40236594                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               149618749                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22295159                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19537729                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741091                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11020323                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10765317                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553326                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54089                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117566684                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123919372                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22295159                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12318643                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25220344                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5686074                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1702073                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13400567                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095284                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148423921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.949864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.319070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123203577     83.01%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270237      0.86%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2329704      1.57%     85.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1945532      1.31%     86.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3563046      2.40%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3858712      2.60%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          845762      0.57%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          662820      0.45%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10744531      7.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148423921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.149013                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.828234                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116719031                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      2740881                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25009317                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25044                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3929640                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398441                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139896132                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1313                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3929640                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117184578                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1178583                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       776449                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24557230                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       797434                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138922319                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89856                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       459984                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184515442                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630367513                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630367513                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35619231                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19849                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9928                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2612113                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23106186                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4491542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82891                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1002329                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137298628                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19850                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128970546                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       102928                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22736407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48985853                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148423921                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.868934                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.479173                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     94754490     63.84%     63.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21852090     14.72%     78.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10959254      7.38%     85.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7214476      4.86%     90.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7510018      5.06%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3882185      2.62%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1736520      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       432701      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82187      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148423921                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         320182     59.79%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        134593     25.13%     84.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80744     15.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101829956     78.96%     78.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082037      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21589324     16.74%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4459308      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128970546                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.861995                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             535519                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004152                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407003456                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160055189                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126051248                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129506065                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       242420                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4176115                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       138187                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3929640                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         759631                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        50235                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137318478                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48504                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23106186                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4491542                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9928                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34037                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          185                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838652                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1037283                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1875935                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127583396                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21254049                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1387146                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25713159                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19648980                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4459110                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.852723                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126164619                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126051248                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72817814                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172980768                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.842483                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.420959                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23707718                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1745842                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144494281                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.786270                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.661512                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102277357     70.78%     70.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16390968     11.34%     82.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11844547      8.20%     90.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2647223      1.83%     92.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014377      2.09%     94.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1066596      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4461847      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902640      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1888726      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144494281                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1888726                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           279924862                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278568346                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35606                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1194828                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.496187                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.496187                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.668365                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.668365                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590174655                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165621616                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146670172                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               149618749                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25017715                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20270962                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2164729                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10128529                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9605944                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2674508                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96454                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109074607                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137668077                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25017715                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12280452                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30079182                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7038015                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2990180                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12728253                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1748015                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    146967740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.143865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.557691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116888558     79.53%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2821994      1.92%     81.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2160093      1.47%     82.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5296345      3.60%     86.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1200321      0.82%     87.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1707996      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1293629      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          813417      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14785387     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    146967740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167210                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.920126                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107794835                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4658532                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29617070                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       118206                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4779092                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4320293                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44690                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     166092544                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        85616                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4779092                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108708422                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1275257                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1858297                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28811906                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1534761                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164375302                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        14363                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        285053                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       644748                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       145087                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    230904352                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    765588382                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    765588382                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    182294530                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48609822                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41336                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23681                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5328412                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15871662                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7749173                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       130696                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1721515                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161494285                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        41326                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149987594                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199735                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29542563                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63921022                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6014                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    146967740                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.020548                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.566403                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84171824     57.27%     57.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26371634     17.94%     75.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12332406      8.39%     83.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9039596      6.15%     89.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8046769      5.48%     95.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3195908      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3160173      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       490734      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       158696      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    146967740                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         601114     68.44%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        124259     14.15%     82.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       152932     17.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125884457     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2254701      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17655      0.01%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14156334      9.44%     94.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7674447      5.12%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149987594                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.002465                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             878305                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005856                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    448020968                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    191078627                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146223512                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150865899                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368251                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3875785                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1080                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          453                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       247275                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4779092                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         813059                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        96574                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161535611                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        52551                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15871662                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7749173                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23670                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84188                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          453                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1174066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1237757                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2411823                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147294133                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13606521                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2693461                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21279140                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20921437                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7672619                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.984463                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146414266                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146223512                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87706878                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242956343                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.977307                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360999                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106791422                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131148139                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30388958                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2169283                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142188648                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.922353                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694482                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88390474     62.16%     62.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25174358     17.70%     79.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11090873      7.80%     87.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5812195      4.09%     91.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4632193      3.26%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1666002      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1413377      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1057002      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2952174      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142188648                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106791422                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131148139                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19497775                       # Number of memory references committed
system.switch_cpus1.commit.loads             11995877                       # Number of loads committed
system.switch_cpus1.commit.membars              17656                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18842994                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118169275                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2669694                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2952174                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           300773571                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          327853521                       # The number of ROB writes
system.switch_cpus1.timesIdled                  70888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2651009                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106791422                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131148139                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106791422                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.401037                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.401037                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.713757                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.713757                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       664147895                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203662222                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155370673                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35312                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               149618749                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25183539                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20423842                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2150427                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10108059                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9674939                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2705848                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99027                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109913761                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             137757348                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25183539                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12380787                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30306960                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7013804                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2721352                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12840880                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1687621                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    147778048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.544778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       117471088     79.49%     79.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2128172      1.44%     80.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3904616      2.64%     83.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3543208      2.40%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2266878      1.53%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1834755      1.24%     88.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1069985      0.72%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1118440      0.76%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14440906      9.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    147778048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168318                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.920722                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       108804387                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4176981                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29915069                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        50380                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4831230                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4353172                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4730                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     166639655                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        37353                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4831230                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109684930                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1125803                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1809702                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29064530                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1261851                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     164772762                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        236597                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       546507                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    233074141                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    767309974                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    767309974                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    184405304                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        48668791                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36312                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18156                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4538818                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15611781                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7746745                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        88501                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1736469                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         161652034                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36312                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150160914                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       167420                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28417469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     62506093                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    147778048                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.016125                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560952                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84890400     57.44%     57.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25872358     17.51%     74.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13603297      9.21%     84.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7876607      5.33%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8713795      5.90%     95.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3228853      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2869853      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       549502      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       173383      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    147778048                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         599421     68.76%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        124343     14.26%     83.02% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       148039     16.98%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126453306     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2125091      1.42%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18156      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13855475      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7708886      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150160914                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.003624                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             871803                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005806                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    449139097                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    190106034                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146874219                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151032717                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       289990                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3590540                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          219                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       131573                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4831230                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         729947                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       111015                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    161688347                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        64207                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15611781                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7746745                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18156                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         96299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          219                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1197372                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1202293                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2399665                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147692805                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13307376                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2468107                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21015885                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21012773                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7708509                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.987128                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147008149                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146874219                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85693224                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        240722738                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.981657                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.355983                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107397603                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    132237923                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29450800                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2172935                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    142946818                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.925085                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694861                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88549150     61.95%     61.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25201307     17.63%     79.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12517236      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4256298      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5246257      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1835997      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1292692      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1070963      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2976918      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    142946818                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107397603                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     132237923                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19636413                       # Number of memory references committed
system.switch_cpus2.commit.loads             12021241                       # Number of loads committed
system.switch_cpus2.commit.membars              18156                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19087345                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        119136009                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2727462                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2976918                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           301658623                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          328208907                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44923                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1840701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107397603                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            132237923                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107397603                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.393129                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.393129                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.717808                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.717808                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       665028260                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205582325                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      155315331                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36312                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               149618749                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        25235839                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     20675362                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2143214                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     10327230                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9987223                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2582750                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        98497                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    112101383                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             135508746                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           25235839                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12569973                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29355338                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6398676                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3379601                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13112925                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1674077                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    149073282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.111922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.536244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       119717944     80.31%     80.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2365905      1.59%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4033079      2.71%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2336609      1.57%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1834283      1.23%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1612688      1.08%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          990278      0.66%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2486301      1.67%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13696195      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    149073282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.168668                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.905694                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       111394799                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4632074                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28732558                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        77304                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4236535                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4133364                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          428                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     163276633                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2407                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4236535                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       111958719                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         643945                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3024234                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         28227543                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       982295                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     162166095                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        100295                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       568041                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    228936996                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    754446875                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    754446875                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    183440429                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        45496543                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36460                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18258                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2858271                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15045247                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7709251                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        81789                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1809139                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         156849833                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36460                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147313136                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        92567                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     23221852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     51410488                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    149073282                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.988193                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.547677                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     88942020     59.66%     59.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23065208     15.47%     75.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12478702      8.37%     83.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9219207      6.18%     89.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8982271      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3329633      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2527159      1.70%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       339956      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       189126      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    149073282                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         131835     28.25%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        174335     37.35%     65.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       160543     34.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    124323266     84.39%     84.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1998948      1.36%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18202      0.01%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13292028      9.02%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7680692      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147313136                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.984590                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             466718                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003168                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    444258838                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    180108511                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    144180434                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     147779854                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       303110                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3109767                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          371                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       125238                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4236535                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         430459                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        57879                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    156886293                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       818365                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15045247                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7709251                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18258                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         46803                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          371                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1235466                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1134311                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2369777                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145022316                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12961355                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2290819                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20641751                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20517407                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7680396                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.969279                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             144180563                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            144180434                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         85245809                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        236036044                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.963652                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361156                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    106683992                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    131499671                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     25386884                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        36404                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2161047                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    144836747                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.907916                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.716063                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     91669654     63.29%     63.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25612594     17.68%     80.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10022502      6.92%     87.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5278610      3.64%     91.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4482615      3.09%     94.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2164313      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1012483      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1572488      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3021488      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    144836747                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    106683992                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     131499671                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19519490                       # Number of memory references committed
system.switch_cpus3.commit.loads             11935477                       # Number of loads committed
system.switch_cpus3.commit.membars              18202                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19073078                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        118384112                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2717377                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3021488                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           298701814                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          318011410                       # The number of ROB writes
system.switch_cpus3.timesIdled                  25172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 545467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          106683992                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            131499671                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    106683992                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.402448                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.402448                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.713039                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.713039                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       652240806                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      201266079                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      152518680                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         36404                       # number of misc regfile writes
system.l2.replacements                          23675                       # number of replacements
system.l2.tagsinuse                      131071.895005                       # Cycle average of tags in use
system.l2.total_refs                          2059063                       # Total number of references to valid blocks.
system.l2.sampled_refs                         154747                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.305996                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         38058.750775                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.966104                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3728.733959                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.850783                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5217.748602                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.997213                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1498.776399                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     16.648150                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1446.384601                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             81.835273                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          22525.851922                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          25718.310697                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst              0.627025                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          17359.867931                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          15377.545572                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.290365                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.028448                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000098                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.039808                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.011435                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000127                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.011035                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000624                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.171859                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.196215                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000005                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.132445                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.117321                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        42052                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        67876                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        38693                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        32419                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  181041                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            64613                       # number of Writeback hits
system.l2.Writeback_hits::total                 64613                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        42052                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        67876                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        38693                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        32419                       # number of demand (read+write) hits
system.l2.demand_hits::total                   181041                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        42052                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        67876                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        38693                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        32419                       # number of overall hits
system.l2.overall_hits::total                  181041                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7512                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10151                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3014                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2918                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 23654                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           21                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  21                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7512                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10151                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3014                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2939                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23675                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7512                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10151                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3014                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2939                       # number of overall misses
system.l2.overall_misses::total                 23675                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2490149                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1552265362                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2539289                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2046156194                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2878807                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    646200912                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3503401                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    622752892                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4878787006                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      3655966                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3655966                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2490149                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1552265362                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2539289                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2046156194                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2878807                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    646200912                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3503401                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    626408858                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4882442972                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2490149                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1552265362                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2539289                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2046156194                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2878807                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    646200912                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3503401                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    626408858                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4882442972                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49564                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        78027                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        41707                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        35337                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              204695                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        64613                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             64613                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           21                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                21                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49564                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        78027                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        41707                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        35358                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               204716                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49564                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        78027                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        41707                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        35358                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              204716                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.151562                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.130096                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.072266                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.082576                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.115557                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.151562                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.130096                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.072266                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.083121                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.115648                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.151562                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.130096                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.072266                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.083121                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.115648                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 191549.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 206638.093983                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 195329.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 201571.883952                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 205629.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 214399.771732                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 184389.526316                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 213417.714873                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 206256.320538                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 174093.619048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 174093.619048                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 191549.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 206638.093983                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 195329.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 201571.883952                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 205629.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 214399.771732                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 184389.526316                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 213136.732902                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 206227.791848                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 191549.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 206638.093983                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 195329.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 201571.883952                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 205629.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 214399.771732                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 184389.526316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 213136.732902                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 206227.791848                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                15503                       # number of writebacks
system.l2.writebacks::total                     15503                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7512                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10151                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3014                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2918                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            23654                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data           21                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             21                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        10151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2939                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23675                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        10151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2939                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23675                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1732479                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1114493430                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1780481                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1454688746                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2063194                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    470687210                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2396765                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    452826632                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3500668937                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data      2433526                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2433526                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1732479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1114493430                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1780481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1454688746                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2063194                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    470687210                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2396765                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    455260158                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3503102463                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1732479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1114493430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1780481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1454688746                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2063194                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    470687210                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2396765                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    455260158                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3503102463                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.151562                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.130096                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.072266                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.082576                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.115557                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.151562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.130096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.072266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.083121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.115648                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.151562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.130096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.072266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.083121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.115648                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 133267.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148361.745208                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 136960.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143304.969560                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       147371                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 156166.957532                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 126145.526316                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 155183.904044                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 147994.797370                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 115882.190476                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115882.190476                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 133267.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148361.745208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 136960.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 143304.969560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst       147371                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 156166.957532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 126145.526316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 154903.082001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 147966.313115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 133267.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148361.745208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 136960.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 143304.969560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst       147371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 156166.957532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 126145.526316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 154903.082001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 147966.313115                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.990863                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013432665                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873258.160813                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.990863                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022421                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866973                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13400551                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13400551                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13400551                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13400551                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13400551                       # number of overall hits
system.cpu0.icache.overall_hits::total       13400551                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2985842                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2985842                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2985842                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2985842                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2985842                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2985842                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13400567                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13400567                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13400567                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13400567                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13400567                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13400567                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 186615.125000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 186615.125000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 186615.125000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 186615.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 186615.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 186615.125000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2662549                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2662549                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2662549                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2662549                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2662549                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2662549                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 190182.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 190182.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 190182.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 190182.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 190182.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 190182.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49564                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245021049                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49820                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4918.126234                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.316699                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.683301                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825456                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174544                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19238291                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19238291                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9928                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9928                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23571783                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23571783                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23571783                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23571783                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       170253                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       170253                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       170253                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        170253                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       170253                       # number of overall misses
system.cpu0.dcache.overall_misses::total       170253                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17386253976                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17386253976                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17386253976                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17386253976                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17386253976                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17386253976                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19408544                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19408544                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23742036                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23742036                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23742036                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23742036                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008772                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008772                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007171                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007171                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007171                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007171                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 102120.103470                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102120.103470                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 102120.103470                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102120.103470                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 102120.103470                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102120.103470                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17056                       # number of writebacks
system.cpu0.dcache.writebacks::total            17056                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       120689                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       120689                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       120689                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       120689                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       120689                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       120689                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49564                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49564                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49564                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49564                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49564                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49564                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4367312270                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4367312270                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4367312270                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4367312270                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4367312270                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4367312270                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002088                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002088                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002088                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002088                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88114.604753                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88114.604753                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88114.604753                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88114.604753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88114.604753                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88114.604753                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997022                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099701650                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217140.423387                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997022                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12728236                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12728236                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12728236                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12728236                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12728236                       # number of overall hits
system.cpu1.icache.overall_hits::total       12728236                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3460723                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3460723                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3460723                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3460723                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3460723                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3460723                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12728253                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12728253                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12728253                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12728253                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12728253                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12728253                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 203571.941176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 203571.941176                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 203571.941176                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 203571.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 203571.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 203571.941176                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2653132                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2653132                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2653132                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2653132                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2653132                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2653132                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 204087.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 204087.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 204087.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 204087.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 204087.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 204087.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 78027                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193951011                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 78283                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2477.562319                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.248673                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.751327                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899409                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100591                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10242692                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10242692                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7466587                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7466587                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        23392                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        23392                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17656                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17656                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17709279                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17709279                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17709279                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17709279                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       187796                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       187796                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       187796                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        187796                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       187796                       # number of overall misses
system.cpu1.dcache.overall_misses::total       187796                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18450518035                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18450518035                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18450518035                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18450518035                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18450518035                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18450518035                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10430488                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10430488                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7466587                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7466587                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        23392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        23392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17656                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17656                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17897075                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17897075                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17897075                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17897075                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018005                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018005                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010493                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010493                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010493                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010493                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 98247.662543                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98247.662543                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 98247.662543                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98247.662543                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 98247.662543                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98247.662543                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        27528                       # number of writebacks
system.cpu1.dcache.writebacks::total            27528                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       109769                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       109769                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       109769                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       109769                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       109769                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       109769                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        78027                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        78027                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        78027                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        78027                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        78027                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        78027                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6582946559                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6582946559                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6582946559                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6582946559                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6582946559                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6582946559                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 84367.546606                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84367.546606                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 84367.546606                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84367.546606                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 84367.546606                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84367.546606                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997206                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097480549                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2370368.356371                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997206                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12840865                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12840865                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12840865                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12840865                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12840865                       # number of overall hits
system.cpu2.icache.overall_hits::total       12840865                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3316890                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3316890                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3316890                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3316890                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3316890                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3316890                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12840880                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12840880                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12840880                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12840880                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12840880                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12840880                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       221126                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       221126                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       221126                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       221126                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       221126                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       221126                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3004407                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3004407                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3004407                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3004407                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3004407                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3004407                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 214600.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 214600.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 214600.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 214600.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 214600.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 214600.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41707                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               182181617                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41963                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4341.482187                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.641359                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.358641                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908755                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091245                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10009431                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10009431                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7579432                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7579432                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18156                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18156                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18156                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18156                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17588863                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17588863                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17588863                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17588863                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       126333                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       126333                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       126333                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        126333                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       126333                       # number of overall misses
system.cpu2.dcache.overall_misses::total       126333                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12479685890                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12479685890                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12479685890                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12479685890                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12479685890                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12479685890                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10135764                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10135764                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7579432                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7579432                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18156                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18156                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17715196                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17715196                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17715196                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17715196                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012464                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012464                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007131                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007131                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007131                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007131                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 98784.053968                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98784.053968                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 98784.053968                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98784.053968                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 98784.053968                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98784.053968                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10478                       # number of writebacks
system.cpu2.dcache.writebacks::total            10478                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        84626                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        84626                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        84626                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        84626                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        84626                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        84626                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41707                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41707                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41707                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41707                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41707                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41707                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3201599970                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3201599970                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3201599970                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3201599970                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3201599970                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3201599970                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004115                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002354                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002354                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002354                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002354                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 76764.091639                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76764.091639                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 76764.091639                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76764.091639                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 76764.091639                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76764.091639                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               463.046214                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1101054191                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2367858.475269                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    17.046214                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.027318                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.742061                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13112904                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13112904                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13112904                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13112904                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13112904                       # number of overall hits
system.cpu3.icache.overall_hits::total       13112904                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4088800                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4088800                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4088800                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4088800                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4088800                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4088800                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13112925                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13112925                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13112925                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13112925                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13112925                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13112925                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 194704.761905                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 194704.761905                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 194704.761905                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 194704.761905                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 194704.761905                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 194704.761905                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           19                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           19                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           19                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3661501                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3661501                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3661501                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3661501                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3661501                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3661501                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 192710.578947                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 192710.578947                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 192710.578947                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 192710.578947                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 192710.578947                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 192710.578947                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 35358                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               176837921                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 35614                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4965.404644                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.156750                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.843250                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902956                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097044                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9668642                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9668642                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7547171                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7547171                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18237                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18237                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18202                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17215813                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17215813                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17215813                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17215813                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        90269                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        90269                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          168                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        90437                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         90437                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        90437                       # number of overall misses
system.cpu3.dcache.overall_misses::total        90437                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8010496470                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8010496470                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     30556435                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     30556435                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8041052905                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8041052905                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8041052905                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8041052905                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9758911                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9758911                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7547339                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7547339                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18237                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18202                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18202                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17306250                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17306250                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17306250                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17306250                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009250                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009250                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000022                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005226                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005226                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005226                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005226                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 88740.281492                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 88740.281492                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 181883.541667                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 181883.541667                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 88913.308767                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 88913.308767                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 88913.308767                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 88913.308767                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       264978                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       264978                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9551                       # number of writebacks
system.cpu3.dcache.writebacks::total             9551                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        54932                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        54932                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          147                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          147                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55079                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55079                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55079                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55079                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        35337                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        35337                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           21                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           21                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        35358                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35358                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        35358                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35358                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2771251903                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2771251903                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      3839826                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      3839826                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2775091729                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2775091729                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2775091729                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2775091729                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003621                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003621                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002043                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002043                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 78423.519342                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 78423.519342                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 182848.857143                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 182848.857143                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 78485.540161                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 78485.540161                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 78485.540161                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 78485.540161                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
