// Seed: 2370440390
module module_0 (
    input tri0  id_0,
    input uwire id_1
    , id_3
);
  if (|id_0) wire id_4;
  always #1 id_3 <= 1;
endmodule
module module_1 (
    input  wor  id_0,
    output tri0 id_1,
    input  tri  id_2
);
  tri0 id_4 = 1;
  module_0(
      id_2, id_2
  );
  supply0 id_5;
  id_6(
      {id_5}, 1, 1
  );
  wire id_7;
endmodule
module module_2 (
    input supply0 id_0,
    output wand id_1,
    output logic id_2,
    output wire id_3
);
  wire id_5;
  module_0(
      id_0, id_0
  );
  assign id_3 = 1;
  for (id_6 = id_0; 1; id_3 = 1'b0) always_latch id_2 <= $display;
endmodule
