# Project 3
Design and verify a full adder, using previous "half_adder_structural" module. 

## Interface Definition
The module should have the following interface:

```verilog
input     a
input     b
input     carry_in

output    sum
output    carry_out
```
