multiline_comment|/* $Id: estate.h,v 1.1 2001/03/28 10:56:34 davem Exp $ */
macro_line|#ifndef _SPARC64_ESTATE_H
DECL|macro|_SPARC64_ESTATE_H
mdefine_line|#define _SPARC64_ESTATE_H
multiline_comment|/* UltraSPARC-III E-cache Error Enable */
DECL|macro|ESTATE_ERROR_FMT
mdefine_line|#define ESTATE_ERROR_FMT&t;0x0000000000040000 /* Force MTAG ECC&t;&t;*/
DECL|macro|ESTATE_ERROR_FMESS
mdefine_line|#define ESTATE_ERROR_FMESS&t;0x000000000003c000 /* Forced MTAG ECC val&t;*/
DECL|macro|ESTATE_ERROR_FMD
mdefine_line|#define ESTATE_ERROR_FMD&t;0x0000000000002000 /* Force DATA ECC&t;&t;*/
DECL|macro|ESTATE_ERROR_FDECC
mdefine_line|#define ESTATE_ERROR_FDECC&t;0x0000000000001ff0 /* Forced DATA ECC val&t;*/
DECL|macro|ESTATE_ERROR_UCEEN
mdefine_line|#define ESTATE_ERROR_UCEEN&t;0x0000000000000008 /* See below&t;&t;&t;*/
DECL|macro|ESTATE_ERROR_NCEEN
mdefine_line|#define ESTATE_ERROR_NCEEN&t;0x0000000000000002 /* See below&t;&t;&t;*/
DECL|macro|ESTATE_ERROR_CEEN
mdefine_line|#define ESTATE_ERROR_CEEN&t;0x0000000000000001 /* See below&t;&t;&t;*/
multiline_comment|/* UCEEN enables the fast_ECC_error trap for: 1) software correctable E-cache&n; * errors 2) uncorrectable E-cache errors.  Such events only occur on reads&n; * of the E-cache by the local processor for: 1) data loads 2) instruction&n; * fetches 3) atomic operations.  Such events _cannot_ occur for: 1) merge&n; * 2) writeback 2) copyout.  The AFSR bits assosciated with these traps are&n; * UCC and UCU.&n; */
multiline_comment|/* NCEEN enables instruction_access_error, data_access_error, and ECC_error traps&n; * for uncorrectable ECC errors and system errors.&n; *&n; * Uncorrectable system bus data error or MTAG ECC error, system bus TimeOUT,&n; * or system bus BusERR:&n; * 1) As the result of an instruction fetch, will generate instruction_access_error&n; * 2) As the result of a load etc. will generate data_access_error.&n; * 3) As the result of store merge completion, writeback, or copyout will&n; *    generate a disrupting ECC_error trap.&n; * 4) As the result of such errors on instruction vector fetch can generate any&n; *    of the 3 trap types.&n; *&n; * The AFSR bits assosciated with these traps are EMU, EDU, WDU, CPU, IVU, UE,&n; * BERR, and TO.&n; */
multiline_comment|/* CEEN enables the ECC_error trap for hardware corrected ECC errors.  System bus&n; * reads resulting in a hardware corrected data or MTAG ECC error will generate an&n; * ECC_error disrupting trap with this bit enabled.&n; *&n; * This same trap will also be generated when a hardware corrected ECC error results&n; * during store merge, writeback, and copyout operations.&n; */
multiline_comment|/* In general, if the trap enable bits above are disabled the AFSR bits will still&n; * log the events even though the trap will not be generated by the processor.&n; */
macro_line|#endif /* _SPARC64_ESTATE_H */
eof
