/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "dut.sv:6.1-15.10" *)
module dffe(d, clk, en, q);
  (* src = "dut.sv:6.23-6.26" *)
  input clk;
  wire clk;
  (* src = "dut.sv:6.20-6.21" *)
  input d;
  wire d;
  (* src = "dut.sv:6.28-6.30" *)
  input en;
  wire en;
  (* init = 1'h0 *)
  (* src = "dut.sv:6.43-6.44" *)
  output q;
  wire q;
  (* src = "dut.sv:12.4-14.22" *)
  \$_DFFE_PP_  q_reg /* _0_ */ (
    .C(clk),
    .D(d),
    .E(en),
    .Q(q)
  );
endmodule
