Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9c5279a65e9a4669a1fad790fe8f278f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Mux32Bit3to1_tb_func_synth xil_defaultlib.Mux32Bit3to1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2(INIT=4'b0111)
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.Mux32Bit3to1
Compiling module xil_defaultlib.Mux32Bit3to1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Mux32Bit3to1_tb_func_synth
