#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LP_BUART */
LP_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
LP_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
LP_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
LP_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
LP_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
LP_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
LP_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
LP_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
LP_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
LP_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
LP_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
LP_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
LP_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
LP_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
LP_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
LP_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
LP_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
LP_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
LP_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
LP_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
LP_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
LP_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
LP_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
LP_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
LP_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
LP_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
LP_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
LP_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
LP_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
LP_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
LP_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
LP_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
LP_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
LP_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
LP_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
LP_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
LP_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
LP_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
LP_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
LP_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
LP_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
LP_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
LP_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
LP_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
LP_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
LP_BUART_sRX_RxSts__2__MASK EQU 0x04
LP_BUART_sRX_RxSts__2__POS EQU 2
LP_BUART_sRX_RxSts__3__MASK EQU 0x08
LP_BUART_sRX_RxSts__3__POS EQU 3
LP_BUART_sRX_RxSts__4__MASK EQU 0x10
LP_BUART_sRX_RxSts__4__POS EQU 4
LP_BUART_sRX_RxSts__5__MASK EQU 0x20
LP_BUART_sRX_RxSts__5__POS EQU 5
LP_BUART_sRX_RxSts__MASK EQU 0x3C
LP_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
LP_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
LP_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
LP_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
LP_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
LP_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
LP_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
LP_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
LP_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
LP_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
LP_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
LP_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB10_A0
LP_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB10_A1
LP_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
LP_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB10_D0
LP_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB10_D1
LP_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
LP_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
LP_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB10_F0
LP_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB10_F1
LP_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
LP_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
LP_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
LP_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
LP_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
LP_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
LP_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
LP_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
LP_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
LP_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
LP_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
LP_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
LP_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
LP_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
LP_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
LP_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
LP_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
LP_BUART_sTX_TxSts__0__MASK EQU 0x01
LP_BUART_sTX_TxSts__0__POS EQU 0
LP_BUART_sTX_TxSts__1__MASK EQU 0x02
LP_BUART_sTX_TxSts__1__POS EQU 1
LP_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
LP_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
LP_BUART_sTX_TxSts__2__MASK EQU 0x04
LP_BUART_sTX_TxSts__2__POS EQU 2
LP_BUART_sTX_TxSts__3__MASK EQU 0x08
LP_BUART_sTX_TxSts__3__POS EQU 3
LP_BUART_sTX_TxSts__MASK EQU 0x0F
LP_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
LP_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
LP_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST

/* LP_RXInternalInterrupt */
LP_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LP_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LP_RXInternalInterrupt__INTC_MASK EQU 0x08
LP_RXInternalInterrupt__INTC_NUMBER EQU 3
LP_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
LP_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
LP_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LP_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PC_BUART */
PC_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PC_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PC_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PC_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PC_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PC_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PC_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PC_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PC_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PC_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PC_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
PC_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PC_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
PC_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PC_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PC_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PC_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
PC_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PC_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PC_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
PC_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PC_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PC_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PC_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
PC_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
PC_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
PC_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PC_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PC_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PC_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PC_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PC_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PC_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PC_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PC_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
PC_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
PC_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PC_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
PC_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
PC_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PC_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PC_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
PC_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
PC_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PC_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PC_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PC_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
PC_BUART_sRX_RxSts__3__MASK EQU 0x08
PC_BUART_sRX_RxSts__3__POS EQU 3
PC_BUART_sRX_RxSts__4__MASK EQU 0x10
PC_BUART_sRX_RxSts__4__POS EQU 4
PC_BUART_sRX_RxSts__5__MASK EQU 0x20
PC_BUART_sRX_RxSts__5__POS EQU 5
PC_BUART_sRX_RxSts__MASK EQU 0x38
PC_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
PC_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PC_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
PC_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
PC_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB00_A0
PC_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB00_A1
PC_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
PC_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB00_D0
PC_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB00_D1
PC_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
PC_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
PC_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB00_F0
PC_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB00_F1
PC_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PC_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PC_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PC_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PC_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PC_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PC_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PC_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PC_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
PC_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
PC_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PC_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
PC_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
PC_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PC_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PC_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
PC_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
PC_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PC_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PC_BUART_sTX_TxSts__0__MASK EQU 0x01
PC_BUART_sTX_TxSts__0__POS EQU 0
PC_BUART_sTX_TxSts__1__MASK EQU 0x02
PC_BUART_sTX_TxSts__1__POS EQU 1
PC_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PC_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
PC_BUART_sTX_TxSts__2__MASK EQU 0x04
PC_BUART_sTX_TxSts__2__POS EQU 2
PC_BUART_sTX_TxSts__3__MASK EQU 0x08
PC_BUART_sTX_TxSts__3__POS EQU 3
PC_BUART_sTX_TxSts__MASK EQU 0x0F
PC_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
PC_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PC_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST

/* PC_IntClock */
PC_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
PC_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
PC_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
PC_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
PC_IntClock__INDEX EQU 0x02
PC_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PC_IntClock__PM_ACT_MSK EQU 0x04
PC_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PC_IntClock__PM_STBY_MSK EQU 0x04

/* PC_RXInternalInterrupt */
PC_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
PC_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
PC_RXInternalInterrupt__INTC_MASK EQU 0x10
PC_RXInternalInterrupt__INTC_NUMBER EQU 4
PC_RXInternalInterrupt__INTC_PRIOR_NUM EQU 0
PC_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
PC_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
PC_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* IB1 */
IB1__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
IB1__0__MASK EQU 0x80
IB1__0__PC EQU CYREG_PRT5_PC7
IB1__0__PORT EQU 5
IB1__0__SHIFT EQU 7
IB1__AG EQU CYREG_PRT5_AG
IB1__AMUX EQU CYREG_PRT5_AMUX
IB1__BIE EQU CYREG_PRT5_BIE
IB1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
IB1__BYP EQU CYREG_PRT5_BYP
IB1__CTL EQU CYREG_PRT5_CTL
IB1__DM0 EQU CYREG_PRT5_DM0
IB1__DM1 EQU CYREG_PRT5_DM1
IB1__DM2 EQU CYREG_PRT5_DM2
IB1__DR EQU CYREG_PRT5_DR
IB1__INP_DIS EQU CYREG_PRT5_INP_DIS
IB1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
IB1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
IB1__LCD_EN EQU CYREG_PRT5_LCD_EN
IB1__MASK EQU 0x80
IB1__PORT EQU 5
IB1__PRT EQU CYREG_PRT5_PRT
IB1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
IB1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
IB1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
IB1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
IB1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
IB1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
IB1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
IB1__PS EQU CYREG_PRT5_PS
IB1__SHIFT EQU 7
IB1__SLW EQU CYREG_PRT5_SLW

/* IB2 */
IB2__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
IB2__0__MASK EQU 0x40
IB2__0__PC EQU CYREG_PRT1_PC6
IB2__0__PORT EQU 1
IB2__0__SHIFT EQU 6
IB2__AG EQU CYREG_PRT1_AG
IB2__AMUX EQU CYREG_PRT1_AMUX
IB2__BIE EQU CYREG_PRT1_BIE
IB2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IB2__BYP EQU CYREG_PRT1_BYP
IB2__CTL EQU CYREG_PRT1_CTL
IB2__DM0 EQU CYREG_PRT1_DM0
IB2__DM1 EQU CYREG_PRT1_DM1
IB2__DM2 EQU CYREG_PRT1_DM2
IB2__DR EQU CYREG_PRT1_DR
IB2__INP_DIS EQU CYREG_PRT1_INP_DIS
IB2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IB2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IB2__LCD_EN EQU CYREG_PRT1_LCD_EN
IB2__MASK EQU 0x40
IB2__PORT EQU 1
IB2__PRT EQU CYREG_PRT1_PRT
IB2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IB2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IB2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IB2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IB2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IB2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IB2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IB2__PS EQU CYREG_PRT1_PS
IB2__SHIFT EQU 6
IB2__SLW EQU CYREG_PRT1_SLW

/* I2C_1_I2C_FF */
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* I2C_1_I2C_IRQ */
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 5
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LCD_1_BUART */
LCD_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
LCD_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
LCD_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
LCD_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
LCD_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
LCD_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
LCD_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
LCD_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
LCD_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
LCD_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
LCD_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB01_CTL
LCD_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
LCD_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB01_CTL
LCD_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
LCD_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
LCD_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
LCD_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB01_MSK
LCD_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
LCD_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
LCD_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB01_MSK
LCD_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
LCD_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
LCD_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
LCD_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
LCD_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
LCD_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB01_ST
LCD_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
LCD_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
LCD_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
LCD_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
LCD_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
LCD_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
LCD_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
LCD_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
LCD_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB01_A0
LCD_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB01_A1
LCD_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
LCD_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB01_D0
LCD_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB01_D1
LCD_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
LCD_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
LCD_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB01_F0
LCD_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB01_F1
LCD_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
LCD_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
LCD_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
LCD_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
LCD_1_BUART_sRX_RxSts__3__MASK EQU 0x08
LCD_1_BUART_sRX_RxSts__3__POS EQU 3
LCD_1_BUART_sRX_RxSts__4__MASK EQU 0x10
LCD_1_BUART_sRX_RxSts__4__POS EQU 4
LCD_1_BUART_sRX_RxSts__5__MASK EQU 0x20
LCD_1_BUART_sRX_RxSts__5__POS EQU 5
LCD_1_BUART_sRX_RxSts__MASK EQU 0x38
LCD_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB00_MSK
LCD_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
LCD_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB00_ST
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
LCD_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
LCD_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
LCD_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
LCD_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
LCD_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
LCD_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
LCD_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
LCD_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
LCD_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
LCD_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
LCD_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
LCD_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
LCD_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
LCD_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
LCD_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
LCD_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
LCD_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
LCD_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
LCD_1_BUART_sTX_TxSts__0__MASK EQU 0x01
LCD_1_BUART_sTX_TxSts__0__POS EQU 0
LCD_1_BUART_sTX_TxSts__1__MASK EQU 0x02
LCD_1_BUART_sTX_TxSts__1__POS EQU 1
LCD_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
LCD_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
LCD_1_BUART_sTX_TxSts__2__MASK EQU 0x04
LCD_1_BUART_sTX_TxSts__2__POS EQU 2
LCD_1_BUART_sTX_TxSts__3__MASK EQU 0x08
LCD_1_BUART_sTX_TxSts__3__POS EQU 3
LCD_1_BUART_sTX_TxSts__MASK EQU 0x0F
LCD_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
LCD_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
LCD_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB05_ST

/* LCD_1_IntClock */
LCD_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
LCD_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
LCD_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
LCD_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
LCD_1_IntClock__INDEX EQU 0x00
LCD_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LCD_1_IntClock__PM_ACT_MSK EQU 0x01
LCD_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LCD_1_IntClock__PM_STBY_MSK EQU 0x01

/* LCD_1_RXInternalInterrupt */
LCD_1_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LCD_1_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LCD_1_RXInternalInterrupt__INTC_MASK EQU 0x02
LCD_1_RXInternalInterrupt__INTC_NUMBER EQU 1
LCD_1_RXInternalInterrupt__INTC_PRIOR_NUM EQU 2
LCD_1_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
LCD_1_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LCD_1_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LCD_2_BUART */
LCD_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
LCD_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
LCD_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
LCD_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
LCD_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
LCD_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
LCD_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
LCD_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
LCD_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
LCD_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
LCD_2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB11_CTL
LCD_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
LCD_2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB11_CTL
LCD_2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
LCD_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
LCD_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
LCD_2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB11_MSK
LCD_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
LCD_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
LCD_2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB11_MSK
LCD_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
LCD_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
LCD_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
LCD_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
LCD_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
LCD_2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB11_ST
LCD_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
LCD_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
LCD_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
LCD_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
LCD_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
LCD_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
LCD_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
LCD_2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
LCD_2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
LCD_2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
LCD_2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
LCD_2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
LCD_2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
LCD_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
LCD_2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
LCD_2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
LCD_2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
LCD_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
LCD_2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
LCD_2_BUART_sRX_RxSts__3__MASK EQU 0x08
LCD_2_BUART_sRX_RxSts__3__POS EQU 3
LCD_2_BUART_sRX_RxSts__4__MASK EQU 0x10
LCD_2_BUART_sRX_RxSts__4__POS EQU 4
LCD_2_BUART_sRX_RxSts__5__MASK EQU 0x20
LCD_2_BUART_sRX_RxSts__5__POS EQU 5
LCD_2_BUART_sRX_RxSts__MASK EQU 0x38
LCD_2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
LCD_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
LCD_2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB15_A0
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB15_A1
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB15_D0
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB15_D1
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB15_F0
LCD_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB15_F1
LCD_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
LCD_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
LCD_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
LCD_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
LCD_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
LCD_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
LCD_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
LCD_2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
LCD_2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
LCD_2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
LCD_2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
LCD_2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
LCD_2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
LCD_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
LCD_2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
LCD_2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
LCD_2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
LCD_2_BUART_sTX_TxSts__0__MASK EQU 0x01
LCD_2_BUART_sTX_TxSts__0__POS EQU 0
LCD_2_BUART_sTX_TxSts__1__MASK EQU 0x02
LCD_2_BUART_sTX_TxSts__1__POS EQU 1
LCD_2_BUART_sTX_TxSts__2__MASK EQU 0x04
LCD_2_BUART_sTX_TxSts__2__POS EQU 2
LCD_2_BUART_sTX_TxSts__3__MASK EQU 0x08
LCD_2_BUART_sTX_TxSts__3__POS EQU 3
LCD_2_BUART_sTX_TxSts__MASK EQU 0x0F
LCD_2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB15_MSK
LCD_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
LCD_2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB15_ST

/* LCD_2_IntClock */
LCD_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
LCD_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
LCD_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
LCD_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
LCD_2_IntClock__INDEX EQU 0x01
LCD_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LCD_2_IntClock__PM_ACT_MSK EQU 0x02
LCD_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LCD_2_IntClock__PM_STBY_MSK EQU 0x02

/* LCD_2_RXInternalInterrupt */
LCD_2_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LCD_2_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LCD_2_RXInternalInterrupt__INTC_MASK EQU 0x04
LCD_2_RXInternalInterrupt__INTC_NUMBER EQU 2
LCD_2_RXInternalInterrupt__INTC_PRIOR_NUM EQU 2
LCD_2_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
LCD_2_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LCD_2_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Rx_LP */
Rx_LP__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
Rx_LP__0__MASK EQU 0x10
Rx_LP__0__PC EQU CYREG_PRT5_PC4
Rx_LP__0__PORT EQU 5
Rx_LP__0__SHIFT EQU 4
Rx_LP__AG EQU CYREG_PRT5_AG
Rx_LP__AMUX EQU CYREG_PRT5_AMUX
Rx_LP__BIE EQU CYREG_PRT5_BIE
Rx_LP__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rx_LP__BYP EQU CYREG_PRT5_BYP
Rx_LP__CTL EQU CYREG_PRT5_CTL
Rx_LP__DM0 EQU CYREG_PRT5_DM0
Rx_LP__DM1 EQU CYREG_PRT5_DM1
Rx_LP__DM2 EQU CYREG_PRT5_DM2
Rx_LP__DR EQU CYREG_PRT5_DR
Rx_LP__INP_DIS EQU CYREG_PRT5_INP_DIS
Rx_LP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rx_LP__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rx_LP__LCD_EN EQU CYREG_PRT5_LCD_EN
Rx_LP__MASK EQU 0x10
Rx_LP__PORT EQU 5
Rx_LP__PRT EQU CYREG_PRT5_PRT
Rx_LP__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rx_LP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rx_LP__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rx_LP__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rx_LP__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rx_LP__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rx_LP__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rx_LP__PS EQU CYREG_PRT5_PS
Rx_LP__SHIFT EQU 4
Rx_LP__SLW EQU CYREG_PRT5_SLW

/* Rx_PC */
Rx_PC__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
Rx_PC__0__MASK EQU 0x01
Rx_PC__0__PC EQU CYREG_PRT4_PC0
Rx_PC__0__PORT EQU 4
Rx_PC__0__SHIFT EQU 0
Rx_PC__AG EQU CYREG_PRT4_AG
Rx_PC__AMUX EQU CYREG_PRT4_AMUX
Rx_PC__BIE EQU CYREG_PRT4_BIE
Rx_PC__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rx_PC__BYP EQU CYREG_PRT4_BYP
Rx_PC__CTL EQU CYREG_PRT4_CTL
Rx_PC__DM0 EQU CYREG_PRT4_DM0
Rx_PC__DM1 EQU CYREG_PRT4_DM1
Rx_PC__DM2 EQU CYREG_PRT4_DM2
Rx_PC__DR EQU CYREG_PRT4_DR
Rx_PC__INP_DIS EQU CYREG_PRT4_INP_DIS
Rx_PC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Rx_PC__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rx_PC__LCD_EN EQU CYREG_PRT4_LCD_EN
Rx_PC__MASK EQU 0x01
Rx_PC__PORT EQU 4
Rx_PC__PRT EQU CYREG_PRT4_PRT
Rx_PC__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rx_PC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rx_PC__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rx_PC__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rx_PC__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rx_PC__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rx_PC__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rx_PC__PS EQU CYREG_PRT4_PS
Rx_PC__SHIFT EQU 0
Rx_PC__SLW EQU CYREG_PRT4_SLW

/* Rx_TW */
Rx_TW__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Rx_TW__0__MASK EQU 0x04
Rx_TW__0__PC EQU CYREG_PRT2_PC2
Rx_TW__0__PORT EQU 2
Rx_TW__0__SHIFT EQU 2
Rx_TW__AG EQU CYREG_PRT2_AG
Rx_TW__AMUX EQU CYREG_PRT2_AMUX
Rx_TW__BIE EQU CYREG_PRT2_BIE
Rx_TW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx_TW__BYP EQU CYREG_PRT2_BYP
Rx_TW__CTL EQU CYREG_PRT2_CTL
Rx_TW__DM0 EQU CYREG_PRT2_DM0
Rx_TW__DM1 EQU CYREG_PRT2_DM1
Rx_TW__DM2 EQU CYREG_PRT2_DM2
Rx_TW__DR EQU CYREG_PRT2_DR
Rx_TW__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx_TW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rx_TW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx_TW__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx_TW__MASK EQU 0x04
Rx_TW__PORT EQU 2
Rx_TW__PRT EQU CYREG_PRT2_PRT
Rx_TW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx_TW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx_TW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx_TW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx_TW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx_TW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx_TW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx_TW__PS EQU CYREG_PRT2_PS
Rx_TW__SHIFT EQU 2
Rx_TW__SLW EQU CYREG_PRT2_SLW

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
SCL_1__0__MASK EQU 0x08
SCL_1__0__PC EQU CYREG_PRT5_PC3
SCL_1__0__PORT EQU 5
SCL_1__0__SHIFT EQU 3
SCL_1__AG EQU CYREG_PRT5_AG
SCL_1__AMUX EQU CYREG_PRT5_AMUX
SCL_1__BIE EQU CYREG_PRT5_BIE
SCL_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SCL_1__BYP EQU CYREG_PRT5_BYP
SCL_1__CTL EQU CYREG_PRT5_CTL
SCL_1__DM0 EQU CYREG_PRT5_DM0
SCL_1__DM1 EQU CYREG_PRT5_DM1
SCL_1__DM2 EQU CYREG_PRT5_DM2
SCL_1__DR EQU CYREG_PRT5_DR
SCL_1__INP_DIS EQU CYREG_PRT5_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
SCL_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SCL_1__LCD_EN EQU CYREG_PRT5_LCD_EN
SCL_1__MASK EQU 0x08
SCL_1__PORT EQU 5
SCL_1__PRT EQU CYREG_PRT5_PRT
SCL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SCL_1__PS EQU CYREG_PRT5_PS
SCL_1__SHIFT EQU 3
SCL_1__SLW EQU CYREG_PRT5_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
SDA_1__0__MASK EQU 0x80
SDA_1__0__PC EQU CYREG_PRT12_PC7
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 7
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x80
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 7
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

/* Tx_LP */
Tx_LP__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
Tx_LP__0__MASK EQU 0x20
Tx_LP__0__PC EQU CYREG_PRT5_PC5
Tx_LP__0__PORT EQU 5
Tx_LP__0__SHIFT EQU 5
Tx_LP__AG EQU CYREG_PRT5_AG
Tx_LP__AMUX EQU CYREG_PRT5_AMUX
Tx_LP__BIE EQU CYREG_PRT5_BIE
Tx_LP__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Tx_LP__BYP EQU CYREG_PRT5_BYP
Tx_LP__CTL EQU CYREG_PRT5_CTL
Tx_LP__DM0 EQU CYREG_PRT5_DM0
Tx_LP__DM1 EQU CYREG_PRT5_DM1
Tx_LP__DM2 EQU CYREG_PRT5_DM2
Tx_LP__DR EQU CYREG_PRT5_DR
Tx_LP__INP_DIS EQU CYREG_PRT5_INP_DIS
Tx_LP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Tx_LP__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Tx_LP__LCD_EN EQU CYREG_PRT5_LCD_EN
Tx_LP__MASK EQU 0x20
Tx_LP__PORT EQU 5
Tx_LP__PRT EQU CYREG_PRT5_PRT
Tx_LP__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Tx_LP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Tx_LP__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Tx_LP__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Tx_LP__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Tx_LP__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Tx_LP__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Tx_LP__PS EQU CYREG_PRT5_PS
Tx_LP__SHIFT EQU 5
Tx_LP__SLW EQU CYREG_PRT5_SLW

/* Tx_PC */
Tx_PC__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
Tx_PC__0__MASK EQU 0x02
Tx_PC__0__PC EQU CYREG_PRT4_PC1
Tx_PC__0__PORT EQU 4
Tx_PC__0__SHIFT EQU 1
Tx_PC__AG EQU CYREG_PRT4_AG
Tx_PC__AMUX EQU CYREG_PRT4_AMUX
Tx_PC__BIE EQU CYREG_PRT4_BIE
Tx_PC__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Tx_PC__BYP EQU CYREG_PRT4_BYP
Tx_PC__CTL EQU CYREG_PRT4_CTL
Tx_PC__DM0 EQU CYREG_PRT4_DM0
Tx_PC__DM1 EQU CYREG_PRT4_DM1
Tx_PC__DM2 EQU CYREG_PRT4_DM2
Tx_PC__DR EQU CYREG_PRT4_DR
Tx_PC__INP_DIS EQU CYREG_PRT4_INP_DIS
Tx_PC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Tx_PC__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Tx_PC__LCD_EN EQU CYREG_PRT4_LCD_EN
Tx_PC__MASK EQU 0x02
Tx_PC__PORT EQU 4
Tx_PC__PRT EQU CYREG_PRT4_PRT
Tx_PC__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Tx_PC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Tx_PC__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Tx_PC__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Tx_PC__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Tx_PC__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Tx_PC__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Tx_PC__PS EQU CYREG_PRT4_PS
Tx_PC__SHIFT EQU 1
Tx_PC__SLW EQU CYREG_PRT4_SLW

/* Tx_TW */
Tx_TW__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Tx_TW__0__MASK EQU 0x02
Tx_TW__0__PC EQU CYREG_PRT2_PC1
Tx_TW__0__PORT EQU 2
Tx_TW__0__SHIFT EQU 1
Tx_TW__AG EQU CYREG_PRT2_AG
Tx_TW__AMUX EQU CYREG_PRT2_AMUX
Tx_TW__BIE EQU CYREG_PRT2_BIE
Tx_TW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx_TW__BYP EQU CYREG_PRT2_BYP
Tx_TW__CTL EQU CYREG_PRT2_CTL
Tx_TW__DM0 EQU CYREG_PRT2_DM0
Tx_TW__DM1 EQU CYREG_PRT2_DM1
Tx_TW__DM2 EQU CYREG_PRT2_DM2
Tx_TW__DR EQU CYREG_PRT2_DR
Tx_TW__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx_TW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Tx_TW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx_TW__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx_TW__MASK EQU 0x02
Tx_TW__PORT EQU 2
Tx_TW__PRT EQU CYREG_PRT2_PRT
Tx_TW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx_TW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx_TW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx_TW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx_TW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx_TW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx_TW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx_TW__PS EQU CYREG_PRT2_PS
Tx_TW__SHIFT EQU 1
Tx_TW__SLW EQU CYREG_PRT2_SLW

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x100000
isr_1__INTC_NUMBER EQU 20
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_20
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_3 */
isr_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_3__INTC_MASK EQU 0x40000
isr_3__INTC_NUMBER EQU 18
isr_3__INTC_PRIOR_NUM EQU 4
isr_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
isr_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_4 */
isr_4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_4__INTC_MASK EQU 0x20000
isr_4__INTC_NUMBER EQU 17
isr_4__INTC_PRIOR_NUM EQU 4
isr_4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_5 */
isr_5__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_5__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_5__INTC_MASK EQU 0x80000
isr_5__INTC_NUMBER EQU 19
isr_5__INTC_PRIOR_NUM EQU 3
isr_5__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_19
isr_5__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_5__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_WP */
Pin_WP__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
Pin_WP__0__MASK EQU 0x10
Pin_WP__0__PC EQU CYREG_PRT6_PC4
Pin_WP__0__PORT EQU 6
Pin_WP__0__SHIFT EQU 4
Pin_WP__AG EQU CYREG_PRT6_AG
Pin_WP__AMUX EQU CYREG_PRT6_AMUX
Pin_WP__BIE EQU CYREG_PRT6_BIE
Pin_WP__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Pin_WP__BYP EQU CYREG_PRT6_BYP
Pin_WP__CTL EQU CYREG_PRT6_CTL
Pin_WP__DM0 EQU CYREG_PRT6_DM0
Pin_WP__DM1 EQU CYREG_PRT6_DM1
Pin_WP__DM2 EQU CYREG_PRT6_DM2
Pin_WP__DR EQU CYREG_PRT6_DR
Pin_WP__INP_DIS EQU CYREG_PRT6_INP_DIS
Pin_WP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Pin_WP__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Pin_WP__LCD_EN EQU CYREG_PRT6_LCD_EN
Pin_WP__MASK EQU 0x10
Pin_WP__PORT EQU 6
Pin_WP__PRT EQU CYREG_PRT6_PRT
Pin_WP__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Pin_WP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Pin_WP__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Pin_WP__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Pin_WP__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Pin_WP__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Pin_WP__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Pin_WP__PS EQU CYREG_PRT6_PS
Pin_WP__SHIFT EQU 4
Pin_WP__SLW EQU CYREG_PRT6_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

/* Rx_LCD_1 */
Rx_LCD_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Rx_LCD_1__0__MASK EQU 0x20
Rx_LCD_1__0__PC EQU CYREG_IO_PC_PRT15_PC5
Rx_LCD_1__0__PORT EQU 15
Rx_LCD_1__0__SHIFT EQU 5
Rx_LCD_1__AG EQU CYREG_PRT15_AG
Rx_LCD_1__AMUX EQU CYREG_PRT15_AMUX
Rx_LCD_1__BIE EQU CYREG_PRT15_BIE
Rx_LCD_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Rx_LCD_1__BYP EQU CYREG_PRT15_BYP
Rx_LCD_1__CTL EQU CYREG_PRT15_CTL
Rx_LCD_1__DM0 EQU CYREG_PRT15_DM0
Rx_LCD_1__DM1 EQU CYREG_PRT15_DM1
Rx_LCD_1__DM2 EQU CYREG_PRT15_DM2
Rx_LCD_1__DR EQU CYREG_PRT15_DR
Rx_LCD_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Rx_LCD_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Rx_LCD_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Rx_LCD_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Rx_LCD_1__MASK EQU 0x20
Rx_LCD_1__PORT EQU 15
Rx_LCD_1__PRT EQU CYREG_PRT15_PRT
Rx_LCD_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Rx_LCD_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Rx_LCD_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Rx_LCD_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Rx_LCD_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Rx_LCD_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Rx_LCD_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Rx_LCD_1__PS EQU CYREG_PRT15_PS
Rx_LCD_1__SHIFT EQU 5
Rx_LCD_1__SLW EQU CYREG_PRT15_SLW

/* Rx_LCD_2 */
Rx_LCD_2__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
Rx_LCD_2__0__MASK EQU 0x02
Rx_LCD_2__0__PC EQU CYREG_PRT6_PC1
Rx_LCD_2__0__PORT EQU 6
Rx_LCD_2__0__SHIFT EQU 1
Rx_LCD_2__AG EQU CYREG_PRT6_AG
Rx_LCD_2__AMUX EQU CYREG_PRT6_AMUX
Rx_LCD_2__BIE EQU CYREG_PRT6_BIE
Rx_LCD_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rx_LCD_2__BYP EQU CYREG_PRT6_BYP
Rx_LCD_2__CTL EQU CYREG_PRT6_CTL
Rx_LCD_2__DM0 EQU CYREG_PRT6_DM0
Rx_LCD_2__DM1 EQU CYREG_PRT6_DM1
Rx_LCD_2__DM2 EQU CYREG_PRT6_DM2
Rx_LCD_2__DR EQU CYREG_PRT6_DR
Rx_LCD_2__INP_DIS EQU CYREG_PRT6_INP_DIS
Rx_LCD_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Rx_LCD_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rx_LCD_2__LCD_EN EQU CYREG_PRT6_LCD_EN
Rx_LCD_2__MASK EQU 0x02
Rx_LCD_2__PORT EQU 6
Rx_LCD_2__PRT EQU CYREG_PRT6_PRT
Rx_LCD_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rx_LCD_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rx_LCD_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rx_LCD_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rx_LCD_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rx_LCD_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rx_LCD_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rx_LCD_2__PS EQU CYREG_PRT6_PS
Rx_LCD_2__SHIFT EQU 1
Rx_LCD_2__SLW EQU CYREG_PRT6_SLW

/* Rx_Print */
Rx_Print__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
Rx_Print__0__MASK EQU 0x02
Rx_Print__0__PC EQU CYREG_PRT5_PC1
Rx_Print__0__PORT EQU 5
Rx_Print__0__SHIFT EQU 1
Rx_Print__AG EQU CYREG_PRT5_AG
Rx_Print__AMUX EQU CYREG_PRT5_AMUX
Rx_Print__BIE EQU CYREG_PRT5_BIE
Rx_Print__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Rx_Print__BYP EQU CYREG_PRT5_BYP
Rx_Print__CTL EQU CYREG_PRT5_CTL
Rx_Print__DM0 EQU CYREG_PRT5_DM0
Rx_Print__DM1 EQU CYREG_PRT5_DM1
Rx_Print__DM2 EQU CYREG_PRT5_DM2
Rx_Print__DR EQU CYREG_PRT5_DR
Rx_Print__INP_DIS EQU CYREG_PRT5_INP_DIS
Rx_Print__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Rx_Print__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Rx_Print__LCD_EN EQU CYREG_PRT5_LCD_EN
Rx_Print__MASK EQU 0x02
Rx_Print__PORT EQU 5
Rx_Print__PRT EQU CYREG_PRT5_PRT
Rx_Print__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Rx_Print__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Rx_Print__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Rx_Print__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Rx_Print__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Rx_Print__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Rx_Print__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Rx_Print__PS EQU CYREG_PRT5_PS
Rx_Print__SHIFT EQU 1
Rx_Print__SLW EQU CYREG_PRT5_SLW

/* Surtidor_BUART */
Surtidor_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Surtidor_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Surtidor_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Surtidor_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Surtidor_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Surtidor_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Surtidor_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Surtidor_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Surtidor_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Surtidor_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Surtidor_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Surtidor_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Surtidor_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
Surtidor_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Surtidor_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Surtidor_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Surtidor_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
Surtidor_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Surtidor_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
Surtidor_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
Surtidor_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Surtidor_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
Surtidor_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
Surtidor_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
Surtidor_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
Surtidor_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
Surtidor_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
Surtidor_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Surtidor_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
Surtidor_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
Surtidor_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
Surtidor_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
Surtidor_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
Surtidor_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
Surtidor_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
Surtidor_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
Surtidor_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Surtidor_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
Surtidor_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
Surtidor_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
Surtidor_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Surtidor_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Surtidor_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Surtidor_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Surtidor_BUART_sRX_RxSts__2__MASK EQU 0x04
Surtidor_BUART_sRX_RxSts__2__POS EQU 2
Surtidor_BUART_sRX_RxSts__3__MASK EQU 0x08
Surtidor_BUART_sRX_RxSts__3__POS EQU 3
Surtidor_BUART_sRX_RxSts__4__MASK EQU 0x10
Surtidor_BUART_sRX_RxSts__4__POS EQU 4
Surtidor_BUART_sRX_RxSts__5__MASK EQU 0x20
Surtidor_BUART_sRX_RxSts__5__POS EQU 5
Surtidor_BUART_sRX_RxSts__MASK EQU 0x3C
Surtidor_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
Surtidor_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Surtidor_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB08_A0
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB08_A1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB08_D0
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB08_D1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB08_F0
Surtidor_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB08_F1
Surtidor_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Surtidor_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
Surtidor_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
Surtidor_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Surtidor_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
Surtidor_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
Surtidor_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Surtidor_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Surtidor_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
Surtidor_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
Surtidor_BUART_sTX_TxSts__0__MASK EQU 0x01
Surtidor_BUART_sTX_TxSts__0__POS EQU 0
Surtidor_BUART_sTX_TxSts__1__MASK EQU 0x02
Surtidor_BUART_sTX_TxSts__1__POS EQU 1
Surtidor_BUART_sTX_TxSts__2__MASK EQU 0x04
Surtidor_BUART_sTX_TxSts__2__POS EQU 2
Surtidor_BUART_sTX_TxSts__3__MASK EQU 0x08
Surtidor_BUART_sTX_TxSts__3__POS EQU 3
Surtidor_BUART_sTX_TxSts__MASK EQU 0x0F
Surtidor_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
Surtidor_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Surtidor_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB11_ST

/* Surtidor_RXInternalInterrupt */
Surtidor_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Surtidor_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Surtidor_RXInternalInterrupt__INTC_MASK EQU 0x20
Surtidor_RXInternalInterrupt__INTC_NUMBER EQU 5
Surtidor_RXInternalInterrupt__INTC_PRIOR_NUM EQU 1
Surtidor_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
Surtidor_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Surtidor_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Tx_LCD_1 */
Tx_LCD_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Tx_LCD_1__0__MASK EQU 0x10
Tx_LCD_1__0__PC EQU CYREG_IO_PC_PRT15_PC4
Tx_LCD_1__0__PORT EQU 15
Tx_LCD_1__0__SHIFT EQU 4
Tx_LCD_1__AG EQU CYREG_PRT15_AG
Tx_LCD_1__AMUX EQU CYREG_PRT15_AMUX
Tx_LCD_1__BIE EQU CYREG_PRT15_BIE
Tx_LCD_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Tx_LCD_1__BYP EQU CYREG_PRT15_BYP
Tx_LCD_1__CTL EQU CYREG_PRT15_CTL
Tx_LCD_1__DM0 EQU CYREG_PRT15_DM0
Tx_LCD_1__DM1 EQU CYREG_PRT15_DM1
Tx_LCD_1__DM2 EQU CYREG_PRT15_DM2
Tx_LCD_1__DR EQU CYREG_PRT15_DR
Tx_LCD_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Tx_LCD_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Tx_LCD_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Tx_LCD_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Tx_LCD_1__MASK EQU 0x10
Tx_LCD_1__PORT EQU 15
Tx_LCD_1__PRT EQU CYREG_PRT15_PRT
Tx_LCD_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Tx_LCD_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Tx_LCD_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Tx_LCD_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Tx_LCD_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Tx_LCD_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Tx_LCD_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Tx_LCD_1__PS EQU CYREG_PRT15_PS
Tx_LCD_1__SHIFT EQU 4
Tx_LCD_1__SLW EQU CYREG_PRT15_SLW

/* Tx_LCD_2 */
Tx_LCD_2__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
Tx_LCD_2__0__MASK EQU 0x04
Tx_LCD_2__0__PC EQU CYREG_PRT6_PC2
Tx_LCD_2__0__PORT EQU 6
Tx_LCD_2__0__SHIFT EQU 2
Tx_LCD_2__AG EQU CYREG_PRT6_AG
Tx_LCD_2__AMUX EQU CYREG_PRT6_AMUX
Tx_LCD_2__BIE EQU CYREG_PRT6_BIE
Tx_LCD_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_LCD_2__BYP EQU CYREG_PRT6_BYP
Tx_LCD_2__CTL EQU CYREG_PRT6_CTL
Tx_LCD_2__DM0 EQU CYREG_PRT6_DM0
Tx_LCD_2__DM1 EQU CYREG_PRT6_DM1
Tx_LCD_2__DM2 EQU CYREG_PRT6_DM2
Tx_LCD_2__DR EQU CYREG_PRT6_DR
Tx_LCD_2__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_LCD_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Tx_LCD_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_LCD_2__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_LCD_2__MASK EQU 0x04
Tx_LCD_2__PORT EQU 6
Tx_LCD_2__PRT EQU CYREG_PRT6_PRT
Tx_LCD_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_LCD_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_LCD_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_LCD_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_LCD_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_LCD_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_LCD_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_LCD_2__PS EQU CYREG_PRT6_PS
Tx_LCD_2__SHIFT EQU 2
Tx_LCD_2__SLW EQU CYREG_PRT6_SLW

/* Tx_Print */
Tx_Print__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
Tx_Print__0__MASK EQU 0x04
Tx_Print__0__PC EQU CYREG_PRT5_PC2
Tx_Print__0__PORT EQU 5
Tx_Print__0__SHIFT EQU 2
Tx_Print__AG EQU CYREG_PRT5_AG
Tx_Print__AMUX EQU CYREG_PRT5_AMUX
Tx_Print__BIE EQU CYREG_PRT5_BIE
Tx_Print__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Tx_Print__BYP EQU CYREG_PRT5_BYP
Tx_Print__CTL EQU CYREG_PRT5_CTL
Tx_Print__DM0 EQU CYREG_PRT5_DM0
Tx_Print__DM1 EQU CYREG_PRT5_DM1
Tx_Print__DM2 EQU CYREG_PRT5_DM2
Tx_Print__DR EQU CYREG_PRT5_DR
Tx_Print__INP_DIS EQU CYREG_PRT5_INP_DIS
Tx_Print__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Tx_Print__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Tx_Print__LCD_EN EQU CYREG_PRT5_LCD_EN
Tx_Print__MASK EQU 0x04
Tx_Print__PORT EQU 5
Tx_Print__PRT EQU CYREG_PRT5_PRT
Tx_Print__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Tx_Print__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Tx_Print__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Tx_Print__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Tx_Print__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Tx_Print__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Tx_Print__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Tx_Print__PS EQU CYREG_PRT5_PS
Tx_Print__SHIFT EQU 2
Tx_Print__SLW EQU CYREG_PRT5_SLW

/* Impresora_BUART */
Impresora_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Impresora_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Impresora_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Impresora_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Impresora_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Impresora_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Impresora_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Impresora_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Impresora_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Impresora_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Impresora_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Impresora_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Impresora_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
Impresora_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Impresora_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Impresora_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Impresora_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
Impresora_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Impresora_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
Impresora_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
Impresora_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Impresora_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Impresora_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Impresora_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
Impresora_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
Impresora_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
Impresora_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Impresora_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Impresora_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Impresora_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Impresora_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Impresora_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Impresora_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Impresora_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Impresora_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
Impresora_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
Impresora_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Impresora_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
Impresora_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
Impresora_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Impresora_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Impresora_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
Impresora_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
Impresora_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Impresora_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Impresora_BUART_sRX_RxSts__2__MASK EQU 0x04
Impresora_BUART_sRX_RxSts__2__POS EQU 2
Impresora_BUART_sRX_RxSts__3__MASK EQU 0x08
Impresora_BUART_sRX_RxSts__3__POS EQU 3
Impresora_BUART_sRX_RxSts__4__MASK EQU 0x10
Impresora_BUART_sRX_RxSts__4__POS EQU 4
Impresora_BUART_sRX_RxSts__5__MASK EQU 0x20
Impresora_BUART_sRX_RxSts__5__POS EQU 5
Impresora_BUART_sRX_RxSts__MASK EQU 0x3C
Impresora_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
Impresora_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Impresora_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
Impresora_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1
Impresora_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Impresora_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Impresora_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Impresora_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Impresora_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Impresora_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Impresora_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Impresora_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Impresora_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
Impresora_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
Impresora_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Impresora_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
Impresora_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
Impresora_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Impresora_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Impresora_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
Impresora_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
Impresora_BUART_sTX_TxSts__0__MASK EQU 0x01
Impresora_BUART_sTX_TxSts__0__POS EQU 0
Impresora_BUART_sTX_TxSts__1__MASK EQU 0x02
Impresora_BUART_sTX_TxSts__1__POS EQU 1
Impresora_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Impresora_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Impresora_BUART_sTX_TxSts__2__MASK EQU 0x04
Impresora_BUART_sTX_TxSts__2__POS EQU 2
Impresora_BUART_sTX_TxSts__3__MASK EQU 0x08
Impresora_BUART_sTX_TxSts__3__POS EQU 3
Impresora_BUART_sTX_TxSts__MASK EQU 0x0F
Impresora_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
Impresora_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Impresora_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB10_ST

/* Impresora_RXInternalInterrupt */
Impresora_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Impresora_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Impresora_RXInternalInterrupt__INTC_MASK EQU 0x01
Impresora_RXInternalInterrupt__INTC_NUMBER EQU 0
Impresora_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
Impresora_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Impresora_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Impresora_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Timer_Modo_TimerHW */
Timer_Modo_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
Timer_Modo_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
Timer_Modo_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
Timer_Modo_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
Timer_Modo_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
Timer_Modo_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
Timer_Modo_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
Timer_Modo_TimerHW__PER0 EQU CYREG_TMR2_PER0
Timer_Modo_TimerHW__PER1 EQU CYREG_TMR2_PER1
Timer_Modo_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_Modo_TimerHW__PM_ACT_MSK EQU 0x04
Timer_Modo_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_Modo_TimerHW__PM_STBY_MSK EQU 0x04
Timer_Modo_TimerHW__RT0 EQU CYREG_TMR2_RT0
Timer_Modo_TimerHW__RT1 EQU CYREG_TMR2_RT1
Timer_Modo_TimerHW__SR0 EQU CYREG_TMR2_SR0

/* timer_clock_1 */
timer_clock_1__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
timer_clock_1__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
timer_clock_1__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
timer_clock_1__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_1__INDEX EQU 0x04
timer_clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_1__PM_ACT_MSK EQU 0x10
timer_clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_1__PM_STBY_MSK EQU 0x10

/* Timer_Animacion_TimerHW */
Timer_Animacion_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timer_Animacion_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timer_Animacion_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timer_Animacion_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timer_Animacion_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timer_Animacion_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timer_Animacion_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timer_Animacion_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timer_Animacion_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timer_Animacion_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_Animacion_TimerHW__PM_ACT_MSK EQU 0x02
Timer_Animacion_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_Animacion_TimerHW__PM_STBY_MSK EQU 0x02
Timer_Animacion_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timer_Animacion_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timer_Animacion_TimerHW__SR0 EQU CYREG_TMR1_SR0

/* Timer_Animacion2_TimerHW */
Timer_Animacion2_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_Animacion2_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_Animacion2_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_Animacion2_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_Animacion2_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_Animacion2_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_Animacion2_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_Animacion2_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_Animacion2_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_Animacion2_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_Animacion2_TimerHW__PM_ACT_MSK EQU 0x01
Timer_Animacion2_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_Animacion2_TimerHW__PM_STBY_MSK EQU 0x01
Timer_Animacion2_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_Animacion2_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_Animacion2_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* Timer_RxSurtidor_TimerHW */
Timer_RxSurtidor_TimerHW__CAP0 EQU CYREG_TMR3_CAP0
Timer_RxSurtidor_TimerHW__CAP1 EQU CYREG_TMR3_CAP1
Timer_RxSurtidor_TimerHW__CFG0 EQU CYREG_TMR3_CFG0
Timer_RxSurtidor_TimerHW__CFG1 EQU CYREG_TMR3_CFG1
Timer_RxSurtidor_TimerHW__CFG2 EQU CYREG_TMR3_CFG2
Timer_RxSurtidor_TimerHW__CNT_CMP0 EQU CYREG_TMR3_CNT_CMP0
Timer_RxSurtidor_TimerHW__CNT_CMP1 EQU CYREG_TMR3_CNT_CMP1
Timer_RxSurtidor_TimerHW__PER0 EQU CYREG_TMR3_PER0
Timer_RxSurtidor_TimerHW__PER1 EQU CYREG_TMR3_PER1
Timer_RxSurtidor_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_RxSurtidor_TimerHW__PM_ACT_MSK EQU 0x08
Timer_RxSurtidor_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_RxSurtidor_TimerHW__PM_STBY_MSK EQU 0x08
Timer_RxSurtidor_TimerHW__RT0 EQU CYREG_TMR3_RT0
Timer_RxSurtidor_TimerHW__RT1 EQU CYREG_TMR3_RT1
Timer_RxSurtidor_TimerHW__SR0 EQU CYREG_TMR3_SR0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 60000000
BCLK__BUS_CLK__KHZ EQU 60000
BCLK__BUS_CLK__MHZ EQU 60
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000803F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
