

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:2,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
575cc336cf9f8f0a73559869c93333de  /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 > _cuobjdump_complete_output_rxmw6Y"
Parsing file _cuobjdump_complete_output_rxmw6Y
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x4017d8, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:108) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b8 (_1.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f8 (_1.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x230 (_1.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_OquQHr"
Running: cat _ptx_OquQHr | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_xzryjU
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_xzryjU --output-file  /dev/null 2> _ptx_OquQHrinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_OquQHr _ptx2_xzryjU _ptx_OquQHrinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x40169c, fat_cubin_handle = 1
Input file: ./data/graph32k500kedges_SV.txt
Reading File
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(22,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=92000 (inst/sec) elapsed = 0:0:00:01 / Tue Apr 16 16:48:47 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 240449 (ipc=240.4) sim_rate=120224 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:48:48 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(16,0,0) tid=(381,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1275,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1276,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1277,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1278,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1286,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1295,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1295,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1296,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1297,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1302,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1308,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1308,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1320,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1320,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1321,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1321,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1321,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1322,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1322,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1323,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1326,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1327,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1327,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1330,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1332,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1332,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1334,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1336,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1339,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1339,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1340,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1346,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1348,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1352,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1352,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1354,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1357,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1358,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1360,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1363,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1364,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1370,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(55,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 393732 (ipc=262.5) sim_rate=131244 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:48:49 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1711,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1721,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1761,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1773,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1791,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1798,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1798,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1800,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1807,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1812,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1838,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1844,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1854,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1865,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1898,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1907,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1910,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1924,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 450209 (ipc=81.9) sim_rate=112552 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:48:50 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8376
gpu_sim_insn = 450436
gpu_ipc =      53.7770
gpu_tot_sim_cycle = 8376
gpu_tot_sim_insn = 450436
gpu_tot_ipc =      53.7770
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 298
gpu_stall_icnt2sh    = 167
gpu_total_sim_rate=112609

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10218
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0941
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6744
L1D_cache:
	L1D_cache_core[0]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 172, Miss = 63, Miss_rate = 0.366, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[2]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[3]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[5]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[7]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[8]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[9]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[11]: Access = 72, Miss = 18, Miss_rate = 0.250, Pending_hits = 54, Reservation_fails = 0
	L1D_cache_core[12]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[14]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_total_cache_accesses = 1108
	L1D_total_cache_misses = 297
	L1D_total_cache_miss_rate = 0.2681
	L1D_total_cache_pending_hits = 750
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 2041
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2352
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1561
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9256
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6744
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 495040
gpgpu_n_tot_w_icount = 15470
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 267
gpgpu_n_mem_write_global = 31
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32077
gpgpu_n_store_insn = 31
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 64289
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6887	W0_Idle:22001	W0_Scoreboard:17280	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15064
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2136 {8:267,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1240 {40:31,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36312 {136:267,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248 {8:31,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 22 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8375 
mrq_lat_table:235 	12 	50 	26 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	334 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	205 	76 	1 	0 	0 	0 	0 	1 	6 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441         0      7547      8344         0         0         0      1899         0 
dram[1]:      1197         0       915       938      1029      1747      3924         0         0         0      3050         0         0         0         0         0 
dram[2]:         0         0       938       954      1066      1576         0      3521      7154         0         0         0         0         0         0         0 
dram[3]:         0         0       916       935      1668      1691         0      3118         0      6622         0      5835         0         0         0         0 
dram[4]:         0         0       943       963      1678      1701         0      2444      3856         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1624      1750         0      7616         0         0      7950      3453         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000  8.000000 11.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 10.000000  9.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 14.000000 14.000000  8.000000  6.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 10.000000  6.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 11.000000  7.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 10.000000  9.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 330/46 = 7.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14         8         9         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14         9         8         3         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0        14        14         7        10         0         2         1         0         0         0         0         0         0         0 
dram[3]:         0         0        14        16         8         6         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16         9         7         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16         8         8         0         1         0         0         1         2         0         0         0         0 
total reads: 301
min_bank_accesses = 0!
chip skew: 55/48 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 29
min_bank_accesses = 0!
chip skew: 6/3 = 2.00
average mf latency per bank:
dram[0]:       1314    none         263       268       264       211       193       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         264       269       237       233       193    none      none      none         124    none      none      none      none      none  
dram[2]:     none      none         263       272       228       221    none         171       126    none      none      none      none      none      none      none  
dram[3]:     none      none         263       280       206       274    none         263    none         126    none         126    none      none      none      none  
dram[4]:     none      none         261       268       225       275    none         268       126    none      none      none      none      none      none      none  
dram[5]:     none      none         262       265       207       238    none         268    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       271       290       272       268       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       281       285       289       275       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       277       282       271       283         0       268       252         0         0         0         0         0         0         0
dram[3]:          0         0       272       283       268       280         0       268         0       252         0       252         0         0         0         0
dram[4]:          0         0       271       287       276       282         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       269       277       268       286         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10926 n_act=12 n_pre=2 n_req=61 n_rd=110 n_write=6 bw_util=0.02098
n_activity=849 dram_eff=0.2733
bk0: 6a 10985i bk1: 0a 11055i bk2: 28a 10971i bk3: 28a 10913i bk4: 16a 11008i bk5: 18a 10976i bk6: 6a 11020i bk7: 2a 11032i bk8: 0a 11054i bk9: 2a 11031i bk10: 2a 11031i bk11: 0a 11054i bk12: 0a 11055i bk13: 0a 11055i bk14: 2a 11041i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00868307
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10940 n_act=7 n_pre=0 n_req=57 n_rd=104 n_write=5 bw_util=0.01972
n_activity=651 dram_eff=0.3349
bk0: 4a 11036i bk1: 0a 11057i bk2: 28a 10972i bk3: 28a 10928i bk4: 18a 10964i bk5: 16a 10995i bk6: 6a 11021i bk7: 0a 11056i bk8: 0a 11056i bk9: 0a 11056i bk10: 4a 11018i bk11: 0a 11054i bk12: 0a 11054i bk13: 0a 11055i bk14: 0a 11055i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0119392
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80240c00, atomic=0 1 entries : 0x7f0e139fe980 :  mf: uid= 23551, sid01:w00, part=2, addr=0x80240c20, load , size=32, unknown  status = IN_PARTITION_DRAM (8373), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10947 n_act=7 n_pre=1 n_req=53 n_rd=96 n_write=5 bw_util=0.01827
n_activity=588 dram_eff=0.3435
bk0: 0a 11057i bk1: 0a 11059i bk2: 28a 10977i bk3: 28a 10914i bk4: 14a 10995i bk5: 20a 10944i bk6: 0a 11055i bk7: 4a 11023i bk8: 2a 11030i bk9: 0a 11053i bk10: 0a 11053i bk11: 0a 11053i bk12: 0a 11053i bk13: 0a 11055i bk14: 0a 11056i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0144718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10949 n_act=7 n_pre=0 n_req=52 n_rd=96 n_write=4 bw_util=0.01809
n_activity=533 dram_eff=0.3752
bk0: 0a 11058i bk1: 0a 11059i bk2: 28a 10968i bk3: 32a 10889i bk4: 16a 10986i bk5: 12a 11005i bk6: 0a 11056i bk7: 4a 11036i bk8: 0a 11055i bk9: 2a 11032i bk10: 0a 11054i bk11: 2a 11032i bk12: 0a 11053i bk13: 0a 11054i bk14: 0a 11054i bk15: 0a 11055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0170948
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10951 n_act=6 n_pre=0 n_req=51 n_rd=96 n_write=3 bw_util=0.01791
n_activity=522 dram_eff=0.3793
bk0: 0a 11058i bk1: 0a 11059i bk2: 28a 10981i bk3: 32a 10923i bk4: 18a 10982i bk5: 14a 11003i bk6: 0a 11055i bk7: 2a 11040i bk8: 2a 11032i bk9: 0a 11053i bk10: 0a 11054i bk11: 0a 11055i bk12: 0a 11055i bk13: 0a 11055i bk14: 0a 11055i bk15: 0a 11055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0136577
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10943 n_act=7 n_pre=0 n_req=56 n_rd=100 n_write=6 bw_util=0.01918
n_activity=622 dram_eff=0.3408
bk0: 0a 11057i bk1: 0a 11060i bk2: 28a 10978i bk3: 32a 10911i bk4: 16a 10985i bk5: 16a 10993i bk6: 0a 11054i bk7: 2a 11038i bk8: 0a 11053i bk9: 0a 11054i bk10: 2a 11033i bk11: 4a 11018i bk12: 0a 11054i bk13: 0a 11055i bk14: 0a 11056i bk15: 0a 11056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00832127

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 30, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 26, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 23, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 345
L2_total_cache_misses = 301
L2_total_cache_miss_rate = 0.8725
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 230
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1571
icnt_total_pkts_simt_to_mem=376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.74928
	minimum = 6
	maximum = 34
Network latency average = 9.22899
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.80072
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00305105
	minimum = 0.00179083 (at node 7)
	maximum = 0.00823782 (at node 1)
Accepted packet rate average = 0.00305105
	minimum = 0.00179083 (at node 7)
	maximum = 0.00823782 (at node 1)
Injected flit rate average = 0.00860925
	minimum = 0.00179083 (at node 7)
	maximum = 0.030086 (at node 15)
Accepted flit rate average= 0.00860925
	minimum = 0.00274594 (at node 18)
	maximum = 0.0261461 (at node 1)
Injected packet length average = 2.82174
Accepted packet length average = 2.82174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.74928 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 9.22899 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.80072 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00305105 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.00823782 (1 samples)
Accepted packet rate average = 0.00305105 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.00823782 (1 samples)
Injected flit rate average = 0.00860925 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.030086 (1 samples)
Accepted flit rate average = 0.00860925 (1 samples)
	minimum = 0.00274594 (1 samples)
	maximum = 0.0261461 (1 samples)
Injected packet size average = 2.82174 (1 samples)
Accepted packet size average = 2.82174 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 112609 (inst/sec)
gpgpu_simulation_rate = 2094 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8376)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(22,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(9,0,0) tid=(457,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(4,0,0) tid=(457,0,0)
GPGPU-Sim uArch: cycles simulated: 8876  inst.: 638628 (ipc=376.4) sim_rate=127725 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:48:51 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(32,0,0) tid=(463,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (954,8376), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(955,8376)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (960,8376), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(961,8376)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (967,8376), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(968,8376)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (972,8376), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(973,8376)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (976,8376), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(977,8376)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (977,8376), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(978,8376)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (979,8376), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(980,8376)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (984,8376), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(985,8376)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (985,8376), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(986,8376)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (991,8376), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(992,8376)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (993,8376), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(994,8376)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (996,8376), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(997,8376)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (997,8376), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(998,8376)
GPGPU-Sim uArch: cycles simulated: 9376  inst.: 771727 (ipc=321.3) sim_rate=128621 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:48:52 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1002,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1002,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1002,8376), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1003,8376)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1003,8376)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1004,8376)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1008,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1008,8376), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1009,8376)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1009,8376)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1014,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1014,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1017,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1020,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1020,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1021,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1025,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1025,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1026,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1026,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1027,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1028,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1033,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1035,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1035,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1039,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1045,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1048,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1052,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(50,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1183,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1199,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1201,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1203,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1204,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1207,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1208,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1212,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1404,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1406,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1408,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1413,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1416,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1422,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1429,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1433,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1453,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1456,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1460,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1467,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1483,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1495,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1501,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1511,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1537,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1549,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 8.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1550
gpu_sim_insn = 450228
gpu_ipc =     290.4697
gpu_tot_sim_cycle = 9926
gpu_tot_sim_insn = 900664
gpu_tot_ipc =      90.7379
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 621
gpu_total_sim_rate=150110

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20293
	L1I_total_cache_misses = 1922
	L1I_total_cache_miss_rate = 0.0947
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 164, Miss = 43, Miss_rate = 0.262, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[1]: Access = 256, Miss = 85, Miss_rate = 0.332, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[3]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 184, Miss = 50, Miss_rate = 0.272, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 28, Miss_rate = 0.250, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 38, Miss_rate = 0.279, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 45, Miss_rate = 0.312, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 140, Miss = 41, Miss_rate = 0.293, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[11]: Access = 148, Miss = 39, Miss_rate = 0.264, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[13]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2168
	L1D_total_cache_misses = 592
	L1D_total_cache_miss_rate = 0.2731
	L1D_total_cache_pending_hits = 1500
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 4094
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1172
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 517
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3614
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18371
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1922
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 58, 45, 45, 45, 45, 45, 45, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 983328
gpgpu_n_tot_w_icount = 30729
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 517
gpgpu_n_mem_write_global = 91
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 64077
gpgpu_n_store_insn = 91
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 128590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7383	W0_Idle:32712	W0_Scoreboard:30836	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4136 {8:517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3640 {40:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 496 {8:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70312 {136:517,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 728 {8:91,}
traffic_breakdown_memtocore[INST_ACC_R] = 8432 {136:62,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 344 
averagemflatency = 259 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 9925 
mrq_lat_table:356 	33 	81 	50 	24 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	661 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	315 	192 	25 	0 	0 	0 	0 	1 	6 	22 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441         0      7547      8344         0         0         0      1899         0 
dram[1]:      1197         0       915       938      1029      1747      3924         0         0         0      3050         0         0         0         0         0 
dram[2]:       385         0       938       954      1066      1576         0      3521      7154         0         0         0         0      1163         0         0 
dram[3]:         0         0       916       935      1668      1691         0      3118         0      6622         0      5835         0         0         0         0 
dram[4]:         0         0       943       963      1678      1701         0      2444      3856         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1624      1750         0      7616         0         0      7950      3453         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 28.000000 31.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 29.000000 28.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan 14.000000 14.000000 29.000000 15.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan  5.000000      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 30.000000 26.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 31.000000 27.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 573/48 = 11.937500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        28        29         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14        28        27         3         0         0         0         2         0         0         0         0         0 
dram[2]:         2         0        14        14        28        28         0         2         1         0         0         0         0         1         0         0 
dram[3]:         0         0        14        16        28        26         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16        29        27         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16        28        27         0         1         0         0         1         2         0         0         0         0 
total reads: 540
min_bank_accesses = 0!
chip skew: 95/88 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         4         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 33
min_bank_accesses = 0!
chip skew: 9/3 = 3.00
average mf latency per bank:
dram[0]:       1314    none         274       278       281       276       228       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         275       269       273       289       263    none      none      none         124    none      none      none      none      none  
dram[2]:          0    none         263       282       275       287    none         218       126    none      none      none      none         611    none      none  
dram[3]:     none      none         263       290       277       293    none         494    none         126    none         126    none      none      none      none  
dram[4]:     none      none         261       287       282       293    none         408       126    none      none      none      none      none      none      none  
dram[5]:     none      none         262       276       273       299    none         419    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       271       290       310       312       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       281       285       289       328       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       277       282       292       326         0       268       252         0         0         0         0       263         0         0
dram[3]:          0         0       272       283       298       344         0       268         0       252         0       252         0         0         0         0
dram[4]:          0         0       271       287       289       334         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       269       277       316       338         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12891 n_act=12 n_pre=2 n_req=101 n_rd=190 n_write=6 bw_util=0.02992
n_activity=1138 dram_eff=0.3445
bk0: 6a 13030i bk1: 0a 13100i bk2: 28a 13016i bk3: 28a 12958i bk4: 56a 12940i bk5: 58a 12821i bk6: 6a 13065i bk7: 2a 13077i bk8: 0a 13099i bk9: 2a 13076i bk10: 2a 13076i bk11: 0a 13099i bk12: 0a 13100i bk13: 0a 13100i bk14: 2a 13086i bk15: 0a 13102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0248073
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12909 n_act=7 n_pre=0 n_req=95 n_rd=180 n_write=5 bw_util=0.02824
n_activity=930 dram_eff=0.3978
bk0: 4a 13081i bk1: 0a 13102i bk2: 28a 13017i bk3: 28a 12973i bk4: 56a 12904i bk5: 54a 12857i bk6: 6a 13066i bk7: 0a 13101i bk8: 0a 13101i bk9: 0a 13101i bk10: 4a 13063i bk11: 0a 13099i bk12: 0a 13099i bk13: 0a 13100i bk14: 0a 13100i bk15: 0a 13102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0326693
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12902 n_act=9 n_pre=1 n_req=99 n_rd=180 n_write=9 bw_util=0.02885
n_activity=1002 dram_eff=0.3772
bk0: 4a 13082i bk1: 0a 13103i bk2: 28a 13022i bk3: 28a 12959i bk4: 56a 12922i bk5: 56a 12808i bk6: 0a 13100i bk7: 4a 13068i bk8: 2a 13075i bk9: 0a 13098i bk10: 0a 13098i bk11: 0a 13098i bk12: 0a 13099i bk13: 2a 13060i bk14: 0a 13100i bk15: 0a 13101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0580872
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12914 n_act=7 n_pre=0 n_req=92 n_rd=176 n_write=4 bw_util=0.02748
n_activity=840 dram_eff=0.4286
bk0: 0a 13103i bk1: 0a 13104i bk2: 28a 13013i bk3: 32a 12934i bk4: 56a 12929i bk5: 52a 12862i bk6: 0a 13101i bk7: 4a 13081i bk8: 0a 13100i bk9: 2a 13077i bk10: 0a 13099i bk11: 2a 13077i bk12: 0a 13098i bk13: 0a 13099i bk14: 0a 13099i bk15: 0a 13100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0570949
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12916 n_act=6 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.02733
n_activity=802 dram_eff=0.4464
bk0: 0a 13103i bk1: 0a 13104i bk2: 28a 13026i bk3: 32a 12968i bk4: 58a 12905i bk5: 54a 12838i bk6: 0a 13100i bk7: 2a 13085i bk8: 2a 13077i bk9: 0a 13098i bk10: 0a 13099i bk11: 0a 13100i bk12: 0a 13100i bk13: 0a 13100i bk14: 0a 13100i bk15: 0a 13100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0595374
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12910 n_act=7 n_pre=0 n_req=95 n_rd=178 n_write=6 bw_util=0.02809
n_activity=933 dram_eff=0.3944
bk0: 0a 13102i bk1: 0a 13105i bk2: 28a 13023i bk3: 32a 12956i bk4: 56a 12920i bk5: 54a 12854i bk6: 0a 13099i bk7: 2a 13083i bk8: 0a 13098i bk9: 0a 13099i bk10: 2a 13078i bk11: 4a 13063i bk12: 0a 13099i bk13: 0a 13100i bk14: 0a 13101i bk15: 0a 13101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.047401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 50, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 51, Miss = 45, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69, Miss = 49, Miss_rate = 0.710, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 76, Miss = 45, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 66, Miss = 45, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 48, Miss = 42, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 51, Miss = 46, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 44, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 44, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 47, Miss = 43, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 53, Miss = 46, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 685
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.7883
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=3031
icnt_total_pkts_simt_to_mem=776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.8176
	minimum = 6
	maximum = 39
Network latency average = 10.625
	minimum = 6
	maximum = 38
Slowest packet = 971
Flit latency average = 9.78065
	minimum = 6
	maximum = 34
Slowest flit = 2484
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0162485
	minimum = 0.00903226 (at node 4)
	maximum = 0.0348387 (at node 19)
Accepted packet rate average = 0.0162485
	minimum = 0.00903226 (at node 4)
	maximum = 0.0348387 (at node 19)
Injected flit rate average = 0.0444444
	minimum = 0.00903226 (at node 4)
	maximum = 0.169032 (at node 19)
Accepted flit rate average= 0.0444444
	minimum = 0.0154839 (at node 18)
	maximum = 0.0812903 (at node 8)
Injected packet length average = 2.73529
Accepted packet length average = 2.73529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7835 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36.5 (2 samples)
Network latency average = 9.92699 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36 (2 samples)
Flit latency average = 8.79068 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00964978 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0215383 (2 samples)
Accepted packet rate average = 0.00964978 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0215383 (2 samples)
Injected flit rate average = 0.0265268 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0995591 (2 samples)
Accepted flit rate average = 0.0265268 (2 samples)
	minimum = 0.00911491 (2 samples)
	maximum = 0.0537182 (2 samples)
Injected packet size average = 2.74896 (2 samples)
Accepted packet size average = 2.74896 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 150110 (inst/sec)
gpgpu_simulation_rate = 1654 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,9926)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(44,0,0) tid=(422,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(24,0,0) tid=(486,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(40,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (389,9926), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(390,9926)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (395,9926), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(396,9926)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (396,9926), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(397,9926)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (398,9926), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(399,9926)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (400,9926), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(401,9926)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (404,9926), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(405,9926)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (408,9926), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(409,9926)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (414,9926), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(415,9926)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (423,9926), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(424,9926)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (425,9926), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(426,9926)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (429,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (429,9926), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(430,9926)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(430,9926)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (430,9926), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(431,9926)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (436,9926), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(437,9926)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (440,9926), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(441,9926)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(47,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (443,9926), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(444,9926)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (446,9926), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(447,9926)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (448,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (448,9926), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(449,9926)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (454,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (459,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (465,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (467,9926), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 10426  inst.: 1255524 (ipc=709.7) sim_rate=156940 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:48:54 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (541,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (542,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (543,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (544,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (547,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (551,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (552,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (554,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (554,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (560,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (562,9926), 2 CTAs running
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(53,0,0) tid=(318,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (585,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (591,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (592,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (731,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (734,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (736,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (739,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (744,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (745,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (748,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (752,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (752,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (753,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (783,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (811,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (848,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (849,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 12426  inst.: 1351206 (ipc=180.2) sim_rate=150134 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:48:55 2019
GPGPU-Sim uArch: cycles simulated: 15926  inst.: 1355032 (ipc=75.7) sim_rate=135503 (inst/sec) elapsed = 0:0:00:10 / Tue Apr 16 16:48:56 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6741,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6959,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7175,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7190,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7282,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7504,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7584,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7662,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7715,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7720,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7720,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8204,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 3.

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 8205
gpu_sim_insn = 456218
gpu_ipc =      55.6024
gpu_tot_sim_cycle = 18131
gpu_tot_sim_insn = 1356882
gpu_tot_ipc =      74.8377
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 868
gpu_total_sim_rate=135688

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32796
	L1I_total_cache_misses = 1949
	L1I_total_cache_miss_rate = 0.0594
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 458, Miss = 155, Miss_rate = 0.338, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[1]: Access = 435, Miss = 151, Miss_rate = 0.347, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 56, Miss_rate = 0.250, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[3]: Access = 564, Miss = 210, Miss_rate = 0.372, Pending_hits = 182, Reservation_fails = 214
	L1D_cache_core[4]: Access = 208, Miss = 52, Miss_rate = 0.250, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[5]: Access = 370, Miss = 119, Miss_rate = 0.322, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[6]: Access = 176, Miss = 44, Miss_rate = 0.250, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[7]: Access = 322, Miss = 107, Miss_rate = 0.332, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[8]: Access = 323, Miss = 112, Miss_rate = 0.347, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[9]: Access = 427, Miss = 154, Miss_rate = 0.361, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[10]: Access = 283, Miss = 93, Miss_rate = 0.329, Pending_hits = 126, Reservation_fails = 0
	L1D_cache_core[11]: Access = 442, Miss = 154, Miss_rate = 0.348, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[12]: Access = 176, Miss = 44, Miss_rate = 0.250, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[13]: Access = 318, Miss = 105, Miss_rate = 0.330, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[14]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_total_cache_accesses = 4886
	L1D_total_cache_misses = 1596
	L1D_total_cache_miss_rate = 0.3266
	L1D_total_cache_pending_hits = 2240
	L1D_total_cache_reservation_fails = 214
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 6625
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0725
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1047
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 96
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6145
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 549
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 118
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30847
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1949
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 533, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 60, 60, 60, 60, 60, 60, 60, 60, 60, 479, 60, 60, 60, 60, 60, 60, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 1671904
gpgpu_n_tot_w_icount = 52247
gpgpu_n_stall_shd_mem = 3625
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1047
gpgpu_n_mem_write_global = 584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97302
gpgpu_n_store_insn = 584
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 214
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7944	W0_Idle:88763	W0_Scoreboard:110986	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45192
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8376 {8:1047,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23360 {40:584,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 142392 {136:1047,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4672 {8:584,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 344 
averagemflatency = 214 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18130 
mrq_lat_table:912 	33 	103 	75 	25 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	927 	719 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1692 	29 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	696 	340 	26 	0 	0 	0 	0 	1 	6 	22 	458 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441      2034      7547      8344      2482      3219      6179      1899      1175 
dram[1]:      1197      1132       915       938      1029      1747      3924      2096      1497      2282      3050      3207      2366       884         0      1176 
dram[2]:       385      5021       938       954      1066      3009      2182      3521      7154      2438      1207      2094      6471      1163         0      1126 
dram[3]:         0         0       916       935      1668      1691      1607      3118      2431      6622      2760      5835         0      5495         0         0 
dram[4]:      1156      1124       943       963      1678      1701      1554      2444      3856      1703      2116      1176      6196       854         0         0 
dram[5]:         0         0       925       919      1624      1757      1265      7616       887      2425      7950      3453      3576      6490         0      1179 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 23.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 13.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1177/117 = 10.059829
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        12         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         7         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        16         7         3         1         1         0         0 
total reads: 247
min_bank_accesses = 0!
chip skew: 49/36 = 1.36
average mf latency per bank:
dram[0]:       1314    none         449       447       425       412       311       232       124       131       147       149       126       125       268       268
dram[1]:          0       268       444       427       359       468       307       226       138       132       175       123       124       268    none         272
dram[2]:          0       271       414       449       384       430       277       226       151       138       157       137       176       611    none         267
dram[3]:     none      none         419       457       383       397       282       304       125       144       123       147    none         176    none      none  
dram[4]:        268       268       409       470       379       448       259       230       136       174       124       132       124       268    none      none  
dram[5]:     none      none         407       444       383       429       221       255       137       132       153       220       196       126    none         562
maximum mf latency per bank:
dram[0]:        283         0       271       290       310       312       268       261       260       252       258       264       253       251       268       268
dram[1]:          0       268       281       285       289       328       277       268       268       251       277       251       252       268         0       272
dram[2]:          0       271       277       282       292       326       268       277       278       257       268       252       268       263         0       267
dram[3]:          0         0       272       283       298       344       269       277       266       252       251       256         0       268         0         0
dram[4]:        268       268       277       287       289       334       268       268       252       277       259       267       252       268         0         0
dram[5]:          0         0       277       277       316       338       268       268       271       260       277       252       253       252         0       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23931 n_nop=23554 n_act=17 n_pre=2 n_req=201 n_rd=314 n_write=44 bw_util=0.02992
n_activity=2476 dram_eff=0.2892
bk0: 6a 23857i bk1: 0a 23928i bk2: 28a 23845i bk3: 28a 23787i bk4: 64a 23749i bk5: 60a 23648i bk6: 34a 23819i bk7: 22a 23831i bk8: 18a 23767i bk9: 18a 23788i bk10: 22a 23747i bk11: 6a 23874i bk12: 2a 23900i bk13: 2a 23906i bk14: 2a 23913i bk15: 2a 23912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0166729
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x80258b80, atomic=0 1 entries : 0x7f0e001dbfb0 :  mf: uid= 59547, sid03:w07, part=1, addr=0x80258be0, load , size=32, unknown  status = IN_PARTITION_DRAM (18128), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23931 n_nop=23547 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.03
n_activity=2527 dram_eff=0.2841
bk0: 4a 23906i bk1: 2a 23912i bk2: 28a 23844i bk3: 28a 23804i bk4: 60a 23729i bk5: 60a 23680i bk6: 38a 23741i bk7: 26a 23829i bk8: 20a 23765i bk9: 16a 23800i bk10: 18a 23746i bk11: 10a 23843i bk12: 4a 23891i bk13: 2a 23910i bk14: 0a 23926i bk15: 2a 23912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0206845
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23931 n_nop=23549 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.0285
n_activity=2583 dram_eff=0.264
bk0: 4a 23913i bk1: 2a 23920i bk2: 30a 23827i bk3: 28a 23793i bk4: 60a 23750i bk5: 64a 23568i bk6: 18a 23860i bk7: 32a 23717i bk8: 26a 23641i bk9: 10a 23831i bk10: 10a 23814i bk11: 10a 23839i bk12: 4a 23874i bk13: 2a 23884i bk14: 0a 23931i bk15: 2a 23915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0376081
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23931 n_nop=23582 n_act=14 n_pre=3 n_req=184 n_rd=296 n_write=36 bw_util=0.02775
n_activity=2188 dram_eff=0.3035
bk0: 0a 23932i bk1: 0a 23934i bk2: 28a 23844i bk3: 32a 23766i bk4: 64a 23745i bk5: 58a 23683i bk6: 24a 23830i bk7: 32a 23787i bk8: 12a 23810i bk9: 12a 23831i bk10: 12a 23834i bk11: 18a 23775i bk12: 0a 23926i bk13: 4a 23876i bk14: 0a 23925i bk15: 0a 23929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0352263
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23931 n_nop=23563 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02875
n_activity=2366 dram_eff=0.2908
bk0: 2a 23914i bk1: 2a 23914i bk2: 30a 23824i bk3: 32a 23796i bk4: 62a 23726i bk5: 56a 23667i bk6: 28a 23834i bk7: 32a 23799i bk8: 12a 23834i bk9: 14a 23775i bk10: 12a 23819i bk11: 18a 23770i bk12: 4a 23881i bk13: 2a 23908i bk14: 0a 23926i bk15: 0a 23928i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0363963
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23931 n_nop=23533 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.03117
n_activity=2765 dram_eff=0.2698
bk0: 0a 23930i bk1: 0a 23934i bk2: 30a 23825i bk3: 32a 23786i bk4: 62a 23739i bk5: 64a 23613i bk6: 26a 23815i bk7: 30a 23810i bk8: 22a 23740i bk9: 30a 23675i bk10: 16a 23765i bk11: 6a 23874i bk12: 2a 23904i bk13: 2a 23905i bk14: 0a 23928i bk15: 2a 23912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0302954

========= L2 cache stats =========
L2_cache_bank[0]: Access = 192, Miss = 88, Miss_rate = 0.458, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 127, Miss = 69, Miss_rate = 0.543, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 168, Miss = 86, Miss_rate = 0.512, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 133, Miss = 73, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 150, Miss = 76, Miss_rate = 0.507, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 153, Miss = 75, Miss_rate = 0.490, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 124, Miss = 70, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 133, Miss = 78, Miss_rate = 0.586, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 75, Miss_rate = 0.600, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 139, Miss = 78, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 130, Miss = 79, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 83, Miss_rate = 0.546, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1726
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.5388
L2_total_cache_pending_hits = 24
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=6264
icnt_total_pkts_simt_to_mem=2310
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.18156
	minimum = 6
	maximum = 30
Network latency average = 7.8828
	minimum = 6
	maximum = 25
Slowest packet = 1591
Flit latency average = 6.897
	minimum = 6
	maximum = 21
Slowest flit = 4307
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00939806
	minimum = 0.00195003 (at node 2)
	maximum = 0.0212066 (at node 3)
Accepted packet rate average = 0.00939806
	minimum = 0.00195003 (at node 2)
	maximum = 0.0212066 (at node 3)
Injected flit rate average = 0.021518
	minimum = 0.00195003 (at node 2)
	maximum = 0.0452163 (at node 15)
Accepted flit rate average= 0.021518
	minimum = 0.00975015 (at node 2)
	maximum = 0.0606947 (at node 3)
Injected packet length average = 2.28963
Accepted packet length average = 2.28963
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.91616 (3 samples)
	minimum = 6 (3 samples)
	maximum = 34.3333 (3 samples)
Network latency average = 9.2456 (3 samples)
	minimum = 6 (3 samples)
	maximum = 32.3333 (3 samples)
Flit latency average = 8.15945 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00956587 (3 samples)
	minimum = 0.00425771 (3 samples)
	maximum = 0.0214277 (3 samples)
Accepted packet rate average = 0.00956587 (3 samples)
	minimum = 0.00425771 (3 samples)
	maximum = 0.0214277 (3 samples)
Injected flit rate average = 0.0248572 (3 samples)
	minimum = 0.00425771 (3 samples)
	maximum = 0.0814448 (3 samples)
Accepted flit rate average = 0.0248572 (3 samples)
	minimum = 0.00932665 (3 samples)
	maximum = 0.0560437 (3 samples)
Injected packet size average = 2.59853 (3 samples)
Accepted packet size average = 2.59853 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 135688 (inst/sec)
gpgpu_simulation_rate = 1813 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18131)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18131)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18131)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18131)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18131)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18131)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18131)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18131)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18131)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18131)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18131)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18131)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18131)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18131)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18131)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18131)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18131)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18131)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18131)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18131)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18131)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18131)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18131)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18131)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18131)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18131)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18131)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18131)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18131)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18131)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18131)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18131)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18131)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18131)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18131)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18131)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18131)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18131)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18131)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18131)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18131)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18131)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18131)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18131)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18131)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(17,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(8,0,0) tid=(400,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(32,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (467,18131), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(468,18131)
GPGPU-Sim uArch: cycles simulated: 18631  inst.: 1673311 (ipc=632.9) sim_rate=139442 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:48:58 2019
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(34,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (611,18131), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(612,18131)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (650,18131), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(651,18131)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (653,18131), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(654,18131)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (695,18131), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(696,18131)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (719,18131), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(720,18131)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (764,18131), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(765,18131)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (770,18131), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(771,18131)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (779,18131), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(780,18131)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (818,18131), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(819,18131)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (820,18131), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(821,18131)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (824,18131), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(825,18131)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (827,18131), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(828,18131)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (860,18131), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(861,18131)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (873,18131), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(874,18131)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (884,18131), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(885,18131)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (896,18131), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(897,18131)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (898,18131), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(899,18131)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (915,18131), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (916,18131), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (930,18131), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (932,18131), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (940,18131), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (951,18131), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (954,18131), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (957,18131), 1 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(58,0,0) tid=(505,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (977,18131), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (981,18131), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (982,18131), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (997,18131), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 19131  inst.: 1774720 (ipc=417.8) sim_rate=136516 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:48:59 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1017,18131), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1028,18131), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1031,18131), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1054,18131), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1068,18131), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1068,18131), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1090,18131), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1094,18131), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1117,18131), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1117,18131), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1123,18131), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1144,18131), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1151,18131), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1156,18131), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1157,18131), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1168,18131), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1176,18131), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1194,18131), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1203,18131), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1212,18131), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1218,18131), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1259,18131), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1279,18131), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1311,18131), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1341,18131), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1356,18131), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1359,18131), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1371,18131), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1380,18131), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1389,18131), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1398,18131), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1404,18131), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1463,18131), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 0.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1464
gpu_sim_insn = 452904
gpu_ipc =     309.3607
gpu_tot_sim_cycle = 19595
gpu_tot_sim_insn = 1809786
gpu_tot_ipc =      92.3596
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 1126
gpu_total_sim_rate=139214

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 42916
	L1I_total_cache_misses = 1949
	L1I_total_cache_miss_rate = 0.0454
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 594, Miss = 211, Miss_rate = 0.355, Pending_hits = 228, Reservation_fails = 15
	L1D_cache_core[1]: Access = 547, Miss = 206, Miss_rate = 0.377, Pending_hits = 204, Reservation_fails = 206
	L1D_cache_core[2]: Access = 364, Miss = 126, Miss_rate = 0.346, Pending_hits = 228, Reservation_fails = 0
	L1D_cache_core[3]: Access = 688, Miss = 273, Miss_rate = 0.397, Pending_hits = 230, Reservation_fails = 489
	L1D_cache_core[4]: Access = 340, Miss = 124, Miss_rate = 0.365, Pending_hits = 204, Reservation_fails = 311
	L1D_cache_core[5]: Access = 494, Miss = 173, Miss_rate = 0.350, Pending_hits = 240, Reservation_fails = 21
	L1D_cache_core[6]: Access = 340, Miss = 133, Miss_rate = 0.391, Pending_hits = 192, Reservation_fails = 162
	L1D_cache_core[7]: Access = 438, Miss = 166, Miss_rate = 0.379, Pending_hits = 192, Reservation_fails = 113
	L1D_cache_core[8]: Access = 415, Miss = 157, Miss_rate = 0.378, Pending_hits = 180, Reservation_fails = 279
	L1D_cache_core[9]: Access = 571, Miss = 226, Miss_rate = 0.396, Pending_hits = 204, Reservation_fails = 73
	L1D_cache_core[10]: Access = 379, Miss = 146, Miss_rate = 0.385, Pending_hits = 162, Reservation_fails = 251
	L1D_cache_core[11]: Access = 562, Miss = 226, Miss_rate = 0.402, Pending_hits = 192, Reservation_fails = 469
	L1D_cache_core[12]: Access = 304, Miss = 114, Miss_rate = 0.375, Pending_hits = 180, Reservation_fails = 259
	L1D_cache_core[13]: Access = 434, Miss = 167, Miss_rate = 0.385, Pending_hits = 186, Reservation_fails = 278
	L1D_cache_core[14]: Access = 280, Miss = 100, Miss_rate = 0.357, Pending_hits = 168, Reservation_fails = 283
	L1D_total_cache_accesses = 6750
	L1D_total_cache_misses = 2548
	L1D_total_cache_miss_rate = 0.3775
	L1D_total_cache_pending_hits = 2990
	L1D_total_cache_reservation_fails = 3209
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 9281
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0517
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1297
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8801
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3097
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40967
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1949
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
105, 131, 576, 105, 105, 118, 105, 118, 105, 105, 105, 118, 105, 105, 105, 105, 90, 90, 90, 90, 103, 90, 103, 90, 90, 509, 90, 90, 90, 90, 90, 90, 105, 105, 105, 105, 118, 105, 105, 105, 105, 105, 105, 105, 105, 105, 118, 105, 
gpgpu_n_tot_thrd_icount = 2243808
gpgpu_n_tot_w_icount = 70119
gpgpu_n_stall_shd_mem = 6620
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1297
gpgpu_n_mem_write_global = 1448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 129302
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 258339
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3209
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10850	W0_Idle:97996	W0_Scoreboard:119847	W1:9590	W2:260	W3:13	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10376 {8:1297,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57920 {40:1448,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 176392 {136:1297,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11584 {8:1448,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 518 
averagemflatency = 219 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 19594 
mrq_lat_table:912 	33 	103 	75 	25 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1668 	1091 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2127 	106 	114 	126 	300 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	789 	491 	32 	0 	0 	0 	0 	1 	6 	22 	458 	961 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441      2034      7547      8344      2482      3219      6179      1899      1175 
dram[1]:      1197      1132       915       938      1029      1747      3924      2096      1497      2282      3050      3207      2366       884         0      1176 
dram[2]:       385      5021       938       954      1066      3009      2182      3521      7154      2438      1207      2094      6471      1163         0      1126 
dram[3]:         0         0       916       935      1668      1691      1607      3118      2431      6622      2760      5835         0      5495         0         0 
dram[4]:      1156      1124       943       963      1678      1701      1554      2444      3856      1703      2116      1176      6196       854         0         0 
dram[5]:         0         0       925       919      1624      1757      1265      7616       887      2425      7950      3453      3576      6490         0      1179 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 23.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 13.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1177/117 = 10.059829
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        12         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         7         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        16         7         3         1         1         0         0 
total reads: 247
min_bank_accesses = 0!
chip skew: 49/36 = 1.36
average mf latency per bank:
dram[0]:       1314    none         666       654       766       705       586       367       124       131       147       149       126       125       268       268
dram[1]:          0       268       660       612       587       890       509       382       138       132       175       123       124       268    none         272
dram[2]:          0       271       768       547       697       787       661       358       151       138       157       137       176     11913    none         267
dram[3]:     none      none         640       608       688       698       456       461       125       144       123       147    none         176    none      none  
dram[4]:        268       268       670       629       633       764       470       388       136       174       124       132       124       268    none      none  
dram[5]:     none      none         558       582       663       743       411       413       137       132       153       220       196       126    none         562
maximum mf latency per bank:
dram[0]:        283         0       380       316       401       358       349       413       260       252       258       264       253       251       268       268
dram[1]:          0       268       398       319       398       406       425       394       268       251       277       251       252       268         0       272
dram[2]:          0       271       359       382       503       479       509       505       278       257       268       252       268       518         0       267
dram[3]:          0         0       476       412       432       398       310       356       266       252       251       256         0       268         0         0
dram[4]:        268       268       445       335       356       364       364       324       252       277       259       267       252       268         0         0
dram[5]:          0         0       324       317       385       382       365       360       271       260       277       252       253       252         0       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25863 n_nop=25486 n_act=17 n_pre=2 n_req=201 n_rd=314 n_write=44 bw_util=0.02768
n_activity=2476 dram_eff=0.2892
bk0: 6a 25789i bk1: 0a 25860i bk2: 28a 25777i bk3: 28a 25719i bk4: 64a 25681i bk5: 60a 25580i bk6: 34a 25751i bk7: 22a 25763i bk8: 18a 25699i bk9: 18a 25720i bk10: 22a 25679i bk11: 6a 25806i bk12: 2a 25832i bk13: 2a 25838i bk14: 2a 25845i bk15: 2a 25844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0154274
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25863 n_nop=25479 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.02776
n_activity=2535 dram_eff=0.2832
bk0: 4a 25838i bk1: 2a 25844i bk2: 28a 25776i bk3: 28a 25736i bk4: 60a 25661i bk5: 60a 25612i bk6: 38a 25673i bk7: 26a 25761i bk8: 20a 25697i bk9: 16a 25732i bk10: 18a 25678i bk11: 10a 25775i bk12: 4a 25823i bk13: 2a 25842i bk14: 0a 25858i bk15: 2a 25844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0191393
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25863 n_nop=25481 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02637
n_activity=2583 dram_eff=0.264
bk0: 4a 25845i bk1: 2a 25852i bk2: 30a 25759i bk3: 28a 25725i bk4: 60a 25682i bk5: 64a 25500i bk6: 18a 25792i bk7: 32a 25649i bk8: 26a 25573i bk9: 10a 25763i bk10: 10a 25746i bk11: 10a 25771i bk12: 4a 25806i bk13: 2a 25816i bk14: 0a 25863i bk15: 2a 25847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0347987
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25863 n_nop=25514 n_act=14 n_pre=3 n_req=184 n_rd=296 n_write=36 bw_util=0.02567
n_activity=2188 dram_eff=0.3035
bk0: 0a 25864i bk1: 0a 25866i bk2: 28a 25776i bk3: 32a 25698i bk4: 64a 25677i bk5: 58a 25615i bk6: 24a 25762i bk7: 32a 25719i bk8: 12a 25742i bk9: 12a 25763i bk10: 12a 25766i bk11: 18a 25707i bk12: 0a 25858i bk13: 4a 25808i bk14: 0a 25857i bk15: 0a 25861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0325948
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25863 n_nop=25495 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.0266
n_activity=2366 dram_eff=0.2908
bk0: 2a 25846i bk1: 2a 25846i bk2: 30a 25756i bk3: 32a 25728i bk4: 62a 25658i bk5: 56a 25599i bk6: 28a 25766i bk7: 32a 25731i bk8: 12a 25766i bk9: 14a 25707i bk10: 12a 25751i bk11: 18a 25702i bk12: 4a 25813i bk13: 2a 25840i bk14: 0a 25858i bk15: 0a 25860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0336775
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25863 n_nop=25465 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.02884
n_activity=2765 dram_eff=0.2698
bk0: 0a 25862i bk1: 0a 25866i bk2: 30a 25757i bk3: 32a 25718i bk4: 62a 25671i bk5: 64a 25545i bk6: 26a 25747i bk7: 30a 25742i bk8: 22a 25672i bk9: 30a 25607i bk10: 16a 25697i bk11: 6a 25806i bk12: 2a 25836i bk13: 2a 25837i bk14: 0a 25860i bk15: 2a 25844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0280323

========= L2 cache stats =========
L2_cache_bank[0]: Access = 274, Miss = 88, Miss_rate = 0.321, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 199, Miss = 69, Miss_rate = 0.347, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 243, Miss = 86, Miss_rate = 0.354, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 214, Miss = 73, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 230, Miss = 76, Miss_rate = 0.330, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 438, Miss = 75, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 203, Miss = 70, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 200, Miss = 78, Miss_rate = 0.390, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 197, Miss = 75, Miss_rate = 0.381, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 209, Miss = 78, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 203, Miss = 79, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 230, Miss = 83, Miss_rate = 0.361, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2840
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.3275
L2_total_cache_pending_hits = 24
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1201
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=8378
icnt_total_pkts_simt_to_mem=4288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 32.246
	minimum = 6
	maximum = 267
Network latency average = 20.5601
	minimum = 6
	maximum = 200
Slowest packet = 3931
Flit latency average = 20.9726
	minimum = 6
	maximum = 199
Slowest flit = 10739
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0563651
	minimum = 0.0382514 (at node 8)
	maximum = 0.194672 (at node 20)
Accepted packet rate average = 0.0563651
	minimum = 0.0382514 (at node 8)
	maximum = 0.194672 (at node 20)
Injected flit rate average = 0.103522
	minimum = 0.068306 (at node 8)
	maximum = 0.249317 (at node 20)
Accepted flit rate average= 0.103522
	minimum = 0.0710383 (at node 8)
	maximum = 0.375683 (at node 20)
Injected packet length average = 1.83662
Accepted packet length average = 1.83662
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.4986 (4 samples)
	minimum = 6 (4 samples)
	maximum = 92.5 (4 samples)
Network latency average = 12.0742 (4 samples)
	minimum = 6 (4 samples)
	maximum = 74.25 (4 samples)
Flit latency average = 11.3627 (4 samples)
	minimum = 6 (4 samples)
	maximum = 72 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0212657 (4 samples)
	minimum = 0.0127561 (4 samples)
	maximum = 0.0647388 (4 samples)
Accepted packet rate average = 0.0212657 (4 samples)
	minimum = 0.0127561 (4 samples)
	maximum = 0.0647388 (4 samples)
Injected flit rate average = 0.0445233 (4 samples)
	minimum = 0.0202698 (4 samples)
	maximum = 0.123413 (4 samples)
Accepted flit rate average = 0.0445233 (4 samples)
	minimum = 0.0247546 (4 samples)
	maximum = 0.135954 (4 samples)
Injected packet size average = 2.09367 (4 samples)
Accepted packet size average = 2.09367 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 139214 (inst/sec)
gpgpu_simulation_rate = 1507 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19595)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19595)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19595)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19595)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19595)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19595)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19595)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19595)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19595)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19595)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19595)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19595)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19595)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19595)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19595)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,19595)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,19595)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,19595)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,19595)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,19595)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,19595)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,19595)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,19595)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19595)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,19595)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,19595)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,19595)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,19595)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,19595)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,19595)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,19595)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,19595)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,19595)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,19595)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,19595)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,19595)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,19595)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,19595)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,19595)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,19595)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,19595)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,19595)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,19595)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,19595)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,19595)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(27,0,0) tid=(346,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(25,0,0) tid=(282,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(33,0,0) tid=(506,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (397,19595), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(398,19595)
GPGPU-Sim uArch: cycles simulated: 20095  inst.: 2126096 (ipc=632.6) sim_rate=151864 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:49:00 2019
GPGPU-Sim uArch: cycles simulated: 20595  inst.: 2135886 (ipc=326.1) sim_rate=142392 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:49:01 2019
GPGPU-Sim uArch: cycles simulated: 22095  inst.: 2146826 (ipc=134.8) sim_rate=134176 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:49:02 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(26,0,0) tid=(451,0,0)
GPGPU-Sim uArch: cycles simulated: 23095  inst.: 2156124 (ipc=99.0) sim_rate=126830 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:49:03 2019
GPGPU-Sim uArch: cycles simulated: 25595  inst.: 2178855 (ipc=61.5) sim_rate=121047 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:49:04 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6862,19595), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6863,19595)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6934,19595), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6935,19595)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7779,19595), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(7780,19595)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7931,19595), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(7932,19595)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7990,19595), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7991,19595)
GPGPU-Sim uArch: cycles simulated: 27595  inst.: 2219074 (ipc=51.2) sim_rate=116793 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:49:05 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8340,19595), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8341,19595)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(51,0,0) tid=(472,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8559,19595), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8560,19595)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8710,19595), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8711,19595)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8839,19595), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8840,19595)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8862,19595), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8863,19595)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8894,19595), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8895,19595)
GPGPU-Sim uArch: cycles simulated: 28595  inst.: 2275955 (ipc=51.8) sim_rate=113797 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:49:06 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9124,19595), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9125,19595)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9205,19595), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9206,19595)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9368,19595), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9369,19595)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9435,19595), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9436,19595)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9572,19595), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9573,19595)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9586,19595), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9587,19595)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9599,19595), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9642,19595), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9698,19595), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9793,19595), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9929,19595), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9932,19595), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 29595  inst.: 2330094 (ipc=52.0) sim_rate=110956 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:49:07 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10004,19595), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10222,19595), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10264,19595), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10480,19595), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10512,19595), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10733,19595), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10777,19595), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10789,19595), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10909,19595), 2 CTAs running
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(59,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11049,19595), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11585,19595), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11597,19595), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11608,19595), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11614,19595), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11740,19595), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11963,19595), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12353,19595), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12551,19595), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12662,19595), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 32595  inst.: 2346239 (ipc=41.3) sim_rate=106647 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:49:08 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13020,19595), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13070,19595), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13446,19595), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13482,19595), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13606,19595), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13661,19595), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13709,19595), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14348,19595), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14485,19595), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14793,19595), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15066,19595), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15130,19595), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (15301,19595), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15357,19595), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15527,19595), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15787,19595), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 36595  inst.: 2356066 (ipc=32.1) sim_rate=102437 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:49:09 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18557,19595), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18857,19595), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19663,19595), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20258,19595), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 11.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 20259
gpu_sim_insn = 547599
gpu_ipc =      27.0299
gpu_tot_sim_cycle = 39854
gpu_tot_sim_insn = 2357385
gpu_tot_ipc =      59.1505
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 7081
gpu_total_sim_rate=102495

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101571
	L1I_total_cache_misses = 2059
	L1I_total_cache_miss_rate = 0.0203
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 2158, Miss = 1126, Miss_rate = 0.522, Pending_hits = 355, Reservation_fails = 2628
	L1D_cache_core[1]: Access = 2330, Miss = 1227, Miss_rate = 0.527, Pending_hits = 320, Reservation_fails = 3035
	L1D_cache_core[2]: Access = 2321, Miss = 1079, Miss_rate = 0.465, Pending_hits = 337, Reservation_fails = 1221
	L1D_cache_core[3]: Access = 2804, Miss = 1434, Miss_rate = 0.511, Pending_hits = 374, Reservation_fails = 3421
	L1D_cache_core[4]: Access = 2256, Miss = 1151, Miss_rate = 0.510, Pending_hits = 315, Reservation_fails = 1702
	L1D_cache_core[5]: Access = 2271, Miss = 1085, Miss_rate = 0.478, Pending_hits = 340, Reservation_fails = 1471
	L1D_cache_core[6]: Access = 2067, Miss = 1162, Miss_rate = 0.562, Pending_hits = 319, Reservation_fails = 3562
	L1D_cache_core[7]: Access = 2119, Miss = 1216, Miss_rate = 0.574, Pending_hits = 337, Reservation_fails = 2678
	L1D_cache_core[8]: Access = 2461, Miss = 1132, Miss_rate = 0.460, Pending_hits = 294, Reservation_fails = 1377
	L1D_cache_core[9]: Access = 2075, Miss = 992, Miss_rate = 0.478, Pending_hits = 291, Reservation_fails = 2495
	L1D_cache_core[10]: Access = 1761, Miss = 839, Miss_rate = 0.476, Pending_hits = 243, Reservation_fails = 1742
	L1D_cache_core[11]: Access = 3126, Miss = 1618, Miss_rate = 0.518, Pending_hits = 384, Reservation_fails = 3073
	L1D_cache_core[12]: Access = 1713, Miss = 920, Miss_rate = 0.537, Pending_hits = 262, Reservation_fails = 1407
	L1D_cache_core[13]: Access = 2235, Miss = 1103, Miss_rate = 0.494, Pending_hits = 309, Reservation_fails = 1613
	L1D_cache_core[14]: Access = 2496, Miss = 1545, Miss_rate = 0.619, Pending_hits = 373, Reservation_fails = 4608
	L1D_total_cache_accesses = 34193
	L1D_total_cache_misses = 17629
	L1D_total_cache_miss_rate = 0.5156
	L1D_total_cache_pending_hits = 4853
	L1D_total_cache_reservation_fails = 36033
	L1D_cache_data_port_util = 0.032
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 18795
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0255
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 22341
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18315
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 395
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8788
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 99512
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2059
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 146, 591, 120, 120, 591, 578, 133, 120, 578, 120, 565, 120, 120, 120, 120, 105, 105, 105, 105, 524, 105, 524, 105, 563, 956, 105, 105, 105, 563, 105, 105, 120, 120, 526, 120, 133, 120, 120, 120, 526, 120, 120, 120, 120, 578, 133, 578, 
gpgpu_n_tot_thrd_icount = 5699584
gpgpu_n_tot_w_icount = 178112
gpgpu_n_stall_shd_mem = 41178
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8841
gpgpu_n_mem_write_global = 9188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 180662
gpgpu_n_store_insn = 9298
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330833
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37767
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42373	W0_Idle:118750	W0_Scoreboard:394825	W1:93823	W2:8554	W3:415	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 70728 {8:8841,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 367520 {40:9188,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1202376 {136:8841,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73504 {8:9188,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 518 
averagemflatency = 171 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 39853 
mrq_lat_table:2685 	74 	196 	259 	120 	57 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15821 	2222 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	16504 	1005 	132 	126 	300 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4367 	3709 	770 	10 	0 	0 	0 	1 	6 	22 	458 	7930 	771 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	71 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        23        18        22        23        39         6         6         0         2 
dram[1]:         2         1        14        14        31        31        17        16        18        34        36        29         4         8         3         2 
dram[2]:         2         5        14        14        31        29        33        18        40        56        51        33         4         5         1         3 
dram[3]:         1         3        14        16        34        29        24        15        45        13        12        44         6         3         2         1 
dram[4]:         1         1        14        16        33        28        17        25        44         8        12        16         4         5         2         1 
dram[5]:         1         3        14        16        33        28        17        30        20        31        41        40         2         2         1         3 
maximum service time to same row:
dram[0]:      8475      8047       949       951      3497      8139      2751      6829      2034      7547      8344      5641      5468      6179      1899      6925 
dram[1]:      2762      1132      7863      6534      6416     14764      3924      2096      1497      4047      3304      4391      2709      5867      9092      8418 
dram[2]:      8572      7611      4618      4945      7542      6324      5397      3521      8434     11959      8408      3031      6569      3093      6880      7935 
dram[3]:      7772      8506      7885      5429      8191      4073      2798      6451      8133      6622      2760      8506      2759      5495      6606      8104 
dram[4]:      1156      7495      5842      5735      7480      1701      3178      3860      4867      1703      2116      1176      6196      3207      7888      7214 
dram[5]:       960      8888      4125       919      7869      1757      1265     10965       887      2425      7950      3453      3576      6490      5255      9075 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.714286 17.333334  8.285714 22.666666 14.400000  9.125000  8.444445  3.000000  2.200000  2.000000  1.333333 
dram[1]:  1.250000  1.333333  4.200000  3.142857  7.400000  4.444445  8.000000 17.333334 14.400000  7.000000  6.636364  5.285714  1.700000  3.250000  1.666667  1.750000 
dram[2]:  1.500000  2.000000  4.250000  4.000000  5.428571  3.750000  6.222222  5.363636  7.555555 18.000000  8.000000 10.714286  2.000000  2.333333  1.666667  2.250000 
dram[3]:  1.000000  2.333333  4.600000  3.285714 10.250000  5.428571  8.666667  5.500000 12.800000 11.666667 17.000000 11.500000  2.285714  1.666667  2.000000  3.000000 
dram[4]:  1.000000  1.500000  2.444444  3.125000  7.000000  8.500000  6.222222  8.285714  8.444445  9.250000 11.666667 13.600000  2.111111  2.000000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  5.000000  9.250000  5.250000 13.000000 11.000000 13.600000 18.750000  7.200000 12.666667  2.500000  1.500000  1.500000  3.000000 
average row locality = 3392/554 = 6.122744
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        16        15        33        34        34        33         4         4         0         0 
dram[1]:         0         0         0         0         1         1        17        16        33        32        32        32         4         4         0         0 
dram[2]:         0         0         0         0         1         2        17        16        30        34        32        33         4         6         0         0 
dram[3]:         0         0         0         0         2         0        17        16        31        33        32        31         4         2         0         0 
dram[4]:         0         0         0         0         2         0        16        19        36        33        32        33         4         3         0         0 
dram[5]:         0         0         0         0         2         1        16        17        32        37        33        37         4         2         0         0 
total reads: 1049
min_bank_accesses = 0!
chip skew: 181/168 = 1.08
average mf latency per bank:
dram[0]:        873       440       898       900      2092      2119      1314      1009       566       449       560       474       497       484       426       611
dram[1]:        518       704       991       896      2050      2403      1182      1076       502       575       562       468       737       454       587       670
dram[2]:         93       610      1111       847      2251      2144      1087      1171       533       489       426       452       716      4555       542      1084
dram[3]:        583       528      1127       740      2239      2189      1061       984       454       427       468       541       544       624       588       704
dram[4]:        500       268       779       853      2150      2446      1089      1187       515       499       465       439       486       429       655      1016
dram[5]:        518       952       896       899      2075      2322      1226      1150       463       558       409       369       476       810       699       368
maximum mf latency per bank:
dram[0]:        288       304       380       316       401       358       349       413       294       320       309       301       283       282       275       316
dram[1]:        292       306       398       319       398       406       425       394       319       338       312       354       308       299       303       282
dram[2]:        280       319       359       382       503       479       509       505       286       316       309       365       343       518       327       316
dram[3]:        278       282       476       412       432       398       310       356       304       297       294       300       295       288       286       298
dram[4]:        278       277       445       335       356       364       364       324       318       319       291       328       295       295       292       329
dram[5]:        283       321       324       317       385       382       365       360       309       324       320       324       285       279       302       282

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52604 n_nop=51523 n_act=82 n_pre=66 n_req=554 n_rd=758 n_write=175 bw_util=0.03547
n_activity=7307 dram_eff=0.2554
bk0: 12a 52439i bk1: 4a 52554i bk2: 30a 52487i bk3: 32a 52391i bk4: 86a 52100i bk5: 76a 52126i bk6: 72a 52113i bk7: 86a 52007i bk8: 70a 51999i bk9: 76a 51882i bk10: 78a 51791i bk11: 86a 51709i bk12: 16a 52374i bk13: 14a 52393i bk14: 4a 52578i bk15: 16a 52421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0289142
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52604 n_nop=51432 n_act=105 n_pre=89 n_req=575 n_rd=806 n_write=172 bw_util=0.03718
n_activity=8046 dram_eff=0.2431
bk0: 10a 52470i bk1: 8a 52521i bk2: 42a 52381i bk3: 44a 52265i bk4: 72a 52270i bk5: 78a 52109i bk6: 78a 52069i bk7: 72a 52212i bk8: 78a 51931i bk9: 90a 51711i bk10: 82a 51732i bk11: 84a 51552i bk12: 26a 52196i bk13: 18a 52388i bk14: 10a 52493i bk15: 14a 52472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0387613
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52604 n_nop=51421 n_act=106 n_pre=90 n_req=581 n_rd=812 n_write=175 bw_util=0.03753
n_activity=8270 dram_eff=0.2387
bk0: 6a 52554i bk1: 24a 52417i bk2: 34a 52447i bk3: 40a 52344i bk4: 74a 52228i bk5: 86a 51977i bk6: 78a 51928i bk7: 86a 51847i bk8: 76a 51801i bk9: 76a 51816i bk10: 80a 51768i bk11: 84a 51667i bk12: 24a 52263i bk13: 16a 52350i bk14: 10a 52511i bk15: 18a 52438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0403581
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52604 n_nop=51522 n_act=83 n_pre=67 n_req=550 n_rd=764 n_write=168 bw_util=0.03543
n_activity=7279 dram_eff=0.2561
bk0: 4a 52544i bk1: 14a 52523i bk2: 46a 52382i bk3: 46a 52252i bk4: 78a 52313i bk5: 76a 52166i bk6: 70a 52093i bk7: 78a 51978i bk8: 66a 51895i bk9: 74a 51838i bk10: 72a 51830i bk11: 76a 51767i bk12: 24a 52295i bk13: 16a 52387i bk14: 12a 52489i bk15: 12a 52533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0346932
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52604 n_nop=51460 n_act=97 n_pre=81 n_req=572 n_rd=788 n_write=178 bw_util=0.03673
n_activity=7869 dram_eff=0.2455
bk0: 4a 52557i bk1: 6a 52564i bk2: 44a 52285i bk3: 50a 52211i bk4: 80a 52224i bk5: 68a 52234i bk6: 80a 51955i bk7: 78a 52043i bk8: 80a 51674i bk9: 82a 51767i bk10: 76a 51802i bk11: 70a 51902i bk12: 30a 52267i bk13: 18a 52381i bk14: 10a 52479i bk15: 12a 52478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0393126
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52604 n_nop=51519 n_act=81 n_pre=65 n_req=560 n_rd=758 n_write=181 bw_util=0.0357
n_activity=7553 dram_eff=0.2486
bk0: 12a 52477i bk1: 12a 52493i bk2: 46a 52292i bk3: 40a 52366i bk4: 70a 52317i bk5: 82a 52094i bk6: 72a 52126i bk7: 76a 52067i bk8: 72a 51837i bk9: 76a 51847i bk10: 78a 51661i bk11: 78a 51679i bk12: 12a 52452i bk13: 8a 52465i bk14: 12a 52486i bk15: 12a 52533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0411376

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1563, Miss = 184, Miss_rate = 0.118, Pending_hits = 10, Reservation_fails = 227
L2_cache_bank[1]: Access = 1403, Miss = 195, Miss_rate = 0.139, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1551, Miss = 199, Miss_rate = 0.128, Pending_hits = 8, Reservation_fails = 114
L2_cache_bank[3]: Access = 1525, Miss = 204, Miss_rate = 0.134, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 1471, Miss = 191, Miss_rate = 0.130, Pending_hits = 11, Reservation_fails = 179
L2_cache_bank[5]: Access = 1814, Miss = 215, Miss_rate = 0.119, Pending_hits = 6, Reservation_fails = 100
L2_cache_bank[6]: Access = 1486, Miss = 186, Miss_rate = 0.125, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1398, Miss = 196, Miss_rate = 0.140, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1497, Miss = 202, Miss_rate = 0.135, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 1500, Miss = 192, Miss_rate = 0.128, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 1398, Miss = 187, Miss_rate = 0.134, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 1528, Miss = 192, Miss_rate = 0.126, Pending_hits = 14, Reservation_fails = 0
L2_total_cache_accesses = 18134
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1292
L2_total_cache_pending_hits = 80
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=53888
icnt_total_pkts_simt_to_mem=27322
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.4504
	minimum = 6
	maximum = 73
Network latency average = 10.5109
	minimum = 6
	maximum = 65
Slowest packet = 7526
Flit latency average = 9.70279
	minimum = 6
	maximum = 61
Slowest flit = 17465
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0559203
	minimum = 0.0347006 (at node 10)
	maximum = 0.0720667 (at node 14)
Accepted packet rate average = 0.0559203
	minimum = 0.0347006 (at node 10)
	maximum = 0.0720667 (at node 14)
Injected flit rate average = 0.125311
	minimum = 0.0534084 (at node 10)
	maximum = 0.212449 (at node 20)
Accepted flit rate average= 0.125311
	minimum = 0.0895898 (at node 22)
	maximum = 0.237129 (at node 14)
Injected packet length average = 2.24088
Accepted packet length average = 2.24088
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.689 (5 samples)
	minimum = 6 (5 samples)
	maximum = 88.6 (5 samples)
Network latency average = 11.7616 (5 samples)
	minimum = 6 (5 samples)
	maximum = 72.4 (5 samples)
Flit latency average = 11.0308 (5 samples)
	minimum = 6 (5 samples)
	maximum = 69.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0281966 (5 samples)
	minimum = 0.017145 (5 samples)
	maximum = 0.0662044 (5 samples)
Accepted packet rate average = 0.0281966 (5 samples)
	minimum = 0.017145 (5 samples)
	maximum = 0.0662044 (5 samples)
Injected flit rate average = 0.0606808 (5 samples)
	minimum = 0.0268975 (5 samples)
	maximum = 0.14122 (5 samples)
Accepted flit rate average = 0.0606808 (5 samples)
	minimum = 0.0377216 (5 samples)
	maximum = 0.156189 (5 samples)
Injected packet size average = 2.15206 (5 samples)
Accepted packet size average = 2.15206 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 102495 (inst/sec)
gpgpu_simulation_rate = 1732 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,39854)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,39854)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,39854)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,39854)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,39854)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,39854)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,39854)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,39854)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,39854)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,39854)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,39854)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,39854)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,39854)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,39854)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,39854)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,39854)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,39854)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,39854)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,39854)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,39854)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,39854)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,39854)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,39854)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,39854)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,39854)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,39854)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,39854)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,39854)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,39854)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,39854)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,39854)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,39854)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,39854)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,39854)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,39854)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,39854)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,39854)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,39854)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,39854)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,39854)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,39854)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,39854)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,39854)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,39854)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,39854)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(10,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(8,0,0) tid=(271,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(4,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 40354  inst.: 2662863 (ipc=611.0) sim_rate=110952 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:49:10 2019
GPGPU-Sim uArch: cycles simulated: 40854  inst.: 2678110 (ipc=320.7) sim_rate=107124 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:49:11 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1525,39854), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1526,39854)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1812,39854), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1813,39854)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1848,39854), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1849,39854)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1878,39854), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1879,39854)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1920,39854), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1921,39854)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(49,0,0) tid=(271,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1981,39854), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1982,39854)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1986,39854), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1987,39854)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2010,39854), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2011,39854)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2045,39854), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2046,39854)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2064,39854), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2065,39854)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2121,39854), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2122,39854)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2142,39854), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2143,39854)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2271,39854), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2272,39854)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2309,39854), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2310,39854)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2342,39854), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2343,39854)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2383,39854), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2384,39854)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2395,39854), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2396,39854)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2410,39854), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2411,39854)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2446,39854), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 42354  inst.: 2778818 (ipc=168.6) sim_rate=106877 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:49:12 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2516,39854), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2626,39854), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2638,39854), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2662,39854), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2679,39854), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2701,39854), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2709,39854), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2736,39854), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2793,39854), 1 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(58,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2916,39854), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2940,39854), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2973,39854), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3009,39854), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3027,39854), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3119,39854), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3133,39854), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3297,39854), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3318,39854), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3335,39854), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3436,39854), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 43354  inst.: 2833345 (ipc=136.0) sim_rate=104938 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:49:13 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3567,39854), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3582,39854), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3624,39854), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3630,39854), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3630,39854), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3737,39854), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3749,39854), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3753,39854), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3822,39854), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3840,39854), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3867,39854), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3951,39854), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3966,39854), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3987,39854), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4041,39854), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4050,39854), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4062,39854), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4098,39854), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4134,39854), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4149,39854), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4153,39854), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4213,39854), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4240,39854), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4302,39854), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 14.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 4303
gpu_sim_insn = 492696
gpu_ipc =     114.5006
gpu_tot_sim_cycle = 44157
gpu_tot_sim_insn = 2850081
gpu_tot_ipc =      64.5443
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 7332
gpu_total_sim_rate=105558

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 115501
	L1I_total_cache_misses = 2059
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 2474, Miss = 1375, Miss_rate = 0.556, Pending_hits = 399, Reservation_fails = 5160
	L1D_cache_core[1]: Access = 2566, Miss = 1411, Miss_rate = 0.550, Pending_hits = 356, Reservation_fails = 5472
	L1D_cache_core[2]: Access = 2721, Miss = 1399, Miss_rate = 0.514, Pending_hits = 394, Reservation_fails = 3783
	L1D_cache_core[3]: Access = 3124, Miss = 1689, Miss_rate = 0.541, Pending_hits = 418, Reservation_fails = 5946
	L1D_cache_core[4]: Access = 2556, Miss = 1383, Miss_rate = 0.541, Pending_hits = 361, Reservation_fails = 4511
	L1D_cache_core[5]: Access = 2667, Miss = 1397, Miss_rate = 0.524, Pending_hits = 394, Reservation_fails = 3923
	L1D_cache_core[6]: Access = 2307, Miss = 1354, Miss_rate = 0.587, Pending_hits = 355, Reservation_fails = 5703
	L1D_cache_core[7]: Access = 2431, Miss = 1463, Miss_rate = 0.602, Pending_hits = 381, Reservation_fails = 5424
	L1D_cache_core[8]: Access = 2857, Miss = 1447, Miss_rate = 0.506, Pending_hits = 348, Reservation_fails = 4008
	L1D_cache_core[9]: Access = 2383, Miss = 1232, Miss_rate = 0.517, Pending_hits = 334, Reservation_fails = 4803
	L1D_cache_core[10]: Access = 2077, Miss = 1088, Miss_rate = 0.524, Pending_hits = 287, Reservation_fails = 4477
	L1D_cache_core[11]: Access = 3482, Miss = 1900, Miss_rate = 0.546, Pending_hits = 434, Reservation_fails = 5567
	L1D_cache_core[12]: Access = 2021, Miss = 1164, Miss_rate = 0.576, Pending_hits = 310, Reservation_fails = 3751
	L1D_cache_core[13]: Access = 2547, Miss = 1348, Miss_rate = 0.529, Pending_hits = 353, Reservation_fails = 4533
	L1D_cache_core[14]: Access = 2892, Miss = 1857, Miss_rate = 0.642, Pending_hits = 422, Reservation_fails = 7335
	L1D_total_cache_accesses = 39105
	L1D_total_cache_misses = 21507
	L1D_total_cache_miss_rate = 0.5500
	L1D_total_cache_pending_hits = 5546
	L1D_total_cache_reservation_fails = 74396
	L1D_cache_data_port_util = 0.028
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 23737
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0202
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11340
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 25616
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23257
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48780
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 113442
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2059
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
176, 202, 634, 176, 176, 647, 634, 189, 176, 634, 176, 621, 176, 176, 176, 176, 133, 133, 133, 133, 552, 133, 552, 133, 591, 984, 133, 133, 133, 591, 133, 133, 148, 148, 554, 148, 161, 148, 148, 148, 554, 148, 148, 148, 148, 606, 161, 606, 
gpgpu_n_tot_thrd_icount = 6588480
gpgpu_n_tot_w_icount = 205890
gpgpu_n_stall_shd_mem = 79541
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9128
gpgpu_n_mem_write_global = 13100
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 212662
gpgpu_n_store_insn = 23514
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 405751
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 76130
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:105899	W0_Idle:136078	W0_Scoreboard:405489	W1:94941	W2:11024	W3:3366	W4:2444	W5:1976	W6:949	W7:572	W8:169	W9:65	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:90384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73024 {8:9128,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524000 {40:13100,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1241408 {136:9128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104800 {8:13100,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 642 
averagemflatency = 198 
max_icnt2mem_latency = 495 
max_icnt2sh_latency = 44156 
mrq_lat_table:2685 	74 	196 	259 	120 	57 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16746 	5402 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	16851 	1119 	243 	506 	2637 	977 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4497 	3861 	775 	10 	0 	0 	0 	1 	6 	22 	458 	7930 	4683 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	73 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        23        18        22        23        39         6         6         0         2 
dram[1]:         2         1        14        14        31        31        17        16        18        34        36        29         4         8         3         2 
dram[2]:         2         5        14        14        31        29        33        18        40        56        51        33         4         5         1         3 
dram[3]:         1         3        14        16        34        29        24        15        45        13        12        44         6         3         2         1 
dram[4]:         1         1        14        16        33        28        17        25        44         8        12        16         4         5         2         1 
dram[5]:         1         3        14        16        33        28        17        30        20        31        41        40         2         2         1         3 
maximum service time to same row:
dram[0]:      8475      8047       949       951      3497      8139      2751      6829      2034      7547      8344      5641      5468      6179      1899      6925 
dram[1]:      2762      1132      7863      6534      6416     14764      3924      2096      1497      4047      3304      4391      2709      5867      9092      8418 
dram[2]:      8572      7611      4618      4945      7542      6324      5397      3521      8434     11959      8408      3031      6569      3093      6880      7935 
dram[3]:      7772      8506      7885      5429      8191      4073      2798      6451      8133      6622      2760      8506      2759      5495      6606      8104 
dram[4]:      1156      7495      5842      5735      7480      1701      3178      3860      4867      1703      2116      1176      6196      3207      7888      7214 
dram[5]:       960      8888      4125       919      7869      1757      1265     10965       887      2425      7950      3453      3576      6490      5255      9075 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.714286 17.333334  8.285714 22.666666 14.400000  9.125000  8.444445  3.000000  2.200000  2.000000  1.333333 
dram[1]:  1.250000  1.333333  4.200000  3.142857  7.400000  4.444445  8.000000 17.333334 14.400000  7.000000  6.636364  5.285714  1.700000  3.250000  1.666667  1.750000 
dram[2]:  1.500000  2.000000  4.250000  4.000000  5.428571  3.750000  6.222222  5.363636  7.555555 18.000000  8.000000 10.714286  2.000000  2.333333  1.666667  2.250000 
dram[3]:  1.000000  2.333333  4.600000  3.285714 10.250000  5.428571  8.666667  5.500000 12.800000 11.666667 17.000000 11.500000  2.285714  1.666667  2.000000  3.000000 
dram[4]:  1.000000  1.500000  2.444444  3.125000  7.000000  8.500000  6.222222  8.285714  8.444445  9.250000 11.666667 13.600000  2.111111  2.000000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  5.000000  9.250000  5.250000 13.000000 11.000000 13.600000 18.750000  7.200000 12.666667  2.500000  1.500000  1.500000  3.000000 
average row locality = 3392/554 = 6.122744
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        16        15        33        34        34        33         4         4         0         0 
dram[1]:         0         0         0         0         1         1        17        16        33        32        32        32         4         4         0         0 
dram[2]:         0         0         0         0         1         2        17        16        30        34        32        33         4         6         0         0 
dram[3]:         0         0         0         0         2         0        17        16        31        33        32        31         4         2         0         0 
dram[4]:         0         0         0         0         2         0        16        19        36        33        32        33         4         3         0         0 
dram[5]:         0         0         0         0         2         1        16        17        32        37        33        37         4         2         0         0 
total reads: 1049
min_bank_accesses = 0!
chip skew: 181/168 = 1.08
average mf latency per bank:
dram[0]:        873       440      1978      1973      3165      3229      1657      1413       566       449       560       474       497       484       426       611
dram[1]:        518       704      1765      1619      3356      3494      1558      1445       502       575       562       468       737       454       587       670
dram[2]:         93       610      2076      1918      3449      3357      1498      1543       533       489       426       452       716     28253       542      1084
dram[3]:        583       528      1899      1555      3439      3396      1416      1320       454       427       468       541       544       624       588       704
dram[4]:        500       268      1768      1668      3181      3652      1402      1524       515       499       465       439       486       429       655      1016
dram[5]:        518       952      1550      1771      3232      3329      1609      1485       463       558       409       369       476       810       699       368
maximum mf latency per bank:
dram[0]:        288       304       394       391       454       454       448       457       294       320       309       301       283       282       275       316
dram[1]:        292       306       490       430       509       521       542       540       319       338       312       354       308       299       303       282
dram[2]:        280       319       450       526       587       642       541       556       286       316       309       365       343       625       327       316
dram[3]:        278       282       590       544       582       535       367       387       304       297       294       300       295       288       286       298
dram[4]:        278       277       584       496       545       434       393       492       318       319       291       328       295       295       292       329
dram[5]:        283       321       400       387       451       394       448       451       309       324       320       324       285       279       302       282

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58283 n_nop=57202 n_act=82 n_pre=66 n_req=554 n_rd=758 n_write=175 bw_util=0.03202
n_activity=7307 dram_eff=0.2554
bk0: 12a 58118i bk1: 4a 58233i bk2: 30a 58166i bk3: 32a 58070i bk4: 86a 57779i bk5: 76a 57805i bk6: 72a 57792i bk7: 86a 57686i bk8: 70a 57678i bk9: 76a 57561i bk10: 78a 57470i bk11: 86a 57388i bk12: 16a 58053i bk13: 14a 58072i bk14: 4a 58257i bk15: 16a 58100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0260968
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58283 n_nop=57111 n_act=105 n_pre=89 n_req=575 n_rd=806 n_write=172 bw_util=0.03356
n_activity=8046 dram_eff=0.2431
bk0: 10a 58149i bk1: 8a 58200i bk2: 42a 58060i bk3: 44a 57944i bk4: 72a 57949i bk5: 78a 57788i bk6: 78a 57748i bk7: 72a 57891i bk8: 78a 57610i bk9: 90a 57390i bk10: 82a 57411i bk11: 84a 57231i bk12: 26a 57875i bk13: 18a 58067i bk14: 10a 58172i bk15: 14a 58151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0349845
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58283 n_nop=57100 n_act=106 n_pre=90 n_req=581 n_rd=812 n_write=175 bw_util=0.03387
n_activity=8270 dram_eff=0.2387
bk0: 6a 58233i bk1: 24a 58096i bk2: 34a 58126i bk3: 40a 58023i bk4: 74a 57907i bk5: 86a 57656i bk6: 78a 57607i bk7: 86a 57526i bk8: 76a 57480i bk9: 76a 57495i bk10: 80a 57447i bk11: 84a 57346i bk12: 24a 57942i bk13: 16a 58029i bk14: 10a 58190i bk15: 18a 58117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0364257
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58283 n_nop=57201 n_act=83 n_pre=67 n_req=550 n_rd=764 n_write=168 bw_util=0.03198
n_activity=7279 dram_eff=0.2561
bk0: 4a 58223i bk1: 14a 58202i bk2: 46a 58061i bk3: 46a 57931i bk4: 78a 57992i bk5: 76a 57845i bk6: 70a 57772i bk7: 78a 57657i bk8: 66a 57574i bk9: 74a 57517i bk10: 72a 57509i bk11: 76a 57446i bk12: 24a 57974i bk13: 16a 58066i bk14: 12a 58168i bk15: 12a 58212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0313127
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58283 n_nop=57139 n_act=97 n_pre=81 n_req=572 n_rd=788 n_write=178 bw_util=0.03315
n_activity=7869 dram_eff=0.2455
bk0: 4a 58236i bk1: 6a 58243i bk2: 44a 57964i bk3: 50a 57890i bk4: 80a 57903i bk5: 68a 57913i bk6: 80a 57634i bk7: 78a 57722i bk8: 80a 57353i bk9: 82a 57446i bk10: 76a 57481i bk11: 70a 57581i bk12: 30a 57946i bk13: 18a 58060i bk14: 10a 58158i bk15: 12a 58157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.035482
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58283 n_nop=57198 n_act=81 n_pre=65 n_req=560 n_rd=758 n_write=181 bw_util=0.03222
n_activity=7553 dram_eff=0.2486
bk0: 12a 58156i bk1: 12a 58172i bk2: 46a 57971i bk3: 40a 58045i bk4: 70a 57996i bk5: 82a 57773i bk6: 72a 57805i bk7: 76a 57746i bk8: 72a 57516i bk9: 76a 57526i bk10: 78a 57340i bk11: 78a 57358i bk12: 12a 58131i bk13: 8a 58144i bk14: 12a 58165i bk15: 12a 58212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0371292

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1827, Miss = 184, Miss_rate = 0.101, Pending_hits = 10, Reservation_fails = 227
L2_cache_bank[1]: Access = 1673, Miss = 195, Miss_rate = 0.117, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 1820, Miss = 199, Miss_rate = 0.109, Pending_hits = 8, Reservation_fails = 114
L2_cache_bank[3]: Access = 1786, Miss = 204, Miss_rate = 0.114, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 1736, Miss = 191, Miss_rate = 0.110, Pending_hits = 11, Reservation_fails = 179
L2_cache_bank[5]: Access = 3062, Miss = 215, Miss_rate = 0.070, Pending_hits = 6, Reservation_fails = 100
L2_cache_bank[6]: Access = 1757, Miss = 186, Miss_rate = 0.106, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1670, Miss = 196, Miss_rate = 0.117, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1761, Miss = 202, Miss_rate = 0.115, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 1774, Miss = 192, Miss_rate = 0.108, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 1663, Miss = 187, Miss_rate = 0.112, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 1804, Miss = 192, Miss_rate = 0.106, Pending_hits = 14, Reservation_fails = 0
L2_total_cache_accesses = 22333
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1049
L2_total_cache_pending_hits = 80
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7776
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=59235
icnt_total_pkts_simt_to_mem=35433
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.8533
	minimum = 6
	maximum = 316
Network latency average = 28.6789
	minimum = 6
	maximum = 182
Slowest packet = 36736
Flit latency average = 33.2242
	minimum = 6
	maximum = 181
Slowest flit = 83703
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0722838
	minimum = 0.0464792 (at node 1)
	maximum = 0.29003 (at node 20)
Accepted packet rate average = 0.0722838
	minimum = 0.0464792 (at node 1)
	maximum = 0.29003 (at node 20)
Injected flit rate average = 0.115836
	minimum = 0.0811062 (at node 18)
	maximum = 0.314199 (at node 20)
Accepted flit rate average= 0.115836
	minimum = 0.0576342 (at node 1)
	maximum = 0.574018 (at node 20)
Injected packet length average = 1.60252
Accepted packet length average = 1.60252
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.883 (6 samples)
	minimum = 6 (6 samples)
	maximum = 126.5 (6 samples)
Network latency average = 14.5811 (6 samples)
	minimum = 6 (6 samples)
	maximum = 90.6667 (6 samples)
Flit latency average = 14.7297 (6 samples)
	minimum = 6 (6 samples)
	maximum = 88.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0355445 (6 samples)
	minimum = 0.0220341 (6 samples)
	maximum = 0.103509 (6 samples)
Accepted packet rate average = 0.0355445 (6 samples)
	minimum = 0.0220341 (6 samples)
	maximum = 0.103509 (6 samples)
Injected flit rate average = 0.0698734 (6 samples)
	minimum = 0.0359323 (6 samples)
	maximum = 0.17005 (6 samples)
Accepted flit rate average = 0.0698734 (6 samples)
	minimum = 0.0410404 (6 samples)
	maximum = 0.225827 (6 samples)
Injected packet size average = 1.9658 (6 samples)
Accepted packet size average = 1.9658 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 105558 (inst/sec)
gpgpu_simulation_rate = 1635 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,44157)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,44157)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,44157)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,44157)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,44157)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,44157)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,44157)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,44157)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,44157)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,44157)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,44157)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,44157)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,44157)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,44157)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,44157)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,44157)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,44157)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,44157)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,44157)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,44157)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,44157)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,44157)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,44157)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,44157)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,44157)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,44157)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,44157)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,44157)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,44157)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,44157)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,44157)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,44157)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,44157)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,44157)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,44157)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,44157)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,44157)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,44157)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,44157)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,44157)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,44157)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,44157)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,44157)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,44157)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,44157)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(9,0,0) tid=(469,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(3,0,0) tid=(501,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(36,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 44657  inst.: 3152349 (ipc=604.5) sim_rate=112583 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:49:14 2019
GPGPU-Sim uArch: cycles simulated: 45157  inst.: 3160147 (ipc=310.1) sim_rate=108970 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:49:15 2019
GPGPU-Sim uArch: cycles simulated: 46157  inst.: 3169666 (ipc=159.8) sim_rate=105655 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:49:16 2019
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(11,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 47157  inst.: 3177828 (ipc=109.2) sim_rate=102510 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:49:17 2019
GPGPU-Sim uArch: cycles simulated: 48157  inst.: 3186030 (ipc=84.0) sim_rate=99563 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:49:18 2019
GPGPU-Sim uArch: cycles simulated: 49157  inst.: 3194564 (ipc=68.9) sim_rate=96804 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:49:19 2019
GPGPU-Sim uArch: cycles simulated: 50657  inst.: 3207379 (ipc=55.0) sim_rate=94334 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:49:20 2019
GPGPU-Sim uArch: cycles simulated: 52157  inst.: 3220101 (ipc=46.3) sim_rate=92002 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:49:21 2019
GPGPU-Sim uArch: cycles simulated: 53657  inst.: 3233265 (ipc=40.3) sim_rate=89812 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:49:22 2019
GPGPU-Sim uArch: cycles simulated: 55157  inst.: 3245965 (ipc=36.0) sim_rate=87728 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:49:23 2019
GPGPU-Sim uArch: cycles simulated: 56157  inst.: 3254349 (ipc=33.7) sim_rate=85640 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:49:24 2019
GPGPU-Sim uArch: cycles simulated: 57657  inst.: 3266721 (ipc=30.9) sim_rate=83762 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:49:25 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(8,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 58657  inst.: 3274794 (ipc=29.3) sim_rate=81869 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:49:26 2019
GPGPU-Sim uArch: cycles simulated: 60157  inst.: 3287951 (ipc=27.4) sim_rate=80193 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:49:27 2019
GPGPU-Sim uArch: cycles simulated: 61157  inst.: 3296201 (ipc=26.2) sim_rate=78480 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:49:28 2019
GPGPU-Sim uArch: cycles simulated: 62157  inst.: 3305018 (ipc=25.3) sim_rate=76860 (inst/sec) elapsed = 0:0:00:43 / Tue Apr 16 16:49:29 2019
GPGPU-Sim uArch: cycles simulated: 63657  inst.: 3316915 (ipc=23.9) sim_rate=75384 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:49:30 2019
GPGPU-Sim uArch: cycles simulated: 64657  inst.: 3325747 (ipc=23.2) sim_rate=73905 (inst/sec) elapsed = 0:0:00:45 / Tue Apr 16 16:49:31 2019
GPGPU-Sim uArch: cycles simulated: 65657  inst.: 3333990 (ipc=22.5) sim_rate=72478 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:49:32 2019
GPGPU-Sim uArch: cycles simulated: 66657  inst.: 3342435 (ipc=21.9) sim_rate=71115 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:49:33 2019
GPGPU-Sim uArch: cycles simulated: 68157  inst.: 3355490 (ipc=21.1) sim_rate=69906 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:49:34 2019
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(26,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 69657  inst.: 3368185 (ipc=20.3) sim_rate=68738 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:49:35 2019
GPGPU-Sim uArch: cycles simulated: 71657  inst.: 3385162 (ipc=19.5) sim_rate=67703 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:49:36 2019
GPGPU-Sim uArch: cycles simulated: 72157  inst.: 3389636 (ipc=19.3) sim_rate=66463 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:49:37 2019
GPGPU-Sim uArch: cycles simulated: 73157  inst.: 3397988 (ipc=18.9) sim_rate=65345 (inst/sec) elapsed = 0:0:00:52 / Tue Apr 16 16:49:38 2019
GPGPU-Sim uArch: cycles simulated: 74157  inst.: 3406469 (ipc=18.5) sim_rate=64273 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:49:39 2019
GPGPU-Sim uArch: cycles simulated: 75157  inst.: 3415021 (ipc=18.2) sim_rate=63241 (inst/sec) elapsed = 0:0:00:54 / Tue Apr 16 16:49:40 2019
GPGPU-Sim uArch: cycles simulated: 76657  inst.: 3427555 (ipc=17.8) sim_rate=62319 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:49:41 2019
GPGPU-Sim uArch: cycles simulated: 78157  inst.: 3439989 (ipc=17.4) sim_rate=61428 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:49:42 2019
GPGPU-Sim uArch: cycles simulated: 79157  inst.: 3448338 (ipc=17.1) sim_rate=60497 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:49:43 2019
GPGPU-Sim uArch: cycles simulated: 80157  inst.: 3456953 (ipc=16.9) sim_rate=59602 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:49:44 2019
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(5,0,0) tid=(347,0,0)
GPGPU-Sim uArch: cycles simulated: 81157  inst.: 3465762 (ipc=16.6) sim_rate=58741 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:49:45 2019
GPGPU-Sim uArch: cycles simulated: 82657  inst.: 3478929 (ipc=16.3) sim_rate=57982 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:49:46 2019
GPGPU-Sim uArch: cycles simulated: 83657  inst.: 3487737 (ipc=16.1) sim_rate=57176 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:49:47 2019
GPGPU-Sim uArch: cycles simulated: 84657  inst.: 3495660 (ipc=15.9) sim_rate=56381 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:49:48 2019
GPGPU-Sim uArch: cycles simulated: 86157  inst.: 3508928 (ipc=15.7) sim_rate=55697 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:49:49 2019
GPGPU-Sim uArch: cycles simulated: 87157  inst.: 3517188 (ipc=15.5) sim_rate=54956 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:49:50 2019
GPGPU-Sim uArch: cycles simulated: 88657  inst.: 3530458 (ipc=15.3) sim_rate=54314 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:49:51 2019
GPGPU-Sim uArch: cycles simulated: 90157  inst.: 3543331 (ipc=15.1) sim_rate=53686 (inst/sec) elapsed = 0:0:01:06 / Tue Apr 16 16:49:52 2019
GPGPU-Sim uArch: cycles simulated: 91157  inst.: 3552045 (ipc=14.9) sim_rate=53015 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:49:53 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(11,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 92157  inst.: 3560775 (ipc=14.8) sim_rate=52364 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:49:54 2019
GPGPU-Sim uArch: cycles simulated: 93157  inst.: 3569463 (ipc=14.7) sim_rate=51731 (inst/sec) elapsed = 0:0:01:09 / Tue Apr 16 16:49:55 2019
GPGPU-Sim uArch: cycles simulated: 94157  inst.: 3578528 (ipc=14.6) sim_rate=51121 (inst/sec) elapsed = 0:0:01:10 / Tue Apr 16 16:49:56 2019
GPGPU-Sim uArch: cycles simulated: 95657  inst.: 3592090 (ipc=14.4) sim_rate=50592 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:49:57 2019
GPGPU-Sim uArch: cycles simulated: 96157  inst.: 3596584 (ipc=14.4) sim_rate=49952 (inst/sec) elapsed = 0:0:01:12 / Tue Apr 16 16:49:58 2019
GPGPU-Sim uArch: cycles simulated: 97157  inst.: 3605314 (ipc=14.2) sim_rate=49387 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:49:59 2019
GPGPU-Sim uArch: cycles simulated: 98657  inst.: 3618245 (ipc=14.1) sim_rate=48895 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:50:00 2019
GPGPU-Sim uArch: cycles simulated: 100157  inst.: 3631116 (ipc=13.9) sim_rate=48414 (inst/sec) elapsed = 0:0:01:15 / Tue Apr 16 16:50:01 2019
GPGPU-Sim uArch: cycles simulated: 101157  inst.: 3639964 (ipc=13.9) sim_rate=47894 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:50:02 2019
GPGPU-Sim uArch: cycles simulated: 102157  inst.: 3648530 (ipc=13.8) sim_rate=47383 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:50:03 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(22,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 103157  inst.: 3657416 (ipc=13.7) sim_rate=46889 (inst/sec) elapsed = 0:0:01:18 / Tue Apr 16 16:50:04 2019
GPGPU-Sim uArch: cycles simulated: 104657  inst.: 3670476 (ipc=13.6) sim_rate=46461 (inst/sec) elapsed = 0:0:01:19 / Tue Apr 16 16:50:05 2019
GPGPU-Sim uArch: cycles simulated: 106157  inst.: 3683102 (ipc=13.4) sim_rate=46038 (inst/sec) elapsed = 0:0:01:20 / Tue Apr 16 16:50:06 2019
GPGPU-Sim uArch: cycles simulated: 107657  inst.: 3695764 (ipc=13.3) sim_rate=45626 (inst/sec) elapsed = 0:0:01:21 / Tue Apr 16 16:50:07 2019
GPGPU-Sim uArch: cycles simulated: 108657  inst.: 3704372 (ipc=13.2) sim_rate=45175 (inst/sec) elapsed = 0:0:01:22 / Tue Apr 16 16:50:08 2019
GPGPU-Sim uArch: cycles simulated: 110157  inst.: 3717092 (ipc=13.1) sim_rate=44784 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:50:09 2019
GPGPU-Sim uArch: cycles simulated: 111157  inst.: 3725719 (ipc=13.1) sim_rate=44353 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:50:10 2019
GPGPU-Sim uArch: cycles simulated: 112657  inst.: 3738194 (ipc=13.0) sim_rate=43978 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:50:11 2019
GPGPU-Sim uArch: cycles simulated: 113657  inst.: 3747122 (ipc=12.9) sim_rate=43571 (inst/sec) elapsed = 0:0:01:26 / Tue Apr 16 16:50:12 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(33,0,0) tid=(460,0,0)
GPGPU-Sim uArch: cycles simulated: 115657  inst.: 3764562 (ipc=12.8) sim_rate=43270 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:50:13 2019
GPGPU-Sim uArch: cycles simulated: 117157  inst.: 3777841 (ipc=12.7) sim_rate=42930 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:50:14 2019
GPGPU-Sim uArch: cycles simulated: 118157  inst.: 3786691 (ipc=12.7) sim_rate=42547 (inst/sec) elapsed = 0:0:01:29 / Tue Apr 16 16:50:15 2019
GPGPU-Sim uArch: cycles simulated: 119157  inst.: 3794956 (ipc=12.6) sim_rate=42166 (inst/sec) elapsed = 0:0:01:30 / Tue Apr 16 16:50:16 2019
GPGPU-Sim uArch: cycles simulated: 120157  inst.: 3803837 (ipc=12.5) sim_rate=41800 (inst/sec) elapsed = 0:0:01:31 / Tue Apr 16 16:50:17 2019
GPGPU-Sim uArch: cycles simulated: 121157  inst.: 3812797 (ipc=12.5) sim_rate=41443 (inst/sec) elapsed = 0:0:01:32 / Tue Apr 16 16:50:18 2019
GPGPU-Sim uArch: cycles simulated: 122157  inst.: 3821918 (ipc=12.5) sim_rate=41095 (inst/sec) elapsed = 0:0:01:33 / Tue Apr 16 16:50:19 2019
GPGPU-Sim uArch: cycles simulated: 124657  inst.: 3842536 (ipc=12.3) sim_rate=40878 (inst/sec) elapsed = 0:0:01:34 / Tue Apr 16 16:50:20 2019
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(15,0,0) tid=(300,0,0)
GPGPU-Sim uArch: cycles simulated: 126657  inst.: 3859735 (ipc=12.2) sim_rate=40628 (inst/sec) elapsed = 0:0:01:35 / Tue Apr 16 16:50:21 2019
GPGPU-Sim uArch: cycles simulated: 128657  inst.: 3877156 (ipc=12.2) sim_rate=40387 (inst/sec) elapsed = 0:0:01:36 / Tue Apr 16 16:50:22 2019
GPGPU-Sim uArch: cycles simulated: 130657  inst.: 3894603 (ipc=12.1) sim_rate=40150 (inst/sec) elapsed = 0:0:01:37 / Tue Apr 16 16:50:23 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (87128,44157), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(87129,44157)
GPGPU-Sim uArch: cycles simulated: 132157  inst.: 3910462 (ipc=12.0) sim_rate=39902 (inst/sec) elapsed = 0:0:01:38 / Tue Apr 16 16:50:24 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (88634,44157), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(88635,44157)
GPGPU-Sim uArch: cycles simulated: 133657  inst.: 3928750 (ipc=12.1) sim_rate=39684 (inst/sec) elapsed = 0:0:01:39 / Tue Apr 16 16:50:25 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (89831,44157), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(89832,44157)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(24,0,0) tid=(496,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (90688,44157), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(90689,44157)
GPGPU-Sim uArch: cycles simulated: 135157  inst.: 3949442 (ipc=12.1) sim_rate=39494 (inst/sec) elapsed = 0:0:01:40 / Tue Apr 16 16:50:26 2019
GPGPU-Sim uArch: cycles simulated: 136157  inst.: 3960611 (ipc=12.1) sim_rate=39213 (inst/sec) elapsed = 0:0:01:41 / Tue Apr 16 16:50:27 2019
GPGPU-Sim uArch: cycles simulated: 137157  inst.: 3969406 (ipc=12.0) sim_rate=38915 (inst/sec) elapsed = 0:0:01:42 / Tue Apr 16 16:50:28 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (93691,44157), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(93692,44157)
GPGPU-Sim uArch: cycles simulated: 138157  inst.: 3979991 (ipc=12.0) sim_rate=38640 (inst/sec) elapsed = 0:0:01:43 / Tue Apr 16 16:50:29 2019
GPGPU-Sim uArch: cycles simulated: 139157  inst.: 3990965 (ipc=12.0) sim_rate=38374 (inst/sec) elapsed = 0:0:01:44 / Tue Apr 16 16:50:30 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (95171,44157), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(95172,44157)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (95312,44157), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(95313,44157)
GPGPU-Sim uArch: cycles simulated: 140157  inst.: 4007559 (ipc=12.1) sim_rate=38167 (inst/sec) elapsed = 0:0:01:45 / Tue Apr 16 16:50:31 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (96128,44157), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(96129,44157)
GPGPU-Sim uArch: cycles simulated: 141157  inst.: 4021736 (ipc=12.1) sim_rate=37940 (inst/sec) elapsed = 0:0:01:46 / Tue Apr 16 16:50:32 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (97812,44157), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(97813,44157)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (97956,44157), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(97957,44157)
GPGPU-Sim uArch: cycles simulated: 142157  inst.: 4034239 (ipc=12.1) sim_rate=37703 (inst/sec) elapsed = 0:0:01:47 / Tue Apr 16 16:50:33 2019
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(53,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (98323,44157), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(98324,44157)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (99067,44157), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(99068,44157)
GPGPU-Sim uArch: cycles simulated: 143657  inst.: 4061733 (ipc=12.2) sim_rate=37608 (inst/sec) elapsed = 0:0:01:48 / Tue Apr 16 16:50:34 2019
GPGPU-Sim uArch: cycles simulated: 144157  inst.: 4067171 (ipc=12.2) sim_rate=37313 (inst/sec) elapsed = 0:0:01:49 / Tue Apr 16 16:50:35 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (100660,44157), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(100661,44157)
GPGPU-Sim uArch: cycles simulated: 145657  inst.: 4085461 (ipc=12.2) sim_rate=37140 (inst/sec) elapsed = 0:0:01:50 / Tue Apr 16 16:50:36 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (102180,44157), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(102181,44157)
GPGPU-Sim uArch: cycles simulated: 146657  inst.: 4098343 (ipc=12.2) sim_rate=36922 (inst/sec) elapsed = 0:0:01:51 / Tue Apr 16 16:50:37 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (102984,44157), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(102985,44157)
GPGPU-Sim uArch: cycles simulated: 147657  inst.: 4111417 (ipc=12.2) sim_rate=36709 (inst/sec) elapsed = 0:0:01:52 / Tue Apr 16 16:50:38 2019
GPGPU-Sim uArch: cycles simulated: 148657  inst.: 4121774 (ipc=12.2) sim_rate=36475 (inst/sec) elapsed = 0:0:01:53 / Tue Apr 16 16:50:39 2019
GPGPU-Sim uArch: cycles simulated: 149657  inst.: 4130225 (ipc=12.1) sim_rate=36230 (inst/sec) elapsed = 0:0:01:54 / Tue Apr 16 16:50:40 2019
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(50,0,0) tid=(214,0,0)
GPGPU-Sim uArch: cycles simulated: 150657  inst.: 4139490 (ipc=12.1) sim_rate=35995 (inst/sec) elapsed = 0:0:01:55 / Tue Apr 16 16:50:41 2019
GPGPU-Sim uArch: cycles simulated: 151657  inst.: 4148160 (ipc=12.1) sim_rate=35760 (inst/sec) elapsed = 0:0:01:56 / Tue Apr 16 16:50:42 2019
GPGPU-Sim uArch: cycles simulated: 152657  inst.: 4156953 (ipc=12.0) sim_rate=35529 (inst/sec) elapsed = 0:0:01:57 / Tue Apr 16 16:50:43 2019
GPGPU-Sim uArch: cycles simulated: 153657  inst.: 4165862 (ipc=12.0) sim_rate=35303 (inst/sec) elapsed = 0:0:01:58 / Tue Apr 16 16:50:44 2019
GPGPU-Sim uArch: cycles simulated: 154657  inst.: 4174522 (ipc=12.0) sim_rate=35080 (inst/sec) elapsed = 0:0:01:59 / Tue Apr 16 16:50:45 2019
GPGPU-Sim uArch: cycles simulated: 156157  inst.: 4189886 (ipc=12.0) sim_rate=34915 (inst/sec) elapsed = 0:0:02:00 / Tue Apr 16 16:50:46 2019
GPGPU-Sim uArch: cycles simulated: 157157  inst.: 4200770 (ipc=12.0) sim_rate=34717 (inst/sec) elapsed = 0:0:02:01 / Tue Apr 16 16:50:47 2019
GPGPU-Sim uArch: cycles simulated: 158157  inst.: 4210165 (ipc=11.9) sim_rate=34509 (inst/sec) elapsed = 0:0:02:02 / Tue Apr 16 16:50:48 2019
GPGPU-Sim uArch: cycles simulated: 159657  inst.: 4223785 (ipc=11.9) sim_rate=34339 (inst/sec) elapsed = 0:0:02:03 / Tue Apr 16 16:50:49 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (115538,44157), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(115539,44157)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(60,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (116378,44157), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(116379,44157)
GPGPU-Sim uArch: cycles simulated: 160657  inst.: 4238255 (ipc=11.9) sim_rate=34179 (inst/sec) elapsed = 0:0:02:04 / Tue Apr 16 16:50:50 2019
GPGPU-Sim uArch: cycles simulated: 162157  inst.: 4257004 (ipc=11.9) sim_rate=34056 (inst/sec) elapsed = 0:0:02:05 / Tue Apr 16 16:50:51 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (118324,44157), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(118325,44157)
GPGPU-Sim uArch: cycles simulated: 163157  inst.: 4272016 (ipc=11.9) sim_rate=33904 (inst/sec) elapsed = 0:0:02:06 / Tue Apr 16 16:50:52 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (119763,44157), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (119807,44157), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 164157  inst.: 4280027 (ipc=11.9) sim_rate=33701 (inst/sec) elapsed = 0:0:02:07 / Tue Apr 16 16:50:53 2019
GPGPU-Sim uArch: cycles simulated: 165157  inst.: 4289829 (ipc=11.9) sim_rate=33514 (inst/sec) elapsed = 0:0:02:08 / Tue Apr 16 16:50:54 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (121482,44157), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 166157  inst.: 4298946 (ipc=11.9) sim_rate=33325 (inst/sec) elapsed = 0:0:02:09 / Tue Apr 16 16:50:55 2019
GPGPU-Sim uArch: cycles simulated: 167157  inst.: 4307584 (ipc=11.8) sim_rate=33135 (inst/sec) elapsed = 0:0:02:10 / Tue Apr 16 16:50:56 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (123553,44157), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 168157  inst.: 4316605 (ipc=11.8) sim_rate=32951 (inst/sec) elapsed = 0:0:02:11 / Tue Apr 16 16:50:57 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(38,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (124537,44157), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 170157  inst.: 4336582 (ipc=11.8) sim_rate=32852 (inst/sec) elapsed = 0:0:02:12 / Tue Apr 16 16:50:58 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (126190,44157), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 171157  inst.: 4346576 (ipc=11.8) sim_rate=32681 (inst/sec) elapsed = 0:0:02:13 / Tue Apr 16 16:50:59 2019
GPGPU-Sim uArch: cycles simulated: 172157  inst.: 4358962 (ipc=11.8) sim_rate=32529 (inst/sec) elapsed = 0:0:02:14 / Tue Apr 16 16:51:00 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (128379,44157), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 173657  inst.: 4372788 (ipc=11.8) sim_rate=32391 (inst/sec) elapsed = 0:0:02:15 / Tue Apr 16 16:51:01 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (129890,44157), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (130235,44157), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 175157  inst.: 4386235 (ipc=11.7) sim_rate=32251 (inst/sec) elapsed = 0:0:02:16 / Tue Apr 16 16:51:02 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (131827,44157), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 176157  inst.: 4396043 (ipc=11.7) sim_rate=32087 (inst/sec) elapsed = 0:0:02:17 / Tue Apr 16 16:51:03 2019
GPGPU-Sim uArch: cycles simulated: 177157  inst.: 4405690 (ipc=11.7) sim_rate=31925 (inst/sec) elapsed = 0:0:02:18 / Tue Apr 16 16:51:04 2019
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(44,0,0) tid=(312,0,0)
GPGPU-Sim uArch: cycles simulated: 178657  inst.: 4418831 (ipc=11.7) sim_rate=31790 (inst/sec) elapsed = 0:0:02:19 / Tue Apr 16 16:51:05 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (136426,44157), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 181157  inst.: 4441435 (ipc=11.6) sim_rate=31724 (inst/sec) elapsed = 0:0:02:20 / Tue Apr 16 16:51:06 2019
GPGPU-Sim uArch: cycles simulated: 182657  inst.: 4458117 (ipc=11.6) sim_rate=31617 (inst/sec) elapsed = 0:0:02:21 / Tue Apr 16 16:51:07 2019
GPGPU-Sim uArch: cycles simulated: 184657  inst.: 4476682 (ipc=11.6) sim_rate=31525 (inst/sec) elapsed = 0:0:02:22 / Tue Apr 16 16:51:08 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (140940,44157), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 186157  inst.: 4490978 (ipc=11.6) sim_rate=31405 (inst/sec) elapsed = 0:0:02:23 / Tue Apr 16 16:51:09 2019
GPGPU-Sim uArch: cycles simulated: 187657  inst.: 4504400 (ipc=11.5) sim_rate=31280 (inst/sec) elapsed = 0:0:02:24 / Tue Apr 16 16:51:10 2019
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(51,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (144456,44157), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 189157  inst.: 4517643 (ipc=11.5) sim_rate=31156 (inst/sec) elapsed = 0:0:02:25 / Tue Apr 16 16:51:11 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (146825,44157), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 191157  inst.: 4536136 (ipc=11.5) sim_rate=31069 (inst/sec) elapsed = 0:0:02:26 / Tue Apr 16 16:51:12 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (147742,44157), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 193157  inst.: 4553900 (ipc=11.4) sim_rate=30978 (inst/sec) elapsed = 0:0:02:27 / Tue Apr 16 16:51:13 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (149683,44157), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (149866,44157), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 194657  inst.: 4567615 (ipc=11.4) sim_rate=30862 (inst/sec) elapsed = 0:0:02:28 / Tue Apr 16 16:51:14 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (151272,44157), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 195657  inst.: 4576737 (ipc=11.4) sim_rate=30716 (inst/sec) elapsed = 0:0:02:29 / Tue Apr 16 16:51:15 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (151510,44157), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (152004,44157), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (152241,44157), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (152291,44157), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (152596,44157), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (153145,44157), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 197657  inst.: 4595043 (ipc=11.4) sim_rate=30633 (inst/sec) elapsed = 0:0:02:30 / Tue Apr 16 16:51:16 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (154242,44157), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (154810,44157), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 199157  inst.: 4607314 (ipc=11.3) sim_rate=30512 (inst/sec) elapsed = 0:0:02:31 / Tue Apr 16 16:51:17 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(58,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (155934,44157), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (156227,44157), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (156441,44157), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (157372,44157), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (157714,44157), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (157916,44157), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 202657  inst.: 4629236 (ipc=11.2) sim_rate=30455 (inst/sec) elapsed = 0:0:02:32 / Tue Apr 16 16:51:18 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (159686,44157), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (160038,44157), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (160353,44157), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (160560,44157), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 205657  inst.: 4641478 (ipc=11.1) sim_rate=30336 (inst/sec) elapsed = 0:0:02:33 / Tue Apr 16 16:51:19 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (161799,44157), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (164482,44157), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (164810,44157), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (165634,44157), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 210157  inst.: 4655399 (ipc=10.9) sim_rate=30229 (inst/sec) elapsed = 0:0:02:34 / Tue Apr 16 16:51:20 2019
GPGPU-Sim uArch: cycles simulated: 214157  inst.: 4665256 (ipc=10.7) sim_rate=30098 (inst/sec) elapsed = 0:0:02:35 / Tue Apr 16 16:51:21 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (171071,44157), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (171565,44157), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (172292,44157), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 219157  inst.: 4673274 (ipc=10.4) sim_rate=29956 (inst/sec) elapsed = 0:0:02:36 / Tue Apr 16 16:51:22 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (175873,44157), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (176398,44157), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 176399
gpu_sim_insn = 1823993
gpu_ipc =      10.3402
gpu_tot_sim_cycle = 220556
gpu_tot_sim_insn = 4674074
gpu_tot_ipc =      21.1922
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 209405
gpu_stall_icnt2sh    = 1056965
gpu_total_sim_rate=29962

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 356544
	L1I_total_cache_misses = 2059
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 20973, Miss = 17247, Miss_rate = 0.822, Pending_hits = 1970, Reservation_fails = 133153
	L1D_cache_core[1]: Access = 23290, Miss = 19367, Miss_rate = 0.832, Pending_hits = 2008, Reservation_fails = 147938
	L1D_cache_core[2]: Access = 20501, Miss = 16525, Miss_rate = 0.806, Pending_hits = 1854, Reservation_fails = 127918
	L1D_cache_core[3]: Access = 22822, Miss = 18655, Miss_rate = 0.817, Pending_hits = 2030, Reservation_fails = 141014
	L1D_cache_core[4]: Access = 24481, Miss = 20085, Miss_rate = 0.820, Pending_hits = 2261, Reservation_fails = 149170
	L1D_cache_core[5]: Access = 21070, Miss = 17088, Miss_rate = 0.811, Pending_hits = 1953, Reservation_fails = 136960
	L1D_cache_core[6]: Access = 21463, Miss = 17726, Miss_rate = 0.826, Pending_hits = 1873, Reservation_fails = 141535
	L1D_cache_core[7]: Access = 20869, Miss = 17252, Miss_rate = 0.827, Pending_hits = 1922, Reservation_fails = 135704
	L1D_cache_core[8]: Access = 21606, Miss = 17425, Miss_rate = 0.806, Pending_hits = 1999, Reservation_fails = 133995
	L1D_cache_core[9]: Access = 19576, Miss = 15824, Miss_rate = 0.808, Pending_hits = 1802, Reservation_fails = 124168
	L1D_cache_core[10]: Access = 23449, Miss = 19235, Miss_rate = 0.820, Pending_hits = 2120, Reservation_fails = 150723
	L1D_cache_core[11]: Access = 21587, Miss = 17381, Miss_rate = 0.805, Pending_hits = 1927, Reservation_fails = 136774
	L1D_cache_core[12]: Access = 20184, Miss = 16663, Miss_rate = 0.826, Pending_hits = 1822, Reservation_fails = 132074
	L1D_cache_core[13]: Access = 21129, Miss = 17240, Miss_rate = 0.816, Pending_hits = 1896, Reservation_fails = 135158
	L1D_cache_core[14]: Access = 21339, Miss = 17664, Miss_rate = 0.828, Pending_hits = 1945, Reservation_fails = 136513
	L1D_total_cache_accesses = 324339
	L1D_total_cache_misses = 265377
	L1D_total_cache_miss_rate = 0.8182
	L1D_total_cache_pending_hits = 29382
	L1D_total_cache_reservation_fails = 2062797
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.054
L1C_cache:
	L1C_total_cache_accesses = 60703
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0079
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29300
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 152359
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1255401
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60223
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 82
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 113018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 807396
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 354485
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2059
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1122, 1148, 1580, 1096, 1096, 1541, 1539, 1135, 1122, 1580, 1081, 1515, 1096, 664, 1081, 1122, 606, 606, 580, 554, 999, 606, 999, 606, 1064, 1431, 580, 576, 606, 1049, 606, 606, 621, 595, 1027, 569, 634, 539, 606, 621, 1027, 595, 569, 595, 565, 1064, 634, 1079, 
gpgpu_n_tot_thrd_icount = 20992160
gpgpu_n_tot_w_icount = 656005
gpgpu_n_stall_shd_mem = 2236596
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 152359
gpgpu_n_mem_write_global = 114334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 515996
gpgpu_n_store_insn = 127468
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 581069
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2233185
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3753212	W0_Idle:455025	W0_Scoreboard:824846	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105448
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1218872 {8:152359,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4576784 {40:114291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20720824 {136:152359,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 914672 {8:114334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 203 
maxdqlatency = 0 
maxmflatency = 745 
averagemflatency = 241 
max_icnt2mem_latency = 495 
max_icnt2sh_latency = 220555 
mrq_lat_table:8472 	301 	274 	466 	583 	167 	47 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	161591 	104526 	591 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	77174 	76749 	66536 	29423 	15608 	1308 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15838 	67275 	64535 	4715 	11 	0 	0 	1 	6 	22 	458 	7930 	16693 	41307 	47917 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	328 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         9        14        14        32        32        28        23        47        25        24        39         6         9        19         9 
dram[1]:         5         9        14        14        31        31        28        32        47        34        36        29         7         9         5         9 
dram[2]:         6         6        14        14        31        29        33        25        40        56        51        33        15         6        18        15 
dram[3]:         6         9        14        16        34        29        24        23        45        52        52        44        11         5         6        10 
dram[4]:         5         5        14        16        33        28        25        26        44        55        52        49         8         5        19        15 
dram[5]:         7         6        14        16        33        28        30        30        44        38        41        40         7         7         7         6 
maximum service time to same row:
dram[0]:     21547     25459     16478     10649     19165     15391     28203     23908     10695     17291     46547     30844     23373     19448     18406     19389 
dram[1]:     24607     32242     16711     12801     19510     25985     26781     16828     28287     13525     14762     15346     17593     16764     25836     19542 
dram[2]:     58631     32563     24552     20300     14153     20809     23544     15646     22459     24933     22618     17341     22205     31741     28378     24984 
dram[3]:     28189     27779     24349     21891     21008     13059     37181     17517     15438     18153     32353     22681     15230     27903     41099     18374 
dram[4]:     32299     23131      9546     21594     21583     11967     13982     21631     29750     27693     16632     24243     38328     18796     26781     22659 
dram[5]:     22866     26790     15464     14143     14855     22337     47143     28806     17053     16086     23456     17971     30221     19312     26353     50667 
average row accesses per activate:
dram[0]:  1.555556  2.000000  1.843137  1.775510  2.294118  2.015385  2.923077  3.567568  4.470588  3.439024  2.445783  3.040000  1.979592  2.020833  2.195122  1.952381 
dram[1]:  2.125000  1.843750  1.977273  2.100000  3.000000  2.400000  3.333333  3.514286  3.441860  3.413043  3.122449  2.701754  2.046512  2.071429  1.659091  2.073171 
dram[2]:  2.115385  2.000000  1.888889  1.924528  2.390244  2.542857  3.781250  3.500000  3.525000  4.612903  2.759259  2.758065  2.146342  1.872340  2.466667  2.312500 
dram[3]:  2.473684  2.032258  1.782609  1.780000  2.534884  2.477273  3.268293  3.230769  3.325000  3.456522  2.684211  3.190476  2.162791  2.454545  2.227273  2.535714 
dram[4]:  1.560976  1.970588  1.842105  2.230769  2.325581  2.642857  3.086957  4.033333  3.775000  3.547619  3.235294  3.717949  2.300000  1.937500  2.388889  2.620690 
dram[5]:  2.103448  2.103448  1.758621  1.826923  2.428571  2.279070  3.588235  4.379310  3.386364  3.254902  3.291667  3.511628  1.931818  1.951220  2.162162  1.941176 
average row locality = 10360/4026 = 2.573274
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        78        71        76       107       121       129       114       114       103       146       115        90        93        90        82 
dram[1]:        68        59        70        71        92        80       111       107       113       122       117       117        84        83        73        85 
dram[2]:        55        54        72        92        93        86       104       114       108       109       116       126        84        82        74        74 
dram[3]:        47        63        71        73       101       106       115       109       100       126       114       102        89        79        98        71 
dram[4]:        64        67        91        71        94       106       123       102       113       116       119       109       105        88        86        76 
dram[5]:        61        61        87        79        97        94       104       110       111       127       123       114        81        78        80        66 
total reads: 8947
bank skew: 146/47 = 3.11
chip skew: 1585/1443 = 1.10
number of total write accesses:
dram[0]:         0         0        23        11        10        10        23        18        38        38        57        37         7         4         0         0 
dram[1]:         0         0        17        13         1         4        19        16        35        35        36        37         4         4         0         0 
dram[2]:         0         0        13        10         5         3        17        19        33        34        33        45         4         6         0         0 
dram[3]:         0         0        11        16         8         3        19        17        33        33        39        32         4         2         0         0 
dram[4]:         0         0        14        16         6         5        19        19        38        33        46        36        10         5         0         0 
dram[5]:         0         0        15        16         5         4        18        17        38        39        35        37         4         2         0         0 
total reads: 1413
min_bank_accesses = 0!
chip skew: 276/217 = 1.27
average mf latency per bank:
dram[0]:       2293      2046      2049      2281     12966     11534      9709      9830      5600      4834      4053      4812      3139      2796      2701      2574
dram[1]:       2333      2526      1951      2140     15152     18319     10240     11042      5125      5391      4862      5009      3311      3185      2598      2618
dram[2]:       2474      2323      2186      1964     15958     17418     11009     10711      5288      5732      5048      4251      3065      7488      2719      2888
dram[3]:       2725      2426      2234      2064     14095     14657      9990     10381      5474      5135      5087      5593      3418      3311      2564      2742
dram[4]:       2931      2462      2243      2022     16608     14926     10508     11907      5520      5671      4810      5640      3024      2981      2903      2797
dram[5]:       2641      2554      2048      2120     15505     15822     10755     10375      5185      4944      5112      4938      3541      3211      2744      2336
maximum mf latency per bank:
dram[0]:        551       594       542       510       585       516       535       649       580       529       624       617       547       514       549       512
dram[1]:        479       537       490       513       542       585       542       618       583       565       548       585       503       531       520       634
dram[2]:        519       508       526       584       587       642       594       745       618       577       611       570       491       625       625       588
dram[3]:        538       518       613       544       582       587       555       571       605       605       604       607       596       591       591       602
dram[4]:        551       553       633       496       616       597       621       730       666       609       612       608       613       572       582       580
dram[5]:        533       481       533       489       587       560       489       524       558       546       581       565       544       596       598       531

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291129 n_nop=286106 n_act=768 n_pre=752 n_req=1861 n_rd=3170 n_write=333 bw_util=0.02406
n_activity=40202 dram_eff=0.1743
bk0: 112a 289954i bk1: 156a 289795i bk2: 142a 289366i bk3: 152a 289389i bk4: 214a 289219i bk5: 242a 288706i bk6: 258a 288713i bk7: 228a 289068i bk8: 228a 289295i bk9: 206a 289098i bk10: 292a 287530i bk11: 230a 288502i bk12: 180a 289185i bk13: 186a 289397i bk14: 180a 289681i bk15: 164a 289645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0355993
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291129 n_nop=286682 n_act=653 n_pre=637 n_req=1673 n_rd=2904 n_write=253 bw_util=0.02169
n_activity=36776 dram_eff=0.1717
bk0: 136a 290013i bk1: 118a 290054i bk2: 140a 289487i bk3: 142a 289584i bk4: 184a 289804i bk5: 160a 289741i bk6: 222a 289326i bk7: 214a 289394i bk8: 226a 289197i bk9: 244a 288975i bk10: 234a 288948i bk11: 234a 288602i bk12: 168a 289574i bk13: 166a 289625i bk14: 146a 289653i bk15: 170a 289711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0237146
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291129 n_nop=286740 n_act=634 n_pre=618 n_req=1665 n_rd=2886 n_write=251 bw_util=0.02155
n_activity=35661 dram_eff=0.1759
bk0: 110a 290205i bk1: 108a 290190i bk2: 144a 289613i bk3: 184a 289266i bk4: 186a 289553i bk5: 172a 289647i bk6: 208a 289444i bk7: 228a 289077i bk8: 216a 289196i bk9: 218a 289268i bk10: 232a 288748i bk11: 252a 288286i bk12: 168a 289586i bk13: 164a 289476i bk14: 148a 290009i bk15: 148a 289883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0325457
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291129 n_nop=286668 n_act=646 n_pre=630 n_req=1681 n_rd=2928 n_write=257 bw_util=0.02188
n_activity=36217 dram_eff=0.1759
bk0: 94a 290439i bk1: 126a 290084i bk2: 142a 289549i bk3: 146a 289297i bk4: 202a 289482i bk5: 212a 289347i bk6: 230a 289290i bk7: 218a 289298i bk8: 200a 289233i bk9: 252a 288916i bk10: 228a 288607i bk11: 204a 289091i bk12: 178a 289550i bk13: 158a 289877i bk14: 196a 289551i bk15: 142a 290079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0190088
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291129 n_nop=286460 n_act=667 n_pre=651 n_req=1777 n_rd=3060 n_write=291 bw_util=0.02302
n_activity=36381 dram_eff=0.1842
bk0: 128a 289764i bk1: 134a 289917i bk2: 182a 289186i bk3: 142a 289524i bk4: 188a 289472i bk5: 212a 289302i bk6: 246a 288887i bk7: 204a 289379i bk8: 226a 289018i bk9: 232a 288934i bk10: 238a 288504i bk11: 218a 289061i bk12: 210a 289239i bk13: 176a 289319i bk14: 172a 289778i bk15: 152a 290005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0415726
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=291129 n_nop=286617 n_act=658 n_pre=642 n_req=1703 n_rd=2946 n_write=266 bw_util=0.02207
n_activity=37569 dram_eff=0.171
bk0: 122a 290134i bk1: 122a 290183i bk2: 174a 289194i bk3: 158a 289281i bk4: 194a 289506i bk5: 188a 289475i bk6: 208a 289486i bk7: 220a 289477i bk8: 222a 288983i bk9: 254a 288726i bk10: 246a 288783i bk11: 228a 288942i bk12: 162a 289615i bk13: 156a 289689i bk14: 160a 289842i bk15: 132a 289979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0198057

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22183, Miss = 803, Miss_rate = 0.036, Pending_hits = 15, Reservation_fails = 228
L2_cache_bank[1]: Access = 21730, Miss = 782, Miss_rate = 0.036, Pending_hits = 11, Reservation_fails = 29
L2_cache_bank[2]: Access = 22030, Miss = 728, Miss_rate = 0.033, Pending_hits = 10, Reservation_fails = 114
L2_cache_bank[3]: Access = 22314, Miss = 724, Miss_rate = 0.032, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 21849, Miss = 706, Miss_rate = 0.032, Pending_hits = 12, Reservation_fails = 179
L2_cache_bank[5]: Access = 23173, Miss = 737, Miss_rate = 0.032, Pending_hits = 7, Reservation_fails = 120
L2_cache_bank[6]: Access = 22231, Miss = 735, Miss_rate = 0.033, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 22062, Miss = 729, Miss_rate = 0.033, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 22466, Miss = 795, Miss_rate = 0.035, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 22268, Miss = 735, Miss_rate = 0.033, Pending_hits = 8, Reservation_fails = 39
L2_cache_bank[10]: Access = 22393, Miss = 744, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 22099, Miss = 729, Miss_rate = 0.033, Pending_hits = 15, Reservation_fails = 0
L2_total_cache_accesses = 266798
L2_total_cache_misses = 8947
L2_total_cache_miss_rate = 0.0335
L2_total_cache_pending_hits = 98
L2_total_cache_reservation_fails = 709
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 144511
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 88
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113159
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1106
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 101
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.262
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=876624
icnt_total_pkts_simt_to_mem=381239
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 29.9327
	minimum = 6
	maximum = 247
Network latency average = 20.6293
	minimum = 6
	maximum = 236
Slowest packet = 46890
Flit latency average = 17.7011
	minimum = 6
	maximum = 236
Slowest flit = 309370
Fragmentation average = 0.0348557
	minimum = 0
	maximum = 215
Injected packet rate average = 0.102657
	minimum = 0.0829256 (at node 9)
	maximum = 0.117518 (at node 25)
Accepted packet rate average = 0.102657
	minimum = 0.0829256 (at node 9)
	maximum = 0.117518 (at node 25)
Injected flit rate average = 0.244226
	minimum = 0.117263 (at node 9)
	maximum = 0.39668 (at node 24)
Accepted flit rate average= 0.244226
	minimum = 0.160205 (at node 20)
	maximum = 0.35634 (at node 4)
Injected packet length average = 2.37906
Accepted packet length average = 2.37906
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1758 (7 samples)
	minimum = 6 (7 samples)
	maximum = 143.714 (7 samples)
Network latency average = 15.4451 (7 samples)
	minimum = 6 (7 samples)
	maximum = 111.429 (7 samples)
Flit latency average = 15.1542 (7 samples)
	minimum = 6 (7 samples)
	maximum = 109.429 (7 samples)
Fragmentation average = 0.00497939 (7 samples)
	minimum = 0 (7 samples)
	maximum = 30.7143 (7 samples)
Injected packet rate average = 0.0451319 (7 samples)
	minimum = 0.0307329 (7 samples)
	maximum = 0.10551 (7 samples)
Accepted packet rate average = 0.0451319 (7 samples)
	minimum = 0.0307329 (7 samples)
	maximum = 0.10551 (7 samples)
Injected flit rate average = 0.094781 (7 samples)
	minimum = 0.0475509 (7 samples)
	maximum = 0.202426 (7 samples)
Accepted flit rate average = 0.094781 (7 samples)
	minimum = 0.0580639 (7 samples)
	maximum = 0.244472 (7 samples)
Injected packet size average = 2.10009 (7 samples)
Accepted packet size average = 2.10009 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 36 sec (156 sec)
gpgpu_simulation_rate = 29962 (inst/sec)
gpgpu_simulation_rate = 1413 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,220556)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,220556)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,220556)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,220556)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,220556)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,220556)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,220556)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,220556)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,220556)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,220556)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,220556)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,220556)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,220556)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,220556)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,220556)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,220556)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,220556)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,220556)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,220556)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,220556)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,220556)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,220556)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,220556)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,220556)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,220556)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,220556)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,220556)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,220556)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,220556)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,220556)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,220556)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,220556)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,220556)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,220556)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,220556)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,220556)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,220556)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,220556)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,220556)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,220556)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,220556)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,220556)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,220556)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,220556)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,220556)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(34,0,0) tid=(286,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(17,0,0) tid=(350,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(16,0,0) tid=(446,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(6,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 221056  inst.: 5014602 (ipc=681.1) sim_rate=31737 (inst/sec) elapsed = 0:0:02:38 / Tue Apr 16 16:51:24 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(27,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1696,220556), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1697,220556)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1712,220556), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1713,220556)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1733,220556), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1734,220556)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1751,220556), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1752,220556)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1766,220556), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1767,220556)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1893,220556), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1894,220556)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1964,220556), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1965,220556)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(51,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 222556  inst.: 5161502 (ipc=243.7) sim_rate=32462 (inst/sec) elapsed = 0:0:02:39 / Tue Apr 16 16:51:25 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2081,220556), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2082,220556)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2126,220556), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2127,220556)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2135,220556), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2136,220556)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2174,220556), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2175,220556)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2199,220556), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2200,220556)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2313,220556), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2314,220556)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2335,220556), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2336,220556)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2340,220556), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2341,220556)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2355,220556), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2356,220556)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2373,220556), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2374,220556)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2376,220556), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2377,220556)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2385,220556), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2413,220556), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 223056  inst.: 5243199 (ipc=227.7) sim_rate=32769 (inst/sec) elapsed = 0:0:02:40 / Tue Apr 16 16:51:26 2019
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(54,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2636,220556), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2708,220556), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2733,220556), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2736,220556), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2750,220556), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2836,220556), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2914,220556), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2916,220556), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3064,220556), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3067,220556), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3098,220556), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3187,220556), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3198,220556), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3201,220556), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3210,220556), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3273,220556), 2 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(42,0,0) tid=(423,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3342,220556), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3361,220556), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3384,220556), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3397,220556), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 224056  inst.: 5365503 (ipc=197.6) sim_rate=33326 (inst/sec) elapsed = 0:0:02:41 / Tue Apr 16 16:51:27 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3742,220556), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3745,220556), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3838,220556), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3871,220556), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3883,220556), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3898,220556), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3952,220556), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3964,220556), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3966,220556), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3967,220556), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3976,220556), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4054,220556), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4066,220556), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4111,220556), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4138,220556), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4141,220556), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4150,220556), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4165,220556), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4264,220556), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4276,220556), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4279,220556), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4300,220556), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4321,220556), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 7.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 4322
gpu_sim_insn = 731316
gpu_ipc =     169.2078
gpu_tot_sim_cycle = 224878
gpu_tot_sim_insn = 5405390
gpu_tot_ipc =      24.0370
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 209405
gpu_stall_icnt2sh    = 1057239
gpu_total_sim_rate=33573

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 370584
	L1I_total_cache_misses = 2059
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 21293, Miss = 17501, Miss_rate = 0.822, Pending_hits = 2014, Reservation_fails = 135646
	L1D_cache_core[1]: Access = 23530, Miss = 19557, Miss_rate = 0.831, Pending_hits = 2044, Reservation_fails = 150549
	L1D_cache_core[2]: Access = 20901, Miss = 16840, Miss_rate = 0.806, Pending_hits = 1910, Reservation_fails = 130528
	L1D_cache_core[3]: Access = 23102, Miss = 18878, Miss_rate = 0.817, Pending_hits = 2069, Reservation_fails = 143447
	L1D_cache_core[4]: Access = 24801, Miss = 20340, Miss_rate = 0.820, Pending_hits = 2305, Reservation_fails = 152028
	L1D_cache_core[5]: Access = 21470, Miss = 17407, Miss_rate = 0.811, Pending_hits = 2009, Reservation_fails = 139497
	L1D_cache_core[6]: Access = 21783, Miss = 17977, Miss_rate = 0.825, Pending_hits = 1917, Reservation_fails = 143803
	L1D_cache_core[7]: Access = 21189, Miss = 17508, Miss_rate = 0.826, Pending_hits = 1966, Reservation_fails = 138569
	L1D_cache_core[8]: Access = 22006, Miss = 17744, Miss_rate = 0.806, Pending_hits = 2055, Reservation_fails = 136540
	L1D_cache_core[9]: Access = 19896, Miss = 16076, Miss_rate = 0.808, Pending_hits = 1845, Reservation_fails = 126512
	L1D_cache_core[10]: Access = 23769, Miss = 19487, Miss_rate = 0.820, Pending_hits = 2164, Reservation_fails = 153602
	L1D_cache_core[11]: Access = 21987, Miss = 17697, Miss_rate = 0.805, Pending_hits = 1983, Reservation_fails = 139427
	L1D_cache_core[12]: Access = 20504, Miss = 16915, Miss_rate = 0.825, Pending_hits = 1865, Reservation_fails = 134575
	L1D_cache_core[13]: Access = 21449, Miss = 17493, Miss_rate = 0.816, Pending_hits = 1940, Reservation_fails = 137975
	L1D_cache_core[14]: Access = 21659, Miss = 17918, Miss_rate = 0.827, Pending_hits = 1989, Reservation_fails = 138709
	L1D_total_cache_accesses = 329339
	L1D_total_cache_misses = 269338
	L1D_total_cache_miss_rate = 0.8178
	L1D_total_cache_pending_hits = 30075
	L1D_total_cache_reservation_fails = 2101407
	L1D_cache_data_port_util = 0.010
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 65711
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 29985
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 152660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1258251
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65231
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 116678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 843156
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 368525
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2059
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1178, 1204, 1636, 1152, 1152, 1597, 1595, 1191, 1178, 1636, 1137, 1571, 1152, 720, 1137, 1178, 634, 634, 608, 582, 1027, 634, 1027, 634, 1092, 1459, 608, 604, 634, 1077, 634, 634, 649, 623, 1055, 597, 662, 567, 634, 649, 1055, 623, 597, 623, 593, 1092, 662, 1107, 
gpgpu_n_tot_thrd_icount = 21890208
gpgpu_n_tot_w_icount = 684069
gpgpu_n_stall_shd_mem = 2275206
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 152660
gpgpu_n_mem_write_global = 118334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 547996
gpgpu_n_store_insn = 221224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 715642
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2271795
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3817770	W0_Idle:472298	W0_Scoreboard:837285	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:117	W18:195	W19:572	W20:728	W21:1248	W22:1820	W23:1716	W24:1885	W25:1820	W26:1482	W27:819	W28:377	W29:143	W30:52	W31:0	W32:120512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1221280 {8:152660,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4736784 {40:118291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20761760 {136:152660,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946672 {8:118334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 203 
maxdqlatency = 0 
maxmflatency = 745 
averagemflatency = 242 
max_icnt2mem_latency = 495 
max_icnt2sh_latency = 224877 
mrq_lat_table:8660 	306 	287 	509 	629 	221 	85 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	162397 	107928 	684 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	77539 	76909 	66663 	29740 	18001 	2247 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	15969 	67436 	64544 	4715 	11 	0 	0 	1 	6 	22 	458 	7930 	16693 	41307 	51917 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	330 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         9        14        14        32        32        28        23        47        25        24        39         6         9        19         9 
dram[1]:         5         9        14        14        31        31        28        32        47        34        36        29         7         9         5         9 
dram[2]:         6         6        14        14        31        29        33        25        40        56        51        33        15         6        18        15 
dram[3]:         6         9        14        16        34        29        24        23        45        52        52        44        11         5         6        10 
dram[4]:         5         5        14        16        33        28        25        26        44        55        52        49         8         5        19        15 
dram[5]:         7         6        14        16        33        28        30        30        44        38        41        40         7         7         7         6 
maximum service time to same row:
dram[0]:     21547     25459     16478     10649     19165     15391     28203     23908     10695     17291     46547     30844     23373     19448     18406     19389 
dram[1]:     24607     32242     16711     12801     19510     25985     26781     16828     28287     13525     14762     15346     17593     16764     25836     19542 
dram[2]:     58631     32563     24552     20300     14153     20809     23544     15646     22459     24933     22618     17341     22205     31741     28378     24984 
dram[3]:     28189     27779     24349     21891     21008     13059     37181     17517     15438     18153     32353     22681     15230     27903     41099     18374 
dram[4]:     32299     23131      9546     21594     21583     11967     13982     21631     29750     27693     16632     24243     38328     18796     26781     22659 
dram[5]:     22866     26790     15464     14143     14855     22337     47143     28806     17053     16086     23456     17971     30221     19312     26353     50667 
average row accesses per activate:
dram[0]:  1.555556  2.000000  2.372549  2.244898  2.294118  2.015385  2.923077  3.567568  4.470588  3.439024  2.445783  3.040000  1.979592  2.020833  2.195122  1.952381 
dram[1]:  2.125000  1.843750  2.954545  2.975000  3.000000  2.400000  3.333333  3.514286  3.441860  3.413043  3.122449  2.701754  2.046512  2.071429  1.659091  2.073171 
dram[2]:  2.115385  2.000000  2.444444  2.188679  2.390244  2.542857  3.781250  3.500000  3.525000  4.612903  2.759259  2.758065  2.146342  1.872340  2.466667  2.312500 
dram[3]:  2.473684  2.032258  2.543478  2.720000  2.534884  2.477273  3.268293  3.230769  3.325000  3.456522  2.684211  3.190476  2.162791  2.454545  2.227273  2.535714 
dram[4]:  1.560976  1.970588  2.241379  3.051282  2.325581  2.642857  3.086957  4.033333  3.775000  3.547619  3.235294  3.717949  2.300000  1.937500  2.388889  2.620690 
dram[5]:  2.103448  2.103448  2.396552  2.673077  2.428571  2.279070  3.588235  4.379310  3.386364  3.254902  3.291667  3.511628  1.931818  1.951220  2.162162  1.941176 
average row locality = 10747/4027 = 2.668736
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        56        78        80        84       107       121       129       114       114       103       146       115        90        93        90        82 
dram[1]:        68        59        82        81        92        80       111       107       113       122       117       117        84        83        73        85 
dram[2]:        55        54        80        97        93        86       104       114       108       109       116       126        84        82        74        74 
dram[3]:        47        63        82        87       101       106       115       109       100       126       114       102        89        79        98        71 
dram[4]:        64        67        99        82        94       106       123       102       113       116       119       109       105        88        86        76 
dram[5]:        61        61        97        91        97        94       104       110       111       127       123       114        81        78        80        66 
total reads: 9065
bank skew: 146/47 = 3.11
chip skew: 1602/1456 = 1.10
number of total write accesses:
dram[0]:         0         0        41        26        10        10        23        18        38        38        57        37         7         4         0         0 
dram[1]:         0         0        48        38         1         4        19        16        35        35        36        37         4         4         0         0 
dram[2]:         0         0        30        19         5         3        17        19        33        34        33        45         4         6         0         0 
dram[3]:         0         0        35        49         8         3        19        17        33        33        39        32         4         2         0         0 
dram[4]:         0         0        31        37         6         5        19        19        38        33        46        36        10         5         0         0 
dram[5]:         0         0        42        48         5         4        18        17        38        39        35        37         4         2         0         0 
total reads: 1682
min_bank_accesses = 0!
chip skew: 309/248 = 1.25
average mf latency per bank:
dram[0]:       2293      2046      1744      1981     13361     11874      9833     10013      5600      4834      4053      4812      3139      2796      2701      2574
dram[1]:       2333      2526      1469      1670     15676     18834     10411     11210      5125      5391      4862      5009      3311      3185      2598      2618
dram[2]:       2474      2323      1868      1920     16448     18025     11199     10888      5288      5732      5048      4251      3065     11332      2719      2888
dram[3]:       2725      2426      1766      1527     14565     15099     10126     10520      5474      5135      5087      5593      3418      3311      2564      2742
dram[4]:       2931      2462      1993      1688     17043     15318     10642     12056      5520      5671      4810      5640      3024      2981      2903      2797
dram[5]:       2641      2554      1636      1598     15926     16255     10913     10523      5185      4944      5112      4938      3541      3211      2744      2336
maximum mf latency per bank:
dram[0]:        551       594       542       510       585       529       535       649       580       529       624       617       547       514       549       512
dram[1]:        479       537       567       513       586       585       542       618       583       565       548       585       503       531       520       634
dram[2]:        519       508       526       636       587       642       594       745       618       577       611       570       491       625       625       588
dram[3]:        538       518       619       544       613       587       555       571       605       605       604       607       596       591       591       602
dram[4]:        551       553       633       583       616       597       621       730       666       609       612       608       613       572       582       580
dram[5]:        533       481       533       489       587       560       489       524       558       546       581       565       544       596       598       531

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296833 n_nop=291743 n_act=768 n_pre=752 n_req=1911 n_rd=3204 n_write=366 bw_util=0.02405
n_activity=40731 dram_eff=0.1753
bk0: 112a 295658i bk1: 156a 295499i bk2: 160a 294856i bk3: 168a 294898i bk4: 214a 294923i bk5: 242a 294410i bk6: 258a 294417i bk7: 228a 294772i bk8: 228a 294999i bk9: 206a 294802i bk10: 292a 293234i bk11: 230a 294206i bk12: 180a 294889i bk13: 186a 295101i bk14: 180a 295385i bk15: 164a 295349i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0355014
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296833 n_nop=292286 n_act=653 n_pre=637 n_req=1751 n_rd=2948 n_write=309 bw_util=0.02194
n_activity=37425 dram_eff=0.1741
bk0: 136a 295717i bk1: 118a 295758i bk2: 164a 294794i bk3: 162a 294924i bk4: 184a 295508i bk5: 160a 295445i bk6: 222a 295030i bk7: 214a 295098i bk8: 226a 294901i bk9: 244a 294679i bk10: 234a 294652i bk11: 234a 294306i bk12: 168a 295278i bk13: 166a 295329i bk14: 146a 295357i bk15: 170a 295415i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0346121
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296833 n_nop=292392 n_act=634 n_pre=618 n_req=1704 n_rd=2912 n_write=277 bw_util=0.02149
n_activity=36078 dram_eff=0.1768
bk0: 110a 295909i bk1: 108a 295894i bk2: 160a 295114i bk3: 194a 294851i bk4: 186a 295257i bk5: 172a 295351i bk6: 208a 295148i bk7: 228a 294781i bk8: 216a 294900i bk9: 218a 294972i bk10: 232a 294452i bk11: 252a 293990i bk12: 168a 295290i bk13: 164a 295180i bk14: 148a 295713i bk15: 148a 295587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0332241
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296833 n_nop=292265 n_act=646 n_pre=630 n_req=1763 n_rd=2978 n_write=314 bw_util=0.02218
n_activity=36944 dram_eff=0.1782
bk0: 94a 296143i bk1: 126a 295788i bk2: 164a 294914i bk3: 174a 294578i bk4: 202a 295186i bk5: 212a 295051i bk6: 230a 294994i bk7: 218a 295002i bk8: 200a 294937i bk9: 252a 294620i bk10: 228a 294311i bk11: 204a 294795i bk12: 178a 295254i bk13: 158a 295581i bk14: 196a 295255i bk15: 142a 295783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0286727
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296833 n_nop=292086 n_act=668 n_pre=652 n_req=1834 n_rd=3098 n_write=329 bw_util=0.02309
n_activity=36967 dram_eff=0.1854
bk0: 128a 295469i bk1: 134a 295622i bk2: 198a 294682i bk3: 164a 294939i bk4: 188a 295175i bk5: 212a 295005i bk6: 246a 294590i bk7: 204a 295083i bk8: 226a 294722i bk9: 232a 294638i bk10: 238a 294208i bk11: 218a 294765i bk12: 210a 294943i bk13: 176a 295023i bk14: 172a 295482i bk15: 152a 295710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.042529
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=296833 n_nop=292218 n_act=658 n_pre=642 n_req=1784 n_rd=2990 n_write=325 bw_util=0.02234
n_activity=38240 dram_eff=0.1734
bk0: 122a 295838i bk1: 122a 295887i bk2: 194a 294559i bk3: 182a 294613i bk4: 194a 295210i bk5: 188a 295179i bk6: 208a 295190i bk7: 220a 295181i bk8: 222a 294687i bk9: 254a 294430i bk10: 246a 294487i bk11: 228a 294646i bk12: 162a 295319i bk13: 156a 295393i bk14: 160a 295546i bk15: 132a 295683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.026931

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22455, Miss = 812, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 228
L2_cache_bank[1]: Access = 22005, Miss = 790, Miss_rate = 0.036, Pending_hits = 18, Reservation_fails = 29
L2_cache_bank[2]: Access = 22302, Miss = 740, Miss_rate = 0.033, Pending_hits = 29, Reservation_fails = 114
L2_cache_bank[3]: Access = 22586, Miss = 734, Miss_rate = 0.032, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[4]: Access = 22122, Miss = 714, Miss_rate = 0.032, Pending_hits = 21, Reservation_fails = 179
L2_cache_bank[5]: Access = 24445, Miss = 742, Miss_rate = 0.030, Pending_hits = 11, Reservation_fails = 120
L2_cache_bank[6]: Access = 22505, Miss = 746, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[7]: Access = 22342, Miss = 743, Miss_rate = 0.033, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[8]: Access = 22740, Miss = 803, Miss_rate = 0.035, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[9]: Access = 22548, Miss = 746, Miss_rate = 0.033, Pending_hits = 18, Reservation_fails = 39
L2_cache_bank[10]: Access = 22668, Miss = 754, Miss_rate = 0.033, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[11]: Access = 22381, Miss = 741, Miss_rate = 0.033, Pending_hits = 35, Reservation_fails = 0
L2_total_cache_accesses = 271099
L2_total_cache_misses = 9065
L2_total_cache_miss_rate = 0.0334
L2_total_cache_pending_hits = 249
L2_total_cache_reservation_fails = 709
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 144812
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 88
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116890
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 220
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 101
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.258
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=882129
icnt_total_pkts_simt_to_mem=389540
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.587
	minimum = 6
	maximum = 309
Network latency average = 28.6242
	minimum = 6
	maximum = 182
Slowest packet = 534065
Flit latency average = 33.1359
	minimum = 6
	maximum = 181
Slowest flit = 1259903
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0737142
	minimum = 0.0472004 (at node 1)
	maximum = 0.294308 (at node 20)
Accepted packet rate average = 0.0737142
	minimum = 0.0472004 (at node 1)
	maximum = 0.294308 (at node 20)
Injected flit rate average = 0.118309
	minimum = 0.0851458 (at node 15)
	maximum = 0.31652 (at node 20)
Accepted flit rate average= 0.118309
	minimum = 0.0583063 (at node 1)
	maximum = 0.583063 (at node 20)
Injected packet length average = 1.60498
Accepted packet length average = 1.60498
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.8522 (8 samples)
	minimum = 6 (8 samples)
	maximum = 164.375 (8 samples)
Network latency average = 17.0925 (8 samples)
	minimum = 6 (8 samples)
	maximum = 120.25 (8 samples)
Flit latency average = 17.4019 (8 samples)
	minimum = 6 (8 samples)
	maximum = 118.375 (8 samples)
Fragmentation average = 0.00435696 (8 samples)
	minimum = 0 (8 samples)
	maximum = 26.875 (8 samples)
Injected packet rate average = 0.0487047 (8 samples)
	minimum = 0.0327913 (8 samples)
	maximum = 0.12911 (8 samples)
Accepted packet rate average = 0.0487047 (8 samples)
	minimum = 0.0327913 (8 samples)
	maximum = 0.12911 (8 samples)
Injected flit rate average = 0.097722 (8 samples)
	minimum = 0.0522503 (8 samples)
	maximum = 0.216688 (8 samples)
Accepted flit rate average = 0.097722 (8 samples)
	minimum = 0.0580942 (8 samples)
	maximum = 0.286796 (8 samples)
Injected packet size average = 2.00642 (8 samples)
Accepted packet size average = 2.00642 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 41 sec (161 sec)
gpgpu_simulation_rate = 33573 (inst/sec)
gpgpu_simulation_rate = 1396 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,224878)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,224878)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,224878)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,224878)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,224878)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,224878)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,224878)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,224878)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,224878)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,224878)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,224878)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,224878)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,224878)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,224878)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,224878)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,224878)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,224878)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,224878)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,224878)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,224878)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,224878)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,224878)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,224878)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,224878)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,224878)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,224878)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,224878)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,224878)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,224878)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,224878)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,224878)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,224878)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,224878)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,224878)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,224878)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,224878)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,224878)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,224878)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,224878)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,224878)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,224878)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,224878)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,224878)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,224878)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,224878)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,0,0) tid=(315,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(14,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(40,0,0) tid=(411,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(5,0,0) tid=(474,0,0)
GPGPU-Sim uArch: cycles simulated: 225378  inst.: 5727008 (ipc=643.2) sim_rate=35135 (inst/sec) elapsed = 0:0:02:43 / Tue Apr 16 16:51:29 2019
GPGPU-Sim uArch: cycles simulated: 227378  inst.: 5800487 (ipc=158.0) sim_rate=35368 (inst/sec) elapsed = 0:0:02:44 / Tue Apr 16 16:51:30 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(1,0,0) tid=(334,0,0)
GPGPU-Sim uArch: cycles simulated: 228378  inst.: 5809153 (ipc=115.4) sim_rate=35206 (inst/sec) elapsed = 0:0:02:45 / Tue Apr 16 16:51:31 2019
GPGPU-Sim uArch: cycles simulated: 229378  inst.: 5817519 (ipc=91.6) sim_rate=35045 (inst/sec) elapsed = 0:0:02:46 / Tue Apr 16 16:51:32 2019
GPGPU-Sim uArch: cycles simulated: 230378  inst.: 5828341 (ipc=76.9) sim_rate=34900 (inst/sec) elapsed = 0:0:02:47 / Tue Apr 16 16:51:33 2019
GPGPU-Sim uArch: cycles simulated: 231878  inst.: 5843345 (ipc=62.6) sim_rate=34781 (inst/sec) elapsed = 0:0:02:48 / Tue Apr 16 16:51:34 2019
GPGPU-Sim uArch: cycles simulated: 233378  inst.: 5856957 (ipc=53.1) sim_rate=34656 (inst/sec) elapsed = 0:0:02:49 / Tue Apr 16 16:51:35 2019
GPGPU-Sim uArch: cycles simulated: 234878  inst.: 5870439 (ipc=46.5) sim_rate=34531 (inst/sec) elapsed = 0:0:02:50 / Tue Apr 16 16:51:36 2019
GPGPU-Sim uArch: cycles simulated: 235378  inst.: 5875537 (ipc=44.8) sim_rate=34359 (inst/sec) elapsed = 0:0:02:51 / Tue Apr 16 16:51:37 2019
GPGPU-Sim uArch: cycles simulated: 236378  inst.: 5884401 (ipc=41.7) sim_rate=34211 (inst/sec) elapsed = 0:0:02:52 / Tue Apr 16 16:51:38 2019
GPGPU-Sim uArch: cycles simulated: 237378  inst.: 5893629 (ipc=39.1) sim_rate=34067 (inst/sec) elapsed = 0:0:02:53 / Tue Apr 16 16:51:39 2019
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(5,0,0) tid=(323,0,0)
GPGPU-Sim uArch: cycles simulated: 238378  inst.: 5904213 (ipc=36.9) sim_rate=33932 (inst/sec) elapsed = 0:0:02:54 / Tue Apr 16 16:51:40 2019
GPGPU-Sim uArch: cycles simulated: 239378  inst.: 5914626 (ipc=35.1) sim_rate=33797 (inst/sec) elapsed = 0:0:02:55 / Tue Apr 16 16:51:41 2019
GPGPU-Sim uArch: cycles simulated: 240878  inst.: 5926922 (ipc=32.6) sim_rate=33675 (inst/sec) elapsed = 0:0:02:56 / Tue Apr 16 16:51:42 2019
GPGPU-Sim uArch: cycles simulated: 242378  inst.: 5941645 (ipc=30.6) sim_rate=33568 (inst/sec) elapsed = 0:0:02:57 / Tue Apr 16 16:51:43 2019
GPGPU-Sim uArch: cycles simulated: 243878  inst.: 5954384 (ipc=28.9) sim_rate=33451 (inst/sec) elapsed = 0:0:02:58 / Tue Apr 16 16:51:44 2019
GPGPU-Sim uArch: cycles simulated: 245378  inst.: 5968585 (ipc=27.5) sim_rate=33344 (inst/sec) elapsed = 0:0:02:59 / Tue Apr 16 16:51:45 2019
GPGPU-Sim uArch: cycles simulated: 246878  inst.: 5980867 (ipc=26.2) sim_rate=33227 (inst/sec) elapsed = 0:0:03:00 / Tue Apr 16 16:51:46 2019
GPGPU-Sim uArch: cycles simulated: 248378  inst.: 5996698 (ipc=25.2) sim_rate=33130 (inst/sec) elapsed = 0:0:03:01 / Tue Apr 16 16:51:47 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(2,0,0) tid=(281,0,0)
GPGPU-Sim uArch: cycles simulated: 249378  inst.: 6006211 (ipc=24.5) sim_rate=33001 (inst/sec) elapsed = 0:0:03:02 / Tue Apr 16 16:51:48 2019
GPGPU-Sim uArch: cycles simulated: 250878  inst.: 6017610 (ipc=23.5) sim_rate=32883 (inst/sec) elapsed = 0:0:03:03 / Tue Apr 16 16:51:49 2019
GPGPU-Sim uArch: cycles simulated: 251878  inst.: 6026651 (ipc=23.0) sim_rate=32753 (inst/sec) elapsed = 0:0:03:04 / Tue Apr 16 16:51:50 2019
GPGPU-Sim uArch: cycles simulated: 252878  inst.: 6035800 (ipc=22.5) sim_rate=32625 (inst/sec) elapsed = 0:0:03:05 / Tue Apr 16 16:51:51 2019
GPGPU-Sim uArch: cycles simulated: 254878  inst.: 6053119 (ipc=21.6) sim_rate=32543 (inst/sec) elapsed = 0:0:03:06 / Tue Apr 16 16:51:52 2019
GPGPU-Sim uArch: cycles simulated: 256378  inst.: 6067536 (ipc=21.0) sim_rate=32446 (inst/sec) elapsed = 0:0:03:07 / Tue Apr 16 16:51:53 2019
GPGPU-Sim uArch: cycles simulated: 257878  inst.: 6080913 (ipc=20.5) sim_rate=32345 (inst/sec) elapsed = 0:0:03:08 / Tue Apr 16 16:51:54 2019
GPGPU-Sim uArch: cycles simulated: 259878  inst.: 6098470 (ipc=19.8) sim_rate=32267 (inst/sec) elapsed = 0:0:03:09 / Tue Apr 16 16:51:55 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(13,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 260878  inst.: 6106159 (ipc=19.5) sim_rate=32137 (inst/sec) elapsed = 0:0:03:10 / Tue Apr 16 16:51:56 2019
GPGPU-Sim uArch: cycles simulated: 262378  inst.: 6119634 (ipc=19.0) sim_rate=32039 (inst/sec) elapsed = 0:0:03:11 / Tue Apr 16 16:51:57 2019
GPGPU-Sim uArch: cycles simulated: 263878  inst.: 6132935 (ipc=18.7) sim_rate=31942 (inst/sec) elapsed = 0:0:03:12 / Tue Apr 16 16:51:58 2019
GPGPU-Sim uArch: cycles simulated: 265378  inst.: 6145772 (ipc=18.3) sim_rate=31843 (inst/sec) elapsed = 0:0:03:13 / Tue Apr 16 16:51:59 2019
GPGPU-Sim uArch: cycles simulated: 267378  inst.: 6163555 (ipc=17.8) sim_rate=31770 (inst/sec) elapsed = 0:0:03:14 / Tue Apr 16 16:52:00 2019
GPGPU-Sim uArch: cycles simulated: 268378  inst.: 6173004 (ipc=17.6) sim_rate=31656 (inst/sec) elapsed = 0:0:03:15 / Tue Apr 16 16:52:01 2019
GPGPU-Sim uArch: cycles simulated: 269378  inst.: 6180776 (ipc=17.4) sim_rate=31534 (inst/sec) elapsed = 0:0:03:16 / Tue Apr 16 16:52:02 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(1,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 271378  inst.: 6198515 (ipc=17.1) sim_rate=31464 (inst/sec) elapsed = 0:0:03:17 / Tue Apr 16 16:52:03 2019
GPGPU-Sim uArch: cycles simulated: 272878  inst.: 6212549 (ipc=16.8) sim_rate=31376 (inst/sec) elapsed = 0:0:03:18 / Tue Apr 16 16:52:04 2019
GPGPU-Sim uArch: cycles simulated: 274378  inst.: 6224979 (ipc=16.6) sim_rate=31281 (inst/sec) elapsed = 0:0:03:19 / Tue Apr 16 16:52:05 2019
GPGPU-Sim uArch: cycles simulated: 276378  inst.: 6243493 (ipc=16.3) sim_rate=31217 (inst/sec) elapsed = 0:0:03:20 / Tue Apr 16 16:52:06 2019
GPGPU-Sim uArch: cycles simulated: 277878  inst.: 6255318 (ipc=16.0) sim_rate=31120 (inst/sec) elapsed = 0:0:03:21 / Tue Apr 16 16:52:07 2019
GPGPU-Sim uArch: cycles simulated: 279378  inst.: 6268016 (ipc=15.8) sim_rate=31029 (inst/sec) elapsed = 0:0:03:22 / Tue Apr 16 16:52:08 2019
GPGPU-Sim uArch: cycles simulated: 281378  inst.: 6288264 (ipc=15.6) sim_rate=30976 (inst/sec) elapsed = 0:0:03:23 / Tue Apr 16 16:52:09 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(14,0,0) tid=(386,0,0)
GPGPU-Sim uArch: cycles simulated: 282878  inst.: 6301388 (ipc=15.4) sim_rate=30889 (inst/sec) elapsed = 0:0:03:24 / Tue Apr 16 16:52:10 2019
GPGPU-Sim uArch: cycles simulated: 283378  inst.: 6305121 (ipc=15.4) sim_rate=30756 (inst/sec) elapsed = 0:0:03:25 / Tue Apr 16 16:52:11 2019
GPGPU-Sim uArch: cycles simulated: 284378  inst.: 6313215 (ipc=15.3) sim_rate=30646 (inst/sec) elapsed = 0:0:03:26 / Tue Apr 16 16:52:12 2019
GPGPU-Sim uArch: cycles simulated: 285878  inst.: 6327745 (ipc=15.1) sim_rate=30568 (inst/sec) elapsed = 0:0:03:27 / Tue Apr 16 16:52:13 2019
GPGPU-Sim uArch: cycles simulated: 286878  inst.: 6337760 (ipc=15.0) sim_rate=30470 (inst/sec) elapsed = 0:0:03:28 / Tue Apr 16 16:52:14 2019
GPGPU-Sim uArch: cycles simulated: 288378  inst.: 6351021 (ipc=14.9) sim_rate=30387 (inst/sec) elapsed = 0:0:03:29 / Tue Apr 16 16:52:15 2019
GPGPU-Sim uArch: cycles simulated: 289878  inst.: 6363055 (ipc=14.7) sim_rate=30300 (inst/sec) elapsed = 0:0:03:30 / Tue Apr 16 16:52:16 2019
GPGPU-Sim uArch: cycles simulated: 290878  inst.: 6373106 (ipc=14.7) sim_rate=30204 (inst/sec) elapsed = 0:0:03:31 / Tue Apr 16 16:52:17 2019
GPGPU-Sim uArch: cycles simulated: 292378  inst.: 6386057 (ipc=14.5) sim_rate=30122 (inst/sec) elapsed = 0:0:03:32 / Tue Apr 16 16:52:18 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(8,0,0) tid=(384,0,0)
GPGPU-Sim uArch: cycles simulated: 293378  inst.: 6395905 (ipc=14.5) sim_rate=30027 (inst/sec) elapsed = 0:0:03:33 / Tue Apr 16 16:52:19 2019
GPGPU-Sim uArch: cycles simulated: 294878  inst.: 6408468 (ipc=14.3) sim_rate=29946 (inst/sec) elapsed = 0:0:03:34 / Tue Apr 16 16:52:20 2019
GPGPU-Sim uArch: cycles simulated: 296378  inst.: 6422720 (ipc=14.2) sim_rate=29873 (inst/sec) elapsed = 0:0:03:35 / Tue Apr 16 16:52:21 2019
GPGPU-Sim uArch: cycles simulated: 297878  inst.: 6435975 (ipc=14.1) sim_rate=29796 (inst/sec) elapsed = 0:0:03:36 / Tue Apr 16 16:52:22 2019
GPGPU-Sim uArch: cycles simulated: 299378  inst.: 6448306 (ipc=14.0) sim_rate=29715 (inst/sec) elapsed = 0:0:03:37 / Tue Apr 16 16:52:23 2019
GPGPU-Sim uArch: cycles simulated: 300878  inst.: 6462401 (ipc=13.9) sim_rate=29644 (inst/sec) elapsed = 0:0:03:38 / Tue Apr 16 16:52:24 2019
GPGPU-Sim uArch: cycles simulated: 301878  inst.: 6471493 (ipc=13.8) sim_rate=29550 (inst/sec) elapsed = 0:0:03:39 / Tue Apr 16 16:52:25 2019
GPGPU-Sim uArch: cycles simulated: 303378  inst.: 6486242 (ipc=13.8) sim_rate=29482 (inst/sec) elapsed = 0:0:03:40 / Tue Apr 16 16:52:26 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(4,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 304878  inst.: 6499369 (ipc=13.7) sim_rate=29408 (inst/sec) elapsed = 0:0:03:41 / Tue Apr 16 16:52:27 2019
GPGPU-Sim uArch: cycles simulated: 306878  inst.: 6517550 (ipc=13.6) sim_rate=29358 (inst/sec) elapsed = 0:0:03:42 / Tue Apr 16 16:52:28 2019
GPGPU-Sim uArch: cycles simulated: 308878  inst.: 6534690 (ipc=13.4) sim_rate=29303 (inst/sec) elapsed = 0:0:03:43 / Tue Apr 16 16:52:29 2019
GPGPU-Sim uArch: cycles simulated: 310378  inst.: 6547188 (ipc=13.4) sim_rate=29228 (inst/sec) elapsed = 0:0:03:44 / Tue Apr 16 16:52:30 2019
GPGPU-Sim uArch: cycles simulated: 311878  inst.: 6562242 (ipc=13.3) sim_rate=29165 (inst/sec) elapsed = 0:0:03:45 / Tue Apr 16 16:52:31 2019
GPGPU-Sim uArch: cycles simulated: 313378  inst.: 6575243 (ipc=13.2) sim_rate=29093 (inst/sec) elapsed = 0:0:03:46 / Tue Apr 16 16:52:32 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(10,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 315378  inst.: 6593591 (ipc=13.1) sim_rate=29046 (inst/sec) elapsed = 0:0:03:47 / Tue Apr 16 16:52:33 2019
GPGPU-Sim uArch: cycles simulated: 316878  inst.: 6607116 (ipc=13.1) sim_rate=28978 (inst/sec) elapsed = 0:0:03:48 / Tue Apr 16 16:52:34 2019
GPGPU-Sim uArch: cycles simulated: 318378  inst.: 6620537 (ipc=13.0) sim_rate=28910 (inst/sec) elapsed = 0:0:03:49 / Tue Apr 16 16:52:35 2019
GPGPU-Sim uArch: cycles simulated: 320378  inst.: 6638725 (ipc=12.9) sim_rate=28864 (inst/sec) elapsed = 0:0:03:50 / Tue Apr 16 16:52:36 2019
GPGPU-Sim uArch: cycles simulated: 321878  inst.: 6652837 (ipc=12.9) sim_rate=28800 (inst/sec) elapsed = 0:0:03:51 / Tue Apr 16 16:52:37 2019
GPGPU-Sim uArch: cycles simulated: 323378  inst.: 6664991 (ipc=12.8) sim_rate=28728 (inst/sec) elapsed = 0:0:03:52 / Tue Apr 16 16:52:38 2019
GPGPU-Sim uArch: cycles simulated: 324878  inst.: 6678993 (ipc=12.7) sim_rate=28665 (inst/sec) elapsed = 0:0:03:53 / Tue Apr 16 16:52:39 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(39,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 326378  inst.: 6693810 (ipc=12.7) sim_rate=28606 (inst/sec) elapsed = 0:0:03:54 / Tue Apr 16 16:52:40 2019
GPGPU-Sim uArch: cycles simulated: 328378  inst.: 6713015 (ipc=12.6) sim_rate=28566 (inst/sec) elapsed = 0:0:03:55 / Tue Apr 16 16:52:41 2019
GPGPU-Sim uArch: cycles simulated: 329878  inst.: 6727025 (ipc=12.6) sim_rate=28504 (inst/sec) elapsed = 0:0:03:56 / Tue Apr 16 16:52:42 2019
GPGPU-Sim uArch: cycles simulated: 331378  inst.: 6740875 (ipc=12.5) sim_rate=28442 (inst/sec) elapsed = 0:0:03:57 / Tue Apr 16 16:52:43 2019
GPGPU-Sim uArch: cycles simulated: 333378  inst.: 6758726 (ipc=12.5) sim_rate=28398 (inst/sec) elapsed = 0:0:03:58 / Tue Apr 16 16:52:44 2019
GPGPU-Sim uArch: cycles simulated: 334878  inst.: 6771671 (ipc=12.4) sim_rate=28333 (inst/sec) elapsed = 0:0:03:59 / Tue Apr 16 16:52:45 2019
GPGPU-Sim uArch: cycles simulated: 336378  inst.: 6785287 (ipc=12.4) sim_rate=28272 (inst/sec) elapsed = 0:0:04:00 / Tue Apr 16 16:52:46 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(9,0,0) tid=(317,0,0)
GPGPU-Sim uArch: cycles simulated: 338378  inst.: 6804426 (ipc=12.3) sim_rate=28234 (inst/sec) elapsed = 0:0:04:01 / Tue Apr 16 16:52:47 2019
GPGPU-Sim uArch: cycles simulated: 340378  inst.: 6820768 (ipc=12.3) sim_rate=28184 (inst/sec) elapsed = 0:0:04:02 / Tue Apr 16 16:52:48 2019
GPGPU-Sim uArch: cycles simulated: 342378  inst.: 6839945 (ipc=12.2) sim_rate=28147 (inst/sec) elapsed = 0:0:04:03 / Tue Apr 16 16:52:49 2019
GPGPU-Sim uArch: cycles simulated: 343378  inst.: 6848645 (ipc=12.2) sim_rate=28068 (inst/sec) elapsed = 0:0:04:04 / Tue Apr 16 16:52:50 2019
GPGPU-Sim uArch: cycles simulated: 343878  inst.: 6852788 (ipc=12.2) sim_rate=27970 (inst/sec) elapsed = 0:0:04:05 / Tue Apr 16 16:52:51 2019
GPGPU-Sim uArch: cycles simulated: 345378  inst.: 6869284 (ipc=12.1) sim_rate=27923 (inst/sec) elapsed = 0:0:04:06 / Tue Apr 16 16:52:52 2019
GPGPU-Sim uArch: cycles simulated: 346378  inst.: 6879136 (ipc=12.1) sim_rate=27850 (inst/sec) elapsed = 0:0:04:07 / Tue Apr 16 16:52:53 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(28,0,0) tid=(448,0,0)
GPGPU-Sim uArch: cycles simulated: 347378  inst.: 6887529 (ipc=12.1) sim_rate=27772 (inst/sec) elapsed = 0:0:04:08 / Tue Apr 16 16:52:54 2019
GPGPU-Sim uArch: cycles simulated: 348378  inst.: 6897813 (ipc=12.1) sim_rate=27702 (inst/sec) elapsed = 0:0:04:09 / Tue Apr 16 16:52:55 2019
GPGPU-Sim uArch: cycles simulated: 348878  inst.: 6902652 (ipc=12.1) sim_rate=27610 (inst/sec) elapsed = 0:0:04:10 / Tue Apr 16 16:52:56 2019
GPGPU-Sim uArch: cycles simulated: 349878  inst.: 6911938 (ipc=12.1) sim_rate=27537 (inst/sec) elapsed = 0:0:04:11 / Tue Apr 16 16:52:57 2019
GPGPU-Sim uArch: cycles simulated: 351378  inst.: 6926407 (ipc=12.0) sim_rate=27485 (inst/sec) elapsed = 0:0:04:12 / Tue Apr 16 16:52:58 2019
GPGPU-Sim uArch: cycles simulated: 353378  inst.: 6945294 (ipc=12.0) sim_rate=27451 (inst/sec) elapsed = 0:0:04:13 / Tue Apr 16 16:52:59 2019
GPGPU-Sim uArch: cycles simulated: 354878  inst.: 6959600 (ipc=12.0) sim_rate=27400 (inst/sec) elapsed = 0:0:04:14 / Tue Apr 16 16:53:00 2019
GPGPU-Sim uArch: cycles simulated: 356878  inst.: 6976659 (ipc=11.9) sim_rate=27359 (inst/sec) elapsed = 0:0:04:15 / Tue Apr 16 16:53:01 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(26,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 358378  inst.: 6992236 (ipc=11.9) sim_rate=27313 (inst/sec) elapsed = 0:0:04:16 / Tue Apr 16 16:53:02 2019
GPGPU-Sim uArch: cycles simulated: 360378  inst.: 7009604 (ipc=11.8) sim_rate=27274 (inst/sec) elapsed = 0:0:04:17 / Tue Apr 16 16:53:03 2019
GPGPU-Sim uArch: cycles simulated: 361878  inst.: 7024132 (ipc=11.8) sim_rate=27225 (inst/sec) elapsed = 0:0:04:18 / Tue Apr 16 16:53:04 2019
GPGPU-Sim uArch: cycles simulated: 363878  inst.: 7041699 (ipc=11.8) sim_rate=27188 (inst/sec) elapsed = 0:0:04:19 / Tue Apr 16 16:53:05 2019
GPGPU-Sim uArch: cycles simulated: 365878  inst.: 7060191 (ipc=11.7) sim_rate=27154 (inst/sec) elapsed = 0:0:04:20 / Tue Apr 16 16:53:06 2019
GPGPU-Sim uArch: cycles simulated: 366878  inst.: 7069284 (ipc=11.7) sim_rate=27085 (inst/sec) elapsed = 0:0:04:21 / Tue Apr 16 16:53:07 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(25,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 368378  inst.: 7082933 (ipc=11.7) sim_rate=27034 (inst/sec) elapsed = 0:0:04:22 / Tue Apr 16 16:53:08 2019
GPGPU-Sim uArch: cycles simulated: 369878  inst.: 7096536 (ipc=11.7) sim_rate=26983 (inst/sec) elapsed = 0:0:04:23 / Tue Apr 16 16:53:09 2019
GPGPU-Sim uArch: cycles simulated: 371878  inst.: 7115252 (ipc=11.6) sim_rate=26951 (inst/sec) elapsed = 0:0:04:24 / Tue Apr 16 16:53:10 2019
GPGPU-Sim uArch: cycles simulated: 373378  inst.: 7128993 (ipc=11.6) sim_rate=26901 (inst/sec) elapsed = 0:0:04:25 / Tue Apr 16 16:53:11 2019
GPGPU-Sim uArch: cycles simulated: 374878  inst.: 7142515 (ipc=11.6) sim_rate=26851 (inst/sec) elapsed = 0:0:04:26 / Tue Apr 16 16:53:12 2019
GPGPU-Sim uArch: cycles simulated: 376878  inst.: 7161047 (ipc=11.6) sim_rate=26820 (inst/sec) elapsed = 0:0:04:27 / Tue Apr 16 16:53:13 2019
GPGPU-Sim uArch: cycles simulated: 378378  inst.: 7174998 (ipc=11.5) sim_rate=26772 (inst/sec) elapsed = 0:0:04:28 / Tue Apr 16 16:53:14 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(22,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 380378  inst.: 7194674 (ipc=11.5) sim_rate=26746 (inst/sec) elapsed = 0:0:04:29 / Tue Apr 16 16:53:15 2019
GPGPU-Sim uArch: cycles simulated: 381878  inst.: 7210135 (ipc=11.5) sim_rate=26704 (inst/sec) elapsed = 0:0:04:30 / Tue Apr 16 16:53:16 2019
GPGPU-Sim uArch: cycles simulated: 383878  inst.: 7228951 (ipc=11.5) sim_rate=26675 (inst/sec) elapsed = 0:0:04:31 / Tue Apr 16 16:53:17 2019
GPGPU-Sim uArch: cycles simulated: 384378  inst.: 7234065 (ipc=11.5) sim_rate=26595 (inst/sec) elapsed = 0:0:04:32 / Tue Apr 16 16:53:18 2019
GPGPU-Sim uArch: cycles simulated: 385378  inst.: 7242953 (ipc=11.4) sim_rate=26530 (inst/sec) elapsed = 0:0:04:33 / Tue Apr 16 16:53:19 2019
GPGPU-Sim uArch: cycles simulated: 386878  inst.: 7256136 (ipc=11.4) sim_rate=26482 (inst/sec) elapsed = 0:0:04:34 / Tue Apr 16 16:53:20 2019
GPGPU-Sim uArch: cycles simulated: 388378  inst.: 7270467 (ipc=11.4) sim_rate=26438 (inst/sec) elapsed = 0:0:04:35 / Tue Apr 16 16:53:21 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(43,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 389878  inst.: 7283951 (ipc=11.4) sim_rate=26391 (inst/sec) elapsed = 0:0:04:36 / Tue Apr 16 16:53:22 2019
GPGPU-Sim uArch: cycles simulated: 391878  inst.: 7301820 (ipc=11.4) sim_rate=26360 (inst/sec) elapsed = 0:0:04:37 / Tue Apr 16 16:53:23 2019
GPGPU-Sim uArch: cycles simulated: 393878  inst.: 7321595 (ipc=11.3) sim_rate=26336 (inst/sec) elapsed = 0:0:04:38 / Tue Apr 16 16:53:24 2019
GPGPU-Sim uArch: cycles simulated: 395878  inst.: 7340555 (ipc=11.3) sim_rate=26310 (inst/sec) elapsed = 0:0:04:39 / Tue Apr 16 16:53:25 2019
GPGPU-Sim uArch: cycles simulated: 397878  inst.: 7357896 (ipc=11.3) sim_rate=26278 (inst/sec) elapsed = 0:0:04:40 / Tue Apr 16 16:53:26 2019
GPGPU-Sim uArch: cycles simulated: 399878  inst.: 7375087 (ipc=11.3) sim_rate=26245 (inst/sec) elapsed = 0:0:04:41 / Tue Apr 16 16:53:27 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(38,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 401378  inst.: 7389325 (ipc=11.2) sim_rate=26203 (inst/sec) elapsed = 0:0:04:42 / Tue Apr 16 16:53:28 2019
GPGPU-Sim uArch: cycles simulated: 402378  inst.: 7397824 (ipc=11.2) sim_rate=26140 (inst/sec) elapsed = 0:0:04:43 / Tue Apr 16 16:53:29 2019
GPGPU-Sim uArch: cycles simulated: 403878  inst.: 7412396 (ipc=11.2) sim_rate=26099 (inst/sec) elapsed = 0:0:04:44 / Tue Apr 16 16:53:30 2019
GPGPU-Sim uArch: cycles simulated: 405378  inst.: 7425130 (ipc=11.2) sim_rate=26053 (inst/sec) elapsed = 0:0:04:45 / Tue Apr 16 16:53:31 2019
GPGPU-Sim uArch: cycles simulated: 407378  inst.: 7443511 (ipc=11.2) sim_rate=26026 (inst/sec) elapsed = 0:0:04:46 / Tue Apr 16 16:53:32 2019
GPGPU-Sim uArch: cycles simulated: 408878  inst.: 7458100 (ipc=11.2) sim_rate=25986 (inst/sec) elapsed = 0:0:04:47 / Tue Apr 16 16:53:33 2019
GPGPU-Sim uArch: cycles simulated: 409878  inst.: 7465634 (ipc=11.1) sim_rate=25922 (inst/sec) elapsed = 0:0:04:48 / Tue Apr 16 16:53:34 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(36,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 410878  inst.: 7476546 (ipc=11.1) sim_rate=25870 (inst/sec) elapsed = 0:0:04:49 / Tue Apr 16 16:53:35 2019
GPGPU-Sim uArch: cycles simulated: 411878  inst.: 7485836 (ipc=11.1) sim_rate=25813 (inst/sec) elapsed = 0:0:04:50 / Tue Apr 16 16:53:36 2019
GPGPU-Sim uArch: cycles simulated: 413378  inst.: 7500664 (ipc=11.1) sim_rate=25775 (inst/sec) elapsed = 0:0:04:51 / Tue Apr 16 16:53:37 2019
GPGPU-Sim uArch: cycles simulated: 414378  inst.: 7509013 (ipc=11.1) sim_rate=25715 (inst/sec) elapsed = 0:0:04:52 / Tue Apr 16 16:53:38 2019
GPGPU-Sim uArch: cycles simulated: 415378  inst.: 7517950 (ipc=11.1) sim_rate=25658 (inst/sec) elapsed = 0:0:04:53 / Tue Apr 16 16:53:39 2019
GPGPU-Sim uArch: cycles simulated: 417378  inst.: 7536372 (ipc=11.1) sim_rate=25633 (inst/sec) elapsed = 0:0:04:54 / Tue Apr 16 16:53:40 2019
GPGPU-Sim uArch: cycles simulated: 418878  inst.: 7551140 (ipc=11.1) sim_rate=25597 (inst/sec) elapsed = 0:0:04:55 / Tue Apr 16 16:53:41 2019
GPGPU-Sim uArch: cycles simulated: 420378  inst.: 7564961 (ipc=11.0) sim_rate=25557 (inst/sec) elapsed = 0:0:04:56 / Tue Apr 16 16:53:42 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(3,0,0) tid=(298,0,0)
GPGPU-Sim uArch: cycles simulated: 422378  inst.: 7582487 (ipc=11.0) sim_rate=25530 (inst/sec) elapsed = 0:0:04:57 / Tue Apr 16 16:53:43 2019
GPGPU-Sim uArch: cycles simulated: 423878  inst.: 7595186 (ipc=11.0) sim_rate=25487 (inst/sec) elapsed = 0:0:04:58 / Tue Apr 16 16:53:44 2019
GPGPU-Sim uArch: cycles simulated: 425878  inst.: 7613937 (ipc=11.0) sim_rate=25464 (inst/sec) elapsed = 0:0:04:59 / Tue Apr 16 16:53:45 2019
GPGPU-Sim uArch: cycles simulated: 427378  inst.: 7627706 (ipc=11.0) sim_rate=25425 (inst/sec) elapsed = 0:0:05:00 / Tue Apr 16 16:53:46 2019
GPGPU-Sim uArch: cycles simulated: 428378  inst.: 7635559 (ipc=11.0) sim_rate=25367 (inst/sec) elapsed = 0:0:05:01 / Tue Apr 16 16:53:47 2019
GPGPU-Sim uArch: cycles simulated: 429378  inst.: 7643972 (ipc=10.9) sim_rate=25311 (inst/sec) elapsed = 0:0:05:02 / Tue Apr 16 16:53:48 2019
GPGPU-Sim uArch: cycles simulated: 430878  inst.: 7657671 (ipc=10.9) sim_rate=25272 (inst/sec) elapsed = 0:0:05:03 / Tue Apr 16 16:53:49 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(30,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 432878  inst.: 7677823 (ipc=10.9) sim_rate=25255 (inst/sec) elapsed = 0:0:05:04 / Tue Apr 16 16:53:50 2019
GPGPU-Sim uArch: cycles simulated: 434878  inst.: 7697553 (ipc=10.9) sim_rate=25237 (inst/sec) elapsed = 0:0:05:05 / Tue Apr 16 16:53:51 2019
GPGPU-Sim uArch: cycles simulated: 436378  inst.: 7710486 (ipc=10.9) sim_rate=25197 (inst/sec) elapsed = 0:0:05:06 / Tue Apr 16 16:53:52 2019
GPGPU-Sim uArch: cycles simulated: 438878  inst.: 7733518 (ipc=10.9) sim_rate=25190 (inst/sec) elapsed = 0:0:05:07 / Tue Apr 16 16:53:53 2019
GPGPU-Sim uArch: cycles simulated: 440878  inst.: 7751698 (ipc=10.9) sim_rate=25167 (inst/sec) elapsed = 0:0:05:08 / Tue Apr 16 16:53:54 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(31,0,0) tid=(258,0,0)
GPGPU-Sim uArch: cycles simulated: 442878  inst.: 7771339 (ipc=10.9) sim_rate=25149 (inst/sec) elapsed = 0:0:05:09 / Tue Apr 16 16:53:55 2019
GPGPU-Sim uArch: cycles simulated: 445378  inst.: 7794195 (ipc=10.8) sim_rate=25142 (inst/sec) elapsed = 0:0:05:10 / Tue Apr 16 16:53:56 2019
GPGPU-Sim uArch: cycles simulated: 447378  inst.: 7811830 (ipc=10.8) sim_rate=25118 (inst/sec) elapsed = 0:0:05:11 / Tue Apr 16 16:53:57 2019
GPGPU-Sim uArch: cycles simulated: 449878  inst.: 7835234 (ipc=10.8) sim_rate=25112 (inst/sec) elapsed = 0:0:05:12 / Tue Apr 16 16:53:58 2019
GPGPU-Sim uArch: cycles simulated: 451878  inst.: 7854352 (ipc=10.8) sim_rate=25093 (inst/sec) elapsed = 0:0:05:13 / Tue Apr 16 16:53:59 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(43,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 454378  inst.: 7877855 (ipc=10.8) sim_rate=25088 (inst/sec) elapsed = 0:0:05:14 / Tue Apr 16 16:54:00 2019
GPGPU-Sim uArch: cycles simulated: 456378  inst.: 7898070 (ipc=10.8) sim_rate=25073 (inst/sec) elapsed = 0:0:05:15 / Tue Apr 16 16:54:01 2019
GPGPU-Sim uArch: cycles simulated: 458378  inst.: 7916087 (ipc=10.8) sim_rate=25050 (inst/sec) elapsed = 0:0:05:16 / Tue Apr 16 16:54:02 2019
GPGPU-Sim uArch: cycles simulated: 460878  inst.: 7938601 (ipc=10.7) sim_rate=25042 (inst/sec) elapsed = 0:0:05:17 / Tue Apr 16 16:54:03 2019
GPGPU-Sim uArch: cycles simulated: 462878  inst.: 7956591 (ipc=10.7) sim_rate=25020 (inst/sec) elapsed = 0:0:05:18 / Tue Apr 16 16:54:04 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(41,0,0) tid=(333,0,0)
GPGPU-Sim uArch: cycles simulated: 465378  inst.: 7980781 (ipc=10.7) sim_rate=25018 (inst/sec) elapsed = 0:0:05:19 / Tue Apr 16 16:54:05 2019
GPGPU-Sim uArch: cycles simulated: 467378  inst.: 7999411 (ipc=10.7) sim_rate=24998 (inst/sec) elapsed = 0:0:05:20 / Tue Apr 16 16:54:06 2019
GPGPU-Sim uArch: cycles simulated: 469378  inst.: 8019266 (ipc=10.7) sim_rate=24982 (inst/sec) elapsed = 0:0:05:21 / Tue Apr 16 16:54:07 2019
GPGPU-Sim uArch: cycles simulated: 471878  inst.: 8042297 (ipc=10.7) sim_rate=24976 (inst/sec) elapsed = 0:0:05:22 / Tue Apr 16 16:54:08 2019
GPGPU-Sim uArch: cycles simulated: 473878  inst.: 8060203 (ipc=10.7) sim_rate=24954 (inst/sec) elapsed = 0:0:05:23 / Tue Apr 16 16:54:09 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(35,0,0) tid=(260,0,0)
GPGPU-Sim uArch: cycles simulated: 474878  inst.: 8070134 (ipc=10.7) sim_rate=24907 (inst/sec) elapsed = 0:0:05:24 / Tue Apr 16 16:54:10 2019
GPGPU-Sim uArch: cycles simulated: 475878  inst.: 8079492 (ipc=10.7) sim_rate=24859 (inst/sec) elapsed = 0:0:05:25 / Tue Apr 16 16:54:11 2019
GPGPU-Sim uArch: cycles simulated: 477878  inst.: 8099123 (ipc=10.6) sim_rate=24843 (inst/sec) elapsed = 0:0:05:26 / Tue Apr 16 16:54:12 2019
GPGPU-Sim uArch: cycles simulated: 479878  inst.: 8119965 (ipc=10.6) sim_rate=24831 (inst/sec) elapsed = 0:0:05:27 / Tue Apr 16 16:54:13 2019
GPGPU-Sim uArch: cycles simulated: 481878  inst.: 8140421 (ipc=10.6) sim_rate=24818 (inst/sec) elapsed = 0:0:05:28 / Tue Apr 16 16:54:14 2019
GPGPU-Sim uArch: cycles simulated: 483878  inst.: 8158472 (ipc=10.6) sim_rate=24797 (inst/sec) elapsed = 0:0:05:29 / Tue Apr 16 16:54:15 2019
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(43,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 486378  inst.: 8181654 (ipc=10.6) sim_rate=24792 (inst/sec) elapsed = 0:0:05:30 / Tue Apr 16 16:54:16 2019
GPGPU-Sim uArch: cycles simulated: 488378  inst.: 8199534 (ipc=10.6) sim_rate=24772 (inst/sec) elapsed = 0:0:05:31 / Tue Apr 16 16:54:17 2019
GPGPU-Sim uArch: cycles simulated: 490378  inst.: 8219880 (ipc=10.6) sim_rate=24758 (inst/sec) elapsed = 0:0:05:32 / Tue Apr 16 16:54:18 2019
GPGPU-Sim uArch: cycles simulated: 492378  inst.: 8237755 (ipc=10.6) sim_rate=24738 (inst/sec) elapsed = 0:0:05:33 / Tue Apr 16 16:54:19 2019
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(20,0,0) tid=(424,0,0)
GPGPU-Sim uArch: cycles simulated: 494878  inst.: 8261809 (ipc=10.6) sim_rate=24735 (inst/sec) elapsed = 0:0:05:34 / Tue Apr 16 16:54:20 2019
GPGPU-Sim uArch: cycles simulated: 496378  inst.: 8274652 (ipc=10.6) sim_rate=24700 (inst/sec) elapsed = 0:0:05:35 / Tue Apr 16 16:54:21 2019
GPGPU-Sim uArch: cycles simulated: 498378  inst.: 8294629 (ipc=10.6) sim_rate=24686 (inst/sec) elapsed = 0:0:05:36 / Tue Apr 16 16:54:22 2019
GPGPU-Sim uArch: cycles simulated: 499878  inst.: 8308439 (ipc=10.6) sim_rate=24654 (inst/sec) elapsed = 0:0:05:37 / Tue Apr 16 16:54:23 2019
GPGPU-Sim uArch: cycles simulated: 502378  inst.: 8333223 (ipc=10.6) sim_rate=24654 (inst/sec) elapsed = 0:0:05:38 / Tue Apr 16 16:54:24 2019
GPGPU-Sim uArch: cycles simulated: 504878  inst.: 8356041 (ipc=10.5) sim_rate=24649 (inst/sec) elapsed = 0:0:05:39 / Tue Apr 16 16:54:25 2019
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(16,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 507378  inst.: 8382310 (ipc=10.5) sim_rate=24653 (inst/sec) elapsed = 0:0:05:40 / Tue Apr 16 16:54:26 2019
GPGPU-Sim uArch: cycles simulated: 509378  inst.: 8399737 (ipc=10.5) sim_rate=24632 (inst/sec) elapsed = 0:0:05:41 / Tue Apr 16 16:54:27 2019
GPGPU-Sim uArch: cycles simulated: 511878  inst.: 8424717 (ipc=10.5) sim_rate=24633 (inst/sec) elapsed = 0:0:05:42 / Tue Apr 16 16:54:28 2019
GPGPU-Sim uArch: cycles simulated: 513378  inst.: 8437258 (ipc=10.5) sim_rate=24598 (inst/sec) elapsed = 0:0:05:43 / Tue Apr 16 16:54:29 2019
GPGPU-Sim uArch: cycles simulated: 515378  inst.: 8454873 (ipc=10.5) sim_rate=24578 (inst/sec) elapsed = 0:0:05:44 / Tue Apr 16 16:54:30 2019
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(0,0,0) tid=(502,0,0)
GPGPU-Sim uArch: cycles simulated: 517878  inst.: 8478897 (ipc=10.5) sim_rate=24576 (inst/sec) elapsed = 0:0:05:45 / Tue Apr 16 16:54:31 2019
GPGPU-Sim uArch: cycles simulated: 520378  inst.: 8500694 (ipc=10.5) sim_rate=24568 (inst/sec) elapsed = 0:0:05:46 / Tue Apr 16 16:54:32 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (297635,224878), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(297636,224878)
GPGPU-Sim uArch: cycles simulated: 522878  inst.: 8526982 (ipc=10.5) sim_rate=24573 (inst/sec) elapsed = 0:0:05:47 / Tue Apr 16 16:54:33 2019
GPGPU-Sim uArch: cycles simulated: 524378  inst.: 8543467 (ipc=10.5) sim_rate=24550 (inst/sec) elapsed = 0:0:05:48 / Tue Apr 16 16:54:34 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (299994,224878), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(299995,224878)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(46,0,0) tid=(457,0,0)
GPGPU-Sim uArch: cycles simulated: 526878  inst.: 8573413 (ipc=10.5) sim_rate=24565 (inst/sec) elapsed = 0:0:05:49 / Tue Apr 16 16:54:35 2019
GPGPU-Sim uArch: cycles simulated: 528878  inst.: 8592421 (ipc=10.5) sim_rate=24549 (inst/sec) elapsed = 0:0:05:50 / Tue Apr 16 16:54:36 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (304051,224878), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(304052,224878)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (304865,224878), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(304866,224878)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (305913,224878), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(305914,224878)
GPGPU-Sim uArch: cycles simulated: 530878  inst.: 8622151 (ipc=10.5) sim_rate=24564 (inst/sec) elapsed = 0:0:05:51 / Tue Apr 16 16:54:37 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (307666,224878), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(307667,224878)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(50,0,0) tid=(396,0,0)
GPGPU-Sim uArch: cycles simulated: 532878  inst.: 8649096 (ipc=10.5) sim_rate=24571 (inst/sec) elapsed = 0:0:05:52 / Tue Apr 16 16:54:38 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (308868,224878), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(308869,224878)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (309092,224878), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(309093,224878)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (309287,224878), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(309288,224878)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (309429,224878), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(309430,224878)
GPGPU-Sim uArch: cycles simulated: 534878  inst.: 8683799 (ipc=10.6) sim_rate=24599 (inst/sec) elapsed = 0:0:05:53 / Tue Apr 16 16:54:39 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (310536,224878), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(310537,224878)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (310844,224878), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(310845,224878)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (311595,224878), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(311596,224878)
GPGPU-Sim uArch: cycles simulated: 536878  inst.: 8721397 (ipc=10.6) sim_rate=24636 (inst/sec) elapsed = 0:0:05:54 / Tue Apr 16 16:54:40 2019
GPGPU-Sim uArch: cycles simulated: 537878  inst.: 8737705 (ipc=10.6) sim_rate=24613 (inst/sec) elapsed = 0:0:05:55 / Tue Apr 16 16:54:41 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(55,0,0) tid=(462,0,0)
GPGPU-Sim uArch: cycles simulated: 538878  inst.: 8749726 (ipc=10.7) sim_rate=24577 (inst/sec) elapsed = 0:0:05:56 / Tue Apr 16 16:54:42 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (315183,224878), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(315184,224878)
GPGPU-Sim uArch: cycles simulated: 540878  inst.: 8773831 (ipc=10.7) sim_rate=24576 (inst/sec) elapsed = 0:0:05:57 / Tue Apr 16 16:54:43 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (316135,224878), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(316136,224878)
GPGPU-Sim uArch: cycles simulated: 542878  inst.: 8797680 (ipc=10.7) sim_rate=24574 (inst/sec) elapsed = 0:0:05:58 / Tue Apr 16 16:54:44 2019
GPGPU-Sim uArch: cycles simulated: 544378  inst.: 8813617 (ipc=10.7) sim_rate=24550 (inst/sec) elapsed = 0:0:05:59 / Tue Apr 16 16:54:45 2019
GPGPU-Sim uArch: cycles simulated: 546378  inst.: 8830878 (ipc=10.7) sim_rate=24530 (inst/sec) elapsed = 0:0:06:00 / Tue Apr 16 16:54:46 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(46,0,0) tid=(474,0,0)
GPGPU-Sim uArch: cycles simulated: 547878  inst.: 8845016 (ipc=10.6) sim_rate=24501 (inst/sec) elapsed = 0:0:06:01 / Tue Apr 16 16:54:47 2019
GPGPU-Sim uArch: cycles simulated: 549378  inst.: 8857892 (ipc=10.6) sim_rate=24469 (inst/sec) elapsed = 0:0:06:02 / Tue Apr 16 16:54:48 2019
GPGPU-Sim uArch: cycles simulated: 550878  inst.: 8870102 (ipc=10.6) sim_rate=24435 (inst/sec) elapsed = 0:0:06:03 / Tue Apr 16 16:54:49 2019
GPGPU-Sim uArch: cycles simulated: 552878  inst.: 8888018 (ipc=10.6) sim_rate=24417 (inst/sec) elapsed = 0:0:06:04 / Tue Apr 16 16:54:50 2019
GPGPU-Sim uArch: cycles simulated: 554378  inst.: 8901596 (ipc=10.6) sim_rate=24387 (inst/sec) elapsed = 0:0:06:05 / Tue Apr 16 16:54:51 2019
GPGPU-Sim uArch: cycles simulated: 555878  inst.: 8916880 (ipc=10.6) sim_rate=24363 (inst/sec) elapsed = 0:0:06:06 / Tue Apr 16 16:54:52 2019
GPGPU-Sim uArch: cycles simulated: 557878  inst.: 8933298 (ipc=10.6) sim_rate=24341 (inst/sec) elapsed = 0:0:06:07 / Tue Apr 16 16:54:53 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(46,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 559378  inst.: 8946037 (ipc=10.6) sim_rate=24309 (inst/sec) elapsed = 0:0:06:08 / Tue Apr 16 16:54:54 2019
GPGPU-Sim uArch: cycles simulated: 560878  inst.: 8960518 (ipc=10.6) sim_rate=24283 (inst/sec) elapsed = 0:0:06:09 / Tue Apr 16 16:54:55 2019
GPGPU-Sim uArch: cycles simulated: 562878  inst.: 8977495 (ipc=10.6) sim_rate=24263 (inst/sec) elapsed = 0:0:06:10 / Tue Apr 16 16:54:56 2019
GPGPU-Sim uArch: cycles simulated: 564378  inst.: 8991541 (ipc=10.6) sim_rate=24235 (inst/sec) elapsed = 0:0:06:11 / Tue Apr 16 16:54:57 2019
GPGPU-Sim uArch: cycles simulated: 565878  inst.: 9004877 (ipc=10.6) sim_rate=24206 (inst/sec) elapsed = 0:0:06:12 / Tue Apr 16 16:54:58 2019
GPGPU-Sim uArch: cycles simulated: 567878  inst.: 9023382 (ipc=10.5) sim_rate=24191 (inst/sec) elapsed = 0:0:06:13 / Tue Apr 16 16:54:59 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(47,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 569378  inst.: 9038284 (ipc=10.5) sim_rate=24166 (inst/sec) elapsed = 0:0:06:14 / Tue Apr 16 16:55:00 2019
GPGPU-Sim uArch: cycles simulated: 571378  inst.: 9055765 (ipc=10.5) sim_rate=24148 (inst/sec) elapsed = 0:0:06:15 / Tue Apr 16 16:55:01 2019
GPGPU-Sim uArch: cycles simulated: 573378  inst.: 9073445 (ipc=10.5) sim_rate=24131 (inst/sec) elapsed = 0:0:06:16 / Tue Apr 16 16:55:02 2019
GPGPU-Sim uArch: cycles simulated: 574378  inst.: 9082492 (ipc=10.5) sim_rate=24091 (inst/sec) elapsed = 0:0:06:17 / Tue Apr 16 16:55:03 2019
GPGPU-Sim uArch: cycles simulated: 575378  inst.: 9091761 (ipc=10.5) sim_rate=24052 (inst/sec) elapsed = 0:0:06:18 / Tue Apr 16 16:55:04 2019
GPGPU-Sim uArch: cycles simulated: 576878  inst.: 9105338 (ipc=10.5) sim_rate=24024 (inst/sec) elapsed = 0:0:06:19 / Tue Apr 16 16:55:05 2019
GPGPU-Sim uArch: cycles simulated: 578878  inst.: 9123015 (ipc=10.5) sim_rate=24007 (inst/sec) elapsed = 0:0:06:20 / Tue Apr 16 16:55:06 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(16,0,0) tid=(306,0,0)
GPGPU-Sim uArch: cycles simulated: 580378  inst.: 9137765 (ipc=10.5) sim_rate=23983 (inst/sec) elapsed = 0:0:06:21 / Tue Apr 16 16:55:07 2019
GPGPU-Sim uArch: cycles simulated: 581378  inst.: 9146354 (ipc=10.5) sim_rate=23943 (inst/sec) elapsed = 0:0:06:22 / Tue Apr 16 16:55:08 2019
GPGPU-Sim uArch: cycles simulated: 582378  inst.: 9155342 (ipc=10.5) sim_rate=23904 (inst/sec) elapsed = 0:0:06:23 / Tue Apr 16 16:55:09 2019
GPGPU-Sim uArch: cycles simulated: 583878  inst.: 9168668 (ipc=10.5) sim_rate=23876 (inst/sec) elapsed = 0:0:06:24 / Tue Apr 16 16:55:10 2019
GPGPU-Sim uArch: cycles simulated: 584878  inst.: 9176952 (ipc=10.5) sim_rate=23836 (inst/sec) elapsed = 0:0:06:25 / Tue Apr 16 16:55:11 2019
GPGPU-Sim uArch: cycles simulated: 586878  inst.: 9196670 (ipc=10.5) sim_rate=23825 (inst/sec) elapsed = 0:0:06:26 / Tue Apr 16 16:55:12 2019
GPGPU-Sim uArch: cycles simulated: 588878  inst.: 9214743 (ipc=10.5) sim_rate=23810 (inst/sec) elapsed = 0:0:06:27 / Tue Apr 16 16:55:13 2019
GPGPU-Sim uArch: cycles simulated: 589878  inst.: 9223484 (ipc=10.5) sim_rate=23771 (inst/sec) elapsed = 0:0:06:28 / Tue Apr 16 16:55:14 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(48,0,0) tid=(412,0,0)
GPGPU-Sim uArch: cycles simulated: 591378  inst.: 9237736 (ipc=10.5) sim_rate=23747 (inst/sec) elapsed = 0:0:06:29 / Tue Apr 16 16:55:15 2019
GPGPU-Sim uArch: cycles simulated: 592878  inst.: 9250424 (ipc=10.4) sim_rate=23719 (inst/sec) elapsed = 0:0:06:30 / Tue Apr 16 16:55:16 2019
GPGPU-Sim uArch: cycles simulated: 594378  inst.: 9264967 (ipc=10.4) sim_rate=23695 (inst/sec) elapsed = 0:0:06:31 / Tue Apr 16 16:55:17 2019
GPGPU-Sim uArch: cycles simulated: 596378  inst.: 9283425 (ipc=10.4) sim_rate=23682 (inst/sec) elapsed = 0:0:06:32 / Tue Apr 16 16:55:18 2019
GPGPU-Sim uArch: cycles simulated: 597878  inst.: 9295963 (ipc=10.4) sim_rate=23653 (inst/sec) elapsed = 0:0:06:33 / Tue Apr 16 16:55:19 2019
GPGPU-Sim uArch: cycles simulated: 598878  inst.: 9304541 (ipc=10.4) sim_rate=23615 (inst/sec) elapsed = 0:0:06:34 / Tue Apr 16 16:55:20 2019
GPGPU-Sim uArch: cycles simulated: 600378  inst.: 9317668 (ipc=10.4) sim_rate=23589 (inst/sec) elapsed = 0:0:06:35 / Tue Apr 16 16:55:21 2019
GPGPU-Sim uArch: cycles simulated: 601378  inst.: 9327078 (ipc=10.4) sim_rate=23553 (inst/sec) elapsed = 0:0:06:36 / Tue Apr 16 16:55:22 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(55,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 603378  inst.: 9344560 (ipc=10.4) sim_rate=23537 (inst/sec) elapsed = 0:0:06:37 / Tue Apr 16 16:55:23 2019
GPGPU-Sim uArch: cycles simulated: 604878  inst.: 9359232 (ipc=10.4) sim_rate=23515 (inst/sec) elapsed = 0:0:06:38 / Tue Apr 16 16:55:24 2019
GPGPU-Sim uArch: cycles simulated: 605878  inst.: 9368029 (ipc=10.4) sim_rate=23478 (inst/sec) elapsed = 0:0:06:39 / Tue Apr 16 16:55:25 2019
GPGPU-Sim uArch: cycles simulated: 607878  inst.: 9386639 (ipc=10.4) sim_rate=23466 (inst/sec) elapsed = 0:0:06:40 / Tue Apr 16 16:55:26 2019
GPGPU-Sim uArch: cycles simulated: 608878  inst.: 9396346 (ipc=10.4) sim_rate=23432 (inst/sec) elapsed = 0:0:06:41 / Tue Apr 16 16:55:27 2019
GPGPU-Sim uArch: cycles simulated: 609878  inst.: 9406083 (ipc=10.4) sim_rate=23398 (inst/sec) elapsed = 0:0:06:42 / Tue Apr 16 16:55:28 2019
GPGPU-Sim uArch: cycles simulated: 611378  inst.: 9420504 (ipc=10.4) sim_rate=23375 (inst/sec) elapsed = 0:0:06:43 / Tue Apr 16 16:55:29 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(15,0,0) tid=(315,0,0)
GPGPU-Sim uArch: cycles simulated: 612878  inst.: 9436164 (ipc=10.4) sim_rate=23356 (inst/sec) elapsed = 0:0:06:44 / Tue Apr 16 16:55:30 2019
GPGPU-Sim uArch: cycles simulated: 614378  inst.: 9450130 (ipc=10.4) sim_rate=23333 (inst/sec) elapsed = 0:0:06:45 / Tue Apr 16 16:55:31 2019
GPGPU-Sim uArch: cycles simulated: 616378  inst.: 9469075 (ipc=10.4) sim_rate=23322 (inst/sec) elapsed = 0:0:06:46 / Tue Apr 16 16:55:32 2019
GPGPU-Sim uArch: cycles simulated: 618378  inst.: 9488263 (ipc=10.4) sim_rate=23312 (inst/sec) elapsed = 0:0:06:47 / Tue Apr 16 16:55:33 2019
GPGPU-Sim uArch: cycles simulated: 620878  inst.: 9512254 (ipc=10.4) sim_rate=23314 (inst/sec) elapsed = 0:0:06:48 / Tue Apr 16 16:55:34 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(37,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 622878  inst.: 9532552 (ipc=10.4) sim_rate=23306 (inst/sec) elapsed = 0:0:06:49 / Tue Apr 16 16:55:35 2019
GPGPU-Sim uArch: cycles simulated: 624878  inst.: 9551994 (ipc=10.4) sim_rate=23297 (inst/sec) elapsed = 0:0:06:50 / Tue Apr 16 16:55:36 2019
GPGPU-Sim uArch: cycles simulated: 626878  inst.: 9571061 (ipc=10.4) sim_rate=23287 (inst/sec) elapsed = 0:0:06:51 / Tue Apr 16 16:55:37 2019
GPGPU-Sim uArch: cycles simulated: 628878  inst.: 9589208 (ipc=10.4) sim_rate=23274 (inst/sec) elapsed = 0:0:06:52 / Tue Apr 16 16:55:38 2019
GPGPU-Sim uArch: cycles simulated: 630878  inst.: 9609718 (ipc=10.4) sim_rate=23268 (inst/sec) elapsed = 0:0:06:53 / Tue Apr 16 16:55:39 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(45,0,0) tid=(466,0,0)
GPGPU-Sim uArch: cycles simulated: 633378  inst.: 9636559 (ipc=10.4) sim_rate=23276 (inst/sec) elapsed = 0:0:06:54 / Tue Apr 16 16:55:40 2019
GPGPU-Sim uArch: cycles simulated: 635378  inst.: 9655524 (ipc=10.4) sim_rate=23266 (inst/sec) elapsed = 0:0:06:55 / Tue Apr 16 16:55:41 2019
GPGPU-Sim uArch: cycles simulated: 637378  inst.: 9676648 (ipc=10.4) sim_rate=23261 (inst/sec) elapsed = 0:0:06:56 / Tue Apr 16 16:55:42 2019
GPGPU-Sim uArch: cycles simulated: 639378  inst.: 9699357 (ipc=10.4) sim_rate=23259 (inst/sec) elapsed = 0:0:06:57 / Tue Apr 16 16:55:43 2019
GPGPU-Sim uArch: cycles simulated: 641378  inst.: 9718377 (ipc=10.4) sim_rate=23249 (inst/sec) elapsed = 0:0:06:58 / Tue Apr 16 16:55:44 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(58,0,0) tid=(366,0,0)
GPGPU-Sim uArch: cycles simulated: 643378  inst.: 9739102 (ipc=10.4) sim_rate=23243 (inst/sec) elapsed = 0:0:06:59 / Tue Apr 16 16:55:45 2019
GPGPU-Sim uArch: cycles simulated: 645878  inst.: 9764771 (ipc=10.4) sim_rate=23249 (inst/sec) elapsed = 0:0:07:00 / Tue Apr 16 16:55:46 2019
GPGPU-Sim uArch: cycles simulated: 647878  inst.: 9786540 (ipc=10.4) sim_rate=23245 (inst/sec) elapsed = 0:0:07:01 / Tue Apr 16 16:55:47 2019
GPGPU-Sim uArch: cycles simulated: 649878  inst.: 9806575 (ipc=10.4) sim_rate=23238 (inst/sec) elapsed = 0:0:07:02 / Tue Apr 16 16:55:48 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(34,0,0) tid=(431,0,0)
GPGPU-Sim uArch: cycles simulated: 651378  inst.: 9820498 (ipc=10.4) sim_rate=23216 (inst/sec) elapsed = 0:0:07:03 / Tue Apr 16 16:55:49 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (426665,224878), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(426666,224878)
GPGPU-Sim uArch: cycles simulated: 653378  inst.: 9846702 (ipc=10.4) sim_rate=23223 (inst/sec) elapsed = 0:0:07:04 / Tue Apr 16 16:55:50 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (429178,224878), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(429179,224878)
GPGPU-Sim uArch: cycles simulated: 654878  inst.: 9864900 (ipc=10.4) sim_rate=23211 (inst/sec) elapsed = 0:0:07:05 / Tue Apr 16 16:55:51 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (430341,224878), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(430342,224878)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (430434,224878), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 656378  inst.: 9886170 (ipc=10.4) sim_rate=23206 (inst/sec) elapsed = 0:0:07:06 / Tue Apr 16 16:55:52 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (432029,224878), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (432123,224878), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 657878  inst.: 9904234 (ipc=10.4) sim_rate=23194 (inst/sec) elapsed = 0:0:07:07 / Tue Apr 16 16:55:53 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(32,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 659378  inst.: 9919073 (ipc=10.4) sim_rate=23175 (inst/sec) elapsed = 0:0:07:08 / Tue Apr 16 16:55:54 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (435180,224878), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (435245,224878), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 661378  inst.: 9938709 (ipc=10.4) sim_rate=23167 (inst/sec) elapsed = 0:0:07:09 / Tue Apr 16 16:55:55 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (436645,224878), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (437121,224878), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 663878  inst.: 9960117 (ipc=10.4) sim_rate=23163 (inst/sec) elapsed = 0:0:07:10 / Tue Apr 16 16:55:56 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (439858,224878), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (440404,224878), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (440875,224878), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 666378  inst.: 9986857 (ipc=10.4) sim_rate=23171 (inst/sec) elapsed = 0:0:07:11 / Tue Apr 16 16:55:57 2019
GPGPU-Sim uArch: cycles simulated: 668378  inst.: 10003737 (ipc=10.4) sim_rate=23156 (inst/sec) elapsed = 0:0:07:12 / Tue Apr 16 16:55:58 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(33,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 670378  inst.: 10025315 (ipc=10.4) sim_rate=23153 (inst/sec) elapsed = 0:0:07:13 / Tue Apr 16 16:55:59 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (446873,224878), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (447393,224878), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 672378  inst.: 10042968 (ipc=10.4) sim_rate=23140 (inst/sec) elapsed = 0:0:07:14 / Tue Apr 16 16:56:00 2019
GPGPU-Sim uArch: cycles simulated: 674378  inst.: 10061455 (ipc=10.4) sim_rate=23129 (inst/sec) elapsed = 0:0:07:15 / Tue Apr 16 16:56:01 2019
GPGPU-Sim uArch: cycles simulated: 676378  inst.: 10080173 (ipc=10.4) sim_rate=23119 (inst/sec) elapsed = 0:0:07:16 / Tue Apr 16 16:56:02 2019
GPGPU-Sim uArch: cycles simulated: 678378  inst.: 10098406 (ipc=10.3) sim_rate=23108 (inst/sec) elapsed = 0:0:07:17 / Tue Apr 16 16:56:03 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(30,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 680378  inst.: 10117684 (ipc=10.3) sim_rate=23099 (inst/sec) elapsed = 0:0:07:18 / Tue Apr 16 16:56:04 2019
GPGPU-Sim uArch: cycles simulated: 682378  inst.: 10137617 (ipc=10.3) sim_rate=23092 (inst/sec) elapsed = 0:0:07:19 / Tue Apr 16 16:56:05 2019
GPGPU-Sim uArch: cycles simulated: 683878  inst.: 10151251 (ipc=10.3) sim_rate=23071 (inst/sec) elapsed = 0:0:07:20 / Tue Apr 16 16:56:06 2019
GPGPU-Sim uArch: cycles simulated: 685378  inst.: 10163078 (ipc=10.3) sim_rate=23045 (inst/sec) elapsed = 0:0:07:21 / Tue Apr 16 16:56:07 2019
GPGPU-Sim uArch: cycles simulated: 687378  inst.: 10184273 (ipc=10.3) sim_rate=23041 (inst/sec) elapsed = 0:0:07:22 / Tue Apr 16 16:56:08 2019
GPGPU-Sim uArch: cycles simulated: 689878  inst.: 10207449 (ipc=10.3) sim_rate=23041 (inst/sec) elapsed = 0:0:07:23 / Tue Apr 16 16:56:09 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(36,0,0) tid=(373,0,0)
GPGPU-Sim uArch: cycles simulated: 692378  inst.: 10230538 (ipc=10.3) sim_rate=23041 (inst/sec) elapsed = 0:0:07:24 / Tue Apr 16 16:56:10 2019
GPGPU-Sim uArch: cycles simulated: 694878  inst.: 10253999 (ipc=10.3) sim_rate=23042 (inst/sec) elapsed = 0:0:07:25 / Tue Apr 16 16:56:11 2019
GPGPU-Sim uArch: cycles simulated: 696878  inst.: 10271400 (ipc=10.3) sim_rate=23030 (inst/sec) elapsed = 0:0:07:26 / Tue Apr 16 16:56:12 2019
GPGPU-Sim uArch: cycles simulated: 699378  inst.: 10294870 (ipc=10.3) sim_rate=23031 (inst/sec) elapsed = 0:0:07:27 / Tue Apr 16 16:56:13 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(33,0,0) tid=(446,0,0)
GPGPU-Sim uArch: cycles simulated: 701378  inst.: 10312669 (ipc=10.3) sim_rate=23019 (inst/sec) elapsed = 0:0:07:28 / Tue Apr 16 16:56:14 2019
GPGPU-Sim uArch: cycles simulated: 702378  inst.: 10321301 (ipc=10.3) sim_rate=22987 (inst/sec) elapsed = 0:0:07:29 / Tue Apr 16 16:56:15 2019
GPGPU-Sim uArch: cycles simulated: 703378  inst.: 10330589 (ipc=10.3) sim_rate=22956 (inst/sec) elapsed = 0:0:07:30 / Tue Apr 16 16:56:16 2019
GPGPU-Sim uArch: cycles simulated: 705378  inst.: 10349256 (ipc=10.3) sim_rate=22947 (inst/sec) elapsed = 0:0:07:31 / Tue Apr 16 16:56:17 2019
GPGPU-Sim uArch: cycles simulated: 706378  inst.: 10358604 (ipc=10.3) sim_rate=22917 (inst/sec) elapsed = 0:0:07:32 / Tue Apr 16 16:56:18 2019
GPGPU-Sim uArch: cycles simulated: 707378  inst.: 10367050 (ipc=10.3) sim_rate=22885 (inst/sec) elapsed = 0:0:07:33 / Tue Apr 16 16:56:19 2019
GPGPU-Sim uArch: cycles simulated: 709378  inst.: 10385762 (ipc=10.3) sim_rate=22876 (inst/sec) elapsed = 0:0:07:34 / Tue Apr 16 16:56:20 2019
GPGPU-Sim uArch: cycles simulated: 710878  inst.: 10399190 (ipc=10.3) sim_rate=22855 (inst/sec) elapsed = 0:0:07:35 / Tue Apr 16 16:56:21 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(48,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 713378  inst.: 10421213 (ipc=10.3) sim_rate=22853 (inst/sec) elapsed = 0:0:07:36 / Tue Apr 16 16:56:22 2019
GPGPU-Sim uArch: cycles simulated: 714378  inst.: 10429953 (ipc=10.3) sim_rate=22822 (inst/sec) elapsed = 0:0:07:37 / Tue Apr 16 16:56:23 2019
GPGPU-Sim uArch: cycles simulated: 715878  inst.: 10443426 (ipc=10.3) sim_rate=22802 (inst/sec) elapsed = 0:0:07:38 / Tue Apr 16 16:56:24 2019
GPGPU-Sim uArch: cycles simulated: 716878  inst.: 10451421 (ipc=10.3) sim_rate=22769 (inst/sec) elapsed = 0:0:07:39 / Tue Apr 16 16:56:25 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (492506,224878), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (492628,224878), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 718378  inst.: 10467012 (ipc=10.3) sim_rate=22754 (inst/sec) elapsed = 0:0:07:40 / Tue Apr 16 16:56:26 2019
GPGPU-Sim uArch: cycles simulated: 720378  inst.: 10484768 (ipc=10.3) sim_rate=22743 (inst/sec) elapsed = 0:0:07:41 / Tue Apr 16 16:56:27 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (497137,224878), 1 CTAs running
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(57,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 722878  inst.: 10508316 (ipc=10.2) sim_rate=22745 (inst/sec) elapsed = 0:0:07:42 / Tue Apr 16 16:56:28 2019
GPGPU-Sim uArch: cycles simulated: 724378  inst.: 10522507 (ipc=10.2) sim_rate=22726 (inst/sec) elapsed = 0:0:07:43 / Tue Apr 16 16:56:29 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (501719,224878), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 726878  inst.: 10545756 (ipc=10.2) sim_rate=22727 (inst/sec) elapsed = 0:0:07:44 / Tue Apr 16 16:56:30 2019
GPGPU-Sim uArch: cycles simulated: 728378  inst.: 10560158 (ipc=10.2) sim_rate=22710 (inst/sec) elapsed = 0:0:07:45 / Tue Apr 16 16:56:31 2019
GPGPU-Sim uArch: cycles simulated: 730878  inst.: 10581636 (ipc=10.2) sim_rate=22707 (inst/sec) elapsed = 0:0:07:46 / Tue Apr 16 16:56:32 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(54,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 733378  inst.: 10605175 (ipc=10.2) sim_rate=22709 (inst/sec) elapsed = 0:0:07:47 / Tue Apr 16 16:56:33 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (509675,224878), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (510579,224878), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 735878  inst.: 10626005 (ipc=10.2) sim_rate=22705 (inst/sec) elapsed = 0:0:07:48 / Tue Apr 16 16:56:34 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (511265,224878), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (511779,224878), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (512177,224878), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (512528,224878), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (513842,224878), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 738878  inst.: 10654796 (ipc=10.2) sim_rate=22718 (inst/sec) elapsed = 0:0:07:49 / Tue Apr 16 16:56:35 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (514908,224878), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 741378  inst.: 10678981 (ipc=10.2) sim_rate=22721 (inst/sec) elapsed = 0:0:07:50 / Tue Apr 16 16:56:36 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(32,0,0) tid=(430,0,0)
GPGPU-Sim uArch: cycles simulated: 744378  inst.: 10706609 (ipc=10.2) sim_rate=22731 (inst/sec) elapsed = 0:0:07:51 / Tue Apr 16 16:56:37 2019
GPGPU-Sim uArch: cycles simulated: 746378  inst.: 10725600 (ipc=10.2) sim_rate=22723 (inst/sec) elapsed = 0:0:07:52 / Tue Apr 16 16:56:38 2019
GPGPU-Sim uArch: cycles simulated: 748878  inst.: 10748980 (ipc=10.2) sim_rate=22725 (inst/sec) elapsed = 0:0:07:53 / Tue Apr 16 16:56:39 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (526364,224878), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 751378  inst.: 10770387 (ipc=10.2) sim_rate=22722 (inst/sec) elapsed = 0:0:07:54 / Tue Apr 16 16:56:40 2019
GPGPU-Sim uArch: cycles simulated: 753878  inst.: 10793209 (ipc=10.2) sim_rate=22722 (inst/sec) elapsed = 0:0:07:55 / Tue Apr 16 16:56:41 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(48,0,0) tid=(372,0,0)
GPGPU-Sim uArch: cycles simulated: 755878  inst.: 10811021 (ipc=10.2) sim_rate=22712 (inst/sec) elapsed = 0:0:07:56 / Tue Apr 16 16:56:42 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (531283,224878), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 757878  inst.: 10827994 (ipc=10.2) sim_rate=22700 (inst/sec) elapsed = 0:0:07:57 / Tue Apr 16 16:56:43 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (533767,224878), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 759878  inst.: 10843383 (ipc=10.2) sim_rate=22684 (inst/sec) elapsed = 0:0:07:58 / Tue Apr 16 16:56:44 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (535731,224878), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 761878  inst.: 10858459 (ipc=10.2) sim_rate=22669 (inst/sec) elapsed = 0:0:07:59 / Tue Apr 16 16:56:45 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (537678,224878), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (538366,224878), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (538586,224878), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (539498,224878), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (539835,224878), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (539943,224878), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 765878  inst.: 10880538 (ipc=10.1) sim_rate=22667 (inst/sec) elapsed = 0:0:08:00 / Tue Apr 16 16:56:46 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (541162,224878), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (541170,224878), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (544836,224878), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 770878  inst.: 10895256 (ipc=10.1) sim_rate=22651 (inst/sec) elapsed = 0:0:08:01 / Tue Apr 16 16:56:47 2019
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(62,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 775878  inst.: 10910127 (ipc=10.0) sim_rate=22635 (inst/sec) elapsed = 0:0:08:02 / Tue Apr 16 16:56:48 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (553061,224878), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 779878  inst.: 10920526 (ipc= 9.9) sim_rate=22609 (inst/sec) elapsed = 0:0:08:03 / Tue Apr 16 16:56:49 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (559532,224878), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 786878  inst.: 10938036 (ipc= 9.8) sim_rate=22599 (inst/sec) elapsed = 0:0:08:04 / Tue Apr 16 16:56:50 2019
GPGPU-Sim uArch: cycles simulated: 791378  inst.: 10950253 (ipc= 9.8) sim_rate=22577 (inst/sec) elapsed = 0:0:08:05 / Tue Apr 16 16:56:51 2019
GPGPU-Sim uArch: cycles simulated: 795878  inst.: 10961746 (ipc= 9.7) sim_rate=22555 (inst/sec) elapsed = 0:0:08:06 / Tue Apr 16 16:56:52 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (574787,224878), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 803878  inst.: 10980509 (ipc= 9.6) sim_rate=22547 (inst/sec) elapsed = 0:0:08:07 / Tue Apr 16 16:56:53 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (579807,224878), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(58,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 813878  inst.: 10998910 (ipc= 9.5) sim_rate=22538 (inst/sec) elapsed = 0:0:08:08 / Tue Apr 16 16:56:54 2019
GPGPU-Sim uArch: cycles simulated: 823878  inst.: 11016571 (ipc= 9.4) sim_rate=22528 (inst/sec) elapsed = 0:0:08:09 / Tue Apr 16 16:56:55 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (605863,224878), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (606936,224878), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 831878  inst.: 11030004 (ipc= 9.3) sim_rate=22510 (inst/sec) elapsed = 0:0:08:10 / Tue Apr 16 16:56:56 2019
GPGPU-Sim uArch: cycles simulated: 838378  inst.: 11040694 (ipc= 9.2) sim_rate=22486 (inst/sec) elapsed = 0:0:08:11 / Tue Apr 16 16:56:57 2019
GPGPU-Sim uArch: cycles simulated: 847878  inst.: 11057010 (ipc= 9.1) sim_rate=22473 (inst/sec) elapsed = 0:0:08:12 / Tue Apr 16 16:56:58 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (624922,224878), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (633014,224878), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 633015
gpu_sim_insn = 5660327
gpu_ipc =       8.9419
gpu_tot_sim_cycle = 857893
gpu_tot_sim_insn = 11065717
gpu_tot_ipc =      12.8987
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1199806
gpu_stall_icnt2sh    = 5613928
gpu_total_sim_rate=22491

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 618374
	L1I_total_cache_misses = 2059
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 85738, Miss = 75447, Miss_rate = 0.880, Pending_hits = 5143, Reservation_fails = 696130
	L1D_cache_core[1]: Access = 74928, Miss = 65846, Miss_rate = 0.879, Pending_hits = 4556, Reservation_fails = 626513
	L1D_cache_core[2]: Access = 72519, Miss = 63273, Miss_rate = 0.873, Pending_hits = 4421, Reservation_fails = 605937
	L1D_cache_core[3]: Access = 73799, Miss = 64417, Miss_rate = 0.873, Pending_hits = 4561, Reservation_fails = 620864
	L1D_cache_core[4]: Access = 76945, Miss = 67297, Miss_rate = 0.875, Pending_hits = 4835, Reservation_fails = 632534
	L1D_cache_core[5]: Access = 73506, Miss = 64175, Miss_rate = 0.873, Pending_hits = 4669, Reservation_fails = 616973
	L1D_cache_core[6]: Access = 85757, Miss = 75465, Miss_rate = 0.880, Pending_hits = 5051, Reservation_fails = 695570
	L1D_cache_core[7]: Access = 72846, Miss = 63960, Miss_rate = 0.878, Pending_hits = 4456, Reservation_fails = 616996
	L1D_cache_core[8]: Access = 72476, Miss = 63281, Miss_rate = 0.873, Pending_hits = 4494, Reservation_fails = 604207
	L1D_cache_core[9]: Access = 71451, Miss = 62366, Miss_rate = 0.873, Pending_hits = 4385, Reservation_fails = 605126
	L1D_cache_core[10]: Access = 81575, Miss = 71587, Miss_rate = 0.878, Pending_hits = 5082, Reservation_fails = 666824
	L1D_cache_core[11]: Access = 73380, Miss = 63860, Miss_rate = 0.870, Pending_hits = 4544, Reservation_fails = 611862
	L1D_cache_core[12]: Access = 72308, Miss = 63440, Miss_rate = 0.877, Pending_hits = 4458, Reservation_fails = 612397
	L1D_cache_core[13]: Access = 73064, Miss = 63883, Miss_rate = 0.874, Pending_hits = 4465, Reservation_fails = 615777
	L1D_cache_core[14]: Access = 73349, Miss = 64325, Miss_rate = 0.877, Pending_hits = 4408, Reservation_fails = 621152
	L1D_total_cache_accesses = 1133641
	L1D_total_cache_misses = 992622
	L1D_total_cache_miss_rate = 0.8756
	L1D_total_cache_pending_hits = 69528
	L1D_total_cache_reservation_fails = 9448862
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.068
L1C_cache:
	L1C_total_cache_accesses = 103219
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0047
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69403
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 764120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7540010
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102739
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1851
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 228502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1908852
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 616315
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2059
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2079, 2135, 2552, 2068, 2068, 2528, 2541, 2137, 2094, 2552, 2038, 2502, 2083, 1651, 2083, 2079, 1550, 1550, 1539, 1513, 1943, 1580, 1958, 1565, 2008, 2405, 1539, 1520, 1565, 1993, 1550, 1565, 1092, 1081, 1513, 1070, 1135, 1025, 1092, 1122, 1513, 1081, 1070, 1066, 1066, 1550, 1120, 1580, 
gpgpu_n_tot_thrd_icount = 36668256
gpgpu_n_tot_w_icount = 1145883
gpgpu_n_stall_shd_mem = 10307713
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 764120
gpgpu_n_mem_write_global = 230478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1544103
gpgpu_n_store_insn = 356013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10304302
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16976058	W0_Idle:2555690	W0_Scoreboard:1733017	W1:185855	W2:157938	W3:159825	W4:126941	W5:90512	W6:44990	W7:23511	W8:9025	W9:3660	W10:1757	W11:1362	W12:1229	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:135576
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6112960 {8:764120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9227504 {40:230368,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 103920320 {136:764120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843824 {8:230478,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 203 
maxdqlatency = 0 
maxmflatency = 776 
averagemflatency = 260 
max_icnt2mem_latency = 495 
max_icnt2sh_latency = 857892 
mrq_lat_table:56261 	3122 	1136 	4709 	13983 	1273 	193 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	517212 	471009 	6392 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	353774 	323963 	182062 	81796 	49394 	3714 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	46131 	369395 	321484 	26870 	255 	0 	0 	1 	6 	22 	458 	7930 	16693 	41307 	58565 	52691 	52805 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	675 	1042 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        11        29        24        32        32        28        25        47        25        24        39        17        16        19        20 
dram[1]:        13        16        44        42        31        31        28        32        47        34        36        29        15        25        16        18 
dram[2]:         6        12        26        16        31        29        33        25        40        56        51        33        15        12        18        18 
dram[3]:        13        13        39        50        34        29        24        23        45        52        52        44        16        17        16        15 
dram[4]:        14        10        25        35        33        28        27        26        44        55        52        49        13        16        20        16 
dram[5]:        15        10        38        47        33        28        30        30        44        38        41        40        14        16        15        18 
maximum service time to same row:
dram[0]:     49153     42842     28129     52647     40641     27291     28203     93590     11107     17291     46547     30844     23373     19448     28721     34125 
dram[1]:     43134     34875     43884     17037     28375     25985     26781     19681     28287     22085     14762     18219     20422     31202     91109     37065 
dram[2]:     58631     42772     24552     41806     25759     21782     25158     15646     34279     24933     22966     18860     35653     31741     28378     24984 
dram[3]:     29678     31985     25564     62725     21008     19086     37181     19786     19028     18303     32353     53365     37643     40332     41099     53375 
dram[4]:     32299     45323     35284     32153     23559     15173     13982     27451     29750     27693     16632     34481     38328     28518     30828     27457 
dram[5]:     38640     43394     42922     41794     19482     22337     47143     28806     17053     16086     23456     19414     30221     31145     42872     50667 
average row accesses per activate:
dram[0]:  2.237342  2.172881  2.181548  2.186851  2.165939  2.024631  2.115124  2.135514  2.317204  2.075251  2.188333  2.208081  2.218750  2.260714  2.405512  2.210084 
dram[1]:  2.114583  2.491620  2.273292  2.080537  2.227882  2.043353  2.164352  2.053763  2.236893  2.175555  2.196918  2.138889  2.164912  2.281746  2.294776  2.189591 
dram[2]:  1.949664  2.392727  2.134731  2.101796  2.116216  2.066832  2.161446  2.070103  2.189555  2.240773  2.279468  2.241379  2.098976  2.217857  2.333333  2.252830 
dram[3]:  2.440191  2.329749  2.189591  2.367133  2.002398  2.087855  2.036782  2.223618  2.145794  2.175439  2.067114  2.271095  2.150685  2.268817  2.101887  2.438016 
dram[4]:  2.198758  2.280443  2.100000  2.219745  2.030635  2.133858  2.151386  2.173121  2.203046  2.092692  2.242958  2.402299  2.200000  2.139098  2.509804  2.469136 
dram[5]:  2.349650  2.121951  2.165138  2.156364  2.136364  2.089974  2.207059  2.064665  2.327370  2.066202  2.198664  2.256983  2.162338  2.258197  2.294776  2.348361 
average row locality = 80753/36896 = 2.188665
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       707       641       658       569       802       676       789       745       978       908       965       790       655       589       611       526 
dram[1]:       609       446       659       553       669       590       780       798       870       743       958       912       574       536       615       589 
dram[2]:       581       658       651       647       627       701       752       850       837       966       889       957       563       598       567       597 
dram[3]:       510       650       524       591       675       695       758       746       843       944       914       920       589       611       557       590 
dram[4]:       708       618       663       619       749       684       855       790       984       875       954       900       676       547       640       600 
dram[5]:       672       522       637       513       726       685       773       760       967       875       993       892       622       532       615       573 
total reads: 68287
bank skew: 993/446 = 2.23
chip skew: 11862/10901 = 1.09
number of total write accesses:
dram[0]:         0         0        75        63       190       146       148       169       315       333       348       303        55        44         0         0 
dram[1]:         0         0        73        67       162       117       155       157       282       236       325       320        43        39         0         0 
dram[2]:         0         0        62        55       156       134       145       154       295       309       310       343        52        23         0         0 
dram[3]:         0         0        65        86       160       113       128       139       305       296       318       345        39        22         0         0 
dram[4]:         0         0        72        78       179       129       154       164       318       299       320       354        61        22         0         0 
dram[5]:         0         0        71        80       167       128       165       134       334       311       324       320        44        19         0         0 
total reads: 12466
min_bank_accesses = 0!
chip skew: 2189/1976 = 1.11
average mf latency per bank:
dram[0]:       1354      1525      1346      1558      4740      5832      7896      8258      1782      1751      1632      1990      1693      1884      1678      1928
dram[1]:       1518      2258      1284      1677      5382      7866      7856      8439      1831      2297      1651      1863      1851      2125      1579      1844
dram[2]:       1604      1539      1394      1508      6025      6744      8346      8128      1987      1867      1774      1740      1874      3101      1749      1846
dram[3]:       1778      1540      1628      1481      5607      6940      8393      9107      1902      1921      1814      1800      1886      1909      1835      1770
dram[4]:       1419      1642      1403      1507      5266      7163      7545      8633      1775      2033      1742      1853      1685      2015      1649      1842
dram[5]:       1438      1935      1367      1667      5416      6954      8046      8825      1732      1992      1735      1928      1804      2125      1663      1776
maximum mf latency per bank:
dram[0]:        688       713       633       625       647       641       688       728       666       694       642       690       713       673       657       723
dram[1]:        589       626       744       720       633       672       649       689       592       700       621       776       623       648       647       730
dram[2]:        620       757       680       655       628       650       677       745       667       711       678       722       668       705       662       688
dram[3]:        595       684       660       669       613       684       615       647       609       696       668       667       601       658       591       646
dram[4]:        653       655       633       699       630       623       648       730       666       641       612       682       622       646       604       656
dram[5]:        675       618       627       621       660       646       637       641       609       664       690       632       630       695       631       603

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1132412 n_nop=1093522 n_act=6314 n_pre=6298 n_req=13798 n_rd=23218 n_write=3060 bw_util=0.04641
n_activity=281391 dram_eff=0.1868
bk0: 1414a 1120914i bk1: 1282a 1121928i bk2: 1316a 1120070i bk3: 1138a 1121723i bk4: 1604a 1115016i bk5: 1352a 1117227i bk6: 1578a 1114993i bk7: 1490a 1115387i bk8: 1956a 1109507i bk9: 1816a 1108613i bk10: 1930a 1107275i bk11: 1580a 1111001i bk12: 1310a 1118995i bk13: 1178a 1121101i bk14: 1222a 1122522i bk15: 1052a 1123559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0878126
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1132412 n_nop=1096053 n_act=5902 n_pre=5886 n_req=12877 n_rd=21802 n_write=2769 bw_util=0.0434
n_activity=267252 dram_eff=0.1839
bk0: 1218a 1122019i bk1: 892a 1125796i bk2: 1318a 1120509i bk3: 1106a 1121702i bk4: 1338a 1117953i bk5: 1180a 1119567i bk6: 1560a 1116164i bk7: 1596a 1114684i bk8: 1740a 1111871i bk9: 1486a 1114137i bk10: 1916a 1108528i bk11: 1824a 1108457i bk12: 1148a 1120475i bk13: 1072a 1122088i bk14: 1230a 1122125i bk15: 1178a 1122476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0784299
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1132412 n_nop=1094318 n_act=6188 n_pre=6172 n_req=13479 n_rd=22882 n_write=2852 bw_util=0.04545
n_activity=276990 dram_eff=0.1858
bk0: 1162a 1121901i bk1: 1316a 1122203i bk2: 1302a 1120309i bk3: 1294a 1120059i bk4: 1254a 1118383i bk5: 1402a 1117433i bk6: 1504a 1116083i bk7: 1700a 1113346i bk8: 1674a 1111949i bk9: 1932a 1108885i bk10: 1778a 1109922i bk11: 1914a 1107449i bk12: 1126a 1120280i bk13: 1196a 1121205i bk14: 1134a 1123024i bk15: 1194a 1122439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0875521
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1132412 n_nop=1095315 n_act=6016 n_pre=6000 n_req=13133 n_rd=22234 n_write=2847 bw_util=0.0443
n_activity=270169 dram_eff=0.1857
bk0: 1020a 1124616i bk1: 1300a 1122282i bk2: 1048a 1122664i bk3: 1182a 1121579i bk4: 1350a 1117092i bk5: 1390a 1117959i bk6: 1516a 1116313i bk7: 1492a 1116725i bk8: 1686a 1111420i bk9: 1888a 1109379i bk10: 1828a 1108417i bk11: 1840a 1108181i bk12: 1178a 1120406i bk13: 1222a 1121076i bk14: 1114a 1122445i bk15: 1180a 1122904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0775248
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1132412 n_nop=1093003 n_act=6344 n_pre=6328 n_req=14012 n_rd=23724 n_write=3013 bw_util=0.04722
n_activity=281765 dram_eff=0.1898
bk0: 1416a 1120649i bk1: 1236a 1122514i bk2: 1326a 1119648i bk3: 1238a 1120537i bk4: 1498a 1115161i bk5: 1368a 1117972i bk6: 1710a 1114231i bk7: 1580a 1115008i bk8: 1968a 1108657i bk9: 1750a 1109671i bk10: 1908a 1108482i bk11: 1800a 1109373i bk12: 1352a 1118640i bk13: 1094a 1121619i bk14: 1280a 1122511i bk15: 1200a 1122985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0913978
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1132412 n_nop=1094502 n_act=6132 n_pre=6116 n_req=13454 n_rd=22714 n_write=2948 bw_util=0.04532
n_activity=274991 dram_eff=0.1866
bk0: 1344a 1121951i bk1: 1044a 1123773i bk2: 1274a 1120488i bk3: 1026a 1122515i bk4: 1452a 1116664i bk5: 1370a 1118082i bk6: 1546a 1115850i bk7: 1520a 1115885i bk8: 1934a 1109488i bk9: 1750a 1109415i bk10: 1986a 1107318i bk11: 1784a 1109541i bk12: 1244a 1119961i bk13: 1064a 1122453i bk14: 1230a 1122102i bk15: 1146a 1123257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0801369

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81757, Miss = 6165, Miss_rate = 0.075, Pending_hits = 44, Reservation_fails = 231
L2_cache_bank[1]: Access = 81580, Miss = 5444, Miss_rate = 0.067, Pending_hits = 34, Reservation_fails = 76
L2_cache_bank[2]: Access = 81370, Miss = 5734, Miss_rate = 0.070, Pending_hits = 48, Reservation_fails = 114
L2_cache_bank[3]: Access = 83577, Miss = 5167, Miss_rate = 0.062, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[4]: Access = 81616, Miss = 5467, Miss_rate = 0.067, Pending_hits = 39, Reservation_fails = 179
L2_cache_bank[5]: Access = 85593, Miss = 5974, Miss_rate = 0.070, Pending_hits = 28, Reservation_fails = 120
L2_cache_bank[6]: Access = 82037, Miss = 5370, Miss_rate = 0.065, Pending_hits = 26, Reservation_fails = 1
L2_cache_bank[7]: Access = 83763, Miss = 5747, Miss_rate = 0.069, Pending_hits = 33, Reservation_fails = 0
L2_cache_bank[8]: Access = 82208, Miss = 6229, Miss_rate = 0.076, Pending_hits = 38, Reservation_fails = 1
L2_cache_bank[9]: Access = 84224, Miss = 5633, Miss_rate = 0.067, Pending_hits = 32, Reservation_fails = 39
L2_cache_bank[10]: Access = 82501, Miss = 6005, Miss_rate = 0.073, Pending_hits = 40, Reservation_fails = 0
L2_cache_bank[11]: Access = 84477, Miss = 5352, Miss_rate = 0.063, Pending_hits = 45, Reservation_fails = 0
L2_total_cache_accesses = 994703
L2_total_cache_misses = 68287
L2_total_cache_miss_rate = 0.0687
L2_total_cache_pending_hits = 433
L2_total_cache_reservation_fails = 761
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 702869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 61226
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 135
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 223031
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 393
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7054
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.297
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=4051573
icnt_total_pkts_simt_to_mem=1225443
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.513
	minimum = 6
	maximum = 303
Network latency average = 19.1214
	minimum = 6
	maximum = 300
Slowest packet = 1812706
Flit latency average = 16.7049
	minimum = 6
	maximum = 300
Slowest flit = 4789412
Fragmentation average = 0.0151506
	minimum = 0
	maximum = 241
Injected packet rate average = 0.0846746
	minimum = 0.0719683 (at node 8)
	maximum = 0.0980956 (at node 26)
Accepted packet rate average = 0.0846746
	minimum = 0.0719683 (at node 8)
	maximum = 0.0980956 (at node 26)
Injected flit rate average = 0.234349
	minimum = 0.0830549 (at node 8)
	maximum = 0.431554 (at node 26)
Accepted flit rate average= 0.234349
	minimum = 0.107715 (at node 17)
	maximum = 0.401577 (at node 0)
Injected packet length average = 2.76764
Accepted packet length average = 2.76764
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.8145 (9 samples)
	minimum = 6 (9 samples)
	maximum = 179.778 (9 samples)
Network latency average = 17.3179 (9 samples)
	minimum = 6 (9 samples)
	maximum = 140.222 (9 samples)
Flit latency average = 17.3244 (9 samples)
	minimum = 6 (9 samples)
	maximum = 138.556 (9 samples)
Fragmentation average = 0.00555625 (9 samples)
	minimum = 0 (9 samples)
	maximum = 50.6667 (9 samples)
Injected packet rate average = 0.0527013 (9 samples)
	minimum = 0.0371443 (9 samples)
	maximum = 0.125664 (9 samples)
Accepted packet rate average = 0.0527013 (9 samples)
	minimum = 0.0371443 (9 samples)
	maximum = 0.125664 (9 samples)
Injected flit rate average = 0.112903 (9 samples)
	minimum = 0.055673 (9 samples)
	maximum = 0.240562 (9 samples)
Accepted flit rate average = 0.112903 (9 samples)
	minimum = 0.0636076 (9 samples)
	maximum = 0.299549 (9 samples)
Injected packet size average = 2.14231 (9 samples)
Accepted packet size average = 2.14231 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 12 sec (492 sec)
gpgpu_simulation_rate = 22491 (inst/sec)
gpgpu_simulation_rate = 1743 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,857893)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,857893)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,857893)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,857893)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,857893)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,857893)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,857893)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,857893)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,857893)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,857893)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,857893)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,857893)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,857893)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,857893)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,857893)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,857893)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,857893)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,857893)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,857893)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,857893)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,857893)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,857893)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,857893)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,857893)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,857893)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,857893)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,857893)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,857893)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,857893)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,857893)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,857893)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,857893)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,857893)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,857893)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,857893)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,857893)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,857893)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,857893)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,857893)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,857893)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,857893)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,857893)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,857893)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,857893)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,857893)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(18,0,0) tid=(332,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(24,0,0) tid=(332,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(43,0,0) tid=(300,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(31,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 858393  inst.: 11372959 (ipc=614.5) sim_rate=23068 (inst/sec) elapsed = 0:0:08:13 / Tue Apr 16 16:56:59 2019
GPGPU-Sim uArch: cycles simulated: 858893  inst.: 11385869 (ipc=320.2) sim_rate=23048 (inst/sec) elapsed = 0:0:08:14 / Tue Apr 16 16:57:00 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1835,857893), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1836,857893)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1847,857893), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1848,857893)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1917,857893), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1918,857893)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2009,857893), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2010,857893)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2033,857893), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2034,857893)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2045,857893), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2046,857893)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2063,857893), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2064,857893)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2223,857893), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2224,857893)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2252,857893), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2253,857893)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2288,857893), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2289,857893)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2327,857893), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2328,857893)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2346,857893), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2347,857893)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(53,0,0) tid=(403,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2432,857893), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2433,857893)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2442,857893), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2443,857893)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2463,857893), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2464,857893)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2485,857893), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2486,857893)
GPGPU-Sim uArch: cycles simulated: 860393  inst.: 11473433 (ipc=163.1) sim_rate=23178 (inst/sec) elapsed = 0:0:08:15 / Tue Apr 16 16:57:01 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2586,857893), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2587,857893)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2648,857893), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2649,857893)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2708,857893), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2752,857893), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2788,857893), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2791,857893), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2821,857893), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2857,857893), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2863,857893), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2863,857893), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2896,857893), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2965,857893), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3094,857893), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3146,857893), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3188,857893), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3195,857893), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3206,857893), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3353,857893), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3407,857893), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3470,857893), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3482,857893), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3509,857893), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3565,857893), 1 CTAs running
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(56,0,0) tid=(246,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3711,857893), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3741,857893), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3810,857893), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3855,857893), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3879,857893), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3963,857893), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4002,857893), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4002,857893), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4092,857893), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4106,857893), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4131,857893), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4164,857893), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4170,857893), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4209,857893), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4221,857893), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4302,857893), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4320,857893), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4332,857893), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4332,857893), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4335,857893), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4344,857893), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4362,857893), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4395,857893), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4458,857893), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 6.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4459
gpu_sim_insn = 507084
gpu_ipc =     113.7215
gpu_tot_sim_cycle = 862352
gpu_tot_sim_insn = 11572801
gpu_tot_ipc =      13.4200
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1199963
gpu_stall_icnt2sh    = 5614217
gpu_total_sim_rate=23332

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 632384
	L1I_total_cache_misses = 2059
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 86138, Miss = 75764, Miss_rate = 0.880, Pending_hits = 5200, Reservation_fails = 698902
	L1D_cache_core[1]: Access = 75248, Miss = 66100, Miss_rate = 0.878, Pending_hits = 4601, Reservation_fails = 629110
	L1D_cache_core[2]: Access = 72839, Miss = 63527, Miss_rate = 0.872, Pending_hits = 4465, Reservation_fails = 608914
	L1D_cache_core[3]: Access = 74199, Miss = 64734, Miss_rate = 0.872, Pending_hits = 4617, Reservation_fails = 623692
	L1D_cache_core[4]: Access = 77265, Miss = 67552, Miss_rate = 0.874, Pending_hits = 4879, Reservation_fails = 635143
	L1D_cache_core[5]: Access = 73746, Miss = 64364, Miss_rate = 0.873, Pending_hits = 4705, Reservation_fails = 619712
	L1D_cache_core[6]: Access = 86153, Miss = 75779, Miss_rate = 0.880, Pending_hits = 5109, Reservation_fails = 698512
	L1D_cache_core[7]: Access = 73166, Miss = 64214, Miss_rate = 0.878, Pending_hits = 4500, Reservation_fails = 619805
	L1D_cache_core[8]: Access = 72748, Miss = 63496, Miss_rate = 0.873, Pending_hits = 4532, Reservation_fails = 607046
	L1D_cache_core[9]: Access = 71851, Miss = 62685, Miss_rate = 0.872, Pending_hits = 4441, Reservation_fails = 607863
	L1D_cache_core[10]: Access = 81891, Miss = 71834, Miss_rate = 0.877, Pending_hits = 5127, Reservation_fails = 669486
	L1D_cache_core[11]: Access = 73700, Miss = 64115, Miss_rate = 0.870, Pending_hits = 4588, Reservation_fails = 614720
	L1D_cache_core[12]: Access = 72704, Miss = 63751, Miss_rate = 0.877, Pending_hits = 4517, Reservation_fails = 615062
	L1D_cache_core[13]: Access = 73380, Miss = 64129, Miss_rate = 0.874, Pending_hits = 4510, Reservation_fails = 618151
	L1D_cache_core[14]: Access = 73589, Miss = 64515, Miss_rate = 0.877, Pending_hits = 4444, Reservation_fails = 623922
	L1D_total_cache_accesses = 1138617
	L1D_total_cache_misses = 996559
	L1D_total_cache_miss_rate = 0.8752
	L1D_total_cache_pending_hits = 70235
	L1D_total_cache_reservation_fails = 9490040
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.068
L1C_cache:
	L1C_total_cache_accesses = 108209
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 764412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7543321
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107729
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2174
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 133
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1946719
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 630325
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2059
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2135, 2191, 2608, 2124, 2124, 2584, 2597, 2193, 2150, 2608, 2094, 2558, 2139, 1707, 2139, 2135, 1606, 1606, 1595, 1569, 1999, 1636, 2014, 1621, 2064, 2461, 1595, 1576, 1621, 2049, 1606, 1621, 1120, 1109, 1541, 1098, 1163, 1053, 1120, 1150, 1541, 1109, 1098, 1094, 1094, 1578, 1148, 1608, 
gpgpu_n_tot_thrd_icount = 37563808
gpgpu_n_tot_w_icount = 1173869
gpgpu_n_stall_shd_mem = 10348891
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 764412
gpgpu_n_mem_write_global = 234454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1576103
gpgpu_n_store_insn = 375025
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1040080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 10345480
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17044480	W0_Idle:2573935	W0_Scoreboard:1744124	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:150640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6115296 {8:764412,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9386544 {40:234344,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 103960032 {136:764412,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1875632 {8:234454,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 203 
maxdqlatency = 0 
maxmflatency = 776 
averagemflatency = 261 
max_icnt2mem_latency = 566 
max_icnt2sh_latency = 862351 
mrq_lat_table:56609 	3141 	1157 	4772 	14048 	1336 	235 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	517961 	474328 	6592 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	354084 	324085 	182160 	82224 	51529 	4877 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	46262 	369554 	321486 	26870 	255 	0 	0 	1 	6 	22 	458 	7930 	16693 	41307 	58565 	52691 	56781 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	677 	1049 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        11        29        24        32        32        28        25        47        25        24        39        17        16        19        20 
dram[1]:        13        16        44        42        31        31        28        32        47        34        36        29        15        25        16        18 
dram[2]:         6        12        26        16        31        29        33        25        40        56        51        33        15        12        18        18 
dram[3]:        13        13        39        50        34        29        24        23        45        52        52        44        16        17        16        15 
dram[4]:        14        10        25        35        33        28        27        26        44        55        52        49        13        16        20        16 
dram[5]:        15        10        38        47        33        28        30        30        44        38        41        40        14        16        15        18 
maximum service time to same row:
dram[0]:     49153     42842     28129     52647     40641     27291     28203     93590     11107     17291     46547     30844     23373     19448     28721     34125 
dram[1]:     43134     34875     43884     17037     28375     25985     26781     19681     28287     22085     14762     18219     20422     31202     91109     37065 
dram[2]:     58631     42772     24552     41806     25759     21782     25158     15646     34279     24933     22966     18860     35653     31741     28378     24984 
dram[3]:     29678     31985     25564     62725     21008     19086     37181     19786     19028     18303     32353     53365     37643     40332     41099     53375 
dram[4]:     32299     45323     35284     32153     23559     15173     13982     27451     29750     27693     16632     34481     38328     28518     30828     27457 
dram[5]:     38640     43394     42922     41794     19482     22337     47143     28806     17053     16086     23456     19414     30221     31145     42872     50667 
average row accesses per activate:
dram[0]:  2.237342  2.172881  2.300595  2.297578  2.187773  2.036946  2.115124  2.135514  2.317204  2.075251  2.188333  2.208081  2.218750  2.260714  2.405512  2.210084 
dram[1]:  2.114583  2.491620  2.425466  2.228188  2.251337  2.080692  2.164352  2.053763  2.236893  2.175555  2.196918  2.138889  2.164912  2.281746  2.294776  2.189591 
dram[2]:  1.949664  2.392727  2.251497  2.203593  2.132076  2.089109  2.161446  2.070103  2.189555  2.240773  2.279468  2.241379  2.098976  2.227758  2.333333  2.252830 
dram[3]:  2.440191  2.329749  2.345725  2.559441  2.011962  2.116279  2.036782  2.226131  2.145794  2.175439  2.067114  2.271095  2.150685  2.268817  2.101887  2.438016 
dram[4]:  2.198758  2.280443  2.208571  2.347134  2.037199  2.154856  2.151386  2.173121  2.203046  2.092692  2.242958  2.401530  2.200000  2.139098  2.509804  2.469136 
dram[5]:  2.349650  2.121951  2.311927  2.356364  2.150718  2.102828  2.207059  2.064665  2.327370  2.066202  2.198664  2.256983  2.162338  2.258197  2.294776  2.348361 
average row locality = 81374/36902 = 2.205138
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       707       641       672       581       806       678       789       745       978       908       965       790       655       589       611       526 
dram[1]:       609       446       673       567       673       594       780       798       870       743       958       912       574       536       615       589 
dram[2]:       581       658       665       660       630       704       752       850       837       966       889       957       563       599       567       597 
dram[3]:       510       650       538       607       677       699       758       746       843       944       914       920       589       611       557       590 
dram[4]:       708       618       677       634       750       687       855       790       984       875       954       900       676       547       640       600 
dram[5]:       672       522       651       529       728       687       773       760       967       875       993       892       622       532       615       573 
total reads: 68492
bank skew: 993/446 = 2.23
chip skew: 11895/10937 = 1.09
number of total write accesses:
dram[0]:         0         0       101        83       196       149       148       169       315       333       348       303        55        44         0         0 
dram[1]:         0         0       108        97       169       128       155       157       282       236       325       320        43        39         0         0 
dram[2]:         0         0        87        76       161       140       145       154       295       309       310       343        52        27         0         0 
dram[3]:         0         0        93       125       164       120       128       140       305       296       318       345        39        22         0         0 
dram[4]:         0         0        96       103       181       134       154       164       318       299       320       356        61        22         0         0 
dram[5]:         0         0       105       119       171       131       165       134       334       311       324       320        44        19         0         0 
total reads: 12882
min_bank_accesses = 0!
chip skew: 2244/2059 = 1.09
average mf latency per bank:
dram[0]:       1354      1525      1302      1514      4740      5855      7917      8283      1782      1751      1632      1990      1693      1884      1678      1928
dram[1]:       1518      2258      1232      1596      5373      7769      7881      8458      1831      2297      1651      1863      1851      2125      1579      1844
dram[2]:       1604      1539      1349      1472      6028      6739      8372      8151      1987      1867      1774      1740      1874      3642      1749      1846
dram[3]:       1778      1540      1558      1405      5630      6906      8413      9116      1902      1921      1814      1800      1886      1909      1835      1770
dram[4]:       1419      1642      1369      1458      5299      7148      7564      8653      1775      2033      1742      1850      1685      2015      1649      1842
dram[5]:       1438      1935      1307      1560      5431      6963      8068      8848      1732      1992      1735      1928      1804      2125      1663      1776
maximum mf latency per bank:
dram[0]:        688       713       633       625       647       641       688       728       666       694       642       690       713       673       657       723
dram[1]:        589       626       744       720       661       672       649       689       592       700       621       776       623       648       647       730
dram[2]:        620       757       680       660       661       661       677       745       667       711       678       722       668       705       662       688
dram[3]:        595       684       660       669       613       684       615       647       609       696       668       667       601       658       591       646
dram[4]:        653       655       723       699       630       623       648       730       666       641       612       682       622       646       604       656
dram[5]:        675       618       627       621       660       646       637       641       609       664       690       632       630       695       631       603

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1138297 n_nop=1099288 n_act=6314 n_pre=6298 n_req=13885 n_rd=23282 n_write=3115 bw_util=0.04638
n_activity=282353 dram_eff=0.187
bk0: 1414a 1126799i bk1: 1282a 1127813i bk2: 1344a 1125624i bk3: 1162a 1127312i bk4: 1612a 1120820i bk5: 1356a 1123071i bk6: 1578a 1120878i bk7: 1490a 1121272i bk8: 1956a 1115392i bk9: 1816a 1114498i bk10: 1930a 1113160i bk11: 1580a 1116886i bk12: 1310a 1124880i bk13: 1178a 1126986i bk14: 1222a 1128407i bk15: 1052a 1129444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0878286
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1138297 n_nop=1101779 n_act=5904 n_pre=5888 n_req=12996 n_rd=21874 n_write=2852 bw_util=0.04344
n_activity=268350 dram_eff=0.1843
bk0: 1218a 1127905i bk1: 892a 1131682i bk2: 1346a 1125963i bk3: 1134a 1127179i bk4: 1346a 1123734i bk5: 1188a 1125311i bk6: 1560a 1122048i bk7: 1596a 1120568i bk8: 1740a 1117755i bk9: 1486a 1120021i bk10: 1916a 1114412i bk11: 1824a 1114341i bk12: 1148a 1126359i bk13: 1072a 1127972i bk14: 1230a 1128011i bk15: 1178a 1128362i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0806661
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1138297 n_nop=1100070 n_act=6190 n_pre=6174 n_req=13574 n_rd=22950 n_write=2913 bw_util=0.04544
n_activity=278075 dram_eff=0.186
bk0: 1162a 1127785i bk1: 1316a 1128087i bk2: 1330a 1125915i bk3: 1320a 1125673i bk4: 1260a 1124190i bk5: 1408a 1123270i bk6: 1504a 1121968i bk7: 1700a 1119231i bk8: 1674a 1117834i bk9: 1932a 1114771i bk10: 1778a 1115808i bk11: 1914a 1113335i bk12: 1126a 1126166i bk13: 1198a 1127027i bk14: 1134a 1128907i bk15: 1194a 1128323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0875791
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1138297 n_nop=1101046 n_act=6017 n_pre=6001 n_req=13248 n_rd=22306 n_write=2927 bw_util=0.04433
n_activity=271269 dram_eff=0.186
bk0: 1020a 1130501i bk1: 1300a 1128167i bk2: 1076a 1128149i bk3: 1214a 1126964i bk4: 1354a 1122915i bk5: 1398a 1123744i bk6: 1516a 1122198i bk7: 1492a 1122606i bk8: 1686a 1117305i bk9: 1888a 1115264i bk10: 1828a 1114302i bk11: 1840a 1114066i bk12: 1178a 1126291i bk13: 1222a 1126961i bk14: 1114a 1128330i bk15: 1180a 1128789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0795135
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1138297 n_nop=1098760 n_act=6345 n_pre=6329 n_req=14103 n_rd=23790 n_write=3073 bw_util=0.0472
n_activity=282764 dram_eff=0.19
bk0: 1416a 1126532i bk1: 1236a 1128398i bk2: 1354a 1125207i bk3: 1268a 1126083i bk4: 1500a 1121021i bk5: 1374a 1123813i bk6: 1710a 1120117i bk7: 1580a 1120895i bk8: 1968a 1114544i bk9: 1750a 1115558i bk10: 1908a 1114369i bk11: 1800a 1115231i bk12: 1352a 1124523i bk13: 1094a 1127502i bk14: 1280a 1128394i bk15: 1200a 1128868i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0911889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1138297 n_nop=1100239 n_act=6132 n_pre=6116 n_req=13568 n_rd=22782 n_write=3028 bw_util=0.04535
n_activity=275967 dram_eff=0.1871
bk0: 1344a 1127836i bk1: 1044a 1129658i bk2: 1302a 1125894i bk3: 1058a 1127859i bk4: 1456a 1122494i bk5: 1374a 1123925i bk6: 1546a 1121735i bk7: 1520a 1121770i bk8: 1934a 1115373i bk9: 1750a 1115300i bk10: 1986a 1113203i bk11: 1784a 1115426i bk12: 1244a 1125846i bk13: 1064a 1128338i bk14: 1230a 1127987i bk15: 1146a 1129142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0830126

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82026, Miss = 6183, Miss_rate = 0.075, Pending_hits = 58, Reservation_fails = 231
L2_cache_bank[1]: Access = 81852, Miss = 5458, Miss_rate = 0.067, Pending_hits = 43, Reservation_fails = 76
L2_cache_bank[2]: Access = 81642, Miss = 5752, Miss_rate = 0.070, Pending_hits = 72, Reservation_fails = 114
L2_cache_bank[3]: Access = 83848, Miss = 5185, Miss_rate = 0.062, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[4]: Access = 81889, Miss = 5484, Miss_rate = 0.067, Pending_hits = 52, Reservation_fails = 179
L2_cache_bank[5]: Access = 86853, Miss = 5991, Miss_rate = 0.069, Pending_hits = 42, Reservation_fails = 253
L2_cache_bank[6]: Access = 82310, Miss = 5386, Miss_rate = 0.065, Pending_hits = 42, Reservation_fails = 1
L2_cache_bank[7]: Access = 84041, Miss = 5767, Miss_rate = 0.069, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[8]: Access = 82479, Miss = 6244, Miss_rate = 0.076, Pending_hits = 49, Reservation_fails = 1
L2_cache_bank[9]: Access = 84502, Miss = 5651, Miss_rate = 0.067, Pending_hits = 44, Reservation_fails = 39
L2_cache_bank[10]: Access = 82773, Miss = 6021, Miss_rate = 0.073, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[11]: Access = 84756, Miss = 5370, Miss_rate = 0.063, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 998971
L2_total_cache_misses = 68492
L2_total_cache_miss_rate = 0.0686
L2_total_cache_pending_hits = 641
L2_total_cache_reservation_fails = 894
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 703161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 61226
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 135
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 226594
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 601
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7259
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.296
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=4057009
icnt_total_pkts_simt_to_mem=1233687
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.3348
	minimum = 6
	maximum = 394
Network latency average = 30.009
	minimum = 6
	maximum = 305
Slowest packet = 1989911
Flit latency average = 34.7858
	minimum = 6
	maximum = 304
Slowest flit = 5278261
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0709011
	minimum = 0.0457502 (at node 5)
	maximum = 0.282575 (at node 20)
Accepted packet rate average = 0.0709011
	minimum = 0.0457502 (at node 5)
	maximum = 0.282575 (at node 20)
Injected flit rate average = 0.113628
	minimum = 0.0800628 (at node 15)
	maximum = 0.30231 (at node 20)
Accepted flit rate average= 0.113628
	minimum = 0.0565149 (at node 5)
	maximum = 0.560215 (at node 20)
Injected packet length average = 1.60262
Accepted packet length average = 1.60262
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.6666 (10 samples)
	minimum = 6 (10 samples)
	maximum = 201.2 (10 samples)
Network latency average = 18.5871 (10 samples)
	minimum = 6 (10 samples)
	maximum = 156.7 (10 samples)
Flit latency average = 19.0706 (10 samples)
	minimum = 6 (10 samples)
	maximum = 155.1 (10 samples)
Fragmentation average = 0.00500063 (10 samples)
	minimum = 0 (10 samples)
	maximum = 45.6 (10 samples)
Injected packet rate average = 0.0545213 (10 samples)
	minimum = 0.0380049 (10 samples)
	maximum = 0.141355 (10 samples)
Accepted packet rate average = 0.0545213 (10 samples)
	minimum = 0.0380049 (10 samples)
	maximum = 0.141355 (10 samples)
Injected flit rate average = 0.112975 (10 samples)
	minimum = 0.058112 (10 samples)
	maximum = 0.246736 (10 samples)
Accepted flit rate average = 0.112975 (10 samples)
	minimum = 0.0628983 (10 samples)
	maximum = 0.325616 (10 samples)
Injected packet size average = 2.07213 (10 samples)
Accepted packet size average = 2.07213 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 16 sec (496 sec)
gpgpu_simulation_rate = 23332 (inst/sec)
gpgpu_simulation_rate = 1738 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,862352)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,862352)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,862352)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,862352)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,862352)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,862352)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,862352)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,862352)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,862352)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,862352)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,862352)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,862352)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,862352)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,862352)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,862352)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,862352)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,862352)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,862352)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,862352)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,862352)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,862352)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,862352)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,862352)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,862352)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,862352)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,862352)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,862352)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,862352)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,862352)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,862352)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,862352)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,862352)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,862352)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,862352)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,862352)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,862352)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,862352)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,862352)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,862352)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,862352)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,862352)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,862352)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,862352)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,862352)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,862352)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(0,0,0) tid=(367,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(18,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(2,0,0) tid=(402,0,0)
GPGPU-Sim uArch: cycles simulated: 862852  inst.: 11875651 (ipc=605.7) sim_rate=23894 (inst/sec) elapsed = 0:0:08:17 / Tue Apr 16 16:57:03 2019
GPGPU-Sim uArch: cycles simulated: 864352  inst.: 11894834 (ipc=161.0) sim_rate=23885 (inst/sec) elapsed = 0:0:08:18 / Tue Apr 16 16:57:04 2019
GPGPU-Sim uArch: cycles simulated: 865852  inst.: 11906780 (ipc=95.4) sim_rate=23861 (inst/sec) elapsed = 0:0:08:19 / Tue Apr 16 16:57:05 2019
GPGPU-Sim uArch: cycles simulated: 867852  inst.: 11922845 (ipc=63.6) sim_rate=23845 (inst/sec) elapsed = 0:0:08:20 / Tue Apr 16 16:57:06 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(6,0,0) tid=(475,0,0)
GPGPU-Sim uArch: cycles simulated: 869352  inst.: 11934112 (ipc=51.6) sim_rate=23820 (inst/sec) elapsed = 0:0:08:21 / Tue Apr 16 16:57:07 2019
GPGPU-Sim uArch: cycles simulated: 871352  inst.: 11949165 (ipc=41.8) sim_rate=23803 (inst/sec) elapsed = 0:0:08:22 / Tue Apr 16 16:57:08 2019
GPGPU-Sim uArch: cycles simulated: 872852  inst.: 11960757 (ipc=36.9) sim_rate=23778 (inst/sec) elapsed = 0:0:08:23 / Tue Apr 16 16:57:09 2019
GPGPU-Sim uArch: cycles simulated: 874852  inst.: 11974993 (ipc=32.2) sim_rate=23759 (inst/sec) elapsed = 0:0:08:24 / Tue Apr 16 16:57:10 2019
GPGPU-Sim uArch: cycles simulated: 876352  inst.: 11986166 (ipc=29.5) sim_rate=23734 (inst/sec) elapsed = 0:0:08:25 / Tue Apr 16 16:57:11 2019
GPGPU-Sim uArch: cycles simulated: 877352  inst.: 11993422 (ipc=28.0) sim_rate=23702 (inst/sec) elapsed = 0:0:08:26 / Tue Apr 16 16:57:12 2019
GPGPU-Sim uArch: cycles simulated: 878352  inst.: 12001193 (ipc=26.8) sim_rate=23670 (inst/sec) elapsed = 0:0:08:27 / Tue Apr 16 16:57:13 2019
GPGPU-Sim uArch: cycles simulated: 879852  inst.: 12012076 (ipc=25.1) sim_rate=23645 (inst/sec) elapsed = 0:0:08:28 / Tue Apr 16 16:57:14 2019
GPGPU-Sim uArch: cycles simulated: 880352  inst.: 12016145 (ipc=24.6) sim_rate=23607 (inst/sec) elapsed = 0:0:08:29 / Tue Apr 16 16:57:15 2019
GPGPU-Sim uArch: cycles simulated: 881352  inst.: 12023355 (ipc=23.7) sim_rate=23575 (inst/sec) elapsed = 0:0:08:30 / Tue Apr 16 16:57:16 2019
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(14,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 882352  inst.: 12030968 (ipc=22.9) sim_rate=23543 (inst/sec) elapsed = 0:0:08:31 / Tue Apr 16 16:57:17 2019
GPGPU-Sim uArch: cycles simulated: 883352  inst.: 12038588 (ipc=22.2) sim_rate=23512 (inst/sec) elapsed = 0:0:08:32 / Tue Apr 16 16:57:18 2019
GPGPU-Sim uArch: cycles simulated: 883852  inst.: 12042373 (ipc=21.8) sim_rate=23474 (inst/sec) elapsed = 0:0:08:33 / Tue Apr 16 16:57:19 2019
GPGPU-Sim uArch: cycles simulated: 885352  inst.: 12054118 (ipc=20.9) sim_rate=23451 (inst/sec) elapsed = 0:0:08:34 / Tue Apr 16 16:57:20 2019
GPGPU-Sim uArch: cycles simulated: 886852  inst.: 12066530 (ipc=20.2) sim_rate=23430 (inst/sec) elapsed = 0:0:08:35 / Tue Apr 16 16:57:21 2019
GPGPU-Sim uArch: cycles simulated: 887852  inst.: 12074927 (ipc=19.7) sim_rate=23401 (inst/sec) elapsed = 0:0:08:36 / Tue Apr 16 16:57:22 2019
GPGPU-Sim uArch: cycles simulated: 889352  inst.: 12087278 (ipc=19.1) sim_rate=23379 (inst/sec) elapsed = 0:0:08:37 / Tue Apr 16 16:57:23 2019
GPGPU-Sim uArch: cycles simulated: 890852  inst.: 12099435 (ipc=18.5) sim_rate=23357 (inst/sec) elapsed = 0:0:08:38 / Tue Apr 16 16:57:24 2019
GPGPU-Sim uArch: cycles simulated: 891352  inst.: 12103134 (ipc=18.3) sim_rate=23320 (inst/sec) elapsed = 0:0:08:39 / Tue Apr 16 16:57:25 2019
GPGPU-Sim uArch: cycles simulated: 892352  inst.: 12111530 (ipc=18.0) sim_rate=23291 (inst/sec) elapsed = 0:0:08:40 / Tue Apr 16 16:57:26 2019
GPGPU-Sim uArch: cycles simulated: 893352  inst.: 12119839 (ipc=17.6) sim_rate=23262 (inst/sec) elapsed = 0:0:08:41 / Tue Apr 16 16:57:27 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(27,0,0) tid=(473,0,0)
GPGPU-Sim uArch: cycles simulated: 894352  inst.: 12127945 (ipc=17.3) sim_rate=23233 (inst/sec) elapsed = 0:0:08:42 / Tue Apr 16 16:57:28 2019
GPGPU-Sim uArch: cycles simulated: 895352  inst.: 12136387 (ipc=17.1) sim_rate=23205 (inst/sec) elapsed = 0:0:08:43 / Tue Apr 16 16:57:29 2019
GPGPU-Sim uArch: cycles simulated: 896352  inst.: 12144038 (ipc=16.8) sim_rate=23175 (inst/sec) elapsed = 0:0:08:44 / Tue Apr 16 16:57:30 2019
GPGPU-Sim uArch: cycles simulated: 897352  inst.: 12151456 (ipc=16.5) sim_rate=23145 (inst/sec) elapsed = 0:0:08:45 / Tue Apr 16 16:57:31 2019
GPGPU-Sim uArch: cycles simulated: 898852  inst.: 12163291 (ipc=16.2) sim_rate=23124 (inst/sec) elapsed = 0:0:08:46 / Tue Apr 16 16:57:32 2019
GPGPU-Sim uArch: cycles simulated: 900852  inst.: 12179060 (ipc=15.7) sim_rate=23110 (inst/sec) elapsed = 0:0:08:47 / Tue Apr 16 16:57:33 2019
GPGPU-Sim uArch: cycles simulated: 902352  inst.: 12190719 (ipc=15.4) sim_rate=23088 (inst/sec) elapsed = 0:0:08:48 / Tue Apr 16 16:57:34 2019
GPGPU-Sim uArch: cycles simulated: 904352  inst.: 12205833 (ipc=15.1) sim_rate=23073 (inst/sec) elapsed = 0:0:08:49 / Tue Apr 16 16:57:35 2019
GPGPU-Sim uArch: cycles simulated: 906352  inst.: 12221422 (ipc=14.7) sim_rate=23059 (inst/sec) elapsed = 0:0:08:50 / Tue Apr 16 16:57:36 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(35,0,0) tid=(391,0,0)
GPGPU-Sim uArch: cycles simulated: 907852  inst.: 12232853 (ipc=14.5) sim_rate=23037 (inst/sec) elapsed = 0:0:08:51 / Tue Apr 16 16:57:37 2019
GPGPU-Sim uArch: cycles simulated: 909852  inst.: 12248786 (ipc=14.2) sim_rate=23024 (inst/sec) elapsed = 0:0:08:52 / Tue Apr 16 16:57:38 2019
GPGPU-Sim uArch: cycles simulated: 911852  inst.: 12265123 (ipc=14.0) sim_rate=23011 (inst/sec) elapsed = 0:0:08:53 / Tue Apr 16 16:57:39 2019
GPGPU-Sim uArch: cycles simulated: 913852  inst.: 12281191 (ipc=13.8) sim_rate=22998 (inst/sec) elapsed = 0:0:08:54 / Tue Apr 16 16:57:40 2019
GPGPU-Sim uArch: cycles simulated: 916352  inst.: 12301419 (ipc=13.5) sim_rate=22993 (inst/sec) elapsed = 0:0:08:55 / Tue Apr 16 16:57:41 2019
GPGPU-Sim uArch: cycles simulated: 917852  inst.: 12313144 (ipc=13.3) sim_rate=22972 (inst/sec) elapsed = 0:0:08:56 / Tue Apr 16 16:57:42 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (56639,862352), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(56640,862352)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(45,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 920352  inst.: 12338532 (ipc=13.2) sim_rate=22976 (inst/sec) elapsed = 0:0:08:57 / Tue Apr 16 16:57:43 2019
GPGPU-Sim uArch: cycles simulated: 922352  inst.: 12354316 (ipc=13.0) sim_rate=22963 (inst/sec) elapsed = 0:0:08:58 / Tue Apr 16 16:57:44 2019
GPGPU-Sim uArch: cycles simulated: 924852  inst.: 12374141 (ipc=12.8) sim_rate=22957 (inst/sec) elapsed = 0:0:08:59 / Tue Apr 16 16:57:45 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (62816,862352), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(62817,862352)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (63122,862352), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(63123,862352)
GPGPU-Sim uArch: cycles simulated: 926852  inst.: 12398205 (ipc=12.8) sim_rate=22959 (inst/sec) elapsed = 0:0:09:00 / Tue Apr 16 16:57:46 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (64711,862352), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(64712,862352)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (65366,862352), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(65367,862352)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (65734,862352), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(65735,862352)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (65877,862352), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(65878,862352)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(51,0,0) tid=(480,0,0)
GPGPU-Sim uArch: cycles simulated: 928852  inst.: 12429670 (ipc=12.9) sim_rate=22975 (inst/sec) elapsed = 0:0:09:01 / Tue Apr 16 16:57:47 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (66930,862352), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(66931,862352)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (67807,862352), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(67808,862352)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (68160,862352), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(68161,862352)
GPGPU-Sim uArch: cycles simulated: 930852  inst.: 12457994 (ipc=12.9) sim_rate=22985 (inst/sec) elapsed = 0:0:09:02 / Tue Apr 16 16:57:48 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (69803,862352), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(69804,862352)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (70308,862352), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(70309,862352)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (70476,862352), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(70477,862352)
GPGPU-Sim uArch: cycles simulated: 932852  inst.: 12483961 (ipc=12.9) sim_rate=22990 (inst/sec) elapsed = 0:0:09:03 / Tue Apr 16 16:57:49 2019
GPGPU-Sim uArch: cycles simulated: 934852  inst.: 12506843 (ipc=12.9) sim_rate=22990 (inst/sec) elapsed = 0:0:09:04 / Tue Apr 16 16:57:50 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(28,0,0) tid=(366,0,0)
GPGPU-Sim uArch: cycles simulated: 936852  inst.: 12522474 (ipc=12.7) sim_rate=22977 (inst/sec) elapsed = 0:0:09:05 / Tue Apr 16 16:57:51 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (74950,862352), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(74951,862352)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (75412,862352), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(75413,862352)
GPGPU-Sim uArch: cycles simulated: 938852  inst.: 12545823 (ipc=12.7) sim_rate=22977 (inst/sec) elapsed = 0:0:09:06 / Tue Apr 16 16:57:52 2019
GPGPU-Sim uArch: cycles simulated: 940852  inst.: 12562323 (ipc=12.6) sim_rate=22965 (inst/sec) elapsed = 0:0:09:07 / Tue Apr 16 16:57:53 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (80412,862352), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(80413,862352)
GPGPU-Sim uArch: cycles simulated: 942852  inst.: 12579845 (ipc=12.5) sim_rate=22955 (inst/sec) elapsed = 0:0:09:08 / Tue Apr 16 16:57:54 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (80862,862352), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(80863,862352)
GPGPU-Sim uArch: cycles simulated: 944352  inst.: 12596923 (ipc=12.5) sim_rate=22945 (inst/sec) elapsed = 0:0:09:09 / Tue Apr 16 16:57:55 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (82866,862352), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(82867,862352)
GPGPU-Sim uArch: cycles simulated: 945852  inst.: 12613340 (ipc=12.5) sim_rate=22933 (inst/sec) elapsed = 0:0:09:10 / Tue Apr 16 16:57:56 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (83664,862352), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (83664,862352), 2 CTAs running
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(57,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 946852  inst.: 12621696 (ipc=12.4) sim_rate=22906 (inst/sec) elapsed = 0:0:09:11 / Tue Apr 16 16:57:57 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (85386,862352), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (85661,862352), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (85859,862352), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (85916,862352), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (86870,862352), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 949352  inst.: 12642006 (ipc=12.3) sim_rate=22902 (inst/sec) elapsed = 0:0:09:12 / Tue Apr 16 16:57:58 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (88818,862352), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 951352  inst.: 12663410 (ipc=12.3) sim_rate=22899 (inst/sec) elapsed = 0:0:09:13 / Tue Apr 16 16:57:59 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (90100,862352), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 952852  inst.: 12678755 (ipc=12.2) sim_rate=22885 (inst/sec) elapsed = 0:0:09:14 / Tue Apr 16 16:58:00 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (90949,862352), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (91787,862352), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 954852  inst.: 12702721 (ipc=12.2) sim_rate=22887 (inst/sec) elapsed = 0:0:09:15 / Tue Apr 16 16:58:01 2019
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(55,0,0) tid=(394,0,0)
GPGPU-Sim uArch: cycles simulated: 956352  inst.: 12719421 (ipc=12.2) sim_rate=22876 (inst/sec) elapsed = 0:0:09:16 / Tue Apr 16 16:58:02 2019
GPGPU-Sim uArch: cycles simulated: 958852  inst.: 12741653 (ipc=12.1) sim_rate=22875 (inst/sec) elapsed = 0:0:09:17 / Tue Apr 16 16:58:03 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (97196,862352), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 960852  inst.: 12761527 (ipc=12.1) sim_rate=22870 (inst/sec) elapsed = 0:0:09:18 / Tue Apr 16 16:58:04 2019
GPGPU-Sim uArch: cycles simulated: 963352  inst.: 12785185 (ipc=12.0) sim_rate=22871 (inst/sec) elapsed = 0:0:09:19 / Tue Apr 16 16:58:05 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (103554,862352), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 966352  inst.: 12810769 (ipc=11.9) sim_rate=22876 (inst/sec) elapsed = 0:0:09:20 / Tue Apr 16 16:58:06 2019
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(47,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (104244,862352), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 967852  inst.: 12825353 (ipc=11.9) sim_rate=22861 (inst/sec) elapsed = 0:0:09:21 / Tue Apr 16 16:58:07 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (106979,862352), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (107672,862352), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (107907,862352), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 970352  inst.: 12846329 (ipc=11.8) sim_rate=22858 (inst/sec) elapsed = 0:0:09:22 / Tue Apr 16 16:58:08 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (108155,862352), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (108237,862352), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (108361,862352), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (109555,862352), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (110203,862352), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (110887,862352), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (110887,862352), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 973352  inst.: 12869789 (ipc=11.7) sim_rate=22859 (inst/sec) elapsed = 0:0:09:23 / Tue Apr 16 16:58:09 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (111269,862352), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (111306,862352), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (111408,862352), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (111784,862352), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (111888,862352), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (113441,862352), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (114205,862352), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (114318,862352), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (114388,862352), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 976852  inst.: 12891374 (ipc=11.5) sim_rate=22857 (inst/sec) elapsed = 0:0:09:24 / Tue Apr 16 16:58:10 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (114807,862352), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (114820,862352), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (116493,862352), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (117528,862352), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (117538,862352), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (118969,862352), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(45,0,0) tid=(504,0,0)
GPGPU-Sim uArch: cycles simulated: 983852  inst.: 12911150 (ipc=11.0) sim_rate=22851 (inst/sec) elapsed = 0:0:09:25 / Tue Apr 16 16:58:11 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (122970,862352), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (123053,862352), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (123941,862352), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (126201,862352), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (127209,862352), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (132213,862352), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 132214
gpu_sim_insn = 1348629
gpu_ipc =      10.2003
gpu_tot_sim_cycle = 994566
gpu_tot_sim_insn = 12921430
gpu_tot_ipc =      12.9920
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1250452
gpu_stall_icnt2sh    = 6460308
gpu_total_sim_rate=22869

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 764351
	L1I_total_cache_misses = 2059
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 95673, Miss = 83947, Miss_rate = 0.877, Pending_hits = 5390, Reservation_fails = 797815
	L1D_cache_core[1]: Access = 85061, Miss = 74522, Miss_rate = 0.876, Pending_hits = 4822, Reservation_fails = 730037
	L1D_cache_core[2]: Access = 84364, Miss = 73397, Miss_rate = 0.870, Pending_hits = 4770, Reservation_fails = 720659
	L1D_cache_core[3]: Access = 85398, Miss = 74440, Miss_rate = 0.872, Pending_hits = 4852, Reservation_fails = 734167
	L1D_cache_core[4]: Access = 87209, Miss = 76178, Miss_rate = 0.874, Pending_hits = 5107, Reservation_fails = 740771
	L1D_cache_core[5]: Access = 84162, Miss = 73419, Miss_rate = 0.872, Pending_hits = 4949, Reservation_fails = 725663
	L1D_cache_core[6]: Access = 95742, Miss = 84095, Miss_rate = 0.878, Pending_hits = 5325, Reservation_fails = 801130
	L1D_cache_core[7]: Access = 83167, Miss = 72861, Miss_rate = 0.876, Pending_hits = 4708, Reservation_fails = 724013
	L1D_cache_core[8]: Access = 82880, Miss = 72219, Miss_rate = 0.871, Pending_hits = 4737, Reservation_fails = 709376
	L1D_cache_core[9]: Access = 83822, Miss = 72961, Miss_rate = 0.870, Pending_hits = 4711, Reservation_fails = 723626
	L1D_cache_core[10]: Access = 91562, Miss = 80230, Miss_rate = 0.876, Pending_hits = 5346, Reservation_fails = 768554
	L1D_cache_core[11]: Access = 82864, Miss = 71924, Miss_rate = 0.868, Pending_hits = 4813, Reservation_fails = 709783
	L1D_cache_core[12]: Access = 82491, Miss = 72223, Miss_rate = 0.876, Pending_hits = 4718, Reservation_fails = 717239
	L1D_cache_core[13]: Access = 83449, Miss = 72809, Miss_rate = 0.872, Pending_hits = 4730, Reservation_fails = 719347
	L1D_cache_core[14]: Access = 83082, Miss = 72642, Miss_rate = 0.874, Pending_hits = 4648, Reservation_fails = 722824
	L1D_total_cache_accesses = 1290926
	L1D_total_cache_misses = 1127867
	L1D_total_cache_miss_rate = 0.8737
	L1D_total_cache_pending_hits = 73626
	L1D_total_cache_reservation_fails = 11045004
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 113199
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 87012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 73491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 894975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9090267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1954737
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 762292
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2059
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2571, 2616, 3044, 2549, 2549, 3020, 3022, 2629, 2575, 3044, 2519, 2994, 2575, 2143, 2575, 2549, 1824, 1824, 1813, 1787, 2217, 1854, 2232, 1839, 2271, 2679, 1813, 1794, 1839, 2267, 1824, 1817, 1327, 1316, 1748, 1316, 1381, 1271, 1338, 1368, 1759, 1316, 1316, 1312, 1290, 1796, 1366, 1826, 
gpgpu_n_tot_thrd_icount = 44436352
gpgpu_n_tot_w_icount = 1388636
gpgpu_n_stall_shd_mem = 12018764
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 894975
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1769753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1118595
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12015353
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19540281	W0_Idle:3001722	W0_Scoreboard:2108849	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:165704
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7159800 {8:894975,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 121716600 {136:894975,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 362 
maxdqlatency = 0 
maxmflatency = 788 
averagemflatency = 257 
max_icnt2mem_latency = 566 
max_icnt2sh_latency = 984082 
mrq_lat_table:63826 	3463 	1305 	4970 	14967 	1460 	318 	163 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	611765 	511871 	6802 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	435529 	367869 	185966 	84156 	52105 	4891 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	56563 	436800 	370416 	30947 	264 	0 	0 	1 	6 	22 	458 	7930 	16693 	41307 	58565 	52691 	57775 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	938 	1053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        16        47        36        32        32        28        31        47        25        24        39        17        16        20        20 
dram[1]:        15        16        55        50        31        31        30        32        47        34        36        29        15        25        16        18 
dram[2]:        16        14        49        39        31        29        33        26        40        56        51        33        15        12        18        18 
dram[3]:        16        16        52        59        34        29        26        24        45        52        52        44        16        17        16        15 
dram[4]:        17        16        45        45        33        28        29        29        44        55        52        49        13        16        20        16 
dram[5]:        16        15        52        63        33        28        30        30        44        38        41        40        14        16        15        18 
maximum service time to same row:
dram[0]:     49153     42842     28129     52647     40641     27291     28203     93590     11107     17291     46547     30844     23373     19448     28721     34125 
dram[1]:     43134     34875     43884     17037     28375     25985     26781     19681     28287     22085     14762     18219     20422     31202     91109     37065 
dram[2]:     58631     42772     24552     41806     25759     21782     25158     15646     34279     24933     22966     18860     35653     31741     28378     24984 
dram[3]:     29678     31985     25564     62725     21008     19086     37181     19786     19028     18303     32353     53365     37643     40332     41099     53375 
dram[4]:     32299     45323     35284     32153     23559     15173     19316     27451     29750     27693     16632     34481     38328     28518     30828     27457 
dram[5]:     38640     43394     42922     41794     19482     22337     47143     28806     17053     19406     23456     19414     30221     31145     42872     50667 
average row accesses per activate:
dram[0]:  2.177143  2.132530  2.216710  2.242331  2.164356  1.985011  2.120654  2.121650  2.256822  2.066971  2.151424  2.159575  2.213296  2.259939  2.414384  2.247273 
dram[1]:  2.105919  2.369863  2.353933  2.173653  2.209026  2.042184  2.158763  2.073123  2.179661  2.139216  2.132219  2.085271  2.141141  2.222591  2.273927  2.194175 
dram[2]:  1.967164  2.339744  2.201072  2.153846  2.121780  2.042644  2.133758  2.067669  2.154639  2.230769  2.210702  2.239682  2.095808  2.216718  2.340425  2.300676 
dram[3]:  2.373444  2.325879  2.209375  2.453454  2.000000  2.102506  2.048980  2.197778  2.083062  2.132492  2.022388  2.197472  2.124629  2.247706  2.116279  2.404255 
dram[4]:  2.166205  2.213592  2.164103  2.280000  2.005871  2.107981  2.152047  2.157143  2.160550  2.118421  2.173709  2.315966  2.176781  2.131833  2.480969  2.464029 
dram[5]:  2.264615  2.088652  2.243243  2.283077  2.125541  2.100233  2.181818  2.051440  2.264943  2.020124  2.109489  2.176471  2.150997  2.283154  2.281554  2.358156 
average row locality = 90473/41664 = 2.171491
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       762       708       739       642       877       755       874       845      1063       994      1056       884       740       691       705       618 
dram[1]:       676       519       722       625       742       675       878       880       973       828      1050       999       666       626       689       678 
dram[2]:       659       730       728       729       718       795       844       934       928      1053       982      1038       644       686       660       681 
dram[3]:       572       728       604       680       752       782       862       836       945      1027      1008      1017       673       711       637       678 
dram[4]:       782       684       744       684       824       748       935       879      1066       961      1040       993       760       640       717       685 
dram[5]:       736       589       716       612       793       751       875       850      1041       964      1092       983       707       616       705       665 
total reads: 76337
bank skew: 1092/519 = 2.10
chip skew: 13142/12226 = 1.07
number of total write accesses:
dram[0]:         0         0       110        89       216       172       163       184       343       364       379       334        59        48         0         0 
dram[1]:         0         0       116       101       188       148       169       169       313       263       353       346        47        43         0         0 
dram[2]:         0         0        93        83       188       163       161       166       326       339       340       373        56        30         0         0 
dram[3]:         0         0       103       137       186       141       142       153       334       325       347       374        43        24         0         0 
dram[4]:         0         0       100       114       201       150       169       178       347       327       349       385        65        23         0         0 
dram[5]:         0         0       114       130       189       150       181       147       361       341       353       349        48        21         0         0 
total reads: 14136
min_bank_accesses = 0!
chip skew: 2461/2256 = 1.09
average mf latency per bank:
dram[0]:       1418      1611      1400      1590      4702      5668      8144      8424      1749      1717      1608      1930      1694      1868      1684      1905
dram[1]:       1620      2276      1309      1685      5250      7465      8057      8719      1783      2196      1634      1819      1849      2056      1620      1867
dram[2]:       1686      1610      1425      1538      5738      6519      8551      8403      1922      1825      1731      1709      1855      3415      1753      1856
dram[3]:       1839      1660      1623      1510      5468      6686      8515      9294      1838      1864      1768      1776      1857      1890      1828      1782
dram[4]:       1485      1720      1439      1499      5178      7067      7810      8814      1734      1970      1688      1800      1669      1982      1654      1830
dram[5]:       1528      2005      1381      1674      5352      6898      8168      9074      1693      1934      1695      1861      1795      2076      1661      1808
maximum mf latency per bank:
dram[0]:        688       713       633       625       647       641       788       728       666       694       729       690       713       673       657       723
dram[1]:        589       626       744       720       661       672       649       689       592       700       621       776       623       648       647       730
dram[2]:        620       757       680       660       661       661       677       745       667       711       678       722       668       705       662       688
dram[3]:        595       684       660       669       613       684       615       647       609       696       668       667       601       658       591       646
dram[4]:        653       655       723       699       630       623       648       730       666       641       612       682       622       646       604       656
dram[5]:        675       618       627       621       660       646       637       641       609       664       690       632       630       695       631       603

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1312819 n_nop=1269177 n_act=7103 n_pre=7087 n_req=15414 n_rd=25906 n_write=3546 bw_util=0.04487
n_activity=318469 dram_eff=0.185
bk0: 1524a 1300173i bk1: 1416a 1301106i bk2: 1478a 1298537i bk3: 1284a 1300539i bk4: 1754a 1293640i bk5: 1510a 1295450i bk6: 1748a 1293290i bk7: 1690a 1293480i bk8: 2126a 1287403i bk9: 1988a 1286637i bk10: 2112a 1284592i bk11: 1768a 1288685i bk12: 1480a 1297804i bk13: 1382a 1299687i bk14: 1410a 1301416i bk15: 1236a 1302540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0872664
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1312819 n_nop=1271749 n_act=6694 n_pre=6678 n_req=14482 n_rd=24452 n_write=3246 bw_util=0.0422
n_activity=304137 dram_eff=0.1821
bk0: 1352a 1301240i bk1: 1038a 1304869i bk2: 1444a 1299316i bk3: 1250a 1300584i bk4: 1484a 1296709i bk5: 1350a 1297938i bk6: 1756a 1294478i bk7: 1760a 1293265i bk8: 1946a 1289549i bk9: 1656a 1292367i bk10: 2100a 1286313i bk11: 1998a 1286307i bk12: 1332a 1299061i bk13: 1252a 1300670i bk14: 1378a 1301214i bk15: 1356a 1301378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0767623
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1312819 n_nop=1269938 n_act=6965 n_pre=6949 n_req=15127 n_rd=25618 n_write=3349 bw_util=0.04413
n_activity=313379 dram_eff=0.1849
bk0: 1318a 1301023i bk1: 1460a 1301341i bk2: 1456a 1299165i bk3: 1458a 1298748i bk4: 1436a 1296595i bk5: 1590a 1295387i bk6: 1688a 1294297i bk7: 1868a 1291485i bk8: 1856a 1289735i bk9: 2106a 1287073i bk10: 1964a 1287468i bk11: 2076a 1285708i bk12: 1288a 1299120i bk13: 1372a 1299852i bk14: 1320a 1301893i bk15: 1362a 1301585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.085516
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1312819 n_nop=1270751 n_act=6853 n_pre=6837 n_req=14821 n_rd=25024 n_write=3354 bw_util=0.04323
n_activity=308823 dram_eff=0.1838
bk0: 1144a 1303916i bk1: 1456a 1301452i bk2: 1208a 1301029i bk3: 1360a 1299853i bk4: 1504a 1295521i bk5: 1564a 1296344i bk6: 1724a 1294534i bk7: 1672a 1294929i bk8: 1890a 1289037i bk9: 2054a 1287373i bk10: 2016a 1286150i bk11: 2034a 1285563i bk12: 1346a 1299102i bk13: 1422a 1299687i bk14: 1274a 1301493i bk15: 1356a 1301870i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.075884
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1312819 n_nop=1268873 n_act=7103 n_pre=7087 n_req=15550 n_rd=26284 n_write=3472 bw_util=0.04533
n_activity=317051 dram_eff=0.1877
bk0: 1564a 1299679i bk1: 1368a 1301657i bk2: 1488a 1298398i bk3: 1368a 1299334i bk4: 1648a 1293589i bk5: 1496a 1296792i bk6: 1870a 1292906i bk7: 1758a 1293145i bk8: 2132a 1286655i bk9: 1922a 1287964i bk10: 2080a 1286139i bk11: 1986a 1287194i bk12: 1520a 1297334i bk13: 1280a 1300357i bk14: 1434a 1301667i bk15: 1370a 1302079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0877988
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1312819 n_nop=1270111 n_act=6946 n_pre=6930 n_req=15079 n_rd=25390 n_write=3442 bw_util=0.04392
n_activity=312441 dram_eff=0.1846
bk0: 1472a 1301038i bk1: 1178a 1302959i bk2: 1432a 1298939i bk3: 1224a 1300658i bk4: 1586a 1295356i bk5: 1502a 1296963i bk6: 1750a 1293995i bk7: 1700a 1294084i bk8: 2082a 1287739i bk9: 1928a 1287227i bk10: 2184a 1284624i bk11: 1966a 1287141i bk12: 1414a 1298681i bk13: 1232a 1301494i bk14: 1410a 1300985i bk15: 1330a 1302255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.079522

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92757, Miss = 6816, Miss_rate = 0.073, Pending_hits = 58, Reservation_fails = 262
L2_cache_bank[1]: Access = 92753, Miss = 6137, Miss_rate = 0.066, Pending_hits = 43, Reservation_fails = 229
L2_cache_bank[2]: Access = 92534, Miss = 6396, Miss_rate = 0.069, Pending_hits = 72, Reservation_fails = 114
L2_cache_bank[3]: Access = 95046, Miss = 5830, Miss_rate = 0.061, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[4]: Access = 92862, Miss = 6163, Miss_rate = 0.066, Pending_hits = 52, Reservation_fails = 179
L2_cache_bank[5]: Access = 97999, Miss = 6646, Miss_rate = 0.068, Pending_hits = 42, Reservation_fails = 431
L2_cache_bank[6]: Access = 93090, Miss = 6053, Miss_rate = 0.065, Pending_hits = 42, Reservation_fails = 1
L2_cache_bank[7]: Access = 95500, Miss = 6459, Miss_rate = 0.068, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[8]: Access = 92986, Miss = 6868, Miss_rate = 0.074, Pending_hits = 49, Reservation_fails = 50
L2_cache_bank[9]: Access = 95445, Miss = 6274, Miss_rate = 0.066, Pending_hits = 44, Reservation_fails = 241
L2_cache_bank[10]: Access = 93433, Miss = 6665, Miss_rate = 0.071, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[11]: Access = 96123, Miss = 6030, Miss_rate = 0.063, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 1130528
L2_total_cache_misses = 76337
L2_total_cache_miss_rate = 0.0675
L2_total_cache_pending_hits = 641
L2_total_cache_reservation_fails = 1507
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 825886
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 69064
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 748
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 227581
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 601
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7266
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.298
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=4710818
icnt_total_pkts_simt_to_mem=1366238
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.7063
	minimum = 6
	maximum = 160
Network latency average = 16.7469
	minimum = 6
	maximum = 137
Slowest packet = 1998290
Flit latency average = 15.4711
	minimum = 6
	maximum = 137
Slowest flit = 5725498
Fragmentation average = 0.000285048
	minimum = 0
	maximum = 75
Injected packet rate average = 0.073706
	minimum = 0.0591919 (at node 11)
	maximum = 0.0866701 (at node 22)
Accepted packet rate average = 0.073706
	minimum = 0.0591919 (at node 11)
	maximum = 0.0866701 (at node 22)
Injected flit rate average = 0.220283
	minimum = 0.0596684 (at node 11)
	maximum = 0.430688 (at node 22)
Accepted flit rate average= 0.220283
	minimum = 0.0800747 (at node 23)
	maximum = 0.386948 (at node 9)
Injected packet length average = 2.98867
Accepted packet length average = 2.98867
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.9429 (11 samples)
	minimum = 6 (11 samples)
	maximum = 197.455 (11 samples)
Network latency average = 18.4198 (11 samples)
	minimum = 6 (11 samples)
	maximum = 154.909 (11 samples)
Flit latency average = 18.7433 (11 samples)
	minimum = 6 (11 samples)
	maximum = 153.455 (11 samples)
Fragmentation average = 0.00457194 (11 samples)
	minimum = 0 (11 samples)
	maximum = 48.2727 (11 samples)
Injected packet rate average = 0.0562654 (11 samples)
	minimum = 0.039931 (11 samples)
	maximum = 0.136383 (11 samples)
Accepted packet rate average = 0.0562654 (11 samples)
	minimum = 0.039931 (11 samples)
	maximum = 0.136383 (11 samples)
Injected flit rate average = 0.12273 (11 samples)
	minimum = 0.0582535 (11 samples)
	maximum = 0.263459 (11 samples)
Accepted flit rate average = 0.12273 (11 samples)
	minimum = 0.0644598 (11 samples)
	maximum = 0.331191 (11 samples)
Injected packet size average = 2.18128 (11 samples)
Accepted packet size average = 2.18128 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 25 sec (565 sec)
gpgpu_simulation_rate = 22869 (inst/sec)
gpgpu_simulation_rate = 1760 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,994566)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,994566)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,994566)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,994566)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,994566)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,994566)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,994566)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,994566)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,994566)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,994566)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,994566)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,994566)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,994566)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,994566)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,994566)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,994566)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,994566)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,994566)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,994566)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,994566)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,994566)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,994566)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,994566)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,994566)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,994566)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,994566)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,994566)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,994566)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,994566)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,994566)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,994566)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,994566)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,994566)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,994566)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,994566)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,994566)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,994566)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,994566)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,994566)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,994566)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,994566)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,994566)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,994566)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,994566)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,994566)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(13,0,0) tid=(455,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(12,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(6,0,0) tid=(263,0,0)
GPGPU-Sim uArch: cycles simulated: 995066  inst.: 13179350 (ipc=515.8) sim_rate=23244 (inst/sec) elapsed = 0:0:09:27 / Tue Apr 16 16:58:13 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (509,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (509,994566), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(510,994566)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(510,994566)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (512,994566), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(513,994566)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (515,994566), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(516,994566)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (516,994566), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(517,994566)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (517,994566), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(518,994566)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (521,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (521,994566), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(522,994566)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(522,994566)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (530,994566), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(531,994566)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (552,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (552,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (552,994566), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(553,994566)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(553,994566)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(553,994566)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (556,994566), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(557,994566)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (563,994566), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(564,994566)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (569,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (569,994566), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(570,994566)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(570,994566)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (571,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (571,994566), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(572,994566)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(572,994566)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (573,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (581,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (581,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (582,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (588,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (595,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (606,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (618,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (618,994566), 2 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(50,0,0) tid=(391,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (631,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (638,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (649,994566), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (653,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (653,994566), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (654,994566), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (660,994566), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (660,994566), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (668,994566), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (668,994566), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (672,994566), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (678,994566), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (679,994566), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (682,994566), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (686,994566), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (705,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (713,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (723,994566), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (914,994566), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (948,994566), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (951,994566), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (961,994566), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (972,994566), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (974,994566), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (977,994566), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (982,994566), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (984,994566), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (988,994566), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (993,994566), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (994,994566), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 995566  inst.: 13364854 (ipc=443.4) sim_rate=23529 (inst/sec) elapsed = 0:0:09:28 / Tue Apr 16 16:58:14 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1005,994566), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1018,994566), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1044,994566), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1056,994566), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1075,994566), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1085,994566), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 3.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 1086
gpu_sim_insn = 450048
gpu_ipc =     414.4088
gpu_tot_sim_cycle = 995652
gpu_tot_sim_insn = 13371478
gpu_tot_ipc =      13.4299
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1250452
gpu_stall_icnt2sh    = 6460437
gpu_total_sim_rate=23499

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 773391
	L1I_total_cache_misses = 2059
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 95737, Miss = 83963, Miss_rate = 0.877, Pending_hits = 5438, Reservation_fails = 797815
	L1D_cache_core[1]: Access = 85125, Miss = 74538, Miss_rate = 0.876, Pending_hits = 4870, Reservation_fails = 730037
	L1D_cache_core[2]: Access = 84428, Miss = 73413, Miss_rate = 0.870, Pending_hits = 4818, Reservation_fails = 720659
	L1D_cache_core[3]: Access = 85478, Miss = 74460, Miss_rate = 0.871, Pending_hits = 4912, Reservation_fails = 734167
	L1D_cache_core[4]: Access = 87273, Miss = 76194, Miss_rate = 0.873, Pending_hits = 5155, Reservation_fails = 740771
	L1D_cache_core[5]: Access = 84226, Miss = 73435, Miss_rate = 0.872, Pending_hits = 4997, Reservation_fails = 725663
	L1D_cache_core[6]: Access = 95806, Miss = 84111, Miss_rate = 0.878, Pending_hits = 5373, Reservation_fails = 801130
	L1D_cache_core[7]: Access = 83231, Miss = 72877, Miss_rate = 0.876, Pending_hits = 4756, Reservation_fails = 724013
	L1D_cache_core[8]: Access = 82944, Miss = 72235, Miss_rate = 0.871, Pending_hits = 4785, Reservation_fails = 709376
	L1D_cache_core[9]: Access = 83886, Miss = 72977, Miss_rate = 0.870, Pending_hits = 4759, Reservation_fails = 723626
	L1D_cache_core[10]: Access = 91626, Miss = 80246, Miss_rate = 0.876, Pending_hits = 5394, Reservation_fails = 768554
	L1D_cache_core[11]: Access = 82928, Miss = 71940, Miss_rate = 0.867, Pending_hits = 4861, Reservation_fails = 709783
	L1D_cache_core[12]: Access = 82563, Miss = 72241, Miss_rate = 0.875, Pending_hits = 4772, Reservation_fails = 717239
	L1D_cache_core[13]: Access = 83529, Miss = 72829, Miss_rate = 0.872, Pending_hits = 4790, Reservation_fails = 719347
	L1D_cache_core[14]: Access = 83146, Miss = 72658, Miss_rate = 0.874, Pending_hits = 4696, Reservation_fails = 722824
	L1D_total_cache_accesses = 1291926
	L1D_total_cache_misses = 1128117
	L1D_total_cache_miss_rate = 0.8732
	L1D_total_cache_pending_hits = 74376
	L1D_total_cache_reservation_fails = 11045004
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.069
L1C_cache:
	L1C_total_cache_accesses = 115207
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 87012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74241
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 895225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9090267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114727
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1954737
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 771332
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2059
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2601, 2646, 3074, 2579, 2579, 3050, 3052, 2659, 2605, 3074, 2549, 3024, 2605, 2173, 2605, 2579, 1839, 1839, 1828, 1802, 2232, 1869, 2247, 1854, 2286, 2694, 1828, 1809, 1854, 2282, 1839, 1832, 1342, 1331, 1763, 1331, 1396, 1286, 1353, 1383, 1774, 1331, 1331, 1327, 1305, 1811, 1381, 1841, 
gpgpu_n_tot_thrd_icount = 44918400
gpgpu_n_tot_w_icount = 1403700
gpgpu_n_stall_shd_mem = 12018764
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 895225
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1801753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1182851
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12015353
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19540809	W0_Idle:3002236	W0_Scoreboard:2122481	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:180768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7161800 {8:895225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 121750600 {136:895225,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 362 
maxdqlatency = 0 
maxmflatency = 788 
averagemflatency = 257 
max_icnt2mem_latency = 566 
max_icnt2sh_latency = 984082 
mrq_lat_table:63918 	3481 	1330 	4990 	15001 	1484 	318 	163 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	611802 	512084 	6802 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	435778 	367870 	185966 	84156 	52105 	4891 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	56715 	436894 	370420 	30947 	264 	0 	0 	1 	6 	22 	458 	7930 	16693 	41307 	58565 	52691 	57775 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	940 	1054 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        16        47        36        32        32        28        31        47        25        24        39        17        16        20        20 
dram[1]:        15        16        55        50        31        31        30        32        47        34        36        29        15        25        16        18 
dram[2]:        16        14        49        39        31        29        33        26        40        56        51        33        15        12        18        18 
dram[3]:        16        16        52        59        34        29        26        24        45        52        52        44        16        17        16        15 
dram[4]:        17        16        45        45        33        28        29        29        44        55        52        49        13        16        20        16 
dram[5]:        16        15        52        63        33        28        30        30        44        38        41        40        14        16        15        18 
maximum service time to same row:
dram[0]:     49153     42842     28129     52647     40641     27291     28203     93590     11107     17291     46547     30844     23373     19448     28721     34125 
dram[1]:     43134     34875     43884     17037     28375     25985     26781     19681     28287     22085     14762     18219     20422     31202     91109     37065 
dram[2]:     58631     42772     24552     41806     25759     21782     25158     15646     34279     24933     22966     18860     35653     31741     28378     24984 
dram[3]:     29678     31985     25564     62725     21008     19086     37181     19786     19028     18303     32353     53365     37643     40332     41099     53375 
dram[4]:     32299     45323     35284     32153     23559     15173     19316     27451     29750     27693     16632     34481     38328     28518     30828     27457 
dram[5]:     38640     43394     42922     41794     19482     22337     47143     28806     17053     19406     23456     19414     30221     31145     42872     50667 
average row accesses per activate:
dram[0]:  2.177143  2.132530  2.216710  2.242331  2.187747  2.025696  2.120654  2.121650  2.256822  2.066971  2.151424  2.159575  2.213296  2.259939  2.414384  2.247273 
dram[1]:  2.105919  2.369863  2.353933  2.173653  2.246445  2.089330  2.158763  2.073123  2.179661  2.139216  2.132219  2.085271  2.141141  2.222591  2.273927  2.194175 
dram[2]:  1.967164  2.339744  2.201072  2.153846  2.170960  2.081023  2.133758  2.067669  2.154639  2.230769  2.210702  2.239682  2.095808  2.216718  2.340425  2.300676 
dram[3]:  2.373444  2.325879  2.209375  2.453454  2.040512  2.145786  2.048980  2.197778  2.083062  2.132492  2.022388  2.197472  2.124629  2.247706  2.116279  2.404255 
dram[4]:  2.166205  2.213592  2.164103  2.280000  2.041096  2.143193  2.152047  2.157143  2.160550  2.118421  2.173709  2.315966  2.176781  2.131833  2.480969  2.464029 
dram[5]:  2.264615  2.088652  2.243243  2.283077  2.162338  2.137529  2.181818  2.051440  2.264943  2.020124  2.109489  2.176471  2.150997  2.283154  2.281554  2.358156 
average row locality = 90686/41666 = 2.176499
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       762       708       739       642       891       774       874       845      1063       994      1056       884       740       691       705       618 
dram[1]:       676       519       722       625       760       694       878       880       973       828      1050       999       666       626       689       678 
dram[2]:       659       730       728       729       739       813       844       934       928      1053       982      1038       644       686       660       681 
dram[3]:       572       728       604       680       771       801       862       836       945      1027      1008      1017       673       711       637       678 
dram[4]:       782       684       744       684       842       763       935       879      1066       961      1040       993       760       640       717       685 
dram[5]:       736       589       716       612       810       767       875       850      1041       964      1092       983       707       616       705       665 
total reads: 76550
bank skew: 1092/519 = 2.10
chip skew: 13175/12263 = 1.07
number of total write accesses:
dram[0]:         0         0       110        89       216       172       163       184       343       364       379       334        59        48         0         0 
dram[1]:         0         0       116       101       188       148       169       169       313       263       353       346        47        43         0         0 
dram[2]:         0         0        93        83       188       163       161       166       326       339       340       373        56        30         0         0 
dram[3]:         0         0       103       137       186       141       142       153       334       325       347       374        43        24         0         0 
dram[4]:         0         0       100       114       201       150       169       178       347       327       349       385        65        23         0         0 
dram[5]:         0         0       114       130       189       150       181       147       361       341       353       349        48        21         0         0 
total reads: 14136
min_bank_accesses = 0!
chip skew: 2461/2256 = 1.09
average mf latency per bank:
dram[0]:       1418      1611      1400      1590      4647      5560      8144      8424      1749      1717      1608      1930      1694      1868      1684      1905
dram[1]:       1620      2276      1309      1685      5156      7304      8057      8719      1783      2196      1634      1819      1849      2056      1620      1867
dram[2]:       1686      1610      1425      1538      5614      6405      8551      8403      1922      1825      1731      1709      1855      3415      1753      1856
dram[3]:       1839      1660      1623      1510      5366      6557      8515      9294      1838      1864      1768      1776      1857      1890      1828      1782
dram[4]:       1485      1720      1439      1499      5094      6956      7810      8814      1734      1970      1688      1800      1669      1982      1654      1830
dram[5]:       1528      2005      1381      1674      5267      6784      8168      9074      1693      1934      1695      1861      1795      2076      1661      1808
maximum mf latency per bank:
dram[0]:        688       713       633       625       647       641       788       728       666       694       729       690       713       673       657       723
dram[1]:        589       626       744       720       661       672       649       689       592       700       621       776       623       648       647       730
dram[2]:        620       757       680       660       661       661       677       745       667       711       678       722       668       705       662       688
dram[3]:        595       684       660       669       613       684       615       647       609       696       668       667       601       658       591       646
dram[4]:        653       655       723       699       630       623       648       730       666       641       612       682       622       646       604       656
dram[5]:        675       618       627       621       660       646       637       641       609       664       690       632       630       695       631       603

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1314252 n_nop=1270542 n_act=7104 n_pre=7088 n_req=15447 n_rd=25972 n_write=3546 bw_util=0.04492
n_activity=318727 dram_eff=0.1852
bk0: 1524a 1301606i bk1: 1416a 1302539i bk2: 1478a 1299970i bk3: 1284a 1301974i bk4: 1782a 1294966i bk5: 1548a 1296715i bk6: 1748a 1294721i bk7: 1690a 1294913i bk8: 2126a 1288836i bk9: 1988a 1288070i bk10: 2112a 1286025i bk11: 1768a 1290118i bk12: 1480a 1299237i bk13: 1382a 1301120i bk14: 1410a 1302849i bk15: 1236a 1303973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0875068
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1314252 n_nop=1273106 n_act=6695 n_pre=6679 n_req=14519 n_rd=24526 n_write=3246 bw_util=0.04226
n_activity=304432 dram_eff=0.1825
bk0: 1352a 1302673i bk1: 1038a 1306302i bk2: 1444a 1300749i bk3: 1250a 1302018i bk4: 1520a 1298016i bk5: 1388a 1299201i bk6: 1756a 1295910i bk7: 1760a 1294698i bk8: 1946a 1290982i bk9: 1656a 1293800i bk10: 2100a 1287746i bk11: 1998a 1287740i bk12: 1332a 1300494i bk13: 1252a 1302103i bk14: 1378a 1302647i bk15: 1356a 1302811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0771077
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1314252 n_nop=1271293 n_act=6965 n_pre=6949 n_req=15166 n_rd=25696 n_write=3349 bw_util=0.0442
n_activity=313678 dram_eff=0.1852
bk0: 1318a 1302456i bk1: 1460a 1302774i bk2: 1456a 1300598i bk3: 1458a 1300181i bk4: 1478a 1297920i bk5: 1626a 1296643i bk6: 1688a 1295730i bk7: 1868a 1292918i bk8: 1856a 1291168i bk9: 2106a 1288506i bk10: 1964a 1288901i bk11: 2076a 1287141i bk12: 1288a 1300553i bk13: 1372a 1301285i bk14: 1320a 1303326i bk15: 1362a 1303018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0858321
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1314252 n_nop=1272108 n_act=6853 n_pre=6837 n_req=14859 n_rd=25100 n_write=3354 bw_util=0.0433
n_activity=309116 dram_eff=0.1841
bk0: 1144a 1305349i bk1: 1456a 1302885i bk2: 1208a 1302462i bk3: 1360a 1301286i bk4: 1542a 1296842i bk5: 1602a 1297596i bk6: 1724a 1295967i bk7: 1672a 1296362i bk8: 1890a 1290470i bk9: 2054a 1288806i bk10: 2016a 1287583i bk11: 2034a 1286996i bk12: 1346a 1300535i bk13: 1422a 1301120i bk14: 1274a 1302926i bk15: 1356a 1303303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0763149
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1314252 n_nop=1270240 n_act=7103 n_pre=7087 n_req=15583 n_rd=26350 n_write=3472 bw_util=0.04538
n_activity=317300 dram_eff=0.188
bk0: 1564a 1301112i bk1: 1368a 1303090i bk2: 1488a 1299831i bk3: 1368a 1300767i bk4: 1684a 1294929i bk5: 1526a 1298119i bk6: 1870a 1294339i bk7: 1758a 1294578i bk8: 2132a 1288088i bk9: 1922a 1289397i bk10: 2080a 1287572i bk11: 1986a 1288627i bk12: 1520a 1298767i bk13: 1280a 1301790i bk14: 1434a 1303100i bk15: 1370a 1303512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.087958
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1314252 n_nop=1271478 n_act=6946 n_pre=6930 n_req=15112 n_rd=25456 n_write=3442 bw_util=0.04398
n_activity=312717 dram_eff=0.1848
bk0: 1472a 1302471i bk1: 1178a 1304392i bk2: 1432a 1300372i bk3: 1224a 1302091i bk4: 1620a 1296698i bk5: 1534a 1298239i bk6: 1750a 1295428i bk7: 1700a 1295517i bk8: 2082a 1289172i bk9: 1928a 1288660i bk10: 2184a 1286057i bk11: 1966a 1288574i bk12: 1414a 1300114i bk13: 1232a 1302927i bk14: 1410a 1302418i bk15: 1330a 1303688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0796864

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92777, Miss = 6830, Miss_rate = 0.074, Pending_hits = 58, Reservation_fails = 262
L2_cache_bank[1]: Access = 92775, Miss = 6156, Miss_rate = 0.066, Pending_hits = 43, Reservation_fails = 229
L2_cache_bank[2]: Access = 92554, Miss = 6414, Miss_rate = 0.069, Pending_hits = 72, Reservation_fails = 114
L2_cache_bank[3]: Access = 95066, Miss = 5849, Miss_rate = 0.062, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[4]: Access = 92884, Miss = 6184, Miss_rate = 0.067, Pending_hits = 52, Reservation_fails = 179
L2_cache_bank[5]: Access = 98019, Miss = 6664, Miss_rate = 0.068, Pending_hits = 42, Reservation_fails = 431
L2_cache_bank[6]: Access = 93112, Miss = 6072, Miss_rate = 0.065, Pending_hits = 42, Reservation_fails = 1
L2_cache_bank[7]: Access = 95520, Miss = 6478, Miss_rate = 0.068, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[8]: Access = 93008, Miss = 6886, Miss_rate = 0.074, Pending_hits = 49, Reservation_fails = 50
L2_cache_bank[9]: Access = 95465, Miss = 6289, Miss_rate = 0.066, Pending_hits = 44, Reservation_fails = 241
L2_cache_bank[10]: Access = 93455, Miss = 6682, Miss_rate = 0.071, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[11]: Access = 96143, Miss = 6046, Miss_rate = 0.063, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 1130778
L2_total_cache_misses = 76550
L2_total_cache_miss_rate = 0.0677
L2_total_cache_pending_hits = 641
L2_total_cache_reservation_fails = 1507
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 825923
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 69277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 748
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 227581
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 601
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7266
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.298
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=4712068
icnt_total_pkts_simt_to_mem=1366488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.65
	minimum = 6
	maximum = 44
Network latency average = 9.962
	minimum = 6
	maximum = 39
Slowest packet = 2261313
Flit latency average = 8.31533
	minimum = 6
	maximum = 35
Slowest flit = 6077621
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.017052
	minimum = 0.014733 (at node 0)
	maximum = 0.0202578 (at node 16)
Accepted packet rate average = 0.017052
	minimum = 0.014733 (at node 0)
	maximum = 0.0202578 (at node 16)
Injected flit rate average = 0.0511561
	minimum = 0.014733 (at node 0)
	maximum = 0.101289 (at node 16)
Accepted flit rate average= 0.0511561
	minimum = 0.0184162 (at node 15)
	maximum = 0.092081 (at node 3)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.5018 (12 samples)
	minimum = 6 (12 samples)
	maximum = 184.667 (12 samples)
Network latency average = 17.715 (12 samples)
	minimum = 6 (12 samples)
	maximum = 145.25 (12 samples)
Flit latency average = 17.8743 (12 samples)
	minimum = 6 (12 samples)
	maximum = 143.583 (12 samples)
Fragmentation average = 0.00419094 (12 samples)
	minimum = 0 (12 samples)
	maximum = 44.25 (12 samples)
Injected packet rate average = 0.0529976 (12 samples)
	minimum = 0.0378311 (12 samples)
	maximum = 0.126706 (12 samples)
Accepted packet rate average = 0.0529976 (12 samples)
	minimum = 0.0378311 (12 samples)
	maximum = 0.126706 (12 samples)
Injected flit rate average = 0.116766 (12 samples)
	minimum = 0.0546268 (12 samples)
	maximum = 0.249945 (12 samples)
Accepted flit rate average = 0.116766 (12 samples)
	minimum = 0.0606228 (12 samples)
	maximum = 0.311266 (12 samples)
Injected packet size average = 2.20323 (12 samples)
Accepted packet size average = 2.20323 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 29 sec (569 sec)
gpgpu_simulation_rate = 23499 (inst/sec)
gpgpu_simulation_rate = 1749 (cycle/sec)
Kernel Executed 6 times
Result stored in result.txt
