
proc get_design_libraries {} {
  set libraries [dict create]
  dict set libraries altera_common_sv_packages               1
  dict set libraries altera_eth_tse_avalon_arbiter_1950      1
  dict set libraries altera_eth_tse_channel_adapter_1950     1
  dict set libraries altera_eth_tse_fifoless_mac_1950        1
  dict set libraries altera_eth_tse_pcs_pma_nf_phyip_1950    1
  dict set libraries altera_xcvr_native_a10_191              1
  dict set libraries altera_eth_tse_nf_phyip_terminator_1950 1
  dict set libraries altera_reset_controller_1921            1
  dict set libraries altera_eth_tse_1950                     1
  dict set libraries tse                                     1
  dict set libraries send_packet_10                          1
  dict set libraries send_packet_1                           1
  dict set libraries altera_iopll_1931                       1
  dict set libraries pll                                     1
  dict set libraries reset_module_10                         1
  dict set libraries reset_mod                               1
  dict set libraries init_mac_10                             1
  dict set libraries init_mac                                1
  dict set libraries clock_50_out                            1
  dict set libraries reset_main                              1
  dict set libraries receive_packet_10                       1
  dict set libraries receive_packet_1                        1
  dict set libraries receive_packet_0                        1
  dict set libraries altera_avalon_onchip_memory2_1931       1
  dict set libraries mem_3                                   1
  dict set libraries mem_rcv_0                               1
  dict set libraries altera_xcvr_atx_pll_a10_191             1
  dict set libraries xcvr_pll                                1
  dict set libraries mem_4                                   1
  dict set libraries mem_5                                   1
  dict set libraries altera_emif_arch_nf_191                 1
  dict set libraries altera_emif_ecc_nf_191                  1
  dict set libraries altera_emif_ecc_191                     1
  dict set libraries altera_avalon_mm_bridge_2001            1
  dict set libraries altera_merlin_master_translator_191     1
  dict set libraries altera_merlin_slave_translator_191      1
  dict set libraries altera_mm_interconnect_1920             1
  dict set libraries altera_emif_cal_slave_nf_191            1
  dict set libraries altera_emif_c10_1910                    1
  dict set libraries ddr3                                    1
  dict set libraries clock_ddr_avalon                        1
  dict set libraries ddr_avalon_reset                        1
  dict set libraries setup_ddr_10                            1
  dict set libraries setup_ddr                               1
  dict set libraries altera_pcie_a10_hip_2011                1
  dict set libraries altera_xcvr_fpll_a10_191                1
  dict set libraries pcie                                    1
  dict set libraries send_cmd_pcie_10                        1
  dict set libraries send_cmd_pcie                           1
  dict set libraries altera_merlin_master_agent_191          1
  dict set libraries altera_merlin_slave_agent_191           1
  dict set libraries altera_avalon_sc_fifo_1930              1
  dict set libraries altera_merlin_router_1920               1
  dict set libraries altera_merlin_demultiplexer_1921        1
  dict set libraries altera_merlin_multiplexer_1921          1
  dict set libraries altera_merlin_width_adapter_1920        1
  dict set libraries hs_clk_xer_1931                         1
  dict set libraries altera_avalon_st_pipeline_stage_1920    1
  dict set libraries altera_merlin_burst_adapter_1921        1
  dict set libraries altera_irq_mapper_1920                  1
  dict set libraries system_design                           1
  return $libraries
}

proc get_memory_files {QSYS_SIMDIR} {
  set memory_files [list]
  lappend memory_files "[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/ddr3_altera_emif_arch_nf_191_zhajlla_seq_params_sim.hex"]"
  lappend memory_files "[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/ddr3_altera_emif_arch_nf_191_zhajlla_seq_params_synth.hex"]"
  lappend memory_files "[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/ddr3_altera_emif_arch_nf_191_zhajlla_seq_cal.hex"]"
  lappend memory_files "[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_avalon_onchip_memory2_1931/sim/seq_cal_soft_m20k.hex"]"
  return $memory_files
}

proc get_common_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
  set design_files [dict create]
  dict set design_files "altera_common_sv_packages::altera_xcvr_native_a10_functions_h" "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/altera_xcvr_native_a10_functions_h.sv"]\"  -work altera_common_sv_packages"
  return $design_files
}

proc get_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
  set design_files [list]
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_avalon_arbiter_1950/sim/aldec/altera_eth_tse_avalon_arbiter.v"]\"  -work altera_eth_tse_avalon_arbiter_1950"                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_channel_adapter_1950/sim/aldec/altera_eth_tse_channel_adapter.v"]\"  -work altera_eth_tse_channel_adapter_1950"                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_eth_tse_fifoless_mac.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_clk_cntl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_crc328checker.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                 
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_crc328generator.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_crc32ctl8.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_crc32galois8.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_gmii_io.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_lb_read_cntl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_lb_wrt_cntl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_hashing.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_host_control.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_host_control_small.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_mac_control.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_register_map.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_register_map_small.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rx_counter_cntl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_shared_mac_control.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_shared_register_map.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_tx_counter_cntl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_lfsr_10.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_loopback_ff.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_altshifttaps.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_fifoless_mac_rx.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_mac_rx.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_fifoless_mac_tx.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_mac_tx.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_magic_detection.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_mdio.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_mdio_clk_gen.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_mdio_cntl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_top_mdio.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_mii_rx_if.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_mii_tx_if.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_pipeline_base.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_pipeline_stage.sv"]\" -l altera_common_sv_packages -work altera_eth_tse_fifoless_mac_1950"                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_dpram16_soft_ecc_x36_wrapper.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_dpram_16x43.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_dpram_16x32.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_dpram_8x32.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_dpram_ecc_16x32.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_fifoless_retransmit_cntl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_retransmit_cntl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rgmii_in1.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rgmii_in4.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_nf_rgmii_module.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rgmii_module.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rgmii_out1.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rgmii_out4.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rx_ff.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rx_min_ff.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rx_ff_cntrl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rx_ff_cntrl_32.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rx_ff_cntrl_32_shift16.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rx_ff_length.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_rx_stat_extract.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_timing_adapter32.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_timing_adapter8.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_timing_adapter_fifo32.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_timing_adapter_fifo8.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_top_1geth.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_top_fifoless_1geth.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_top_w_fifo.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_top_w_fifo_10_100_1000.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_top_wo_fifo.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_top_wo_fifo_10_100_1000.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_top_gen_host.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_tx_ff.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_tx_min_ff.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_tx_ff_cntrl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_tx_ff_cntrl_32.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_tx_ff_cntrl_32_shift16.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_tx_ff_length.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_tx_ff_read_cntl.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_tx_stat_extract.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_eth_tse_std_synchronizer.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_eth_tse_std_synchronizer_bundle.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_eth_tse_ptp_std_synchronizer.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_false_path_marker.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_reset_synchronizer.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_clock_crosser.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                 
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_a_fifo_13.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_a_fifo_24.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_a_fifo_34.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_a_fifo_opt_1246.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_a_fifo_opt_14_44.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_a_fifo_opt_36_10.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_gray_cnt.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_sdpm_altsyncram.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_altsyncram_dpm_fifo.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_bin_cnt.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ph_calculator.sv"]\" -l altera_common_sv_packages -work altera_eth_tse_fifoless_mac_1950"                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_sdpm_gen.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_dec_x10.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x10.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x10_wrapper.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_dec_x14.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x14.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x14_wrapper.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_dec_x2.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x2.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x2_wrapper.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_dec_x23.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x23.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x23_wrapper.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_dec_x36.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x36.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x36_wrapper.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_dec_x40.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x40.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x40_wrapper.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_dec_x30.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x30.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_enc_x30_wrapper.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/aldec/altera_tse_ecc_status_crosser.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_fifoless_mac_1950/sim/altera_std_synchronizer_nocut.v"]\"  -work altera_eth_tse_fifoless_mac_1950"                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_eth_tse_pcs_pma_nf_phyip.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_align_sync.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_dec10b8b.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_dec_func.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_enc8b10b.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_autoneg.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_carrier_sense.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_sgmii_clk_div.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_sgmii_clk_enable.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_rx_encapsulation.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_tx_encapsulation.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_rx_encapsulation_strx_gx.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_pcs_control.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_pcs_host_control.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_mdio_reg.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_mii_rx_if_pcs.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_mii_tx_if_pcs.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_rx_sync.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_sgmii_clk_cntl.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_colision_detect.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_rx_converter.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_rx_fifo_rd.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_rx_converter.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_sgmii.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_sgmii_strx_gx.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_tx_converter.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_tx_converter.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_1000_base_x.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_1000_base_x_strx_gx.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_pcs.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_pcs_strx_gx.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_rx.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_top_tx.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_reset_sequencer.sv"]\" -l altera_common_sv_packages -work altera_eth_tse_pcs_pma_nf_phyip_1950"               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_reset_ctrl_lego.sv"]\" -l altera_common_sv_packages -work altera_eth_tse_pcs_pma_nf_phyip_1950"               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_xcvr_resync.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_gxb_aligned_rxsync.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_eth_tse_std_synchronizer.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_eth_tse_std_synchronizer_bundle.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_eth_tse_ptp_std_synchronizer.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_false_path_marker.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_reset_synchronizer.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_clock_crosser.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_a_fifo_13.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_a_fifo_24.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_a_fifo_34.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_a_fifo_opt_1246.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_a_fifo_opt_14_44.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_a_fifo_opt_36_10.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_gray_cnt.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_sdpm_altsyncram.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_altsyncram_dpm_fifo.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_bin_cnt.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ph_calculator.sv"]\" -l altera_common_sv_packages -work altera_eth_tse_pcs_pma_nf_phyip_1950"                 
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_sdpm_gen.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_dec_x10.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x10.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x10_wrapper.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_dec_x14.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x14.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x14_wrapper.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_dec_x2.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x2.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x2_wrapper.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_dec_x23.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x23.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x23_wrapper.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_dec_x36.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x36.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x36_wrapper.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_dec_x40.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x40.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x40_wrapper.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_dec_x30.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x30.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_enc_x30_wrapper.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/aldec/altera_tse_ecc_status_crosser.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_pcs_pma_nf_phyip_1950/sim/altera_std_synchronizer_nocut.v"]\"  -work altera_eth_tse_pcs_pma_nf_phyip_1950"                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/alt_xcvr_resync.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/alt_xcvr_arbiter.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/twentynm_pcs.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                                       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/twentynm_pma.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                                       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/twentynm_xcvr_avmm.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/twentynm_xcvr_native.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/a10_avmm_h.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/alt_xcvr_native_pipe_retry.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/alt_xcvr_native_avmm_csr.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/alt_xcvr_native_prbs_accum.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/alt_xcvr_native_odi_accel.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/alt_xcvr_native_rcfg_arb.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/altera_xcvr_native_pcie_dfe_params_h.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/pcie_mgmt_commands_h.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/pcie_mgmt_functions_h.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                              
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/pcie_mgmt_program.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/pcie_mgmt_cpu.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/pcie_mgmt_master.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/altera_xcvr_native_pcie_dfe_ip.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/tse_altera_xcvr_native_a10_191_xaroupi.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_xcvr_native_a10_191/sim/alt_xcvr_native_rcfg_opt_logic_xaroupi.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_nf_phyip_terminator_1950/sim/aldec/altera_eth_tse_nf_phyip_terminator.v"]\"  -work altera_eth_tse_nf_phyip_terminator_1950"                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_reset_controller_1921/sim/altera_reset_controller.v"]\"  -work altera_reset_controller_1921"                                                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_reset_controller_1921/sim/altera_reset_synchronizer.v"]\"  -work altera_reset_controller_1921"                                                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/altera_eth_tse_1950/sim/tse_altera_eth_tse_1950_ag3tuna.v"]\"  -work altera_eth_tse_1950"                                                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/tse/sim/tse.v"]\"  -work tse"                                                                                                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/send_packet_1/send_packet_10/sim/send_packet.sv"]\"  -work send_packet_10"                                                                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/send_packet_1/sim/send_packet_1.v"]\"  -work send_packet_1"                                                                                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pll/altera_iopll_1931/sim/pll_altera_iopll_1931_ldt7zry.vo"]\"  -work altera_iopll_1931"                                                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pll/sim/pll.v"]\"  -work pll"                                                                                                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/reset_mod/reset_module_10/sim/reset_module.sv"]\"  -work reset_module_10"                                                                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/reset_mod/sim/reset_mod.v"]\"  -work reset_mod"                                                                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/init_mac/init_mac_10/sim/mac_init_top.sv"]\"  -work init_mac_10"                                                                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/init_mac/init_mac_10/sim/avalon_mm_tse_init.sv"]\"  -work init_mac_10"                                                                                                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/init_mac/init_mac_10/sim/initiate_mac.sv"]\"  -work init_mac_10"                                                                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/init_mac/init_mac_10/sim/mac_defines.sv"]\"  -work init_mac_10"                                                                                                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/init_mac/sim/init_mac.v"]\"  -work init_mac"                                                                                                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/clock_50_out/sim/clock_50_out.v"]\"  -work clock_50_out"                                                                                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/reset_main/sim/reset_main.v"]\"  -work reset_main"                                                                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/receive_packet_1/receive_packet_10/sim/receive_packet.sv"]\"  -work receive_packet_10"                                                                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/receive_packet_1/sim/receive_packet_1.v"]\"  -work receive_packet_1"                                                                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/receive_packet_0/receive_packet_10/sim/receive_packet.sv"]\"  -work receive_packet_10"                                                                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/receive_packet_0/sim/receive_packet_0.v"]\"  -work receive_packet_0"                                                                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/mem_3/altera_avalon_onchip_memory2_1931/sim/mem_3_altera_avalon_onchip_memory2_1931_h4b5dza.v"]\"  -work altera_avalon_onchip_memory2_1931"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/mem_3/sim/mem_3.v"]\"  -work mem_3"                                                                                                                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/mem_rcv_0/altera_avalon_onchip_memory2_1931/sim/mem_rcv_0_altera_avalon_onchip_memory2_1931_c2ql3jy.v"]\"  -work altera_avalon_onchip_memory2_1931"                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/mem_rcv_0/sim/mem_rcv_0.v"]\"  -work mem_rcv_0"                                                                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/twentynm_xcvr_avmm.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_resync.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_arbiter.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/a10_avmm_h.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"                                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_atx_pll_rcfg_arb.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/a10_xcvr_atx_pll.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_pll_embedded_debug.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_pll_avmm_csr.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"                                       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/xcvr_pll_altera_xcvr_atx_pll_a10_191_rdwboly.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/altera_xcvr_atx_pll_a10_191/sim/alt_xcvr_atx_pll_rcfg_opt_logic_rdwboly.sv"]\" -l altera_common_sv_packages -work altera_xcvr_atx_pll_a10_191"                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/xcvr_pll/sim/xcvr_pll.v"]\"  -work xcvr_pll"                                                                                                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/mem_4/altera_avalon_onchip_memory2_1931/sim/mem_4_altera_avalon_onchip_memory2_1931_ksjxloy.v"]\"  -work altera_avalon_onchip_memory2_1931"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/mem_4/sim/mem_4.v"]\"  -work mem_4"                                                                                                                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/mem_5/altera_avalon_onchip_memory2_1931/sim/mem_5_altera_avalon_onchip_memory2_1931_5zdcm7i.v"]\"  -work altera_avalon_onchip_memory2_1931"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/mem_5/sim/mem_5.v"]\"  -work mem_5"                                                                                                                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/ddr3_altera_emif_arch_nf_191_zhajlla_top.sv"]\"  -work altera_emif_arch_nf_191"                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/ddr3_altera_emif_arch_nf_191_zhajlla_io_aux.sv"]\"  -work altera_emif_arch_nf_191"                                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_oct.sv"]\"  -work altera_emif_arch_nf_191"                                                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_df_o.sv"]\"  -work altera_emif_arch_nf_191"                                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_bdir_df.sv"]\"  -work altera_emif_arch_nf_191"                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_bdir_se.sv"]\"  -work altera_emif_arch_nf_191"                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_cp_i.sv"]\"  -work altera_emif_arch_nf_191"                                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_df_i.sv"]\"  -work altera_emif_arch_nf_191"                                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_se_i.sv"]\"  -work altera_emif_arch_nf_191"                                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_udir_se_o.sv"]\"  -work altera_emif_arch_nf_191"                                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_core_clks_rsts.sv"]\"  -work altera_emif_arch_nf_191"                                                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_io_tiles.sv"]\"  -work altera_emif_arch_nf_191"                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_io_tiles_abphy.sv"]\"  -work altera_emif_arch_nf_191"                                                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_pll.sv"]\"  -work altera_emif_arch_nf_191"                                                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/cyclone10gx_io_12_lane_abphy.sv"]\"  -work altera_emif_arch_nf_191"                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/cyclone10gx_io_12_lane_encrypted_abphy.sv"]\"  -work altera_emif_arch_nf_191"                                                              
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/cyclone10gx_io_12_lane_nf5es_encrypted_abphy.sv"]\"  -work altera_emif_arch_nf_191"                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_bufs.sv"]\"  -work altera_emif_arch_nf_191"                                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_buf_unused.sv"]\"  -work altera_emif_arch_nf_191"                                                                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_cal_counter.sv"]\"  -work altera_emif_arch_nf_191"                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_pll_fast_sim.sv"]\"  -work altera_emif_arch_nf_191"                                                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_pll_extra_clks.sv"]\"  -work altera_emif_arch_nf_191"                                                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hps_clks_rsts.sv"]\"  -work altera_emif_arch_nf_191"                                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_io_tiles_wrap.sv"]\"  -work altera_emif_arch_nf_191"                                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_abphy_mux.sv"]\"  -work altera_emif_arch_nf_191"                                                                       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_avl_if.sv"]\"  -work altera_emif_arch_nf_191"                                                                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_sideband_if.sv"]\"  -work altera_emif_arch_nf_191"                                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_mmr_if.sv"]\"  -work altera_emif_arch_nf_191"                                                                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_amm_data_if.sv"]\"  -work altera_emif_arch_nf_191"                                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_hmc_ast_data_if.sv"]\"  -work altera_emif_arch_nf_191"                                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_afi_if.sv"]\"  -work altera_emif_arch_nf_191"                                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_seq_if.sv"]\"  -work altera_emif_arch_nf_191"                                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_emif_arch_nf_regs.sv"]\"  -work altera_emif_arch_nf_191"                                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_oct.sv"]\"  -work altera_emif_arch_nf_191"                                                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_oct_um_fsm.sv"]\"  -work altera_emif_arch_nf_191"                                                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/altera_std_synchronizer_nocut.v"]\"  -work altera_emif_arch_nf_191"                                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/mem_array_abphy.sv"]\"  -work altera_emif_arch_nf_191"                                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/io_12_lane_bcm__nf5es_abphy.sv"]\"  -work altera_emif_arch_nf_191"                                                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/io_12_lane__nf5es_abphy.sv"]\"  -work altera_emif_arch_nf_191"                                                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_arch_nf_191/sim/ddr3_altera_emif_arch_nf_191_zhajlla.sv"]\"  -work altera_emif_arch_nf_191"                                                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_ecc_core.v"]\"  -work altera_emif_ecc_nf_191"                                                                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc.v"]\"  -work altera_emif_ecc_nf_191"                                                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_amm2ast.v"]\"  -work altera_emif_ecc_nf_191"                                                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_cb.v"]\"  -work altera_emif_ecc_nf_191"                                                                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_decoder.v"]\"  -work altera_emif_ecc_nf_191"                                                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_decoder_64.v"]\"  -work altera_emif_ecc_nf_191"                                                                 
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_decoder_64_altecc_decoder.v"]\"  -work altera_emif_ecc_nf_191"                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_decoder_64_decode.v"]\"  -work altera_emif_ecc_nf_191"                                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_decoder_112.v"]\"  -work altera_emif_ecc_nf_191"                                                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_encoder.v"]\"  -work altera_emif_ecc_nf_191"                                                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_encoder_64.v"]\"  -work altera_emif_ecc_nf_191"                                                                 
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_encoder_64_altecc_encoder.v"]\"  -work altera_emif_ecc_nf_191"                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_interface_fifo.v"]\"  -work altera_emif_ecc_nf_191"                                                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_encoder_112.v"]\"  -work altera_emif_ecc_nf_191"                                                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_mmr.v"]\"  -work altera_emif_ecc_nf_191"                                                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_pcm_112.v"]\"  -work altera_emif_ecc_nf_191"                                                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_sv_112.v"]\"  -work altera_emif_ecc_nf_191"                                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_ecc_wrapper.v"]\"  -work altera_emif_ecc_nf_191"                                                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_nf_191/sim/altera_emif_io_hmc_fifo.v"]\"  -work altera_emif_ecc_nf_191"                                                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_ecc_191/sim/ddr3_altera_emif_ecc_191_gxje6ji.v"]\"  -work altera_emif_ecc_191"                                                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_avalon_mm_bridge_2001/sim/ddr3_altera_avalon_mm_bridge_2001_k2bg7dq.v"]\"  -work altera_avalon_mm_bridge_2001"                                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_avalon_onchip_memory2_1931/sim/ddr3_altera_avalon_onchip_memory2_1931_ecie4wq.v"]\"  -work altera_avalon_onchip_memory2_1931"                              
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_merlin_master_translator_191/sim/ddr3_altera_merlin_master_translator_191_g7h47bq.sv"]\"  -work altera_merlin_master_translator_191"                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_merlin_slave_translator_191/sim/ddr3_altera_merlin_slave_translator_191_x56fcki.sv"]\"  -work altera_merlin_slave_translator_191"                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_mm_interconnect_1920/sim/ddr3_altera_mm_interconnect_1920_trcm3ta.v"]\"  -work altera_mm_interconnect_1920"                                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_reset_controller_1921/sim/altera_reset_controller.v"]\"  -work altera_reset_controller_1921"                                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_reset_controller_1921/sim/altera_reset_synchronizer.v"]\"  -work altera_reset_controller_1921"                                                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_cal_slave_nf_191/sim/ddr3_altera_emif_cal_slave_nf_191_rmzieji.v"]\"  -work altera_emif_cal_slave_nf_191"                                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/altera_emif_c10_1910/sim/ddr3_altera_emif_c10_1910_c6wrrsi.v"]\"  -work altera_emif_c10_1910"                                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr3/sim/ddr3.v"]\"  -work ddr3"                                                                                                                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/clock_ddr_avalon/sim/clock_ddr_avalon.v"]\"  -work clock_ddr_avalon"                                                                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/ddr_avalon_reset/sim/ddr_avalon_reset.v"]\"  -work ddr_avalon_reset"                                                                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/setup_ddr/setup_ddr_10/sim/setup_ddr_data_256.sv"]\"  -work setup_ddr_10"                                                                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/setup_ddr/setup_ddr_10/sim/avalon_mm_ddr.sv"]\"  -work setup_ddr_10"                                                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/setup_ddr/setup_ddr_10/sim/external_ram_256.sv"]\"  -work setup_ddr_10"                                                                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/setup_ddr/sim/setup_ddr.v"]\"  -work setup_ddr"                                                                                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/alt_xcvr_resync.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/alt_xcvr_arbiter.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/twentynm_pcs.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/twentynm_pma.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/twentynm_xcvr_avmm.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                                
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/twentynm_xcvr_native.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                              
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/a10_avmm_h.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/alt_xcvr_native_pipe_retry.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/alt_xcvr_native_avmm_csr.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/alt_xcvr_native_prbs_accum.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/alt_xcvr_native_odi_accel.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/alt_xcvr_native_rcfg_arb.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/altera_xcvr_native_pcie_dfe_params_h.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                              
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/pcie_mgmt_commands_h.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                              
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/pcie_mgmt_functions_h.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/pcie_mgmt_program.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/pcie_mgmt_cpu.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/pcie_mgmt_master.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/altera_xcvr_native_pcie_dfe_ip.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/pcie_altera_xcvr_native_a10_191_vtbxjmi.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_native_a10_191/sim/alt_xcvr_native_rcfg_opt_logic_vtbxjmi.sv"]\" -l altera_common_sv_packages -work altera_xcvr_native_a10_191"                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/pcie_altera_pcie_a10_hip_altera_xcvr_native_a10_2011_nqkigkq.v"]\"  -work altera_pcie_a10_hip_2011"                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_fpll_a10_191/sim/twentynm_xcvr_avmm.sv"]\" -l altera_common_sv_packages -work altera_xcvr_fpll_a10_191"                                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_fpll_a10_191/sim/alt_xcvr_resync.sv"]\" -l altera_common_sv_packages -work altera_xcvr_fpll_a10_191"                                                       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_fpll_a10_191/sim/altera_xcvr_fpll_a10.sv"]\" -l altera_common_sv_packages -work altera_xcvr_fpll_a10_191"                                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_fpll_a10_191/sim/a10_avmm_h.sv"]\" -l altera_common_sv_packages -work altera_xcvr_fpll_a10_191"                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_fpll_a10_191/sim/alt_xcvr_native_avmm_nf.sv"]\" -l altera_common_sv_packages -work altera_xcvr_fpll_a10_191"                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_fpll_a10_191/sim/alt_xcvr_pll_embedded_debug.sv"]\" -l altera_common_sv_packages -work altera_xcvr_fpll_a10_191"                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_xcvr_fpll_a10_191/sim/alt_xcvr_pll_avmm_csr.sv"]\" -l altera_common_sv_packages -work altera_xcvr_fpll_a10_191"                                                 
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/pcie_altera_pcie_a10_hip_altera_xcvr_fpll_a10_2011_dxkofyy.v"]\"  -work altera_pcie_a10_hip_2011"                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpcie_a10_hip_pllnphy_2011_ub5pqua.v"]\"  -work altera_pcie_a10_hip_2011"                                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpcie_a10_hip_pipen1b_2011_ub5pqua.v"]\"  -work altera_pcie_a10_hip_2011"                                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/pcie_altera_pcie_a10_hip_2011_ub5pqua.v"]\"  -work altera_pcie_a10_hip_2011"                                                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpcie_sc_bitsync.v"]\"  -work altera_pcie_a10_hip_2011"                                                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpcie_reset_delay_sync.v"]\"  -work altera_pcie_a10_hip_2011"                                                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpcie_rs_a10_hip.v"]\"  -work altera_pcie_a10_hip_2011"                                                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/skp_det_g3.v"]\"  -work altera_pcie_a10_hip_2011"                                                                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altera_xcvr_functions.sv"]\" -l altera_common_sv_packages -work altera_pcie_a10_hip_2011"                                                 
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpcie_monitor_a10_dlhip_sim.sv"]\" -l altera_common_sv_packages -work altera_pcie_a10_hip_2011"                                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpcie_tlp_inspector_a10.v"]\"  -work altera_pcie_a10_hip_2011"                                                                     
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpcie_tlp_inspector_cseb_a10.sv"]\" -l altera_common_sv_packages -work altera_pcie_a10_hip_2011"                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpcie_tlp_inspector_monitor_a10.sv"]\" -l altera_common_sv_packages -work altera_pcie_a10_hip_2011"                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpcie_tlp_inspector_trigger_a10.v"]\"  -work altera_pcie_a10_hip_2011"                                                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpcie_tlp_inspector_pcsig_drive_a10.v"]\"  -work altera_pcie_a10_hip_2011"                                                         
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpcie_a10_gbfifo.v"]\"  -work altera_pcie_a10_hip_2011"                                                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpcie_scfifo_a10.v"]\"  -work altera_pcie_a10_hip_2011"                                                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpcie_a10_scfifo_ext.v"]\"  -work altera_pcie_a10_hip_2011"                                                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpcierd_hip_rs.v"]\"  -work altera_pcie_a10_hip_2011"                                                                              
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_a2p_addrtrans.v"]\"  -work altera_pcie_a10_hip_2011"                                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_a2p_fixtrans.v"]\"  -work altera_pcie_a10_hip_2011"                                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_a2p_vartrans.v"]\"  -work altera_pcie_a10_hip_2011"                                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_app.v"]\"  -work altera_pcie_a10_hip_2011"                                                                            
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_clksync.v"]\"  -work altera_pcie_a10_hip_2011"                                                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_control_register.v"]\"  -work altera_pcie_a10_hip_2011"                                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_cr_avalon.v"]\"  -work altera_pcie_a10_hip_2011"                                                                      
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_cr_interrupt.v"]\"  -work altera_pcie_a10_hip_2011"                                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_cr_rp.v"]\"  -work altera_pcie_a10_hip_2011"                                                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_cfg_status.v"]\"  -work altera_pcie_a10_hip_2011"                                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_cr_mailbox.v"]\"  -work altera_pcie_a10_hip_2011"                                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_p2a_addrtrans.v"]\"  -work altera_pcie_a10_hip_2011"                                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_rx.v"]\"  -work altera_pcie_a10_hip_2011"                                                                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_rx_cntrl.v"]\"  -work altera_pcie_a10_hip_2011"                                                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_fifo.v"]\"  -work altera_pcie_a10_hip_2011"                                                                           
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_rxm_adapter.v"]\"  -work altera_pcie_a10_hip_2011"                                                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_rx_resp.v"]\"  -work altera_pcie_a10_hip_2011"                                                                        
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_tx.v"]\"  -work altera_pcie_a10_hip_2011"                                                                             
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_tx_cntrl.v"]\"  -work altera_pcie_a10_hip_2011"                                                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_txavl_cntrl.v"]\"  -work altera_pcie_a10_hip_2011"                                                                    
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/altera_pcie_a10_hip_2011/sim/altpciexpav128_txresp_cntrl.v"]\"  -work altera_pcie_a10_hip_2011"                                                                   
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/pcie/sim/pcie.v"]\"  -work pcie"                                                                                                                                       
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/send_cmd_pcie/send_cmd_pcie_10/sim/avalon_mm_slave.sv"]\"  -work send_cmd_pcie_10"                                                                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../ip/system_design/send_cmd_pcie/sim/send_cmd_pcie.v"]\"  -work send_cmd_pcie"                                                                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_master_translator_191/sim/system_design_altera_merlin_master_translator_191_g7h47bq.sv"]\"  -work altera_merlin_master_translator_191"                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_slave_translator_191/sim/system_design_altera_merlin_slave_translator_191_x56fcki.sv"]\"  -work altera_merlin_slave_translator_191"                              
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_master_agent_191/sim/system_design_altera_merlin_master_agent_191_mpbm6tq.sv"]\"  -work altera_merlin_master_agent_191"                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_slave_agent_191/sim/system_design_altera_merlin_slave_agent_191_ncfkfri.sv"]\"  -work altera_merlin_slave_agent_191"                                             
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv"]\"  -work altera_merlin_slave_agent_191"                                                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_avalon_sc_fifo_1930/sim/system_design_altera_avalon_sc_fifo_1930_pqv24kq.v"]\"  -work altera_avalon_sc_fifo_1930"                                                  
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_router_1920/sim/system_design_altera_merlin_router_1920_h3ufi5i.sv"]\"  -work altera_merlin_router_1920"                                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_router_1920/sim/system_design_altera_merlin_router_1920_engkfgq.sv"]\"  -work altera_merlin_router_1920"                                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_router_1920/sim/system_design_altera_merlin_router_1920_hvfjwaq.sv"]\"  -work altera_merlin_router_1920"                                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_demultiplexer_1921/sim/system_design_altera_merlin_demultiplexer_1921_g5kdmwq.sv"]\"  -work altera_merlin_demultiplexer_1921"                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_multiplexer_1921/sim/system_design_altera_merlin_multiplexer_1921_e3xy3ha.sv"]\"  -work altera_merlin_multiplexer_1921"                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"]\"  -work altera_merlin_multiplexer_1921"                                                                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_demultiplexer_1921/sim/system_design_altera_merlin_demultiplexer_1921_ch7epuq.sv"]\"  -work altera_merlin_demultiplexer_1921"                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_multiplexer_1921/sim/system_design_altera_merlin_multiplexer_1921_pf5e3wa.sv"]\"  -work altera_merlin_multiplexer_1921"                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"]\"  -work altera_merlin_multiplexer_1921"                                                                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_width_adapter_1920/sim/system_design_altera_merlin_width_adapter_1920_tvac3wq.sv"]\"  -work altera_merlin_width_adapter_1920"                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv"]\"  -work altera_merlin_width_adapter_1920"                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv"]\"  -work altera_merlin_width_adapter_1920"                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_width_adapter_1920/sim/system_design_altera_merlin_width_adapter_1920_cgbsazy.sv"]\"  -work altera_merlin_width_adapter_1920"                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv"]\"  -work altera_merlin_width_adapter_1920"                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv"]\"  -work altera_merlin_width_adapter_1920"                                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/hs_clk_xer_1931/sim/system_design_hs_clk_xer_1931_qzbstyq.v"]\"  -work hs_clk_xer_1931"                                                                                   
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/hs_clk_xer_1931/sim/altera_avalon_st_clock_crosser.v"]\"  -work hs_clk_xer_1931"                                                                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/hs_clk_xer_1931/sim/altera_avalon_st_pipeline_base.v"]\"  -work hs_clk_xer_1931"                                                                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/hs_clk_xer_1931/sim/altera_std_synchronizer_nocut.v"]\"  -work hs_clk_xer_1931"                                                                                                
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_656hvpi.v"]\"  -work altera_mm_interconnect_1920"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_qky3gdi.v"]\"  -work altera_mm_interconnect_1920"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_tqdmh6a.v"]\"  -work altera_mm_interconnect_1920"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_nnzxfdi.v"]\"  -work altera_mm_interconnect_1920"                                               
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_rvh6iyy.v"]\"  -work altera_mm_interconnect_1920"                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_router_1920/sim/system_design_altera_merlin_router_1920_etguxaa.sv"]\"  -work altera_merlin_router_1920"                                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_router_1920/sim/system_design_altera_merlin_router_1920_njnyfdy.sv"]\"  -work altera_merlin_router_1920"                                                         
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_avalon_st_pipeline_stage_1920/sim/system_design_altera_avalon_st_pipeline_stage_1920_zterisq.sv"]\"  -work altera_avalon_st_pipeline_stage_1920"                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v"]\"  -work altera_avalon_st_pipeline_stage_1920"                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_burst_adapter_1921/sim/system_design_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1921_txawraa.v"]\"  -work altera_merlin_burst_adapter_1921"
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_burst_adapter_1921/sim/system_design_altera_merlin_burst_adapter_1921_guf3z7y.sv"]\"  -work altera_merlin_burst_adapter_1921"                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_burst_adapter_1921/sim/altera_merlin_burst_adapter_uncmpr.sv"]\"  -work altera_merlin_burst_adapter_1921"                                                        
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_burst_adapter_1921/sim/altera_merlin_burst_adapter_13_1.sv"]\"  -work altera_merlin_burst_adapter_1921"                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_burst_adapter_1921/sim/altera_merlin_burst_adapter_new.sv"]\"  -work altera_merlin_burst_adapter_1921"                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_burst_adapter_1921/sim/altera_incr_burst_converter.sv"]\"  -work altera_merlin_burst_adapter_1921"                                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_burst_adapter_1921/sim/altera_wrap_burst_converter.sv"]\"  -work altera_merlin_burst_adapter_1921"                                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_burst_adapter_1921/sim/altera_default_burst_converter.sv"]\"  -work altera_merlin_burst_adapter_1921"                                                            
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_burst_adapter_1921/sim/altera_merlin_address_alignment.sv"]\"  -work altera_merlin_burst_adapter_1921"                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_demultiplexer_1921/sim/system_design_altera_merlin_demultiplexer_1921_t6ir34q.sv"]\"  -work altera_merlin_demultiplexer_1921"                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_multiplexer_1921/sim/system_design_altera_merlin_multiplexer_1921_mtk5gaa.sv"]\"  -work altera_merlin_multiplexer_1921"                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"]\"  -work altera_merlin_multiplexer_1921"                                                                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_multiplexer_1921/sim/system_design_altera_merlin_multiplexer_1921_jdujepi.sv"]\"  -work altera_merlin_multiplexer_1921"                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv"]\"  -work altera_merlin_multiplexer_1921"                                                                      
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_width_adapter_1920/sim/system_design_altera_merlin_width_adapter_1920_sbsfocy.sv"]\"  -work altera_merlin_width_adapter_1920"                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv"]\"  -work altera_merlin_width_adapter_1920"                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv"]\"  -work altera_merlin_width_adapter_1920"                                                          
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_width_adapter_1920/sim/system_design_altera_merlin_width_adapter_1920_mqc4ddi.sv"]\"  -work altera_merlin_width_adapter_1920"                                    
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv"]\"  -work altera_merlin_width_adapter_1920"                                                           
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv"]\"  -work altera_merlin_width_adapter_1920"                                                          
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_mm_interconnect_1920/sim/system_design_altera_mm_interconnect_1920_nmewghq.v"]\"  -work altera_mm_interconnect_1920"                                               
  lappend design_files "vlog  $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_irq_mapper_1920/sim/system_design_altera_irq_mapper_1920_66fzifq.sv"]\"  -work altera_irq_mapper_1920"                                                                  
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_reset_controller_1921/sim/altera_reset_controller.v"]\"  -work altera_reset_controller_1921"                                                                       
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/altera_reset_controller_1921/sim/altera_reset_synchronizer.v"]\"  -work altera_reset_controller_1921"                                                                     
  lappend design_files "vlog -v2k5 $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../system_design/sim/system_design.v"]\"  -work system_design"                                                                                                                             
  return $design_files
}

proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
  set ELAB_OPTIONS ""
  if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
  } else {
  }
  return $ELAB_OPTIONS
}


proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
  set SIM_OPTIONS ""
  if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
  } else {
  }
  return $SIM_OPTIONS
}


proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
  set ENV_VARIABLES [dict create]
  set LD_LIBRARY_PATH [dict create]
  dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
  if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
  } else {
  }
  return $ENV_VARIABLES
}


proc normalize_path {FILEPATH} {
    if {[catch { package require fileutil } err]} { 
        return $FILEPATH 
    } 
    set path [fileutil::lexnormalize [file join [pwd] $FILEPATH]]  
    if {[file pathtype $FILEPATH] eq "relative"} { 
        set path [fileutil::relative [pwd] $path] 
    } 
    return $path 
} 
