$date
	Sat Dec 06 19:32:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module reg_file_tb $end
$var wire 32 ! read_data2 [31:0] $end
$var wire 32 " read_data1 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ read_reg1 [4:0] $end
$var reg 5 % read_reg2 [4:0] $end
$var reg 1 & reset $end
$var reg 1 ' rf_we $end
$var reg 32 ( write_data [31:0] $end
$var reg 5 ) write_reg [4:0] $end
$scope module RF $end
$var wire 5 * a1 [4:0] $end
$var wire 5 + a2 [4:0] $end
$var wire 5 , a3 [4:0] $end
$var wire 1 # clk $end
$var wire 32 - rd1 [31:0] $end
$var wire 32 . rd2 [31:0] $end
$var wire 1 & reset $end
$var wire 32 / wd [31:0] $end
$var wire 1 ' we $end
$var integer 32 0 k [31:0] $end
$upscope $end
$scope task init $end
$upscope $end
$scope task reset_dut $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
0'
1&
b0 %
b0 $
0#
b0 "
b0 !
$end
#5000
b100000 0
1#
#10000
0#
0&
#15000
1#
#20000
0#
1'
b10010001101000101011001111000 (
b10010001101000101011001111000 /
b1 )
b1 ,
#25000
1#
#30000
b10010001101000101011001111000 "
b10010001101000101011001111000 -
0#
b1 $
b1 *
0'
#35000
1#
#40000
0#
1'
b10011010101111001101111011110000 (
b10011010101111001101111011110000 /
b10 )
b10 ,
#45000
1#
#50000
b10011010101111001101111011110000 !
b10011010101111001101111011110000 .
0#
b10 %
b10 +
0'
#55000
1#
#60000
0#
