Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov 11 15:19:16 2022
| Host         : ECE-PHO115-01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file term_interf_top_control_sets_placed.rpt
| Design       : term_interf_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   192 |
|    Minimum number of control sets                        |   192 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   186 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   192 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |   154 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             149 |           71 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |            2446 |         2199 |
| Yes          | No                    | No                     |             107 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             260 |          101 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                       Enable Signal                       |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+--------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+
|  dp1/reg1/dout_reg[62]_1                   |                                                           | rst_IBUF                                                     |                1 |              1 |
|  VGA1/pixel_clk                            |                                                           |                                                              |                1 |              1 |
|  VGA1/pixel_clk                            |                                                           | VGA1/vga_controller/HS0                                      |                1 |              1 |
|  VGA1/pixel_clk                            |                                                           | VGA1/vga_controller/VS0                                      |                1 |              1 |
|  VGA1/vga_controller/hcounter_reg[2]_0     |                                                           | VGA1/vga_controller/vga_blank                                |                1 |              1 |
|  dp1/fetch_0/stall_ns_reg[1]_i_1_n_1       |                                                           |                                                              |                1 |              2 |
|  flag                                      |                                                           |                                                              |                1 |              2 |
|  btn/db/u1/slow_clk                        |                                                           |                                                              |                1 |              3 |
|  dp1/halt_ns                               |                                                           |                                                              |                1 |              4 |
|  VGA1/vga_controller/hcounter_reg[8]_0[0]  |                                                           |                                                              |                2 |              4 |
| ~keyboard_interface/keyboard/debouncer1/O0 | keyboard_interface/keyboard/cnt__3                        | keyboard_interface/keyboard/cnt[3]_i_1_n_1                   |                1 |              4 |
|  keyboard_interface/CLK50MHZ               |                                                           | keyboard_interface/keyboard/debouncer1/clear                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                       |                                                           | UART_interface/Inst_UART_RX_CTRL/r_SM_Main[2]_i_2_n_1        |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG                       | UART_interface/sendStr[7][1]_i_1_n_1                      | UART_interface/p_1_in                                        |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG                       | UART_interface/sendStr[7][1]_i_1_n_1                      | UART_interface/p_3_in                                        |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG                       | UART_interface/strEnd[4]_i_2_n_1                          | UART_interface/strEnd[4]_i_1_n_1                             |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                       | UART_interface/eqOp2_in                                   | UART_interface/tmrVal[3]_i_1_n_1                             |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                       | UART_interface/sendStr[19][2]_i_1_n_1                     | UART_interface/sendStr[39]_31                                |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG                       | UART_interface/sendStr[19][2]_i_1_n_1                     | UART_interface/p_3_in                                        |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG                       | UART_interface/sendStr[17][6]_i_1_n_1                     | UART_interface/sendStr[39]_31                                |                2 |              4 |
|  keyboard_interface/CLK50MHZ               |                                                           |                                                              |                2 |              5 |
|  keyboard_interface/CLK50MHZ               | keyboard_interface/keyboard/debouncer1/cnt1[4]_i_2_n_1    | keyboard_interface/keyboard/debouncer1/cnt1[4]_i_1_n_1       |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG                       | UART_interface/sendStr[29][5]_i_1_n_1                     |                                                              |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG                       |                                                           | UART_interface/sendStr[39]_31                                |                3 |              5 |
|  CLK100MHZ_IBUF_BUFG                       | UART_interface/sendStr[19][2]_i_1_n_1                     | UART_interface/p_1_in                                        |                3 |              6 |
|  CLK100MHZ_IBUF_BUFG                       | UART_interface/uartData[6]_i_1_n_1                        |                                                              |                6 |              7 |
|  CLK100MHZ_IBUF_BUFG                       | UART_interface/uartSend_reg_n_1                           |                                                              |                1 |              7 |
|  flag                                      | keyboard_interface/keyboard/keystroke[7]_i_1_n_1          |                                                              |                2 |              8 |
|  flag                                      | keyboard_interface/keyboard/mode[7]_i_1_n_1               |                                                              |                2 |              8 |
|  VGA1/vga_controller/E[0]                  |                                                           |                                                              |                5 |              8 |
|  CLK100MHZ_IBUF_BUFG                       | UART_interface/Inst_UART_RX_CTRL/r_Clock_Count[7]_i_1_n_1 |                                                              |                3 |              8 |
| ~keyboard_interface/keyboard/debouncer1/O0 |                                                           |                                                              |                4 |              9 |
|  CLK100MHZ_IBUF_BUFG                       | UART_interface/strEnd[5]_i_1_n_1                          | UART_interface/sendStr[39]_31                                |                4 |             10 |
|  VGA1/pixel_clk                            |                                                           | rst_IBUF                                                     |                6 |             11 |
|  VGA1/pixel_clk                            | VGA1/vga_controller/vcounter                              | rst_IBUF                                                     |                6 |             11 |
|  nolabel_line138/uart_ns                   |                                                           |                                                              |                3 |             11 |
|  CLK100MHZ_IBUF_BUFG                       | UART_interface/Inst_UART_TX_CTRL/E[0]                     | UART_interface/Inst_btn_debounce/sig_out_reg_reg[4]_0[0]     |                6 |             13 |
|  CLK100MHZ_IBUF_BUFG                       |                                                           | UART_interface/Inst_UART_TX_CTRL/bitTmr__0                   |                4 |             14 |
|  dp1/reg2/dout_reg[22]_25[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[22]_31[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[24]_21[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[27]_0[0]                |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[27]_2[0]                |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[27]_1[0]                |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[26][15]_i_6_0[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[39][15]_i_5_0[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_10[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_17[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[77][15]_i_12_1[0]        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[58][15]_i_8_0[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_2[0]                         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[58][15]_i_8_2[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[87][15]_i_5_0[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst[0]                           |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_20[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_21[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_22[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_23[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_25[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_24[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_26[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_27[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[51][15]_i_7_0[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[88][15]_i_5_0[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[77][15]_i_11_1[0]        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[53][15]_i_6_0[0]         |                                                           | rst_IBUF                                                     |               15 |             16 |
|  dp1/reg2/mem_reg[67][15]_i_4_0[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[71][15]_i_6_0[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[61][15]_i_5_0[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[78][15]_i_5_0[0]         |                                                           | rst_IBUF                                                     |               15 |             16 |
|  dp1/reg2/mem_reg[77][15]_i_12_0[0]        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[51][15]_i_6_0[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_0[0]                         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_16[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_18[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_19[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[49][15]_i_5_0[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[58][15]_i_8_1[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[70][15]_i_8_0[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[70][15]_i_8_1[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[78][15]_i_5_1[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[51][15]_i_6_1[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_1[0]                         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[74][15]_i_6_0[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[74][15]_i_6_1[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[75][15]_i_7_0[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[75][15]_i_7_1[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[75][15]_i_7_2[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[89][15]_i_7_0[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_11[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_12[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_13[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_14[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[50][15]_i_7_0[0]         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_15[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/mem_reg[77][15]_i_11_0[0]        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[22]_26[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_40[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_36[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_8[0]                         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_30[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_43[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_41[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_50[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_34[0]                        |                                                           | rst_IBUF                                                     |               15 |             16 |
|  dp1/reg2/rst_44[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_48[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_5[0]                         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_37[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_38[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_45[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_4[0]                         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_49[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_32[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_33[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_39[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_53[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_3[0]                         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_47[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_46[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_6[0]                         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_35[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_31[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_7[0]                         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_52[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_29[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_9[0]                         |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_28[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/rst_42[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/ap_start_cs_reg[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  clk_local                                 | dp1/reg2/E[0]                                             | rst_IBUF                                                     |                8 |             16 |
|  clk_local                                 | dp1/reg2/dout_reg[44]_2[0]                                | rst_IBUF                                                     |                6 |             16 |
|  clk_local                                 | dp1/reg2/dout_reg[44]_0[0]                                | rst_IBUF                                                     |                5 |             16 |
|  clk_local                                 | dp1/reg2/dout_reg[44]_1[0]                                | rst_IBUF                                                     |                3 |             16 |
|  clk_local                                 | dp1/reg2/dout_reg[44]_3[0]                                | rst_IBUF                                                     |                7 |             16 |
|  clk_local                                 | dp1/reg2/dout_reg[45]_0[0]                                | rst_IBUF                                                     |                5 |             16 |
|  dp1/reg2/ap_start_cs_reg_2[0]             |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/ap_start_cs_reg_1[0]             |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/ap_start_cs_reg_0[0]             |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/ap_start_cs_reg_3[0]             |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[22]_21[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[22]_23[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[17]_17[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[19]_45[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[17]_7[0]                |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[17]_12[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[18]_57[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[19]_47[0]               |                                                           | rst_IBUF                                                     |               15 |             16 |
|  dp1/reg2/dout_reg[20]_35[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[20]_36[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[17]_10[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[19]_46[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[20]_37[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[17]_5[0]                |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[17]_9[0]                |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[19]_48[0]               |                                                           | rst_IBUF                                                     |               15 |             16 |
|  CLK100MHZ_IBUF_BUFG                       |                                                           | UART_interface/Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_1 |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG                       |                                                           | UART_interface/Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_1 |                4 |             16 |
|  dp1/reg2/rst_51[0]                        |                                                           | rst_IBUF                                                     |               16 |             16 |
|  CLK100MHZ_IBUF_BUFG                       |                                                           | UART_interface/Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_1 |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG                       |                                                           | UART_interface/Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_1 |                4 |             16 |
|  dp1/reg2/dout_reg[17]_15[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  CLK100MHZ_IBUF_BUFG                       | UART_interface/sendStr[7][1]_i_1_n_1                      |                                                              |                4 |             16 |
|  dp1/reg2/dout_reg[22]_22[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[22]_24[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[18]_58[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[17]_11[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[17]_13[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[17]_6[0]                |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[22]_27[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  CLK100MHZ_IBUF_BUFG                       | UART_interface/sendStr[19][2]_i_1_n_1                     |                                                              |                4 |             16 |
|  dp1/reg2/dout_reg[22]_28[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[22]_20[0]               |                                                           | rst_IBUF                                                     |               15 |             16 |
|  dp1/reg2/dout_reg[17]_16[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[22]_29[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[22]_30[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[17]_14[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[18]_56[0]               |                                                           | rst_IBUF                                                     |               16 |             16 |
|  dp1/reg2/dout_reg[17]_8[0]                |                                                           | rst_IBUF                                                     |               16 |             16 |
|  CLK100MHZ_IBUF_BUFG                       |                                                           | UART_interface/Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_1 |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG                       |                                                           | rst_IBUF                                                     |                7 |             17 |
|  CLK100MHZ_IBUF_BUFG                       |                                                           | UART_interface/reset_cntr[0]_i_1_n_1                         |                5 |             18 |
|  clk_local                                 | dp1/ap_start_cs                                           | rst_IBUF                                                     |               16 |             24 |
|  CLK100MHZ_IBUF_BUFG                       |                                                           | btn/db/u1/counter0                                           |                7 |             27 |
|  CLK100MHZ_IBUF_BUFG                       |                                                           | UART_interface/tmrCntr0                                      |                7 |             27 |
|  CLK100MHZ_IBUF_BUFG                       | UART_interface/Q[0]                                       | UART_interface/strIndex0                                     |                8 |             31 |
|  flag                                      | keyboard_interface/keyboard/keycode0                      |                                                              |                5 |             32 |
|  CLK100MHZ_IBUF_BUFG                       | UART_interface/Inst_UART_TX_CTRL/txBit_i_2_n_1            | UART_interface/Inst_UART_TX_CTRL/READY                       |                9 |             32 |
|  n_0_18435_BUFG                            |                                                           |                                                              |               24 |             48 |
|  PS2_CLK_IBUF_BUFG                         |                                                           | rst_IBUF                                                     |               24 |             50 |
|  CLK100MHZ_IBUF_BUFG                       |                                                           |                                                              |               26 |             52 |
|  clk_local                                 |                                                           | rst_IBUF                                                     |               53 |            125 |
+--------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+


