<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-842-g28e6dce
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2011-April/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.4.0-842-g28e6dce&In-Reply-To=%3Cmailman.56.1331736154.7625.openocd-svn%40lists.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="002570.html">
   <LINK REL="Next"  HREF="002572.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-842-g28e6dce</H1>
    <B>&#216;yvind Harboe</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.4.0-842-g28e6dce&In-Reply-To=%3Cmailman.56.1331736154.7625.openocd-svn%40lists.berlios.de%3E"
       TITLE="[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-842-g28e6dce">gowinex at users.sourceforge.net
       </A><BR>
    <I>Sat Apr  9 10:17:06 CEST 2011</I>
    <P><UL>
        <LI>Previous message: <A HREF="002570.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-839-g13cf987
</A></li>
        <LI>Next message: <A HREF="002572.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-843-gba71e8c
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2571">[ date ]</a>
              <a href="thread.html#2571">[ thread ]</a>
              <a href="subject.html#2571">[ subject ]</a>
              <a href="author.html#2571">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project &quot;Main OpenOCD repository&quot;.

The branch, master has been updated
       via  28e6dcee85ffdc5af0c630b0aca4e2087d95bca9 (commit)
       via  22437fac283e9b931eabb7c0d1cb54d78e4bfed4 (commit)
       via  5d538084beaef161db21b9c7987cfbe881a29fc6 (commit)
      from  13cf987bb8110f9fce7e6bbb27e93da9665d83fc (commit)

Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.

- Log -----------------------------------------------------------------
commit 28e6dcee85ffdc5af0c630b0aca4e2087d95bca9
Author: Jean-Christophe PLAGNIOL-VILLARD &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">plagnioj at jcrosoft.com</A>&gt;
Date:   Sat Apr 9 06:07:42 2011 +0200

    add at91sam9263-ek support
    
    Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">plagnioj at jcrosoft.com</A>&gt;
    Cc: Nicolas Ferre &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">nicolas.ferre at atmel.com</A>&gt;
    Cc: Patrice Vilchez &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">patrice.vilchez at atmel.com</A>&gt;

diff --git a/tcl/board/at91sam9263-ek.cfg b/tcl/board/at91sam9263-ek.cfg
new file mode 100644
index 0000000..645b1a7
--- /dev/null
+++ b/tcl/board/at91sam9263-ek.cfg
@@ -0,0 +1,63 @@
+################################################################################
+# Atmel AT91SAM9263-EK eval board
+################################################################################
+
+source [find mem_helper.tcl]
+source [find target/at91sam9263.cfg]
+uplevel #0 [list source [find chip/atmel/at91/hardware.cfg]]
+uplevel #0 [list source [find chip/atmel/at91/at91sam9263.cfg]]
+uplevel #0 [list source [find chip/atmel/at91/at91sam9263_matrix.cfg]]
+uplevel #0 [list source [find chip/atmel/at91/at91sam9_init.cfg]]
+
+# By default S1 is open and this means that NTRST is not connected.
+# The reset_config in target/at91sam9263.cfg is overridden here.
+# (or S1 must be populated with a 0 Ohm resistor)
+reset_config srst_only
+
+scan_chain
+$_TARGETNAME configure -event gdb-attach { reset init }
+$_TARGETNAME configure -event reset-init { at91sam9263ek_reset_init }
+$_TARGETNAME configure -event reset-start { at91sam9_reset_start }
+
+proc at91sam9263ek_reset_init { } {
+
+	set config(master_pll_div)	14
+	set config(master_pll_mul)	171
+
+	set val	[expr $::AT91_WDT_WDV]			;# Counter Value
+	set val	[expr ($val | $::AT91_WDT_WDDIS)]	;# Watchdog Disable
+	set val	[expr ($val | $::AT91_WDT_WDD)]		;# Delta Value
+	set val	[expr ($val | $::AT91_WDT_WDDBGHLT)]	;# Debug Halt
+	set val	[expr ($val | $::AT91_WDT_WDIDLEHLT)]	;# Idle Halt
+
+	set config(wdt_mr_val) $val
+
+	set config(sdram_piod) 1
+	;# EBI_CSA, no pull-ups for D[15:0], CS1 SDRAM, CS3 NAND Flash
+	set config(matrix_ebicsa_addr)	$::AT91_MATRIX_EBI0CSA
+
+	set val	[expr $::AT91_MATRIX_EBI0_DBPUC]
+	set val [expr ($val | $::AT91_MATRIX_EBI0_VDDIOMSEL_3_3V)]
+	set val [expr ($val | $::AT91_MATRIX_EBI0_CS1A_SDRAMC)]
+	set config(matrix_ebicsa_val) $val
+
+	;# SDRAMC_CR - Configuration register
+	set val [expr $::AT91_SDRAMC_NC_9]
+	set val [expr ($val | $::AT91_SDRAMC_NR_13)]
+	set val [expr ($val | $::AT91_SDRAMC_NB_4)]
+	set val [expr ($val | $::AT91_SDRAMC_CAS_3)]
+	set val [expr ($val | $::AT91_SDRAMC_DBW_32)]
+	set val [expr ($val | (1 &lt;&lt;  8))]		;# Write Recovery Delay
+	set val [expr ($val | (7 &lt;&lt; 12))]		;# Row Cycle Delay
+	set val [expr ($val | (2 &lt;&lt; 16))]		;# Row Precharge Delay
+	set val [expr ($val | (2 &lt;&lt; 20))]		;# Row to Column Delay
+	set val [expr ($val | (5 &lt;&lt; 24))]		;# Active to Precharge Delay
+	set val [expr ($val | (1 &lt;&lt; 28))]		;# Exit Self Refresh to Active Delay
+
+	set config(sdram_cr_val) $val
+
+	set config(sdram_tr_val) 0x13c
+
+	set config(sdram_base) $::AT91_CHIPSELECT_1
+	at91sam9_reset_init $config
+}

commit 22437fac283e9b931eabb7c0d1cb54d78e4bfed4
Author: Jean-Christophe PLAGNIOL-VILLARD &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">plagnioj at jcrosoft.com</A>&gt;
Date:   Sat Apr 9 06:07:40 2011 +0200

    add at91sam9261-ek support
    
    Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">plagnioj at jcrosoft.com</A>&gt;
    Cc: Nicolas Ferre &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">nicolas.ferre at atmel.com</A>&gt;
    Cc: Patrice Vilchez &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">patrice.vilchez at atmel.com</A>&gt;

diff --git a/tcl/board/at91sam9261-ek.cfg b/tcl/board/at91sam9261-ek.cfg
new file mode 100644
index 0000000..3963e93
--- /dev/null
+++ b/tcl/board/at91sam9261-ek.cfg
@@ -0,0 +1,63 @@
+################################################################################
+# Atmel AT91SAM9261-EK eval board
+################################################################################
+
+source [find mem_helper.tcl]
+source [find target/at91sam9261.cfg]
+uplevel #0 [list source [find chip/atmel/at91/hardware.cfg]]
+uplevel #0 [list source [find chip/atmel/at91/at91sam9261.cfg]]
+uplevel #0 [list source [find chip/atmel/at91/at91sam9261_matrix.cfg]]
+uplevel #0 [list source [find chip/atmel/at91/at91sam9_init.cfg]]
+
+# By default S1 is open and this means that NTRST is not connected.
+# The reset_config in target/at91sam9261.cfg is overridden here.
+# (or S1 must be populated with a 0 Ohm resistor)
+reset_config srst_only
+
+scan_chain
+$_TARGETNAME configure -event gdb-attach { reset init }
+$_TARGETNAME configure -event reset-init { at91sam9261ek_reset_init }
+$_TARGETNAME configure -event reset-start { at91sam9_reset_start }
+
+proc at91sam9261ek_reset_init { } {
+
+	;# for ppla at 199 Mhz
+	set config(master_pll_div)	15
+	set config(master_pll_mul)	162
+
+	;# for ppla at 239 Mhz
+	;# set master_pll_div	1
+	;# set master_pll_mul	13
+
+	set val	[expr $::AT91_WDT_WDV]			;# Counter Value
+	set val	[expr ($val | $::AT91_WDT_WDDIS)]	;# Watchdog Disable
+	set val	[expr ($val | $::AT91_WDT_WDD)]		;# Delta Value
+	set val	[expr ($val | $::AT91_WDT_WDDBGHLT)]	;# Debug Halt
+	set val	[expr ($val | $::AT91_WDT_WDIDLEHLT)]	;# Idle Halt
+
+	set config(wdt_mr_val) $val
+
+	;# EBI_CSA, no pull-ups for D[15:0], CS1 SDRAM, CS3 NAND Flash
+	set config(matrix_ebicsa_addr)	$::AT91_MATRIX_EBICSA
+	set config(matrix_ebicsa_val) [expr ($::AT91_MATRIX_DBPUC | $::AT91_MATRIX_CS1A_SDRAMC)]
+
+	;# SDRAMC_CR - Configuration register
+	set val [expr $::AT91_SDRAMC_NC_9]
+	set val [expr ($val | $::AT91_SDRAMC_NR_13)]
+	set val [expr ($val | $::AT91_SDRAMC_NB_4)]
+	set val [expr ($val | $::AT91_SDRAMC_CAS_3)]
+	set val [expr ($val | $::AT91_SDRAMC_DBW_32)]
+	set val [expr ($val | (2 &lt;&lt;  8))]		;# Write Recovery Delay
+	set val [expr ($val | (7 &lt;&lt; 12))]		;# Row Cycle Delay
+	set val [expr ($val | (3 &lt;&lt; 16))]		;# Row Precharge Delay
+	set val [expr ($val | (2 &lt;&lt; 20))]		;# Row to Column Delay
+	set val [expr ($val | (5 &lt;&lt; 24))]		;# Active to Precharge Delay
+	set val [expr ($val | (8 &lt;&lt; 28))]		;# Exit Self Refresh to Active Delay
+
+	set config(sdram_cr_val) $val
+
+	set config(sdram_tr_val) 0x13c
+
+	set config(sdram_base) $::AT91_CHIPSELECT_1
+	at91sam9_reset_init $config
+}

commit 5d538084beaef161db21b9c7987cfbe881a29fc6
Author: Jean-Christophe PLAGNIOL-VILLARD &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">plagnioj at jcrosoft.com</A>&gt;
Date:   Sat Apr 9 06:07:39 2011 +0200

    at91: add at91sam9261 chip register definition
    
    Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">plagnioj at jcrosoft.com</A>&gt;
    Cc: Nicolas Ferre &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">nicolas.ferre at atmel.com</A>&gt;
    Cc: Patrice Vilchez &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">patrice.vilchez at atmel.com</A>&gt;

diff --git a/tcl/chip/atmel/at91/at91sam9261.cfg b/tcl/chip/atmel/at91/at91sam9261.cfg
new file mode 100644
index 0000000..61b0c0b
--- /dev/null
+++ b/tcl/chip/atmel/at91/at91sam9261.cfg
@@ -0,0 +1,90 @@
+#
+# Peripheral identifiers/interrupts.
+#
+set AT91_ID_FIQ		0	;# Advanced Interrupt Controller (FIQ)
+set AT91_ID_SYS		1	;# System Peripherals
+set AT91SAM9261_ID_PIOA	2	;# Parallel IO Controller A
+set AT91SAM9261_ID_PIOB	3	;# Parallel IO Controller B
+set AT91SAM9261_ID_PIOC	4	;# Parallel IO Controller C
+set AT91SAM9261_ID_US0	6	;# USART 0
+set AT91SAM9261_ID_US1	7	;# USART 1
+set AT91SAM9261_ID_US2	8	;# USART 2
+set AT91SAM9261_ID_MCI	9	;# Multimedia Card Interface
+set AT91SAM9261_ID_UDP	10	;# USB Device Port
+set AT91SAM9261_ID_TWI	11	;# Two-Wire Interface
+set AT91SAM9261_ID_SPI0	12	;# Serial Peripheral Interface 0
+set AT91SAM9261_ID_SPI1	13	;# Serial Peripheral Interface 1
+set AT91SAM9261_ID_SSC0	14	;# Serial Synchronous Controller 0
+set AT91SAM9261_ID_SSC1	15	;# Serial Synchronous Controller 1
+set AT91SAM9261_ID_SSC2	16	;# Serial Synchronous Controller 2
+set AT91SAM9261_ID_TC0	17	;# Timer Counter 0
+set AT91SAM9261_ID_TC1	18	;# Timer Counter 1
+set AT91SAM9261_ID_TC2	19	;# Timer Counter 2
+set AT91SAM9261_ID_UHP	20	;# USB Host port
+set AT91SAM9261_ID_LCDC	21	;# LDC Controller
+set AT91SAM9261_ID_IRQ0	29	;# Advanced Interrupt Controller (IRQ0)
+set AT91SAM9261_ID_IRQ1	30	;# Advanced Interrupt Controller (IRQ1)
+set AT91SAM9261_ID_IRQ2	31	;# Advanced Interrupt Controller (IRQ2)
+
+
+#
+# User Peripheral physical base addresses.
+#
+set AT91SAM9261_BASE_TCB0		0xfffa0000
+set AT91SAM9261_BASE_TC0		0xfffa0000
+set AT91SAM9261_BASE_TC1		0xfffa0040
+set AT91SAM9261_BASE_TC2		0xfffa0080
+set AT91SAM9261_BASE_UDP		0xfffa4000
+set AT91SAM9261_BASE_MCI		0xfffa8000
+set AT91SAM9261_BASE_TWI		0xfffac000
+set AT91SAM9261_BASE_US0		0xfffb0000
+set AT91SAM9261_BASE_US1		0xfffb4000
+set AT91SAM9261_BASE_US2		0xfffb8000
+set AT91SAM9261_BASE_SSC0		0xfffbc000
+set AT91SAM9261_BASE_SSC1		0xfffc0000
+set AT91SAM9261_BASE_SSC2		0xfffc4000
+set AT91SAM9261_BASE_SPI0		0xfffc8000
+set AT91SAM9261_BASE_SPI1		0xfffcc000
+set AT91_BASE_SYS			0xffffea00
+
+
+#
+# System Peripherals (offset from AT91_BASE_SYS)
+#
+set AT91_SDRAMC	0xffffea00
+set AT91_SMC	0xffffec00
+set AT91_MATRIX	0xffffee00
+set AT91_AIC	0xfffff000
+set AT91_DBGU	0xfffff200
+set AT91_PIOA	0xfffff400
+set AT91_PIOB	0xfffff600
+set AT91_PIOC	0xfffff800
+set AT91_PMC	0xfffffc00
+set AT91_RSTC	0xfffffd00
+set AT91_SHDWC	0xfffffd10
+set AT91_RTT	0xfffffd20
+set AT91_PIT	0xfffffd30
+set AT91_WDT	0xfffffd40
+set AT91_GPBR	0xfffffd50
+
+set AT91_USART0	$AT91SAM9261_BASE_US0
+set AT91_USART1	$AT91SAM9261_BASE_US1
+set AT91_USART2	$AT91SAM9261_BASE_US2
+
+
+#
+# Internal Memory.
+#
+set AT91SAM9261_SRAM_BASE	0x00300000	;# Internal SRAM base address
+set AT91SAM9261_SRAM_SIZE	0x00028000	;# Internal SRAM size (160Kb)
+
+set AT91SAM9261_ROM_BASE	0x00400000	;# Internal ROM base address
+set AT91SAM9261_ROM_SIZE	0x00008000	;# Internal ROM size (32Kb)
+
+set AT91SAM9261_UHP_BASE	0x00500000	;# USB Host controller
+set AT91SAM9261_LCDC_BASE	0x00600000	;# LDC controller
+
+#
+# Cpu Name
+#
+set AT91_CPU_NAME	&quot;AT91SAM9261&quot;
diff --git a/tcl/chip/atmel/at91/at91sam9261_matrix.cfg b/tcl/chip/atmel/at91/at91sam9261_matrix.cfg
new file mode 100644
index 0000000..dc8de23
--- /dev/null
+++ b/tcl/chip/atmel/at91/at91sam9261_matrix.cfg
@@ -0,0 +1,46 @@
+
+set AT91_MATRIX_MCFG	[expr ($AT91_MATRIX + 0x00)]	;# Master Configuration Register #
+set		AT91_MATRIX_RCB0	[expr (1 &lt;&lt; 0)]		;# Remap Command for AHB Master 0 (ARM926EJ-S Instruction Master)
+set		AT91_MATRIX_RCB1	[expr (1 &lt;&lt; 1)]		;# Remap Command for AHB Master 1 (ARM926EJ-S Data Master)
+
+set AT91_MATRIX_SCFG0	[expr ($AT91_MATRIX + 0x04)]	;# Slave Configuration Register 0
+set AT91_MATRIX_SCFG1	[expr ($AT91_MATRIX + 0x08)]	;# Slave Configuration Register 1
+set AT91_MATRIX_SCFG2	[expr ($AT91_MATRIX + 0x0C)]	;# Slave Configuration Register 2
+set AT91_MATRIX_SCFG3	[expr ($AT91_MATRIX + 0x10)]	;# Slave Configuration Register 3
+set AT91_MATRIX_SCFG4	[expr ($AT91_MATRIX + 0x14)]	;# Slave Configuration Register 4
+set		AT91_MATRIX_SLOT_CYCLE		[expr (0xff &lt;&lt; 0)]	;# Maximum Number of Allowed Cycles for a Burst
+set		AT91_MATRIX_DEFMSTR_TYPE	[expr (3    &lt;&lt; 16)]	;# Default Master Type
+set			AT91_MATRIX_DEFMSTR_TYPE_NONE	[expr (0 &lt;&lt; 16)]
+set			AT91_MATRIX_DEFMSTR_TYPE_LAST	[expr (1 &lt;&lt; 16)]
+set			AT91_MATRIX_DEFMSTR_TYPE_FIXED	[expr (2 &lt;&lt; 16)]
+set		AT91_MATRIX_FIXED_DEFMSTR	[expr (7    &lt;&lt; 18)]	;# Fixed Index of Default Master
+
+set AT91_MATRIX_TCR		[expr ($AT91_MATRIX + 0x24)]	;# TCM Configuration Register
+set		AT91_MATRIX_ITCM_SIZE		[expr (0xf &lt;&lt; 0)]	;# Size of ITCM enabled memory block
+set			AT91_MATRIX_ITCM_0		[expr (0 &lt;&lt; 0)]
+set			AT91_MATRIX_ITCM_16		[expr (5 &lt;&lt; 0)]
+set			AT91_MATRIX_ITCM_32		[expr (6 &lt;&lt; 0)]
+set			AT91_MATRIX_ITCM_64		[expr (7 &lt;&lt; 0)]
+set		AT91_MATRIX_DTCM_SIZE		[expr (0xf &lt;&lt; 4)]	;# Size of DTCM enabled memory block
+set			AT91_MATRIX_DTCM_0		[expr (0 &lt;&lt; 4)]
+set			AT91_MATRIX_DTCM_16		[expr (5 &lt;&lt; 4)]
+set			AT91_MATRIX_DTCM_32		[expr (6 &lt;&lt; 4)]
+set			AT91_MATRIX_DTCM_64		[expr (7 &lt;&lt; 4)]
+
+set AT91_MATRIX_EBICSA	[expr ($AT91_MATRIX + 0x30)]	;# EBI Chip Select Assignment Register
+set		AT91_MATRIX_CS1A		[expr (1 &lt;&lt; 1)]	;# Chip Select 1 Assignment
+set			AT91_MATRIX_CS1A_SMC		[expr (0 &lt;&lt; 1)]
+set			AT91_MATRIX_CS1A_SDRAMC		[expr (1 &lt;&lt; 1)]
+set		AT91_MATRIX_CS3A		[expr (1 &lt;&lt; 3)]	;# Chip Select 3 Assignment
+set			AT91_MATRIX_CS3A_SMC		[expr (0 &lt;&lt; 3)]
+set			AT91_MATRIX_CS3A_SMC_SMARTMEDIA	[expr (1 &lt;&lt; 3)]
+set		AT91_MATRIX_CS4A		[expr (1 &lt;&lt; 4)]	;# Chip Select 4 Assignment
+set			AT91_MATRIX_CS4A_SMC		[expr (0 &lt;&lt; 4)]
+set			AT91_MATRIX_CS4A_SMC_CF1	[expr (1 &lt;&lt; 4)]
+set		AT91_MATRIX_CS5A		[expr (1 &lt;&lt; 5)]	;# Chip Select 5 Assignment
+set			AT91_MATRIX_CS5A_SMC		[expr (0 &lt;&lt; 5)]
+set			AT91_MATRIX_CS5A_SMC_CF2	[expr (1 &lt;&lt; 5)]
+set		AT91_MATRIX_DBPUC		[expr (1 &lt;&lt; 8)]	;# Data Bus Pull-up Configuration
+
+set AT91_MATRIX_USBPUCR	[expr ($AT91_MATRIX + 0x34)]	;# USB Pad Pull-Up Control Register
+set		AT91_MATRIX_USBPUCR_PUON	[expr (1 &lt;&lt; 30)]	;# USB Device PAD Pull-up Enable

-----------------------------------------------------------------------

Summary of changes:
 tcl/board/at91sam9261-ek.cfg               |   63 +++++++++++++++++++
 tcl/board/at91sam9263-ek.cfg               |   63 +++++++++++++++++++
 tcl/chip/atmel/at91/at91sam9261.cfg        |   90 ++++++++++++++++++++++++++++
 tcl/chip/atmel/at91/at91sam9261_matrix.cfg |   46 ++++++++++++++
 4 files changed, 262 insertions(+), 0 deletions(-)
 create mode 100644 tcl/board/at91sam9261-ek.cfg
 create mode 100644 tcl/board/at91sam9263-ek.cfg
 create mode 100644 tcl/chip/atmel/at91/at91sam9261.cfg
 create mode 100644 tcl/chip/atmel/at91/at91sam9261_matrix.cfg


hooks/post-receive
-- 
Main OpenOCD repository

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="002570.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-839-g13cf987
</A></li>
	<LI>Next message: <A HREF="002572.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-843-gba71e8c
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2571">[ date ]</a>
              <a href="thread.html#2571">[ thread ]</a>
              <a href="subject.html#2571">[ subject ]</a>
              <a href="author.html#2571">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
