Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Sep  9 22:02:40 2022
| Host         : LAPTOP-61L0HCPI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    85 |
|    Minimum number of control sets                        |    85 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   156 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    85 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    15 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |    53 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             144 |           60 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             106 |           36 |
| Yes          | No                    | No                     |             526 |          151 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1220 |          381 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                           Enable Signal                                                                           |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                       | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                              |                1 |              4 |         4.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]_inv_0                     |                2 |              4 |         2.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_1_i/PS/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_2          | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              4 |         2.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                    | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                           |                1 |              4 |         4.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/SEN                                                                                                                     | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][5]_i_1_n_0                                                                               |                2 |              5 |         2.50 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/SEN                                                                                                                     | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][5]_i_1_n_0                                                                               |                2 |              5 |         2.50 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/SEN                                                                                                                     | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                               |                2 |              5 |         2.50 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/SEN                                                                                                                     | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][5]_i_1_n_0                                                                               |                2 |              5 |         2.50 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/SEN                                                                                                                     | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][5]_i_1_n_0                                                                               |                2 |              5 |         2.50 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/SEN                                                                                                                     | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][5]_i_1_n_0                                                                               |                2 |              5 |         2.50 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/SEN                                                                                                                     | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][5]_i_1_n_0                                                                               |                2 |              5 |         2.50 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                               |                1 |              6 |         6.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                  | design_1_i/PS/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                          | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                 |                1 |              7 |         7.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                              | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                2 |              9 |         4.50 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                     |                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1_n_0 |                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                          |                5 |             11 |         2.20 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                           | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                          |                2 |             13 |         6.50 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                5 |             16 |         3.20 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                            | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_2          |                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                      | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                |                                                                                                                                                          |                4 |             18 |         4.50 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_2          |                                                                                                                                                          |                8 |             20 |         2.50 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                          |                9 |             23 |         2.56 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_1_i/counter26_0_leds/inst/counter_1sec[25]_i_1_n_0                                                                                                |               11 |             26 |         2.36 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                   |                                                                                                                                                          |                6 |             26 |         4.33 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                6 |             29 |         4.83 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                          |                7 |             31 |         4.43 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                          |                6 |             31 |         5.17 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                            | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                6 |             31 |         5.17 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                          |                6 |             31 |         5.17 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                          |                8 |             31 |         3.88 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               11 |             32 |         2.91 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                   | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                      | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                6 |             32 |         5.33 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_9[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               15 |             32 |         2.13 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               14 |             32 |         2.29 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                   | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               10 |             32 |         3.20 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               12 |             32 |         2.67 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               10 |             32 |         3.20 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               15 |             32 |         2.13 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               10 |             32 |         3.20 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_6[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                5 |             32 |         6.40 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               17 |             32 |         1.88 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                   | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               12 |             32 |         2.67 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               15 |             32 |         2.13 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                   | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               10 |             32 |         3.20 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               10 |             32 |         3.20 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_5[0]                                                                 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                6 |             32 |         5.33 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                       | design_1_i/clk_8M_66M/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |               11 |             33 |         3.00 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                          |                9 |             33 |         3.67 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                          |                7 |             46 |         6.57 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/PS/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                          |                9 |             46 |         5.11 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   |                                                                                                                                                          |               61 |            145 |         2.38 |
|  design_1_i/PS/processing_system7_0/inst/FCLK_CLK0 | design_1_i/clk_8M_66M/inst/CLK_CORE_DRP_I/SEN                                                                                                                     |                                                                                                                                                          |               61 |            153 |         2.51 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


