##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_5
		4.2::Critical Path Report for Clock_6
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for UART_1_IntClock
		4.5::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.4::Critical Path Report for (Clock_5:R vs. Clock_5:R)
		5.5::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.7::Critical Path Report for (Clock_6:R vs. Clock_6:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_theACLK                  | N/A                   | Target: 0.63 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 0.63 MHz    | 
<<<<<<< HEAD
Clock: Clock_2                      | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_2(fixed-function)      | N/A                   | Target: 0.00 MHz    | 
Clock: Clock_5                      | Frequency: 40.07 MHz  | Target: 12.00 MHz   | 
Clock: Clock_6                      | Frequency: 85.41 MHz  | Target: 0.02 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 47.07 MHz  | Target: 24.00 MHz   | 
=======
Clock: Clock_2                      | N/A                   | Target: 0.01 MHz    | 
Clock: Clock_2(fixed-function)      | N/A                   | Target: 0.01 MHz    | 
Clock: Clock_5                      | Frequency: 33.94 MHz  | Target: 12.00 MHz   | 
Clock: Clock_6                      | Frequency: 72.50 MHz  | Target: 0.02 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 41.32 MHz  | Target: 24.00 MHz   | 
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
Clock: CyILO                        | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz   | 
<<<<<<< HEAD
Clock: UART_1_IntClock              | Frequency: 41.69 MHz  | Target: 0.46 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                  | Frequency: 47.07 MHz  | Target: 1.00 MHz    | 
=======
Clock: UART_1_IntClock              | Frequency: 44.81 MHz  | Target: 0.46 MHz    | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                  | Frequency: 41.32 MHz  | Target: 1.00 MHz    | 
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
Clock: timer_clock(fixed-function)  | N/A                   | Target: 1.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
<<<<<<< HEAD
Clock_5          Clock_5          83333.3          58379       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_6          Clock_6          5e+007           49988292    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        41666.7          29589       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_1_IntClock  41666.7          21913       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        timer_clock      41666.7          20423       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  2.16667e+006     2142681     N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock      timer_clock      1e+006           981244      N/A              N/A         N/A              N/A         N/A              N/A         
=======
Clock_5          Clock_5          83333.3          53870       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_6          Clock_6          5e+007           49986206    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        41666.7          31049       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_1_IntClock  41666.7          21479       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        timer_clock      41666.7          17464       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  2.16667e+006     2144350     N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock      timer_clock      1e+006           981900      N/A              N/A         N/A              N/A         N/A              N/A         
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                   Setup to Clk  Clock Name:Phase  
--------------------------  ------------  ----------------  
<<<<<<< HEAD
Echo_1(0)_PAD               25800         timer_clock:R     
Echo_2(0)_PAD               25272         timer_clock:R     
Echo_3(0)_PAD               25494         timer_clock:R     
Echo_4(0)_PAD               28458         timer_clock:R     
Echo_5(0)_PAD               29564         timer_clock:R     
Echo_6(0)_PAD               23997         timer_clock:R     
Echo_7(0)_PAD               27463         timer_clock:R     
Motor_Left_Phase_A(0)_PAD   16869         Clock_5:R         
Motor_Left_Phase_B(0)_PAD   16915         Clock_5:R         
Motor_Right_Phase_A(0)_PAD  15067         Clock_5:R         
Motor_Right_Phase_B(0)_PAD  15688         Clock_5:R         
Trigger_1(0)_PAD            28224         timer_clock:R     
Trigger_2(0)_PAD            34034         timer_clock:R     
Trigger_3(0)_PAD            30047         timer_clock:R     
Trigger_4(0)_PAD            28269         timer_clock:R     
Trigger_5(0)_PAD            30253         timer_clock:R     
Trigger_6(0)_PAD            28956         timer_clock:R     
Trigger_7(0)_PAD            31274         timer_clock:R     
=======
Echo_1(0)_PAD               25149         timer_clock:R     
Echo_2(0)_PAD               25541         timer_clock:R     
Echo_3(0)_PAD               26889         timer_clock:R     
Echo_4(0)_PAD               24049         timer_clock:R     
Echo_5(0)_PAD               33339         timer_clock:R     
Echo_6(0)_PAD               25095         timer_clock:R     
Motor_Left_Phase_A(0)_PAD   15466         Clock_5:R         
Motor_Left_Phase_B(0)_PAD   17365         Clock_5:R         
Motor_Right_Phase_A(0)_PAD  17979         Clock_5:R         
Motor_Right_Phase_B(0)_PAD  16950         Clock_5:R         
Trigger_1(0)_PAD            28712         timer_clock:R     
Trigger_2(0)_PAD            36152         timer_clock:R     
Trigger_3(0)_PAD            29784         timer_clock:R     
Trigger_4(0)_PAD            29958         timer_clock:R     
Trigger_5(0)_PAD            30775         timer_clock:R     
Trigger_6(0)_PAD            30289         timer_clock:R     
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df


                       3.2::Clock to Out
                       -----------------

Port Name                    Clock to Out  Clock Name:Phase               
---------------------------  ------------  -----------------------------  
<<<<<<< HEAD
Gripper_Servo(0)_PAD         27248         timer_clock(fixed-function):R  
LED_Blue(0)_PAD              34928         CyBUS_CLK:R                    
LED_Green(0)_PAD             33257         CyBUS_CLK:R                    
LED_Red(0)_PAD               34320         CyBUS_CLK:R                    
Motor_Left_Backward(0)_PAD   34305         Clock_6:R                      
Motor_Left_Backward(0)_PAD   33696         CyBUS_CLK:R                    
Motor_Left_Forward(0)_PAD    36196         Clock_6:R                      
Motor_Left_Forward(0)_PAD    36178         CyBUS_CLK:R                    
Motor_Right_Backward(0)_PAD  32530         CyBUS_CLK:R                    
Motor_Right_Backward(0)_PAD  31717         Clock_6:R                      
Motor_Right_Forward(0)_PAD   31676         CyBUS_CLK:R                    
Motor_Right_Forward(0)_PAD   30864         Clock_6:R                      
RGB_Blue(0)_PAD              33560         CyBUS_CLK:R                    
RGB_Green(0)_PAD             33424         CyBUS_CLK:R                    
RGB_Red(0)_PAD               33776         CyBUS_CLK:R                    
Rack_Servo(0)_PAD            25856         timer_clock(fixed-function):R  
Tx_1(0)_PAD                  34468         UART_1_IntClock:R              
=======
Gripper_Servo(0)_PAD         26428         timer_clock(fixed-function):R  
LED_Blue(0)_PAD              33359         CyBUS_CLK:R                    
LED_Green(0)_PAD             33057         CyBUS_CLK:R                    
LED_Red(0)_PAD               33352         CyBUS_CLK:R                    
Motor_Left_Backward(0)_PAD   30535         Clock_6:R                      
Motor_Left_Backward(0)_PAD   30061         CyBUS_CLK:R                    
Motor_Left_Forward(0)_PAD    30871         Clock_6:R                      
Motor_Left_Forward(0)_PAD    30397         CyBUS_CLK:R                    
Motor_Right_Backward(0)_PAD  30326         CyBUS_CLK:R                    
Motor_Right_Backward(0)_PAD  29533         Clock_6:R                      
Motor_Right_Forward(0)_PAD   30597         CyBUS_CLK:R                    
Motor_Right_Forward(0)_PAD   29804         Clock_6:R                      
RGB_Blue(0)_PAD              38645         CyBUS_CLK:R                    
RGB_Green(0)_PAD             35051         CyBUS_CLK:R                    
RGB_Red(0)_PAD               36524         CyBUS_CLK:R                    
Rack_Servo(0)_PAD            26979         timer_clock(fixed-function):R  
Tx_1(0)_PAD                  32731         UART_1_IntClock:R              
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_5
*************************************
Clock: Clock_5
<<<<<<< HEAD
Frequency: 40.07 MHz | Target: 12.00 MHz
=======
Frequency: 33.94 MHz | Target: 12.00 MHz
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
<<<<<<< HEAD
Path slack     : 58379p
=======
Path slack     : 53870p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       20724
-------------------------------------   ----- 
End-of-path arrival time (ps)           20724
=======
+ Data path delay                       25234
-------------------------------------   ----- 
End-of-path arrival time (ps)           25234
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1260\/q                                    macrocell89     1250   1250  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/main_0                macrocell20     7169   8419  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell20     3350  11769  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3824  15594  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  20724  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  20724  58379  RISE       1
=======
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell6    670    670  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell7      0    670  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell7   2720   3390  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/main_2                macrocell20     6567   9957  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell20     3350  13307  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   6797  20104  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  25234  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  25234  53870  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_6
*************************************
Clock: Clock_6
<<<<<<< HEAD
Frequency: 85.41 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Driver:PWMUDB:runmode_enable\/q
Path End       : \Motor_Left_Driver:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_Left_Driver:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49988292p
=======
Frequency: 72.50 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49986206p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       11208
-------------------------------------   ----- 
End-of-path arrival time (ps)           11208
=======
+ Data path delay                       13294
-------------------------------------   ----- 
End-of-path arrival time (ps)           13294
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:runmode_enable\/clock_0          macrocell107        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:runmode_enable\/q         macrocell107   1250   1250  49988292  RISE       1
\Motor_Left_Driver:PWMUDB:status_2\/main_0          macrocell34    4288   5538  49988292  RISE       1
\Motor_Left_Driver:PWMUDB:status_2\/q               macrocell34    3350   8888  49988292  RISE       1
\Motor_Left_Driver:PWMUDB:genblk8:stsreg\/status_2  statusicell8   2320  11208  49988292  RISE       1
=======
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell11   2290   2290  49986206  RISE       1
\Motor_Right_Driver:PWMUDB:status_2\/main_1          macrocell35      4049   6339  49986206  RISE       1
\Motor_Right_Driver:PWMUDB:status_2\/q               macrocell35      3350   9689  49986206  RISE       1
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_2  statusicell9     3605  13294  49986206  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Driver:PWMUDB:genblk8:stsreg\/clock            statusicell8        0      0  RISE       1
=======
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock           statusicell9        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
<<<<<<< HEAD
Frequency: 47.07 MHz | Target: 24.00 MHz
=======
Frequency: 41.32 MHz | Target: 24.00 MHz
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
<<<<<<< HEAD
Path slack     : 20423p
=======
Path slack     : 17464p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -4230
---------------------------------------------------   ----- 
End-of-path required time (ps)                        37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       17014
-------------------------------------   ----- 
End-of-path arrival time (ps)           17014
=======
+ Data path delay                       19973
-------------------------------------   ----- 
End-of-path arrival time (ps)           19973
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3    2050   2050  20423  RISE       1
Net_124/main_6                                    macrocell12     3588   5638  20423  RISE       1
Net_124/q                                         macrocell12     3350   8988  20423  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2      datapathcell4   2896  11884  20423  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb         datapathcell4   5130  17014  20423  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci             datapathcell5      0  17014  20423  RISE       1
=======
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3    2050   2050  17464  RISE       1
Net_124/main_5                                    macrocell12     5435   7485  17464  RISE       1
Net_124/q                                         macrocell12     3350  10835  17464  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2      datapathcell4   4007  14843  17464  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb         datapathcell4   5130  19973  17464  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci             datapathcell5      0  19973  17464  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
<<<<<<< HEAD
Frequency: 41.69 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2142681p
=======
Frequency: 44.81 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144350p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       23486
-------------------------------------   ----- 
End-of-path arrival time (ps)           23486
=======
+ Data path delay                       16126
-------------------------------------   ----- 
End-of-path arrival time (ps)           16126
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2142681  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell4      9677  13257  2142681  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell4      3350  16607  2142681  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    6879  23486  2142681  RISE       1
=======
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q                      macrocell56     1250   1250  2144350  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell3      8620   9870  2144350  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350  13220  2144350  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2906  16126  2144350  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
<<<<<<< HEAD
Frequency: 47.07 MHz | Target: 1.00 MHz
=======
Frequency: 41.32 MHz | Target: 1.00 MHz
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
<<<<<<< HEAD
Path slack     : 20423p
=======
Path slack     : 17464p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -4230
---------------------------------------------------   ----- 
End-of-path required time (ps)                        37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       17014
-------------------------------------   ----- 
End-of-path arrival time (ps)           17014
=======
+ Data path delay                       19973
-------------------------------------   ----- 
End-of-path arrival time (ps)           19973
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3    2050   2050  20423  RISE       1
Net_124/main_6                                    macrocell12     3588   5638  20423  RISE       1
Net_124/q                                         macrocell12     3350   8988  20423  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2      datapathcell4   2896  11884  20423  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb         datapathcell4   5130  17014  20423  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci             datapathcell5      0  17014  20423  RISE       1
=======
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3    2050   2050  17464  RISE       1
Net_124/main_5                                    macrocell12     5435   7485  17464  RISE       1
Net_124/q                                         macrocell12     3350  10835  17464  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2      datapathcell4   4007  14843  17464  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb         datapathcell4   5130  19973  17464  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci             datapathcell5      0  19973  17464  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \control_photodiode:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_0/clock_0
<<<<<<< HEAD
Path slack     : 29589p
=======
Path slack     : 31049p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
=======
+ Data path delay                       7108
-------------------------------------   ---- 
End-of-path arrival time (ps)           7108
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\control_photodiode:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\control_photodiode:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  29589  RISE       1
AMuxHw_1_Decoder_old_id_0/main_0              macrocell69    6518   8568  29589  RISE       1
=======
\control_photodiode:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  31049  RISE       1
AMuxHw_1_Decoder_old_id_0/main_0              macrocell69    5058   7108  31049  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                           macrocell69         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
*************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
<<<<<<< HEAD
Path slack     : 20423p
=======
Path slack     : 17464p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -4230
---------------------------------------------------   ----- 
End-of-path required time (ps)                        37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       17014
-------------------------------------   ----- 
End-of-path arrival time (ps)           17014
=======
+ Data path delay                       19973
-------------------------------------   ----- 
End-of-path arrival time (ps)           19973
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3    2050   2050  20423  RISE       1
Net_124/main_6                                    macrocell12     3588   5638  20423  RISE       1
Net_124/q                                         macrocell12     3350   8988  20423  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2      datapathcell4   2896  11884  20423  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb         datapathcell4   5130  17014  20423  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci             datapathcell5      0  17014  20423  RISE       1
=======
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3    2050   2050  17464  RISE       1
Net_124/main_5                                    macrocell12     5435   7485  17464  RISE       1
Net_124/q                                         macrocell12     3350  10835  17464  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2      datapathcell4   4007  14843  17464  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb         datapathcell4   5130  19973  17464  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci             datapathcell5      0  19973  17464  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
<<<<<<< HEAD
Path slack     : 21913p
=======
Path slack     : 21479p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       16284
-------------------------------------   ----- 
End-of-path arrival time (ps)           16284
=======
+ Data path delay                       16718
-------------------------------------   ----- 
End-of-path arrival time (ps)           16718
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
Rx_1(0)/fb                                iocell2         2009   2009  21913  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell7      7321   9330  21913  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  12680  21913  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3604  16284  21913  RISE       1
=======
Rx_1(0)/fb                                iocell2         2009   2009  21479  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell7      6991   9000  21479  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  12350  21479  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   4368  16718  21479  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (Clock_5:R vs. Clock_5:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
<<<<<<< HEAD
Path slack     : 58379p
=======
Path slack     : 53870p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       20724
-------------------------------------   ----- 
End-of-path arrival time (ps)           20724
=======
+ Data path delay                       25234
-------------------------------------   ----- 
End-of-path arrival time (ps)           25234
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1260\/q                                    macrocell89     1250   1250  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/main_0                macrocell20     7169   8419  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell20     3350  11769  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3824  15594  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  20724  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  20724  58379  RISE       1
=======
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell6    670    670  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell7      0    670  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell7   2720   3390  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/main_2                macrocell20     6567   9957  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell20     3350  13307  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   6797  20104  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  25234  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  25234  53870  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1


5.5::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 981244p
=======
Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 981900p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       15246
-------------------------------------   ----- 
End-of-path arrival time (ps)           15246
=======
+ Data path delay                       13870
-------------------------------------   ----- 
End-of-path arrival time (ps)           13870
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:timer_enable\/q           macrocell77   1250   1250  981244  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_1    macrocell10   6328   7578  981244  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q         macrocell10   3350  10928  981244  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_2  macrocell75   4318  15246  981244  RISE       1
=======
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  981900  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  981900  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  981900  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   5240   8740  981900  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  13870  981900  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  13870  981900  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1


5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2142681p
=======
Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144350p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       23486
-------------------------------------   ----- 
End-of-path arrival time (ps)           23486
=======
+ Data path delay                       16126
-------------------------------------   ----- 
End-of-path arrival time (ps)           16126
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2142681  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell4      9677  13257  2142681  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell4      3350  16607  2142681  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    6879  23486  2142681  RISE       1
=======
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q                      macrocell56     1250   1250  2144350  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell3      8620   9870  2144350  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350  13220  2144350  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2906  16126  2144350  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1


5.7::Critical Path Report for (Clock_6:R vs. Clock_6:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Driver:PWMUDB:runmode_enable\/q
Path End       : \Motor_Left_Driver:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_Left_Driver:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49988292p
=======
Path Begin     : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49986206p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       11208
-------------------------------------   ----- 
End-of-path arrival time (ps)           11208
=======
+ Data path delay                       13294
-------------------------------------   ----- 
End-of-path arrival time (ps)           13294
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:runmode_enable\/clock_0          macrocell107        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:runmode_enable\/q         macrocell107   1250   1250  49988292  RISE       1
\Motor_Left_Driver:PWMUDB:status_2\/main_0          macrocell34    4288   5538  49988292  RISE       1
\Motor_Left_Driver:PWMUDB:status_2\/q               macrocell34    3350   8888  49988292  RISE       1
\Motor_Left_Driver:PWMUDB:genblk8:stsreg\/status_2  statusicell8   2320  11208  49988292  RISE       1
=======
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell11   2290   2290  49986206  RISE       1
\Motor_Right_Driver:PWMUDB:status_2\/main_1          macrocell35      4049   6339  49986206  RISE       1
\Motor_Right_Driver:PWMUDB:status_2\/q               macrocell35      3350   9689  49986206  RISE       1
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_2  statusicell9     3605  13294  49986206  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Driver:PWMUDB:genblk8:stsreg\/clock            statusicell8        0      0  RISE       1
=======
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock           statusicell9        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
<<<<<<< HEAD
Path slack     : 20423p
=======
Path slack     : 17464p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -4230
---------------------------------------------------   ----- 
End-of-path required time (ps)                        37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       17014
-------------------------------------   ----- 
End-of-path arrival time (ps)           17014
=======
+ Data path delay                       19973
-------------------------------------   ----- 
End-of-path arrival time (ps)           19973
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3    2050   2050  20423  RISE       1
Net_124/main_6                                    macrocell12     3588   5638  20423  RISE       1
Net_124/q                                         macrocell12     3350   8988  20423  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2      datapathcell4   2896  11884  20423  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb         datapathcell4   5130  17014  20423  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci             datapathcell5      0  17014  20423  RISE       1
=======
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3    2050   2050  17464  RISE       1
Net_124/main_5                                    macrocell12     5435   7485  17464  RISE       1
Net_124/q                                         macrocell12     3350  10835  17464  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2      datapathcell4   4007  14843  17464  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb         datapathcell4   5130  19973  17464  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci             datapathcell5      0  19973  17464  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21913p
=======
Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 20764p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -6060
---------------------------------------------------   ----- 
End-of-path required time (ps)                        35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       16284
-------------------------------------   ----- 
End-of-path arrival time (ps)           16284
=======
+ Data path delay                       14843
-------------------------------------   ----- 
End-of-path arrival time (ps)           14843
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell2         2009   2009  21913  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell7      7321   9330  21913  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  12680  21913  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3604  16284  21913  RISE       1
=======
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3    2050   2050  17464  RISE       1
Net_124/main_5                                    macrocell12     5435   7485  17464  RISE       1
Net_124/q                                         macrocell12     3350  10835  17464  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2      datapathcell4   4007  14843  20764  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
<<<<<<< HEAD
Path slack     : 23547p
=======
Path slack     : 21170p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -6060
---------------------------------------------------   ----- 
End-of-path required time (ps)                        35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12059
-------------------------------------   ----- 
End-of-path arrival time (ps)           12059
=======
+ Data path delay                       14437
-------------------------------------   ----- 
End-of-path arrival time (ps)           14437
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3    2050   2050  20423  RISE       1
Net_124/main_6                                    macrocell12     3588   5638  20423  RISE       1
Net_124/q                                         macrocell12     3350   8988  20423  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_2      datapathcell5   3072  12059  23547  RISE       1
=======
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3    2050   2050  17464  RISE       1
Net_124/main_5                                    macrocell12     5435   7485  17464  RISE       1
Net_124/q                                         macrocell12     3350  10835  17464  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_2      datapathcell5   3602  14437  21170  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 23723p
=======
Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21479p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       11884
-------------------------------------   ----- 
End-of-path arrival time (ps)           11884
=======
+ Data path delay                       16718
-------------------------------------   ----- 
End-of-path arrival time (ps)           16718
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3    2050   2050  20423  RISE       1
Net_124/main_6                                    macrocell12     3588   5638  20423  RISE       1
Net_124/q                                         macrocell12     3350   8988  20423  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2      datapathcell4   2896  11884  23723  RISE       1
=======
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell2         2009   2009  21479  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell7      6991   9000  21479  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell7      3350  12350  21479  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   4368  16718  21479  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1
=======
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
<<<<<<< HEAD
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 24437p
=======
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 22650p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       13719
-------------------------------------   ----- 
End-of-path arrival time (ps)           13719
=======
+ Data path delay                       15506
-------------------------------------   ----- 
End-of-path arrival time (ps)           15506
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  20423  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_8          macrocell10    4001   6051  24437  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q               macrocell10    3350   9401  24437  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_2        macrocell75    4318  13719  24437  RISE       1
=======
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  17464  RISE       1
Net_124/main_5                                    macrocell12    5435   7485  17464  RISE       1
Net_124/q                                         macrocell12    3350  10835  17464  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_4        macrocell74    4671  15506  22650  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
<<<<<<< HEAD
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24437p
=======
Path End       : \Timer_1:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 22650p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       13719
-------------------------------------   ----- 
End-of-path arrival time (ps)           13719
=======
+ Data path delay                       15506
-------------------------------------   ----- 
End-of-path arrival time (ps)           15506
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  20423  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_8          macrocell10    4001   6051  24437  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q               macrocell10    3350   9401  24437  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_2           macrocell76    4318  13719  24437  RISE       1
=======
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  17464  RISE       1
Net_124/main_5                                    macrocell12    5435   7485  17464  RISE       1
Net_124/q                                         macrocell12    3350  10835  17464  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_1            macrocell77    4671  15506  22650  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
<<<<<<< HEAD
Path End       : \Timer_1:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 24603p
=======
Path End       : \Timer_1:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 22650p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       13554
-------------------------------------   ----- 
End-of-path arrival time (ps)           13554
=======
+ Data path delay                       15506
-------------------------------------   ----- 
End-of-path arrival time (ps)           15506
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  20423  RISE       1
Net_124/main_6                                    macrocell12    3588   5638  20423  RISE       1
Net_124/q                                         macrocell12    3350   8988  20423  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_1            macrocell77    4566  13554  24603  RISE       1
=======
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  17464  RISE       1
Net_124/main_5                                    macrocell12    5435   7485  17464  RISE       1
Net_124/q                                         macrocell12    3350  10835  17464  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_3            macrocell78    4671  15506  22650  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
<<<<<<< HEAD
Path End       : \Timer_1:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 24603p
=======
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 22671p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       13554
-------------------------------------   ----- 
End-of-path arrival time (ps)           13554
=======
+ Data path delay                       15486
-------------------------------------   ----- 
End-of-path arrival time (ps)           15486
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  20423  RISE       1
Net_124/main_6                                    macrocell12    3588   5638  20423  RISE       1
Net_124/q                                         macrocell12    3350   8988  20423  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_3            macrocell78    4566  13554  24603  RISE       1
=======
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  17464  RISE       1
Net_124/main_5                                    macrocell12    5435   7485  17464  RISE       1
Net_124/q                                         macrocell12    3350  10835  17464  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_4        macrocell75    4651  15486  22671  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Timer_1:TimerUDB:trig_disable\/clock_0                    macrocell78         0      0  RISE       1
=======
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
<<<<<<< HEAD
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 25173p
=======
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 22671p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12984
-------------------------------------   ----- 
End-of-path arrival time (ps)           12984
=======
+ Data path delay                       15486
-------------------------------------   ----- 
End-of-path arrival time (ps)           15486
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  20423  RISE       1
Net_124/main_6                                    macrocell12    3588   5638  20423  RISE       1
Net_124/q                                         macrocell12    3350   8988  20423  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_4        macrocell75    3996  12984  25173  RISE       1
=======
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  17464  RISE       1
Net_124/main_5                                    macrocell12    5435   7485  17464  RISE       1
Net_124/q                                         macrocell12    3350  10835  17464  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_4           macrocell76    4651  15486  22671  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1
=======
\Timer_1:TimerUDB:capt_int_temp\/clock_0                   macrocell76         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 25173p
=======
Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 24108p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12984
-------------------------------------   ----- 
End-of-path arrival time (ps)           12984
=======
+ Data path delay                       14428
-------------------------------------   ----- 
End-of-path arrival time (ps)           14428
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  20423  RISE       1
Net_124/main_6                                    macrocell12    3588   5638  20423  RISE       1
Net_124/q                                         macrocell12    3350   8988  20423  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_4           macrocell76    3996  12984  25173  RISE       1
=======
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0  controlcell3    2050   2050  17692  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_10         macrocell10     5201   7251  24108  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q               macrocell10     3350  10601  24108  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/f0_load        datapathcell5   3827  14428  24108  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Timer_1:TimerUDB:capt_int_temp\/clock_0                   macrocell76         0      0  RISE       1
=======
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 25532p
=======
Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 24372p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12625
-------------------------------------   ----- 
End-of-path arrival time (ps)           12625
=======
+ Data path delay                       14164
-------------------------------------   ----- 
End-of-path arrival time (ps)           14164
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  20423  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_8          macrocell10    4001   6051  24437  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q               macrocell10    3350   9401  24437  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_2        macrocell74    3224  12625  25532  RISE       1
=======
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0  controlcell3    2050   2050  17692  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_10         macrocell10     5201   7251  24108  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q               macrocell10     3350  10601  24108  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/f0_load        datapathcell4   3563  14164  24372  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1
=======
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 25740p
=======
Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 24631p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12797
-------------------------------------   ----- 
End-of-path arrival time (ps)           12797
=======
+ Data path delay                       13525
-------------------------------------   ----- 
End-of-path arrival time (ps)           13525
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3    2050   2050  20423  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_8          macrocell10     4001   6051  24437  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q               macrocell10     3350   9401  24437  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/f0_load        datapathcell4   3396  12797  25740  RISE       1
=======
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  17692  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_10         macrocell10    5201   7251  24108  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q               macrocell10    3350  10601  24108  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_2        macrocell74    2924  13525  24631  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 25745p
=======
Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 24635p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3130
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12792
-------------------------------------   ----- 
End-of-path arrival time (ps)           12792
=======
+ Data path delay                       13522
-------------------------------------   ----- 
End-of-path arrival time (ps)           13522
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3    2050   2050  20423  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_8          macrocell10     4001   6051  24437  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q               macrocell10     3350   9401  24437  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/f0_load        datapathcell5   3391  12792  25745  RISE       1
=======
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  17692  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_10         macrocell10    5201   7251  24108  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q               macrocell10    3350  10601  24108  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_2        macrocell75    2920  13522  24635  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0
<<<<<<< HEAD
Path End       : \Timer_1:TimerUDB:timer_enable\/main_6
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 25919p
=======
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24635p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12238
-------------------------------------   ----- 
End-of-path arrival time (ps)           12238
=======
+ Data path delay                       13522
-------------------------------------   ----- 
End-of-path arrival time (ps)           13522
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  20771  RISE       1
\Timer_1:TimerUDB:timer_enable_split\/main_10     macrocell84    3931   5981  25919  RISE       1
\Timer_1:TimerUDB:timer_enable_split\/q           macrocell84    3350   9331  25919  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_6            macrocell77    2906  12238  25919  RISE       1
=======
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  17692  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_10         macrocell10    5201   7251  24108  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q               macrocell10    3350  10601  24108  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_2           macrocell76    2920  13522  24635  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 26261p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11896
-------------------------------------   ----- 
End-of-path arrival time (ps)           11896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  20423  RISE       1
Net_124/main_6                                    macrocell12    3588   5638  20423  RISE       1
Net_124/q                                         macrocell12    3350   8988  20423  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_4        macrocell74    2908  11896  26261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 28827p
=======
Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 25606p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9330
-------------------------------------   ---- 
End-of-path arrival time (ps)           9330
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12551
-------------------------------------   ----- 
End-of-path arrival time (ps)           12551
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell2       2009   2009  21913  RISE       1
\UART_1:BUART:pollcount_1\/main_0  macrocell65   7321   9330  28827  RISE       1
=======
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  18702  RISE       1
\Timer_1:TimerUDB:timer_enable_split\/main_10     macrocell84    4247   6297  25606  RISE       1
\Timer_1:TimerUDB:timer_enable_split\/q           macrocell84    3350   9647  25606  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_3            macrocell77    2904  12551  25606  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 28827p
=======
Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26247p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9330
-------------------------------------   ---- 
End-of-path arrival time (ps)           9330
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15419
-------------------------------------   ----- 
End-of-path arrival time (ps)           15419
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell2       2009   2009  21913  RISE       1
\UART_1:BUART:pollcount_0\/main_0  macrocell66   7321   9330  28827  RISE       1
=======
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  17464  RISE       1
Net_124/main_5                                    macrocell12    5435   7485  17464  RISE       1
Net_124/q                                         macrocell12    3350  10835  17464  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/reset            statusicell3   4584  15419  26247  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1



<<<<<<< HEAD
++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 29293p
=======
++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:run_mode\/main_7
Capture Clock  : \Timer_1:TimerUDB:run_mode\/clock_0
Path slack     : 26701p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11455
-------------------------------------   ----- 
End-of-path arrival time (ps)           11455
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell2       2009   2009  21913  RISE       1
\UART_1:BUART:rx_state_2\/main_0  macrocell62   6854   8863  29293  RISE       1
=======
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  17464  RISE       1
\Timer_1:TimerUDB:run_mode\/main_7                macrocell73    9405  11455  26701  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1
=======
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:run_mode\/clock_0                        macrocell73         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
<<<<<<< HEAD
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 29293p
=======
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 26752p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11405
-------------------------------------   ----- 
End-of-path arrival time (ps)           11405
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell2       2009   2009  21913  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell67   6854   8863  29293  RISE       1
=======
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell2       2009   2009  21479  RISE       1
\UART_1:BUART:rx_state_0\/main_0  macrocell59   9396  11405  26752  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \control_photodiode:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_0/clock_0
Path slack     : 29589p
=======
Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 26752p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11405
-------------------------------------   ----- 
End-of-path arrival time (ps)           11405
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\control_photodiode:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\control_photodiode:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  29589  RISE       1
AMuxHw_1_Decoder_old_id_0/main_0              macrocell69    6518   8568  29589  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                           macrocell69         0      0  RISE       1
=======
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell2       2009   2009  21479  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell67   9396  11405  26752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \control_photodiode:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 29589p
=======
Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 27677p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10480
-------------------------------------   ----- 
End-of-path arrival time (ps)           10480
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\control_photodiode:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\control_photodiode:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  29589  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_1             macrocell70    6518   8568  29589  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                          macrocell70         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 29627p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12039
-------------------------------------   ----- 
End-of-path arrival time (ps)           12039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  20423  RISE       1
Net_124/main_6                                    macrocell12    3588   5638  20423  RISE       1
Net_124/q                                         macrocell12    3350   8988  20423  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/reset            statusicell3   3052  12039  29627  RISE       1
=======
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell2       2009   2009  21479  RISE       1
\UART_1:BUART:rx_state_2\/main_0  macrocell62   8471  10480  27677  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 29832p
=======
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 27677p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8324
-------------------------------------   ---- 
End-of-path arrival time (ps)           8324
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10480
-------------------------------------   ----- 
End-of-path arrival time (ps)           10480
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell2       2009   2009  21913  RISE       1
\UART_1:BUART:rx_state_0\/main_0  macrocell59   6315   8324  29832  RISE       1
=======
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell2       2009   2009  21479  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell68   8471  10480  27677  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1



<<<<<<< HEAD
++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 29960p
=======
++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : \Timer_1:TimerUDB:capture_last\/main_8
Capture Clock  : \Timer_1:TimerUDB:capture_last\/clock_0
Path slack     : 29052p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8197
-------------------------------------   ---- 
End-of-path arrival time (ps)           8197
=======
+ Data path delay                       9105
-------------------------------------   ---- 
End-of-path arrival time (ps)           9105
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell2       2009   2009  21913  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell68   6188   8197  29960  RISE       1
=======
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  17692  RISE       1
\Timer_1:TimerUDB:capture_last\/main_8            macrocell72    7055   9105  29052  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell68         0      0  RISE       1



<<<<<<< HEAD
++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : \Timer_1:TimerUDB:timer_enable\/main_5
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 30562p
=======
++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:capture_last\/main_7
Capture Clock  : \Timer_1:TimerUDB:capture_last\/clock_0
Path slack     : 29152p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7594
-------------------------------------   ---- 
End-of-path arrival time (ps)           7594
=======
+ Data path delay                       9005
-------------------------------------   ---- 
End-of-path arrival time (ps)           9005
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  20771  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_5            macrocell77    5544   7594  30562  RISE       1
=======
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  18702  RISE       1
\Timer_1:TimerUDB:capture_last\/main_7            macrocell72    6955   9005  29152  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1



<<<<<<< HEAD
++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 30762p
=======
++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:capture_last\/main_6
Capture Clock  : \Timer_1:TimerUDB:capture_last\/clock_0
Path slack     : 29449p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7394
-------------------------------------   ---- 
End-of-path arrival time (ps)           7394
=======
+ Data path delay                       8708
-------------------------------------   ---- 
End-of-path arrival time (ps)           8708
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  20423  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_4            macrocell77    5344   7394  30762  RISE       1
=======
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  17464  RISE       1
\Timer_1:TimerUDB:capture_last\/main_6            macrocell72    6658   8708  29449  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1



<<<<<<< HEAD
++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \control_photodiode:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 31476p
=======
++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 29890p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
=======
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\control_photodiode:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  29589  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_1             macrocell71    4630   6680  31476  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                          macrocell71         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:capture_last\/main_6
Capture Clock  : \Timer_1:TimerUDB:capture_last\/clock_0
Path slack     : 31555p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6601
-------------------------------------   ---- 
End-of-path arrival time (ps)           6601
=======
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell2       2009   2009  21479  RISE       1
\UART_1:BUART:pollcount_1\/main_0  macrocell65   6258   8267  29890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 30648p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7509
-------------------------------------   ---- 
End-of-path arrival time (ps)           7509
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  20423  RISE       1
\Timer_1:TimerUDB:capture_last\/main_6            macrocell72    4551   6601  31555  RISE       1
=======
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell2       2009   2009  21479  RISE       1
\UART_1:BUART:pollcount_0\/main_0  macrocell66   5500   7509  30648  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capture_last\/clock_0                    macrocell72         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2
Path End       : \Timer_1:TimerUDB:run_mode\/main_7
Capture Clock  : \Timer_1:TimerUDB:run_mode\/clock_0
Path slack     : 31675p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_2  controlcell3   2050   2050  20423  RISE       1
\Timer_1:TimerUDB:run_mode\/main_7                macrocell73    4431   6481  31675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:run_mode\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
=======
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : \Timer_1:TimerUDB:run_mode\/main_9
Capture Clock  : \Timer_1:TimerUDB:run_mode\/clock_0
<<<<<<< HEAD
Path slack     : 32163p
=======
Path slack     : 30823p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
=======
+ Data path delay                       7333
-------------------------------------   ---- 
End-of-path arrival time (ps)           7333
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  20771  RISE       1
\Timer_1:TimerUDB:run_mode\/main_9                macrocell73    3944   5994  32163  RISE       1
=======
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  17692  RISE       1
\Timer_1:TimerUDB:run_mode\/main_9                macrocell73    5283   7333  30823  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:run_mode\/clock_0                        macrocell73         0      0  RISE       1



<<<<<<< HEAD
++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:capture_last\/main_7
Capture Clock  : \Timer_1:TimerUDB:capture_last\/clock_0
Path slack     : 32556p
=======
++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:run_mode\/main_8
Capture Clock  : \Timer_1:TimerUDB:run_mode\/clock_0
Path slack     : 30980p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
=======
+ Data path delay                       7177
-------------------------------------   ---- 
End-of-path arrival time (ps)           7177
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  20441  RISE       1
\Timer_1:TimerUDB:capture_last\/main_7            macrocell72    3551   5601  32556  RISE       1
=======
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  18702  RISE       1
\Timer_1:TimerUDB:run_mode\/main_8                macrocell73    5127   7177  30980  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capture_last\/clock_0                    macrocell72         0      0  RISE       1



<<<<<<< HEAD
++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1
Path End       : \Timer_1:TimerUDB:run_mode\/main_8
Capture Clock  : \Timer_1:TimerUDB:run_mode\/clock_0
Path slack     : 32671p
=======
++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \control_photodiode:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_1_Decoder_old_id_0/clock_0
Path slack     : 31049p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
=======
+ Data path delay                       7108
-------------------------------------   ---- 
End-of-path arrival time (ps)           7108
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\control_photodiode:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  20441  RISE       1
\Timer_1:TimerUDB:run_mode\/main_8                macrocell73    3435   5485  32671  RISE       1
=======
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\control_photodiode:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  31049  RISE       1
AMuxHw_1_Decoder_old_id_0/main_0              macrocell69    5058   7108  31049  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                           macrocell69         0      0  RISE       1



<<<<<<< HEAD
++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0
Path End       : \Timer_1:TimerUDB:capture_last\/main_8
Capture Clock  : \Timer_1:TimerUDB:capture_last\/clock_0
Path slack     : 32734p
=======
++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \control_photodiode:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 31049p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
=======
+ Data path delay                       7108
-------------------------------------   ---- 
End-of-path arrival time (ps)           7108
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/busclk               controlcell3        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Ultrasonic_Mux_Control:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  20771  RISE       1
\Timer_1:TimerUDB:capture_last\/main_8            macrocell72    3372   5422  32734  RISE       1
=======
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\control_photodiode:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  31049  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_1             macrocell71    5058   7108  31049  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capture_last\/clock_0                    macrocell72         0      0  RISE       1



<<<<<<< HEAD
++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 33723p
=======
++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \control_photodiode:Sync:ctrl_reg\/control_0
Path End       : AMuxHw_1_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 31944p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6212
-------------------------------------   ---- 
End-of-path arrival time (ps)           6212
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\control_photodiode:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\control_photodiode:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  31049  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_1             macrocell70    4162   6212  31944  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                          macrocell70         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
Path End       : AMuxHw_1_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 33758p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
=======
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                           macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
<<<<<<< HEAD
AMuxHw_1_Decoder_old_id_0/q        macrocell69   1250   1250  33723  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_0  macrocell71   3184   4434  33723  RISE       1
=======
AMuxHw_1_Decoder_old_id_0/q        macrocell69   1250   1250  33758  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_0  macrocell70   3148   4398  33758  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_0/clock_0                          macrocell70         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_1_Decoder_old_id_0/q
<<<<<<< HEAD
Path End       : AMuxHw_1_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_0/clock_0
Path slack     : 34619p
=======
Path End       : AMuxHw_1_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_1_Decoder_one_hot_1/clock_0
Path slack     : 34673p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
=======
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_old_id_0/clock_0                           macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
<<<<<<< HEAD
AMuxHw_1_Decoder_old_id_0/q        macrocell69   1250   1250  33723  RISE       1
AMuxHw_1_Decoder_one_hot_0/main_0  macrocell70   2288   3538  34619  RISE       1
=======
AMuxHw_1_Decoder_old_id_0/q        macrocell69   1250   1250  33758  RISE       1
AMuxHw_1_Decoder_one_hot_1/main_0  macrocell71   2233   3483  34673  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_1_Decoder_one_hot_1/clock_0                          macrocell71         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
<<<<<<< HEAD
Path slack     : 58379p
=======
Path slack     : 53870p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       20724
-------------------------------------   ----- 
End-of-path arrival time (ps)           20724
=======
+ Data path delay                       25234
-------------------------------------   ----- 
End-of-path arrival time (ps)           25234
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1260\/q                                    macrocell89     1250   1250  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/main_0                macrocell20     7169   8419  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell20     3350  11769  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3824  15594  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  20724  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  20724  58379  RISE       1
=======
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell6    670    670  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell7      0    670  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell7   2720   3390  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/main_2                macrocell20     6567   9957  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell20     3350  13307  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   6797  20104  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  25234  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  25234  53870  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
<<<<<<< HEAD
Path slack     : 59910p
=======
Path slack     : 56183p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       19193
-------------------------------------   ----- 
End-of-path arrival time (ps)           19193
=======
+ Data path delay                       22921
-------------------------------------   ----- 
End-of-path arrival time (ps)           22921
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell8    670    670  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell9      0    670  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell9   2720   3390  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/main_2                macrocell27     4715   8105  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell27     3350  11455  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2608  14063  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  19193  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  19193  59910  RISE       1
=======
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell8    670    670  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell9      0    670  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell9   2720   3390  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/main_2                macrocell27     6474   9864  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell27     3350  13214  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   4577  17791  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  22921  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  22921  56183  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 60994p
=======
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 57170p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       21840
-------------------------------------   ----- 
End-of-path arrival time (ps)           21840
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:status_2\/main_0            macrocell29     7769  11159  60994  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:status_2\/q                 macrocell29     3350  14509  60994  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell6    7330  21840  60994  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell6        0      0  RISE       1
=======
+ Data path delay                       20104
-------------------------------------   ----- 
End-of-path arrival time (ps)           20104
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell6    670    670  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell7      0    670  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell7   2720   3390  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/main_2                macrocell20     6567   9957  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell20     3350  13307  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   6797  20104  57170  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61679p
=======
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 57177p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       15594
-------------------------------------   ----- 
End-of-path arrival time (ps)           15594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1
=======
+ Data path delay                       20097
-------------------------------------   ----- 
End-of-path arrival time (ps)           20097
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1260\/q                                    macrocell89     1250   1250  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/main_0                macrocell20     7169   8419  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell20     3350  11769  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell7   3825  15594  61679  RISE       1
=======
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell6    670    670  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell7      0    670  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell7   2720   3390  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/main_2                macrocell20     6567   9957  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell20     3350  13307  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell7   6790  20097  57177  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 61679p
=======
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 59483p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       15594
-------------------------------------   ----- 
End-of-path arrival time (ps)           15594
=======
+ Data path delay                       17791
-------------------------------------   ----- 
End-of-path arrival time (ps)           17791
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q                                    macrocell89     1250   1250  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/main_0                macrocell20     7169   8419  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell20     3350  11769  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3824  15594  61679  RISE       1
=======
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell8    670    670  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell9      0    670  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell9   2720   3390  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/main_2                macrocell27     6474   9864  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell27     3350  13214  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   4577  17791  59483  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
<<<<<<< HEAD
Path slack     : 63210p
=======
Path slack     : 59484p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       14064
-------------------------------------   ----- 
End-of-path arrival time (ps)           14064
=======
+ Data path delay                       17790
-------------------------------------   ----- 
End-of-path arrival time (ps)           17790
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell8    670    670  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell9      0    670  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell9   2720   3390  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/main_2                macrocell27     4715   8105  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell27     3350  11455  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell9   2608  14064  63210  RISE       1
=======
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell8    670    670  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell9      0    670  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell9   2720   3390  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/main_2                macrocell27     6474   9864  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell27     3350  13214  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell9   4576  17790  59484  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 63210p
=======
Path Begin     : \Motor_Left_Decoder:Net_1203\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 61023p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       14063
-------------------------------------   ----- 
End-of-path arrival time (ps)           14063
=======
+ Data path delay                       16250
-------------------------------------   ----- 
End-of-path arrival time (ps)           16250
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell8    670    670  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell9      0    670  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell9   2720   3390  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/main_2                macrocell27     4715   8105  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:reload\/q                     macrocell27     3350  11455  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2608  14063  63210  RISE       1
=======
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1203\/q                                    macrocell86     1250   1250  57723  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell24     8611   9861  57723  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\/q               macrocell24     3350  13211  57723  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell6   3039  16250  61023  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_7
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 64020p
=======
Path Begin     : \Motor_Left_Decoder:Net_1203\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61024p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       15803
-------------------------------------   ----- 
End-of-path arrival time (ps)           15803
=======
+ Data path delay                       16249
-------------------------------------   ----- 
End-of-path arrival time (ps)           16249
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q     macrocell106   1250   1250  64020  RISE       1
\Motor_Right_Decoder:Net_1251_split\/main_6  macrocell1     8913  10163  64020  RISE       1
\Motor_Right_Decoder:Net_1251_split\/q       macrocell1     3350  13513  64020  RISE       1
\Motor_Right_Decoder:Net_1251\/main_7        macrocell93    2290  15803  64020  RISE       1
=======
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1203\/q                                    macrocell86     1250   1250  57723  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell24     8611   9861  57723  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\/q               macrocell24     3350  13211  57723  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell7   3038  16249  61024  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_7
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 64511p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_7
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 61914p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       15312
-------------------------------------   ----- 
End-of-path arrival time (ps)           15312
=======
+ Data path delay                       17910
-------------------------------------   ----- 
End-of-path arrival time (ps)           17910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q       macrocell104   1250   1250  61914  RISE       1
\Motor_Right_Decoder:Net_1251_split\/main_4  macrocell1    11021  12271  61914  RISE       1
\Motor_Right_Decoder:Net_1251_split\/q       macrocell1     3350  15621  61914  RISE       1
\Motor_Right_Decoder:Net_1251\/main_7        macrocell93    2288  17910  61914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 64201p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18633
-------------------------------------   ----- 
End-of-path arrival time (ps)           18633
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q  macrocell88   1250   1250  64511  RISE       1
\Motor_Left_Decoder:Net_1251_split\/main_3   macrocell98   8414   9664  64511  RISE       1
\Motor_Left_Decoder:Net_1251_split\/q        macrocell98   3350  13014  64511  RISE       1
\Motor_Left_Decoder:Net_1251\/main_7         macrocell79   2299  15312  64511  RISE       1
=======
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  53874  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  53874  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  53874  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:status_3\/main_0            macrocell23     5535   9035  64201  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:status_3\/q                 macrocell23     3350  12385  64201  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell4    6247  18633  64201  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell4        0      0  RISE       1



<<<<<<< HEAD
++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1203\/q
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 65949p
=======
++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1203\/q
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 64227p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13047
-------------------------------------   ----- 
End-of-path arrival time (ps)           13047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1203\/q                                    macrocell100    1250   1250  61487  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell31     4051   5301  61487  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\/q               macrocell31     3350   8651  61487  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell9   4396  13047  64227  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_7
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 64234p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       11324
-------------------------------------   ----- 
End-of-path arrival time (ps)           11324
=======
+ Data path delay                       15589
-------------------------------------   ----- 
End-of-path arrival time (ps)           15589
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1203\/q                                    macrocell100    1250   1250  62650  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell31     2897   4147  62650  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\/q               macrocell31     3350   7497  62650  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell9   3827  11324  65949  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q  macrocell87   1250   1250  64234  RISE       1
\Motor_Left_Decoder:Net_1251_split\/main_2   macrocell98   8115   9365  64234  RISE       1
\Motor_Left_Decoder:Net_1251_split\/q        macrocell98   3350  12715  64234  RISE       1
\Motor_Left_Decoder:Net_1251\/main_7         macrocell79   2875  15589  64234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Net_1203\/q
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 65950p
=======
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 64398p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       11324
-------------------------------------   ----- 
End-of-path arrival time (ps)           11324
=======
+ Data path delay                       18436
-------------------------------------   ----- 
End-of-path arrival time (ps)           18436
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1203\/q                                    macrocell100    1250   1250  62650  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell31     2897   4147  62650  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\/q               macrocell31     3350   7497  62650  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell8   3827  11324  65950  RISE       1
=======
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6    670    670  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0    670  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2720   3390  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:status_2\/main_0            macrocell22     7332  10722  64398  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:status_2\/q                 macrocell22     3350  14072  64398  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell4    4364  18436  64398  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66385p
=======
Path Begin     : \Motor_Right_Decoder:Net_1203\/q
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 64787p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       10889
-------------------------------------   ----- 
End-of-path arrival time (ps)           10889
=======
+ Data path delay                       12486
-------------------------------------   ----- 
End-of-path arrival time (ps)           12486
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell85         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\/q             macrocell85     1250   1250  63085  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\/main_1          macrocell24     3672   4922  63085  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\/q               macrocell24     3350   8272  63085  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell6   2617  10889  66385  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1
=======
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1203\/q                                    macrocell100    1250   1250  61487  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell31     4051   5301  61487  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:count_enable\/q               macrocell31     3350   8651  61487  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell8   3836  12486  64787  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66386p
=======
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 65360p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       10888
-------------------------------------   ----- 
End-of-path arrival time (ps)           10888
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell85         0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\/q             macrocell85     1250   1250  63085  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\/main_1          macrocell24     3672   4922  63085  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_enable\/q               macrocell24     3350   8272  63085  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell7   2616  10888  66386  RISE       1

Capture Clock Path
=======
+ Data path delay                       17474
-------------------------------------   ----- 
End-of-path arrival time (ps)           17474
 
Launch Clock Path
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell6   1370   1370  65360  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell7      0   1370  65360  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell7   2260   3630  65360  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:status_0\/main_0             macrocell21     4263   7893  65360  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:status_0\/q                  macrocell21     3350  11243  65360  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4    6231  17474  65360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_0\/main_1
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 66692p
=======
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 65599p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       13131
-------------------------------------   ----- 
End-of-path arrival time (ps)           13131
=======
+ Data path delay                       17235
-------------------------------------   ----- 
End-of-path arrival time (ps)           17235
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q   macrocell87   1250   1250  65076  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/main_1  macrocell92  11881  13131  66692  RISE       1
=======
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:status_2\/main_0            macrocell29     6139   9529  65599  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:status_2\/q                 macrocell29     3350  12879  65599  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell6    4356  17235  65599  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_1\/main_1
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 67242p
=======
Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:bQuadDec:error\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:error\/clock_0
Path slack     : 66941p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12582
-------------------------------------   ----- 
End-of-path arrival time (ps)           12582
=======
+ Data path delay                       12883
-------------------------------------   ----- 
End-of-path arrival time (ps)           12883
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q   macrocell87   1250   1250  65076  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/main_1  macrocell91  11332  12582  67242  RISE       1
=======
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q             macrocell103   1250   1250  57032  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/main_0  macrocell104  11633  12883  66941  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_1\/main_5
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 68013p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_4
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 66997p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       11810
-------------------------------------   ----- 
End-of-path arrival time (ps)           11810
=======
+ Data path delay                       12826
-------------------------------------   ----- 
End-of-path arrival time (ps)           12826
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q       macrocell106   1250   1250  64020  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/main_5  macrocell105  10560  11810  68013  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q  macrocell104   1250   1250  61914  RISE       1
\Motor_Right_Decoder:Net_1251\/main_4   macrocell93   11576  12826  66997  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_6
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 68024p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_6
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 67083p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       11800
-------------------------------------   ----- 
End-of-path arrival time (ps)           11800
=======
+ Data path delay                       12740
-------------------------------------   ----- 
End-of-path arrival time (ps)           12740
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q  macrocell106   1250   1250  64020  RISE       1
\Motor_Right_Decoder:Net_1203\/main_6     macrocell100  10550  11800  68024  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_0\/q  macrocell92   1250   1250  67083  RISE       1
\Motor_Left_Decoder:Net_1203\/main_6     macrocell86  11490  12740  67083  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1
=======
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_2
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 68041p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:error\/main_1
Capture Clock  : \Motor_Right_Decoder:bQuadDec:error\/clock_0
Path slack     : 67209p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       11783
-------------------------------------   ----- 
End-of-path arrival time (ps)           11783
=======
+ Data path delay                       12614
-------------------------------------   ----- 
End-of-path arrival time (ps)           12614
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q  macrocell87   1250   1250  65076  RISE       1
\Motor_Left_Decoder:Net_1203\/main_2         macrocell86  10533  11783  68041  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/q  macrocell101   1250   1250  66612  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/main_1   macrocell104  11364  12614  67209  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:error\/main_1
Capture Clock  : \Motor_Left_Decoder:bQuadDec:error\/clock_0
Path slack     : 68041p
=======
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 67254p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       11783
-------------------------------------   ----- 
End-of-path arrival time (ps)           11783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q  macrocell87   1250   1250  65076  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/main_1   macrocell90  10533  11783  68041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1
=======
+ Data path delay                       12570
-------------------------------------   ----- 
End-of-path arrival time (ps)           12570
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell94     9180  12570  67254  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell94         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/q
<<<<<<< HEAD
Path End       : \Motor_Right_Decoder:bQuadDec:state_1\/main_1
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 68367p
=======
Path End       : \Motor_Right_Decoder:Net_1203\/main_2
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 67559p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       11456
-------------------------------------   ----- 
End-of-path arrival time (ps)           11456
=======
+ Data path delay                       12264
-------------------------------------   ----- 
End-of-path arrival time (ps)           12264
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/q   macrocell101   1250   1250  64213  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/main_1  macrocell105  10206  11456  68367  RISE       1
=======
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/q  macrocell101   1250   1250  66612  RISE       1
\Motor_Right_Decoder:Net_1203\/main_2         macrocell100  11014  12264  67559  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/q
<<<<<<< HEAD
Path End       : \Motor_Right_Decoder:Net_1203\/main_2
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 68387p
=======
Path End       : \Motor_Right_Decoder:Net_1251\/main_2
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 67795p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       11437
-------------------------------------   ----- 
End-of-path arrival time (ps)           11437
=======
+ Data path delay                       12028
-------------------------------------   ----- 
End-of-path arrival time (ps)           12028
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/q  macrocell101   1250   1250  64213  RISE       1
\Motor_Right_Decoder:Net_1203\/main_2         macrocell100  10187  11437  68387  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/q  macrocell101   1250   1250  66612  RISE       1
\Motor_Right_Decoder:Net_1251\/main_2         macrocell93   10778  12028  67795  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68421p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_6
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 67845p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       14412
-------------------------------------   ----- 
End-of-path arrival time (ps)           14412
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  68421  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  68421  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  68421  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:status_0\/main_0             macrocell28     4535   8165  68421  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:status_0\/q                  macrocell28     3350  11515  68421  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell6    2897  14412  68421  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell6        0      0  RISE       1
=======
+ Data path delay                       11978
-------------------------------------   ----- 
End-of-path arrival time (ps)           11978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q  macrocell106   1250   1250  64246  RISE       1
\Motor_Right_Decoder:Net_1203\/main_6     macrocell100  10728  11978  67845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68423p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:Net_1260\/main_3
Capture Clock  : \Motor_Right_Decoder:Net_1260\/clock_0
Path slack     : 67845p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       14410
-------------------------------------   ----- 
End-of-path arrival time (ps)           14410
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  62216  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  62216  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  62216  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:status_3\/main_0            macrocell30     5236   8736  68423  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:status_3\/q                 macrocell30     3350  12086  68423  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell6    2324  14410  68423  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell6        0      0  RISE       1
=======
+ Data path delay                       11978
-------------------------------------   ----- 
End-of-path arrival time (ps)           11978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q  macrocell106   1250   1250  64246  RISE       1
\Motor_Right_Decoder:Net_1260\/main_3     macrocell103  10728  11978  67845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 68664p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_1\/main_1
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 68092p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       11159
-------------------------------------   ----- 
End-of-path arrival time (ps)           11159
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell94     7769  11159  68664  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell94         0      0  RISE       1
=======
+ Data path delay                       11731
-------------------------------------   ----- 
End-of-path arrival time (ps)           11731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/q   macrocell101   1250   1250  66612  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/main_1  macrocell105  10481  11731  68092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68703p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_0\/main_1
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 68092p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       14131
-------------------------------------   ----- 
End-of-path arrival time (ps)           14131
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  59664  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  59664  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  59664  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:status_3\/main_0            macrocell23     5023   8523  68703  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:status_3\/q                 macrocell23     3350  11873  68703  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell4    2257  14131  68703  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell4        0      0  RISE       1
=======
+ Data path delay                       11731
-------------------------------------   ----- 
End-of-path arrival time (ps)           11731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/q   macrocell101   1250   1250  66612  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/main_1  macrocell106  10481  11731  68092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_6
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 69079p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Left_Decoder:Net_1260\/main_2
Capture Clock  : \Motor_Left_Decoder:Net_1260\/clock_0
Path slack     : 68424p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       10744
-------------------------------------   ----- 
End-of-path arrival time (ps)           10744
=======
+ Data path delay                       11400
-------------------------------------   ----- 
End-of-path arrival time (ps)           11400
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q  macrocell106   1250   1250  64020  RISE       1
\Motor_Right_Decoder:Net_1251\/main_6     macrocell93    9494  10744  69079  RISE       1
=======
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_1\/q  macrocell91   1250   1250  68424  RISE       1
\Motor_Left_Decoder:Net_1260\/main_2     macrocell89  10150  11400  68424  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1
=======
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:Net_1260\/main_3
Capture Clock  : \Motor_Right_Decoder:Net_1260\/clock_0
Path slack     : 69149p
=======
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Motor_Left_Decoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Motor_Left_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 68466p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       10674
-------------------------------------   ----- 
End-of-path arrival time (ps)           10674
=======
+ Data path delay                       14367
-------------------------------------   ----- 
End-of-path arrival time (ps)           14367
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q  macrocell106   1250   1250  64020  RISE       1
\Motor_Right_Decoder:Net_1260\/main_3     macrocell103   9424  10674  69149  RISE       1
=======
\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell83         0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\/q  macrocell83    1250   1250  67992  RISE       1
\Motor_Left_Decoder:Net_611\/main_2                  macrocell26    7499   8749  68466  RISE       1
\Motor_Left_Decoder:Net_611\/q                       macrocell26    3350  12099  68466  RISE       1
\Motor_Left_Decoder:bQuadDec:Stsreg\/status_1        statusicell5   2269  14367  68466  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:Stsreg\/clock                 statusicell5        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_2
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 69298p
=======
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Motor_Left_Decoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 68472p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       10525
-------------------------------------   ----- 
End-of-path arrival time (ps)           10525
=======
+ Data path delay                       14362
-------------------------------------   ----- 
End-of-path arrival time (ps)           14362
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/q  macrocell101   1250   1250  64213  RISE       1
\Motor_Right_Decoder:Net_1251\/main_2         macrocell93    9275  10525  69298  RISE       1
=======
\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell83         0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\/q  macrocell83    1250   1250  67992  RISE       1
\Motor_Left_Decoder:Net_530\/main_2                  macrocell25    7499   8749  68472  RISE       1
\Motor_Left_Decoder:Net_530\/q                       macrocell25    3350  12099  68472  RISE       1
\Motor_Left_Decoder:bQuadDec:Stsreg\/status_0        statusicell5   2263  14362  68472  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:Stsreg\/clock                 statusicell5        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_1\/main_3
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 69399p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_5
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 68562p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       10424
-------------------------------------   ----- 
End-of-path arrival time (ps)           10424
=======
+ Data path delay                       11262
-------------------------------------   ----- 
End-of-path arrival time (ps)           11262
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q         macrocell104   1250   1250  65040  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/main_3  macrocell105   9174  10424  69399  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_1\/q  macrocell105   1250   1250  65557  RISE       1
\Motor_Right_Decoder:Net_1203\/main_5     macrocell100  10012  11262  68562  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Net_1251\/q
Path End       : \Motor_Right_Decoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Motor_Right_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 69429p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Right_Decoder:Net_1260\/main_2
Capture Clock  : \Motor_Right_Decoder:Net_1260\/clock_0
Path slack     : 68562p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       13405
-------------------------------------   ----- 
End-of-path arrival time (ps)           13405
=======
+ Data path delay                       11262
-------------------------------------   ----- 
End-of-path arrival time (ps)           11262
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1251\/q                macrocell93    1250   1250  68858  RISE       1
\Motor_Right_Decoder:Net_611\/main_1            macrocell33    5907   7157  69429  RISE       1
\Motor_Right_Decoder:Net_611\/q                 macrocell33    3350  10507  69429  RISE       1
\Motor_Right_Decoder:bQuadDec:Stsreg\/status_1  statusicell7   2898  13405  69429  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_1\/q  macrocell105   1250   1250  65557  RISE       1
\Motor_Right_Decoder:Net_1260\/main_2     macrocell103  10012  11262  68562  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:Stsreg\/clock                statusicell7        0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_4
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 69431p
=======
Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_1\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 68863p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       10392
-------------------------------------   ----- 
End-of-path arrival time (ps)           10392
=======
+ Data path delay                       10960
-------------------------------------   ----- 
End-of-path arrival time (ps)           10960
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q  macrocell104   1250   1250  65040  RISE       1
\Motor_Right_Decoder:Net_1203\/main_4   macrocell100   9142  10392  69431  RISE       1
=======
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q               macrocell103   1250   1250  57032  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/main_0  macrocell105   9710  10960  68863  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Net_1251\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 69752p
=======
Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_0\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 68863p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
<<<<<<< HEAD
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7521
-------------------------------------   ---- 
End-of-path arrival time (ps)           7521
=======
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10960
-------------------------------------   ----- 
End-of-path arrival time (ps)           10960
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1251\/q                                    macrocell79     1250   1250  67010  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell7   6271   7521  69752  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q               macrocell103   1250   1250  57032  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/main_0  macrocell106   9710  10960  68863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_3
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 69752p
=======
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Motor_Right_Decoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 68904p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       10071
-------------------------------------   ----- 
End-of-path arrival time (ps)           10071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/q  macrocell102   1250   1250  64126  RISE       1
\Motor_Right_Decoder:Net_1251\/main_3         macrocell93    8821  10071  69752  RISE       1
=======
+ Data path delay                       13929
-------------------------------------   ----- 
End-of-path arrival time (ps)           13929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell97         0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/q  macrocell97    1250   1250  68904  RISE       1
\Motor_Right_Decoder:Net_530\/main_2                  macrocell32    3904   5154  68904  RISE       1
\Motor_Right_Decoder:Net_530\/q                       macrocell32    3350   8504  68904  RISE       1
\Motor_Right_Decoder:bQuadDec:Stsreg\/status_0        statusicell7   5426  13929  68904  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:Stsreg\/clock                statusicell7        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:Net_1260\/main_1
Capture Clock  : \Motor_Right_Decoder:Net_1260\/clock_0
Path slack     : 69786p
=======
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 69101p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       10037
-------------------------------------   ----- 
End-of-path arrival time (ps)           10037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q  macrocell104   1250   1250  65040  RISE       1
\Motor_Right_Decoder:Net_1260\/main_1   macrocell103   8787  10037  69786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1
=======
+ Data path delay                       10722
-------------------------------------   ----- 
End-of-path arrival time (ps)           10722
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6    670    670  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0    670  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2720   3390  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell80     7332  10722  69101  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell80         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_3
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 69871p
=======
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 69123p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9953
-------------------------------------   ---- 
End-of-path arrival time (ps)           9953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/q  macrocell102   1250   1250  64126  RISE       1
\Motor_Right_Decoder:Net_1203\/main_3         macrocell100   8703   9953  69871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10700
-------------------------------------   ----- 
End-of-path arrival time (ps)           10700
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  58000  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  58000  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  58000  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell95     7200  10700  69123  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell95         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Net_1251\/q
Path End       : \Motor_Left_Decoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 69984p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:error\/main_1
Capture Clock  : \Motor_Left_Decoder:bQuadDec:error\/clock_0
Path slack     : 69127p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12850
-------------------------------------   ----- 
End-of-path arrival time (ps)           12850
=======
+ Data path delay                       10697
-------------------------------------   ----- 
End-of-path arrival time (ps)           10697
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1251\/q                macrocell79    1250   1250  67010  RISE       1
\Motor_Left_Decoder:Net_530\/main_1            macrocell25    5313   6563  69984  RISE       1
\Motor_Left_Decoder:Net_530\/q                 macrocell25    3350   9913  69984  RISE       1
\Motor_Left_Decoder:bQuadDec:Stsreg\/status_0  statusicell5   2937  12850  69984  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q  macrocell87   1250   1250  64234  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/main_1   macrocell90   9447  10697  69127  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:Stsreg\/clock                 statusicell5        0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Net_1251\/q
Path End       : \Motor_Left_Decoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Motor_Left_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 69985p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_0\/main_1
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 69127p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12848
-------------------------------------   ----- 
End-of-path arrival time (ps)           12848
=======
+ Data path delay                       10697
-------------------------------------   ----- 
End-of-path arrival time (ps)           10697
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1251\/q                macrocell79    1250   1250  67010  RISE       1
\Motor_Left_Decoder:Net_611\/main_1            macrocell26    5313   6563  69985  RISE       1
\Motor_Left_Decoder:Net_611\/q                 macrocell26    3350   9913  69985  RISE       1
\Motor_Left_Decoder:bQuadDec:Stsreg\/status_1  statusicell5   2935  12848  69985  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q   macrocell87   1250   1250  64234  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/main_1  macrocell92   9447  10697  69127  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:Stsreg\/clock                 statusicell5        0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Net_1251\/q
Path End       : \Motor_Right_Decoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 69996p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_4
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 69151p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       12838
-------------------------------------   ----- 
End-of-path arrival time (ps)           12838
=======
+ Data path delay                       10673
-------------------------------------   ----- 
End-of-path arrival time (ps)           10673
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1251\/q                macrocell93    1250   1250  68858  RISE       1
\Motor_Right_Decoder:Net_530\/main_1            macrocell32    5347   6597  69996  RISE       1
\Motor_Right_Decoder:Net_530\/q                 macrocell32    3350   9947  69996  RISE       1
\Motor_Right_Decoder:bQuadDec:Stsreg\/status_0  statusicell7   2891  12838  69996  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q  macrocell104   1250   1250  61914  RISE       1
\Motor_Right_Decoder:Net_1203\/main_4   macrocell100   9423  10673  69151  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:Stsreg\/clock                statusicell7        0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_2
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 70172p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:Net_1260\/main_1
Capture Clock  : \Motor_Right_Decoder:Net_1260\/clock_0
Path slack     : 69151p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9651
-------------------------------------   ---- 
End-of-path arrival time (ps)           9651
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10673
-------------------------------------   ----- 
End-of-path arrival time (ps)           10673
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q  macrocell87   1250   1250  65076  RISE       1
\Motor_Left_Decoder:Net_1251\/main_2         macrocell79   8401   9651  70172  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q  macrocell104   1250   1250  61914  RISE       1
\Motor_Right_Decoder:Net_1260\/main_1   macrocell103   9423  10673  69151  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_3
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 70173p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_2
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 69156p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9651
-------------------------------------   ---- 
End-of-path arrival time (ps)           9651
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10667
-------------------------------------   ----- 
End-of-path arrival time (ps)           10667
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q  macrocell88   1250   1250  64511  RISE       1
\Motor_Left_Decoder:Net_1251\/main_3         macrocell79   8401   9651  70173  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q  macrocell87   1250   1250  64234  RISE       1
\Motor_Left_Decoder:Net_1251\/main_2         macrocell79   9417  10667  69156  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 70255p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Left_Decoder:Net_1260\/main_3
Capture Clock  : \Motor_Left_Decoder:Net_1260\/clock_0
Path slack     : 69175p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9568
-------------------------------------   ---- 
End-of-path arrival time (ps)           9568
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10648
-------------------------------------   ----- 
End-of-path arrival time (ps)           10648
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\/clock_0    macrocell50         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\/q       macrocell50   1250   1250  70255  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell51   8318   9568  70255  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_0\/q  macrocell92   1250   1250  67083  RISE       1
\Motor_Left_Decoder:Net_1260\/main_3     macrocell89   9398  10648  69175  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/clock_0    macrocell51         0      0  RISE       1
=======
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 70255p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:Net_1260\/main_1
Capture Clock  : \Motor_Left_Decoder:Net_1260\/clock_0
Path slack     : 69178p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9568
-------------------------------------   ---- 
End-of-path arrival time (ps)           9568
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10645
-------------------------------------   ----- 
End-of-path arrival time (ps)           10645
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\/clock_0    macrocell50         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\/q  macrocell50    1250   1250  70255  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_0  macrocell102   8318   9568  70255  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q  macrocell90   1250   1250  65904  RISE       1
\Motor_Left_Decoder:Net_1260\/main_1   macrocell89   9395  10645  69178  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1
=======
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Net_1251\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 70310p
=======
Path Begin     : \Motor_Right_Decoder:Net_1251\/q
Path End       : \Motor_Right_Decoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Motor_Right_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 69543p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
<<<<<<< HEAD
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6963
-------------------------------------   ---- 
End-of-path arrival time (ps)           6963
=======
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13291
-------------------------------------   ----- 
End-of-path arrival time (ps)           13291
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1251\/q                                    macrocell79     1250   1250  67010  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell6   5713   6963  70310  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1251\/q                macrocell93    1250   1250  68525  RISE       1
\Motor_Right_Decoder:Net_611\/main_1            macrocell33    5037   6287  69543  RISE       1
\Motor_Right_Decoder:Net_611\/q                 macrocell33    3350   9637  69543  RISE       1
\Motor_Right_Decoder:bQuadDec:Stsreg\/status_1  statusicell7   3654  13291  69543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:Stsreg\/clock                statusicell7        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Right_Decoder:Net_1275\/main_1
Capture Clock  : \Motor_Right_Decoder:Net_1275\/clock_0
Path slack     : 70383p
=======
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69594p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9440
-------------------------------------   ---- 
End-of-path arrival time (ps)           9440
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13239
-------------------------------------   ----- 
End-of-path arrival time (ps)           13239
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  59910  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  59910  RISE       1
\Motor_Right_Decoder:Net_1275\/main_1                             macrocell96     6050   9440  70383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1275\/clock_0                     macrocell96         0      0  RISE       1
=======
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  58000  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  58000  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  58000  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:status_3\/main_0            macrocell30     4134   7634  69594  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:status_3\/q                 macrocell30     3350  10984  69594  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell6    2256  13239  69594  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell6        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_1\/main_2
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 70447p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 69742p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9377
-------------------------------------   ---- 
End-of-path arrival time (ps)           9377
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10081
-------------------------------------   ----- 
End-of-path arrival time (ps)           10081
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/q   macrocell102   1250   1250  64126  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/main_2  macrocell105   8127   9377  70447  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\/clock_0     macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\/q  macrocell41   1250   1250  69742  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_0  macrocell87   8831  10081  69742  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Right_Decoder:Net_1275\/main_0
Capture Clock  : \Motor_Right_Decoder:Net_1275\/clock_0
Path slack     : 70533p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_3
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 69783p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9291
-------------------------------------   ---- 
End-of-path arrival time (ps)           9291
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  62216  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  62216  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  62216  RISE       1
\Motor_Right_Decoder:Net_1275\/main_0                             macrocell96     5791   9291  70533  RISE       1
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10040
-------------------------------------   ----- 
End-of-path arrival time (ps)           10040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/q  macrocell102   1250   1250  64161  RISE       1
\Motor_Right_Decoder:Net_1251\/main_3         macrocell93    8790  10040  69783  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1275\/clock_0                     macrocell96         0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70564p
=======
Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_1
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 69830p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12269
-------------------------------------   ----- 
End-of-path arrival time (ps)           12269
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6    670    670  59263  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0    670  59263  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2720   3390  59263  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:status_2\/main_0            macrocell22     2660   6050  70564  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:status_2\/q                 macrocell22     3350   9400  70564  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell4    2869  12269  70564  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell4        0      0  RISE       1
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9993
-------------------------------------   ---- 
End-of-path arrival time (ps)           9993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q       macrocell89   1250   1250  59301  RISE       1
\Motor_Left_Decoder:Net_1251\/main_1  macrocell79   8743   9993  69830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_4
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 70659p
=======
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69838p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9165
-------------------------------------   ---- 
End-of-path arrival time (ps)           9165
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12995
-------------------------------------   ----- 
End-of-path arrival time (ps)           12995
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q  macrocell104   1250   1250  65040  RISE       1
\Motor_Right_Decoder:Net_1251\/main_4   macrocell93    7915   9165  70659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1
=======
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  69838  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  69838  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  69838  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:status_0\/main_0             macrocell28     3753   7383  69838  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:status_0\/q                  macrocell28     3350  10733  69838  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell6    2263  12995  69838  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell6        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 70688p
=======
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Left_Decoder:Net_1275\/main_1
Capture Clock  : \Motor_Left_Decoder:Net_1275\/clock_0
Path slack     : 69867p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12146
-------------------------------------   ----- 
End-of-path arrival time (ps)           12146
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9957
-------------------------------------   ---- 
End-of-path arrival time (ps)           9957
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell6   1370   1370  70688  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell7      0   1370  70688  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell7   2260   3630  70688  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:status_0\/main_0             macrocell21     2901   6531  70688  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:status_0\/q                  macrocell21     3350   9881  70688  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4    2265  12146  70688  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell4        0      0  RISE       1
=======
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6    670    670  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0    670  53870  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2720   3390  53870  RISE       1
\Motor_Left_Decoder:Net_1275\/main_1                             macrocell82     6567   9957  69867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1275\/clock_0                      macrocell82         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
<<<<<<< HEAD
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 70768p
=======
Path End       : \Motor_Left_Decoder:Net_1275\/main_0
Capture Clock  : \Motor_Left_Decoder:Net_1275\/clock_0
Path slack     : 69872p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9056
-------------------------------------   ---- 
End-of-path arrival time (ps)           9056
=======
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  59664  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  59664  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  59664  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell81     5556   9056  70768  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell81         0      0  RISE       1
=======
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  53874  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  53874  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  53874  RISE       1
\Motor_Left_Decoder:Net_1275\/main_0                             macrocell82     6452   9952  69872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1275\/clock_0                      macrocell82         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:error\/main_4
Capture Clock  : \Motor_Right_Decoder:bQuadDec:error\/clock_0
Path slack     : 70822p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_3
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 69946p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9002
-------------------------------------   ---- 
End-of-path arrival time (ps)           9002
=======
+ Data path delay                       9877
-------------------------------------   ---- 
End-of-path arrival time (ps)           9877
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_1\/q     macrocell105   1250   1250  67592  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/main_4  macrocell104   7752   9002  70822  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/q  macrocell102   1250   1250  64161  RISE       1
\Motor_Right_Decoder:Net_1203\/main_3         macrocell100   8627   9877  69946  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_0\/main_4
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 70822p
=======
Path Begin     : \Motor_Left_Decoder:Net_1203\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 69962p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9002
-------------------------------------   ---- 
End-of-path arrival time (ps)           9002
=======
+ Data path delay                       9861
-------------------------------------   ---- 
End-of-path arrival time (ps)           9861
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_1\/q       macrocell105   1250   1250  67592  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/main_4  macrocell106   7752   9002  70822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1
=======
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1203\/q                              macrocell86   1250   1250  57723  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell85   8611   9861  69962  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell85         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_0\/main_2
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 70869p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_5
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 70091p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8954
-------------------------------------   ---- 
End-of-path arrival time (ps)           8954
=======
+ Data path delay                       9732
-------------------------------------   ---- 
End-of-path arrival time (ps)           9732
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q   macrocell88   1250   1250  64511  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/main_2  macrocell92   7704   8954  70869  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_1\/q  macrocell91   1250   1250  68424  RISE       1
\Motor_Left_Decoder:Net_1203\/main_5     macrocell86   8482   9732  70091  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1
=======
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_1\/main_2
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 70879p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_6
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 70182p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8944
-------------------------------------   ---- 
End-of-path arrival time (ps)           8944
=======
+ Data path delay                       9641
-------------------------------------   ---- 
End-of-path arrival time (ps)           9641
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q   macrocell88   1250   1250  64511  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/main_2  macrocell91   7694   8944  70879  RISE       1
=======
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q  macrocell106   1250   1250  64246  RISE       1
\Motor_Right_Decoder:Net_1251\/main_6     macrocell93    8391   9641  70182  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 71087p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_4
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 70185p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8736
-------------------------------------   ---- 
End-of-path arrival time (ps)           8736
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  62216  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  62216  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  62216  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell95     5236   8736  71087  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell95         0      0  RISE       1
=======
+ Data path delay                       9638
-------------------------------------   ---- 
End-of-path arrival time (ps)           9638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q  macrocell90   1250   1250  65904  RISE       1
\Motor_Left_Decoder:Net_1251\/main_4   macrocell79   8388   9638  70185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 71098p
=======
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 70216p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8725
-------------------------------------   ---- 
End-of-path arrival time (ps)           8725
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  68421  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  68421  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  68421  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell97     5095   8725  71098  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell97         0      0  RISE       1
=======
+ Data path delay                       9607
-------------------------------------   ---- 
End-of-path arrival time (ps)           9607
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  53874  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  53874  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  53874  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell81     6107   9607  70216  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell81         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_1\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 71182p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_3
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 70303p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8641
-------------------------------------   ---- 
End-of-path arrival time (ps)           8641
=======
+ Data path delay                       9520
-------------------------------------   ---- 
End-of-path arrival time (ps)           9520
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q               macrocell103   1250   1250  62998  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/main_0  macrocell105   7391   8641  71182  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q  macrocell88   1250   1250  69287  RISE       1
\Motor_Left_Decoder:Net_1203\/main_3         macrocell86   8270   9520  70303  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1
=======
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_0
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 71199p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 70455p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8625
-------------------------------------   ---- 
End-of-path arrival time (ps)           8625
=======
+ Data path delay                       9368
-------------------------------------   ---- 
End-of-path arrival time (ps)           9368
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q       macrocell103   1250   1250  62998  RISE       1
\Motor_Right_Decoder:Net_1203\/main_0  macrocell100   7375   8625  71199  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\/clock_0     macrocell41         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\/q       macrocell41   1250   1250  69742  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell42   8118   9368  70455  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/clock_0     macrocell42         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_1
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 71404p
=======
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 70600p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8419
-------------------------------------   ---- 
End-of-path arrival time (ps)           8419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q       macrocell89   1250   1250  58379  RISE       1
\Motor_Left_Decoder:Net_1251\/main_1  macrocell79   7169   8419  71404  RISE       1
=======
+ Data path delay                       9223
-------------------------------------   ---- 
End-of-path arrival time (ps)           9223
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell6   1370   1370  65360  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell7      0   1370  65360  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell7   2260   3630  65360  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell83     5593   9223  70600  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1
=======
\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell83         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:bQuadDec:error\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:error\/clock_0
Path slack     : 71434p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_5
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 70602p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8390
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
=======
+ Data path delay                       9221
-------------------------------------   ---- 
End-of-path arrival time (ps)           9221
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q             macrocell103   1250   1250  62998  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/main_0  macrocell104   7140   8390  71434  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_1\/q  macrocell105   1250   1250  65557  RISE       1
\Motor_Right_Decoder:Net_1251\/main_5     macrocell93    7971   9221  70602  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_0\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 71434p
=======
Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:bQuadDec:error\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:error\/clock_0
Path slack     : 70736p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8390
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
=======
+ Data path delay                       9088
-------------------------------------   ---- 
End-of-path arrival time (ps)           9088
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q               macrocell103   1250   1250  62998  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/main_0  macrocell106   7140   8390  71434  RISE       1
=======
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q             macrocell89   1250   1250  59301  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/main_0  macrocell90   7838   9088  70736  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_6
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 71839p
=======
Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_0\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 70736p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7984
-------------------------------------   ---- 
End-of-path arrival time (ps)           7984
=======
+ Data path delay                       9088
-------------------------------------   ---- 
End-of-path arrival time (ps)           9088
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_0\/q  macrocell92   1250   1250  66753  RISE       1
\Motor_Left_Decoder:Net_1251\/main_6     macrocell79   6734   7984  71839  RISE       1
=======
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q               macrocell89   1250   1250  59301  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/main_0  macrocell92   7838   9088  70736  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_3
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 71933p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 70926p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7891
-------------------------------------   ---- 
End-of-path arrival time (ps)           7891
=======
+ Data path delay                       8897
-------------------------------------   ---- 
End-of-path arrival time (ps)           8897
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q  macrocell88   1250   1250  64511  RISE       1
\Motor_Left_Decoder:Net_1203\/main_3         macrocell86   6641   7891  71933  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\/clock_0    macrocell50         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\/q  macrocell50    1250   1250  70926  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_0  macrocell102   7647   8897  70926  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:error\/main_2
Capture Clock  : \Motor_Left_Decoder:bQuadDec:error\/clock_0
Path slack     : 71933p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_1\/main_1
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 71031p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7891
-------------------------------------   ---- 
End-of-path arrival time (ps)           7891
=======
+ Data path delay                       8793
-------------------------------------   ---- 
End-of-path arrival time (ps)           8793
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q  macrocell88   1250   1250  64511  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/main_2   macrocell90   6641   7891  71933  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q   macrocell87   1250   1250  64234  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/main_1  macrocell91   7543   8793  71031  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Net_1251\/q
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 72158p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_1\/main_3
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 71069p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
=======
+ Data path delay                       8754
-------------------------------------   ---- 
End-of-path arrival time (ps)           8754
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1251\/q                                    macrocell93     1250   1250  68858  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell8   3866   5116  72158  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q         macrocell90   1250   1250  65904  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/main_3  macrocell91   7504   8754  71069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Net_1251\/q
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 72159p
=======
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71250p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
<<<<<<< HEAD
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5115
-------------------------------------   ---- 
End-of-path arrival time (ps)           5115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1251\/q                                    macrocell93     1250   1250  68858  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell9   3865   5115  72159  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1
=======
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11584
-------------------------------------   ----- 
End-of-path arrival time (ps)           11584
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  53874  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  53874  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  53874  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4    8084  11584  71250  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell4        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_1
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 72248p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_6
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 71300p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7575
-------------------------------------   ---- 
End-of-path arrival time (ps)           7575
=======
+ Data path delay                       8523
-------------------------------------   ---- 
End-of-path arrival time (ps)           8523
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q       macrocell103   1250   1250  62998  RISE       1
\Motor_Right_Decoder:Net_1251\/main_1  macrocell93    6325   7575  72248  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_0\/q  macrocell92   1250   1250  67083  RISE       1
\Motor_Left_Decoder:Net_1251\/main_6     macrocell79   7273   8523  71300  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1
=======
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Left_Decoder:Net_1275\/main_1
Capture Clock  : \Motor_Left_Decoder:Net_1275\/clock_0
Path slack     : 72288p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_4
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 71380p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7536
-------------------------------------   ---- 
End-of-path arrival time (ps)           7536
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6    670    670  59263  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0    670  59263  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2720   3390  59263  RISE       1
\Motor_Left_Decoder:Net_1275\/main_1                             macrocell82     4146   7536  72288  RISE       1
=======
+ Data path delay                       8443
-------------------------------------   ---- 
End-of-path arrival time (ps)           8443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q  macrocell90   1250   1250  65904  RISE       1
\Motor_Left_Decoder:Net_1203\/main_4   macrocell86   7193   8443  71380  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1275\/clock_0                      macrocell82         0      0  RISE       1
=======
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Motor_Right_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 72397p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_1\/main_2
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 71403p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10437
-------------------------------------   ----- 
End-of-path arrival time (ps)           10437
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8420
-------------------------------------   ---- 
End-of-path arrival time (ps)           8420
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q          macrocell104   1250   1250  65040  RISE       1
\Motor_Right_Decoder:bQuadDec:Stsreg\/status_3  statusicell7   9187  10437  72397  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/q   macrocell102   1250   1250  64161  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/main_2  macrocell105   7170   8420  71403  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:Stsreg\/clock                statusicell7        0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Right_Decoder:Net_1260\/main_2
Capture Clock  : \Motor_Right_Decoder:Net_1260\/clock_0
Path slack     : 72660p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_0\/main_2
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 71403p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7163
-------------------------------------   ---- 
End-of-path arrival time (ps)           7163
=======
+ Data path delay                       8420
-------------------------------------   ---- 
End-of-path arrival time (ps)           8420
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_1\/q  macrocell105   1250   1250  67592  RISE       1
\Motor_Right_Decoder:Net_1260\/main_2     macrocell103   5913   7163  72660  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/q   macrocell102   1250   1250  64161  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/main_2  macrocell106   7170   8420  71403  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_5
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 72664p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Motor_Right_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 71416p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7160
-------------------------------------   ---- 
End-of-path arrival time (ps)           7160
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11418
-------------------------------------   ----- 
End-of-path arrival time (ps)           11418
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_1\/q  macrocell105   1250   1250  67592  RISE       1
\Motor_Right_Decoder:Net_1251\/main_5     macrocell93    5910   7160  72664  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q          macrocell104   1250   1250  61914  RISE       1
\Motor_Right_Decoder:bQuadDec:Stsreg\/status_3  statusicell7  10168  11418  71416  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:Stsreg\/clock                statusicell7        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Left_Decoder:Net_1275\/main_0
Capture Clock  : \Motor_Left_Decoder:Net_1275\/clock_0
Path slack     : 72689p
=======
Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_1\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 71599p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  59664  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  59664  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  59664  RISE       1
\Motor_Left_Decoder:Net_1275\/main_0                             macrocell82     3635   7135  72689  RISE       1
=======
+ Data path delay                       8224
-------------------------------------   ---- 
End-of-path arrival time (ps)           8224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q               macrocell89   1250   1250  59301  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/main_0  macrocell91   6974   8224  71599  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1275\/clock_0                      macrocell82         0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_0\/main_3
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 72702p
=======
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Right_Decoder:Net_1275\/main_1
Capture Clock  : \Motor_Right_Decoder:Net_1275\/clock_0
Path slack     : 71648p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q         macrocell90   1250   1250  67259  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/main_3  macrocell92   5872   7122  72702  RISE       1
=======
+ Data path delay                       8175
-------------------------------------   ---- 
End-of-path arrival time (ps)           8175
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  56183  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  56183  RISE       1
\Motor_Right_Decoder:Net_1275\/main_1                             macrocell96     4785   8175  71648  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1275\/clock_0                     macrocell96         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Motor_Right_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 72749p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 71753p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10084
-------------------------------------   ----- 
End-of-path arrival time (ps)           10084
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8070
-------------------------------------   ---- 
End-of-path arrival time (ps)           8070
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q                macrocell103   1250   1250  62998  RISE       1
\Motor_Right_Decoder:bQuadDec:Stsreg\/status_2  statusicell7   8834  10084  72749  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\/clock_0    macrocell47         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\/q       macrocell47   1250   1250  71753  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell48   6820   8070  71753  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:Stsreg\/clock                statusicell7        0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/clock_0    macrocell48         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:bQuadDec:error\/main_3
Capture Clock  : \Motor_Right_Decoder:bQuadDec:error\/clock_0
Path slack     : 72854p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 71753p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6969
-------------------------------------   ---- 
End-of-path arrival time (ps)           6969
=======
+ Data path delay                       8070
-------------------------------------   ---- 
End-of-path arrival time (ps)           8070
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q       macrocell104   1250   1250  65040  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/main_3  macrocell104   5719   6969  72854  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\/clock_0    macrocell47         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\/q  macrocell47    1250   1250  71753  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_0  macrocell101   6820   8070  71753  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_0\/main_3
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 72854p
=======
Path Begin     : \Motor_Right_Decoder:Net_1251\/q
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 71824p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6969
-------------------------------------   ---- 
End-of-path arrival time (ps)           6969
=======
+ Data path delay                       5449
-------------------------------------   ---- 
End-of-path arrival time (ps)           5449
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q         macrocell104   1250   1250  65040  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/main_3  macrocell106   5719   6969  72854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1251\/q                                    macrocell93     1250   1250  68525  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell9   4199   5449  71824  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_4
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 72927p
=======
Path Begin     : \Motor_Right_Decoder:Net_1251\/q
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 71825p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6896
-------------------------------------   ---- 
End-of-path arrival time (ps)           6896
=======
+ Data path delay                       5449
-------------------------------------   ---- 
End-of-path arrival time (ps)           5449
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q  macrocell90   1250   1250  67259  RISE       1
\Motor_Left_Decoder:Net_1251\/main_4   macrocell79   5646   6896  72927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1251\/q                                    macrocell93     1250   1250  68525  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell8   4199   5449  71825  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:error\/main_5
Capture Clock  : \Motor_Right_Decoder:bQuadDec:error\/clock_0
Path slack     : 72958p
=======
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 71902p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6866
-------------------------------------   ---- 
End-of-path arrival time (ps)           6866
=======
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q     macrocell106   1250   1250  64020  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/main_5  macrocell104   5616   6866  72958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1
=======
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  69838  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  69838  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  69838  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell97     4291   7921  71902  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell97         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_0\/main_5
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 72958p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_1\/main_5
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 72016p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6866
-------------------------------------   ---- 
End-of-path arrival time (ps)           6866
=======
+ Data path delay                       7807
-------------------------------------   ---- 
End-of-path arrival time (ps)           7807
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q       macrocell106   1250   1250  64020  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/main_5  macrocell106   5616   6866  72958  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_0\/q       macrocell92   1250   1250  67083  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/main_5  macrocell91   6557   7807  72016  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 73143p
=======
Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Motor_Left_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 72308p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9691
-------------------------------------   ---- 
End-of-path arrival time (ps)           9691
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  62216  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  62216  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  62216  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell6    6191   9691  73143  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell6        0      0  RISE       1
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10525
-------------------------------------   ----- 
End-of-path arrival time (ps)           10525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q                macrocell89    1250   1250  59301  RISE       1
\Motor_Left_Decoder:bQuadDec:Stsreg\/status_2  statusicell5   9275  10525  72308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:Stsreg\/clock                 statusicell5        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73293p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:error\/main_5
Capture Clock  : \Motor_Right_Decoder:bQuadDec:error\/clock_0
Path slack     : 72343p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6531
-------------------------------------   ---- 
End-of-path arrival time (ps)           6531
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell6   1370   1370  70688  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell7      0   1370  70688  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell7   2260   3630  70688  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell83     2901   6531  73293  RISE       1
=======
+ Data path delay                       7480
-------------------------------------   ---- 
End-of-path arrival time (ps)           7480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q     macrocell106   1250   1250  64246  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/main_5  macrocell104   6230   7480  72343  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell83         0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 73322p
=======
Path Begin     : \Motor_Left_Decoder:Net_1251\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 72353p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
<<<<<<< HEAD
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9511
-------------------------------------   ---- 
End-of-path arrival time (ps)           9511
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  59664  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  59664  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  59664  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4    6011   9511  73322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell4        0      0  RISE       1
=======
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4920
-------------------------------------   ---- 
End-of-path arrival time (ps)           4920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1251\/q                                    macrocell79     1250   1250  68690  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell7   3670   4920  72353  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Net_1203\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 73325p
=======
Path Begin     : \Motor_Left_Decoder:Net_1251\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 72357p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6498
-------------------------------------   ---- 
End-of-path arrival time (ps)           6498
=======
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                                                     model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1203\/q                              macrocell86   1250   1250  63584  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell85   5248   6498  73325  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell85         0      0  RISE       1
=======
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                                                           model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1251\/q                                    macrocell79     1250   1250  68690  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell6   3666   4916  72357  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_5
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 73328p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 72422p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
=======
+ Data path delay                       7402
-------------------------------------   ---- 
End-of-path arrival time (ps)           7402
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_1\/q  macrocell91   1250   1250  67666  RISE       1
\Motor_Left_Decoder:Net_1251\/main_5     macrocell79   5245   6495  73328  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/clock_0    macrocell51         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/q       macrocell51   1250   1250  72422  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell52   6152   7402  72422  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/clock_0    macrocell52         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_4
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 73453p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 72422p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6370
-------------------------------------   ---- 
End-of-path arrival time (ps)           6370
=======
+ Data path delay                       7402
-------------------------------------   ---- 
End-of-path arrival time (ps)           7402
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q  macrocell90   1250   1250  67259  RISE       1
\Motor_Left_Decoder:Net_1203\/main_4   macrocell86   5120   6370  73453  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/clock_0    macrocell51         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/q  macrocell51    1250   1250  72422  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_1  macrocell102   6152   7402  72422  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:bQuadDec:error\/main_3
Capture Clock  : \Motor_Left_Decoder:bQuadDec:error\/clock_0
Path slack     : 73453p
=======
Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_1
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 72512p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6370
-------------------------------------   ---- 
End-of-path arrival time (ps)           6370
=======
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q       macrocell90   1250   1250  67259  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/main_3  macrocell90   5120   6370  73453  RISE       1
=======
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q       macrocell103   1250   1250  57032  RISE       1
\Motor_Right_Decoder:Net_1251\/main_1  macrocell93    6061   7311  72512  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:error\/main_2
Capture Clock  : \Motor_Right_Decoder:bQuadDec:error\/clock_0
Path slack     : 73626p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 72630p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6197
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
=======
+ Data path delay                       7193
-------------------------------------   ---- 
End-of-path arrival time (ps)           7193
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/q  macrocell102   1250   1250  64126  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/main_2   macrocell104   4947   6197  73626  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\/clock_0    macrocell50         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_0\/q       macrocell50   1250   1250  70926  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell51   5943   7193  72630  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/clock_0    macrocell51         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_0\/main_2
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 73626p
=======
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Right_Decoder:Net_1275\/main_0
Capture Clock  : \Motor_Right_Decoder:Net_1275\/clock_0
Path slack     : 72673p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6197
-------------------------------------   ---- 
End-of-path arrival time (ps)           6197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/q   macrocell102   1250   1250  64126  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/main_2  macrocell106   4947   6197  73626  RISE       1
=======
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  58000  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  58000  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  58000  RISE       1
\Motor_Right_Decoder:Net_1275\/main_0                             macrocell96     3651   7151  72673  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1275\/clock_0                     macrocell96         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 73774p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:bQuadDec:error\/main_3
Capture Clock  : \Motor_Right_Decoder:bQuadDec:error\/clock_0
Path slack     : 72735p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6050
-------------------------------------   ---- 
End-of-path arrival time (ps)           6050
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6    670    670  59263  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0    670  59263  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2720   3390  59263  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell80     2660   6050  73774  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell80         0      0  RISE       1
=======
+ Data path delay                       7089
-------------------------------------   ---- 
End-of-path arrival time (ps)           7089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q       macrocell104   1250   1250  61914  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/main_3  macrocell104   5839   7089  72735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:Net_1260\/main_1
Capture Clock  : \Motor_Left_Decoder:Net_1260\/clock_0
Path slack     : 73932p
=======
Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_0
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 73008p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
=======
+ Data path delay                       6815
-------------------------------------   ---- 
End-of-path arrival time (ps)           6815
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q  macrocell90   1250   1250  67259  RISE       1
\Motor_Left_Decoder:Net_1260\/main_1   macrocell89   4642   5892  73932  RISE       1
=======
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q       macrocell89   1250   1250  59301  RISE       1
\Motor_Left_Decoder:Net_1203\/main_0  macrocell86   5565   6815  73008  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1
=======
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_1\/main_3
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 73932p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_5
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 73524p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
=======
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q         macrocell90   1250   1250  67259  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/main_3  macrocell91   4642   5892  73932  RISE       1
=======
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_1\/q  macrocell91   1250   1250  68424  RISE       1
\Motor_Left_Decoder:Net_1251\/main_5     macrocell79   5049   6299  73524  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1
=======
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 73934p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_2
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 73655p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
=======
+ Data path delay                       6168
-------------------------------------   ---- 
End-of-path arrival time (ps)           6168
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/clock_0     macrocell45         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/q       macrocell45   1250   1250  73934  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell46   4639   5889  73934  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q  macrocell87   1250   1250  64234  RISE       1
\Motor_Left_Decoder:Net_1203\/main_2         macrocell86   4918   6168  73655  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/clock_0     macrocell46         0      0  RISE       1
=======
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:error\/main_1
Capture Clock  : \Motor_Right_Decoder:bQuadDec:error\/clock_0
Path slack     : 73945p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 73688p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5879
-------------------------------------   ---- 
End-of-path arrival time (ps)           5879
=======
+ Data path delay                       6135
-------------------------------------   ---- 
End-of-path arrival time (ps)           6135
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/q  macrocell101   1250   1250  64213  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/main_1   macrocell104   4629   5879  73945  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/q       macrocell102   1250   1250  64161  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_3  macrocell102   4885   6135  73688  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_0\/main_1
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 73945p
=======
Path Begin     : \Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 73732p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5879
-------------------------------------   ---- 
End-of-path arrival time (ps)           5879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/q   macrocell101   1250   1250  64213  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/main_1  macrocell106   4629   5879  73945  RISE       1
=======
+ Data path delay                       9101
-------------------------------------   ---- 
End-of-path arrival time (ps)           9101
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  58000  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  58000  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  58000  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell6    5601   9101  73732  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74188p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:error\/main_4
Capture Clock  : \Motor_Right_Decoder:bQuadDec:error\/clock_0
Path slack     : 73825p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
=======
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/clock_0     macrocell46         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/q  macrocell46   1250   1250  74188  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_2  macrocell88   4385   5635  74188  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_1\/q     macrocell105   1250   1250  65557  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/main_4  macrocell104   4748   5998  73825  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 74454p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Motor_Left_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 73856p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
=======
+ Data path delay                       8977
-------------------------------------   ---- 
End-of-path arrival time (ps)           8977
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/clock_0    macrocell48         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/q       macrocell48   1250   1250  74454  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell49   4119   5369  74454  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q          macrocell90    1250   1250  65904  RISE       1
\Motor_Left_Decoder:bQuadDec:Stsreg\/status_3  statusicell5   7727   8977  73856  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/clock_0    macrocell49         0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:Stsreg\/clock                 statusicell5        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_0
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 74560p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_1\/main_3
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 74215p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
=======
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q       macrocell89   1250   1250  58379  RISE       1
\Motor_Left_Decoder:Net_1203\/main_0  macrocell86   4013   5263  74560  RISE       1
=======
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q         macrocell104   1250   1250  61914  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/main_3  macrocell105   4358   5608  74215  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:bQuadDec:error\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:error\/clock_0
Path slack     : 74560p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:error\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_0\/main_3
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 74215p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
=======
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q             macrocell89   1250   1250  58379  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/main_0  macrocell90   4013   5263  74560  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:error\/q         macrocell104   1250   1250  61914  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/main_3  macrocell106   4358   5608  74215  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:Net_1260\/main_0
Capture Clock  : \Motor_Right_Decoder:Net_1260\/clock_0
Path slack     : 74806p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_1\/main_4
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 74405p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
=======
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q       macrocell103   1250   1250  62998  RISE       1
\Motor_Right_Decoder:Net_1260\/main_0  macrocell103   3768   5018  74806  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_1\/q       macrocell91   1250   1250  68424  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/main_4  macrocell91   4168   5418  74405  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 74920p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:error\/main_4
Capture Clock  : \Motor_Left_Decoder:bQuadDec:error\/clock_0
Path slack     : 74460p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
=======
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/clock_0    macrocell49         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/q  macrocell49    1250   1250  74920  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_2  macrocell101   3653   4903  74920  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_1\/q     macrocell91   1250   1250  68424  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/main_4  macrocell90   4114   5364  74460  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_6
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 74986p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_0\/main_4
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 74460p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
=======
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_0\/q  macrocell92   1250   1250  66753  RISE       1
\Motor_Left_Decoder:Net_1203\/main_6     macrocell86   3587   4837  74986  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_1\/q       macrocell91   1250   1250  68424  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/main_4  macrocell92   4114   5364  74460  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:error\/main_5
Capture Clock  : \Motor_Left_Decoder:bQuadDec:error\/clock_0
Path slack     : 74986p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_1\/main_5
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 74468p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
=======
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_0\/q     macrocell92   1250   1250  66753  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/main_5  macrocell90   3587   4837  74986  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q       macrocell106   1250   1250  64246  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/main_5  macrocell105   4105   5355  74468  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_5
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 74993p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_0\/main_5
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 74468p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
=======
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_1\/q  macrocell91   1250   1250  67666  RISE       1
\Motor_Left_Decoder:Net_1203\/main_5     macrocell86   3580   4830  74993  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_0\/q       macrocell106   1250   1250  64246  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/main_5  macrocell106   4105   5355  74468  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:error\/main_4
Capture Clock  : \Motor_Left_Decoder:bQuadDec:error\/clock_0
Path slack     : 74993p
=======
Path Begin     : \Motor_Right_Decoder:Net_1203\/q
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 74523p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
=======
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_1\/q     macrocell91   1250   1250  67666  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/main_4  macrocell90   3580   4830  74993  RISE       1
=======
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1203\/q                              macrocell100   1250   1250  61487  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell99    4051   5301  74523  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell99         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75092p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:error\/main_2
Capture Clock  : \Motor_Left_Decoder:bQuadDec:error\/clock_0
Path slack     : 74597p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
=======
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q       macrocell87   1250   1250  65076  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_3  macrocell87   3482   4732  75092  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q  macrocell88   1250   1250  69287  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/main_2   macrocell90   3977   5227  74597  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75185p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_0\/main_2
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 74597p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
=======
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\/clock_0     macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\/q  macrocell41   1250   1250  75185  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_0  macrocell87   3389   4639  75185  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q   macrocell88   1250   1250  69287  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/main_2  macrocell92   3977   5227  74597  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Motor_Left_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 75229p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 74617p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7604
-------------------------------------   ---- 
End-of-path arrival time (ps)           7604
=======
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q                macrocell89    1250   1250  58379  RISE       1
\Motor_Left_Decoder:bQuadDec:Stsreg\/status_2  statusicell5   6354   7604  75229  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/clock_0     macrocell45         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/q       macrocell45   1250   1250  74617  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell46   3957   5207  74617  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:Stsreg\/clock                 statusicell5        0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/clock_0     macrocell46         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75287p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:error\/main_2
Capture Clock  : \Motor_Right_Decoder:bQuadDec:error\/clock_0
Path slack     : 74622p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
=======
+ Data path delay                       5201
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/q       macrocell101   1250   1250  64213  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_3  macrocell101   3287   4537  75287  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/q  macrocell102   1250   1250  64161  RISE       1
\Motor_Right_Decoder:bQuadDec:error\/main_2   macrocell104   3951   5201  74622  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:error\/clock_0               macrocell104        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75299p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_3
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 74635p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
=======
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/q       macrocell102   1250   1250  64126  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_3  macrocell102   3275   4525  75299  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q  macrocell88   1250   1250  69287  RISE       1
\Motor_Left_Decoder:Net_1251\/main_3         macrocell79   3938   5188  74635  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1
=======
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Net_1203\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_1
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 75400p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_1\/main_4
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 74768p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
=======
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1203\/q       macrocell86   1250   1250  63584  RISE       1
\Motor_Left_Decoder:Net_1203\/main_1  macrocell86   3173   4423  75400  RISE       1
=======
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_1\/q       macrocell105   1250   1250  65557  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/main_4  macrocell105   3805   5055  74768  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:Net_1260\/main_0
Capture Clock  : \Motor_Left_Decoder:Net_1260\/clock_0
Path slack     : 75421p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_0\/main_4
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 74768p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
=======
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q       macrocell89   1250   1250  58379  RISE       1
\Motor_Left_Decoder:Net_1260\/main_0  macrocell89   3153   4403  75421  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_1\/q       macrocell105   1250   1250  65557  RISE       1
\Motor_Right_Decoder:bQuadDec:state_0\/main_4  macrocell106   3805   5055  74768  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:state_0\/clock_0             macrocell106        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_1\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 75421p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:bQuadDec:error\/main_3
Capture Clock  : \Motor_Left_Decoder:bQuadDec:error\/clock_0
Path slack     : 74777p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
=======
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q               macrocell89   1250   1250  58379  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/main_0  macrocell91   3153   4403  75421  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q       macrocell90   1250   1250  65904  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/main_3  macrocell90   3796   5046  74777  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_0\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 75451p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_0\/main_3
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 74777p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
=======
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1260\/q               macrocell89   1250   1250  58379  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/main_0  macrocell92   3122   4372  75451  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:error\/q         macrocell90   1250   1250  65904  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/main_3  macrocell92   3796   5046  74777  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Net_1251\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_0
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 75469p
=======
Path Begin     : \Motor_Left_Decoder:Net_1203\/q
Path End       : \Motor_Left_Decoder:Net_1203\/main_1
Capture Clock  : \Motor_Left_Decoder:Net_1203\/clock_0
Path slack     : 74780p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
=======
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1
=======
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1251\/q       macrocell79   1250   1250  67010  RISE       1
\Motor_Left_Decoder:Net_1251\/main_0  macrocell79   3105   4355  75469  RISE       1
=======
\Motor_Left_Decoder:Net_1203\/q       macrocell86   1250   1250  57723  RISE       1
\Motor_Left_Decoder:Net_1203\/main_1  macrocell86   3793   5043  74780  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1
=======
\Motor_Left_Decoder:Net_1203\/clock_0                      macrocell86         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75483p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74889p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
=======
+ Data path delay                       4935
-------------------------------------   ---- 
End-of-path arrival time (ps)           4935
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/clock_0     macrocell42         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/q       macrocell42   1250   1250  75483  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell43   3090   4340  75483  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/clock_0     macrocell46         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_2\/q  macrocell46   1250   1250  74889  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_2  macrocell88   3685   4935  74889  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/clock_0     macrocell43         0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/q
<<<<<<< HEAD
Path End       : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75498p
=======
Path End       : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 74912p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
=======
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/clock_0     macrocell42         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/q  macrocell42   1250   1250  75483  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_1  macrocell87   3075   4325  75498  RISE       1
=======
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/q       macrocell42   1250   1250  74912  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell43   3661   4911  74912  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/clock_0     macrocell43         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_5
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 75670p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 74912p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
=======
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/clock_0     macrocell42         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_1\/q  macrocell105   1250   1250  67592  RISE       1
\Motor_Right_Decoder:Net_1203\/main_5     macrocell100   2903   4153  75670  RISE       1
=======
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/q  macrocell42   1250   1250  74912  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_1  macrocell87   3661   4911  74912  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:state_1\/main_4
Capture Clock  : \Motor_Right_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 75673p
=======
Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:Net_1260\/main_0
Capture Clock  : \Motor_Left_Decoder:Net_1260\/clock_0
Path slack     : 75298p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
=======
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:state_1\/q       macrocell105   1250   1250  67592  RISE       1
\Motor_Right_Decoder:bQuadDec:state_1\/main_4  macrocell105   2900   4150  75673  RISE       1
=======
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q       macrocell89   1250   1250  59301  RISE       1
\Motor_Left_Decoder:Net_1260\/main_0  macrocell89   3275   4525  75298  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:state_1\/clock_0             macrocell105        0      0  RISE       1
=======
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Net_1203\/q
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75676p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75321p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
=======
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT  slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1203\/q                              macrocell100   1250   1250  62650  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell99    2897   4147  75676  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                          clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell99         0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/q       macrocell87   1250   1250  64234  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_3  macrocell87   3252   4502  75321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:Net_1203\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_1
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 75676p
=======
Path Begin     : \Motor_Right_Decoder:Net_1251\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_0
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 75448p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
=======
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1203\/q       macrocell100   1250   1250  62650  RISE       1
\Motor_Right_Decoder:Net_1203\/main_1  macrocell100   2897   4147  75676  RISE       1
=======
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1251\/q       macrocell93   1250   1250  68525  RISE       1
\Motor_Right_Decoder:Net_1251\/main_0  macrocell93   3125   4375  75448  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:error\/q
Path End       : \Motor_Left_Decoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Motor_Left_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 75698p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_1\/main_2
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 75506p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
=======
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:error\/q          macrocell90    1250   1250  67259  RISE       1
\Motor_Left_Decoder:bQuadDec:Stsreg\/status_3  statusicell5   5885   7135  75698  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q   macrocell88   1250   1250  69287  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/main_2  macrocell91   3067   4317  75506  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:Stsreg\/clock                 statusicell5        0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 75709p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75640p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4115
-------------------------------------   ---- 
End-of-path arrival time (ps)           4115
=======
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\/clock_0    macrocell47         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\/q       macrocell47   1250   1250  75709  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell48   2865   4115  75709  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q       macrocell88   1250   1250  69287  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_3  macrocell88   2934   4184  75640  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/clock_0    macrocell48         0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75709p
=======
Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_0
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 75897p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4115
-------------------------------------   ---- 
End-of-path arrival time (ps)           4115
=======
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\/clock_0    macrocell47         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_0\/q  macrocell47    1250   1250  75709  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_0  macrocell101   2865   4115  75709  RISE       1
=======
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q       macrocell103   1250   1250  57032  RISE       1
\Motor_Right_Decoder:Net_1203\/main_0  macrocell100   2677   3927  75897  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1251\/q
Path End       : \Motor_Right_Decoder:Net_1251\/main_0
Capture Clock  : \Motor_Right_Decoder:Net_1251\/clock_0
Path slack     : 75788p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1251\/q       macrocell93   1250   1250  68858  RISE       1
\Motor_Right_Decoder:Net_1251\/main_0  macrocell93   2786   4036  75788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1251\/clock_0                     macrocell93         0      0  RISE       1

=======
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1

>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df


++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_0\/main_5
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 75882p
=======
Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:Net_1260\/main_0
Capture Clock  : \Motor_Right_Decoder:Net_1260\/clock_0
Path slack     : 75897p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
=======
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_0\/q       macrocell92   1250   1250  66753  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/main_5  macrocell92   2691   3941  75882  RISE       1
=======
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q       macrocell103   1250   1250  57032  RISE       1
\Motor_Right_Decoder:Net_1260\/main_0  macrocell103   2677   3927  75897  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Left_Decoder:Net_1260\/main_2
Capture Clock  : \Motor_Left_Decoder:Net_1260\/clock_0
Path slack     : 75888p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 75978p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
=======
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_1\/q  macrocell91   1250   1250  67666  RISE       1
\Motor_Left_Decoder:Net_1260\/main_2     macrocell89   2685   3935  75888  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\/clock_0     macrocell44         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\/q       macrocell44   1250   1250  75978  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell45   2595   3845  75978  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/clock_0     macrocell45         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_1\/main_4
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 75888p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75979p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
=======
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_1\/q       macrocell91   1250   1250  67666  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/main_4  macrocell91   2685   3935  75888  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\/clock_0     macrocell44         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\/q  macrocell44   1250   1250  75978  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_0  macrocell88   2594   3844  75979  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_0\/main_4
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 75896p
=======
Path Begin     : \Motor_Right_Decoder:Net_1203\/q
Path End       : \Motor_Right_Decoder:Net_1203\/main_1
Capture Clock  : \Motor_Right_Decoder:Net_1203\/clock_0
Path slack     : 76043p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
=======
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_1\/q       macrocell91   1250   1250  67666  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/main_4  macrocell92   2678   3928  75896  RISE       1
=======
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1203\/q       macrocell100   1250   1250  61487  RISE       1
\Motor_Right_Decoder:Net_1203\/main_1  macrocell100   2530   3780  76043  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1
=======
\Motor_Right_Decoder:Net_1203\/clock_0                     macrocell100        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Left_Decoder:Net_1260\/main_3
Capture Clock  : \Motor_Left_Decoder:Net_1260\/clock_0
Path slack     : 75899p
=======
Path Begin     : \Motor_Left_Decoder:Net_1251\/q
Path End       : \Motor_Left_Decoder:Net_1251\/main_0
Capture Clock  : \Motor_Left_Decoder:Net_1251\/clock_0
Path slack     : 76046p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
=======
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_0\/q  macrocell92   1250   1250  66753  RISE       1
\Motor_Left_Decoder:Net_1260\/main_3     macrocell89   2674   3924  75899  RISE       1
=======
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1251\/q       macrocell79   1250   1250  68690  RISE       1
\Motor_Left_Decoder:Net_1251\/main_0  macrocell79   2527   3777  76046  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1
=======
\Motor_Left_Decoder:Net_1251\/clock_0                      macrocell79         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_1\/main_5
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_1\/clock_0
Path slack     : 75899p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76259p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
=======
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_0\/q       macrocell92   1250   1250  66753  RISE       1
\Motor_Left_Decoder:bQuadDec:state_1\/main_5  macrocell91   2674   3924  75899  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/clock_0    macrocell49         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/q  macrocell49    1250   1250  76259  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_2  macrocell101   2314   3564  76259  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:state_1\/clock_0              macrocell91         0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 75949p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:error\/main_5
Capture Clock  : \Motor_Left_Decoder:bQuadDec:error\/clock_0
Path slack     : 76265p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
=======
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\/clock_0     macrocell41         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_0\/q       macrocell41   1250   1250  75185  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell42   2625   3875  75949  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_0\/q     macrocell92   1250   1250  67083  RISE       1
\Motor_Left_Decoder:bQuadDec:error\/main_5  macrocell90   2309   3559  76265  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_1\/clock_0     macrocell42         0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:error\/clock_0                macrocell90         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75956p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:state_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:state_0\/main_5
Capture Clock  : \Motor_Left_Decoder:bQuadDec:state_0\/clock_0
Path slack     : 76265p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
=======
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/clock_0    macrocell48         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/q  macrocell48    1250   1250  74454  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_1  macrocell101   2618   3868  75956  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:state_0\/q       macrocell92   1250   1250  67083  RISE       1
\Motor_Left_Decoder:bQuadDec:state_0\/main_5  macrocell92   2309   3559  76265  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:state_0\/clock_0              macrocell92         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76270p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76268p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
=======
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/clock_0    macrocell52         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/q  macrocell52    1250   1250  76270  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_2  macrocell102   2303   3553  76270  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/clock_0     macrocell45         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/q  macrocell45   1250   1250  74617  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_1  macrocell88   2305   3555  76268  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76274p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76271p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
=======
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/clock_0     macrocell43         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/q  macrocell43   1250   1250  76274  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_2  macrocell87   2299   3549  76274  RISE       1
=======
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/q       macrocell48   1250   1250  76271  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell49   2302   3552  76271  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76279p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76271p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
=======
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/clock_0    macrocell51         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/q       macrocell51   1250   1250  76279  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell52   2294   3544  76279  RISE       1
=======
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_delayed_1\/q  macrocell48    1250   1250  76271  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_1  macrocell101   2302   3552  76271  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/clock_0    macrocell52         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76279p
=======
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76273p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
=======
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/clock_0    macrocell51         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_1\/q  macrocell51    1250   1250  76279  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_1  macrocell102   2294   3544  76279  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/clock_0     macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_A_delayed_2\/q  macrocell43   1250   1250  76273  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/main_2  macrocell87   2300   3550  76273  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1
=======
\Motor_Left_Decoder:bQuadDec:quad_A_filt\/clock_0          macrocell87         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76326p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76273p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
=======
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/clock_0     macrocell45         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/q  macrocell45   1250   1250  73934  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_1  macrocell88   2247   3497  76326  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/clock_0    macrocell52         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_B_delayed_2\/q  macrocell52    1250   1250  76273  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/main_2  macrocell102   2300   3550  76273  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_B_filt\/clock_0         macrocell102        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 76330p
=======
Path Begin     : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/q
Path End       : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76285p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\/clock_0     macrocell44         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\/q       macrocell44   1250   1250  76330  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell45   2244   3494  76330  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/q       macrocell101   1250   1250  66612  RISE       1
\Motor_Right_Decoder:bQuadDec:quad_A_filt\/main_3  macrocell101   2289   3539  76285  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_1\/clock_0     macrocell45         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76330p
=======
Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Motor_Right_Decoder:bQuadDec:Stsreg\/clock
Path slack     : 76493p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
=======
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\/clock_0     macrocell44         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_delayed_0\/q  macrocell44   1250   1250  76330  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_0  macrocell88   2244   3494  76330  RISE       1
=======
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Right_Decoder:Net_1260\/q                macrocell103   1250   1250  57032  RISE       1
\Motor_Right_Decoder:bQuadDec:Stsreg\/status_2  statusicell7   5091   6341  76493  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1
=======
\Motor_Right_Decoder:bQuadDec:Stsreg\/clock                statusicell7        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/q
Path End       : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76334p
=======
Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 76497p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
<<<<<<< HEAD
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
=======
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           6836
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/q       macrocell88   1250   1250  64511  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/main_3  macrocell88   2239   3489  76334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:bQuadDec:quad_B_filt\/clock_0          macrocell88         0      0  RISE       1
=======
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q                             macrocell89    1250   1250  59301  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell4   5586   6836  76497  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell4        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Decoder:Net_1260\/q
Path End       : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
<<<<<<< HEAD
Path slack     : 76700p
=======
Path slack     : 79377p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6634
-------------------------------------   ---- 
End-of-path arrival time (ps)           6634
=======
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Net_1260\/clock_0                     macrocell103        0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
<<<<<<< HEAD
\Motor_Right_Decoder:Net_1260\/q                             macrocell103   1250   1250  62998  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell6   5384   6634  76700  RISE       1
=======
\Motor_Right_Decoder:Net_1260\/q                             macrocell103   1250   1250  57032  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell6   2706   3956  79377  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\Motor_Right_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Decoder:Net_1260\/q
Path End       : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 78921p
=======
Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983946p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4412
-------------------------------------   ---- 
End-of-path arrival time (ps)           4412
=======
+ Data path delay                       9994
-------------------------------------   ---- 
End-of-path arrival time (ps)           9994
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Net_1260\/clock_0                      macrocell89         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Motor_Left_Decoder:Net_1260\/q                             macrocell89    1250   1250  58379  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell4   3162   4412  78921  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Motor_Left_Decoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell4        0      0  RISE       1
=======
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  981900  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  981900  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  981900  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   6494   9994  983946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 985615p
=======
Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 984113p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8325
-------------------------------------   ---- 
End-of-path arrival time (ps)           8325
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15387
-------------------------------------   ----- 
End-of-path arrival time (ps)           15387
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:timer_enable\/q             macrocell77     1250   1250  981244  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   7075   8325  985615  RISE       1
=======
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  981900  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  981900  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  981900  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell11     6230   9730  984113  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell11     3350  13080  984113  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2308  15387  984113  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1
=======
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell3        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 985616p
=======
Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 985166p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8324
-------------------------------------   ---- 
End-of-path arrival time (ps)           8324
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11324
-------------------------------------   ----- 
End-of-path arrival time (ps)           11324
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:timer_enable\/q             macrocell77     1250   1250  981244  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell5   7074   8324  985616  RISE       1
=======
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  981900  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  981900  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  981900  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_2      macrocell78     7824  11324  985166  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
<<<<<<< HEAD
Path End       : \Timer_1:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 985867p
=======
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 985200p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10623
-------------------------------------   ----- 
End-of-path arrival time (ps)           10623
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8740
-------------------------------------   ---- 
End-of-path arrival time (ps)           8740
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  982865  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  982865  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  982865  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_2      macrocell78     7123  10623  985867  RISE       1
=======
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  981900  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  981900  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  981900  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   5240   8740  985200  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:timer_enable\/main_0
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 987244p
=======
Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987366p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9246
-------------------------------------   ---- 
End-of-path arrival time (ps)           9246
=======
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  987244  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_0                 macrocell77    8036   9246  987244  RISE       1
=======
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:timer_enable\/q             macrocell77     1250   1250  984608  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell5   5324   6574  987366  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1
=======
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987366p
=======
Path Begin     : \Timer_1:TimerUDB:run_mode\/q
Path End       : \Timer_1:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 987560p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
=======
+ Data path delay                       8930
-------------------------------------   ---- 
End-of-path arrival time (ps)           8930
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  982865  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  982865  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  982865  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   3074   6574  987366  RISE       1
=======
\Timer_1:TimerUDB:run_mode\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:run_mode\/q           macrocell73   1250   1250  982658  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_1  macrocell78   7680   8930  987560  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1
=======
\Timer_1:TimerUDB:trig_disable\/clock_0                    macrocell78         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987368p
=======
Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987918p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
=======
+ Data path delay                       6022
-------------------------------------   ---- 
End-of-path arrival time (ps)           6022
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
<<<<<<< HEAD
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  982865  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  982865  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  982865  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   3072   6572  987368  RISE       1
=======
\Timer_1:TimerUDB:timer_enable\/q             macrocell77     1250   1250  984608  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   4772   6022  987918  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell5       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 987376p
=======
Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 989096p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12124
-------------------------------------   ----- 
End-of-path arrival time (ps)           12124
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7394
-------------------------------------   ---- 
End-of-path arrival time (ps)           7394
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  982865  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  982865  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  982865  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell11     2950   6450  987376  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell11     3350   9800  987376  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2324  12124  987376  RISE       1
=======
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  989096  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_1             macrocell74    6184   7394  989096  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:run_mode\/main_0
Capture Clock  : \Timer_1:TimerUDB:run_mode\/clock_0
Path slack     : 990063p
=======
Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 989118p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
=======
+ Data path delay                       7372
-------------------------------------   ---- 
End-of-path arrival time (ps)           7372
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
<<<<<<< HEAD
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  987244  RISE       1
\Timer_1:TimerUDB:run_mode\/main_0                     macrocell73    5217   6427  990063  RISE       1
=======
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  989096  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_1             macrocell75    6162   7372  989118  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:run_mode\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 990354p
=======
Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 989118p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
=======
+ Data path delay                       7372
-------------------------------------   ---- 
End-of-path arrival time (ps)           7372
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:int_capt_count_1\/q       macrocell74   1250   1250  990354  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_3  macrocell75   4886   6136  990354  RISE       1
=======
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  989096  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_1                macrocell76    6162   7372  989118  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990354p
=======
Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:timer_enable\/main_0
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 990590p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
=======
+ Data path delay                       5900
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:int_capt_count_1\/q    macrocell74   1250   1250  990354  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_3  macrocell76   4886   6136  990354  RISE       1
=======
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  990590  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_0                 macrocell77    4690   5900  990590  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Timer_1:TimerUDB:capt_int_temp\/clock_0                   macrocell76         0      0  RISE       1
=======
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 990529p
=======
Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 990725p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5961
-------------------------------------   ---- 
End-of-path arrival time (ps)           5961
=======
+ Data path delay                       5765
-------------------------------------   ---- 
End-of-path arrival time (ps)           5765
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:int_capt_count_0\/q       macrocell75   1250   1250  990529  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_5  macrocell74   4711   5961  990529  RISE       1
=======
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  990725  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_0             macrocell74    4555   5765  990725  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991311p
=======
Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 990738p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
=======
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
<<<<<<< HEAD
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  991311  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_1             macrocell74    3969   5179  991311  RISE       1
=======
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  990725  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_0             macrocell75    4542   5752  990738  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1
=======
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
<<<<<<< HEAD
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991338p
=======
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990738p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5152
-------------------------------------   ---- 
End-of-path arrival time (ps)           5152
=======
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
<<<<<<< HEAD
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  991338  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_0             macrocell74    3942   5152  991338  RISE       1
=======
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  990725  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_0                macrocell76    4542   5752  990738  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1
=======
\Timer_1:TimerUDB:capt_int_temp\/clock_0                   macrocell76         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992025p
=======
Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:trig_disable\/main_0
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 992451p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
=======
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  991311  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_1             macrocell75    3255   4465  992025  RISE       1
=======
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:timer_enable\/q       macrocell77   1250   1250  984608  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_0  macrocell78   2789   4039  992451  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1
=======
\Timer_1:TimerUDB:trig_disable\/clock_0                    macrocell78         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992025p
=======
Path Begin     : \Timer_1:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992464p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
=======
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  991311  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_1                macrocell76    3255   4465  992025  RISE       1
=======
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:int_capt_count_0\/q       macrocell75   1250   1250  992464  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_5  macrocell75   2776   4026  992464  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992035p
=======
Path Begin     : \Timer_1:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992464p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
=======
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  991338  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_0             macrocell75    3245   4455  992035  RISE       1
=======
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:int_capt_count_0\/q    macrocell75   1250   1250  992464  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_5  macrocell76   2776   4026  992464  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992035p
=======
Path Begin     : \Timer_1:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992473p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4455
-------------------------------------   ---- 
End-of-path arrival time (ps)           4455
=======
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  991338  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_0                macrocell76    3245   4455  992035  RISE       1
=======
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:int_capt_count_0\/q       macrocell75   1250   1250  992464  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_5  macrocell74   2767   4017  992473  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Timer_1:TimerUDB:capt_int_temp\/clock_0                   macrocell76         0      0  RISE       1
=======
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:run_mode\/q
Path End       : \Timer_1:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 992043p
=======
Path Begin     : \Timer_1:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992652p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
=======
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:run_mode\/clock_0                        macrocell73         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:run_mode\/q           macrocell73   1250   1250  986699  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_1  macrocell78   3197   4447  992043  RISE       1
=======
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:int_capt_count_1\/q       macrocell74   1250   1250  992652  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_3  macrocell74   2588   3838  992652  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:trig_disable\/main_0
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 992622p
=======
Path Begin     : \Timer_1:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992656p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
=======
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:timer_enable\/q       macrocell77   1250   1250  981244  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_0  macrocell78   2618   3868  992622  RISE       1
=======
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:int_capt_count_1\/q       macrocell74   1250   1250  992652  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_3  macrocell75   2584   3834  992656  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:int_capt_count_1\/q
<<<<<<< HEAD
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992631p
=======
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992656p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
=======
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:int_capt_count_1\/q       macrocell74   1250   1250  990354  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_3  macrocell74   2609   3859  992631  RISE       1
=======
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:int_capt_count_1\/q    macrocell74   1250   1250  992652  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_3  macrocell76   2584   3834  992656  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                macrocell74         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:trig_disable\/q
Path End       : \Timer_1:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
<<<<<<< HEAD
Path slack     : 992922p
=======
Path slack     : 992929p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
=======
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
<<<<<<< HEAD
\Timer_1:TimerUDB:trig_disable\/q       macrocell78   1250   1250  992922  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_2  macrocell77   2318   3568  992922  RISE       1
=======
\Timer_1:TimerUDB:trig_disable\/q       macrocell78   1250   1250  992929  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_2  macrocell77   2311   3561  992929  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:trig_disable\/q
Path End       : \Timer_1:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
<<<<<<< HEAD
Path slack     : 992922p
=======
Path slack     : 992929p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
=======
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
<<<<<<< HEAD
\Timer_1:TimerUDB:trig_disable\/q       macrocell78   1250   1250  992922  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_4  macrocell78   2318   3568  992922  RISE       1
=======
\Timer_1:TimerUDB:trig_disable\/q       macrocell78   1250   1250  992929  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_4  macrocell78   2311   3561  992929  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:run_mode\/main_0
Capture Clock  : \Timer_1:TimerUDB:run_mode\/clock_0
Path slack     : 992953p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  990590  RISE       1
\Timer_1:TimerUDB:run_mode\/main_0                     macrocell73    2327   3537  992953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:run_mode\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992923p
=======
Path Begin     : \Timer_1:TimerUDB:capt_int_temp\/q
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995338p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
=======
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:int_capt_count_0\/q       macrocell75   1250   1250  990529  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_5  macrocell75   2317   3567  992923  RISE       1
=======
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:capt_int_temp\/q         macrocell76    1250   1250  995338  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2912   4162  995338  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992923p
=======
Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144350p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16126
-------------------------------------   ----- 
End-of-path arrival time (ps)           16126
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:int_capt_count_0\/q    macrocell75   1250   1250  990529  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_5  macrocell76   2317   3567  992923  RISE       1
=======
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q                      macrocell56     1250   1250  2144350  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell3      8620   9870  2144350  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350  13220  2144350  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2906  16126  2144350  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                   macrocell76         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Timer_1:TimerUDB:capt_int_temp\/q
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995326p
=======
Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149328p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11978
-------------------------------------   ----- 
End-of-path arrival time (ps)           11978
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                   macrocell76         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:capt_int_temp\/q         macrocell76    1250   1250  995326  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2924   4174  995326  RISE       1
=======
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell58   1250   1250  2149328  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell6    4445   5695  2149328  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350   9045  2149328  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2933  11978  2149328  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
<<<<<<< HEAD
Path slack     : 2142681p
=======
Path slack     : 2151128p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       23486
-------------------------------------   ----- 
End-of-path arrival time (ps)           23486
=======
+ Data path delay                       15039
-------------------------------------   ----- 
End-of-path arrival time (ps)           15039
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2142681  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell4      9677  13257  2142681  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell4      3350  16607  2142681  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    6879  23486  2142681  RISE       1
=======
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q        macrocell56    1250   1250  2144350  RISE       1
\UART_1:BUART:tx_status_0\/main_4  macrocell4     8123   9373  2151128  RISE       1
\UART_1:BUART:tx_status_0\/q       macrocell4     3350  12723  2151128  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0  statusicell1   2315  15039  2151128  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2145876p
=======
Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2152048p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
<<<<<<< HEAD
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14601
-------------------------------------   ----- 
End-of-path arrival time (ps)           14601
=======
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11108
-------------------------------------   ----- 
End-of-path arrival time (ps)           11108
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q                      macrocell56     1250   1250  2145876  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell3      7688   8938  2145876  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell3      3350  12288  2145876  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2312  14601  2145876  RISE       1
=======
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150161  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell56    10918  11108  2152048  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1
=======
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2148023p
=======
Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2152086p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       18144
-------------------------------------   ----- 
End-of-path arrival time (ps)           18144
=======
+ Data path delay                       11071
-------------------------------------   ----- 
End-of-path arrival time (ps)           11071
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q      macrocell60    1250   1250  2148023  RISE       1
\UART_1:BUART:rx_status_4\/main_0  macrocell8     9359  10609  2148023  RISE       1
\UART_1:BUART:rx_status_4\/q       macrocell8     3350  13959  2148023  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4  statusicell2   4185  18144  2148023  RISE       1
=======
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell66   1250   1250  2146639  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell59   9821  11071  2152086  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1
=======
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148800p
=======
Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2152086p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
<<<<<<< HEAD
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12507
-------------------------------------   ----- 
End-of-path arrival time (ps)           12507
=======
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11071
-------------------------------------   ----- 
End-of-path arrival time (ps)           11071
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q     macrocell58   1250   1250  2148800  RISE       1
\UART_1:BUART:rx_counter_load\/main_0  macrocell6    5651   6901  2148800  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell6    3350  10251  2148800  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2256  12507  2148800  RISE       1
=======
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell66   1250   1250  2146639  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell67   9821  11071  2152086  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1
=======
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2149899p
=======
Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2152139p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       13257
-------------------------------------   ----- 
End-of-path arrival time (ps)           13257
=======
+ Data path delay                       11018
-------------------------------------   ----- 
End-of-path arrival time (ps)           11018
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2142681  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell55     9677  13257  2149899  RISE       1
=======
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell65   1250   1250  2144496  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell59   9768  11018  2152139  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2150679p
=======
Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2152139p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9978
-------------------------------------   ---- 
End-of-path arrival time (ps)           9978
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11018
-------------------------------------   ----- 
End-of-path arrival time (ps)           11018
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell55     1250   1250  2149784  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   8728   9978  2150679  RISE       1
=======
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell65   1250   1250  2144496  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell67   9768  11018  2152139  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2151893p
=======
Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152477p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8764
-------------------------------------   ---- 
End-of-path arrival time (ps)           8764
=======
+ Data path delay                       8179
-------------------------------------   ---- 
End-of-path arrival time (ps)           8179
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell59     1250   1250  2151768  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   7514   8764  2151893  RISE       1
=======
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150161  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   7989   8179  2152477  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1
=======
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152234p
=======
Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152678p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8423
-------------------------------------   ---- 
End-of-path arrival time (ps)           8423
=======
+ Data path delay                       7979
-------------------------------------   ---- 
End-of-path arrival time (ps)           7979
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2152019  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   8233   8423  2152234  RISE       1
=======
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell63     1250   1250  2152678  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   6729   7979  2152678  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1
=======
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152422p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2152993p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

<<<<<<< HEAD
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
=======
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10164
-------------------------------------   ----- 
End-of-path arrival time (ps)           10164
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell63     1250   1250  2152422  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   6985   8235  2152422  RISE       1
=======
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2152993  RISE       1
\UART_1:BUART:pollcount_0\/main_2        macrocell66   8224  10164  2152993  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1
=======
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152824p
=======
Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2153227p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7833
-------------------------------------   ---- 
End-of-path arrival time (ps)           7833
=======
+ Data path delay                       9930
-------------------------------------   ---- 
End-of-path arrival time (ps)           9930
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell58     1250   1250  2148800  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6583   7833  2152824  RISE       1
=======
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell56   1250   1250  2144350  RISE       1
\UART_1:BUART:txn\/main_4    macrocell53   8680   9930  2153227  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2153117p
=======
Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2153227p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10040
-------------------------------------   ----- 
End-of-path arrival time (ps)           10040
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9930
-------------------------------------   ---- 
End-of-path arrival time (ps)           9930
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell55   1250   1250  2149784  RISE       1
\UART_1:BUART:txn\/main_2    macrocell53   8790  10040  2153117  RISE       1
=======
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell56   1250   1250  2144350  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell54   8680   9930  2153227  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1
=======
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2153117p
=======
Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2153254p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       10040
-------------------------------------   ----- 
End-of-path arrival time (ps)           10040
=======
+ Data path delay                       12912
-------------------------------------   ----- 
End-of-path arrival time (ps)           12912
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell55   1250   1250  2149784  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell57   8790  10040  2153117  RISE       1
=======
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2153254  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell8      2304   5884  2153254  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell8      3350   9234  2153254  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell2    3678  12912  2153254  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1
=======
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153179p
=======
Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153268p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163537

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10358
-------------------------------------   ----- 
End-of-path arrival time (ps)           10358
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7388
-------------------------------------   ---- 
End-of-path arrival time (ps)           7388
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell60     1250   1250  2148023  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   9108  10358  2153179  RISE       1
=======
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell55     1250   1250  2150670  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   6138   7388  2153268  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2153502p
=======
Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2153286p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9655
-------------------------------------   ---- 
End-of-path arrival time (ps)           9655
=======
+ Data path delay                       9870
-------------------------------------   ---- 
End-of-path arrival time (ps)           9870
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell65   1250   1250  2151673  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell67   8405   9655  2153502  RISE       1
=======
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell56   1250   1250  2144350  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell55   8620   9870  2153286  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1
=======
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2153683p
=======
Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2153286p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9473
-------------------------------------   ---- 
End-of-path arrival time (ps)           9473
=======
+ Data path delay                       9870
-------------------------------------   ---- 
End-of-path arrival time (ps)           9870
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell55   1250   1250  2149784  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell54   8223   9473  2153683  RISE       1
=======
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell56   1250   1250  2144350  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell57   8620   9870  2153286  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1
=======
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2153683p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2153397p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9473
-------------------------------------   ---- 
End-of-path arrival time (ps)           9473
=======
+ Data path delay                       9760
-------------------------------------   ---- 
End-of-path arrival time (ps)           9760
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell55   1250   1250  2149784  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell56   8223   9473  2153683  RISE       1
=======
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2153397  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell66   7820   9760  2153397  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1
=======
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2154030p
=======
Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2153442p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       9127
-------------------------------------   ---- 
End-of-path arrival time (ps)           9127
=======
+ Data path delay                       9715
-------------------------------------   ---- 
End-of-path arrival time (ps)           9715
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1
=======
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\UART_1:BUART:pollcount_1\/q      macrocell65   1250   1250  2151673  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell59   7877   9127  2154030  RISE       1
=======
\UART_1:BUART:tx_state_0\/q       macrocell55   1250   1250  2150670  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell56   8465   9715  2153442  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1
=======
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2154209p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2153736p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8948
-------------------------------------   ---- 
End-of-path arrival time (ps)           8948
=======
+ Data path delay                       9420
-------------------------------------   ---- 
End-of-path arrival time (ps)           9420
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell56   1250   1250  2145876  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell55   7698   8948  2154209  RISE       1
=======
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2152993  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell63   7480   9420  2153736  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1
=======
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2154334p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2153736p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8823
-------------------------------------   ---- 
End-of-path arrival time (ps)           8823
=======
+ Data path delay                       9420
-------------------------------------   ---- 
End-of-path arrival time (ps)           9420
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell57   1250   1250  2154334  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell55   7573   8823  2154334  RISE       1
=======
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2152993  RISE       1
\UART_1:BUART:pollcount_1\/main_2        macrocell65   7480   9420  2153736  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1
=======
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2154442p
=======
Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2153777p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8715
-------------------------------------   ---- 
End-of-path arrival time (ps)           8715
=======
+ Data path delay                       9380
-------------------------------------   ---- 
End-of-path arrival time (ps)           9380
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2154442  RISE       1
\UART_1:BUART:pollcount_1\/main_2        macrocell65   6775   8715  2154442  RISE       1
=======
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell57   1250   1250  2153777  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell56   8130   9380  2153777  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2154442p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2153962p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8715
-------------------------------------   ---- 
End-of-path arrival time (ps)           8715
=======
+ Data path delay                       9195
-------------------------------------   ---- 
End-of-path arrival time (ps)           9195
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2154442  RISE       1
\UART_1:BUART:pollcount_0\/main_2        macrocell66   6775   8715  2154442  RISE       1
=======
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2153962  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell59   7255   9195  2153962  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2154477p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2154007p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8680
-------------------------------------   ---- 
End-of-path arrival time (ps)           8680
=======
+ Data path delay                       9150
-------------------------------------   ---- 
End-of-path arrival time (ps)           9150
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell54   1250   1250  2146152  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell55   7430   8680  2154477  RISE       1
=======
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2153962  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell60   7210   9150  2154007  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1
=======
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154733p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2154007p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
=======
+ Data path delay                       9150
-------------------------------------   ---- 
End-of-path arrival time (ps)           9150
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell54     1250   1250  2146152  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4673   5923  2154733  RISE       1
=======
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2153962  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell61   7210   9150  2154007  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2154853p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2154007p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
=======
+ Data path delay                       9150
-------------------------------------   ---- 
End-of-path arrival time (ps)           9150
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2154853  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell65   6364   8304  2154853  RISE       1
=======
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2153962  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell62   7210   9150  2154007  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1
=======
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2154853p
=======
Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2154238p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
=======
+ Data path delay                       8919
-------------------------------------   ---- 
End-of-path arrival time (ps)           8919
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2154853  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell66   6364   8304  2154853  RISE       1
=======
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell63   1250   1250  2152678  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell60   7669   8919  2154238  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1
=======
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155235p
=======
Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2154238p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7921
-------------------------------------   ---- 
End-of-path arrival time (ps)           7921
=======
+ Data path delay                       8919
-------------------------------------   ---- 
End-of-path arrival time (ps)           8919
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1
=======
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\UART_1:BUART:pollcount_0\/q       macrocell66   1250   1250  2151536  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell59   6671   7921  2155235  RISE       1
=======
\UART_1:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2152678  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell61   7669   8919  2154238  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2155246p
=======
Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2154238p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7911
-------------------------------------   ---- 
End-of-path arrival time (ps)           7911
=======
+ Data path delay                       8919
-------------------------------------   ---- 
End-of-path arrival time (ps)           8919
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1
=======
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\UART_1:BUART:pollcount_0\/q       macrocell66   1250   1250  2151536  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell67   6661   7911  2155246  RISE       1
=======
\UART_1:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2152678  RISE       1
\UART_1:BUART:rx_state_2\/main_3   macrocell62   7669   8919  2154238  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1
=======
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2155574p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2154272p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7583
-------------------------------------   ---- 
End-of-path arrival time (ps)           7583
=======
+ Data path delay                       8884
-------------------------------------   ---- 
End-of-path arrival time (ps)           8884
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2154442  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell63   5643   7583  2155574  RISE       1
=======
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2154272  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell63   6944   8884  2154272  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2155623p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2154321p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7534
-------------------------------------   ---- 
End-of-path arrival time (ps)           7534
=======
+ Data path delay                       8835
-------------------------------------   ---- 
End-of-path arrival time (ps)           8835
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2152019  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell54     7344   7534  2155623  RISE       1
=======
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2153397  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell63   6895   8835  2154321  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1
=======
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2155623p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2154321p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7534
-------------------------------------   ---- 
End-of-path arrival time (ps)           7534
=======
+ Data path delay                       8835
-------------------------------------   ---- 
End-of-path arrival time (ps)           8835
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2152019  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell56     7344   7534  2155623  RISE       1
=======
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2153397  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell65   6895   8835  2154321  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1
=======
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2155644p
=======
Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2154738p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7513
-------------------------------------   ---- 
End-of-path arrival time (ps)           7513
=======
+ Data path delay                       8419
-------------------------------------   ---- 
End-of-path arrival time (ps)           8419
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2152019  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell57     7323   7513  2155644  RISE       1
=======
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell54   1250   1250  2149145  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell56   7169   8419  2154738  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1
=======
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2155721p
=======
Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2154842p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7436
-------------------------------------   ---- 
End-of-path arrival time (ps)           7436
=======
+ Data path delay                       8315
-------------------------------------   ---- 
End-of-path arrival time (ps)           8315
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2148800  RISE       1
\UART_1:BUART:rx_state_2\/main_1    macrocell62   6186   7436  2155721  RISE       1
=======
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2153116  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell55     4735   8315  2154842  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1
=======
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155721p
=======
Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155170p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7436
-------------------------------------   ---- 
End-of-path arrival time (ps)           7436
=======
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell58   1250   1250  2148800  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell64   6186   7436  2155721  RISE       1
=======
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2152678  RISE       1
\UART_1:BUART:rx_state_0\/main_3   macrocell59   6736   7986  2155170  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell64         0      0  RISE       1
=======
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2155721p
=======
Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2155170p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7436
-------------------------------------   ---- 
End-of-path arrival time (ps)           7436
=======
+ Data path delay                       7986
-------------------------------------   ---- 
End-of-path arrival time (ps)           7986
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2148800  RISE       1
\UART_1:BUART:rx_status_3\/main_1   macrocell67   6186   7436  2155721  RISE       1
=======
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2152678  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell67   6736   7986  2155170  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2155905p
=======
Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2155223p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7252
-------------------------------------   ---- 
End-of-path arrival time (ps)           7252
=======
+ Data path delay                       7934
-------------------------------------   ---- 
End-of-path arrival time (ps)           7934
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2155905  RISE       1
\UART_1:BUART:txn\/main_3                macrocell53     2882   7252  2155905  RISE       1
=======
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2155223  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell56     7744   7934  2155223  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1
=======
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156095p
=======
Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155241p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7062
-------------------------------------   ---- 
End-of-path arrival time (ps)           7062
=======
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2156095  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell53     6872   7062  2156095  RISE       1
=======
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell58     1250   1250  2149328  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4166   5416  2155241  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1
=======
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2156108p
=======
Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2155440p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7048
-------------------------------------   ---- 
End-of-path arrival time (ps)           7048
=======
+ Data path delay                       7716
-------------------------------------   ---- 
End-of-path arrival time (ps)           7716
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2156095  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell54     6858   7048  2156108  RISE       1
=======
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150161  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell54     7526   7716  2155440  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2156108p
=======
Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2155774p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       7048
-------------------------------------   ---- 
End-of-path arrival time (ps)           7048
=======
+ Data path delay                       7383
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2156095  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell56     6858   7048  2156108  RISE       1
=======
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell55   1250   1250  2150670  RISE       1
\UART_1:BUART:txn\/main_2    macrocell53   6133   7383  2155774  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1
=======
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2156125p
=======
Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2155774p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10042
-------------------------------------   ----- 
End-of-path arrival time (ps)           10042
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7383
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell67    1250   1250  2156125  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   8792  10042  2156125  RISE       1
=======
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell55   1250   1250  2150670  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell54   6133   7383  2155774  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1
=======
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2156256p
=======
Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2155961p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
=======
+ Data path delay                       7195
-------------------------------------   ---- 
End-of-path arrival time (ps)           7195
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2148800  RISE       1
\UART_1:BUART:rx_state_0\/main_1    macrocell59   5651   6901  2156256  RISE       1
=======
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell65   1250   1250  2144496  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell65   5945   7195  2155961  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1
=======
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
<<<<<<< HEAD
Path slack     : 2156256p
=======
Path slack     : 2156117p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
=======
+ Data path delay                       7039
-------------------------------------   ---- 
End-of-path arrival time (ps)           7039
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2148800  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell60   5651   6901  2156256  RISE       1
=======
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2149328  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell60   5789   7039  2156117  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
<<<<<<< HEAD
Path slack     : 2156256p
=======
Path slack     : 2156117p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6901
-------------------------------------   ---- 
End-of-path arrival time (ps)           6901
=======
+ Data path delay                       7039
-------------------------------------   ---- 
End-of-path arrival time (ps)           7039
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2148800  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell61   5651   6901  2156256  RISE       1
=======
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2149328  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell61   5789   7039  2156117  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157302p
=======
Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2156117p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5855
-------------------------------------   ---- 
End-of-path arrival time (ps)           5855
=======
+ Data path delay                       7039
-------------------------------------   ---- 
End-of-path arrival time (ps)           7039
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2154853  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell63   3915   5855  2157302  RISE       1
=======
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2149328  RISE       1
\UART_1:BUART:rx_state_2\/main_1    macrocell62   5789   7039  2156117  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1
=======
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157417p
=======
Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156486p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
=======
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell56   1250   1250  2145876  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell54   4490   5740  2157417  RISE       1
=======
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156486  RISE       1
\UART_1:BUART:txn\/main_3                macrocell53     2301   6671  2156486  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2157417p
=======
Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156494p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
=======
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell56   1250   1250  2145876  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell56   4490   5740  2157417  RISE       1
=======
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell54     1250   1250  2149145  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   2912   4162  2156494  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2157673p
=======
Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156615p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
=======
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell57   1250   1250  2154334  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell54   4234   5484  2157673  RISE       1
=======
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell59     1250   1250  2150977  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2792   4042  2156615  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1
=======
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
<<<<<<< HEAD
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2157673p
=======
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156949p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
=======
+ Data path delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           6207
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell57   1250   1250  2154334  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell56   4234   5484  2157673  RISE       1
=======
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell57   1250   1250  2153777  RISE       1
\UART_1:BUART:txn\/main_6   macrocell53   4957   6207  2156949  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1
=======
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157874p
=======
Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2156949p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
=======
+ Data path delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           6207
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2152422  RISE       1
\UART_1:BUART:rx_state_0\/main_3   macrocell59   4032   5282  2157874  RISE       1
=======
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell57   1250   1250  2153777  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell54   4957   6207  2156949  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1
=======
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157874p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157205p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
=======
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell63   1250   1250  2152422  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell60   4032   5282  2157874  RISE       1
=======
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157205  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell60   4011   5951  2157205  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157874p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157205p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
=======
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2152422  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell61   4032   5282  2157874  RISE       1
=======
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157205  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell61   4011   5951  2157205  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157884p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157205p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
=======
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2152422  RISE       1
\UART_1:BUART:rx_state_2\/main_3   macrocell62   4023   5273  2157884  RISE       1
=======
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157205  RISE       1
\UART_1:BUART:rx_state_2\/main_8         macrocell62   4011   5951  2157205  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157884p
=======
Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2157245p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
=======
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1
=======
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\UART_1:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2152422  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell67   4023   5273  2157884  RISE       1
=======
\UART_1:BUART:pollcount_0\/q       macrocell66   1250   1250  2146639  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell65   4662   5912  2157245  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1
=======
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157915p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157347p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
=======
+ Data path delay                       5809
-------------------------------------   ---- 
End-of-path arrival time (ps)           5809
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell62   1250   1250  2151003  RISE       1
\UART_1:BUART:rx_state_2\/main_5  macrocell62   3992   5242  2157915  RISE       1
=======
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157347  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell60   3869   5809  2157347  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1
=======
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157915p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157347p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
=======
+ Data path delay                       5809
-------------------------------------   ---- 
End-of-path arrival time (ps)           5809
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell62   1250   1250  2151003  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell64   3992   5242  2157915  RISE       1
=======
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157347  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell61   3869   5809  2157347  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell64         0      0  RISE       1
=======
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157915p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157347p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5242
-------------------------------------   ---- 
End-of-path arrival time (ps)           5242
=======
+ Data path delay                       5809
-------------------------------------   ---- 
End-of-path arrival time (ps)           5809
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell62   1250   1250  2151003  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell67   3992   5242  2157915  RISE       1
=======
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157347  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell62   3869   5809  2157347  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1
=======
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2157994p
=======
Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157462p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
=======
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell56   1250   1250  2145876  RISE       1
\UART_1:BUART:txn\/main_4    macrocell53   3913   5163  2157994  RISE       1
=======
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2149328  RISE       1
\UART_1:BUART:rx_state_0\/main_1    macrocell59   4445   5695  2157462  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1
=======
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2157994p
=======
Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157462p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
=======
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell56   1250   1250  2145876  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell57   3913   5163  2157994  RISE       1
=======
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell58   1250   1250  2149328  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell64   4445   5695  2157462  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1
=======
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell64         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158115p
=======
Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157462p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
=======
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell55   1250   1250  2149784  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell55   3792   5042  2158115  RISE       1
=======
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2149328  RISE       1
\UART_1:BUART:rx_status_3\/main_1   macrocell67   4445   5695  2157462  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1
=======
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158124p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157971p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
=======
+ Data path delay                       5185
-------------------------------------   ---- 
End-of-path arrival time (ps)           5185
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell54   1250   1250  2146152  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell54   3783   5033  2158124  RISE       1
=======
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157205  RISE       1
\UART_1:BUART:rx_state_0\/main_8         macrocell59   3245   5185  2157971  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1
=======
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
<<<<<<< HEAD
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158124p
=======
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158081p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
=======
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\UART_1:BUART:tx_state_1\/q       macrocell54   1250   1250  2146152  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell56   3783   5033  2158124  RISE       1
=======
\UART_1:BUART:tx_state_1\/q       macrocell54   1250   1250  2149145  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell55   3825   5075  2158081  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1
=======
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
<<<<<<< HEAD
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158143p
=======
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158081p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
=======
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell54   1250   1250  2146152  RISE       1
\UART_1:BUART:txn\/main_1    macrocell53   3764   5014  2158143  RISE       1
=======
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell54   1250   1250  2149145  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell57   3825   5075  2158081  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1
=======
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158143p
=======
Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158110p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5014
-------------------------------------   ---- 
End-of-path arrival time (ps)           5014
=======
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell54   1250   1250  2146152  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell57   3764   5014  2158143  RISE       1
=======
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell56   1250   1250  2144350  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell56   3796   5046  2158110  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1
=======
\UART_1:BUART:tx_state_2\/clock_0                          macrocell56         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158338p
=======
Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158190p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
=======
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell57   1250   1250  2154334  RISE       1
\UART_1:BUART:txn\/main_6   macrocell53   3569   4819  2158338  RISE       1
=======
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell59   1250   1250  2150977  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell60   3717   4967  2158190  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1
=======
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158380p
=======
Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158190p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
=======
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158380  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell63   2837   4777  2158380  RISE       1
=======
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell59   1250   1250  2150977  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell61   3717   4967  2158190  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell63         0      0  RISE       1
=======
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158450p
=======
Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158190p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
=======
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell66   1250   1250  2151536  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell65   3456   4706  2158450  RISE       1
=======
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell59   1250   1250  2150977  RISE       1
\UART_1:BUART:rx_state_2\/main_2  macrocell62   3717   4967  2158190  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1
=======
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158450p
=======
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158279p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
=======
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell66   1250   1250  2151536  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell66   3456   4706  2158450  RISE       1
=======
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157347  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell59   2938   4878  2158279  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1
=======
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158459p
=======
Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158480p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
=======
+ Data path delay                       4677
-------------------------------------   ---- 
End-of-path arrival time (ps)           4677
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1
=======
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\UART_1:BUART:rx_state_2\/q       macrocell62   1250   1250  2151003  RISE       1
\UART_1:BUART:rx_state_0\/main_5  macrocell59   3448   4698  2158459  RISE       1
=======
\UART_1:BUART:tx_bitclk\/q        macrocell57   1250   1250  2153777  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell55   3427   4677  2158480  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1
=======
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158459p
=======
Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158501p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
=======
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell62   1250   1250  2151003  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell60   3448   4698  2158459  RISE       1
=======
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell61   1250   1250  2150367  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell59   3406   4656  2158501  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1
=======
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158459p
=======
Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158501p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4698
-------------------------------------   ---- 
End-of-path arrival time (ps)           4698
=======
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell62   1250   1250  2151003  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell61   3448   4698  2158459  RISE       1
=======
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell61   1250   1250  2150367  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell64   3406   4656  2158501  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1
=======
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell64         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158492p
=======
Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158501p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
=======
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158492  RISE       1
\UART_1:BUART:rx_state_2\/main_8         macrocell62   2724   4664  2158492  RISE       1
=======
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell61   1250   1250  2150367  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell67   3406   4656  2158501  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1
=======
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158493p
=======
Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158512p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
=======
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158492  RISE       1
\UART_1:BUART:rx_state_0\/main_8         macrocell59   2724   4664  2158493  RISE       1
=======
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell62   1250   1250  2150379  RISE       1
\UART_1:BUART:rx_state_0\/main_5  macrocell59   3395   4645  2158512  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158493p
=======
Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158512p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
=======
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158492  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell60   2724   4664  2158493  RISE       1
=======
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell62   1250   1250  2150379  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell64   3395   4645  2158512  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158493p
=======
Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158512p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
=======
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158492  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell61   2724   4664  2158493  RISE       1
=======
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell62   1250   1250  2150379  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell67   3395   4645  2158512  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158512p
=======
Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158528p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
=======
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158512  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell59   2705   4645  2158512  RISE       1
=======
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2155223  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell53     4438   4628  2158528  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1
=======
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158512p
=======
Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158528p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
=======
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158512  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell60   2705   4645  2158512  RISE       1
=======
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2155223  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell54     4438   4628  2158528  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158512p
=======
Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158633p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
=======
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158512  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell61   2705   4645  2158512  RISE       1
=======
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell66   1250   1250  2146639  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell66   3273   4523  2158633  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158517p
=======
Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159002p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
=======
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158512  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell62   2700   4640  2158517  RISE       1
=======
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell54   1250   1250  2149145  RISE       1
\UART_1:BUART:txn\/main_1    macrocell53   2905   4155  2159002  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158587p
=======
Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159002p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
=======
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell65   1250   1250  2151673  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell65   3320   4570  2158587  RISE       1
=======
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell54   1250   1250  2149145  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell54   2905   4155  2159002  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:pollcount_1\/clock_0                         macrocell65         0      0  RISE       1
=======
\UART_1:BUART:tx_state_1\/clock_0                          macrocell54         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158659p
=======
Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159096p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
=======
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158659  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell59   2557   4497  2158659  RISE       1
=======
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150161  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell55     3870   4060  2159096  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1
=======
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158659p
=======
Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159096p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
=======
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158659  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell60   2557   4497  2158659  RISE       1
=======
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2150161  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell57     3870   4060  2159096  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1
=======
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158659p
=======
Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159110p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
=======
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158659  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell61   2557   4497  2158659  RISE       1
=======
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell59   1250   1250  2150977  RISE       1
\UART_1:BUART:rx_state_0\/main_2  macrocell59   2796   4046  2159110  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1
=======
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158667p
=======
Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159110p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
=======
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158659  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell62   2550   4490  2158667  RISE       1
=======
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell59   1250   1250  2150977  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell64   2796   4046  2159110  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1
=======
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell64         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158736p
=======
Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159110p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
=======
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell53   1250   1250  2158736  RISE       1
\UART_1:BUART:txn\/main_0  macrocell53   3171   4421  2158736  RISE       1
=======
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell59   1250   1250  2150977  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell67   2796   4046  2159110  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1
=======
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159027p
=======
Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159190p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
=======
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_last\/clock_0                             macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell68   1250   1250  2159027  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell62   2879   4129  2159027  RISE       1
=======
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell60     1250   1250  2154817  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3097   4347  2159190  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1
=======
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159224p
=======
Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159295p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
=======
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell59   1250   1250  2151768  RISE       1
\UART_1:BUART:rx_state_0\/main_2  macrocell59   2683   3933  2159224  RISE       1
=======
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell62   1250   1250  2150379  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell60   2611   3861  2159295  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1
=======
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159224p
=======
Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159295p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
=======
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell59   1250   1250  2151768  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell60   2683   3933  2159224  RISE       1
=======
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell62   1250   1250  2150379  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell61   2611   3861  2159295  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1
=======
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159224p
=======
Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159295p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3933
-------------------------------------   ---- 
End-of-path arrival time (ps)           3933
=======
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1
=======
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\UART_1:BUART:rx_state_0\/q       macrocell59   1250   1250  2151768  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell61   2683   3933  2159224  RISE       1
=======
\UART_1:BUART:rx_state_2\/q       macrocell62   1250   1250  2150379  RISE       1
\UART_1:BUART:rx_state_2\/main_5  macrocell62   2611   3861  2159295  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1
=======
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159228p
=======
Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159300p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
=======
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell59   1250   1250  2151768  RISE       1
\UART_1:BUART:rx_state_2\/main_2  macrocell62   2679   3929  2159228  RISE       1
=======
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell61   1250   1250  2150367  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell60   2607   3857  2159300  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1
=======
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159228p
=======
Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159300p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
=======
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell59   1250   1250  2151768  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell64   2679   3929  2159228  RISE       1
=======
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell61   1250   1250  2150367  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell61   2607   3857  2159300  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159228p
=======
Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159300p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
=======
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell59   1250   1250  2151768  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell67   2679   3929  2159228  RISE       1
=======
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell61   1250   1250  2150367  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell62   2607   3857  2159300  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159370p
=======
Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159601p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
=======
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1
=======
\UART_1:BUART:rx_last\/clock_0                             macrocell68         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
<<<<<<< HEAD
\UART_1:BUART:rx_state_3\/q       macrocell61   1250   1250  2151923  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell62   2537   3787  2159370  RISE       1
=======
\UART_1:BUART:rx_last\/q          macrocell68   1250   1250  2159601  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell62   2305   3555  2159601  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159370p
=======
Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159606p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
=======
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell61   1250   1250  2151923  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell64   2537   3787  2159370  RISE       1
=======
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell55   1250   1250  2150670  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell55   2301   3551  2159606  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell64         0      0  RISE       1
=======
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159370p
=======
Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159606p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
=======
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell61   1250   1250  2151923  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell67   2537   3787  2159370  RISE       1
=======
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell55   1250   1250  2150670  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell57   2301   3551  2159606  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1
=======
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell57         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159379p
=======
Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2159610p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
=======
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell61   1250   1250  2151923  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell59   2528   3778  2159379  RISE       1
=======
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell53   1250   1250  2159610  RISE       1
\UART_1:BUART:txn\/main_0  macrocell53   2297   3547  2159610  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_0\/clock_0                          macrocell59         0      0  RISE       1
=======
\UART_1:BUART:txn\/clock_0                                 macrocell53         0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159379p
=======
Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2161238p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
=======
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell61   1250   1250  2151923  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell60   2528   3778  2159379  RISE       1
=======
\UART_1:BUART:rx_status_3\/clock_0                         macrocell67         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell67    1250   1250  2161238  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell2   3678   4928  2161238  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell60         0      0  RISE       1
=======
\UART_1:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
=======
Path Begin     : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49986206p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13294
-------------------------------------   ----- 
End-of-path arrival time (ps)           13294
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell61   1250   1250  2151923  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell61   2528   3778  2159379  RISE       1
=======
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell11   2290   2290  49986206  RISE       1
\Motor_Right_Driver:PWMUDB:status_2\/main_1          macrocell35      4049   6339  49986206  RISE       1
\Motor_Right_Driver:PWMUDB:status_2\/q               macrocell35      3350   9689  49986206  RISE       1
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_2  statusicell9     3605  13294  49986206  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell61         0      0  RISE       1
=======
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock           statusicell9        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2160370p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2786
-------------------------------------   ---- 
End-of-path arrival time (ps)           2786
=======
Path Begin     : \Motor_Right_Driver:PWMUDB:runmode_enable\/q
Path End       : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49986768p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7172
-------------------------------------   ---- 
End-of-path arrival time (ps)           7172
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2152019  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell55     2596   2786  2160370  RISE       1
=======
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:runmode_enable\/clock_0         macrocell111        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:runmode_enable\/q        macrocell111     1250   1250  49986768  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell11   5922   7172  49986768  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
<<<<<<< HEAD
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell55         0      0  RISE       1
=======
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell11      0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Driver:PWMUDB:runmode_enable\/q
<<<<<<< HEAD
Path End       : \Motor_Left_Driver:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_Left_Driver:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49988292p
=======
Path End       : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49988247p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

<<<<<<< HEAD
Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11208
-------------------------------------   ----- 
End-of-path arrival time (ps)           11208
=======
Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:runmode_enable\/clock_0          macrocell107        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:runmode_enable\/q         macrocell107   1250   1250  49988292  RISE       1
\Motor_Left_Driver:PWMUDB:status_2\/main_0          macrocell34    4288   5538  49988292  RISE       1
\Motor_Left_Driver:PWMUDB:status_2\/q               macrocell34    3350   8888  49988292  RISE       1
\Motor_Left_Driver:PWMUDB:genblk8:stsreg\/status_2  statusicell8   2320  11208  49988292  RISE       1
=======
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:runmode_enable\/q        macrocell107     1250   1250  49988247  RISE       1
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell10   4443   5693  49988247  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell10      0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Driver:PWMUDB:runmode_enable\/q
Path End       : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49988378p
=======
Path Begin     : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_Right_Driver:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_Right_Driver:PWMUDB:prevCompare1\/clock_0
Path slack     : 49988622p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
=======
+ Data path delay                       7868
-------------------------------------   ---- 
End-of-path arrival time (ps)           7868
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:runmode_enable\/clock_0          macrocell107        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\Motor_Left_Driver:PWMUDB:runmode_enable\/q        macrocell107     1250   1250  49988292  RISE       1
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell10   4312   5562  49988378  RISE       1
=======
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   2510   2510  49988622  RISE       1
\Motor_Right_Driver:PWMUDB:prevCompare1\/main_0    macrocell112     5358   7868  49988622  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell10      0      0  RISE       1
=======
\Motor_Right_Driver:PWMUDB:prevCompare1\/clock_0           macrocell112        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49988785p
=======
Path Begin     : \Motor_Left_Driver:PWMUDB:runmode_enable\/q
Path End       : \Motor_Left_Driver:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Motor_Left_Driver:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49988753p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
<<<<<<< HEAD
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           10715
=======
+ Data path delay                       10747
-------------------------------------   ----- 
End-of-path arrival time (ps)           10747
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell11   2290   2290  49988785  RISE       1
\Motor_Right_Driver:PWMUDB:status_2\/main_1          macrocell35      2772   5062  49988785  RISE       1
\Motor_Right_Driver:PWMUDB:status_2\/q               macrocell35      3350   8412  49988785  RISE       1
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_2  statusicell9     2303  10715  49988785  RISE       1
=======
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:runmode_enable\/q         macrocell107   1250   1250  49988247  RISE       1
\Motor_Left_Driver:PWMUDB:status_2\/main_0          macrocell34    3903   5153  49988753  RISE       1
\Motor_Left_Driver:PWMUDB:status_2\/q               macrocell34    3350   8503  49988753  RISE       1
\Motor_Left_Driver:PWMUDB:genblk8:stsreg\/status_2  statusicell8   2243  10747  49988753  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock           statusicell9        0      0  RISE       1
=======
\Motor_Left_Driver:PWMUDB:genblk8:stsreg\/clock            statusicell8        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49988868p
=======
Path Begin     : \Motor_Right_Driver:PWMUDB:runmode_enable\/q
Path End       : Net_3725/main_0
Capture Clock  : Net_3725/clock_0
Path slack     : 49988782p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5072
=======
+ Data path delay                       7708
-------------------------------------   ---- 
End-of-path arrival time (ps)           7708
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:runmode_enable\/clock_0         macrocell111        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell10   2290   2290  49988735  RISE       1
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell10   2782   5072  49988868  RISE       1
=======
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:runmode_enable\/q  macrocell111   1250   1250  49986768  RISE       1
Net_3725/main_0                               macrocell114   6458   7708  49988782  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3725/clock_0                                           macrocell114        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49988887p
=======
Path Begin     : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49989102p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
=======
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell11   2290   2290  49988785  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell11   2763   5053  49988887  RISE       1
=======
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell10   2290   2290  49989066  RISE       1
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell10   2548   4838  49989102  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell11      0      0  RISE       1
=======
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell10      0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock
<<<<<<< HEAD
Path slack     : 49989586p
=======
Path slack     : 49989106p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
=======
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\Motor_Right_Driver:PWMUDB:runmode_enable\/q        macrocell111     1250   1250  49989586  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell11   3104   4354  49989586  RISE       1
=======
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell11   2290   2290  49986206  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell11   2544   4834  49989106  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell11      0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_Left_Driver:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_Left_Driver:PWMUDB:prevCompare1\/clock_0
Path slack     : 49990172p
=======
Path Begin     : \Motor_Right_Driver:PWMUDB:prevCompare1\/q
Path End       : \Motor_Right_Driver:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_Right_Driver:PWMUDB:status_0\/clock_0
Path slack     : 49990114p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
=======
+ Data path delay                       6376
-------------------------------------   ---- 
End-of-path arrival time (ps)           6376
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  49990172  RISE       1
\Motor_Left_Driver:PWMUDB:prevCompare1\/main_0    macrocell108     3808   6318  49990172  RISE       1
=======
\Motor_Right_Driver:PWMUDB:prevCompare1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:prevCompare1\/q   macrocell112   1250   1250  49990114  RISE       1
\Motor_Right_Driver:PWMUDB:status_0\/main_0  macrocell113   5126   6376  49990114  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:prevCompare1\/clock_0            macrocell108        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb
<<<<<<< HEAD
Path End       : \Motor_Left_Driver:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_Left_Driver:PWMUDB:status_0\/clock_0
Path slack     : 49990172p
=======
Path End       : \Motor_Left_Driver:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_Left_Driver:PWMUDB:prevCompare1\/clock_0
Path slack     : 49991441p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
=======
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  49990172  RISE       1
\Motor_Left_Driver:PWMUDB:status_0\/main_1        macrocell109     3808   6318  49990172  RISE       1
=======
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  49991441  RISE       1
\Motor_Left_Driver:PWMUDB:prevCompare1\/main_0    macrocell108     2539   5049  49991441  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:prevCompare1\/clock_0            macrocell108        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Driver:PWMUDB:runmode_enable\/q
Path End       : Net_3718/main_0
Capture Clock  : Net_3718/clock_0
Path slack     : 49991030p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:runmode_enable\/clock_0          macrocell107        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:runmode_enable\/q  macrocell107   1250   1250  49988292  RISE       1
Net_3718/main_0                              macrocell110   4210   5460  49991030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3718/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_3718/main_1
Capture Clock  : Net_3718/clock_0
<<<<<<< HEAD
Path slack     : 49991064p
=======
Path slack     : 49991441p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
=======
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  49990172  RISE       1
Net_3718/main_1                                   macrocell110     2916   5426  49991064  RISE       1
=======
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  49991441  RISE       1
Net_3718/main_1                                   macrocell110     2539   5049  49991441  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_3718/clock_0                                           macrocell110        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_Right_Driver:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Motor_Right_Driver:PWMUDB:prevCompare1\/clock_0
Path slack     : 49991376p
=======
Path Begin     : \Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Motor_Left_Driver:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_Left_Driver:PWMUDB:status_0\/clock_0
Path slack     : 49991453p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
=======
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/clock              datapathcell10      0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   2510   2510  49991376  RISE       1
\Motor_Right_Driver:PWMUDB:prevCompare1\/main_0    macrocell112     2604   5114  49991376  RISE       1
=======
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  49991441  RISE       1
\Motor_Left_Driver:PWMUDB:status_0\/main_1        macrocell109     2527   5037  49991453  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:status_0\/clock_0                macrocell109        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb
<<<<<<< HEAD
Path End       : Net_3725/main_1
Capture Clock  : Net_3725/clock_0
Path slack     : 49991376p
=======
Path End       : \Motor_Right_Driver:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_Right_Driver:PWMUDB:status_0\/clock_0
Path slack     : 49991748p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
=======
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   2510   2510  49991376  RISE       1
Net_3725/main_1                                    macrocell114     2604   5114  49991376  RISE       1
=======
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   2510   2510  49988622  RISE       1
\Motor_Right_Driver:PWMUDB:status_0\/main_1        macrocell113     2232   4742  49991748  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:status_0\/clock_0               macrocell113        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb
<<<<<<< HEAD
Path End       : \Motor_Right_Driver:PWMUDB:status_0\/main_1
Capture Clock  : \Motor_Right_Driver:PWMUDB:status_0\/clock_0
Path slack     : 49991389p
=======
Path End       : Net_3725/main_1
Capture Clock  : Net_3725/clock_0
Path slack     : 49991748p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
=======
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
<<<<<<< HEAD
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   2510   2510  49991376  RISE       1
\Motor_Right_Driver:PWMUDB:status_0\/main_1        macrocell113     2591   5101  49991389  RISE       1
=======
\Motor_Right_Driver:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   2510   2510  49988622  RISE       1
Net_3725/main_1                                    macrocell114     2232   4742  49991748  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Driver:PWMUDB:status_0\/clock_0               macrocell113        0      0  RISE       1
=======
Net_3725/clock_0                                           macrocell114        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Driver:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Motor_Left_Driver:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_Left_Driver:PWMUDB:runmode_enable\/clock_0
Path slack     : 49991591p
=======
Path Begin     : \Motor_Left_Driver:PWMUDB:runmode_enable\/q
Path End       : Net_3718/main_0
Capture Clock  : Net_3718/clock_0
Path slack     : 49992107p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
=======
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Driver:PWMUDB:genblk1:ctrlreg\/clock           controlcell7        0      0  RISE       1

Data path
pin name                                              model name    delay     AT     slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  49991591  RISE       1
\Motor_Left_Driver:PWMUDB:runmode_enable\/main_0      macrocell107   3689   4899  49991591  RISE       1
=======
\Motor_Left_Driver:PWMUDB:runmode_enable\/clock_0          macrocell107        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:runmode_enable\/q  macrocell107   1250   1250  49988247  RISE       1
Net_3718/main_0                              macrocell110   3133   4383  49992107  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Left_Driver:PWMUDB:runmode_enable\/clock_0          macrocell107        0      0  RISE       1
=======
Net_3718/clock_0                                           macrocell110        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Driver:PWMUDB:runmode_enable\/q
Path End       : Net_3725/main_0
Capture Clock  : Net_3725/clock_0
Path slack     : 49992150p
=======
Path Begin     : \Motor_Right_Driver:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Motor_Right_Driver:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_Right_Driver:PWMUDB:runmode_enable\/clock_0
Path slack     : 49992398p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
=======
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Driver:PWMUDB:runmode_enable\/clock_0         macrocell111        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:runmode_enable\/q  macrocell111   1250   1250  49989586  RISE       1
Net_3725/main_0                               macrocell114   3090   4340  49992150  RISE       1
=======
\Motor_Right_Driver:PWMUDB:genblk1:ctrlreg\/clock          controlcell8        0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   1210   1210  49992398  RISE       1
\Motor_Right_Driver:PWMUDB:runmode_enable\/main_0      macrocell111   2882   4092  49992398  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
Net_3725/clock_0                                           macrocell114        0      0  RISE       1
=======
\Motor_Right_Driver:PWMUDB:runmode_enable\/clock_0         macrocell111        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Driver:PWMUDB:prevCompare1\/q
Path End       : \Motor_Right_Driver:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_Right_Driver:PWMUDB:status_0\/clock_0
Path slack     : 49992931p
=======
Path Begin     : \Motor_Left_Driver:PWMUDB:prevCompare1\/q
Path End       : \Motor_Left_Driver:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_Left_Driver:PWMUDB:status_0\/clock_0
Path slack     : 49993000p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
=======
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Driver:PWMUDB:prevCompare1\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:prevCompare1\/q   macrocell112   1250   1250  49992931  RISE       1
\Motor_Right_Driver:PWMUDB:status_0\/main_0  macrocell113   2309   3559  49992931  RISE       1
=======
\Motor_Left_Driver:PWMUDB:prevCompare1\/clock_0            macrocell108        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:prevCompare1\/q   macrocell108   1250   1250  49993000  RISE       1
\Motor_Left_Driver:PWMUDB:status_0\/main_0  macrocell109   2240   3490  49993000  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
<<<<<<< HEAD
\Motor_Right_Driver:PWMUDB:status_0\/clock_0               macrocell113        0      0  RISE       1
=======
\Motor_Left_Driver:PWMUDB:status_0\/clock_0                macrocell109        0      0  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Driver:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Motor_Right_Driver:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_Right_Driver:PWMUDB:runmode_enable\/clock_0
Path slack     : 49992957p
=======
Path Begin     : \Motor_Left_Driver:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Motor_Left_Driver:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Motor_Left_Driver:PWMUDB:runmode_enable\/clock_0
Path slack     : 49993016p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
=======
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:genblk1:ctrlreg\/clock           controlcell7        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   1210   1210  49992957  RISE       1
\Motor_Right_Driver:PWMUDB:runmode_enable\/main_0      macrocell111   2323   3533  49992957  RISE       1
=======
pin name                                              model name    delay     AT     slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  49993016  RISE       1
\Motor_Left_Driver:PWMUDB:runmode_enable\/main_0      macrocell107   2264   3474  49993016  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:runmode_enable\/clock_0          macrocell107        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Motor_Left_Driver:PWMUDB:prevCompare1\/q
Path End       : \Motor_Left_Driver:PWMUDB:status_0\/main_0
Capture Clock  : \Motor_Left_Driver:PWMUDB:status_0\/clock_0
Path slack     : 49993013p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3477
-------------------------------------   ---- 
End-of-path arrival time (ps)           3477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:prevCompare1\/clock_0            macrocell108        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:prevCompare1\/q   macrocell108   1250   1250  49993013  RISE       1
\Motor_Left_Driver:PWMUDB:status_0\/main_0  macrocell109   2227   3477  49993013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:status_0\/clock_0                macrocell109        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Left_Driver:PWMUDB:status_0\/q
Path End       : \Motor_Left_Driver:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Motor_Left_Driver:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49994634p
=======
Path Begin     : \Motor_Right_Driver:PWMUDB:status_0\/q
Path End       : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49996002p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
=======
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:status_0\/clock_0               macrocell113        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:status_0\/q               macrocell109   1250   1250  49994634  RISE       1
\Motor_Left_Driver:PWMUDB:genblk8:stsreg\/status_0  statusicell8   3616   4866  49994634  RISE       1
=======
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:status_0\/q               macrocell113   1250   1250  49996002  RISE       1
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_0  statusicell9   2248   3498  49996002  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock           statusicell9        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<<<<<<< HEAD
Path Begin     : \Motor_Right_Driver:PWMUDB:status_0\/q
Path End       : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Motor_Right_Driver:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49995954p
=======
Path Begin     : \Motor_Left_Driver:PWMUDB:status_0\/q
Path End       : \Motor_Left_Driver:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Motor_Left_Driver:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49996014p
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
<<<<<<< HEAD
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
=======
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:status_0\/clock_0                macrocell109        0      0  RISE       1

Data path
<<<<<<< HEAD
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Right_Driver:PWMUDB:status_0\/q               macrocell113   1250   1250  49995954  RISE       1
\Motor_Right_Driver:PWMUDB:genblk8:stsreg\/status_0  statusicell9   2296   3546  49995954  RISE       1
=======
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Motor_Left_Driver:PWMUDB:status_0\/q               macrocell109   1250   1250  49996014  RISE       1
\Motor_Left_Driver:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2236   3486  49996014  RISE       1
>>>>>>> ac60bb3bf43094db73614c580e4b481b32e708df

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Motor_Left_Driver:PWMUDB:genblk8:stsreg\/clock            statusicell8        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

