/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Mar 14 11:30:18 2017
 *                 Full Compile MD5 Checksum  139982b678394685d13b1997fb7229b7
 *                     (minus title and desc)
 *                 MD5 Checksum               a3969ecea7c60b5dda53c39c3e5f90df
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1255
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/r_1255/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL
 *
 *
********************************************************************************/

#ifndef BCHP_XPT_MCPB_DESC_DONE_INTR_L2_H__
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_H__

/***************************************************************************
 *XPT_MCPB_DESC_DONE_INTR_L2 - Descriptor done interrupt
 ***************************************************************************/
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS 0x20a70040 /* [RO][32] CPU interrupt Status Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET  0x20a70044 /* [WO][32] CPU interrupt Set Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR 0x20a70048 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS 0x20a7004c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET 0x20a70050 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR 0x20a70054 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS 0x20a70058 /* [RO][32] PCI interrupt Status Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET  0x20a7005c /* [WO][32] PCI interrupt Set Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR 0x20a70060 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS 0x20a70064 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET 0x20a70068 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR 0x20a7006c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_reserved0_SHIFT 16

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: reserved0 [31:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_reserved0_MASK     0xffff0000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_reserved0_SHIFT    16

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: reserved0 [31:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_reserved0_MASK   0xffff0000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_reserved0_SHIFT  16

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_reserved0_MASK 0xffff0000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_reserved0_SHIFT 16

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: reserved0 [31:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_reserved0_MASK 0xffff0000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_reserved0_SHIFT 16

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: reserved0 [31:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_reserved0_MASK 0xffff0000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_reserved0_SHIFT 16

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_reserved0_MASK  0xffff0000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_reserved0_SHIFT 16

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: reserved0 [31:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_reserved0_MASK     0xffff0000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_reserved0_SHIFT    16

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: reserved0 [31:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_reserved0_MASK   0xffff0000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_reserved0_SHIFT  16

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: reserved0 [31:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_reserved0_MASK 0xffff0000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_reserved0_SHIFT 16

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: reserved0 [31:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_reserved0_MASK 0xffff0000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_reserved0_SHIFT 16

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: reserved0 [31:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_reserved0_MASK 0xffff0000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_reserved0_SHIFT 16

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_00_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_XPT_MCPB_DESC_DONE_INTR_L2_H__ */

/* End of File */
