Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Wed Jan 10 15:33:24 2024
| Host         : LAPTOP-Q1LH0V8I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vga_top_timing_summary_routed.rpt -rpx vga_top_timing_summary_routed.rpx
| Design       : vga_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.901        0.000                      0                  957        0.125        0.000                      0                  957        4.500        0.000                       0                   347  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               0.901        0.000                      0                  957        0.125        0.000                      0                  957        4.500        0.000                       0                   347  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 i_vga/s_v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_control1/s_rom_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 5.730ns (63.779%)  route 3.254ns (36.221%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.561     5.082    i_vga/CLK
    SLICE_X13Y16         FDCE                                         r  i_vga/s_v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  i_vga/s_v_counter_reg[4]/Q
                         net (fo=25, routed)          0.677     6.215    i_vga/s_v_sync[4]
    SLICE_X13Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  i_vga/rom_addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.339    i_mem_control1/s_v_counter_reg[6][1]
    SLICE_X13Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.889 r  i_mem_control1/rom_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.889    i_mem_control1/rom_addr2_carry_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  i_mem_control1/rom_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.003    i_mem_control1/rom_addr2_carry__0_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.225 r  i_mem_control1/rom_addr2_carry__1/O[0]
                         net (fo=38, routed)          0.808     8.033    i_mem_control1/A[16]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[23]_P[9])
                                                      4.016    12.049 r  i_mem_control1/rom_addr0/P[9]
                         net (fo=1, routed)           0.888    12.936    i_mem_control1/rom_addr0_n_96
    SLICE_X15Y12         LUT5 (Prop_lut5_I0_O)        0.124    13.060 r  i_mem_control1/rom_addr[9]_i_2/O
                         net (fo=1, routed)           0.263    13.323    i_mem_control1/rom_addr[9]_i_2_n_0
    SLICE_X15Y12         LUT5 (Prop_lut5_I4_O)        0.124    13.447 r  i_mem_control1/rom_addr[9]_i_1/O
                         net (fo=2, routed)           0.619    14.066    i_mem_control1/rom_addr[9]
    SLICE_X15Y12         FDCE                                         r  i_mem_control1/s_rom_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.446    14.787    i_mem_control1/CLK
    SLICE_X15Y12         FDCE                                         r  i_mem_control1/s_rom_addr_reg[9]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X15Y12         FDCE (Setup_fdce_C_D)       -0.058    14.968    i_mem_control1/s_rom_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -14.066    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 i_vga/s_v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_control1/rom_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 5.730ns (63.779%)  route 3.254ns (36.221%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.561     5.082    i_vga/CLK
    SLICE_X13Y16         FDCE                                         r  i_vga/s_v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  i_vga/s_v_counter_reg[4]/Q
                         net (fo=25, routed)          0.677     6.215    i_vga/s_v_sync[4]
    SLICE_X13Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  i_vga/rom_addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.339    i_mem_control1/s_v_counter_reg[6][1]
    SLICE_X13Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.889 r  i_mem_control1/rom_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.889    i_mem_control1/rom_addr2_carry_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  i_mem_control1/rom_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.003    i_mem_control1/rom_addr2_carry__0_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.225 r  i_mem_control1/rom_addr2_carry__1/O[0]
                         net (fo=38, routed)          0.808     8.033    i_mem_control1/A[16]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[23]_P[9])
                                                      4.016    12.049 r  i_mem_control1/rom_addr0/P[9]
                         net (fo=1, routed)           0.888    12.936    i_mem_control1/rom_addr0_n_96
    SLICE_X15Y12         LUT5 (Prop_lut5_I0_O)        0.124    13.060 r  i_mem_control1/rom_addr[9]_i_2/O
                         net (fo=1, routed)           0.263    13.323    i_mem_control1/rom_addr[9]_i_2_n_0
    SLICE_X15Y12         LUT5 (Prop_lut5_I4_O)        0.124    13.447 r  i_mem_control1/rom_addr[9]_i_1/O
                         net (fo=2, routed)           0.619    14.066    i_mem_control1/rom_addr[9]
    SLICE_X14Y12         FDRE                                         r  i_mem_control1/rom_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.446    14.787    i_mem_control1/CLK
    SLICE_X14Y12         FDRE                                         r  i_mem_control1/rom_addr_reg[9]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X14Y12         FDRE (Setup_fdre_C_D)       -0.028    14.998    i_mem_control1/rom_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -14.066    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 i_vga/s_v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_control1/s_rom_addr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.938ns  (logic 5.730ns (64.107%)  route 3.208ns (35.893%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.561     5.082    i_vga/CLK
    SLICE_X13Y16         FDCE                                         r  i_vga/s_v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  i_vga/s_v_counter_reg[4]/Q
                         net (fo=25, routed)          0.677     6.215    i_vga/s_v_sync[4]
    SLICE_X13Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  i_vga/rom_addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.339    i_mem_control1/s_v_counter_reg[6][1]
    SLICE_X13Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.889 r  i_mem_control1/rom_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.889    i_mem_control1/rom_addr2_carry_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  i_mem_control1/rom_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.003    i_mem_control1/rom_addr2_carry__0_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.225 r  i_mem_control1/rom_addr2_carry__1/O[0]
                         net (fo=38, routed)          0.808     8.033    i_mem_control1/A[16]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[23]_P[15])
                                                      4.016    12.049 r  i_mem_control1/rom_addr0/P[15]
                         net (fo=1, routed)           0.837    12.885    i_mem_control1/rom_addr0_n_90
    SLICE_X11Y13         LUT5 (Prop_lut5_I0_O)        0.124    13.009 r  i_mem_control1/rom_addr[15]_i_2/O
                         net (fo=1, routed)           0.263    13.272    i_mem_control1/rom_addr[15]_i_2_n_0
    SLICE_X11Y13         LUT5 (Prop_lut5_I4_O)        0.124    13.396 r  i_mem_control1/rom_addr[15]_i_1/O
                         net (fo=2, routed)           0.624    14.020    i_mem_control1/rom_addr[15]
    SLICE_X10Y13         FDCE                                         r  i_mem_control1/s_rom_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.446    14.787    i_mem_control1/CLK
    SLICE_X10Y13         FDCE                                         r  i_mem_control1/s_rom_addr_reg[15]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X10Y13         FDCE (Setup_fdce_C_D)       -0.045    14.967    i_mem_control1/s_rom_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -14.020    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 i_vga/s_v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_control1/s_rom_addr_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.898ns  (logic 5.730ns (64.396%)  route 3.168ns (35.604%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.561     5.082    i_vga/CLK
    SLICE_X13Y16         FDCE                                         r  i_vga/s_v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  i_vga/s_v_counter_reg[4]/Q
                         net (fo=25, routed)          0.677     6.215    i_vga/s_v_sync[4]
    SLICE_X13Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  i_vga/rom_addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.339    i_mem_control1/s_v_counter_reg[6][1]
    SLICE_X13Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.889 r  i_mem_control1/rom_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.889    i_mem_control1/rom_addr2_carry_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  i_mem_control1/rom_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.003    i_mem_control1/rom_addr2_carry__0_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.225 r  i_mem_control1/rom_addr2_carry__1/O[0]
                         net (fo=38, routed)          0.808     8.033    i_mem_control1/A[16]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[23]_P[14])
                                                      4.016    12.049 r  i_mem_control1/rom_addr0/P[14]
                         net (fo=1, routed)           0.833    12.882    i_mem_control1/rom_addr0_n_91
    SLICE_X12Y14         LUT5 (Prop_lut5_I0_O)        0.124    13.006 r  i_mem_control1/rom_addr[14]_i_2/O
                         net (fo=1, routed)           0.282    13.288    i_mem_control1/rom_addr[14]_i_2_n_0
    SLICE_X12Y14         LUT5 (Prop_lut5_I4_O)        0.124    13.412 r  i_mem_control1/rom_addr[14]_i_1/O
                         net (fo=2, routed)           0.569    13.980    i_mem_control1/rom_addr[14]
    SLICE_X13Y13         FDCE                                         r  i_mem_control1/s_rom_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.445    14.786    i_mem_control1/CLK
    SLICE_X13Y13         FDCE                                         r  i_mem_control1/s_rom_addr_reg[14]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X13Y13         FDCE (Setup_fdce_C_D)       -0.072    14.953    i_mem_control1/s_rom_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -13.980    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             1.005ns  (required time - arrival time)
  Source:                 i_vga/s_v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_control1/s_rom_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 5.730ns (64.311%)  route 3.180ns (35.689%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.561     5.082    i_vga/CLK
    SLICE_X13Y16         FDCE                                         r  i_vga/s_v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  i_vga/s_v_counter_reg[4]/Q
                         net (fo=25, routed)          0.677     6.215    i_vga/s_v_sync[4]
    SLICE_X13Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  i_vga/rom_addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.339    i_mem_control1/s_v_counter_reg[6][1]
    SLICE_X13Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.889 r  i_mem_control1/rom_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.889    i_mem_control1/rom_addr2_carry_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  i_mem_control1/rom_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.003    i_mem_control1/rom_addr2_carry__0_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.225 r  i_mem_control1/rom_addr2_carry__1/O[0]
                         net (fo=38, routed)          0.808     8.033    i_mem_control1/A[16]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[23]_P[5])
                                                      4.016    12.049 r  i_mem_control1/rom_addr0/P[5]
                         net (fo=1, routed)           0.782    12.831    i_mem_control1/rom_addr0_n_100
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.124    12.955 r  i_mem_control1/rom_addr[5]_i_2/O
                         net (fo=1, routed)           0.282    13.237    i_mem_control1/rom_addr[5]_i_2_n_0
    SLICE_X14Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.361 r  i_mem_control1/rom_addr[5]_i_1/O
                         net (fo=2, routed)           0.631    13.992    i_mem_control1/rom_addr[5]
    SLICE_X14Y10         FDCE                                         r  i_mem_control1/s_rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.448    14.789    i_mem_control1/CLK
    SLICE_X14Y10         FDCE                                         r  i_mem_control1/s_rom_addr_reg[5]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X14Y10         FDCE (Setup_fdce_C_D)       -0.031    14.997    i_mem_control1/s_rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -13.992    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 i_vga/s_v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_control1/rom_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 5.730ns (64.684%)  route 3.128ns (35.316%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.561     5.082    i_vga/CLK
    SLICE_X13Y16         FDCE                                         r  i_vga/s_v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  i_vga/s_v_counter_reg[4]/Q
                         net (fo=25, routed)          0.677     6.215    i_vga/s_v_sync[4]
    SLICE_X13Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  i_vga/rom_addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.339    i_mem_control1/s_v_counter_reg[6][1]
    SLICE_X13Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.889 r  i_mem_control1/rom_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.889    i_mem_control1/rom_addr2_carry_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  i_mem_control1/rom_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.003    i_mem_control1/rom_addr2_carry__0_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.225 r  i_mem_control1/rom_addr2_carry__1/O[0]
                         net (fo=38, routed)          0.808     8.033    i_mem_control1/A[16]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[23]_P[5])
                                                      4.016    12.049 r  i_mem_control1/rom_addr0/P[5]
                         net (fo=1, routed)           0.782    12.831    i_mem_control1/rom_addr0_n_100
    SLICE_X14Y11         LUT5 (Prop_lut5_I0_O)        0.124    12.955 r  i_mem_control1/rom_addr[5]_i_2/O
                         net (fo=1, routed)           0.282    13.237    i_mem_control1/rom_addr[5]_i_2_n_0
    SLICE_X14Y11         LUT5 (Prop_lut5_I4_O)        0.124    13.361 r  i_mem_control1/rom_addr[5]_i_1/O
                         net (fo=2, routed)           0.580    13.941    i_mem_control1/rom_addr[5]
    SLICE_X14Y11         FDRE                                         r  i_mem_control1/rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.447    14.788    i_mem_control1/CLK
    SLICE_X14Y11         FDRE                                         r  i_mem_control1/rom_addr_reg[5]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X14Y11         FDRE (Setup_fdre_C_D)       -0.045    14.982    i_mem_control1/rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 i_vga/s_v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_control1/s_rom_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.818ns  (logic 5.730ns (64.984%)  route 3.088ns (35.016%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.561     5.082    i_vga/CLK
    SLICE_X13Y16         FDCE                                         r  i_vga/s_v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  i_vga/s_v_counter_reg[4]/Q
                         net (fo=25, routed)          0.677     6.215    i_vga/s_v_sync[4]
    SLICE_X13Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  i_vga/rom_addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.339    i_mem_control1/s_v_counter_reg[6][1]
    SLICE_X13Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.889 r  i_mem_control1/rom_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.889    i_mem_control1/rom_addr2_carry_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  i_mem_control1/rom_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.003    i_mem_control1/rom_addr2_carry__0_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.225 r  i_mem_control1/rom_addr2_carry__1/O[0]
                         net (fo=38, routed)          0.808     8.033    i_mem_control1/A[16]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[23]_P[11])
                                                      4.016    12.049 r  i_mem_control1/rom_addr0/P[11]
                         net (fo=1, routed)           0.769    12.818    i_mem_control1/rom_addr0_n_94
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.124    12.942 r  i_mem_control1/rom_addr[11]_i_2/O
                         net (fo=1, routed)           0.433    13.374    i_mem_control1/rom_addr[11]_i_2_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    13.498 r  i_mem_control1/rom_addr[11]_i_1/O
                         net (fo=2, routed)           0.401    13.900    i_mem_control1/rom_addr[11]
    SLICE_X13Y13         FDCE                                         r  i_mem_control1/s_rom_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.445    14.786    i_mem_control1/CLK
    SLICE_X13Y13         FDCE                                         r  i_mem_control1/s_rom_addr_reg[11]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X13Y13         FDCE (Setup_fdce_C_D)       -0.071    14.954    i_mem_control1/s_rom_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 i_vga/s_v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_control1/s_rom_addr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 5.730ns (64.880%)  route 3.102ns (35.120%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.561     5.082    i_vga/CLK
    SLICE_X13Y16         FDCE                                         r  i_vga/s_v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  i_vga/s_v_counter_reg[4]/Q
                         net (fo=25, routed)          0.677     6.215    i_vga/s_v_sync[4]
    SLICE_X13Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  i_vga/rom_addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.339    i_mem_control1/s_v_counter_reg[6][1]
    SLICE_X13Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.889 r  i_mem_control1/rom_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.889    i_mem_control1/rom_addr2_carry_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  i_mem_control1/rom_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.003    i_mem_control1/rom_addr2_carry__0_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.225 r  i_mem_control1/rom_addr2_carry__1/O[0]
                         net (fo=38, routed)          0.808     8.033    i_mem_control1/A[16]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[23]_P[12])
                                                      4.016    12.049 r  i_mem_control1/rom_addr0/P[12]
                         net (fo=1, routed)           0.995    13.044    i_mem_control1/rom_addr0_n_93
    SLICE_X11Y13         LUT5 (Prop_lut5_I0_O)        0.124    13.168 r  i_mem_control1/rom_addr[12]_i_2/O
                         net (fo=1, routed)           0.433    13.601    i_mem_control1/rom_addr[12]_i_2_n_0
    SLICE_X11Y13         LUT5 (Prop_lut5_I4_O)        0.124    13.725 r  i_mem_control1/rom_addr[12]_i_1/O
                         net (fo=2, routed)           0.189    13.914    i_mem_control1/rom_addr[12]
    SLICE_X10Y13         FDCE                                         r  i_mem_control1/s_rom_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.446    14.787    i_mem_control1/CLK
    SLICE_X10Y13         FDCE                                         r  i_mem_control1/s_rom_addr_reg[12]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X10Y13         FDCE (Setup_fdce_C_D)       -0.031    14.981    i_mem_control1/s_rom_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -13.914    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 i_vga/s_v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_control1/s_rom_addr_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 5.730ns (64.925%)  route 3.096ns (35.075%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.561     5.082    i_vga/CLK
    SLICE_X13Y16         FDCE                                         r  i_vga/s_v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  i_vga/s_v_counter_reg[4]/Q
                         net (fo=25, routed)          0.677     6.215    i_vga/s_v_sync[4]
    SLICE_X13Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  i_vga/rom_addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.339    i_mem_control1/s_v_counter_reg[6][1]
    SLICE_X13Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.889 r  i_mem_control1/rom_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.889    i_mem_control1/rom_addr2_carry_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  i_mem_control1/rom_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.003    i_mem_control1/rom_addr2_carry__0_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.225 r  i_mem_control1/rom_addr2_carry__1/O[0]
                         net (fo=38, routed)          0.808     8.033    i_mem_control1/A[16]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[23]_P[16])
                                                      4.016    12.049 r  i_mem_control1/rom_addr0/P[16]
                         net (fo=1, routed)           0.768    12.817    i_mem_control1/rom_addr0_n_89
    SLICE_X13Y14         LUT5 (Prop_lut5_I0_O)        0.124    12.941 r  i_mem_control1/rom_addr[16]_i_5/O
                         net (fo=1, routed)           0.263    13.204    i_mem_control1/rom_addr[16]_i_5_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    13.328 r  i_mem_control1/rom_addr[16]_i_2/O
                         net (fo=2, routed)           0.580    13.908    i_mem_control1/rom_addr[16]
    SLICE_X12Y14         FDCE                                         r  i_mem_control1/s_rom_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.445    14.786    i_mem_control1/CLK
    SLICE_X12Y14         FDCE                                         r  i_mem_control1/s_rom_addr_reg[16]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y14         FDCE (Setup_fdce_C_D)       -0.045    14.980    i_mem_control1/s_rom_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -13.908    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.088ns  (required time - arrival time)
  Source:                 i_vga/s_v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_control1/s_rom_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.774ns  (logic 5.730ns (65.303%)  route 3.044ns (34.697%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.561     5.082    i_vga/CLK
    SLICE_X13Y16         FDCE                                         r  i_vga/s_v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.456     5.538 f  i_vga/s_v_counter_reg[4]/Q
                         net (fo=25, routed)          0.677     6.215    i_vga/s_v_sync[4]
    SLICE_X13Y11         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  i_vga/rom_addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.339    i_mem_control1/s_v_counter_reg[6][1]
    SLICE_X13Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.889 r  i_mem_control1/rom_addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.889    i_mem_control1/rom_addr2_carry_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.003 r  i_mem_control1/rom_addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.003    i_mem_control1/rom_addr2_carry__0_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.225 r  i_mem_control1/rom_addr2_carry__1/O[0]
                         net (fo=38, routed)          0.808     8.033    i_mem_control1/A[16]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[23]_P[10])
                                                      4.016    12.049 r  i_mem_control1/rom_addr0/P[10]
                         net (fo=1, routed)           0.654    12.703    i_mem_control1/rom_addr0_n_95
    SLICE_X14Y12         LUT5 (Prop_lut5_I0_O)        0.124    12.827 r  i_mem_control1/rom_addr[10]_i_2/O
                         net (fo=1, routed)           0.282    13.109    i_mem_control1/rom_addr[10]_i_2_n_0
    SLICE_X14Y12         LUT5 (Prop_lut5_I4_O)        0.124    13.233 r  i_mem_control1/rom_addr[10]_i_1/O
                         net (fo=2, routed)           0.624    13.857    i_mem_control1/rom_addr[10]
    SLICE_X15Y12         FDCE                                         r  i_mem_control1/s_rom_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         1.446    14.787    i_mem_control1/CLK
    SLICE_X15Y12         FDCE                                         r  i_mem_control1/s_rom_addr_reg[10]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X15Y12         FDCE (Setup_fdce_C_D)       -0.081    14.945    i_mem_control1/s_rom_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -13.857    
  -------------------------------------------------------------------
                         slack                                  1.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 i_mem_control2/s_rom_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.493%)  route 0.245ns (63.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.554     1.437    i_mem_control2/CLK
    SLICE_X11Y26         FDCE                                         r  i_mem_control2/s_rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  i_mem_control2/s_rom_addr_reg[0]/Q
                         net (fo=5, routed)           0.245     1.824    i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y5          RAMB36E1                                     r  i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.866     1.994    i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.516    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.699    i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i_mem_control2/s_rom_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.459%)  route 0.232ns (58.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.554     1.437    i_mem_control2/CLK
    SLICE_X10Y26         FDCE                                         r  i_mem_control2/s_rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  i_mem_control2/s_rom_addr_reg[8]/Q
                         net (fo=5, routed)           0.232     1.833    i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y5          RAMB36E1                                     r  i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.866     1.994    i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.516    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.699    i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 i_mem_control1/s_rom_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.430%)  route 0.269ns (65.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.565     1.448    i_mem_control1/CLK
    SLICE_X15Y9          FDCE                                         r  i_mem_control1/s_rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  i_mem_control1/s_rom_addr_reg[3]/Q
                         net (fo=27, routed)          0.269     1.858    i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y1          RAMB36E1                                     r  i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.877     2.005    i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.710    i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_mem_control2/s_rom_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.885%)  route 0.247ns (60.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.554     1.437    i_mem_control2/CLK
    SLICE_X10Y26         FDCE                                         r  i_mem_control2/s_rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  i_mem_control2/s_rom_addr_reg[6]/Q
                         net (fo=5, routed)           0.247     1.848    i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y5          RAMB36E1                                     r  i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.866     1.994    i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.516    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.699    i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_mem_control1/s_rom_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.436%)  route 0.268ns (65.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.563     1.446    i_mem_control1/CLK
    SLICE_X15Y12         FDCE                                         r  i_mem_control1/s_rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  i_mem_control1/s_rom_addr_reg[10]/Q
                         net (fo=27, routed)          0.268     1.856    i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y2          RAMB36E1                                     r  i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.873     2.001    i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.706    i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 i_mem_control1/s_rom_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.341%)  route 0.270ns (65.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.563     1.446    i_mem_control1/CLK
    SLICE_X15Y12         FDCE                                         r  i_mem_control1/s_rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  i_mem_control1/s_rom_addr_reg[9]/Q
                         net (fo=27, routed)          0.270     1.857    i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y2          RAMB36E1                                     r  i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.873     2.001    i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.706    i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_mem_control1/s_rom_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.262%)  route 0.271ns (65.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.564     1.447    i_mem_control1/CLK
    SLICE_X15Y11         FDCE                                         r  i_mem_control1/s_rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  i_mem_control1/s_rom_addr_reg[7]/Q
                         net (fo=27, routed)          0.271     1.859    i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y2          RAMB36E1                                     r  i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.873     2.001    i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.523    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.706    i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_mem_control2/s_rom_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.049%)  route 0.286ns (66.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.553     1.436    i_mem_control2/CLK
    SLICE_X9Y25          FDCE                                         r  i_mem_control2/s_rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  i_mem_control2/s_rom_addr_reg[9]/Q
                         net (fo=5, routed)           0.286     1.863    i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y5          RAMB36E1                                     r  i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.866     1.994    i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.496    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.679    i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_control2/s_rgb_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.742%)  route 0.136ns (42.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.559     1.442    i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y31          FDRE                                         r  i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=9, routed)           0.136     1.719    i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y30          LUT6 (Prop_lut6_I4_O)        0.045     1.764 r  i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000     1.764    i_mem_control2/bbstub_douta[11][6]
    SLICE_X8Y30          FDCE                                         r  i_mem_control2/s_rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.826     1.953    i_mem_control2/CLK
    SLICE_X8Y30          FDCE                                         r  i_mem_control2/s_rgb_reg[6]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X8Y30          FDCE (Hold_fdce_C_D)         0.121     1.576    i_mem_control2/s_rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_mem_control2/s_rgb_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.385%)  route 0.138ns (42.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.559     1.442    i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y31          FDRE                                         r  i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=9, routed)           0.138     1.721    i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.045     1.766 r  i_memory_obj/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.000     1.766    i_mem_control2/bbstub_douta[11][4]
    SLICE_X8Y30          FDCE                                         r  i_mem_control2/s_rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=346, routed)         0.826     1.953    i_mem_control2/CLK
    SLICE_X8Y30          FDCE                                         r  i_mem_control2/s_rgb_reg[4]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X8Y30          FDCE (Hold_fdce_C_D)         0.121     1.576    i_mem_control2/s_rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3   i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10  i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2   i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y37  i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_69_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12  i_mem_control1/rom_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12  i_mem_control1/rom_addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y14  i_mem_control1/rom_addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  i_mem_control1/rom_addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y14  i_mem_control1/rom_addr_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y13  i_mem_control1/rom_addr_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y14  i_mem_control1/rom_addr_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y11  i_mem_control1/rom_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y11  i_mem_control1/rom_addr_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y15   i_io_logic/pbsync_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y14   i_io_logic/pbsync_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15   i_io_logic/pbsync_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15   i_io_logic/pbsync_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X58Y22  i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/i_memory_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_39_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y18  i_pattern_gen1/s_rgb_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y18  i_pattern_gen1/s_rgb_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y18  i_pattern_gen1/s_rgb_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y8   i_pattern_gen2/s_rgb_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y8   i_pattern_gen2/s_rgb_reg[3]/C



