

================================================================
== Vivado HLS Report for 'mmult_hw'
================================================================
* Date:           Thu Mar 25 19:15:13 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        accel
* Solution:       solution0
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  246518|  246518|  246519|  246519|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- LOAD_OFF_1    |       5|       5|         2|          1|          1|     5|    yes   |
        |- LOAD_W_1      |     110|     110|        11|          -|          -|    10|    no    |
        | + LOAD_W_2     |       8|       8|         2|          1|          1|     8|    yes   |
        |- LT            |  246399|  246399|      3850|          -|          -|    64|    no    |
        | + LOAD_I_1     |    1407|    1407|        11|          -|          -|   128|    no    |
        |  ++ LOAD_I_2   |       8|       8|         2|          1|          1|     8|    yes   |
        | + L1_L2        |    1286|    1286|         8|          1|          1|  1280|    yes   |
        | + STORE_O_1    |    1152|    1152|         9|          -|          -|   128|    no    |
        |  ++ STORE_O_2  |       6|       6|         3|          1|          1|     5|    yes   |
        +----------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     33|       -|      -|
|Expression       |        -|      -|       0|   1563|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      0|    2144|   2272|
|Memory           |       70|      -|    1024|    128|
|Multiplexer      |        -|      -|       -|   2534|
|Register         |        -|      -|    2512|     64|
+-----------------+---------+-------+--------+-------+
|Total            |       70|     33|    5680|   6561|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       25|     15|       5|     12|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+----+----+
    |           Instance           |           Module           | BRAM_18K| DSP48E| FF | LUT|
    +------------------------------+----------------------------+---------+-------+----+----+
    |mmult_hw_CONTROL_BUS_s_axi_U  |mmult_hw_CONTROL_BUS_s_axi  |        0|      0|  36|  40|
    |mmult_hw_mul_8s_8b6t_U1       |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U2       |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U3       |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U4       |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U5       |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U6       |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U7       |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U8       |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U9       |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U10      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U11      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U12      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U13      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U14      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U15      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U16      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U17      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U18      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U19      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U20      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U21      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U22      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U23      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U24      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U25      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U26      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U27      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U28      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U29      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U30      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    |mmult_hw_mul_8s_8b6t_U31      |mmult_hw_mul_8s_8b6t        |        0|      0|  68|  72|
    +------------------------------+----------------------------+---------+-------+----+----+
    |Total                         |                            |        0|      0|2144|2272|
    +------------------------------+----------------------------+---------+-------+----+----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |mmult_hw_mac_mulab7t_U32  |mmult_hw_mac_mulab7t  | i0 * i1 + i2 |
    |mmult_hw_mac_mulab8t_U33  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U34  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U35  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U36  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U37  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U38  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U39  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U40  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U41  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U42  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U43  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U44  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U45  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U46  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U47  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U48  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U49  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U50  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U51  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U52  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U53  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U54  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U55  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U56  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U57  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U58  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U59  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U60  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U61  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U62  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab8t_U63  |mmult_hw_mac_mulab8t  | i0 + i1 * i2 |
    |mmult_hw_mac_mulab9t_U64  |mmult_hw_mac_mulab9t  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |in_buf_0_V_U       |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_1_V_U       |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_2_V_U       |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_3_V_U       |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_4_V_U       |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_5_V_U       |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_6_V_U       |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_7_V_U       |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_8_V_U       |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_9_V_U       |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_10_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_11_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_12_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_13_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_14_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_15_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_16_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_17_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_18_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_19_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_20_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_21_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_22_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_23_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_24_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_25_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_26_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_27_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_28_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_29_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_30_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_31_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_32_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_33_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_34_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_35_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_36_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_37_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_38_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_39_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_40_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_41_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_42_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_43_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_44_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_45_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_46_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_47_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_48_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_49_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_50_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_51_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_52_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_53_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_54_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_55_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_56_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_57_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_58_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_59_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_60_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_61_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_62_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |in_buf_63_V_U      |mmult_hw_in_buf_0_V   |        1|   0|   0|   128|    8|     1|         1024|
    |offset_buf_V_U     |mmult_hw_offset_bbkb  |        2|   0|   0|    10|   32|     1|          320|
    |out_buf_V_U        |mmult_hw_out_buf_V    |        4|   0|   0|  1280|   32|     1|        40960|
    |weight_buf_0_V_U   |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_1_V_U   |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_2_V_U   |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_3_V_U   |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_4_V_U   |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_5_V_U   |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_6_V_U   |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_7_V_U   |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_8_V_U   |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_9_V_U   |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_10_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_11_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_12_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_13_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_14_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_15_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_16_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_17_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_18_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_19_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_20_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_21_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_22_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_23_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_24_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_25_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_26_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_27_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_28_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_29_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_30_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_31_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_32_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_33_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_34_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_35_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_36_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_37_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_38_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_39_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_40_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_41_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_42_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_43_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_44_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_45_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_46_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_47_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_48_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_49_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_50_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_51_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_52_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_53_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_54_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_55_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_56_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_57_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_58_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_59_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_60_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_61_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_62_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    |weight_buf_63_V_U  |mmult_hw_weight_bcud  |        0|  16|   2|    10|    8|     1|           80|
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total              |                      |       70|1024| 128| 10122| 1088|   130|       111936|
    +-------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_3667_p2                      |     +    |      0|  0|  13|           2|           4|
    |i_2_fu_3679_p2                      |     +    |      0|  0|  13|           4|           1|
    |i_3_fu_3857_p2                      |     +    |      0|  0|  15|           7|           1|
    |i_4_fu_4008_p2                      |     +    |      0|  0|  15|           8|           1|
    |i_5_fu_5315_p2                      |     +    |      0|  0|  15|           8|           1|
    |indvar_flatten_next_fu_4071_p2      |     +    |      0|  0|  18|          11|           1|
    |indvars_iv_next1_fu_3831_p2         |     +    |      0|  0|  15|           7|           4|
    |indvars_iv_next_fu_5441_p2          |     +    |      0|  0|  23|          16|           3|
    |is_idx_3_fu_3851_p2                 |     +    |      0|  0|  24|          17|           4|
    |is_idx_4_fu_3845_p2                 |     +    |      0|  0|  23|          16|          11|
    |is_idx_6_fu_3863_p2                 |     +    |      0|  0|  24|           1|          17|
    |j_1_fu_3793_p2                      |     +    |      0|  0|  15|           7|           4|
    |j_2_fu_3887_p2                      |     +    |      0|  0|  15|           6|           4|
    |j_3_fu_5426_p2                      |     +    |      0|  0|  13|           4|           2|
    |j_4_fu_4065_p2                      |     +    |      0|  0|  13|           4|           1|
    |os_idx_3_fu_5303_p2                 |     +    |      0|  0|  23|          16|          10|
    |out_buf_V_d0                        |     +    |      0|  0|  32|          32|          32|
    |t_1_fu_5357_p2                      |     +    |      0|  0|  21|           8|          14|
    |tmp10_fu_4942_p2                    |     +    |      0|  0|  26|          19|          19|
    |tmp11_fu_4916_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp14_fu_4932_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp17_fu_5181_p2                    |     +    |      0|  0|  27|          20|          20|
    |tmp18_fu_4990_p2                    |     +    |      0|  0|  26|          19|          19|
    |tmp19_fu_4964_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp1_fu_5269_p2                     |     +    |      0|  0|  32|          32|          32|
    |tmp22_fu_4980_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp25_fu_5028_p2                    |     +    |      0|  0|  26|          19|          19|
    |tmp26_fu_5002_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp29_fu_5018_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp2_fu_4952_p2                     |     +    |      0|  0|  32|          32|          32|
    |tmp32_fu_5280_p2                    |     +    |      0|  0|  29|          22|          22|
    |tmp33_fu_5193_p2                    |     +    |      0|  0|  27|          20|          20|
    |tmp34_fu_5066_p2                    |     +    |      0|  0|  26|          19|          19|
    |tmp35_fu_5040_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp38_fu_5056_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp3_fu_4904_p2                     |     +    |      0|  0|  32|          32|          32|
    |tmp41_fu_5104_p2                    |     +    |      0|  0|  26|          19|          19|
    |tmp42_fu_5078_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp45_fu_5094_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp48_fu_5218_p2                    |     +    |      0|  0|  28|          21|          21|
    |tmp49_fu_5142_p2                    |     +    |      0|  0|  26|          19|          19|
    |tmp4_fu_4883_p2                     |     +    |      0|  0|  39|          32|          32|
    |tmp50_fu_5116_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp53_fu_5132_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp56_fu_5208_p2                    |     +    |      0|  0|  27|          20|          20|
    |tmp57_fu_5154_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp60_fu_5169_p2                    |     +    |      0|  0|  26|          19|          19|
    |tmp7_fu_4894_p2                     |     +    |      0|  0|  25|          18|          18|
    |tmp_17_fu_5321_p2                   |     +    |      0|  0|  23|          16|           3|
    |tmp_26_fu_5414_p2                   |     +    |      0|  0|  23|          16|           1|
    |tmp_27_fu_5249_p2                   |     +    |      0|  0|  32|          12|          12|
    |tmp_28_fu_5255_p2                   |     +    |      0|  0|  32|          12|          12|
    |tmp_32_fu_5351_p2                   |     +    |      0|  0|  19|          12|          12|
    |tmp_33_fu_5390_p2                   |     +    |      0|  0|  19|          12|          12|
    |tmp_34_fu_5404_p2                   |     +    |      0|  0|  19|          12|          12|
    |tmp_6_fu_3685_p2                    |     +    |      0|  0|  15|           7|           4|
    |tmp_fu_3623_p2                      |     +    |      0|  0|  12|           1|           3|
    |tmp_s_fu_3765_p2                    |     +    |      0|  0|  15|           1|           7|
    |ap_block_pp0_stage0_flag00011001    |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_flag00011001    |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_flag00011001    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state25_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state26_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp1_stage0_iter1    |    and   |      0|  0|   2|           1|           1|
    |in_stream_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |in_stream_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |out_stream_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_stream_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_3629_p2                |   icmp   |      0|  0|   2|           3|           4|
    |exitcond2_fu_3673_p2                |   icmp   |      0|  0|   2|           4|           4|
    |exitcond3_fu_3759_p2                |   icmp   |      0|  0|   4|           7|           7|
    |exitcond4_fu_4002_p2                |   icmp   |      0|  0|   4|           7|           2|
    |exitcond6_fu_3893_p2                |   icmp   |      0|  0|  13|          17|          17|
    |exitcond7_fu_5309_p2                |   icmp   |      0|  0|   5|           8|           9|
    |exitcond8_fu_4077_p2                |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_flatten_fu_4083_p2         |   icmp   |      0|  0|   6|          11|          11|
    |exitcond_fu_5374_p2                 |   icmp   |      0|  0|   8|          16|          16|
    |in_stream_data_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |last_assign_fu_5420_p2              |   icmp   |      0|  0|   8|          16|          16|
    |out_stream_data_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |out_stream_last_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |ap_block_pp4_stage0_flag00011001    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state23                    |    or    |      0|  0|   2|           1|           1|
    |tmp_10_173_t_fu_3811_p2             |    or    |      0|  0|   6|           6|           1|
    |tmp_10_274_t_fu_3775_p2             |    or    |      0|  0|   6|           6|           2|
    |tmp_10_375_t_fu_3816_p2             |    or    |      0|  0|   6|           6|           2|
    |tmp_10_476_t_fu_3781_p2             |    or    |      0|  0|   6|           6|           3|
    |tmp_10_577_t_fu_3821_p2             |    or    |      0|  0|   6|           6|           3|
    |tmp_10_678_t_fu_3787_p2             |    or    |      0|  0|   6|           6|           3|
    |tmp_10_779_t_fu_3826_p2             |    or    |      0|  0|   6|           6|           3|
    |tmp_12_fu_5297_p2                   |    or    |      0|  0|  16|          16|           3|
    |tmp_22_180_t_fu_3978_p2             |    or    |      0|  0|   6|           6|           1|
    |tmp_22_281_t_fu_3869_p2             |    or    |      0|  0|   6|           6|           2|
    |tmp_22_382_t_fu_3984_p2             |    or    |      0|  0|   6|           6|           2|
    |tmp_22_483_t_fu_3875_p2             |    or    |      0|  0|   6|           6|           3|
    |tmp_22_584_t_fu_3990_p2             |    or    |      0|  0|   6|           6|           3|
    |tmp_22_685_t_fu_3881_p2             |    or    |      0|  0|   6|           6|           3|
    |tmp_22_786_t_fu_3996_p2             |    or    |      0|  0|   6|           6|           3|
    |tmp_23_fu_5380_p2                   |    or    |      0|  0|   4|           4|           1|
    |tmp_2_fu_3635_p2                    |    or    |      0|  0|   4|           4|           1|
    |i4_mid2_fu_4022_p3                  |  select  |      0|  0|   8|           1|           8|
    |j3_mid2_fu_4014_p3                  |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp4_iter1             |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|1563|        1121|         978|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter7         |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2         |   9|          2|    1|          2|
    |exitcond5_phi_fu_3344_p4        |   9|          2|    1|          2|
    |exitcond5_reg_3340              |   9|          2|    1|          2|
    |i2_reg_3230                     |   9|          2|    4|          8|
    |i3_reg_3296                     |   9|          2|    7|         14|
    |i4_phi_fu_3366_p4               |   9|          2|    8|         16|
    |i4_reg_3362                     |   9|          2|    8|         16|
    |i5_reg_3405                     |   9|          2|    8|         16|
    |i_reg_3195                      |   9|          2|    4|          8|
    |in_buf_0_V_address0             |  15|          3|    7|         21|
    |in_buf_10_V_address0            |  15|          3|    7|         21|
    |in_buf_11_V_address0            |  15|          3|    7|         21|
    |in_buf_12_V_address0            |  15|          3|    7|         21|
    |in_buf_13_V_address0            |  15|          3|    7|         21|
    |in_buf_14_V_address0            |  15|          3|    7|         21|
    |in_buf_15_V_address0            |  15|          3|    7|         21|
    |in_buf_16_V_address0            |  15|          3|    7|         21|
    |in_buf_17_V_address0            |  15|          3|    7|         21|
    |in_buf_18_V_address0            |  15|          3|    7|         21|
    |in_buf_19_V_address0            |  15|          3|    7|         21|
    |in_buf_1_V_address0             |  15|          3|    7|         21|
    |in_buf_20_V_address0            |  15|          3|    7|         21|
    |in_buf_21_V_address0            |  15|          3|    7|         21|
    |in_buf_22_V_address0            |  15|          3|    7|         21|
    |in_buf_23_V_address0            |  15|          3|    7|         21|
    |in_buf_24_V_address0            |  15|          3|    7|         21|
    |in_buf_25_V_address0            |  15|          3|    7|         21|
    |in_buf_26_V_address0            |  15|          3|    7|         21|
    |in_buf_27_V_address0            |  15|          3|    7|         21|
    |in_buf_28_V_address0            |  15|          3|    7|         21|
    |in_buf_29_V_address0            |  15|          3|    7|         21|
    |in_buf_2_V_address0             |  15|          3|    7|         21|
    |in_buf_30_V_address0            |  15|          3|    7|         21|
    |in_buf_31_V_address0            |  15|          3|    7|         21|
    |in_buf_32_V_address0            |  15|          3|    7|         21|
    |in_buf_33_V_address0            |  15|          3|    7|         21|
    |in_buf_34_V_address0            |  15|          3|    7|         21|
    |in_buf_35_V_address0            |  15|          3|    7|         21|
    |in_buf_36_V_address0            |  15|          3|    7|         21|
    |in_buf_37_V_address0            |  15|          3|    7|         21|
    |in_buf_38_V_address0            |  15|          3|    7|         21|
    |in_buf_39_V_address0            |  15|          3|    7|         21|
    |in_buf_3_V_address0             |  15|          3|    7|         21|
    |in_buf_40_V_address0            |  15|          3|    7|         21|
    |in_buf_41_V_address0            |  15|          3|    7|         21|
    |in_buf_42_V_address0            |  15|          3|    7|         21|
    |in_buf_43_V_address0            |  15|          3|    7|         21|
    |in_buf_44_V_address0            |  15|          3|    7|         21|
    |in_buf_45_V_address0            |  15|          3|    7|         21|
    |in_buf_46_V_address0            |  15|          3|    7|         21|
    |in_buf_47_V_address0            |  15|          3|    7|         21|
    |in_buf_48_V_address0            |  15|          3|    7|         21|
    |in_buf_49_V_address0            |  15|          3|    7|         21|
    |in_buf_4_V_address0             |  15|          3|    7|         21|
    |in_buf_50_V_address0            |  15|          3|    7|         21|
    |in_buf_51_V_address0            |  15|          3|    7|         21|
    |in_buf_52_V_address0            |  15|          3|    7|         21|
    |in_buf_53_V_address0            |  15|          3|    7|         21|
    |in_buf_54_V_address0            |  15|          3|    7|         21|
    |in_buf_55_V_address0            |  15|          3|    7|         21|
    |in_buf_56_V_address0            |  15|          3|    7|         21|
    |in_buf_57_V_address0            |  15|          3|    7|         21|
    |in_buf_58_V_address0            |  15|          3|    7|         21|
    |in_buf_59_V_address0            |  15|          3|    7|         21|
    |in_buf_5_V_address0             |  15|          3|    7|         21|
    |in_buf_60_V_address0            |  15|          3|    7|         21|
    |in_buf_61_V_address0            |  15|          3|    7|         21|
    |in_buf_62_V_address0            |  15|          3|    7|         21|
    |in_buf_63_V_address0            |  15|          3|    7|         21|
    |in_buf_6_V_address0             |  15|          3|    7|         21|
    |in_buf_7_V_address0             |  15|          3|    7|         21|
    |in_buf_8_V_address0             |  15|          3|    7|         21|
    |in_buf_9_V_address0             |  15|          3|    7|         21|
    |in_stream_TDATA_blk_n           |   9|          2|    1|          2|
    |in_stream_data_V_0_data_out     |   9|          2|   64|        128|
    |in_stream_data_V_0_state        |  15|          3|    2|          6|
    |in_stream_dest_V_0_state        |  15|          3|    2|          6|
    |indvar_flatten5_phi_fu_3377_p4  |   9|          2|   11|         22|
    |indvar_flatten5_reg_3373        |   9|          2|   11|         22|
    |indvars_iv129_in_reg_3308       |   9|          2|   17|         34|
    |indvars_iv1_reg_3206            |   9|          2|    7|         14|
    |indvars_iv_reg_3384             |   9|          2|   16|         32|
    |is_idx_1_reg_3218               |   9|          2|    7|         14|
    |is_idx_2_reg_3241               |   9|          2|    7|         14|
    |is_idx_5_phi_fu_3333_p4         |   9|          2|   17|         34|
    |is_idx_5_reg_3330               |   9|          2|   17|         34|
    |is_idx_phi_fu_3188_p4           |   9|          2|    3|          6|
    |is_idx_reg_3184                 |   9|          2|    3|          6|
    |is_idx_s_reg_3285               |   9|          2|   16|         32|
    |j1_phi_fu_3322_p4               |   9|          2|    6|         12|
    |j1_reg_3318                     |   9|          2|    6|         12|
    |j2_phi_fu_3355_p4               |   9|          2|    4|          8|
    |j2_reg_3351                     |   9|          2|    4|          8|
    |j4_reg_3426                     |   9|          2|    4|          8|
    |j_reg_3251                      |   9|          2|    7|         14|
    |offset_buf_V_address0           |  15|          3|    4|         12|
    |os_idx_1_reg_3394               |   9|          2|   16|         32|
    |os_idx_2_phi_fu_3419_p4         |   9|          2|   16|         32|
    |os_idx_2_reg_3416               |   9|          2|   16|         32|
    |os_idx_reg_3273                 |   9|          2|   16|         32|
    |out_buf_V_address0              |  15|          3|   11|         33|
    |out_stream_TDATA_blk_n          |   9|          2|    1|          2|
    |out_stream_data_V_1_data_out    |   9|          2|   64|        128|
    |out_stream_data_V_1_state       |  15|          3|    2|          6|
    |out_stream_dest_V_1_state       |  15|          3|    2|          6|
    |out_stream_id_V_1_state         |  15|          3|    2|          6|
    |out_stream_keep_V_1_state       |  15|          3|    2|          6|
    |out_stream_last_V_1_data_out    |   9|          2|    1|          2|
    |out_stream_last_V_1_state       |  15|          3|    2|          6|
    |out_stream_strb_V_1_state       |  15|          3|    2|          6|
    |out_stream_user_V_1_state       |  15|          3|    2|          6|
    |t_reg_3262                      |   9|          2|   13|         26|
    |weight_buf_0_V_address0         |  15|          3|    4|         12|
    |weight_buf_10_V_address0        |  15|          3|    4|         12|
    |weight_buf_11_V_address0        |  15|          3|    4|         12|
    |weight_buf_12_V_address0        |  15|          3|    4|         12|
    |weight_buf_13_V_address0        |  15|          3|    4|         12|
    |weight_buf_14_V_address0        |  15|          3|    4|         12|
    |weight_buf_15_V_address0        |  15|          3|    4|         12|
    |weight_buf_16_V_address0        |  15|          3|    4|         12|
    |weight_buf_17_V_address0        |  15|          3|    4|         12|
    |weight_buf_18_V_address0        |  15|          3|    4|         12|
    |weight_buf_19_V_address0        |  15|          3|    4|         12|
    |weight_buf_1_V_address0         |  15|          3|    4|         12|
    |weight_buf_20_V_address0        |  15|          3|    4|         12|
    |weight_buf_21_V_address0        |  15|          3|    4|         12|
    |weight_buf_22_V_address0        |  15|          3|    4|         12|
    |weight_buf_23_V_address0        |  15|          3|    4|         12|
    |weight_buf_24_V_address0        |  15|          3|    4|         12|
    |weight_buf_25_V_address0        |  15|          3|    4|         12|
    |weight_buf_26_V_address0        |  15|          3|    4|         12|
    |weight_buf_27_V_address0        |  15|          3|    4|         12|
    |weight_buf_28_V_address0        |  15|          3|    4|         12|
    |weight_buf_29_V_address0        |  15|          3|    4|         12|
    |weight_buf_2_V_address0         |  15|          3|    4|         12|
    |weight_buf_30_V_address0        |  15|          3|    4|         12|
    |weight_buf_31_V_address0        |  15|          3|    4|         12|
    |weight_buf_32_V_address0        |  15|          3|    4|         12|
    |weight_buf_33_V_address0        |  15|          3|    4|         12|
    |weight_buf_34_V_address0        |  15|          3|    4|         12|
    |weight_buf_35_V_address0        |  15|          3|    4|         12|
    |weight_buf_36_V_address0        |  15|          3|    4|         12|
    |weight_buf_37_V_address0        |  15|          3|    4|         12|
    |weight_buf_38_V_address0        |  15|          3|    4|         12|
    |weight_buf_39_V_address0        |  15|          3|    4|         12|
    |weight_buf_3_V_address0         |  15|          3|    4|         12|
    |weight_buf_40_V_address0        |  15|          3|    4|         12|
    |weight_buf_41_V_address0        |  15|          3|    4|         12|
    |weight_buf_42_V_address0        |  15|          3|    4|         12|
    |weight_buf_43_V_address0        |  15|          3|    4|         12|
    |weight_buf_44_V_address0        |  15|          3|    4|         12|
    |weight_buf_45_V_address0        |  15|          3|    4|         12|
    |weight_buf_46_V_address0        |  15|          3|    4|         12|
    |weight_buf_47_V_address0        |  15|          3|    4|         12|
    |weight_buf_48_V_address0        |  15|          3|    4|         12|
    |weight_buf_49_V_address0        |  15|          3|    4|         12|
    |weight_buf_4_V_address0         |  15|          3|    4|         12|
    |weight_buf_50_V_address0        |  15|          3|    4|         12|
    |weight_buf_51_V_address0        |  15|          3|    4|         12|
    |weight_buf_52_V_address0        |  15|          3|    4|         12|
    |weight_buf_53_V_address0        |  15|          3|    4|         12|
    |weight_buf_54_V_address0        |  15|          3|    4|         12|
    |weight_buf_55_V_address0        |  15|          3|    4|         12|
    |weight_buf_56_V_address0        |  15|          3|    4|         12|
    |weight_buf_57_V_address0        |  15|          3|    4|         12|
    |weight_buf_58_V_address0        |  15|          3|    4|         12|
    |weight_buf_59_V_address0        |  15|          3|    4|         12|
    |weight_buf_5_V_address0         |  15|          3|    4|         12|
    |weight_buf_60_V_address0        |  15|          3|    4|         12|
    |weight_buf_61_V_address0        |  15|          3|    4|         12|
    |weight_buf_62_V_address0        |  15|          3|    4|         12|
    |weight_buf_63_V_address0        |  15|          3|    4|         12|
    |weight_buf_6_V_address0         |  15|          3|    4|         12|
    |weight_buf_7_V_address0         |  15|          3|    4|         12|
    |weight_buf_8_V_address0         |  15|          3|    4|         12|
    |weight_buf_9_V_address0         |  15|          3|    4|         12|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |2534|        518| 1156|       3064|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                     |   1|   0|    1|          0|
    |ap_reg_pp3_iter1_tmp_19_reg_6192            |   8|   0|   64|         56|
    |ap_reg_pp3_iter2_tmp_18_reg_6403            |   4|   0|   64|         60|
    |ap_reg_pp3_iter4_in_buf_61_V_load_reg_7541  |   8|   0|    8|          0|
    |ap_reg_pp3_iter6_tmp2_reg_7726              |  32|   0|   32|          0|
    |ap_reg_pp4_iter1_exitcond_reg_7819          |   1|   0|    1|          0|
    |exitcond1_reg_5717                          |   1|   0|    1|          0|
    |exitcond3_reg_6060                          |   1|   0|    1|          0|
    |exitcond5_reg_3340                          |   1|   0|    1|          0|
    |exitcond6_reg_6159                          |   1|   0|    1|          0|
    |exitcond8_reg_6394                          |   1|   0|    1|          0|
    |exitcond_flatten_reg_6399                   |   1|   0|    1|          0|
    |exitcond_reg_7819                           |   1|   0|    1|          0|
    |i2_reg_3230                                 |   4|   0|    4|          0|
    |i3_reg_3296                                 |   7|   0|    7|          0|
    |i4_mid2_reg_6185                            |   8|   0|    8|          0|
    |i4_reg_3362                                 |   8|   0|    8|          0|
    |i5_reg_3405                                 |   8|   0|    8|          0|
    |i_2_reg_5730                                |   4|   0|    4|          0|
    |i_3_reg_6132                                |   7|   0|    7|          0|
    |i_5_reg_7795                                |   8|   0|    8|          0|
    |i_reg_3195                                  |   4|   0|    4|          0|
    |in_buf_0_V_load_reg_7231                    |   8|   0|    8|          0|
    |in_buf_10_V_load_reg_6481                   |   8|   0|    8|          0|
    |in_buf_11_V_load_reg_7291                   |   8|   0|    8|          0|
    |in_buf_12_V_load_reg_6491                   |   8|   0|    8|          0|
    |in_buf_13_V_load_reg_7301                   |   8|   0|    8|          0|
    |in_buf_14_V_load_reg_6501                   |   8|   0|    8|          0|
    |in_buf_15_V_load_reg_7311                   |   8|   0|    8|          0|
    |in_buf_16_V_load_reg_6511                   |   8|   0|    8|          0|
    |in_buf_17_V_load_reg_7321                   |   8|   0|    8|          0|
    |in_buf_18_V_load_reg_6521                   |   8|   0|    8|          0|
    |in_buf_19_V_load_reg_7331                   |   8|   0|    8|          0|
    |in_buf_1_V_load_reg_7241                    |   8|   0|    8|          0|
    |in_buf_20_V_load_reg_6531                   |   8|   0|    8|          0|
    |in_buf_21_V_load_reg_7341                   |   8|   0|    8|          0|
    |in_buf_22_V_load_reg_6541                   |   8|   0|    8|          0|
    |in_buf_23_V_load_reg_7351                   |   8|   0|    8|          0|
    |in_buf_24_V_load_reg_6551                   |   8|   0|    8|          0|
    |in_buf_25_V_load_reg_7361                   |   8|   0|    8|          0|
    |in_buf_26_V_load_reg_6561                   |   8|   0|    8|          0|
    |in_buf_27_V_load_reg_7371                   |   8|   0|    8|          0|
    |in_buf_28_V_load_reg_6571                   |   8|   0|    8|          0|
    |in_buf_29_V_load_reg_7381                   |   8|   0|    8|          0|
    |in_buf_2_V_load_reg_6441                    |   8|   0|    8|          0|
    |in_buf_30_V_load_reg_6581                   |   8|   0|    8|          0|
    |in_buf_31_V_load_reg_7391                   |   8|   0|    8|          0|
    |in_buf_32_V_load_reg_6591                   |   8|   0|    8|          0|
    |in_buf_33_V_load_reg_7401                   |   8|   0|    8|          0|
    |in_buf_34_V_load_reg_6601                   |   8|   0|    8|          0|
    |in_buf_35_V_load_reg_7411                   |   8|   0|    8|          0|
    |in_buf_36_V_load_reg_6611                   |   8|   0|    8|          0|
    |in_buf_37_V_load_reg_7421                   |   8|   0|    8|          0|
    |in_buf_38_V_load_reg_6621                   |   8|   0|    8|          0|
    |in_buf_39_V_load_reg_7431                   |   8|   0|    8|          0|
    |in_buf_3_V_load_reg_7251                    |   8|   0|    8|          0|
    |in_buf_40_V_load_reg_6631                   |   8|   0|    8|          0|
    |in_buf_41_V_load_reg_7441                   |   8|   0|    8|          0|
    |in_buf_42_V_load_reg_6641                   |   8|   0|    8|          0|
    |in_buf_43_V_load_reg_7451                   |   8|   0|    8|          0|
    |in_buf_44_V_load_reg_6651                   |   8|   0|    8|          0|
    |in_buf_45_V_load_reg_7461                   |   8|   0|    8|          0|
    |in_buf_46_V_load_reg_6661                   |   8|   0|    8|          0|
    |in_buf_47_V_load_reg_7471                   |   8|   0|    8|          0|
    |in_buf_48_V_load_reg_6671                   |   8|   0|    8|          0|
    |in_buf_49_V_load_reg_7481                   |   8|   0|    8|          0|
    |in_buf_4_V_load_reg_6451                    |   8|   0|    8|          0|
    |in_buf_50_V_load_reg_6681                   |   8|   0|    8|          0|
    |in_buf_51_V_load_reg_7491                   |   8|   0|    8|          0|
    |in_buf_52_V_load_reg_6691                   |   8|   0|    8|          0|
    |in_buf_53_V_load_reg_7501                   |   8|   0|    8|          0|
    |in_buf_54_V_load_reg_6701                   |   8|   0|    8|          0|
    |in_buf_55_V_load_reg_7511                   |   8|   0|    8|          0|
    |in_buf_56_V_load_reg_6711                   |   8|   0|    8|          0|
    |in_buf_57_V_load_reg_7521                   |   8|   0|    8|          0|
    |in_buf_58_V_load_reg_6721                   |   8|   0|    8|          0|
    |in_buf_59_V_load_reg_7531                   |   8|   0|    8|          0|
    |in_buf_5_V_load_reg_7261                    |   8|   0|    8|          0|
    |in_buf_60_V_load_reg_6731                   |   8|   0|    8|          0|
    |in_buf_61_V_load_reg_7541                   |   8|   0|    8|          0|
    |in_buf_62_V_load_reg_7551                   |   8|   0|    8|          0|
    |in_buf_63_V_load_reg_6741                   |   8|   0|    8|          0|
    |in_buf_6_V_load_reg_6461                    |   8|   0|    8|          0|
    |in_buf_7_V_load_reg_7271                    |   8|   0|    8|          0|
    |in_buf_8_V_load_reg_6471                    |   8|   0|    8|          0|
    |in_buf_9_V_load_reg_7281                    |   8|   0|    8|          0|
    |in_stream_data_V_0_payload_A                |  64|   0|   64|          0|
    |in_stream_data_V_0_payload_B                |  64|   0|   64|          0|
    |in_stream_data_V_0_sel_rd                   |   1|   0|    1|          0|
    |in_stream_data_V_0_sel_wr                   |   1|   0|    1|          0|
    |in_stream_data_V_0_state                    |   2|   0|    2|          0|
    |in_stream_dest_V_0_state                    |   2|   0|    2|          0|
    |indvar_flatten5_reg_3373                    |  11|   0|   11|          0|
    |indvar_flatten_next_reg_6389                |  11|   0|   11|          0|
    |indvars_iv129_in_reg_3308                   |  17|   0|   17|          0|
    |indvars_iv1_reg_3206                        |   7|   0|    7|          0|
    |indvars_iv_reg_3384                         |  16|   0|   16|          0|
    |is_idx_1_reg_3218                           |   7|   0|    7|          0|
    |is_idx_2_reg_3241                           |   7|   0|    7|          0|
    |is_idx_3_reg_6126                           |  17|   0|   17|          0|
    |is_idx_4_reg_6121                           |  16|   0|   16|          0|
    |is_idx_5_reg_3330                           |  17|   0|   17|          0|
    |is_idx_6_reg_6137                           |  17|   0|   17|          0|
    |is_idx_reg_3184                             |   3|   0|    3|          0|
    |is_idx_s_reg_3285                           |  16|   0|   16|          0|
    |j1_reg_3318                                 |   6|   0|    6|          0|
    |j2_reg_3351                                 |   4|   0|    4|          0|
    |j3_mid2_reg_6179                            |   4|   0|    4|          0|
    |j4_reg_3426                                 |   4|   0|    4|          0|
    |j_2_reg_6154                                |   6|   0|    6|          0|
    |j_4_reg_6384                                |   4|   0|    4|          0|
    |j_reg_3251                                  |   7|   0|    7|          0|
    |last_assign_reg_7838                        |   1|   0|    1|          0|
    |os_idx_1_reg_3394                           |  16|   0|   16|          0|
    |os_idx_2_reg_3416                           |  16|   0|   16|          0|
    |os_idx_3_reg_7786                           |  16|   0|   16|          0|
    |os_idx_reg_3273                             |  16|   0|   16|          0|
    |out_stream_data_V_1_payload_A               |  64|   0|   64|          0|
    |out_stream_data_V_1_payload_B               |  64|   0|   64|          0|
    |out_stream_data_V_1_sel_rd                  |   1|   0|    1|          0|
    |out_stream_data_V_1_sel_wr                  |   1|   0|    1|          0|
    |out_stream_data_V_1_state                   |   2|   0|    2|          0|
    |out_stream_dest_V_1_sel_rd                  |   1|   0|    1|          0|
    |out_stream_dest_V_1_state                   |   2|   0|    2|          0|
    |out_stream_id_V_1_sel_rd                    |   1|   0|    1|          0|
    |out_stream_id_V_1_state                     |   2|   0|    2|          0|
    |out_stream_keep_V_1_sel_rd                  |   1|   0|    1|          0|
    |out_stream_keep_V_1_state                   |   2|   0|    2|          0|
    |out_stream_last_V_1_payload_A               |   1|   0|    1|          0|
    |out_stream_last_V_1_payload_B               |   1|   0|    1|          0|
    |out_stream_last_V_1_sel_rd                  |   1|   0|    1|          0|
    |out_stream_last_V_1_sel_wr                  |   1|   0|    1|          0|
    |out_stream_last_V_1_state                   |   2|   0|    2|          0|
    |out_stream_strb_V_1_sel_rd                  |   1|   0|    1|          0|
    |out_stream_strb_V_1_state                   |   2|   0|    2|          0|
    |out_stream_user_V_1_sel_rd                  |   1|   0|    1|          0|
    |out_stream_user_V_1_state                   |   2|   0|    2|          0|
    |t15_cast_reg_6111                           |  13|   0|   14|          1|
    |t_reg_3262                                  |  13|   0|   13|          0|
    |tmp12_reg_7586                              |  17|   0|   17|          0|
    |tmp13_reg_7591                              |  17|   0|   17|          0|
    |tmp15_reg_7596                              |  17|   0|   17|          0|
    |tmp16_reg_7601                              |  17|   0|   17|          0|
    |tmp17_reg_7766                              |  20|   0|   20|          0|
    |tmp18_reg_7731                              |  19|   0|   19|          0|
    |tmp20_reg_7606                              |  17|   0|   17|          0|
    |tmp21_reg_7611                              |  17|   0|   17|          0|
    |tmp23_reg_7616                              |  17|   0|   17|          0|
    |tmp24_reg_7621                              |  17|   0|   17|          0|
    |tmp25_reg_7736                              |  19|   0|   19|          0|
    |tmp27_reg_7626                              |  17|   0|   17|          0|
    |tmp28_reg_7631                              |  17|   0|   17|          0|
    |tmp2_reg_7726                               |  32|   0|   32|          0|
    |tmp30_reg_7636                              |  17|   0|   17|          0|
    |tmp31_reg_7641                              |  17|   0|   17|          0|
    |tmp33_reg_7771                              |  20|   0|   20|          0|
    |tmp34_reg_7741                              |  19|   0|   19|          0|
    |tmp36_reg_7646                              |  17|   0|   17|          0|
    |tmp37_reg_7651                              |  17|   0|   17|          0|
    |tmp39_reg_7656                              |  17|   0|   17|          0|
    |tmp40_reg_7661                              |  17|   0|   17|          0|
    |tmp41_reg_7746                              |  19|   0|   19|          0|
    |tmp43_reg_7666                              |  17|   0|   17|          0|
    |tmp44_reg_7671                              |  17|   0|   17|          0|
    |tmp46_reg_7676                              |  17|   0|   17|          0|
    |tmp47_reg_7681                              |  17|   0|   17|          0|
    |tmp48_reg_7776                              |  21|   0|   21|          0|
    |tmp49_reg_7751                              |  19|   0|   19|          0|
    |tmp51_reg_7686                              |  17|   0|   17|          0|
    |tmp52_reg_7691                              |  17|   0|   17|          0|
    |tmp54_reg_7696                              |  17|   0|   17|          0|
    |tmp55_reg_7701                              |  17|   0|   17|          0|
    |tmp57_reg_7756                              |  18|   0|   18|          0|
    |tmp58_reg_7706                              |  17|   0|   17|          0|
    |tmp59_reg_7711                              |  17|   0|   17|          0|
    |tmp5_reg_7566                               |  32|   0|   32|          0|
    |tmp60_reg_7761                              |  19|   0|   19|          0|
    |tmp61_reg_7716                              |  17|   0|   17|          0|
    |tmp63_reg_7721                              |  17|   0|   17|          0|
    |tmp6_reg_7571                               |  17|   0|   17|          0|
    |tmp8_reg_7576                               |  17|   0|   17|          0|
    |tmp9_reg_7581                               |  17|   0|   17|          0|
    |tmp_10_274_t_reg_6077                       |   5|   0|    6|          1|
    |tmp_10_476_t_reg_6081                       |   5|   0|    6|          1|
    |tmp_10_678_t_reg_6085                       |   4|   0|    6|          2|
    |tmp_17_reg_7800                             |  16|   0|   16|          0|
    |tmp_18_reg_6403                             |   4|   0|   64|         60|
    |tmp_19_reg_6192                             |   8|   0|   64|         56|
    |tmp_22_281_t_reg_6142                       |   5|   0|    6|          1|
    |tmp_22_483_t_reg_6146                       |   5|   0|    6|          1|
    |tmp_22_685_t_reg_6150                       |   4|   0|    6|          2|
    |tmp_25_reg_6069                             |   6|   0|    6|          0|
    |tmp_26_reg_7833                             |  16|   0|   16|          0|
    |tmp_32_reg_7805                             |  11|   0|   12|          1|
    |tmp_6_reg_5735                              |   7|   0|    7|          0|
    |tmp_reg_5712                                |   3|   0|    3|          0|
    |weight_buf_0_V_addr_reg_5740                |   4|   0|    4|          0|
    |weight_buf_10_V_add_reg_5825                |   4|   0|    4|          0|
    |weight_buf_11_V_add_reg_5865                |   4|   0|    4|          0|
    |weight_buf_12_V_add_reg_5905                |   4|   0|    4|          0|
    |weight_buf_13_V_add_reg_5945                |   4|   0|    4|          0|
    |weight_buf_14_V_add_reg_5985                |   4|   0|    4|          0|
    |weight_buf_15_V_add_reg_6025                |   4|   0|    4|          0|
    |weight_buf_16_V_add_reg_5750                |   4|   0|    4|          0|
    |weight_buf_17_V_add_reg_5790                |   4|   0|    4|          0|
    |weight_buf_18_V_add_reg_5830                |   4|   0|    4|          0|
    |weight_buf_19_V_add_reg_5870                |   4|   0|    4|          0|
    |weight_buf_1_V_addr_reg_5780                |   4|   0|    4|          0|
    |weight_buf_20_V_add_reg_5910                |   4|   0|    4|          0|
    |weight_buf_21_V_add_reg_5950                |   4|   0|    4|          0|
    |weight_buf_22_V_add_reg_5990                |   4|   0|    4|          0|
    |weight_buf_23_V_add_reg_6030                |   4|   0|    4|          0|
    |weight_buf_24_V_add_reg_5755                |   4|   0|    4|          0|
    |weight_buf_25_V_add_reg_5795                |   4|   0|    4|          0|
    |weight_buf_26_V_add_reg_5835                |   4|   0|    4|          0|
    |weight_buf_27_V_add_reg_5875                |   4|   0|    4|          0|
    |weight_buf_28_V_add_reg_5915                |   4|   0|    4|          0|
    |weight_buf_29_V_add_reg_5955                |   4|   0|    4|          0|
    |weight_buf_2_V_addr_1_reg_5820              |   4|   0|    4|          0|
    |weight_buf_30_V_add_reg_5995                |   4|   0|    4|          0|
    |weight_buf_31_V_add_reg_6035                |   4|   0|    4|          0|
    |weight_buf_32_V_add_reg_5760                |   4|   0|    4|          0|
    |weight_buf_33_V_add_reg_5800                |   4|   0|    4|          0|
    |weight_buf_34_V_add_reg_5840                |   4|   0|    4|          0|
    |weight_buf_35_V_add_reg_5880                |   4|   0|    4|          0|
    |weight_buf_36_V_add_reg_5920                |   4|   0|    4|          0|
    |weight_buf_37_V_add_reg_5960                |   4|   0|    4|          0|
    |weight_buf_38_V_add_reg_6000                |   4|   0|    4|          0|
    |weight_buf_39_V_add_reg_6040                |   4|   0|    4|          0|
    |weight_buf_3_V_addr_1_reg_5860              |   4|   0|    4|          0|
    |weight_buf_40_V_add_reg_5765                |   4|   0|    4|          0|
    |weight_buf_41_V_add_reg_5805                |   4|   0|    4|          0|
    |weight_buf_42_V_add_reg_5845                |   4|   0|    4|          0|
    |weight_buf_43_V_add_reg_5885                |   4|   0|    4|          0|
    |weight_buf_44_V_add_reg_5925                |   4|   0|    4|          0|
    |weight_buf_45_V_add_reg_5965                |   4|   0|    4|          0|
    |weight_buf_46_V_add_reg_6005                |   4|   0|    4|          0|
    |weight_buf_47_V_add_reg_6045                |   4|   0|    4|          0|
    |weight_buf_48_V_add_reg_5770                |   4|   0|    4|          0|
    |weight_buf_49_V_add_reg_5810                |   4|   0|    4|          0|
    |weight_buf_4_V_addr_1_reg_5900              |   4|   0|    4|          0|
    |weight_buf_50_V_add_reg_5850                |   4|   0|    4|          0|
    |weight_buf_51_V_add_reg_5890                |   4|   0|    4|          0|
    |weight_buf_52_V_add_reg_5930                |   4|   0|    4|          0|
    |weight_buf_53_V_add_reg_5970                |   4|   0|    4|          0|
    |weight_buf_54_V_add_reg_6010                |   4|   0|    4|          0|
    |weight_buf_55_V_add_reg_6050                |   4|   0|    4|          0|
    |weight_buf_56_V_add_reg_5775                |   4|   0|    4|          0|
    |weight_buf_57_V_add_reg_5815                |   4|   0|    4|          0|
    |weight_buf_58_V_add_reg_5855                |   4|   0|    4|          0|
    |weight_buf_59_V_add_reg_5895                |   4|   0|    4|          0|
    |weight_buf_5_V_addr_1_reg_5940              |   4|   0|    4|          0|
    |weight_buf_60_V_add_reg_5935                |   4|   0|    4|          0|
    |weight_buf_61_V_add_reg_5975                |   4|   0|    4|          0|
    |weight_buf_61_V_loa_reg_7561                |   8|   0|    8|          0|
    |weight_buf_62_V_add_reg_6015                |   4|   0|    4|          0|
    |weight_buf_63_V_add_reg_6055                |   4|   0|    4|          0|
    |weight_buf_6_V_addr_1_reg_5980              |   4|   0|    4|          0|
    |weight_buf_7_V_addr_1_reg_6020              |   4|   0|    4|          0|
    |weight_buf_8_V_addr_reg_5745                |   4|   0|    4|          0|
    |weight_buf_9_V_addr_reg_5785                |   4|   0|    4|          0|
    |i4_mid2_reg_6185                            |  64|  32|    8|          0|
    |j3_mid2_reg_6179                            |  64|  32|    4|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |2512|  64| 2638|        242|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_AWADDR   |  in |    4|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_ARADDR   |  in |    4|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |    CONTROL_BUS    |  return void |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |    CONTROL_BUS    |  return void |
|ap_clk                     |  in |    1| ap_ctrl_hs |      mmult_hw     | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |      mmult_hw     | return value |
|interrupt                  | out |    1| ap_ctrl_hs |      mmult_hw     | return value |
|in_stream_TDATA            |  in |   64|    axis    |  in_stream_data_V |    pointer   |
|in_stream_TVALID           |  in |    1|    axis    |  in_stream_dest_V |    pointer   |
|in_stream_TREADY           | out |    1|    axis    |  in_stream_dest_V |    pointer   |
|in_stream_TDEST            |  in |    5|    axis    |  in_stream_dest_V |    pointer   |
|in_stream_TKEEP            |  in |    8|    axis    |  in_stream_keep_V |    pointer   |
|in_stream_TSTRB            |  in |    8|    axis    |  in_stream_strb_V |    pointer   |
|in_stream_TUSER            |  in |    4|    axis    |  in_stream_user_V |    pointer   |
|in_stream_TLAST            |  in |    1|    axis    |  in_stream_last_V |    pointer   |
|in_stream_TID              |  in |    5|    axis    |   in_stream_id_V  |    pointer   |
|out_stream_TDATA           | out |   64|    axis    | out_stream_data_V |    pointer   |
|out_stream_TVALID          | out |    1|    axis    | out_stream_dest_V |    pointer   |
|out_stream_TREADY          |  in |    1|    axis    | out_stream_dest_V |    pointer   |
|out_stream_TDEST           | out |    5|    axis    | out_stream_dest_V |    pointer   |
|out_stream_TKEEP           | out |    8|    axis    | out_stream_keep_V |    pointer   |
|out_stream_TSTRB           | out |    8|    axis    | out_stream_strb_V |    pointer   |
|out_stream_TUSER           | out |    4|    axis    | out_stream_user_V |    pointer   |
|out_stream_TLAST           | out |    1|    axis    | out_stream_last_V |    pointer   |
|out_stream_TID             | out |    5|    axis    |  out_stream_id_V  |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

