

================================================================
== Vivado HLS Report for 'update'
================================================================
* Date:           Thu Oct 25 00:31:37 2018

* Version:        2018.2_AR71275_op (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        digitrec_kernel
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.639|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16201|  16201|  16201|  16201|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  16200|  16200|         9|          -|          -|  1800|    no    |
        | + Loop 1.1  |      6|      6|         2|          -|          -|     3|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	5  / (exitcond)
	4  / (!exitcond & tmp_24 == 0) | (!exitcond & tmp_24 == 1) | (!exitcond & tmp_24 == 2) | (!exitcond & tmp_24 == 3) | (!exitcond & tmp_24 == 4) | (!exitcond & tmp_24 == 5) | (!exitcond & tmp_24 == 6) | (!exitcond & tmp_24 == 7)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%knn_mat_7_2 = alloca i8"   --->   Operation 6 'alloca' 'knn_mat_7_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%knn_mat_7_1 = alloca i8"   --->   Operation 7 'alloca' 'knn_mat_7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%knn_mat_7_0 = alloca i8"   --->   Operation 8 'alloca' 'knn_mat_7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%knn_mat_6_2 = alloca i8"   --->   Operation 9 'alloca' 'knn_mat_6_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%knn_mat_6_1 = alloca i8"   --->   Operation 10 'alloca' 'knn_mat_6_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%knn_mat_6_0 = alloca i8"   --->   Operation 11 'alloca' 'knn_mat_6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%knn_mat_5_3 = alloca i8"   --->   Operation 12 'alloca' 'knn_mat_5_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%knn_mat_5_2 = alloca i8"   --->   Operation 13 'alloca' 'knn_mat_5_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%knn_mat_5_1 = alloca i8"   --->   Operation 14 'alloca' 'knn_mat_5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%knn_mat_5_0 = alloca i8"   --->   Operation 15 'alloca' 'knn_mat_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%knn_mat_4_3 = alloca i8"   --->   Operation 16 'alloca' 'knn_mat_4_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%knn_mat_4_2 = alloca i8"   --->   Operation 17 'alloca' 'knn_mat_4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%knn_mat_4_1 = alloca i8"   --->   Operation 18 'alloca' 'knn_mat_4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%knn_mat_4_0 = alloca i8"   --->   Operation 19 'alloca' 'knn_mat_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%knn_mat_3_3 = alloca i8"   --->   Operation 20 'alloca' 'knn_mat_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%knn_mat_3_2 = alloca i8"   --->   Operation 21 'alloca' 'knn_mat_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%knn_mat_3_1 = alloca i8"   --->   Operation 22 'alloca' 'knn_mat_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%knn_mat_3_0 = alloca i8"   --->   Operation 23 'alloca' 'knn_mat_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%knn_mat_2_3 = alloca i8"   --->   Operation 24 'alloca' 'knn_mat_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%knn_mat_2_2 = alloca i8"   --->   Operation 25 'alloca' 'knn_mat_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%knn_mat_2_1 = alloca i8"   --->   Operation 26 'alloca' 'knn_mat_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%knn_mat_2_0 = alloca i8"   --->   Operation 27 'alloca' 'knn_mat_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%knn_mat_1_3 = alloca i8"   --->   Operation 28 'alloca' 'knn_mat_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%knn_mat_1_2 = alloca i8"   --->   Operation 29 'alloca' 'knn_mat_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%knn_mat_1_1 = alloca i8"   --->   Operation 30 'alloca' 'knn_mat_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%knn_mat_1_0 = alloca i8"   --->   Operation 31 'alloca' 'knn_mat_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%knn_mat_0_3 = alloca i8"   --->   Operation 32 'alloca' 'knn_mat_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%knn_mat_0_2 = alloca i8"   --->   Operation 33 'alloca' 'knn_mat_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%knn_mat_0_1 = alloca i8"   --->   Operation 34 'alloca' 'knn_mat_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%knn_mat_0_0 = alloca i8"   --->   Operation 35 'alloca' 'knn_mat_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%knn_mat_7_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_7_2_read)"   --->   Operation 36 'read' 'knn_mat_7_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%knn_mat_7_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_7_1_read)"   --->   Operation 37 'read' 'knn_mat_7_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%knn_mat_7_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_7_0_read)"   --->   Operation 38 'read' 'knn_mat_7_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%knn_mat_6_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_6_2_read)"   --->   Operation 39 'read' 'knn_mat_6_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%knn_mat_6_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_6_1_read)"   --->   Operation 40 'read' 'knn_mat_6_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%knn_mat_6_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_6_0_read)"   --->   Operation 41 'read' 'knn_mat_6_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%knn_mat_5_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_5_3_read)"   --->   Operation 42 'read' 'knn_mat_5_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%knn_mat_5_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_5_2_read)"   --->   Operation 43 'read' 'knn_mat_5_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%knn_mat_5_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_5_1_read)"   --->   Operation 44 'read' 'knn_mat_5_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%knn_mat_5_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_5_0_read)"   --->   Operation 45 'read' 'knn_mat_5_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%knn_mat_4_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_4_3_read)"   --->   Operation 46 'read' 'knn_mat_4_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%knn_mat_4_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_4_2_read)"   --->   Operation 47 'read' 'knn_mat_4_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%knn_mat_4_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_4_1_read)"   --->   Operation 48 'read' 'knn_mat_4_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%knn_mat_4_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_4_0_read)"   --->   Operation 49 'read' 'knn_mat_4_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%knn_mat_3_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_3_3_read)"   --->   Operation 50 'read' 'knn_mat_3_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%knn_mat_3_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_3_2_read)"   --->   Operation 51 'read' 'knn_mat_3_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%knn_mat_3_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_3_1_read)"   --->   Operation 52 'read' 'knn_mat_3_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%knn_mat_3_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_3_0_read)"   --->   Operation 53 'read' 'knn_mat_3_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%knn_mat_2_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_2_3_read)"   --->   Operation 54 'read' 'knn_mat_2_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%knn_mat_2_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_2_2_read)"   --->   Operation 55 'read' 'knn_mat_2_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%knn_mat_2_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_2_1_read)"   --->   Operation 56 'read' 'knn_mat_2_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%knn_mat_2_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_2_0_read)"   --->   Operation 57 'read' 'knn_mat_2_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%knn_mat_1_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_1_3_read)"   --->   Operation 58 'read' 'knn_mat_1_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%knn_mat_1_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_1_2_read)"   --->   Operation 59 'read' 'knn_mat_1_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%knn_mat_1_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_1_1_read)"   --->   Operation 60 'read' 'knn_mat_1_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%knn_mat_1_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_1_0_read)"   --->   Operation 61 'read' 'knn_mat_1_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%knn_mat_0_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_0_3_read)"   --->   Operation 62 'read' 'knn_mat_0_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%knn_mat_0_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_0_2_read)"   --->   Operation 63 'read' 'knn_mat_0_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%knn_mat_0_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_0_1_read)"   --->   Operation 64 'read' 'knn_mat_0_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%knn_mat_0_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %knn_mat_0_0_read)"   --->   Operation 65 'read' 'knn_mat_0_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:37]   --->   Operation 66 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.60ns)   --->   "store i8 %knn_mat_0_0_read_1, i8* %knn_mat_0_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 67 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 68 [1/1] (0.60ns)   --->   "store i8 %knn_mat_0_1_read_1, i8* %knn_mat_0_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 68 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 69 [1/1] (0.60ns)   --->   "store i8 %knn_mat_0_2_read_1, i8* %knn_mat_0_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 69 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 70 [1/1] (0.60ns)   --->   "store i8 %knn_mat_0_3_read_1, i8* %knn_mat_0_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 70 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 71 [1/1] (0.60ns)   --->   "store i8 %knn_mat_1_0_read_1, i8* %knn_mat_1_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 71 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 72 [1/1] (0.60ns)   --->   "store i8 %knn_mat_1_1_read_1, i8* %knn_mat_1_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 72 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 73 [1/1] (0.60ns)   --->   "store i8 %knn_mat_1_2_read_1, i8* %knn_mat_1_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 73 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 74 [1/1] (0.60ns)   --->   "store i8 %knn_mat_1_3_read_1, i8* %knn_mat_1_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 74 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 75 [1/1] (0.60ns)   --->   "store i8 %knn_mat_2_0_read_1, i8* %knn_mat_2_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 75 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 76 [1/1] (0.60ns)   --->   "store i8 %knn_mat_2_1_read_1, i8* %knn_mat_2_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 76 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 77 [1/1] (0.60ns)   --->   "store i8 %knn_mat_2_2_read_1, i8* %knn_mat_2_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 77 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 78 [1/1] (0.60ns)   --->   "store i8 %knn_mat_2_3_read_1, i8* %knn_mat_2_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 78 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 79 [1/1] (0.60ns)   --->   "store i8 %knn_mat_3_0_read_1, i8* %knn_mat_3_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 79 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 80 [1/1] (0.60ns)   --->   "store i8 %knn_mat_3_1_read_1, i8* %knn_mat_3_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 80 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 81 [1/1] (0.60ns)   --->   "store i8 %knn_mat_3_2_read_1, i8* %knn_mat_3_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 81 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 82 [1/1] (0.60ns)   --->   "store i8 %knn_mat_3_3_read_1, i8* %knn_mat_3_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 82 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 83 [1/1] (0.60ns)   --->   "store i8 %knn_mat_4_0_read_1, i8* %knn_mat_4_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 83 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 84 [1/1] (0.60ns)   --->   "store i8 %knn_mat_4_1_read_1, i8* %knn_mat_4_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 84 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 85 [1/1] (0.60ns)   --->   "store i8 %knn_mat_4_2_read_1, i8* %knn_mat_4_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 85 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 86 [1/1] (0.60ns)   --->   "store i8 %knn_mat_4_3_read_1, i8* %knn_mat_4_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 86 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 87 [1/1] (0.60ns)   --->   "store i8 %knn_mat_5_0_read_1, i8* %knn_mat_5_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 87 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 88 [1/1] (0.60ns)   --->   "store i8 %knn_mat_5_1_read_1, i8* %knn_mat_5_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 88 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 89 [1/1] (0.60ns)   --->   "store i8 %knn_mat_5_2_read_1, i8* %knn_mat_5_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 89 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 90 [1/1] (0.60ns)   --->   "store i8 %knn_mat_5_3_read_1, i8* %knn_mat_5_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 90 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 91 [1/1] (0.60ns)   --->   "store i8 %knn_mat_6_0_read_1, i8* %knn_mat_6_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 91 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 92 [1/1] (0.60ns)   --->   "store i8 %knn_mat_6_1_read_1, i8* %knn_mat_6_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 92 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 93 [1/1] (0.60ns)   --->   "store i8 %knn_mat_6_2_read_1, i8* %knn_mat_6_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 93 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 94 [1/1] (0.60ns)   --->   "store i8 %knn_mat_7_0_read_1, i8* %knn_mat_7_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 94 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 95 [1/1] (0.60ns)   --->   "store i8 %knn_mat_7_1_read_1, i8* %knn_mat_7_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 95 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 96 [1/1] (0.60ns)   --->   "store i8 %knn_mat_7_2_read_1, i8* %knn_mat_7_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31]   --->   Operation 96 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 97 [1/1] (0.60ns)   --->   "br label %2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%y3 = phi i11 [ 0, %0 ], [ %y3_1, %._crit_edge.0 ]" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 98 'phi' 'y3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.61ns)   --->   "%exitcond1 = icmp eq i11 %y3, -248" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 99 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1800, i64 1800, i64 1800)"   --->   Operation 100 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.73ns)   --->   "%y3_1 = add i11 %y3, 1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 101 'add' 'y3_1' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %1, label %4" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 103 'specregionbegin' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:42]   --->   Operation 104 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.60ns)   --->   "br label %3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:44]   --->   Operation 105 'br' <Predicate = (!exitcond1)> <Delay = 0.60>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%knn_mat_7_2_load = load i8* %knn_mat_7_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 106 'load' 'knn_mat_7_2_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%knn_mat_7_1_load = load i8* %knn_mat_7_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 107 'load' 'knn_mat_7_1_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%knn_mat_7_0_load = load i8* %knn_mat_7_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 108 'load' 'knn_mat_7_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%knn_mat_6_2_load = load i8* %knn_mat_6_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 109 'load' 'knn_mat_6_2_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%knn_mat_6_1_load = load i8* %knn_mat_6_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 110 'load' 'knn_mat_6_1_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%knn_mat_6_0_load = load i8* %knn_mat_6_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 111 'load' 'knn_mat_6_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%knn_mat_5_3_load = load i8* %knn_mat_5_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 112 'load' 'knn_mat_5_3_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%knn_mat_5_2_load = load i8* %knn_mat_5_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 113 'load' 'knn_mat_5_2_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%knn_mat_5_1_load = load i8* %knn_mat_5_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 114 'load' 'knn_mat_5_1_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%knn_mat_5_0_load = load i8* %knn_mat_5_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 115 'load' 'knn_mat_5_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%knn_mat_4_3_load = load i8* %knn_mat_4_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 116 'load' 'knn_mat_4_3_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%knn_mat_4_2_load = load i8* %knn_mat_4_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 117 'load' 'knn_mat_4_2_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%knn_mat_4_1_load = load i8* %knn_mat_4_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 118 'load' 'knn_mat_4_1_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%knn_mat_4_0_load = load i8* %knn_mat_4_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 119 'load' 'knn_mat_4_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%knn_mat_3_3_load = load i8* %knn_mat_3_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 120 'load' 'knn_mat_3_3_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%knn_mat_3_2_load = load i8* %knn_mat_3_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 121 'load' 'knn_mat_3_2_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%knn_mat_3_1_load = load i8* %knn_mat_3_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 122 'load' 'knn_mat_3_1_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%knn_mat_3_0_load = load i8* %knn_mat_3_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 123 'load' 'knn_mat_3_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%knn_mat_2_3_load = load i8* %knn_mat_2_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 124 'load' 'knn_mat_2_3_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%knn_mat_2_2_load = load i8* %knn_mat_2_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 125 'load' 'knn_mat_2_2_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%knn_mat_2_1_load = load i8* %knn_mat_2_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 126 'load' 'knn_mat_2_1_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%knn_mat_2_0_load = load i8* %knn_mat_2_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 127 'load' 'knn_mat_2_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%knn_mat_1_3_load = load i8* %knn_mat_1_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 128 'load' 'knn_mat_1_3_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%knn_mat_1_2_load = load i8* %knn_mat_1_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 129 'load' 'knn_mat_1_2_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%knn_mat_1_1_load = load i8* %knn_mat_1_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 130 'load' 'knn_mat_1_1_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%knn_mat_1_0_load = load i8* %knn_mat_1_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 131 'load' 'knn_mat_1_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%knn_mat_0_3_load = load i8* %knn_mat_0_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 132 'load' 'knn_mat_0_3_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%knn_mat_0_2_load = load i8* %knn_mat_0_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 133 'load' 'knn_mat_0_2_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%knn_mat_0_1_load = load i8* %knn_mat_0_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 134 'load' 'knn_mat_0_1_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%knn_mat_0_0_load = load i8* %knn_mat_0_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 135 'load' 'knn_mat_0_0_load' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:53]   --->   Operation 136 'specregionend' 'empty' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %knn_mat_0_0_load, 0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 137 'insertvalue' 'mrv' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %knn_mat_0_1_load, 1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 138 'insertvalue' 'mrv_1' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %knn_mat_0_2_load, 2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 139 'insertvalue' 'mrv_2' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %knn_mat_0_3_load, 3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 140 'insertvalue' 'mrv_3' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %knn_mat_1_0_load, 4" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 141 'insertvalue' 'mrv_4' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %knn_mat_1_1_load, 5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 142 'insertvalue' 'mrv_5' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %knn_mat_1_2_load, 6" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 143 'insertvalue' 'mrv_6' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %knn_mat_1_3_load, 7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 144 'insertvalue' 'mrv_7' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %knn_mat_2_0_load, 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 145 'insertvalue' 'mrv_8' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8, i8 %knn_mat_2_1_load, 9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 146 'insertvalue' 'mrv_9' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9, i8 %knn_mat_2_2_load, 10" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 147 'insertvalue' 'mrv_s' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_s, i8 %knn_mat_2_3_load, 11" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 148 'insertvalue' 'mrv_10' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_10, i8 %knn_mat_3_0_load, 12" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 149 'insertvalue' 'mrv_11' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_11, i8 %knn_mat_3_1_load, 13" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 150 'insertvalue' 'mrv_12' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_12, i8 %knn_mat_3_2_load, 14" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 151 'insertvalue' 'mrv_13' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_13, i8 %knn_mat_3_3_load, 15" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 152 'insertvalue' 'mrv_14' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_14, i8 %knn_mat_4_0_load, 16" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 153 'insertvalue' 'mrv_15' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_15, i8 %knn_mat_4_1_load, 17" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 154 'insertvalue' 'mrv_16' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_16, i8 %knn_mat_4_2_load, 18" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 155 'insertvalue' 'mrv_17' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_17, i8 %knn_mat_4_3_load, 19" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 156 'insertvalue' 'mrv_18' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_18, i8 %knn_mat_5_0_load, 20" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 157 'insertvalue' 'mrv_19' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_19, i8 %knn_mat_5_1_load, 21" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 158 'insertvalue' 'mrv_20' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_20, i8 %knn_mat_5_2_load, 22" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 159 'insertvalue' 'mrv_21' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_21, i8 %knn_mat_5_3_load, 23" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 160 'insertvalue' 'mrv_22' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_22, i8 %knn_mat_6_0_load, 24" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 161 'insertvalue' 'mrv_23' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_23, i8 %knn_mat_6_1_load, 25" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 162 'insertvalue' 'mrv_24' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_24, i8 %knn_mat_6_2_load, 26" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 163 'insertvalue' 'mrv_25' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_25, i8 %knn_mat_7_0_load, 27" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 164 'insertvalue' 'mrv_26' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_26, i8 %knn_mat_7_1_load, 28" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 165 'insertvalue' 'mrv_27' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_27, i8 %knn_mat_7_2_load, 29" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 166 'insertvalue' 'mrv_28' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_28" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:55]   --->   Operation 167 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%max_id = phi i64 [ 0, %4 ], [ %p_max_id, %branch0 ]" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 168 'phi' 'max_id' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%i1 = phi i2 [ 0, %4 ], [ %i1_1, %branch0 ]" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:44]   --->   Operation 169 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.34ns)   --->   "%exitcond = icmp eq i2 %i1, -1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:44]   --->   Operation 170 'icmp' 'exitcond' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 171 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.43ns)   --->   "%i1_1 = add i2 %i1, 1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:44]   --->   Operation 172 'add' 'i1_1' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %_ifconv, label %5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:44]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i64 %max_id to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 174 'trunc' 'tmp_24' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%newIndex45_t = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %max_id, i32 3, i32 4)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 175 'partselect' 'newIndex45_t' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.63ns)   --->   "switch i3 %tmp_24, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 176 'switch' <Predicate = (!exitcond)> <Delay = 0.63>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%knn_mat_6_2_load_2 = load i8* %knn_mat_6_2"   --->   Operation 177 'load' 'knn_mat_6_2_load_2' <Predicate = (!exitcond & tmp_24 == 6)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%knn_mat_6_1_load_2 = load i8* %knn_mat_6_1"   --->   Operation 178 'load' 'knn_mat_6_1_load_2' <Predicate = (!exitcond & tmp_24 == 6)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%knn_mat_6_0_load_2 = load i8* %knn_mat_6_0"   --->   Operation 179 'load' 'knn_mat_6_0_load_2' <Predicate = (!exitcond & tmp_24 == 6)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.39ns)   --->   "%tmp_20 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %knn_mat_6_0_load_2, i8 %knn_mat_6_1_load_2, i8 %knn_mat_6_2_load_2, i2 %newIndex45_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 180 'mux' 'tmp_20' <Predicate = (!exitcond & tmp_24 == 6)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.70ns)   --->   "br label %branch0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 181 'br' <Predicate = (!exitcond & tmp_24 == 6)> <Delay = 0.70>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%knn_mat_5_3_load_2 = load i8* %knn_mat_5_3"   --->   Operation 182 'load' 'knn_mat_5_3_load_2' <Predicate = (!exitcond & tmp_24 == 5)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%knn_mat_5_2_load_2 = load i8* %knn_mat_5_2"   --->   Operation 183 'load' 'knn_mat_5_2_load_2' <Predicate = (!exitcond & tmp_24 == 5)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%knn_mat_5_1_load_2 = load i8* %knn_mat_5_1"   --->   Operation 184 'load' 'knn_mat_5_1_load_2' <Predicate = (!exitcond & tmp_24 == 5)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%knn_mat_5_0_load_2 = load i8* %knn_mat_5_0"   --->   Operation 185 'load' 'knn_mat_5_0_load_2' <Predicate = (!exitcond & tmp_24 == 5)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.39ns)   --->   "%tmp_19 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_5_0_load_2, i8 %knn_mat_5_1_load_2, i8 %knn_mat_5_2_load_2, i8 %knn_mat_5_3_load_2, i2 %newIndex45_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 186 'mux' 'tmp_19' <Predicate = (!exitcond & tmp_24 == 5)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.70ns)   --->   "br label %branch0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 187 'br' <Predicate = (!exitcond & tmp_24 == 5)> <Delay = 0.70>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%knn_mat_4_3_load_2 = load i8* %knn_mat_4_3"   --->   Operation 188 'load' 'knn_mat_4_3_load_2' <Predicate = (!exitcond & tmp_24 == 4)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%knn_mat_4_2_load_2 = load i8* %knn_mat_4_2"   --->   Operation 189 'load' 'knn_mat_4_2_load_2' <Predicate = (!exitcond & tmp_24 == 4)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%knn_mat_4_1_load_2 = load i8* %knn_mat_4_1"   --->   Operation 190 'load' 'knn_mat_4_1_load_2' <Predicate = (!exitcond & tmp_24 == 4)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%knn_mat_4_0_load_2 = load i8* %knn_mat_4_0"   --->   Operation 191 'load' 'knn_mat_4_0_load_2' <Predicate = (!exitcond & tmp_24 == 4)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.39ns)   --->   "%tmp_18 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_4_0_load_2, i8 %knn_mat_4_1_load_2, i8 %knn_mat_4_2_load_2, i8 %knn_mat_4_3_load_2, i2 %newIndex45_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 192 'mux' 'tmp_18' <Predicate = (!exitcond & tmp_24 == 4)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.70ns)   --->   "br label %branch0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 193 'br' <Predicate = (!exitcond & tmp_24 == 4)> <Delay = 0.70>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%knn_mat_3_3_load81 = load i8* %knn_mat_3_3"   --->   Operation 194 'load' 'knn_mat_3_3_load81' <Predicate = (!exitcond & tmp_24 == 3)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%knn_mat_3_2_load_2 = load i8* %knn_mat_3_2"   --->   Operation 195 'load' 'knn_mat_3_2_load_2' <Predicate = (!exitcond & tmp_24 == 3)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%knn_mat_3_1_load_2 = load i8* %knn_mat_3_1"   --->   Operation 196 'load' 'knn_mat_3_1_load_2' <Predicate = (!exitcond & tmp_24 == 3)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%knn_mat_3_0_load_2 = load i8* %knn_mat_3_0"   --->   Operation 197 'load' 'knn_mat_3_0_load_2' <Predicate = (!exitcond & tmp_24 == 3)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.39ns)   --->   "%tmp_17 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_3_0_load_2, i8 %knn_mat_3_1_load_2, i8 %knn_mat_3_2_load_2, i8 %knn_mat_3_3_load81, i2 %newIndex45_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 198 'mux' 'tmp_17' <Predicate = (!exitcond & tmp_24 == 3)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.70ns)   --->   "br label %branch0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 199 'br' <Predicate = (!exitcond & tmp_24 == 3)> <Delay = 0.70>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%knn_mat_2_3_load_2 = load i8* %knn_mat_2_3"   --->   Operation 200 'load' 'knn_mat_2_3_load_2' <Predicate = (!exitcond & tmp_24 == 2)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%knn_mat_2_2_load_2 = load i8* %knn_mat_2_2"   --->   Operation 201 'load' 'knn_mat_2_2_load_2' <Predicate = (!exitcond & tmp_24 == 2)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%knn_mat_2_1_load_2 = load i8* %knn_mat_2_1"   --->   Operation 202 'load' 'knn_mat_2_1_load_2' <Predicate = (!exitcond & tmp_24 == 2)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%knn_mat_2_0_load_2 = load i8* %knn_mat_2_0"   --->   Operation 203 'load' 'knn_mat_2_0_load_2' <Predicate = (!exitcond & tmp_24 == 2)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.39ns)   --->   "%tmp_16 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_2_0_load_2, i8 %knn_mat_2_1_load_2, i8 %knn_mat_2_2_load_2, i8 %knn_mat_2_3_load_2, i2 %newIndex45_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 204 'mux' 'tmp_16' <Predicate = (!exitcond & tmp_24 == 2)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.70ns)   --->   "br label %branch0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 205 'br' <Predicate = (!exitcond & tmp_24 == 2)> <Delay = 0.70>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%knn_mat_1_3_load_2 = load i8* %knn_mat_1_3"   --->   Operation 206 'load' 'knn_mat_1_3_load_2' <Predicate = (!exitcond & tmp_24 == 1)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%knn_mat_1_2_load_2 = load i8* %knn_mat_1_2"   --->   Operation 207 'load' 'knn_mat_1_2_load_2' <Predicate = (!exitcond & tmp_24 == 1)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%knn_mat_1_1_load_2 = load i8* %knn_mat_1_1"   --->   Operation 208 'load' 'knn_mat_1_1_load_2' <Predicate = (!exitcond & tmp_24 == 1)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%knn_mat_1_0_load_2 = load i8* %knn_mat_1_0"   --->   Operation 209 'load' 'knn_mat_1_0_load_2' <Predicate = (!exitcond & tmp_24 == 1)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.39ns)   --->   "%tmp_15 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_1_0_load_2, i8 %knn_mat_1_1_load_2, i8 %knn_mat_1_2_load_2, i8 %knn_mat_1_3_load_2, i2 %newIndex45_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 210 'mux' 'tmp_15' <Predicate = (!exitcond & tmp_24 == 1)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.70ns)   --->   "br label %branch0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 211 'br' <Predicate = (!exitcond & tmp_24 == 1)> <Delay = 0.70>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%knn_mat_0_3_load_2 = load i8* %knn_mat_0_3"   --->   Operation 212 'load' 'knn_mat_0_3_load_2' <Predicate = (!exitcond & tmp_24 == 0)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%knn_mat_0_2_load_2 = load i8* %knn_mat_0_2"   --->   Operation 213 'load' 'knn_mat_0_2_load_2' <Predicate = (!exitcond & tmp_24 == 0)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%knn_mat_0_1_load_2 = load i8* %knn_mat_0_1"   --->   Operation 214 'load' 'knn_mat_0_1_load_2' <Predicate = (!exitcond & tmp_24 == 0)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%knn_mat_0_0_load_2 = load i8* %knn_mat_0_0"   --->   Operation 215 'load' 'knn_mat_0_0_load_2' <Predicate = (!exitcond & tmp_24 == 0)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.39ns)   --->   "%tmp_14 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_0_0_load_2, i8 %knn_mat_0_1_load_2, i8 %knn_mat_0_2_load_2, i8 %knn_mat_0_3_load_2, i2 %newIndex45_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 216 'mux' 'tmp_14' <Predicate = (!exitcond & tmp_24 == 0)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.70ns)   --->   "br label %branch0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 217 'br' <Predicate = (!exitcond & tmp_24 == 0)> <Delay = 0.70>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%knn_mat_7_2_load_2 = load i8* %knn_mat_7_2"   --->   Operation 218 'load' 'knn_mat_7_2_load_2' <Predicate = (!exitcond & tmp_24 == 7)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%knn_mat_7_1_load_2 = load i8* %knn_mat_7_1"   --->   Operation 219 'load' 'knn_mat_7_1_load_2' <Predicate = (!exitcond & tmp_24 == 7)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%knn_mat_7_0_load_2 = load i8* %knn_mat_7_0"   --->   Operation 220 'load' 'knn_mat_7_0_load_2' <Predicate = (!exitcond & tmp_24 == 7)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.39ns)   --->   "%tmp_13 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %knn_mat_7_0_load_2, i8 %knn_mat_7_1_load_2, i8 %knn_mat_7_2_load_2, i2 %newIndex45_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 221 'mux' 'tmp_13' <Predicate = (!exitcond & tmp_24 == 7)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.70ns)   --->   "br label %branch0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 222 'br' <Predicate = (!exitcond & tmp_24 == 7)> <Delay = 0.70>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i11 %y3 to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 223 'trunc' 'tmp_12' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%newIndex = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %y3, i32 3, i32 10)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 224 'partselect' 'newIndex' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%newIndex1 = zext i8 %newIndex to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 225 'zext' 'newIndex1' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%temp_0_addr = getelementptr [225 x i64]* %temp_0, i64 0, i64 %newIndex1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 226 'getelementptr' 'temp_0_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 227 [2/2] (1.15ns)   --->   "%temp_0_load = load i64* %temp_0_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 227 'load' 'temp_0_load' <Predicate = (exitcond)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%temp_1_addr = getelementptr [225 x i64]* %temp_1, i64 0, i64 %newIndex1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 228 'getelementptr' 'temp_1_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 229 [2/2] (1.15ns)   --->   "%temp_1_load = load i64* %temp_1_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 229 'load' 'temp_1_load' <Predicate = (exitcond)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%temp_2_addr = getelementptr [225 x i64]* %temp_2, i64 0, i64 %newIndex1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 230 'getelementptr' 'temp_2_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 231 [2/2] (1.15ns)   --->   "%temp_2_load = load i64* %temp_2_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 231 'load' 'temp_2_load' <Predicate = (exitcond)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%temp_3_addr = getelementptr [225 x i64]* %temp_3, i64 0, i64 %newIndex1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 232 'getelementptr' 'temp_3_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 233 [2/2] (1.15ns)   --->   "%temp_3_load = load i64* %temp_3_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 233 'load' 'temp_3_load' <Predicate = (exitcond)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%temp_4_addr = getelementptr [225 x i64]* %temp_4, i64 0, i64 %newIndex1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 234 'getelementptr' 'temp_4_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 235 [2/2] (1.15ns)   --->   "%temp_4_load = load i64* %temp_4_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 235 'load' 'temp_4_load' <Predicate = (exitcond)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%temp_5_addr = getelementptr [225 x i64]* %temp_5, i64 0, i64 %newIndex1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 236 'getelementptr' 'temp_5_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 237 [2/2] (1.15ns)   --->   "%temp_5_load = load i64* %temp_5_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 237 'load' 'temp_5_load' <Predicate = (exitcond)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%temp_6_addr = getelementptr [225 x i64]* %temp_6, i64 0, i64 %newIndex1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 238 'getelementptr' 'temp_6_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 239 [2/2] (1.15ns)   --->   "%temp_6_load = load i64* %temp_6_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 239 'load' 'temp_6_load' <Predicate = (exitcond)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%temp_7_addr = getelementptr [225 x i64]* %temp_7, i64 0, i64 %newIndex1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 240 'getelementptr' 'temp_7_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 241 [2/2] (1.15ns)   --->   "%temp_7_load = load i64* %temp_7_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 241 'load' 'temp_7_load' <Predicate = (exitcond)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>

State 4 <SV = 3> <Delay = 1.38>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%knn_mat_load_1_0_phi = phi i8 [ %tmp_14, %branch8 ], [ %tmp_15, %branch9 ], [ %tmp_16, %branch10 ], [ %tmp_17, %branch11 ], [ %tmp_18, %branch12 ], [ %tmp_19, %branch13 ], [ %tmp_20, %branch14 ], [ %tmp_13, %branch15 ]" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 242 'phi' 'knn_mat_load_1_0_phi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%knn_mat_3_0_load_3 = load i8* %knn_mat_3_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 243 'load' 'knn_mat_3_0_load_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%knn_mat_2_0_load_4 = load i8* %knn_mat_2_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 244 'load' 'knn_mat_2_0_load_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%knn_mat_1_0_load_4 = load i8* %knn_mat_1_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 245 'load' 'knn_mat_1_0_load_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%knn_mat_0_0_load31 = load i8* %knn_mat_0_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 246 'load' 'knn_mat_0_0_load31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_21 = zext i2 %i1 to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 247 'zext' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.39ns)   --->   "%knn_mat_load_2_0_phi = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_0_0_load31, i8 %knn_mat_1_0_load_4, i8 %knn_mat_2_0_load_4, i8 %knn_mat_3_0_load_3, i2 %i1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 248 'mux' 'knn_mat_load_2_0_phi' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.58ns)   --->   "%tmp_22 = icmp ult i8 %knn_mat_load_1_0_phi, %knn_mat_load_2_0_phi" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 249 'icmp' 'tmp_22' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.41ns)   --->   "%p_max_id = select i1 %tmp_22, i64 %tmp_21, i64 %max_id" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 250 'select' 'p_max_id' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "br label %3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:44]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.63>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%knn_mat_7_2_load_1 = load i8* %knn_mat_7_2"   --->   Operation 252 'load' 'knn_mat_7_2_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%knn_mat_7_1_load_1 = load i8* %knn_mat_7_1"   --->   Operation 253 'load' 'knn_mat_7_1_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%knn_mat_7_0_load_1 = load i8* %knn_mat_7_0"   --->   Operation 254 'load' 'knn_mat_7_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%knn_mat_6_2_load_1 = load i8* %knn_mat_6_2"   --->   Operation 255 'load' 'knn_mat_6_2_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%knn_mat_6_1_load_1 = load i8* %knn_mat_6_1"   --->   Operation 256 'load' 'knn_mat_6_1_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%knn_mat_6_0_load_1 = load i8* %knn_mat_6_0"   --->   Operation 257 'load' 'knn_mat_6_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%knn_mat_5_3_load_1 = load i8* %knn_mat_5_3"   --->   Operation 258 'load' 'knn_mat_5_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%knn_mat_5_2_load_1 = load i8* %knn_mat_5_2"   --->   Operation 259 'load' 'knn_mat_5_2_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%knn_mat_5_1_load_1 = load i8* %knn_mat_5_1"   --->   Operation 260 'load' 'knn_mat_5_1_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%knn_mat_5_0_load_1 = load i8* %knn_mat_5_0"   --->   Operation 261 'load' 'knn_mat_5_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%knn_mat_4_3_load_1 = load i8* %knn_mat_4_3"   --->   Operation 262 'load' 'knn_mat_4_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%knn_mat_4_2_load_1 = load i8* %knn_mat_4_2"   --->   Operation 263 'load' 'knn_mat_4_2_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%knn_mat_4_1_load_1 = load i8* %knn_mat_4_1"   --->   Operation 264 'load' 'knn_mat_4_1_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%knn_mat_4_0_load_1 = load i8* %knn_mat_4_0"   --->   Operation 265 'load' 'knn_mat_4_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%knn_mat_3_3_load_1 = load i8* %knn_mat_3_3"   --->   Operation 266 'load' 'knn_mat_3_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%knn_mat_3_2_load_1 = load i8* %knn_mat_3_2"   --->   Operation 267 'load' 'knn_mat_3_2_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%knn_mat_3_1_load_1 = load i8* %knn_mat_3_1"   --->   Operation 268 'load' 'knn_mat_3_1_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%knn_mat_3_0_load_1 = load i8* %knn_mat_3_0"   --->   Operation 269 'load' 'knn_mat_3_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%knn_mat_2_3_load_1 = load i8* %knn_mat_2_3"   --->   Operation 270 'load' 'knn_mat_2_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%knn_mat_2_2_load_1 = load i8* %knn_mat_2_2"   --->   Operation 271 'load' 'knn_mat_2_2_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%knn_mat_2_1_load_1 = load i8* %knn_mat_2_1"   --->   Operation 272 'load' 'knn_mat_2_1_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%knn_mat_2_0_load_1 = load i8* %knn_mat_2_0"   --->   Operation 273 'load' 'knn_mat_2_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%knn_mat_1_3_load_1 = load i8* %knn_mat_1_3"   --->   Operation 274 'load' 'knn_mat_1_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%knn_mat_1_2_load_1 = load i8* %knn_mat_1_2"   --->   Operation 275 'load' 'knn_mat_1_2_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%knn_mat_1_1_load_1 = load i8* %knn_mat_1_1"   --->   Operation 276 'load' 'knn_mat_1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%knn_mat_1_0_load_1 = load i8* %knn_mat_1_0"   --->   Operation 277 'load' 'knn_mat_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%knn_mat_0_3_load_1 = load i8* %knn_mat_0_3"   --->   Operation 278 'load' 'knn_mat_0_3_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%knn_mat_0_2_load_1 = load i8* %knn_mat_0_2"   --->   Operation 279 'load' 'knn_mat_0_2_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%knn_mat_0_1_load_1 = load i8* %knn_mat_0_1"   --->   Operation 280 'load' 'knn_mat_0_1_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%knn_mat_0_0_load_1 = load i8* %knn_mat_0_0"   --->   Operation 281 'load' 'knn_mat_0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%arrayNo = zext i3 %tmp_12 to i32" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 282 'zext' 'arrayNo' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 283 [1/2] (1.15ns)   --->   "%temp_0_load = load i64* %temp_0_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 283 'load' 'temp_0_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 284 [1/2] (1.15ns)   --->   "%temp_1_load = load i64* %temp_1_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 284 'load' 'temp_1_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 285 [1/2] (1.15ns)   --->   "%temp_2_load = load i64* %temp_2_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 285 'load' 'temp_2_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 286 [1/2] (1.15ns)   --->   "%temp_3_load = load i64* %temp_3_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 286 'load' 'temp_3_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 287 [1/2] (1.15ns)   --->   "%temp_4_load = load i64* %temp_4_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 287 'load' 'temp_4_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 288 [1/2] (1.15ns)   --->   "%temp_5_load = load i64* %temp_5_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 288 'load' 'temp_5_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 289 [1/2] (1.15ns)   --->   "%temp_6_load = load i64* %temp_6_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 289 'load' 'temp_6_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 290 [1/2] (1.15ns)   --->   "%temp_7_load = load i64* %temp_7_addr, align 8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 290 'load' 'temp_7_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 225> <RAM>
ST_5 : Operation 291 [1/1] (0.41ns)   --->   "%tmp_2 = call i64 @_ssdm_op_Mux.ap_auto.8i64.i32(i64 %temp_0_load, i64 %temp_1_load, i64 %temp_2_load, i64 %temp_3_load, i64 %temp_4_load, i64 %temp_5_load, i64 %temp_6_load, i64 %temp_7_load, i32 %arrayNo)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 291 'mux' 'tmp_2' <Predicate = true> <Delay = 0.41> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i64 %max_id to i3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 292 'trunc' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%newIndex64_t = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %max_id, i32 3, i32 4)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 293 'partselect' 'newIndex64_t' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.39ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %knn_mat_7_0_load_1, i8 %knn_mat_7_1_load_1, i8 %knn_mat_7_2_load_1, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 294 'mux' 'tmp_3' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.39ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_0_0_load_1, i8 %knn_mat_0_1_load_1, i8 %knn_mat_0_2_load_1, i8 %knn_mat_0_3_load_1, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 295 'mux' 'tmp_4' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (0.39ns)   --->   "%tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_1_0_load_1, i8 %knn_mat_1_1_load_1, i8 %knn_mat_1_2_load_1, i8 %knn_mat_1_3_load_1, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 296 'mux' 'tmp_5' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (0.39ns)   --->   "%tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_2_0_load_1, i8 %knn_mat_2_1_load_1, i8 %knn_mat_2_2_load_1, i8 %knn_mat_2_3_load_1, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 297 'mux' 'tmp_6' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.39ns)   --->   "%tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_3_0_load_1, i8 %knn_mat_3_1_load_1, i8 %knn_mat_3_2_load_1, i8 %knn_mat_3_3_load_1, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 298 'mux' 'tmp_7' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.39ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_4_0_load_1, i8 %knn_mat_4_1_load_1, i8 %knn_mat_4_2_load_1, i8 %knn_mat_4_3_load_1, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 299 'mux' 'tmp_8' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.39ns)   --->   "%tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_5_0_load_1, i8 %knn_mat_5_1_load_1, i8 %knn_mat_5_2_load_1, i8 %knn_mat_5_3_load_1, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 300 'mux' 'tmp_9' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.39ns)   --->   "%tmp_10 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %knn_mat_6_0_load_1, i8 %knn_mat_6_1_load_1, i8 %knn_mat_6_2_load_1, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45]   --->   Operation 301 'mux' 'tmp_10' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (0.49ns)   --->   "%sel_tmp = icmp eq i3 %tmp_23, 0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 302 'icmp' 'sel_tmp' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.49ns)   --->   "%sel_tmp2 = icmp eq i3 %tmp_23, 1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 303 'icmp' 'sel_tmp2' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.49ns)   --->   "%sel_tmp4 = icmp eq i3 %tmp_23, 2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 304 'icmp' 'sel_tmp4' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (0.49ns)   --->   "%sel_tmp6 = icmp eq i3 %tmp_23, 3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 305 'icmp' 'sel_tmp6' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.49ns)   --->   "%sel_tmp8 = icmp eq i3 %tmp_23, -4" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 306 'icmp' 'sel_tmp8' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 307 [1/1] (0.49ns)   --->   "%sel_tmp1 = icmp eq i3 %tmp_23, -3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 307 'icmp' 'sel_tmp1' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.49ns)   --->   "%sel_tmp3 = icmp eq i3 %tmp_23, -2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 308 'icmp' 'sel_tmp3' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node newSel4)   --->   "%newSel = select i1 %sel_tmp3, i8 %tmp_10, i8 %tmp_9" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 309 'select' 'newSel' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.12ns)   --->   "%or_cond = or i1 %sel_tmp3, %sel_tmp1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 310 'or' 'or_cond' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.30ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp8, i8 %tmp_8, i8 %tmp_7" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 311 'select' 'newSel1' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%or_cond1 = or i1 %sel_tmp8, %sel_tmp6" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 312 'or' 'or_cond1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%newSel2 = select i1 %sel_tmp4, i8 %tmp_6, i8 %tmp_5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 313 'select' 'newSel2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node newSel5)   --->   "%or_cond2 = or i1 %sel_tmp4, %sel_tmp2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 314 'or' 'or_cond2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.30ns) (out node of the LUT)   --->   "%newSel3 = select i1 %sel_tmp, i8 %tmp_4, i8 %tmp_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 315 'select' 'newSel3' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.30ns) (out node of the LUT)   --->   "%newSel4 = select i1 %or_cond, i8 %newSel, i8 %newSel1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 316 'select' 'newSel4' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%or_cond3 = or i1 %or_cond, %or_cond1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 317 'or' 'or_cond3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 318 [1/1] (0.30ns) (out node of the LUT)   --->   "%newSel5 = select i1 %or_cond2, i8 %newSel2, i8 %newSel3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 318 'select' 'newSel5' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%newSel6 = select i1 %or_cond3, i8 %newSel4, i8 %newSel5" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 319 'select' 'newSel6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node tmp_11)   --->   "%tmp_s = zext i8 %newSel6 to i64" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 320 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (1.06ns) (out node of the LUT)   --->   "%tmp_11 = icmp ult i64 %tmp_2, %tmp_s" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 321 'icmp' 'tmp_11' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %6, label %._crit_edge.0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49]   --->   Operation 322 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i64 %tmp_2 to i8" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 323 'trunc' 'tmp_25' <Predicate = (tmp_11)> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.63ns)   --->   "switch i3 %tmp_23, label %branch23 [
    i3 0, label %branch16
    i3 1, label %branch17
    i3 2, label %branch18
    i3 3, label %branch19
    i3 -4, label %branch20
    i3 -3, label %branch21
    i3 -2, label %branch22
  ]" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 324 'switch' <Predicate = (tmp_11)> <Delay = 0.63>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%knn_mat_6_2_load_3 = load i8* %knn_mat_6_2"   --->   Operation 325 'load' 'knn_mat_6_2_load_3' <Predicate = (tmp_11 & tmp_23 == 6)> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%knn_mat_6_1_load_3 = load i8* %knn_mat_6_1"   --->   Operation 326 'load' 'knn_mat_6_1_load_3' <Predicate = (tmp_11 & tmp_23 == 6)> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%knn_mat_6_0_load_3 = load i8* %knn_mat_6_0"   --->   Operation 327 'load' 'knn_mat_6_0_load_3' <Predicate = (tmp_11 & tmp_23 == 6)> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.39ns)   --->   "%knn_mat_6_2_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_6_2_load_3, i8 %knn_mat_6_2_load_3, i8 %tmp_25, i8 %tmp_25, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 328 'mux' 'knn_mat_6_2_3' <Predicate = (tmp_11 & tmp_23 == 6)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.39ns)   --->   "%knn_mat_6_1_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_6_1_load_3, i8 %tmp_25, i8 %knn_mat_6_1_load_3, i8 %knn_mat_6_1_load_3, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 329 'mux' 'knn_mat_6_1_3' <Predicate = (tmp_11 & tmp_23 == 6)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 330 [1/1] (0.39ns)   --->   "%knn_mat_6_0_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_25, i8 %knn_mat_6_0_load_3, i8 %knn_mat_6_0_load_3, i8 %knn_mat_6_0_load_3, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 330 'mux' 'knn_mat_6_0_3' <Predicate = (tmp_11 & tmp_23 == 6)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 331 [1/1] (0.60ns)   --->   "store i8 %knn_mat_6_0_3, i8* %knn_mat_6_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 331 'store' <Predicate = (tmp_11 & tmp_23 == 6)> <Delay = 0.60>
ST_5 : Operation 332 [1/1] (0.60ns)   --->   "store i8 %knn_mat_6_1_3, i8* %knn_mat_6_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 332 'store' <Predicate = (tmp_11 & tmp_23 == 6)> <Delay = 0.60>
ST_5 : Operation 333 [1/1] (0.60ns)   --->   "store i8 %knn_mat_6_2_3, i8* %knn_mat_6_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 333 'store' <Predicate = (tmp_11 & tmp_23 == 6)> <Delay = 0.60>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 334 'br' <Predicate = (tmp_11 & tmp_23 == 6)> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%knn_mat_5_3_load_3 = load i8* %knn_mat_5_3"   --->   Operation 335 'load' 'knn_mat_5_3_load_3' <Predicate = (tmp_11 & tmp_23 == 5)> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%knn_mat_5_2_load101 = load i8* %knn_mat_5_2"   --->   Operation 336 'load' 'knn_mat_5_2_load101' <Predicate = (tmp_11 & tmp_23 == 5)> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%knn_mat_5_1_load_3 = load i8* %knn_mat_5_1"   --->   Operation 337 'load' 'knn_mat_5_1_load_3' <Predicate = (tmp_11 & tmp_23 == 5)> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%knn_mat_5_0_load_3 = load i8* %knn_mat_5_0"   --->   Operation 338 'load' 'knn_mat_5_0_load_3' <Predicate = (tmp_11 & tmp_23 == 5)> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (0.39ns)   --->   "%knn_mat_5_3_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_5_3_load_3, i8 %knn_mat_5_3_load_3, i8 %knn_mat_5_3_load_3, i8 %tmp_25, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 339 'mux' 'knn_mat_5_3_3' <Predicate = (tmp_11 & tmp_23 == 5)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 340 [1/1] (0.39ns)   --->   "%knn_mat_5_2_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_5_2_load101, i8 %knn_mat_5_2_load101, i8 %tmp_25, i8 %knn_mat_5_2_load101, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 340 'mux' 'knn_mat_5_2_3' <Predicate = (tmp_11 & tmp_23 == 5)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 341 [1/1] (0.39ns)   --->   "%knn_mat_5_1_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_5_1_load_3, i8 %tmp_25, i8 %knn_mat_5_1_load_3, i8 %knn_mat_5_1_load_3, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 341 'mux' 'knn_mat_5_1_3' <Predicate = (tmp_11 & tmp_23 == 5)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 342 [1/1] (0.39ns)   --->   "%knn_mat_5_0_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_25, i8 %knn_mat_5_0_load_3, i8 %knn_mat_5_0_load_3, i8 %knn_mat_5_0_load_3, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 342 'mux' 'knn_mat_5_0_3' <Predicate = (tmp_11 & tmp_23 == 5)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 343 [1/1] (0.60ns)   --->   "store i8 %knn_mat_5_0_3, i8* %knn_mat_5_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 343 'store' <Predicate = (tmp_11 & tmp_23 == 5)> <Delay = 0.60>
ST_5 : Operation 344 [1/1] (0.60ns)   --->   "store i8 %knn_mat_5_1_3, i8* %knn_mat_5_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 344 'store' <Predicate = (tmp_11 & tmp_23 == 5)> <Delay = 0.60>
ST_5 : Operation 345 [1/1] (0.60ns)   --->   "store i8 %knn_mat_5_2_3, i8* %knn_mat_5_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 345 'store' <Predicate = (tmp_11 & tmp_23 == 5)> <Delay = 0.60>
ST_5 : Operation 346 [1/1] (0.60ns)   --->   "store i8 %knn_mat_5_3_3, i8* %knn_mat_5_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 346 'store' <Predicate = (tmp_11 & tmp_23 == 5)> <Delay = 0.60>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 347 'br' <Predicate = (tmp_11 & tmp_23 == 5)> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "%knn_mat_4_3_load92 = load i8* %knn_mat_4_3"   --->   Operation 348 'load' 'knn_mat_4_3_load92' <Predicate = (tmp_11 & tmp_23 == 4)> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%knn_mat_4_2_load_3 = load i8* %knn_mat_4_2"   --->   Operation 349 'load' 'knn_mat_4_2_load_3' <Predicate = (tmp_11 & tmp_23 == 4)> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%knn_mat_4_1_load_3 = load i8* %knn_mat_4_1"   --->   Operation 350 'load' 'knn_mat_4_1_load_3' <Predicate = (tmp_11 & tmp_23 == 4)> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%knn_mat_4_0_load_3 = load i8* %knn_mat_4_0"   --->   Operation 351 'load' 'knn_mat_4_0_load_3' <Predicate = (tmp_11 & tmp_23 == 4)> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (0.39ns)   --->   "%knn_mat_4_3_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_4_3_load92, i8 %knn_mat_4_3_load92, i8 %knn_mat_4_3_load92, i8 %tmp_25, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 352 'mux' 'knn_mat_4_3_3' <Predicate = (tmp_11 & tmp_23 == 4)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 353 [1/1] (0.39ns)   --->   "%knn_mat_4_2_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_4_2_load_3, i8 %knn_mat_4_2_load_3, i8 %tmp_25, i8 %knn_mat_4_2_load_3, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 353 'mux' 'knn_mat_4_2_3' <Predicate = (tmp_11 & tmp_23 == 4)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 354 [1/1] (0.39ns)   --->   "%knn_mat_4_1_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_4_1_load_3, i8 %tmp_25, i8 %knn_mat_4_1_load_3, i8 %knn_mat_4_1_load_3, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 354 'mux' 'knn_mat_4_1_3' <Predicate = (tmp_11 & tmp_23 == 4)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 355 [1/1] (0.39ns)   --->   "%knn_mat_4_0_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_25, i8 %knn_mat_4_0_load_3, i8 %knn_mat_4_0_load_3, i8 %knn_mat_4_0_load_3, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 355 'mux' 'knn_mat_4_0_3' <Predicate = (tmp_11 & tmp_23 == 4)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 356 [1/1] (0.60ns)   --->   "store i8 %knn_mat_4_0_3, i8* %knn_mat_4_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 356 'store' <Predicate = (tmp_11 & tmp_23 == 4)> <Delay = 0.60>
ST_5 : Operation 357 [1/1] (0.60ns)   --->   "store i8 %knn_mat_4_1_3, i8* %knn_mat_4_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 357 'store' <Predicate = (tmp_11 & tmp_23 == 4)> <Delay = 0.60>
ST_5 : Operation 358 [1/1] (0.60ns)   --->   "store i8 %knn_mat_4_2_3, i8* %knn_mat_4_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 358 'store' <Predicate = (tmp_11 & tmp_23 == 4)> <Delay = 0.60>
ST_5 : Operation 359 [1/1] (0.60ns)   --->   "store i8 %knn_mat_4_3_3, i8* %knn_mat_4_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 359 'store' <Predicate = (tmp_11 & tmp_23 == 4)> <Delay = 0.60>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 360 'br' <Predicate = (tmp_11 & tmp_23 == 4)> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%knn_mat_3_3_load_2 = load i8* %knn_mat_3_3"   --->   Operation 361 'load' 'knn_mat_3_3_load_2' <Predicate = (tmp_11 & tmp_23 == 3)> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%knn_mat_3_2_load_3 = load i8* %knn_mat_3_2"   --->   Operation 362 'load' 'knn_mat_3_2_load_3' <Predicate = (tmp_11 & tmp_23 == 3)> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%knn_mat_3_1_load_3 = load i8* %knn_mat_3_1"   --->   Operation 363 'load' 'knn_mat_3_1_load_3' <Predicate = (tmp_11 & tmp_23 == 3)> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%knn_mat_3_0_load71 = load i8* %knn_mat_3_0"   --->   Operation 364 'load' 'knn_mat_3_0_load71' <Predicate = (tmp_11 & tmp_23 == 3)> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.39ns)   --->   "%knn_mat_3_3_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_3_3_load_2, i8 %knn_mat_3_3_load_2, i8 %knn_mat_3_3_load_2, i8 %tmp_25, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 365 'mux' 'knn_mat_3_3_3' <Predicate = (tmp_11 & tmp_23 == 3)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 366 [1/1] (0.39ns)   --->   "%knn_mat_3_2_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_3_2_load_3, i8 %knn_mat_3_2_load_3, i8 %tmp_25, i8 %knn_mat_3_2_load_3, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 366 'mux' 'knn_mat_3_2_3' <Predicate = (tmp_11 & tmp_23 == 3)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 367 [1/1] (0.39ns)   --->   "%knn_mat_3_1_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_3_1_load_3, i8 %tmp_25, i8 %knn_mat_3_1_load_3, i8 %knn_mat_3_1_load_3, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 367 'mux' 'knn_mat_3_1_3' <Predicate = (tmp_11 & tmp_23 == 3)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 368 [1/1] (0.39ns)   --->   "%knn_mat_3_0_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_25, i8 %knn_mat_3_0_load71, i8 %knn_mat_3_0_load71, i8 %knn_mat_3_0_load71, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 368 'mux' 'knn_mat_3_0_3' <Predicate = (tmp_11 & tmp_23 == 3)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 369 [1/1] (0.60ns)   --->   "store i8 %knn_mat_3_0_3, i8* %knn_mat_3_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 369 'store' <Predicate = (tmp_11 & tmp_23 == 3)> <Delay = 0.60>
ST_5 : Operation 370 [1/1] (0.60ns)   --->   "store i8 %knn_mat_3_1_3, i8* %knn_mat_3_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 370 'store' <Predicate = (tmp_11 & tmp_23 == 3)> <Delay = 0.60>
ST_5 : Operation 371 [1/1] (0.60ns)   --->   "store i8 %knn_mat_3_2_3, i8* %knn_mat_3_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 371 'store' <Predicate = (tmp_11 & tmp_23 == 3)> <Delay = 0.60>
ST_5 : Operation 372 [1/1] (0.60ns)   --->   "store i8 %knn_mat_3_3_3, i8* %knn_mat_3_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 372 'store' <Predicate = (tmp_11 & tmp_23 == 3)> <Delay = 0.60>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 373 'br' <Predicate = (tmp_11 & tmp_23 == 3)> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%knn_mat_2_3_load_3 = load i8* %knn_mat_2_3"   --->   Operation 374 'load' 'knn_mat_2_3_load_3' <Predicate = (tmp_11 & tmp_23 == 2)> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%knn_mat_2_2_load_3 = load i8* %knn_mat_2_2"   --->   Operation 375 'load' 'knn_mat_2_2_load_3' <Predicate = (tmp_11 & tmp_23 == 2)> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%knn_mat_2_1_load61 = load i8* %knn_mat_2_1"   --->   Operation 376 'load' 'knn_mat_2_1_load61' <Predicate = (tmp_11 & tmp_23 == 2)> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%knn_mat_2_0_load_3 = load i8* %knn_mat_2_0"   --->   Operation 377 'load' 'knn_mat_2_0_load_3' <Predicate = (tmp_11 & tmp_23 == 2)> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.39ns)   --->   "%knn_mat_2_3_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_2_3_load_3, i8 %knn_mat_2_3_load_3, i8 %knn_mat_2_3_load_3, i8 %tmp_25, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 378 'mux' 'knn_mat_2_3_3' <Predicate = (tmp_11 & tmp_23 == 2)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 379 [1/1] (0.39ns)   --->   "%knn_mat_2_2_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_2_2_load_3, i8 %knn_mat_2_2_load_3, i8 %tmp_25, i8 %knn_mat_2_2_load_3, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 379 'mux' 'knn_mat_2_2_3' <Predicate = (tmp_11 & tmp_23 == 2)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 380 [1/1] (0.39ns)   --->   "%knn_mat_2_1_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_2_1_load61, i8 %tmp_25, i8 %knn_mat_2_1_load61, i8 %knn_mat_2_1_load61, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 380 'mux' 'knn_mat_2_1_3' <Predicate = (tmp_11 & tmp_23 == 2)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 381 [1/1] (0.39ns)   --->   "%knn_mat_2_0_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_25, i8 %knn_mat_2_0_load_3, i8 %knn_mat_2_0_load_3, i8 %knn_mat_2_0_load_3, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 381 'mux' 'knn_mat_2_0_3' <Predicate = (tmp_11 & tmp_23 == 2)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 382 [1/1] (0.60ns)   --->   "store i8 %knn_mat_2_0_3, i8* %knn_mat_2_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 382 'store' <Predicate = (tmp_11 & tmp_23 == 2)> <Delay = 0.60>
ST_5 : Operation 383 [1/1] (0.60ns)   --->   "store i8 %knn_mat_2_1_3, i8* %knn_mat_2_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 383 'store' <Predicate = (tmp_11 & tmp_23 == 2)> <Delay = 0.60>
ST_5 : Operation 384 [1/1] (0.60ns)   --->   "store i8 %knn_mat_2_2_3, i8* %knn_mat_2_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 384 'store' <Predicate = (tmp_11 & tmp_23 == 2)> <Delay = 0.60>
ST_5 : Operation 385 [1/1] (0.60ns)   --->   "store i8 %knn_mat_2_3_3, i8* %knn_mat_2_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 385 'store' <Predicate = (tmp_11 & tmp_23 == 2)> <Delay = 0.60>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 386 'br' <Predicate = (tmp_11 & tmp_23 == 2)> <Delay = 0.00>
ST_5 : Operation 387 [1/1] (0.00ns)   --->   "%knn_mat_1_3_load_3 = load i8* %knn_mat_1_3"   --->   Operation 387 'load' 'knn_mat_1_3_load_3' <Predicate = (tmp_11 & tmp_23 == 1)> <Delay = 0.00>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%knn_mat_1_2_load51 = load i8* %knn_mat_1_2"   --->   Operation 388 'load' 'knn_mat_1_2_load51' <Predicate = (tmp_11 & tmp_23 == 1)> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%knn_mat_1_1_load_3 = load i8* %knn_mat_1_1"   --->   Operation 389 'load' 'knn_mat_1_1_load_3' <Predicate = (tmp_11 & tmp_23 == 1)> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%knn_mat_1_0_load_3 = load i8* %knn_mat_1_0"   --->   Operation 390 'load' 'knn_mat_1_0_load_3' <Predicate = (tmp_11 & tmp_23 == 1)> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (0.39ns)   --->   "%knn_mat_1_3_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_1_3_load_3, i8 %knn_mat_1_3_load_3, i8 %knn_mat_1_3_load_3, i8 %tmp_25, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 391 'mux' 'knn_mat_1_3_3' <Predicate = (tmp_11 & tmp_23 == 1)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 392 [1/1] (0.39ns)   --->   "%knn_mat_1_2_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_1_2_load51, i8 %knn_mat_1_2_load51, i8 %tmp_25, i8 %knn_mat_1_2_load51, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 392 'mux' 'knn_mat_1_2_3' <Predicate = (tmp_11 & tmp_23 == 1)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 393 [1/1] (0.39ns)   --->   "%knn_mat_1_1_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_1_1_load_3, i8 %tmp_25, i8 %knn_mat_1_1_load_3, i8 %knn_mat_1_1_load_3, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 393 'mux' 'knn_mat_1_1_3' <Predicate = (tmp_11 & tmp_23 == 1)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 394 [1/1] (0.39ns)   --->   "%knn_mat_1_0_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_25, i8 %knn_mat_1_0_load_3, i8 %knn_mat_1_0_load_3, i8 %knn_mat_1_0_load_3, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 394 'mux' 'knn_mat_1_0_3' <Predicate = (tmp_11 & tmp_23 == 1)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 395 [1/1] (0.60ns)   --->   "store i8 %knn_mat_1_0_3, i8* %knn_mat_1_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 395 'store' <Predicate = (tmp_11 & tmp_23 == 1)> <Delay = 0.60>
ST_5 : Operation 396 [1/1] (0.60ns)   --->   "store i8 %knn_mat_1_1_3, i8* %knn_mat_1_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 396 'store' <Predicate = (tmp_11 & tmp_23 == 1)> <Delay = 0.60>
ST_5 : Operation 397 [1/1] (0.60ns)   --->   "store i8 %knn_mat_1_2_3, i8* %knn_mat_1_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 397 'store' <Predicate = (tmp_11 & tmp_23 == 1)> <Delay = 0.60>
ST_5 : Operation 398 [1/1] (0.60ns)   --->   "store i8 %knn_mat_1_3_3, i8* %knn_mat_1_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 398 'store' <Predicate = (tmp_11 & tmp_23 == 1)> <Delay = 0.60>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 399 'br' <Predicate = (tmp_11 & tmp_23 == 1)> <Delay = 0.00>
ST_5 : Operation 400 [1/1] (0.00ns)   --->   "%knn_mat_0_3_load41 = load i8* %knn_mat_0_3"   --->   Operation 400 'load' 'knn_mat_0_3_load41' <Predicate = (tmp_11 & tmp_23 == 0)> <Delay = 0.00>
ST_5 : Operation 401 [1/1] (0.00ns)   --->   "%knn_mat_0_2_load_3 = load i8* %knn_mat_0_2"   --->   Operation 401 'load' 'knn_mat_0_2_load_3' <Predicate = (tmp_11 & tmp_23 == 0)> <Delay = 0.00>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%knn_mat_0_1_load_3 = load i8* %knn_mat_0_1"   --->   Operation 402 'load' 'knn_mat_0_1_load_3' <Predicate = (tmp_11 & tmp_23 == 0)> <Delay = 0.00>
ST_5 : Operation 403 [1/1] (0.00ns)   --->   "%knn_mat_0_0_load32 = load i8* %knn_mat_0_0"   --->   Operation 403 'load' 'knn_mat_0_0_load32' <Predicate = (tmp_11 & tmp_23 == 0)> <Delay = 0.00>
ST_5 : Operation 404 [1/1] (0.39ns)   --->   "%knn_mat_0_3_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_0_3_load41, i8 %knn_mat_0_3_load41, i8 %knn_mat_0_3_load41, i8 %tmp_25, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 404 'mux' 'knn_mat_0_3_3' <Predicate = (tmp_11 & tmp_23 == 0)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 405 [1/1] (0.39ns)   --->   "%knn_mat_0_2_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_0_2_load_3, i8 %knn_mat_0_2_load_3, i8 %tmp_25, i8 %knn_mat_0_2_load_3, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 405 'mux' 'knn_mat_0_2_3' <Predicate = (tmp_11 & tmp_23 == 0)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 406 [1/1] (0.39ns)   --->   "%knn_mat_0_1_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_0_1_load_3, i8 %tmp_25, i8 %knn_mat_0_1_load_3, i8 %knn_mat_0_1_load_3, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 406 'mux' 'knn_mat_0_1_3' <Predicate = (tmp_11 & tmp_23 == 0)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 407 [1/1] (0.39ns)   --->   "%knn_mat_0_0_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_25, i8 %knn_mat_0_0_load32, i8 %knn_mat_0_0_load32, i8 %knn_mat_0_0_load32, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 407 'mux' 'knn_mat_0_0_3' <Predicate = (tmp_11 & tmp_23 == 0)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 408 [1/1] (0.60ns)   --->   "store i8 %knn_mat_0_0_3, i8* %knn_mat_0_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 408 'store' <Predicate = (tmp_11 & tmp_23 == 0)> <Delay = 0.60>
ST_5 : Operation 409 [1/1] (0.60ns)   --->   "store i8 %knn_mat_0_1_3, i8* %knn_mat_0_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 409 'store' <Predicate = (tmp_11 & tmp_23 == 0)> <Delay = 0.60>
ST_5 : Operation 410 [1/1] (0.60ns)   --->   "store i8 %knn_mat_0_2_3, i8* %knn_mat_0_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 410 'store' <Predicate = (tmp_11 & tmp_23 == 0)> <Delay = 0.60>
ST_5 : Operation 411 [1/1] (0.60ns)   --->   "store i8 %knn_mat_0_3_3, i8* %knn_mat_0_3" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 411 'store' <Predicate = (tmp_11 & tmp_23 == 0)> <Delay = 0.60>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 412 'br' <Predicate = (tmp_11 & tmp_23 == 0)> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%knn_mat_7_2_load_3 = load i8* %knn_mat_7_2"   --->   Operation 413 'load' 'knn_mat_7_2_load_3' <Predicate = (tmp_11 & tmp_23 == 7)> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%knn_mat_7_1_load_3 = load i8* %knn_mat_7_1"   --->   Operation 414 'load' 'knn_mat_7_1_load_3' <Predicate = (tmp_11 & tmp_23 == 7)> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%knn_mat_7_0_load_3 = load i8* %knn_mat_7_0"   --->   Operation 415 'load' 'knn_mat_7_0_load_3' <Predicate = (tmp_11 & tmp_23 == 7)> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.39ns)   --->   "%knn_mat_7_2_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_7_2_load_3, i8 %knn_mat_7_2_load_3, i8 %tmp_25, i8 %tmp_25, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 416 'mux' 'knn_mat_7_2_3' <Predicate = (tmp_11 & tmp_23 == 7)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 417 [1/1] (0.39ns)   --->   "%knn_mat_7_1_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %knn_mat_7_1_load_3, i8 %tmp_25, i8 %knn_mat_7_1_load_3, i8 %knn_mat_7_1_load_3, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 417 'mux' 'knn_mat_7_1_3' <Predicate = (tmp_11 & tmp_23 == 7)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 418 [1/1] (0.39ns)   --->   "%knn_mat_7_0_3 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %tmp_25, i8 %knn_mat_7_0_load_3, i8 %knn_mat_7_0_load_3, i8 %knn_mat_7_0_load_3, i2 %newIndex64_t)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 418 'mux' 'knn_mat_7_0_3' <Predicate = (tmp_11 & tmp_23 == 7)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 419 [1/1] (0.60ns)   --->   "store i8 %knn_mat_7_0_3, i8* %knn_mat_7_0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 419 'store' <Predicate = (tmp_11 & tmp_23 == 7)> <Delay = 0.60>
ST_5 : Operation 420 [1/1] (0.60ns)   --->   "store i8 %knn_mat_7_1_3, i8* %knn_mat_7_1" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 420 'store' <Predicate = (tmp_11 & tmp_23 == 7)> <Delay = 0.60>
ST_5 : Operation 421 [1/1] (0.60ns)   --->   "store i8 %knn_mat_7_2_3, i8* %knn_mat_7_2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 421 'store' <Predicate = (tmp_11 & tmp_23 == 7)> <Delay = 0.60>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:50]   --->   Operation 422 'br' <Predicate = (tmp_11 & tmp_23 == 7)> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_1)" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:52]   --->   Operation 423 'specregionend' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "br label %2" [/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40]   --->   Operation 424 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	'alloca' operation ('knn_mat[7][2]') [39]  (0 ns)
	'store' operation (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:31) of variable 'knn_mat[7][2]' on local variable 'knn_mat[7][2]' [129]  (0.603 ns)

 <State 2>: 0.735ns
The critical path consists of the following:
	'phi' operation ('y3', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40) with incoming values : ('y3_1', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40) [132]  (0 ns)
	'add' operation ('y3_1', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40) [135]  (0.735 ns)

 <State 3>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('temp_0_addr', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40) [252]  (0 ns)
	'load' operation ('temp_0_load', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40) on array 'temp_0' [253]  (1.16 ns)

 <State 4>: 1.39ns
The critical path consists of the following:
	'load' operation ('knn_mat_3_0_load_3', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45) on local variable 'knn_mat[3][0]' [208]  (0 ns)
	'mux' operation ('knn_mat_load_2_0_phi', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45) [213]  (0.393 ns)
	'icmp' operation ('tmp_22', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45) [214]  (0.581 ns)
	'select' operation ('p_max_id', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:45) [215]  (0.411 ns)

 <State 5>: 2.64ns
The critical path consists of the following:
	'load' operation ('temp_0_load', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40) on array 'temp_0' [253]  (1.16 ns)
	'mux' operation ('tmp_2', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40) [268]  (0.416 ns)
	'icmp' operation ('tmp_11', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:49) [298]  (1.06 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
