<html>
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<style>.sail-id { color: black; }
.sail-keyword { font-weight: bold; color: maroon; }
.sail-kind { color: purple; }
.sail-comment { color: green; }
.sail-string { color: red; }
.sail-pragma { font-weight: bold; color: blue; }
.sail-internal { font-weight: bold; color: red; }
.sail-operator { color: maroon; }
.sail-literal { color: teal; }
.sail-ty-var { color: blue; }
#sail-html-columns { display: flex; width: 100%; }
#sail-html-lines { padding-left: 10px; padding-right: 10px; width: min-content; text-align: right; white-space: nowrap; }
#sail-html-source { padding-left: 10px; flex: 1; }
:target { background: yellow; }
</style>
</head>
<body>
<pre>
<div id="sail-html-columns">
<div id="sail-html-lines"><span id="L1">1</span><br /><span id="L2">2</span><br /><span id="L3">3</span><br /><span id="L4">4</span><br /><span id="L5">5</span><br /><span id="L6">6</span><br /><span id="L7">7</span><br /><span id="L8">8</span><br /><span id="L9">9</span><br /><span id="L10">10</span><br /><span id="L11">11</span><br /><span id="L12">12</span><br /><span id="L13">13</span><br /><span id="L14">14</span><br /><span id="L15">15</span><br /><span id="L16">16</span><br /><span id="L17">17</span><br /><span id="L18">18</span><br /><span id="L19">19</span><br /><span id="L20">20</span><br /><span id="L21">21</span><br /><span id="L22">22</span><br /><span id="L23">23</span><br /><span id="L24">24</span><br /><span id="L25">25</span><br /><span id="L26">26</span><br /><span id="L27">27</span><br /><span id="L28">28</span><br /><span id="L29">29</span><br /><span id="L30">30</span><br /><span id="L31">31</span><br /><span id="L32">32</span><br /><span id="L33">33</span><br /><span id="L34">34</span><br /><span id="L35">35</span><br /><span id="L36">36</span><br /><span id="L37">37</span><br /><span id="L38">38</span><br /><span id="L39">39</span><br /><span id="L40">40</span><br /><span id="L41">41</span><br /><span id="L42">42</span><br /><span id="L43">43</span><br /><span id="L44">44</span><br /><span id="L45">45</span><br /><span id="L46">46</span><br /><span id="L47">47</span><br /><span id="L48">48</span><br /><span id="L49">49</span><br /><span id="L50">50</span><br /><span id="L51">51</span><br /><span id="L52">52</span><br /><span id="L53">53</span><br /><span id="L54">54</span><br /><span id="L55">55</span><br /><span id="L56">56</span><br /><span id="L57">57</span><br /><span id="L58">58</span><br /><span id="L59">59</span><br /><span id="L60">60</span><br /><span id="L61">61</span><br /><span id="L62">62</span><br /><span id="L63">63</span><br /><span id="L64">64</span><br /><span id="L65">65</span><br /><span id="L66">66</span><br /><span id="L67">67</span><br /><span id="L68">68</span><br /><span id="L69">69</span><br /><span id="L70">70</span><br /><span id="L71">71</span><br /><span id="L72">72</span><br /><span id="L73">73</span><br /><span id="L74">74</span><br /><span id="L75">75</span><br /><span id="L76">76</span><br /><span id="L77">77</span><br /><span id="L78">78</span><br /><span id="L79">79</span><br /><span id="L80">80</span><br /><span id="L81">81</span><br /><span id="L82">82</span><br /><span id="L83">83</span><br /><span id="L84">84</span><br /><span id="L85">85</span><br /><span id="L86">86</span><br /><span id="L87">87</span><br /><span id="L88">88</span><br /><span id="L89">89</span><br /><span id="L90">90</span><br /><span id="L91">91</span><br /><span id="L92">92</span><br /><span id="L93">93</span><br /><span id="L94">94</span><br /><span id="L95">95</span><br /><span id="L96">96</span><br /><span id="L97">97</span><br /><span id="L98">98</span><br /><span id="L99">99</span><br /><span id="L100">100</span><br /><span id="L101">101</span><br /><span id="L102">102</span><br /><span id="L103">103</span><br /><span id="L104">104</span><br /><span id="L105">105</span><br /><span id="L106">106</span><br /><span id="L107">107</span><br /><span id="L108">108</span><br /><span id="L109">109</span><br /><span id="L110">110</span><br /><span id="L111">111</span><br /><span id="L112">112</span><br /><span id="L113">113</span><br /><span id="L114">114</span><br /><span id="L115">115</span><br /><span id="L116">116</span><br /><span id="L117">117</span><br /><span id="L118">118</span><br /><span id="L119">119</span><br /><span id="L120">120</span><br /><span id="L121">121</span><br /><span id="L122">122</span><br /><span id="L123">123</span><br /><span id="L124">124</span><br /><span id="L125">125</span><br /><span id="L126">126</span><br /><span id="L127">127</span><br /><span id="L128">128</span><br /><span id="L129">129</span><br /><span id="L130">130</span><br /><span id="L131">131</span><br /><span id="L132">132</span><br /><span id="L133">133</span><br /><span id="L134">134</span><br /><span id="L135">135</span><br /></div>
<div id="sail-html-source"><span class="sail-comment">/*=======================================================================================*/</span>
<span class="sail-comment">/*  This Sail RISC-V architecture model, comprising all files and                        */</span>
<span class="sail-comment">/*  directories except where otherwise noted is subject the BSD                          */</span>
<span class="sail-comment">/*  two-clause license in the LICENSE file.                                              */</span>
<span class="sail-comment">/*                                                                                       */</span>
<span class="sail-comment">/*  SPDX-License-Identifier: BSD-2-Clause                                                */</span>
<span class="sail-comment">/*=======================================================================================*/</span>

<span class="sail-comment">/* ******************************************************************************* */</span>
<span class="sail-comment">/* This file implements part of the vector extension.                              */</span>
<span class="sail-comment">/* Chapter 14: Vector Reduction Instructions                                       */</span>
<span class="sail-comment">/* ******************************************************************************* */</span>

<span class="sail-comment">/* ********************** OPFVV (Floating-Point Reduction) *********************** */</span>
<span class="sail-keyword">union</span> <span class="sail-keyword">clause</span> <span class="sail-id">instruction</span> = <span class="sail-id">RFVVTYPE</span> : (<span class="sail-id">rfvvfunct6</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>)

<span class="sail-keyword">mapping</span> <span class="sail-id">encdec_rfvvfunct6</span> : <span class="sail-id">rfvvfunct6</span> &lt;-&gt; <span class="sail-id">bits</span>(<span class="sail-literal">6</span>) = {
  <span class="sail-id">FVV_VFREDOSUM</span>   &lt;-&gt; <span class="sail-literal">0b000011</span>,
  <span class="sail-id">FVV_VFREDUSUM</span>   &lt;-&gt; <span class="sail-literal">0b000001</span>,
  <span class="sail-id">FVV_VFREDMAX</span>    &lt;-&gt; <span class="sail-literal">0b000111</span>,
  <span class="sail-id">FVV_VFREDMIN</span>    &lt;-&gt; <span class="sail-literal">0b000101</span>,
  <span class="sail-id">FVV_VFWREDOSUM</span>  &lt;-&gt; <span class="sail-literal">0b110011</span>,
  <span class="sail-id">FVV_VFWREDUSUM</span>  &lt;-&gt; <span class="sail-literal">0b110001</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">encdec</span> = <span class="sail-id">RFVVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">encdec_rfvvfunct6</span>(<span class="sail-id">funct6</span>) @ <span class="sail-id">vm</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs2</span>) @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vs1</span>) @ <span class="sail-literal">0b001</span> @ <span class="sail-id">encdec_vreg</span>(<span class="sail-id">vd</span>) @ <span class="sail-literal">0b1010111</span>
  <span class="sail-keyword">when</span> <a href="./riscv_extensions.html#L31"><span class="sail-id">currentlyEnabled</span></a>(<span class="sail-id">Ext_V</span>)

<span class="sail-keyword">val</span> <span class="sail-id">process_rfvv_single</span> : (<span class="sail-id">rfvvfunct6</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>, <span class="sail-id">nat1</span>, <span class="sail-id">sew_bitsize</span>, <span class="sail-id">range</span>(<span class="sail-literal">-3</span>, <span class="sail-literal">3</span>)) -&gt; <span class="sail-id">ExecutionResult</span>
<span class="sail-keyword">function</span> <span class="sail-id">process_rfvv_single</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>, <span class="sail-id">num_elem_vs</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span> = <a href="./riscv_fdext_regs.html#L429"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem_vd</span> = <a href="./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-literal">0</span>, <span class="sail-id">SEW</span>); <span class="sail-comment">/* vd regardless of LMUL setting */</span>

  <span class="sail-keyword">if</span> <a href="./riscv_insts_vext_fp_utils.html#L52"><span class="sail-id">illegal_fp_reduction</span></a>(<span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>) <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>();
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">!=</span> <span class="sail-literal">8</span>);

  <span class="sail-keyword">if</span> <span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L953"><span class="sail-id">vl</span></a>) <span class="sail-operator">==</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_SUCCESS</span>; <span class="sail-comment">/* if vl=0, no operation is performed */</span>

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem_vs</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'d</span> = <span class="sail-id">num_elem_vd</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)     = <a href="./riscv_vext_regs.html#L373"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem_vs</span>, <span class="sail-id">vm</span>, <span class="sail-id">zvreg</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'d</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem_vd</span>, <span class="sail-id">SEW</span>, <span class="sail-literal">0</span>, <span class="sail-id">vd</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem_vs</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">mask</span>    : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)     = <span class="sail-keyword">match</span> <a href="./riscv_insts_vext_utils.html#L303"><span class="sail-id">init_masked_source</span></a>(<span class="sail-id">num_elem_vs</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vm_val</span>) {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>()
  };

  <span class="sail-keyword">var</span> <span class="sail-id">sum</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>) = <a href="./riscv_vext_regs.html#L317"><span class="sail-id">read_single_element</span></a>(<span class="sail-id">SEW</span>, <span class="sail-literal">0</span>, <span class="sail-id">vs1</span>); <span class="sail-comment">/* vs1 regardless of LMUL setting */</span>
  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem_vs</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span> {
      <span class="sail-id">sum</span> = <span class="sail-keyword">match</span> <span class="sail-id">funct6</span> {
        <span class="sail-comment">/* currently ordered/unordered sum reductions do the same operations */</span>
        <span class="sail-id">FVV_VFREDOSUM</span>   =&gt; <a href="./riscv_insts_vext_fp_utils.html#L190"><span class="sail-id">fp_add</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">sum</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VFREDUSUM</span>   =&gt; <a href="./riscv_insts_vext_fp_utils.html#L190"><span class="sail-id">fp_add</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">sum</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VFREDMAX</span>    =&gt; <a href="./riscv_insts_vext_fp_utils.html#L231"><span class="sail-id">fp_max</span></a>(<span class="sail-id">sum</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
        <span class="sail-id">FVV_VFREDMIN</span>    =&gt; <a href="./riscv_insts_vext_fp_utils.html#L212"><span class="sail-id">fp_min</span></a>(<span class="sail-id">sum</span>, <span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]),
        _               =&gt; <a href="./riscv_errors.html#L20"><span class="sail-id">internal_error</span></a>(<span class="sail-id">__FILE__</span>, <span class="sail-id">__LINE__</span>, <span class="sail-string">"Widening op unexpected"</span>)
      }
    }
  };

  <a href="./riscv_vext_regs.html#L352"><span class="sail-id">write_single_element</span></a>(<span class="sail-id">SEW</span>, <span class="sail-literal">0</span>, <span class="sail-id">vd</span>, <span class="sail-id">sum</span>);
  <span class="sail-comment">/* other elements in vd are treated as tail elements, currently remain unchanged */</span>
  <span class="sail-comment">/* TODO: configuration support for agnostic behavior */</span>
  <a href="./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">val</span> <span class="sail-id">process_rfvv_widen</span> : (<span class="sail-id">rfvvfunct6</span>, <span class="sail-id">bits</span>(<span class="sail-literal">1</span>), <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>, <span class="sail-id">vregidx</span>, <span class="sail-id">nat1</span>, <span class="sail-id">sew_bitsize</span>, <span class="sail-id">range</span>(<span class="sail-literal">-3</span>, <span class="sail-literal">3</span>)) -&gt; <span class="sail-id">ExecutionResult</span>
<span class="sail-keyword">function</span> <span class="sail-id">process_rfvv_widen</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>, <span class="sail-id">num_elem_vs</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>) = {
  <span class="sail-keyword">let</span> <span class="sail-id">rm_3b</span>          = <a href="./riscv_fdext_regs.html#L429"><span class="sail-id">fcsr</span></a>[<span class="sail-id">FRM</span>];
  <span class="sail-keyword">let</span> <span class="sail-id">SEW_widen</span>      = <span class="sail-id">SEW</span> <span class="sail-operator">*</span> <span class="sail-literal">2</span>;
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow_widen</span> = <span class="sail-id">LMUL_pow</span> <span class="sail-operator">+</span> <span class="sail-literal">1</span>;

  <span class="sail-keyword">if</span> <a href="./riscv_insts_vext_fp_utils.html#L58"><span class="sail-id">illegal_fp_reduction_widen</span></a>(<span class="sail-id">SEW</span>, <span class="sail-id">rm_3b</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-id">LMUL_pow_widen</span>) <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>();
  <span class="sail-keyword">assert</span>(<span class="sail-id">SEW</span> <span class="sail-operator">&gt;=</span> <span class="sail-literal">16</span> <span class="sail-operator">&amp;</span> <span class="sail-id">SEW_widen</span> <span class="sail-operator">&lt;=</span> <span class="sail-literal">64</span>);

  <span class="sail-keyword">let</span> <span class="sail-id">num_elem_vd</span> = <a href="./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-literal">0</span>, <span class="sail-id">SEW_widen</span>); <span class="sail-comment">/* vd regardless of LMUL setting */</span>

  <span class="sail-keyword">if</span> <span class="sail-id">unsigned</span>(<a href="./riscv_sys_regs.html#L953"><span class="sail-id">vl</span></a>) <span class="sail-operator">==</span> <span class="sail-literal">0</span> <span class="sail-keyword">then</span> <span class="sail-keyword">return</span> <span class="sail-id">RETIRE_SUCCESS</span>; <span class="sail-comment">/* if vl=0, no operation is performed */</span>

  <span class="sail-keyword">let</span> <span class="sail-ty-var">'n</span> = <span class="sail-id">num_elem_vs</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'d</span> = <span class="sail-id">num_elem_vd</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'m</span> = <span class="sail-id">SEW</span>;
  <span class="sail-keyword">let</span> <span class="sail-ty-var">'o</span> = <span class="sail-id">SEW_widen</span>;

  <span class="sail-keyword">let</span> <span class="sail-id">vm_val</span>  : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)     = <a href="./riscv_vext_regs.html#L373"><span class="sail-id">read_vmask</span></a>(<span class="sail-id">num_elem_vs</span>, <span class="sail-id">vm</span>, <span class="sail-id">zvreg</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vd_val</span>  : <span class="sail-id">vector</span>(<span class="sail-ty-var">'d</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>)) = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem_vd</span>, <span class="sail-id">SEW_widen</span>, <span class="sail-literal">0</span>, <span class="sail-id">vd</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">vs2_val</span> : <span class="sail-id">vector</span>(<span class="sail-ty-var">'n</span>, <span class="sail-id">bits</span>(<span class="sail-ty-var">'m</span>)) = <a href="./riscv_vext_regs.html#L279"><span class="sail-id">read_vreg</span></a>(<span class="sail-id">num_elem_vs</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vs2</span>);
  <span class="sail-keyword">let</span> <span class="sail-id">mask</span>    : <span class="sail-id">bits</span>(<span class="sail-ty-var">'n</span>)     = <span class="sail-keyword">match</span> <a href="./riscv_insts_vext_utils.html#L303"><span class="sail-id">init_masked_source</span></a>(<span class="sail-id">num_elem_vs</span>, <span class="sail-id">LMUL_pow</span>, <span class="sail-id">vm_val</span>) {
    <span class="sail-id">Ok</span>(<span class="sail-id">v</span>)   =&gt; <span class="sail-id">v</span>,
    <span class="sail-id">Err</span>(()) =&gt; <span class="sail-keyword">return</span> <span class="sail-id">Illegal_Instruction</span>()
  };

  <span class="sail-keyword">var</span> <span class="sail-id">sum</span> : <span class="sail-id">bits</span>(<span class="sail-ty-var">'o</span>) = <a href="./riscv_vext_regs.html#L317"><span class="sail-id">read_single_element</span></a>(<span class="sail-id">SEW_widen</span>, <span class="sail-literal">0</span>, <span class="sail-id">vs1</span>); <span class="sail-comment">/* vs1 regardless of LMUL setting */</span>
  <span class="sail-keyword">foreach</span> (<span class="sail-id">i</span> <span class="sail-id">from</span> <span class="sail-literal">0</span> <span class="sail-id">to</span> (<span class="sail-id">num_elem_vs</span> <span class="sail-operator">-</span> <span class="sail-literal">1</span>)) {
    <span class="sail-keyword">if</span> <span class="sail-id">mask</span>[<span class="sail-id">i</span>] <span class="sail-operator">==</span> <span class="sail-literal">bitone</span> <span class="sail-keyword">then</span> {
      <span class="sail-comment">/* currently ordered/unordered sum reductions do the same operations */</span>
      <span class="sail-id">sum</span> = <a href="./riscv_insts_vext_fp_utils.html#L190"><span class="sail-id">fp_add</span></a>(<span class="sail-id">rm_3b</span>, <span class="sail-id">sum</span>, <a href="./riscv_insts_vext_fp_utils.html#L395"><span class="sail-id">fp_widen</span></a>(<span class="sail-id">vs2_val</span>[<span class="sail-id">i</span>]))
    }
  };

  <a href="./riscv_vext_regs.html#L352"><span class="sail-id">write_single_element</span></a>(<span class="sail-id">SEW_widen</span>, <span class="sail-literal">0</span>, <span class="sail-id">vd</span>, <span class="sail-id">sum</span>);
  <span class="sail-comment">/* other elements in vd are treated as tail elements, currently remain unchanged */</span>
  <span class="sail-comment">/* TODO: configuration support for agnostic behavior */</span>
  <a href="./riscv_vext_control.html#L15"><span class="sail-id">set_vstart</span></a>(<a href="./prelude.html#L89"><span class="sail-id">zeros</span></a>());
  <span class="sail-id">RETIRE_SUCCESS</span>
}

<span class="sail-keyword">function</span> <span class="sail-keyword">clause</span> <span class="sail-id">execute</span>(<span class="sail-id">RFVVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)) = {
  <span class="sail-keyword">let</span> <span class="sail-id">SEW</span>      = <a href="./riscv_sys_regs.html#L1007"><span class="sail-id">get_sew</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">LMUL_pow</span> = <a href="./riscv_sys_regs.html#L1017"><span class="sail-id">get_lmul_pow</span></a>();
  <span class="sail-keyword">let</span> <span class="sail-id">num_elem_vs</span> = <a href="./riscv_vext_regs.html#L241"><span class="sail-id">get_num_elem</span></a>(<span class="sail-id">LMUL_pow</span>, <span class="sail-id">SEW</span>);

  <span class="sail-keyword">if</span> <span class="sail-id">funct6</span> <span class="sail-operator">==</span> <span class="sail-id">FVV_VFWREDOSUM</span> <span class="sail-operator">|</span> <span class="sail-id">funct6</span> <span class="sail-operator">==</span> <span class="sail-id">FVV_VFWREDUSUM</span> <span class="sail-keyword">then</span>
    <a href="./riscv_insts_vext_fp_red.html#L74"><span class="sail-id">process_rfvv_widen</span></a>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>, <span class="sail-id">num_elem_vs</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>)
  <span class="sail-keyword">else</span>
    <a href="./riscv_insts_vext_fp_red.html#L31"><span class="sail-id">process_rfvv_single</span></a>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>, <span class="sail-id">num_elem_vs</span>, <span class="sail-id">SEW</span>, <span class="sail-id">LMUL_pow</span>)
}

<span class="sail-keyword">mapping</span> <span class="sail-id">rfvvtype_mnemonic</span> : <span class="sail-id">rfvvfunct6</span> &lt;-&gt; <span class="sail-id">string</span> = {
  <span class="sail-id">FVV_VFREDOSUM</span>   &lt;-&gt; <span class="sail-string">"vfredosum.vs"</span>,
  <span class="sail-id">FVV_VFREDUSUM</span>   &lt;-&gt; <span class="sail-string">"vfredusum.vs"</span>,
  <span class="sail-id">FVV_VFREDMAX</span>    &lt;-&gt; <span class="sail-string">"vfredmax.vs"</span>,
  <span class="sail-id">FVV_VFREDMIN</span>    &lt;-&gt; <span class="sail-string">"vfredmin.vs"</span>,
  <span class="sail-id">FVV_VFWREDOSUM</span>  &lt;-&gt; <span class="sail-string">"vfwredosum.vs"</span>,
  <span class="sail-id">FVV_VFWREDUSUM</span>  &lt;-&gt; <span class="sail-string">"vfwredusum.vs"</span>
}

<span class="sail-keyword">mapping</span> <span class="sail-keyword">clause</span> <span class="sail-id">assembly</span> = <span class="sail-id">RFVVTYPE</span>(<span class="sail-id">funct6</span>, <span class="sail-id">vm</span>, <span class="sail-id">vs2</span>, <span class="sail-id">vs1</span>, <span class="sail-id">vd</span>)
  &lt;-&gt; <span class="sail-id">rfvvtype_mnemonic</span>(<span class="sail-id">funct6</span>) <span class="sail-operator">^</span> <span class="sail-id">spc</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vd</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs2</span>) <span class="sail-operator">^</span> <span class="sail-id">sep</span>() <span class="sail-operator">^</span> <span class="sail-id">vreg_name</span>(<span class="sail-id">vs1</span>) <span class="sail-operator">^</span> <span class="sail-id">maybe_vmask</span>(<span class="sail-id">vm</span>)
</pre>
</div>
</div>
</body>
</html>