<stg><name>method1</name>


<trans_list>

<trans id="119" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="64">
<![CDATA[
codeRepl:0  %img4_cols_V_c21 = alloca i10, align 2

]]></Node>
<StgValue><ssdm name="img4_cols_V_c21"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:1  %img4_rows_V_c20 = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="img4_rows_V_c20"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:2  %y_c19 = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="y_c19"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:3  %x_c18 = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="x_c18"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:4  %y_c = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="y_c"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:5  %x_c = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="x_c"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:6  %r1_c = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="r1_c"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="64">
<![CDATA[
codeRepl:7  %img0_cols_V_c17 = alloca i10, align 2

]]></Node>
<StgValue><ssdm name="img0_cols_V_c17"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="64">
<![CDATA[
codeRepl:8  %img0_rows_V_c16 = alloca i10, align 2

]]></Node>
<StgValue><ssdm name="img0_rows_V_c16"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="64">
<![CDATA[
codeRepl:9  %img4_cols_V_c = alloca i10, align 2

]]></Node>
<StgValue><ssdm name="img4_cols_V_c"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:10  %img4_rows_V_c = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="img4_rows_V_c"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="64">
<![CDATA[
codeRepl:11  %img0_cols_V_c = alloca i10, align 2

]]></Node>
<StgValue><ssdm name="img0_cols_V_c"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="64">
<![CDATA[
codeRepl:12  %img0_rows_V_c = alloca i10, align 2

]]></Node>
<StgValue><ssdm name="img0_rows_V_c"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:16  %img0_data_stream_0_s = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="img0_data_stream_0_s"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:19  %img0_data_stream_1_s = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="img0_data_stream_1_s"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:22  %img0_data_stream_2_s = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="img0_data_stream_2_s"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:25  %img1_data_stream_0_s = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="img1_data_stream_0_s"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:28  %img2_data_stream_0_s = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="img2_data_stream_0_s"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:31  %img3_data_stream_0_s = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="img3_data_stream_0_s"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:34  %img4_data_stream_0_s = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="img4_data_stream_0_s"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:37  %img5_data_stream_0_s = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="img5_data_stream_0_s"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:40  %img5_data_stream_1_s = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="img5_data_stream_1_s"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:43  %img5_data_stream_2_s = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="img5_data_stream_2_s"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:46  %imageIn = alloca [89600 x i8], align 16

]]></Node>
<StgValue><ssdm name="imageIn"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:47  %imageOut = alloca [23040 x i8], align 16

]]></Node>
<StgValue><ssdm name="imageOut"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="8" op_4_bw="10">
<![CDATA[
codeRepl:56  call fastcc void @method1_Block__proc(i10* %img0_rows_V_c, i10* %img0_cols_V_c, i8* %img4_rows_V_c, i10* %img4_cols_V_c)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="10" op_9_bw="10" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="10" op_14_bw="10" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:61  call fastcc void @AXIvideo2Mat(i32* %inputStream_V_data_V, i4* %inputStream_V_keep_V, i4* %inputStream_V_strb_V, i1* %inputStream_V_user_V, i1* %inputStream_V_last_V, i1* %inputStream_V_id_V, i1* %inputStream_V_dest_V, i10* nocapture %img0_rows_V_c, i10* nocapture %img0_cols_V_c, i8* %img0_data_stream_0_s, i8* %img0_data_stream_1_s, i8* %img0_data_stream_2_s, i10* %img0_rows_V_c16, i10* %img0_cols_V_c17)

]]></Node>
<StgValue><ssdm name="call_ln787"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="10" op_9_bw="10" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="10" op_14_bw="10" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:61  call fastcc void @AXIvideo2Mat(i32* %inputStream_V_data_V, i4* %inputStream_V_keep_V, i4* %inputStream_V_strb_V, i1* %inputStream_V_user_V, i1* %inputStream_V_last_V, i1* %inputStream_V_id_V, i1* %inputStream_V_dest_V, i10* nocapture %img0_rows_V_c, i10* nocapture %img0_cols_V_c, i8* %img0_data_stream_0_s, i8* %img0_data_stream_1_s, i8* %img0_data_stream_2_s, i10* %img0_rows_V_c16, i10* %img0_cols_V_c17)

]]></Node>
<StgValue><ssdm name="call_ln787"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
codeRepl:62  call fastcc void @CvtColor(i10* nocapture %img0_rows_V_c16, i10* nocapture %img0_cols_V_c17, i8* %img0_data_stream_0_s, i8* %img0_data_stream_1_s, i8* %img0_data_stream_2_s, i8* %img1_data_stream_0_s)

]]></Node>
<StgValue><ssdm name="call_ln788"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
codeRepl:62  call fastcc void @CvtColor(i10* nocapture %img0_rows_V_c16, i10* nocapture %img0_cols_V_c17, i8* %img0_data_stream_0_s, i8* %img0_data_stream_1_s, i8* %img0_data_stream_2_s, i8* %img1_data_stream_0_s)

]]></Node>
<StgValue><ssdm name="call_ln788"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
codeRepl:69  call fastcc void @findPupil(i8* %img1_data_stream_0_s, i8* %img2_data_stream_0_s, i32* %r1_c, i32* %x_c, i32* %y_c)

]]></Node>
<StgValue><ssdm name="call_ln789"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
codeRepl:69  call fastcc void @findPupil(i8* %img1_data_stream_0_s, i8* %img2_data_stream_0_s, i32* %r1_c, i32* %x_c, i32* %y_c)

]]></Node>
<StgValue><ssdm name="call_ln789"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="52" st_id="8" stage="2" lat="2">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
codeRepl:74  %r2 = call fastcc i32 @find_iris_high_accur(i8* %img2_data_stream_0_s, i32* %x_c, i32* %y_c, i8* %img3_data_stream_0_s, i32* %x_c18, i32* %y_c19)

]]></Node>
<StgValue><ssdm name="r2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="53" st_id="9" stage="1" lat="2">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
codeRepl:74  %r2 = call fastcc i32 @find_iris_high_accur(i8* %img2_data_stream_0_s, i32* %x_c, i32* %y_c, i8* %img3_data_stream_0_s, i32* %x_c18, i32* %y_c19)

]]></Node>
<StgValue><ssdm name="r2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="54" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
codeRepl:75  call fastcc void @Mat2Array(i8* %img3_data_stream_0_s, [89600 x i8]* %imageIn)

]]></Node>
<StgValue><ssdm name="call_ln791"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="55" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
codeRepl:75  call fastcc void @Mat2Array(i8* %img3_data_stream_0_s, [89600 x i8]* %imageIn)

]]></Node>
<StgValue><ssdm name="call_ln791"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
codeRepl:76  %call_ret = call fastcc { i32, i32, i32, i32 } @writeValues(i32* %x_c18, i32* %y_c19, i32* %r1_c, i32 %r2)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="128">
<![CDATA[
codeRepl:77  %val_0_channel = extractvalue { i32, i32, i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="val_0_channel"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="128">
<![CDATA[
codeRepl:78  %val_1_channel = extractvalue { i32, i32, i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="val_1_channel"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="128">
<![CDATA[
codeRepl:79  %val_2_channel = extractvalue { i32, i32, i32, i32 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="val_2_channel"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="128">
<![CDATA[
codeRepl:80  %val_3_channel = extractvalue { i32, i32, i32, i32 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="val_3_channel"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="61" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="6" op_8_bw="6" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:81  call fastcc void @core_low([89600 x i8]* %imageIn, [23040 x i8]* %imageOut, i32 %val_0_channel, i32 %val_1_channel, i32 %val_2_channel, i32 %val_3_channel)

]]></Node>
<StgValue><ssdm name="call_ln793"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="62" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="6" op_8_bw="6" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:81  call fastcc void @core_low([89600 x i8]* %imageIn, [23040 x i8]* %imageOut, i32 %val_0_channel, i32 %val_1_channel, i32 %val_2_channel, i32 %val_3_channel)

]]></Node>
<StgValue><ssdm name="call_ln793"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="63" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="10" op_4_bw="8" op_5_bw="8" op_6_bw="10" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
codeRepl:86  call fastcc void @Array2Mat([23040 x i8]* nocapture %imageOut, i8* nocapture %img4_rows_V_c, i10* nocapture %img4_cols_V_c, i8* %img4_data_stream_0_s, i8* %img4_rows_V_c20, i10* %img4_cols_V_c21)

]]></Node>
<StgValue><ssdm name="call_ln794"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="64" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="10" op_4_bw="8" op_5_bw="8" op_6_bw="10" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
codeRepl:86  call fastcc void @Array2Mat([23040 x i8]* nocapture %imageOut, i8* nocapture %img4_rows_V_c, i10* nocapture %img4_cols_V_c, i8* %img4_data_stream_0_s, i8* %img4_rows_V_c20, i10* %img4_cols_V_c21)

]]></Node>
<StgValue><ssdm name="call_ln794"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="65" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
codeRepl:87  call fastcc void @CvtColor.1(i8* nocapture %img4_rows_V_c20, i10* nocapture %img4_cols_V_c21, i8* %img4_data_stream_0_s, i8* %img5_data_stream_0_s, i8* %img5_data_stream_1_s, i8* %img5_data_stream_2_s)

]]></Node>
<StgValue><ssdm name="call_ln795"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="66" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="0" op_8_bw="0">
<![CDATA[
codeRepl:87  call fastcc void @CvtColor.1(i8* nocapture %img4_rows_V_c20, i10* nocapture %img4_cols_V_c21, i8* %img4_data_stream_0_s, i8* %img5_data_stream_0_s, i8* %img5_data_stream_1_s, i8* %img5_data_stream_2_s)

]]></Node>
<StgValue><ssdm name="call_ln795"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="67" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="4" op_6_bw="4" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="0" op_12_bw="0">
<![CDATA[
codeRepl:88  call fastcc void @Mat2AXIvideo(i8* %img5_data_stream_0_s, i8* %img5_data_stream_1_s, i8* %img5_data_stream_2_s, i32* %outputStream_V_data_V, i4* %outputStream_V_keep_V, i4* %outputStream_V_strb_V, i1* %outputStream_V_user_V, i1* %outputStream_V_last_V, i1* %outputStream_V_id_V, i1* %outputStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="call_ln796"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="68" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln786"/></StgValue>
</operation>

<operation id="69" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i32* %outputStream_V_data_V, i4* %outputStream_V_keep_V, i4* %outputStream_V_strb_V, i1* %outputStream_V_user_V, i1* %outputStream_V_last_V, i1* %outputStream_V_id_V, i1* %outputStream_V_dest_V, [5 x i8]* @p_str14, i32 0, i32 0, [5 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i32* %inputStream_V_data_V, i4* %inputStream_V_keep_V, i4* %inputStream_V_strb_V, i1* %inputStream_V_user_V, i1* %inputStream_V_last_V, i1* %inputStream_V_id_V, i1* %inputStream_V_dest_V, [5 x i8]* @p_str14, i32 0, i32 0, [5 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:17  %empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img0_OC_data_stream_2, i32 1, [1 x i8]* @p_str198, [1 x i8]* @p_str198, i32 2, i32 2, i8* %img0_data_stream_0_s, i8* %img0_data_stream_0_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="72" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i8* %img0_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str199, i32 0, i32 0, [1 x i8]* @p_str200, [1 x i8]* @p_str201, [1 x i8]* @p_str202, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str203, [1 x i8]* @p_str204)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:20  %empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img0_OC_data_stream_1, i32 1, [1 x i8]* @p_str205, [1 x i8]* @p_str205, i32 2, i32 2, i8* %img0_data_stream_1_s, i8* %img0_data_stream_1_s)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="74" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface(i8* %img0_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str206, i32 0, i32 0, [1 x i8]* @p_str207, [1 x i8]* @p_str208, [1 x i8]* @p_str209, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str210, [1 x i8]* @p_str211)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:23  %empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img0_OC_data_stream_s, i32 1, [1 x i8]* @p_str212, [1 x i8]* @p_str212, i32 2, i32 2, i8* %img0_data_stream_2_s, i8* %img0_data_stream_2_s)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="76" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i8* %img0_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str213, i32 0, i32 0, [1 x i8]* @p_str214, [1 x i8]* @p_str215, [1 x i8]* @p_str216, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str217, [1 x i8]* @p_str218)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:26  %empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img1_OC_data_stream_s, i32 1, [1 x i8]* @p_str219, [1 x i8]* @p_str219, i32 2, i32 2, i8* %img1_data_stream_0_s, i8* %img1_data_stream_0_s)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="78" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i8* %img1_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str220, i32 0, i32 0, [1 x i8]* @p_str221, [1 x i8]* @p_str222, [1 x i8]* @p_str223, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str224, [1 x i8]* @p_str225)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:29  %empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img2_OC_data_stream_s, i32 1, [1 x i8]* @p_str226, [1 x i8]* @p_str226, i32 2, i32 2, i8* %img2_data_stream_0_s, i8* %img2_data_stream_0_s)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="80" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:30  call void (...)* @_ssdm_op_SpecInterface(i8* %img2_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str227, i32 0, i32 0, [1 x i8]* @p_str228, [1 x i8]* @p_str229, [1 x i8]* @p_str230, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str231, [1 x i8]* @p_str232)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:32  %empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img3_OC_data_stream_s, i32 1, [1 x i8]* @p_str233, [1 x i8]* @p_str233, i32 2, i32 2, i8* %img3_data_stream_0_s, i8* %img3_data_stream_0_s)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="82" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:33  call void (...)* @_ssdm_op_SpecInterface(i8* %img3_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str234, i32 0, i32 0, [1 x i8]* @p_str235, [1 x i8]* @p_str236, [1 x i8]* @p_str237, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str238, [1 x i8]* @p_str239)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:35  %empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img4_OC_data_stream_s, i32 1, [1 x i8]* @p_str240, [1 x i8]* @p_str240, i32 2, i32 2, i8* %img4_data_stream_0_s, i8* %img4_data_stream_0_s)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="84" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:36  call void (...)* @_ssdm_op_SpecInterface(i8* %img4_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str241, i32 0, i32 0, [1 x i8]* @p_str242, [1 x i8]* @p_str243, [1 x i8]* @p_str244, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str245, [1 x i8]* @p_str246)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:38  %empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img5_OC_data_stream_2, i32 1, [1 x i8]* @p_str247, [1 x i8]* @p_str247, i32 2, i32 2, i8* %img5_data_stream_0_s, i8* %img5_data_stream_0_s)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="86" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:39  call void (...)* @_ssdm_op_SpecInterface(i8* %img5_data_stream_0_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str248, i32 0, i32 0, [1 x i8]* @p_str249, [1 x i8]* @p_str250, [1 x i8]* @p_str251, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str252, [1 x i8]* @p_str253)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:41  %empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img5_OC_data_stream_1, i32 1, [1 x i8]* @p_str254, [1 x i8]* @p_str254, i32 2, i32 2, i8* %img5_data_stream_1_s, i8* %img5_data_stream_1_s)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="88" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:42  call void (...)* @_ssdm_op_SpecInterface(i8* %img5_data_stream_1_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str255, i32 0, i32 0, [1 x i8]* @p_str256, [1 x i8]* @p_str257, [1 x i8]* @p_str258, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str259, [1 x i8]* @p_str260)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:44  %empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @img5_OC_data_stream_s, i32 1, [1 x i8]* @p_str261, [1 x i8]* @p_str261, i32 2, i32 2, i8* %img5_data_stream_2_s, i8* %img5_data_stream_2_s)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="90" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:45  call void (...)* @_ssdm_op_SpecInterface(i8* %img5_data_stream_2_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str262, i32 0, i32 0, [1 x i8]* @p_str263, [1 x i8]* @p_str264, [1 x i8]* @p_str265, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str266, [1 x i8]* @p_str267)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="10" op_8_bw="10">
<![CDATA[
codeRepl:48  %empty_35 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @img0_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str295, [1 x i8]* @p_str295, i32 2, i32 0, i10* %img0_rows_V_c, i10* %img0_rows_V_c)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="92" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:49  call void (...)* @_ssdm_op_SpecInterface(i10* %img0_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str296, i32 0, i32 0, [1 x i8]* @p_str297, [1 x i8]* @p_str298, [1 x i8]* @p_str299, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str300, [1 x i8]* @p_str301)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="10" op_8_bw="10">
<![CDATA[
codeRepl:50  %empty_36 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @img0_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str302, [1 x i8]* @p_str302, i32 2, i32 0, i10* %img0_cols_V_c, i10* %img0_cols_V_c)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="94" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:51  call void (...)* @_ssdm_op_SpecInterface(i10* %img0_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str303, i32 0, i32 0, [1 x i8]* @p_str304, [1 x i8]* @p_str305, [1 x i8]* @p_str306, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str307, [1 x i8]* @p_str308)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:52  %empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @img4_OC_rows_OC_V_c_s, i32 1, [1 x i8]* @p_str309, [1 x i8]* @p_str309, i32 8, i32 0, i8* %img4_rows_V_c, i8* %img4_rows_V_c)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="96" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:53  call void (...)* @_ssdm_op_SpecInterface(i8* %img4_rows_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str310, i32 0, i32 0, [1 x i8]* @p_str311, [1 x i8]* @p_str312, [1 x i8]* @p_str313, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str314, [1 x i8]* @p_str315)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="10" op_8_bw="10">
<![CDATA[
codeRepl:54  %empty_38 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @img4_OC_cols_OC_V_c_s, i32 1, [1 x i8]* @p_str316, [1 x i8]* @p_str316, i32 8, i32 0, i10* %img4_cols_V_c, i10* %img4_cols_V_c)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="98" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:55  call void (...)* @_ssdm_op_SpecInterface(i10* %img4_cols_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str317, i32 0, i32 0, [1 x i8]* @p_str318, [1 x i8]* @p_str319, [1 x i8]* @p_str320, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str321, [1 x i8]* @p_str322)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="10" op_8_bw="10">
<![CDATA[
codeRepl:57  %empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @img0_OC_rows_OC_V_c1, i32 1, [1 x i8]* @p_str344, [1 x i8]* @p_str344, i32 2, i32 0, i10* %img0_rows_V_c16, i10* %img0_rows_V_c16)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="100" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:58  call void (...)* @_ssdm_op_SpecInterface(i10* %img0_rows_V_c16, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str345, i32 0, i32 0, [1 x i8]* @p_str346, [1 x i8]* @p_str347, [1 x i8]* @p_str348, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str349, [1 x i8]* @p_str350)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="10" op_8_bw="10">
<![CDATA[
codeRepl:59  %empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @img0_OC_cols_OC_V_c1, i32 1, [1 x i8]* @p_str351, [1 x i8]* @p_str351, i32 2, i32 0, i10* %img0_cols_V_c17, i10* %img0_cols_V_c17)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="102" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:60  call void (...)* @_ssdm_op_SpecInterface(i10* %img0_cols_V_c17, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str352, i32 0, i32 0, [1 x i8]* @p_str353, [1 x i8]* @p_str354, [1 x i8]* @p_str355, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str356, [1 x i8]* @p_str357)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
codeRepl:63  %empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([5 x i8]* @r1_c_str, i32 1, [1 x i8]* @p_str385, [1 x i8]* @p_str385, i32 3, i32 0, i32* %r1_c, i32* %r1_c)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="104" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:64  call void (...)* @_ssdm_op_SpecInterface(i32* %r1_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str386, i32 0, i32 0, [1 x i8]* @p_str387, [1 x i8]* @p_str388, [1 x i8]* @p_str389, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str390, [1 x i8]* @p_str391)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
codeRepl:65  %empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([4 x i8]* @x_c_str, i32 1, [1 x i8]* @p_str392, [1 x i8]* @p_str392, i32 2, i32 0, i32* %x_c, i32* %x_c)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="106" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:66  call void (...)* @_ssdm_op_SpecInterface(i32* %x_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str393, i32 0, i32 0, [1 x i8]* @p_str394, [1 x i8]* @p_str395, [1 x i8]* @p_str396, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str397, [1 x i8]* @p_str398)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
codeRepl:67  %empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([4 x i8]* @y_c_str, i32 1, [1 x i8]* @p_str399, [1 x i8]* @p_str399, i32 2, i32 0, i32* %y_c, i32* %y_c)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="108" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:68  call void (...)* @_ssdm_op_SpecInterface(i32* %y_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str400, i32 0, i32 0, [1 x i8]* @p_str401, [1 x i8]* @p_str402, [1 x i8]* @p_str403, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str404, [1 x i8]* @p_str405)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
codeRepl:70  %empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @x_c18_str, i32 1, [1 x i8]* @p_str427, [1 x i8]* @p_str427, i32 2, i32 0, i32* %x_c18, i32* %x_c18)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="110" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:71  call void (...)* @_ssdm_op_SpecInterface(i32* %x_c18, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str428, i32 0, i32 0, [1 x i8]* @p_str429, [1 x i8]* @p_str430, [1 x i8]* @p_str431, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str432, [1 x i8]* @p_str433)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
codeRepl:72  %empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @y_c19_str, i32 1, [1 x i8]* @p_str434, [1 x i8]* @p_str434, i32 2, i32 0, i32* %y_c19, i32* %y_c19)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="112" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:73  call void (...)* @_ssdm_op_SpecInterface(i32* %y_c19, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str435, i32 0, i32 0, [1 x i8]* @p_str436, [1 x i8]* @p_str437, [1 x i8]* @p_str438, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str439, [1 x i8]* @p_str440)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:82  %empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @img4_OC_rows_OC_V_c2, i32 1, [1 x i8]* @p_str478, [1 x i8]* @p_str478, i32 2, i32 0, i8* %img4_rows_V_c20, i8* %img4_rows_V_c20)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="114" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:83  call void (...)* @_ssdm_op_SpecInterface(i8* %img4_rows_V_c20, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str479, i32 0, i32 0, [1 x i8]* @p_str480, [1 x i8]* @p_str481, [1 x i8]* @p_str482, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str483, [1 x i8]* @p_str484)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="10" op_8_bw="10">
<![CDATA[
codeRepl:84  %empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @img4_OC_cols_OC_V_c2, i32 1, [1 x i8]* @p_str485, [1 x i8]* @p_str485, i32 2, i32 0, i10* %img4_cols_V_c21, i10* %img4_cols_V_c21)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="116" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:85  call void (...)* @_ssdm_op_SpecInterface(i10* %img4_cols_V_c21, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str486, i32 0, i32 0, [1 x i8]* @p_str487, [1 x i8]* @p_str488, [1 x i8]* @p_str489, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str490, [1 x i8]* @p_str491)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="4" op_6_bw="4" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="0" op_12_bw="0">
<![CDATA[
codeRepl:88  call fastcc void @Mat2AXIvideo(i8* %img5_data_stream_0_s, i8* %img5_data_stream_1_s, i8* %img5_data_stream_2_s, i32* %outputStream_V_data_V, i4* %outputStream_V_keep_V, i4* %outputStream_V_strb_V, i1* %outputStream_V_user_V, i1* %outputStream_V_last_V, i1* %outputStream_V_id_V, i1* %outputStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="call_ln796"/></StgValue>
</operation>

<operation id="118" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0">
<![CDATA[
codeRepl:89  ret void

]]></Node>
<StgValue><ssdm name="ret_ln798"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
