

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Jul 19 17:37:32 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MM_FunctionPipeline
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    5|    5|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|    18|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|     360|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     274|    -|
|Register         |        -|     -|     335|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    18|     335|     636|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U2  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U3  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U4  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U5  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U6  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U7  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U8  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_16_1_1_U9  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0| 360|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U12  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U13  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U16  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U17  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U20  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U21  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U24  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U25  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16ns_16_4_1_U27  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U10   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U11   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U14   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U15   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U18   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U19   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U22   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U23   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U26   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig          |  20|          4|   32|        128|
    |a_1_Addr_A_orig          |  20|          4|   32|        128|
    |a_2_Addr_A_orig          |  20|          4|   32|        128|
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |b_0_Addr_A_orig          |  20|          4|   32|        128|
    |b_1_Addr_A_orig          |  20|          4|   32|        128|
    |b_2_Addr_A_orig          |  20|          4|   32|        128|
    |res_address0_local       |  31|          6|    4|         24|
    |res_address1_local       |  26|          5|    4|         20|
    |res_d0_local             |  31|          6|   16|         96|
    |res_d1_local             |  26|          5|   16|         80|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 274|         54|  234|        996|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_0_load_1_reg_725           |   8|   0|    8|          0|
    |a_2_load_2_reg_793           |   8|   0|    8|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |reg_342                      |   8|   0|    8|          0|
    |reg_346                      |   8|   0|    8|          0|
    |reg_350                      |   8|   0|    8|          0|
    |sext_ln26_10_reg_779         |  16|   0|   16|          0|
    |sext_ln26_11_reg_718         |  16|   0|   16|          0|
    |sext_ln26_12_reg_819         |  16|   0|   16|          0|
    |sext_ln26_13_reg_786         |  16|   0|   16|          0|
    |sext_ln26_14_reg_730         |  16|   0|   16|          0|
    |sext_ln26_15_reg_874         |  16|   0|   16|          0|
    |sext_ln26_16_reg_857         |  16|   0|   16|          0|
    |sext_ln26_17_reg_830         |  16|   0|   16|          0|
    |sext_ln26_1_reg_757          |  16|   0|   16|          0|
    |sext_ln26_2_reg_687          |  16|   0|   16|          0|
    |sext_ln26_3_reg_694          |  16|   0|   16|          0|
    |sext_ln26_4_reg_636          |  16|   0|   16|          0|
    |sext_ln26_5_reg_643          |  16|   0|   16|          0|
    |sext_ln26_6_reg_768          |  16|   0|   16|          0|
    |sext_ln26_7_reg_706          |  16|   0|   16|          0|
    |sext_ln26_8_reg_655          |  16|   0|   16|          0|
    |sext_ln26_9_reg_808          |  16|   0|   16|          0|
    |sext_ln26_reg_752            |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 335|   0|  335|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_0_Addr_A    |  out|   32|        bram|           a_0|         array|
|a_0_EN_A      |  out|    1|        bram|           a_0|         array|
|a_0_WEN_A     |  out|    1|        bram|           a_0|         array|
|a_0_Din_A     |  out|    8|        bram|           a_0|         array|
|a_0_Dout_A    |   in|    8|        bram|           a_0|         array|
|a_0_Clk_A     |  out|    1|        bram|           a_0|         array|
|a_0_Rst_A     |  out|    1|        bram|           a_0|         array|
|a_1_Addr_A    |  out|   32|        bram|           a_1|         array|
|a_1_EN_A      |  out|    1|        bram|           a_1|         array|
|a_1_WEN_A     |  out|    1|        bram|           a_1|         array|
|a_1_Din_A     |  out|    8|        bram|           a_1|         array|
|a_1_Dout_A    |   in|    8|        bram|           a_1|         array|
|a_1_Clk_A     |  out|    1|        bram|           a_1|         array|
|a_1_Rst_A     |  out|    1|        bram|           a_1|         array|
|a_2_Addr_A    |  out|   32|        bram|           a_2|         array|
|a_2_EN_A      |  out|    1|        bram|           a_2|         array|
|a_2_WEN_A     |  out|    1|        bram|           a_2|         array|
|a_2_Din_A     |  out|    8|        bram|           a_2|         array|
|a_2_Dout_A    |   in|    8|        bram|           a_2|         array|
|a_2_Clk_A     |  out|    1|        bram|           a_2|         array|
|a_2_Rst_A     |  out|    1|        bram|           a_2|         array|
|b_0_Addr_A    |  out|   32|        bram|           b_0|         array|
|b_0_EN_A      |  out|    1|        bram|           b_0|         array|
|b_0_WEN_A     |  out|    1|        bram|           b_0|         array|
|b_0_Din_A     |  out|    8|        bram|           b_0|         array|
|b_0_Dout_A    |   in|    8|        bram|           b_0|         array|
|b_0_Clk_A     |  out|    1|        bram|           b_0|         array|
|b_0_Rst_A     |  out|    1|        bram|           b_0|         array|
|b_1_Addr_A    |  out|   32|        bram|           b_1|         array|
|b_1_EN_A      |  out|    1|        bram|           b_1|         array|
|b_1_WEN_A     |  out|    1|        bram|           b_1|         array|
|b_1_Din_A     |  out|    8|        bram|           b_1|         array|
|b_1_Dout_A    |   in|    8|        bram|           b_1|         array|
|b_1_Clk_A     |  out|    1|        bram|           b_1|         array|
|b_1_Rst_A     |  out|    1|        bram|           b_1|         array|
|b_2_Addr_A    |  out|   32|        bram|           b_2|         array|
|b_2_EN_A      |  out|    1|        bram|           b_2|         array|
|b_2_WEN_A     |  out|    1|        bram|           b_2|         array|
|b_2_Din_A     |  out|    8|        bram|           b_2|         array|
|b_2_Dout_A    |   in|    8|        bram|           b_2|         array|
|b_2_Clk_A     |  out|    1|        bram|           b_2|         array|
|b_2_Rst_A     |  out|    1|        bram|           b_2|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
|res_address1  |  out|    4|   ap_memory|           res|         array|
|res_ce1       |  out|    1|   ap_memory|           res|         array|
|res_we1       |  out|    1|   ap_memory|           res|         array|
|res_d1        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

