# MIPS_Archituctre-
This is final design of Computer architecture lab project at UofTehran  
Project on Altera DE2 board with Altera Cyclone II FPGA 
The files hierarchy is a follow:
MIPS.v 
	datapath.v
		IF_stage.v
			instMem.v
			PC.v
			PCALU.v
		ID_stage.v
			Controller.v
		EX_stage.v
			Alu.v
		MEM_stage.v
			Cache.v
			SRAM_Controller.v
		WB_stage.v
		reg_file.v
		hazard_detection_unit.v
		Forwarding.v


