
rm_saramander.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000042f4  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  080044a4  080044a4  000144a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004510  08004510  00014510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004518  08004518  00014518  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800451c  0800451c  0001451c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08004520  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  8 .bss          000004d0  2000000c  2000000c  0002000c  2**2
                  ALLOC
  9 ._user_heap_stack 00000604  200004dc  200004dc  0002000c  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001e8fc  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000378f  00000000  00000000  0003e938  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000a42c  00000000  00000000  000420c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fe0  00000000  00000000  0004c4f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f58  00000000  00000000  0004d4d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00025a31  00000000  00000000  0004e430  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000f5b8  00000000  00000000  00073e61  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d5577  00000000  00000000  00083419  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00158990  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002bf0  00000000  00000000  00158a0c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000000c 	.word	0x2000000c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800448c 	.word	0x0800448c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000010 	.word	0x20000010
 80001ec:	0800448c 	.word	0x0800448c

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800032e:	f1a4 0401 	sub.w	r4, r4, #1
 8000332:	d1e9      	bne.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_uldivmod>:
 8000b7c:	b953      	cbnz	r3, 8000b94 <__aeabi_uldivmod+0x18>
 8000b7e:	b94a      	cbnz	r2, 8000b94 <__aeabi_uldivmod+0x18>
 8000b80:	2900      	cmp	r1, #0
 8000b82:	bf08      	it	eq
 8000b84:	2800      	cmpeq	r0, #0
 8000b86:	bf1c      	itt	ne
 8000b88:	f04f 31ff 	movne.w	r1, #4294967295
 8000b8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b90:	f000 b972 	b.w	8000e78 <__aeabi_idiv0>
 8000b94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b9c:	f000 f806 	bl	8000bac <__udivmoddi4>
 8000ba0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba8:	b004      	add	sp, #16
 8000baa:	4770      	bx	lr

08000bac <__udivmoddi4>:
 8000bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bb0:	9e08      	ldr	r6, [sp, #32]
 8000bb2:	4604      	mov	r4, r0
 8000bb4:	4688      	mov	r8, r1
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d14b      	bne.n	8000c52 <__udivmoddi4+0xa6>
 8000bba:	428a      	cmp	r2, r1
 8000bbc:	4615      	mov	r5, r2
 8000bbe:	d967      	bls.n	8000c90 <__udivmoddi4+0xe4>
 8000bc0:	fab2 f282 	clz	r2, r2
 8000bc4:	b14a      	cbz	r2, 8000bda <__udivmoddi4+0x2e>
 8000bc6:	f1c2 0720 	rsb	r7, r2, #32
 8000bca:	fa01 f302 	lsl.w	r3, r1, r2
 8000bce:	fa20 f707 	lsr.w	r7, r0, r7
 8000bd2:	4095      	lsls	r5, r2
 8000bd4:	ea47 0803 	orr.w	r8, r7, r3
 8000bd8:	4094      	lsls	r4, r2
 8000bda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bde:	0c23      	lsrs	r3, r4, #16
 8000be0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000be4:	fa1f fc85 	uxth.w	ip, r5
 8000be8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bec:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bf0:	fb07 f10c 	mul.w	r1, r7, ip
 8000bf4:	4299      	cmp	r1, r3
 8000bf6:	d909      	bls.n	8000c0c <__udivmoddi4+0x60>
 8000bf8:	18eb      	adds	r3, r5, r3
 8000bfa:	f107 30ff 	add.w	r0, r7, #4294967295
 8000bfe:	f080 811b 	bcs.w	8000e38 <__udivmoddi4+0x28c>
 8000c02:	4299      	cmp	r1, r3
 8000c04:	f240 8118 	bls.w	8000e38 <__udivmoddi4+0x28c>
 8000c08:	3f02      	subs	r7, #2
 8000c0a:	442b      	add	r3, r5
 8000c0c:	1a5b      	subs	r3, r3, r1
 8000c0e:	b2a4      	uxth	r4, r4
 8000c10:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c14:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c18:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c1c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c20:	45a4      	cmp	ip, r4
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x8c>
 8000c24:	192c      	adds	r4, r5, r4
 8000c26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c2a:	f080 8107 	bcs.w	8000e3c <__udivmoddi4+0x290>
 8000c2e:	45a4      	cmp	ip, r4
 8000c30:	f240 8104 	bls.w	8000e3c <__udivmoddi4+0x290>
 8000c34:	3802      	subs	r0, #2
 8000c36:	442c      	add	r4, r5
 8000c38:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c3c:	eba4 040c 	sub.w	r4, r4, ip
 8000c40:	2700      	movs	r7, #0
 8000c42:	b11e      	cbz	r6, 8000c4c <__udivmoddi4+0xa0>
 8000c44:	40d4      	lsrs	r4, r2
 8000c46:	2300      	movs	r3, #0
 8000c48:	e9c6 4300 	strd	r4, r3, [r6]
 8000c4c:	4639      	mov	r1, r7
 8000c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c52:	428b      	cmp	r3, r1
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0xbe>
 8000c56:	2e00      	cmp	r6, #0
 8000c58:	f000 80eb 	beq.w	8000e32 <__udivmoddi4+0x286>
 8000c5c:	2700      	movs	r7, #0
 8000c5e:	e9c6 0100 	strd	r0, r1, [r6]
 8000c62:	4638      	mov	r0, r7
 8000c64:	4639      	mov	r1, r7
 8000c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6a:	fab3 f783 	clz	r7, r3
 8000c6e:	2f00      	cmp	r7, #0
 8000c70:	d147      	bne.n	8000d02 <__udivmoddi4+0x156>
 8000c72:	428b      	cmp	r3, r1
 8000c74:	d302      	bcc.n	8000c7c <__udivmoddi4+0xd0>
 8000c76:	4282      	cmp	r2, r0
 8000c78:	f200 80fa 	bhi.w	8000e70 <__udivmoddi4+0x2c4>
 8000c7c:	1a84      	subs	r4, r0, r2
 8000c7e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c82:	2001      	movs	r0, #1
 8000c84:	4698      	mov	r8, r3
 8000c86:	2e00      	cmp	r6, #0
 8000c88:	d0e0      	beq.n	8000c4c <__udivmoddi4+0xa0>
 8000c8a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c8e:	e7dd      	b.n	8000c4c <__udivmoddi4+0xa0>
 8000c90:	b902      	cbnz	r2, 8000c94 <__udivmoddi4+0xe8>
 8000c92:	deff      	udf	#255	; 0xff
 8000c94:	fab2 f282 	clz	r2, r2
 8000c98:	2a00      	cmp	r2, #0
 8000c9a:	f040 808f 	bne.w	8000dbc <__udivmoddi4+0x210>
 8000c9e:	1b49      	subs	r1, r1, r5
 8000ca0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ca4:	fa1f f885 	uxth.w	r8, r5
 8000ca8:	2701      	movs	r7, #1
 8000caa:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cae:	0c23      	lsrs	r3, r4, #16
 8000cb0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cb4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cb8:	fb08 f10c 	mul.w	r1, r8, ip
 8000cbc:	4299      	cmp	r1, r3
 8000cbe:	d907      	bls.n	8000cd0 <__udivmoddi4+0x124>
 8000cc0:	18eb      	adds	r3, r5, r3
 8000cc2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cc6:	d202      	bcs.n	8000cce <__udivmoddi4+0x122>
 8000cc8:	4299      	cmp	r1, r3
 8000cca:	f200 80cd 	bhi.w	8000e68 <__udivmoddi4+0x2bc>
 8000cce:	4684      	mov	ip, r0
 8000cd0:	1a59      	subs	r1, r3, r1
 8000cd2:	b2a3      	uxth	r3, r4
 8000cd4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000cdc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000ce0:	fb08 f800 	mul.w	r8, r8, r0
 8000ce4:	45a0      	cmp	r8, r4
 8000ce6:	d907      	bls.n	8000cf8 <__udivmoddi4+0x14c>
 8000ce8:	192c      	adds	r4, r5, r4
 8000cea:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cee:	d202      	bcs.n	8000cf6 <__udivmoddi4+0x14a>
 8000cf0:	45a0      	cmp	r8, r4
 8000cf2:	f200 80b6 	bhi.w	8000e62 <__udivmoddi4+0x2b6>
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	eba4 0408 	sub.w	r4, r4, r8
 8000cfc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d00:	e79f      	b.n	8000c42 <__udivmoddi4+0x96>
 8000d02:	f1c7 0c20 	rsb	ip, r7, #32
 8000d06:	40bb      	lsls	r3, r7
 8000d08:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d0c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d10:	fa01 f407 	lsl.w	r4, r1, r7
 8000d14:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d18:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d1c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d20:	4325      	orrs	r5, r4
 8000d22:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d26:	0c2c      	lsrs	r4, r5, #16
 8000d28:	fb08 3319 	mls	r3, r8, r9, r3
 8000d2c:	fa1f fa8e 	uxth.w	sl, lr
 8000d30:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d34:	fb09 f40a 	mul.w	r4, r9, sl
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	fa02 f207 	lsl.w	r2, r2, r7
 8000d3e:	fa00 f107 	lsl.w	r1, r0, r7
 8000d42:	d90b      	bls.n	8000d5c <__udivmoddi4+0x1b0>
 8000d44:	eb1e 0303 	adds.w	r3, lr, r3
 8000d48:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d4c:	f080 8087 	bcs.w	8000e5e <__udivmoddi4+0x2b2>
 8000d50:	429c      	cmp	r4, r3
 8000d52:	f240 8084 	bls.w	8000e5e <__udivmoddi4+0x2b2>
 8000d56:	f1a9 0902 	sub.w	r9, r9, #2
 8000d5a:	4473      	add	r3, lr
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	b2ad      	uxth	r5, r5
 8000d60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d64:	fb08 3310 	mls	r3, r8, r0, r3
 8000d68:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d6c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d70:	45a2      	cmp	sl, r4
 8000d72:	d908      	bls.n	8000d86 <__udivmoddi4+0x1da>
 8000d74:	eb1e 0404 	adds.w	r4, lr, r4
 8000d78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7c:	d26b      	bcs.n	8000e56 <__udivmoddi4+0x2aa>
 8000d7e:	45a2      	cmp	sl, r4
 8000d80:	d969      	bls.n	8000e56 <__udivmoddi4+0x2aa>
 8000d82:	3802      	subs	r0, #2
 8000d84:	4474      	add	r4, lr
 8000d86:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d8a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d8e:	eba4 040a 	sub.w	r4, r4, sl
 8000d92:	454c      	cmp	r4, r9
 8000d94:	46c2      	mov	sl, r8
 8000d96:	464b      	mov	r3, r9
 8000d98:	d354      	bcc.n	8000e44 <__udivmoddi4+0x298>
 8000d9a:	d051      	beq.n	8000e40 <__udivmoddi4+0x294>
 8000d9c:	2e00      	cmp	r6, #0
 8000d9e:	d069      	beq.n	8000e74 <__udivmoddi4+0x2c8>
 8000da0:	ebb1 050a 	subs.w	r5, r1, sl
 8000da4:	eb64 0403 	sbc.w	r4, r4, r3
 8000da8:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dac:	40fd      	lsrs	r5, r7
 8000dae:	40fc      	lsrs	r4, r7
 8000db0:	ea4c 0505 	orr.w	r5, ip, r5
 8000db4:	e9c6 5400 	strd	r5, r4, [r6]
 8000db8:	2700      	movs	r7, #0
 8000dba:	e747      	b.n	8000c4c <__udivmoddi4+0xa0>
 8000dbc:	f1c2 0320 	rsb	r3, r2, #32
 8000dc0:	fa20 f703 	lsr.w	r7, r0, r3
 8000dc4:	4095      	lsls	r5, r2
 8000dc6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dca:	fa21 f303 	lsr.w	r3, r1, r3
 8000dce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dd2:	4338      	orrs	r0, r7
 8000dd4:	0c01      	lsrs	r1, r0, #16
 8000dd6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dda:	fa1f f885 	uxth.w	r8, r5
 8000dde:	fb0e 3317 	mls	r3, lr, r7, r3
 8000de2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000de6:	fb07 f308 	mul.w	r3, r7, r8
 8000dea:	428b      	cmp	r3, r1
 8000dec:	fa04 f402 	lsl.w	r4, r4, r2
 8000df0:	d907      	bls.n	8000e02 <__udivmoddi4+0x256>
 8000df2:	1869      	adds	r1, r5, r1
 8000df4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000df8:	d22f      	bcs.n	8000e5a <__udivmoddi4+0x2ae>
 8000dfa:	428b      	cmp	r3, r1
 8000dfc:	d92d      	bls.n	8000e5a <__udivmoddi4+0x2ae>
 8000dfe:	3f02      	subs	r7, #2
 8000e00:	4429      	add	r1, r5
 8000e02:	1acb      	subs	r3, r1, r3
 8000e04:	b281      	uxth	r1, r0
 8000e06:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e0a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb00 f308 	mul.w	r3, r0, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	d907      	bls.n	8000e2a <__udivmoddi4+0x27e>
 8000e1a:	1869      	adds	r1, r5, r1
 8000e1c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e20:	d217      	bcs.n	8000e52 <__udivmoddi4+0x2a6>
 8000e22:	428b      	cmp	r3, r1
 8000e24:	d915      	bls.n	8000e52 <__udivmoddi4+0x2a6>
 8000e26:	3802      	subs	r0, #2
 8000e28:	4429      	add	r1, r5
 8000e2a:	1ac9      	subs	r1, r1, r3
 8000e2c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e30:	e73b      	b.n	8000caa <__udivmoddi4+0xfe>
 8000e32:	4637      	mov	r7, r6
 8000e34:	4630      	mov	r0, r6
 8000e36:	e709      	b.n	8000c4c <__udivmoddi4+0xa0>
 8000e38:	4607      	mov	r7, r0
 8000e3a:	e6e7      	b.n	8000c0c <__udivmoddi4+0x60>
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	e6fb      	b.n	8000c38 <__udivmoddi4+0x8c>
 8000e40:	4541      	cmp	r1, r8
 8000e42:	d2ab      	bcs.n	8000d9c <__udivmoddi4+0x1f0>
 8000e44:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e48:	eb69 020e 	sbc.w	r2, r9, lr
 8000e4c:	3801      	subs	r0, #1
 8000e4e:	4613      	mov	r3, r2
 8000e50:	e7a4      	b.n	8000d9c <__udivmoddi4+0x1f0>
 8000e52:	4660      	mov	r0, ip
 8000e54:	e7e9      	b.n	8000e2a <__udivmoddi4+0x27e>
 8000e56:	4618      	mov	r0, r3
 8000e58:	e795      	b.n	8000d86 <__udivmoddi4+0x1da>
 8000e5a:	4667      	mov	r7, ip
 8000e5c:	e7d1      	b.n	8000e02 <__udivmoddi4+0x256>
 8000e5e:	4681      	mov	r9, r0
 8000e60:	e77c      	b.n	8000d5c <__udivmoddi4+0x1b0>
 8000e62:	3802      	subs	r0, #2
 8000e64:	442c      	add	r4, r5
 8000e66:	e747      	b.n	8000cf8 <__udivmoddi4+0x14c>
 8000e68:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e6c:	442b      	add	r3, r5
 8000e6e:	e72f      	b.n	8000cd0 <__udivmoddi4+0x124>
 8000e70:	4638      	mov	r0, r7
 8000e72:	e708      	b.n	8000c86 <__udivmoddi4+0xda>
 8000e74:	4637      	mov	r7, r6
 8000e76:	e6e9      	b.n	8000c4c <__udivmoddi4+0xa0>

08000e78 <__aeabi_idiv0>:
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop

08000e7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e7c:	b510      	push	{r4, lr}
 8000e7e:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e80:	4b0e      	ldr	r3, [pc, #56]	; (8000ebc <HAL_InitTick+0x40>)
 8000e82:	7818      	ldrb	r0, [r3, #0]
 8000e84:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e88:	fbb3 f3f0 	udiv	r3, r3, r0
 8000e8c:	4a0c      	ldr	r2, [pc, #48]	; (8000ec0 <HAL_InitTick+0x44>)
 8000e8e:	6810      	ldr	r0, [r2, #0]
 8000e90:	fbb0 f0f3 	udiv	r0, r0, r3
 8000e94:	f000 fc7c 	bl	8001790 <HAL_SYSTICK_Config>
 8000e98:	b968      	cbnz	r0, 8000eb6 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e9a:	2c0f      	cmp	r4, #15
 8000e9c:	d901      	bls.n	8000ea2 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000e9e:	2001      	movs	r0, #1
 8000ea0:	e00a      	b.n	8000eb8 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	4621      	mov	r1, r4
 8000ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8000eaa:	f000 fc31 	bl	8001710 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000eae:	4b03      	ldr	r3, [pc, #12]	; (8000ebc <HAL_InitTick+0x40>)
 8000eb0:	605c      	str	r4, [r3, #4]
  }

  /* Return function status */
  return HAL_OK;
 8000eb2:	2000      	movs	r0, #0
 8000eb4:	e000      	b.n	8000eb8 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000eb6:	2001      	movs	r0, #1
}
 8000eb8:	bd10      	pop	{r4, pc}
 8000eba:	bf00      	nop
 8000ebc:	20000000 	.word	0x20000000
 8000ec0:	20000008 	.word	0x20000008

08000ec4 <HAL_Init>:
{
 8000ec4:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ec6:	4b0b      	ldr	r3, [pc, #44]	; (8000ef4 <HAL_Init+0x30>)
 8000ec8:	681a      	ldr	r2, [r3, #0]
 8000eca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000ece:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ed0:	681a      	ldr	r2, [r3, #0]
 8000ed2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000ed6:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ed8:	681a      	ldr	r2, [r3, #0]
 8000eda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000ede:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee0:	2003      	movs	r0, #3
 8000ee2:	f000 fc03 	bl	80016ec <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ee6:	2000      	movs	r0, #0
 8000ee8:	f7ff ffc8 	bl	8000e7c <HAL_InitTick>
  HAL_MspInit();
 8000eec:	f002 ff58 	bl	8003da0 <HAL_MspInit>
}
 8000ef0:	2000      	movs	r0, #0
 8000ef2:	bd08      	pop	{r3, pc}
 8000ef4:	40023c00 	.word	0x40023c00

08000ef8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000ef8:	4a03      	ldr	r2, [pc, #12]	; (8000f08 <HAL_IncTick+0x10>)
 8000efa:	6811      	ldr	r1, [r2, #0]
 8000efc:	4b03      	ldr	r3, [pc, #12]	; (8000f0c <HAL_IncTick+0x14>)
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	440b      	add	r3, r1
 8000f02:	6013      	str	r3, [r2, #0]
}
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	20000034 	.word	0x20000034
 8000f0c:	20000000 	.word	0x20000000

08000f10 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f10:	4b01      	ldr	r3, [pc, #4]	; (8000f18 <HAL_GetTick+0x8>)
 8000f12:	6818      	ldr	r0, [r3, #0]
}
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	20000034 	.word	0x20000034

08000f1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f1c:	b538      	push	{r3, r4, r5, lr}
 8000f1e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000f20:	f7ff fff6 	bl	8000f10 <HAL_GetTick>
 8000f24:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f26:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000f2a:	d002      	beq.n	8000f32 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f2c:	4b04      	ldr	r3, [pc, #16]	; (8000f40 <HAL_Delay+0x24>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f32:	f7ff ffed 	bl	8000f10 <HAL_GetTick>
 8000f36:	1b40      	subs	r0, r0, r5
 8000f38:	42a0      	cmp	r0, r4
 8000f3a:	d3fa      	bcc.n	8000f32 <HAL_Delay+0x16>
  {
  }
}
 8000f3c:	bd38      	pop	{r3, r4, r5, pc}
 8000f3e:	bf00      	nop
 8000f40:	20000000 	.word	0x20000000

08000f44 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart = 0U;

  /* Check CAN handle */
  if (hcan == NULL)
 8000f44:	2800      	cmp	r0, #0
 8000f46:	f000 80a1 	beq.w	800108c <HAL_CAN_Init+0x148>
{
 8000f4a:	b538      	push	{r3, r4, r5, lr}
 8000f4c:	4604      	mov	r4, r0
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8000f4e:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000f52:	b1d3      	cbz	r3, 8000f8a <HAL_CAN_Init+0x46>
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000f54:	6822      	ldr	r2, [r4, #0]
 8000f56:	6813      	ldr	r3, [r2, #0]
 8000f58:	f023 0302 	bic.w	r3, r3, #2
 8000f5c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f5e:	f7ff ffd7 	bl	8000f10 <HAL_GetTick>
 8000f62:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != RESET)
 8000f64:	6823      	ldr	r3, [r4, #0]
 8000f66:	685a      	ldr	r2, [r3, #4]
 8000f68:	f012 0f02 	tst.w	r2, #2
 8000f6c:	d010      	beq.n	8000f90 <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f6e:	f7ff ffcf 	bl	8000f10 <HAL_GetTick>
 8000f72:	1b40      	subs	r0, r0, r5
 8000f74:	280a      	cmp	r0, #10
 8000f76:	d9f5      	bls.n	8000f64 <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000f7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f7e:	6263      	str	r3, [r4, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000f80:	2305      	movs	r3, #5
 8000f82:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 8000f86:	2001      	movs	r0, #1
  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8000f88:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 8000f8a:	f001 ff87 	bl	8002e9c <HAL_CAN_MspInit>
 8000f8e:	e7e1      	b.n	8000f54 <HAL_CAN_Init+0x10>
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000f90:	681a      	ldr	r2, [r3, #0]
 8000f92:	f042 0201 	orr.w	r2, r2, #1
 8000f96:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000f98:	f7ff ffba 	bl	8000f10 <HAL_GetTick>
 8000f9c:	4605      	mov	r5, r0
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 8000f9e:	6823      	ldr	r3, [r4, #0]
 8000fa0:	685a      	ldr	r2, [r3, #4]
 8000fa2:	f012 0f01 	tst.w	r2, #1
 8000fa6:	d10d      	bne.n	8000fc4 <HAL_CAN_Init+0x80>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000fa8:	f7ff ffb2 	bl	8000f10 <HAL_GetTick>
 8000fac:	1b40      	subs	r0, r0, r5
 8000fae:	280a      	cmp	r0, #10
 8000fb0:	d9f5      	bls.n	8000f9e <HAL_CAN_Init+0x5a>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000fb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000fb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fb8:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8000fba:	2305      	movs	r3, #5
 8000fbc:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 8000fc0:	2001      	movs	r0, #1
 8000fc2:	e7e1      	b.n	8000f88 <HAL_CAN_Init+0x44>
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000fc4:	7e22      	ldrb	r2, [r4, #24]
 8000fc6:	2a01      	cmp	r2, #1
 8000fc8:	d03d      	beq.n	8001046 <HAL_CAN_Init+0x102>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000fca:	681a      	ldr	r2, [r3, #0]
 8000fcc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000fd0:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8000fd2:	7e63      	ldrb	r3, [r4, #25]
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d03b      	beq.n	8001050 <HAL_CAN_Init+0x10c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000fd8:	6822      	ldr	r2, [r4, #0]
 8000fda:	6813      	ldr	r3, [r2, #0]
 8000fdc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000fe0:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000fe2:	7ea3      	ldrb	r3, [r4, #26]
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	d039      	beq.n	800105c <HAL_CAN_Init+0x118>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000fe8:	6822      	ldr	r2, [r4, #0]
 8000fea:	6813      	ldr	r3, [r2, #0]
 8000fec:	f023 0320 	bic.w	r3, r3, #32
 8000ff0:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000ff2:	7ee3      	ldrb	r3, [r4, #27]
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d037      	beq.n	8001068 <HAL_CAN_Init+0x124>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000ff8:	6822      	ldr	r2, [r4, #0]
 8000ffa:	6813      	ldr	r3, [r2, #0]
 8000ffc:	f043 0310 	orr.w	r3, r3, #16
 8001000:	6013      	str	r3, [r2, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001002:	7f23      	ldrb	r3, [r4, #28]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d035      	beq.n	8001074 <HAL_CAN_Init+0x130>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001008:	6822      	ldr	r2, [r4, #0]
 800100a:	6813      	ldr	r3, [r2, #0]
 800100c:	f023 0308 	bic.w	r3, r3, #8
 8001010:	6013      	str	r3, [r2, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001012:	7f63      	ldrb	r3, [r4, #29]
 8001014:	2b01      	cmp	r3, #1
 8001016:	d033      	beq.n	8001080 <HAL_CAN_Init+0x13c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001018:	6822      	ldr	r2, [r4, #0]
 800101a:	6813      	ldr	r3, [r2, #0]
 800101c:	f023 0304 	bic.w	r3, r3, #4
 8001020:	6013      	str	r3, [r2, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001022:	68a3      	ldr	r3, [r4, #8]
 8001024:	68e2      	ldr	r2, [r4, #12]
 8001026:	4313      	orrs	r3, r2
 8001028:	6922      	ldr	r2, [r4, #16]
 800102a:	4313      	orrs	r3, r2
 800102c:	6962      	ldr	r2, [r4, #20]
 800102e:	4313      	orrs	r3, r2
 8001030:	6862      	ldr	r2, [r4, #4]
 8001032:	3a01      	subs	r2, #1
 8001034:	6821      	ldr	r1, [r4, #0]
 8001036:	4313      	orrs	r3, r2
 8001038:	61cb      	str	r3, [r1, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800103a:	2000      	movs	r0, #0
 800103c:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 800103e:	2301      	movs	r3, #1
 8001040:	f884 3020 	strb.w	r3, [r4, #32]
  return HAL_OK;
 8001044:	e7a0      	b.n	8000f88 <HAL_CAN_Init+0x44>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	e7c0      	b.n	8000fd2 <HAL_CAN_Init+0x8e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001050:	6822      	ldr	r2, [r4, #0]
 8001052:	6813      	ldr	r3, [r2, #0]
 8001054:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001058:	6013      	str	r3, [r2, #0]
 800105a:	e7c2      	b.n	8000fe2 <HAL_CAN_Init+0x9e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800105c:	6822      	ldr	r2, [r4, #0]
 800105e:	6813      	ldr	r3, [r2, #0]
 8001060:	f043 0320 	orr.w	r3, r3, #32
 8001064:	6013      	str	r3, [r2, #0]
 8001066:	e7c4      	b.n	8000ff2 <HAL_CAN_Init+0xae>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001068:	6822      	ldr	r2, [r4, #0]
 800106a:	6813      	ldr	r3, [r2, #0]
 800106c:	f023 0310 	bic.w	r3, r3, #16
 8001070:	6013      	str	r3, [r2, #0]
 8001072:	e7c6      	b.n	8001002 <HAL_CAN_Init+0xbe>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001074:	6822      	ldr	r2, [r4, #0]
 8001076:	6813      	ldr	r3, [r2, #0]
 8001078:	f043 0308 	orr.w	r3, r3, #8
 800107c:	6013      	str	r3, [r2, #0]
 800107e:	e7c8      	b.n	8001012 <HAL_CAN_Init+0xce>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001080:	6822      	ldr	r2, [r4, #0]
 8001082:	6813      	ldr	r3, [r2, #0]
 8001084:	f043 0304 	orr.w	r3, r3, #4
 8001088:	6013      	str	r3, [r2, #0]
 800108a:	e7ca      	b.n	8001022 <HAL_CAN_Init+0xde>
    return HAL_ERROR;
 800108c:	2001      	movs	r0, #1
}
 800108e:	4770      	bx	lr

08001090 <HAL_CAN_ConfigFilter>:
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos = 0U;
  CAN_TypeDef *can_ip = hcan->Instance;

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001090:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001094:	b2db      	uxtb	r3, r3
 8001096:	2b01      	cmp	r3, #1
 8001098:	d00a      	beq.n	80010b0 <HAL_CAN_ConfigFilter+0x20>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 800109a:	f890 3020 	ldrb.w	r3, [r0, #32]
 800109e:	b2db      	uxtb	r3, r3
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 80010a0:	2b02      	cmp	r3, #2
 80010a2:	d005      	beq.n	80010b0 <HAL_CAN_ConfigFilter+0x20>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80010a4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80010a6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010aa:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80010ac:	2001      	movs	r0, #1
  }
}
 80010ae:	4770      	bx	lr
{
 80010b0:	b470      	push	{r4, r5, r6}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80010b2:	4b42      	ldr	r3, [pc, #264]	; (80011bc <HAL_CAN_ConfigFilter+0x12c>)
 80010b4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80010b8:	f042 0201 	orr.w	r2, r2, #1
 80010bc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80010c0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80010c4:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 80010c8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80010cc:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80010d0:	6a48      	ldr	r0, [r1, #36]	; 0x24
 80010d2:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80010d6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 80010da:	694a      	ldr	r2, [r1, #20]
 80010dc:	2001      	movs	r0, #1
 80010de:	fa00 f202 	lsl.w	r2, r0, r2
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80010e2:	f8d3 421c 	ldr.w	r4, [r3, #540]	; 0x21c
 80010e6:	43d0      	mvns	r0, r2
 80010e8:	4004      	ands	r4, r0
 80010ea:	f8c3 421c 	str.w	r4, [r3, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80010ee:	69cb      	ldr	r3, [r1, #28]
 80010f0:	b9b3      	cbnz	r3, 8001120 <HAL_CAN_ConfigFilter+0x90>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80010f2:	4b32      	ldr	r3, [pc, #200]	; (80011bc <HAL_CAN_ConfigFilter+0x12c>)
 80010f4:	f8d3 420c 	ldr.w	r4, [r3, #524]	; 0x20c
 80010f8:	4004      	ands	r4, r0
 80010fa:	f8c3 420c 	str.w	r4, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80010fe:	68ce      	ldr	r6, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001100:	888d      	ldrh	r5, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001102:	694c      	ldr	r4, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001104:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001108:	3448      	adds	r4, #72	; 0x48
 800110a:	f843 5034 	str.w	r5, [r3, r4, lsl #3]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800110e:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001110:	880c      	ldrh	r4, [r1, #0]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001112:	694d      	ldr	r5, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001114:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001118:	3548      	adds	r5, #72	; 0x48
 800111a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800111e:	605c      	str	r4, [r3, #4]
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001120:	69cb      	ldr	r3, [r1, #28]
 8001122:	2b01      	cmp	r3, #1
 8001124:	d01d      	beq.n	8001162 <HAL_CAN_ConfigFilter+0xd2>
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001126:	698b      	ldr	r3, [r1, #24]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d132      	bne.n	8001192 <HAL_CAN_ConfigFilter+0x102>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800112c:	4c23      	ldr	r4, [pc, #140]	; (80011bc <HAL_CAN_ConfigFilter+0x12c>)
 800112e:	f8d4 3204 	ldr.w	r3, [r4, #516]	; 0x204
 8001132:	4003      	ands	r3, r0
 8001134:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001138:	690b      	ldr	r3, [r1, #16]
 800113a:	bb8b      	cbnz	r3, 80011a0 <HAL_CAN_ConfigFilter+0x110>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800113c:	4b1f      	ldr	r3, [pc, #124]	; (80011bc <HAL_CAN_ConfigFilter+0x12c>)
 800113e:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
 8001142:	4020      	ands	r0, r4
 8001144:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
    if (sFilterConfig->FilterActivation == ENABLE)
 8001148:	6a0b      	ldr	r3, [r1, #32]
 800114a:	2b01      	cmp	r3, #1
 800114c:	d02f      	beq.n	80011ae <HAL_CAN_ConfigFilter+0x11e>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800114e:	4a1b      	ldr	r2, [pc, #108]	; (80011bc <HAL_CAN_ConfigFilter+0x12c>)
 8001150:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8001154:	f023 0301 	bic.w	r3, r3, #1
 8001158:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    return HAL_OK;
 800115c:	2000      	movs	r0, #0
}
 800115e:	bc70      	pop	{r4, r5, r6}
 8001160:	4770      	bx	lr
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001162:	4b16      	ldr	r3, [pc, #88]	; (80011bc <HAL_CAN_ConfigFilter+0x12c>)
 8001164:	f8d3 420c 	ldr.w	r4, [r3, #524]	; 0x20c
 8001168:	4314      	orrs	r4, r2
 800116a:	f8c3 420c 	str.w	r4, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800116e:	680e      	ldr	r6, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001170:	888d      	ldrh	r5, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001172:	694c      	ldr	r4, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001174:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001178:	3448      	adds	r4, #72	; 0x48
 800117a:	f843 5034 	str.w	r5, [r3, r4, lsl #3]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800117e:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001180:	898c      	ldrh	r4, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001182:	694d      	ldr	r5, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001184:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001188:	3548      	adds	r5, #72	; 0x48
 800118a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800118e:	605c      	str	r4, [r3, #4]
 8001190:	e7c9      	b.n	8001126 <HAL_CAN_ConfigFilter+0x96>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001192:	4c0a      	ldr	r4, [pc, #40]	; (80011bc <HAL_CAN_ConfigFilter+0x12c>)
 8001194:	f8d4 3204 	ldr.w	r3, [r4, #516]	; 0x204
 8001198:	4313      	orrs	r3, r2
 800119a:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
 800119e:	e7cb      	b.n	8001138 <HAL_CAN_ConfigFilter+0xa8>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80011a0:	4806      	ldr	r0, [pc, #24]	; (80011bc <HAL_CAN_ConfigFilter+0x12c>)
 80011a2:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80011a6:	4313      	orrs	r3, r2
 80011a8:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
 80011ac:	e7cc      	b.n	8001148 <HAL_CAN_ConfigFilter+0xb8>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80011ae:	4903      	ldr	r1, [pc, #12]	; (80011bc <HAL_CAN_ConfigFilter+0x12c>)
 80011b0:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
 80011b4:	431a      	orrs	r2, r3
 80011b6:	f8c1 221c 	str.w	r2, [r1, #540]	; 0x21c
 80011ba:	e7c8      	b.n	800114e <HAL_CAN_ConfigFilter+0xbe>
 80011bc:	40006400 	.word	0x40006400

080011c0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80011c0:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  if (hcan->State == HAL_CAN_STATE_READY)
 80011c2:	f890 3020 	ldrb.w	r3, [r0, #32]
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d005      	beq.n	80011d8 <HAL_CAN_Start+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80011cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80011ce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80011d2:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80011d4:	2001      	movs	r0, #1
  }
}
 80011d6:	bd38      	pop	{r3, r4, r5, pc}
 80011d8:	4604      	mov	r4, r0
    hcan->State = HAL_CAN_STATE_LISTENING;
 80011da:	2302      	movs	r3, #2
 80011dc:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011e0:	6802      	ldr	r2, [r0, #0]
 80011e2:	6813      	ldr	r3, [r2, #0]
 80011e4:	f023 0301 	bic.w	r3, r3, #1
 80011e8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80011ea:	f7ff fe91 	bl	8000f10 <HAL_GetTick>
 80011ee:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != RESET)
 80011f0:	6823      	ldr	r3, [r4, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f013 0f01 	tst.w	r3, #1
 80011f8:	d00d      	beq.n	8001216 <HAL_CAN_Start+0x56>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80011fa:	f7ff fe89 	bl	8000f10 <HAL_GetTick>
 80011fe:	1b40      	subs	r0, r0, r5
 8001200:	280a      	cmp	r0, #10
 8001202:	d9f5      	bls.n	80011f0 <HAL_CAN_Start+0x30>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001204:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001206:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800120a:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 800120c:	2305      	movs	r3, #5
 800120e:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 8001212:	2001      	movs	r0, #1
 8001214:	e7df      	b.n	80011d6 <HAL_CAN_Start+0x16>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001216:	2000      	movs	r0, #0
 8001218:	6260      	str	r0, [r4, #36]	; 0x24
    return HAL_OK;
 800121a:	e7dc      	b.n	80011d6 <HAL_CAN_Start+0x16>

0800121c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800121c:	b470      	push	{r4, r5, r6}
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800121e:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001222:	b2e4      	uxtb	r4, r4
 8001224:	2c01      	cmp	r4, #1
 8001226:	d00a      	beq.n	800123e <HAL_CAN_AddTxMessage+0x22>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 8001228:	f890 4020 	ldrb.w	r4, [r0, #32]
 800122c:	b2e4      	uxtb	r4, r4
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800122e:	2c02      	cmp	r4, #2
 8001230:	d005      	beq.n	800123e <HAL_CAN_AddTxMessage+0x22>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001232:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001234:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001238:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800123a:	2001      	movs	r0, #1
 800123c:	e04d      	b.n	80012da <HAL_CAN_AddTxMessage+0xbe>
    if (((hcan->Instance->TSR & CAN_TSR_TME0) != RESET) ||
 800123e:	6804      	ldr	r4, [r0, #0]
 8001240:	68a5      	ldr	r5, [r4, #8]
 8001242:	f015 6f80 	tst.w	r5, #67108864	; 0x4000000
 8001246:	d107      	bne.n	8001258 <HAL_CAN_AddTxMessage+0x3c>
        ((hcan->Instance->TSR & CAN_TSR_TME1) != RESET) ||
 8001248:	68a5      	ldr	r5, [r4, #8]
    if (((hcan->Instance->TSR & CAN_TSR_TME0) != RESET) ||
 800124a:	f015 6f00 	tst.w	r5, #134217728	; 0x8000000
 800124e:	d103      	bne.n	8001258 <HAL_CAN_AddTxMessage+0x3c>
        ((hcan->Instance->TSR & CAN_TSR_TME2) != RESET))
 8001250:	68a5      	ldr	r5, [r4, #8]
        ((hcan->Instance->TSR & CAN_TSR_TME1) != RESET) ||
 8001252:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 8001256:	d055      	beq.n	8001304 <HAL_CAN_AddTxMessage+0xe8>
      transmitmailbox = (hcan->Instance->TSR & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001258:	68a4      	ldr	r4, [r4, #8]
 800125a:	f3c4 6401 	ubfx	r4, r4, #24, #2
      *pTxMailbox = 1U << transmitmailbox;
 800125e:	2501      	movs	r5, #1
 8001260:	40a5      	lsls	r5, r4
 8001262:	601d      	str	r5, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 8001264:	688b      	ldr	r3, [r1, #8]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d139      	bne.n	80012de <HAL_CAN_AddTxMessage+0xc2>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800126a:	680e      	ldr	r6, [r1, #0]
                                                           pHeader->RTR);
 800126c:	68cb      	ldr	r3, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800126e:	6805      	ldr	r5, [r0, #0]
 8001270:	ea43 5646 	orr.w	r6, r3, r6, lsl #21
 8001274:	f104 0318 	add.w	r3, r4, #24
 8001278:	011b      	lsls	r3, r3, #4
 800127a:	50ee      	str	r6, [r5, r3]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800127c:	6803      	ldr	r3, [r0, #0]
 800127e:	690d      	ldr	r5, [r1, #16]
 8001280:	f104 0618 	add.w	r6, r4, #24
 8001284:	eb03 1306 	add.w	r3, r3, r6, lsl #4
 8001288:	605d      	str	r5, [r3, #4]
      if (pHeader->TransmitGlobalTime == ENABLE)
 800128a:	7d0b      	ldrb	r3, [r1, #20]
 800128c:	2b01      	cmp	r3, #1
 800128e:	d031      	beq.n	80012f4 <HAL_CAN_AddTxMessage+0xd8>
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001290:	79d1      	ldrb	r1, [r2, #7]
 8001292:	7993      	ldrb	r3, [r2, #6]
 8001294:	041b      	lsls	r3, r3, #16
 8001296:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800129a:	7951      	ldrb	r1, [r2, #5]
 800129c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80012a0:	7915      	ldrb	r5, [r2, #4]
 80012a2:	6801      	ldr	r1, [r0, #0]
 80012a4:	432b      	orrs	r3, r5
 80012a6:	0125      	lsls	r5, r4, #4
 80012a8:	4429      	add	r1, r5
 80012aa:	f8c1 318c 	str.w	r3, [r1, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80012ae:	78d1      	ldrb	r1, [r2, #3]
 80012b0:	7893      	ldrb	r3, [r2, #2]
 80012b2:	041b      	lsls	r3, r3, #16
 80012b4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80012b8:	7851      	ldrb	r1, [r2, #1]
 80012ba:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80012be:	7811      	ldrb	r1, [r2, #0]
 80012c0:	6802      	ldr	r2, [r0, #0]
 80012c2:	430b      	orrs	r3, r1
 80012c4:	442a      	add	r2, r5
 80012c6:	f8c2 3188 	str.w	r3, [r2, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80012ca:	6802      	ldr	r2, [r0, #0]
 80012cc:	3418      	adds	r4, #24
 80012ce:	0124      	lsls	r4, r4, #4
 80012d0:	5913      	ldr	r3, [r2, r4]
 80012d2:	f043 0301 	orr.w	r3, r3, #1
 80012d6:	5113      	str	r3, [r2, r4]
      return HAL_OK;
 80012d8:	2000      	movs	r0, #0
  }
}
 80012da:	bc70      	pop	{r4, r5, r6}
 80012dc:	4770      	bx	lr
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012de:	684d      	ldr	r5, [r1, #4]
 80012e0:	ea43 03c5 	orr.w	r3, r3, r5, lsl #3
                                                           pHeader->RTR);
 80012e4:	68cd      	ldr	r5, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012e6:	6806      	ldr	r6, [r0, #0]
                                                           pHeader->IDE |
 80012e8:	432b      	orrs	r3, r5
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80012ea:	f104 0518 	add.w	r5, r4, #24
 80012ee:	012d      	lsls	r5, r5, #4
 80012f0:	5173      	str	r3, [r6, r5]
 80012f2:	e7c3      	b.n	800127c <HAL_CAN_AddTxMessage+0x60>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80012f4:	6803      	ldr	r3, [r0, #0]
 80012f6:	eb03 1306 	add.w	r3, r3, r6, lsl #4
 80012fa:	6859      	ldr	r1, [r3, #4]
 80012fc:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001300:	6059      	str	r1, [r3, #4]
 8001302:	e7c5      	b.n	8001290 <HAL_CAN_AddTxMessage+0x74>
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001304:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001306:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800130a:	6243      	str	r3, [r0, #36]	; 0x24
      return HAL_ERROR;
 800130c:	2001      	movs	r0, #1
 800130e:	e7e4      	b.n	80012da <HAL_CAN_AddTxMessage+0xbe>

08001310 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001310:	b430      	push	{r4, r5}
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001312:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001316:	b2e4      	uxtb	r4, r4
 8001318:	2c01      	cmp	r4, #1
 800131a:	d00b      	beq.n	8001334 <HAL_CAN_GetRxMessage+0x24>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 800131c:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001320:	b2e4      	uxtb	r4, r4
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001322:	2c02      	cmp	r4, #2
 8001324:	d006      	beq.n	8001334 <HAL_CAN_GetRxMessage+0x24>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001326:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001328:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800132c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800132e:	2001      	movs	r0, #1
  }
}
 8001330:	bc30      	pop	{r4, r5}
 8001332:	4770      	bx	lr
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001334:	b951      	cbnz	r1, 800134c <HAL_CAN_GetRxMessage+0x3c>
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == RESET)
 8001336:	6804      	ldr	r4, [r0, #0]
 8001338:	68e4      	ldr	r4, [r4, #12]
 800133a:	f014 0f03 	tst.w	r4, #3
 800133e:	d107      	bne.n	8001350 <HAL_CAN_GetRxMessage+0x40>
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001340:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001342:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001346:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 8001348:	2001      	movs	r0, #1
 800134a:	e7f1      	b.n	8001330 <HAL_CAN_GetRxMessage+0x20>
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
 800134c:	2901      	cmp	r1, #1
 800134e:	d05d      	beq.n	800140c <HAL_CAN_GetRxMessage+0xfc>
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001350:	6805      	ldr	r5, [r0, #0]
 8001352:	f101 041b 	add.w	r4, r1, #27
 8001356:	0124      	lsls	r4, r4, #4
 8001358:	592c      	ldr	r4, [r5, r4]
 800135a:	f004 0404 	and.w	r4, r4, #4
 800135e:	6094      	str	r4, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001360:	2c00      	cmp	r4, #0
 8001362:	d15e      	bne.n	8001422 <HAL_CAN_GetRxMessage+0x112>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001364:	6805      	ldr	r5, [r0, #0]
 8001366:	f101 041b 	add.w	r4, r1, #27
 800136a:	0124      	lsls	r4, r4, #4
 800136c:	592c      	ldr	r4, [r5, r4]
 800136e:	0d64      	lsrs	r4, r4, #21
 8001370:	6014      	str	r4, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8001372:	6805      	ldr	r5, [r0, #0]
 8001374:	f101 041b 	add.w	r4, r1, #27
 8001378:	0124      	lsls	r4, r4, #4
 800137a:	592d      	ldr	r5, [r5, r4]
 800137c:	f3c5 0540 	ubfx	r5, r5, #1, #1
 8001380:	60d5      	str	r5, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001382:	6805      	ldr	r5, [r0, #0]
 8001384:	4425      	add	r5, r4
 8001386:	686d      	ldr	r5, [r5, #4]
 8001388:	f005 050f 	and.w	r5, r5, #15
 800138c:	6115      	str	r5, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800138e:	6805      	ldr	r5, [r0, #0]
 8001390:	4425      	add	r5, r4
 8001392:	686d      	ldr	r5, [r5, #4]
 8001394:	f3c5 2507 	ubfx	r5, r5, #8, #8
 8001398:	6195      	str	r5, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800139a:	6805      	ldr	r5, [r0, #0]
 800139c:	442c      	add	r4, r5
 800139e:	6864      	ldr	r4, [r4, #4]
 80013a0:	0c24      	lsrs	r4, r4, #16
 80013a2:	6154      	str	r4, [r2, #20]
    aData[0] = (CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos;
 80013a4:	6804      	ldr	r4, [r0, #0]
 80013a6:	010a      	lsls	r2, r1, #4
 80013a8:	4414      	add	r4, r2
 80013aa:	f8d4 41b8 	ldr.w	r4, [r4, #440]	; 0x1b8
 80013ae:	701c      	strb	r4, [r3, #0]
    aData[1] = (CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos;
 80013b0:	6804      	ldr	r4, [r0, #0]
 80013b2:	4414      	add	r4, r2
 80013b4:	f8d4 41b8 	ldr.w	r4, [r4, #440]	; 0x1b8
 80013b8:	0a24      	lsrs	r4, r4, #8
 80013ba:	705c      	strb	r4, [r3, #1]
    aData[2] = (CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos;
 80013bc:	6804      	ldr	r4, [r0, #0]
 80013be:	4414      	add	r4, r2
 80013c0:	f8d4 41b8 	ldr.w	r4, [r4, #440]	; 0x1b8
 80013c4:	0c24      	lsrs	r4, r4, #16
 80013c6:	709c      	strb	r4, [r3, #2]
    aData[3] = (CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos;
 80013c8:	6804      	ldr	r4, [r0, #0]
 80013ca:	4414      	add	r4, r2
 80013cc:	f8d4 41b8 	ldr.w	r4, [r4, #440]	; 0x1b8
 80013d0:	0e24      	lsrs	r4, r4, #24
 80013d2:	70dc      	strb	r4, [r3, #3]
    aData[4] = (CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos;
 80013d4:	6804      	ldr	r4, [r0, #0]
 80013d6:	4414      	add	r4, r2
 80013d8:	f8d4 41bc 	ldr.w	r4, [r4, #444]	; 0x1bc
 80013dc:	711c      	strb	r4, [r3, #4]
    aData[5] = (CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos;
 80013de:	6804      	ldr	r4, [r0, #0]
 80013e0:	4414      	add	r4, r2
 80013e2:	f8d4 41bc 	ldr.w	r4, [r4, #444]	; 0x1bc
 80013e6:	0a24      	lsrs	r4, r4, #8
 80013e8:	715c      	strb	r4, [r3, #5]
    aData[6] = (CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos;
 80013ea:	6804      	ldr	r4, [r0, #0]
 80013ec:	4414      	add	r4, r2
 80013ee:	f8d4 41bc 	ldr.w	r4, [r4, #444]	; 0x1bc
 80013f2:	0c24      	lsrs	r4, r4, #16
 80013f4:	719c      	strb	r4, [r3, #6]
    aData[7] = (CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos;
 80013f6:	6804      	ldr	r4, [r0, #0]
 80013f8:	4422      	add	r2, r4
 80013fa:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80013fe:	0e12      	lsrs	r2, r2, #24
 8001400:	71da      	strb	r2, [r3, #7]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001402:	b1b1      	cbz	r1, 8001432 <HAL_CAN_GetRxMessage+0x122>
    else if (RxFifo == CAN_RX_FIFO1) /* Rx element is assigned to Rx FIFO 1 */
 8001404:	2901      	cmp	r1, #1
 8001406:	d01b      	beq.n	8001440 <HAL_CAN_GetRxMessage+0x130>
    return HAL_OK;
 8001408:	2000      	movs	r0, #0
 800140a:	e791      	b.n	8001330 <HAL_CAN_GetRxMessage+0x20>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == RESET)
 800140c:	6804      	ldr	r4, [r0, #0]
 800140e:	6924      	ldr	r4, [r4, #16]
 8001410:	f014 0f03 	tst.w	r4, #3
 8001414:	d19c      	bne.n	8001350 <HAL_CAN_GetRxMessage+0x40>
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001416:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001418:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800141c:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 800141e:	2001      	movs	r0, #1
 8001420:	e786      	b.n	8001330 <HAL_CAN_GetRxMessage+0x20>
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001422:	6805      	ldr	r5, [r0, #0]
 8001424:	f101 041b 	add.w	r4, r1, #27
 8001428:	0124      	lsls	r4, r4, #4
 800142a:	592c      	ldr	r4, [r5, r4]
 800142c:	08e4      	lsrs	r4, r4, #3
 800142e:	6054      	str	r4, [r2, #4]
 8001430:	e79f      	b.n	8001372 <HAL_CAN_GetRxMessage+0x62>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001432:	6802      	ldr	r2, [r0, #0]
 8001434:	68d3      	ldr	r3, [r2, #12]
 8001436:	f043 0320 	orr.w	r3, r3, #32
 800143a:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 800143c:	2000      	movs	r0, #0
 800143e:	e777      	b.n	8001330 <HAL_CAN_GetRxMessage+0x20>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001440:	6802      	ldr	r2, [r0, #0]
 8001442:	6913      	ldr	r3, [r2, #16]
 8001444:	f043 0320 	orr.w	r3, r3, #32
 8001448:	6113      	str	r3, [r2, #16]
    return HAL_OK;
 800144a:	2000      	movs	r0, #0
 800144c:	e770      	b.n	8001330 <HAL_CAN_GetRxMessage+0x20>

0800144e <HAL_CAN_ActivateNotification>:
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800144e:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001452:	b2db      	uxtb	r3, r3
 8001454:	2b01      	cmp	r3, #1
 8001456:	d00a      	beq.n	800146e <HAL_CAN_ActivateNotification+0x20>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 8001458:	f890 3020 	ldrb.w	r3, [r0, #32]
 800145c:	b2db      	uxtb	r3, r3
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800145e:	2b02      	cmp	r3, #2
 8001460:	d005      	beq.n	800146e <HAL_CAN_ActivateNotification+0x20>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001462:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001464:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001468:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800146a:	2001      	movs	r0, #1
  }
}
 800146c:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800146e:	6802      	ldr	r2, [r0, #0]
 8001470:	6953      	ldr	r3, [r2, #20]
 8001472:	4319      	orrs	r1, r3
 8001474:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 8001476:	2000      	movs	r0, #0
 8001478:	4770      	bx	lr

0800147a <HAL_CAN_TxMailbox0CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800147a:	4770      	bx	lr

0800147c <HAL_CAN_TxMailbox1CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800147c:	4770      	bx	lr

0800147e <HAL_CAN_TxMailbox2CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800147e:	4770      	bx	lr

08001480 <HAL_CAN_TxMailbox0AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001480:	4770      	bx	lr

08001482 <HAL_CAN_TxMailbox1AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001482:	4770      	bx	lr

08001484 <HAL_CAN_TxMailbox2AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001484:	4770      	bx	lr

08001486 <HAL_CAN_RxFifo0FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001486:	4770      	bx	lr

08001488 <HAL_CAN_RxFifo1MsgPendingCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001488:	4770      	bx	lr

0800148a <HAL_CAN_RxFifo1FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800148a:	4770      	bx	lr

0800148c <HAL_CAN_SleepCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800148c:	4770      	bx	lr

0800148e <HAL_CAN_WakeUpFromRxMsgCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800148e:	4770      	bx	lr

08001490 <HAL_CAN_ErrorCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001490:	4770      	bx	lr

08001492 <HAL_CAN_IRQHandler>:
{
 8001492:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001496:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001498:	6803      	ldr	r3, [r0, #0]
 800149a:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800149c:	685f      	ldr	r7, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800149e:	689e      	ldr	r6, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80014a0:	f8d3 900c 	ldr.w	r9, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80014a4:	f8d3 8010 	ldr.w	r8, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80014a8:	f8d3 a018 	ldr.w	sl, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != RESET)
 80014ac:	f014 0f01 	tst.w	r4, #1
 80014b0:	d05a      	beq.n	8001568 <HAL_CAN_IRQHandler+0xd6>
    if ((tsrflags & CAN_TSR_RQCP0) != RESET)
 80014b2:	f016 0f01 	tst.w	r6, #1
 80014b6:	d017      	beq.n	80014e8 <HAL_CAN_IRQHandler+0x56>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80014b8:	2201      	movs	r2, #1
 80014ba:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != RESET)
 80014bc:	f016 0f02 	tst.w	r6, #2
 80014c0:	d108      	bne.n	80014d4 <HAL_CAN_IRQHandler+0x42>
        if ((tsrflags & CAN_TSR_ALST0) != RESET)
 80014c2:	f016 0f04 	tst.w	r6, #4
 80014c6:	d130      	bne.n	800152a <HAL_CAN_IRQHandler+0x98>
        else if ((tsrflags & CAN_TSR_TERR0) != RESET)
 80014c8:	f016 0f08 	tst.w	r6, #8
 80014cc:	d007      	beq.n	80014de <HAL_CAN_IRQHandler+0x4c>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80014ce:	f44f 5b80 	mov.w	fp, #4096	; 0x1000
 80014d2:	e00b      	b.n	80014ec <HAL_CAN_IRQHandler+0x5a>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80014d4:	f7ff ffd1 	bl	800147a <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80014d8:	f04f 0b00 	mov.w	fp, #0
 80014dc:	e006      	b.n	80014ec <HAL_CAN_IRQHandler+0x5a>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80014de:	f7ff ffcf 	bl	8001480 <HAL_CAN_TxMailbox0AbortCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80014e2:	f04f 0b00 	mov.w	fp, #0
 80014e6:	e001      	b.n	80014ec <HAL_CAN_IRQHandler+0x5a>
 80014e8:	f04f 0b00 	mov.w	fp, #0
    if ((tsrflags & CAN_TSR_RQCP1) != RESET)
 80014ec:	f416 7f80 	tst.w	r6, #256	; 0x100
 80014f0:	d00b      	beq.n	800150a <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80014f2:	682b      	ldr	r3, [r5, #0]
 80014f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014f8:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != RESET)
 80014fa:	f416 7f00 	tst.w	r6, #512	; 0x200
 80014fe:	d117      	bne.n	8001530 <HAL_CAN_IRQHandler+0x9e>
        if ((tsrflags & CAN_TSR_ALST1) != RESET)
 8001500:	f416 6f80 	tst.w	r6, #1024	; 0x400
 8001504:	d018      	beq.n	8001538 <HAL_CAN_IRQHandler+0xa6>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001506:	f44b 5b00 	orr.w	fp, fp, #8192	; 0x2000
    if ((tsrflags & CAN_TSR_RQCP2) != RESET)
 800150a:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 800150e:	d02d      	beq.n	800156c <HAL_CAN_IRQHandler+0xda>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001510:	682b      	ldr	r3, [r5, #0]
 8001512:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001516:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != RESET)
 8001518:	f416 3f00 	tst.w	r6, #131072	; 0x20000
 800151c:	d116      	bne.n	800154c <HAL_CAN_IRQHandler+0xba>
        if ((tsrflags & CAN_TSR_ALST2) != RESET)
 800151e:	f416 2f80 	tst.w	r6, #262144	; 0x40000
 8001522:	d017      	beq.n	8001554 <HAL_CAN_IRQHandler+0xc2>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001524:	f44b 4b00 	orr.w	fp, fp, #32768	; 0x8000
 8001528:	e020      	b.n	800156c <HAL_CAN_IRQHandler+0xda>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800152a:	f44f 6b00 	mov.w	fp, #2048	; 0x800
 800152e:	e7dd      	b.n	80014ec <HAL_CAN_IRQHandler+0x5a>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001530:	4628      	mov	r0, r5
 8001532:	f7ff ffa3 	bl	800147c <HAL_CAN_TxMailbox1CompleteCallback>
 8001536:	e7e8      	b.n	800150a <HAL_CAN_IRQHandler+0x78>
        else if ((tsrflags & CAN_TSR_TERR1) != RESET)
 8001538:	f416 6f00 	tst.w	r6, #2048	; 0x800
 800153c:	d002      	beq.n	8001544 <HAL_CAN_IRQHandler+0xb2>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800153e:	f44b 4b80 	orr.w	fp, fp, #16384	; 0x4000
 8001542:	e7e2      	b.n	800150a <HAL_CAN_IRQHandler+0x78>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001544:	4628      	mov	r0, r5
 8001546:	f7ff ff9c 	bl	8001482 <HAL_CAN_TxMailbox1AbortCallback>
 800154a:	e7de      	b.n	800150a <HAL_CAN_IRQHandler+0x78>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800154c:	4628      	mov	r0, r5
 800154e:	f7ff ff96 	bl	800147e <HAL_CAN_TxMailbox2CompleteCallback>
 8001552:	e00b      	b.n	800156c <HAL_CAN_IRQHandler+0xda>
        else if ((tsrflags & CAN_TSR_TERR2) != RESET)
 8001554:	f416 2f00 	tst.w	r6, #524288	; 0x80000
 8001558:	d002      	beq.n	8001560 <HAL_CAN_IRQHandler+0xce>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800155a:	f44b 3b80 	orr.w	fp, fp, #65536	; 0x10000
 800155e:	e005      	b.n	800156c <HAL_CAN_IRQHandler+0xda>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001560:	4628      	mov	r0, r5
 8001562:	f7ff ff8f 	bl	8001484 <HAL_CAN_TxMailbox2AbortCallback>
 8001566:	e001      	b.n	800156c <HAL_CAN_IRQHandler+0xda>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001568:	f04f 0b00 	mov.w	fp, #0
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != RESET)
 800156c:	f014 0f08 	tst.w	r4, #8
 8001570:	d007      	beq.n	8001582 <HAL_CAN_IRQHandler+0xf0>
    if ((rf0rflags & CAN_RF0R_FOVR0) != RESET)
 8001572:	f019 0f10 	tst.w	r9, #16
 8001576:	d004      	beq.n	8001582 <HAL_CAN_IRQHandler+0xf0>
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001578:	f44b 7b00 	orr.w	fp, fp, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800157c:	682b      	ldr	r3, [r5, #0]
 800157e:	2210      	movs	r2, #16
 8001580:	60da      	str	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != RESET)
 8001582:	f014 0f04 	tst.w	r4, #4
 8001586:	d002      	beq.n	800158e <HAL_CAN_IRQHandler+0xfc>
    if ((rf0rflags & CAN_RF0R_FULL0) != RESET)
 8001588:	f019 0f08 	tst.w	r9, #8
 800158c:	d160      	bne.n	8001650 <HAL_CAN_IRQHandler+0x1be>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != RESET)
 800158e:	f014 0f02 	tst.w	r4, #2
 8001592:	d004      	beq.n	800159e <HAL_CAN_IRQHandler+0x10c>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != RESET)
 8001594:	682b      	ldr	r3, [r5, #0]
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	f013 0f03 	tst.w	r3, #3
 800159c:	d15f      	bne.n	800165e <HAL_CAN_IRQHandler+0x1cc>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != RESET)
 800159e:	f014 0f40 	tst.w	r4, #64	; 0x40
 80015a2:	d007      	beq.n	80015b4 <HAL_CAN_IRQHandler+0x122>
    if ((rf1rflags & CAN_RF1R_FOVR1) != RESET)
 80015a4:	f018 0f10 	tst.w	r8, #16
 80015a8:	d004      	beq.n	80015b4 <HAL_CAN_IRQHandler+0x122>
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80015aa:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80015ae:	682b      	ldr	r3, [r5, #0]
 80015b0:	2210      	movs	r2, #16
 80015b2:	611a      	str	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != RESET)
 80015b4:	f014 0f20 	tst.w	r4, #32
 80015b8:	d002      	beq.n	80015c0 <HAL_CAN_IRQHandler+0x12e>
    if ((rf1rflags & CAN_RF1R_FULL1) != RESET)
 80015ba:	f018 0f08 	tst.w	r8, #8
 80015be:	d152      	bne.n	8001666 <HAL_CAN_IRQHandler+0x1d4>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != RESET)
 80015c0:	f014 0f10 	tst.w	r4, #16
 80015c4:	d004      	beq.n	80015d0 <HAL_CAN_IRQHandler+0x13e>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != RESET)
 80015c6:	682b      	ldr	r3, [r5, #0]
 80015c8:	691b      	ldr	r3, [r3, #16]
 80015ca:	f013 0f03 	tst.w	r3, #3
 80015ce:	d151      	bne.n	8001674 <HAL_CAN_IRQHandler+0x1e2>
  if ((interrupts & CAN_IT_SLEEP_ACK) != RESET)
 80015d0:	f414 3f00 	tst.w	r4, #131072	; 0x20000
 80015d4:	d002      	beq.n	80015dc <HAL_CAN_IRQHandler+0x14a>
    if ((msrflags & CAN_MSR_SLAKI) != RESET)
 80015d6:	f017 0f10 	tst.w	r7, #16
 80015da:	d14f      	bne.n	800167c <HAL_CAN_IRQHandler+0x1ea>
  if ((interrupts & CAN_IT_WAKEUP) != RESET)
 80015dc:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 80015e0:	d002      	beq.n	80015e8 <HAL_CAN_IRQHandler+0x156>
    if ((msrflags & CAN_MSR_WKUI) != RESET)
 80015e2:	f017 0f08 	tst.w	r7, #8
 80015e6:	d150      	bne.n	800168a <HAL_CAN_IRQHandler+0x1f8>
  if ((interrupts & CAN_IT_ERROR) != RESET)
 80015e8:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 80015ec:	d067      	beq.n	80016be <HAL_CAN_IRQHandler+0x22c>
    if ((msrflags & CAN_MSR_ERRI) != RESET)
 80015ee:	f017 0f04 	tst.w	r7, #4
 80015f2:	d061      	beq.n	80016b8 <HAL_CAN_IRQHandler+0x226>
      if (((interrupts & CAN_IT_ERROR_WARNING) != RESET) &&
 80015f4:	f414 7f80 	tst.w	r4, #256	; 0x100
 80015f8:	d004      	beq.n	8001604 <HAL_CAN_IRQHandler+0x172>
 80015fa:	f01a 0f01 	tst.w	sl, #1
 80015fe:	d001      	beq.n	8001604 <HAL_CAN_IRQHandler+0x172>
        errorcode |= HAL_CAN_ERROR_EWG;
 8001600:	f04b 0b01 	orr.w	fp, fp, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != RESET) &&
 8001604:	f414 7f00 	tst.w	r4, #512	; 0x200
 8001608:	d004      	beq.n	8001614 <HAL_CAN_IRQHandler+0x182>
 800160a:	f01a 0f02 	tst.w	sl, #2
 800160e:	d001      	beq.n	8001614 <HAL_CAN_IRQHandler+0x182>
        errorcode |= HAL_CAN_ERROR_EPV;
 8001610:	f04b 0b02 	orr.w	fp, fp, #2
      if (((interrupts & CAN_IT_BUSOFF) != RESET) &&
 8001614:	f414 6f80 	tst.w	r4, #1024	; 0x400
 8001618:	d004      	beq.n	8001624 <HAL_CAN_IRQHandler+0x192>
 800161a:	f01a 0f04 	tst.w	sl, #4
 800161e:	d001      	beq.n	8001624 <HAL_CAN_IRQHandler+0x192>
        errorcode |= HAL_CAN_ERROR_BOF;
 8001620:	f04b 0b04 	orr.w	fp, fp, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != RESET) &&
 8001624:	f414 6f00 	tst.w	r4, #2048	; 0x800
 8001628:	d046      	beq.n	80016b8 <HAL_CAN_IRQHandler+0x226>
 800162a:	f01a 0a70 	ands.w	sl, sl, #112	; 0x70
 800162e:	d043      	beq.n	80016b8 <HAL_CAN_IRQHandler+0x226>
        switch (esrflags & CAN_ESR_LEC)
 8001630:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 8001634:	d048      	beq.n	80016c8 <HAL_CAN_IRQHandler+0x236>
 8001636:	d92f      	bls.n	8001698 <HAL_CAN_IRQHandler+0x206>
 8001638:	f1ba 0f50 	cmp.w	sl, #80	; 0x50
 800163c:	d047      	beq.n	80016ce <HAL_CAN_IRQHandler+0x23c>
 800163e:	f1ba 0f60 	cmp.w	sl, #96	; 0x60
 8001642:	d047      	beq.n	80016d4 <HAL_CAN_IRQHandler+0x242>
 8001644:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 8001648:	d131      	bne.n	80016ae <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_BR;
 800164a:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
            break;
 800164e:	e02e      	b.n	80016ae <HAL_CAN_IRQHandler+0x21c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001650:	682b      	ldr	r3, [r5, #0]
 8001652:	2208      	movs	r2, #8
 8001654:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001656:	4628      	mov	r0, r5
 8001658:	f7ff ff15 	bl	8001486 <HAL_CAN_RxFifo0FullCallback>
 800165c:	e797      	b.n	800158e <HAL_CAN_IRQHandler+0xfc>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800165e:	4628      	mov	r0, r5
 8001660:	f001 fe8e 	bl	8003380 <HAL_CAN_RxFifo0MsgPendingCallback>
 8001664:	e79b      	b.n	800159e <HAL_CAN_IRQHandler+0x10c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001666:	682b      	ldr	r3, [r5, #0]
 8001668:	2208      	movs	r2, #8
 800166a:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 800166c:	4628      	mov	r0, r5
 800166e:	f7ff ff0c 	bl	800148a <HAL_CAN_RxFifo1FullCallback>
 8001672:	e7a5      	b.n	80015c0 <HAL_CAN_IRQHandler+0x12e>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001674:	4628      	mov	r0, r5
 8001676:	f7ff ff07 	bl	8001488 <HAL_CAN_RxFifo1MsgPendingCallback>
 800167a:	e7a9      	b.n	80015d0 <HAL_CAN_IRQHandler+0x13e>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800167c:	682b      	ldr	r3, [r5, #0]
 800167e:	2210      	movs	r2, #16
 8001680:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8001682:	4628      	mov	r0, r5
 8001684:	f7ff ff02 	bl	800148c <HAL_CAN_SleepCallback>
 8001688:	e7a8      	b.n	80015dc <HAL_CAN_IRQHandler+0x14a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800168a:	682b      	ldr	r3, [r5, #0]
 800168c:	2208      	movs	r2, #8
 800168e:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001690:	4628      	mov	r0, r5
 8001692:	f7ff fefc 	bl	800148e <HAL_CAN_WakeUpFromRxMsgCallback>
 8001696:	e7a7      	b.n	80015e8 <HAL_CAN_IRQHandler+0x156>
        switch (esrflags & CAN_ESR_LEC)
 8001698:	f1ba 0f10 	cmp.w	sl, #16
 800169c:	d005      	beq.n	80016aa <HAL_CAN_IRQHandler+0x218>
 800169e:	f1ba 0f20 	cmp.w	sl, #32
 80016a2:	d104      	bne.n	80016ae <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_FOR;
 80016a4:	f04b 0b10 	orr.w	fp, fp, #16
            break;
 80016a8:	e001      	b.n	80016ae <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_STF;
 80016aa:	f04b 0b08 	orr.w	fp, fp, #8
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80016ae:	682a      	ldr	r2, [r5, #0]
 80016b0:	6993      	ldr	r3, [r2, #24]
 80016b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80016b6:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80016b8:	682b      	ldr	r3, [r5, #0]
 80016ba:	2204      	movs	r2, #4
 80016bc:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 80016be:	f1bb 0f00 	cmp.w	fp, #0
 80016c2:	d10a      	bne.n	80016da <HAL_CAN_IRQHandler+0x248>
}
 80016c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            errorcode |= HAL_CAN_ERROR_ACK;
 80016c8:	f04b 0b20 	orr.w	fp, fp, #32
            break;
 80016cc:	e7ef      	b.n	80016ae <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_BD;
 80016ce:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
            break;
 80016d2:	e7ec      	b.n	80016ae <HAL_CAN_IRQHandler+0x21c>
            errorcode |= HAL_CAN_ERROR_CRC;
 80016d4:	f44b 7b80 	orr.w	fp, fp, #256	; 0x100
            break;
 80016d8:	e7e9      	b.n	80016ae <HAL_CAN_IRQHandler+0x21c>
    hcan->ErrorCode |= errorcode;
 80016da:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80016dc:	ea43 030b 	orr.w	r3, r3, fp
 80016e0:	626b      	str	r3, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 80016e2:	4628      	mov	r0, r5
 80016e4:	f7ff fed4 	bl	8001490 <HAL_CAN_ErrorCallback>
}
 80016e8:	e7ec      	b.n	80016c4 <HAL_CAN_IRQHandler+0x232>
	...

080016ec <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016ec:	4a07      	ldr	r2, [pc, #28]	; (800170c <HAL_NVIC_SetPriorityGrouping+0x20>)
 80016ee:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016f0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80016f4:	041b      	lsls	r3, r3, #16
 80016f6:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80016f8:	0200      	lsls	r0, r0, #8
 80016fa:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016fe:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8001700:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8001704:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001708:	60d0      	str	r0, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800170a:	4770      	bx	lr
 800170c:	e000ed00 	.word	0xe000ed00

08001710 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001710:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001712:	4b17      	ldr	r3, [pc, #92]	; (8001770 <HAL_NVIC_SetPriority+0x60>)
 8001714:	68db      	ldr	r3, [r3, #12]
 8001716:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800171a:	f1c3 0407 	rsb	r4, r3, #7
 800171e:	2c04      	cmp	r4, #4
 8001720:	bf28      	it	cs
 8001722:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001724:	1d1d      	adds	r5, r3, #4
 8001726:	2d06      	cmp	r5, #6
 8001728:	d918      	bls.n	800175c <HAL_NVIC_SetPriority+0x4c>
 800172a:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800172c:	f04f 35ff 	mov.w	r5, #4294967295
 8001730:	fa05 f404 	lsl.w	r4, r5, r4
 8001734:	ea21 0104 	bic.w	r1, r1, r4
 8001738:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800173a:	fa05 f303 	lsl.w	r3, r5, r3
 800173e:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001742:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) < 0)
 8001744:	2800      	cmp	r0, #0
 8001746:	db0b      	blt.n	8001760 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001748:	0109      	lsls	r1, r1, #4
 800174a:	b2c9      	uxtb	r1, r1
 800174c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001750:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001754:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001758:	bc30      	pop	{r4, r5}
 800175a:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800175c:	2300      	movs	r3, #0
 800175e:	e7e5      	b.n	800172c <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001760:	f000 000f 	and.w	r0, r0, #15
 8001764:	0109      	lsls	r1, r1, #4
 8001766:	b2c9      	uxtb	r1, r1
 8001768:	4b02      	ldr	r3, [pc, #8]	; (8001774 <HAL_NVIC_SetPriority+0x64>)
 800176a:	5419      	strb	r1, [r3, r0]
 800176c:	e7f4      	b.n	8001758 <HAL_NVIC_SetPriority+0x48>
 800176e:	bf00      	nop
 8001770:	e000ed00 	.word	0xe000ed00
 8001774:	e000ed14 	.word	0xe000ed14

08001778 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001778:	f000 021f 	and.w	r2, r0, #31
 800177c:	0940      	lsrs	r0, r0, #5
 800177e:	2301      	movs	r3, #1
 8001780:	4093      	lsls	r3, r2
 8001782:	4a02      	ldr	r2, [pc, #8]	; (800178c <HAL_NVIC_EnableIRQ+0x14>)
 8001784:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	e000e100 	.word	0xe000e100

08001790 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001790:	3801      	subs	r0, #1
 8001792:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001796:	d20a      	bcs.n	80017ae <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001798:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <HAL_SYSTICK_Config+0x24>)
 800179a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800179c:	4a06      	ldr	r2, [pc, #24]	; (80017b8 <HAL_SYSTICK_Config+0x28>)
 800179e:	21f0      	movs	r1, #240	; 0xf0
 80017a0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017a4:	2000      	movs	r0, #0
 80017a6:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017a8:	2207      	movs	r2, #7
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80017ae:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	e000e010 	.word	0xe000e010
 80017b8:	e000ed00 	.word	0xe000ed00

080017bc <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80017bc:	2804      	cmp	r0, #4
 80017be:	d005      	beq.n	80017cc <HAL_SYSTICK_CLKSourceConfig+0x10>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80017c0:	4a05      	ldr	r2, [pc, #20]	; (80017d8 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 80017c2:	6813      	ldr	r3, [r2, #0]
 80017c4:	f023 0304 	bic.w	r3, r3, #4
 80017c8:	6013      	str	r3, [r2, #0]
  }
}
 80017ca:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80017cc:	4a02      	ldr	r2, [pc, #8]	; (80017d8 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 80017ce:	6813      	ldr	r3, [r2, #0]
 80017d0:	f043 0304 	orr.w	r3, r3, #4
 80017d4:	6013      	str	r3, [r2, #0]
 80017d6:	4770      	bx	lr
 80017d8:	e000e010 	.word	0xe000e010

080017dc <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80017dc:	4770      	bx	lr

080017de <HAL_SYSTICK_IRQHandler>:
{
 80017de:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80017e0:	f7ff fffc 	bl	80017dc <HAL_SYSTICK_Callback>
}
 80017e4:	bd08      	pop	{r3, pc}

080017e6 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017e6:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	2b02      	cmp	r3, #2
 80017ee:	d003      	beq.n	80017f8 <HAL_DMA_Abort_IT+0x12>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017f0:	2380      	movs	r3, #128	; 0x80
 80017f2:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80017f4:	2001      	movs	r0, #1
 80017f6:	4770      	bx	lr
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80017f8:	2305      	movs	r3, #5
 80017fa:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017fe:	6802      	ldr	r2, [r0, #0]
 8001800:	6813      	ldr	r3, [r2, #0]
 8001802:	f023 0301 	bic.w	r3, r3, #1
 8001806:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8001808:	2000      	movs	r0, #0
}
 800180a:	4770      	bx	lr

0800180c <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800180c:	2300      	movs	r3, #0
 800180e:	2b0f      	cmp	r3, #15
 8001810:	f200 80e3 	bhi.w	80019da <HAL_GPIO_Init+0x1ce>
{
 8001814:	b4f0      	push	{r4, r5, r6, r7}
 8001816:	b082      	sub	sp, #8
 8001818:	e039      	b.n	800188e <HAL_GPIO_Init+0x82>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800181a:	2209      	movs	r2, #9
 800181c:	e000      	b.n	8001820 <HAL_GPIO_Init+0x14>
 800181e:	2200      	movs	r2, #0
 8001820:	40b2      	lsls	r2, r6
 8001822:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001824:	3402      	adds	r4, #2
 8001826:	4e6d      	ldr	r6, [pc, #436]	; (80019dc <HAL_GPIO_Init+0x1d0>)
 8001828:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800182c:	4a6c      	ldr	r2, [pc, #432]	; (80019e0 <HAL_GPIO_Init+0x1d4>)
 800182e:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001830:	43ea      	mvns	r2, r5
 8001832:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001836:	684f      	ldr	r7, [r1, #4]
 8001838:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 800183c:	d001      	beq.n	8001842 <HAL_GPIO_Init+0x36>
        {
          temp |= iocurrent;
 800183e:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 8001842:	4c67      	ldr	r4, [pc, #412]	; (80019e0 <HAL_GPIO_Init+0x1d4>)
 8001844:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 8001846:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8001848:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800184c:	684f      	ldr	r7, [r1, #4]
 800184e:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001852:	d001      	beq.n	8001858 <HAL_GPIO_Init+0x4c>
        {
          temp |= iocurrent;
 8001854:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 8001858:	4c61      	ldr	r4, [pc, #388]	; (80019e0 <HAL_GPIO_Init+0x1d4>)
 800185a:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800185c:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 800185e:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001862:	684f      	ldr	r7, [r1, #4]
 8001864:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8001868:	d001      	beq.n	800186e <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 800186a:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 800186e:	4c5c      	ldr	r4, [pc, #368]	; (80019e0 <HAL_GPIO_Init+0x1d4>)
 8001870:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8001872:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8001874:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001876:	684e      	ldr	r6, [r1, #4]
 8001878:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 800187c:	d001      	beq.n	8001882 <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 800187e:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 8001882:	4c57      	ldr	r4, [pc, #348]	; (80019e0 <HAL_GPIO_Init+0x1d4>)
 8001884:	60e2      	str	r2, [r4, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001886:	3301      	adds	r3, #1
 8001888:	2b0f      	cmp	r3, #15
 800188a:	f200 80a3 	bhi.w	80019d4 <HAL_GPIO_Init+0x1c8>
    ioposition = 0x01U << position;
 800188e:	2201      	movs	r2, #1
 8001890:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001892:	680c      	ldr	r4, [r1, #0]
 8001894:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 8001898:	42aa      	cmp	r2, r5
 800189a:	d1f4      	bne.n	8001886 <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800189c:	684c      	ldr	r4, [r1, #4]
 800189e:	2c02      	cmp	r4, #2
 80018a0:	d001      	beq.n	80018a6 <HAL_GPIO_Init+0x9a>
 80018a2:	2c12      	cmp	r4, #18
 80018a4:	d110      	bne.n	80018c8 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->AFR[position >> 3U];
 80018a6:	08de      	lsrs	r6, r3, #3
 80018a8:	3608      	adds	r6, #8
 80018aa:	f850 c026 	ldr.w	ip, [r0, r6, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018ae:	f003 0407 	and.w	r4, r3, #7
 80018b2:	00a7      	lsls	r7, r4, #2
 80018b4:	240f      	movs	r4, #15
 80018b6:	40bc      	lsls	r4, r7
 80018b8:	ea2c 0c04 	bic.w	ip, ip, r4
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018bc:	690c      	ldr	r4, [r1, #16]
 80018be:	40bc      	lsls	r4, r7
 80018c0:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->AFR[position >> 3U] = temp;
 80018c4:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
      temp = GPIOx->MODER;
 80018c8:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018ca:	005f      	lsls	r7, r3, #1
 80018cc:	2603      	movs	r6, #3
 80018ce:	40be      	lsls	r6, r7
 80018d0:	43f6      	mvns	r6, r6
 80018d2:	ea06 0c04 	and.w	ip, r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018d6:	684c      	ldr	r4, [r1, #4]
 80018d8:	f004 0403 	and.w	r4, r4, #3
 80018dc:	40bc      	lsls	r4, r7
 80018de:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80018e2:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018e4:	684c      	ldr	r4, [r1, #4]
 80018e6:	f104 3cff 	add.w	ip, r4, #4294967295
 80018ea:	f1bc 0f01 	cmp.w	ip, #1
 80018ee:	d903      	bls.n	80018f8 <HAL_GPIO_Init+0xec>
 80018f0:	2c11      	cmp	r4, #17
 80018f2:	d001      	beq.n	80018f8 <HAL_GPIO_Init+0xec>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018f4:	2c12      	cmp	r4, #18
 80018f6:	d110      	bne.n	800191a <HAL_GPIO_Init+0x10e>
        temp = GPIOx->OSPEEDR; 
 80018f8:	6884      	ldr	r4, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018fa:	ea06 0c04 	and.w	ip, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018fe:	68cc      	ldr	r4, [r1, #12]
 8001900:	40bc      	lsls	r4, r7
 8001902:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OSPEEDR = temp;
 8001906:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8001908:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800190a:	ea24 0202 	bic.w	r2, r4, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800190e:	684c      	ldr	r4, [r1, #4]
 8001910:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8001914:	409c      	lsls	r4, r3
 8001916:	4314      	orrs	r4, r2
        GPIOx->OTYPER = temp;
 8001918:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 800191a:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800191c:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800191e:	688a      	ldr	r2, [r1, #8]
 8001920:	40ba      	lsls	r2, r7
 8001922:	4332      	orrs	r2, r6
      GPIOx->PUPDR = temp;
 8001924:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001926:	684a      	ldr	r2, [r1, #4]
 8001928:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 800192c:	d0ab      	beq.n	8001886 <HAL_GPIO_Init+0x7a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800192e:	2200      	movs	r2, #0
 8001930:	9201      	str	r2, [sp, #4]
 8001932:	4a2c      	ldr	r2, [pc, #176]	; (80019e4 <HAL_GPIO_Init+0x1d8>)
 8001934:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8001936:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 800193a:	6454      	str	r4, [r2, #68]	; 0x44
 800193c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800193e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001942:	9201      	str	r2, [sp, #4]
 8001944:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001946:	089c      	lsrs	r4, r3, #2
 8001948:	1ca6      	adds	r6, r4, #2
 800194a:	4a24      	ldr	r2, [pc, #144]	; (80019dc <HAL_GPIO_Init+0x1d0>)
 800194c:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001950:	f003 0203 	and.w	r2, r3, #3
 8001954:	0096      	lsls	r6, r2, #2
 8001956:	220f      	movs	r2, #15
 8001958:	40b2      	lsls	r2, r6
 800195a:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800195e:	4a22      	ldr	r2, [pc, #136]	; (80019e8 <HAL_GPIO_Init+0x1dc>)
 8001960:	4290      	cmp	r0, r2
 8001962:	f43f af5c 	beq.w	800181e <HAL_GPIO_Init+0x12>
 8001966:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800196a:	4290      	cmp	r0, r2
 800196c:	d022      	beq.n	80019b4 <HAL_GPIO_Init+0x1a8>
 800196e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001972:	4290      	cmp	r0, r2
 8001974:	d020      	beq.n	80019b8 <HAL_GPIO_Init+0x1ac>
 8001976:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800197a:	4290      	cmp	r0, r2
 800197c:	d01e      	beq.n	80019bc <HAL_GPIO_Init+0x1b0>
 800197e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001982:	4290      	cmp	r0, r2
 8001984:	d01c      	beq.n	80019c0 <HAL_GPIO_Init+0x1b4>
 8001986:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800198a:	4290      	cmp	r0, r2
 800198c:	d01a      	beq.n	80019c4 <HAL_GPIO_Init+0x1b8>
 800198e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001992:	4290      	cmp	r0, r2
 8001994:	d018      	beq.n	80019c8 <HAL_GPIO_Init+0x1bc>
 8001996:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800199a:	4290      	cmp	r0, r2
 800199c:	d016      	beq.n	80019cc <HAL_GPIO_Init+0x1c0>
 800199e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80019a2:	4290      	cmp	r0, r2
 80019a4:	d014      	beq.n	80019d0 <HAL_GPIO_Init+0x1c4>
 80019a6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80019aa:	4290      	cmp	r0, r2
 80019ac:	f43f af35 	beq.w	800181a <HAL_GPIO_Init+0xe>
 80019b0:	220a      	movs	r2, #10
 80019b2:	e735      	b.n	8001820 <HAL_GPIO_Init+0x14>
 80019b4:	2201      	movs	r2, #1
 80019b6:	e733      	b.n	8001820 <HAL_GPIO_Init+0x14>
 80019b8:	2202      	movs	r2, #2
 80019ba:	e731      	b.n	8001820 <HAL_GPIO_Init+0x14>
 80019bc:	2203      	movs	r2, #3
 80019be:	e72f      	b.n	8001820 <HAL_GPIO_Init+0x14>
 80019c0:	2204      	movs	r2, #4
 80019c2:	e72d      	b.n	8001820 <HAL_GPIO_Init+0x14>
 80019c4:	2205      	movs	r2, #5
 80019c6:	e72b      	b.n	8001820 <HAL_GPIO_Init+0x14>
 80019c8:	2206      	movs	r2, #6
 80019ca:	e729      	b.n	8001820 <HAL_GPIO_Init+0x14>
 80019cc:	2207      	movs	r2, #7
 80019ce:	e727      	b.n	8001820 <HAL_GPIO_Init+0x14>
 80019d0:	2208      	movs	r2, #8
 80019d2:	e725      	b.n	8001820 <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 80019d4:	b002      	add	sp, #8
 80019d6:	bcf0      	pop	{r4, r5, r6, r7}
 80019d8:	4770      	bx	lr
 80019da:	4770      	bx	lr
 80019dc:	40013800 	.word	0x40013800
 80019e0:	40013c00 	.word	0x40013c00
 80019e4:	40023800 	.word	0x40023800
 80019e8:	40020000 	.word	0x40020000

080019ec <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019ec:	b912      	cbnz	r2, 80019f4 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80019ee:	0409      	lsls	r1, r1, #16
 80019f0:	6181      	str	r1, [r0, #24]
  }
}
 80019f2:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 80019f4:	6181      	str	r1, [r0, #24]
 80019f6:	4770      	bx	lr

080019f8 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80019f8:	6943      	ldr	r3, [r0, #20]
 80019fa:	4059      	eors	r1, r3
 80019fc:	6141      	str	r1, [r0, #20]
}
 80019fe:	4770      	bx	lr

08001a00 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a00:	2800      	cmp	r0, #0
 8001a02:	f000 81bb 	beq.w	8001d7c <HAL_RCC_OscConfig+0x37c>
{
 8001a06:	b570      	push	{r4, r5, r6, lr}
 8001a08:	b082      	sub	sp, #8
 8001a0a:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a0c:	6803      	ldr	r3, [r0, #0]
 8001a0e:	f013 0f01 	tst.w	r3, #1
 8001a12:	d03b      	beq.n	8001a8c <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001a14:	4ba7      	ldr	r3, [pc, #668]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	f003 030c 	and.w	r3, r3, #12
 8001a1c:	2b04      	cmp	r3, #4
 8001a1e:	d02c      	beq.n	8001a7a <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a20:	4ba4      	ldr	r3, [pc, #656]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001a28:	2b08      	cmp	r3, #8
 8001a2a:	d021      	beq.n	8001a70 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a2c:	6863      	ldr	r3, [r4, #4]
 8001a2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a32:	d04f      	beq.n	8001ad4 <HAL_RCC_OscConfig+0xd4>
 8001a34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a38:	d052      	beq.n	8001ae0 <HAL_RCC_OscConfig+0xe0>
 8001a3a:	4b9e      	ldr	r3, [pc, #632]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001a4a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a4c:	6863      	ldr	r3, [r4, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d050      	beq.n	8001af4 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a52:	f7ff fa5d 	bl	8000f10 <HAL_GetTick>
 8001a56:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a58:	4b96      	ldr	r3, [pc, #600]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001a60:	d114      	bne.n	8001a8c <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a62:	f7ff fa55 	bl	8000f10 <HAL_GetTick>
 8001a66:	1b40      	subs	r0, r0, r5
 8001a68:	2864      	cmp	r0, #100	; 0x64
 8001a6a:	d9f5      	bls.n	8001a58 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8001a6c:	2003      	movs	r0, #3
 8001a6e:	e18a      	b.n	8001d86 <HAL_RCC_OscConfig+0x386>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a70:	4b90      	ldr	r3, [pc, #576]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001a78:	d0d8      	beq.n	8001a2c <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a7a:	4b8e      	ldr	r3, [pc, #568]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001a82:	d003      	beq.n	8001a8c <HAL_RCC_OscConfig+0x8c>
 8001a84:	6863      	ldr	r3, [r4, #4]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	f000 817a 	beq.w	8001d80 <HAL_RCC_OscConfig+0x380>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a8c:	6823      	ldr	r3, [r4, #0]
 8001a8e:	f013 0f02 	tst.w	r3, #2
 8001a92:	d055      	beq.n	8001b40 <HAL_RCC_OscConfig+0x140>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001a94:	4b87      	ldr	r3, [pc, #540]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	f013 0f0c 	tst.w	r3, #12
 8001a9c:	d03e      	beq.n	8001b1c <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a9e:	4b85      	ldr	r3, [pc, #532]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001aa6:	2b08      	cmp	r3, #8
 8001aa8:	d033      	beq.n	8001b12 <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001aaa:	68e3      	ldr	r3, [r4, #12]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d068      	beq.n	8001b82 <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ab0:	4b81      	ldr	r3, [pc, #516]	; (8001cb8 <HAL_RCC_OscConfig+0x2b8>)
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab6:	f7ff fa2b 	bl	8000f10 <HAL_GetTick>
 8001aba:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001abc:	4b7d      	ldr	r3, [pc, #500]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f013 0f02 	tst.w	r3, #2
 8001ac4:	d154      	bne.n	8001b70 <HAL_RCC_OscConfig+0x170>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ac6:	f7ff fa23 	bl	8000f10 <HAL_GetTick>
 8001aca:	1b40      	subs	r0, r0, r5
 8001acc:	2802      	cmp	r0, #2
 8001ace:	d9f5      	bls.n	8001abc <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8001ad0:	2003      	movs	r0, #3
 8001ad2:	e158      	b.n	8001d86 <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ad4:	4a77      	ldr	r2, [pc, #476]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001ad6:	6813      	ldr	r3, [r2, #0]
 8001ad8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001adc:	6013      	str	r3, [r2, #0]
 8001ade:	e7b5      	b.n	8001a4c <HAL_RCC_OscConfig+0x4c>
 8001ae0:	4b74      	ldr	r3, [pc, #464]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001ae8:	601a      	str	r2, [r3, #0]
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	e7ab      	b.n	8001a4c <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8001af4:	f7ff fa0c 	bl	8000f10 <HAL_GetTick>
 8001af8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001afa:	4b6e      	ldr	r3, [pc, #440]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001b02:	d0c3      	beq.n	8001a8c <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b04:	f7ff fa04 	bl	8000f10 <HAL_GetTick>
 8001b08:	1b40      	subs	r0, r0, r5
 8001b0a:	2864      	cmp	r0, #100	; 0x64
 8001b0c:	d9f5      	bls.n	8001afa <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8001b0e:	2003      	movs	r0, #3
 8001b10:	e139      	b.n	8001d86 <HAL_RCC_OscConfig+0x386>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b12:	4b68      	ldr	r3, [pc, #416]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001b1a:	d1c6      	bne.n	8001aaa <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b1c:	4b65      	ldr	r3, [pc, #404]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f013 0f02 	tst.w	r3, #2
 8001b24:	d004      	beq.n	8001b30 <HAL_RCC_OscConfig+0x130>
 8001b26:	68e3      	ldr	r3, [r4, #12]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d001      	beq.n	8001b30 <HAL_RCC_OscConfig+0x130>
        return HAL_ERROR;
 8001b2c:	2001      	movs	r0, #1
 8001b2e:	e12a      	b.n	8001d86 <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b30:	4a60      	ldr	r2, [pc, #384]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001b32:	6813      	ldr	r3, [r2, #0]
 8001b34:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001b38:	6921      	ldr	r1, [r4, #16]
 8001b3a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001b3e:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b40:	6823      	ldr	r3, [r4, #0]
 8001b42:	f013 0f08 	tst.w	r3, #8
 8001b46:	d040      	beq.n	8001bca <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b48:	6963      	ldr	r3, [r4, #20]
 8001b4a:	b363      	cbz	r3, 8001ba6 <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b4c:	4b5b      	ldr	r3, [pc, #364]	; (8001cbc <HAL_RCC_OscConfig+0x2bc>)
 8001b4e:	2201      	movs	r2, #1
 8001b50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b52:	f7ff f9dd 	bl	8000f10 <HAL_GetTick>
 8001b56:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b58:	4b56      	ldr	r3, [pc, #344]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001b5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b5c:	f013 0f02 	tst.w	r3, #2
 8001b60:	d133      	bne.n	8001bca <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b62:	f7ff f9d5 	bl	8000f10 <HAL_GetTick>
 8001b66:	1b40      	subs	r0, r0, r5
 8001b68:	2802      	cmp	r0, #2
 8001b6a:	d9f5      	bls.n	8001b58 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8001b6c:	2003      	movs	r0, #3
 8001b6e:	e10a      	b.n	8001d86 <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b70:	4a50      	ldr	r2, [pc, #320]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001b72:	6813      	ldr	r3, [r2, #0]
 8001b74:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001b78:	6921      	ldr	r1, [r4, #16]
 8001b7a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001b7e:	6013      	str	r3, [r2, #0]
 8001b80:	e7de      	b.n	8001b40 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_DISABLE();
 8001b82:	4b4d      	ldr	r3, [pc, #308]	; (8001cb8 <HAL_RCC_OscConfig+0x2b8>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001b88:	f7ff f9c2 	bl	8000f10 <HAL_GetTick>
 8001b8c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b8e:	4b49      	ldr	r3, [pc, #292]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f013 0f02 	tst.w	r3, #2
 8001b96:	d0d3      	beq.n	8001b40 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b98:	f7ff f9ba 	bl	8000f10 <HAL_GetTick>
 8001b9c:	1b40      	subs	r0, r0, r5
 8001b9e:	2802      	cmp	r0, #2
 8001ba0:	d9f5      	bls.n	8001b8e <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 8001ba2:	2003      	movs	r0, #3
 8001ba4:	e0ef      	b.n	8001d86 <HAL_RCC_OscConfig+0x386>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ba6:	4b45      	ldr	r3, [pc, #276]	; (8001cbc <HAL_RCC_OscConfig+0x2bc>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bac:	f7ff f9b0 	bl	8000f10 <HAL_GetTick>
 8001bb0:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bb2:	4b40      	ldr	r3, [pc, #256]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001bb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bb6:	f013 0f02 	tst.w	r3, #2
 8001bba:	d006      	beq.n	8001bca <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bbc:	f7ff f9a8 	bl	8000f10 <HAL_GetTick>
 8001bc0:	1b40      	subs	r0, r0, r5
 8001bc2:	2802      	cmp	r0, #2
 8001bc4:	d9f5      	bls.n	8001bb2 <HAL_RCC_OscConfig+0x1b2>
        {
          return HAL_TIMEOUT;
 8001bc6:	2003      	movs	r0, #3
 8001bc8:	e0dd      	b.n	8001d86 <HAL_RCC_OscConfig+0x386>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bca:	6823      	ldr	r3, [r4, #0]
 8001bcc:	f013 0f04 	tst.w	r3, #4
 8001bd0:	d079      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x2c6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bd2:	4b38      	ldr	r3, [pc, #224]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd6:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001bda:	d133      	bne.n	8001c44 <HAL_RCC_OscConfig+0x244>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bdc:	2300      	movs	r3, #0
 8001bde:	9301      	str	r3, [sp, #4]
 8001be0:	4b34      	ldr	r3, [pc, #208]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001be2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001be4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001be8:	641a      	str	r2, [r3, #64]	; 0x40
 8001bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf0:	9301      	str	r3, [sp, #4]
 8001bf2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001bf4:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bf6:	4b32      	ldr	r3, [pc, #200]	; (8001cc0 <HAL_RCC_OscConfig+0x2c0>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001bfe:	d023      	beq.n	8001c48 <HAL_RCC_OscConfig+0x248>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c00:	68a3      	ldr	r3, [r4, #8]
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d034      	beq.n	8001c70 <HAL_RCC_OscConfig+0x270>
 8001c06:	2b05      	cmp	r3, #5
 8001c08:	d038      	beq.n	8001c7c <HAL_RCC_OscConfig+0x27c>
 8001c0a:	4b2a      	ldr	r3, [pc, #168]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001c0c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001c0e:	f022 0201 	bic.w	r2, r2, #1
 8001c12:	671a      	str	r2, [r3, #112]	; 0x70
 8001c14:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001c16:	f022 0204 	bic.w	r2, r2, #4
 8001c1a:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c1c:	68a3      	ldr	r3, [r4, #8]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d036      	beq.n	8001c90 <HAL_RCC_OscConfig+0x290>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c22:	f7ff f975 	bl	8000f10 <HAL_GetTick>
 8001c26:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c28:	4b22      	ldr	r3, [pc, #136]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001c2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c2c:	f013 0f02 	tst.w	r3, #2
 8001c30:	d148      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c32:	f7ff f96d 	bl	8000f10 <HAL_GetTick>
 8001c36:	1b80      	subs	r0, r0, r6
 8001c38:	f241 3388 	movw	r3, #5000	; 0x1388
 8001c3c:	4298      	cmp	r0, r3
 8001c3e:	d9f3      	bls.n	8001c28 <HAL_RCC_OscConfig+0x228>
        {
          return HAL_TIMEOUT;
 8001c40:	2003      	movs	r0, #3
 8001c42:	e0a0      	b.n	8001d86 <HAL_RCC_OscConfig+0x386>
    FlagStatus       pwrclkchanged = RESET;
 8001c44:	2500      	movs	r5, #0
 8001c46:	e7d6      	b.n	8001bf6 <HAL_RCC_OscConfig+0x1f6>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c48:	4a1d      	ldr	r2, [pc, #116]	; (8001cc0 <HAL_RCC_OscConfig+0x2c0>)
 8001c4a:	6813      	ldr	r3, [r2, #0]
 8001c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c50:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001c52:	f7ff f95d 	bl	8000f10 <HAL_GetTick>
 8001c56:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c58:	4b19      	ldr	r3, [pc, #100]	; (8001cc0 <HAL_RCC_OscConfig+0x2c0>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001c60:	d1ce      	bne.n	8001c00 <HAL_RCC_OscConfig+0x200>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c62:	f7ff f955 	bl	8000f10 <HAL_GetTick>
 8001c66:	1b80      	subs	r0, r0, r6
 8001c68:	2802      	cmp	r0, #2
 8001c6a:	d9f5      	bls.n	8001c58 <HAL_RCC_OscConfig+0x258>
          return HAL_TIMEOUT;
 8001c6c:	2003      	movs	r0, #3
 8001c6e:	e08a      	b.n	8001d86 <HAL_RCC_OscConfig+0x386>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c70:	4a10      	ldr	r2, [pc, #64]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001c72:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001c74:	f043 0301 	orr.w	r3, r3, #1
 8001c78:	6713      	str	r3, [r2, #112]	; 0x70
 8001c7a:	e7cf      	b.n	8001c1c <HAL_RCC_OscConfig+0x21c>
 8001c7c:	4b0d      	ldr	r3, [pc, #52]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001c7e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001c80:	f042 0204 	orr.w	r2, r2, #4
 8001c84:	671a      	str	r2, [r3, #112]	; 0x70
 8001c86:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001c88:	f042 0201 	orr.w	r2, r2, #1
 8001c8c:	671a      	str	r2, [r3, #112]	; 0x70
 8001c8e:	e7c5      	b.n	8001c1c <HAL_RCC_OscConfig+0x21c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c90:	f7ff f93e 	bl	8000f10 <HAL_GetTick>
 8001c94:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c96:	4b07      	ldr	r3, [pc, #28]	; (8001cb4 <HAL_RCC_OscConfig+0x2b4>)
 8001c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c9a:	f013 0f02 	tst.w	r3, #2
 8001c9e:	d011      	beq.n	8001cc4 <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ca0:	f7ff f936 	bl	8000f10 <HAL_GetTick>
 8001ca4:	1b80      	subs	r0, r0, r6
 8001ca6:	f241 3388 	movw	r3, #5000	; 0x1388
 8001caa:	4298      	cmp	r0, r3
 8001cac:	d9f3      	bls.n	8001c96 <HAL_RCC_OscConfig+0x296>
        {
          return HAL_TIMEOUT;
 8001cae:	2003      	movs	r0, #3
 8001cb0:	e069      	b.n	8001d86 <HAL_RCC_OscConfig+0x386>
 8001cb2:	bf00      	nop
 8001cb4:	40023800 	.word	0x40023800
 8001cb8:	42470000 	.word	0x42470000
 8001cbc:	42470e80 	.word	0x42470e80
 8001cc0:	40007000 	.word	0x40007000
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001cc4:	b9e5      	cbnz	r5, 8001d00 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cc6:	69a3      	ldr	r3, [r4, #24]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d05b      	beq.n	8001d84 <HAL_RCC_OscConfig+0x384>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ccc:	4a30      	ldr	r2, [pc, #192]	; (8001d90 <HAL_RCC_OscConfig+0x390>)
 8001cce:	6892      	ldr	r2, [r2, #8]
 8001cd0:	f002 020c 	and.w	r2, r2, #12
 8001cd4:	2a08      	cmp	r2, #8
 8001cd6:	d058      	beq.n	8001d8a <HAL_RCC_OscConfig+0x38a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d017      	beq.n	8001d0c <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cdc:	4b2d      	ldr	r3, [pc, #180]	; (8001d94 <HAL_RCC_OscConfig+0x394>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce2:	f7ff f915 	bl	8000f10 <HAL_GetTick>
 8001ce6:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ce8:	4b29      	ldr	r3, [pc, #164]	; (8001d90 <HAL_RCC_OscConfig+0x390>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001cf0:	d042      	beq.n	8001d78 <HAL_RCC_OscConfig+0x378>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cf2:	f7ff f90d 	bl	8000f10 <HAL_GetTick>
 8001cf6:	1b00      	subs	r0, r0, r4
 8001cf8:	2802      	cmp	r0, #2
 8001cfa:	d9f5      	bls.n	8001ce8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001cfc:	2003      	movs	r0, #3
 8001cfe:	e042      	b.n	8001d86 <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d00:	4a23      	ldr	r2, [pc, #140]	; (8001d90 <HAL_RCC_OscConfig+0x390>)
 8001d02:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001d04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d08:	6413      	str	r3, [r2, #64]	; 0x40
 8001d0a:	e7dc      	b.n	8001cc6 <HAL_RCC_OscConfig+0x2c6>
        __HAL_RCC_PLL_DISABLE();
 8001d0c:	4b21      	ldr	r3, [pc, #132]	; (8001d94 <HAL_RCC_OscConfig+0x394>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001d12:	f7ff f8fd 	bl	8000f10 <HAL_GetTick>
 8001d16:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d18:	4b1d      	ldr	r3, [pc, #116]	; (8001d90 <HAL_RCC_OscConfig+0x390>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001d20:	d006      	beq.n	8001d30 <HAL_RCC_OscConfig+0x330>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d22:	f7ff f8f5 	bl	8000f10 <HAL_GetTick>
 8001d26:	1b40      	subs	r0, r0, r5
 8001d28:	2802      	cmp	r0, #2
 8001d2a:	d9f5      	bls.n	8001d18 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 8001d2c:	2003      	movs	r0, #3
 8001d2e:	e02a      	b.n	8001d86 <HAL_RCC_OscConfig+0x386>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d30:	69e3      	ldr	r3, [r4, #28]
 8001d32:	6a22      	ldr	r2, [r4, #32]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001d38:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001d3c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001d3e:	0852      	lsrs	r2, r2, #1
 8001d40:	3a01      	subs	r2, #1
 8001d42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001d46:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001d48:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001d4c:	4a10      	ldr	r2, [pc, #64]	; (8001d90 <HAL_RCC_OscConfig+0x390>)
 8001d4e:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8001d50:	4b10      	ldr	r3, [pc, #64]	; (8001d94 <HAL_RCC_OscConfig+0x394>)
 8001d52:	2201      	movs	r2, #1
 8001d54:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001d56:	f7ff f8db 	bl	8000f10 <HAL_GetTick>
 8001d5a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d5c:	4b0c      	ldr	r3, [pc, #48]	; (8001d90 <HAL_RCC_OscConfig+0x390>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001d64:	d106      	bne.n	8001d74 <HAL_RCC_OscConfig+0x374>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d66:	f7ff f8d3 	bl	8000f10 <HAL_GetTick>
 8001d6a:	1b00      	subs	r0, r0, r4
 8001d6c:	2802      	cmp	r0, #2
 8001d6e:	d9f5      	bls.n	8001d5c <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 8001d70:	2003      	movs	r0, #3
 8001d72:	e008      	b.n	8001d86 <HAL_RCC_OscConfig+0x386>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001d74:	2000      	movs	r0, #0
 8001d76:	e006      	b.n	8001d86 <HAL_RCC_OscConfig+0x386>
 8001d78:	2000      	movs	r0, #0
 8001d7a:	e004      	b.n	8001d86 <HAL_RCC_OscConfig+0x386>
    return HAL_ERROR;
 8001d7c:	2001      	movs	r0, #1
}
 8001d7e:	4770      	bx	lr
        return HAL_ERROR;
 8001d80:	2001      	movs	r0, #1
 8001d82:	e000      	b.n	8001d86 <HAL_RCC_OscConfig+0x386>
  return HAL_OK;
 8001d84:	2000      	movs	r0, #0
}
 8001d86:	b002      	add	sp, #8
 8001d88:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001d8a:	2001      	movs	r0, #1
 8001d8c:	e7fb      	b.n	8001d86 <HAL_RCC_OscConfig+0x386>
 8001d8e:	bf00      	nop
 8001d90:	40023800 	.word	0x40023800
 8001d94:	42470060 	.word	0x42470060

08001d98 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d98:	4b26      	ldr	r3, [pc, #152]	; (8001e34 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	f003 030c 	and.w	r3, r3, #12
 8001da0:	2b04      	cmp	r3, #4
 8001da2:	d044      	beq.n	8001e2e <HAL_RCC_GetSysClockFreq+0x96>
 8001da4:	2b08      	cmp	r3, #8
 8001da6:	d001      	beq.n	8001dac <HAL_RCC_GetSysClockFreq+0x14>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001da8:	4823      	ldr	r0, [pc, #140]	; (8001e38 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001daa:	4770      	bx	lr
{
 8001dac:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001db0:	4b20      	ldr	r3, [pc, #128]	; (8001e34 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001db2:	685a      	ldr	r2, [r3, #4]
 8001db4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001dbe:	d013      	beq.n	8001de8 <HAL_RCC_GetSysClockFreq+0x50>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dc0:	4b1c      	ldr	r3, [pc, #112]	; (8001e34 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001dc2:	6859      	ldr	r1, [r3, #4]
 8001dc4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001dc8:	2300      	movs	r3, #0
 8001dca:	481c      	ldr	r0, [pc, #112]	; (8001e3c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001dcc:	fba1 0100 	umull	r0, r1, r1, r0
 8001dd0:	f7fe fed4 	bl	8000b7c <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001dd4:	4b17      	ldr	r3, [pc, #92]	; (8001e34 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001ddc:	3301      	adds	r3, #1
 8001dde:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8001de0:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001de4:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001de8:	4b12      	ldr	r3, [pc, #72]	; (8001e34 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001df0:	461e      	mov	r6, r3
 8001df2:	2700      	movs	r7, #0
 8001df4:	015c      	lsls	r4, r3, #5
 8001df6:	2500      	movs	r5, #0
 8001df8:	1ae4      	subs	r4, r4, r3
 8001dfa:	eb65 0507 	sbc.w	r5, r5, r7
 8001dfe:	01a9      	lsls	r1, r5, #6
 8001e00:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8001e04:	01a0      	lsls	r0, r4, #6
 8001e06:	1b00      	subs	r0, r0, r4
 8001e08:	eb61 0105 	sbc.w	r1, r1, r5
 8001e0c:	00cb      	lsls	r3, r1, #3
 8001e0e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8001e12:	00c4      	lsls	r4, r0, #3
 8001e14:	19a0      	adds	r0, r4, r6
 8001e16:	eb43 0107 	adc.w	r1, r3, r7
 8001e1a:	028b      	lsls	r3, r1, #10
 8001e1c:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8001e20:	0284      	lsls	r4, r0, #10
 8001e22:	4620      	mov	r0, r4
 8001e24:	4619      	mov	r1, r3
 8001e26:	2300      	movs	r3, #0
 8001e28:	f7fe fea8 	bl	8000b7c <__aeabi_uldivmod>
 8001e2c:	e7d2      	b.n	8001dd4 <HAL_RCC_GetSysClockFreq+0x3c>
      sysclockfreq = HSE_VALUE;
 8001e2e:	4803      	ldr	r0, [pc, #12]	; (8001e3c <HAL_RCC_GetSysClockFreq+0xa4>)
}
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	40023800 	.word	0x40023800
 8001e38:	00f42400 	.word	0x00f42400
 8001e3c:	00b71b00 	.word	0x00b71b00

08001e40 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8001e40:	2800      	cmp	r0, #0
 8001e42:	f000 809d 	beq.w	8001f80 <HAL_RCC_ClockConfig+0x140>
{
 8001e46:	b570      	push	{r4, r5, r6, lr}
 8001e48:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e4a:	4b4f      	ldr	r3, [pc, #316]	; (8001f88 <HAL_RCC_ClockConfig+0x148>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 030f 	and.w	r3, r3, #15
 8001e52:	428b      	cmp	r3, r1
 8001e54:	d209      	bcs.n	8001e6a <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e56:	b2cb      	uxtb	r3, r1
 8001e58:	4a4b      	ldr	r2, [pc, #300]	; (8001f88 <HAL_RCC_ClockConfig+0x148>)
 8001e5a:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e5c:	6813      	ldr	r3, [r2, #0]
 8001e5e:	f003 030f 	and.w	r3, r3, #15
 8001e62:	428b      	cmp	r3, r1
 8001e64:	d001      	beq.n	8001e6a <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
 8001e66:	2001      	movs	r0, #1
}
 8001e68:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e6a:	6823      	ldr	r3, [r4, #0]
 8001e6c:	f013 0f02 	tst.w	r3, #2
 8001e70:	d017      	beq.n	8001ea2 <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e72:	f013 0f04 	tst.w	r3, #4
 8001e76:	d004      	beq.n	8001e82 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e78:	4a44      	ldr	r2, [pc, #272]	; (8001f8c <HAL_RCC_ClockConfig+0x14c>)
 8001e7a:	6893      	ldr	r3, [r2, #8]
 8001e7c:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001e80:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e82:	6823      	ldr	r3, [r4, #0]
 8001e84:	f013 0f08 	tst.w	r3, #8
 8001e88:	d004      	beq.n	8001e94 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e8a:	4a40      	ldr	r2, [pc, #256]	; (8001f8c <HAL_RCC_ClockConfig+0x14c>)
 8001e8c:	6893      	ldr	r3, [r2, #8]
 8001e8e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001e92:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e94:	4a3d      	ldr	r2, [pc, #244]	; (8001f8c <HAL_RCC_ClockConfig+0x14c>)
 8001e96:	6893      	ldr	r3, [r2, #8]
 8001e98:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e9c:	68a0      	ldr	r0, [r4, #8]
 8001e9e:	4303      	orrs	r3, r0
 8001ea0:	6093      	str	r3, [r2, #8]
 8001ea2:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ea4:	6823      	ldr	r3, [r4, #0]
 8001ea6:	f013 0f01 	tst.w	r3, #1
 8001eaa:	d032      	beq.n	8001f12 <HAL_RCC_ClockConfig+0xd2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001eac:	6863      	ldr	r3, [r4, #4]
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d021      	beq.n	8001ef6 <HAL_RCC_ClockConfig+0xb6>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001eb2:	1e9a      	subs	r2, r3, #2
 8001eb4:	2a01      	cmp	r2, #1
 8001eb6:	d925      	bls.n	8001f04 <HAL_RCC_ClockConfig+0xc4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eb8:	4a34      	ldr	r2, [pc, #208]	; (8001f8c <HAL_RCC_ClockConfig+0x14c>)
 8001eba:	6812      	ldr	r2, [r2, #0]
 8001ebc:	f012 0f02 	tst.w	r2, #2
 8001ec0:	d060      	beq.n	8001f84 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ec2:	4932      	ldr	r1, [pc, #200]	; (8001f8c <HAL_RCC_ClockConfig+0x14c>)
 8001ec4:	688a      	ldr	r2, [r1, #8]
 8001ec6:	f022 0203 	bic.w	r2, r2, #3
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8001ece:	f7ff f81f 	bl	8000f10 <HAL_GetTick>
 8001ed2:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ed4:	4b2d      	ldr	r3, [pc, #180]	; (8001f8c <HAL_RCC_ClockConfig+0x14c>)
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	f003 030c 	and.w	r3, r3, #12
 8001edc:	6862      	ldr	r2, [r4, #4]
 8001ede:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001ee2:	d016      	beq.n	8001f12 <HAL_RCC_ClockConfig+0xd2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ee4:	f7ff f814 	bl	8000f10 <HAL_GetTick>
 8001ee8:	1b80      	subs	r0, r0, r6
 8001eea:	f241 3388 	movw	r3, #5000	; 0x1388
 8001eee:	4298      	cmp	r0, r3
 8001ef0:	d9f0      	bls.n	8001ed4 <HAL_RCC_ClockConfig+0x94>
        return HAL_TIMEOUT;
 8001ef2:	2003      	movs	r0, #3
 8001ef4:	e7b8      	b.n	8001e68 <HAL_RCC_ClockConfig+0x28>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ef6:	4a25      	ldr	r2, [pc, #148]	; (8001f8c <HAL_RCC_ClockConfig+0x14c>)
 8001ef8:	6812      	ldr	r2, [r2, #0]
 8001efa:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001efe:	d1e0      	bne.n	8001ec2 <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8001f00:	2001      	movs	r0, #1
 8001f02:	e7b1      	b.n	8001e68 <HAL_RCC_ClockConfig+0x28>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f04:	4a21      	ldr	r2, [pc, #132]	; (8001f8c <HAL_RCC_ClockConfig+0x14c>)
 8001f06:	6812      	ldr	r2, [r2, #0]
 8001f08:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001f0c:	d1d9      	bne.n	8001ec2 <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8001f0e:	2001      	movs	r0, #1
 8001f10:	e7aa      	b.n	8001e68 <HAL_RCC_ClockConfig+0x28>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f12:	4b1d      	ldr	r3, [pc, #116]	; (8001f88 <HAL_RCC_ClockConfig+0x148>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f003 030f 	and.w	r3, r3, #15
 8001f1a:	42ab      	cmp	r3, r5
 8001f1c:	d909      	bls.n	8001f32 <HAL_RCC_ClockConfig+0xf2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f1e:	b2ea      	uxtb	r2, r5
 8001f20:	4b19      	ldr	r3, [pc, #100]	; (8001f88 <HAL_RCC_ClockConfig+0x148>)
 8001f22:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 030f 	and.w	r3, r3, #15
 8001f2a:	42ab      	cmp	r3, r5
 8001f2c:	d001      	beq.n	8001f32 <HAL_RCC_ClockConfig+0xf2>
      return HAL_ERROR;
 8001f2e:	2001      	movs	r0, #1
 8001f30:	e79a      	b.n	8001e68 <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f32:	6823      	ldr	r3, [r4, #0]
 8001f34:	f013 0f04 	tst.w	r3, #4
 8001f38:	d006      	beq.n	8001f48 <HAL_RCC_ClockConfig+0x108>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f3a:	4a14      	ldr	r2, [pc, #80]	; (8001f8c <HAL_RCC_ClockConfig+0x14c>)
 8001f3c:	6893      	ldr	r3, [r2, #8]
 8001f3e:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001f42:	68e1      	ldr	r1, [r4, #12]
 8001f44:	430b      	orrs	r3, r1
 8001f46:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f48:	6823      	ldr	r3, [r4, #0]
 8001f4a:	f013 0f08 	tst.w	r3, #8
 8001f4e:	d007      	beq.n	8001f60 <HAL_RCC_ClockConfig+0x120>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f50:	4a0e      	ldr	r2, [pc, #56]	; (8001f8c <HAL_RCC_ClockConfig+0x14c>)
 8001f52:	6893      	ldr	r3, [r2, #8]
 8001f54:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001f58:	6921      	ldr	r1, [r4, #16]
 8001f5a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001f5e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f60:	f7ff ff1a 	bl	8001d98 <HAL_RCC_GetSysClockFreq>
 8001f64:	4b09      	ldr	r3, [pc, #36]	; (8001f8c <HAL_RCC_ClockConfig+0x14c>)
 8001f66:	689b      	ldr	r3, [r3, #8]
 8001f68:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001f6c:	4a08      	ldr	r2, [pc, #32]	; (8001f90 <HAL_RCC_ClockConfig+0x150>)
 8001f6e:	5cd3      	ldrb	r3, [r2, r3]
 8001f70:	40d8      	lsrs	r0, r3
 8001f72:	4b08      	ldr	r3, [pc, #32]	; (8001f94 <HAL_RCC_ClockConfig+0x154>)
 8001f74:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001f76:	2000      	movs	r0, #0
 8001f78:	f7fe ff80 	bl	8000e7c <HAL_InitTick>
  return HAL_OK;
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	e773      	b.n	8001e68 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8001f80:	2001      	movs	r0, #1
}
 8001f82:	4770      	bx	lr
        return HAL_ERROR;
 8001f84:	2001      	movs	r0, #1
 8001f86:	e76f      	b.n	8001e68 <HAL_RCC_ClockConfig+0x28>
 8001f88:	40023c00 	.word	0x40023c00
 8001f8c:	40023800 	.word	0x40023800
 8001f90:	080044a4 	.word	0x080044a4
 8001f94:	20000008 	.word	0x20000008

08001f98 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001f98:	4b01      	ldr	r3, [pc, #4]	; (8001fa0 <HAL_RCC_GetHCLKFreq+0x8>)
 8001f9a:	6818      	ldr	r0, [r3, #0]
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	20000008 	.word	0x20000008

08001fa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001fa4:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001fa6:	f7ff fff7 	bl	8001f98 <HAL_RCC_GetHCLKFreq>
 8001faa:	4b04      	ldr	r3, [pc, #16]	; (8001fbc <HAL_RCC_GetPCLK1Freq+0x18>)
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001fb2:	4a03      	ldr	r2, [pc, #12]	; (8001fc0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001fb4:	5cd3      	ldrb	r3, [r2, r3]
}
 8001fb6:	40d8      	lsrs	r0, r3
 8001fb8:	bd08      	pop	{r3, pc}
 8001fba:	bf00      	nop
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	080044b4 	.word	0x080044b4

08001fc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fc4:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001fc6:	f7ff ffe7 	bl	8001f98 <HAL_RCC_GetHCLKFreq>
 8001fca:	4b04      	ldr	r3, [pc, #16]	; (8001fdc <HAL_RCC_GetPCLK2Freq+0x18>)
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001fd2:	4a03      	ldr	r2, [pc, #12]	; (8001fe0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001fd4:	5cd3      	ldrb	r3, [r2, r3]
}
 8001fd6:	40d8      	lsrs	r0, r3
 8001fd8:	bd08      	pop	{r3, pc}
 8001fda:	bf00      	nop
 8001fdc:	40023800 	.word	0x40023800
 8001fe0:	080044b4 	.word	0x080044b4

08001fe4 <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8001fe4:	2800      	cmp	r0, #0
 8001fe6:	d03b      	beq.n	8002060 <HAL_SPI_Init+0x7c>
{
 8001fe8:	b510      	push	{r4, lr}
 8001fea:	4604      	mov	r4, r0
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fec:	2300      	movs	r3, #0
 8001fee:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8001ff0:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d02e      	beq.n	8002056 <HAL_SPI_Init+0x72>

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001ffe:	6822      	ldr	r2, [r4, #0]
 8002000:	6813      	ldr	r3, [r2, #0]
 8002002:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002006:	6013      	str	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002008:	6863      	ldr	r3, [r4, #4]
 800200a:	68a2      	ldr	r2, [r4, #8]
 800200c:	4313      	orrs	r3, r2
 800200e:	68e2      	ldr	r2, [r4, #12]
 8002010:	4313      	orrs	r3, r2
 8002012:	6922      	ldr	r2, [r4, #16]
 8002014:	4313      	orrs	r3, r2
 8002016:	6962      	ldr	r2, [r4, #20]
 8002018:	4313      	orrs	r3, r2
 800201a:	69a2      	ldr	r2, [r4, #24]
 800201c:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002020:	4313      	orrs	r3, r2
 8002022:	69e2      	ldr	r2, [r4, #28]
 8002024:	4313      	orrs	r3, r2
 8002026:	6a22      	ldr	r2, [r4, #32]
 8002028:	4313      	orrs	r3, r2
 800202a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800202c:	6822      	ldr	r2, [r4, #0]
 800202e:	430b      	orrs	r3, r1
 8002030:	6013      	str	r3, [r2, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002032:	8b63      	ldrh	r3, [r4, #26]
 8002034:	f003 0304 	and.w	r3, r3, #4
 8002038:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800203a:	6822      	ldr	r2, [r4, #0]
 800203c:	430b      	orrs	r3, r1
 800203e:	6053      	str	r3, [r2, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002040:	6822      	ldr	r2, [r4, #0]
 8002042:	69d3      	ldr	r3, [r2, #28]
 8002044:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002048:	61d3      	str	r3, [r2, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800204a:	2000      	movs	r0, #0
 800204c:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800204e:	2301      	movs	r3, #1
 8002050:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
}
 8002054:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8002056:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 800205a:	f001 fe77 	bl	8003d4c <HAL_SPI_MspInit>
 800205e:	e7cb      	b.n	8001ff8 <HAL_SPI_Init+0x14>
    return HAL_ERROR;
 8002060:	2001      	movs	r0, #1
}
 8002062:	4770      	bx	lr

08002064 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002064:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;  

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002066:	6a03      	ldr	r3, [r0, #32]
 8002068:	f023 0301 	bic.w	r3, r3, #1
 800206c:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800206e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8002070:	6842      	ldr	r2, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002072:	6984      	ldr	r4, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002074:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002078:	680d      	ldr	r5, [r1, #0]
 800207a:	ea45 0604 	orr.w	r6, r5, r4
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800207e:	f023 0402 	bic.w	r4, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002082:	688b      	ldr	r3, [r1, #8]
 8002084:	4323      	orrs	r3, r4

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002086:	4d0c      	ldr	r5, [pc, #48]	; (80020b8 <TIM_OC1_SetConfig+0x54>)
 8002088:	42a8      	cmp	r0, r5
 800208a:	d002      	beq.n	8002092 <TIM_OC1_SetConfig+0x2e>
 800208c:	4c0b      	ldr	r4, [pc, #44]	; (80020bc <TIM_OC1_SetConfig+0x58>)
 800208e:	42a0      	cmp	r0, r4
 8002090:	d10b      	bne.n	80020aa <TIM_OC1_SetConfig+0x46>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002092:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002096:	68cd      	ldr	r5, [r1, #12]
 8002098:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800209a:	f023 0304 	bic.w	r3, r3, #4
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800209e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80020a2:	694d      	ldr	r5, [r1, #20]
 80020a4:	4315      	orrs	r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80020a6:	698a      	ldr	r2, [r1, #24]
 80020a8:	432a      	orrs	r2, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020aa:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80020ac:	6186      	str	r6, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80020ae:	684a      	ldr	r2, [r1, #4]
 80020b0:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80020b2:	6203      	str	r3, [r0, #32]
} 
 80020b4:	bc70      	pop	{r4, r5, r6}
 80020b6:	4770      	bx	lr
 80020b8:	40010000 	.word	0x40010000
 80020bc:	40010400 	.word	0x40010400

080020c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80020c0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80020c2:	6a03      	ldr	r3, [r0, #32]
 80020c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020c8:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020ca:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80020cc:	6842      	ldr	r2, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80020ce:	69c4      	ldr	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80020d0:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80020d4:	680d      	ldr	r5, [r1, #0]
 80020d6:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80020d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80020dc:	688d      	ldr	r5, [r1, #8]
 80020de:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80020e2:	4d0e      	ldr	r5, [pc, #56]	; (800211c <TIM_OC3_SetConfig+0x5c>)
 80020e4:	42a8      	cmp	r0, r5
 80020e6:	d003      	beq.n	80020f0 <TIM_OC3_SetConfig+0x30>
 80020e8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80020ec:	42a8      	cmp	r0, r5
 80020ee:	d10e      	bne.n	800210e <TIM_OC3_SetConfig+0x4e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80020f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80020f4:	68cd      	ldr	r5, [r1, #12]
 80020f6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80020fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80020fe:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002102:	694d      	ldr	r5, [r1, #20]
 8002104:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002108:	698d      	ldr	r5, [r1, #24]
 800210a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800210e:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002110:	61c4      	str	r4, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002112:	684a      	ldr	r2, [r1, #4]
 8002114:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002116:	6203      	str	r3, [r0, #32]
}
 8002118:	bc30      	pop	{r4, r5}
 800211a:	4770      	bx	lr
 800211c:	40010000 	.word	0x40010000

08002120 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002120:	b430      	push	{r4, r5}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002122:	6a03      	ldr	r3, [r0, #32]
 8002124:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002128:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800212a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800212c:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800212e:	69c2      	ldr	r2, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002130:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002134:	680d      	ldr	r5, [r1, #0]
 8002136:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800213a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800213e:	688d      	ldr	r5, [r1, #8]
 8002140:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002144:	4d09      	ldr	r5, [pc, #36]	; (800216c <TIM_OC4_SetConfig+0x4c>)
 8002146:	42a8      	cmp	r0, r5
 8002148:	d003      	beq.n	8002152 <TIM_OC4_SetConfig+0x32>
 800214a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800214e:	42a8      	cmp	r0, r5
 8002150:	d104      	bne.n	800215c <TIM_OC4_SetConfig+0x3c>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002152:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002156:	694d      	ldr	r5, [r1, #20]
 8002158:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800215c:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800215e:	61c2      	str	r2, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002160:	684a      	ldr	r2, [r1, #4]
 8002162:	6402      	str	r2, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002164:	6203      	str	r3, [r0, #32]
}
 8002166:	bc30      	pop	{r4, r5}
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	40010000 	.word	0x40010000

08002170 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002170:	6802      	ldr	r2, [r0, #0]
 8002172:	68d3      	ldr	r3, [r2, #12]
 8002174:	f043 0301 	orr.w	r3, r3, #1
 8002178:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 800217a:	6802      	ldr	r2, [r0, #0]
 800217c:	6813      	ldr	r3, [r2, #0]
 800217e:	f043 0301 	orr.w	r3, r3, #1
 8002182:	6013      	str	r3, [r2, #0]
}
 8002184:	2000      	movs	r0, #0
 8002186:	4770      	bx	lr

08002188 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8002188:	4770      	bx	lr

0800218a <HAL_TIM_IC_CaptureCallback>:
}
 800218a:	4770      	bx	lr

0800218c <HAL_TIM_PWM_PulseFinishedCallback>:
}
 800218c:	4770      	bx	lr

0800218e <HAL_TIM_TriggerCallback>:
}
 800218e:	4770      	bx	lr

08002190 <HAL_TIM_IRQHandler>:
{
 8002190:	b510      	push	{r4, lr}
 8002192:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002194:	6803      	ldr	r3, [r0, #0]
 8002196:	691a      	ldr	r2, [r3, #16]
 8002198:	f012 0f02 	tst.w	r2, #2
 800219c:	d011      	beq.n	80021c2 <HAL_TIM_IRQHandler+0x32>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800219e:	68da      	ldr	r2, [r3, #12]
 80021a0:	f012 0f02 	tst.w	r2, #2
 80021a4:	d00d      	beq.n	80021c2 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80021a6:	f06f 0202 	mvn.w	r2, #2
 80021aa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021ac:	2301      	movs	r3, #1
 80021ae:	7603      	strb	r3, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021b0:	6803      	ldr	r3, [r0, #0]
 80021b2:	699b      	ldr	r3, [r3, #24]
 80021b4:	f013 0f03 	tst.w	r3, #3
 80021b8:	d070      	beq.n	800229c <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 80021ba:	f7ff ffe6 	bl	800218a <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021be:	2300      	movs	r3, #0
 80021c0:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80021c2:	6823      	ldr	r3, [r4, #0]
 80021c4:	691a      	ldr	r2, [r3, #16]
 80021c6:	f012 0f04 	tst.w	r2, #4
 80021ca:	d012      	beq.n	80021f2 <HAL_TIM_IRQHandler+0x62>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80021cc:	68da      	ldr	r2, [r3, #12]
 80021ce:	f012 0f04 	tst.w	r2, #4
 80021d2:	d00e      	beq.n	80021f2 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80021d4:	f06f 0204 	mvn.w	r2, #4
 80021d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021da:	2302      	movs	r3, #2
 80021dc:	7623      	strb	r3, [r4, #24]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80021de:	6823      	ldr	r3, [r4, #0]
 80021e0:	699b      	ldr	r3, [r3, #24]
 80021e2:	f413 7f40 	tst.w	r3, #768	; 0x300
 80021e6:	d05f      	beq.n	80022a8 <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 80021e8:	4620      	mov	r0, r4
 80021ea:	f7ff ffce 	bl	800218a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021ee:	2300      	movs	r3, #0
 80021f0:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80021f2:	6823      	ldr	r3, [r4, #0]
 80021f4:	691a      	ldr	r2, [r3, #16]
 80021f6:	f012 0f08 	tst.w	r2, #8
 80021fa:	d012      	beq.n	8002222 <HAL_TIM_IRQHandler+0x92>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80021fc:	68da      	ldr	r2, [r3, #12]
 80021fe:	f012 0f08 	tst.w	r2, #8
 8002202:	d00e      	beq.n	8002222 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002204:	f06f 0208 	mvn.w	r2, #8
 8002208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800220a:	2304      	movs	r3, #4
 800220c:	7623      	strb	r3, [r4, #24]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800220e:	6823      	ldr	r3, [r4, #0]
 8002210:	69db      	ldr	r3, [r3, #28]
 8002212:	f013 0f03 	tst.w	r3, #3
 8002216:	d04e      	beq.n	80022b6 <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 8002218:	4620      	mov	r0, r4
 800221a:	f7ff ffb6 	bl	800218a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800221e:	2300      	movs	r3, #0
 8002220:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002222:	6823      	ldr	r3, [r4, #0]
 8002224:	691a      	ldr	r2, [r3, #16]
 8002226:	f012 0f10 	tst.w	r2, #16
 800222a:	d012      	beq.n	8002252 <HAL_TIM_IRQHandler+0xc2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800222c:	68da      	ldr	r2, [r3, #12]
 800222e:	f012 0f10 	tst.w	r2, #16
 8002232:	d00e      	beq.n	8002252 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002234:	f06f 0210 	mvn.w	r2, #16
 8002238:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800223a:	2308      	movs	r3, #8
 800223c:	7623      	strb	r3, [r4, #24]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800223e:	6823      	ldr	r3, [r4, #0]
 8002240:	69db      	ldr	r3, [r3, #28]
 8002242:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002246:	d03d      	beq.n	80022c4 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 8002248:	4620      	mov	r0, r4
 800224a:	f7ff ff9e 	bl	800218a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800224e:	2300      	movs	r3, #0
 8002250:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002252:	6823      	ldr	r3, [r4, #0]
 8002254:	691a      	ldr	r2, [r3, #16]
 8002256:	f012 0f01 	tst.w	r2, #1
 800225a:	d003      	beq.n	8002264 <HAL_TIM_IRQHandler+0xd4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800225c:	68da      	ldr	r2, [r3, #12]
 800225e:	f012 0f01 	tst.w	r2, #1
 8002262:	d136      	bne.n	80022d2 <HAL_TIM_IRQHandler+0x142>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002264:	6823      	ldr	r3, [r4, #0]
 8002266:	691a      	ldr	r2, [r3, #16]
 8002268:	f012 0f80 	tst.w	r2, #128	; 0x80
 800226c:	d003      	beq.n	8002276 <HAL_TIM_IRQHandler+0xe6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800226e:	68da      	ldr	r2, [r3, #12]
 8002270:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002274:	d134      	bne.n	80022e0 <HAL_TIM_IRQHandler+0x150>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002276:	6823      	ldr	r3, [r4, #0]
 8002278:	691a      	ldr	r2, [r3, #16]
 800227a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800227e:	d003      	beq.n	8002288 <HAL_TIM_IRQHandler+0xf8>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002280:	68da      	ldr	r2, [r3, #12]
 8002282:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002286:	d132      	bne.n	80022ee <HAL_TIM_IRQHandler+0x15e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002288:	6823      	ldr	r3, [r4, #0]
 800228a:	691a      	ldr	r2, [r3, #16]
 800228c:	f012 0f20 	tst.w	r2, #32
 8002290:	d003      	beq.n	800229a <HAL_TIM_IRQHandler+0x10a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002292:	68da      	ldr	r2, [r3, #12]
 8002294:	f012 0f20 	tst.w	r2, #32
 8002298:	d130      	bne.n	80022fc <HAL_TIM_IRQHandler+0x16c>
}
 800229a:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800229c:	f7ff ff74 	bl	8002188 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022a0:	4620      	mov	r0, r4
 80022a2:	f7ff ff73 	bl	800218c <HAL_TIM_PWM_PulseFinishedCallback>
 80022a6:	e78a      	b.n	80021be <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022a8:	4620      	mov	r0, r4
 80022aa:	f7ff ff6d 	bl	8002188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022ae:	4620      	mov	r0, r4
 80022b0:	f7ff ff6c 	bl	800218c <HAL_TIM_PWM_PulseFinishedCallback>
 80022b4:	e79b      	b.n	80021ee <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022b6:	4620      	mov	r0, r4
 80022b8:	f7ff ff66 	bl	8002188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80022bc:	4620      	mov	r0, r4
 80022be:	f7ff ff65 	bl	800218c <HAL_TIM_PWM_PulseFinishedCallback>
 80022c2:	e7ac      	b.n	800221e <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022c4:	4620      	mov	r0, r4
 80022c6:	f7ff ff5f 	bl	8002188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022ca:	4620      	mov	r0, r4
 80022cc:	f7ff ff5e 	bl	800218c <HAL_TIM_PWM_PulseFinishedCallback>
 80022d0:	e7bd      	b.n	800224e <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80022d2:	f06f 0201 	mvn.w	r2, #1
 80022d6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80022d8:	4620      	mov	r0, r4
 80022da:	f001 f9ab 	bl	8003634 <HAL_TIM_PeriodElapsedCallback>
 80022de:	e7c1      	b.n	8002264 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80022e0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80022e4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80022e6:	4620      	mov	r0, r4
 80022e8:	f000 f9c4 	bl	8002674 <HAL_TIMEx_BreakCallback>
 80022ec:	e7c3      	b.n	8002276 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80022ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80022f2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80022f4:	4620      	mov	r0, r4
 80022f6:	f7ff ff4a 	bl	800218e <HAL_TIM_TriggerCallback>
 80022fa:	e7c5      	b.n	8002288 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80022fc:	f06f 0220 	mvn.w	r2, #32
 8002300:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8002302:	4620      	mov	r0, r4
 8002304:	f000 f9b5 	bl	8002672 <HAL_TIMEx_CommutationCallback>
}
 8002308:	e7c7      	b.n	800229a <HAL_TIM_IRQHandler+0x10a>
	...

0800230c <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 800230c:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 800230e:	4a2e      	ldr	r2, [pc, #184]	; (80023c8 <TIM_Base_SetConfig+0xbc>)
 8002310:	4290      	cmp	r0, r2
 8002312:	d012      	beq.n	800233a <TIM_Base_SetConfig+0x2e>
 8002314:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002318:	d00f      	beq.n	800233a <TIM_Base_SetConfig+0x2e>
 800231a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800231e:	4290      	cmp	r0, r2
 8002320:	d00b      	beq.n	800233a <TIM_Base_SetConfig+0x2e>
 8002322:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002326:	4290      	cmp	r0, r2
 8002328:	d007      	beq.n	800233a <TIM_Base_SetConfig+0x2e>
 800232a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800232e:	4290      	cmp	r0, r2
 8002330:	d003      	beq.n	800233a <TIM_Base_SetConfig+0x2e>
 8002332:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002336:	4290      	cmp	r0, r2
 8002338:	d103      	bne.n	8002342 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800233a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800233e:	684a      	ldr	r2, [r1, #4]
 8002340:	4313      	orrs	r3, r2
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8002342:	4a21      	ldr	r2, [pc, #132]	; (80023c8 <TIM_Base_SetConfig+0xbc>)
 8002344:	4290      	cmp	r0, r2
 8002346:	d02a      	beq.n	800239e <TIM_Base_SetConfig+0x92>
 8002348:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800234c:	d027      	beq.n	800239e <TIM_Base_SetConfig+0x92>
 800234e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002352:	4290      	cmp	r0, r2
 8002354:	d023      	beq.n	800239e <TIM_Base_SetConfig+0x92>
 8002356:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800235a:	4290      	cmp	r0, r2
 800235c:	d01f      	beq.n	800239e <TIM_Base_SetConfig+0x92>
 800235e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002362:	4290      	cmp	r0, r2
 8002364:	d01b      	beq.n	800239e <TIM_Base_SetConfig+0x92>
 8002366:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800236a:	4290      	cmp	r0, r2
 800236c:	d017      	beq.n	800239e <TIM_Base_SetConfig+0x92>
 800236e:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8002372:	4290      	cmp	r0, r2
 8002374:	d013      	beq.n	800239e <TIM_Base_SetConfig+0x92>
 8002376:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800237a:	4290      	cmp	r0, r2
 800237c:	d00f      	beq.n	800239e <TIM_Base_SetConfig+0x92>
 800237e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002382:	4290      	cmp	r0, r2
 8002384:	d00b      	beq.n	800239e <TIM_Base_SetConfig+0x92>
 8002386:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800238a:	4290      	cmp	r0, r2
 800238c:	d007      	beq.n	800239e <TIM_Base_SetConfig+0x92>
 800238e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002392:	4290      	cmp	r0, r2
 8002394:	d003      	beq.n	800239e <TIM_Base_SetConfig+0x92>
 8002396:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800239a:	4290      	cmp	r0, r2
 800239c:	d103      	bne.n	80023a6 <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
 800239e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023a2:	68ca      	ldr	r2, [r1, #12]
 80023a4:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80023a6:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023a8:	688b      	ldr	r3, [r1, #8]
 80023aa:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80023ac:	680b      	ldr	r3, [r1, #0]
 80023ae:	6283      	str	r3, [r0, #40]	; 0x28
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80023b0:	4b05      	ldr	r3, [pc, #20]	; (80023c8 <TIM_Base_SetConfig+0xbc>)
 80023b2:	4298      	cmp	r0, r3
 80023b4:	d003      	beq.n	80023be <TIM_Base_SetConfig+0xb2>
 80023b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80023ba:	4298      	cmp	r0, r3
 80023bc:	d101      	bne.n	80023c2 <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
 80023be:	690b      	ldr	r3, [r1, #16]
 80023c0:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80023c2:	2301      	movs	r3, #1
 80023c4:	6143      	str	r3, [r0, #20]
}
 80023c6:	4770      	bx	lr
 80023c8:	40010000 	.word	0x40010000

080023cc <HAL_TIM_Base_Init>:
  if(htim == NULL)
 80023cc:	b1a8      	cbz	r0, 80023fa <HAL_TIM_Base_Init+0x2e>
{ 
 80023ce:	b510      	push	{r4, lr}
 80023d0:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 80023d2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80023d6:	b15b      	cbz	r3, 80023f0 <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 80023d8:	2302      	movs	r3, #2
 80023da:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80023de:	1d21      	adds	r1, r4, #4
 80023e0:	6820      	ldr	r0, [r4, #0]
 80023e2:	f7ff ff93 	bl	800230c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80023e6:	2301      	movs	r3, #1
 80023e8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 80023ec:	2000      	movs	r0, #0
}
 80023ee:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80023f0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 80023f4:	f001 fde6 	bl	8003fc4 <HAL_TIM_Base_MspInit>
 80023f8:	e7ee      	b.n	80023d8 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80023fa:	2001      	movs	r0, #1
}
 80023fc:	4770      	bx	lr

080023fe <HAL_TIM_PWM_Init>:
  if(htim == NULL)
 80023fe:	b1a8      	cbz	r0, 800242c <HAL_TIM_PWM_Init+0x2e>
{
 8002400:	b510      	push	{r4, lr}
 8002402:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 8002404:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002408:	b15b      	cbz	r3, 8002422 <HAL_TIM_PWM_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;  
 800240a:	2302      	movs	r3, #2
 800240c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002410:	1d21      	adds	r1, r4, #4
 8002412:	6820      	ldr	r0, [r4, #0]
 8002414:	f7ff ff7a 	bl	800230c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002418:	2301      	movs	r3, #1
 800241a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 800241e:	2000      	movs	r0, #0
}  
 8002420:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002422:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 8002426:	f001 fda3 	bl	8003f70 <HAL_TIM_PWM_MspInit>
 800242a:	e7ee      	b.n	800240a <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 800242c:	2001      	movs	r0, #1
}  
 800242e:	4770      	bx	lr

08002430 <TIM_OC2_SetConfig>:
{
 8002430:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002432:	6a03      	ldr	r3, [r0, #32]
 8002434:	f023 0310 	bic.w	r3, r3, #16
 8002438:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800243a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 = TIMx->CR2;
 800243c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800243e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002440:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002444:	680d      	ldr	r5, [r1, #0]
 8002446:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 800244a:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800244e:	688d      	ldr	r5, [r1, #8]
 8002450:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8002454:	4d0e      	ldr	r5, [pc, #56]	; (8002490 <TIM_OC2_SetConfig+0x60>)
 8002456:	42a8      	cmp	r0, r5
 8002458:	d003      	beq.n	8002462 <TIM_OC2_SetConfig+0x32>
 800245a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800245e:	42a8      	cmp	r0, r5
 8002460:	d10e      	bne.n	8002480 <TIM_OC2_SetConfig+0x50>
    tmpccer &= ~TIM_CCER_CC2NP;
 8002462:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002466:	68cd      	ldr	r5, [r1, #12]
 8002468:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800246c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002470:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002474:	694d      	ldr	r5, [r1, #20]
 8002476:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800247a:	698d      	ldr	r5, [r1, #24]
 800247c:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8002480:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002482:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002484:	684a      	ldr	r2, [r1, #4]
 8002486:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002488:	6203      	str	r3, [r0, #32]
}
 800248a:	bc30      	pop	{r4, r5}
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	40010000 	.word	0x40010000

08002494 <HAL_TIM_PWM_ConfigChannel>:
{
 8002494:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002496:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800249a:	2b01      	cmp	r3, #1
 800249c:	d066      	beq.n	800256c <HAL_TIM_PWM_ConfigChannel+0xd8>
 800249e:	460d      	mov	r5, r1
 80024a0:	4604      	mov	r4, r0
 80024a2:	2301      	movs	r3, #1
 80024a4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  htim->State = HAL_TIM_STATE_BUSY;
 80024a8:	2302      	movs	r3, #2
 80024aa:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  switch (Channel)
 80024ae:	2a0c      	cmp	r2, #12
 80024b0:	d81a      	bhi.n	80024e8 <HAL_TIM_PWM_ConfigChannel+0x54>
 80024b2:	e8df f002 	tbb	[pc, r2]
 80024b6:	1907      	.short	0x1907
 80024b8:	19201919 	.word	0x19201919
 80024bc:	19341919 	.word	0x19341919
 80024c0:	1919      	.short	0x1919
 80024c2:	47          	.byte	0x47
 80024c3:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80024c4:	6800      	ldr	r0, [r0, #0]
 80024c6:	f7ff fdcd 	bl	8002064 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80024ca:	6822      	ldr	r2, [r4, #0]
 80024cc:	6993      	ldr	r3, [r2, #24]
 80024ce:	f043 0308 	orr.w	r3, r3, #8
 80024d2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80024d4:	6822      	ldr	r2, [r4, #0]
 80024d6:	6993      	ldr	r3, [r2, #24]
 80024d8:	f023 0304 	bic.w	r3, r3, #4
 80024dc:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80024de:	6822      	ldr	r2, [r4, #0]
 80024e0:	6993      	ldr	r3, [r2, #24]
 80024e2:	6929      	ldr	r1, [r5, #16]
 80024e4:	430b      	orrs	r3, r1
 80024e6:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 80024e8:	2301      	movs	r3, #1
 80024ea:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(htim);
 80024ee:	2000      	movs	r0, #0
 80024f0:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 80024f4:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80024f6:	6800      	ldr	r0, [r0, #0]
 80024f8:	f7ff ff9a 	bl	8002430 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80024fc:	6822      	ldr	r2, [r4, #0]
 80024fe:	6993      	ldr	r3, [r2, #24]
 8002500:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002504:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002506:	6822      	ldr	r2, [r4, #0]
 8002508:	6993      	ldr	r3, [r2, #24]
 800250a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800250e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002510:	6822      	ldr	r2, [r4, #0]
 8002512:	6993      	ldr	r3, [r2, #24]
 8002514:	6929      	ldr	r1, [r5, #16]
 8002516:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800251a:	6193      	str	r3, [r2, #24]
    break;
 800251c:	e7e4      	b.n	80024e8 <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800251e:	6800      	ldr	r0, [r0, #0]
 8002520:	f7ff fdce 	bl	80020c0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002524:	6822      	ldr	r2, [r4, #0]
 8002526:	69d3      	ldr	r3, [r2, #28]
 8002528:	f043 0308 	orr.w	r3, r3, #8
 800252c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800252e:	6822      	ldr	r2, [r4, #0]
 8002530:	69d3      	ldr	r3, [r2, #28]
 8002532:	f023 0304 	bic.w	r3, r3, #4
 8002536:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002538:	6822      	ldr	r2, [r4, #0]
 800253a:	69d3      	ldr	r3, [r2, #28]
 800253c:	6929      	ldr	r1, [r5, #16]
 800253e:	430b      	orrs	r3, r1
 8002540:	61d3      	str	r3, [r2, #28]
    break;
 8002542:	e7d1      	b.n	80024e8 <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002544:	6800      	ldr	r0, [r0, #0]
 8002546:	f7ff fdeb 	bl	8002120 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800254a:	6822      	ldr	r2, [r4, #0]
 800254c:	69d3      	ldr	r3, [r2, #28]
 800254e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002552:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002554:	6822      	ldr	r2, [r4, #0]
 8002556:	69d3      	ldr	r3, [r2, #28]
 8002558:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800255c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800255e:	6822      	ldr	r2, [r4, #0]
 8002560:	69d3      	ldr	r3, [r2, #28]
 8002562:	6929      	ldr	r1, [r5, #16]
 8002564:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002568:	61d3      	str	r3, [r2, #28]
    break;
 800256a:	e7bd      	b.n	80024e8 <HAL_TIM_PWM_ConfigChannel+0x54>
  __HAL_LOCK(htim);
 800256c:	2002      	movs	r0, #2
 800256e:	e7c1      	b.n	80024f4 <HAL_TIM_PWM_ConfigChannel+0x60>

08002570 <TIM_CCxChannelCmd>:
{
 8002570:	b410      	push	{r4}
  tmp = TIM_CCER_CC1E << Channel;
 8002572:	2301      	movs	r3, #1
 8002574:	fa03 f401 	lsl.w	r4, r3, r1
  TIMx->CCER &= ~tmp;
 8002578:	6a03      	ldr	r3, [r0, #32]
 800257a:	ea23 0304 	bic.w	r3, r3, r4
 800257e:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8002580:	6a03      	ldr	r3, [r0, #32]
 8002582:	408a      	lsls	r2, r1
 8002584:	4313      	orrs	r3, r2
 8002586:	6203      	str	r3, [r0, #32]
}
 8002588:	f85d 4b04 	ldr.w	r4, [sp], #4
 800258c:	4770      	bx	lr
	...

08002590 <HAL_TIM_PWM_Start>:
{
 8002590:	b510      	push	{r4, lr}
 8002592:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002594:	2201      	movs	r2, #1
 8002596:	6800      	ldr	r0, [r0, #0]
 8002598:	f7ff ffea 	bl	8002570 <TIM_CCxChannelCmd>
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800259c:	6823      	ldr	r3, [r4, #0]
 800259e:	4a09      	ldr	r2, [pc, #36]	; (80025c4 <HAL_TIM_PWM_Start+0x34>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d003      	beq.n	80025ac <HAL_TIM_PWM_Start+0x1c>
 80025a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d103      	bne.n	80025b4 <HAL_TIM_PWM_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 80025ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80025ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80025b2:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 80025b4:	6822      	ldr	r2, [r4, #0]
 80025b6:	6813      	ldr	r3, [r2, #0]
 80025b8:	f043 0301 	orr.w	r3, r3, #1
 80025bc:	6013      	str	r3, [r2, #0]
} 
 80025be:	2000      	movs	r0, #0
 80025c0:	bd10      	pop	{r4, pc}
 80025c2:	bf00      	nop
 80025c4:	40010000 	.word	0x40010000

080025c8 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 80025c8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d022      	beq.n	8002616 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
{
 80025d0:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 80025d2:	2201      	movs	r2, #1
 80025d4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 80025d8:	2302      	movs	r3, #2
 80025da:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80025de:	6804      	ldr	r4, [r0, #0]
 80025e0:	6863      	ldr	r3, [r4, #4]
 80025e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025e6:	6063      	str	r3, [r4, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 80025e8:	6804      	ldr	r4, [r0, #0]
 80025ea:	6863      	ldr	r3, [r4, #4]
 80025ec:	680d      	ldr	r5, [r1, #0]
 80025ee:	432b      	orrs	r3, r5
 80025f0:	6063      	str	r3, [r4, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80025f2:	6804      	ldr	r4, [r0, #0]
 80025f4:	68a3      	ldr	r3, [r4, #8]
 80025f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025fa:	60a3      	str	r3, [r4, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80025fc:	6804      	ldr	r4, [r0, #0]
 80025fe:	68a3      	ldr	r3, [r4, #8]
 8002600:	6849      	ldr	r1, [r1, #4]
 8002602:	430b      	orrs	r3, r1
 8002604:	60a3      	str	r3, [r4, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8002606:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 800260a:	2300      	movs	r3, #0
 800260c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  
  return HAL_OK;
 8002610:	4618      	mov	r0, r3
} 
 8002612:	bc30      	pop	{r4, r5}
 8002614:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002616:	2002      	movs	r0, #2
} 
 8002618:	4770      	bx	lr

0800261a <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  
  /* Check input state */
  __HAL_LOCK(htim);
 800261a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800261e:	2b01      	cmp	r3, #1
 8002620:	d025      	beq.n	800266e <HAL_TIMEx_ConfigBreakDeadTime+0x54>
 8002622:	2301      	movs	r3, #1
 8002624:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */
  
  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002628:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800262a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800262e:	688a      	ldr	r2, [r1, #8]
 8002630:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002632:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002636:	684a      	ldr	r2, [r1, #4]
 8002638:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800263a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800263e:	680a      	ldr	r2, [r1, #0]
 8002640:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002642:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002646:	690a      	ldr	r2, [r1, #16]
 8002648:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800264a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800264e:	694a      	ldr	r2, [r1, #20]
 8002650:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002652:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002656:	698a      	ldr	r2, [r1, #24]
 8002658:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 800265a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800265e:	4313      	orrs	r3, r2
  
  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002660:	6802      	ldr	r2, [r0, #0]
 8002662:	6453      	str	r3, [r2, #68]	; 0x44
  
  __HAL_UNLOCK(htim);
 8002664:	2300      	movs	r3, #0
 8002666:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

  return HAL_OK;
 800266a:	4618      	mov	r0, r3
 800266c:	4770      	bx	lr
  __HAL_LOCK(htim);
 800266e:	2002      	movs	r0, #2
}
 8002670:	4770      	bx	lr

08002672 <HAL_TIMEx_CommutationCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8002672:	4770      	bx	lr

08002674 <HAL_TIMEx_BreakCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002674:	4770      	bx	lr

08002676 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002676:	6802      	ldr	r2, [r0, #0]
 8002678:	68d3      	ldr	r3, [r2, #12]
 800267a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800267e:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002680:	6802      	ldr	r2, [r0, #0]
 8002682:	6953      	ldr	r3, [r2, #20]
 8002684:	f023 0301 	bic.w	r3, r3, #1
 8002688:	6153      	str	r3, [r2, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800268a:	2320      	movs	r3, #32
 800268c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 8002690:	4770      	bx	lr

08002692 <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002692:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002696:	b2db      	uxtb	r3, r3
 8002698:	2b21      	cmp	r3, #33	; 0x21
 800269a:	d12a      	bne.n	80026f2 <UART_Transmit_IT+0x60>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800269c:	6883      	ldr	r3, [r0, #8]
 800269e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026a2:	d016      	beq.n	80026d2 <UART_Transmit_IT+0x40>
        huart->pTxBuffPtr += 1U;
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80026a4:	6a03      	ldr	r3, [r0, #32]
 80026a6:	1c5a      	adds	r2, r3, #1
 80026a8:	6202      	str	r2, [r0, #32]
 80026aa:	781a      	ldrb	r2, [r3, #0]
 80026ac:	6803      	ldr	r3, [r0, #0]
 80026ae:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 80026b0:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 80026b2:	3b01      	subs	r3, #1
 80026b4:	b29b      	uxth	r3, r3
 80026b6:	84c3      	strh	r3, [r0, #38]	; 0x26
 80026b8:	b9eb      	cbnz	r3, 80026f6 <UART_Transmit_IT+0x64>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80026ba:	6802      	ldr	r2, [r0, #0]
 80026bc:	68d3      	ldr	r3, [r2, #12]
 80026be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80026c2:	60d3      	str	r3, [r2, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80026c4:	6802      	ldr	r2, [r0, #0]
 80026c6:	68d3      	ldr	r3, [r2, #12]
 80026c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026cc:	60d3      	str	r3, [r2, #12]
    }
    return HAL_OK;
 80026ce:	2000      	movs	r0, #0
 80026d0:	4770      	bx	lr
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80026d2:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80026d4:	881b      	ldrh	r3, [r3, #0]
 80026d6:	6802      	ldr	r2, [r0, #0]
 80026d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026dc:	6053      	str	r3, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80026de:	6903      	ldr	r3, [r0, #16]
 80026e0:	b91b      	cbnz	r3, 80026ea <UART_Transmit_IT+0x58>
        huart->pTxBuffPtr += 2U;
 80026e2:	6a03      	ldr	r3, [r0, #32]
 80026e4:	3302      	adds	r3, #2
 80026e6:	6203      	str	r3, [r0, #32]
 80026e8:	e7e2      	b.n	80026b0 <UART_Transmit_IT+0x1e>
        huart->pTxBuffPtr += 1U;
 80026ea:	6a03      	ldr	r3, [r0, #32]
 80026ec:	3301      	adds	r3, #1
 80026ee:	6203      	str	r3, [r0, #32]
 80026f0:	e7de      	b.n	80026b0 <UART_Transmit_IT+0x1e>
  }
  else
  {
    return HAL_BUSY;
 80026f2:	2002      	movs	r0, #2
 80026f4:	4770      	bx	lr
    return HAL_OK;
 80026f6:	2000      	movs	r0, #0
  }
}
 80026f8:	4770      	bx	lr
	...

080026fc <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002700:	4604      	mov	r4, r0
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8002702:	6801      	ldr	r1, [r0, #0]
 8002704:	690a      	ldr	r2, [r1, #16]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002706:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 800270a:	68c3      	ldr	r3, [r0, #12]
 800270c:	4313      	orrs	r3, r2
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 800270e:	610b      	str	r3, [r1, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8002710:	6801      	ldr	r1, [r0, #0]
 8002712:	68ca      	ldr	r2, [r1, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002714:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
 8002718:	f022 020c 	bic.w	r2, r2, #12
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800271c:	6883      	ldr	r3, [r0, #8]
 800271e:	6900      	ldr	r0, [r0, #16]
 8002720:	4303      	orrs	r3, r0
 8002722:	6960      	ldr	r0, [r4, #20]
 8002724:	4303      	orrs	r3, r0
 8002726:	69e0      	ldr	r0, [r4, #28]
 8002728:	4303      	orrs	r3, r0
 800272a:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800272c:	60cb      	str	r3, [r1, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 800272e:	6821      	ldr	r1, [r4, #0]
 8002730:	694a      	ldr	r2, [r1, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8002732:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8002736:	69a3      	ldr	r3, [r4, #24]
 8002738:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 800273a:	614b      	str	r3, [r1, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800273c:	69e3      	ldr	r3, [r4, #28]
 800273e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002742:	d060      	beq.n	8002806 <UART_SetConfig+0x10a>
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002744:	6823      	ldr	r3, [r4, #0]
 8002746:	4ab8      	ldr	r2, [pc, #736]	; (8002a28 <UART_SetConfig+0x32c>)
 8002748:	4293      	cmp	r3, r2
 800274a:	f000 8114 	beq.w	8002976 <UART_SetConfig+0x27a>
 800274e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002752:	4293      	cmp	r3, r2
 8002754:	f000 810f 	beq.w	8002976 <UART_SetConfig+0x27a>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002758:	f7ff fc24 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 800275c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002760:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002764:	6865      	ldr	r5, [r4, #4]
 8002766:	00ad      	lsls	r5, r5, #2
 8002768:	fbb0 f5f5 	udiv	r5, r0, r5
 800276c:	4faf      	ldr	r7, [pc, #700]	; (8002a2c <UART_SetConfig+0x330>)
 800276e:	fba7 3505 	umull	r3, r5, r7, r5
 8002772:	096d      	lsrs	r5, r5, #5
 8002774:	012e      	lsls	r6, r5, #4
 8002776:	f7ff fc15 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 800277a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800277e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002782:	6865      	ldr	r5, [r4, #4]
 8002784:	00ad      	lsls	r5, r5, #2
 8002786:	fbb0 f9f5 	udiv	r9, r0, r5
 800278a:	f7ff fc0b 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 800278e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002792:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002796:	6865      	ldr	r5, [r4, #4]
 8002798:	00ad      	lsls	r5, r5, #2
 800279a:	fbb0 f5f5 	udiv	r5, r0, r5
 800279e:	fba7 3505 	umull	r3, r5, r7, r5
 80027a2:	096d      	lsrs	r5, r5, #5
 80027a4:	f04f 0864 	mov.w	r8, #100	; 0x64
 80027a8:	fb08 9515 	mls	r5, r8, r5, r9
 80027ac:	012d      	lsls	r5, r5, #4
 80027ae:	3532      	adds	r5, #50	; 0x32
 80027b0:	fba7 3505 	umull	r3, r5, r7, r5
 80027b4:	096d      	lsrs	r5, r5, #5
 80027b6:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 80027ba:	4435      	add	r5, r6
 80027bc:	f7ff fbf2 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 80027c0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80027c4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80027c8:	6866      	ldr	r6, [r4, #4]
 80027ca:	00b6      	lsls	r6, r6, #2
 80027cc:	fbb0 f6f6 	udiv	r6, r0, r6
 80027d0:	f7ff fbe8 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 80027d4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80027d8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80027dc:	6863      	ldr	r3, [r4, #4]
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	fbb0 f0f3 	udiv	r0, r0, r3
 80027e4:	fba7 3000 	umull	r3, r0, r7, r0
 80027e8:	0940      	lsrs	r0, r0, #5
 80027ea:	fb08 6810 	mls	r8, r8, r0, r6
 80027ee:	ea4f 1808 	mov.w	r8, r8, lsl #4
 80027f2:	f108 0832 	add.w	r8, r8, #50	; 0x32
 80027f6:	fba7 3708 	umull	r3, r7, r7, r8
 80027fa:	f3c7 1743 	ubfx	r7, r7, #5, #4
 80027fe:	6823      	ldr	r3, [r4, #0]
 8002800:	442f      	add	r7, r5
 8002802:	609f      	str	r7, [r3, #8]
    }
  }
}
 8002804:	e10d      	b.n	8002a22 <UART_SetConfig+0x326>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002806:	6823      	ldr	r3, [r4, #0]
 8002808:	4a87      	ldr	r2, [pc, #540]	; (8002a28 <UART_SetConfig+0x32c>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d05b      	beq.n	80028c6 <UART_SetConfig+0x1ca>
 800280e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002812:	4293      	cmp	r3, r2
 8002814:	d057      	beq.n	80028c6 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002816:	f7ff fbc5 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 800281a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800281e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002822:	6865      	ldr	r5, [r4, #4]
 8002824:	006d      	lsls	r5, r5, #1
 8002826:	fbb0 f5f5 	udiv	r5, r0, r5
 800282a:	4f80      	ldr	r7, [pc, #512]	; (8002a2c <UART_SetConfig+0x330>)
 800282c:	fba7 3505 	umull	r3, r5, r7, r5
 8002830:	096d      	lsrs	r5, r5, #5
 8002832:	012e      	lsls	r6, r5, #4
 8002834:	f7ff fbb6 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 8002838:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800283c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002840:	6865      	ldr	r5, [r4, #4]
 8002842:	006d      	lsls	r5, r5, #1
 8002844:	fbb0 f9f5 	udiv	r9, r0, r5
 8002848:	f7ff fbac 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 800284c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002850:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002854:	6865      	ldr	r5, [r4, #4]
 8002856:	006d      	lsls	r5, r5, #1
 8002858:	fbb0 f5f5 	udiv	r5, r0, r5
 800285c:	fba7 3505 	umull	r3, r5, r7, r5
 8002860:	096d      	lsrs	r5, r5, #5
 8002862:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002866:	fb08 9515 	mls	r5, r8, r5, r9
 800286a:	00ed      	lsls	r5, r5, #3
 800286c:	3532      	adds	r5, #50	; 0x32
 800286e:	fba7 3505 	umull	r3, r5, r7, r5
 8002872:	096d      	lsrs	r5, r5, #5
 8002874:	006d      	lsls	r5, r5, #1
 8002876:	f405 75f8 	and.w	r5, r5, #496	; 0x1f0
 800287a:	4435      	add	r5, r6
 800287c:	f7ff fb92 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 8002880:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002884:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002888:	6866      	ldr	r6, [r4, #4]
 800288a:	0076      	lsls	r6, r6, #1
 800288c:	fbb0 f6f6 	udiv	r6, r0, r6
 8002890:	f7ff fb88 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 8002894:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002898:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800289c:	6863      	ldr	r3, [r4, #4]
 800289e:	005b      	lsls	r3, r3, #1
 80028a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80028a4:	fba7 2303 	umull	r2, r3, r7, r3
 80028a8:	095b      	lsrs	r3, r3, #5
 80028aa:	fb08 6813 	mls	r8, r8, r3, r6
 80028ae:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 80028b2:	f108 0832 	add.w	r8, r8, #50	; 0x32
 80028b6:	fba7 3708 	umull	r3, r7, r7, r8
 80028ba:	f3c7 1742 	ubfx	r7, r7, #5, #3
 80028be:	6823      	ldr	r3, [r4, #0]
 80028c0:	442f      	add	r7, r5
 80028c2:	609f      	str	r7, [r3, #8]
 80028c4:	e0ad      	b.n	8002a22 <UART_SetConfig+0x326>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80028c6:	f7ff fb7d 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 80028ca:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80028ce:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80028d2:	6865      	ldr	r5, [r4, #4]
 80028d4:	006d      	lsls	r5, r5, #1
 80028d6:	fbb0 f5f5 	udiv	r5, r0, r5
 80028da:	4f54      	ldr	r7, [pc, #336]	; (8002a2c <UART_SetConfig+0x330>)
 80028dc:	fba7 3505 	umull	r3, r5, r7, r5
 80028e0:	096d      	lsrs	r5, r5, #5
 80028e2:	012e      	lsls	r6, r5, #4
 80028e4:	f7ff fb6e 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 80028e8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80028ec:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80028f0:	6865      	ldr	r5, [r4, #4]
 80028f2:	006d      	lsls	r5, r5, #1
 80028f4:	fbb0 f9f5 	udiv	r9, r0, r5
 80028f8:	f7ff fb64 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 80028fc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002900:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002904:	6865      	ldr	r5, [r4, #4]
 8002906:	006d      	lsls	r5, r5, #1
 8002908:	fbb0 f5f5 	udiv	r5, r0, r5
 800290c:	fba7 3505 	umull	r3, r5, r7, r5
 8002910:	096d      	lsrs	r5, r5, #5
 8002912:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002916:	fb08 9515 	mls	r5, r8, r5, r9
 800291a:	00ed      	lsls	r5, r5, #3
 800291c:	3532      	adds	r5, #50	; 0x32
 800291e:	fba7 3505 	umull	r3, r5, r7, r5
 8002922:	096d      	lsrs	r5, r5, #5
 8002924:	006d      	lsls	r5, r5, #1
 8002926:	f405 75f8 	and.w	r5, r5, #496	; 0x1f0
 800292a:	4435      	add	r5, r6
 800292c:	f7ff fb4a 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 8002930:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002934:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002938:	6866      	ldr	r6, [r4, #4]
 800293a:	0076      	lsls	r6, r6, #1
 800293c:	fbb0 f6f6 	udiv	r6, r0, r6
 8002940:	f7ff fb40 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 8002944:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002948:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800294c:	6863      	ldr	r3, [r4, #4]
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	fbb0 f3f3 	udiv	r3, r0, r3
 8002954:	fba7 2303 	umull	r2, r3, r7, r3
 8002958:	095b      	lsrs	r3, r3, #5
 800295a:	fb08 6813 	mls	r8, r8, r3, r6
 800295e:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 8002962:	f108 0832 	add.w	r8, r8, #50	; 0x32
 8002966:	fba7 3708 	umull	r3, r7, r7, r8
 800296a:	f3c7 1742 	ubfx	r7, r7, #5, #3
 800296e:	6823      	ldr	r3, [r4, #0]
 8002970:	442f      	add	r7, r5
 8002972:	609f      	str	r7, [r3, #8]
 8002974:	e055      	b.n	8002a22 <UART_SetConfig+0x326>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002976:	f7ff fb25 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 800297a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800297e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002982:	6865      	ldr	r5, [r4, #4]
 8002984:	00ad      	lsls	r5, r5, #2
 8002986:	fbb0 f5f5 	udiv	r5, r0, r5
 800298a:	4f28      	ldr	r7, [pc, #160]	; (8002a2c <UART_SetConfig+0x330>)
 800298c:	fba7 3505 	umull	r3, r5, r7, r5
 8002990:	096d      	lsrs	r5, r5, #5
 8002992:	012e      	lsls	r6, r5, #4
 8002994:	f7ff fb16 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 8002998:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800299c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80029a0:	6865      	ldr	r5, [r4, #4]
 80029a2:	00ad      	lsls	r5, r5, #2
 80029a4:	fbb0 f9f5 	udiv	r9, r0, r5
 80029a8:	f7ff fb0c 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 80029ac:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80029b0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80029b4:	6865      	ldr	r5, [r4, #4]
 80029b6:	00ad      	lsls	r5, r5, #2
 80029b8:	fbb0 f5f5 	udiv	r5, r0, r5
 80029bc:	fba7 3505 	umull	r3, r5, r7, r5
 80029c0:	096d      	lsrs	r5, r5, #5
 80029c2:	f04f 0864 	mov.w	r8, #100	; 0x64
 80029c6:	fb08 9515 	mls	r5, r8, r5, r9
 80029ca:	012d      	lsls	r5, r5, #4
 80029cc:	3532      	adds	r5, #50	; 0x32
 80029ce:	fba7 3505 	umull	r3, r5, r7, r5
 80029d2:	096d      	lsrs	r5, r5, #5
 80029d4:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 80029d8:	4435      	add	r5, r6
 80029da:	f7ff faf3 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 80029de:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80029e2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80029e6:	6866      	ldr	r6, [r4, #4]
 80029e8:	00b6      	lsls	r6, r6, #2
 80029ea:	fbb0 f6f6 	udiv	r6, r0, r6
 80029ee:	f7ff fae9 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 80029f2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80029f6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80029fa:	6863      	ldr	r3, [r4, #4]
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	fbb0 f0f3 	udiv	r0, r0, r3
 8002a02:	fba7 3000 	umull	r3, r0, r7, r0
 8002a06:	0940      	lsrs	r0, r0, #5
 8002a08:	fb08 6810 	mls	r8, r8, r0, r6
 8002a0c:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8002a10:	f108 0832 	add.w	r8, r8, #50	; 0x32
 8002a14:	fba7 3708 	umull	r3, r7, r7, r8
 8002a18:	f3c7 1743 	ubfx	r7, r7, #5, #4
 8002a1c:	6823      	ldr	r3, [r4, #0]
 8002a1e:	442f      	add	r7, r5
 8002a20:	609f      	str	r7, [r3, #8]
}
 8002a22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002a26:	bf00      	nop
 8002a28:	40011000 	.word	0x40011000
 8002a2c:	51eb851f 	.word	0x51eb851f

08002a30 <UART_WaitOnFlagUntilTimeout>:
{
 8002a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a34:	4605      	mov	r5, r0
 8002a36:	460f      	mov	r7, r1
 8002a38:	4616      	mov	r6, r2
 8002a3a:	4698      	mov	r8, r3
 8002a3c:	9c06      	ldr	r4, [sp, #24]
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8002a3e:	682b      	ldr	r3, [r5, #0]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	ea37 0303 	bics.w	r3, r7, r3
 8002a46:	bf0c      	ite	eq
 8002a48:	2301      	moveq	r3, #1
 8002a4a:	2300      	movne	r3, #0
 8002a4c:	42b3      	cmp	r3, r6
 8002a4e:	d11d      	bne.n	8002a8c <UART_WaitOnFlagUntilTimeout+0x5c>
    if(Timeout != HAL_MAX_DELAY)
 8002a50:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002a54:	d0f3      	beq.n	8002a3e <UART_WaitOnFlagUntilTimeout+0xe>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002a56:	b12c      	cbz	r4, 8002a64 <UART_WaitOnFlagUntilTimeout+0x34>
 8002a58:	f7fe fa5a 	bl	8000f10 <HAL_GetTick>
 8002a5c:	eba0 0008 	sub.w	r0, r0, r8
 8002a60:	42a0      	cmp	r0, r4
 8002a62:	d9ec      	bls.n	8002a3e <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a64:	682a      	ldr	r2, [r5, #0]
 8002a66:	68d3      	ldr	r3, [r2, #12]
 8002a68:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002a6c:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a6e:	682a      	ldr	r2, [r5, #0]
 8002a70:	6953      	ldr	r3, [r2, #20]
 8002a72:	f023 0301 	bic.w	r3, r3, #1
 8002a76:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002a78:	2320      	movs	r3, #32
 8002a7a:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002a7e:	f885 303a 	strb.w	r3, [r5, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002a82:	2300      	movs	r3, #0
 8002a84:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
        return HAL_TIMEOUT;
 8002a88:	2003      	movs	r0, #3
 8002a8a:	e000      	b.n	8002a8e <UART_WaitOnFlagUntilTimeout+0x5e>
  return HAL_OK;
 8002a8c:	2000      	movs	r0, #0
}
 8002a8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002a92 <HAL_UART_Init>:
  if(huart == NULL)
 8002a92:	b358      	cbz	r0, 8002aec <HAL_UART_Init+0x5a>
{
 8002a94:	b510      	push	{r4, lr}
 8002a96:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_RESET)
 8002a98:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002a9c:	b30b      	cbz	r3, 8002ae2 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8002a9e:	2324      	movs	r3, #36	; 0x24
 8002aa0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002aa4:	6822      	ldr	r2, [r4, #0]
 8002aa6:	68d3      	ldr	r3, [r2, #12]
 8002aa8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002aac:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002aae:	4620      	mov	r0, r4
 8002ab0:	f7ff fe24 	bl	80026fc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ab4:	6822      	ldr	r2, [r4, #0]
 8002ab6:	6913      	ldr	r3, [r2, #16]
 8002ab8:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002abc:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002abe:	6822      	ldr	r2, [r4, #0]
 8002ac0:	6953      	ldr	r3, [r2, #20]
 8002ac2:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8002ac6:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8002ac8:	6822      	ldr	r2, [r4, #0]
 8002aca:	68d3      	ldr	r3, [r2, #12]
 8002acc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002ad0:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ad2:	2000      	movs	r0, #0
 8002ad4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002ad6:	2320      	movs	r3, #32
 8002ad8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002adc:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8002ae0:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8002ae2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002ae6:	f001 fbdd 	bl	80042a4 <HAL_UART_MspInit>
 8002aea:	e7d8      	b.n	8002a9e <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8002aec:	2001      	movs	r0, #1
}
 8002aee:	4770      	bx	lr

08002af0 <HAL_UART_Transmit>:
{
 8002af0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002af4:	b082      	sub	sp, #8
 8002af6:	461e      	mov	r6, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 8002af8:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b20      	cmp	r3, #32
 8002b00:	d155      	bne.n	8002bae <HAL_UART_Transmit+0xbe>
 8002b02:	4604      	mov	r4, r0
 8002b04:	460d      	mov	r5, r1
 8002b06:	4690      	mov	r8, r2
    if((pData == NULL ) || (Size == 0)) 
 8002b08:	2900      	cmp	r1, #0
 8002b0a:	d055      	beq.n	8002bb8 <HAL_UART_Transmit+0xc8>
 8002b0c:	2a00      	cmp	r2, #0
 8002b0e:	d055      	beq.n	8002bbc <HAL_UART_Transmit+0xcc>
    __HAL_LOCK(huart);
 8002b10:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d053      	beq.n	8002bc0 <HAL_UART_Transmit+0xd0>
 8002b18:	2301      	movs	r3, #1
 8002b1a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b22:	2321      	movs	r3, #33	; 0x21
 8002b24:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002b28:	f7fe f9f2 	bl	8000f10 <HAL_GetTick>
 8002b2c:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8002b2e:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8002b32:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8002b36:	e010      	b.n	8002b5a <HAL_UART_Transmit+0x6a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b38:	9600      	str	r6, [sp, #0]
 8002b3a:	463b      	mov	r3, r7
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	2180      	movs	r1, #128	; 0x80
 8002b40:	4620      	mov	r0, r4
 8002b42:	f7ff ff75 	bl	8002a30 <UART_WaitOnFlagUntilTimeout>
 8002b46:	2800      	cmp	r0, #0
 8002b48:	d13c      	bne.n	8002bc4 <HAL_UART_Transmit+0xd4>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002b4a:	882b      	ldrh	r3, [r5, #0]
 8002b4c:	6822      	ldr	r2, [r4, #0]
 8002b4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b52:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002b54:	6923      	ldr	r3, [r4, #16]
 8002b56:	b9c3      	cbnz	r3, 8002b8a <HAL_UART_Transmit+0x9a>
          pData +=2U;
 8002b58:	3502      	adds	r5, #2
    while(huart->TxXferCount > 0U)
 8002b5a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002b5c:	b29b      	uxth	r3, r3
 8002b5e:	b1b3      	cbz	r3, 8002b8e <HAL_UART_Transmit+0x9e>
      huart->TxXferCount--;
 8002b60:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002b62:	3b01      	subs	r3, #1
 8002b64:	b29b      	uxth	r3, r3
 8002b66:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b68:	68a3      	ldr	r3, [r4, #8]
 8002b6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b6e:	d0e3      	beq.n	8002b38 <HAL_UART_Transmit+0x48>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b70:	9600      	str	r6, [sp, #0]
 8002b72:	463b      	mov	r3, r7
 8002b74:	2200      	movs	r2, #0
 8002b76:	2180      	movs	r1, #128	; 0x80
 8002b78:	4620      	mov	r0, r4
 8002b7a:	f7ff ff59 	bl	8002a30 <UART_WaitOnFlagUntilTimeout>
 8002b7e:	bb18      	cbnz	r0, 8002bc8 <HAL_UART_Transmit+0xd8>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002b80:	782a      	ldrb	r2, [r5, #0]
 8002b82:	6823      	ldr	r3, [r4, #0]
 8002b84:	605a      	str	r2, [r3, #4]
 8002b86:	3501      	adds	r5, #1
 8002b88:	e7e7      	b.n	8002b5a <HAL_UART_Transmit+0x6a>
          pData +=1U;
 8002b8a:	3501      	adds	r5, #1
 8002b8c:	e7e5      	b.n	8002b5a <HAL_UART_Transmit+0x6a>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b8e:	9600      	str	r6, [sp, #0]
 8002b90:	463b      	mov	r3, r7
 8002b92:	2200      	movs	r2, #0
 8002b94:	2140      	movs	r1, #64	; 0x40
 8002b96:	4620      	mov	r0, r4
 8002b98:	f7ff ff4a 	bl	8002a30 <UART_WaitOnFlagUntilTimeout>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	b9a8      	cbnz	r0, 8002bcc <HAL_UART_Transmit+0xdc>
      huart->gState = HAL_UART_STATE_READY;
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    return HAL_OK;
 8002bac:	e000      	b.n	8002bb0 <HAL_UART_Transmit+0xc0>
    return HAL_BUSY;
 8002bae:	2302      	movs	r3, #2
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	b002      	add	sp, #8
 8002bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e7f9      	b.n	8002bb0 <HAL_UART_Transmit+0xc0>
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e7f7      	b.n	8002bb0 <HAL_UART_Transmit+0xc0>
    __HAL_LOCK(huart);
 8002bc0:	2302      	movs	r3, #2
 8002bc2:	e7f5      	b.n	8002bb0 <HAL_UART_Transmit+0xc0>
          return HAL_TIMEOUT;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	e7f3      	b.n	8002bb0 <HAL_UART_Transmit+0xc0>
          return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e7f1      	b.n	8002bb0 <HAL_UART_Transmit+0xc0>
      return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e7ef      	b.n	8002bb0 <HAL_UART_Transmit+0xc0>

08002bd0 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8002bd0:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	2b20      	cmp	r3, #32
 8002bd8:	d11b      	bne.n	8002c12 <HAL_UART_Receive_IT+0x42>
    if((pData == NULL ) || (Size == 0)) 
 8002bda:	b1e1      	cbz	r1, 8002c16 <HAL_UART_Receive_IT+0x46>
 8002bdc:	b1ea      	cbz	r2, 8002c1a <HAL_UART_Receive_IT+0x4a>
    __HAL_LOCK(huart);
 8002bde:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d01b      	beq.n	8002c1e <HAL_UART_Receive_IT+0x4e>
    huart->pRxBuffPtr = pData;
 8002be6:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8002be8:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002bea:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bec:	2300      	movs	r3, #0
 8002bee:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002bf0:	2222      	movs	r2, #34	; 0x22
 8002bf2:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UNLOCK(huart);
 8002bf6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bfa:	6801      	ldr	r1, [r0, #0]
 8002bfc:	694a      	ldr	r2, [r1, #20]
 8002bfe:	f042 0201 	orr.w	r2, r2, #1
 8002c02:	614a      	str	r2, [r1, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002c04:	6801      	ldr	r1, [r0, #0]
 8002c06:	68ca      	ldr	r2, [r1, #12]
 8002c08:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8002c0c:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 8002c0e:	4618      	mov	r0, r3
 8002c10:	4770      	bx	lr
    return HAL_BUSY; 
 8002c12:	2002      	movs	r0, #2
 8002c14:	4770      	bx	lr
      return HAL_ERROR;
 8002c16:	2001      	movs	r0, #1
 8002c18:	4770      	bx	lr
 8002c1a:	2001      	movs	r0, #1
 8002c1c:	4770      	bx	lr
    __HAL_LOCK(huart);
 8002c1e:	2002      	movs	r0, #2
}
 8002c20:	4770      	bx	lr

08002c22 <HAL_UART_TxCpltCallback>:
}
 8002c22:	4770      	bx	lr

08002c24 <UART_EndTransmit_IT>:
{
 8002c24:	b508      	push	{r3, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002c26:	6801      	ldr	r1, [r0, #0]
 8002c28:	68cb      	ldr	r3, [r1, #12]
 8002c2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c2e:	60cb      	str	r3, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002c30:	2320      	movs	r3, #32
 8002c32:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002c36:	f7ff fff4 	bl	8002c22 <HAL_UART_TxCpltCallback>
}
 8002c3a:	2000      	movs	r0, #0
 8002c3c:	bd08      	pop	{r3, pc}

08002c3e <UART_Receive_IT>:
{
 8002c3e:	b508      	push	{r3, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002c40:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	2b22      	cmp	r3, #34	; 0x22
 8002c48:	d140      	bne.n	8002ccc <UART_Receive_IT+0x8e>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002c4a:	6883      	ldr	r3, [r0, #8]
 8002c4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c50:	d00e      	beq.n	8002c70 <UART_Receive_IT+0x32>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002c52:	6903      	ldr	r3, [r0, #16]
 8002c54:	bb03      	cbnz	r3, 8002c98 <UART_Receive_IT+0x5a>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002c56:	6803      	ldr	r3, [r0, #0]
 8002c58:	685a      	ldr	r2, [r3, #4]
 8002c5a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002c5c:	1c59      	adds	r1, r3, #1
 8002c5e:	6281      	str	r1, [r0, #40]	; 0x28
 8002c60:	701a      	strb	r2, [r3, #0]
    if(--huart->RxXferCount == 0U)
 8002c62:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8002c64:	3b01      	subs	r3, #1
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8002c6a:	b1f3      	cbz	r3, 8002caa <UART_Receive_IT+0x6c>
    return HAL_OK;
 8002c6c:	2000      	movs	r0, #0
 8002c6e:	e02e      	b.n	8002cce <UART_Receive_IT+0x90>
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8002c70:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002c72:	6903      	ldr	r3, [r0, #16]
 8002c74:	b943      	cbnz	r3, 8002c88 <UART_Receive_IT+0x4a>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002c76:	6803      	ldr	r3, [r0, #0]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c7e:	8013      	strh	r3, [r2, #0]
        huart->pRxBuffPtr += 2U;
 8002c80:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002c82:	3302      	adds	r3, #2
 8002c84:	6283      	str	r3, [r0, #40]	; 0x28
 8002c86:	e7ec      	b.n	8002c62 <UART_Receive_IT+0x24>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002c88:	6803      	ldr	r3, [r0, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	8013      	strh	r3, [r2, #0]
        huart->pRxBuffPtr += 1U;
 8002c90:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002c92:	3301      	adds	r3, #1
 8002c94:	6283      	str	r3, [r0, #40]	; 0x28
 8002c96:	e7e4      	b.n	8002c62 <UART_Receive_IT+0x24>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c98:	6803      	ldr	r3, [r0, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8002c9e:	1c51      	adds	r1, r2, #1
 8002ca0:	6281      	str	r1, [r0, #40]	; 0x28
 8002ca2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ca6:	7013      	strb	r3, [r2, #0]
 8002ca8:	e7db      	b.n	8002c62 <UART_Receive_IT+0x24>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002caa:	6802      	ldr	r2, [r0, #0]
 8002cac:	68d3      	ldr	r3, [r2, #12]
 8002cae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002cb2:	60d3      	str	r3, [r2, #12]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cb4:	6802      	ldr	r2, [r0, #0]
 8002cb6:	6953      	ldr	r3, [r2, #20]
 8002cb8:	f023 0301 	bic.w	r3, r3, #1
 8002cbc:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002cbe:	2320      	movs	r3, #32
 8002cc0:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002cc4:	f000 fb18 	bl	80032f8 <HAL_UART_RxCpltCallback>
      return HAL_OK;
 8002cc8:	2000      	movs	r0, #0
 8002cca:	e000      	b.n	8002cce <UART_Receive_IT+0x90>
    return HAL_BUSY;
 8002ccc:	2002      	movs	r0, #2
}
 8002cce:	bd08      	pop	{r3, pc}

08002cd0 <HAL_UART_ErrorCallback>:
}
 8002cd0:	4770      	bx	lr
	...

08002cd4 <HAL_UART_IRQHandler>:
{
 8002cd4:	b510      	push	{r4, lr}
 8002cd6:	4604      	mov	r4, r0
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002cd8:	6802      	ldr	r2, [r0, #0]
 8002cda:	6813      	ldr	r3, [r2, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002cdc:	68d1      	ldr	r1, [r2, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002cde:	6952      	ldr	r2, [r2, #20]
  if(errorflags == RESET)
 8002ce0:	f013 000f 	ands.w	r0, r3, #15
 8002ce4:	d105      	bne.n	8002cf2 <HAL_UART_IRQHandler+0x1e>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002ce6:	f013 0f20 	tst.w	r3, #32
 8002cea:	d002      	beq.n	8002cf2 <HAL_UART_IRQHandler+0x1e>
 8002cec:	f011 0f20 	tst.w	r1, #32
 8002cf0:	d153      	bne.n	8002d9a <HAL_UART_IRQHandler+0xc6>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002cf2:	2800      	cmp	r0, #0
 8002cf4:	d067      	beq.n	8002dc6 <HAL_UART_IRQHandler+0xf2>
 8002cf6:	f012 0201 	ands.w	r2, r2, #1
 8002cfa:	d102      	bne.n	8002d02 <HAL_UART_IRQHandler+0x2e>
 8002cfc:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002d00:	d061      	beq.n	8002dc6 <HAL_UART_IRQHandler+0xf2>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002d02:	f013 0f01 	tst.w	r3, #1
 8002d06:	d006      	beq.n	8002d16 <HAL_UART_IRQHandler+0x42>
 8002d08:	f411 7f80 	tst.w	r1, #256	; 0x100
 8002d0c:	d003      	beq.n	8002d16 <HAL_UART_IRQHandler+0x42>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d0e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002d10:	f040 0001 	orr.w	r0, r0, #1
 8002d14:	63e0      	str	r0, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d16:	f013 0f04 	tst.w	r3, #4
 8002d1a:	d004      	beq.n	8002d26 <HAL_UART_IRQHandler+0x52>
 8002d1c:	b11a      	cbz	r2, 8002d26 <HAL_UART_IRQHandler+0x52>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002d1e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002d20:	f040 0002 	orr.w	r0, r0, #2
 8002d24:	63e0      	str	r0, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d26:	f013 0f02 	tst.w	r3, #2
 8002d2a:	d004      	beq.n	8002d36 <HAL_UART_IRQHandler+0x62>
 8002d2c:	b11a      	cbz	r2, 8002d36 <HAL_UART_IRQHandler+0x62>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d2e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002d30:	f040 0004 	orr.w	r0, r0, #4
 8002d34:	63e0      	str	r0, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d36:	f013 0f08 	tst.w	r3, #8
 8002d3a:	d004      	beq.n	8002d46 <HAL_UART_IRQHandler+0x72>
 8002d3c:	b11a      	cbz	r2, 8002d46 <HAL_UART_IRQHandler+0x72>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d3e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002d40:	f042 0208 	orr.w	r2, r2, #8
 8002d44:	63e2      	str	r2, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d46:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002d48:	2a00      	cmp	r2, #0
 8002d4a:	d048      	beq.n	8002dde <HAL_UART_IRQHandler+0x10a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d4c:	f013 0f20 	tst.w	r3, #32
 8002d50:	d002      	beq.n	8002d58 <HAL_UART_IRQHandler+0x84>
 8002d52:	f011 0f20 	tst.w	r1, #32
 8002d56:	d124      	bne.n	8002da2 <HAL_UART_IRQHandler+0xce>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002d58:	6823      	ldr	r3, [r4, #0]
 8002d5a:	695b      	ldr	r3, [r3, #20]
 8002d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002d60:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002d62:	f012 0f08 	tst.w	r2, #8
 8002d66:	d100      	bne.n	8002d6a <HAL_UART_IRQHandler+0x96>
 8002d68:	b33b      	cbz	r3, 8002dba <HAL_UART_IRQHandler+0xe6>
        UART_EndRxTransfer(huart);
 8002d6a:	4620      	mov	r0, r4
 8002d6c:	f7ff fc83 	bl	8002676 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d70:	6823      	ldr	r3, [r4, #0]
 8002d72:	695a      	ldr	r2, [r3, #20]
 8002d74:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002d78:	d01b      	beq.n	8002db2 <HAL_UART_IRQHandler+0xde>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d7a:	695a      	ldr	r2, [r3, #20]
 8002d7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d80:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002d82:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002d84:	b18b      	cbz	r3, 8002daa <HAL_UART_IRQHandler+0xd6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d86:	4a1a      	ldr	r2, [pc, #104]	; (8002df0 <HAL_UART_IRQHandler+0x11c>)
 8002d88:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d8a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002d8c:	f7fe fd2b 	bl	80017e6 <HAL_DMA_Abort_IT>
 8002d90:	b328      	cbz	r0, 8002dde <HAL_UART_IRQHandler+0x10a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d92:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002d94:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002d96:	4798      	blx	r3
 8002d98:	e021      	b.n	8002dde <HAL_UART_IRQHandler+0x10a>
      UART_Receive_IT(huart);
 8002d9a:	4620      	mov	r0, r4
 8002d9c:	f7ff ff4f 	bl	8002c3e <UART_Receive_IT>
      return;
 8002da0:	e01d      	b.n	8002dde <HAL_UART_IRQHandler+0x10a>
        UART_Receive_IT(huart);
 8002da2:	4620      	mov	r0, r4
 8002da4:	f7ff ff4b 	bl	8002c3e <UART_Receive_IT>
 8002da8:	e7d6      	b.n	8002d58 <HAL_UART_IRQHandler+0x84>
            HAL_UART_ErrorCallback(huart);
 8002daa:	4620      	mov	r0, r4
 8002dac:	f7ff ff90 	bl	8002cd0 <HAL_UART_ErrorCallback>
 8002db0:	e015      	b.n	8002dde <HAL_UART_IRQHandler+0x10a>
          HAL_UART_ErrorCallback(huart);
 8002db2:	4620      	mov	r0, r4
 8002db4:	f7ff ff8c 	bl	8002cd0 <HAL_UART_ErrorCallback>
 8002db8:	e011      	b.n	8002dde <HAL_UART_IRQHandler+0x10a>
        HAL_UART_ErrorCallback(huart);
 8002dba:	4620      	mov	r0, r4
 8002dbc:	f7ff ff88 	bl	8002cd0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	63e3      	str	r3, [r4, #60]	; 0x3c
 8002dc4:	e00b      	b.n	8002dde <HAL_UART_IRQHandler+0x10a>
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002dc6:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002dca:	d002      	beq.n	8002dd2 <HAL_UART_IRQHandler+0xfe>
 8002dcc:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002dd0:	d106      	bne.n	8002de0 <HAL_UART_IRQHandler+0x10c>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002dd2:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002dd6:	d002      	beq.n	8002dde <HAL_UART_IRQHandler+0x10a>
 8002dd8:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002ddc:	d104      	bne.n	8002de8 <HAL_UART_IRQHandler+0x114>
}
 8002dde:	bd10      	pop	{r4, pc}
    UART_Transmit_IT(huart);
 8002de0:	4620      	mov	r0, r4
 8002de2:	f7ff fc56 	bl	8002692 <UART_Transmit_IT>
    return;
 8002de6:	e7fa      	b.n	8002dde <HAL_UART_IRQHandler+0x10a>
    UART_EndTransmit_IT(huart);
 8002de8:	4620      	mov	r0, r4
 8002dea:	f7ff ff1b 	bl	8002c24 <UART_EndTransmit_IT>
    return;
 8002dee:	e7f6      	b.n	8002dde <HAL_UART_IRQHandler+0x10a>
 8002df0:	08002df5 	.word	0x08002df5

08002df4 <UART_DMAAbortOnError>:
{
 8002df4:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002df6:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8002dfc:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002dfe:	f7ff ff67 	bl	8002cd0 <HAL_UART_ErrorCallback>
}
 8002e02:	bd08      	pop	{r3, pc}

08002e04 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8002e04:	b508      	push	{r3, lr}

  hcan1.Instance = CAN1;
 8002e06:	480f      	ldr	r0, [pc, #60]	; (8002e44 <MX_CAN1_Init+0x40>)
 8002e08:	4b0f      	ldr	r3, [pc, #60]	; (8002e48 <MX_CAN1_Init+0x44>)
 8002e0a:	6003      	str	r3, [r0, #0]
  hcan1.Init.Prescaler = 7;
 8002e0c:	2307      	movs	r3, #7
 8002e0e:	6043      	str	r3, [r0, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002e10:	2300      	movs	r3, #0
 8002e12:	6083      	str	r3, [r0, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002e14:	60c3      	str	r3, [r0, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8002e16:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002e1a:	6102      	str	r2, [r0, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8002e1c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002e20:	6142      	str	r2, [r0, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002e22:	7603      	strb	r3, [r0, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8002e24:	7643      	strb	r3, [r0, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002e26:	7683      	strb	r3, [r0, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8002e28:	2201      	movs	r2, #1
 8002e2a:	76c2      	strb	r2, [r0, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002e2c:	7703      	strb	r3, [r0, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8002e2e:	7742      	strb	r2, [r0, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002e30:	f7fe f888 	bl	8000f44 <HAL_CAN_Init>
 8002e34:	b900      	cbnz	r0, 8002e38 <MX_CAN1_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 8002e36:	bd08      	pop	{r3, pc}
    _Error_Handler(__FILE__, __LINE__);
 8002e38:	2146      	movs	r1, #70	; 0x46
 8002e3a:	4804      	ldr	r0, [pc, #16]	; (8002e4c <MX_CAN1_Init+0x48>)
 8002e3c:	f000 fc9c 	bl	8003778 <_Error_Handler>
}
 8002e40:	e7f9      	b.n	8002e36 <MX_CAN1_Init+0x32>
 8002e42:	bf00      	nop
 8002e44:	20000060 	.word	0x20000060
 8002e48:	40006400 	.word	0x40006400
 8002e4c:	080044bc 	.word	0x080044bc

08002e50 <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8002e50:	b508      	push	{r3, lr}

  hcan2.Instance = CAN2;
 8002e52:	480f      	ldr	r0, [pc, #60]	; (8002e90 <MX_CAN2_Init+0x40>)
 8002e54:	4b0f      	ldr	r3, [pc, #60]	; (8002e94 <MX_CAN2_Init+0x44>)
 8002e56:	6003      	str	r3, [r0, #0]
  hcan2.Init.Prescaler = 7;
 8002e58:	2307      	movs	r3, #7
 8002e5a:	6043      	str	r3, [r0, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	6083      	str	r3, [r0, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002e60:	60c3      	str	r3, [r0, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 8002e62:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002e66:	6102      	str	r2, [r0, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 8002e68:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002e6c:	6142      	str	r2, [r0, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8002e6e:	7603      	strb	r3, [r0, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8002e70:	7643      	strb	r3, [r0, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8002e72:	7683      	strb	r3, [r0, #26]
  hcan2.Init.AutoRetransmission = ENABLE;
 8002e74:	2201      	movs	r2, #1
 8002e76:	76c2      	strb	r2, [r0, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8002e78:	7703      	strb	r3, [r0, #28]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 8002e7a:	7742      	strb	r2, [r0, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8002e7c:	f7fe f862 	bl	8000f44 <HAL_CAN_Init>
 8002e80:	b900      	cbnz	r0, 8002e84 <MX_CAN2_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 8002e82:	bd08      	pop	{r3, pc}
    _Error_Handler(__FILE__, __LINE__);
 8002e84:	215c      	movs	r1, #92	; 0x5c
 8002e86:	4804      	ldr	r0, [pc, #16]	; (8002e98 <MX_CAN2_Init+0x48>)
 8002e88:	f000 fc76 	bl	8003778 <_Error_Handler>
}
 8002e8c:	e7f9      	b.n	8002e82 <MX_CAN2_Init+0x32>
 8002e8e:	bf00      	nop
 8002e90:	20000038 	.word	0x20000038
 8002e94:	40006800 	.word	0x40006800
 8002e98:	080044bc 	.word	0x080044bc

08002e9c <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8002e9c:	b510      	push	{r4, lr}
 8002e9e:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct;
  if(canHandle->Instance==CAN1)
 8002ea0:	6803      	ldr	r3, [r0, #0]
 8002ea2:	4a3c      	ldr	r2, [pc, #240]	; (8002f94 <HAL_CAN_MspInit+0xf8>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d004      	beq.n	8002eb2 <HAL_CAN_MspInit+0x16>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
  else if(canHandle->Instance==CAN2)
 8002ea8:	4a3b      	ldr	r2, [pc, #236]	; (8002f98 <HAL_CAN_MspInit+0xfc>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d032      	beq.n	8002f14 <HAL_CAN_MspInit+0x78>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8002eae:	b008      	add	sp, #32
 8002eb0:	bd10      	pop	{r4, pc}
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002eb2:	4a3a      	ldr	r2, [pc, #232]	; (8002f9c <HAL_CAN_MspInit+0x100>)
 8002eb4:	6813      	ldr	r3, [r2, #0]
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d01d      	beq.n	8002efa <HAL_CAN_MspInit+0x5e>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec2:	2202      	movs	r2, #2
 8002ec4:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec6:	2400      	movs	r4, #0
 8002ec8:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eca:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002ecc:	2309      	movs	r3, #9
 8002ece:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ed0:	a903      	add	r1, sp, #12
 8002ed2:	4833      	ldr	r0, [pc, #204]	; (8002fa0 <HAL_CAN_MspInit+0x104>)
 8002ed4:	f7fe fc9a 	bl	800180c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8002ed8:	4622      	mov	r2, r4
 8002eda:	4621      	mov	r1, r4
 8002edc:	2014      	movs	r0, #20
 8002ede:	f7fe fc17 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002ee2:	2014      	movs	r0, #20
 8002ee4:	f7fe fc48 	bl	8001778 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8002ee8:	4622      	mov	r2, r4
 8002eea:	4621      	mov	r1, r4
 8002eec:	2015      	movs	r0, #21
 8002eee:	f7fe fc0f 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8002ef2:	2015      	movs	r0, #21
 8002ef4:	f7fe fc40 	bl	8001778 <HAL_NVIC_EnableIRQ>
 8002ef8:	e7d9      	b.n	8002eae <HAL_CAN_MspInit+0x12>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002efa:	2300      	movs	r3, #0
 8002efc:	9300      	str	r3, [sp, #0]
 8002efe:	4b29      	ldr	r3, [pc, #164]	; (8002fa4 <HAL_CAN_MspInit+0x108>)
 8002f00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f02:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002f06:	641a      	str	r2, [r3, #64]	; 0x40
 8002f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f0e:	9300      	str	r3, [sp, #0]
 8002f10:	9b00      	ldr	r3, [sp, #0]
 8002f12:	e7d4      	b.n	8002ebe <HAL_CAN_MspInit+0x22>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8002f14:	2300      	movs	r3, #0
 8002f16:	9301      	str	r3, [sp, #4]
 8002f18:	4b22      	ldr	r3, [pc, #136]	; (8002fa4 <HAL_CAN_MspInit+0x108>)
 8002f1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f1c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002f20:	641a      	str	r2, [r3, #64]	; 0x40
 8002f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f24:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f28:	9301      	str	r3, [sp, #4]
 8002f2a:	9b01      	ldr	r3, [sp, #4]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8002f2c:	4a1b      	ldr	r2, [pc, #108]	; (8002f9c <HAL_CAN_MspInit+0x100>)
 8002f2e:	6813      	ldr	r3, [r2, #0]
 8002f30:	3301      	adds	r3, #1
 8002f32:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d01f      	beq.n	8002f78 <HAL_CAN_MspInit+0xdc>
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002f38:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002f3c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f3e:	2302      	movs	r3, #2
 8002f40:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f42:	2400      	movs	r4, #0
 8002f44:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f46:	2303      	movs	r3, #3
 8002f48:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8002f4a:	2309      	movs	r3, #9
 8002f4c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f4e:	a903      	add	r1, sp, #12
 8002f50:	4815      	ldr	r0, [pc, #84]	; (8002fa8 <HAL_CAN_MspInit+0x10c>)
 8002f52:	f7fe fc5b 	bl	800180c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8002f56:	4622      	mov	r2, r4
 8002f58:	4621      	mov	r1, r4
 8002f5a:	2040      	movs	r0, #64	; 0x40
 8002f5c:	f7fe fbd8 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8002f60:	2040      	movs	r0, #64	; 0x40
 8002f62:	f7fe fc09 	bl	8001778 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8002f66:	4622      	mov	r2, r4
 8002f68:	4621      	mov	r1, r4
 8002f6a:	2041      	movs	r0, #65	; 0x41
 8002f6c:	f7fe fbd0 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8002f70:	2041      	movs	r0, #65	; 0x41
 8002f72:	f7fe fc01 	bl	8001778 <HAL_NVIC_EnableIRQ>
}
 8002f76:	e79a      	b.n	8002eae <HAL_CAN_MspInit+0x12>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002f78:	2300      	movs	r3, #0
 8002f7a:	9302      	str	r3, [sp, #8]
 8002f7c:	4b09      	ldr	r3, [pc, #36]	; (8002fa4 <HAL_CAN_MspInit+0x108>)
 8002f7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f80:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002f84:	641a      	str	r2, [r3, #64]	; 0x40
 8002f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f8c:	9302      	str	r3, [sp, #8]
 8002f8e:	9b02      	ldr	r3, [sp, #8]
 8002f90:	e7d2      	b.n	8002f38 <HAL_CAN_MspInit+0x9c>
 8002f92:	bf00      	nop
 8002f94:	40006400 	.word	0x40006400
 8002f98:	40006800 	.word	0x40006800
 8002f9c:	20000028 	.word	0x20000028
 8002fa0:	40020c00 	.word	0x40020c00
 8002fa4:	40023800 	.word	0x40023800
 8002fa8:	40020400 	.word	0x40020400

08002fac <initCanFilter>:
  /* USER CODE END CAN2_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void initCanFilter() {
 8002fac:	b510      	push	{r4, lr}
 8002fae:	b08a      	sub	sp, #40	; 0x28
	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterBank = 0;
 8002fb0:	2400      	movs	r4, #0
 8002fb2:	9405      	str	r4, [sp, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8002fb4:	9406      	str	r4, [sp, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	9307      	str	r3, [sp, #28]
	sFilterConfig.FilterIdHigh = 0x0000;
 8002fba:	9400      	str	r4, [sp, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8002fbc:	9401      	str	r4, [sp, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 8002fbe:	9402      	str	r4, [sp, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8002fc0:	9403      	str	r4, [sp, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002fc2:	9404      	str	r4, [sp, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8002fc4:	9308      	str	r3, [sp, #32]
	sFilterConfig.SlaveStartFilterBank = 0;
 8002fc6:	9409      	str	r4, [sp, #36]	; 0x24

	HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8002fc8:	4669      	mov	r1, sp
 8002fca:	4805      	ldr	r0, [pc, #20]	; (8002fe0 <initCanFilter+0x34>)
 8002fcc:	f7fe f860 	bl	8001090 <HAL_CAN_ConfigFilter>

	sFilterConfig.SlaveStartFilterBank = 0;
 8002fd0:	9409      	str	r4, [sp, #36]	; 0x24
	sFilterConfig.FilterBank = 0;
 8002fd2:	9405      	str	r4, [sp, #20]

	HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig);
 8002fd4:	4669      	mov	r1, sp
 8002fd6:	4803      	ldr	r0, [pc, #12]	; (8002fe4 <initCanFilter+0x38>)
 8002fd8:	f7fe f85a 	bl	8001090 <HAL_CAN_ConfigFilter>
}
 8002fdc:	b00a      	add	sp, #40	; 0x28
 8002fde:	bd10      	pop	{r4, pc}
 8002fe0:	20000060 	.word	0x20000060
 8002fe4:	20000038 	.word	0x20000038

08002fe8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fec:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002fee:	2400      	movs	r4, #0
 8002ff0:	9400      	str	r4, [sp, #0]
 8002ff2:	4b3e      	ldr	r3, [pc, #248]	; (80030ec <MX_GPIO_Init+0x104>)
 8002ff4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ff6:	f042 0210 	orr.w	r2, r2, #16
 8002ffa:	631a      	str	r2, [r3, #48]	; 0x30
 8002ffc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ffe:	f002 0210 	and.w	r2, r2, #16
 8003002:	9200      	str	r2, [sp, #0]
 8003004:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003006:	9401      	str	r4, [sp, #4]
 8003008:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800300a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800300e:	631a      	str	r2, [r3, #48]	; 0x30
 8003010:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003012:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8003016:	9201      	str	r2, [sp, #4]
 8003018:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800301a:	9402      	str	r4, [sp, #8]
 800301c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800301e:	f042 0201 	orr.w	r2, r2, #1
 8003022:	631a      	str	r2, [r3, #48]	; 0x30
 8003024:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003026:	f002 0201 	and.w	r2, r2, #1
 800302a:	9202      	str	r2, [sp, #8]
 800302c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800302e:	9403      	str	r4, [sp, #12]
 8003030:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003032:	f042 0202 	orr.w	r2, r2, #2
 8003036:	631a      	str	r2, [r3, #48]	; 0x30
 8003038:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800303a:	f002 0202 	and.w	r2, r2, #2
 800303e:	9203      	str	r2, [sp, #12]
 8003040:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003042:	9404      	str	r4, [sp, #16]
 8003044:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003046:	f042 0208 	orr.w	r2, r2, #8
 800304a:	631a      	str	r2, [r3, #48]	; 0x30
 800304c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800304e:	f002 0208 	and.w	r2, r2, #8
 8003052:	9204      	str	r2, [sp, #16]
 8003054:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003056:	9405      	str	r4, [sp, #20]
 8003058:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800305a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800305e:	631a      	str	r2, [r3, #48]	; 0x30
 8003060:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003062:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8003066:	9205      	str	r2, [sp, #20]
 8003068:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800306a:	9406      	str	r4, [sp, #24]
 800306c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800306e:	f042 0220 	orr.w	r2, r2, #32
 8003072:	631a      	str	r2, [r3, #48]	; 0x30
 8003074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003076:	f003 0320 	and.w	r3, r3, #32
 800307a:	9306      	str	r3, [sp, #24]
 800307c:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin, GPIO_PIN_RESET);
 800307e:	f8df 8078 	ldr.w	r8, [pc, #120]	; 80030f8 <MX_GPIO_Init+0x110>
 8003082:	4622      	mov	r2, r4
 8003084:	213c      	movs	r1, #60	; 0x3c
 8003086:	4640      	mov	r0, r8
 8003088:	f7fe fcb0 	bl	80019ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SPI_MPU_CS_Pin|LED_G_Pin, GPIO_PIN_SET);
 800308c:	4f18      	ldr	r7, [pc, #96]	; (80030f0 <MX_GPIO_Init+0x108>)
 800308e:	2201      	movs	r2, #1
 8003090:	f244 0140 	movw	r1, #16448	; 0x4040
 8003094:	4638      	mov	r0, r7
 8003096:	f7fe fca9 	bl	80019ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);
 800309a:	4e16      	ldr	r6, [pc, #88]	; (80030f4 <MX_GPIO_Init+0x10c>)
 800309c:	2201      	movs	r2, #1
 800309e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80030a2:	4630      	mov	r0, r6
 80030a4:	f7fe fca2 	bl	80019ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PHPin PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin;
 80030a8:	233c      	movs	r3, #60	; 0x3c
 80030aa:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030ac:	2501      	movs	r5, #1
 80030ae:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b0:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030b2:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80030b4:	a907      	add	r1, sp, #28
 80030b6:	4640      	mov	r0, r8
 80030b8:	f7fe fba8 	bl	800180c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = SPI_MPU_CS_Pin|LED_G_Pin;
 80030bc:	f244 0340 	movw	r3, #16448	; 0x4040
 80030c0:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030c2:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c4:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030c6:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80030c8:	a907      	add	r1, sp, #28
 80030ca:	4638      	mov	r0, r7
 80030cc:	f7fe fb9e 	bl	800180c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_R_Pin;
 80030d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80030d4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030d6:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d8:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030da:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 80030dc:	a907      	add	r1, sp, #28
 80030de:	4630      	mov	r0, r6
 80030e0:	f7fe fb94 	bl	800180c <HAL_GPIO_Init>

}
 80030e4:	b00c      	add	sp, #48	; 0x30
 80030e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80030ea:	bf00      	nop
 80030ec:	40023800 	.word	0x40023800
 80030f0:	40021400 	.word	0x40021400
 80030f4:	40021000 	.word	0x40021000
 80030f8:	40021c00 	.word	0x40021c00

080030fc <setDispUartHandler>:
#include<math.h>

UART_HandleTypeDef *huartx;

void setDispUartHandler(UART_HandleTypeDef *h) {
	huartx = h;
 80030fc:	4b01      	ldr	r3, [pc, #4]	; (8003104 <setDispUartHandler+0x8>)
 80030fe:	6018      	str	r0, [r3, #0]
}
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	20000274 	.word	0x20000274

08003108 <txd>:

//SCI1Ff[^M
void txd(unsigned char D){
 8003108:	b500      	push	{lr}
 800310a:	b083      	sub	sp, #12
 800310c:	a902      	add	r1, sp, #8
 800310e:	f801 0d01 	strb.w	r0, [r1, #-1]!
	HAL_UART_Transmit(huartx, &D, 1, 0xffff);
 8003112:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003116:	2201      	movs	r2, #1
 8003118:	4803      	ldr	r0, [pc, #12]	; (8003128 <txd+0x20>)
 800311a:	6800      	ldr	r0, [r0, #0]
 800311c:	f7ff fce8 	bl	8002af0 <HAL_UART_Transmit>
	return;
}
 8003120:	b003      	add	sp, #12
 8003122:	f85d fb04 	ldr.w	pc, [sp], #4
 8003126:	bf00      	nop
 8003128:	20000274 	.word	0x20000274

0800312c <txvalue0>:

//SCI1FlAXL[R[hM
void txvalue0(unsigned char D){
 800312c:	b510      	push	{r4, lr}
 800312e:	4604      	mov	r4, r0
	if(D>=10)txd(0x3F);
 8003130:	2809      	cmp	r0, #9
 8003132:	d808      	bhi.n	8003146 <txvalue0+0x1a>
	D = D+48;
 8003134:	f104 0030 	add.w	r0, r4, #48	; 0x30
	txd(D);
 8003138:	b2c0      	uxtb	r0, r0
 800313a:	f7ff ffe5 	bl	8003108 <txd>
	HAL_Delay(1);
 800313e:	2001      	movs	r0, #1
 8003140:	f7fd feec 	bl	8000f1c <HAL_Delay>
	return;
}
 8003144:	bd10      	pop	{r4, pc}
	if(D>=10)txd(0x3F);
 8003146:	203f      	movs	r0, #63	; 0x3f
 8003148:	f7ff ffde 	bl	8003108 <txd>
 800314c:	e7f2      	b.n	8003134 <txvalue0+0x8>

0800314e <dnl>:

//SCI1FDISPs
void dnl(){
 800314e:	b508      	push	{r3, lr}
	txd(0x0D);
 8003150:	200d      	movs	r0, #13
 8003152:	f7ff ffd9 	bl	8003108 <txd>
	return;
}
 8003156:	bd08      	pop	{r3, pc}

08003158 <string>:

//SCI1FM
void string(char *TXDATA){
 8003158:	b510      	push	{r4, lr}
 800315a:	4604      	mov	r4, r0
	txd(0x20);
 800315c:	2020      	movs	r0, #32
 800315e:	f7ff ffd3 	bl	8003108 <txd>
	while(*TXDATA != '\0'){
 8003162:	e002      	b.n	800316a <string+0x12>
		txd(*TXDATA);
 8003164:	f7ff ffd0 	bl	8003108 <txd>
		TXDATA++;
 8003168:	3401      	adds	r4, #1
	while(*TXDATA != '\0'){
 800316a:	7820      	ldrb	r0, [r4, #0]
 800316c:	2800      	cmp	r0, #0
 800316e:	d1f9      	bne.n	8003164 <string+0xc>
	}
	return;
}
 8003170:	bd10      	pop	{r4, pc}
 8003172:	0000      	movs	r0, r0
 8003174:	0000      	movs	r0, r0
	...

08003178 <advancedDisp>:

//disp(\, x(\))
int advancedDisp(double opr, int pre){
 8003178:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800317c:	ec55 4b10 	vmov	r4, r5, d0
 8003180:	4682      	mov	sl, r0
	unsigned char digitNum[15], i;
	double scanningDigit = 10000.0;
	if(100000 < opr || opr < -100000 || 15 < pre)return -1;
 8003182:	a357      	add	r3, pc, #348	; (adr r3, 80032e0 <advancedDisp+0x168>)
 8003184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003188:	ee10 0a10 	vmov	r0, s0
 800318c:	4629      	mov	r1, r5
 800318e:	f7fd fc7b 	bl	8000a88 <__aeabi_dcmpgt>
 8003192:	2800      	cmp	r0, #0
 8003194:	f040 8090 	bne.w	80032b8 <advancedDisp+0x140>
 8003198:	a353      	add	r3, pc, #332	; (adr r3, 80032e8 <advancedDisp+0x170>)
 800319a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800319e:	4620      	mov	r0, r4
 80031a0:	4629      	mov	r1, r5
 80031a2:	f7fd fc53 	bl	8000a4c <__aeabi_dcmplt>
 80031a6:	2800      	cmp	r0, #0
 80031a8:	f040 8089 	bne.w	80032be <advancedDisp+0x146>
 80031ac:	f1ba 0f0f 	cmp.w	sl, #15
 80031b0:	f300 8088 	bgt.w	80032c4 <advancedDisp+0x14c>
	txd(0x20);
 80031b4:	2020      	movs	r0, #32
 80031b6:	f7ff ffa7 	bl	8003108 <txd>
	if(opr < 0){
 80031ba:	2200      	movs	r2, #0
 80031bc:	2300      	movs	r3, #0
 80031be:	4620      	mov	r0, r4
 80031c0:	4629      	mov	r1, r5
 80031c2:	f7fd fc43 	bl	8000a4c <__aeabi_dcmplt>
 80031c6:	b9f0      	cbnz	r0, 8003206 <advancedDisp+0x8e>
int advancedDisp(double opr, int pre){
 80031c8:	a749      	add	r7, pc, #292	; (adr r7, 80032f0 <advancedDisp+0x178>)
 80031ca:	e9d7 6700 	ldrd	r6, r7, [r7]
		txd(0x2D);//}CiXM
		opr *= -1;
	}
	while(((opr/scanningDigit)<1) && (scanningDigit != 1))scanningDigit /= 10.0;
 80031ce:	4632      	mov	r2, r6
 80031d0:	463b      	mov	r3, r7
 80031d2:	4620      	mov	r0, r4
 80031d4:	4629      	mov	r1, r5
 80031d6:	f7fd faf1 	bl	80007bc <__aeabi_ddiv>
 80031da:	2200      	movs	r2, #0
 80031dc:	4b3e      	ldr	r3, [pc, #248]	; (80032d8 <advancedDisp+0x160>)
 80031de:	f7fd fc35 	bl	8000a4c <__aeabi_dcmplt>
 80031e2:	2800      	cmp	r0, #0
 80031e4:	d050      	beq.n	8003288 <advancedDisp+0x110>
 80031e6:	2200      	movs	r2, #0
 80031e8:	4b3b      	ldr	r3, [pc, #236]	; (80032d8 <advancedDisp+0x160>)
 80031ea:	4630      	mov	r0, r6
 80031ec:	4639      	mov	r1, r7
 80031ee:	f7fd fc23 	bl	8000a38 <__aeabi_dcmpeq>
 80031f2:	b978      	cbnz	r0, 8003214 <advancedDisp+0x9c>
 80031f4:	2200      	movs	r2, #0
 80031f6:	4b39      	ldr	r3, [pc, #228]	; (80032dc <advancedDisp+0x164>)
 80031f8:	4630      	mov	r0, r6
 80031fa:	4639      	mov	r1, r7
 80031fc:	f7fd fade 	bl	80007bc <__aeabi_ddiv>
 8003200:	4606      	mov	r6, r0
 8003202:	460f      	mov	r7, r1
 8003204:	e7e3      	b.n	80031ce <advancedDisp+0x56>
		txd(0x2D);//}CiXM
 8003206:	202d      	movs	r0, #45	; 0x2d
 8003208:	f7ff ff7e 	bl	8003108 <txd>
		opr *= -1;
 800320c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8003210:	461d      	mov	r5, r3
 8003212:	e7d9      	b.n	80031c8 <advancedDisp+0x50>
 8003214:	f04f 0800 	mov.w	r8, #0
 8003218:	e027      	b.n	800326a <advancedDisp+0xf2>
	for(i=0;i<pre;i++){
		if(scanningDigit == 0.1)txd(0x2E);//_M
		digitNum[i] = opr/scanningDigit;
 800321a:	4632      	mov	r2, r6
 800321c:	463b      	mov	r3, r7
 800321e:	4620      	mov	r0, r4
 8003220:	4629      	mov	r1, r5
 8003222:	f7fd facb 	bl	80007bc <__aeabi_ddiv>
 8003226:	f7fd fc39 	bl	8000a9c <__aeabi_d2uiz>
 800322a:	fa5f f980 	uxtb.w	r9, r0
		opr -= digitNum[i]*scanningDigit;
 800322e:	4648      	mov	r0, r9
 8003230:	f7fd f930 	bl	8000494 <__aeabi_i2d>
 8003234:	4632      	mov	r2, r6
 8003236:	463b      	mov	r3, r7
 8003238:	f7fd f996 	bl	8000568 <__aeabi_dmul>
 800323c:	4602      	mov	r2, r0
 800323e:	460b      	mov	r3, r1
 8003240:	4620      	mov	r0, r4
 8003242:	4629      	mov	r1, r5
 8003244:	f7fc ffd8 	bl	80001f8 <__aeabi_dsub>
 8003248:	4604      	mov	r4, r0
 800324a:	460d      	mov	r5, r1
		txvalue0(digitNum[i]);//1lM(digitNum[i]);
 800324c:	4648      	mov	r0, r9
 800324e:	f7ff ff6d 	bl	800312c <txvalue0>
		scanningDigit /= 10.0;
 8003252:	2200      	movs	r2, #0
 8003254:	4b21      	ldr	r3, [pc, #132]	; (80032dc <advancedDisp+0x164>)
 8003256:	4630      	mov	r0, r6
 8003258:	4639      	mov	r1, r7
 800325a:	f7fd faaf 	bl	80007bc <__aeabi_ddiv>
 800325e:	4606      	mov	r6, r0
 8003260:	460f      	mov	r7, r1
	for(i=0;i<pre;i++){
 8003262:	f108 0801 	add.w	r8, r8, #1
 8003266:	fa5f f888 	uxtb.w	r8, r8
 800326a:	45d0      	cmp	r8, sl
 800326c:	da1a      	bge.n	80032a4 <advancedDisp+0x12c>
		if(scanningDigit == 0.1)txd(0x2E);//_M
 800326e:	a318      	add	r3, pc, #96	; (adr r3, 80032d0 <advancedDisp+0x158>)
 8003270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003274:	4630      	mov	r0, r6
 8003276:	4639      	mov	r1, r7
 8003278:	f7fd fbde 	bl	8000a38 <__aeabi_dcmpeq>
 800327c:	2800      	cmp	r0, #0
 800327e:	d0cc      	beq.n	800321a <advancedDisp+0xa2>
 8003280:	202e      	movs	r0, #46	; 0x2e
 8003282:	f7ff ff41 	bl	8003108 <txd>
 8003286:	e7c8      	b.n	800321a <advancedDisp+0xa2>
 8003288:	f04f 0800 	mov.w	r8, #0
 800328c:	e7ed      	b.n	800326a <advancedDisp+0xf2>
	}
	while(1 <= scanningDigit){
		txvalue0(0);
 800328e:	2000      	movs	r0, #0
 8003290:	f7ff ff4c 	bl	800312c <txvalue0>
		scanningDigit /= 10.0;
 8003294:	2200      	movs	r2, #0
 8003296:	4b11      	ldr	r3, [pc, #68]	; (80032dc <advancedDisp+0x164>)
 8003298:	4630      	mov	r0, r6
 800329a:	4639      	mov	r1, r7
 800329c:	f7fd fa8e 	bl	80007bc <__aeabi_ddiv>
 80032a0:	4606      	mov	r6, r0
 80032a2:	460f      	mov	r7, r1
	while(1 <= scanningDigit){
 80032a4:	2200      	movs	r2, #0
 80032a6:	4b0c      	ldr	r3, [pc, #48]	; (80032d8 <advancedDisp+0x160>)
 80032a8:	4630      	mov	r0, r6
 80032aa:	4639      	mov	r1, r7
 80032ac:	f7fd fbe2 	bl	8000a74 <__aeabi_dcmpge>
 80032b0:	2800      	cmp	r0, #0
 80032b2:	d1ec      	bne.n	800328e <advancedDisp+0x116>
	}
	return 0;
}
 80032b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if(100000 < opr || opr < -100000 || 15 < pre)return -1;
 80032b8:	f04f 30ff 	mov.w	r0, #4294967295
 80032bc:	e7fa      	b.n	80032b4 <advancedDisp+0x13c>
 80032be:	f04f 30ff 	mov.w	r0, #4294967295
 80032c2:	e7f7      	b.n	80032b4 <advancedDisp+0x13c>
 80032c4:	f04f 30ff 	mov.w	r0, #4294967295
 80032c8:	e7f4      	b.n	80032b4 <advancedDisp+0x13c>
 80032ca:	bf00      	nop
 80032cc:	f3af 8000 	nop.w
 80032d0:	9999999a 	.word	0x9999999a
 80032d4:	3fb99999 	.word	0x3fb99999
 80032d8:	3ff00000 	.word	0x3ff00000
 80032dc:	40240000 	.word	0x40240000
 80032e0:	00000000 	.word	0x00000000
 80032e4:	40f86a00 	.word	0x40f86a00
 80032e8:	00000000 	.word	0x00000000
 80032ec:	c0f86a00 	.word	0xc0f86a00
 80032f0:	00000000 	.word	0x00000000
 80032f4:	40c38800 	.word	0x40c38800

080032f8 <HAL_UART_RxCpltCallback>:
			cnt = 0;
		}
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle) {
 80032f8:	b538      	push	{r3, r4, r5, lr}
	if (UartHandle->Instance == huart1.Instance) {	//Propo-receive Interrupts
 80032fa:	6802      	ldr	r2, [r0, #0]
 80032fc:	4b1c      	ldr	r3, [pc, #112]	; (8003370 <HAL_UART_RxCpltCallback+0x78>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	429a      	cmp	r2, r3
 8003302:	d000      	beq.n	8003306 <HAL_UART_RxCpltCallback+0xe>
		rc.ch4 = (((rcData[5] & 0x0F) << 7) | (rcData[4] >> 1));
		rc.ch4 -= 1024;
		rc.sw1 = ((rcData[5] & 0x30) >> 4);
		rc.sw2 = ((rcData[5] & 0xC0) >> 6);
	}
}
 8003304:	bd38      	pop	{r3, r4, r5, pc}
		HAL_UART_Receive_IT(&huart1, rcData, 18);
 8003306:	4c1b      	ldr	r4, [pc, #108]	; (8003374 <HAL_UART_RxCpltCallback+0x7c>)
 8003308:	2212      	movs	r2, #18
 800330a:	4621      	mov	r1, r4
 800330c:	4818      	ldr	r0, [pc, #96]	; (8003370 <HAL_UART_RxCpltCallback+0x78>)
 800330e:	f7ff fc5f 	bl	8002bd0 <HAL_UART_Receive_IT>
		rc.ch1 = (((rcData[1] & 0x07) << 8) | rcData[0]);
 8003312:	7860      	ldrb	r0, [r4, #1]
 8003314:	0203      	lsls	r3, r0, #8
 8003316:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800331a:	7822      	ldrb	r2, [r4, #0]
 800331c:	4313      	orrs	r3, r2
		rc.ch1 -= 1024;
 800331e:	4916      	ldr	r1, [pc, #88]	; (8003378 <HAL_UART_RxCpltCallback+0x80>)
 8003320:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8003324:	800b      	strh	r3, [r1, #0]
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
 8003326:	78a5      	ldrb	r5, [r4, #2]
 8003328:	016a      	lsls	r2, r5, #5
 800332a:	f402 62fc 	and.w	r2, r2, #2016	; 0x7e0
 800332e:	ea42 02d0 	orr.w	r2, r2, r0, lsr #3
		rc.ch2 -= 1024;
 8003332:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8003336:	804a      	strh	r2, [r1, #2]
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2)
 8003338:	7920      	ldrb	r0, [r4, #4]
 800333a:	0283      	lsls	r3, r0, #10
 800333c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003340:	78e2      	ldrb	r2, [r4, #3]
 8003342:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
				| (rcData[2] >> 6));
 8003346:	ea43 1395 	orr.w	r3, r3, r5, lsr #6
		rc.ch3 -= 1024;
 800334a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800334e:	808b      	strh	r3, [r1, #4]
		rc.ch4 = (((rcData[5] & 0x0F) << 7) | (rcData[4] >> 1));
 8003350:	7962      	ldrb	r2, [r4, #5]
 8003352:	01d3      	lsls	r3, r2, #7
 8003354:	f403 63f0 	and.w	r3, r3, #1920	; 0x780
 8003358:	ea43 0350 	orr.w	r3, r3, r0, lsr #1
		rc.ch4 -= 1024;
 800335c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8003360:	80cb      	strh	r3, [r1, #6]
		rc.sw1 = ((rcData[5] & 0x30) >> 4);
 8003362:	f3c2 1301 	ubfx	r3, r2, #4, #2
 8003366:	720b      	strb	r3, [r1, #8]
		rc.sw2 = ((rcData[5] & 0xC0) >> 6);
 8003368:	0992      	lsrs	r2, r2, #6
 800336a:	724a      	strb	r2, [r1, #9]
}
 800336c:	e7ca      	b.n	8003304 <HAL_UART_RxCpltCallback+0xc>
 800336e:	bf00      	nop
 8003370:	2000041c 	.word	0x2000041c
 8003374:	20000290 	.word	0x20000290
 8003378:	20000088 	.word	0x20000088
 800337c:	00000000 	.word	0x00000000

08003380 <HAL_CAN_RxFifo0MsgPendingCallback>:

//can fifo0 receive interrupt
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8003380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003384:	4604      	mov	r4, r0
	/* Get RX message */
	if (hcan->Instance == hcan2.Instance) {// can2 bus receive interrupt
 8003386:	6802      	ldr	r2, [r0, #0]
 8003388:	4b43      	ldr	r3, [pc, #268]	; (8003498 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	429a      	cmp	r2, r3
 800338e:	d006      	beq.n	800339e <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
		wheelFdb[id].temp = canRxData[6];
		wheelFdb[id].omg = 6.28318530718 * (wheelFdb[id].rpm) / 1140.0;
	}
	if (hcan->Instance == hcan1.Instance) {// can1 bus receive interrupt
 8003390:	6822      	ldr	r2, [r4, #0]
 8003392:	4b42      	ldr	r3, [pc, #264]	; (800349c <HAL_CAN_RxFifo0MsgPendingCallback+0x11c>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	429a      	cmp	r2, r3
 8003398:	d037      	beq.n	800340a <HAL_CAN_RxFifo0MsgPendingCallback+0x8a>
		fdb->rpm = canRxData[2] * 256 + canRxData[3];
		fdb->torque = canRxData[4] * 256 + canRxData[5];
		fdb->temp = canRxData[6];
		fdb->omg = 6.28318530718 * (fdb->rpm) / 1140.0;
	}
}
 800339a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxHeader, canRxData);
 800339e:	4d40      	ldr	r5, [pc, #256]	; (80034a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x120>)
 80033a0:	4e40      	ldr	r6, [pc, #256]	; (80034a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 80033a2:	462b      	mov	r3, r5
 80033a4:	4632      	mov	r2, r6
 80033a6:	2100      	movs	r1, #0
 80033a8:	f7fd ffb2 	bl	8001310 <HAL_CAN_GetRxMessage>
		int id = canRxHeader.StdId - 513;
 80033ac:	6837      	ldr	r7, [r6, #0]
 80033ae:	f2a7 2801 	subw	r8, r7, #513	; 0x201
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 80033b2:	782b      	ldrb	r3, [r5, #0]
 80033b4:	7869      	ldrb	r1, [r5, #1]
 80033b6:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 80033ba:	4e3b      	ldr	r6, [pc, #236]	; (80034a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 80033bc:	ea4f 0748 	mov.w	r7, r8, lsl #1
 80033c0:	eb07 0308 	add.w	r3, r7, r8
 80033c4:	009a      	lsls	r2, r3, #2
 80033c6:	18b3      	adds	r3, r6, r2
 80033c8:	52b1      	strh	r1, [r6, r2]
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
 80033ca:	78aa      	ldrb	r2, [r5, #2]
 80033cc:	78e8      	ldrb	r0, [r5, #3]
 80033ce:	eb00 2002 	add.w	r0, r0, r2, lsl #8
 80033d2:	b200      	sxth	r0, r0
 80033d4:	8058      	strh	r0, [r3, #2]
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
 80033d6:	7929      	ldrb	r1, [r5, #4]
 80033d8:	796a      	ldrb	r2, [r5, #5]
 80033da:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 80033de:	809a      	strh	r2, [r3, #4]
		wheelFdb[id].temp = canRxData[6];
 80033e0:	79aa      	ldrb	r2, [r5, #6]
 80033e2:	80da      	strh	r2, [r3, #6]
		wheelFdb[id].omg = 6.28318530718 * (wheelFdb[id].rpm) / 1140.0;
 80033e4:	f7fd f856 	bl	8000494 <__aeabi_i2d>
 80033e8:	a327      	add	r3, pc, #156	; (adr r3, 8003488 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 80033ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ee:	f7fd f8bb 	bl	8000568 <__aeabi_dmul>
 80033f2:	a327      	add	r3, pc, #156	; (adr r3, 8003490 <HAL_CAN_RxFifo0MsgPendingCallback+0x110>)
 80033f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f8:	f7fd f9e0 	bl	80007bc <__aeabi_ddiv>
 80033fc:	f7fd fb6e 	bl	8000adc <__aeabi_d2f>
 8003400:	4447      	add	r7, r8
 8003402:	00bb      	lsls	r3, r7, #2
 8003404:	441e      	add	r6, r3
 8003406:	60b0      	str	r0, [r6, #8]
 8003408:	e7c2      	b.n	8003390 <HAL_CAN_RxFifo0MsgPendingCallback+0x10>
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxHeader, canRxData);
 800340a:	4d26      	ldr	r5, [pc, #152]	; (80034a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 800340c:	4b24      	ldr	r3, [pc, #144]	; (80034a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x120>)
 800340e:	462a      	mov	r2, r5
 8003410:	2100      	movs	r1, #0
 8003412:	4620      	mov	r0, r4
 8003414:	f7fd ff7c 	bl	8001310 <HAL_CAN_GetRxMessage>
		switch (canRxHeader.StdId) {
 8003418:	682b      	ldr	r3, [r5, #0]
 800341a:	f240 2206 	movw	r2, #518	; 0x206
 800341e:	4293      	cmp	r3, r2
 8003420:	d02b      	beq.n	800347a <HAL_CAN_RxFifo0MsgPendingCallback+0xfa>
 8003422:	f240 2207 	movw	r2, #519	; 0x207
 8003426:	4293      	cmp	r3, r2
 8003428:	d029      	beq.n	800347e <HAL_CAN_RxFifo0MsgPendingCallback+0xfe>
 800342a:	f240 2205 	movw	r2, #517	; 0x205
 800342e:	4293      	cmp	r3, r2
 8003430:	d027      	beq.n	8003482 <HAL_CAN_RxFifo0MsgPendingCallback+0x102>
		motor_fdb *fdb = 0;
 8003432:	2400      	movs	r4, #0
		fdb->angle = canRxData[0] * 256 + canRxData[1];
 8003434:	4b1a      	ldr	r3, [pc, #104]	; (80034a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x120>)
 8003436:	7819      	ldrb	r1, [r3, #0]
 8003438:	785a      	ldrb	r2, [r3, #1]
 800343a:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 800343e:	8022      	strh	r2, [r4, #0]
		fdb->rpm = canRxData[2] * 256 + canRxData[3];
 8003440:	789a      	ldrb	r2, [r3, #2]
 8003442:	78d8      	ldrb	r0, [r3, #3]
 8003444:	eb00 2002 	add.w	r0, r0, r2, lsl #8
 8003448:	b200      	sxth	r0, r0
 800344a:	8060      	strh	r0, [r4, #2]
		fdb->torque = canRxData[4] * 256 + canRxData[5];
 800344c:	7919      	ldrb	r1, [r3, #4]
 800344e:	795a      	ldrb	r2, [r3, #5]
 8003450:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8003454:	80a2      	strh	r2, [r4, #4]
		fdb->temp = canRxData[6];
 8003456:	799b      	ldrb	r3, [r3, #6]
 8003458:	80e3      	strh	r3, [r4, #6]
		fdb->omg = 6.28318530718 * (fdb->rpm) / 1140.0;
 800345a:	f7fd f81b 	bl	8000494 <__aeabi_i2d>
 800345e:	a30a      	add	r3, pc, #40	; (adr r3, 8003488 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8003460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003464:	f7fd f880 	bl	8000568 <__aeabi_dmul>
 8003468:	a309      	add	r3, pc, #36	; (adr r3, 8003490 <HAL_CAN_RxFifo0MsgPendingCallback+0x110>)
 800346a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800346e:	f7fd f9a5 	bl	80007bc <__aeabi_ddiv>
 8003472:	f7fd fb33 	bl	8000adc <__aeabi_d2f>
 8003476:	60a0      	str	r0, [r4, #8]
}
 8003478:	e78f      	b.n	800339a <HAL_CAN_RxFifo0MsgPendingCallback+0x1a>
			fdb = &gimbalPitchFdb;
 800347a:	4c0c      	ldr	r4, [pc, #48]	; (80034ac <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
			break;
 800347c:	e7da      	b.n	8003434 <HAL_CAN_RxFifo0MsgPendingCallback+0xb4>
			fdb = &loadMotorFdb;
 800347e:	4c0c      	ldr	r4, [pc, #48]	; (80034b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x130>)
			break;
 8003480:	e7d8      	b.n	8003434 <HAL_CAN_RxFifo0MsgPendingCallback+0xb4>
			fdb = &gimbalYawFdb;
 8003482:	4c0c      	ldr	r4, [pc, #48]	; (80034b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 8003484:	e7d6      	b.n	8003434 <HAL_CAN_RxFifo0MsgPendingCallback+0xb4>
 8003486:	bf00      	nop
 8003488:	54442eea 	.word	0x54442eea
 800348c:	401921fb 	.word	0x401921fb
 8003490:	00000000 	.word	0x00000000
 8003494:	4091d000 	.word	0x4091d000
 8003498:	20000038 	.word	0x20000038
 800349c:	20000060 	.word	0x20000060
 80034a0:	20000200 	.word	0x20000200
 80034a4:	20000258 	.word	0x20000258
 80034a8:	200000a0 	.word	0x200000a0
 80034ac:	20000284 	.word	0x20000284
 80034b0:	20000278 	.word	0x20000278
 80034b4:	20000094 	.word	0x20000094

080034b8 <driveWheelTask>:

void driveWheelTask() {
 80034b8:	b530      	push	{r4, r5, lr}
 80034ba:	b083      	sub	sp, #12

	mecanum.speed.vx = (float) rc.ch4 / 660 * MAX_CHASSIS_VX_SPEED;
 80034bc:	4b31      	ldr	r3, [pc, #196]	; (8003584 <driveWheelTask+0xcc>)
 80034be:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 80034c2:	ee07 2a90 	vmov	s15, r2
 80034c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034ca:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8003588 <driveWheelTask+0xd0>
 80034ce:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80034d2:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 800358c <driveWheelTask+0xd4>
 80034d6:	ee27 7a06 	vmul.f32	s14, s14, s12
 80034da:	482d      	ldr	r0, [pc, #180]	; (8003590 <driveWheelTask+0xd8>)
 80034dc:	ed80 7a05 	vstr	s14, [r0, #20]
	mecanum.speed.vy = -(float) rc.ch3 / 660 * MAX_CHASSIS_VX_SPEED;
 80034e0:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80034e4:	ee07 2a90 	vmov	s15, r2
 80034e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034ec:	eef1 7a67 	vneg.f32	s15, s15
 80034f0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80034f4:	ee67 7a06 	vmul.f32	s15, s14, s12
 80034f8:	edc0 7a06 	vstr	s15, [r0, #24]
	mecanum.speed.vw = -(float) rc.ch1 / 660 * MAX_CHASSIS_VW_SPEED;
 80034fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003500:	ee07 3a90 	vmov	s15, r3
 8003504:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003508:	eef1 7a67 	vneg.f32	s15, s15
 800350c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003510:	eddf 7a20 	vldr	s15, [pc, #128]	; 8003594 <driveWheelTask+0xdc>
 8003514:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003518:	edc0 7a07 	vstr	s15, [r0, #28]

	mecanum_calculate(&mecanum);
 800351c:	f000 fa30 	bl	8003980 <mecanum_calculate>
	DBUFF[1] = mecanum.wheel_rpm[1];
	DBUFF[2] = mecanum.wheel_rpm[2];
	DBUFF[3] = mecanum.wheel_rpm[3];*/

	int16_t u[4];
	for (int i = 0; i < 4; i++) {
 8003520:	2400      	movs	r4, #0
 8003522:	e028      	b.n	8003576 <driveWheelTask+0xbe>
		int error = mecanum.wheel_rpm[i] - wheelFdb[i].rpm;
 8003524:	f104 0210 	add.w	r2, r4, #16
 8003528:	4b19      	ldr	r3, [pc, #100]	; (8003590 <driveWheelTask+0xd8>)
 800352a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800352e:	ed93 7a00 	vldr	s14, [r3]
 8003532:	0065      	lsls	r5, r4, #1
 8003534:	192b      	adds	r3, r5, r4
 8003536:	009a      	lsls	r2, r3, #2
 8003538:	4b17      	ldr	r3, [pc, #92]	; (8003598 <driveWheelTask+0xe0>)
 800353a:	4413      	add	r3, r2
 800353c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003540:	ee07 3a90 	vmov	s15, r3
 8003544:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003548:	ee77 7a67 	vsub.f32	s15, s14, s15
 800354c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		wheelPID[i].error = error;
 8003550:	4b12      	ldr	r3, [pc, #72]	; (800359c <driveWheelTask+0xe4>)
 8003552:	202c      	movs	r0, #44	; 0x2c
 8003554:	fb00 3004 	mla	r0, r0, r4, r3
 8003558:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800355c:	edc0 7a0a 	vstr	s15, [r0, #40]	; 0x28
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 8003560:	f000 fb68 	bl	8003c34 <pidExecute>
 8003564:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8003568:	ab02      	add	r3, sp, #8
 800356a:	441d      	add	r5, r3
 800356c:	ee10 3a10 	vmov	r3, s0
 8003570:	f825 3c08 	strh.w	r3, [r5, #-8]
	for (int i = 0; i < 4; i++) {
 8003574:	3401      	adds	r4, #1
 8003576:	2c03      	cmp	r4, #3
 8003578:	ddd4      	ble.n	8003524 <driveWheelTask+0x6c>
	}
	driveWheel(u);
 800357a:	4668      	mov	r0, sp
 800357c:	f000 faea 	bl	8003b54 <driveWheel>
}
 8003580:	b003      	add	sp, #12
 8003582:	bd30      	pop	{r4, r5, pc}
 8003584:	20000088 	.word	0x20000088
 8003588:	44250000 	.word	0x44250000
 800358c:	454e4000 	.word	0x454e4000
 8003590:	20000208 	.word	0x20000208
 8003594:	43960000 	.word	0x43960000
 8003598:	200000a0 	.word	0x200000a0
 800359c:	20000150 	.word	0x20000150

080035a0 <timerTask>:
void timerTask() { //call 500Hz
 80035a0:	b510      	push	{r4, lr}
 80035a2:	b082      	sub	sp, #8
	driveWheelTask();
 80035a4:	f7ff ff88 	bl	80034b8 <driveWheelTask>
	if (rc.sw2 == 1) {
 80035a8:	4b1b      	ldr	r3, [pc, #108]	; (8003618 <timerTask+0x78>)
 80035aa:	7a5b      	ldrb	r3, [r3, #9]
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d02f      	beq.n	8003610 <timerTask+0x70>
		fire = 0;
 80035b0:	eddf 7a1a 	vldr	s15, [pc, #104]	; 800361c <timerTask+0x7c>
	DBUFF[1] = loadPID.error = -900.0f*fire - loadMotorFdb.rpm;
 80035b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035b8:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8003620 <timerTask+0x80>
 80035bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80035c0:	4b18      	ldr	r3, [pc, #96]	; (8003624 <timerTask+0x84>)
 80035c2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80035c6:	ee07 3a90 	vmov	s15, r3
 80035ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035d2:	4815      	ldr	r0, [pc, #84]	; (8003628 <timerTask+0x88>)
 80035d4:	edc0 7a0a 	vstr	s15, [r0, #40]	; 0x28
 80035d8:	4c14      	ldr	r4, [pc, #80]	; (800362c <timerTask+0x8c>)
 80035da:	edc4 7a01 	vstr	s15, [r4, #4]
	u[0] = 0;
 80035de:	2300      	movs	r3, #0
 80035e0:	f8ad 3000 	strh.w	r3, [sp]
	u[1] = 0;
 80035e4:	f8ad 3002 	strh.w	r3, [sp, #2]
	DBUFF[3] = u[2] = pidExecute(&loadPID);
 80035e8:	f000 fb24 	bl	8003c34 <pidExecute>
 80035ec:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80035f0:	ee10 3a10 	vmov	r3, s0
 80035f4:	b21b      	sxth	r3, r3
 80035f6:	f8ad 3004 	strh.w	r3, [sp, #4]
 80035fa:	ee07 3a90 	vmov	s15, r3
 80035fe:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8003602:	ed84 0a03 	vstr	s0, [r4, #12]
	driveGimbalMotors(u);
 8003606:	4668      	mov	r0, sp
 8003608:	f000 fadc 	bl	8003bc4 <driveGimbalMotors>
}
 800360c:	b002      	add	sp, #8
 800360e:	bd10      	pop	{r4, pc}
		fire = 1;
 8003610:	eddf 7a07 	vldr	s15, [pc, #28]	; 8003630 <timerTask+0x90>
 8003614:	e7ce      	b.n	80035b4 <timerTask+0x14>
 8003616:	bf00      	nop
 8003618:	20000088 	.word	0x20000088
 800361c:	00000000 	.word	0x00000000
 8003620:	c4610000 	.word	0xc4610000
 8003624:	20000278 	.word	0x20000278
 8003628:	200002a4 	.word	0x200002a4
 800362c:	200000d0 	.word	0x200000d0
 8003630:	00000001 	.word	0x00000001

08003634 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003634:	b508      	push	{r3, lr}
	c++;
 8003636:	4a0e      	ldr	r2, [pc, #56]	; (8003670 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003638:	6813      	ldr	r3, [r2, #0]
 800363a:	3301      	adds	r3, #1
 800363c:	6013      	str	r3, [r2, #0]
	if (htim->Instance == htim6.Instance) {//500Hz
 800363e:	6802      	ldr	r2, [r0, #0]
 8003640:	4b0c      	ldr	r3, [pc, #48]	; (8003674 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	429a      	cmp	r2, r3
 8003646:	d000      	beq.n	800364a <HAL_TIM_PeriodElapsedCallback+0x16>
}
 8003648:	bd08      	pop	{r3, pc}
		timerTask();
 800364a:	f7ff ffa9 	bl	80035a0 <timerTask>
		cnt++;
 800364e:	4a08      	ldr	r2, [pc, #32]	; (8003670 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003650:	6853      	ldr	r3, [r2, #4]
 8003652:	3301      	adds	r3, #1
 8003654:	6053      	str	r3, [r2, #4]
		if (cnt >= 500) {//1Hz
 8003656:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800365a:	dbf5      	blt.n	8003648 <HAL_TIM_PeriodElapsedCallback+0x14>
			HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 800365c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003660:	4805      	ldr	r0, [pc, #20]	; (8003678 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003662:	f7fe f9c9 	bl	80019f8 <HAL_GPIO_TogglePin>
			cnt = 0;
 8003666:	4b02      	ldr	r3, [pc, #8]	; (8003670 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003668:	2200      	movs	r2, #0
 800366a:	605a      	str	r2, [r3, #4]
}
 800366c:	e7ec      	b.n	8003648 <HAL_TIM_PeriodElapsedCallback+0x14>
 800366e:	bf00      	nop
 8003670:	2000002c 	.word	0x2000002c
 8003674:	20000328 	.word	0x20000328
 8003678:	40021400 	.word	0x40021400

0800367c <initPID>:

void initPID() {
	for (int i = 0; i < 4; i++) {
 800367c:	2200      	movs	r2, #0
 800367e:	e013      	b.n	80036a8 <initPID+0x2c>
		wheelPID[i].t = 2.0f;
 8003680:	490b      	ldr	r1, [pc, #44]	; (80036b0 <initPID+0x34>)
 8003682:	232c      	movs	r3, #44	; 0x2c
 8003684:	fb03 1302 	mla	r3, r3, r2, r1
 8003688:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800368c:	6019      	str	r1, [r3, #0]
		wheelPID[i].p = 6.5f;
 800368e:	4909      	ldr	r1, [pc, #36]	; (80036b4 <initPID+0x38>)
 8003690:	6059      	str	r1, [r3, #4]
		wheelPID[i].i = 50.0f;
 8003692:	4909      	ldr	r1, [pc, #36]	; (80036b8 <initPID+0x3c>)
 8003694:	6099      	str	r1, [r3, #8]
		wheelPID[i].d = 0.0f;
 8003696:	2100      	movs	r1, #0
 8003698:	60d9      	str	r1, [r3, #12]
		wheelPID[i].outLimit = 15000.0f;
 800369a:	4908      	ldr	r1, [pc, #32]	; (80036bc <initPID+0x40>)
 800369c:	6119      	str	r1, [r3, #16]
		wheelPID[i].integralOutLimit = 500.0f;
 800369e:	4908      	ldr	r1, [pc, #32]	; (80036c0 <initPID+0x44>)
 80036a0:	6159      	str	r1, [r3, #20]
		wheelPID[i].differentialFilterRate = 0.9f;
 80036a2:	4908      	ldr	r1, [pc, #32]	; (80036c4 <initPID+0x48>)
 80036a4:	6199      	str	r1, [r3, #24]
	for (int i = 0; i < 4; i++) {
 80036a6:	3201      	adds	r2, #1
 80036a8:	2a03      	cmp	r2, #3
 80036aa:	dde9      	ble.n	8003680 <initPID+0x4>
	}
}
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	20000150 	.word	0x20000150
 80036b4:	40d00000 	.word	0x40d00000
 80036b8:	42480000 	.word	0x42480000
 80036bc:	466a6000 	.word	0x466a6000
 80036c0:	43fa0000 	.word	0x43fa0000
 80036c4:	3f666666 	.word	0x3f666666

080036c8 <initMecanum>:

void initMecanum() {
	mecanum.param.wheel_perimeter = PERIMETER;
 80036c8:	4b05      	ldr	r3, [pc, #20]	; (80036e0 <initMecanum+0x18>)
 80036ca:	4a06      	ldr	r2, [pc, #24]	; (80036e4 <initMecanum+0x1c>)
 80036cc:	601a      	str	r2, [r3, #0]
	mecanum.param.wheeltrack = WHEELTRACK;
 80036ce:	4a06      	ldr	r2, [pc, #24]	; (80036e8 <initMecanum+0x20>)
 80036d0:	605a      	str	r2, [r3, #4]
	mecanum.param.wheelbase = WHEELBASE;
 80036d2:	4a06      	ldr	r2, [pc, #24]	; (80036ec <initMecanum+0x24>)
 80036d4:	609a      	str	r2, [r3, #8]
	mecanum.param.rotate_x_offset = 0;
 80036d6:	2200      	movs	r2, #0
 80036d8:	60da      	str	r2, [r3, #12]
	mecanum.param.rotate_y_offset = 0;
 80036da:	611a      	str	r2, [r3, #16]
}
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop
 80036e0:	20000208 	.word	0x20000208
 80036e4:	43ef0000 	.word	0x43ef0000
 80036e8:	43c50000 	.word	0x43c50000
 80036ec:	43cf8000 	.word	0x43cf8000

080036f0 <initFriction>:

void initFriction() {
 80036f0:	b510      	push	{r4, lr}
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 1500);
 80036f2:	4c10      	ldr	r4, [pc, #64]	; (8003734 <initFriction+0x44>)
 80036f4:	6823      	ldr	r3, [r4, #0]
 80036f6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80036fa:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 1500);
 80036fc:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(3000);
 80036fe:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003702:	f7fd fc0b 	bl	8000f1c <HAL_Delay>
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 1220);
 8003706:	6823      	ldr	r3, [r4, #0]
 8003708:	f240 44c4 	movw	r4, #1220	; 0x4c4
 800370c:	635c      	str	r4, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 1220);
 800370e:	641c      	str	r4, [r3, #64]	; 0x40
	HAL_Delay(5000);
 8003710:	f241 3088 	movw	r0, #5000	; 0x1388
 8003714:	f7fd fc02 	bl	8000f1c <HAL_Delay>
	for (int i = 1220; i < 1400; i++) {
 8003718:	e007      	b.n	800372a <initFriction+0x3a>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, i);
 800371a:	4b06      	ldr	r3, [pc, #24]	; (8003734 <initFriction+0x44>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	635c      	str	r4, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, i);
 8003720:	641c      	str	r4, [r3, #64]	; 0x40
		HAL_Delay(30);
 8003722:	201e      	movs	r0, #30
 8003724:	f7fd fbfa 	bl	8000f1c <HAL_Delay>
	for (int i = 1220; i < 1400; i++) {
 8003728:	3401      	adds	r4, #1
 800372a:	f5b4 6faf 	cmp.w	r4, #1400	; 0x578
 800372e:	dbf4      	blt.n	800371a <initFriction+0x2a>
	}
}
 8003730:	bd10      	pop	{r4, pc}
 8003732:	bf00      	nop
 8003734:	20000364 	.word	0x20000364

08003738 <initLoadPID>:

void initLoadPID() {
	loadPID.t = 2.0f;
 8003738:	4b08      	ldr	r3, [pc, #32]	; (800375c <initLoadPID+0x24>)
 800373a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800373e:	601a      	str	r2, [r3, #0]
	loadPID.p = 10.0f;
 8003740:	4a07      	ldr	r2, [pc, #28]	; (8003760 <initLoadPID+0x28>)
 8003742:	605a      	str	r2, [r3, #4]
	loadPID.i = 0.1f*500;
 8003744:	4a07      	ldr	r2, [pc, #28]	; (8003764 <initLoadPID+0x2c>)
 8003746:	609a      	str	r2, [r3, #8]
	loadPID.d = 0.07f;
 8003748:	4a07      	ldr	r2, [pc, #28]	; (8003768 <initLoadPID+0x30>)
 800374a:	60da      	str	r2, [r3, #12]
	loadPID.outLimit = 30000.0f;
 800374c:	4a07      	ldr	r2, [pc, #28]	; (800376c <initLoadPID+0x34>)
 800374e:	611a      	str	r2, [r3, #16]
	loadPID.integralOutLimit = 10000.0f;
 8003750:	4a07      	ldr	r2, [pc, #28]	; (8003770 <initLoadPID+0x38>)
 8003752:	615a      	str	r2, [r3, #20]
	loadPID.differentialFilterRate = 0.9f;
 8003754:	4a07      	ldr	r2, [pc, #28]	; (8003774 <initLoadPID+0x3c>)
 8003756:	619a      	str	r2, [r3, #24]
}
 8003758:	4770      	bx	lr
 800375a:	bf00      	nop
 800375c:	200002a4 	.word	0x200002a4
 8003760:	41200000 	.word	0x41200000
 8003764:	42480000 	.word	0x42480000
 8003768:	3d8f5c29 	.word	0x3d8f5c29
 800376c:	46ea6000 	.word	0x46ea6000
 8003770:	461c4000 	.word	0x461c4000
 8003774:	3f666666 	.word	0x3f666666

08003778 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8003778:	e7fe      	b.n	8003778 <_Error_Handler>
	...

0800377c <SystemClock_Config>:
{
 800377c:	b500      	push	{lr}
 800377e:	b095      	sub	sp, #84	; 0x54
  __HAL_RCC_PWR_CLK_ENABLE();
 8003780:	2100      	movs	r1, #0
 8003782:	9101      	str	r1, [sp, #4]
 8003784:	4b2b      	ldr	r3, [pc, #172]	; (8003834 <SystemClock_Config+0xb8>)
 8003786:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003788:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800378c:	641a      	str	r2, [r3, #64]	; 0x40
 800378e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003790:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003794:	9301      	str	r3, [sp, #4]
 8003796:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003798:	9102      	str	r1, [sp, #8]
 800379a:	4b27      	ldr	r3, [pc, #156]	; (8003838 <SystemClock_Config+0xbc>)
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80037a2:	601a      	str	r2, [r3, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80037aa:	9302      	str	r3, [sp, #8]
 80037ac:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80037ae:	2301      	movs	r3, #1
 80037b0:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80037b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80037b6:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80037b8:	2302      	movs	r3, #2
 80037ba:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80037bc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80037c0:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 80037c2:	2206      	movs	r2, #6
 80037c4:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80037c6:	22a8      	movs	r2, #168	; 0xa8
 80037c8:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80037ca:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80037cc:	2304      	movs	r3, #4
 80037ce:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80037d0:	a808      	add	r0, sp, #32
 80037d2:	f7fe f915 	bl	8001a00 <HAL_RCC_OscConfig>
 80037d6:	bb20      	cbnz	r0, 8003822 <SystemClock_Config+0xa6>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80037d8:	230f      	movs	r3, #15
 80037da:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80037dc:	2302      	movs	r3, #2
 80037de:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80037e0:	2300      	movs	r3, #0
 80037e2:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80037e4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80037e8:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80037ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037ee:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80037f0:	2105      	movs	r1, #5
 80037f2:	a803      	add	r0, sp, #12
 80037f4:	f7fe fb24 	bl	8001e40 <HAL_RCC_ClockConfig>
 80037f8:	b9b8      	cbnz	r0, 800382a <SystemClock_Config+0xae>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80037fa:	f7fe fbcd 	bl	8001f98 <HAL_RCC_GetHCLKFreq>
 80037fe:	4b0f      	ldr	r3, [pc, #60]	; (800383c <SystemClock_Config+0xc0>)
 8003800:	fba3 3000 	umull	r3, r0, r3, r0
 8003804:	0980      	lsrs	r0, r0, #6
 8003806:	f7fd ffc3 	bl	8001790 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800380a:	2004      	movs	r0, #4
 800380c:	f7fd ffd6 	bl	80017bc <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003810:	2200      	movs	r2, #0
 8003812:	4611      	mov	r1, r2
 8003814:	f04f 30ff 	mov.w	r0, #4294967295
 8003818:	f7fd ff7a 	bl	8001710 <HAL_NVIC_SetPriority>
}
 800381c:	b015      	add	sp, #84	; 0x54
 800381e:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8003822:	21d8      	movs	r1, #216	; 0xd8
 8003824:	4806      	ldr	r0, [pc, #24]	; (8003840 <SystemClock_Config+0xc4>)
 8003826:	f7ff ffa7 	bl	8003778 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 800382a:	21e6      	movs	r1, #230	; 0xe6
 800382c:	4804      	ldr	r0, [pc, #16]	; (8003840 <SystemClock_Config+0xc4>)
 800382e:	f7ff ffa3 	bl	8003778 <_Error_Handler>
 8003832:	bf00      	nop
 8003834:	40023800 	.word	0x40023800
 8003838:	40007000 	.word	0x40007000
 800383c:	10624dd3 	.word	0x10624dd3
 8003840:	080044cc 	.word	0x080044cc

08003844 <main>:
{
 8003844:	b538      	push	{r3, r4, r5, lr}
  HAL_Init();
 8003846:	f7fd fb3d 	bl	8000ec4 <HAL_Init>
  SystemClock_Config();
 800384a:	f7ff ff97 	bl	800377c <SystemClock_Config>
  MX_GPIO_Init();
 800384e:	f7ff fbcb 	bl	8002fe8 <MX_GPIO_Init>
  MX_TIM6_Init();
 8003852:	f000 fb63 	bl	8003f1c <MX_TIM6_Init>
  MX_SPI5_Init();
 8003856:	f000 fa53 	bl	8003d00 <MX_SPI5_Init>
  MX_CAN2_Init();
 800385a:	f7ff faf9 	bl	8002e50 <MX_CAN2_Init>
  MX_CAN1_Init();
 800385e:	f7ff fad1 	bl	8002e04 <MX_CAN1_Init>
  MX_TIM12_Init();
 8003862:	f000 fc73 	bl	800414c <MX_TIM12_Init>
  MX_TIM1_Init();
 8003866:	f000 fc0b 	bl	8004080 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800386a:	f000 fcdd 	bl	8004228 <MX_USART1_UART_Init>
  MX_UART7_Init();
 800386e:	f000 fc9f 	bl	80041b0 <MX_UART7_Init>
  MX_UART8_Init();
 8003872:	f000 fcbb 	bl	80041ec <MX_UART8_Init>
  MX_USART6_UART_Init();
 8003876:	f000 fcf7 	bl	8004268 <MX_USART6_UART_Init>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); // friction wheel
 800387a:	4c35      	ldr	r4, [pc, #212]	; (8003950 <main+0x10c>)
 800387c:	2100      	movs	r1, #0
 800387e:	4620      	mov	r0, r4
 8003880:	f7fe fe86 	bl	8002590 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8003884:	210c      	movs	r1, #12
 8003886:	4620      	mov	r0, r4
 8003888:	f7fe fe82 	bl	8002590 <HAL_TIM_PWM_Start>
  initFriction();
 800388c:	f7ff ff30 	bl	80036f0 <initFriction>
  initPID();
 8003890:	f7ff fef4 	bl	800367c <initPID>
  initLoadPID();
 8003894:	f7ff ff50 	bl	8003738 <initLoadPID>
  initCanFilter();
 8003898:	f7ff fb88 	bl	8002fac <initCanFilter>
  initMecanum();
 800389c:	f7ff ff14 	bl	80036c8 <initMecanum>
  HAL_UART_Receive_IT(&huart1, rcData, 18);
 80038a0:	2212      	movs	r2, #18
 80038a2:	492c      	ldr	r1, [pc, #176]	; (8003954 <main+0x110>)
 80038a4:	482c      	ldr	r0, [pc, #176]	; (8003958 <main+0x114>)
 80038a6:	f7ff f993 	bl	8002bd0 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 80038aa:	482c      	ldr	r0, [pc, #176]	; (800395c <main+0x118>)
 80038ac:	f7fe fc60 	bl	8002170 <HAL_TIM_Base_Start_IT>
  setDispUartHandler(&huart7);
 80038b0:	482b      	ldr	r0, [pc, #172]	; (8003960 <main+0x11c>)
 80038b2:	f7ff fc23 	bl	80030fc <setDispUartHandler>
  HAL_CAN_Start(&hcan1);
 80038b6:	4d2b      	ldr	r5, [pc, #172]	; (8003964 <main+0x120>)
 80038b8:	4628      	mov	r0, r5
 80038ba:	f7fd fc81 	bl	80011c0 <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 80038be:	4c2a      	ldr	r4, [pc, #168]	; (8003968 <main+0x124>)
 80038c0:	4620      	mov	r0, r4
 80038c2:	f7fd fc7d 	bl	80011c0 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80038c6:	2102      	movs	r1, #2
 80038c8:	4628      	mov	r0, r5
 80038ca:	f7fd fdc0 	bl	800144e <HAL_CAN_ActivateNotification>
  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 80038ce:	2102      	movs	r1, #2
 80038d0:	4620      	mov	r0, r4
 80038d2:	f7fd fdbc 	bl	800144e <HAL_CAN_ActivateNotification>
  HAL_GPIO_WritePin(POWER_OUT1_GPIO_Port, POWER_OUT1_Pin, 1);
 80038d6:	4c25      	ldr	r4, [pc, #148]	; (800396c <main+0x128>)
 80038d8:	2201      	movs	r2, #1
 80038da:	2104      	movs	r1, #4
 80038dc:	4620      	mov	r0, r4
 80038de:	f7fe f885 	bl	80019ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT2_GPIO_Port, POWER_OUT2_Pin, 1);
 80038e2:	2201      	movs	r2, #1
 80038e4:	2108      	movs	r1, #8
 80038e6:	4620      	mov	r0, r4
 80038e8:	f7fe f880 	bl	80019ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT3_GPIO_Port, POWER_OUT3_Pin, 1);
 80038ec:	2201      	movs	r2, #1
 80038ee:	2110      	movs	r1, #16
 80038f0:	4620      	mov	r0, r4
 80038f2:	f7fe f87b 	bl	80019ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT4_GPIO_Port, POWER_OUT4_Pin, 1);
 80038f6:	2201      	movs	r2, #1
 80038f8:	2120      	movs	r1, #32
 80038fa:	4620      	mov	r0, r4
 80038fc:	f7fe f876 	bl	80019ec <HAL_GPIO_WritePin>
 8003900:	e012      	b.n	8003928 <main+0xe4>
		  advancedDisp(DBUFF[i], 5);
 8003902:	4b1b      	ldr	r3, [pc, #108]	; (8003970 <main+0x12c>)
 8003904:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003908:	6818      	ldr	r0, [r3, #0]
 800390a:	f7fc fdd5 	bl	80004b8 <__aeabi_f2d>
 800390e:	ec41 0b10 	vmov	d0, r0, r1
 8003912:	2005      	movs	r0, #5
 8003914:	f7ff fc30 	bl	8003178 <advancedDisp>
		  string(",");
 8003918:	4816      	ldr	r0, [pc, #88]	; (8003974 <main+0x130>)
 800391a:	f7ff fc1d 	bl	8003158 <string>
	  for (int i = 0; i < 4; i++) {
 800391e:	3401      	adds	r4, #1
 8003920:	2c03      	cmp	r4, #3
 8003922:	ddee      	ble.n	8003902 <main+0xbe>
	  dnl();
 8003924:	f7ff fc13 	bl	800314e <dnl>
	  DBUFF[0] = rc.sw2;
 8003928:	4b13      	ldr	r3, [pc, #76]	; (8003978 <main+0x134>)
 800392a:	7a5b      	ldrb	r3, [r3, #9]
 800392c:	ee07 3a90 	vmov	s15, r3
 8003930:	4b0f      	ldr	r3, [pc, #60]	; (8003970 <main+0x12c>)
 8003932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003936:	edc3 7a00 	vstr	s15, [r3]
	  DBUFF[2] = loadMotorFdb.rpm;
 800393a:	4a10      	ldr	r2, [pc, #64]	; (800397c <main+0x138>)
 800393c:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8003940:	ee07 2a90 	vmov	s15, r2
 8003944:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003948:	edc3 7a02 	vstr	s15, [r3, #8]
	  for (int i = 0; i < 4; i++) {
 800394c:	2400      	movs	r4, #0
 800394e:	e7e7      	b.n	8003920 <main+0xdc>
 8003950:	20000364 	.word	0x20000364
 8003954:	20000290 	.word	0x20000290
 8003958:	2000041c 	.word	0x2000041c
 800395c:	20000328 	.word	0x20000328
 8003960:	200003dc 	.word	0x200003dc
 8003964:	20000060 	.word	0x20000060
 8003968:	20000038 	.word	0x20000038
 800396c:	40021c00 	.word	0x40021c00
 8003970:	200000d0 	.word	0x200000d0
 8003974:	080044dc 	.word	0x080044dc
 8003978:	20000088 	.word	0x20000088
 800397c:	20000278 	.word	0x20000278

08003980 <mecanum_calculate>:
  * @param input : ccx=+vx(mm/s)  ccy=+vy(mm/s)  ccw=+vw(deg/s)
  *        output: every wheel speed(rpm)
  * @note  1=FR 2=FL 3=BL 4=BR
  */
void mecanum_calculate(struct mecanum *mec)
{
 8003980:	b470      	push	{r4, r5, r6}
 8003982:	b085      	sub	sp, #20
 8003984:	4604      	mov	r4, r0
  static float rotate_ratio_fl;
  static float rotate_ratio_bl;
  static float rotate_ratio_br;
  static float wheel_rpm_ratio;

  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 8003986:	edd0 7a02 	vldr	s15, [r0, #8]
 800398a:	ed90 7a01 	vldr	s14, [r0, #4]
 800398e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003992:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003996:	ee67 7a87 	vmul.f32	s15, s15, s14
 800399a:	ed90 7a03 	vldr	s14, [r0, #12]
 800399e:	ee37 6ac7 	vsub.f32	s12, s15, s14
 80039a2:	edd0 6a04 	vldr	s13, [r0, #16]
 80039a6:	ee76 5a26 	vadd.f32	s11, s12, s13
 80039aa:	ed9f 5a61 	vldr	s10, [pc, #388]	; 8003b30 <mecanum_calculate+0x1b0>
 80039ae:	ee85 3a85 	vdiv.f32	s6, s11, s10
  rotate_ratio_fl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
 80039b2:	ee36 6a66 	vsub.f32	s12, s12, s13
 80039b6:	eec6 3a05 	vdiv.f32	s7, s12, s10
  rotate_ratio_bl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
 80039ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80039be:	ee37 7ae6 	vsub.f32	s14, s15, s13
 80039c2:	ee87 4a05 	vdiv.f32	s8, s14, s10
  rotate_ratio_br = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 80039c6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80039ca:	eec6 4a85 	vdiv.f32	s9, s13, s10

  wheel_rpm_ratio = 60.0f / (mec->param.wheel_perimeter * MOTOR_DECELE_RATIO);
 80039ce:	edd0 7a00 	vldr	s15, [r0]
 80039d2:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8003b34 <mecanum_calculate+0x1b4>
 80039d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80039da:	ed9f 7a57 	vldr	s14, [pc, #348]	; 8003b38 <mecanum_calculate+0x1b8>
 80039de:	eec7 6a27 	vdiv.f32	s13, s14, s15

  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 80039e2:	edd0 7a05 	vldr	s15, [r0, #20]
 80039e6:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8003b3c <mecanum_calculate+0x1bc>
 80039ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039f2:	d84b      	bhi.n	8003a8c <mecanum_calculate+0x10c>
 80039f4:	ed84 7a05 	vstr	s14, [r4, #20]
  MEC_VAL_LIMIT(mec->speed.vy, -MAX_CHASSIS_VY_SPEED, MAX_CHASSIS_VY_SPEED); //mm/s
 80039f8:	edd4 7a06 	vldr	s15, [r4, #24]
 80039fc:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8003b3c <mecanum_calculate+0x1bc>
 8003a00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a08:	d84a      	bhi.n	8003aa0 <mecanum_calculate+0x120>
 8003a0a:	ed84 7a06 	vstr	s14, [r4, #24]
  MEC_VAL_LIMIT(mec->speed.vw, -MAX_CHASSIS_VW_SPEED, MAX_CHASSIS_VW_SPEED); //deg/s
 8003a0e:	edd4 7a07 	vldr	s15, [r4, #28]
 8003a12:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8003b40 <mecanum_calculate+0x1c0>
 8003a16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a1e:	d849      	bhi.n	8003ab4 <mecanum_calculate+0x134>
 8003a20:	ed84 7a07 	vstr	s14, [r4, #28]

  float wheel_rpm[4];
  float max = 0;

  wheel_rpm[0] = (-mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fr) * wheel_rpm_ratio;
 8003a24:	ed94 5a05 	vldr	s10, [r4, #20]
 8003a28:	eeb1 7a45 	vneg.f32	s14, s10
 8003a2c:	edd4 7a06 	vldr	s15, [r4, #24]
 8003a30:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003a34:	edd4 5a07 	vldr	s11, [r4, #28]
 8003a38:	ee23 6a25 	vmul.f32	s12, s6, s11
 8003a3c:	ee37 7a46 	vsub.f32	s14, s14, s12
 8003a40:	ee26 7a87 	vmul.f32	s14, s13, s14
 8003a44:	ed8d 7a00 	vstr	s14, [sp]
  wheel_rpm[1] = (mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fl) * wheel_rpm_ratio;
 8003a48:	ee35 6a67 	vsub.f32	s12, s10, s15
 8003a4c:	ee23 7aa5 	vmul.f32	s14, s7, s11
 8003a50:	ee36 6a47 	vsub.f32	s12, s12, s14
 8003a54:	ee26 6a86 	vmul.f32	s12, s13, s12
 8003a58:	ed8d 6a01 	vstr	s12, [sp, #4]
  wheel_rpm[2] = (mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_bl) * wheel_rpm_ratio;
 8003a5c:	ee35 7a27 	vadd.f32	s14, s10, s15
 8003a60:	ee24 6a25 	vmul.f32	s12, s8, s11
 8003a64:	ee37 7a46 	vsub.f32	s14, s14, s12
 8003a68:	ee26 7a87 	vmul.f32	s14, s13, s14
 8003a6c:	ed8d 7a02 	vstr	s14, [sp, #8]
  wheel_rpm[3] = (-mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_br) * wheel_rpm_ratio;
 8003a70:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8003a74:	ee64 5aa5 	vmul.f32	s11, s9, s11
 8003a78:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8003a7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a80:	edcd 7a03 	vstr	s15, [sp, #12]

  //find max item
  for (uint8_t i = 0; i < 4; i++)
 8003a84:	2300      	movs	r3, #0
  float max = 0;
 8003a86:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8003b44 <mecanum_calculate+0x1c4>
  for (uint8_t i = 0; i < 4; i++)
 8003a8a:	e01f      	b.n	8003acc <mecanum_calculate+0x14c>
  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 8003a8c:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8003b48 <mecanum_calculate+0x1c8>
 8003a90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a98:	dbae      	blt.n	80039f8 <mecanum_calculate+0x78>
 8003a9a:	ed84 7a05 	vstr	s14, [r4, #20]
 8003a9e:	e7ab      	b.n	80039f8 <mecanum_calculate+0x78>
  MEC_VAL_LIMIT(mec->speed.vy, -MAX_CHASSIS_VY_SPEED, MAX_CHASSIS_VY_SPEED); //mm/s
 8003aa0:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8003b48 <mecanum_calculate+0x1c8>
 8003aa4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003aa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aac:	dbaf      	blt.n	8003a0e <mecanum_calculate+0x8e>
 8003aae:	ed84 7a06 	vstr	s14, [r4, #24]
 8003ab2:	e7ac      	b.n	8003a0e <mecanum_calculate+0x8e>
  MEC_VAL_LIMIT(mec->speed.vw, -MAX_CHASSIS_VW_SPEED, MAX_CHASSIS_VW_SPEED); //deg/s
 8003ab4:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8003b4c <mecanum_calculate+0x1cc>
 8003ab8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ac0:	dbb0      	blt.n	8003a24 <mecanum_calculate+0xa4>
 8003ac2:	ed84 7a07 	vstr	s14, [r4, #28]
 8003ac6:	e7ad      	b.n	8003a24 <mecanum_calculate+0xa4>
  for (uint8_t i = 0; i < 4; i++)
 8003ac8:	3301      	adds	r3, #1
 8003aca:	b2db      	uxtb	r3, r3
 8003acc:	2b03      	cmp	r3, #3
 8003ace:	d80e      	bhi.n	8003aee <mecanum_calculate+0x16e>
  {
    if (fabs(wheel_rpm[i]) > max)
 8003ad0:	aa04      	add	r2, sp, #16
 8003ad2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8003ad6:	ed52 7a04 	vldr	s15, [r2, #-16]
 8003ada:	eef0 7ae7 	vabs.f32	s15, s15
 8003ade:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ae6:	ddef      	ble.n	8003ac8 <mecanum_calculate+0x148>
      max = fabs(wheel_rpm[i]);
 8003ae8:	eeb0 7a67 	vmov.f32	s14, s15
 8003aec:	e7ec      	b.n	8003ac8 <mecanum_calculate+0x148>
  }

  //equal proportion
  if (max > MAX_WHEEL_RPM)
 8003aee:	eddf 7a18 	vldr	s15, [pc, #96]	; 8003b50 <mecanum_calculate+0x1d0>
 8003af2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003afa:	dd10      	ble.n	8003b1e <mecanum_calculate+0x19e>
  {
    float rate = MAX_WHEEL_RPM / max;
 8003afc:	eec7 6a87 	vdiv.f32	s13, s15, s14
    for (uint8_t i = 0; i < 4; i++)
 8003b00:	2300      	movs	r3, #0
 8003b02:	e00a      	b.n	8003b1a <mecanum_calculate+0x19a>
      wheel_rpm[i] *= rate;
 8003b04:	aa04      	add	r2, sp, #16
 8003b06:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8003b0a:	ed52 7a04 	vldr	s15, [r2, #-16]
 8003b0e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003b12:	ed42 7a04 	vstr	s15, [r2, #-16]
    for (uint8_t i = 0; i < 4; i++)
 8003b16:	3301      	adds	r3, #1
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	2b03      	cmp	r3, #3
 8003b1c:	d9f2      	bls.n	8003b04 <mecanum_calculate+0x184>
  }
  memcpy(mec->wheel_rpm, wheel_rpm, 4 * sizeof(float));
 8003b1e:	466d      	mov	r5, sp
 8003b20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b22:	6420      	str	r0, [r4, #64]	; 0x40
 8003b24:	6461      	str	r1, [r4, #68]	; 0x44
 8003b26:	64a2      	str	r2, [r4, #72]	; 0x48
 8003b28:	64e3      	str	r3, [r4, #76]	; 0x4c
}
 8003b2a:	b005      	add	sp, #20
 8003b2c:	bc70      	pop	{r4, r5, r6}
 8003b2e:	4770      	bx	lr
 8003b30:	42653333 	.word	0x42653333
 8003b34:	3d579436 	.word	0x3d579436
 8003b38:	42700000 	.word	0x42700000
 8003b3c:	c54e4000 	.word	0xc54e4000
 8003b40:	c3960000 	.word	0xc3960000
 8003b44:	00000000 	.word	0x00000000
 8003b48:	454e4000 	.word	0x454e4000
 8003b4c:	43960000 	.word	0x43960000
 8003b50:	4604d000 	.word	0x4604d000

08003b54 <driveWheel>:
 */
#include "motor.h"

const int CaseMotor_MaxSpeed = 30 * 256;

void driveWheel(int16_t *u) {
 8003b54:	b530      	push	{r4, r5, lr}
 8003b56:	b08b      	sub	sp, #44	; 0x2c
	CAN_TxHeaderTypeDef header;
	uint8_t TxData[8] = { 0 };
 8003b58:	2300      	movs	r3, #0
 8003b5a:	9302      	str	r3, [sp, #8]
 8003b5c:	9303      	str	r3, [sp, #12]
	uint32_t TxMailbox;

	header.StdId = 0x200;
 8003b5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b62:	9204      	str	r2, [sp, #16]
	header.RTR = CAN_RTR_DATA;
 8003b64:	9307      	str	r3, [sp, #28]
	header.IDE = CAN_ID_STD;
 8003b66:	9306      	str	r3, [sp, #24]
	header.DLC = 8;
 8003b68:	2208      	movs	r2, #8
 8003b6a:	9208      	str	r2, [sp, #32]
	//header.TransmitGlobalTime = DISABLE;

	for (int i = 0; i < 4; i++) {
 8003b6c:	e012      	b.n	8003b94 <driveWheel+0x40>
		if (CaseMotor_MaxSpeed < u[i]) {
			u[i] = CaseMotor_MaxSpeed - 1;
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 8003b6e:	f512 5ff0 	cmn.w	r2, #7680	; 0x1e00
 8003b72:	da02      	bge.n	8003b7a <driveWheel+0x26>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8003b74:	f24e 2201 	movw	r2, #57857	; 0xe201
 8003b78:	5242      	strh	r2, [r0, r1]
		}
		TxData[i * 2] = u[i] >> 8;
 8003b7a:	5e41      	ldrsh	r1, [r0, r1]
 8003b7c:	005a      	lsls	r2, r3, #1
 8003b7e:	ac0a      	add	r4, sp, #40	; 0x28
 8003b80:	4414      	add	r4, r2
 8003b82:	120d      	asrs	r5, r1, #8
 8003b84:	f804 5c20 	strb.w	r5, [r4, #-32]
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8003b88:	3201      	adds	r2, #1
 8003b8a:	ac0a      	add	r4, sp, #40	; 0x28
 8003b8c:	4422      	add	r2, r4
 8003b8e:	f802 1c20 	strb.w	r1, [r2, #-32]
	for (int i = 0; i < 4; i++) {
 8003b92:	3301      	adds	r3, #1
 8003b94:	2b03      	cmp	r3, #3
 8003b96:	dc0a      	bgt.n	8003bae <driveWheel+0x5a>
		if (CaseMotor_MaxSpeed < u[i]) {
 8003b98:	0059      	lsls	r1, r3, #1
 8003b9a:	f930 2013 	ldrsh.w	r2, [r0, r3, lsl #1]
 8003b9e:	f5b2 5ff0 	cmp.w	r2, #7680	; 0x1e00
 8003ba2:	dde4      	ble.n	8003b6e <driveWheel+0x1a>
			u[i] = CaseMotor_MaxSpeed - 1;
 8003ba4:	f641 52ff 	movw	r2, #7679	; 0x1dff
 8003ba8:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
 8003bac:	e7e5      	b.n	8003b7a <driveWheel+0x26>
	}

	HAL_CAN_AddTxMessage(&hcan2, &header, TxData, &TxMailbox);
 8003bae:	ab01      	add	r3, sp, #4
 8003bb0:	aa02      	add	r2, sp, #8
 8003bb2:	a904      	add	r1, sp, #16
 8003bb4:	4802      	ldr	r0, [pc, #8]	; (8003bc0 <driveWheel+0x6c>)
 8003bb6:	f7fd fb31 	bl	800121c <HAL_CAN_AddTxMessage>
}
 8003bba:	b00b      	add	sp, #44	; 0x2c
 8003bbc:	bd30      	pop	{r4, r5, pc}
 8003bbe:	bf00      	nop
 8003bc0:	20000038 	.word	0x20000038

08003bc4 <driveGimbalMotors>:

void driveGimbalMotors(int16_t *u) {
 8003bc4:	b530      	push	{r4, r5, lr}
 8003bc6:	b08b      	sub	sp, #44	; 0x2c
	CAN_TxHeaderTypeDef header;
	uint8_t TxData[8] = { 0 };
 8003bc8:	2300      	movs	r3, #0
 8003bca:	9302      	str	r3, [sp, #8]
 8003bcc:	9303      	str	r3, [sp, #12]
	uint32_t TxMailbox;

	header.StdId = 0x1ff;
 8003bce:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003bd2:	9204      	str	r2, [sp, #16]
	header.RTR = CAN_RTR_DATA;
 8003bd4:	9307      	str	r3, [sp, #28]
	header.IDE = CAN_ID_STD;
 8003bd6:	9306      	str	r3, [sp, #24]
	header.DLC = 8;
 8003bd8:	2208      	movs	r2, #8
 8003bda:	9208      	str	r2, [sp, #32]
	//header.TransmitGlobalTime = DISABLE;

	for (int i = 0; i < 3; i++) {
 8003bdc:	e012      	b.n	8003c04 <driveGimbalMotors+0x40>
		if (CaseMotor_MaxSpeed < u[i]) {
			u[i] = CaseMotor_MaxSpeed - 1;
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 8003bde:	f512 5ff0 	cmn.w	r2, #7680	; 0x1e00
 8003be2:	da02      	bge.n	8003bea <driveGimbalMotors+0x26>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8003be4:	f24e 2201 	movw	r2, #57857	; 0xe201
 8003be8:	5242      	strh	r2, [r0, r1]
		}
		TxData[i * 2] = u[i] >> 8;
 8003bea:	5e41      	ldrsh	r1, [r0, r1]
 8003bec:	005a      	lsls	r2, r3, #1
 8003bee:	ac0a      	add	r4, sp, #40	; 0x28
 8003bf0:	4414      	add	r4, r2
 8003bf2:	120d      	asrs	r5, r1, #8
 8003bf4:	f804 5c20 	strb.w	r5, [r4, #-32]
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8003bf8:	3201      	adds	r2, #1
 8003bfa:	ac0a      	add	r4, sp, #40	; 0x28
 8003bfc:	4422      	add	r2, r4
 8003bfe:	f802 1c20 	strb.w	r1, [r2, #-32]
	for (int i = 0; i < 3; i++) {
 8003c02:	3301      	adds	r3, #1
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	dc0a      	bgt.n	8003c1e <driveGimbalMotors+0x5a>
		if (CaseMotor_MaxSpeed < u[i]) {
 8003c08:	0059      	lsls	r1, r3, #1
 8003c0a:	f930 2013 	ldrsh.w	r2, [r0, r3, lsl #1]
 8003c0e:	f5b2 5ff0 	cmp.w	r2, #7680	; 0x1e00
 8003c12:	dde4      	ble.n	8003bde <driveGimbalMotors+0x1a>
			u[i] = CaseMotor_MaxSpeed - 1;
 8003c14:	f641 52ff 	movw	r2, #7679	; 0x1dff
 8003c18:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
 8003c1c:	e7e5      	b.n	8003bea <driveGimbalMotors+0x26>
	}

	HAL_CAN_AddTxMessage(&hcan1, &header, TxData, &TxMailbox);
 8003c1e:	ab01      	add	r3, sp, #4
 8003c20:	aa02      	add	r2, sp, #8
 8003c22:	a904      	add	r1, sp, #16
 8003c24:	4802      	ldr	r0, [pc, #8]	; (8003c30 <driveGimbalMotors+0x6c>)
 8003c26:	f7fd faf9 	bl	800121c <HAL_CAN_AddTxMessage>
}
 8003c2a:	b00b      	add	sp, #44	; 0x2c
 8003c2c:	bd30      	pop	{r4, r5, pc}
 8003c2e:	bf00      	nop
 8003c30:	20000060 	.word	0x20000060

08003c34 <pidExecute>:
 */
#include "pid.h"

float pidExecute(_pid_t *pid) {
	float u = 0;
	pid->integralOut += pid->i * pid->error * (pid->t/1000.0f);
 8003c34:	edd0 7a02 	vldr	s15, [r0, #8]
 8003c38:	edd0 6a0a 	vldr	s13, [r0, #40]	; 0x28
 8003c3c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003c40:	ed90 6a00 	vldr	s12, [r0]
 8003c44:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8003cfc <pidExecute+0xc8>
 8003c48:	ee86 7a25 	vdiv.f32	s14, s12, s11
 8003c4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c50:	ed90 7a07 	vldr	s14, [r0, #28]
 8003c54:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003c58:	edc0 7a07 	vstr	s15, [r0, #28]
	if (pid->integralOutLimit < pid->integralOut) pid->integralOut = pid->integralOutLimit;
 8003c5c:	ed90 7a05 	vldr	s14, [r0, #20]
 8003c60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c68:	dd3a      	ble.n	8003ce0 <pidExecute+0xac>
 8003c6a:	ed80 7a07 	vstr	s14, [r0, #28]
	else if (pid->integralOut < -pid->integralOutLimit) pid->integralOut = -pid->integralOutLimit;
	pid->differentialFilter = pid->differentialFilter * pid->differentialFilterRate + (pid->d * (pid->error - pid->lastError)*(1000.0f/pid->t)) * (1 - pid->differentialFilterRate);
 8003c6e:	edd0 7a09 	vldr	s15, [r0, #36]	; 0x24
 8003c72:	ed90 5a06 	vldr	s10, [r0, #24]
 8003c76:	ee67 7a85 	vmul.f32	s15, s15, s10
 8003c7a:	ed90 7a03 	vldr	s14, [r0, #12]
 8003c7e:	edd0 5a08 	vldr	s11, [r0, #32]
 8003c82:	ee76 5ae5 	vsub.f32	s11, s13, s11
 8003c86:	ee27 7a25 	vmul.f32	s14, s14, s11
 8003c8a:	eddf 4a1c 	vldr	s9, [pc, #112]	; 8003cfc <pidExecute+0xc8>
 8003c8e:	eec4 5a86 	vdiv.f32	s11, s9, s12
 8003c92:	ee27 7a25 	vmul.f32	s14, s14, s11
 8003c96:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8003c9a:	ee36 6a45 	vsub.f32	s12, s12, s10
 8003c9e:	ee27 7a06 	vmul.f32	s14, s14, s12
 8003ca2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003ca6:	edc0 7a09 	vstr	s15, [r0, #36]	; 0x24
	u = pid->p * pid->error + pid->integralOut + pid->differentialFilter;
 8003caa:	ed90 7a01 	vldr	s14, [r0, #4]
 8003cae:	ee26 7a87 	vmul.f32	s14, s13, s14
 8003cb2:	ed90 6a07 	vldr	s12, [r0, #28]
 8003cb6:	ee37 7a06 	vadd.f32	s14, s14, s12
 8003cba:	ee77 7a87 	vadd.f32	s15, s15, s14
	if (pid->outLimit < u) u = pid->outLimit;
 8003cbe:	ed90 0a04 	vldr	s0, [r0, #16]
 8003cc2:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cca:	d406      	bmi.n	8003cda <pidExecute+0xa6>
	else if (u < -pid->outLimit)u = -pid->outLimit;
 8003ccc:	eeb1 0a40 	vneg.f32	s0, s0
 8003cd0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003cd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cd8:	dd0c      	ble.n	8003cf4 <pidExecute+0xc0>
	pid->lastError = pid->error;
 8003cda:	edc0 6a08 	vstr	s13, [r0, #32]
	return u;
}
 8003cde:	4770      	bx	lr
	else if (pid->integralOut < -pid->integralOutLimit) pid->integralOut = -pid->integralOutLimit;
 8003ce0:	eeb1 7a47 	vneg.f32	s14, s14
 8003ce4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cec:	d5bf      	bpl.n	8003c6e <pidExecute+0x3a>
 8003cee:	ed80 7a07 	vstr	s14, [r0, #28]
 8003cf2:	e7bc      	b.n	8003c6e <pidExecute+0x3a>
	u = pid->p * pid->error + pid->integralOut + pid->differentialFilter;
 8003cf4:	eeb0 0a67 	vmov.f32	s0, s15
 8003cf8:	e7ef      	b.n	8003cda <pidExecute+0xa6>
 8003cfa:	bf00      	nop
 8003cfc:	447a0000 	.word	0x447a0000

08003d00 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8003d00:	b508      	push	{r3, lr}

  hspi5.Instance = SPI5;
 8003d02:	480f      	ldr	r0, [pc, #60]	; (8003d40 <MX_SPI5_Init+0x40>)
 8003d04:	4b0f      	ldr	r3, [pc, #60]	; (8003d44 <MX_SPI5_Init+0x44>)
 8003d06:	6003      	str	r3, [r0, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8003d08:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003d0c:	6043      	str	r3, [r0, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	6083      	str	r3, [r0, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8003d12:	60c3      	str	r3, [r0, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d14:	6103      	str	r3, [r0, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003d16:	6143      	str	r3, [r0, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8003d18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d1c:	6182      	str	r2, [r0, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8003d1e:	2230      	movs	r2, #48	; 0x30
 8003d20:	61c2      	str	r2, [r0, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003d22:	6203      	str	r3, [r0, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8003d24:	6243      	str	r3, [r0, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d26:	6283      	str	r3, [r0, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8003d28:	230a      	movs	r3, #10
 8003d2a:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8003d2c:	f7fe f95a 	bl	8001fe4 <HAL_SPI_Init>
 8003d30:	b900      	cbnz	r0, 8003d34 <MX_SPI5_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 8003d32:	bd08      	pop	{r3, pc}
    _Error_Handler(__FILE__, __LINE__);
 8003d34:	2145      	movs	r1, #69	; 0x45
 8003d36:	4804      	ldr	r0, [pc, #16]	; (8003d48 <MX_SPI5_Init+0x48>)
 8003d38:	f7ff fd1e 	bl	8003778 <_Error_Handler>
}
 8003d3c:	e7f9      	b.n	8003d32 <MX_SPI5_Init+0x32>
 8003d3e:	bf00      	nop
 8003d40:	200002d0 	.word	0x200002d0
 8003d44:	40015000 	.word	0x40015000
 8003d48:	080044e0 	.word	0x080044e0

08003d4c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI5)
 8003d4c:	6802      	ldr	r2, [r0, #0]
 8003d4e:	4b12      	ldr	r3, [pc, #72]	; (8003d98 <HAL_SPI_MspInit+0x4c>)
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d000      	beq.n	8003d56 <HAL_SPI_MspInit+0xa>
 8003d54:	4770      	bx	lr
{
 8003d56:	b500      	push	{lr}
 8003d58:	b087      	sub	sp, #28
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8003d5a:	2100      	movs	r1, #0
 8003d5c:	9100      	str	r1, [sp, #0]
 8003d5e:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8003d62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d64:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003d68:	645a      	str	r2, [r3, #68]	; 0x44
 8003d6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d70:	9300      	str	r3, [sp, #0]
 8003d72:	9b00      	ldr	r3, [sp, #0]
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF9     ------> SPI5_MOSI
    PF8     ------> SPI5_MISO 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_8;
 8003d74:	f44f 7360 	mov.w	r3, #896	; 0x380
 8003d78:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d7a:	2302      	movs	r3, #2
 8003d7c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d7e:	9103      	str	r1, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d80:	2303      	movs	r3, #3
 8003d82:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8003d84:	2305      	movs	r3, #5
 8003d86:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003d88:	a901      	add	r1, sp, #4
 8003d8a:	4804      	ldr	r0, [pc, #16]	; (8003d9c <HAL_SPI_MspInit+0x50>)
 8003d8c:	f7fd fd3e 	bl	800180c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8003d90:	b007      	add	sp, #28
 8003d92:	f85d fb04 	ldr.w	pc, [sp], #4
 8003d96:	bf00      	nop
 8003d98:	40015000 	.word	0x40015000
 8003d9c:	40021400 	.word	0x40021400

08003da0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003da0:	b510      	push	{r4, lr}
 8003da2:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003da4:	2400      	movs	r4, #0
 8003da6:	9400      	str	r4, [sp, #0]
 8003da8:	4b21      	ldr	r3, [pc, #132]	; (8003e30 <HAL_MspInit+0x90>)
 8003daa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003dac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003db0:	645a      	str	r2, [r3, #68]	; 0x44
 8003db2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003db4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003db8:	9200      	str	r2, [sp, #0]
 8003dba:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003dbc:	9401      	str	r4, [sp, #4]
 8003dbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003dc0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003dc4:	641a      	str	r2, [r3, #64]	; 0x40
 8003dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dcc:	9301      	str	r3, [sp, #4]
 8003dce:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003dd0:	2003      	movs	r0, #3
 8003dd2:	f7fd fc8b 	bl	80016ec <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8003dd6:	4622      	mov	r2, r4
 8003dd8:	4621      	mov	r1, r4
 8003dda:	f06f 000b 	mvn.w	r0, #11
 8003dde:	f7fd fc97 	bl	8001710 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003de2:	4622      	mov	r2, r4
 8003de4:	4621      	mov	r1, r4
 8003de6:	f06f 000a 	mvn.w	r0, #10
 8003dea:	f7fd fc91 	bl	8001710 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003dee:	4622      	mov	r2, r4
 8003df0:	4621      	mov	r1, r4
 8003df2:	f06f 0009 	mvn.w	r0, #9
 8003df6:	f7fd fc8b 	bl	8001710 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8003dfa:	4622      	mov	r2, r4
 8003dfc:	4621      	mov	r1, r4
 8003dfe:	f06f 0004 	mvn.w	r0, #4
 8003e02:	f7fd fc85 	bl	8001710 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8003e06:	4622      	mov	r2, r4
 8003e08:	4621      	mov	r1, r4
 8003e0a:	f06f 0003 	mvn.w	r0, #3
 8003e0e:	f7fd fc7f 	bl	8001710 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8003e12:	4622      	mov	r2, r4
 8003e14:	4621      	mov	r1, r4
 8003e16:	f06f 0001 	mvn.w	r0, #1
 8003e1a:	f7fd fc79 	bl	8001710 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003e1e:	4622      	mov	r2, r4
 8003e20:	4621      	mov	r1, r4
 8003e22:	f04f 30ff 	mov.w	r0, #4294967295
 8003e26:	f7fd fc73 	bl	8001710 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e2a:	b002      	add	sp, #8
 8003e2c:	bd10      	pop	{r4, pc}
 8003e2e:	bf00      	nop
 8003e30:	40023800 	.word	0x40023800

08003e34 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003e34:	4770      	bx	lr

08003e36 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8003e36:	e7fe      	b.n	8003e36 <HardFault_Handler>

08003e38 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8003e38:	e7fe      	b.n	8003e38 <MemManage_Handler>

08003e3a <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8003e3a:	e7fe      	b.n	8003e3a <BusFault_Handler>

08003e3c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8003e3c:	e7fe      	b.n	8003e3c <UsageFault_Handler>

08003e3e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003e3e:	4770      	bx	lr

08003e40 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e40:	4770      	bx	lr

08003e42 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003e42:	4770      	bx	lr

08003e44 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8003e44:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e46:	f7fd f857 	bl	8000ef8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8003e4a:	f7fd fcc8 	bl	80017de <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e4e:	bd08      	pop	{r3, pc}

08003e50 <CAN1_RX0_IRQHandler>:

/**
* @brief This function handles CAN1 RX0 interrupts.
*/
void CAN1_RX0_IRQHandler(void)
{
 8003e50:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003e52:	4802      	ldr	r0, [pc, #8]	; (8003e5c <CAN1_RX0_IRQHandler+0xc>)
 8003e54:	f7fd fb1d 	bl	8001492 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003e58:	bd08      	pop	{r3, pc}
 8003e5a:	bf00      	nop
 8003e5c:	20000060 	.word	0x20000060

08003e60 <CAN1_RX1_IRQHandler>:

/**
* @brief This function handles CAN1 RX1 interrupt.
*/
void CAN1_RX1_IRQHandler(void)
{
 8003e60:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003e62:	4802      	ldr	r0, [pc, #8]	; (8003e6c <CAN1_RX1_IRQHandler+0xc>)
 8003e64:	f7fd fb15 	bl	8001492 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8003e68:	bd08      	pop	{r3, pc}
 8003e6a:	bf00      	nop
 8003e6c:	20000060 	.word	0x20000060

08003e70 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 8003e70:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003e72:	4802      	ldr	r0, [pc, #8]	; (8003e7c <USART1_IRQHandler+0xc>)
 8003e74:	f7fe ff2e 	bl	8002cd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003e78:	bd08      	pop	{r3, pc}
 8003e7a:	bf00      	nop
 8003e7c:	2000041c 	.word	0x2000041c

08003e80 <TIM6_DAC_IRQHandler>:

/**
* @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
*/
void TIM6_DAC_IRQHandler(void)
{
 8003e80:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003e82:	4802      	ldr	r0, [pc, #8]	; (8003e8c <TIM6_DAC_IRQHandler+0xc>)
 8003e84:	f7fe f984 	bl	8002190 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003e88:	bd08      	pop	{r3, pc}
 8003e8a:	bf00      	nop
 8003e8c:	20000328 	.word	0x20000328

08003e90 <CAN2_RX0_IRQHandler>:

/**
* @brief This function handles CAN2 RX0 interrupts.
*/
void CAN2_RX0_IRQHandler(void)
{
 8003e90:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8003e92:	4802      	ldr	r0, [pc, #8]	; (8003e9c <CAN2_RX0_IRQHandler+0xc>)
 8003e94:	f7fd fafd 	bl	8001492 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8003e98:	bd08      	pop	{r3, pc}
 8003e9a:	bf00      	nop
 8003e9c:	20000038 	.word	0x20000038

08003ea0 <CAN2_RX1_IRQHandler>:

/**
* @brief This function handles CAN2 RX1 interrupt.
*/
void CAN2_RX1_IRQHandler(void)
{
 8003ea0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8003ea2:	4802      	ldr	r0, [pc, #8]	; (8003eac <CAN2_RX1_IRQHandler+0xc>)
 8003ea4:	f7fd faf5 	bl	8001492 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8003ea8:	bd08      	pop	{r3, pc}
 8003eaa:	bf00      	nop
 8003eac:	20000038 	.word	0x20000038

08003eb0 <USART6_IRQHandler>:

/**
* @brief This function handles USART6 global interrupt.
*/
void USART6_IRQHandler(void)
{
 8003eb0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003eb2:	4802      	ldr	r0, [pc, #8]	; (8003ebc <USART6_IRQHandler+0xc>)
 8003eb4:	f7fe ff0e 	bl	8002cd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8003eb8:	bd08      	pop	{r3, pc}
 8003eba:	bf00      	nop
 8003ebc:	2000049c 	.word	0x2000049c

08003ec0 <UART8_IRQHandler>:

/**
* @brief This function handles UART8 global interrupt.
*/
void UART8_IRQHandler(void)
{
 8003ec0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN UART8_IRQn 0 */

  /* USER CODE END UART8_IRQn 0 */
  HAL_UART_IRQHandler(&huart8);
 8003ec2:	4802      	ldr	r0, [pc, #8]	; (8003ecc <UART8_IRQHandler+0xc>)
 8003ec4:	f7fe ff06 	bl	8002cd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART8_IRQn 1 */

  /* USER CODE END UART8_IRQn 1 */
}
 8003ec8:	bd08      	pop	{r3, pc}
 8003eca:	bf00      	nop
 8003ecc:	2000045c 	.word	0x2000045c

08003ed0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ed0:	490f      	ldr	r1, [pc, #60]	; (8003f10 <SystemInit+0x40>)
 8003ed2:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003ed6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003eda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003ede:	4b0d      	ldr	r3, [pc, #52]	; (8003f14 <SystemInit+0x44>)
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	f042 0201 	orr.w	r2, r2, #1
 8003ee6:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003ee8:	2000      	movs	r0, #0
 8003eea:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003ef2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003ef6:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003ef8:	4a07      	ldr	r2, [pc, #28]	; (8003f18 <SystemInit+0x48>)
 8003efa:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003f02:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003f04:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003f06:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003f0a:	608b      	str	r3, [r1, #8]
#endif
}
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	e000ed00 	.word	0xe000ed00
 8003f14:	40023800 	.word	0x40023800
 8003f18:	24003010 	.word	0x24003010

08003f1c <MX_TIM6_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003f1c:	b500      	push	{lr}
 8003f1e:	b083      	sub	sp, #12
  TIM_MasterConfigTypeDef sMasterConfig;

  htim6.Instance = TIM6;
 8003f20:	4810      	ldr	r0, [pc, #64]	; (8003f64 <MX_TIM6_Init+0x48>)
 8003f22:	4b11      	ldr	r3, [pc, #68]	; (8003f68 <MX_TIM6_Init+0x4c>)
 8003f24:	6003      	str	r3, [r0, #0]
  htim6.Init.Prescaler = 10-1;
 8003f26:	2309      	movs	r3, #9
 8003f28:	6043      	str	r3, [r0, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	6083      	str	r3, [r0, #8]
  htim6.Init.Period = 16800;
 8003f2e:	f244 13a0 	movw	r3, #16800	; 0x41a0
 8003f32:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003f34:	f7fe fa4a 	bl	80023cc <HAL_TIM_Base_Init>
 8003f38:	b950      	cbnz	r0, 8003f50 <MX_TIM6_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f3e:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003f40:	4669      	mov	r1, sp
 8003f42:	4808      	ldr	r0, [pc, #32]	; (8003f64 <MX_TIM6_Init+0x48>)
 8003f44:	f7fe fb40 	bl	80025c8 <HAL_TIMEx_MasterConfigSynchronization>
 8003f48:	b938      	cbnz	r0, 8003f5a <MX_TIM6_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 8003f4a:	b003      	add	sp, #12
 8003f4c:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8003f50:	2177      	movs	r1, #119	; 0x77
 8003f52:	4806      	ldr	r0, [pc, #24]	; (8003f6c <MX_TIM6_Init+0x50>)
 8003f54:	f7ff fc10 	bl	8003778 <_Error_Handler>
 8003f58:	e7ef      	b.n	8003f3a <MX_TIM6_Init+0x1e>
    _Error_Handler(__FILE__, __LINE__);
 8003f5a:	217e      	movs	r1, #126	; 0x7e
 8003f5c:	4803      	ldr	r0, [pc, #12]	; (8003f6c <MX_TIM6_Init+0x50>)
 8003f5e:	f7ff fc0b 	bl	8003778 <_Error_Handler>
}
 8003f62:	e7f2      	b.n	8003f4a <MX_TIM6_Init+0x2e>
 8003f64:	20000328 	.word	0x20000328
 8003f68:	40001000 	.word	0x40001000
 8003f6c:	080044f0 	.word	0x080044f0

08003f70 <HAL_TIM_PWM_MspInit>:
  HAL_TIM_MspPostInit(&htim12);

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003f70:	b082      	sub	sp, #8

  if(tim_pwmHandle->Instance==TIM1)
 8003f72:	6803      	ldr	r3, [r0, #0]
 8003f74:	4a10      	ldr	r2, [pc, #64]	; (8003fb8 <HAL_TIM_PWM_MspInit+0x48>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d004      	beq.n	8003f84 <HAL_TIM_PWM_MspInit+0x14>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM12)
 8003f7a:	4a10      	ldr	r2, [pc, #64]	; (8003fbc <HAL_TIM_PWM_MspInit+0x4c>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d00e      	beq.n	8003f9e <HAL_TIM_PWM_MspInit+0x2e>
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8003f80:	b002      	add	sp, #8
 8003f82:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003f84:	2300      	movs	r3, #0
 8003f86:	9300      	str	r3, [sp, #0]
 8003f88:	4b0d      	ldr	r3, [pc, #52]	; (8003fc0 <HAL_TIM_PWM_MspInit+0x50>)
 8003f8a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f8c:	f042 0201 	orr.w	r2, r2, #1
 8003f90:	645a      	str	r2, [r3, #68]	; 0x44
 8003f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f94:	f003 0301 	and.w	r3, r3, #1
 8003f98:	9300      	str	r3, [sp, #0]
 8003f9a:	9b00      	ldr	r3, [sp, #0]
 8003f9c:	e7f0      	b.n	8003f80 <HAL_TIM_PWM_MspInit+0x10>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	9301      	str	r3, [sp, #4]
 8003fa2:	4b07      	ldr	r3, [pc, #28]	; (8003fc0 <HAL_TIM_PWM_MspInit+0x50>)
 8003fa4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fa6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003faa:	641a      	str	r2, [r3, #64]	; 0x40
 8003fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fb2:	9301      	str	r3, [sp, #4]
 8003fb4:	9b01      	ldr	r3, [sp, #4]
}
 8003fb6:	e7e3      	b.n	8003f80 <HAL_TIM_PWM_MspInit+0x10>
 8003fb8:	40010000 	.word	0x40010000
 8003fbc:	40001800 	.word	0x40001800
 8003fc0:	40023800 	.word	0x40023800

08003fc4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM6)
 8003fc4:	6802      	ldr	r2, [r0, #0]
 8003fc6:	4b0e      	ldr	r3, [pc, #56]	; (8004000 <HAL_TIM_Base_MspInit+0x3c>)
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d000      	beq.n	8003fce <HAL_TIM_Base_MspInit+0xa>
 8003fcc:	4770      	bx	lr
{
 8003fce:	b500      	push	{lr}
 8003fd0:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	9201      	str	r2, [sp, #4]
 8003fd6:	f503 330a 	add.w	r3, r3, #141312	; 0x22800
 8003fda:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003fdc:	f041 0110 	orr.w	r1, r1, #16
 8003fe0:	6419      	str	r1, [r3, #64]	; 0x40
 8003fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe4:	f003 0310 	and.w	r3, r3, #16
 8003fe8:	9301      	str	r3, [sp, #4]
 8003fea:	9b01      	ldr	r3, [sp, #4]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8003fec:	2101      	movs	r1, #1
 8003fee:	2036      	movs	r0, #54	; 0x36
 8003ff0:	f7fd fb8e 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003ff4:	2036      	movs	r0, #54	; 0x36
 8003ff6:	f7fd fbbf 	bl	8001778 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8003ffa:	b003      	add	sp, #12
 8003ffc:	f85d fb04 	ldr.w	pc, [sp], #4
 8004000:	40001000 	.word	0x40001000

08004004 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004004:	b570      	push	{r4, r5, r6, lr}
 8004006:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 8004008:	6803      	ldr	r3, [r0, #0]
 800400a:	4a18      	ldr	r2, [pc, #96]	; (800406c <HAL_TIM_MspPostInit+0x68>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d004      	beq.n	800401a <HAL_TIM_MspPostInit+0x16>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM12)
 8004010:	4a17      	ldr	r2, [pc, #92]	; (8004070 <HAL_TIM_MspPostInit+0x6c>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d01b      	beq.n	800404e <HAL_TIM_MspPostInit+0x4a>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8004016:	b006      	add	sp, #24
 8004018:	bd70      	pop	{r4, r5, r6, pc}
    GPIO_InitStruct.Pin = FRICTION_L_Pin;
 800401a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800401e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004020:	2602      	movs	r6, #2
 8004022:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004024:	2400      	movs	r4, #0
 8004026:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004028:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800402a:	2501      	movs	r5, #1
 800402c:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 800402e:	a901      	add	r1, sp, #4
 8004030:	4810      	ldr	r0, [pc, #64]	; (8004074 <HAL_TIM_MspPostInit+0x70>)
 8004032:	f7fd fbeb 	bl	800180c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8004036:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800403a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800403c:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800403e:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004040:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004042:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8004044:	a901      	add	r1, sp, #4
 8004046:	480c      	ldr	r0, [pc, #48]	; (8004078 <HAL_TIM_MspPostInit+0x74>)
 8004048:	f7fd fbe0 	bl	800180c <HAL_GPIO_Init>
 800404c:	e7e3      	b.n	8004016 <HAL_TIM_MspPostInit+0x12>
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
 800404e:	2340      	movs	r3, #64	; 0x40
 8004050:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004052:	2302      	movs	r3, #2
 8004054:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004056:	2300      	movs	r3, #0
 8004058:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800405a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800405c:	2309      	movs	r3, #9
 800405e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8004060:	a901      	add	r1, sp, #4
 8004062:	4806      	ldr	r0, [pc, #24]	; (800407c <HAL_TIM_MspPostInit+0x78>)
 8004064:	f7fd fbd2 	bl	800180c <HAL_GPIO_Init>
}
 8004068:	e7d5      	b.n	8004016 <HAL_TIM_MspPostInit+0x12>
 800406a:	bf00      	nop
 800406c:	40010000 	.word	0x40010000
 8004070:	40001800 	.word	0x40001800
 8004074:	40020000 	.word	0x40020000
 8004078:	40021000 	.word	0x40021000
 800407c:	40021c00 	.word	0x40021c00

08004080 <MX_TIM1_Init>:
{
 8004080:	b500      	push	{lr}
 8004082:	b091      	sub	sp, #68	; 0x44
  htim1.Instance = TIM1;
 8004084:	482e      	ldr	r0, [pc, #184]	; (8004140 <MX_TIM1_Init+0xc0>)
 8004086:	4b2f      	ldr	r3, [pc, #188]	; (8004144 <MX_TIM1_Init+0xc4>)
 8004088:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 167;
 800408a:	23a7      	movs	r3, #167	; 0xa7
 800408c:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800408e:	2300      	movs	r3, #0
 8004090:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 20000-1;
 8004092:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8004096:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004098:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 800409a:	6143      	str	r3, [r0, #20]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800409c:	f7fe f9af 	bl	80023fe <HAL_TIM_PWM_Init>
 80040a0:	2800      	cmp	r0, #0
 80040a2:	d133      	bne.n	800410c <MX_TIM1_Init+0x8c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80040a4:	2300      	movs	r3, #0
 80040a6:	930e      	str	r3, [sp, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80040a8:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80040aa:	a90e      	add	r1, sp, #56	; 0x38
 80040ac:	4824      	ldr	r0, [pc, #144]	; (8004140 <MX_TIM1_Init+0xc0>)
 80040ae:	f7fe fa8b 	bl	80025c8 <HAL_TIMEx_MasterConfigSynchronization>
 80040b2:	2800      	cmp	r0, #0
 80040b4:	d12f      	bne.n	8004116 <MX_TIM1_Init+0x96>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80040b6:	2360      	movs	r3, #96	; 0x60
 80040b8:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 1000;
 80040ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80040be:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80040c0:	2200      	movs	r2, #0
 80040c2:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80040c4:	920a      	str	r2, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80040c6:	920b      	str	r2, [sp, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80040c8:	920c      	str	r2, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80040ca:	920d      	str	r2, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80040cc:	a907      	add	r1, sp, #28
 80040ce:	481c      	ldr	r0, [pc, #112]	; (8004140 <MX_TIM1_Init+0xc0>)
 80040d0:	f7fe f9e0 	bl	8002494 <HAL_TIM_PWM_ConfigChannel>
 80040d4:	bb20      	cbnz	r0, 8004120 <MX_TIM1_Init+0xa0>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80040d6:	220c      	movs	r2, #12
 80040d8:	a907      	add	r1, sp, #28
 80040da:	4819      	ldr	r0, [pc, #100]	; (8004140 <MX_TIM1_Init+0xc0>)
 80040dc:	f7fe f9da 	bl	8002494 <HAL_TIM_PWM_ConfigChannel>
 80040e0:	bb18      	cbnz	r0, 800412a <MX_TIM1_Init+0xaa>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80040e2:	2300      	movs	r3, #0
 80040e4:	9300      	str	r3, [sp, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80040e6:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80040e8:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80040ea:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80040ec:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80040ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80040f2:	9205      	str	r2, [sp, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80040f4:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80040f6:	4669      	mov	r1, sp
 80040f8:	4811      	ldr	r0, [pc, #68]	; (8004140 <MX_TIM1_Init+0xc0>)
 80040fa:	f7fe fa8e 	bl	800261a <HAL_TIMEx_ConfigBreakDeadTime>
 80040fe:	b9c8      	cbnz	r0, 8004134 <MX_TIM1_Init+0xb4>
  HAL_TIM_MspPostInit(&htim1);
 8004100:	480f      	ldr	r0, [pc, #60]	; (8004140 <MX_TIM1_Init+0xc0>)
 8004102:	f7ff ff7f 	bl	8004004 <HAL_TIM_MspPostInit>
}
 8004106:	b011      	add	sp, #68	; 0x44
 8004108:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 800410c:	2142      	movs	r1, #66	; 0x42
 800410e:	480e      	ldr	r0, [pc, #56]	; (8004148 <MX_TIM1_Init+0xc8>)
 8004110:	f7ff fb32 	bl	8003778 <_Error_Handler>
 8004114:	e7c6      	b.n	80040a4 <MX_TIM1_Init+0x24>
    _Error_Handler(__FILE__, __LINE__);
 8004116:	2149      	movs	r1, #73	; 0x49
 8004118:	480b      	ldr	r0, [pc, #44]	; (8004148 <MX_TIM1_Init+0xc8>)
 800411a:	f7ff fb2d 	bl	8003778 <_Error_Handler>
 800411e:	e7ca      	b.n	80040b6 <MX_TIM1_Init+0x36>
    _Error_Handler(__FILE__, __LINE__);
 8004120:	2155      	movs	r1, #85	; 0x55
 8004122:	4809      	ldr	r0, [pc, #36]	; (8004148 <MX_TIM1_Init+0xc8>)
 8004124:	f7ff fb28 	bl	8003778 <_Error_Handler>
 8004128:	e7d5      	b.n	80040d6 <MX_TIM1_Init+0x56>
    _Error_Handler(__FILE__, __LINE__);
 800412a:	215a      	movs	r1, #90	; 0x5a
 800412c:	4806      	ldr	r0, [pc, #24]	; (8004148 <MX_TIM1_Init+0xc8>)
 800412e:	f7ff fb23 	bl	8003778 <_Error_Handler>
 8004132:	e7d6      	b.n	80040e2 <MX_TIM1_Init+0x62>
    _Error_Handler(__FILE__, __LINE__);
 8004134:	2166      	movs	r1, #102	; 0x66
 8004136:	4804      	ldr	r0, [pc, #16]	; (8004148 <MX_TIM1_Init+0xc8>)
 8004138:	f7ff fb1e 	bl	8003778 <_Error_Handler>
 800413c:	e7e0      	b.n	8004100 <MX_TIM1_Init+0x80>
 800413e:	bf00      	nop
 8004140:	20000364 	.word	0x20000364
 8004144:	40010000 	.word	0x40010000
 8004148:	080044f0 	.word	0x080044f0

0800414c <MX_TIM12_Init>:
{
 800414c:	b500      	push	{lr}
 800414e:	b089      	sub	sp, #36	; 0x24
  htim12.Instance = TIM12;
 8004150:	4814      	ldr	r0, [pc, #80]	; (80041a4 <MX_TIM12_Init+0x58>)
 8004152:	4b15      	ldr	r3, [pc, #84]	; (80041a8 <MX_TIM12_Init+0x5c>)
 8004154:	6003      	str	r3, [r0, #0]
  htim12.Init.Prescaler = 83;
 8004156:	2353      	movs	r3, #83	; 0x53
 8004158:	6043      	str	r3, [r0, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800415a:	2300      	movs	r3, #0
 800415c:	6083      	str	r3, [r0, #8]
  htim12.Init.Period = 20000-1;
 800415e:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8004162:	60c2      	str	r2, [r0, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004164:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8004166:	f7fe f94a 	bl	80023fe <HAL_TIM_PWM_Init>
 800416a:	b980      	cbnz	r0, 800418e <MX_TIM12_Init+0x42>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800416c:	2360      	movs	r3, #96	; 0x60
 800416e:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8004170:	2200      	movs	r2, #0
 8004172:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004174:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004176:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004178:	a901      	add	r1, sp, #4
 800417a:	480a      	ldr	r0, [pc, #40]	; (80041a4 <MX_TIM12_Init+0x58>)
 800417c:	f7fe f98a 	bl	8002494 <HAL_TIM_PWM_ConfigChannel>
 8004180:	b950      	cbnz	r0, 8004198 <MX_TIM12_Init+0x4c>
  HAL_TIM_MspPostInit(&htim12);
 8004182:	4808      	ldr	r0, [pc, #32]	; (80041a4 <MX_TIM12_Init+0x58>)
 8004184:	f7ff ff3e 	bl	8004004 <HAL_TIM_MspPostInit>
}
 8004188:	b009      	add	sp, #36	; 0x24
 800418a:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 800418e:	218e      	movs	r1, #142	; 0x8e
 8004190:	4806      	ldr	r0, [pc, #24]	; (80041ac <MX_TIM12_Init+0x60>)
 8004192:	f7ff faf1 	bl	8003778 <_Error_Handler>
 8004196:	e7e9      	b.n	800416c <MX_TIM12_Init+0x20>
    _Error_Handler(__FILE__, __LINE__);
 8004198:	2197      	movs	r1, #151	; 0x97
 800419a:	4804      	ldr	r0, [pc, #16]	; (80041ac <MX_TIM12_Init+0x60>)
 800419c:	f7ff faec 	bl	8003778 <_Error_Handler>
 80041a0:	e7ef      	b.n	8004182 <MX_TIM12_Init+0x36>
 80041a2:	bf00      	nop
 80041a4:	200003a0 	.word	0x200003a0
 80041a8:	40001800 	.word	0x40001800
 80041ac:	080044f0 	.word	0x080044f0

080041b0 <MX_UART7_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart6;

/* UART7 init function */
void MX_UART7_Init(void)
{
 80041b0:	b508      	push	{r3, lr}

  huart7.Instance = UART7;
 80041b2:	480b      	ldr	r0, [pc, #44]	; (80041e0 <MX_UART7_Init+0x30>)
 80041b4:	4b0b      	ldr	r3, [pc, #44]	; (80041e4 <MX_UART7_Init+0x34>)
 80041b6:	6003      	str	r3, [r0, #0]
  huart7.Init.BaudRate = 115200;
 80041b8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80041bc:	6043      	str	r3, [r0, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80041be:	2300      	movs	r3, #0
 80041c0:	6083      	str	r3, [r0, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80041c2:	60c3      	str	r3, [r0, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 80041c4:	6103      	str	r3, [r0, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80041c6:	220c      	movs	r2, #12
 80041c8:	6142      	str	r2, [r0, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80041ca:	6183      	str	r3, [r0, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80041cc:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80041ce:	f7fe fc60 	bl	8002a92 <HAL_UART_Init>
 80041d2:	b900      	cbnz	r0, 80041d6 <MX_UART7_Init+0x26>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 80041d4:	bd08      	pop	{r3, pc}
    _Error_Handler(__FILE__, __LINE__);
 80041d6:	2144      	movs	r1, #68	; 0x44
 80041d8:	4803      	ldr	r0, [pc, #12]	; (80041e8 <MX_UART7_Init+0x38>)
 80041da:	f7ff facd 	bl	8003778 <_Error_Handler>
}
 80041de:	e7f9      	b.n	80041d4 <MX_UART7_Init+0x24>
 80041e0:	200003dc 	.word	0x200003dc
 80041e4:	40007800 	.word	0x40007800
 80041e8:	08004500 	.word	0x08004500

080041ec <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{
 80041ec:	b508      	push	{r3, lr}

  huart8.Instance = UART8;
 80041ee:	480b      	ldr	r0, [pc, #44]	; (800421c <MX_UART8_Init+0x30>)
 80041f0:	4b0b      	ldr	r3, [pc, #44]	; (8004220 <MX_UART8_Init+0x34>)
 80041f2:	6003      	str	r3, [r0, #0]
  huart8.Init.BaudRate = 115200;
 80041f4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80041f8:	6043      	str	r3, [r0, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80041fa:	2300      	movs	r3, #0
 80041fc:	6083      	str	r3, [r0, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80041fe:	60c3      	str	r3, [r0, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8004200:	6103      	str	r3, [r0, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8004202:	220c      	movs	r2, #12
 8004204:	6142      	str	r2, [r0, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004206:	6183      	str	r3, [r0, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8004208:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 800420a:	f7fe fc42 	bl	8002a92 <HAL_UART_Init>
 800420e:	b900      	cbnz	r0, 8004212 <MX_UART8_Init+0x26>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 8004210:	bd08      	pop	{r3, pc}
    _Error_Handler(__FILE__, __LINE__);
 8004212:	2156      	movs	r1, #86	; 0x56
 8004214:	4803      	ldr	r0, [pc, #12]	; (8004224 <MX_UART8_Init+0x38>)
 8004216:	f7ff faaf 	bl	8003778 <_Error_Handler>
}
 800421a:	e7f9      	b.n	8004210 <MX_UART8_Init+0x24>
 800421c:	2000045c 	.word	0x2000045c
 8004220:	40007c00 	.word	0x40007c00
 8004224:	08004500 	.word	0x08004500

08004228 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004228:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 800422a:	480b      	ldr	r0, [pc, #44]	; (8004258 <MX_USART1_UART_Init+0x30>)
 800422c:	4b0b      	ldr	r3, [pc, #44]	; (800425c <MX_USART1_UART_Init+0x34>)
 800422e:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 100000;
 8004230:	4b0b      	ldr	r3, [pc, #44]	; (8004260 <MX_USART1_UART_Init+0x38>)
 8004232:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004234:	2300      	movs	r3, #0
 8004236:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004238:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800423a:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800423c:	220c      	movs	r2, #12
 800423e:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004240:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004242:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004244:	f7fe fc25 	bl	8002a92 <HAL_UART_Init>
 8004248:	b900      	cbnz	r0, 800424c <MX_USART1_UART_Init+0x24>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 800424a:	bd08      	pop	{r3, pc}
    _Error_Handler(__FILE__, __LINE__);
 800424c:	2169      	movs	r1, #105	; 0x69
 800424e:	4805      	ldr	r0, [pc, #20]	; (8004264 <MX_USART1_UART_Init+0x3c>)
 8004250:	f7ff fa92 	bl	8003778 <_Error_Handler>
}
 8004254:	e7f9      	b.n	800424a <MX_USART1_UART_Init+0x22>
 8004256:	bf00      	nop
 8004258:	2000041c 	.word	0x2000041c
 800425c:	40011000 	.word	0x40011000
 8004260:	000186a0 	.word	0x000186a0
 8004264:	08004500 	.word	0x08004500

08004268 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8004268:	b508      	push	{r3, lr}

  huart6.Instance = USART6;
 800426a:	480b      	ldr	r0, [pc, #44]	; (8004298 <MX_USART6_UART_Init+0x30>)
 800426c:	4b0b      	ldr	r3, [pc, #44]	; (800429c <MX_USART6_UART_Init+0x34>)
 800426e:	6003      	str	r3, [r0, #0]
  huart6.Init.BaudRate = 115200;
 8004270:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004274:	6043      	str	r3, [r0, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004276:	2300      	movs	r3, #0
 8004278:	6083      	str	r3, [r0, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800427a:	60c3      	str	r3, [r0, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800427c:	6103      	str	r3, [r0, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800427e:	220c      	movs	r2, #12
 8004280:	6142      	str	r2, [r0, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004282:	6183      	str	r3, [r0, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004284:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8004286:	f7fe fc04 	bl	8002a92 <HAL_UART_Init>
 800428a:	b900      	cbnz	r0, 800428e <MX_USART6_UART_Init+0x26>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 800428c:	bd08      	pop	{r3, pc}
    _Error_Handler(__FILE__, __LINE__);
 800428e:	217c      	movs	r1, #124	; 0x7c
 8004290:	4803      	ldr	r0, [pc, #12]	; (80042a0 <MX_USART6_UART_Init+0x38>)
 8004292:	f7ff fa71 	bl	8003778 <_Error_Handler>
}
 8004296:	e7f9      	b.n	800428c <MX_USART6_UART_Init+0x24>
 8004298:	2000049c 	.word	0x2000049c
 800429c:	40011400 	.word	0x40011400
 80042a0:	08004500 	.word	0x08004500

080042a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80042a4:	b510      	push	{r4, lr}
 80042a6:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==UART7)
 80042a8:	6803      	ldr	r3, [r0, #0]
 80042aa:	4a49      	ldr	r2, [pc, #292]	; (80043d0 <HAL_UART_MspInit+0x12c>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d00a      	beq.n	80042c6 <HAL_UART_MspInit+0x22>

  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
  else if(uartHandle->Instance==UART8)
 80042b0:	4a48      	ldr	r2, [pc, #288]	; (80043d4 <HAL_UART_MspInit+0x130>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d023      	beq.n	80042fe <HAL_UART_MspInit+0x5a>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
  /* USER CODE BEGIN UART8_MspInit 1 */

  /* USER CODE END UART8_MspInit 1 */
  }
  else if(uartHandle->Instance==USART1)
 80042b6:	4a48      	ldr	r2, [pc, #288]	; (80043d8 <HAL_UART_MspInit+0x134>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d042      	beq.n	8004342 <HAL_UART_MspInit+0x9e>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART6)
 80042bc:	4a47      	ldr	r2, [pc, #284]	; (80043dc <HAL_UART_MspInit+0x138>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d062      	beq.n	8004388 <HAL_UART_MspInit+0xe4>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80042c2:	b00a      	add	sp, #40	; 0x28
 80042c4:	bd10      	pop	{r4, pc}
    __HAL_RCC_UART7_CLK_ENABLE();
 80042c6:	2300      	movs	r3, #0
 80042c8:	9301      	str	r3, [sp, #4]
 80042ca:	4b45      	ldr	r3, [pc, #276]	; (80043e0 <HAL_UART_MspInit+0x13c>)
 80042cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042ce:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80042d2:	641a      	str	r2, [r3, #64]	; 0x40
 80042d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80042da:	9301      	str	r3, [sp, #4]
 80042dc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 80042de:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80042e2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042e4:	2302      	movs	r3, #2
 80042e6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80042e8:	2301      	movs	r3, #1
 80042ea:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042ec:	2303      	movs	r3, #3
 80042ee:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80042f0:	2308      	movs	r3, #8
 80042f2:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80042f4:	a905      	add	r1, sp, #20
 80042f6:	483b      	ldr	r0, [pc, #236]	; (80043e4 <HAL_UART_MspInit+0x140>)
 80042f8:	f7fd fa88 	bl	800180c <HAL_GPIO_Init>
 80042fc:	e7e1      	b.n	80042c2 <HAL_UART_MspInit+0x1e>
    __HAL_RCC_UART8_CLK_ENABLE();
 80042fe:	2400      	movs	r4, #0
 8004300:	9402      	str	r4, [sp, #8]
 8004302:	4b37      	ldr	r3, [pc, #220]	; (80043e0 <HAL_UART_MspInit+0x13c>)
 8004304:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004306:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800430a:	641a      	str	r2, [r3, #64]	; 0x40
 800430c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004312:	9302      	str	r3, [sp, #8]
 8004314:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8004316:	2303      	movs	r3, #3
 8004318:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800431a:	2202      	movs	r2, #2
 800431c:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800431e:	2201      	movs	r2, #1
 8004320:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004322:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8004324:	2308      	movs	r3, #8
 8004326:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004328:	a905      	add	r1, sp, #20
 800432a:	482e      	ldr	r0, [pc, #184]	; (80043e4 <HAL_UART_MspInit+0x140>)
 800432c:	f7fd fa6e 	bl	800180c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART8_IRQn, 0, 0);
 8004330:	4622      	mov	r2, r4
 8004332:	4621      	mov	r1, r4
 8004334:	2053      	movs	r0, #83	; 0x53
 8004336:	f7fd f9eb 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART8_IRQn);
 800433a:	2053      	movs	r0, #83	; 0x53
 800433c:	f7fd fa1c 	bl	8001778 <HAL_NVIC_EnableIRQ>
 8004340:	e7bf      	b.n	80042c2 <HAL_UART_MspInit+0x1e>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004342:	2400      	movs	r4, #0
 8004344:	9403      	str	r4, [sp, #12]
 8004346:	4b26      	ldr	r3, [pc, #152]	; (80043e0 <HAL_UART_MspInit+0x13c>)
 8004348:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800434a:	f042 0210 	orr.w	r2, r2, #16
 800434e:	645a      	str	r2, [r3, #68]	; 0x44
 8004350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004352:	f003 0310 	and.w	r3, r3, #16
 8004356:	9303      	str	r3, [sp, #12]
 8004358:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 800435a:	23c0      	movs	r3, #192	; 0xc0
 800435c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800435e:	2302      	movs	r3, #2
 8004360:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004362:	2301      	movs	r3, #1
 8004364:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004366:	2303      	movs	r3, #3
 8004368:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800436a:	2307      	movs	r3, #7
 800436c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800436e:	a905      	add	r1, sp, #20
 8004370:	481d      	ldr	r0, [pc, #116]	; (80043e8 <HAL_UART_MspInit+0x144>)
 8004372:	f7fd fa4b 	bl	800180c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004376:	4622      	mov	r2, r4
 8004378:	4621      	mov	r1, r4
 800437a:	2025      	movs	r0, #37	; 0x25
 800437c:	f7fd f9c8 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004380:	2025      	movs	r0, #37	; 0x25
 8004382:	f7fd f9f9 	bl	8001778 <HAL_NVIC_EnableIRQ>
 8004386:	e79c      	b.n	80042c2 <HAL_UART_MspInit+0x1e>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004388:	2400      	movs	r4, #0
 800438a:	9404      	str	r4, [sp, #16]
 800438c:	4b14      	ldr	r3, [pc, #80]	; (80043e0 <HAL_UART_MspInit+0x13c>)
 800438e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004390:	f042 0220 	orr.w	r2, r2, #32
 8004394:	645a      	str	r2, [r3, #68]	; 0x44
 8004396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004398:	f003 0320 	and.w	r3, r3, #32
 800439c:	9304      	str	r3, [sp, #16]
 800439e:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 80043a0:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80043a4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043a6:	2302      	movs	r3, #2
 80043a8:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043aa:	2301      	movs	r3, #1
 80043ac:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043ae:	2303      	movs	r3, #3
 80043b0:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80043b2:	2308      	movs	r3, #8
 80043b4:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80043b6:	a905      	add	r1, sp, #20
 80043b8:	480c      	ldr	r0, [pc, #48]	; (80043ec <HAL_UART_MspInit+0x148>)
 80043ba:	f7fd fa27 	bl	800180c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80043be:	4622      	mov	r2, r4
 80043c0:	4621      	mov	r1, r4
 80043c2:	2047      	movs	r0, #71	; 0x47
 80043c4:	f7fd f9a4 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80043c8:	2047      	movs	r0, #71	; 0x47
 80043ca:	f7fd f9d5 	bl	8001778 <HAL_NVIC_EnableIRQ>
}
 80043ce:	e778      	b.n	80042c2 <HAL_UART_MspInit+0x1e>
 80043d0:	40007800 	.word	0x40007800
 80043d4:	40007c00 	.word	0x40007c00
 80043d8:	40011000 	.word	0x40011000
 80043dc:	40011400 	.word	0x40011400
 80043e0:	40023800 	.word	0x40023800
 80043e4:	40021000 	.word	0x40021000
 80043e8:	40020400 	.word	0x40020400
 80043ec:	40021800 	.word	0x40021800

080043f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80043f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004428 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80043f4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80043f6:	e003      	b.n	8004400 <LoopCopyDataInit>

080043f8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80043f8:	4b0c      	ldr	r3, [pc, #48]	; (800442c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80043fa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80043fc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80043fe:	3104      	adds	r1, #4

08004400 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004400:	480b      	ldr	r0, [pc, #44]	; (8004430 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004402:	4b0c      	ldr	r3, [pc, #48]	; (8004434 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004404:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004406:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004408:	d3f6      	bcc.n	80043f8 <CopyDataInit>
  ldr  r2, =_sbss
 800440a:	4a0b      	ldr	r2, [pc, #44]	; (8004438 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800440c:	e002      	b.n	8004414 <LoopFillZerobss>

0800440e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800440e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004410:	f842 3b04 	str.w	r3, [r2], #4

08004414 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004414:	4b09      	ldr	r3, [pc, #36]	; (800443c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004416:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004418:	d3f9      	bcc.n	800440e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800441a:	f7ff fd59 	bl	8003ed0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800441e:	f000 f811 	bl	8004444 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004422:	f7ff fa0f 	bl	8003844 <main>
  bx  lr    
 8004426:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004428:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800442c:	08004520 	.word	0x08004520
  ldr  r0, =_sdata
 8004430:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004434:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8004438:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 800443c:	200004dc 	.word	0x200004dc

08004440 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004440:	e7fe      	b.n	8004440 <ADC_IRQHandler>
	...

08004444 <__libc_init_array>:
 8004444:	b570      	push	{r4, r5, r6, lr}
 8004446:	4e0d      	ldr	r6, [pc, #52]	; (800447c <__libc_init_array+0x38>)
 8004448:	4c0d      	ldr	r4, [pc, #52]	; (8004480 <__libc_init_array+0x3c>)
 800444a:	1ba4      	subs	r4, r4, r6
 800444c:	10a4      	asrs	r4, r4, #2
 800444e:	2500      	movs	r5, #0
 8004450:	42a5      	cmp	r5, r4
 8004452:	d109      	bne.n	8004468 <__libc_init_array+0x24>
 8004454:	4e0b      	ldr	r6, [pc, #44]	; (8004484 <__libc_init_array+0x40>)
 8004456:	4c0c      	ldr	r4, [pc, #48]	; (8004488 <__libc_init_array+0x44>)
 8004458:	f000 f818 	bl	800448c <_init>
 800445c:	1ba4      	subs	r4, r4, r6
 800445e:	10a4      	asrs	r4, r4, #2
 8004460:	2500      	movs	r5, #0
 8004462:	42a5      	cmp	r5, r4
 8004464:	d105      	bne.n	8004472 <__libc_init_array+0x2e>
 8004466:	bd70      	pop	{r4, r5, r6, pc}
 8004468:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800446c:	4798      	blx	r3
 800446e:	3501      	adds	r5, #1
 8004470:	e7ee      	b.n	8004450 <__libc_init_array+0xc>
 8004472:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004476:	4798      	blx	r3
 8004478:	3501      	adds	r5, #1
 800447a:	e7f2      	b.n	8004462 <__libc_init_array+0x1e>
 800447c:	08004518 	.word	0x08004518
 8004480:	08004518 	.word	0x08004518
 8004484:	08004518 	.word	0x08004518
 8004488:	0800451c 	.word	0x0800451c

0800448c <_init>:
 800448c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800448e:	bf00      	nop
 8004490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004492:	bc08      	pop	{r3}
 8004494:	469e      	mov	lr, r3
 8004496:	4770      	bx	lr

08004498 <_fini>:
 8004498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800449a:	bf00      	nop
 800449c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800449e:	bc08      	pop	{r3}
 80044a0:	469e      	mov	lr, r3
 80044a2:	4770      	bx	lr
