$date
	Mon Jul  3 13:51:10 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_Sfift_Left $end
$scope module Shift_Left_inst $end
$var wire 32 ! in0 [31:0] $end
$var wire 32 " out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000000000000000000001000000 "
b10000000000000000000000010000 !
$end
#20
b1000100000000000000010001000000 "
b10001000000000000000100010000 !
#40
b1001010100000000000000000000100 "
b10010101000000000000000000001 !
#120
