library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;

entity fourbit_adder is
port (
        add_a : in std_logic_vector( 3 downto 0);
		  add_b : in std_logic_vector( 3 downto 0);
		  
		  add_sum : out std_logic_vector( 4 downto 0)
);
end fourbit_adder;

architecture sample of fourbit_adder is

component half_adder is
port ( 
        a : in std_logic;
		  b : in std_logic;
		  
		  s : out std_logic;
		  co : out std_logic
		  );
		  end componentd