{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607181049856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607181049857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 10:10:49 2020 " "Processing started: Sat Dec 05 10:10:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607181049857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181049857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181049857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607181051050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607181051051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/cl_25_24_quartus.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/cl_25_24_quartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 cl_25_24_quartus " "Found entity 1: cl_25_24_quartus" {  } { { "scr/cl_25_24_quartus.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/cl_25_24_quartus.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607181073163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181073163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/fsm_game.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/fsm_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_game " "Found entity 1: FSM_game" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607181073171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181073171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver640x480 " "Found entity 1: VGA_Driver640x480" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/VGA_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607181073178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181073178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/test_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/test_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_VGA " "Found entity 1: test_VGA" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607181073185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181073185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/buffer_ram_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/buffer_ram_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_ram_dp " "Found entity 1: buffer_ram_dp" {  } { { "scr/buffer_ram_dp.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/buffer_ram_dp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607181073190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181073190 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btnr test_VGA.v(146) " "Verilog HDL Implicit Net warning at test_VGA.v(146): created implicit net for \"btnr\"" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181073191 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1607181073423 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1607181073423 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1607181073423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_VGA " "Elaborating entity \"test_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607181073430 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 test_VGA.v(133) " "Verilog HDL assignment warning at test_VGA.v(133): truncated value with size 32 to match size of target (15)" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607181073434 "|test_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cl_25_24_quartus cl_25_24_quartus:clk25 " "Elaborating entity \"cl_25_24_quartus\" for hierarchy \"cl_25_24_quartus:clk25\"" {  } { { "scr/test_VGA.v" "clk25" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181073461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cl_25_24_quartus:clk25\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"cl_25_24_quartus:clk25\|altpll:altpll_component\"" {  } { { "scr/cl_25_24_quartus.v" "altpll_component" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/cl_25_24_quartus.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181073600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cl_25_24_quartus:clk25\|altpll:altpll_component " "Elaborated megafunction instantiation \"cl_25_24_quartus:clk25\|altpll:altpll_component\"" {  } { { "scr/cl_25_24_quartus.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/cl_25_24_quartus.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181073602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cl_25_24_quartus:clk25\|altpll:altpll_component " "Instantiated megafunction \"cl_25_24_quartus:clk25\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 12 " "Parameter \"clk0_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=cl_25_24_quartus " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=cl_25_24_quartus\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181073603 ""}  } { { "scr/cl_25_24_quartus.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/cl_25_24_quartus.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607181073603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cl_25_24_quartus_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/cl_25_24_quartus_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cl_25_24_quartus_altpll " "Found entity 1: cl_25_24_quartus_altpll" {  } { { "db/cl_25_24_quartus_altpll.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/cl_25_24_quartus_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607181073737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181073737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cl_25_24_quartus_altpll cl_25_24_quartus:clk25\|altpll:altpll_component\|cl_25_24_quartus_altpll:auto_generated " "Elaborating entity \"cl_25_24_quartus_altpll\" for hierarchy \"cl_25_24_quartus:clk25\|altpll:altpll_component\|cl_25_24_quartus_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181073739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_ram_dp buffer_ram_dp:DP_RAM " "Elaborating entity \"buffer_ram_dp\" for hierarchy \"buffer_ram_dp:DP_RAM\"" {  } { { "scr/test_VGA.v" "DP_RAM" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181073746 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "19214 0 32767 buffer_ram_dp.v(38) " "Verilog HDL warning at buffer_ram_dp.v(38): number of words (19214) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "scr/buffer_ram_dp.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/buffer_ram_dp.v" 38 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1607181073830 "|test_VGA|buffer_ram_dp:DP_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Driver640x480 VGA_Driver640x480:VGA640x480 " "Elaborating entity \"VGA_Driver640x480\" for hierarchy \"VGA_Driver640x480:VGA640x480\"" {  } { { "scr/test_VGA.v" "VGA640x480" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181075817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_driver.v(40) " "Verilog HDL assignment warning at VGA_driver.v(40): truncated value with size 32 to match size of target (10)" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/VGA_driver.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607181075819 "|test_VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_driver.v(41) " "Verilog HDL assignment warning at VGA_driver.v(41): truncated value with size 32 to match size of target (9)" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/VGA_driver.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607181075820 "|test_VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_driver.v(54) " "Verilog HDL assignment warning at VGA_driver.v(54): truncated value with size 32 to match size of target (10)" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/VGA_driver.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607181075820 "|test_VGA|VGA_Driver640x480:VGA640x480"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_game FSM_game:juego " "Elaborating entity \"FSM_game\" for hierarchy \"FSM_game:juego\"" {  } { { "scr/test_VGA.v" "juego" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181075822 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_px_addr FSM_game.v(14) " "Output port \"mem_px_addr\" at FSM_game.v(14) has no driver" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607181075823 "|test_VGA|FSM_game:juego"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_px_data FSM_game.v(15) " "Output port \"mem_px_data\" at FSM_game.v(15) has no driver" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607181075824 "|test_VGA|FSM_game:juego"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "px_wr FSM_game.v(20) " "Output port \"px_wr\" at FSM_game.v(20) has no driver" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607181075824 "|test_VGA|FSM_game:juego"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "btnr " "Net \"btnr\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "btnr" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075841 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1607181075841 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "btnr " "Net \"btnr\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "btnr" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075842 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1607181075842 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "btnr " "Net \"btnr\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "btnr" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[14\] " "Net \"DP_RAM_addr_in\[14\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[14\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[13\] " "Net \"DP_RAM_addr_in\[13\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[13\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[12\] " "Net \"DP_RAM_addr_in\[12\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[12\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[11\] " "Net \"DP_RAM_addr_in\[11\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[11\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[10\] " "Net \"DP_RAM_addr_in\[10\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[10\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[9\] " "Net \"DP_RAM_addr_in\[9\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[9\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[8\] " "Net \"DP_RAM_addr_in\[8\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[8\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[7\] " "Net \"DP_RAM_addr_in\[7\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[7\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[6\] " "Net \"DP_RAM_addr_in\[6\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[6\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[5\] " "Net \"DP_RAM_addr_in\[5\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[5\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[4\] " "Net \"DP_RAM_addr_in\[4\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[4\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[3\] " "Net \"DP_RAM_addr_in\[3\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[3\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[2\] " "Net \"DP_RAM_addr_in\[2\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[2\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[1\] " "Net \"DP_RAM_addr_in\[1\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[1\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[2\] " "Net \"DP_RAM_data_in\[2\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[2\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075843 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[1\] " "Net \"DP_RAM_data_in\[1\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[1\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075843 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1607181075843 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "btnr " "Net \"btnr\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "btnr" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075847 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[14\] " "Net \"DP_RAM_addr_in\[14\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[14\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075847 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[13\] " "Net \"DP_RAM_addr_in\[13\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[13\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075847 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[12\] " "Net \"DP_RAM_addr_in\[12\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[12\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075847 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[11\] " "Net \"DP_RAM_addr_in\[11\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[11\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075847 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[10\] " "Net \"DP_RAM_addr_in\[10\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[10\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075847 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[9\] " "Net \"DP_RAM_addr_in\[9\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[9\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075847 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[8\] " "Net \"DP_RAM_addr_in\[8\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[8\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075847 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[7\] " "Net \"DP_RAM_addr_in\[7\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[7\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075847 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[6\] " "Net \"DP_RAM_addr_in\[6\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[6\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075847 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[5\] " "Net \"DP_RAM_addr_in\[5\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[5\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075847 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[4\] " "Net \"DP_RAM_addr_in\[4\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[4\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075847 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[3\] " "Net \"DP_RAM_addr_in\[3\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[3\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075847 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[2\] " "Net \"DP_RAM_addr_in\[2\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[2\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075847 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_addr_in\[1\] " "Net \"DP_RAM_addr_in\[1\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_addr_in\[1\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075847 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[2\] " "Net \"DP_RAM_data_in\[2\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[2\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075847 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DP_RAM_data_in\[1\] " "Net \"DP_RAM_data_in\[1\]\" is missing source, defaulting to GND" {  } { { "scr/test_VGA.v" "DP_RAM_data_in\[1\]" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1607181075847 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1607181075847 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "buffer_ram_dp:DP_RAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"buffer_ram_dp:DP_RAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181076154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181076154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181076154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181076154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181076154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181076154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181076154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181076154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181076154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/test_VGA.ram0_buffer_ram_dp_8473bf0d.hdl.mif " "Parameter INIT_FILE set to db/test_VGA.ram0_buffer_ram_dp_8473bf0d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607181076154 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607181076154 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1607181076154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181076308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181076308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181076308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181076308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181076308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181076308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181076308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181076308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181076308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181076308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/test_VGA.ram0_buffer_ram_dp_8473bf0d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/test_VGA.ram0_buffer_ram_dp_8473bf0d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607181076308 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607181076308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_np71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_np71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_np71 " "Found entity 1: altsyncram_np71" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607181076409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181076409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607181076502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181076502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1nb " "Found entity 1: mux_1nb" {  } { { "db/mux_1nb.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/mux_1nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607181076610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181076610 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a0 " "Synthesized away node \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181076904 "|test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a1 " "Synthesized away node \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 63 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181076904 "|test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a2 " "Synthesized away node \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181076904 "|test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a3 " "Synthesized away node \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181076904 "|test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a4 " "Synthesized away node \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181076904 "|test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a5 " "Synthesized away node \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181076904 "|test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a9 " "Synthesized away node \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181076904 "|test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a10 " "Synthesized away node \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181076904 "|test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a11 " "Synthesized away node \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181076904 "|test_VGA|buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_np71:auto_generated|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1607181076904 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1607181076904 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1607181076978 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1607181076978 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1607181076978 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607181077008 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Hsync_n VCC " "Pin \"VGA_Hsync_n\" is stuck at VCC" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607181077023 "|test_VGA|VGA_Hsync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Vsync_n VCC " "Pin \"VGA_Vsync_n\" is stuck at VCC" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607181077023 "|test_VGA|VGA_Vsync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607181077023 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607181077036 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ALTSYNCRAM 12 " "Removed 12 MSB VCC or GND address nodes from RAM block \"buffer_ram_dp:DP_RAM\|altsyncram:ram_rtl_0\|altsyncram_np71:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_np71.tdf" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/altsyncram_np71.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 102 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181077046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607181077286 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607181077286 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181077402 "|test_VGA|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bntr " "No output dependent on input pin \"bntr\"" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181077402 "|test_VGA|bntr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bntl " "No output dependent on input pin \"bntl\"" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607181077402 "|test_VGA|bntl"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607181077402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607181077402 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607181077402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607181077402 ""} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1607181077402 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1607181077402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607181077402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607181077441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 10:11:17 2020 " "Processing ended: Sat Dec 05 10:11:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607181077441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607181077441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607181077441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607181077441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1607181080147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607181080147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 10:11:19 2020 " "Processing started: Sat Dec 05 10:11:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607181080147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607181080147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test_VGA -c test_VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test_VGA -c test_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607181080148 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607181080504 ""}
{ "Info" "0" "" "Project  = test_VGA" {  } {  } 0 0 "Project  = test_VGA" 0 0 "Fitter" 0 0 1607181080505 ""}
{ "Info" "0" "" "Revision = test_VGA" {  } {  } 0 0 "Revision = test_VGA" 0 0 "Fitter" 0 0 1607181080505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1607181080651 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1607181080651 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test_VGA EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"test_VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607181080673 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607181080770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607181080770 ""}
{ "Critical Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_CRITICAL_WARNINGS" "cl_25_24_quartus:clk25\|altpll:altpll_component\|cl_25_24_quartus_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"cl_25_24_quartus:clk25\|altpll:altpll_component\|cl_25_24_quartus_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with critical warnings" { { "Critical Warning" "WCUT_CUT_YGR_PLL_OUTSIDE_LOCK_RANGE" "cl_25_24_quartus:clk25\|altpll:altpll_component\|cl_25_24_quartus_altpll:auto_generated\|pll1 26.01 MHz 12.0 MHz " "Input frequency of PLL \"cl_25_24_quartus:clk25\|altpll:altpll_component\|cl_25_24_quartus_altpll:auto_generated\|pll1\" must be in the frequency range of 12.0 MHz to 26.01 MHz for locking" {  } { { "db/cl_25_24_quartus_altpll.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/cl_25_24_quartus_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15556 "Input frequency of PLL \"%1!s!\" must be in the frequency range of %3!s! to %2!s! for locking" 0 0 "Design Software" 0 -1 1607181080848 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cl_25_24_quartus:clk25\|altpll:altpll_component\|cl_25_24_quartus_altpll:auto_generated\|wire_pll1_clk\[0\] 25 12 0 0 " "Implementing clock multiplication of 25, clock division of 12, and phase shift of 0 degrees (0 ps) for cl_25_24_quartus:clk25\|altpll:altpll_component\|cl_25_24_quartus_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/cl_25_24_quartus_altpll.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/cl_25_24_quartus_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1607181080848 ""}  } { { "db/cl_25_24_quartus_altpll.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/cl_25_24_quartus_altpll.v" 47 -1 0 } } { "" "" { Generic "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15537 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with critical warnings" 0 0 "Fitter" 0 -1 1607181080848 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607181080971 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607181080990 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607181081363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607181081363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607181081363 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607181081363 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607181081368 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607181081368 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607181081368 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607181081368 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607181081368 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1607181081368 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1607181081371 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1607181081372 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 10 " "No exact pin location assignment(s) for 1 pins of 10 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1607181081759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cl_25_24_quartus:clk25\|altpll:altpll_component\|cl_25_24_quartus_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node cl_25_24_quartus:clk25\|altpll:altpll_component\|cl_25_24_quartus_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607181081767 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607181081767 ""}  } { { "db/cl_25_24_quartus_altpll.v" "" { Text "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/db/cl_25_24_quartus_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607181081767 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test_VGA.sdc " "Synopsys Design Constraints File file not found: 'test_VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607181081906 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607181081906 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607181081907 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1607181081908 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1607181081910 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1607181081910 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607181081911 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607181081918 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607181081918 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607181081919 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607181081921 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607181081922 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607181081923 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607181081923 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607181081923 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607181081923 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1607181081923 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607181081923 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607181081953 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1607181081959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607181082832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607181082861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607181082890 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607181083080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607181083080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607181083358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1607181083930 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607181083930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1607181083986 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1607181083986 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607181083986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607181083990 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1607181084175 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607181084181 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607181084370 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607181084371 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607181084626 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607181085143 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/output_files/test_VGA.fit.smsg " "Generated suppressed messages file C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/output_files/test_VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607181085604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5128 " "Peak virtual memory: 5128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607181086201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 10:11:26 2020 " "Processing ended: Sat Dec 05 10:11:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607181086201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607181086201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607181086201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607181086201 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607181088367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607181088368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 10:11:28 2020 " "Processing started: Sat Dec 05 10:11:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607181088368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607181088368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test_VGA -c test_VGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test_VGA -c test_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607181088368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1607181089208 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1607181089668 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607181089690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607181089963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 10:11:29 2020 " "Processing ended: Sat Dec 05 10:11:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607181089963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607181089963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607181089963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607181089963 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607181090688 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607181092558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607181092559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 10:11:31 2020 " "Processing started: Sat Dec 05 10:11:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607181092559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607181092559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test_VGA -c test_VGA " "Command: quartus_sta test_VGA -c test_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607181092559 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1607181092962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607181093481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607181093481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607181093555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607181093555 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test_VGA.sdc " "Synopsys Design Constraints File file not found: 'test_VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1607181093759 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607181093759 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 83.333 -waveform \{0.000 41.666\} -name clk clk " "create_clock -period 83.333 -waveform \{0.000 41.666\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1607181093760 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk25\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{clk25\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk25\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clk25\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{clk25\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk25\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1607181093760 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607181093760 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607181093760 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1607181093760 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1607181093761 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1607181093761 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607181093762 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607181093787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607181093788 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607181093800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607181093803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607181093807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607181093811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.730 " "Worst-case minimum pulse width slack is 19.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607181093814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607181093814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.730               0.000 clk25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.730               0.000 clk25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607181093814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.601               0.000 clk  " "   41.601               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607181093814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607181093814 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607181093820 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607181093847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607181094084 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1607181094204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607181094205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607181094212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607181094232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607181094251 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607181094256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.727 " "Worst-case minimum pulse width slack is 19.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607181094262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607181094262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.727               0.000 clk25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.727               0.000 clk25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607181094262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.610               0.000 clk  " "   41.610               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607181094262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607181094262 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607181094270 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1607181094435 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607181094438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607181094445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607181094450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607181094466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.735 " "Worst-case minimum pulse width slack is 19.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607181094468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607181094468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.735               0.000 clk25\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.735               0.000 clk25\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607181094468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.261               0.000 clk  " "   41.261               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607181094468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607181094468 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607181094969 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607181094969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607181095068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 10:11:35 2020 " "Processing ended: Sat Dec 05 10:11:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607181095068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607181095068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607181095068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607181095068 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1607181097094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607181097094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 10:11:36 2020 " "Processing started: Sat Dec 05 10:11:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607181097094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1607181097094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off test_VGA -c test_VGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off test_VGA -c test_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1607181097095 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1607181098475 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_VGA.vo C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/simulation/modelsim/ simulation " "Generated file test_VGA.vo in folder \"C:/Users/USER/Documents/2020-2/electronicadigitall/github/wp01-vga-grupo05/hdl/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1607181098599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607181098668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 10:11:38 2020 " "Processing ended: Sat Dec 05 10:11:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607181098668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607181098668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607181098668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1607181098668 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus Prime Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1607181099371 ""}
