# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/cychen/work/371/LAB6/Task1 {C:/cychen/work/371/LAB6/Task1/bcd7seg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:20 on Mar 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/cychen/work/371/LAB6/Task1" C:/cychen/work/371/LAB6/Task1/bcd7seg.sv 
# -- Compiling module bcd7seg
# -- Compiling module bcd7seg_testbench
# 
# Top level modules:
# 	bcd7seg_testbench
# End time: 16:45:20 on Mar 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/cychen/work/371/LAB6/Task1 {C:/cychen/work/371/LAB6/Task1/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:20 on Mar 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/cychen/work/371/LAB6/Task1" C:/cychen/work/371/LAB6/Task1/counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 16:45:20 on Mar 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/cychen/work/371/LAB6/Task1 {C:/cychen/work/371/LAB6/Task1/passcode.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:20 on Mar 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/cychen/work/371/LAB6/Task1" C:/cychen/work/371/LAB6/Task1/passcode.sv 
# -- Compiling module passcode
# -- Compiling module passcode_testbench
# 
# Top level modules:
# 	passcode_testbench
# End time: 16:45:20 on Mar 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/cychen/work/371/LAB6/Task1 {C:/cychen/work/371/LAB6/Task1/passcode_all.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:20 on Mar 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/cychen/work/371/LAB6/Task1" C:/cychen/work/371/LAB6/Task1/passcode_all.sv 
# -- Compiling module passcode_all
# -- Compiling module passcode_all_testbench
# 
# Top level modules:
# 	passcode_all_testbench
# End time: 16:45:20 on Mar 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/cychen/work/371/LAB6/Task1 {C:/cychen/work/371/LAB6/Task1/passcode_all_counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:20 on Mar 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/cychen/work/371/LAB6/Task1" C:/cychen/work/371/LAB6/Task1/passcode_all_counter.sv 
# -- Compiling module passcode_all_counter
# -- Compiling module passcode_all__counter_testbench
# 
# Top level modules:
# 	passcode_all__counter_testbench
# End time: 16:45:20 on Mar 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/cychen/work/371/LAB6/Task1 {C:/cychen/work/371/LAB6/Task1/signal_extender.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:20 on Mar 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/cychen/work/371/LAB6/Task1" C:/cychen/work/371/LAB6/Task1/signal_extender.sv 
# -- Compiling module signal_extender
# 
# Top level modules:
# 	signal_extender
# End time: 16:45:20 on Mar 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/cychen/work/371/LAB6/Task1 {C:/cychen/work/371/LAB6/Task1/twoDFF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:20 on Mar 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/cychen/work/371/LAB6/Task1" C:/cychen/work/371/LAB6/Task1/twoDFF.sv 
# -- Compiling module twoDFF
# 
# Top level modules:
# 	twoDFF
# End time: 16:45:20 on Mar 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/cychen/work/371/LAB6/Task1 {C:/cychen/work/371/LAB6/Task1/userInput.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:20 on Mar 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/cychen/work/371/LAB6/Task1" C:/cychen/work/371/LAB6/Task1/userInput.sv 
# -- Compiling module userInput
# 
# Top level modules:
# 	userInput
# End time: 16:45:20 on Mar 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/cychen/work/371/LAB6/Task1 {C:/cychen/work/371/LAB6/Task1/top_cell.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:20 on Mar 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/cychen/work/371/LAB6/Task1" C:/cychen/work/371/LAB6/Task1/top_cell.sv 
# -- Compiling module top_cell
# -- Compiling module top_cell_testbench
# 
# Top level modules:
# 	top_cell_testbench
# End time: 16:45:20 on Mar 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/cychen/work/371/LAB6/Task1 {C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:45:20 on Mar 09,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/cychen/work/371/LAB6/Task1" C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:45:20 on Mar 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.DE1_SoC_testbench
# vsim -gui -l msim_transcript work.DE1_SoC_testbench 
# Start time: 16:45:37 on Mar 09,2025
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.top_cell
# Loading work.passcode_all_counter
# Loading work.passcode_all
# Loading work.twoDFF
# Loading work.userInput
# Loading work.passcode
# Loading work.counter
# Loading work.bcd7seg
# Loading work.signal_extender
do C:/cychen/work/371/LAB6/Task1/DE1_SoC.wave.do
run -all
# ** Note: $stop    : C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv(204)
#    Time: 3190 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at C:/cychen/work/371/LAB6/Task1/DE1_SoC.sv line 204
quit
# End time: 23:55:19 on Mar 11,2025, Elapsed time: 55:09:42
# Errors: 0, Warnings: 0
