
MP3_PLAYER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae04  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  0800af8c  0800af8c  0001af8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b04c  0800b04c  00020084  2**0
                  CONTENTS
  4 .ARM          00000008  0800b04c  0800b04c  0001b04c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b054  0800b054  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b054  0800b054  0001b054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b058  0800b058  0001b058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  0800b05c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001e538  20000084  0800b0e0  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001e5bc  0800b0e0  0002e5bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   000180e7  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000313e  00000000  00000000  0003819b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000017a0  00000000  00000000  0003b2e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001638  00000000  00000000  0003ca80  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000249a9  00000000  00000000  0003e0b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011ee4  00000000  00000000  00062a61  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d8edd  00000000  00000000  00074945  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014d822  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069fc  00000000  00000000  0014d8a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000084 	.word	0x20000084
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800af74 	.word	0x0800af74

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000088 	.word	0x20000088
 80001c4:	0800af74 	.word	0x0800af74

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b972 	b.w	80004d4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	4688      	mov	r8, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	d14b      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000216:	428a      	cmp	r2, r1
 8000218:	4615      	mov	r5, r2
 800021a:	d967      	bls.n	80002ec <__udivmoddi4+0xe4>
 800021c:	fab2 f282 	clz	r2, r2
 8000220:	b14a      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000222:	f1c2 0720 	rsb	r7, r2, #32
 8000226:	fa01 f302 	lsl.w	r3, r1, r2
 800022a:	fa20 f707 	lsr.w	r7, r0, r7
 800022e:	4095      	lsls	r5, r2
 8000230:	ea47 0803 	orr.w	r8, r7, r3
 8000234:	4094      	lsls	r4, r2
 8000236:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800023a:	0c23      	lsrs	r3, r4, #16
 800023c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000240:	fa1f fc85 	uxth.w	ip, r5
 8000244:	fb0e 8817 	mls	r8, lr, r7, r8
 8000248:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024c:	fb07 f10c 	mul.w	r1, r7, ip
 8000250:	4299      	cmp	r1, r3
 8000252:	d909      	bls.n	8000268 <__udivmoddi4+0x60>
 8000254:	18eb      	adds	r3, r5, r3
 8000256:	f107 30ff 	add.w	r0, r7, #4294967295
 800025a:	f080 811b 	bcs.w	8000494 <__udivmoddi4+0x28c>
 800025e:	4299      	cmp	r1, r3
 8000260:	f240 8118 	bls.w	8000494 <__udivmoddi4+0x28c>
 8000264:	3f02      	subs	r7, #2
 8000266:	442b      	add	r3, r5
 8000268:	1a5b      	subs	r3, r3, r1
 800026a:	b2a4      	uxth	r4, r4
 800026c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000270:	fb0e 3310 	mls	r3, lr, r0, r3
 8000274:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000278:	fb00 fc0c 	mul.w	ip, r0, ip
 800027c:	45a4      	cmp	ip, r4
 800027e:	d909      	bls.n	8000294 <__udivmoddi4+0x8c>
 8000280:	192c      	adds	r4, r5, r4
 8000282:	f100 33ff 	add.w	r3, r0, #4294967295
 8000286:	f080 8107 	bcs.w	8000498 <__udivmoddi4+0x290>
 800028a:	45a4      	cmp	ip, r4
 800028c:	f240 8104 	bls.w	8000498 <__udivmoddi4+0x290>
 8000290:	3802      	subs	r0, #2
 8000292:	442c      	add	r4, r5
 8000294:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000298:	eba4 040c 	sub.w	r4, r4, ip
 800029c:	2700      	movs	r7, #0
 800029e:	b11e      	cbz	r6, 80002a8 <__udivmoddi4+0xa0>
 80002a0:	40d4      	lsrs	r4, r2
 80002a2:	2300      	movs	r3, #0
 80002a4:	e9c6 4300 	strd	r4, r3, [r6]
 80002a8:	4639      	mov	r1, r7
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d909      	bls.n	80002c6 <__udivmoddi4+0xbe>
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	f000 80eb 	beq.w	800048e <__udivmoddi4+0x286>
 80002b8:	2700      	movs	r7, #0
 80002ba:	e9c6 0100 	strd	r0, r1, [r6]
 80002be:	4638      	mov	r0, r7
 80002c0:	4639      	mov	r1, r7
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	fab3 f783 	clz	r7, r3
 80002ca:	2f00      	cmp	r7, #0
 80002cc:	d147      	bne.n	800035e <__udivmoddi4+0x156>
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xd0>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 80fa 	bhi.w	80004cc <__udivmoddi4+0x2c4>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb61 0303 	sbc.w	r3, r1, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4698      	mov	r8, r3
 80002e2:	2e00      	cmp	r6, #0
 80002e4:	d0e0      	beq.n	80002a8 <__udivmoddi4+0xa0>
 80002e6:	e9c6 4800 	strd	r4, r8, [r6]
 80002ea:	e7dd      	b.n	80002a8 <__udivmoddi4+0xa0>
 80002ec:	b902      	cbnz	r2, 80002f0 <__udivmoddi4+0xe8>
 80002ee:	deff      	udf	#255	; 0xff
 80002f0:	fab2 f282 	clz	r2, r2
 80002f4:	2a00      	cmp	r2, #0
 80002f6:	f040 808f 	bne.w	8000418 <__udivmoddi4+0x210>
 80002fa:	1b49      	subs	r1, r1, r5
 80002fc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000300:	fa1f f885 	uxth.w	r8, r5
 8000304:	2701      	movs	r7, #1
 8000306:	fbb1 fcfe 	udiv	ip, r1, lr
 800030a:	0c23      	lsrs	r3, r4, #16
 800030c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000310:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000314:	fb08 f10c 	mul.w	r1, r8, ip
 8000318:	4299      	cmp	r1, r3
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x124>
 800031c:	18eb      	adds	r3, r5, r3
 800031e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x122>
 8000324:	4299      	cmp	r1, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2bc>
 800032a:	4684      	mov	ip, r0
 800032c:	1a59      	subs	r1, r3, r1
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb1 f0fe 	udiv	r0, r1, lr
 8000334:	fb0e 1410 	mls	r4, lr, r0, r1
 8000338:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800033c:	fb08 f800 	mul.w	r8, r8, r0
 8000340:	45a0      	cmp	r8, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x14c>
 8000344:	192c      	adds	r4, r5, r4
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x14a>
 800034c:	45a0      	cmp	r8, r4
 800034e:	f200 80b6 	bhi.w	80004be <__udivmoddi4+0x2b6>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 0408 	sub.w	r4, r4, r8
 8000358:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800035c:	e79f      	b.n	800029e <__udivmoddi4+0x96>
 800035e:	f1c7 0c20 	rsb	ip, r7, #32
 8000362:	40bb      	lsls	r3, r7
 8000364:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000368:	ea4e 0e03 	orr.w	lr, lr, r3
 800036c:	fa01 f407 	lsl.w	r4, r1, r7
 8000370:	fa20 f50c 	lsr.w	r5, r0, ip
 8000374:	fa21 f30c 	lsr.w	r3, r1, ip
 8000378:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800037c:	4325      	orrs	r5, r4
 800037e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000382:	0c2c      	lsrs	r4, r5, #16
 8000384:	fb08 3319 	mls	r3, r8, r9, r3
 8000388:	fa1f fa8e 	uxth.w	sl, lr
 800038c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000390:	fb09 f40a 	mul.w	r4, r9, sl
 8000394:	429c      	cmp	r4, r3
 8000396:	fa02 f207 	lsl.w	r2, r2, r7
 800039a:	fa00 f107 	lsl.w	r1, r0, r7
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b0>
 80003a0:	eb1e 0303 	adds.w	r3, lr, r3
 80003a4:	f109 30ff 	add.w	r0, r9, #4294967295
 80003a8:	f080 8087 	bcs.w	80004ba <__udivmoddi4+0x2b2>
 80003ac:	429c      	cmp	r4, r3
 80003ae:	f240 8084 	bls.w	80004ba <__udivmoddi4+0x2b2>
 80003b2:	f1a9 0902 	sub.w	r9, r9, #2
 80003b6:	4473      	add	r3, lr
 80003b8:	1b1b      	subs	r3, r3, r4
 80003ba:	b2ad      	uxth	r5, r5
 80003bc:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c0:	fb08 3310 	mls	r3, r8, r0, r3
 80003c4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003c8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003cc:	45a2      	cmp	sl, r4
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1da>
 80003d0:	eb1e 0404 	adds.w	r4, lr, r4
 80003d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d8:	d26b      	bcs.n	80004b2 <__udivmoddi4+0x2aa>
 80003da:	45a2      	cmp	sl, r4
 80003dc:	d969      	bls.n	80004b2 <__udivmoddi4+0x2aa>
 80003de:	3802      	subs	r0, #2
 80003e0:	4474      	add	r4, lr
 80003e2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003e6:	fba0 8902 	umull	r8, r9, r0, r2
 80003ea:	eba4 040a 	sub.w	r4, r4, sl
 80003ee:	454c      	cmp	r4, r9
 80003f0:	46c2      	mov	sl, r8
 80003f2:	464b      	mov	r3, r9
 80003f4:	d354      	bcc.n	80004a0 <__udivmoddi4+0x298>
 80003f6:	d051      	beq.n	800049c <__udivmoddi4+0x294>
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d069      	beq.n	80004d0 <__udivmoddi4+0x2c8>
 80003fc:	ebb1 050a 	subs.w	r5, r1, sl
 8000400:	eb64 0403 	sbc.w	r4, r4, r3
 8000404:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000408:	40fd      	lsrs	r5, r7
 800040a:	40fc      	lsrs	r4, r7
 800040c:	ea4c 0505 	orr.w	r5, ip, r5
 8000410:	e9c6 5400 	strd	r5, r4, [r6]
 8000414:	2700      	movs	r7, #0
 8000416:	e747      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000418:	f1c2 0320 	rsb	r3, r2, #32
 800041c:	fa20 f703 	lsr.w	r7, r0, r3
 8000420:	4095      	lsls	r5, r2
 8000422:	fa01 f002 	lsl.w	r0, r1, r2
 8000426:	fa21 f303 	lsr.w	r3, r1, r3
 800042a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800042e:	4338      	orrs	r0, r7
 8000430:	0c01      	lsrs	r1, r0, #16
 8000432:	fbb3 f7fe 	udiv	r7, r3, lr
 8000436:	fa1f f885 	uxth.w	r8, r5
 800043a:	fb0e 3317 	mls	r3, lr, r7, r3
 800043e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000442:	fb07 f308 	mul.w	r3, r7, r8
 8000446:	428b      	cmp	r3, r1
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d907      	bls.n	800045e <__udivmoddi4+0x256>
 800044e:	1869      	adds	r1, r5, r1
 8000450:	f107 3cff 	add.w	ip, r7, #4294967295
 8000454:	d22f      	bcs.n	80004b6 <__udivmoddi4+0x2ae>
 8000456:	428b      	cmp	r3, r1
 8000458:	d92d      	bls.n	80004b6 <__udivmoddi4+0x2ae>
 800045a:	3f02      	subs	r7, #2
 800045c:	4429      	add	r1, r5
 800045e:	1acb      	subs	r3, r1, r3
 8000460:	b281      	uxth	r1, r0
 8000462:	fbb3 f0fe 	udiv	r0, r3, lr
 8000466:	fb0e 3310 	mls	r3, lr, r0, r3
 800046a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046e:	fb00 f308 	mul.w	r3, r0, r8
 8000472:	428b      	cmp	r3, r1
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x27e>
 8000476:	1869      	adds	r1, r5, r1
 8000478:	f100 3cff 	add.w	ip, r0, #4294967295
 800047c:	d217      	bcs.n	80004ae <__udivmoddi4+0x2a6>
 800047e:	428b      	cmp	r3, r1
 8000480:	d915      	bls.n	80004ae <__udivmoddi4+0x2a6>
 8000482:	3802      	subs	r0, #2
 8000484:	4429      	add	r1, r5
 8000486:	1ac9      	subs	r1, r1, r3
 8000488:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800048c:	e73b      	b.n	8000306 <__udivmoddi4+0xfe>
 800048e:	4637      	mov	r7, r6
 8000490:	4630      	mov	r0, r6
 8000492:	e709      	b.n	80002a8 <__udivmoddi4+0xa0>
 8000494:	4607      	mov	r7, r0
 8000496:	e6e7      	b.n	8000268 <__udivmoddi4+0x60>
 8000498:	4618      	mov	r0, r3
 800049a:	e6fb      	b.n	8000294 <__udivmoddi4+0x8c>
 800049c:	4541      	cmp	r1, r8
 800049e:	d2ab      	bcs.n	80003f8 <__udivmoddi4+0x1f0>
 80004a0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004a4:	eb69 020e 	sbc.w	r2, r9, lr
 80004a8:	3801      	subs	r0, #1
 80004aa:	4613      	mov	r3, r2
 80004ac:	e7a4      	b.n	80003f8 <__udivmoddi4+0x1f0>
 80004ae:	4660      	mov	r0, ip
 80004b0:	e7e9      	b.n	8000486 <__udivmoddi4+0x27e>
 80004b2:	4618      	mov	r0, r3
 80004b4:	e795      	b.n	80003e2 <__udivmoddi4+0x1da>
 80004b6:	4667      	mov	r7, ip
 80004b8:	e7d1      	b.n	800045e <__udivmoddi4+0x256>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e77c      	b.n	80003b8 <__udivmoddi4+0x1b0>
 80004be:	3802      	subs	r0, #2
 80004c0:	442c      	add	r4, r5
 80004c2:	e747      	b.n	8000354 <__udivmoddi4+0x14c>
 80004c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c8:	442b      	add	r3, r5
 80004ca:	e72f      	b.n	800032c <__udivmoddi4+0x124>
 80004cc:	4638      	mov	r0, r7
 80004ce:	e708      	b.n	80002e2 <__udivmoddi4+0xda>
 80004d0:	4637      	mov	r7, r6
 80004d2:	e6e9      	b.n	80002a8 <__udivmoddi4+0xa0>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <SELECT>:

static BYTE PowerFlag = 0; /* indicates if "power" is on */

static
inline void SELECT(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0

}
 80004dc:	bf00      	nop
 80004de:	46bd      	mov	sp, r7
 80004e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e4:	4770      	bx	lr

080004e6 <DESELECT>:

static
inline void DESELECT(void)
{
 80004e6:	b480      	push	{r7}
 80004e8:	af00      	add	r7, sp, #0

}
 80004ea:	bf00      	nop
 80004ec:	46bd      	mov	sp, r7
 80004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f2:	4770      	bx	lr

080004f4 <xmit_spi>:

extern SPI_HandleTypeDef hspi3;

static
void xmit_spi(BYTE Data)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	71fb      	strb	r3, [r7, #7]
	while (HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY);
 80004fe:	bf00      	nop
 8000500:	4808      	ldr	r0, [pc, #32]	; (8000524 <xmit_spi+0x30>)
 8000502:	f008 fe8b 	bl	800921c <HAL_SPI_GetState>
 8000506:	4603      	mov	r3, r0
 8000508:	2b01      	cmp	r3, #1
 800050a:	d1f9      	bne.n	8000500 <xmit_spi+0xc>
	HAL_SPI_Transmit(&hspi3, &Data, 1, 5000);
 800050c:	1df9      	adds	r1, r7, #7
 800050e:	f241 3388 	movw	r3, #5000	; 0x1388
 8000512:	2201      	movs	r2, #1
 8000514:	4803      	ldr	r0, [pc, #12]	; (8000524 <xmit_spi+0x30>)
 8000516:	f008 faa1 	bl	8008a5c <HAL_SPI_Transmit>
}
 800051a:	bf00      	nop
 800051c:	3708      	adds	r7, #8
 800051e:	46bd      	mov	sp, r7
 8000520:	bd80      	pop	{r7, pc}
 8000522:	bf00      	nop
 8000524:	200004fc 	.word	0x200004fc

08000528 <rcvr_spi>:

static BYTE rcvr_spi(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b084      	sub	sp, #16
 800052c:	af02      	add	r7, sp, #8
	unsigned char Dummy, Data;
	Dummy = 0xFF;
 800052e:	23ff      	movs	r3, #255	; 0xff
 8000530:	71fb      	strb	r3, [r7, #7]
	Data = 0;
 8000532:	2300      	movs	r3, #0
 8000534:	71bb      	strb	r3, [r7, #6]
	while ((HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY));
 8000536:	bf00      	nop
 8000538:	4809      	ldr	r0, [pc, #36]	; (8000560 <rcvr_spi+0x38>)
 800053a:	f008 fe6f 	bl	800921c <HAL_SPI_GetState>
 800053e:	4603      	mov	r3, r0
 8000540:	2b01      	cmp	r3, #1
 8000542:	d1f9      	bne.n	8000538 <rcvr_spi+0x10>
	HAL_SPI_TransmitReceive(&hspi3, &Dummy, &Data, 1, 5000);
 8000544:	1dba      	adds	r2, r7, #6
 8000546:	1df9      	adds	r1, r7, #7
 8000548:	f241 3388 	movw	r3, #5000	; 0x1388
 800054c:	9300      	str	r3, [sp, #0]
 800054e:	2301      	movs	r3, #1
 8000550:	4803      	ldr	r0, [pc, #12]	; (8000560 <rcvr_spi+0x38>)
 8000552:	f008 fbb7 	bl	8008cc4 <HAL_SPI_TransmitReceive>

	return Data;
 8000556:	79bb      	ldrb	r3, [r7, #6]
}
 8000558:	4618      	mov	r0, r3
 800055a:	3708      	adds	r7, #8
 800055c:	46bd      	mov	sp, r7
 800055e:	bd80      	pop	{r7, pc}
 8000560:	200004fc 	.word	0x200004fc

08000564 <rcvr_spi_m>:

static
void rcvr_spi_m(BYTE *dst) {
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
	*dst = rcvr_spi();
 800056c:	f7ff ffdc 	bl	8000528 <rcvr_spi>
 8000570:	4603      	mov	r3, r0
 8000572:	461a      	mov	r2, r3
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	701a      	strb	r2, [r3, #0]
}
 8000578:	bf00      	nop
 800057a:	3708      	adds	r7, #8
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}

08000580 <wait_ready>:

/*-----------------------------------------------------------------------*/
/* Wait for card ready                                                   */
/*-----------------------------z------------------------------------------*/

static BYTE wait_ready(void) {
 8000580:	b580      	push	{r7, lr}
 8000582:	b082      	sub	sp, #8
 8000584:	af00      	add	r7, sp, #0
	BYTE res;

	Timer2 = 50;
 8000586:	4b0b      	ldr	r3, [pc, #44]	; (80005b4 <wait_ready+0x34>)
 8000588:	2232      	movs	r2, #50	; 0x32
 800058a:	701a      	strb	r2, [r3, #0]
	rcvr_spi();
 800058c:	f7ff ffcc 	bl	8000528 <rcvr_spi>
	do
		res = rcvr_spi();
 8000590:	f7ff ffca 	bl	8000528 <rcvr_spi>
 8000594:	4603      	mov	r3, r0
 8000596:	71fb      	strb	r3, [r7, #7]
	while ((res != 0xFF) && Timer2);
 8000598:	79fb      	ldrb	r3, [r7, #7]
 800059a:	2bff      	cmp	r3, #255	; 0xff
 800059c:	d004      	beq.n	80005a8 <wait_ready+0x28>
 800059e:	4b05      	ldr	r3, [pc, #20]	; (80005b4 <wait_ready+0x34>)
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	b2db      	uxtb	r3, r3
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d1f3      	bne.n	8000590 <wait_ready+0x10>

	return res;
 80005a8:	79fb      	ldrb	r3, [r7, #7]
}
 80005aa:	4618      	mov	r0, r3
 80005ac:	3708      	adds	r7, #8
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	200000a1 	.word	0x200000a1

080005b8 <power_on>:
/*-----------------------------------------------------------------------*/
/* When the target system does not support socket power control, there   */
/* is nothing to do in these functions and chk_power always returns 1.   */

static
void power_on(void) {
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b084      	sub	sp, #16
 80005bc:	af00      	add	r7, sp, #0
	unsigned char i, cmd_arg[6];
	unsigned int Count = 0x1FFF;
 80005be:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80005c2:	60bb      	str	r3, [r7, #8]

	DESELECT();
 80005c4:	f7ff ff8f 	bl	80004e6 <DESELECT>

	for (i = 0; i < 10; i++)
 80005c8:	2300      	movs	r3, #0
 80005ca:	73fb      	strb	r3, [r7, #15]
 80005cc:	e005      	b.n	80005da <power_on+0x22>
		xmit_spi(0xFF);
 80005ce:	20ff      	movs	r0, #255	; 0xff
 80005d0:	f7ff ff90 	bl	80004f4 <xmit_spi>
	for (i = 0; i < 10; i++)
 80005d4:	7bfb      	ldrb	r3, [r7, #15]
 80005d6:	3301      	adds	r3, #1
 80005d8:	73fb      	strb	r3, [r7, #15]
 80005da:	7bfb      	ldrb	r3, [r7, #15]
 80005dc:	2b09      	cmp	r3, #9
 80005de:	d9f6      	bls.n	80005ce <power_on+0x16>

	SELECT();
 80005e0:	f7ff ff7a 	bl	80004d8 <SELECT>

	cmd_arg[0] = (CMD0 | 0x40);
 80005e4:	2340      	movs	r3, #64	; 0x40
 80005e6:	703b      	strb	r3, [r7, #0]
	cmd_arg[1] = 0;
 80005e8:	2300      	movs	r3, #0
 80005ea:	707b      	strb	r3, [r7, #1]
	cmd_arg[2] = 0;
 80005ec:	2300      	movs	r3, #0
 80005ee:	70bb      	strb	r3, [r7, #2]
	cmd_arg[3] = 0;
 80005f0:	2300      	movs	r3, #0
 80005f2:	70fb      	strb	r3, [r7, #3]
	cmd_arg[4] = 0;
 80005f4:	2300      	movs	r3, #0
 80005f6:	713b      	strb	r3, [r7, #4]
	cmd_arg[5] = 0x95;
 80005f8:	2395      	movs	r3, #149	; 0x95
 80005fa:	717b      	strb	r3, [r7, #5]

	for (i = 0; i < 6; i++)
 80005fc:	2300      	movs	r3, #0
 80005fe:	73fb      	strb	r3, [r7, #15]
 8000600:	e00b      	b.n	800061a <power_on+0x62>
		xmit_spi(cmd_arg[i]);
 8000602:	7bfb      	ldrb	r3, [r7, #15]
 8000604:	f107 0210 	add.w	r2, r7, #16
 8000608:	4413      	add	r3, r2
 800060a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800060e:	4618      	mov	r0, r3
 8000610:	f7ff ff70 	bl	80004f4 <xmit_spi>
	for (i = 0; i < 6; i++)
 8000614:	7bfb      	ldrb	r3, [r7, #15]
 8000616:	3301      	adds	r3, #1
 8000618:	73fb      	strb	r3, [r7, #15]
 800061a:	7bfb      	ldrb	r3, [r7, #15]
 800061c:	2b05      	cmp	r3, #5
 800061e:	d9f0      	bls.n	8000602 <power_on+0x4a>

	while ((rcvr_spi() != 0x01) && Count)
 8000620:	e002      	b.n	8000628 <power_on+0x70>
		Count--;
 8000622:	68bb      	ldr	r3, [r7, #8]
 8000624:	3b01      	subs	r3, #1
 8000626:	60bb      	str	r3, [r7, #8]
	while ((rcvr_spi() != 0x01) && Count)
 8000628:	f7ff ff7e 	bl	8000528 <rcvr_spi>
 800062c:	4603      	mov	r3, r0
 800062e:	2b01      	cmp	r3, #1
 8000630:	d002      	beq.n	8000638 <power_on+0x80>
 8000632:	68bb      	ldr	r3, [r7, #8]
 8000634:	2b00      	cmp	r3, #0
 8000636:	d1f4      	bne.n	8000622 <power_on+0x6a>

	DESELECT();
 8000638:	f7ff ff55 	bl	80004e6 <DESELECT>
	xmit_spi(0XFF);
 800063c:	20ff      	movs	r0, #255	; 0xff
 800063e:	f7ff ff59 	bl	80004f4 <xmit_spi>

	PowerFlag = 1;
 8000642:	4b03      	ldr	r3, [pc, #12]	; (8000650 <power_on+0x98>)
 8000644:	2201      	movs	r2, #1
 8000646:	701a      	strb	r2, [r3, #0]
}
 8000648:	bf00      	nop
 800064a:	3710      	adds	r7, #16
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}
 8000650:	200000a3 	.word	0x200000a3

08000654 <power_off>:

static
void power_off(void) {
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8000658:	4b03      	ldr	r3, [pc, #12]	; (8000668 <power_off+0x14>)
 800065a:	2200      	movs	r2, #0
 800065c:	701a      	strb	r2, [r3, #0]
}
 800065e:	bf00      	nop
 8000660:	46bd      	mov	sp, r7
 8000662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000666:	4770      	bx	lr
 8000668:	200000a3 	.word	0x200000a3

0800066c <chk_power>:

static
int chk_power(void) /* Socket power state: 0=off, 1=on */
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
	return PowerFlag;
 8000670:	4b03      	ldr	r3, [pc, #12]	; (8000680 <chk_power+0x14>)
 8000672:	781b      	ldrb	r3, [r3, #0]
}
 8000674:	4618      	mov	r0, r3
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	200000a3 	.word	0x200000a3

08000684 <rcvr_datablock>:
/* Receive a data packet from MMC                                        */
/*-----------------------------------------------------------------------*/

static bool rcvr_datablock(BYTE *buff, /* Data buffer to store received data */
UINT btr /* Byte count (must be even number) */
) {
 8000684:	b580      	push	{r7, lr}
 8000686:	b084      	sub	sp, #16
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	6039      	str	r1, [r7, #0]
	BYTE token;

	Timer1 = 10;
 800068e:	4b17      	ldr	r3, [pc, #92]	; (80006ec <rcvr_datablock+0x68>)
 8000690:	220a      	movs	r2, #10
 8000692:	701a      	strb	r2, [r3, #0]
	do { /* Wait for data packet in timeout of 100ms */
		token = rcvr_spi();
 8000694:	f7ff ff48 	bl	8000528 <rcvr_spi>
 8000698:	4603      	mov	r3, r0
 800069a:	73fb      	strb	r3, [r7, #15]
	} while ((token == 0xFF) && Timer1);
 800069c:	7bfb      	ldrb	r3, [r7, #15]
 800069e:	2bff      	cmp	r3, #255	; 0xff
 80006a0:	d104      	bne.n	80006ac <rcvr_datablock+0x28>
 80006a2:	4b12      	ldr	r3, [pc, #72]	; (80006ec <rcvr_datablock+0x68>)
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d1f3      	bne.n	8000694 <rcvr_datablock+0x10>
	if (token != 0xFE)
 80006ac:	7bfb      	ldrb	r3, [r7, #15]
 80006ae:	2bfe      	cmp	r3, #254	; 0xfe
 80006b0:	d001      	beq.n	80006b6 <rcvr_datablock+0x32>
		return FALSE; /* If not valid data token, retutn with error */
 80006b2:	2300      	movs	r3, #0
 80006b4:	e016      	b.n	80006e4 <rcvr_datablock+0x60>

	do { /* Receive the data block into buffer */
		rcvr_spi_m(buff++);
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	1c5a      	adds	r2, r3, #1
 80006ba:	607a      	str	r2, [r7, #4]
 80006bc:	4618      	mov	r0, r3
 80006be:	f7ff ff51 	bl	8000564 <rcvr_spi_m>
		rcvr_spi_m(buff++);
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	1c5a      	adds	r2, r3, #1
 80006c6:	607a      	str	r2, [r7, #4]
 80006c8:	4618      	mov	r0, r3
 80006ca:	f7ff ff4b 	bl	8000564 <rcvr_spi_m>
	} while (btr -= 2);
 80006ce:	683b      	ldr	r3, [r7, #0]
 80006d0:	3b02      	subs	r3, #2
 80006d2:	603b      	str	r3, [r7, #0]
 80006d4:	683b      	ldr	r3, [r7, #0]
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d1ed      	bne.n	80006b6 <rcvr_datablock+0x32>
	rcvr_spi(); /* Discard CRC */
 80006da:	f7ff ff25 	bl	8000528 <rcvr_spi>
	rcvr_spi();
 80006de:	f7ff ff23 	bl	8000528 <rcvr_spi>

	return TRUE; /* Return with success */
 80006e2:	2301      	movs	r3, #1
}
 80006e4:	4618      	mov	r0, r3
 80006e6:	3710      	adds	r7, #16
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	200000a0 	.word	0x200000a0

080006f0 <xmit_datablock>:
/*-----------------------------------------------------------------------*/

#if _READONLY == 0
static bool xmit_datablock(const BYTE *buff, /* 512 byte data block to be transmitted */
BYTE token /* Data/Stop token */
) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b084      	sub	sp, #16
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
 80006f8:	460b      	mov	r3, r1
 80006fa:	70fb      	strb	r3, [r7, #3]
	BYTE resp, wc;
	uint32_t i = 0;
 80006fc:	2300      	movs	r3, #0
 80006fe:	60bb      	str	r3, [r7, #8]

	if (wait_ready() != 0xFF)
 8000700:	f7ff ff3e 	bl	8000580 <wait_ready>
 8000704:	4603      	mov	r3, r0
 8000706:	2bff      	cmp	r3, #255	; 0xff
 8000708:	d001      	beq.n	800070e <xmit_datablock+0x1e>
		return FALSE;
 800070a:	2300      	movs	r3, #0
 800070c:	e040      	b.n	8000790 <xmit_datablock+0xa0>

	xmit_spi(token); /* Xmit data token */
 800070e:	78fb      	ldrb	r3, [r7, #3]
 8000710:	4618      	mov	r0, r3
 8000712:	f7ff feef 	bl	80004f4 <xmit_spi>
	if (token != 0xFD) { /* Is data token */
 8000716:	78fb      	ldrb	r3, [r7, #3]
 8000718:	2bfd      	cmp	r3, #253	; 0xfd
 800071a:	d031      	beq.n	8000780 <xmit_datablock+0x90>
		wc = 0;
 800071c:	2300      	movs	r3, #0
 800071e:	73bb      	strb	r3, [r7, #14]
		do { /* Xmit the 512 byte data block to MMC */
			xmit_spi(*buff++);
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	1c5a      	adds	r2, r3, #1
 8000724:	607a      	str	r2, [r7, #4]
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	4618      	mov	r0, r3
 800072a:	f7ff fee3 	bl	80004f4 <xmit_spi>
			xmit_spi(*buff++);
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	1c5a      	adds	r2, r3, #1
 8000732:	607a      	str	r2, [r7, #4]
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff fedc 	bl	80004f4 <xmit_spi>
		} while (--wc);
 800073c:	7bbb      	ldrb	r3, [r7, #14]
 800073e:	3b01      	subs	r3, #1
 8000740:	73bb      	strb	r3, [r7, #14]
 8000742:	7bbb      	ldrb	r3, [r7, #14]
 8000744:	2b00      	cmp	r3, #0
 8000746:	d1eb      	bne.n	8000720 <xmit_datablock+0x30>

		rcvr_spi();
 8000748:	f7ff feee 	bl	8000528 <rcvr_spi>
		rcvr_spi();
 800074c:	f7ff feec 	bl	8000528 <rcvr_spi>

		while (i <= 64) {
 8000750:	e00b      	b.n	800076a <xmit_datablock+0x7a>
			resp = rcvr_spi(); /* Reveive data response */
 8000752:	f7ff fee9 	bl	8000528 <rcvr_spi>
 8000756:	4603      	mov	r3, r0
 8000758:	73fb      	strb	r3, [r7, #15]
			if ((resp & 0x1F) == 0x05) /* If not accepted, return with error */
 800075a:	7bfb      	ldrb	r3, [r7, #15]
 800075c:	f003 031f 	and.w	r3, r3, #31
 8000760:	2b05      	cmp	r3, #5
 8000762:	d006      	beq.n	8000772 <xmit_datablock+0x82>
				break;
			i++;
 8000764:	68bb      	ldr	r3, [r7, #8]
 8000766:	3301      	adds	r3, #1
 8000768:	60bb      	str	r3, [r7, #8]
		while (i <= 64) {
 800076a:	68bb      	ldr	r3, [r7, #8]
 800076c:	2b40      	cmp	r3, #64	; 0x40
 800076e:	d9f0      	bls.n	8000752 <xmit_datablock+0x62>
 8000770:	e000      	b.n	8000774 <xmit_datablock+0x84>
				break;
 8000772:	bf00      	nop
		}
		while (rcvr_spi() == 0)
 8000774:	bf00      	nop
 8000776:	f7ff fed7 	bl	8000528 <rcvr_spi>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d0fa      	beq.n	8000776 <xmit_datablock+0x86>
			;
	}
	if ((resp & 0x1F) == 0x05)
 8000780:	7bfb      	ldrb	r3, [r7, #15]
 8000782:	f003 031f 	and.w	r3, r3, #31
 8000786:	2b05      	cmp	r3, #5
 8000788:	d101      	bne.n	800078e <xmit_datablock+0x9e>
		return TRUE;
 800078a:	2301      	movs	r3, #1
 800078c:	e000      	b.n	8000790 <xmit_datablock+0xa0>
	else
		return FALSE;
 800078e:	2300      	movs	r3, #0
}
 8000790:	4618      	mov	r0, r3
 8000792:	3710      	adds	r7, #16
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}

08000798 <send_cmd>:
/* Send a command packet to MMC                                          */
/*-----------------------------------------------------------------------*/

static BYTE send_cmd(BYTE cmd, /* Command byte */
DWORD arg /* Argument */
) {
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0
 800079e:	4603      	mov	r3, r0
 80007a0:	6039      	str	r1, [r7, #0]
 80007a2:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;

	if (wait_ready() != 0xFF)
 80007a4:	f7ff feec 	bl	8000580 <wait_ready>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2bff      	cmp	r3, #255	; 0xff
 80007ac:	d001      	beq.n	80007b2 <send_cmd+0x1a>
		return 0xFF;
 80007ae:	23ff      	movs	r3, #255	; 0xff
 80007b0:	e040      	b.n	8000834 <send_cmd+0x9c>

	/* Send command packet */
	xmit_spi(cmd); /* Command */
 80007b2:	79fb      	ldrb	r3, [r7, #7]
 80007b4:	4618      	mov	r0, r3
 80007b6:	f7ff fe9d 	bl	80004f4 <xmit_spi>
	xmit_spi((BYTE) (arg >> 24)); /* Argument[31..24] */
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	0e1b      	lsrs	r3, r3, #24
 80007be:	b2db      	uxtb	r3, r3
 80007c0:	4618      	mov	r0, r3
 80007c2:	f7ff fe97 	bl	80004f4 <xmit_spi>
	xmit_spi((BYTE) (arg >> 16)); /* Argument[23..16] */
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	0c1b      	lsrs	r3, r3, #16
 80007ca:	b2db      	uxtb	r3, r3
 80007cc:	4618      	mov	r0, r3
 80007ce:	f7ff fe91 	bl	80004f4 <xmit_spi>
	xmit_spi((BYTE) (arg >> 8)); /* Argument[15..8] */
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	0a1b      	lsrs	r3, r3, #8
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	4618      	mov	r0, r3
 80007da:	f7ff fe8b 	bl	80004f4 <xmit_spi>
	xmit_spi((BYTE) arg); /* Argument[7..0] */
 80007de:	683b      	ldr	r3, [r7, #0]
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	4618      	mov	r0, r3
 80007e4:	f7ff fe86 	bl	80004f4 <xmit_spi>
	n = 0;
 80007e8:	2300      	movs	r3, #0
 80007ea:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0)
 80007ec:	79fb      	ldrb	r3, [r7, #7]
 80007ee:	2b40      	cmp	r3, #64	; 0x40
 80007f0:	d101      	bne.n	80007f6 <send_cmd+0x5e>
		n = 0x95; /* CRC for CMD0(0) */
 80007f2:	2395      	movs	r3, #149	; 0x95
 80007f4:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8)
 80007f6:	79fb      	ldrb	r3, [r7, #7]
 80007f8:	2b48      	cmp	r3, #72	; 0x48
 80007fa:	d101      	bne.n	8000800 <send_cmd+0x68>
		n = 0x87; /* CRC for CMD8(0x1AA) */
 80007fc:	2387      	movs	r3, #135	; 0x87
 80007fe:	73fb      	strb	r3, [r7, #15]
	xmit_spi(n);
 8000800:	7bfb      	ldrb	r3, [r7, #15]
 8000802:	4618      	mov	r0, r3
 8000804:	f7ff fe76 	bl	80004f4 <xmit_spi>

	/* Receive command response */
	if (cmd == CMD12)
 8000808:	79fb      	ldrb	r3, [r7, #7]
 800080a:	2b4c      	cmp	r3, #76	; 0x4c
 800080c:	d101      	bne.n	8000812 <send_cmd+0x7a>
		rcvr_spi(); /* Skip a stuff byte when stop reading */
 800080e:	f7ff fe8b 	bl	8000528 <rcvr_spi>
	n = 10; /* Wait for a valid response in timeout of 10 attempts */
 8000812:	230a      	movs	r3, #10
 8000814:	73fb      	strb	r3, [r7, #15]
	do
		res = rcvr_spi();
 8000816:	f7ff fe87 	bl	8000528 <rcvr_spi>
 800081a:	4603      	mov	r3, r0
 800081c:	73bb      	strb	r3, [r7, #14]
	while ((res & 0x80) && --n);
 800081e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000822:	2b00      	cmp	r3, #0
 8000824:	da05      	bge.n	8000832 <send_cmd+0x9a>
 8000826:	7bfb      	ldrb	r3, [r7, #15]
 8000828:	3b01      	subs	r3, #1
 800082a:	73fb      	strb	r3, [r7, #15]
 800082c:	7bfb      	ldrb	r3, [r7, #15]
 800082e:	2b00      	cmp	r3, #0
 8000830:	d1f1      	bne.n	8000816 <send_cmd+0x7e>

	return res; /* Return with the response value */
 8000832:	7bbb      	ldrb	r3, [r7, #14]
}
 8000834:	4618      	mov	r0, r3
 8000836:	3710      	adds	r7, #16
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}

0800083c <disk_initialize>:
/*-----------------------------------------------------------------------*/
/* Initialize Disk Drive                                                 */
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize(BYTE drv /* Physical drive nmuber (0) */
) {
 800083c:	b590      	push	{r4, r7, lr}
 800083e:	b085      	sub	sp, #20
 8000840:	af00      	add	r7, sp, #0
 8000842:	4603      	mov	r3, r0
 8000844:	71fb      	strb	r3, [r7, #7]
	BYTE n, ty, ocr[4];

	if (drv)
 8000846:	79fb      	ldrb	r3, [r7, #7]
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <disk_initialize+0x14>
		return STA_NOINIT; /* Supports only single drive */
 800084c:	2301      	movs	r3, #1
 800084e:	e0d5      	b.n	80009fc <disk_initialize+0x1c0>
	if (Stat & STA_NODISK)
 8000850:	4b6c      	ldr	r3, [pc, #432]	; (8000a04 <disk_initialize+0x1c8>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	b2db      	uxtb	r3, r3
 8000856:	f003 0302 	and.w	r3, r3, #2
 800085a:	2b00      	cmp	r3, #0
 800085c:	d003      	beq.n	8000866 <disk_initialize+0x2a>
		return Stat; /* No card in the socket */
 800085e:	4b69      	ldr	r3, [pc, #420]	; (8000a04 <disk_initialize+0x1c8>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	b2db      	uxtb	r3, r3
 8000864:	e0ca      	b.n	80009fc <disk_initialize+0x1c0>

	power_on(); /* Force socket power on */
 8000866:	f7ff fea7 	bl	80005b8 <power_on>
	//send_initial_clock_train();

	SELECT(); /* CS = L */
 800086a:	f7ff fe35 	bl	80004d8 <SELECT>
	ty = 0;
 800086e:	2300      	movs	r3, #0
 8000870:	73bb      	strb	r3, [r7, #14]
	if (send_cmd(CMD0, 0) == 1) { /* Enter Idle state */
 8000872:	2100      	movs	r1, #0
 8000874:	2040      	movs	r0, #64	; 0x40
 8000876:	f7ff ff8f 	bl	8000798 <send_cmd>
 800087a:	4603      	mov	r3, r0
 800087c:	2b01      	cmp	r3, #1
 800087e:	f040 80a5 	bne.w	80009cc <disk_initialize+0x190>
		Timer1 = 100; /* Initialization timeout of 1000 msec */
 8000882:	4b61      	ldr	r3, [pc, #388]	; (8000a08 <disk_initialize+0x1cc>)
 8000884:	2264      	movs	r2, #100	; 0x64
 8000886:	701a      	strb	r2, [r3, #0]
		if (send_cmd(CMD8, 0x1AA) == 1) { /* SDC Ver2+ */
 8000888:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800088c:	2048      	movs	r0, #72	; 0x48
 800088e:	f7ff ff83 	bl	8000798 <send_cmd>
 8000892:	4603      	mov	r3, r0
 8000894:	2b01      	cmp	r3, #1
 8000896:	d158      	bne.n	800094a <disk_initialize+0x10e>
			for (n = 0; n < 4; n++)
 8000898:	2300      	movs	r3, #0
 800089a:	73fb      	strb	r3, [r7, #15]
 800089c:	e00c      	b.n	80008b8 <disk_initialize+0x7c>
				ocr[n] = rcvr_spi();
 800089e:	7bfc      	ldrb	r4, [r7, #15]
 80008a0:	f7ff fe42 	bl	8000528 <rcvr_spi>
 80008a4:	4603      	mov	r3, r0
 80008a6:	461a      	mov	r2, r3
 80008a8:	f107 0310 	add.w	r3, r7, #16
 80008ac:	4423      	add	r3, r4
 80008ae:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 80008b2:	7bfb      	ldrb	r3, [r7, #15]
 80008b4:	3301      	adds	r3, #1
 80008b6:	73fb      	strb	r3, [r7, #15]
 80008b8:	7bfb      	ldrb	r3, [r7, #15]
 80008ba:	2b03      	cmp	r3, #3
 80008bc:	d9ef      	bls.n	800089e <disk_initialize+0x62>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) { /* The card can work at vdd range of 2.7-3.6V */
 80008be:	7abb      	ldrb	r3, [r7, #10]
 80008c0:	2b01      	cmp	r3, #1
 80008c2:	f040 8083 	bne.w	80009cc <disk_initialize+0x190>
 80008c6:	7afb      	ldrb	r3, [r7, #11]
 80008c8:	2baa      	cmp	r3, #170	; 0xaa
 80008ca:	d17f      	bne.n	80009cc <disk_initialize+0x190>
				do {
					if (send_cmd(CMD55, 0) <= 1
 80008cc:	2100      	movs	r1, #0
 80008ce:	2077      	movs	r0, #119	; 0x77
 80008d0:	f7ff ff62 	bl	8000798 <send_cmd>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b01      	cmp	r3, #1
 80008d8:	d807      	bhi.n	80008ea <disk_initialize+0xae>
							&& send_cmd(CMD41, 1UL << 30) == 0)
 80008da:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80008de:	2069      	movs	r0, #105	; 0x69
 80008e0:	f7ff ff5a 	bl	8000798 <send_cmd>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d005      	beq.n	80008f6 <disk_initialize+0xba>
						break; /* ACMD41 with HCS bit */
				} while (Timer1);
 80008ea:	4b47      	ldr	r3, [pc, #284]	; (8000a08 <disk_initialize+0x1cc>)
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d1eb      	bne.n	80008cc <disk_initialize+0x90>
 80008f4:	e000      	b.n	80008f8 <disk_initialize+0xbc>
						break; /* ACMD41 with HCS bit */
 80008f6:	bf00      	nop
				if (Timer1 && send_cmd(CMD58, 0) == 0) { /* Check CCS bit */
 80008f8:	4b43      	ldr	r3, [pc, #268]	; (8000a08 <disk_initialize+0x1cc>)
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d064      	beq.n	80009cc <disk_initialize+0x190>
 8000902:	2100      	movs	r1, #0
 8000904:	207a      	movs	r0, #122	; 0x7a
 8000906:	f7ff ff47 	bl	8000798 <send_cmd>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d15d      	bne.n	80009cc <disk_initialize+0x190>
					for (n = 0; n < 4; n++)
 8000910:	2300      	movs	r3, #0
 8000912:	73fb      	strb	r3, [r7, #15]
 8000914:	e00c      	b.n	8000930 <disk_initialize+0xf4>
						ocr[n] = rcvr_spi();
 8000916:	7bfc      	ldrb	r4, [r7, #15]
 8000918:	f7ff fe06 	bl	8000528 <rcvr_spi>
 800091c:	4603      	mov	r3, r0
 800091e:	461a      	mov	r2, r3
 8000920:	f107 0310 	add.w	r3, r7, #16
 8000924:	4423      	add	r3, r4
 8000926:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 800092a:	7bfb      	ldrb	r3, [r7, #15]
 800092c:	3301      	adds	r3, #1
 800092e:	73fb      	strb	r3, [r7, #15]
 8000930:	7bfb      	ldrb	r3, [r7, #15]
 8000932:	2b03      	cmp	r3, #3
 8000934:	d9ef      	bls.n	8000916 <disk_initialize+0xda>
					ty = (ocr[0] & 0x40) ? 6 : 2;
 8000936:	7a3b      	ldrb	r3, [r7, #8]
 8000938:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <disk_initialize+0x108>
 8000940:	2306      	movs	r3, #6
 8000942:	e000      	b.n	8000946 <disk_initialize+0x10a>
 8000944:	2302      	movs	r3, #2
 8000946:	73bb      	strb	r3, [r7, #14]
 8000948:	e040      	b.n	80009cc <disk_initialize+0x190>
				}
			}
		} else { /* SDC Ver1 or MMC */
			ty = (send_cmd(CMD55, 0) <= 1 && send_cmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 800094a:	2100      	movs	r1, #0
 800094c:	2077      	movs	r0, #119	; 0x77
 800094e:	f7ff ff23 	bl	8000798 <send_cmd>
 8000952:	4603      	mov	r3, r0
 8000954:	2b01      	cmp	r3, #1
 8000956:	d808      	bhi.n	800096a <disk_initialize+0x12e>
 8000958:	2100      	movs	r1, #0
 800095a:	2069      	movs	r0, #105	; 0x69
 800095c:	f7ff ff1c 	bl	8000798 <send_cmd>
 8000960:	4603      	mov	r3, r0
 8000962:	2b01      	cmp	r3, #1
 8000964:	d801      	bhi.n	800096a <disk_initialize+0x12e>
 8000966:	2302      	movs	r3, #2
 8000968:	e000      	b.n	800096c <disk_initialize+0x130>
 800096a:	2301      	movs	r3, #1
 800096c:	73bb      	strb	r3, [r7, #14]
			do {
				if (ty == 2) {
 800096e:	7bbb      	ldrb	r3, [r7, #14]
 8000970:	2b02      	cmp	r3, #2
 8000972:	d10e      	bne.n	8000992 <disk_initialize+0x156>
					if (send_cmd(CMD55, 0) <= 1 && send_cmd(CMD41, 0) == 0)
 8000974:	2100      	movs	r1, #0
 8000976:	2077      	movs	r0, #119	; 0x77
 8000978:	f7ff ff0e 	bl	8000798 <send_cmd>
 800097c:	4603      	mov	r3, r0
 800097e:	2b01      	cmp	r3, #1
 8000980:	d80e      	bhi.n	80009a0 <disk_initialize+0x164>
 8000982:	2100      	movs	r1, #0
 8000984:	2069      	movs	r0, #105	; 0x69
 8000986:	f7ff ff07 	bl	8000798 <send_cmd>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d107      	bne.n	80009a0 <disk_initialize+0x164>
						break; /* ACMD41 */
 8000990:	e00d      	b.n	80009ae <disk_initialize+0x172>
				} else {
					if (send_cmd(CMD1, 0) == 0)
 8000992:	2100      	movs	r1, #0
 8000994:	2041      	movs	r0, #65	; 0x41
 8000996:	f7ff feff 	bl	8000798 <send_cmd>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d005      	beq.n	80009ac <disk_initialize+0x170>
						break; /* CMD1 */
				}
			} while (Timer1);
 80009a0:	4b19      	ldr	r3, [pc, #100]	; (8000a08 <disk_initialize+0x1cc>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d1e1      	bne.n	800096e <disk_initialize+0x132>
 80009aa:	e000      	b.n	80009ae <disk_initialize+0x172>
						break; /* CMD1 */
 80009ac:	bf00      	nop
			if (!Timer1 || send_cmd(CMD16, 512) != 0) /* Select R/W block length */
 80009ae:	4b16      	ldr	r3, [pc, #88]	; (8000a08 <disk_initialize+0x1cc>)
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d007      	beq.n	80009c8 <disk_initialize+0x18c>
 80009b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009bc:	2050      	movs	r0, #80	; 0x50
 80009be:	f7ff feeb 	bl	8000798 <send_cmd>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <disk_initialize+0x190>
				ty = 0;
 80009c8:	2300      	movs	r3, #0
 80009ca:	73bb      	strb	r3, [r7, #14]
		}
	}
	CardType = ty;
 80009cc:	4a0f      	ldr	r2, [pc, #60]	; (8000a0c <disk_initialize+0x1d0>)
 80009ce:	7bbb      	ldrb	r3, [r7, #14]
 80009d0:	7013      	strb	r3, [r2, #0]
	DESELECT(); /* CS = H */
 80009d2:	f7ff fd88 	bl	80004e6 <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 80009d6:	f7ff fda7 	bl	8000528 <rcvr_spi>

	if (ty) /* Initialization succeded */
 80009da:	7bbb      	ldrb	r3, [r7, #14]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d008      	beq.n	80009f2 <disk_initialize+0x1b6>
		Stat &= ~STA_NOINIT; /* Clear STA_NOINIT */
 80009e0:	4b08      	ldr	r3, [pc, #32]	; (8000a04 <disk_initialize+0x1c8>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	f023 0301 	bic.w	r3, r3, #1
 80009ea:	b2da      	uxtb	r2, r3
 80009ec:	4b05      	ldr	r3, [pc, #20]	; (8000a04 <disk_initialize+0x1c8>)
 80009ee:	701a      	strb	r2, [r3, #0]
 80009f0:	e001      	b.n	80009f6 <disk_initialize+0x1ba>
	else
		/* Initialization failed */
		power_off();
 80009f2:	f7ff fe2f 	bl	8000654 <power_off>

	return Stat;
 80009f6:	4b03      	ldr	r3, [pc, #12]	; (8000a04 <disk_initialize+0x1c8>)
 80009f8:	781b      	ldrb	r3, [r3, #0]
 80009fa:	b2db      	uxtb	r3, r3
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	3714      	adds	r7, #20
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd90      	pop	{r4, r7, pc}
 8000a04:	20000000 	.word	0x20000000
 8000a08:	200000a0 	.word	0x200000a0
 8000a0c:	200000a2 	.word	0x200000a2

08000a10 <disk_status>:
/*-----------------------------------------------------------------------*/
/* Get Disk Status                                                       */
/*-----------------------------------------------------------------------*/

DSTATUS disk_status(BYTE drv /* Physical drive nmuber (0) */
) {
 8000a10:	b480      	push	{r7}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	4603      	mov	r3, r0
 8000a18:	71fb      	strb	r3, [r7, #7]
	if (drv)
 8000a1a:	79fb      	ldrb	r3, [r7, #7]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <disk_status+0x14>
		return STA_NOINIT; /* Supports only single drive */
 8000a20:	2301      	movs	r3, #1
 8000a22:	e002      	b.n	8000a2a <disk_status+0x1a>
	return Stat;
 8000a24:	4b04      	ldr	r3, [pc, #16]	; (8000a38 <disk_status+0x28>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	b2db      	uxtb	r3, r3
}
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	370c      	adds	r7, #12
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	20000000 	.word	0x20000000

08000a3c <disk_read>:

/*-----------------------------------------------------------------------*/
/* Read Sector(s)                                                        */
/*-----------------------------------------------------------------------*/

DRESULT disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b084      	sub	sp, #16
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	60b9      	str	r1, [r7, #8]
 8000a44:	607a      	str	r2, [r7, #4]
 8000a46:	603b      	str	r3, [r7, #0]
 8000a48:	4603      	mov	r3, r0
 8000a4a:	73fb      	strb	r3, [r7, #15]
	if (pdrv || !count)
 8000a4c:	7bfb      	ldrb	r3, [r7, #15]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d102      	bne.n	8000a58 <disk_read+0x1c>
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d101      	bne.n	8000a5c <disk_read+0x20>
		return RES_PARERR;
 8000a58:	2304      	movs	r3, #4
 8000a5a:	e051      	b.n	8000b00 <disk_read+0xc4>
	if (Stat & STA_NOINIT)
 8000a5c:	4b2a      	ldr	r3, [pc, #168]	; (8000b08 <disk_read+0xcc>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	b2db      	uxtb	r3, r3
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <disk_read+0x32>
		return RES_NOTRDY;
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	e048      	b.n	8000b00 <disk_read+0xc4>

	if (!(CardType & 4))
 8000a6e:	4b27      	ldr	r3, [pc, #156]	; (8000b0c <disk_read+0xd0>)
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	f003 0304 	and.w	r3, r3, #4
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d102      	bne.n	8000a80 <disk_read+0x44>
		sector *= 512; /* Convert to byte address if needed */
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	025b      	lsls	r3, r3, #9
 8000a7e:	607b      	str	r3, [r7, #4]

	SELECT(); /* CS = L */
 8000a80:	f7ff fd2a 	bl	80004d8 <SELECT>

	if (count == 1) { /* Single block read */
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	2b01      	cmp	r3, #1
 8000a88:	d111      	bne.n	8000aae <disk_read+0x72>
		if ((send_cmd(CMD17, sector) == 0) /* READ_SINGLE_BLOCK */
 8000a8a:	6879      	ldr	r1, [r7, #4]
 8000a8c:	2051      	movs	r0, #81	; 0x51
 8000a8e:	f7ff fe83 	bl	8000798 <send_cmd>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d129      	bne.n	8000aec <disk_read+0xb0>
		&& rcvr_datablock(buff, 512))
 8000a98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a9c:	68b8      	ldr	r0, [r7, #8]
 8000a9e:	f7ff fdf1 	bl	8000684 <rcvr_datablock>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d021      	beq.n	8000aec <disk_read+0xb0>
			count = 0;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	603b      	str	r3, [r7, #0]
 8000aac:	e01e      	b.n	8000aec <disk_read+0xb0>
	} else { /* Multiple block read */
		if (send_cmd(CMD18, sector) == 0) { /* READ_MULTIPLE_BLOCK */
 8000aae:	6879      	ldr	r1, [r7, #4]
 8000ab0:	2052      	movs	r0, #82	; 0x52
 8000ab2:	f7ff fe71 	bl	8000798 <send_cmd>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d117      	bne.n	8000aec <disk_read+0xb0>
			do {
				if (!rcvr_datablock(buff, 512))
 8000abc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ac0:	68b8      	ldr	r0, [r7, #8]
 8000ac2:	f7ff fddf 	bl	8000684 <rcvr_datablock>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d00a      	beq.n	8000ae2 <disk_read+0xa6>
					break;
				buff += 512;
 8000acc:	68bb      	ldr	r3, [r7, #8]
 8000ace:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000ad2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	3b01      	subs	r3, #1
 8000ad8:	603b      	str	r3, [r7, #0]
 8000ada:	683b      	ldr	r3, [r7, #0]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d1ed      	bne.n	8000abc <disk_read+0x80>
 8000ae0:	e000      	b.n	8000ae4 <disk_read+0xa8>
					break;
 8000ae2:	bf00      	nop
			send_cmd(CMD12, 0); /* STOP_TRANSMISSION */
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	204c      	movs	r0, #76	; 0x4c
 8000ae8:	f7ff fe56 	bl	8000798 <send_cmd>
		}
	}

	DESELECT(); /* CS = H */
 8000aec:	f7ff fcfb 	bl	80004e6 <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 8000af0:	f7ff fd1a 	bl	8000528 <rcvr_spi>

	return count ? RES_ERROR : RES_OK;
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	bf14      	ite	ne
 8000afa:	2301      	movne	r3, #1
 8000afc:	2300      	moveq	r3, #0
 8000afe:	b2db      	uxtb	r3, r3
}
 8000b00:	4618      	mov	r0, r3
 8000b02:	3710      	adds	r7, #16
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	20000000 	.word	0x20000000
 8000b0c:	200000a2 	.word	0x200000a2

08000b10 <disk_write>:
/*-----------------------------------------------------------------------*/
/* Write Sector(s)                                                       */
/*-----------------------------------------------------------------------*/

#if _READONLY == 0
DRESULT disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) {
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	60b9      	str	r1, [r7, #8]
 8000b18:	607a      	str	r2, [r7, #4]
 8000b1a:	603b      	str	r3, [r7, #0]
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	73fb      	strb	r3, [r7, #15]
	if (pdrv || !count)
 8000b20:	7bfb      	ldrb	r3, [r7, #15]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d102      	bne.n	8000b2c <disk_write+0x1c>
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d101      	bne.n	8000b30 <disk_write+0x20>
		return RES_PARERR;
 8000b2c:	2304      	movs	r3, #4
 8000b2e:	e06b      	b.n	8000c08 <disk_write+0xf8>
	if (Stat & STA_NOINIT)
 8000b30:	4b37      	ldr	r3, [pc, #220]	; (8000c10 <disk_write+0x100>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	b2db      	uxtb	r3, r3
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <disk_write+0x32>
		return RES_NOTRDY;
 8000b3e:	2303      	movs	r3, #3
 8000b40:	e062      	b.n	8000c08 <disk_write+0xf8>
	if (Stat & STA_PROTECT)
 8000b42:	4b33      	ldr	r3, [pc, #204]	; (8000c10 <disk_write+0x100>)
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	b2db      	uxtb	r3, r3
 8000b48:	f003 0304 	and.w	r3, r3, #4
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <disk_write+0x44>
		return RES_WRPRT;
 8000b50:	2302      	movs	r3, #2
 8000b52:	e059      	b.n	8000c08 <disk_write+0xf8>

	if (!(CardType & 4))
 8000b54:	4b2f      	ldr	r3, [pc, #188]	; (8000c14 <disk_write+0x104>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	f003 0304 	and.w	r3, r3, #4
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d102      	bne.n	8000b66 <disk_write+0x56>
		sector *= 512; /* Convert to byte address if needed */
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	025b      	lsls	r3, r3, #9
 8000b64:	607b      	str	r3, [r7, #4]

	SELECT(); /* CS = L */
 8000b66:	f7ff fcb7 	bl	80004d8 <SELECT>

	if (count == 1) { /* Single block write */
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	2b01      	cmp	r3, #1
 8000b6e:	d110      	bne.n	8000b92 <disk_write+0x82>
		if ((send_cmd(CMD24, sector) == 0) /* WRITE_BLOCK */
 8000b70:	6879      	ldr	r1, [r7, #4]
 8000b72:	2058      	movs	r0, #88	; 0x58
 8000b74:	f7ff fe10 	bl	8000798 <send_cmd>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d13a      	bne.n	8000bf4 <disk_write+0xe4>
		&& xmit_datablock(buff, 0xFE))
 8000b7e:	21fe      	movs	r1, #254	; 0xfe
 8000b80:	68b8      	ldr	r0, [r7, #8]
 8000b82:	f7ff fdb5 	bl	80006f0 <xmit_datablock>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d033      	beq.n	8000bf4 <disk_write+0xe4>
			count = 0;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	603b      	str	r3, [r7, #0]
 8000b90:	e030      	b.n	8000bf4 <disk_write+0xe4>
	} else { /* Multiple block write */
		if (CardType & 2) {
 8000b92:	4b20      	ldr	r3, [pc, #128]	; (8000c14 <disk_write+0x104>)
 8000b94:	781b      	ldrb	r3, [r3, #0]
 8000b96:	f003 0302 	and.w	r3, r3, #2
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d007      	beq.n	8000bae <disk_write+0x9e>
			send_cmd(CMD55, 0);
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	2077      	movs	r0, #119	; 0x77
 8000ba2:	f7ff fdf9 	bl	8000798 <send_cmd>
			send_cmd(CMD23, count); /* ACMD23 */
 8000ba6:	6839      	ldr	r1, [r7, #0]
 8000ba8:	2057      	movs	r0, #87	; 0x57
 8000baa:	f7ff fdf5 	bl	8000798 <send_cmd>
		}
		if (send_cmd(CMD25, sector) == 0) { /* WRITE_MULTIPLE_BLOCK */
 8000bae:	6879      	ldr	r1, [r7, #4]
 8000bb0:	2059      	movs	r0, #89	; 0x59
 8000bb2:	f7ff fdf1 	bl	8000798 <send_cmd>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d11b      	bne.n	8000bf4 <disk_write+0xe4>
			do {
				if (!xmit_datablock(buff, 0xFC))
 8000bbc:	21fc      	movs	r1, #252	; 0xfc
 8000bbe:	68b8      	ldr	r0, [r7, #8]
 8000bc0:	f7ff fd96 	bl	80006f0 <xmit_datablock>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d00a      	beq.n	8000be0 <disk_write+0xd0>
					break;
				buff += 512;
 8000bca:	68bb      	ldr	r3, [r7, #8]
 8000bcc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000bd0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	3b01      	subs	r3, #1
 8000bd6:	603b      	str	r3, [r7, #0]
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d1ee      	bne.n	8000bbc <disk_write+0xac>
 8000bde:	e000      	b.n	8000be2 <disk_write+0xd2>
					break;
 8000be0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) /* STOP_TRAN token */
 8000be2:	21fd      	movs	r1, #253	; 0xfd
 8000be4:	2000      	movs	r0, #0
 8000be6:	f7ff fd83 	bl	80006f0 <xmit_datablock>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d101      	bne.n	8000bf4 <disk_write+0xe4>
				count = 1;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	603b      	str	r3, [r7, #0]
		}
	}

	DESELECT(); /* CS = H */
 8000bf4:	f7ff fc77 	bl	80004e6 <DESELECT>
	rcvr_spi(); /* Idle (Release DO) */
 8000bf8:	f7ff fc96 	bl	8000528 <rcvr_spi>

	return count ? RES_ERROR : RES_OK;
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	bf14      	ite	ne
 8000c02:	2301      	movne	r3, #1
 8000c04:	2300      	moveq	r3, #0
 8000c06:	b2db      	uxtb	r3, r3
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3710      	adds	r7, #16
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	20000000 	.word	0x20000000
 8000c14:	200000a2 	.word	0x200000a2

08000c18 <disk_ioctl>:
/*-----------------------------------------------------------------------*/

DRESULT disk_ioctl(BYTE drv, /* Physical drive nmuber (0) */
BYTE ctrl, /* Control code */
void *buff /* Buffer to send/receive control data */
) {
 8000c18:	b590      	push	{r4, r7, lr}
 8000c1a:	b08b      	sub	sp, #44	; 0x2c
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	603a      	str	r2, [r7, #0]
 8000c22:	71fb      	strb	r3, [r7, #7]
 8000c24:	460b      	mov	r3, r1
 8000c26:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16], *ptr = buff;
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	623b      	str	r3, [r7, #32]
	WORD csize;

	if (drv)
 8000c2c:	79fb      	ldrb	r3, [r7, #7]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d001      	beq.n	8000c36 <disk_ioctl+0x1e>
		return RES_PARERR;
 8000c32:	2304      	movs	r3, #4
 8000c34:	e16a      	b.n	8000f0c <disk_ioctl+0x2f4>

	res = RES_ERROR;
 8000c36:	2301      	movs	r3, #1
 8000c38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER_OFF) {
 8000c3c:	79bb      	ldrb	r3, [r7, #6]
 8000c3e:	2b07      	cmp	r3, #7
 8000c40:	d127      	bne.n	8000c92 <disk_ioctl+0x7a>
		switch (*ptr) {
 8000c42:	6a3b      	ldr	r3, [r7, #32]
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d00e      	beq.n	8000c68 <disk_ioctl+0x50>
 8000c4a:	2b02      	cmp	r3, #2
 8000c4c:	d012      	beq.n	8000c74 <disk_ioctl+0x5c>
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d11b      	bne.n	8000c8a <disk_ioctl+0x72>
		case 0: /* Sub control code == 0 (POWER_OFF) */
			if (chk_power())
 8000c52:	f7ff fd0b 	bl	800066c <chk_power>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <disk_ioctl+0x48>
				power_off(); /* Power off */
 8000c5c:	f7ff fcfa 	bl	8000654 <power_off>
			res = RES_OK;
 8000c60:	2300      	movs	r3, #0
 8000c62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000c66:	e14f      	b.n	8000f08 <disk_ioctl+0x2f0>
		case 1: /* Sub control code == 1 (POWER_ON) */
			power_on(); /* Power on */
 8000c68:	f7ff fca6 	bl	80005b8 <power_on>
			res = RES_OK;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000c72:	e149      	b.n	8000f08 <disk_ioctl+0x2f0>
		case 2: /* Sub control code == 2 (POWER_GET) */
			*(ptr + 1) = (BYTE) chk_power();
 8000c74:	f7ff fcfa 	bl	800066c <chk_power>
 8000c78:	4602      	mov	r2, r0
 8000c7a:	6a3b      	ldr	r3, [r7, #32]
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	b2d2      	uxtb	r2, r2
 8000c80:	701a      	strb	r2, [r3, #0]
			res = RES_OK;
 8000c82:	2300      	movs	r3, #0
 8000c84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000c88:	e13e      	b.n	8000f08 <disk_ioctl+0x2f0>
		default:
			res = RES_PARERR;
 8000c8a:	2304      	movs	r3, #4
 8000c8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000c90:	e13a      	b.n	8000f08 <disk_ioctl+0x2f0>
		}
	} else {
		if (Stat & STA_NOINIT)
 8000c92:	4ba0      	ldr	r3, [pc, #640]	; (8000f14 <disk_ioctl+0x2fc>)
 8000c94:	781b      	ldrb	r3, [r3, #0]
 8000c96:	b2db      	uxtb	r3, r3
 8000c98:	f003 0301 	and.w	r3, r3, #1
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <disk_ioctl+0x8c>
			return RES_NOTRDY;
 8000ca0:	2303      	movs	r3, #3
 8000ca2:	e133      	b.n	8000f0c <disk_ioctl+0x2f4>

		SELECT(); /* CS = L */
 8000ca4:	f7ff fc18 	bl	80004d8 <SELECT>

		switch (ctrl) {
 8000ca8:	79bb      	ldrb	r3, [r7, #6]
 8000caa:	2b35      	cmp	r3, #53	; 0x35
 8000cac:	f200 811d 	bhi.w	8000eea <disk_ioctl+0x2d2>
 8000cb0:	a201      	add	r2, pc, #4	; (adr r2, 8000cb8 <disk_ioctl+0xa0>)
 8000cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cb6:	bf00      	nop
 8000cb8:	08000e53 	.word	0x08000e53
 8000cbc:	08000d91 	.word	0x08000d91
 8000cc0:	08000e43 	.word	0x08000e43
 8000cc4:	08000eeb 	.word	0x08000eeb
 8000cc8:	08000eeb 	.word	0x08000eeb
 8000ccc:	08000eeb 	.word	0x08000eeb
 8000cd0:	08000eeb 	.word	0x08000eeb
 8000cd4:	08000eeb 	.word	0x08000eeb
 8000cd8:	08000eeb 	.word	0x08000eeb
 8000cdc:	08000eeb 	.word	0x08000eeb
 8000ce0:	08000eeb 	.word	0x08000eeb
 8000ce4:	08000eeb 	.word	0x08000eeb
 8000ce8:	08000eeb 	.word	0x08000eeb
 8000cec:	08000eeb 	.word	0x08000eeb
 8000cf0:	08000eeb 	.word	0x08000eeb
 8000cf4:	08000eeb 	.word	0x08000eeb
 8000cf8:	08000eeb 	.word	0x08000eeb
 8000cfc:	08000eeb 	.word	0x08000eeb
 8000d00:	08000eeb 	.word	0x08000eeb
 8000d04:	08000eeb 	.word	0x08000eeb
 8000d08:	08000eeb 	.word	0x08000eeb
 8000d0c:	08000eeb 	.word	0x08000eeb
 8000d10:	08000eeb 	.word	0x08000eeb
 8000d14:	08000eeb 	.word	0x08000eeb
 8000d18:	08000eeb 	.word	0x08000eeb
 8000d1c:	08000eeb 	.word	0x08000eeb
 8000d20:	08000eeb 	.word	0x08000eeb
 8000d24:	08000eeb 	.word	0x08000eeb
 8000d28:	08000eeb 	.word	0x08000eeb
 8000d2c:	08000eeb 	.word	0x08000eeb
 8000d30:	08000eeb 	.word	0x08000eeb
 8000d34:	08000eeb 	.word	0x08000eeb
 8000d38:	08000eeb 	.word	0x08000eeb
 8000d3c:	08000eeb 	.word	0x08000eeb
 8000d40:	08000eeb 	.word	0x08000eeb
 8000d44:	08000eeb 	.word	0x08000eeb
 8000d48:	08000eeb 	.word	0x08000eeb
 8000d4c:	08000eeb 	.word	0x08000eeb
 8000d50:	08000eeb 	.word	0x08000eeb
 8000d54:	08000eeb 	.word	0x08000eeb
 8000d58:	08000eeb 	.word	0x08000eeb
 8000d5c:	08000eeb 	.word	0x08000eeb
 8000d60:	08000eeb 	.word	0x08000eeb
 8000d64:	08000eeb 	.word	0x08000eeb
 8000d68:	08000eeb 	.word	0x08000eeb
 8000d6c:	08000eeb 	.word	0x08000eeb
 8000d70:	08000eeb 	.word	0x08000eeb
 8000d74:	08000eeb 	.word	0x08000eeb
 8000d78:	08000eeb 	.word	0x08000eeb
 8000d7c:	08000eeb 	.word	0x08000eeb
 8000d80:	08000eeb 	.word	0x08000eeb
 8000d84:	08000e65 	.word	0x08000e65
 8000d88:	08000e89 	.word	0x08000e89
 8000d8c:	08000ead 	.word	0x08000ead
		case GET_SECTOR_COUNT: /* Get number of sectors on the disk (DWORD) */
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8000d90:	2100      	movs	r1, #0
 8000d92:	2049      	movs	r0, #73	; 0x49
 8000d94:	f7ff fd00 	bl	8000798 <send_cmd>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	f040 80a9 	bne.w	8000ef2 <disk_ioctl+0x2da>
 8000da0:	f107 030c 	add.w	r3, r7, #12
 8000da4:	2110      	movs	r1, #16
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff fc6c 	bl	8000684 <rcvr_datablock>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	f000 809f 	beq.w	8000ef2 <disk_ioctl+0x2da>
				if ((csd[0] >> 6) == 1) { /* SDC ver 2.00 */
 8000db4:	7b3b      	ldrb	r3, [r7, #12]
 8000db6:	099b      	lsrs	r3, r3, #6
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	2b01      	cmp	r3, #1
 8000dbc:	d10e      	bne.n	8000ddc <disk_ioctl+0x1c4>
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000dbe:	7d7b      	ldrb	r3, [r7, #21]
 8000dc0:	b29a      	uxth	r2, r3
 8000dc2:	7d3b      	ldrb	r3, [r7, #20]
 8000dc4:	b29b      	uxth	r3, r3
 8000dc6:	021b      	lsls	r3, r3, #8
 8000dc8:	b29b      	uxth	r3, r3
 8000dca:	4413      	add	r3, r2
 8000dcc:	b29b      	uxth	r3, r3
 8000dce:	3301      	adds	r3, #1
 8000dd0:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8000dd2:	8bfb      	ldrh	r3, [r7, #30]
 8000dd4:	029a      	lsls	r2, r3, #10
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	601a      	str	r2, [r3, #0]
 8000dda:	e02e      	b.n	8000e3a <disk_ioctl+0x222>
				} else { /* MMC or SDC ver 1.XX */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7)
 8000ddc:	7c7b      	ldrb	r3, [r7, #17]
 8000dde:	f003 030f 	and.w	r3, r3, #15
 8000de2:	b2da      	uxtb	r2, r3
 8000de4:	7dbb      	ldrb	r3, [r7, #22]
 8000de6:	09db      	lsrs	r3, r3, #7
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	4413      	add	r3, r2
 8000dec:	b2da      	uxtb	r2, r3
							+ ((csd[9] & 3) << 1) + 2;
 8000dee:	7d7b      	ldrb	r3, [r7, #21]
 8000df0:	005b      	lsls	r3, r3, #1
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	f003 0306 	and.w	r3, r3, #6
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	4413      	add	r3, r2
 8000dfc:	b2db      	uxtb	r3, r3
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7)
 8000dfe:	3302      	adds	r3, #2
 8000e00:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2)
 8000e04:	7d3b      	ldrb	r3, [r7, #20]
 8000e06:	099b      	lsrs	r3, r3, #6
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	b29a      	uxth	r2, r3
 8000e0c:	7cfb      	ldrb	r3, [r7, #19]
 8000e0e:	b29b      	uxth	r3, r3
 8000e10:	009b      	lsls	r3, r3, #2
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	4413      	add	r3, r2
 8000e16:	b29a      	uxth	r2, r3
							+ ((WORD) (csd[6] & 3) << 10) + 1;
 8000e18:	7cbb      	ldrb	r3, [r7, #18]
 8000e1a:	029b      	lsls	r3, r3, #10
 8000e1c:	b29b      	uxth	r3, r3
 8000e1e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000e22:	b29b      	uxth	r3, r3
 8000e24:	4413      	add	r3, r2
 8000e26:	b29b      	uxth	r3, r3
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2)
 8000e28:	3301      	adds	r3, #1
 8000e2a:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8000e2c:	8bfa      	ldrh	r2, [r7, #30]
 8000e2e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000e32:	3b09      	subs	r3, #9
 8000e34:	409a      	lsls	r2, r3
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8000e40:	e057      	b.n	8000ef2 <disk_ioctl+0x2da>

		case GET_SECTOR_SIZE: /* Get sectors on the disk (WORD) */
			*(WORD*) buff = 512;
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e48:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e50:	e056      	b.n	8000f00 <disk_ioctl+0x2e8>

		case CTRL_SYNC: /* Make sure that data has been written */
			if (wait_ready() == 0xFF)
 8000e52:	f7ff fb95 	bl	8000580 <wait_ready>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2bff      	cmp	r3, #255	; 0xff
 8000e5a:	d14c      	bne.n	8000ef6 <disk_ioctl+0x2de>
				res = RES_OK;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e62:	e048      	b.n	8000ef6 <disk_ioctl+0x2de>

		case MMC_GET_CSD: /* Receive CSD as a data block (16 bytes) */
			if (send_cmd(CMD9, 0) == 0 /* READ_CSD */
 8000e64:	2100      	movs	r1, #0
 8000e66:	2049      	movs	r0, #73	; 0x49
 8000e68:	f7ff fc96 	bl	8000798 <send_cmd>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d143      	bne.n	8000efa <disk_ioctl+0x2e2>
			&& rcvr_datablock(ptr, 16))
 8000e72:	2110      	movs	r1, #16
 8000e74:	6a38      	ldr	r0, [r7, #32]
 8000e76:	f7ff fc05 	bl	8000684 <rcvr_datablock>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d03c      	beq.n	8000efa <disk_ioctl+0x2e2>
				res = RES_OK;
 8000e80:	2300      	movs	r3, #0
 8000e82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000e86:	e038      	b.n	8000efa <disk_ioctl+0x2e2>

		case MMC_GET_CID: /* Receive CID as a data block (16 bytes) */
			if (send_cmd(CMD10, 0) == 0 /* READ_CID */
 8000e88:	2100      	movs	r1, #0
 8000e8a:	204a      	movs	r0, #74	; 0x4a
 8000e8c:	f7ff fc84 	bl	8000798 <send_cmd>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d133      	bne.n	8000efe <disk_ioctl+0x2e6>
			&& rcvr_datablock(ptr, 16))
 8000e96:	2110      	movs	r1, #16
 8000e98:	6a38      	ldr	r0, [r7, #32]
 8000e9a:	f7ff fbf3 	bl	8000684 <rcvr_datablock>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d02c      	beq.n	8000efe <disk_ioctl+0x2e6>
				res = RES_OK;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000eaa:	e028      	b.n	8000efe <disk_ioctl+0x2e6>

		case MMC_GET_OCR: /* Receive OCR as an R3 resp (4 bytes) */
			if (send_cmd(CMD58, 0) == 0) { /* READ_OCR */
 8000eac:	2100      	movs	r1, #0
 8000eae:	207a      	movs	r0, #122	; 0x7a
 8000eb0:	f7ff fc72 	bl	8000798 <send_cmd>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d117      	bne.n	8000eea <disk_ioctl+0x2d2>
				for (n = 0; n < 4; n++)
 8000eba:	2300      	movs	r3, #0
 8000ebc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000ec0:	e00b      	b.n	8000eda <disk_ioctl+0x2c2>
					*ptr++ = rcvr_spi();
 8000ec2:	6a3c      	ldr	r4, [r7, #32]
 8000ec4:	1c63      	adds	r3, r4, #1
 8000ec6:	623b      	str	r3, [r7, #32]
 8000ec8:	f7ff fb2e 	bl	8000528 <rcvr_spi>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8000ed0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000eda:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000ede:	2b03      	cmp	r3, #3
 8000ee0:	d9ef      	bls.n	8000ec2 <disk_ioctl+0x2aa>
				res = RES_OK;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
 8000ee8:	e00a      	b.n	8000f00 <disk_ioctl+0x2e8>
//            *ptr = CardType;
//            res = RES_OK;
//            break;

		default:
			res = RES_PARERR;
 8000eea:	2304      	movs	r3, #4
 8000eec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000ef0:	e006      	b.n	8000f00 <disk_ioctl+0x2e8>
			break;
 8000ef2:	bf00      	nop
 8000ef4:	e004      	b.n	8000f00 <disk_ioctl+0x2e8>
			break;
 8000ef6:	bf00      	nop
 8000ef8:	e002      	b.n	8000f00 <disk_ioctl+0x2e8>
			break;
 8000efa:	bf00      	nop
 8000efc:	e000      	b.n	8000f00 <disk_ioctl+0x2e8>
			break;
 8000efe:	bf00      	nop
		}

		DESELECT(); /* CS = H */
 8000f00:	f7ff faf1 	bl	80004e6 <DESELECT>
		rcvr_spi(); /* Idle (Release DO) */
 8000f04:	f7ff fb10 	bl	8000528 <rcvr_spi>
	}

	return res;
 8000f08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	372c      	adds	r7, #44	; 0x2c
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd90      	pop	{r4, r7, pc}
 8000f14:	20000000 	.word	0x20000000

08000f18 <disk_timerproc>:
/*-----------------------------------------------------------------------*/
/* Device Timer Interrupt Procedure  (Platform dependent)                */
/*-----------------------------------------------------------------------*/
/* This function must be called in period of 10ms                        */

void disk_timerproc(void) {
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
//    BYTE n, s;
	BYTE n;

	n = Timer1; /* 100Hz decrement timer */
 8000f1e:	4b0f      	ldr	r3, [pc, #60]	; (8000f5c <disk_timerproc+0x44>)
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	71fb      	strb	r3, [r7, #7]
	if (n)
 8000f24:	79fb      	ldrb	r3, [r7, #7]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d005      	beq.n	8000f36 <disk_timerproc+0x1e>
		Timer1 = --n;
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4a0a      	ldr	r2, [pc, #40]	; (8000f5c <disk_timerproc+0x44>)
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	7013      	strb	r3, [r2, #0]
	n = Timer2;
 8000f36:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <disk_timerproc+0x48>)
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	71fb      	strb	r3, [r7, #7]
	if (n)
 8000f3c:	79fb      	ldrb	r3, [r7, #7]
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d005      	beq.n	8000f4e <disk_timerproc+0x36>
		Timer2 = --n;
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	3b01      	subs	r3, #1
 8000f46:	71fb      	strb	r3, [r7, #7]
 8000f48:	4a05      	ldr	r2, [pc, #20]	; (8000f60 <disk_timerproc+0x48>)
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	7013      	strb	r3, [r2, #0]

}
 8000f4e:	bf00      	nop
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	200000a0 	.word	0x200000a0
 8000f60:	200000a1 	.word	0x200000a1

08000f64 <sdcard_systick_timerproc>:

volatile unsigned short int sdcard_timer;

void sdcard_systick_timerproc(void) {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
	++sdcard_timer;
 8000f68:	4b09      	ldr	r3, [pc, #36]	; (8000f90 <sdcard_systick_timerproc+0x2c>)
 8000f6a:	881b      	ldrh	r3, [r3, #0]
 8000f6c:	b29b      	uxth	r3, r3
 8000f6e:	3301      	adds	r3, #1
 8000f70:	b29a      	uxth	r2, r3
 8000f72:	4b07      	ldr	r3, [pc, #28]	; (8000f90 <sdcard_systick_timerproc+0x2c>)
 8000f74:	801a      	strh	r2, [r3, #0]
	if (sdcard_timer >= 10) {
 8000f76:	4b06      	ldr	r3, [pc, #24]	; (8000f90 <sdcard_systick_timerproc+0x2c>)
 8000f78:	881b      	ldrh	r3, [r3, #0]
 8000f7a:	b29b      	uxth	r3, r3
 8000f7c:	2b09      	cmp	r3, #9
 8000f7e:	d904      	bls.n	8000f8a <sdcard_systick_timerproc+0x26>
		sdcard_timer = 0;
 8000f80:	4b03      	ldr	r3, [pc, #12]	; (8000f90 <sdcard_systick_timerproc+0x2c>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	801a      	strh	r2, [r3, #0]
		disk_timerproc();
 8000f86:	f7ff ffc7 	bl	8000f18 <disk_timerproc>
	}
}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	2000030c 	.word	0x2000030c

08000f94 <get_fattime>:
/*---------------------------------------------------------*/
/* This is a real time clock service to be called from     */
/* FatFs module. Any valid time must be returned even if   */
/* the system does not support a real time clock.          */

DWORD get_fattime(void) {
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0

	return ((2007UL - 1980) << 25) // Year = 2007
 8000f98:	4b02      	ldr	r3, [pc, #8]	; (8000fa4 <get_fattime+0x10>)
			| (11U << 11) // Hour = 11
			| (38U << 5) // Min = 38
			| (0U >> 1) // Sec = 0
	;

}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr
 8000fa4:	36c55cc0 	.word	0x36c55cc0

08000fa8 <ld_word>:
 8000fa8:	b480      	push	{r7}
 8000faa:	b085      	sub	sp, #20
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	81fb      	strh	r3, [r7, #14]
 8000fb8:	89fb      	ldrh	r3, [r7, #14]
 8000fba:	021b      	lsls	r3, r3, #8
 8000fbc:	b21a      	sxth	r2, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	b21b      	sxth	r3, r3
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	b21b      	sxth	r3, r3
 8000fc8:	81fb      	strh	r3, [r7, #14]
 8000fca:	89fb      	ldrh	r3, [r7, #14]
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3714      	adds	r7, #20
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <ld_dword>:
 8000fd8:	b480      	push	{r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	3303      	adds	r3, #3
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	60fb      	str	r3, [r7, #12]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	021b      	lsls	r3, r3, #8
 8000fec:	687a      	ldr	r2, [r7, #4]
 8000fee:	3202      	adds	r2, #2
 8000ff0:	7812      	ldrb	r2, [r2, #0]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	60fb      	str	r3, [r7, #12]
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	021b      	lsls	r3, r3, #8
 8000ffa:	687a      	ldr	r2, [r7, #4]
 8000ffc:	3201      	adds	r2, #1
 8000ffe:	7812      	ldrb	r2, [r2, #0]
 8001000:	4313      	orrs	r3, r2
 8001002:	60fb      	str	r3, [r7, #12]
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	021b      	lsls	r3, r3, #8
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	7812      	ldrb	r2, [r2, #0]
 800100c:	4313      	orrs	r3, r2
 800100e:	60fb      	str	r3, [r7, #12]
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	4618      	mov	r0, r3
 8001014:	3714      	adds	r7, #20
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr

0800101e <st_word>:
 800101e:	b480      	push	{r7}
 8001020:	b083      	sub	sp, #12
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
 8001026:	460b      	mov	r3, r1
 8001028:	807b      	strh	r3, [r7, #2]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	1c5a      	adds	r2, r3, #1
 800102e:	607a      	str	r2, [r7, #4]
 8001030:	887a      	ldrh	r2, [r7, #2]
 8001032:	b2d2      	uxtb	r2, r2
 8001034:	701a      	strb	r2, [r3, #0]
 8001036:	887b      	ldrh	r3, [r7, #2]
 8001038:	0a1b      	lsrs	r3, r3, #8
 800103a:	807b      	strh	r3, [r7, #2]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	1c5a      	adds	r2, r3, #1
 8001040:	607a      	str	r2, [r7, #4]
 8001042:	887a      	ldrh	r2, [r7, #2]
 8001044:	b2d2      	uxtb	r2, r2
 8001046:	701a      	strb	r2, [r3, #0]
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <st_dword>:
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	6039      	str	r1, [r7, #0]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	1c5a      	adds	r2, r3, #1
 8001062:	607a      	str	r2, [r7, #4]
 8001064:	683a      	ldr	r2, [r7, #0]
 8001066:	b2d2      	uxtb	r2, r2
 8001068:	701a      	strb	r2, [r3, #0]
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	0a1b      	lsrs	r3, r3, #8
 800106e:	603b      	str	r3, [r7, #0]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	1c5a      	adds	r2, r3, #1
 8001074:	607a      	str	r2, [r7, #4]
 8001076:	683a      	ldr	r2, [r7, #0]
 8001078:	b2d2      	uxtb	r2, r2
 800107a:	701a      	strb	r2, [r3, #0]
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	0a1b      	lsrs	r3, r3, #8
 8001080:	603b      	str	r3, [r7, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	1c5a      	adds	r2, r3, #1
 8001086:	607a      	str	r2, [r7, #4]
 8001088:	683a      	ldr	r2, [r7, #0]
 800108a:	b2d2      	uxtb	r2, r2
 800108c:	701a      	strb	r2, [r3, #0]
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	0a1b      	lsrs	r3, r3, #8
 8001092:	603b      	str	r3, [r7, #0]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	1c5a      	adds	r2, r3, #1
 8001098:	607a      	str	r2, [r7, #4]
 800109a:	683a      	ldr	r2, [r7, #0]
 800109c:	b2d2      	uxtb	r2, r2
 800109e:	701a      	strb	r2, [r3, #0]
 80010a0:	bf00      	nop
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <mem_cpy>:
 80010ac:	b480      	push	{r7}
 80010ae:	b087      	sub	sp, #28
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	607a      	str	r2, [r7, #4]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	617b      	str	r3, [r7, #20]
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	613b      	str	r3, [r7, #16]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d00d      	beq.n	80010e2 <mem_cpy+0x36>
 80010c6:	693a      	ldr	r2, [r7, #16]
 80010c8:	1c53      	adds	r3, r2, #1
 80010ca:	613b      	str	r3, [r7, #16]
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	1c59      	adds	r1, r3, #1
 80010d0:	6179      	str	r1, [r7, #20]
 80010d2:	7812      	ldrb	r2, [r2, #0]
 80010d4:	701a      	strb	r2, [r3, #0]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	3b01      	subs	r3, #1
 80010da:	607b      	str	r3, [r7, #4]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d1f1      	bne.n	80010c6 <mem_cpy+0x1a>
 80010e2:	bf00      	nop
 80010e4:	371c      	adds	r7, #28
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr

080010ee <mem_set>:
 80010ee:	b480      	push	{r7}
 80010f0:	b087      	sub	sp, #28
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	60f8      	str	r0, [r7, #12]
 80010f6:	60b9      	str	r1, [r7, #8]
 80010f8:	607a      	str	r2, [r7, #4]
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	617b      	str	r3, [r7, #20]
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	1c5a      	adds	r2, r3, #1
 8001102:	617a      	str	r2, [r7, #20]
 8001104:	68ba      	ldr	r2, [r7, #8]
 8001106:	b2d2      	uxtb	r2, r2
 8001108:	701a      	strb	r2, [r3, #0]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	3b01      	subs	r3, #1
 800110e:	607b      	str	r3, [r7, #4]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d1f3      	bne.n	80010fe <mem_set+0x10>
 8001116:	bf00      	nop
 8001118:	371c      	adds	r7, #28
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr

08001122 <mem_cmp>:
 8001122:	b480      	push	{r7}
 8001124:	b089      	sub	sp, #36	; 0x24
 8001126:	af00      	add	r7, sp, #0
 8001128:	60f8      	str	r0, [r7, #12]
 800112a:	60b9      	str	r1, [r7, #8]
 800112c:	607a      	str	r2, [r7, #4]
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	61fb      	str	r3, [r7, #28]
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	61bb      	str	r3, [r7, #24]
 8001136:	2300      	movs	r3, #0
 8001138:	617b      	str	r3, [r7, #20]
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	1c5a      	adds	r2, r3, #1
 800113e:	61fa      	str	r2, [r7, #28]
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	4619      	mov	r1, r3
 8001144:	69bb      	ldr	r3, [r7, #24]
 8001146:	1c5a      	adds	r2, r3, #1
 8001148:	61ba      	str	r2, [r7, #24]
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	1acb      	subs	r3, r1, r3
 800114e:	617b      	str	r3, [r7, #20]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	3b01      	subs	r3, #1
 8001154:	607b      	str	r3, [r7, #4]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d002      	beq.n	8001162 <mem_cmp+0x40>
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d0eb      	beq.n	800113a <mem_cmp+0x18>
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	4618      	mov	r0, r3
 8001166:	3724      	adds	r7, #36	; 0x24
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <chk_chr>:
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	6039      	str	r1, [r7, #0]
 800117a:	e002      	b.n	8001182 <chk_chr+0x12>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	3301      	adds	r3, #1
 8001180:	607b      	str	r3, [r7, #4]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d005      	beq.n	8001196 <chk_chr+0x26>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	461a      	mov	r2, r3
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	4293      	cmp	r3, r2
 8001194:	d1f2      	bne.n	800117c <chk_chr+0xc>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	4618      	mov	r0, r3
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <dbc_1st>:
 80011a6:	b480      	push	{r7}
 80011a8:	b083      	sub	sp, #12
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	4603      	mov	r3, r0
 80011ae:	71fb      	strb	r3, [r7, #7]
 80011b0:	2281      	movs	r2, #129	; 0x81
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d30f      	bcc.n	80011d8 <dbc_1st+0x32>
 80011b8:	229f      	movs	r2, #159	; 0x9f
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	4293      	cmp	r3, r2
 80011be:	d801      	bhi.n	80011c4 <dbc_1st+0x1e>
 80011c0:	2301      	movs	r3, #1
 80011c2:	e00a      	b.n	80011da <dbc_1st+0x34>
 80011c4:	22e0      	movs	r2, #224	; 0xe0
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	4293      	cmp	r3, r2
 80011ca:	d305      	bcc.n	80011d8 <dbc_1st+0x32>
 80011cc:	22fc      	movs	r2, #252	; 0xfc
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d801      	bhi.n	80011d8 <dbc_1st+0x32>
 80011d4:	2301      	movs	r3, #1
 80011d6:	e000      	b.n	80011da <dbc_1st+0x34>
 80011d8:	2300      	movs	r3, #0
 80011da:	4618      	mov	r0, r3
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr

080011e6 <dbc_2nd>:
 80011e6:	b480      	push	{r7}
 80011e8:	b083      	sub	sp, #12
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	4603      	mov	r3, r0
 80011ee:	71fb      	strb	r3, [r7, #7]
 80011f0:	2240      	movs	r2, #64	; 0x40
 80011f2:	79fb      	ldrb	r3, [r7, #7]
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d319      	bcc.n	800122c <dbc_2nd+0x46>
 80011f8:	227e      	movs	r2, #126	; 0x7e
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d801      	bhi.n	8001204 <dbc_2nd+0x1e>
 8001200:	2301      	movs	r3, #1
 8001202:	e014      	b.n	800122e <dbc_2nd+0x48>
 8001204:	2280      	movs	r2, #128	; 0x80
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	4293      	cmp	r3, r2
 800120a:	d305      	bcc.n	8001218 <dbc_2nd+0x32>
 800120c:	22fc      	movs	r2, #252	; 0xfc
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	4293      	cmp	r3, r2
 8001212:	d801      	bhi.n	8001218 <dbc_2nd+0x32>
 8001214:	2301      	movs	r3, #1
 8001216:	e00a      	b.n	800122e <dbc_2nd+0x48>
 8001218:	2200      	movs	r2, #0
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	4293      	cmp	r3, r2
 800121e:	d305      	bcc.n	800122c <dbc_2nd+0x46>
 8001220:	2200      	movs	r2, #0
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	4293      	cmp	r3, r2
 8001226:	d801      	bhi.n	800122c <dbc_2nd+0x46>
 8001228:	2301      	movs	r3, #1
 800122a:	e000      	b.n	800122e <dbc_2nd+0x48>
 800122c:	2300      	movs	r3, #0
 800122e:	4618      	mov	r0, r3
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr

0800123a <sync_window>:
 800123a:	b580      	push	{r7, lr}
 800123c:	b084      	sub	sp, #16
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
 8001242:	2300      	movs	r3, #0
 8001244:	73fb      	strb	r3, [r7, #15]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	78db      	ldrb	r3, [r3, #3]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d02c      	beq.n	80012a8 <sync_window+0x6e>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	7858      	ldrb	r0, [r3, #1]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800125c:	2301      	movs	r3, #1
 800125e:	f7ff fc57 	bl	8000b10 <disk_write>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d11d      	bne.n	80012a4 <sync_window+0x6a>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2200      	movs	r2, #0
 800126c:	70da      	strb	r2, [r3, #3]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6a1b      	ldr	r3, [r3, #32]
 8001276:	1ad2      	subs	r2, r2, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	699b      	ldr	r3, [r3, #24]
 800127c:	429a      	cmp	r2, r3
 800127e:	d213      	bcs.n	80012a8 <sync_window+0x6e>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	789b      	ldrb	r3, [r3, #2]
 8001284:	2b02      	cmp	r3, #2
 8001286:	d10f      	bne.n	80012a8 <sync_window+0x6e>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	7858      	ldrb	r0, [r3, #1]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	699b      	ldr	r3, [r3, #24]
 800129a:	441a      	add	r2, r3
 800129c:	2301      	movs	r3, #1
 800129e:	f7ff fc37 	bl	8000b10 <disk_write>
 80012a2:	e001      	b.n	80012a8 <sync_window+0x6e>
 80012a4:	2301      	movs	r3, #1
 80012a6:	73fb      	strb	r3, [r7, #15]
 80012a8:	7bfb      	ldrb	r3, [r7, #15]
 80012aa:	4618      	mov	r0, r3
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <move_window>:
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b084      	sub	sp, #16
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
 80012ba:	6039      	str	r1, [r7, #0]
 80012bc:	2300      	movs	r3, #0
 80012be:	73fb      	strb	r3, [r7, #15]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012c4:	683a      	ldr	r2, [r7, #0]
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d01b      	beq.n	8001302 <move_window+0x50>
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff ffb5 	bl	800123a <sync_window>
 80012d0:	4603      	mov	r3, r0
 80012d2:	73fb      	strb	r3, [r7, #15]
 80012d4:	7bfb      	ldrb	r3, [r7, #15]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d113      	bne.n	8001302 <move_window+0x50>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	7858      	ldrb	r0, [r3, #1]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80012e4:	2301      	movs	r3, #1
 80012e6:	683a      	ldr	r2, [r7, #0]
 80012e8:	f7ff fba8 	bl	8000a3c <disk_read>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d004      	beq.n	80012fc <move_window+0x4a>
 80012f2:	f04f 33ff 	mov.w	r3, #4294967295
 80012f6:	603b      	str	r3, [r7, #0]
 80012f8:	2301      	movs	r3, #1
 80012fa:	73fb      	strb	r3, [r7, #15]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	683a      	ldr	r2, [r7, #0]
 8001300:	62da      	str	r2, [r3, #44]	; 0x2c
 8001302:	7bfb      	ldrb	r3, [r7, #15]
 8001304:	4618      	mov	r0, r3
 8001306:	3710      	adds	r7, #16
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}

0800130c <sync_fs>:
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f7ff ff90 	bl	800123a <sync_window>
 800131a:	4603      	mov	r3, r0
 800131c:	73fb      	strb	r3, [r7, #15]
 800131e:	7bfb      	ldrb	r3, [r7, #15]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d158      	bne.n	80013d6 <sync_fs+0xca>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b03      	cmp	r3, #3
 800132a:	d148      	bne.n	80013be <sync_fs+0xb2>
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	791b      	ldrb	r3, [r3, #4]
 8001330:	2b01      	cmp	r3, #1
 8001332:	d144      	bne.n	80013be <sync_fs+0xb2>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	3330      	adds	r3, #48	; 0x30
 8001338:	f44f 7200 	mov.w	r2, #512	; 0x200
 800133c:	2100      	movs	r1, #0
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff fed5 	bl	80010ee <mem_set>
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	3330      	adds	r3, #48	; 0x30
 8001348:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800134c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff fe64 	bl	800101e <st_word>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	3330      	adds	r3, #48	; 0x30
 800135a:	4921      	ldr	r1, [pc, #132]	; (80013e0 <sync_fs+0xd4>)
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff fe79 	bl	8001054 <st_dword>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	3330      	adds	r3, #48	; 0x30
 8001366:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800136a:	491e      	ldr	r1, [pc, #120]	; (80013e4 <sync_fs+0xd8>)
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff fe71 	bl	8001054 <st_dword>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	3330      	adds	r3, #48	; 0x30
 8001376:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	691b      	ldr	r3, [r3, #16]
 800137e:	4619      	mov	r1, r3
 8001380:	4610      	mov	r0, r2
 8001382:	f7ff fe67 	bl	8001054 <st_dword>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	3330      	adds	r3, #48	; 0x30
 800138a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	68db      	ldr	r3, [r3, #12]
 8001392:	4619      	mov	r1, r3
 8001394:	4610      	mov	r0, r2
 8001396:	f7ff fe5d 	bl	8001054 <st_dword>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	1c5a      	adds	r2, r3, #1
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	62da      	str	r2, [r3, #44]	; 0x2c
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	7858      	ldrb	r0, [r3, #1]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013b2:	2301      	movs	r3, #1
 80013b4:	f7ff fbac 	bl	8000b10 <disk_write>
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	2200      	movs	r2, #0
 80013bc:	711a      	strb	r2, [r3, #4]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	785b      	ldrb	r3, [r3, #1]
 80013c2:	2200      	movs	r2, #0
 80013c4:	2100      	movs	r1, #0
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff fc26 	bl	8000c18 <disk_ioctl>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <sync_fs+0xca>
 80013d2:	2301      	movs	r3, #1
 80013d4:	73fb      	strb	r3, [r7, #15]
 80013d6:	7bfb      	ldrb	r3, [r7, #15]
 80013d8:	4618      	mov	r0, r3
 80013da:	3710      	adds	r7, #16
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	41615252 	.word	0x41615252
 80013e4:	61417272 	.word	0x61417272

080013e8 <clst2sect>:
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	3b02      	subs	r3, #2
 80013f6:	603b      	str	r3, [r7, #0]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	695b      	ldr	r3, [r3, #20]
 80013fc:	3b02      	subs	r3, #2
 80013fe:	683a      	ldr	r2, [r7, #0]
 8001400:	429a      	cmp	r2, r3
 8001402:	d301      	bcc.n	8001408 <clst2sect+0x20>
 8001404:	2300      	movs	r3, #0
 8001406:	e008      	b.n	800141a <clst2sect+0x32>
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	895b      	ldrh	r3, [r3, #10]
 8001410:	4619      	mov	r1, r3
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	fb03 f301 	mul.w	r3, r3, r1
 8001418:	4413      	add	r3, r2
 800141a:	4618      	mov	r0, r3
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr

08001426 <get_fat>:
 8001426:	b580      	push	{r7, lr}
 8001428:	b086      	sub	sp, #24
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
 800142e:	6039      	str	r1, [r7, #0]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	613b      	str	r3, [r7, #16]
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	2b01      	cmp	r3, #1
 800143a:	d904      	bls.n	8001446 <get_fat+0x20>
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	695b      	ldr	r3, [r3, #20]
 8001440:	683a      	ldr	r2, [r7, #0]
 8001442:	429a      	cmp	r2, r3
 8001444:	d302      	bcc.n	800144c <get_fat+0x26>
 8001446:	2301      	movs	r3, #1
 8001448:	617b      	str	r3, [r7, #20]
 800144a:	e08c      	b.n	8001566 <get_fat+0x140>
 800144c:	f04f 33ff 	mov.w	r3, #4294967295
 8001450:	617b      	str	r3, [r7, #20]
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	2b02      	cmp	r3, #2
 8001458:	d045      	beq.n	80014e6 <get_fat+0xc0>
 800145a:	2b03      	cmp	r3, #3
 800145c:	d05d      	beq.n	800151a <get_fat+0xf4>
 800145e:	2b01      	cmp	r3, #1
 8001460:	d177      	bne.n	8001552 <get_fat+0x12c>
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	60fb      	str	r3, [r7, #12]
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	085b      	lsrs	r3, r3, #1
 800146a:	68fa      	ldr	r2, [r7, #12]
 800146c:	4413      	add	r3, r2
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	6a1a      	ldr	r2, [r3, #32]
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	0a5b      	lsrs	r3, r3, #9
 8001478:	4413      	add	r3, r2
 800147a:	4619      	mov	r1, r3
 800147c:	6938      	ldr	r0, [r7, #16]
 800147e:	f7ff ff18 	bl	80012b2 <move_window>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d167      	bne.n	8001558 <get_fat+0x132>
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	1c5a      	adds	r2, r3, #1
 800148c:	60fa      	str	r2, [r7, #12]
 800148e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	4413      	add	r3, r2
 8001496:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800149a:	60bb      	str	r3, [r7, #8]
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	6a1a      	ldr	r2, [r3, #32]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	0a5b      	lsrs	r3, r3, #9
 80014a4:	4413      	add	r3, r2
 80014a6:	4619      	mov	r1, r3
 80014a8:	6938      	ldr	r0, [r7, #16]
 80014aa:	f7ff ff02 	bl	80012b2 <move_window>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d153      	bne.n	800155c <get_fat+0x136>
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	4413      	add	r3, r2
 80014be:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80014c2:	021b      	lsls	r3, r3, #8
 80014c4:	461a      	mov	r2, r3
 80014c6:	68bb      	ldr	r3, [r7, #8]
 80014c8:	4313      	orrs	r3, r2
 80014ca:	60bb      	str	r3, [r7, #8]
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d002      	beq.n	80014dc <get_fat+0xb6>
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	091b      	lsrs	r3, r3, #4
 80014da:	e002      	b.n	80014e2 <get_fat+0xbc>
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014e2:	617b      	str	r3, [r7, #20]
 80014e4:	e03f      	b.n	8001566 <get_fat+0x140>
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	6a1a      	ldr	r2, [r3, #32]
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	0a1b      	lsrs	r3, r3, #8
 80014ee:	4413      	add	r3, r2
 80014f0:	4619      	mov	r1, r3
 80014f2:	6938      	ldr	r0, [r7, #16]
 80014f4:	f7ff fedd 	bl	80012b2 <move_window>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d130      	bne.n	8001560 <get_fat+0x13a>
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	005b      	lsls	r3, r3, #1
 8001508:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800150c:	4413      	add	r3, r2
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff fd4a 	bl	8000fa8 <ld_word>
 8001514:	4603      	mov	r3, r0
 8001516:	617b      	str	r3, [r7, #20]
 8001518:	e025      	b.n	8001566 <get_fat+0x140>
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	6a1a      	ldr	r2, [r3, #32]
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	09db      	lsrs	r3, r3, #7
 8001522:	4413      	add	r3, r2
 8001524:	4619      	mov	r1, r3
 8001526:	6938      	ldr	r0, [r7, #16]
 8001528:	f7ff fec3 	bl	80012b2 <move_window>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d118      	bne.n	8001564 <get_fat+0x13e>
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001540:	4413      	add	r3, r2
 8001542:	4618      	mov	r0, r3
 8001544:	f7ff fd48 	bl	8000fd8 <ld_dword>
 8001548:	4603      	mov	r3, r0
 800154a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800154e:	617b      	str	r3, [r7, #20]
 8001550:	e009      	b.n	8001566 <get_fat+0x140>
 8001552:	2301      	movs	r3, #1
 8001554:	617b      	str	r3, [r7, #20]
 8001556:	e006      	b.n	8001566 <get_fat+0x140>
 8001558:	bf00      	nop
 800155a:	e004      	b.n	8001566 <get_fat+0x140>
 800155c:	bf00      	nop
 800155e:	e002      	b.n	8001566 <get_fat+0x140>
 8001560:	bf00      	nop
 8001562:	e000      	b.n	8001566 <get_fat+0x140>
 8001564:	bf00      	nop
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	4618      	mov	r0, r3
 800156a:	3718      	adds	r7, #24
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}

08001570 <put_fat>:
 8001570:	b590      	push	{r4, r7, lr}
 8001572:	b089      	sub	sp, #36	; 0x24
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	607a      	str	r2, [r7, #4]
 800157c:	2302      	movs	r3, #2
 800157e:	77fb      	strb	r3, [r7, #31]
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	2b01      	cmp	r3, #1
 8001584:	f240 80d6 	bls.w	8001734 <put_fat+0x1c4>
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	695b      	ldr	r3, [r3, #20]
 800158c:	68ba      	ldr	r2, [r7, #8]
 800158e:	429a      	cmp	r2, r3
 8001590:	f080 80d0 	bcs.w	8001734 <put_fat+0x1c4>
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	2b02      	cmp	r3, #2
 800159a:	d073      	beq.n	8001684 <put_fat+0x114>
 800159c:	2b03      	cmp	r3, #3
 800159e:	f000 8091 	beq.w	80016c4 <put_fat+0x154>
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	f040 80c6 	bne.w	8001734 <put_fat+0x1c4>
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	61bb      	str	r3, [r7, #24]
 80015ac:	69bb      	ldr	r3, [r7, #24]
 80015ae:	085b      	lsrs	r3, r3, #1
 80015b0:	69ba      	ldr	r2, [r7, #24]
 80015b2:	4413      	add	r3, r2
 80015b4:	61bb      	str	r3, [r7, #24]
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	6a1a      	ldr	r2, [r3, #32]
 80015ba:	69bb      	ldr	r3, [r7, #24]
 80015bc:	0a5b      	lsrs	r3, r3, #9
 80015be:	4413      	add	r3, r2
 80015c0:	4619      	mov	r1, r3
 80015c2:	68f8      	ldr	r0, [r7, #12]
 80015c4:	f7ff fe75 	bl	80012b2 <move_window>
 80015c8:	4603      	mov	r3, r0
 80015ca:	77fb      	strb	r3, [r7, #31]
 80015cc:	7ffb      	ldrb	r3, [r7, #31]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	f040 80a9 	bne.w	8001726 <put_fat+0x1b6>
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	1c59      	adds	r1, r3, #1
 80015de:	61b9      	str	r1, [r7, #24]
 80015e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015e4:	4413      	add	r3, r2
 80015e6:	617b      	str	r3, [r7, #20]
 80015e8:	68bb      	ldr	r3, [r7, #8]
 80015ea:	f003 0301 	and.w	r3, r3, #1
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d00d      	beq.n	800160e <put_fat+0x9e>
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	b25b      	sxtb	r3, r3
 80015f8:	f003 030f 	and.w	r3, r3, #15
 80015fc:	b25a      	sxtb	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	b2db      	uxtb	r3, r3
 8001602:	011b      	lsls	r3, r3, #4
 8001604:	b25b      	sxtb	r3, r3
 8001606:	4313      	orrs	r3, r2
 8001608:	b25b      	sxtb	r3, r3
 800160a:	b2db      	uxtb	r3, r3
 800160c:	e001      	b.n	8001612 <put_fat+0xa2>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	b2db      	uxtb	r3, r3
 8001612:	697a      	ldr	r2, [r7, #20]
 8001614:	7013      	strb	r3, [r2, #0]
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	2201      	movs	r2, #1
 800161a:	70da      	strb	r2, [r3, #3]
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	6a1a      	ldr	r2, [r3, #32]
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	0a5b      	lsrs	r3, r3, #9
 8001624:	4413      	add	r3, r2
 8001626:	4619      	mov	r1, r3
 8001628:	68f8      	ldr	r0, [r7, #12]
 800162a:	f7ff fe42 	bl	80012b2 <move_window>
 800162e:	4603      	mov	r3, r0
 8001630:	77fb      	strb	r3, [r7, #31]
 8001632:	7ffb      	ldrb	r3, [r7, #31]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d178      	bne.n	800172a <put_fat+0x1ba>
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001644:	4413      	add	r3, r2
 8001646:	617b      	str	r3, [r7, #20]
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	f003 0301 	and.w	r3, r3, #1
 800164e:	2b00      	cmp	r3, #0
 8001650:	d003      	beq.n	800165a <put_fat+0xea>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	091b      	lsrs	r3, r3, #4
 8001656:	b2db      	uxtb	r3, r3
 8001658:	e00e      	b.n	8001678 <put_fat+0x108>
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	b25b      	sxtb	r3, r3
 8001660:	f023 030f 	bic.w	r3, r3, #15
 8001664:	b25a      	sxtb	r2, r3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	0a1b      	lsrs	r3, r3, #8
 800166a:	b25b      	sxtb	r3, r3
 800166c:	f003 030f 	and.w	r3, r3, #15
 8001670:	b25b      	sxtb	r3, r3
 8001672:	4313      	orrs	r3, r2
 8001674:	b25b      	sxtb	r3, r3
 8001676:	b2db      	uxtb	r3, r3
 8001678:	697a      	ldr	r2, [r7, #20]
 800167a:	7013      	strb	r3, [r2, #0]
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	2201      	movs	r2, #1
 8001680:	70da      	strb	r2, [r3, #3]
 8001682:	e057      	b.n	8001734 <put_fat+0x1c4>
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	6a1a      	ldr	r2, [r3, #32]
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	0a1b      	lsrs	r3, r3, #8
 800168c:	4413      	add	r3, r2
 800168e:	4619      	mov	r1, r3
 8001690:	68f8      	ldr	r0, [r7, #12]
 8001692:	f7ff fe0e 	bl	80012b2 <move_window>
 8001696:	4603      	mov	r3, r0
 8001698:	77fb      	strb	r3, [r7, #31]
 800169a:	7ffb      	ldrb	r3, [r7, #31]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d146      	bne.n	800172e <put_fat+0x1be>
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	005b      	lsls	r3, r3, #1
 80016aa:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80016ae:	4413      	add	r3, r2
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	b292      	uxth	r2, r2
 80016b4:	4611      	mov	r1, r2
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff fcb1 	bl	800101e <st_word>
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	2201      	movs	r2, #1
 80016c0:	70da      	strb	r2, [r3, #3]
 80016c2:	e037      	b.n	8001734 <put_fat+0x1c4>
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	6a1a      	ldr	r2, [r3, #32]
 80016c8:	68bb      	ldr	r3, [r7, #8]
 80016ca:	09db      	lsrs	r3, r3, #7
 80016cc:	4413      	add	r3, r2
 80016ce:	4619      	mov	r1, r3
 80016d0:	68f8      	ldr	r0, [r7, #12]
 80016d2:	f7ff fdee 	bl	80012b2 <move_window>
 80016d6:	4603      	mov	r3, r0
 80016d8:	77fb      	strb	r3, [r7, #31]
 80016da:	7ffb      	ldrb	r3, [r7, #31]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d128      	bne.n	8001732 <put_fat+0x1c2>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80016f4:	4413      	add	r3, r2
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7ff fc6e 	bl	8000fd8 <ld_dword>
 80016fc:	4603      	mov	r3, r0
 80016fe:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001702:	4323      	orrs	r3, r4
 8001704:	607b      	str	r3, [r7, #4]
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001714:	4413      	add	r3, r2
 8001716:	6879      	ldr	r1, [r7, #4]
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff fc9b 	bl	8001054 <st_dword>
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	2201      	movs	r2, #1
 8001722:	70da      	strb	r2, [r3, #3]
 8001724:	e006      	b.n	8001734 <put_fat+0x1c4>
 8001726:	bf00      	nop
 8001728:	e004      	b.n	8001734 <put_fat+0x1c4>
 800172a:	bf00      	nop
 800172c:	e002      	b.n	8001734 <put_fat+0x1c4>
 800172e:	bf00      	nop
 8001730:	e000      	b.n	8001734 <put_fat+0x1c4>
 8001732:	bf00      	nop
 8001734:	7ffb      	ldrb	r3, [r7, #31]
 8001736:	4618      	mov	r0, r3
 8001738:	3724      	adds	r7, #36	; 0x24
 800173a:	46bd      	mov	sp, r7
 800173c:	bd90      	pop	{r4, r7, pc}

0800173e <remove_chain>:
 800173e:	b580      	push	{r7, lr}
 8001740:	b088      	sub	sp, #32
 8001742:	af00      	add	r7, sp, #0
 8001744:	60f8      	str	r0, [r7, #12]
 8001746:	60b9      	str	r1, [r7, #8]
 8001748:	607a      	str	r2, [r7, #4]
 800174a:	2300      	movs	r3, #0
 800174c:	77fb      	strb	r3, [r7, #31]
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	61bb      	str	r3, [r7, #24]
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	2b01      	cmp	r3, #1
 8001758:	d904      	bls.n	8001764 <remove_chain+0x26>
 800175a:	69bb      	ldr	r3, [r7, #24]
 800175c:	695b      	ldr	r3, [r3, #20]
 800175e:	68ba      	ldr	r2, [r7, #8]
 8001760:	429a      	cmp	r2, r3
 8001762:	d301      	bcc.n	8001768 <remove_chain+0x2a>
 8001764:	2302      	movs	r3, #2
 8001766:	e04b      	b.n	8001800 <remove_chain+0xc2>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d00c      	beq.n	8001788 <remove_chain+0x4a>
 800176e:	f04f 32ff 	mov.w	r2, #4294967295
 8001772:	6879      	ldr	r1, [r7, #4]
 8001774:	69b8      	ldr	r0, [r7, #24]
 8001776:	f7ff fefb 	bl	8001570 <put_fat>
 800177a:	4603      	mov	r3, r0
 800177c:	77fb      	strb	r3, [r7, #31]
 800177e:	7ffb      	ldrb	r3, [r7, #31]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <remove_chain+0x4a>
 8001784:	7ffb      	ldrb	r3, [r7, #31]
 8001786:	e03b      	b.n	8001800 <remove_chain+0xc2>
 8001788:	68b9      	ldr	r1, [r7, #8]
 800178a:	68f8      	ldr	r0, [r7, #12]
 800178c:	f7ff fe4b 	bl	8001426 <get_fat>
 8001790:	6178      	str	r0, [r7, #20]
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d031      	beq.n	80017fc <remove_chain+0xbe>
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d101      	bne.n	80017a2 <remove_chain+0x64>
 800179e:	2302      	movs	r3, #2
 80017a0:	e02e      	b.n	8001800 <remove_chain+0xc2>
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017a8:	d101      	bne.n	80017ae <remove_chain+0x70>
 80017aa:	2301      	movs	r3, #1
 80017ac:	e028      	b.n	8001800 <remove_chain+0xc2>
 80017ae:	2200      	movs	r2, #0
 80017b0:	68b9      	ldr	r1, [r7, #8]
 80017b2:	69b8      	ldr	r0, [r7, #24]
 80017b4:	f7ff fedc 	bl	8001570 <put_fat>
 80017b8:	4603      	mov	r3, r0
 80017ba:	77fb      	strb	r3, [r7, #31]
 80017bc:	7ffb      	ldrb	r3, [r7, #31]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <remove_chain+0x88>
 80017c2:	7ffb      	ldrb	r3, [r7, #31]
 80017c4:	e01c      	b.n	8001800 <remove_chain+0xc2>
 80017c6:	69bb      	ldr	r3, [r7, #24]
 80017c8:	691a      	ldr	r2, [r3, #16]
 80017ca:	69bb      	ldr	r3, [r7, #24]
 80017cc:	695b      	ldr	r3, [r3, #20]
 80017ce:	3b02      	subs	r3, #2
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d20b      	bcs.n	80017ec <remove_chain+0xae>
 80017d4:	69bb      	ldr	r3, [r7, #24]
 80017d6:	691b      	ldr	r3, [r3, #16]
 80017d8:	1c5a      	adds	r2, r3, #1
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	611a      	str	r2, [r3, #16]
 80017de:	69bb      	ldr	r3, [r7, #24]
 80017e0:	791b      	ldrb	r3, [r3, #4]
 80017e2:	f043 0301 	orr.w	r3, r3, #1
 80017e6:	b2da      	uxtb	r2, r3
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	711a      	strb	r2, [r3, #4]
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	60bb      	str	r3, [r7, #8]
 80017f0:	69bb      	ldr	r3, [r7, #24]
 80017f2:	695b      	ldr	r3, [r3, #20]
 80017f4:	68ba      	ldr	r2, [r7, #8]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d3c6      	bcc.n	8001788 <remove_chain+0x4a>
 80017fa:	e000      	b.n	80017fe <remove_chain+0xc0>
 80017fc:	bf00      	nop
 80017fe:	2300      	movs	r3, #0
 8001800:	4618      	mov	r0, r3
 8001802:	3720      	adds	r7, #32
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <create_chain>:
 8001808:	b580      	push	{r7, lr}
 800180a:	b088      	sub	sp, #32
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	6039      	str	r1, [r7, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	613b      	str	r3, [r7, #16]
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d10d      	bne.n	800183a <create_chain+0x32>
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	68db      	ldr	r3, [r3, #12]
 8001822:	61bb      	str	r3, [r7, #24]
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d004      	beq.n	8001834 <create_chain+0x2c>
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	695b      	ldr	r3, [r3, #20]
 800182e:	69ba      	ldr	r2, [r7, #24]
 8001830:	429a      	cmp	r2, r3
 8001832:	d31b      	bcc.n	800186c <create_chain+0x64>
 8001834:	2301      	movs	r3, #1
 8001836:	61bb      	str	r3, [r7, #24]
 8001838:	e018      	b.n	800186c <create_chain+0x64>
 800183a:	6839      	ldr	r1, [r7, #0]
 800183c:	6878      	ldr	r0, [r7, #4]
 800183e:	f7ff fdf2 	bl	8001426 <get_fat>
 8001842:	60f8      	str	r0, [r7, #12]
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d801      	bhi.n	800184e <create_chain+0x46>
 800184a:	2301      	movs	r3, #1
 800184c:	e0a9      	b.n	80019a2 <create_chain+0x19a>
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001854:	d101      	bne.n	800185a <create_chain+0x52>
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	e0a3      	b.n	80019a2 <create_chain+0x19a>
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	695b      	ldr	r3, [r3, #20]
 800185e:	68fa      	ldr	r2, [r7, #12]
 8001860:	429a      	cmp	r2, r3
 8001862:	d201      	bcs.n	8001868 <create_chain+0x60>
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	e09c      	b.n	80019a2 <create_chain+0x19a>
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	61bb      	str	r3, [r7, #24]
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	691b      	ldr	r3, [r3, #16]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d101      	bne.n	8001878 <create_chain+0x70>
 8001874:	2300      	movs	r3, #0
 8001876:	e094      	b.n	80019a2 <create_chain+0x19a>
 8001878:	2300      	movs	r3, #0
 800187a:	61fb      	str	r3, [r7, #28]
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	429a      	cmp	r2, r3
 8001882:	d129      	bne.n	80018d8 <create_chain+0xd0>
 8001884:	69bb      	ldr	r3, [r7, #24]
 8001886:	3301      	adds	r3, #1
 8001888:	61fb      	str	r3, [r7, #28]
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	695b      	ldr	r3, [r3, #20]
 800188e:	69fa      	ldr	r2, [r7, #28]
 8001890:	429a      	cmp	r2, r3
 8001892:	d301      	bcc.n	8001898 <create_chain+0x90>
 8001894:	2302      	movs	r3, #2
 8001896:	61fb      	str	r3, [r7, #28]
 8001898:	69f9      	ldr	r1, [r7, #28]
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f7ff fdc3 	bl	8001426 <get_fat>
 80018a0:	60f8      	str	r0, [r7, #12]
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d003      	beq.n	80018b0 <create_chain+0xa8>
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018ae:	d101      	bne.n	80018b4 <create_chain+0xac>
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	e076      	b.n	80019a2 <create_chain+0x19a>
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d00e      	beq.n	80018d8 <create_chain+0xd0>
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	68db      	ldr	r3, [r3, #12]
 80018be:	60fb      	str	r3, [r7, #12]
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	2b01      	cmp	r3, #1
 80018c4:	d906      	bls.n	80018d4 <create_chain+0xcc>
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	695b      	ldr	r3, [r3, #20]
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d201      	bcs.n	80018d4 <create_chain+0xcc>
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	61bb      	str	r3, [r7, #24]
 80018d4:	2300      	movs	r3, #0
 80018d6:	61fb      	str	r3, [r7, #28]
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d129      	bne.n	8001932 <create_chain+0x12a>
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	61fb      	str	r3, [r7, #28]
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	3301      	adds	r3, #1
 80018e6:	61fb      	str	r3, [r7, #28]
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	695b      	ldr	r3, [r3, #20]
 80018ec:	69fa      	ldr	r2, [r7, #28]
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d307      	bcc.n	8001902 <create_chain+0xfa>
 80018f2:	2302      	movs	r3, #2
 80018f4:	61fb      	str	r3, [r7, #28]
 80018f6:	69fa      	ldr	r2, [r7, #28]
 80018f8:	69bb      	ldr	r3, [r7, #24]
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d901      	bls.n	8001902 <create_chain+0xfa>
 80018fe:	2300      	movs	r3, #0
 8001900:	e04f      	b.n	80019a2 <create_chain+0x19a>
 8001902:	69f9      	ldr	r1, [r7, #28]
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f7ff fd8e 	bl	8001426 <get_fat>
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d00e      	beq.n	8001930 <create_chain+0x128>
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	2b01      	cmp	r3, #1
 8001916:	d003      	beq.n	8001920 <create_chain+0x118>
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800191e:	d101      	bne.n	8001924 <create_chain+0x11c>
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	e03e      	b.n	80019a2 <create_chain+0x19a>
 8001924:	69fa      	ldr	r2, [r7, #28]
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	429a      	cmp	r2, r3
 800192a:	d1da      	bne.n	80018e2 <create_chain+0xda>
 800192c:	2300      	movs	r3, #0
 800192e:	e038      	b.n	80019a2 <create_chain+0x19a>
 8001930:	bf00      	nop
 8001932:	f04f 32ff 	mov.w	r2, #4294967295
 8001936:	69f9      	ldr	r1, [r7, #28]
 8001938:	6938      	ldr	r0, [r7, #16]
 800193a:	f7ff fe19 	bl	8001570 <put_fat>
 800193e:	4603      	mov	r3, r0
 8001940:	75fb      	strb	r3, [r7, #23]
 8001942:	7dfb      	ldrb	r3, [r7, #23]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d109      	bne.n	800195c <create_chain+0x154>
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d006      	beq.n	800195c <create_chain+0x154>
 800194e:	69fa      	ldr	r2, [r7, #28]
 8001950:	6839      	ldr	r1, [r7, #0]
 8001952:	6938      	ldr	r0, [r7, #16]
 8001954:	f7ff fe0c 	bl	8001570 <put_fat>
 8001958:	4603      	mov	r3, r0
 800195a:	75fb      	strb	r3, [r7, #23]
 800195c:	7dfb      	ldrb	r3, [r7, #23]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d116      	bne.n	8001990 <create_chain+0x188>
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	69fa      	ldr	r2, [r7, #28]
 8001966:	60da      	str	r2, [r3, #12]
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	691a      	ldr	r2, [r3, #16]
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	695b      	ldr	r3, [r3, #20]
 8001970:	3b02      	subs	r3, #2
 8001972:	429a      	cmp	r2, r3
 8001974:	d804      	bhi.n	8001980 <create_chain+0x178>
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	691b      	ldr	r3, [r3, #16]
 800197a:	1e5a      	subs	r2, r3, #1
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	611a      	str	r2, [r3, #16]
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	791b      	ldrb	r3, [r3, #4]
 8001984:	f043 0301 	orr.w	r3, r3, #1
 8001988:	b2da      	uxtb	r2, r3
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	711a      	strb	r2, [r3, #4]
 800198e:	e007      	b.n	80019a0 <create_chain+0x198>
 8001990:	7dfb      	ldrb	r3, [r7, #23]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d102      	bne.n	800199c <create_chain+0x194>
 8001996:	f04f 33ff 	mov.w	r3, #4294967295
 800199a:	e000      	b.n	800199e <create_chain+0x196>
 800199c:	2301      	movs	r3, #1
 800199e:	61fb      	str	r3, [r7, #28]
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	4618      	mov	r0, r3
 80019a4:	3720      	adds	r7, #32
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <dir_clear>:
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b086      	sub	sp, #24
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
 80019b2:	6039      	str	r1, [r7, #0]
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f7ff fc40 	bl	800123a <sync_window>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <dir_clear+0x1a>
 80019c0:	2301      	movs	r3, #1
 80019c2:	e036      	b.n	8001a32 <dir_clear+0x88>
 80019c4:	6839      	ldr	r1, [r7, #0]
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f7ff fd0e 	bl	80013e8 <clst2sect>
 80019cc:	6138      	str	r0, [r7, #16]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	693a      	ldr	r2, [r7, #16]
 80019d2:	62da      	str	r2, [r3, #44]	; 0x2c
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	3330      	adds	r3, #48	; 0x30
 80019d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019dc:	2100      	movs	r1, #0
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff fb85 	bl	80010ee <mem_set>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	3330      	adds	r3, #48	; 0x30
 80019e8:	60fb      	str	r3, [r7, #12]
 80019ea:	2301      	movs	r3, #1
 80019ec:	60bb      	str	r3, [r7, #8]
 80019ee:	2300      	movs	r3, #0
 80019f0:	617b      	str	r3, [r7, #20]
 80019f2:	e003      	b.n	80019fc <dir_clear+0x52>
 80019f4:	697a      	ldr	r2, [r7, #20]
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	4413      	add	r3, r2
 80019fa:	617b      	str	r3, [r7, #20]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	895b      	ldrh	r3, [r3, #10]
 8001a00:	461a      	mov	r2, r3
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d20b      	bcs.n	8001a20 <dir_clear+0x76>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	7858      	ldrb	r0, [r3, #1]
 8001a0c:	693a      	ldr	r2, [r7, #16]
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	441a      	add	r2, r3
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	68f9      	ldr	r1, [r7, #12]
 8001a16:	f7ff f87b 	bl	8000b10 <disk_write>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d0e9      	beq.n	80019f4 <dir_clear+0x4a>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	895b      	ldrh	r3, [r3, #10]
 8001a24:	461a      	mov	r2, r3
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	bf14      	ite	ne
 8001a2c:	2301      	movne	r3, #1
 8001a2e:	2300      	moveq	r3, #0
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	4618      	mov	r0, r3
 8001a34:	3718      	adds	r7, #24
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <dir_sdi>:
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	b086      	sub	sp, #24
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	6078      	str	r0, [r7, #4]
 8001a42:	6039      	str	r1, [r7, #0]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	613b      	str	r3, [r7, #16]
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001a50:	d204      	bcs.n	8001a5c <dir_sdi+0x22>
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	f003 031f 	and.w	r3, r3, #31
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <dir_sdi+0x26>
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	e063      	b.n	8001b28 <dir_sdi+0xee>
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	683a      	ldr	r2, [r7, #0]
 8001a64:	611a      	str	r2, [r3, #16]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	617b      	str	r3, [r7, #20]
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d106      	bne.n	8001a80 <dir_sdi+0x46>
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d902      	bls.n	8001a80 <dir_sdi+0x46>
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a7e:	617b      	str	r3, [r7, #20]
 8001a80:	697b      	ldr	r3, [r7, #20]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10c      	bne.n	8001aa0 <dir_sdi+0x66>
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	095b      	lsrs	r3, r3, #5
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	8912      	ldrh	r2, [r2, #8]
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d301      	bcc.n	8001a96 <dir_sdi+0x5c>
 8001a92:	2302      	movs	r3, #2
 8001a94:	e048      	b.n	8001b28 <dir_sdi+0xee>
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	619a      	str	r2, [r3, #24]
 8001a9e:	e029      	b.n	8001af4 <dir_sdi+0xba>
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	895b      	ldrh	r3, [r3, #10]
 8001aa4:	025b      	lsls	r3, r3, #9
 8001aa6:	60fb      	str	r3, [r7, #12]
 8001aa8:	e019      	b.n	8001ade <dir_sdi+0xa4>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6979      	ldr	r1, [r7, #20]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff fcb9 	bl	8001426 <get_fat>
 8001ab4:	6178      	str	r0, [r7, #20]
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001abc:	d101      	bne.n	8001ac2 <dir_sdi+0x88>
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e032      	b.n	8001b28 <dir_sdi+0xee>
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d904      	bls.n	8001ad2 <dir_sdi+0x98>
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	695b      	ldr	r3, [r3, #20]
 8001acc:	697a      	ldr	r2, [r7, #20]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d301      	bcc.n	8001ad6 <dir_sdi+0x9c>
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	e028      	b.n	8001b28 <dir_sdi+0xee>
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	603b      	str	r3, [r7, #0]
 8001ade:	683a      	ldr	r2, [r7, #0]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d2e1      	bcs.n	8001aaa <dir_sdi+0x70>
 8001ae6:	6979      	ldr	r1, [r7, #20]
 8001ae8:	6938      	ldr	r0, [r7, #16]
 8001aea:	f7ff fc7d 	bl	80013e8 <clst2sect>
 8001aee:	4602      	mov	r2, r0
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	619a      	str	r2, [r3, #24]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	697a      	ldr	r2, [r7, #20]
 8001af8:	615a      	str	r2, [r3, #20]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	699b      	ldr	r3, [r3, #24]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d101      	bne.n	8001b06 <dir_sdi+0xcc>
 8001b02:	2302      	movs	r3, #2
 8001b04:	e010      	b.n	8001b28 <dir_sdi+0xee>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	699a      	ldr	r2, [r3, #24]
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	0a5b      	lsrs	r3, r3, #9
 8001b0e:	441a      	add	r2, r3
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	619a      	str	r2, [r3, #24]
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b20:	441a      	add	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	61da      	str	r2, [r3, #28]
 8001b26:	2300      	movs	r3, #0
 8001b28:	4618      	mov	r0, r3
 8001b2a:	3718      	adds	r7, #24
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <dir_next>:
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	613b      	str	r3, [r7, #16]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	691b      	ldr	r3, [r3, #16]
 8001b44:	3320      	adds	r3, #32
 8001b46:	60fb      	str	r3, [r7, #12]
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001b4e:	d302      	bcc.n	8001b56 <dir_next+0x26>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2200      	movs	r2, #0
 8001b54:	619a      	str	r2, [r3, #24]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	699b      	ldr	r3, [r3, #24]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d101      	bne.n	8001b62 <dir_next+0x32>
 8001b5e:	2304      	movs	r3, #4
 8001b60:	e078      	b.n	8001c54 <dir_next+0x124>
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d166      	bne.n	8001c3a <dir_next+0x10a>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	699b      	ldr	r3, [r3, #24]
 8001b70:	1c5a      	adds	r2, r3, #1
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	619a      	str	r2, [r3, #24]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	695b      	ldr	r3, [r3, #20]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d10a      	bne.n	8001b94 <dir_next+0x64>
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	095b      	lsrs	r3, r3, #5
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	8912      	ldrh	r2, [r2, #8]
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d357      	bcc.n	8001c3a <dir_next+0x10a>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	619a      	str	r2, [r3, #24]
 8001b90:	2304      	movs	r3, #4
 8001b92:	e05f      	b.n	8001c54 <dir_next+0x124>
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	0a5b      	lsrs	r3, r3, #9
 8001b98:	693a      	ldr	r2, [r7, #16]
 8001b9a:	8952      	ldrh	r2, [r2, #10]
 8001b9c:	3a01      	subs	r2, #1
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d14a      	bne.n	8001c3a <dir_next+0x10a>
 8001ba4:	687a      	ldr	r2, [r7, #4]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	695b      	ldr	r3, [r3, #20]
 8001baa:	4619      	mov	r1, r3
 8001bac:	4610      	mov	r0, r2
 8001bae:	f7ff fc3a 	bl	8001426 <get_fat>
 8001bb2:	6178      	str	r0, [r7, #20]
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d801      	bhi.n	8001bbe <dir_next+0x8e>
 8001bba:	2302      	movs	r3, #2
 8001bbc:	e04a      	b.n	8001c54 <dir_next+0x124>
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bc4:	d101      	bne.n	8001bca <dir_next+0x9a>
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e044      	b.n	8001c54 <dir_next+0x124>
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	695b      	ldr	r3, [r3, #20]
 8001bce:	697a      	ldr	r2, [r7, #20]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d328      	bcc.n	8001c26 <dir_next+0xf6>
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d104      	bne.n	8001be4 <dir_next+0xb4>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	619a      	str	r2, [r3, #24]
 8001be0:	2304      	movs	r3, #4
 8001be2:	e037      	b.n	8001c54 <dir_next+0x124>
 8001be4:	687a      	ldr	r2, [r7, #4]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	695b      	ldr	r3, [r3, #20]
 8001bea:	4619      	mov	r1, r3
 8001bec:	4610      	mov	r0, r2
 8001bee:	f7ff fe0b 	bl	8001808 <create_chain>
 8001bf2:	6178      	str	r0, [r7, #20]
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <dir_next+0xce>
 8001bfa:	2307      	movs	r3, #7
 8001bfc:	e02a      	b.n	8001c54 <dir_next+0x124>
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d101      	bne.n	8001c08 <dir_next+0xd8>
 8001c04:	2302      	movs	r3, #2
 8001c06:	e025      	b.n	8001c54 <dir_next+0x124>
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c0e:	d101      	bne.n	8001c14 <dir_next+0xe4>
 8001c10:	2301      	movs	r3, #1
 8001c12:	e01f      	b.n	8001c54 <dir_next+0x124>
 8001c14:	6979      	ldr	r1, [r7, #20]
 8001c16:	6938      	ldr	r0, [r7, #16]
 8001c18:	f7ff fec7 	bl	80019aa <dir_clear>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <dir_next+0xf6>
 8001c22:	2301      	movs	r3, #1
 8001c24:	e016      	b.n	8001c54 <dir_next+0x124>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	697a      	ldr	r2, [r7, #20]
 8001c2a:	615a      	str	r2, [r3, #20]
 8001c2c:	6979      	ldr	r1, [r7, #20]
 8001c2e:	6938      	ldr	r0, [r7, #16]
 8001c30:	f7ff fbda 	bl	80013e8 <clst2sect>
 8001c34:	4602      	mov	r2, r0
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	619a      	str	r2, [r3, #24]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	68fa      	ldr	r2, [r7, #12]
 8001c3e:	611a      	str	r2, [r3, #16]
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c4c:	441a      	add	r2, r3
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	61da      	str	r2, [r3, #28]
 8001c52:	2300      	movs	r3, #0
 8001c54:	4618      	mov	r0, r3
 8001c56:	3718      	adds	r7, #24
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <dir_alloc>:
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b086      	sub	sp, #24
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	60fb      	str	r3, [r7, #12]
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f7ff fee3 	bl	8001a3a <dir_sdi>
 8001c74:	4603      	mov	r3, r0
 8001c76:	75fb      	strb	r3, [r7, #23]
 8001c78:	7dfb      	ldrb	r3, [r7, #23]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d12b      	bne.n	8001cd6 <dir_alloc+0x7a>
 8001c7e:	2300      	movs	r3, #0
 8001c80:	613b      	str	r3, [r7, #16]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	699b      	ldr	r3, [r3, #24]
 8001c86:	4619      	mov	r1, r3
 8001c88:	68f8      	ldr	r0, [r7, #12]
 8001c8a:	f7ff fb12 	bl	80012b2 <move_window>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	75fb      	strb	r3, [r7, #23]
 8001c92:	7dfb      	ldrb	r3, [r7, #23]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d11d      	bne.n	8001cd4 <dir_alloc+0x78>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	69db      	ldr	r3, [r3, #28]
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	2be5      	cmp	r3, #229	; 0xe5
 8001ca0:	d004      	beq.n	8001cac <dir_alloc+0x50>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d107      	bne.n	8001cbc <dir_alloc+0x60>
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	613b      	str	r3, [r7, #16]
 8001cb2:	693a      	ldr	r2, [r7, #16]
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	d102      	bne.n	8001cc0 <dir_alloc+0x64>
 8001cba:	e00c      	b.n	8001cd6 <dir_alloc+0x7a>
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	613b      	str	r3, [r7, #16]
 8001cc0:	2101      	movs	r1, #1
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f7ff ff34 	bl	8001b30 <dir_next>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	75fb      	strb	r3, [r7, #23]
 8001ccc:	7dfb      	ldrb	r3, [r7, #23]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d0d7      	beq.n	8001c82 <dir_alloc+0x26>
 8001cd2:	e000      	b.n	8001cd6 <dir_alloc+0x7a>
 8001cd4:	bf00      	nop
 8001cd6:	7dfb      	ldrb	r3, [r7, #23]
 8001cd8:	2b04      	cmp	r3, #4
 8001cda:	d101      	bne.n	8001ce0 <dir_alloc+0x84>
 8001cdc:	2307      	movs	r3, #7
 8001cde:	75fb      	strb	r3, [r7, #23]
 8001ce0:	7dfb      	ldrb	r3, [r7, #23]
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3718      	adds	r7, #24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}

08001cea <ld_clust>:
 8001cea:	b580      	push	{r7, lr}
 8001cec:	b084      	sub	sp, #16
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
 8001cf2:	6039      	str	r1, [r7, #0]
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	331a      	adds	r3, #26
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7ff f955 	bl	8000fa8 <ld_word>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	60fb      	str	r3, [r7, #12]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	781b      	ldrb	r3, [r3, #0]
 8001d06:	2b03      	cmp	r3, #3
 8001d08:	d109      	bne.n	8001d1e <ld_clust+0x34>
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	3314      	adds	r3, #20
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7ff f94a 	bl	8000fa8 <ld_word>
 8001d14:	4603      	mov	r3, r0
 8001d16:	041b      	lsls	r3, r3, #16
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	60fb      	str	r3, [r7, #12]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	4618      	mov	r0, r3
 8001d22:	3710      	adds	r7, #16
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <st_clust>:
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	60f8      	str	r0, [r7, #12]
 8001d30:	60b9      	str	r1, [r7, #8]
 8001d32:	607a      	str	r2, [r7, #4]
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	331a      	adds	r3, #26
 8001d38:	687a      	ldr	r2, [r7, #4]
 8001d3a:	b292      	uxth	r2, r2
 8001d3c:	4611      	mov	r1, r2
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff f96d 	bl	800101e <st_word>
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	2b03      	cmp	r3, #3
 8001d4a:	d109      	bne.n	8001d60 <st_clust+0x38>
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	f103 0214 	add.w	r2, r3, #20
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	0c1b      	lsrs	r3, r3, #16
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	4619      	mov	r1, r3
 8001d5a:	4610      	mov	r0, r2
 8001d5c:	f7ff f95f 	bl	800101e <st_word>
 8001d60:	bf00      	nop
 8001d62:	3710      	adds	r7, #16
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <dir_read>:
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
 8001d72:	2304      	movs	r3, #4
 8001d74:	75fb      	strb	r3, [r7, #23]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	613b      	str	r3, [r7, #16]
 8001d7c:	e03c      	b.n	8001df8 <dir_read+0x90>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	699b      	ldr	r3, [r3, #24]
 8001d82:	4619      	mov	r1, r3
 8001d84:	6938      	ldr	r0, [r7, #16]
 8001d86:	f7ff fa94 	bl	80012b2 <move_window>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	75fb      	strb	r3, [r7, #23]
 8001d8e:	7dfb      	ldrb	r3, [r7, #23]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d136      	bne.n	8001e02 <dir_read+0x9a>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	69db      	ldr	r3, [r3, #28]
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	73fb      	strb	r3, [r7, #15]
 8001d9c:	7bfb      	ldrb	r3, [r7, #15]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d102      	bne.n	8001da8 <dir_read+0x40>
 8001da2:	2304      	movs	r3, #4
 8001da4:	75fb      	strb	r3, [r7, #23]
 8001da6:	e031      	b.n	8001e0c <dir_read+0xa4>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	69db      	ldr	r3, [r3, #28]
 8001dac:	330b      	adds	r3, #11
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001db4:	73bb      	strb	r3, [r7, #14]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	7bba      	ldrb	r2, [r7, #14]
 8001dba:	719a      	strb	r2, [r3, #6]
 8001dbc:	7bfb      	ldrb	r3, [r7, #15]
 8001dbe:	2be5      	cmp	r3, #229	; 0xe5
 8001dc0:	d011      	beq.n	8001de6 <dir_read+0x7e>
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
 8001dc4:	2b2e      	cmp	r3, #46	; 0x2e
 8001dc6:	d00e      	beq.n	8001de6 <dir_read+0x7e>
 8001dc8:	7bbb      	ldrb	r3, [r7, #14]
 8001dca:	2b0f      	cmp	r3, #15
 8001dcc:	d00b      	beq.n	8001de6 <dir_read+0x7e>
 8001dce:	7bbb      	ldrb	r3, [r7, #14]
 8001dd0:	f023 0320 	bic.w	r3, r3, #32
 8001dd4:	2b08      	cmp	r3, #8
 8001dd6:	bf0c      	ite	eq
 8001dd8:	2301      	moveq	r3, #1
 8001dda:	2300      	movne	r3, #0
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	461a      	mov	r2, r3
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d00f      	beq.n	8001e06 <dir_read+0x9e>
 8001de6:	2100      	movs	r1, #0
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f7ff fea1 	bl	8001b30 <dir_next>
 8001dee:	4603      	mov	r3, r0
 8001df0:	75fb      	strb	r3, [r7, #23]
 8001df2:	7dfb      	ldrb	r3, [r7, #23]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d108      	bne.n	8001e0a <dir_read+0xa2>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d1be      	bne.n	8001d7e <dir_read+0x16>
 8001e00:	e004      	b.n	8001e0c <dir_read+0xa4>
 8001e02:	bf00      	nop
 8001e04:	e002      	b.n	8001e0c <dir_read+0xa4>
 8001e06:	bf00      	nop
 8001e08:	e000      	b.n	8001e0c <dir_read+0xa4>
 8001e0a:	bf00      	nop
 8001e0c:	7dfb      	ldrb	r3, [r7, #23]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d002      	beq.n	8001e18 <dir_read+0xb0>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2200      	movs	r2, #0
 8001e16:	619a      	str	r2, [r3, #24]
 8001e18:	7dfb      	ldrb	r3, [r7, #23]
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3718      	adds	r7, #24
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}

08001e22 <dir_find>:
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b086      	sub	sp, #24
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	613b      	str	r3, [r7, #16]
 8001e30:	2100      	movs	r1, #0
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f7ff fe01 	bl	8001a3a <dir_sdi>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	75fb      	strb	r3, [r7, #23]
 8001e3c:	7dfb      	ldrb	r3, [r7, #23]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <dir_find+0x24>
 8001e42:	7dfb      	ldrb	r3, [r7, #23]
 8001e44:	e03e      	b.n	8001ec4 <dir_find+0xa2>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	699b      	ldr	r3, [r3, #24]
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	6938      	ldr	r0, [r7, #16]
 8001e4e:	f7ff fa30 	bl	80012b2 <move_window>
 8001e52:	4603      	mov	r3, r0
 8001e54:	75fb      	strb	r3, [r7, #23]
 8001e56:	7dfb      	ldrb	r3, [r7, #23]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d12f      	bne.n	8001ebc <dir_find+0x9a>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	69db      	ldr	r3, [r3, #28]
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	73fb      	strb	r3, [r7, #15]
 8001e64:	7bfb      	ldrb	r3, [r7, #15]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d102      	bne.n	8001e70 <dir_find+0x4e>
 8001e6a:	2304      	movs	r3, #4
 8001e6c:	75fb      	strb	r3, [r7, #23]
 8001e6e:	e028      	b.n	8001ec2 <dir_find+0xa0>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	69db      	ldr	r3, [r3, #28]
 8001e74:	330b      	adds	r3, #11
 8001e76:	781b      	ldrb	r3, [r3, #0]
 8001e78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001e7c:	b2da      	uxtb	r2, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	719a      	strb	r2, [r3, #6]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	69db      	ldr	r3, [r3, #28]
 8001e86:	330b      	adds	r3, #11
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	f003 0308 	and.w	r3, r3, #8
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d10a      	bne.n	8001ea8 <dir_find+0x86>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	69d8      	ldr	r0, [r3, #28]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	3320      	adds	r3, #32
 8001e9a:	220b      	movs	r2, #11
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	f7ff f940 	bl	8001122 <mem_cmp>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d00b      	beq.n	8001ec0 <dir_find+0x9e>
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f7ff fe40 	bl	8001b30 <dir_next>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	75fb      	strb	r3, [r7, #23]
 8001eb4:	7dfb      	ldrb	r3, [r7, #23]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d0c5      	beq.n	8001e46 <dir_find+0x24>
 8001eba:	e002      	b.n	8001ec2 <dir_find+0xa0>
 8001ebc:	bf00      	nop
 8001ebe:	e000      	b.n	8001ec2 <dir_find+0xa0>
 8001ec0:	bf00      	nop
 8001ec2:	7dfb      	ldrb	r3, [r7, #23]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3718      	adds	r7, #24
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <dir_register>:
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	60bb      	str	r3, [r7, #8]
 8001eda:	2101      	movs	r1, #1
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f7ff febd 	bl	8001c5c <dir_alloc>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	73fb      	strb	r3, [r7, #15]
 8001ee6:	7bfb      	ldrb	r3, [r7, #15]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d11c      	bne.n	8001f26 <dir_register+0x5a>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	699b      	ldr	r3, [r3, #24]
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	68b8      	ldr	r0, [r7, #8]
 8001ef4:	f7ff f9dd 	bl	80012b2 <move_window>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	73fb      	strb	r3, [r7, #15]
 8001efc:	7bfb      	ldrb	r3, [r7, #15]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d111      	bne.n	8001f26 <dir_register+0x5a>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	69db      	ldr	r3, [r3, #28]
 8001f06:	2220      	movs	r2, #32
 8001f08:	2100      	movs	r1, #0
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7ff f8ef 	bl	80010ee <mem_set>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	69d8      	ldr	r0, [r3, #28]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3320      	adds	r3, #32
 8001f18:	220b      	movs	r2, #11
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	f7ff f8c6 	bl	80010ac <mem_cpy>
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	2201      	movs	r2, #1
 8001f24:	70da      	strb	r2, [r3, #3]
 8001f26:	7bfb      	ldrb	r3, [r7, #15]
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3710      	adds	r7, #16
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <get_fileinfo>:
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b086      	sub	sp, #24
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	725a      	strb	r2, [r3, #9]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	699b      	ldr	r3, [r3, #24]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d052      	beq.n	8001fee <get_fileinfo+0xbe>
 8001f48:	2300      	movs	r3, #0
 8001f4a:	613b      	str	r3, [r7, #16]
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	617b      	str	r3, [r7, #20]
 8001f50:	e021      	b.n	8001f96 <get_fileinfo+0x66>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	69da      	ldr	r2, [r3, #28]
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	1c59      	adds	r1, r3, #1
 8001f5a:	6179      	str	r1, [r7, #20]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	73fb      	strb	r3, [r7, #15]
 8001f62:	7bfb      	ldrb	r3, [r7, #15]
 8001f64:	2b20      	cmp	r3, #32
 8001f66:	d100      	bne.n	8001f6a <get_fileinfo+0x3a>
 8001f68:	e015      	b.n	8001f96 <get_fileinfo+0x66>
 8001f6a:	7bfb      	ldrb	r3, [r7, #15]
 8001f6c:	2b05      	cmp	r3, #5
 8001f6e:	d101      	bne.n	8001f74 <get_fileinfo+0x44>
 8001f70:	23e5      	movs	r3, #229	; 0xe5
 8001f72:	73fb      	strb	r3, [r7, #15]
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	2b09      	cmp	r3, #9
 8001f78:	d106      	bne.n	8001f88 <get_fileinfo+0x58>
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	1c5a      	adds	r2, r3, #1
 8001f7e:	613a      	str	r2, [r7, #16]
 8001f80:	683a      	ldr	r2, [r7, #0]
 8001f82:	4413      	add	r3, r2
 8001f84:	222e      	movs	r2, #46	; 0x2e
 8001f86:	725a      	strb	r2, [r3, #9]
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	1c5a      	adds	r2, r3, #1
 8001f8c:	613a      	str	r2, [r7, #16]
 8001f8e:	683a      	ldr	r2, [r7, #0]
 8001f90:	4413      	add	r3, r2
 8001f92:	7bfa      	ldrb	r2, [r7, #15]
 8001f94:	725a      	strb	r2, [r3, #9]
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	2b0a      	cmp	r3, #10
 8001f9a:	d9da      	bls.n	8001f52 <get_fileinfo+0x22>
 8001f9c:	683a      	ldr	r2, [r7, #0]
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	3309      	adds	r3, #9
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	701a      	strb	r2, [r3, #0]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	69db      	ldr	r3, [r3, #28]
 8001fac:	7ada      	ldrb	r2, [r3, #11]
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	721a      	strb	r2, [r3, #8]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	69db      	ldr	r3, [r3, #28]
 8001fb6:	331c      	adds	r3, #28
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff f80d 	bl	8000fd8 <ld_dword>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	601a      	str	r2, [r3, #0]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	69db      	ldr	r3, [r3, #28]
 8001fc8:	3316      	adds	r3, #22
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f7fe ffec 	bl	8000fa8 <ld_word>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	80da      	strh	r2, [r3, #6]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	69db      	ldr	r3, [r3, #28]
 8001fdc:	3318      	adds	r3, #24
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7fe ffe2 	bl	8000fa8 <ld_word>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	809a      	strh	r2, [r3, #4]
 8001fec:	e000      	b.n	8001ff0 <get_fileinfo+0xc0>
 8001fee:	bf00      	nop
 8001ff0:	3718      	adds	r7, #24
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
	...

08001ff8 <create_name>:
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b08a      	sub	sp, #40	; 0x28
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	617b      	str	r3, [r7, #20]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	3320      	adds	r3, #32
 800200c:	613b      	str	r3, [r7, #16]
 800200e:	220b      	movs	r2, #11
 8002010:	2120      	movs	r1, #32
 8002012:	6938      	ldr	r0, [r7, #16]
 8002014:	f7ff f86b 	bl	80010ee <mem_set>
 8002018:	2300      	movs	r3, #0
 800201a:	61bb      	str	r3, [r7, #24]
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	61fb      	str	r3, [r7, #28]
 8002020:	2308      	movs	r3, #8
 8002022:	623b      	str	r3, [r7, #32]
 8002024:	69fb      	ldr	r3, [r7, #28]
 8002026:	1c5a      	adds	r2, r3, #1
 8002028:	61fa      	str	r2, [r7, #28]
 800202a:	697a      	ldr	r2, [r7, #20]
 800202c:	4413      	add	r3, r2
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002034:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002038:	2b20      	cmp	r3, #32
 800203a:	d97c      	bls.n	8002136 <create_name+0x13e>
 800203c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002040:	2b2f      	cmp	r3, #47	; 0x2f
 8002042:	d007      	beq.n	8002054 <create_name+0x5c>
 8002044:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002048:	2b5c      	cmp	r3, #92	; 0x5c
 800204a:	d110      	bne.n	800206e <create_name+0x76>
 800204c:	e002      	b.n	8002054 <create_name+0x5c>
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	3301      	adds	r3, #1
 8002052:	61fb      	str	r3, [r7, #28]
 8002054:	697a      	ldr	r2, [r7, #20]
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	4413      	add	r3, r2
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2b2f      	cmp	r3, #47	; 0x2f
 800205e:	d0f6      	beq.n	800204e <create_name+0x56>
 8002060:	697a      	ldr	r2, [r7, #20]
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	4413      	add	r3, r2
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	2b5c      	cmp	r3, #92	; 0x5c
 800206a:	d0f0      	beq.n	800204e <create_name+0x56>
 800206c:	e064      	b.n	8002138 <create_name+0x140>
 800206e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002072:	2b2e      	cmp	r3, #46	; 0x2e
 8002074:	d003      	beq.n	800207e <create_name+0x86>
 8002076:	69ba      	ldr	r2, [r7, #24]
 8002078:	6a3b      	ldr	r3, [r7, #32]
 800207a:	429a      	cmp	r2, r3
 800207c:	d30d      	bcc.n	800209a <create_name+0xa2>
 800207e:	6a3b      	ldr	r3, [r7, #32]
 8002080:	2b0b      	cmp	r3, #11
 8002082:	d003      	beq.n	800208c <create_name+0x94>
 8002084:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002088:	2b2e      	cmp	r3, #46	; 0x2e
 800208a:	d001      	beq.n	8002090 <create_name+0x98>
 800208c:	2306      	movs	r3, #6
 800208e:	e06f      	b.n	8002170 <create_name+0x178>
 8002090:	2308      	movs	r3, #8
 8002092:	61bb      	str	r3, [r7, #24]
 8002094:	230b      	movs	r3, #11
 8002096:	623b      	str	r3, [r7, #32]
 8002098:	e04c      	b.n	8002134 <create_name+0x13c>
 800209a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800209e:	4618      	mov	r0, r3
 80020a0:	f7ff f881 	bl	80011a6 <dbc_1st>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d024      	beq.n	80020f4 <create_name+0xfc>
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	1c5a      	adds	r2, r3, #1
 80020ae:	61fa      	str	r2, [r7, #28]
 80020b0:	697a      	ldr	r2, [r7, #20]
 80020b2:	4413      	add	r3, r2
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	73fb      	strb	r3, [r7, #15]
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7ff f893 	bl	80011e6 <dbc_2nd>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d004      	beq.n	80020d0 <create_name+0xd8>
 80020c6:	6a3b      	ldr	r3, [r7, #32]
 80020c8:	3b01      	subs	r3, #1
 80020ca:	69ba      	ldr	r2, [r7, #24]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d301      	bcc.n	80020d4 <create_name+0xdc>
 80020d0:	2306      	movs	r3, #6
 80020d2:	e04d      	b.n	8002170 <create_name+0x178>
 80020d4:	69bb      	ldr	r3, [r7, #24]
 80020d6:	1c5a      	adds	r2, r3, #1
 80020d8:	61ba      	str	r2, [r7, #24]
 80020da:	693a      	ldr	r2, [r7, #16]
 80020dc:	4413      	add	r3, r2
 80020de:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80020e2:	701a      	strb	r2, [r3, #0]
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	1c5a      	adds	r2, r3, #1
 80020e8:	61ba      	str	r2, [r7, #24]
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	4413      	add	r3, r2
 80020ee:	7bfa      	ldrb	r2, [r7, #15]
 80020f0:	701a      	strb	r2, [r3, #0]
 80020f2:	e797      	b.n	8002024 <create_name+0x2c>
 80020f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80020f8:	4619      	mov	r1, r3
 80020fa:	481f      	ldr	r0, [pc, #124]	; (8002178 <create_name+0x180>)
 80020fc:	f7ff f838 	bl	8001170 <chk_chr>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <create_name+0x112>
 8002106:	2306      	movs	r3, #6
 8002108:	e032      	b.n	8002170 <create_name+0x178>
 800210a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800210e:	2b60      	cmp	r3, #96	; 0x60
 8002110:	d908      	bls.n	8002124 <create_name+0x12c>
 8002112:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002116:	2b7a      	cmp	r3, #122	; 0x7a
 8002118:	d804      	bhi.n	8002124 <create_name+0x12c>
 800211a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800211e:	3b20      	subs	r3, #32
 8002120:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002124:	69bb      	ldr	r3, [r7, #24]
 8002126:	1c5a      	adds	r2, r3, #1
 8002128:	61ba      	str	r2, [r7, #24]
 800212a:	693a      	ldr	r2, [r7, #16]
 800212c:	4413      	add	r3, r2
 800212e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002132:	701a      	strb	r2, [r3, #0]
 8002134:	e776      	b.n	8002024 <create_name+0x2c>
 8002136:	bf00      	nop
 8002138:	697a      	ldr	r2, [r7, #20]
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	441a      	add	r2, r3
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	601a      	str	r2, [r3, #0]
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d101      	bne.n	800214c <create_name+0x154>
 8002148:	2306      	movs	r3, #6
 800214a:	e011      	b.n	8002170 <create_name+0x178>
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	2be5      	cmp	r3, #229	; 0xe5
 8002152:	d102      	bne.n	800215a <create_name+0x162>
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	2205      	movs	r2, #5
 8002158:	701a      	strb	r2, [r3, #0]
 800215a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800215e:	2b20      	cmp	r3, #32
 8002160:	d801      	bhi.n	8002166 <create_name+0x16e>
 8002162:	2204      	movs	r2, #4
 8002164:	e000      	b.n	8002168 <create_name+0x170>
 8002166:	2200      	movs	r2, #0
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	330b      	adds	r3, #11
 800216c:	701a      	strb	r2, [r3, #0]
 800216e:	2300      	movs	r3, #0
 8002170:	4618      	mov	r0, r3
 8002172:	3728      	adds	r7, #40	; 0x28
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	0800af8c 	.word	0x0800af8c

0800217c <follow_path>:
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	613b      	str	r3, [r7, #16]
 800218c:	e002      	b.n	8002194 <follow_path+0x18>
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	3301      	adds	r3, #1
 8002192:	603b      	str	r3, [r7, #0]
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	2b2f      	cmp	r3, #47	; 0x2f
 800219a:	d0f8      	beq.n	800218e <follow_path+0x12>
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	2b5c      	cmp	r3, #92	; 0x5c
 80021a2:	d0f4      	beq.n	800218e <follow_path+0x12>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2200      	movs	r2, #0
 80021a8:	609a      	str	r2, [r3, #8]
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	781b      	ldrb	r3, [r3, #0]
 80021ae:	2b1f      	cmp	r3, #31
 80021b0:	d80a      	bhi.n	80021c8 <follow_path+0x4c>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2280      	movs	r2, #128	; 0x80
 80021b6:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 80021ba:	2100      	movs	r1, #0
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f7ff fc3c 	bl	8001a3a <dir_sdi>
 80021c2:	4603      	mov	r3, r0
 80021c4:	75fb      	strb	r3, [r7, #23]
 80021c6:	e043      	b.n	8002250 <follow_path+0xd4>
 80021c8:	463b      	mov	r3, r7
 80021ca:	4619      	mov	r1, r3
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f7ff ff13 	bl	8001ff8 <create_name>
 80021d2:	4603      	mov	r3, r0
 80021d4:	75fb      	strb	r3, [r7, #23]
 80021d6:	7dfb      	ldrb	r3, [r7, #23]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d134      	bne.n	8002246 <follow_path+0xca>
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f7ff fe20 	bl	8001e22 <dir_find>
 80021e2:	4603      	mov	r3, r0
 80021e4:	75fb      	strb	r3, [r7, #23]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80021ec:	73fb      	strb	r3, [r7, #15]
 80021ee:	7dfb      	ldrb	r3, [r7, #23]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d00a      	beq.n	800220a <follow_path+0x8e>
 80021f4:	7dfb      	ldrb	r3, [r7, #23]
 80021f6:	2b04      	cmp	r3, #4
 80021f8:	d127      	bne.n	800224a <follow_path+0xce>
 80021fa:	7bfb      	ldrb	r3, [r7, #15]
 80021fc:	f003 0304 	and.w	r3, r3, #4
 8002200:	2b00      	cmp	r3, #0
 8002202:	d122      	bne.n	800224a <follow_path+0xce>
 8002204:	2305      	movs	r3, #5
 8002206:	75fb      	strb	r3, [r7, #23]
 8002208:	e01f      	b.n	800224a <follow_path+0xce>
 800220a:	7bfb      	ldrb	r3, [r7, #15]
 800220c:	f003 0304 	and.w	r3, r3, #4
 8002210:	2b00      	cmp	r3, #0
 8002212:	d11c      	bne.n	800224e <follow_path+0xd2>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	799b      	ldrb	r3, [r3, #6]
 8002218:	f003 0310 	and.w	r3, r3, #16
 800221c:	2b00      	cmp	r3, #0
 800221e:	d102      	bne.n	8002226 <follow_path+0xaa>
 8002220:	2305      	movs	r3, #5
 8002222:	75fb      	strb	r3, [r7, #23]
 8002224:	e014      	b.n	8002250 <follow_path+0xd4>
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	691b      	ldr	r3, [r3, #16]
 8002230:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002234:	4413      	add	r3, r2
 8002236:	4619      	mov	r1, r3
 8002238:	6938      	ldr	r0, [r7, #16]
 800223a:	f7ff fd56 	bl	8001cea <ld_clust>
 800223e:	4602      	mov	r2, r0
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	609a      	str	r2, [r3, #8]
 8002244:	e7c0      	b.n	80021c8 <follow_path+0x4c>
 8002246:	bf00      	nop
 8002248:	e002      	b.n	8002250 <follow_path+0xd4>
 800224a:	bf00      	nop
 800224c:	e000      	b.n	8002250 <follow_path+0xd4>
 800224e:	bf00      	nop
 8002250:	7dfb      	ldrb	r3, [r7, #23]
 8002252:	4618      	mov	r0, r3
 8002254:	3718      	adds	r7, #24
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <get_ldnumber>:
 800225a:	b480      	push	{r7}
 800225c:	b089      	sub	sp, #36	; 0x24
 800225e:	af00      	add	r7, sp, #0
 8002260:	6078      	str	r0, [r7, #4]
 8002262:	f04f 33ff 	mov.w	r3, #4294967295
 8002266:	617b      	str	r3, [r7, #20]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	613b      	str	r3, [r7, #16]
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	61fb      	str	r3, [r7, #28]
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d101      	bne.n	800227c <get_ldnumber+0x22>
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	e02d      	b.n	80022d8 <get_ldnumber+0x7e>
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	1c5a      	adds	r2, r3, #1
 8002280:	61fa      	str	r2, [r7, #28]
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	73fb      	strb	r3, [r7, #15]
 8002286:	7bfb      	ldrb	r3, [r7, #15]
 8002288:	2b20      	cmp	r3, #32
 800228a:	d902      	bls.n	8002292 <get_ldnumber+0x38>
 800228c:	7bfb      	ldrb	r3, [r7, #15]
 800228e:	2b3a      	cmp	r3, #58	; 0x3a
 8002290:	d1f4      	bne.n	800227c <get_ldnumber+0x22>
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	2b3a      	cmp	r3, #58	; 0x3a
 8002296:	d11c      	bne.n	80022d2 <get_ldnumber+0x78>
 8002298:	2301      	movs	r3, #1
 800229a:	61bb      	str	r3, [r7, #24]
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	2b2f      	cmp	r3, #47	; 0x2f
 80022a2:	d90c      	bls.n	80022be <get_ldnumber+0x64>
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	2b39      	cmp	r3, #57	; 0x39
 80022aa:	d808      	bhi.n	80022be <get_ldnumber+0x64>
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	3302      	adds	r3, #2
 80022b0:	69fa      	ldr	r2, [r7, #28]
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d103      	bne.n	80022be <get_ldnumber+0x64>
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	3b30      	subs	r3, #48	; 0x30
 80022bc:	61bb      	str	r3, [r7, #24]
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	dc04      	bgt.n	80022ce <get_ldnumber+0x74>
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	617b      	str	r3, [r7, #20]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	69fa      	ldr	r2, [r7, #28]
 80022cc:	601a      	str	r2, [r3, #0]
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	e002      	b.n	80022d8 <get_ldnumber+0x7e>
 80022d2:	2300      	movs	r3, #0
 80022d4:	617b      	str	r3, [r7, #20]
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	4618      	mov	r0, r3
 80022da:	3724      	adds	r7, #36	; 0x24
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <check_fs>:
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	70da      	strb	r2, [r3, #3]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f04f 32ff 	mov.w	r2, #4294967295
 80022fa:	62da      	str	r2, [r3, #44]	; 0x2c
 80022fc:	6839      	ldr	r1, [r7, #0]
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f7fe ffd7 	bl	80012b2 <move_window>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <check_fs+0x2a>
 800230a:	2304      	movs	r3, #4
 800230c:	e038      	b.n	8002380 <check_fs+0x9c>
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	3330      	adds	r3, #48	; 0x30
 8002312:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8002316:	4618      	mov	r0, r3
 8002318:	f7fe fe46 	bl	8000fa8 <ld_word>
 800231c:	4603      	mov	r3, r0
 800231e:	461a      	mov	r2, r3
 8002320:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8002324:	429a      	cmp	r2, r3
 8002326:	d001      	beq.n	800232c <check_fs+0x48>
 8002328:	2303      	movs	r3, #3
 800232a:	e029      	b.n	8002380 <check_fs+0x9c>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002332:	2be9      	cmp	r3, #233	; 0xe9
 8002334:	d009      	beq.n	800234a <check_fs+0x66>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800233c:	2beb      	cmp	r3, #235	; 0xeb
 800233e:	d004      	beq.n	800234a <check_fs+0x66>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002346:	2be8      	cmp	r3, #232	; 0xe8
 8002348:	d119      	bne.n	800237e <check_fs+0x9a>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	3330      	adds	r3, #48	; 0x30
 800234e:	3336      	adds	r3, #54	; 0x36
 8002350:	2203      	movs	r2, #3
 8002352:	490d      	ldr	r1, [pc, #52]	; (8002388 <check_fs+0xa4>)
 8002354:	4618      	mov	r0, r3
 8002356:	f7fe fee4 	bl	8001122 <mem_cmp>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d101      	bne.n	8002364 <check_fs+0x80>
 8002360:	2300      	movs	r3, #0
 8002362:	e00d      	b.n	8002380 <check_fs+0x9c>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	3330      	adds	r3, #48	; 0x30
 8002368:	3352      	adds	r3, #82	; 0x52
 800236a:	2205      	movs	r2, #5
 800236c:	4907      	ldr	r1, [pc, #28]	; (800238c <check_fs+0xa8>)
 800236e:	4618      	mov	r0, r3
 8002370:	f7fe fed7 	bl	8001122 <mem_cmp>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d101      	bne.n	800237e <check_fs+0x9a>
 800237a:	2300      	movs	r3, #0
 800237c:	e000      	b.n	8002380 <check_fs+0x9c>
 800237e:	2302      	movs	r3, #2
 8002380:	4618      	mov	r0, r3
 8002382:	3708      	adds	r7, #8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	0800af9c 	.word	0x0800af9c
 800238c:	0800afa0 	.word	0x0800afa0

08002390 <find_volume>:
 8002390:	b580      	push	{r7, lr}
 8002392:	b096      	sub	sp, #88	; 0x58
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	4613      	mov	r3, r2
 800239c:	71fb      	strb	r3, [r7, #7]
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	2200      	movs	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]
 80023a4:	68f8      	ldr	r0, [r7, #12]
 80023a6:	f7ff ff58 	bl	800225a <get_ldnumber>
 80023aa:	63f8      	str	r0, [r7, #60]	; 0x3c
 80023ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	da01      	bge.n	80023b6 <find_volume+0x26>
 80023b2:	230b      	movs	r3, #11
 80023b4:	e238      	b.n	8002828 <find_volume+0x498>
 80023b6:	4aa8      	ldr	r2, [pc, #672]	; (8002658 <find_volume+0x2c8>)
 80023b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023be:	63bb      	str	r3, [r7, #56]	; 0x38
 80023c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <find_volume+0x3a>
 80023c6:	230c      	movs	r3, #12
 80023c8:	e22e      	b.n	8002828 <find_volume+0x498>
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	79fb      	ldrb	r3, [r7, #7]
 80023d2:	f023 0301 	bic.w	r3, r3, #1
 80023d6:	71fb      	strb	r3, [r7, #7]
 80023d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d01a      	beq.n	8002416 <find_volume+0x86>
 80023e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023e2:	785b      	ldrb	r3, [r3, #1]
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7fe fb13 	bl	8000a10 <disk_status>
 80023ea:	4603      	mov	r3, r0
 80023ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80023f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80023f4:	f003 0301 	and.w	r3, r3, #1
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d10c      	bne.n	8002416 <find_volume+0x86>
 80023fc:	79fb      	ldrb	r3, [r7, #7]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d007      	beq.n	8002412 <find_volume+0x82>
 8002402:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002406:	f003 0304 	and.w	r3, r3, #4
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <find_volume+0x82>
 800240e:	230a      	movs	r3, #10
 8002410:	e20a      	b.n	8002828 <find_volume+0x498>
 8002412:	2300      	movs	r3, #0
 8002414:	e208      	b.n	8002828 <find_volume+0x498>
 8002416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002418:	2200      	movs	r2, #0
 800241a:	701a      	strb	r2, [r3, #0]
 800241c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800241e:	b2da      	uxtb	r2, r3
 8002420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002422:	705a      	strb	r2, [r3, #1]
 8002424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002426:	785b      	ldrb	r3, [r3, #1]
 8002428:	4618      	mov	r0, r3
 800242a:	f7fe fa07 	bl	800083c <disk_initialize>
 800242e:	4603      	mov	r3, r0
 8002430:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002434:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002438:	f003 0301 	and.w	r3, r3, #1
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <find_volume+0xb4>
 8002440:	2303      	movs	r3, #3
 8002442:	e1f1      	b.n	8002828 <find_volume+0x498>
 8002444:	79fb      	ldrb	r3, [r7, #7]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d007      	beq.n	800245a <find_volume+0xca>
 800244a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800244e:	f003 0304 	and.w	r3, r3, #4
 8002452:	2b00      	cmp	r3, #0
 8002454:	d001      	beq.n	800245a <find_volume+0xca>
 8002456:	230a      	movs	r3, #10
 8002458:	e1e6      	b.n	8002828 <find_volume+0x498>
 800245a:	2300      	movs	r3, #0
 800245c:	653b      	str	r3, [r7, #80]	; 0x50
 800245e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002460:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002462:	f7ff ff3f 	bl	80022e4 <check_fs>
 8002466:	4603      	mov	r3, r0
 8002468:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 800246c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002470:	2b02      	cmp	r3, #2
 8002472:	d14b      	bne.n	800250c <find_volume+0x17c>
 8002474:	2300      	movs	r3, #0
 8002476:	643b      	str	r3, [r7, #64]	; 0x40
 8002478:	e01f      	b.n	80024ba <find_volume+0x12a>
 800247a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800247c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002480:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002482:	011b      	lsls	r3, r3, #4
 8002484:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8002488:	4413      	add	r3, r2
 800248a:	633b      	str	r3, [r7, #48]	; 0x30
 800248c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800248e:	3304      	adds	r3, #4
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d006      	beq.n	80024a4 <find_volume+0x114>
 8002496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002498:	3308      	adds	r3, #8
 800249a:	4618      	mov	r0, r3
 800249c:	f7fe fd9c 	bl	8000fd8 <ld_dword>
 80024a0:	4602      	mov	r2, r0
 80024a2:	e000      	b.n	80024a6 <find_volume+0x116>
 80024a4:	2200      	movs	r2, #0
 80024a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80024ae:	440b      	add	r3, r1
 80024b0:	f843 2c44 	str.w	r2, [r3, #-68]
 80024b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024b6:	3301      	adds	r3, #1
 80024b8:	643b      	str	r3, [r7, #64]	; 0x40
 80024ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024bc:	2b03      	cmp	r3, #3
 80024be:	d9dc      	bls.n	800247a <find_volume+0xea>
 80024c0:	2300      	movs	r3, #0
 80024c2:	643b      	str	r3, [r7, #64]	; 0x40
 80024c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d002      	beq.n	80024d0 <find_volume+0x140>
 80024ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024cc:	3b01      	subs	r3, #1
 80024ce:	643b      	str	r3, [r7, #64]	; 0x40
 80024d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80024d8:	4413      	add	r3, r2
 80024da:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80024de:	653b      	str	r3, [r7, #80]	; 0x50
 80024e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d005      	beq.n	80024f2 <find_volume+0x162>
 80024e6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80024e8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80024ea:	f7ff fefb 	bl	80022e4 <check_fs>
 80024ee:	4603      	mov	r3, r0
 80024f0:	e000      	b.n	80024f4 <find_volume+0x164>
 80024f2:	2303      	movs	r3, #3
 80024f4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 80024f8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d905      	bls.n	800250c <find_volume+0x17c>
 8002500:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002502:	3301      	adds	r3, #1
 8002504:	643b      	str	r3, [r7, #64]	; 0x40
 8002506:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002508:	2b03      	cmp	r3, #3
 800250a:	d9e1      	bls.n	80024d0 <find_volume+0x140>
 800250c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002510:	2b04      	cmp	r3, #4
 8002512:	d101      	bne.n	8002518 <find_volume+0x188>
 8002514:	2301      	movs	r3, #1
 8002516:	e187      	b.n	8002828 <find_volume+0x498>
 8002518:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800251c:	2b01      	cmp	r3, #1
 800251e:	d901      	bls.n	8002524 <find_volume+0x194>
 8002520:	230d      	movs	r3, #13
 8002522:	e181      	b.n	8002828 <find_volume+0x498>
 8002524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002526:	3330      	adds	r3, #48	; 0x30
 8002528:	330b      	adds	r3, #11
 800252a:	4618      	mov	r0, r3
 800252c:	f7fe fd3c 	bl	8000fa8 <ld_word>
 8002530:	4603      	mov	r3, r0
 8002532:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002536:	d001      	beq.n	800253c <find_volume+0x1ac>
 8002538:	230d      	movs	r3, #13
 800253a:	e175      	b.n	8002828 <find_volume+0x498>
 800253c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800253e:	3330      	adds	r3, #48	; 0x30
 8002540:	3316      	adds	r3, #22
 8002542:	4618      	mov	r0, r3
 8002544:	f7fe fd30 	bl	8000fa8 <ld_word>
 8002548:	4603      	mov	r3, r0
 800254a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800254c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800254e:	2b00      	cmp	r3, #0
 8002550:	d106      	bne.n	8002560 <find_volume+0x1d0>
 8002552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002554:	3330      	adds	r3, #48	; 0x30
 8002556:	3324      	adds	r3, #36	; 0x24
 8002558:	4618      	mov	r0, r3
 800255a:	f7fe fd3d 	bl	8000fd8 <ld_dword>
 800255e:	64f8      	str	r0, [r7, #76]	; 0x4c
 8002560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002562:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002564:	619a      	str	r2, [r3, #24]
 8002566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002568:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800256c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800256e:	709a      	strb	r2, [r3, #2]
 8002570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002572:	789b      	ldrb	r3, [r3, #2]
 8002574:	2b01      	cmp	r3, #1
 8002576:	d005      	beq.n	8002584 <find_volume+0x1f4>
 8002578:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800257a:	789b      	ldrb	r3, [r3, #2]
 800257c:	2b02      	cmp	r3, #2
 800257e:	d001      	beq.n	8002584 <find_volume+0x1f4>
 8002580:	230d      	movs	r3, #13
 8002582:	e151      	b.n	8002828 <find_volume+0x498>
 8002584:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002586:	789b      	ldrb	r3, [r3, #2]
 8002588:	461a      	mov	r2, r3
 800258a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800258c:	fb02 f303 	mul.w	r3, r2, r3
 8002590:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002594:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002598:	b29a      	uxth	r2, r3
 800259a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800259c:	815a      	strh	r2, [r3, #10]
 800259e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025a0:	895b      	ldrh	r3, [r3, #10]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d008      	beq.n	80025b8 <find_volume+0x228>
 80025a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025a8:	895b      	ldrh	r3, [r3, #10]
 80025aa:	461a      	mov	r2, r3
 80025ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025ae:	895b      	ldrh	r3, [r3, #10]
 80025b0:	3b01      	subs	r3, #1
 80025b2:	4013      	ands	r3, r2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d001      	beq.n	80025bc <find_volume+0x22c>
 80025b8:	230d      	movs	r3, #13
 80025ba:	e135      	b.n	8002828 <find_volume+0x498>
 80025bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025be:	3330      	adds	r3, #48	; 0x30
 80025c0:	3311      	adds	r3, #17
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7fe fcf0 	bl	8000fa8 <ld_word>
 80025c8:	4603      	mov	r3, r0
 80025ca:	461a      	mov	r2, r3
 80025cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025ce:	811a      	strh	r2, [r3, #8]
 80025d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025d2:	891b      	ldrh	r3, [r3, #8]
 80025d4:	f003 030f 	and.w	r3, r3, #15
 80025d8:	b29b      	uxth	r3, r3
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <find_volume+0x252>
 80025de:	230d      	movs	r3, #13
 80025e0:	e122      	b.n	8002828 <find_volume+0x498>
 80025e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025e4:	3330      	adds	r3, #48	; 0x30
 80025e6:	3313      	adds	r3, #19
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7fe fcdd 	bl	8000fa8 <ld_word>
 80025ee:	4603      	mov	r3, r0
 80025f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80025f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d106      	bne.n	8002606 <find_volume+0x276>
 80025f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025fa:	3330      	adds	r3, #48	; 0x30
 80025fc:	3320      	adds	r3, #32
 80025fe:	4618      	mov	r0, r3
 8002600:	f7fe fcea 	bl	8000fd8 <ld_dword>
 8002604:	64b8      	str	r0, [r7, #72]	; 0x48
 8002606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002608:	3330      	adds	r3, #48	; 0x30
 800260a:	330e      	adds	r3, #14
 800260c:	4618      	mov	r0, r3
 800260e:	f7fe fccb 	bl	8000fa8 <ld_word>
 8002612:	4603      	mov	r3, r0
 8002614:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8002616:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002618:	2b00      	cmp	r3, #0
 800261a:	d101      	bne.n	8002620 <find_volume+0x290>
 800261c:	230d      	movs	r3, #13
 800261e:	e103      	b.n	8002828 <find_volume+0x498>
 8002620:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002622:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002624:	4413      	add	r3, r2
 8002626:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002628:	8912      	ldrh	r2, [r2, #8]
 800262a:	0912      	lsrs	r2, r2, #4
 800262c:	b292      	uxth	r2, r2
 800262e:	4413      	add	r3, r2
 8002630:	62bb      	str	r3, [r7, #40]	; 0x28
 8002632:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002636:	429a      	cmp	r2, r3
 8002638:	d201      	bcs.n	800263e <find_volume+0x2ae>
 800263a:	230d      	movs	r3, #13
 800263c:	e0f4      	b.n	8002828 <find_volume+0x498>
 800263e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002646:	8952      	ldrh	r2, [r2, #10]
 8002648:	fbb3 f3f2 	udiv	r3, r3, r2
 800264c:	627b      	str	r3, [r7, #36]	; 0x24
 800264e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002650:	2b00      	cmp	r3, #0
 8002652:	d103      	bne.n	800265c <find_volume+0x2cc>
 8002654:	230d      	movs	r3, #13
 8002656:	e0e7      	b.n	8002828 <find_volume+0x498>
 8002658:	200000a4 	.word	0x200000a4
 800265c:	2300      	movs	r3, #0
 800265e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8002662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002664:	4a72      	ldr	r2, [pc, #456]	; (8002830 <find_volume+0x4a0>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d802      	bhi.n	8002670 <find_volume+0x2e0>
 800266a:	2303      	movs	r3, #3
 800266c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8002670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002672:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8002676:	4293      	cmp	r3, r2
 8002678:	d802      	bhi.n	8002680 <find_volume+0x2f0>
 800267a:	2302      	movs	r3, #2
 800267c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8002680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002682:	f640 72f5 	movw	r2, #4085	; 0xff5
 8002686:	4293      	cmp	r3, r2
 8002688:	d802      	bhi.n	8002690 <find_volume+0x300>
 800268a:	2301      	movs	r3, #1
 800268c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8002690:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002694:	2b00      	cmp	r3, #0
 8002696:	d101      	bne.n	800269c <find_volume+0x30c>
 8002698:	230d      	movs	r3, #13
 800269a:	e0c5      	b.n	8002828 <find_volume+0x498>
 800269c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269e:	1c9a      	adds	r2, r3, #2
 80026a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026a2:	615a      	str	r2, [r3, #20]
 80026a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026a6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80026a8:	61da      	str	r2, [r3, #28]
 80026aa:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80026ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80026ae:	441a      	add	r2, r3
 80026b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026b2:	621a      	str	r2, [r3, #32]
 80026b4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80026b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026b8:	441a      	add	r2, r3
 80026ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026bc:	629a      	str	r2, [r3, #40]	; 0x28
 80026be:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80026c2:	2b03      	cmp	r3, #3
 80026c4:	d11e      	bne.n	8002704 <find_volume+0x374>
 80026c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026c8:	3330      	adds	r3, #48	; 0x30
 80026ca:	332a      	adds	r3, #42	; 0x2a
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7fe fc6b 	bl	8000fa8 <ld_word>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <find_volume+0x34c>
 80026d8:	230d      	movs	r3, #13
 80026da:	e0a5      	b.n	8002828 <find_volume+0x498>
 80026dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026de:	891b      	ldrh	r3, [r3, #8]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d001      	beq.n	80026e8 <find_volume+0x358>
 80026e4:	230d      	movs	r3, #13
 80026e6:	e09f      	b.n	8002828 <find_volume+0x498>
 80026e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026ea:	3330      	adds	r3, #48	; 0x30
 80026ec:	332c      	adds	r3, #44	; 0x2c
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7fe fc72 	bl	8000fd8 <ld_dword>
 80026f4:	4602      	mov	r2, r0
 80026f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026f8:	625a      	str	r2, [r3, #36]	; 0x24
 80026fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026fc:	695b      	ldr	r3, [r3, #20]
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	647b      	str	r3, [r7, #68]	; 0x44
 8002702:	e01f      	b.n	8002744 <find_volume+0x3b4>
 8002704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002706:	891b      	ldrh	r3, [r3, #8]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d101      	bne.n	8002710 <find_volume+0x380>
 800270c:	230d      	movs	r3, #13
 800270e:	e08b      	b.n	8002828 <find_volume+0x498>
 8002710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002712:	6a1a      	ldr	r2, [r3, #32]
 8002714:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002716:	441a      	add	r2, r3
 8002718:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800271a:	625a      	str	r2, [r3, #36]	; 0x24
 800271c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002720:	2b02      	cmp	r3, #2
 8002722:	d103      	bne.n	800272c <find_volume+0x39c>
 8002724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002726:	695b      	ldr	r3, [r3, #20]
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	e00a      	b.n	8002742 <find_volume+0x3b2>
 800272c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800272e:	695a      	ldr	r2, [r3, #20]
 8002730:	4613      	mov	r3, r2
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	4413      	add	r3, r2
 8002736:	085a      	lsrs	r2, r3, #1
 8002738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800273a:	695b      	ldr	r3, [r3, #20]
 800273c:	f003 0301 	and.w	r3, r3, #1
 8002740:	4413      	add	r3, r2
 8002742:	647b      	str	r3, [r7, #68]	; 0x44
 8002744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002746:	699a      	ldr	r2, [r3, #24]
 8002748:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800274a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800274e:	0a5b      	lsrs	r3, r3, #9
 8002750:	429a      	cmp	r2, r3
 8002752:	d201      	bcs.n	8002758 <find_volume+0x3c8>
 8002754:	230d      	movs	r3, #13
 8002756:	e067      	b.n	8002828 <find_volume+0x498>
 8002758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800275a:	f04f 32ff 	mov.w	r2, #4294967295
 800275e:	611a      	str	r2, [r3, #16]
 8002760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002762:	691a      	ldr	r2, [r3, #16]
 8002764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002766:	60da      	str	r2, [r3, #12]
 8002768:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800276a:	2280      	movs	r2, #128	; 0x80
 800276c:	711a      	strb	r2, [r3, #4]
 800276e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002772:	2b03      	cmp	r3, #3
 8002774:	d149      	bne.n	800280a <find_volume+0x47a>
 8002776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002778:	3330      	adds	r3, #48	; 0x30
 800277a:	3330      	adds	r3, #48	; 0x30
 800277c:	4618      	mov	r0, r3
 800277e:	f7fe fc13 	bl	8000fa8 <ld_word>
 8002782:	4603      	mov	r3, r0
 8002784:	2b01      	cmp	r3, #1
 8002786:	d140      	bne.n	800280a <find_volume+0x47a>
 8002788:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800278a:	3301      	adds	r3, #1
 800278c:	4619      	mov	r1, r3
 800278e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002790:	f7fe fd8f 	bl	80012b2 <move_window>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d137      	bne.n	800280a <find_volume+0x47a>
 800279a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800279c:	2200      	movs	r2, #0
 800279e:	711a      	strb	r2, [r3, #4]
 80027a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027a2:	3330      	adds	r3, #48	; 0x30
 80027a4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7fe fbfd 	bl	8000fa8 <ld_word>
 80027ae:	4603      	mov	r3, r0
 80027b0:	461a      	mov	r2, r3
 80027b2:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d127      	bne.n	800280a <find_volume+0x47a>
 80027ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027bc:	3330      	adds	r3, #48	; 0x30
 80027be:	4618      	mov	r0, r3
 80027c0:	f7fe fc0a 	bl	8000fd8 <ld_dword>
 80027c4:	4602      	mov	r2, r0
 80027c6:	4b1b      	ldr	r3, [pc, #108]	; (8002834 <find_volume+0x4a4>)
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d11e      	bne.n	800280a <find_volume+0x47a>
 80027cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ce:	3330      	adds	r3, #48	; 0x30
 80027d0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7fe fbff 	bl	8000fd8 <ld_dword>
 80027da:	4602      	mov	r2, r0
 80027dc:	4b16      	ldr	r3, [pc, #88]	; (8002838 <find_volume+0x4a8>)
 80027de:	429a      	cmp	r2, r3
 80027e0:	d113      	bne.n	800280a <find_volume+0x47a>
 80027e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027e4:	3330      	adds	r3, #48	; 0x30
 80027e6:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7fe fbf4 	bl	8000fd8 <ld_dword>
 80027f0:	4602      	mov	r2, r0
 80027f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027f4:	611a      	str	r2, [r3, #16]
 80027f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027f8:	3330      	adds	r3, #48	; 0x30
 80027fa:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80027fe:	4618      	mov	r0, r3
 8002800:	f7fe fbea 	bl	8000fd8 <ld_dword>
 8002804:	4602      	mov	r2, r0
 8002806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002808:	60da      	str	r2, [r3, #12]
 800280a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800280c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8002810:	701a      	strb	r2, [r3, #0]
 8002812:	4b0a      	ldr	r3, [pc, #40]	; (800283c <find_volume+0x4ac>)
 8002814:	881b      	ldrh	r3, [r3, #0]
 8002816:	3301      	adds	r3, #1
 8002818:	b29a      	uxth	r2, r3
 800281a:	4b08      	ldr	r3, [pc, #32]	; (800283c <find_volume+0x4ac>)
 800281c:	801a      	strh	r2, [r3, #0]
 800281e:	4b07      	ldr	r3, [pc, #28]	; (800283c <find_volume+0x4ac>)
 8002820:	881a      	ldrh	r2, [r3, #0]
 8002822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002824:	80da      	strh	r2, [r3, #6]
 8002826:	2300      	movs	r3, #0
 8002828:	4618      	mov	r0, r3
 800282a:	3758      	adds	r7, #88	; 0x58
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	0ffffff5 	.word	0x0ffffff5
 8002834:	41615252 	.word	0x41615252
 8002838:	61417272 	.word	0x61417272
 800283c:	200000a8 	.word	0x200000a8

08002840 <validate>:
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	6039      	str	r1, [r7, #0]
 800284a:	2309      	movs	r3, #9
 800284c:	73fb      	strb	r3, [r7, #15]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d01c      	beq.n	800288e <validate+0x4e>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d018      	beq.n	800288e <validate+0x4e>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d013      	beq.n	800288e <validate+0x4e>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	889a      	ldrh	r2, [r3, #4]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	88db      	ldrh	r3, [r3, #6]
 8002870:	429a      	cmp	r2, r3
 8002872:	d10c      	bne.n	800288e <validate+0x4e>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	785b      	ldrb	r3, [r3, #1]
 800287a:	4618      	mov	r0, r3
 800287c:	f7fe f8c8 	bl	8000a10 <disk_status>
 8002880:	4603      	mov	r3, r0
 8002882:	f003 0301 	and.w	r3, r3, #1
 8002886:	2b00      	cmp	r3, #0
 8002888:	d101      	bne.n	800288e <validate+0x4e>
 800288a:	2300      	movs	r3, #0
 800288c:	73fb      	strb	r3, [r7, #15]
 800288e:	7bfb      	ldrb	r3, [r7, #15]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d102      	bne.n	800289a <validate+0x5a>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	e000      	b.n	800289c <validate+0x5c>
 800289a:	2300      	movs	r3, #0
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	6013      	str	r3, [r2, #0]
 80028a0:	7bfb      	ldrb	r3, [r7, #15]
 80028a2:	4618      	mov	r0, r3
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
	...

080028ac <f_mount>:
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b088      	sub	sp, #32
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	4613      	mov	r3, r2
 80028b8:	71fb      	strb	r3, [r7, #7]
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	613b      	str	r3, [r7, #16]
 80028be:	f107 0310 	add.w	r3, r7, #16
 80028c2:	4618      	mov	r0, r3
 80028c4:	f7ff fcc9 	bl	800225a <get_ldnumber>
 80028c8:	61f8      	str	r0, [r7, #28]
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	da01      	bge.n	80028d4 <f_mount+0x28>
 80028d0:	230b      	movs	r3, #11
 80028d2:	e025      	b.n	8002920 <f_mount+0x74>
 80028d4:	4a14      	ldr	r2, [pc, #80]	; (8002928 <f_mount+0x7c>)
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028dc:	61bb      	str	r3, [r7, #24]
 80028de:	69bb      	ldr	r3, [r7, #24]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d002      	beq.n	80028ea <f_mount+0x3e>
 80028e4:	69bb      	ldr	r3, [r7, #24]
 80028e6:	2200      	movs	r2, #0
 80028e8:	701a      	strb	r2, [r3, #0]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d002      	beq.n	80028f6 <f_mount+0x4a>
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2200      	movs	r2, #0
 80028f4:	701a      	strb	r2, [r3, #0]
 80028f6:	68fa      	ldr	r2, [r7, #12]
 80028f8:	490b      	ldr	r1, [pc, #44]	; (8002928 <f_mount+0x7c>)
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8002900:	79fb      	ldrb	r3, [r7, #7]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d101      	bne.n	800290a <f_mount+0x5e>
 8002906:	2300      	movs	r3, #0
 8002908:	e00a      	b.n	8002920 <f_mount+0x74>
 800290a:	f107 010c 	add.w	r1, r7, #12
 800290e:	f107 0308 	add.w	r3, r7, #8
 8002912:	2200      	movs	r2, #0
 8002914:	4618      	mov	r0, r3
 8002916:	f7ff fd3b 	bl	8002390 <find_volume>
 800291a:	4603      	mov	r3, r0
 800291c:	75fb      	strb	r3, [r7, #23]
 800291e:	7dfb      	ldrb	r3, [r7, #23]
 8002920:	4618      	mov	r0, r3
 8002922:	3720      	adds	r7, #32
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}
 8002928:	200000a4 	.word	0x200000a4

0800292c <f_open>:
 800292c:	b590      	push	{r4, r7, lr}
 800292e:	b099      	sub	sp, #100	; 0x64
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	4613      	mov	r3, r2
 8002938:	71fb      	strb	r3, [r7, #7]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d101      	bne.n	8002944 <f_open+0x18>
 8002940:	2309      	movs	r3, #9
 8002942:	e172      	b.n	8002c2a <f_open+0x2fe>
 8002944:	79fb      	ldrb	r3, [r7, #7]
 8002946:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800294a:	71fb      	strb	r3, [r7, #7]
 800294c:	79fa      	ldrb	r2, [r7, #7]
 800294e:	f107 0114 	add.w	r1, r7, #20
 8002952:	f107 0308 	add.w	r3, r7, #8
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff fd1a 	bl	8002390 <find_volume>
 800295c:	4603      	mov	r3, r0
 800295e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002962:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002966:	2b00      	cmp	r3, #0
 8002968:	f040 8156 	bne.w	8002c18 <f_open+0x2ec>
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	61bb      	str	r3, [r7, #24]
 8002970:	68ba      	ldr	r2, [r7, #8]
 8002972:	f107 0318 	add.w	r3, r7, #24
 8002976:	4611      	mov	r1, r2
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff fbff 	bl	800217c <follow_path>
 800297e:	4603      	mov	r3, r0
 8002980:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002984:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002988:	2b00      	cmp	r3, #0
 800298a:	d107      	bne.n	800299c <f_open+0x70>
 800298c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8002990:	b25b      	sxtb	r3, r3
 8002992:	2b00      	cmp	r3, #0
 8002994:	da02      	bge.n	800299c <f_open+0x70>
 8002996:	2306      	movs	r3, #6
 8002998:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800299c:	79fb      	ldrb	r3, [r7, #7]
 800299e:	f003 031c 	and.w	r3, r3, #28
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d073      	beq.n	8002a8e <f_open+0x162>
 80029a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d010      	beq.n	80029d0 <f_open+0xa4>
 80029ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80029b2:	2b04      	cmp	r3, #4
 80029b4:	d107      	bne.n	80029c6 <f_open+0x9a>
 80029b6:	f107 0318 	add.w	r3, r7, #24
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7ff fa86 	bl	8001ecc <dir_register>
 80029c0:	4603      	mov	r3, r0
 80029c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80029c6:	79fb      	ldrb	r3, [r7, #7]
 80029c8:	f043 0308 	orr.w	r3, r3, #8
 80029cc:	71fb      	strb	r3, [r7, #7]
 80029ce:	e010      	b.n	80029f2 <f_open+0xc6>
 80029d0:	7fbb      	ldrb	r3, [r7, #30]
 80029d2:	f003 0311 	and.w	r3, r3, #17
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d003      	beq.n	80029e2 <f_open+0xb6>
 80029da:	2307      	movs	r3, #7
 80029dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80029e0:	e007      	b.n	80029f2 <f_open+0xc6>
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	f003 0304 	and.w	r3, r3, #4
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d002      	beq.n	80029f2 <f_open+0xc6>
 80029ec:	2308      	movs	r3, #8
 80029ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80029f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d163      	bne.n	8002ac2 <f_open+0x196>
 80029fa:	79fb      	ldrb	r3, [r7, #7]
 80029fc:	f003 0308 	and.w	r3, r3, #8
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d05e      	beq.n	8002ac2 <f_open+0x196>
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a08:	4611      	mov	r1, r2
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7ff f96d 	bl	8001cea <ld_clust>
 8002a10:	6538      	str	r0, [r7, #80]	; 0x50
 8002a12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a14:	f103 040e 	add.w	r4, r3, #14
 8002a18:	f7fe fabc 	bl	8000f94 <get_fattime>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4620      	mov	r0, r4
 8002a22:	f7fe fb17 	bl	8001054 <st_dword>
 8002a26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a28:	330b      	adds	r3, #11
 8002a2a:	2220      	movs	r2, #32
 8002a2c:	701a      	strb	r2, [r3, #0]
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002a32:	2200      	movs	r2, #0
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff f977 	bl	8001d28 <st_clust>
 8002a3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a3c:	331c      	adds	r3, #28
 8002a3e:	2100      	movs	r1, #0
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7fe fb07 	bl	8001054 <st_dword>
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	2201      	movs	r2, #1
 8002a4a:	70da      	strb	r2, [r3, #3]
 8002a4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d037      	beq.n	8002ac2 <f_open+0x196>
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a58:	f107 0318 	add.w	r3, r7, #24
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7fe fe6c 	bl	800173e <remove_chain>
 8002a66:	4603      	mov	r3, r0
 8002a68:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002a6c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d126      	bne.n	8002ac2 <f_open+0x196>
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7fe fc1a 	bl	80012b2 <move_window>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002a88:	3a01      	subs	r2, #1
 8002a8a:	60da      	str	r2, [r3, #12]
 8002a8c:	e019      	b.n	8002ac2 <f_open+0x196>
 8002a8e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d115      	bne.n	8002ac2 <f_open+0x196>
 8002a96:	7fbb      	ldrb	r3, [r7, #30]
 8002a98:	f003 0310 	and.w	r3, r3, #16
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d003      	beq.n	8002aa8 <f_open+0x17c>
 8002aa0:	2304      	movs	r3, #4
 8002aa2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002aa6:	e00c      	b.n	8002ac2 <f_open+0x196>
 8002aa8:	79fb      	ldrb	r3, [r7, #7]
 8002aaa:	f003 0302 	and.w	r3, r3, #2
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d007      	beq.n	8002ac2 <f_open+0x196>
 8002ab2:	7fbb      	ldrb	r3, [r7, #30]
 8002ab4:	f003 0301 	and.w	r3, r3, #1
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d002      	beq.n	8002ac2 <f_open+0x196>
 8002abc:	2307      	movs	r3, #7
 8002abe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002ac2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d10f      	bne.n	8002aea <f_open+0x1be>
 8002aca:	79fb      	ldrb	r3, [r7, #7]
 8002acc:	f003 0308 	and.w	r3, r3, #8
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d003      	beq.n	8002adc <f_open+0x1b0>
 8002ad4:	79fb      	ldrb	r3, [r7, #7]
 8002ad6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ada:	71fb      	strb	r3, [r7, #7]
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	621a      	str	r2, [r3, #32]
 8002ae4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	625a      	str	r2, [r3, #36]	; 0x24
 8002aea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f040 8092 	bne.w	8002c18 <f_open+0x2ec>
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002af8:	4611      	mov	r1, r2
 8002afa:	4618      	mov	r0, r3
 8002afc:	f7ff f8f5 	bl	8001cea <ld_clust>
 8002b00:	4602      	mov	r2, r0
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	609a      	str	r2, [r3, #8]
 8002b06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b08:	331c      	adds	r3, #28
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f7fe fa64 	bl	8000fd8 <ld_dword>
 8002b10:	4602      	mov	r2, r0
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	60da      	str	r2, [r3, #12]
 8002b16:	697a      	ldr	r2, [r7, #20]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	601a      	str	r2, [r3, #0]
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	88da      	ldrh	r2, [r3, #6]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	809a      	strh	r2, [r3, #4]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	79fa      	ldrb	r2, [r7, #7]
 8002b28:	741a      	strb	r2, [r3, #16]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	745a      	strb	r2, [r3, #17]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2200      	movs	r2, #0
 8002b34:	61da      	str	r2, [r3, #28]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	615a      	str	r2, [r3, #20]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	3328      	adds	r3, #40	; 0x28
 8002b40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b44:	2100      	movs	r1, #0
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7fe fad1 	bl	80010ee <mem_set>
 8002b4c:	79fb      	ldrb	r3, [r7, #7]
 8002b4e:	f003 0320 	and.w	r3, r3, #32
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d060      	beq.n	8002c18 <f_open+0x2ec>
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d05c      	beq.n	8002c18 <f_open+0x2ec>
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	68da      	ldr	r2, [r3, #12]
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	615a      	str	r2, [r3, #20]
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	895b      	ldrh	r3, [r3, #10]
 8002b6a:	025b      	lsls	r3, r3, #9
 8002b6c:	64bb      	str	r3, [r7, #72]	; 0x48
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	65bb      	str	r3, [r7, #88]	; 0x58
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	657b      	str	r3, [r7, #84]	; 0x54
 8002b7a:	e016      	b.n	8002baa <f_open+0x27e>
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7fe fc50 	bl	8001426 <get_fat>
 8002b86:	65b8      	str	r0, [r7, #88]	; 0x58
 8002b88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d802      	bhi.n	8002b94 <f_open+0x268>
 8002b8e:	2302      	movs	r3, #2
 8002b90:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002b94:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b9a:	d102      	bne.n	8002ba2 <f_open+0x276>
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002ba2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002ba4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ba6:	1ad3      	subs	r3, r2, r3
 8002ba8:	657b      	str	r3, [r7, #84]	; 0x54
 8002baa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d103      	bne.n	8002bba <f_open+0x28e>
 8002bb2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002bb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d8e0      	bhi.n	8002b7c <f_open+0x250>
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002bbe:	619a      	str	r2, [r3, #24]
 8002bc0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d127      	bne.n	8002c18 <f_open+0x2ec>
 8002bc8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002bca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d022      	beq.n	8002c18 <f_open+0x2ec>
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7fe fc06 	bl	80013e8 <clst2sect>
 8002bdc:	6478      	str	r0, [r7, #68]	; 0x44
 8002bde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d103      	bne.n	8002bec <f_open+0x2c0>
 8002be4:	2302      	movs	r3, #2
 8002be6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002bea:	e015      	b.n	8002c18 <f_open+0x2ec>
 8002bec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002bee:	0a5a      	lsrs	r2, r3, #9
 8002bf0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002bf2:	441a      	add	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	61da      	str	r2, [r3, #28]
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	7858      	ldrb	r0, [r3, #1]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	69da      	ldr	r2, [r3, #28]
 8002c06:	2301      	movs	r3, #1
 8002c08:	f7fd ff18 	bl	8000a3c <disk_read>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d002      	beq.n	8002c18 <f_open+0x2ec>
 8002c12:	2301      	movs	r3, #1
 8002c14:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002c18:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d002      	beq.n	8002c26 <f_open+0x2fa>
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2200      	movs	r2, #0
 8002c24:	601a      	str	r2, [r3, #0]
 8002c26:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3764      	adds	r7, #100	; 0x64
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd90      	pop	{r4, r7, pc}

08002c32 <f_read>:
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b08e      	sub	sp, #56	; 0x38
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	60f8      	str	r0, [r7, #12]
 8002c3a:	60b9      	str	r1, [r7, #8]
 8002c3c:	607a      	str	r2, [r7, #4]
 8002c3e:	603b      	str	r3, [r7, #0]
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	627b      	str	r3, [r7, #36]	; 0x24
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	2200      	movs	r2, #0
 8002c48:	601a      	str	r2, [r3, #0]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	f107 0214 	add.w	r2, r7, #20
 8002c50:	4611      	mov	r1, r2
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7ff fdf4 	bl	8002840 <validate>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002c5e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d107      	bne.n	8002c76 <f_read+0x44>
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	7c5b      	ldrb	r3, [r3, #17]
 8002c6a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002c6e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d002      	beq.n	8002c7c <f_read+0x4a>
 8002c76:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002c7a:	e109      	b.n	8002e90 <f_read+0x25e>
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	7c1b      	ldrb	r3, [r3, #16]
 8002c80:	f003 0301 	and.w	r3, r3, #1
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d101      	bne.n	8002c8c <f_read+0x5a>
 8002c88:	2307      	movs	r3, #7
 8002c8a:	e101      	b.n	8002e90 <f_read+0x25e>
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	68da      	ldr	r2, [r3, #12]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	695b      	ldr	r3, [r3, #20]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	623b      	str	r3, [r7, #32]
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	6a3b      	ldr	r3, [r7, #32]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	f240 80f2 	bls.w	8002e86 <f_read+0x254>
 8002ca2:	6a3b      	ldr	r3, [r7, #32]
 8002ca4:	607b      	str	r3, [r7, #4]
 8002ca6:	e0ee      	b.n	8002e86 <f_read+0x254>
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	695b      	ldr	r3, [r3, #20]
 8002cac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	f040 80ba 	bne.w	8002e2a <f_read+0x1f8>
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	695b      	ldr	r3, [r3, #20]
 8002cba:	0a5b      	lsrs	r3, r3, #9
 8002cbc:	697a      	ldr	r2, [r7, #20]
 8002cbe:	8952      	ldrh	r2, [r2, #10]
 8002cc0:	3a01      	subs	r2, #1
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	61fb      	str	r3, [r7, #28]
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d123      	bne.n	8002d14 <f_read+0xe2>
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	695b      	ldr	r3, [r3, #20]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d103      	bne.n	8002cdc <f_read+0xaa>
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	633b      	str	r3, [r7, #48]	; 0x30
 8002cda:	e007      	b.n	8002cec <f_read+0xba>
 8002cdc:	68fa      	ldr	r2, [r7, #12]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	699b      	ldr	r3, [r3, #24]
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	4610      	mov	r0, r2
 8002ce6:	f7fe fb9e 	bl	8001426 <get_fat>
 8002cea:	6338      	str	r0, [r7, #48]	; 0x30
 8002cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d804      	bhi.n	8002cfc <f_read+0xca>
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	745a      	strb	r2, [r3, #17]
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	e0c9      	b.n	8002e90 <f_read+0x25e>
 8002cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d02:	d104      	bne.n	8002d0e <f_read+0xdc>
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2201      	movs	r2, #1
 8002d08:	745a      	strb	r2, [r3, #17]
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e0c0      	b.n	8002e90 <f_read+0x25e>
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d12:	619a      	str	r2, [r3, #24]
 8002d14:	697a      	ldr	r2, [r7, #20]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	699b      	ldr	r3, [r3, #24]
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	4610      	mov	r0, r2
 8002d1e:	f7fe fb63 	bl	80013e8 <clst2sect>
 8002d22:	61b8      	str	r0, [r7, #24]
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d104      	bne.n	8002d34 <f_read+0x102>
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2202      	movs	r2, #2
 8002d2e:	745a      	strb	r2, [r3, #17]
 8002d30:	2302      	movs	r3, #2
 8002d32:	e0ad      	b.n	8002e90 <f_read+0x25e>
 8002d34:	69ba      	ldr	r2, [r7, #24]
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	4413      	add	r3, r2
 8002d3a:	61bb      	str	r3, [r7, #24]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	0a5b      	lsrs	r3, r3, #9
 8002d40:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d039      	beq.n	8002dbc <f_read+0x18a>
 8002d48:	69fa      	ldr	r2, [r7, #28]
 8002d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d4c:	4413      	add	r3, r2
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	8952      	ldrh	r2, [r2, #10]
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d905      	bls.n	8002d62 <f_read+0x130>
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	895b      	ldrh	r3, [r3, #10]
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	62bb      	str	r3, [r7, #40]	; 0x28
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	7858      	ldrb	r0, [r3, #1]
 8002d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002d6c:	f7fd fe66 	bl	8000a3c <disk_read>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d004      	beq.n	8002d80 <f_read+0x14e>
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	745a      	strb	r2, [r3, #17]
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e087      	b.n	8002e90 <f_read+0x25e>
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	7c1b      	ldrb	r3, [r3, #16]
 8002d84:	b25b      	sxtb	r3, r3
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	da14      	bge.n	8002db4 <f_read+0x182>
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	69da      	ldr	r2, [r3, #28]
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d90d      	bls.n	8002db4 <f_read+0x182>
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	69da      	ldr	r2, [r3, #28]
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	025b      	lsls	r3, r3, #9
 8002da2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002da4:	18d0      	adds	r0, r2, r3
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	3328      	adds	r3, #40	; 0x28
 8002daa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002dae:	4619      	mov	r1, r3
 8002db0:	f7fe f97c 	bl	80010ac <mem_cpy>
 8002db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002db6:	025b      	lsls	r3, r3, #9
 8002db8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002dba:	e050      	b.n	8002e5e <f_read+0x22c>
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	69db      	ldr	r3, [r3, #28]
 8002dc0:	69ba      	ldr	r2, [r7, #24]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d02e      	beq.n	8002e24 <f_read+0x1f2>
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	7c1b      	ldrb	r3, [r3, #16]
 8002dca:	b25b      	sxtb	r3, r3
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	da18      	bge.n	8002e02 <f_read+0x1d0>
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	7858      	ldrb	r0, [r3, #1]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	69da      	ldr	r2, [r3, #28]
 8002dde:	2301      	movs	r3, #1
 8002de0:	f7fd fe96 	bl	8000b10 <disk_write>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d004      	beq.n	8002df4 <f_read+0x1c2>
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2201      	movs	r2, #1
 8002dee:	745a      	strb	r2, [r3, #17]
 8002df0:	2301      	movs	r3, #1
 8002df2:	e04d      	b.n	8002e90 <f_read+0x25e>
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	7c1b      	ldrb	r3, [r3, #16]
 8002df8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002dfc:	b2da      	uxtb	r2, r3
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	741a      	strb	r2, [r3, #16]
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	7858      	ldrb	r0, [r3, #1]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	69ba      	ldr	r2, [r7, #24]
 8002e10:	f7fd fe14 	bl	8000a3c <disk_read>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d004      	beq.n	8002e24 <f_read+0x1f2>
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	745a      	strb	r2, [r3, #17]
 8002e20:	2301      	movs	r3, #1
 8002e22:	e035      	b.n	8002e90 <f_read+0x25e>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	61da      	str	r2, [r3, #28]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e32:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8002e36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d901      	bls.n	8002e44 <f_read+0x212>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	695b      	ldr	r3, [r3, #20]
 8002e4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e52:	4413      	add	r3, r2
 8002e54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e56:	4619      	mov	r1, r3
 8002e58:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e5a:	f7fe f927 	bl	80010ac <mem_cpy>
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	607b      	str	r3, [r7, #4]
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e6c:	441a      	add	r2, r3
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	601a      	str	r2, [r3, #0]
 8002e72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e76:	4413      	add	r3, r2
 8002e78:	627b      	str	r3, [r7, #36]	; 0x24
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	695a      	ldr	r2, [r3, #20]
 8002e7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e80:	441a      	add	r2, r3
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	615a      	str	r2, [r3, #20]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	f47f af0d 	bne.w	8002ca8 <f_read+0x76>
 8002e8e:	2300      	movs	r3, #0
 8002e90:	4618      	mov	r0, r3
 8002e92:	3738      	adds	r7, #56	; 0x38
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <f_sync>:
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f107 0208 	add.w	r2, r7, #8
 8002ea6:	4611      	mov	r1, r2
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7ff fcc9 	bl	8002840 <validate>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	75fb      	strb	r3, [r7, #23]
 8002eb2:	7dfb      	ldrb	r3, [r7, #23]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d168      	bne.n	8002f8a <f_sync+0xf2>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	7c1b      	ldrb	r3, [r3, #16]
 8002ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d062      	beq.n	8002f8a <f_sync+0xf2>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	7c1b      	ldrb	r3, [r3, #16]
 8002ec8:	b25b      	sxtb	r3, r3
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	da15      	bge.n	8002efa <f_sync+0x62>
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	7858      	ldrb	r0, [r3, #1]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	69da      	ldr	r2, [r3, #28]
 8002edc:	2301      	movs	r3, #1
 8002ede:	f7fd fe17 	bl	8000b10 <disk_write>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d001      	beq.n	8002eec <f_sync+0x54>
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e04f      	b.n	8002f8c <f_sync+0xf4>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	7c1b      	ldrb	r3, [r3, #16]
 8002ef0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ef4:	b2da      	uxtb	r2, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	741a      	strb	r2, [r3, #16]
 8002efa:	f7fe f84b 	bl	8000f94 <get_fattime>
 8002efe:	6138      	str	r0, [r7, #16]
 8002f00:	68ba      	ldr	r2, [r7, #8]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a1b      	ldr	r3, [r3, #32]
 8002f06:	4619      	mov	r1, r3
 8002f08:	4610      	mov	r0, r2
 8002f0a:	f7fe f9d2 	bl	80012b2 <move_window>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	75fb      	strb	r3, [r7, #23]
 8002f12:	7dfb      	ldrb	r3, [r7, #23]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d138      	bne.n	8002f8a <f_sync+0xf2>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1c:	60fb      	str	r3, [r7, #12]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	330b      	adds	r3, #11
 8002f22:	781a      	ldrb	r2, [r3, #0]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	330b      	adds	r3, #11
 8002f28:	f042 0220 	orr.w	r2, r2, #32
 8002f2c:	b2d2      	uxtb	r2, r2
 8002f2e:	701a      	strb	r2, [r3, #0]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6818      	ldr	r0, [r3, #0]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	461a      	mov	r2, r3
 8002f3a:	68f9      	ldr	r1, [r7, #12]
 8002f3c:	f7fe fef4 	bl	8001d28 <st_clust>
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	f103 021c 	add.w	r2, r3, #28
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	4610      	mov	r0, r2
 8002f4e:	f7fe f881 	bl	8001054 <st_dword>
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	3316      	adds	r3, #22
 8002f56:	6939      	ldr	r1, [r7, #16]
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7fe f87b 	bl	8001054 <st_dword>
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	3312      	adds	r3, #18
 8002f62:	2100      	movs	r1, #0
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7fe f85a 	bl	800101e <st_word>
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	70da      	strb	r2, [r3, #3]
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	4618      	mov	r0, r3
 8002f74:	f7fe f9ca 	bl	800130c <sync_fs>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	75fb      	strb	r3, [r7, #23]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	7c1b      	ldrb	r3, [r3, #16]
 8002f80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f84:	b2da      	uxtb	r2, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	741a      	strb	r2, [r3, #16]
 8002f8a:	7dfb      	ldrb	r3, [r7, #23]
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3718      	adds	r7, #24
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <f_close>:
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	f7ff ff7b 	bl	8002e98 <f_sync>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	73fb      	strb	r3, [r7, #15]
 8002fa6:	7bfb      	ldrb	r3, [r7, #15]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d10e      	bne.n	8002fca <f_close+0x36>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f107 0208 	add.w	r2, r7, #8
 8002fb2:	4611      	mov	r1, r2
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7ff fc43 	bl	8002840 <validate>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	73fb      	strb	r3, [r7, #15]
 8002fbe:	7bfb      	ldrb	r3, [r7, #15]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d102      	bne.n	8002fca <f_close+0x36>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	601a      	str	r2, [r3, #0]
 8002fca:	7bfb      	ldrb	r3, [r7, #15]
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3710      	adds	r7, #16
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <f_opendir>:
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d101      	bne.n	8002fe8 <f_opendir+0x14>
 8002fe4:	2309      	movs	r3, #9
 8002fe6:	e04a      	b.n	800307e <f_opendir+0xaa>
 8002fe8:	f107 0108 	add.w	r1, r7, #8
 8002fec:	463b      	mov	r3, r7
 8002fee:	2200      	movs	r2, #0
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f7ff f9cd 	bl	8002390 <find_volume>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	73fb      	strb	r3, [r7, #15]
 8002ffa:	7bfb      	ldrb	r3, [r7, #15]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d137      	bne.n	8003070 <f_opendir+0x9c>
 8003000:	68ba      	ldr	r2, [r7, #8]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	601a      	str	r2, [r3, #0]
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	4619      	mov	r1, r3
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	f7ff f8b6 	bl	800217c <follow_path>
 8003010:	4603      	mov	r3, r0
 8003012:	73fb      	strb	r3, [r7, #15]
 8003014:	7bfb      	ldrb	r3, [r7, #15]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d125      	bne.n	8003066 <f_opendir+0x92>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8003020:	b25b      	sxtb	r3, r3
 8003022:	2b00      	cmp	r3, #0
 8003024:	db12      	blt.n	800304c <f_opendir+0x78>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	799b      	ldrb	r3, [r3, #6]
 800302a:	f003 0310 	and.w	r3, r3, #16
 800302e:	2b00      	cmp	r3, #0
 8003030:	d00a      	beq.n	8003048 <f_opendir+0x74>
 8003032:	68ba      	ldr	r2, [r7, #8]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	69db      	ldr	r3, [r3, #28]
 8003038:	4619      	mov	r1, r3
 800303a:	4610      	mov	r0, r2
 800303c:	f7fe fe55 	bl	8001cea <ld_clust>
 8003040:	4602      	mov	r2, r0
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	609a      	str	r2, [r3, #8]
 8003046:	e001      	b.n	800304c <f_opendir+0x78>
 8003048:	2305      	movs	r3, #5
 800304a:	73fb      	strb	r3, [r7, #15]
 800304c:	7bfb      	ldrb	r3, [r7, #15]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d109      	bne.n	8003066 <f_opendir+0x92>
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	88da      	ldrh	r2, [r3, #6]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	809a      	strh	r2, [r3, #4]
 800305a:	2100      	movs	r1, #0
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f7fe fcec 	bl	8001a3a <dir_sdi>
 8003062:	4603      	mov	r3, r0
 8003064:	73fb      	strb	r3, [r7, #15]
 8003066:	7bfb      	ldrb	r3, [r7, #15]
 8003068:	2b04      	cmp	r3, #4
 800306a:	d101      	bne.n	8003070 <f_opendir+0x9c>
 800306c:	2305      	movs	r3, #5
 800306e:	73fb      	strb	r3, [r7, #15]
 8003070:	7bfb      	ldrb	r3, [r7, #15]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d002      	beq.n	800307c <f_opendir+0xa8>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	601a      	str	r2, [r3, #0]
 800307c:	7bfb      	ldrb	r3, [r7, #15]
 800307e:	4618      	mov	r0, r3
 8003080:	3710      	adds	r7, #16
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <f_readdir>:
 8003086:	b580      	push	{r7, lr}
 8003088:	b084      	sub	sp, #16
 800308a:	af00      	add	r7, sp, #0
 800308c:	6078      	str	r0, [r7, #4]
 800308e:	6039      	str	r1, [r7, #0]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f107 0208 	add.w	r2, r7, #8
 8003096:	4611      	mov	r1, r2
 8003098:	4618      	mov	r0, r3
 800309a:	f7ff fbd1 	bl	8002840 <validate>
 800309e:	4603      	mov	r3, r0
 80030a0:	73fb      	strb	r3, [r7, #15]
 80030a2:	7bfb      	ldrb	r3, [r7, #15]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d126      	bne.n	80030f6 <f_readdir+0x70>
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d106      	bne.n	80030bc <f_readdir+0x36>
 80030ae:	2100      	movs	r1, #0
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f7fe fcc2 	bl	8001a3a <dir_sdi>
 80030b6:	4603      	mov	r3, r0
 80030b8:	73fb      	strb	r3, [r7, #15]
 80030ba:	e01c      	b.n	80030f6 <f_readdir+0x70>
 80030bc:	2100      	movs	r1, #0
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f7fe fe52 	bl	8001d68 <dir_read>
 80030c4:	4603      	mov	r3, r0
 80030c6:	73fb      	strb	r3, [r7, #15]
 80030c8:	7bfb      	ldrb	r3, [r7, #15]
 80030ca:	2b04      	cmp	r3, #4
 80030cc:	d101      	bne.n	80030d2 <f_readdir+0x4c>
 80030ce:	2300      	movs	r3, #0
 80030d0:	73fb      	strb	r3, [r7, #15]
 80030d2:	7bfb      	ldrb	r3, [r7, #15]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d10e      	bne.n	80030f6 <f_readdir+0x70>
 80030d8:	6839      	ldr	r1, [r7, #0]
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f7fe ff28 	bl	8001f30 <get_fileinfo>
 80030e0:	2100      	movs	r1, #0
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f7fe fd24 	bl	8001b30 <dir_next>
 80030e8:	4603      	mov	r3, r0
 80030ea:	73fb      	strb	r3, [r7, #15]
 80030ec:	7bfb      	ldrb	r3, [r7, #15]
 80030ee:	2b04      	cmp	r3, #4
 80030f0:	d101      	bne.n	80030f6 <f_readdir+0x70>
 80030f2:	2300      	movs	r3, #0
 80030f4:	73fb      	strb	r3, [r7, #15]
 80030f6:	7bfb      	ldrb	r3, [r7, #15]
 80030f8:	4618      	mov	r0, r3
 80030fa:	3710      	adds	r7, #16
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <lcd_send_cmd>:
	lcd_send_cmd(0x40 + (Location * 8));  //Send the Address of CGRAM
	for (i = 0; i < 8; i++)
		lcd_send_data(Pattern[i]);  //Pass the bytes of pattern on LCD
}

void lcd_send_cmd(char cmd) {
 8003100:	b580      	push	{r7, lr}
 8003102:	b086      	sub	sp, #24
 8003104:	af02      	add	r7, sp, #8
 8003106:	4603      	mov	r3, r0
 8003108:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd & 0xf0);
 800310a:	79fb      	ldrb	r3, [r7, #7]
 800310c:	f023 030f 	bic.w	r3, r3, #15
 8003110:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd << 4) & 0xf0);
 8003112:	79fb      	ldrb	r3, [r7, #7]
 8003114:	011b      	lsls	r3, r3, #4
 8003116:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0C;  //en=1, rs=0
 8003118:	7bfb      	ldrb	r3, [r7, #15]
 800311a:	f043 030c 	orr.w	r3, r3, #12
 800311e:	b2db      	uxtb	r3, r3
 8003120:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x08;  //en=0, rs=0
 8003122:	7bfb      	ldrb	r3, [r7, #15]
 8003124:	f043 0308 	orr.w	r3, r3, #8
 8003128:	b2db      	uxtb	r3, r3
 800312a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0C;  //en=1, rs=0
 800312c:	7bbb      	ldrb	r3, [r7, #14]
 800312e:	f043 030c 	orr.w	r3, r3, #12
 8003132:	b2db      	uxtb	r3, r3
 8003134:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x08;  //en=0, rs=0
 8003136:	7bbb      	ldrb	r3, [r7, #14]
 8003138:	f043 0308 	orr.w	r3, r3, #8
 800313c:	b2db      	uxtb	r3, r3
 800313e:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c3, SLAVE_ADDRESS_LCD, (uint8_t*) data_t, 4,
 8003140:	f107 0208 	add.w	r2, r7, #8
 8003144:	2364      	movs	r3, #100	; 0x64
 8003146:	9300      	str	r3, [sp, #0]
 8003148:	2304      	movs	r3, #4
 800314a:	214e      	movs	r1, #78	; 0x4e
 800314c:	4804      	ldr	r0, [pc, #16]	; (8003160 <lcd_send_cmd+0x60>)
 800314e:	f003 f909 	bl	8006364 <HAL_I2C_Master_Transmit>
 8003152:	4603      	mov	r3, r0
 8003154:	737b      	strb	r3, [r7, #13]
			100);
}
 8003156:	bf00      	nop
 8003158:	3710      	adds	r7, #16
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	20000310 	.word	0x20000310

08003164 <lcd_send_data>:

void lcd_send_data(char data) {
 8003164:	b580      	push	{r7, lr}
 8003166:	b086      	sub	sp, #24
 8003168:	af02      	add	r7, sp, #8
 800316a:	4603      	mov	r3, r0
 800316c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data & 0xf0);
 800316e:	79fb      	ldrb	r3, [r7, #7]
 8003170:	f023 030f 	bic.w	r3, r3, #15
 8003174:	73fb      	strb	r3, [r7, #15]
	data_l = ((data << 4) & 0xf0);
 8003176:	79fb      	ldrb	r3, [r7, #7]
 8003178:	011b      	lsls	r3, r3, #4
 800317a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0D;  //en=1, rs=1
 800317c:	7bfb      	ldrb	r3, [r7, #15]
 800317e:	f043 030d 	orr.w	r3, r3, #13
 8003182:	b2db      	uxtb	r3, r3
 8003184:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x09;  //en=0, rs=1
 8003186:	7bfb      	ldrb	r3, [r7, #15]
 8003188:	f043 0309 	orr.w	r3, r3, #9
 800318c:	b2db      	uxtb	r3, r3
 800318e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0D;  //en=1, rs=1
 8003190:	7bbb      	ldrb	r3, [r7, #14]
 8003192:	f043 030d 	orr.w	r3, r3, #13
 8003196:	b2db      	uxtb	r3, r3
 8003198:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x09;  //en=0, rs=1
 800319a:	7bbb      	ldrb	r3, [r7, #14]
 800319c:	f043 0309 	orr.w	r3, r3, #9
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(&hi2c3, SLAVE_ADDRESS_LCD, (uint8_t*) data_t, 4,
 80031a4:	f107 0208 	add.w	r2, r7, #8
 80031a8:	2364      	movs	r3, #100	; 0x64
 80031aa:	9300      	str	r3, [sp, #0]
 80031ac:	2304      	movs	r3, #4
 80031ae:	214e      	movs	r1, #78	; 0x4e
 80031b0:	4804      	ldr	r0, [pc, #16]	; (80031c4 <lcd_send_data+0x60>)
 80031b2:	f003 f8d7 	bl	8006364 <HAL_I2C_Master_Transmit>
 80031b6:	4603      	mov	r3, r0
 80031b8:	737b      	strb	r3, [r7, #13]
			100);
}
 80031ba:	bf00      	nop
 80031bc:	3710      	adds	r7, #16
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}
 80031c2:	bf00      	nop
 80031c4:	20000310 	.word	0x20000310

080031c8 <lcd_init>:
	for (int i = 0; i < 100; i++) {
		lcd_send_data(' ');
	}
}

void lcd_init(void) {
 80031c8:	b580      	push	{r7, lr}
 80031ca:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 80031cc:	2032      	movs	r0, #50	; 0x32
 80031ce:	f001 fa1f 	bl	8004610 <HAL_Delay>
	lcd_send_cmd(0x30);
 80031d2:	2030      	movs	r0, #48	; 0x30
 80031d4:	f7ff ff94 	bl	8003100 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 80031d8:	2005      	movs	r0, #5
 80031da:	f001 fa19 	bl	8004610 <HAL_Delay>
	lcd_send_cmd(0x30);
 80031de:	2030      	movs	r0, #48	; 0x30
 80031e0:	f7ff ff8e 	bl	8003100 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 80031e4:	2001      	movs	r0, #1
 80031e6:	f001 fa13 	bl	8004610 <HAL_Delay>
	lcd_send_cmd(0x30);
 80031ea:	2030      	movs	r0, #48	; 0x30
 80031ec:	f7ff ff88 	bl	8003100 <lcd_send_cmd>
	HAL_Delay(10);
 80031f0:	200a      	movs	r0, #10
 80031f2:	f001 fa0d 	bl	8004610 <HAL_Delay>
	lcd_send_cmd(0x20);  // 4bit mode
 80031f6:	2020      	movs	r0, #32
 80031f8:	f7ff ff82 	bl	8003100 <lcd_send_cmd>
	HAL_Delay(10);
 80031fc:	200a      	movs	r0, #10
 80031fe:	f001 fa07 	bl	8004610 <HAL_Delay>

	// dislay initialisation
	lcd_send_cmd(0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8003202:	2028      	movs	r0, #40	; 0x28
 8003204:	f7ff ff7c 	bl	8003100 <lcd_send_cmd>
	HAL_Delay(1);
 8003208:	2001      	movs	r0, #1
 800320a:	f001 fa01 	bl	8004610 <HAL_Delay>
	lcd_send_cmd(0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800320e:	2008      	movs	r0, #8
 8003210:	f7ff ff76 	bl	8003100 <lcd_send_cmd>
	HAL_Delay(1);
 8003214:	2001      	movs	r0, #1
 8003216:	f001 f9fb 	bl	8004610 <HAL_Delay>
	lcd_send_cmd(0x01);  // clear display
 800321a:	2001      	movs	r0, #1
 800321c:	f7ff ff70 	bl	8003100 <lcd_send_cmd>
	HAL_Delay(1);
 8003220:	2001      	movs	r0, #1
 8003222:	f001 f9f5 	bl	8004610 <HAL_Delay>
	HAL_Delay(1);
 8003226:	2001      	movs	r0, #1
 8003228:	f001 f9f2 	bl	8004610 <HAL_Delay>
	lcd_send_cmd(0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 800322c:	2006      	movs	r0, #6
 800322e:	f7ff ff67 	bl	8003100 <lcd_send_cmd>
	HAL_Delay(1);
 8003232:	2001      	movs	r0, #1
 8003234:	f001 f9ec 	bl	8004610 <HAL_Delay>
	lcd_send_cmd(0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8003238:	200c      	movs	r0, #12
 800323a:	f7ff ff61 	bl	8003100 <lcd_send_cmd>
}
 800323e:	bf00      	nop
 8003240:	bd80      	pop	{r7, pc}

08003242 <lcd_send_string>:

void lcd_send_string(char *str) {
 8003242:	b580      	push	{r7, lr}
 8003244:	b082      	sub	sp, #8
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
	while (*str)
 800324a:	e006      	b.n	800325a <lcd_send_string+0x18>
		lcd_send_data(*str++);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	1c5a      	adds	r2, r3, #1
 8003250:	607a      	str	r2, [r7, #4]
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	4618      	mov	r0, r3
 8003256:	f7ff ff85 	bl	8003164 <lcd_send_data>
	while (*str)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	781b      	ldrb	r3, [r3, #0]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d1f4      	bne.n	800324c <lcd_send_string+0xa>
}
 8003262:	bf00      	nop
 8003264:	3708      	adds	r7, #8
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
	...

0800326c <read_song>:
static void MX_TIM4_Init(void);
static void MX_I2C3_Init(void);
static void MX_USART2_UART_Init(void);
/* USER CODE BEGIN PFP */

void read_song(){
 800326c:	b580      	push	{r7, lr}
 800326e:	b08e      	sub	sp, #56	; 0x38
 8003270:	af00      	add	r7, sp, #0

FRESULT res;
    DIR dir;
    UINT i=0;
 8003272:	2300      	movs	r3, #0
 8003274:	637b      	str	r3, [r7, #52]	; 0x34
    UINT z;

    static FILINFO fno;


		res = f_opendir(&dir, "/");
 8003276:	463b      	mov	r3, r7
 8003278:	492b      	ldr	r1, [pc, #172]	; (8003328 <read_song+0xbc>)
 800327a:	4618      	mov	r0, r3
 800327c:	f7ff feaa 	bl	8002fd4 <f_opendir>
 8003280:	4603      	mov	r3, r0
 8003282:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    	if (res == FR_OK) {
 8003286:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800328a:	2b00      	cmp	r3, #0
 800328c:	d148      	bne.n	8003320 <read_song+0xb4>
  	  	  	do{
            		res = f_readdir(&dir, &fno);
 800328e:	463b      	mov	r3, r7
 8003290:	4926      	ldr	r1, [pc, #152]	; (800332c <read_song+0xc0>)
 8003292:	4618      	mov	r0, r3
 8003294:	f7ff fef7 	bl	8003086 <f_readdir>
 8003298:	4603      	mov	r3, r0
 800329a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            		if (res != FR_OK || fno.fname[0] == 0) {i=1; break;}
 800329e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d103      	bne.n	80032ae <read_song+0x42>
 80032a6:	4b21      	ldr	r3, [pc, #132]	; (800332c <read_song+0xc0>)
 80032a8:	7a5b      	ldrb	r3, [r3, #9]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d102      	bne.n	80032b4 <read_song+0x48>
 80032ae:	2301      	movs	r3, #1
 80032b0:	637b      	str	r3, [r7, #52]	; 0x34
 80032b2:	e024      	b.n	80032fe <read_song+0x92>
            		printf("%s\n", fno.fname);
 80032b4:	481e      	ldr	r0, [pc, #120]	; (8003330 <read_song+0xc4>)
 80032b6:	f007 fa49 	bl	800a74c <puts>
                	z = strlen(fno.fname);
 80032ba:	481d      	ldr	r0, [pc, #116]	; (8003330 <read_song+0xc4>)
 80032bc:	f7fc ff84 	bl	80001c8 <strlen>
 80032c0:	62f8      	str	r0, [r7, #44]	; 0x2c
                	i++;
 80032c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032c4:	3301      	adds	r3, #1
 80032c6:	637b      	str	r3, [r7, #52]	; 0x34
            	}
            	while(i<=nr_utworu || (fno.fname[z-1]!='V') || (fno.fname[z-2]!='A')|| (fno.fname[z-3]!='W'));
 80032c8:	4b1a      	ldr	r3, [pc, #104]	; (8003334 <read_song+0xc8>)
 80032ca:	881b      	ldrh	r3, [r3, #0]
 80032cc:	461a      	mov	r2, r3
 80032ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d9dc      	bls.n	800328e <read_song+0x22>
 80032d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032d6:	3b01      	subs	r3, #1
 80032d8:	4a14      	ldr	r2, [pc, #80]	; (800332c <read_song+0xc0>)
 80032da:	4413      	add	r3, r2
 80032dc:	7a5b      	ldrb	r3, [r3, #9]
 80032de:	2b56      	cmp	r3, #86	; 0x56
 80032e0:	d1d5      	bne.n	800328e <read_song+0x22>
 80032e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032e4:	3b02      	subs	r3, #2
 80032e6:	4a11      	ldr	r2, [pc, #68]	; (800332c <read_song+0xc0>)
 80032e8:	4413      	add	r3, r2
 80032ea:	7a5b      	ldrb	r3, [r3, #9]
 80032ec:	2b41      	cmp	r3, #65	; 0x41
 80032ee:	d1ce      	bne.n	800328e <read_song+0x22>
 80032f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032f2:	3b03      	subs	r3, #3
 80032f4:	4a0d      	ldr	r2, [pc, #52]	; (800332c <read_song+0xc0>)
 80032f6:	4413      	add	r3, r2
 80032f8:	7a5b      	ldrb	r3, [r3, #9]
 80032fa:	2b57      	cmp	r3, #87	; 0x57
 80032fc:	d1c7      	bne.n	800328e <read_song+0x22>
  	  	  		sprintf(utwor,"%s",fno.fname);
 80032fe:	490c      	ldr	r1, [pc, #48]	; (8003330 <read_song+0xc4>)
 8003300:	480d      	ldr	r0, [pc, #52]	; (8003338 <read_song+0xcc>)
 8003302:	f007 fa2b 	bl	800a75c <strcpy>
  	  	  		nr_utworu=i-1;
 8003306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003308:	b29b      	uxth	r3, r3
 800330a:	3b01      	subs	r3, #1
 800330c:	b29a      	uxth	r2, r3
 800330e:	4b09      	ldr	r3, [pc, #36]	; (8003334 <read_song+0xc8>)
 8003310:	801a      	strh	r2, [r3, #0]
  	  	  		if(nr_utworu==0)read_song();
 8003312:	4b08      	ldr	r3, [pc, #32]	; (8003334 <read_song+0xc8>)
 8003314:	881b      	ldrh	r3, [r3, #0]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d102      	bne.n	8003320 <read_song+0xb4>
 800331a:	f7ff ffa7 	bl	800326c <read_song>
            	}

               	return;
 800331e:	bf00      	nop
 8003320:	bf00      	nop
}
 8003322:	3738      	adds	r7, #56	; 0x38
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	0800afa8 	.word	0x0800afa8
 800332c:	200002e8 	.word	0x200002e8
 8003330:	200002f1 	.word	0x200002f1
 8003334:	200002e4 	.word	0x200002e4
 8003338:	200004e4 	.word	0x200004e4

0800333c <next>:

void next(){
 800333c:	b580      	push	{r7, lr}
 800333e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim4);
 8003340:	4814      	ldr	r0, [pc, #80]	; (8003394 <next+0x58>)
 8003342:	f006 f8ac 	bl	800949e <HAL_TIM_Base_Stop_IT>
	f_close(&file);
 8003346:	4814      	ldr	r0, [pc, #80]	; (8003398 <next+0x5c>)
 8003348:	f7ff fe24 	bl	8002f94 <f_close>
	nr_utworu++;
 800334c:	4b13      	ldr	r3, [pc, #76]	; (800339c <next+0x60>)
 800334e:	881b      	ldrh	r3, [r3, #0]
 8003350:	3301      	adds	r3, #1
 8003352:	b29a      	uxth	r2, r3
 8003354:	4b11      	ldr	r3, [pc, #68]	; (800339c <next+0x60>)
 8003356:	801a      	strh	r2, [r3, #0]
	read_song();
 8003358:	f7ff ff88 	bl	800326c <read_song>
	fresult = f_open(&file, &utwor , FA_READ|FA_OPEN_EXISTING);
 800335c:	2201      	movs	r2, #1
 800335e:	4910      	ldr	r1, [pc, #64]	; (80033a0 <next+0x64>)
 8003360:	480d      	ldr	r0, [pc, #52]	; (8003398 <next+0x5c>)
 8003362:	f7ff fae3 	bl	800292c <f_open>
 8003366:	4603      	mov	r3, r0
 8003368:	461a      	mov	r2, r3
 800336a:	4b0e      	ldr	r3, [pc, #56]	; (80033a4 <next+0x68>)
 800336c:	701a      	strb	r2, [r3, #0]
	f_read(&file, &buf, 22047, &bytes_read);
 800336e:	4b0e      	ldr	r3, [pc, #56]	; (80033a8 <next+0x6c>)
 8003370:	f245 621f 	movw	r2, #22047	; 0x561f
 8003374:	490d      	ldr	r1, [pc, #52]	; (80033ac <next+0x70>)
 8003376:	4808      	ldr	r0, [pc, #32]	; (8003398 <next+0x5c>)
 8003378:	f7ff fc5b 	bl	8002c32 <f_read>
	i=0;
 800337c:	4b0c      	ldr	r3, [pc, #48]	; (80033b0 <next+0x74>)
 800337e:	2200      	movs	r2, #0
 8003380:	601a      	str	r2, [r3, #0]
	j=0;
 8003382:	4b0c      	ldr	r3, [pc, #48]	; (80033b4 <next+0x78>)
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]
	 HAL_TIM_Base_Start_IT(&htim4);
 8003388:	4802      	ldr	r0, [pc, #8]	; (8003394 <next+0x58>)
 800338a:	f006 f864 	bl	8009456 <HAL_TIM_Base_Start_IT>
}
 800338e:	bf00      	nop
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	20000364 	.word	0x20000364
 8003398:	200005b4 	.word	0x200005b4
 800339c:	200002e4 	.word	0x200002e4
 80033a0:	200004e4 	.word	0x200004e4
 80033a4:	2001e56c 	.word	0x2001e56c
 80033a8:	20000824 	.word	0x20000824
 80033ac:	20005ecc 	.word	0x20005ecc
 80033b0:	200002dc 	.word	0x200002dc
 80033b4:	2000000c 	.word	0x2000000c

080033b8 <prev>:

void prev(){
 80033b8:	b580      	push	{r7, lr}
 80033ba:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim4);
 80033bc:	4814      	ldr	r0, [pc, #80]	; (8003410 <prev+0x58>)
 80033be:	f006 f86e 	bl	800949e <HAL_TIM_Base_Stop_IT>
	f_close(&file);
 80033c2:	4814      	ldr	r0, [pc, #80]	; (8003414 <prev+0x5c>)
 80033c4:	f7ff fde6 	bl	8002f94 <f_close>
	nr_utworu--;
 80033c8:	4b13      	ldr	r3, [pc, #76]	; (8003418 <prev+0x60>)
 80033ca:	881b      	ldrh	r3, [r3, #0]
 80033cc:	3b01      	subs	r3, #1
 80033ce:	b29a      	uxth	r2, r3
 80033d0:	4b11      	ldr	r3, [pc, #68]	; (8003418 <prev+0x60>)
 80033d2:	801a      	strh	r2, [r3, #0]
	read_song();
 80033d4:	f7ff ff4a 	bl	800326c <read_song>
	fresult = f_open(&file, &utwor , FA_READ|FA_OPEN_EXISTING);
 80033d8:	2201      	movs	r2, #1
 80033da:	4910      	ldr	r1, [pc, #64]	; (800341c <prev+0x64>)
 80033dc:	480d      	ldr	r0, [pc, #52]	; (8003414 <prev+0x5c>)
 80033de:	f7ff faa5 	bl	800292c <f_open>
 80033e2:	4603      	mov	r3, r0
 80033e4:	461a      	mov	r2, r3
 80033e6:	4b0e      	ldr	r3, [pc, #56]	; (8003420 <prev+0x68>)
 80033e8:	701a      	strb	r2, [r3, #0]
	f_read(&file, &buf, 22047, &bytes_read);
 80033ea:	4b0e      	ldr	r3, [pc, #56]	; (8003424 <prev+0x6c>)
 80033ec:	f245 621f 	movw	r2, #22047	; 0x561f
 80033f0:	490d      	ldr	r1, [pc, #52]	; (8003428 <prev+0x70>)
 80033f2:	4808      	ldr	r0, [pc, #32]	; (8003414 <prev+0x5c>)
 80033f4:	f7ff fc1d 	bl	8002c32 <f_read>
	i=0;
 80033f8:	4b0c      	ldr	r3, [pc, #48]	; (800342c <prev+0x74>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	601a      	str	r2, [r3, #0]
	j=0;
 80033fe:	4b0c      	ldr	r3, [pc, #48]	; (8003430 <prev+0x78>)
 8003400:	2200      	movs	r2, #0
 8003402:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim4);
 8003404:	4802      	ldr	r0, [pc, #8]	; (8003410 <prev+0x58>)
 8003406:	f006 f826 	bl	8009456 <HAL_TIM_Base_Start_IT>
}
 800340a:	bf00      	nop
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop
 8003410:	20000364 	.word	0x20000364
 8003414:	200005b4 	.word	0x200005b4
 8003418:	200002e4 	.word	0x200002e4
 800341c:	200004e4 	.word	0x200004e4
 8003420:	2001e56c 	.word	0x2001e56c
 8003424:	20000824 	.word	0x20000824
 8003428:	20005ecc 	.word	0x20005ecc
 800342c:	200002dc 	.word	0x200002dc
 8003430:	2000000c 	.word	0x2000000c

08003434 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]


		  		  value = HAL_ADC_GetValue(&hadc1);
 800343c:	4851      	ldr	r0, [pc, #324]	; (8003584 <HAL_ADC_ConvCpltCallback+0x150>)
 800343e:	f001 fb5e 	bl	8004afe <HAL_ADC_GetValue>
 8003442:	4603      	mov	r3, r0
 8003444:	b29a      	uxth	r2, r3
 8003446:	4b50      	ldr	r3, [pc, #320]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 8003448:	801a      	strh	r2, [r3, #0]

//za pierwszym ustawieniem potencjometru dziaa ale potem si nie zmienia
		  	  if(value>0 && value <= 410) indeks_glosnosci = 0;
 800344a:	4b4f      	ldr	r3, [pc, #316]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 800344c:	881b      	ldrh	r3, [r3, #0]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d008      	beq.n	8003464 <HAL_ADC_ConvCpltCallback+0x30>
 8003452:	4b4d      	ldr	r3, [pc, #308]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 8003454:	881b      	ldrh	r3, [r3, #0]
 8003456:	f5b3 7fcd 	cmp.w	r3, #410	; 0x19a
 800345a:	d803      	bhi.n	8003464 <HAL_ADC_ConvCpltCallback+0x30>
 800345c:	4b4b      	ldr	r3, [pc, #300]	; (800358c <HAL_ADC_ConvCpltCallback+0x158>)
 800345e:	2200      	movs	r2, #0
 8003460:	701a      	strb	r2, [r3, #0]
 8003462:	e088      	b.n	8003576 <HAL_ADC_ConvCpltCallback+0x142>
		  	  else if(value>410 && value <= 819) indeks_glosnosci = 1;
 8003464:	4b48      	ldr	r3, [pc, #288]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 8003466:	881b      	ldrh	r3, [r3, #0]
 8003468:	f5b3 7fcd 	cmp.w	r3, #410	; 0x19a
 800346c:	d908      	bls.n	8003480 <HAL_ADC_ConvCpltCallback+0x4c>
 800346e:	4b46      	ldr	r3, [pc, #280]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 8003470:	881b      	ldrh	r3, [r3, #0]
 8003472:	f5b3 7f4d 	cmp.w	r3, #820	; 0x334
 8003476:	d203      	bcs.n	8003480 <HAL_ADC_ConvCpltCallback+0x4c>
 8003478:	4b44      	ldr	r3, [pc, #272]	; (800358c <HAL_ADC_ConvCpltCallback+0x158>)
 800347a:	2201      	movs	r2, #1
 800347c:	701a      	strb	r2, [r3, #0]
 800347e:	e07a      	b.n	8003576 <HAL_ADC_ConvCpltCallback+0x142>
		  	  else if(value>819 && value <= 1228) indeks_glosnosci = 2;
 8003480:	4b41      	ldr	r3, [pc, #260]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 8003482:	881b      	ldrh	r3, [r3, #0]
 8003484:	f5b3 7f4d 	cmp.w	r3, #820	; 0x334
 8003488:	d309      	bcc.n	800349e <HAL_ADC_ConvCpltCallback+0x6a>
 800348a:	4b3f      	ldr	r3, [pc, #252]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 800348c:	881b      	ldrh	r3, [r3, #0]
 800348e:	f240 42cc 	movw	r2, #1228	; 0x4cc
 8003492:	4293      	cmp	r3, r2
 8003494:	d803      	bhi.n	800349e <HAL_ADC_ConvCpltCallback+0x6a>
 8003496:	4b3d      	ldr	r3, [pc, #244]	; (800358c <HAL_ADC_ConvCpltCallback+0x158>)
 8003498:	2202      	movs	r2, #2
 800349a:	701a      	strb	r2, [r3, #0]
 800349c:	e06b      	b.n	8003576 <HAL_ADC_ConvCpltCallback+0x142>
		  	else if(value>1228 && value <= 1647) indeks_glosnosci = 3;
 800349e:	4b3a      	ldr	r3, [pc, #232]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 80034a0:	881b      	ldrh	r3, [r3, #0]
 80034a2:	f240 42cc 	movw	r2, #1228	; 0x4cc
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d908      	bls.n	80034bc <HAL_ADC_ConvCpltCallback+0x88>
 80034aa:	4b37      	ldr	r3, [pc, #220]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 80034ac:	881b      	ldrh	r3, [r3, #0]
 80034ae:	f5b3 6fce 	cmp.w	r3, #1648	; 0x670
 80034b2:	d203      	bcs.n	80034bc <HAL_ADC_ConvCpltCallback+0x88>
 80034b4:	4b35      	ldr	r3, [pc, #212]	; (800358c <HAL_ADC_ConvCpltCallback+0x158>)
 80034b6:	2203      	movs	r2, #3
 80034b8:	701a      	strb	r2, [r3, #0]
 80034ba:	e05c      	b.n	8003576 <HAL_ADC_ConvCpltCallback+0x142>
		  	else if(value>1647 && value <= 2058) indeks_glosnosci = 4;
 80034bc:	4b32      	ldr	r3, [pc, #200]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 80034be:	881b      	ldrh	r3, [r3, #0]
 80034c0:	f5b3 6fce 	cmp.w	r3, #1648	; 0x670
 80034c4:	d309      	bcc.n	80034da <HAL_ADC_ConvCpltCallback+0xa6>
 80034c6:	4b30      	ldr	r3, [pc, #192]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 80034c8:	881b      	ldrh	r3, [r3, #0]
 80034ca:	f640 020a 	movw	r2, #2058	; 0x80a
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d803      	bhi.n	80034da <HAL_ADC_ConvCpltCallback+0xa6>
 80034d2:	4b2e      	ldr	r3, [pc, #184]	; (800358c <HAL_ADC_ConvCpltCallback+0x158>)
 80034d4:	2204      	movs	r2, #4
 80034d6:	701a      	strb	r2, [r3, #0]
 80034d8:	e04d      	b.n	8003576 <HAL_ADC_ConvCpltCallback+0x142>
		  	else if(value>2058 && value <= 2467) indeks_glosnosci = 5;
 80034da:	4b2b      	ldr	r3, [pc, #172]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 80034dc:	881b      	ldrh	r3, [r3, #0]
 80034de:	f640 020a 	movw	r2, #2058	; 0x80a
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d909      	bls.n	80034fa <HAL_ADC_ConvCpltCallback+0xc6>
 80034e6:	4b28      	ldr	r3, [pc, #160]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 80034e8:	881b      	ldrh	r3, [r3, #0]
 80034ea:	f640 12a3 	movw	r2, #2467	; 0x9a3
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d803      	bhi.n	80034fa <HAL_ADC_ConvCpltCallback+0xc6>
 80034f2:	4b26      	ldr	r3, [pc, #152]	; (800358c <HAL_ADC_ConvCpltCallback+0x158>)
 80034f4:	2205      	movs	r2, #5
 80034f6:	701a      	strb	r2, [r3, #0]
 80034f8:	e03d      	b.n	8003576 <HAL_ADC_ConvCpltCallback+0x142>
		  	else if(value>2467 && value <= 2876) indeks_glosnosci = 6;
 80034fa:	4b23      	ldr	r3, [pc, #140]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 80034fc:	881b      	ldrh	r3, [r3, #0]
 80034fe:	f640 12a3 	movw	r2, #2467	; 0x9a3
 8003502:	4293      	cmp	r3, r2
 8003504:	d909      	bls.n	800351a <HAL_ADC_ConvCpltCallback+0xe6>
 8003506:	4b20      	ldr	r3, [pc, #128]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 8003508:	881b      	ldrh	r3, [r3, #0]
 800350a:	f640 323c 	movw	r2, #2876	; 0xb3c
 800350e:	4293      	cmp	r3, r2
 8003510:	d803      	bhi.n	800351a <HAL_ADC_ConvCpltCallback+0xe6>
 8003512:	4b1e      	ldr	r3, [pc, #120]	; (800358c <HAL_ADC_ConvCpltCallback+0x158>)
 8003514:	2206      	movs	r2, #6
 8003516:	701a      	strb	r2, [r3, #0]
 8003518:	e02d      	b.n	8003576 <HAL_ADC_ConvCpltCallback+0x142>
		  	else if(value>2876 && value <= 3285) indeks_glosnosci = 7;
 800351a:	4b1b      	ldr	r3, [pc, #108]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 800351c:	881b      	ldrh	r3, [r3, #0]
 800351e:	f640 323c 	movw	r2, #2876	; 0xb3c
 8003522:	4293      	cmp	r3, r2
 8003524:	d909      	bls.n	800353a <HAL_ADC_ConvCpltCallback+0x106>
 8003526:	4b18      	ldr	r3, [pc, #96]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 8003528:	881b      	ldrh	r3, [r3, #0]
 800352a:	f640 42d5 	movw	r2, #3285	; 0xcd5
 800352e:	4293      	cmp	r3, r2
 8003530:	d803      	bhi.n	800353a <HAL_ADC_ConvCpltCallback+0x106>
 8003532:	4b16      	ldr	r3, [pc, #88]	; (800358c <HAL_ADC_ConvCpltCallback+0x158>)
 8003534:	2207      	movs	r2, #7
 8003536:	701a      	strb	r2, [r3, #0]
 8003538:	e01d      	b.n	8003576 <HAL_ADC_ConvCpltCallback+0x142>
		  	else if(value>3285 && value <= 3692) indeks_glosnosci = 8;
 800353a:	4b13      	ldr	r3, [pc, #76]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 800353c:	881b      	ldrh	r3, [r3, #0]
 800353e:	f640 42d5 	movw	r2, #3285	; 0xcd5
 8003542:	4293      	cmp	r3, r2
 8003544:	d909      	bls.n	800355a <HAL_ADC_ConvCpltCallback+0x126>
 8003546:	4b10      	ldr	r3, [pc, #64]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 8003548:	881b      	ldrh	r3, [r3, #0]
 800354a:	f640 626c 	movw	r2, #3692	; 0xe6c
 800354e:	4293      	cmp	r3, r2
 8003550:	d803      	bhi.n	800355a <HAL_ADC_ConvCpltCallback+0x126>
 8003552:	4b0e      	ldr	r3, [pc, #56]	; (800358c <HAL_ADC_ConvCpltCallback+0x158>)
 8003554:	2208      	movs	r2, #8
 8003556:	701a      	strb	r2, [r3, #0]
 8003558:	e00d      	b.n	8003576 <HAL_ADC_ConvCpltCallback+0x142>
		  	else if(value>3692 && value <= 4095) indeks_glosnosci = 9;
 800355a:	4b0b      	ldr	r3, [pc, #44]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 800355c:	881b      	ldrh	r3, [r3, #0]
 800355e:	f640 626c 	movw	r2, #3692	; 0xe6c
 8003562:	4293      	cmp	r3, r2
 8003564:	d907      	bls.n	8003576 <HAL_ADC_ConvCpltCallback+0x142>
 8003566:	4b08      	ldr	r3, [pc, #32]	; (8003588 <HAL_ADC_ConvCpltCallback+0x154>)
 8003568:	881b      	ldrh	r3, [r3, #0]
 800356a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800356e:	d202      	bcs.n	8003576 <HAL_ADC_ConvCpltCallback+0x142>
 8003570:	4b06      	ldr	r3, [pc, #24]	; (800358c <HAL_ADC_ConvCpltCallback+0x158>)
 8003572:	2209      	movs	r2, #9
 8003574:	701a      	strb	r2, [r3, #0]
		  	HAL_ADC_Start_IT(&hadc1);
 8003576:	4803      	ldr	r0, [pc, #12]	; (8003584 <HAL_ADC_ConvCpltCallback+0x150>)
 8003578:	f001 f8b0 	bl	80046dc <HAL_ADC_Start_IT>
}
 800357c:	bf00      	nop
 800357e:	3708      	adds	r7, #8
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	200007dc 	.word	0x200007dc
 8003588:	200002e2 	.word	0x200002e2
 800358c:	200002e0 	.word	0x200002e0

08003590 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af02      	add	r7, sp, #8
 8003596:	4603      	mov	r3, r0
 8003598:	80fb      	strh	r3, [r7, #6]

	 if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) == GPIO_PIN_RESET){
 800359a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800359e:	4831      	ldr	r0, [pc, #196]	; (8003664 <HAL_GPIO_EXTI_Callback+0xd4>)
 80035a0:	f002 fd6c 	bl	800607c <HAL_GPIO_ReadPin>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d10d      	bne.n	80035c6 <HAL_GPIO_EXTI_Callback+0x36>

		 //ciszej

		 if(indeks_glosnosci>0 && indeks_glosnosci<=9) indeks_glosnosci--;
 80035aa:	4b2f      	ldr	r3, [pc, #188]	; (8003668 <HAL_GPIO_EXTI_Callback+0xd8>)
 80035ac:	781b      	ldrb	r3, [r3, #0]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d009      	beq.n	80035c6 <HAL_GPIO_EXTI_Callback+0x36>
 80035b2:	4b2d      	ldr	r3, [pc, #180]	; (8003668 <HAL_GPIO_EXTI_Callback+0xd8>)
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	2b09      	cmp	r3, #9
 80035b8:	d805      	bhi.n	80035c6 <HAL_GPIO_EXTI_Callback+0x36>
 80035ba:	4b2b      	ldr	r3, [pc, #172]	; (8003668 <HAL_GPIO_EXTI_Callback+0xd8>)
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	3b01      	subs	r3, #1
 80035c0:	b2da      	uxtb	r2, r3
 80035c2:	4b29      	ldr	r3, [pc, #164]	; (8003668 <HAL_GPIO_EXTI_Callback+0xd8>)
 80035c4:	701a      	strb	r2, [r3, #0]

		  	}

	 if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET){
 80035c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80035ca:	4826      	ldr	r0, [pc, #152]	; (8003664 <HAL_GPIO_EXTI_Callback+0xd4>)
 80035cc:	f002 fd56 	bl	800607c <HAL_GPIO_ReadPin>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d101      	bne.n	80035da <HAL_GPIO_EXTI_Callback+0x4a>
			  		//prev song
		prev();
 80035d6:	f7ff feef 	bl	80033b8 <prev>


			}
	 if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_RESET){
 80035da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80035de:	4821      	ldr	r0, [pc, #132]	; (8003664 <HAL_GPIO_EXTI_Callback+0xd4>)
 80035e0:	f002 fd4c 	bl	800607c <HAL_GPIO_ReadPin>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d118      	bne.n	800361c <HAL_GPIO_EXTI_Callback+0x8c>


		 //pause/start

		 if(stan==1){
 80035ea:	4b20      	ldr	r3, [pc, #128]	; (800366c <HAL_GPIO_EXTI_Callback+0xdc>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d10e      	bne.n	8003610 <HAL_GPIO_EXTI_Callback+0x80>

		HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, &buf, 100000, DAC_ALIGN_12B_R);
 80035f2:	2300      	movs	r3, #0
 80035f4:	9300      	str	r3, [sp, #0]
 80035f6:	4b1e      	ldr	r3, [pc, #120]	; (8003670 <HAL_GPIO_EXTI_Callback+0xe0>)
 80035f8:	4a1e      	ldr	r2, [pc, #120]	; (8003674 <HAL_GPIO_EXTI_Callback+0xe4>)
 80035fa:	2100      	movs	r1, #0
 80035fc:	481e      	ldr	r0, [pc, #120]	; (8003678 <HAL_GPIO_EXTI_Callback+0xe8>)
 80035fe:	f001 fdfb 	bl	80051f8 <HAL_DAC_Start_DMA>
		HAL_TIM_Base_Start(&htim6);
 8003602:	481e      	ldr	r0, [pc, #120]	; (800367c <HAL_GPIO_EXTI_Callback+0xec>)
 8003604:	f005 ff03 	bl	800940e <HAL_TIM_Base_Start>
		 //HAL_TIM_Base_Start_IT(&htim4);
		 //HAL_TIM_Base_Start_IT(&htim7);
		 stan = 0;
 8003608:	4b18      	ldr	r3, [pc, #96]	; (800366c <HAL_GPIO_EXTI_Callback+0xdc>)
 800360a:	2200      	movs	r2, #0
 800360c:	601a      	str	r2, [r3, #0]
 800360e:	e005      	b.n	800361c <HAL_GPIO_EXTI_Callback+0x8c>
		 }
		 else
		 {
			 HAL_TIM_Base_Stop_IT(&htim4);
 8003610:	481b      	ldr	r0, [pc, #108]	; (8003680 <HAL_GPIO_EXTI_Callback+0xf0>)
 8003612:	f005 ff44 	bl	800949e <HAL_TIM_Base_Stop_IT>
			 stan=1;
 8003616:	4b15      	ldr	r3, [pc, #84]	; (800366c <HAL_GPIO_EXTI_Callback+0xdc>)
 8003618:	2201      	movs	r2, #1
 800361a:	601a      	str	r2, [r3, #0]
		 }

	 		}
	 if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == GPIO_PIN_RESET){
 800361c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003620:	4810      	ldr	r0, [pc, #64]	; (8003664 <HAL_GPIO_EXTI_Callback+0xd4>)
 8003622:	f002 fd2b 	bl	800607c <HAL_GPIO_ReadPin>
 8003626:	4603      	mov	r3, r0
 8003628:	2b00      	cmp	r3, #0
 800362a:	d101      	bne.n	8003630 <HAL_GPIO_EXTI_Callback+0xa0>
		 	next();
 800362c:	f7ff fe86 	bl	800333c <next>

		 	}
	 if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == GPIO_PIN_RESET){
 8003630:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003634:	480b      	ldr	r0, [pc, #44]	; (8003664 <HAL_GPIO_EXTI_Callback+0xd4>)
 8003636:	f002 fd21 	bl	800607c <HAL_GPIO_ReadPin>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d109      	bne.n	8003654 <HAL_GPIO_EXTI_Callback+0xc4>

		 //glosniej

		 if(indeks_glosnosci>=0 && indeks_glosnosci<9)
 8003640:	4b09      	ldr	r3, [pc, #36]	; (8003668 <HAL_GPIO_EXTI_Callback+0xd8>)
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	2b08      	cmp	r3, #8
 8003646:	d805      	bhi.n	8003654 <HAL_GPIO_EXTI_Callback+0xc4>
			 indeks_glosnosci++;
 8003648:	4b07      	ldr	r3, [pc, #28]	; (8003668 <HAL_GPIO_EXTI_Callback+0xd8>)
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	3301      	adds	r3, #1
 800364e:	b2da      	uxtb	r2, r3
 8003650:	4b05      	ldr	r3, [pc, #20]	; (8003668 <HAL_GPIO_EXTI_Callback+0xd8>)
 8003652:	701a      	strb	r2, [r3, #0]
			 	}
	 HAL_Delay(200);
 8003654:	20c8      	movs	r0, #200	; 0xc8
 8003656:	f000 ffdb 	bl	8004610 <HAL_Delay>

}
 800365a:	bf00      	nop
 800365c:	3708      	adds	r7, #8
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	40020400 	.word	0x40020400
 8003668:	200002e0 	.word	0x200002e0
 800366c:	20000010 	.word	0x20000010
 8003670:	000186a0 	.word	0x000186a0
 8003674:	20005ecc 	.word	0x20005ecc
 8003678:	20005e48 	.word	0x20005e48
 800367c:	20005e5c 	.word	0x20005e5c
 8003680:	20000364 	.word	0x20000364

08003684 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003684:	b580      	push	{r7, lr}
 8003686:	b082      	sub	sp, #8
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM4)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a10      	ldr	r2, [pc, #64]	; (80036d4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d119      	bne.n	80036ca <HAL_TIM_PeriodElapsedCallback+0x46>
	{
		eof=f_eof(&file);
 8003696:	4b10      	ldr	r3, [pc, #64]	; (80036d8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8003698:	695a      	ldr	r2, [r3, #20]
 800369a:	4b0f      	ldr	r3, [pc, #60]	; (80036d8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	429a      	cmp	r2, r3
 80036a0:	bf0c      	ite	eq
 80036a2:	2301      	moveq	r3, #1
 80036a4:	2300      	movne	r3, #0
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	461a      	mov	r2, r3
 80036aa:	4b0c      	ldr	r3, [pc, #48]	; (80036dc <HAL_TIM_PeriodElapsedCallback+0x58>)
 80036ac:	701a      	strb	r2, [r3, #0]
		if(eof ==0) f_read(&file, &buf,2048, &bytes_read);
 80036ae:	4b0b      	ldr	r3, [pc, #44]	; (80036dc <HAL_TIM_PeriodElapsedCallback+0x58>)
 80036b0:	781b      	ldrb	r3, [r3, #0]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d107      	bne.n	80036c6 <HAL_TIM_PeriodElapsedCallback+0x42>
 80036b6:	4b0a      	ldr	r3, [pc, #40]	; (80036e0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80036b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80036bc:	4909      	ldr	r1, [pc, #36]	; (80036e4 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80036be:	4806      	ldr	r0, [pc, #24]	; (80036d8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80036c0:	f7ff fab7 	bl	8002c32 <f_read>
			}
		}*/

  }

}
 80036c4:	e001      	b.n	80036ca <HAL_TIM_PeriodElapsedCallback+0x46>
		else {next();}
 80036c6:	f7ff fe39 	bl	800333c <next>
}
 80036ca:	bf00      	nop
 80036cc:	3708      	adds	r7, #8
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	40000800 	.word	0x40000800
 80036d8:	200005b4 	.word	0x200005b4
 80036dc:	200004f8 	.word	0x200004f8
 80036e0:	20000824 	.word	0x20000824
 80036e4:	20005ecc 	.word	0x20005ecc

080036e8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef*huart)
	{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b082      	sub	sp, #8
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
		if(huart->Instance == USART2)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a0b      	ldr	r2, [pc, #44]	; (8003724 <HAL_UART_RxCpltCallback+0x3c>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d10f      	bne.n	800371a <HAL_UART_RxCpltCallback+0x32>
			{

			HAL_UART_Receive_IT(&huart2, receiveUART, sizeReceiveUART);
 80036fa:	4b0b      	ldr	r3, [pc, #44]	; (8003728 <HAL_UART_RxCpltCallback+0x40>)
 80036fc:	881b      	ldrh	r3, [r3, #0]
 80036fe:	461a      	mov	r2, r3
 8003700:	490a      	ldr	r1, [pc, #40]	; (800372c <HAL_UART_RxCpltCallback+0x44>)
 8003702:	480b      	ldr	r0, [pc, #44]	; (8003730 <HAL_UART_RxCpltCallback+0x48>)
 8003704:	f006 fb03 	bl	8009d0e <HAL_UART_Receive_IT>
			if(receiveUART[0]==79){
 8003708:	4b08      	ldr	r3, [pc, #32]	; (800372c <HAL_UART_RxCpltCallback+0x44>)
 800370a:	781b      	ldrb	r3, [r3, #0]
 800370c:	2b4f      	cmp	r3, #79	; 0x4f
 800370e:	d104      	bne.n	800371a <HAL_UART_RxCpltCallback+0x32>
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8003710:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003714:	4807      	ldr	r0, [pc, #28]	; (8003734 <HAL_UART_RxCpltCallback+0x4c>)
 8003716:	f002 fcc9 	bl	80060ac <HAL_GPIO_TogglePin>
			}
			}
	}
 800371a:	bf00      	nop
 800371c:	3708      	adds	r7, #8
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	40004400 	.word	0x40004400
 8003728:	20000008 	.word	0x20000008
 800372c:	20005e9c 	.word	0x20005e9c
 8003730:	2001e570 	.word	0x2001e570
 8003734:	40020c00 	.word	0x40020c00

08003738 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800373c:	f000 fef6 	bl	800452c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003740:	f000 f85c 	bl	80037fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_DMA_Init();
 8003744:	f000 fa78 	bl	8003c38 <MX_DMA_Init>
  MX_ADC1_Init();
 8003748:	f000 f8c2 	bl	80038d0 <MX_ADC1_Init>
  MX_DAC_Init();
 800374c:	f000 f912 	bl	8003974 <MX_DAC_Init>
  MX_SPI3_Init();
 8003750:	f000 f968 	bl	8003a24 <MX_SPI3_Init>
  MX_USART3_UART_Init();
 8003754:	f000 fa46 	bl	8003be4 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8003758:	f000 f9e6 	bl	8003b28 <MX_TIM6_Init>
  MX_TIM4_Init();
 800375c:	f000 f998 	bl	8003a90 <MX_TIM4_Init>
  MX_I2C3_Init();
 8003760:	f000 f932 	bl	80039c8 <MX_I2C3_Init>
  MX_USART2_UART_Init();
 8003764:	f000 fa14 	bl	8003b90 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  //HAL_DAC_Start(&hdac,DAC_CHANNEL_1);
  HAL_ADC_Start_IT(&hadc1);
 8003768:	4816      	ldr	r0, [pc, #88]	; (80037c4 <main+0x8c>)
 800376a:	f000 ffb7 	bl	80046dc <HAL_ADC_Start_IT>

  HAL_UART_Transmit_IT(&huart2, sendUART, sizeSendUART);
 800376e:	4b16      	ldr	r3, [pc, #88]	; (80037c8 <main+0x90>)
 8003770:	881b      	ldrh	r3, [r3, #0]
 8003772:	461a      	mov	r2, r3
 8003774:	4915      	ldr	r1, [pc, #84]	; (80037cc <main+0x94>)
 8003776:	4816      	ldr	r0, [pc, #88]	; (80037d0 <main+0x98>)
 8003778:	f006 fa84 	bl	8009c84 <HAL_UART_Transmit_IT>

  	  fresult = f_mount(&FatFs, "", 1);
 800377c:	2201      	movs	r2, #1
 800377e:	4915      	ldr	r1, [pc, #84]	; (80037d4 <main+0x9c>)
 8003780:	4815      	ldr	r0, [pc, #84]	; (80037d8 <main+0xa0>)
 8003782:	f7ff f893 	bl	80028ac <f_mount>
 8003786:	4603      	mov	r3, r0
 8003788:	461a      	mov	r2, r3
 800378a:	4b14      	ldr	r3, [pc, #80]	; (80037dc <main+0xa4>)
 800378c:	701a      	strb	r2, [r3, #0]
      read_song();
 800378e:	f7ff fd6d 	bl	800326c <read_song>
      fresult = f_open(&file, &utwor , FA_READ|FA_OPEN_EXISTING|FA_OPEN_ALWAYS);
 8003792:	2211      	movs	r2, #17
 8003794:	4912      	ldr	r1, [pc, #72]	; (80037e0 <main+0xa8>)
 8003796:	4813      	ldr	r0, [pc, #76]	; (80037e4 <main+0xac>)
 8003798:	f7ff f8c8 	bl	800292c <f_open>
 800379c:	4603      	mov	r3, r0
 800379e:	461a      	mov	r2, r3
 80037a0:	4b0e      	ldr	r3, [pc, #56]	; (80037dc <main+0xa4>)
 80037a2:	701a      	strb	r2, [r3, #0]

      //f_read(&file, &buf, 62000, &bytes_read);
      //f_read(&file, &buf2,62000, &bytes_read);


      f_read(&file, &buf, 100000, &bytes_read);
 80037a4:	4b10      	ldr	r3, [pc, #64]	; (80037e8 <main+0xb0>)
 80037a6:	4a11      	ldr	r2, [pc, #68]	; (80037ec <main+0xb4>)
 80037a8:	4911      	ldr	r1, [pc, #68]	; (80037f0 <main+0xb8>)
 80037aa:	480e      	ldr	r0, [pc, #56]	; (80037e4 <main+0xac>)
 80037ac:	f7ff fa41 	bl	8002c32 <f_read>
    //  f_read(&file, &buf2,22047, &bytes_read);

      lcd_init();
 80037b0:	f7ff fd0a 	bl	80031c8 <lcd_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
      while (1)
  {

    lcd_send_string("Hello");
 80037b4:	480f      	ldr	r0, [pc, #60]	; (80037f4 <main+0xbc>)
 80037b6:	f7ff fd44 	bl	8003242 <lcd_send_string>
    //lcd_send_cmd(0x80 | 0x03);
    lcd_send_string("Space Invaders");
 80037ba:	480f      	ldr	r0, [pc, #60]	; (80037f8 <main+0xc0>)
 80037bc:	f7ff fd41 	bl	8003242 <lcd_send_string>
    lcd_send_string("Hello");
 80037c0:	e7f8      	b.n	80037b4 <main+0x7c>
 80037c2:	bf00      	nop
 80037c4:	200007dc 	.word	0x200007dc
 80037c8:	20000006 	.word	0x20000006
 80037cc:	20000004 	.word	0x20000004
 80037d0:	2001e570 	.word	0x2001e570
 80037d4:	0800afac 	.word	0x0800afac
 80037d8:	200000ac 	.word	0x200000ac
 80037dc:	2001e56c 	.word	0x2001e56c
 80037e0:	200004e4 	.word	0x200004e4
 80037e4:	200005b4 	.word	0x200005b4
 80037e8:	20000824 	.word	0x20000824
 80037ec:	000186a0 	.word	0x000186a0
 80037f0:	20005ecc 	.word	0x20005ecc
 80037f4:	0800afb0 	.word	0x0800afb0
 80037f8:	0800afb8 	.word	0x0800afb8

080037fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b094      	sub	sp, #80	; 0x50
 8003800:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003802:	f107 0320 	add.w	r3, r7, #32
 8003806:	2230      	movs	r2, #48	; 0x30
 8003808:	2100      	movs	r1, #0
 800380a:	4618      	mov	r0, r3
 800380c:	f006 ff3a 	bl	800a684 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003810:	f107 030c 	add.w	r3, r7, #12
 8003814:	2200      	movs	r2, #0
 8003816:	601a      	str	r2, [r3, #0]
 8003818:	605a      	str	r2, [r3, #4]
 800381a:	609a      	str	r2, [r3, #8]
 800381c:	60da      	str	r2, [r3, #12]
 800381e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003820:	2300      	movs	r3, #0
 8003822:	60bb      	str	r3, [r7, #8]
 8003824:	4b28      	ldr	r3, [pc, #160]	; (80038c8 <SystemClock_Config+0xcc>)
 8003826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003828:	4a27      	ldr	r2, [pc, #156]	; (80038c8 <SystemClock_Config+0xcc>)
 800382a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800382e:	6413      	str	r3, [r2, #64]	; 0x40
 8003830:	4b25      	ldr	r3, [pc, #148]	; (80038c8 <SystemClock_Config+0xcc>)
 8003832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003834:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003838:	60bb      	str	r3, [r7, #8]
 800383a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800383c:	2300      	movs	r3, #0
 800383e:	607b      	str	r3, [r7, #4]
 8003840:	4b22      	ldr	r3, [pc, #136]	; (80038cc <SystemClock_Config+0xd0>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a21      	ldr	r2, [pc, #132]	; (80038cc <SystemClock_Config+0xd0>)
 8003846:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800384a:	6013      	str	r3, [r2, #0]
 800384c:	4b1f      	ldr	r3, [pc, #124]	; (80038cc <SystemClock_Config+0xd0>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003854:	607b      	str	r3, [r7, #4]
 8003856:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003858:	2301      	movs	r3, #1
 800385a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800385c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003860:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003862:	2302      	movs	r3, #2
 8003864:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003866:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800386a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800386c:	2304      	movs	r3, #4
 800386e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003870:	23a8      	movs	r3, #168	; 0xa8
 8003872:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003874:	2302      	movs	r3, #2
 8003876:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003878:	2304      	movs	r3, #4
 800387a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800387c:	f107 0320 	add.w	r3, r7, #32
 8003880:	4618      	mov	r0, r3
 8003882:	f004 fc57 	bl	8008134 <HAL_RCC_OscConfig>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d001      	beq.n	8003890 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800388c:	f000 f9f4 	bl	8003c78 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003890:	230f      	movs	r3, #15
 8003892:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003894:	2302      	movs	r3, #2
 8003896:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003898:	2300      	movs	r3, #0
 800389a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800389c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80038a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80038a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80038a8:	f107 030c 	add.w	r3, r7, #12
 80038ac:	2105      	movs	r1, #5
 80038ae:	4618      	mov	r0, r3
 80038b0:	f004 fe82 	bl	80085b8 <HAL_RCC_ClockConfig>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d001      	beq.n	80038be <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80038ba:	f000 f9dd 	bl	8003c78 <Error_Handler>
  }
}
 80038be:	bf00      	nop
 80038c0:	3750      	adds	r7, #80	; 0x50
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	40023800 	.word	0x40023800
 80038cc:	40007000 	.word	0x40007000

080038d0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b084      	sub	sp, #16
 80038d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80038d6:	463b      	mov	r3, r7
 80038d8:	2200      	movs	r2, #0
 80038da:	601a      	str	r2, [r3, #0]
 80038dc:	605a      	str	r2, [r3, #4]
 80038de:	609a      	str	r2, [r3, #8]
 80038e0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 80038e2:	4b21      	ldr	r3, [pc, #132]	; (8003968 <MX_ADC1_Init+0x98>)
 80038e4:	4a21      	ldr	r2, [pc, #132]	; (800396c <MX_ADC1_Init+0x9c>)
 80038e6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80038e8:	4b1f      	ldr	r3, [pc, #124]	; (8003968 <MX_ADC1_Init+0x98>)
 80038ea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80038ee:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80038f0:	4b1d      	ldr	r3, [pc, #116]	; (8003968 <MX_ADC1_Init+0x98>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80038f6:	4b1c      	ldr	r3, [pc, #112]	; (8003968 <MX_ADC1_Init+0x98>)
 80038f8:	2200      	movs	r2, #0
 80038fa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80038fc:	4b1a      	ldr	r3, [pc, #104]	; (8003968 <MX_ADC1_Init+0x98>)
 80038fe:	2200      	movs	r2, #0
 8003900:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003902:	4b19      	ldr	r3, [pc, #100]	; (8003968 <MX_ADC1_Init+0x98>)
 8003904:	2200      	movs	r2, #0
 8003906:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800390a:	4b17      	ldr	r3, [pc, #92]	; (8003968 <MX_ADC1_Init+0x98>)
 800390c:	2200      	movs	r2, #0
 800390e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003910:	4b15      	ldr	r3, [pc, #84]	; (8003968 <MX_ADC1_Init+0x98>)
 8003912:	4a17      	ldr	r2, [pc, #92]	; (8003970 <MX_ADC1_Init+0xa0>)
 8003914:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003916:	4b14      	ldr	r3, [pc, #80]	; (8003968 <MX_ADC1_Init+0x98>)
 8003918:	2200      	movs	r2, #0
 800391a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800391c:	4b12      	ldr	r3, [pc, #72]	; (8003968 <MX_ADC1_Init+0x98>)
 800391e:	2201      	movs	r2, #1
 8003920:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003922:	4b11      	ldr	r3, [pc, #68]	; (8003968 <MX_ADC1_Init+0x98>)
 8003924:	2200      	movs	r2, #0
 8003926:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800392a:	4b0f      	ldr	r3, [pc, #60]	; (8003968 <MX_ADC1_Init+0x98>)
 800392c:	2201      	movs	r2, #1
 800392e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003930:	480d      	ldr	r0, [pc, #52]	; (8003968 <MX_ADC1_Init+0x98>)
 8003932:	f000 fe8f 	bl	8004654 <HAL_ADC_Init>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d001      	beq.n	8003940 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800393c:	f000 f99c 	bl	8003c78 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8003940:	2303      	movs	r3, #3
 8003942:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003944:	2301      	movs	r3, #1
 8003946:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003948:	2300      	movs	r3, #0
 800394a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800394c:	463b      	mov	r3, r7
 800394e:	4619      	mov	r1, r3
 8003950:	4805      	ldr	r0, [pc, #20]	; (8003968 <MX_ADC1_Init+0x98>)
 8003952:	f001 f8f5 	bl	8004b40 <HAL_ADC_ConfigChannel>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d001      	beq.n	8003960 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800395c:	f000 f98c 	bl	8003c78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003960:	bf00      	nop
 8003962:	3710      	adds	r7, #16
 8003964:	46bd      	mov	sp, r7
 8003966:	bd80      	pop	{r7, pc}
 8003968:	200007dc 	.word	0x200007dc
 800396c:	40012000 	.word	0x40012000
 8003970:	0f000001 	.word	0x0f000001

08003974 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800397a:	463b      	mov	r3, r7
 800397c:	2200      	movs	r2, #0
 800397e:	601a      	str	r2, [r3, #0]
 8003980:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization 
  */
  hdac.Instance = DAC;
 8003982:	4b0f      	ldr	r3, [pc, #60]	; (80039c0 <MX_DAC_Init+0x4c>)
 8003984:	4a0f      	ldr	r2, [pc, #60]	; (80039c4 <MX_DAC_Init+0x50>)
 8003986:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8003988:	480d      	ldr	r0, [pc, #52]	; (80039c0 <MX_DAC_Init+0x4c>)
 800398a:	f001 fc12 	bl	80051b2 <HAL_DAC_Init>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d001      	beq.n	8003998 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8003994:	f000 f970 	bl	8003c78 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8003998:	2304      	movs	r3, #4
 800399a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800399c:	2300      	movs	r3, #0
 800399e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80039a0:	463b      	mov	r3, r7
 80039a2:	2200      	movs	r2, #0
 80039a4:	4619      	mov	r1, r3
 80039a6:	4806      	ldr	r0, [pc, #24]	; (80039c0 <MX_DAC_Init+0x4c>)
 80039a8:	f001 fd46 	bl	8005438 <HAL_DAC_ConfigChannel>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80039b2:	f000 f961 	bl	8003c78 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80039b6:	bf00      	nop
 80039b8:	3708      	adds	r7, #8
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	20005e48 	.word	0x20005e48
 80039c4:	40007400 	.word	0x40007400

080039c8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80039cc:	4b12      	ldr	r3, [pc, #72]	; (8003a18 <MX_I2C3_Init+0x50>)
 80039ce:	4a13      	ldr	r2, [pc, #76]	; (8003a1c <MX_I2C3_Init+0x54>)
 80039d0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80039d2:	4b11      	ldr	r3, [pc, #68]	; (8003a18 <MX_I2C3_Init+0x50>)
 80039d4:	4a12      	ldr	r2, [pc, #72]	; (8003a20 <MX_I2C3_Init+0x58>)
 80039d6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80039d8:	4b0f      	ldr	r3, [pc, #60]	; (8003a18 <MX_I2C3_Init+0x50>)
 80039da:	2200      	movs	r2, #0
 80039dc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80039de:	4b0e      	ldr	r3, [pc, #56]	; (8003a18 <MX_I2C3_Init+0x50>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80039e4:	4b0c      	ldr	r3, [pc, #48]	; (8003a18 <MX_I2C3_Init+0x50>)
 80039e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80039ea:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80039ec:	4b0a      	ldr	r3, [pc, #40]	; (8003a18 <MX_I2C3_Init+0x50>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80039f2:	4b09      	ldr	r3, [pc, #36]	; (8003a18 <MX_I2C3_Init+0x50>)
 80039f4:	2200      	movs	r2, #0
 80039f6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80039f8:	4b07      	ldr	r3, [pc, #28]	; (8003a18 <MX_I2C3_Init+0x50>)
 80039fa:	2200      	movs	r2, #0
 80039fc:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80039fe:	4b06      	ldr	r3, [pc, #24]	; (8003a18 <MX_I2C3_Init+0x50>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8003a04:	4804      	ldr	r0, [pc, #16]	; (8003a18 <MX_I2C3_Init+0x50>)
 8003a06:	f002 fb85 	bl	8006114 <HAL_I2C_Init>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d001      	beq.n	8003a14 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8003a10:	f000 f932 	bl	8003c78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8003a14:	bf00      	nop
 8003a16:	bd80      	pop	{r7, pc}
 8003a18:	20000310 	.word	0x20000310
 8003a1c:	40005c00 	.word	0x40005c00
 8003a20:	000186a0 	.word	0x000186a0

08003a24 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8003a28:	4b17      	ldr	r3, [pc, #92]	; (8003a88 <MX_SPI3_Init+0x64>)
 8003a2a:	4a18      	ldr	r2, [pc, #96]	; (8003a8c <MX_SPI3_Init+0x68>)
 8003a2c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003a2e:	4b16      	ldr	r3, [pc, #88]	; (8003a88 <MX_SPI3_Init+0x64>)
 8003a30:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003a34:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003a36:	4b14      	ldr	r3, [pc, #80]	; (8003a88 <MX_SPI3_Init+0x64>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003a3c:	4b12      	ldr	r3, [pc, #72]	; (8003a88 <MX_SPI3_Init+0x64>)
 8003a3e:	2200      	movs	r2, #0
 8003a40:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a42:	4b11      	ldr	r3, [pc, #68]	; (8003a88 <MX_SPI3_Init+0x64>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003a48:	4b0f      	ldr	r3, [pc, #60]	; (8003a88 <MX_SPI3_Init+0x64>)
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003a4e:	4b0e      	ldr	r3, [pc, #56]	; (8003a88 <MX_SPI3_Init+0x64>)
 8003a50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a54:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003a56:	4b0c      	ldr	r3, [pc, #48]	; (8003a88 <MX_SPI3_Init+0x64>)
 8003a58:	2218      	movs	r2, #24
 8003a5a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003a5c:	4b0a      	ldr	r3, [pc, #40]	; (8003a88 <MX_SPI3_Init+0x64>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003a62:	4b09      	ldr	r3, [pc, #36]	; (8003a88 <MX_SPI3_Init+0x64>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a68:	4b07      	ldr	r3, [pc, #28]	; (8003a88 <MX_SPI3_Init+0x64>)
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8003a6e:	4b06      	ldr	r3, [pc, #24]	; (8003a88 <MX_SPI3_Init+0x64>)
 8003a70:	220a      	movs	r2, #10
 8003a72:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003a74:	4804      	ldr	r0, [pc, #16]	; (8003a88 <MX_SPI3_Init+0x64>)
 8003a76:	f004 ff8d 	bl	8008994 <HAL_SPI_Init>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d001      	beq.n	8003a84 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8003a80:	f000 f8fa 	bl	8003c78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003a84:	bf00      	nop
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	200004fc 	.word	0x200004fc
 8003a8c:	40003c00 	.word	0x40003c00

08003a90 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b086      	sub	sp, #24
 8003a94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a96:	f107 0308 	add.w	r3, r7, #8
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	601a      	str	r2, [r3, #0]
 8003a9e:	605a      	str	r2, [r3, #4]
 8003aa0:	609a      	str	r2, [r3, #8]
 8003aa2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003aa4:	463b      	mov	r3, r7
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	601a      	str	r2, [r3, #0]
 8003aaa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003aac:	4b1c      	ldr	r3, [pc, #112]	; (8003b20 <MX_TIM4_Init+0x90>)
 8003aae:	4a1d      	ldr	r2, [pc, #116]	; (8003b24 <MX_TIM4_Init+0x94>)
 8003ab0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 14;
 8003ab2:	4b1b      	ldr	r3, [pc, #108]	; (8003b20 <MX_TIM4_Init+0x90>)
 8003ab4:	220e      	movs	r2, #14
 8003ab6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ab8:	4b19      	ldr	r3, [pc, #100]	; (8003b20 <MX_TIM4_Init+0x90>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 126;
 8003abe:	4b18      	ldr	r3, [pc, #96]	; (8003b20 <MX_TIM4_Init+0x90>)
 8003ac0:	227e      	movs	r2, #126	; 0x7e
 8003ac2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ac4:	4b16      	ldr	r3, [pc, #88]	; (8003b20 <MX_TIM4_Init+0x90>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003aca:	4b15      	ldr	r3, [pc, #84]	; (8003b20 <MX_TIM4_Init+0x90>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003ad0:	4813      	ldr	r0, [pc, #76]	; (8003b20 <MX_TIM4_Init+0x90>)
 8003ad2:	f005 fc71 	bl	80093b8 <HAL_TIM_Base_Init>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d001      	beq.n	8003ae0 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8003adc:	f000 f8cc 	bl	8003c78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ae0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ae4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003ae6:	f107 0308 	add.w	r3, r7, #8
 8003aea:	4619      	mov	r1, r3
 8003aec:	480c      	ldr	r0, [pc, #48]	; (8003b20 <MX_TIM4_Init+0x90>)
 8003aee:	f005 fe09 	bl	8009704 <HAL_TIM_ConfigClockSource>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d001      	beq.n	8003afc <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8003af8:	f000 f8be 	bl	8003c78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003afc:	2300      	movs	r3, #0
 8003afe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b00:	2300      	movs	r3, #0
 8003b02:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003b04:	463b      	mov	r3, r7
 8003b06:	4619      	mov	r1, r3
 8003b08:	4805      	ldr	r0, [pc, #20]	; (8003b20 <MX_TIM4_Init+0x90>)
 8003b0a:	f006 f815 	bl	8009b38 <HAL_TIMEx_MasterConfigSynchronization>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d001      	beq.n	8003b18 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8003b14:	f000 f8b0 	bl	8003c78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003b18:	bf00      	nop
 8003b1a:	3718      	adds	r7, #24
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	20000364 	.word	0x20000364
 8003b24:	40000800 	.word	0x40000800

08003b28 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b2e:	463b      	mov	r3, r7
 8003b30:	2200      	movs	r2, #0
 8003b32:	601a      	str	r2, [r3, #0]
 8003b34:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003b36:	4b14      	ldr	r3, [pc, #80]	; (8003b88 <MX_TIM6_Init+0x60>)
 8003b38:	4a14      	ldr	r2, [pc, #80]	; (8003b8c <MX_TIM6_Init+0x64>)
 8003b3a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 14;
 8003b3c:	4b12      	ldr	r3, [pc, #72]	; (8003b88 <MX_TIM6_Init+0x60>)
 8003b3e:	220e      	movs	r2, #14
 8003b40:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b42:	4b11      	ldr	r3, [pc, #68]	; (8003b88 <MX_TIM6_Init+0x60>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 126;
 8003b48:	4b0f      	ldr	r3, [pc, #60]	; (8003b88 <MX_TIM6_Init+0x60>)
 8003b4a:	227e      	movs	r2, #126	; 0x7e
 8003b4c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b4e:	4b0e      	ldr	r3, [pc, #56]	; (8003b88 <MX_TIM6_Init+0x60>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003b54:	480c      	ldr	r0, [pc, #48]	; (8003b88 <MX_TIM6_Init+0x60>)
 8003b56:	f005 fc2f 	bl	80093b8 <HAL_TIM_Base_Init>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d001      	beq.n	8003b64 <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8003b60:	f000 f88a 	bl	8003c78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003b64:	2320      	movs	r3, #32
 8003b66:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003b6c:	463b      	mov	r3, r7
 8003b6e:	4619      	mov	r1, r3
 8003b70:	4805      	ldr	r0, [pc, #20]	; (8003b88 <MX_TIM6_Init+0x60>)
 8003b72:	f005 ffe1 	bl	8009b38 <HAL_TIMEx_MasterConfigSynchronization>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d001      	beq.n	8003b80 <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8003b7c:	f000 f87c 	bl	8003c78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003b80:	bf00      	nop
 8003b82:	3708      	adds	r7, #8
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	20005e5c 	.word	0x20005e5c
 8003b8c:	40001000 	.word	0x40001000

08003b90 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003b94:	4b11      	ldr	r3, [pc, #68]	; (8003bdc <MX_USART2_UART_Init+0x4c>)
 8003b96:	4a12      	ldr	r2, [pc, #72]	; (8003be0 <MX_USART2_UART_Init+0x50>)
 8003b98:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003b9a:	4b10      	ldr	r3, [pc, #64]	; (8003bdc <MX_USART2_UART_Init+0x4c>)
 8003b9c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003ba0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003ba2:	4b0e      	ldr	r3, [pc, #56]	; (8003bdc <MX_USART2_UART_Init+0x4c>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003ba8:	4b0c      	ldr	r3, [pc, #48]	; (8003bdc <MX_USART2_UART_Init+0x4c>)
 8003baa:	2200      	movs	r2, #0
 8003bac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003bae:	4b0b      	ldr	r3, [pc, #44]	; (8003bdc <MX_USART2_UART_Init+0x4c>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003bb4:	4b09      	ldr	r3, [pc, #36]	; (8003bdc <MX_USART2_UART_Init+0x4c>)
 8003bb6:	220c      	movs	r2, #12
 8003bb8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003bba:	4b08      	ldr	r3, [pc, #32]	; (8003bdc <MX_USART2_UART_Init+0x4c>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003bc0:	4b06      	ldr	r3, [pc, #24]	; (8003bdc <MX_USART2_UART_Init+0x4c>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003bc6:	4805      	ldr	r0, [pc, #20]	; (8003bdc <MX_USART2_UART_Init+0x4c>)
 8003bc8:	f006 f80f 	bl	8009bea <HAL_UART_Init>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d001      	beq.n	8003bd6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003bd2:	f000 f851 	bl	8003c78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003bd6:	bf00      	nop
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	2001e570 	.word	0x2001e570
 8003be0:	40004400 	.word	0x40004400

08003be4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003be8:	4b11      	ldr	r3, [pc, #68]	; (8003c30 <MX_USART3_UART_Init+0x4c>)
 8003bea:	4a12      	ldr	r2, [pc, #72]	; (8003c34 <MX_USART3_UART_Init+0x50>)
 8003bec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8003bee:	4b10      	ldr	r3, [pc, #64]	; (8003c30 <MX_USART3_UART_Init+0x4c>)
 8003bf0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003bf4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003bf6:	4b0e      	ldr	r3, [pc, #56]	; (8003c30 <MX_USART3_UART_Init+0x4c>)
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003bfc:	4b0c      	ldr	r3, [pc, #48]	; (8003c30 <MX_USART3_UART_Init+0x4c>)
 8003bfe:	2200      	movs	r2, #0
 8003c00:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003c02:	4b0b      	ldr	r3, [pc, #44]	; (8003c30 <MX_USART3_UART_Init+0x4c>)
 8003c04:	2200      	movs	r2, #0
 8003c06:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003c08:	4b09      	ldr	r3, [pc, #36]	; (8003c30 <MX_USART3_UART_Init+0x4c>)
 8003c0a:	220c      	movs	r2, #12
 8003c0c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c0e:	4b08      	ldr	r3, [pc, #32]	; (8003c30 <MX_USART3_UART_Init+0x4c>)
 8003c10:	2200      	movs	r2, #0
 8003c12:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c14:	4b06      	ldr	r3, [pc, #24]	; (8003c30 <MX_USART3_UART_Init+0x4c>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003c1a:	4805      	ldr	r0, [pc, #20]	; (8003c30 <MX_USART3_UART_Init+0x4c>)
 8003c1c:	f005 ffe5 	bl	8009bea <HAL_UART_Init>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d001      	beq.n	8003c2a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003c26:	f000 f827 	bl	8003c78 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003c2a:	bf00      	nop
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	200003a4 	.word	0x200003a4
 8003c34:	40004800 	.word	0x40004800

08003c38 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003c3e:	2300      	movs	r3, #0
 8003c40:	607b      	str	r3, [r7, #4]
 8003c42:	4b0c      	ldr	r3, [pc, #48]	; (8003c74 <MX_DMA_Init+0x3c>)
 8003c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c46:	4a0b      	ldr	r2, [pc, #44]	; (8003c74 <MX_DMA_Init+0x3c>)
 8003c48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003c4c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c4e:	4b09      	ldr	r3, [pc, #36]	; (8003c74 <MX_DMA_Init+0x3c>)
 8003c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c56:	607b      	str	r3, [r7, #4]
 8003c58:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	2100      	movs	r1, #0
 8003c5e:	2010      	movs	r0, #16
 8003c60:	f001 fa71 	bl	8005146 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003c64:	2010      	movs	r0, #16
 8003c66:	f001 fa8a 	bl	800517e <HAL_NVIC_EnableIRQ>

}
 8003c6a:	bf00      	nop
 8003c6c:	3708      	adds	r7, #8
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}
 8003c72:	bf00      	nop
 8003c74:	40023800 	.word	0x40023800

08003c78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003c7c:	bf00      	nop
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr
	...

08003c88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c8e:	2300      	movs	r3, #0
 8003c90:	607b      	str	r3, [r7, #4]
 8003c92:	4b13      	ldr	r3, [pc, #76]	; (8003ce0 <HAL_MspInit+0x58>)
 8003c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c96:	4a12      	ldr	r2, [pc, #72]	; (8003ce0 <HAL_MspInit+0x58>)
 8003c98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c9c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c9e:	4b10      	ldr	r3, [pc, #64]	; (8003ce0 <HAL_MspInit+0x58>)
 8003ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ca6:	607b      	str	r3, [r7, #4]
 8003ca8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003caa:	2300      	movs	r3, #0
 8003cac:	603b      	str	r3, [r7, #0]
 8003cae:	4b0c      	ldr	r3, [pc, #48]	; (8003ce0 <HAL_MspInit+0x58>)
 8003cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb2:	4a0b      	ldr	r2, [pc, #44]	; (8003ce0 <HAL_MspInit+0x58>)
 8003cb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cb8:	6413      	str	r3, [r2, #64]	; 0x40
 8003cba:	4b09      	ldr	r3, [pc, #36]	; (8003ce0 <HAL_MspInit+0x58>)
 8003cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cc2:	603b      	str	r3, [r7, #0]
 8003cc4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	2100      	movs	r1, #0
 8003cca:	2001      	movs	r0, #1
 8003ccc:	f001 fa3b 	bl	8005146 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8003cd0:	2001      	movs	r0, #1
 8003cd2:	f001 fa54 	bl	800517e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003cd6:	bf00      	nop
 8003cd8:	3708      	adds	r7, #8
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop
 8003ce0:	40023800 	.word	0x40023800

08003ce4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b08a      	sub	sp, #40	; 0x28
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cec:	f107 0314 	add.w	r3, r7, #20
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	601a      	str	r2, [r3, #0]
 8003cf4:	605a      	str	r2, [r3, #4]
 8003cf6:	609a      	str	r2, [r3, #8]
 8003cf8:	60da      	str	r2, [r3, #12]
 8003cfa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a1b      	ldr	r2, [pc, #108]	; (8003d70 <HAL_ADC_MspInit+0x8c>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d12f      	bne.n	8003d66 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003d06:	2300      	movs	r3, #0
 8003d08:	613b      	str	r3, [r7, #16]
 8003d0a:	4b1a      	ldr	r3, [pc, #104]	; (8003d74 <HAL_ADC_MspInit+0x90>)
 8003d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d0e:	4a19      	ldr	r2, [pc, #100]	; (8003d74 <HAL_ADC_MspInit+0x90>)
 8003d10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d14:	6453      	str	r3, [r2, #68]	; 0x44
 8003d16:	4b17      	ldr	r3, [pc, #92]	; (8003d74 <HAL_ADC_MspInit+0x90>)
 8003d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d1e:	613b      	str	r3, [r7, #16]
 8003d20:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d22:	2300      	movs	r3, #0
 8003d24:	60fb      	str	r3, [r7, #12]
 8003d26:	4b13      	ldr	r3, [pc, #76]	; (8003d74 <HAL_ADC_MspInit+0x90>)
 8003d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2a:	4a12      	ldr	r2, [pc, #72]	; (8003d74 <HAL_ADC_MspInit+0x90>)
 8003d2c:	f043 0301 	orr.w	r3, r3, #1
 8003d30:	6313      	str	r3, [r2, #48]	; 0x30
 8003d32:	4b10      	ldr	r3, [pc, #64]	; (8003d74 <HAL_ADC_MspInit+0x90>)
 8003d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d36:	f003 0301 	and.w	r3, r3, #1
 8003d3a:	60fb      	str	r3, [r7, #12]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003d3e:	2308      	movs	r3, #8
 8003d40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d42:	2303      	movs	r3, #3
 8003d44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d46:	2300      	movs	r3, #0
 8003d48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d4a:	f107 0314 	add.w	r3, r7, #20
 8003d4e:	4619      	mov	r1, r3
 8003d50:	4809      	ldr	r0, [pc, #36]	; (8003d78 <HAL_ADC_MspInit+0x94>)
 8003d52:	f001 fff9 	bl	8005d48 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8003d56:	2200      	movs	r2, #0
 8003d58:	2101      	movs	r1, #1
 8003d5a:	2012      	movs	r0, #18
 8003d5c:	f001 f9f3 	bl	8005146 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003d60:	2012      	movs	r0, #18
 8003d62:	f001 fa0c 	bl	800517e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003d66:	bf00      	nop
 8003d68:	3728      	adds	r7, #40	; 0x28
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	40012000 	.word	0x40012000
 8003d74:	40023800 	.word	0x40023800
 8003d78:	40020000 	.word	0x40020000

08003d7c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b08a      	sub	sp, #40	; 0x28
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d84:	f107 0314 	add.w	r3, r7, #20
 8003d88:	2200      	movs	r2, #0
 8003d8a:	601a      	str	r2, [r3, #0]
 8003d8c:	605a      	str	r2, [r3, #4]
 8003d8e:	609a      	str	r2, [r3, #8]
 8003d90:	60da      	str	r2, [r3, #12]
 8003d92:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a32      	ldr	r2, [pc, #200]	; (8003e64 <HAL_DAC_MspInit+0xe8>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d15e      	bne.n	8003e5c <HAL_DAC_MspInit+0xe0>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8003d9e:	2300      	movs	r3, #0
 8003da0:	613b      	str	r3, [r7, #16]
 8003da2:	4b31      	ldr	r3, [pc, #196]	; (8003e68 <HAL_DAC_MspInit+0xec>)
 8003da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da6:	4a30      	ldr	r2, [pc, #192]	; (8003e68 <HAL_DAC_MspInit+0xec>)
 8003da8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003dac:	6413      	str	r3, [r2, #64]	; 0x40
 8003dae:	4b2e      	ldr	r3, [pc, #184]	; (8003e68 <HAL_DAC_MspInit+0xec>)
 8003db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003db6:	613b      	str	r3, [r7, #16]
 8003db8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dba:	2300      	movs	r3, #0
 8003dbc:	60fb      	str	r3, [r7, #12]
 8003dbe:	4b2a      	ldr	r3, [pc, #168]	; (8003e68 <HAL_DAC_MspInit+0xec>)
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc2:	4a29      	ldr	r2, [pc, #164]	; (8003e68 <HAL_DAC_MspInit+0xec>)
 8003dc4:	f043 0301 	orr.w	r3, r3, #1
 8003dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8003dca:	4b27      	ldr	r3, [pc, #156]	; (8003e68 <HAL_DAC_MspInit+0xec>)
 8003dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dce:	f003 0301 	and.w	r3, r3, #1
 8003dd2:	60fb      	str	r3, [r7, #12]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003dd6:	2310      	movs	r3, #16
 8003dd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dde:	2300      	movs	r3, #0
 8003de0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003de2:	f107 0314 	add.w	r3, r7, #20
 8003de6:	4619      	mov	r1, r3
 8003de8:	4820      	ldr	r0, [pc, #128]	; (8003e6c <HAL_DAC_MspInit+0xf0>)
 8003dea:	f001 ffad 	bl	8005d48 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8003dee:	4b20      	ldr	r3, [pc, #128]	; (8003e70 <HAL_DAC_MspInit+0xf4>)
 8003df0:	4a20      	ldr	r2, [pc, #128]	; (8003e74 <HAL_DAC_MspInit+0xf8>)
 8003df2:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8003df4:	4b1e      	ldr	r3, [pc, #120]	; (8003e70 <HAL_DAC_MspInit+0xf4>)
 8003df6:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8003dfa:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003dfc:	4b1c      	ldr	r3, [pc, #112]	; (8003e70 <HAL_DAC_MspInit+0xf4>)
 8003dfe:	2240      	movs	r2, #64	; 0x40
 8003e00:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e02:	4b1b      	ldr	r3, [pc, #108]	; (8003e70 <HAL_DAC_MspInit+0xf4>)
 8003e04:	2200      	movs	r2, #0
 8003e06:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8003e08:	4b19      	ldr	r3, [pc, #100]	; (8003e70 <HAL_DAC_MspInit+0xf4>)
 8003e0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e0e:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e10:	4b17      	ldr	r3, [pc, #92]	; (8003e70 <HAL_DAC_MspInit+0xf4>)
 8003e12:	2200      	movs	r2, #0
 8003e14:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e16:	4b16      	ldr	r3, [pc, #88]	; (8003e70 <HAL_DAC_MspInit+0xf4>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8003e1c:	4b14      	ldr	r3, [pc, #80]	; (8003e70 <HAL_DAC_MspInit+0xf4>)
 8003e1e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e22:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 8003e24:	4b12      	ldr	r3, [pc, #72]	; (8003e70 <HAL_DAC_MspInit+0xf4>)
 8003e26:	2200      	movs	r2, #0
 8003e28:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003e2a:	4b11      	ldr	r3, [pc, #68]	; (8003e70 <HAL_DAC_MspInit+0xf4>)
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8003e30:	480f      	ldr	r0, [pc, #60]	; (8003e70 <HAL_DAC_MspInit+0xf4>)
 8003e32:	f001 fbe3 	bl	80055fc <HAL_DMA_Init>
 8003e36:	4603      	mov	r3, r0
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d001      	beq.n	8003e40 <HAL_DAC_MspInit+0xc4>
    {
      Error_Handler();
 8003e3c:	f7ff ff1c 	bl	8003c78 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a0b      	ldr	r2, [pc, #44]	; (8003e70 <HAL_DAC_MspInit+0xf4>)
 8003e44:	609a      	str	r2, [r3, #8]
 8003e46:	4a0a      	ldr	r2, [pc, #40]	; (8003e70 <HAL_DAC_MspInit+0xf4>)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6393      	str	r3, [r2, #56]	; 0x38

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	2100      	movs	r1, #0
 8003e50:	2036      	movs	r0, #54	; 0x36
 8003e52:	f001 f978 	bl	8005146 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003e56:	2036      	movs	r0, #54	; 0x36
 8003e58:	f001 f991 	bl	800517e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8003e5c:	bf00      	nop
 8003e5e:	3728      	adds	r7, #40	; 0x28
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}
 8003e64:	40007400 	.word	0x40007400
 8003e68:	40023800 	.word	0x40023800
 8003e6c:	40020000 	.word	0x40020000
 8003e70:	20000554 	.word	0x20000554
 8003e74:	40026088 	.word	0x40026088

08003e78 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b08a      	sub	sp, #40	; 0x28
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e80:	f107 0314 	add.w	r3, r7, #20
 8003e84:	2200      	movs	r2, #0
 8003e86:	601a      	str	r2, [r3, #0]
 8003e88:	605a      	str	r2, [r3, #4]
 8003e8a:	609a      	str	r2, [r3, #8]
 8003e8c:	60da      	str	r2, [r3, #12]
 8003e8e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a31      	ldr	r2, [pc, #196]	; (8003f5c <HAL_I2C_MspInit+0xe4>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d15b      	bne.n	8003f52 <HAL_I2C_MspInit+0xda>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	613b      	str	r3, [r7, #16]
 8003e9e:	4b30      	ldr	r3, [pc, #192]	; (8003f60 <HAL_I2C_MspInit+0xe8>)
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea2:	4a2f      	ldr	r2, [pc, #188]	; (8003f60 <HAL_I2C_MspInit+0xe8>)
 8003ea4:	f043 0304 	orr.w	r3, r3, #4
 8003ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8003eaa:	4b2d      	ldr	r3, [pc, #180]	; (8003f60 <HAL_I2C_MspInit+0xe8>)
 8003eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eae:	f003 0304 	and.w	r3, r3, #4
 8003eb2:	613b      	str	r3, [r7, #16]
 8003eb4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	60fb      	str	r3, [r7, #12]
 8003eba:	4b29      	ldr	r3, [pc, #164]	; (8003f60 <HAL_I2C_MspInit+0xe8>)
 8003ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ebe:	4a28      	ldr	r2, [pc, #160]	; (8003f60 <HAL_I2C_MspInit+0xe8>)
 8003ec0:	f043 0301 	orr.w	r3, r3, #1
 8003ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ec6:	4b26      	ldr	r3, [pc, #152]	; (8003f60 <HAL_I2C_MspInit+0xe8>)
 8003ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eca:	f003 0301 	and.w	r3, r3, #1
 8003ece:	60fb      	str	r3, [r7, #12]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003ed2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ed6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ed8:	2312      	movs	r3, #18
 8003eda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003edc:	2301      	movs	r3, #1
 8003ede:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ee0:	2303      	movs	r3, #3
 8003ee2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003ee4:	2304      	movs	r3, #4
 8003ee6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ee8:	f107 0314 	add.w	r3, r7, #20
 8003eec:	4619      	mov	r1, r3
 8003eee:	481d      	ldr	r0, [pc, #116]	; (8003f64 <HAL_I2C_MspInit+0xec>)
 8003ef0:	f001 ff2a 	bl	8005d48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003ef4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ef8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003efa:	2312      	movs	r3, #18
 8003efc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003efe:	2301      	movs	r3, #1
 8003f00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f02:	2303      	movs	r3, #3
 8003f04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003f06:	2304      	movs	r3, #4
 8003f08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f0a:	f107 0314 	add.w	r3, r7, #20
 8003f0e:	4619      	mov	r1, r3
 8003f10:	4815      	ldr	r0, [pc, #84]	; (8003f68 <HAL_I2C_MspInit+0xf0>)
 8003f12:	f001 ff19 	bl	8005d48 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003f16:	2300      	movs	r3, #0
 8003f18:	60bb      	str	r3, [r7, #8]
 8003f1a:	4b11      	ldr	r3, [pc, #68]	; (8003f60 <HAL_I2C_MspInit+0xe8>)
 8003f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f1e:	4a10      	ldr	r2, [pc, #64]	; (8003f60 <HAL_I2C_MspInit+0xe8>)
 8003f20:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003f24:	6413      	str	r3, [r2, #64]	; 0x40
 8003f26:	4b0e      	ldr	r3, [pc, #56]	; (8003f60 <HAL_I2C_MspInit+0xe8>)
 8003f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003f2e:	60bb      	str	r3, [r7, #8]
 8003f30:	68bb      	ldr	r3, [r7, #8]
    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 8003f32:	2200      	movs	r2, #0
 8003f34:	2100      	movs	r1, #0
 8003f36:	2048      	movs	r0, #72	; 0x48
 8003f38:	f001 f905 	bl	8005146 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8003f3c:	2048      	movs	r0, #72	; 0x48
 8003f3e:	f001 f91e 	bl	800517e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 8003f42:	2200      	movs	r2, #0
 8003f44:	2100      	movs	r1, #0
 8003f46:	2049      	movs	r0, #73	; 0x49
 8003f48:	f001 f8fd 	bl	8005146 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8003f4c:	2049      	movs	r0, #73	; 0x49
 8003f4e:	f001 f916 	bl	800517e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003f52:	bf00      	nop
 8003f54:	3728      	adds	r7, #40	; 0x28
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	40005c00 	.word	0x40005c00
 8003f60:	40023800 	.word	0x40023800
 8003f64:	40020800 	.word	0x40020800
 8003f68:	40020000 	.word	0x40020000

08003f6c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b08a      	sub	sp, #40	; 0x28
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f74:	f107 0314 	add.w	r3, r7, #20
 8003f78:	2200      	movs	r2, #0
 8003f7a:	601a      	str	r2, [r3, #0]
 8003f7c:	605a      	str	r2, [r3, #4]
 8003f7e:	609a      	str	r2, [r3, #8]
 8003f80:	60da      	str	r2, [r3, #12]
 8003f82:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a1d      	ldr	r2, [pc, #116]	; (8004000 <HAL_SPI_MspInit+0x94>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d133      	bne.n	8003ff6 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003f8e:	2300      	movs	r3, #0
 8003f90:	613b      	str	r3, [r7, #16]
 8003f92:	4b1c      	ldr	r3, [pc, #112]	; (8004004 <HAL_SPI_MspInit+0x98>)
 8003f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f96:	4a1b      	ldr	r2, [pc, #108]	; (8004004 <HAL_SPI_MspInit+0x98>)
 8003f98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f9c:	6413      	str	r3, [r2, #64]	; 0x40
 8003f9e:	4b19      	ldr	r3, [pc, #100]	; (8004004 <HAL_SPI_MspInit+0x98>)
 8003fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003fa6:	613b      	str	r3, [r7, #16]
 8003fa8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003faa:	2300      	movs	r3, #0
 8003fac:	60fb      	str	r3, [r7, #12]
 8003fae:	4b15      	ldr	r3, [pc, #84]	; (8004004 <HAL_SPI_MspInit+0x98>)
 8003fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb2:	4a14      	ldr	r2, [pc, #80]	; (8004004 <HAL_SPI_MspInit+0x98>)
 8003fb4:	f043 0302 	orr.w	r3, r3, #2
 8003fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8003fba:	4b12      	ldr	r3, [pc, #72]	; (8004004 <HAL_SPI_MspInit+0x98>)
 8003fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	60fb      	str	r3, [r7, #12]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003fc6:	2338      	movs	r3, #56	; 0x38
 8003fc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fca:	2302      	movs	r3, #2
 8003fcc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003fd6:	2306      	movs	r3, #6
 8003fd8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fda:	f107 0314 	add.w	r3, r7, #20
 8003fde:	4619      	mov	r1, r3
 8003fe0:	4809      	ldr	r0, [pc, #36]	; (8004008 <HAL_SPI_MspInit+0x9c>)
 8003fe2:	f001 feb1 	bl	8005d48 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	2100      	movs	r1, #0
 8003fea:	2033      	movs	r0, #51	; 0x33
 8003fec:	f001 f8ab 	bl	8005146 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8003ff0:	2033      	movs	r0, #51	; 0x33
 8003ff2:	f001 f8c4 	bl	800517e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003ff6:	bf00      	nop
 8003ff8:	3728      	adds	r7, #40	; 0x28
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
 8003ffe:	bf00      	nop
 8004000:	40003c00 	.word	0x40003c00
 8004004:	40023800 	.word	0x40023800
 8004008:	40020400 	.word	0x40020400

0800400c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a1c      	ldr	r2, [pc, #112]	; (800408c <HAL_TIM_Base_MspInit+0x80>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d116      	bne.n	800404c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800401e:	2300      	movs	r3, #0
 8004020:	60fb      	str	r3, [r7, #12]
 8004022:	4b1b      	ldr	r3, [pc, #108]	; (8004090 <HAL_TIM_Base_MspInit+0x84>)
 8004024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004026:	4a1a      	ldr	r2, [pc, #104]	; (8004090 <HAL_TIM_Base_MspInit+0x84>)
 8004028:	f043 0304 	orr.w	r3, r3, #4
 800402c:	6413      	str	r3, [r2, #64]	; 0x40
 800402e:	4b18      	ldr	r3, [pc, #96]	; (8004090 <HAL_TIM_Base_MspInit+0x84>)
 8004030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004032:	f003 0304 	and.w	r3, r3, #4
 8004036:	60fb      	str	r3, [r7, #12]
 8004038:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800403a:	2200      	movs	r2, #0
 800403c:	2100      	movs	r1, #0
 800403e:	201e      	movs	r0, #30
 8004040:	f001 f881 	bl	8005146 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004044:	201e      	movs	r0, #30
 8004046:	f001 f89a 	bl	800517e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800404a:	e01a      	b.n	8004082 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM6)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a10      	ldr	r2, [pc, #64]	; (8004094 <HAL_TIM_Base_MspInit+0x88>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d115      	bne.n	8004082 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004056:	2300      	movs	r3, #0
 8004058:	60bb      	str	r3, [r7, #8]
 800405a:	4b0d      	ldr	r3, [pc, #52]	; (8004090 <HAL_TIM_Base_MspInit+0x84>)
 800405c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405e:	4a0c      	ldr	r2, [pc, #48]	; (8004090 <HAL_TIM_Base_MspInit+0x84>)
 8004060:	f043 0310 	orr.w	r3, r3, #16
 8004064:	6413      	str	r3, [r2, #64]	; 0x40
 8004066:	4b0a      	ldr	r3, [pc, #40]	; (8004090 <HAL_TIM_Base_MspInit+0x84>)
 8004068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406a:	f003 0310 	and.w	r3, r3, #16
 800406e:	60bb      	str	r3, [r7, #8]
 8004070:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004072:	2200      	movs	r2, #0
 8004074:	2100      	movs	r1, #0
 8004076:	2036      	movs	r0, #54	; 0x36
 8004078:	f001 f865 	bl	8005146 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800407c:	2036      	movs	r0, #54	; 0x36
 800407e:	f001 f87e 	bl	800517e <HAL_NVIC_EnableIRQ>
}
 8004082:	bf00      	nop
 8004084:	3710      	adds	r7, #16
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
 800408a:	bf00      	nop
 800408c:	40000800 	.word	0x40000800
 8004090:	40023800 	.word	0x40023800
 8004094:	40001000 	.word	0x40001000

08004098 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b08c      	sub	sp, #48	; 0x30
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040a0:	f107 031c 	add.w	r3, r7, #28
 80040a4:	2200      	movs	r2, #0
 80040a6:	601a      	str	r2, [r3, #0]
 80040a8:	605a      	str	r2, [r3, #4]
 80040aa:	609a      	str	r2, [r3, #8]
 80040ac:	60da      	str	r2, [r3, #12]
 80040ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a45      	ldr	r2, [pc, #276]	; (80041cc <HAL_UART_MspInit+0x134>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d152      	bne.n	8004160 <HAL_UART_MspInit+0xc8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80040ba:	2300      	movs	r3, #0
 80040bc:	61bb      	str	r3, [r7, #24]
 80040be:	4b44      	ldr	r3, [pc, #272]	; (80041d0 <HAL_UART_MspInit+0x138>)
 80040c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c2:	4a43      	ldr	r2, [pc, #268]	; (80041d0 <HAL_UART_MspInit+0x138>)
 80040c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040c8:	6413      	str	r3, [r2, #64]	; 0x40
 80040ca:	4b41      	ldr	r3, [pc, #260]	; (80041d0 <HAL_UART_MspInit+0x138>)
 80040cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040d2:	61bb      	str	r3, [r7, #24]
 80040d4:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040d6:	2300      	movs	r3, #0
 80040d8:	617b      	str	r3, [r7, #20]
 80040da:	4b3d      	ldr	r3, [pc, #244]	; (80041d0 <HAL_UART_MspInit+0x138>)
 80040dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040de:	4a3c      	ldr	r2, [pc, #240]	; (80041d0 <HAL_UART_MspInit+0x138>)
 80040e0:	f043 0301 	orr.w	r3, r3, #1
 80040e4:	6313      	str	r3, [r2, #48]	; 0x30
 80040e6:	4b3a      	ldr	r3, [pc, #232]	; (80041d0 <HAL_UART_MspInit+0x138>)
 80040e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	617b      	str	r3, [r7, #20]
 80040f0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80040f2:	2300      	movs	r3, #0
 80040f4:	613b      	str	r3, [r7, #16]
 80040f6:	4b36      	ldr	r3, [pc, #216]	; (80041d0 <HAL_UART_MspInit+0x138>)
 80040f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040fa:	4a35      	ldr	r2, [pc, #212]	; (80041d0 <HAL_UART_MspInit+0x138>)
 80040fc:	f043 0308 	orr.w	r3, r3, #8
 8004100:	6313      	str	r3, [r2, #48]	; 0x30
 8004102:	4b33      	ldr	r3, [pc, #204]	; (80041d0 <HAL_UART_MspInit+0x138>)
 8004104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004106:	f003 0308 	and.w	r3, r3, #8
 800410a:	613b      	str	r3, [r7, #16]
 800410c:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800410e:	2304      	movs	r3, #4
 8004110:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004112:	2302      	movs	r3, #2
 8004114:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004116:	2301      	movs	r3, #1
 8004118:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800411a:	2303      	movs	r3, #3
 800411c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800411e:	2307      	movs	r3, #7
 8004120:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004122:	f107 031c 	add.w	r3, r7, #28
 8004126:	4619      	mov	r1, r3
 8004128:	482a      	ldr	r0, [pc, #168]	; (80041d4 <HAL_UART_MspInit+0x13c>)
 800412a:	f001 fe0d 	bl	8005d48 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800412e:	2340      	movs	r3, #64	; 0x40
 8004130:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004132:	2302      	movs	r3, #2
 8004134:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004136:	2301      	movs	r3, #1
 8004138:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800413a:	2303      	movs	r3, #3
 800413c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800413e:	2307      	movs	r3, #7
 8004140:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004142:	f107 031c 	add.w	r3, r7, #28
 8004146:	4619      	mov	r1, r3
 8004148:	4823      	ldr	r0, [pc, #140]	; (80041d8 <HAL_UART_MspInit+0x140>)
 800414a:	f001 fdfd 	bl	8005d48 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 800414e:	2200      	movs	r2, #0
 8004150:	2101      	movs	r1, #1
 8004152:	2026      	movs	r0, #38	; 0x26
 8004154:	f000 fff7 	bl	8005146 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004158:	2026      	movs	r0, #38	; 0x26
 800415a:	f001 f810 	bl	800517e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800415e:	e031      	b.n	80041c4 <HAL_UART_MspInit+0x12c>
  else if(huart->Instance==USART3)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a1d      	ldr	r2, [pc, #116]	; (80041dc <HAL_UART_MspInit+0x144>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d12c      	bne.n	80041c4 <HAL_UART_MspInit+0x12c>
    __HAL_RCC_USART3_CLK_ENABLE();
 800416a:	2300      	movs	r3, #0
 800416c:	60fb      	str	r3, [r7, #12]
 800416e:	4b18      	ldr	r3, [pc, #96]	; (80041d0 <HAL_UART_MspInit+0x138>)
 8004170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004172:	4a17      	ldr	r2, [pc, #92]	; (80041d0 <HAL_UART_MspInit+0x138>)
 8004174:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004178:	6413      	str	r3, [r2, #64]	; 0x40
 800417a:	4b15      	ldr	r3, [pc, #84]	; (80041d0 <HAL_UART_MspInit+0x138>)
 800417c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004182:	60fb      	str	r3, [r7, #12]
 8004184:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004186:	2300      	movs	r3, #0
 8004188:	60bb      	str	r3, [r7, #8]
 800418a:	4b11      	ldr	r3, [pc, #68]	; (80041d0 <HAL_UART_MspInit+0x138>)
 800418c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800418e:	4a10      	ldr	r2, [pc, #64]	; (80041d0 <HAL_UART_MspInit+0x138>)
 8004190:	f043 0304 	orr.w	r3, r3, #4
 8004194:	6313      	str	r3, [r2, #48]	; 0x30
 8004196:	4b0e      	ldr	r3, [pc, #56]	; (80041d0 <HAL_UART_MspInit+0x138>)
 8004198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800419a:	f003 0304 	and.w	r3, r3, #4
 800419e:	60bb      	str	r3, [r7, #8]
 80041a0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80041a2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80041a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041a8:	2302      	movs	r3, #2
 80041aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80041ac:	2301      	movs	r3, #1
 80041ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041b0:	2303      	movs	r3, #3
 80041b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80041b4:	2307      	movs	r3, #7
 80041b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041b8:	f107 031c 	add.w	r3, r7, #28
 80041bc:	4619      	mov	r1, r3
 80041be:	4808      	ldr	r0, [pc, #32]	; (80041e0 <HAL_UART_MspInit+0x148>)
 80041c0:	f001 fdc2 	bl	8005d48 <HAL_GPIO_Init>
}
 80041c4:	bf00      	nop
 80041c6:	3730      	adds	r7, #48	; 0x30
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	40004400 	.word	0x40004400
 80041d0:	40023800 	.word	0x40023800
 80041d4:	40020000 	.word	0x40020000
 80041d8:	40020c00 	.word	0x40020c00
 80041dc:	40004800 	.word	0x40004800
 80041e0:	40020800 	.word	0x40020800

080041e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80041e4:	b480      	push	{r7}
 80041e6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80041e8:	bf00      	nop
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr

080041f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80041f2:	b480      	push	{r7}
 80041f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80041f6:	e7fe      	b.n	80041f6 <HardFault_Handler+0x4>

080041f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80041f8:	b480      	push	{r7}
 80041fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80041fc:	e7fe      	b.n	80041fc <MemManage_Handler+0x4>

080041fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80041fe:	b480      	push	{r7}
 8004200:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004202:	e7fe      	b.n	8004202 <BusFault_Handler+0x4>

08004204 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004204:	b480      	push	{r7}
 8004206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004208:	e7fe      	b.n	8004208 <UsageFault_Handler+0x4>

0800420a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800420a:	b480      	push	{r7}
 800420c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800420e:	bf00      	nop
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr

08004218 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004218:	b480      	push	{r7}
 800421a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800421c:	bf00      	nop
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr

08004226 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004226:	b480      	push	{r7}
 8004228:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800422a:	bf00      	nop
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr

08004234 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	sdcard_systick_timerproc();
 8004238:	f7fc fe94 	bl	8000f64 <sdcard_systick_timerproc>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800423c:	f000 f9c8 	bl	80045d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004240:	bf00      	nop
 8004242:	bd80      	pop	{r7, pc}

08004244 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8004248:	f003 ff5a 	bl	8008100 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 800424c:	bf00      	nop
 800424e:	bd80      	pop	{r7, pc}

08004250 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8004254:	2001      	movs	r0, #1
 8004256:	f001 ff45 	bl	80060e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800425a:	bf00      	nop
 800425c:	bd80      	pop	{r7, pc}
	...

08004260 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8004264:	4802      	ldr	r0, [pc, #8]	; (8004270 <DMA1_Stream5_IRQHandler+0x10>)
 8004266:	f001 faf9 	bl	800585c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800426a:	bf00      	nop
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	20000554 	.word	0x20000554

08004274 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004278:	4802      	ldr	r0, [pc, #8]	; (8004284 <ADC_IRQHandler+0x10>)
 800427a:	f000 faff 	bl	800487c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800427e:	bf00      	nop
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	200007dc 	.word	0x200007dc

08004288 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800428c:	4802      	ldr	r0, [pc, #8]	; (8004298 <TIM4_IRQHandler+0x10>)
 800428e:	f005 f931 	bl	80094f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004292:	bf00      	nop
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	20000364 	.word	0x20000364

0800429c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80042a0:	4802      	ldr	r0, [pc, #8]	; (80042ac <USART2_IRQHandler+0x10>)
 80042a2:	f005 fd89 	bl	8009db8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80042a6:	bf00      	nop
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	2001e570 	.word	0x2001e570

080042b0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80042b4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80042b8:	f001 ff14 	bl	80060e4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80042bc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80042c0:	f001 ff10 	bl	80060e4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80042c4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80042c8:	f001 ff0c 	bl	80060e4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80042cc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80042d0:	f001 ff08 	bl	80060e4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80042d4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80042d8:	f001 ff04 	bl	80060e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80042dc:	bf00      	nop
 80042de:	bd80      	pop	{r7, pc}

080042e0 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 80042e4:	4802      	ldr	r0, [pc, #8]	; (80042f0 <SPI3_IRQHandler+0x10>)
 80042e6:	f004 fe8f 	bl	8009008 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80042ea:	bf00      	nop
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	200004fc 	.word	0x200004fc

080042f4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 80042f8:	4803      	ldr	r0, [pc, #12]	; (8004308 <TIM6_DAC_IRQHandler+0x14>)
 80042fa:	f001 f82b 	bl	8005354 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 80042fe:	4803      	ldr	r0, [pc, #12]	; (800430c <TIM6_DAC_IRQHandler+0x18>)
 8004300:	f005 f8f8 	bl	80094f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004304:	bf00      	nop
 8004306:	bd80      	pop	{r7, pc}
 8004308:	20005e48 	.word	0x20005e48
 800430c:	20005e5c 	.word	0x20005e5c

08004310 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8004314:	4802      	ldr	r0, [pc, #8]	; (8004320 <I2C3_EV_IRQHandler+0x10>)
 8004316:	f002 f923 	bl	8006560 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 800431a:	bf00      	nop
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	20000310 	.word	0x20000310

08004324 <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8004328:	4802      	ldr	r0, [pc, #8]	; (8004334 <I2C3_ER_IRQHandler+0x10>)
 800432a:	f002 fa7f 	bl	800682c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 800432e:	bf00      	nop
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	20000310 	.word	0x20000310

08004338 <_read>:
 8004338:	b580      	push	{r7, lr}
 800433a:	b086      	sub	sp, #24
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	60b9      	str	r1, [r7, #8]
 8004342:	607a      	str	r2, [r7, #4]
 8004344:	2300      	movs	r3, #0
 8004346:	617b      	str	r3, [r7, #20]
 8004348:	e00a      	b.n	8004360 <_read+0x28>
 800434a:	f3af 8000 	nop.w
 800434e:	4601      	mov	r1, r0
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	1c5a      	adds	r2, r3, #1
 8004354:	60ba      	str	r2, [r7, #8]
 8004356:	b2ca      	uxtb	r2, r1
 8004358:	701a      	strb	r2, [r3, #0]
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	3301      	adds	r3, #1
 800435e:	617b      	str	r3, [r7, #20]
 8004360:	697a      	ldr	r2, [r7, #20]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	429a      	cmp	r2, r3
 8004366:	dbf0      	blt.n	800434a <_read+0x12>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4618      	mov	r0, r3
 800436c:	3718      	adds	r7, #24
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <_write>:
 8004372:	b580      	push	{r7, lr}
 8004374:	b086      	sub	sp, #24
 8004376:	af00      	add	r7, sp, #0
 8004378:	60f8      	str	r0, [r7, #12]
 800437a:	60b9      	str	r1, [r7, #8]
 800437c:	607a      	str	r2, [r7, #4]
 800437e:	2300      	movs	r3, #0
 8004380:	617b      	str	r3, [r7, #20]
 8004382:	e009      	b.n	8004398 <_write+0x26>
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	1c5a      	adds	r2, r3, #1
 8004388:	60ba      	str	r2, [r7, #8]
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	4618      	mov	r0, r3
 800438e:	f3af 8000 	nop.w
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	3301      	adds	r3, #1
 8004396:	617b      	str	r3, [r7, #20]
 8004398:	697a      	ldr	r2, [r7, #20]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	429a      	cmp	r2, r3
 800439e:	dbf1      	blt.n	8004384 <_write+0x12>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	4618      	mov	r0, r3
 80043a4:	3718      	adds	r7, #24
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}

080043aa <_close>:
 80043aa:	b480      	push	{r7}
 80043ac:	b083      	sub	sp, #12
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	6078      	str	r0, [r7, #4]
 80043b2:	f04f 33ff 	mov.w	r3, #4294967295
 80043b6:	4618      	mov	r0, r3
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr

080043c2 <_fstat>:
 80043c2:	b480      	push	{r7}
 80043c4:	b083      	sub	sp, #12
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
 80043ca:	6039      	str	r1, [r7, #0]
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80043d2:	605a      	str	r2, [r3, #4]
 80043d4:	2300      	movs	r3, #0
 80043d6:	4618      	mov	r0, r3
 80043d8:	370c      	adds	r7, #12
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr

080043e2 <_isatty>:
 80043e2:	b480      	push	{r7}
 80043e4:	b083      	sub	sp, #12
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
 80043ea:	2301      	movs	r3, #1
 80043ec:	4618      	mov	r0, r3
 80043ee:	370c      	adds	r7, #12
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr

080043f8 <_lseek>:
 80043f8:	b480      	push	{r7}
 80043fa:	b085      	sub	sp, #20
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	60f8      	str	r0, [r7, #12]
 8004400:	60b9      	str	r1, [r7, #8]
 8004402:	607a      	str	r2, [r7, #4]
 8004404:	2300      	movs	r3, #0
 8004406:	4618      	mov	r0, r3
 8004408:	3714      	adds	r7, #20
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr
	...

08004414 <_sbrk>:
 8004414:	b580      	push	{r7, lr}
 8004416:	b084      	sub	sp, #16
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	4b11      	ldr	r3, [pc, #68]	; (8004464 <_sbrk+0x50>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d102      	bne.n	800442a <_sbrk+0x16>
 8004424:	4b0f      	ldr	r3, [pc, #60]	; (8004464 <_sbrk+0x50>)
 8004426:	4a10      	ldr	r2, [pc, #64]	; (8004468 <_sbrk+0x54>)
 8004428:	601a      	str	r2, [r3, #0]
 800442a:	4b0e      	ldr	r3, [pc, #56]	; (8004464 <_sbrk+0x50>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	60fb      	str	r3, [r7, #12]
 8004430:	4b0c      	ldr	r3, [pc, #48]	; (8004464 <_sbrk+0x50>)
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	4413      	add	r3, r2
 8004438:	466a      	mov	r2, sp
 800443a:	4293      	cmp	r3, r2
 800443c:	d907      	bls.n	800444e <_sbrk+0x3a>
 800443e:	f006 f8f7 	bl	800a630 <__errno>
 8004442:	4602      	mov	r2, r0
 8004444:	230c      	movs	r3, #12
 8004446:	6013      	str	r3, [r2, #0]
 8004448:	f04f 33ff 	mov.w	r3, #4294967295
 800444c:	e006      	b.n	800445c <_sbrk+0x48>
 800444e:	4b05      	ldr	r3, [pc, #20]	; (8004464 <_sbrk+0x50>)
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4413      	add	r3, r2
 8004456:	4a03      	ldr	r2, [pc, #12]	; (8004464 <_sbrk+0x50>)
 8004458:	6013      	str	r3, [r2, #0]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	4618      	mov	r0, r3
 800445e:	3710      	adds	r7, #16
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}
 8004464:	20000300 	.word	0x20000300
 8004468:	2001e5c0 	.word	0x2001e5c0

0800446c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800446c:	b480      	push	{r7}
 800446e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004470:	4b16      	ldr	r3, [pc, #88]	; (80044cc <SystemInit+0x60>)
 8004472:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004476:	4a15      	ldr	r2, [pc, #84]	; (80044cc <SystemInit+0x60>)
 8004478:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800447c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004480:	4b13      	ldr	r3, [pc, #76]	; (80044d0 <SystemInit+0x64>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a12      	ldr	r2, [pc, #72]	; (80044d0 <SystemInit+0x64>)
 8004486:	f043 0301 	orr.w	r3, r3, #1
 800448a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800448c:	4b10      	ldr	r3, [pc, #64]	; (80044d0 <SystemInit+0x64>)
 800448e:	2200      	movs	r2, #0
 8004490:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004492:	4b0f      	ldr	r3, [pc, #60]	; (80044d0 <SystemInit+0x64>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a0e      	ldr	r2, [pc, #56]	; (80044d0 <SystemInit+0x64>)
 8004498:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800449c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044a0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80044a2:	4b0b      	ldr	r3, [pc, #44]	; (80044d0 <SystemInit+0x64>)
 80044a4:	4a0b      	ldr	r2, [pc, #44]	; (80044d4 <SystemInit+0x68>)
 80044a6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80044a8:	4b09      	ldr	r3, [pc, #36]	; (80044d0 <SystemInit+0x64>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a08      	ldr	r2, [pc, #32]	; (80044d0 <SystemInit+0x64>)
 80044ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044b2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80044b4:	4b06      	ldr	r3, [pc, #24]	; (80044d0 <SystemInit+0x64>)
 80044b6:	2200      	movs	r2, #0
 80044b8:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80044ba:	4b04      	ldr	r3, [pc, #16]	; (80044cc <SystemInit+0x60>)
 80044bc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80044c0:	609a      	str	r2, [r3, #8]
#endif
}
 80044c2:	bf00      	nop
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr
 80044cc:	e000ed00 	.word	0xe000ed00
 80044d0:	40023800 	.word	0x40023800
 80044d4:	24003010 	.word	0x24003010

080044d8 <Reset_Handler>:
 80044d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004510 <LoopFillZerobss+0x14>
 80044dc:	2100      	movs	r1, #0
 80044de:	e003      	b.n	80044e8 <LoopCopyDataInit>

080044e0 <CopyDataInit>:
 80044e0:	4b0c      	ldr	r3, [pc, #48]	; (8004514 <LoopFillZerobss+0x18>)
 80044e2:	585b      	ldr	r3, [r3, r1]
 80044e4:	5043      	str	r3, [r0, r1]
 80044e6:	3104      	adds	r1, #4

080044e8 <LoopCopyDataInit>:
 80044e8:	480b      	ldr	r0, [pc, #44]	; (8004518 <LoopFillZerobss+0x1c>)
 80044ea:	4b0c      	ldr	r3, [pc, #48]	; (800451c <LoopFillZerobss+0x20>)
 80044ec:	1842      	adds	r2, r0, r1
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d3f6      	bcc.n	80044e0 <CopyDataInit>
 80044f2:	4a0b      	ldr	r2, [pc, #44]	; (8004520 <LoopFillZerobss+0x24>)
 80044f4:	e002      	b.n	80044fc <LoopFillZerobss>

080044f6 <FillZerobss>:
 80044f6:	2300      	movs	r3, #0
 80044f8:	f842 3b04 	str.w	r3, [r2], #4

080044fc <LoopFillZerobss>:
 80044fc:	4b09      	ldr	r3, [pc, #36]	; (8004524 <LoopFillZerobss+0x28>)
 80044fe:	429a      	cmp	r2, r3
 8004500:	d3f9      	bcc.n	80044f6 <FillZerobss>
 8004502:	f7ff ffb3 	bl	800446c <SystemInit>
 8004506:	f006 f899 	bl	800a63c <__libc_init_array>
 800450a:	f7ff f915 	bl	8003738 <main>
 800450e:	4770      	bx	lr
 8004510:	20020000 	.word	0x20020000
 8004514:	0800b05c 	.word	0x0800b05c
 8004518:	20000000 	.word	0x20000000
 800451c:	20000084 	.word	0x20000084
 8004520:	20000084 	.word	0x20000084
 8004524:	2001e5bc 	.word	0x2001e5bc

08004528 <CAN1_RX0_IRQHandler>:
 8004528:	e7fe      	b.n	8004528 <CAN1_RX0_IRQHandler>
	...

0800452c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004530:	4b0e      	ldr	r3, [pc, #56]	; (800456c <HAL_Init+0x40>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a0d      	ldr	r2, [pc, #52]	; (800456c <HAL_Init+0x40>)
 8004536:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800453a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800453c:	4b0b      	ldr	r3, [pc, #44]	; (800456c <HAL_Init+0x40>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a0a      	ldr	r2, [pc, #40]	; (800456c <HAL_Init+0x40>)
 8004542:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004546:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004548:	4b08      	ldr	r3, [pc, #32]	; (800456c <HAL_Init+0x40>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a07      	ldr	r2, [pc, #28]	; (800456c <HAL_Init+0x40>)
 800454e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004552:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004554:	2003      	movs	r0, #3
 8004556:	f000 fdeb 	bl	8005130 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800455a:	2000      	movs	r0, #0
 800455c:	f000 f808 	bl	8004570 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004560:	f7ff fb92 	bl	8003c88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	40023c00 	.word	0x40023c00

08004570 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b082      	sub	sp, #8
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004578:	4b12      	ldr	r3, [pc, #72]	; (80045c4 <HAL_InitTick+0x54>)
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	4b12      	ldr	r3, [pc, #72]	; (80045c8 <HAL_InitTick+0x58>)
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	4619      	mov	r1, r3
 8004582:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004586:	fbb3 f3f1 	udiv	r3, r3, r1
 800458a:	fbb2 f3f3 	udiv	r3, r2, r3
 800458e:	4618      	mov	r0, r3
 8004590:	f000 fe03 	bl	800519a <HAL_SYSTICK_Config>
 8004594:	4603      	mov	r3, r0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d001      	beq.n	800459e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	e00e      	b.n	80045bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2b0f      	cmp	r3, #15
 80045a2:	d80a      	bhi.n	80045ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80045a4:	2200      	movs	r2, #0
 80045a6:	6879      	ldr	r1, [r7, #4]
 80045a8:	f04f 30ff 	mov.w	r0, #4294967295
 80045ac:	f000 fdcb 	bl	8005146 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80045b0:	4a06      	ldr	r2, [pc, #24]	; (80045cc <HAL_InitTick+0x5c>)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80045b6:	2300      	movs	r3, #0
 80045b8:	e000      	b.n	80045bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3708      	adds	r7, #8
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	20000014 	.word	0x20000014
 80045c8:	2000001c 	.word	0x2000001c
 80045cc:	20000018 	.word	0x20000018

080045d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80045d0:	b480      	push	{r7}
 80045d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80045d4:	4b06      	ldr	r3, [pc, #24]	; (80045f0 <HAL_IncTick+0x20>)
 80045d6:	781b      	ldrb	r3, [r3, #0]
 80045d8:	461a      	mov	r2, r3
 80045da:	4b06      	ldr	r3, [pc, #24]	; (80045f4 <HAL_IncTick+0x24>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4413      	add	r3, r2
 80045e0:	4a04      	ldr	r2, [pc, #16]	; (80045f4 <HAL_IncTick+0x24>)
 80045e2:	6013      	str	r3, [r2, #0]
}
 80045e4:	bf00      	nop
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr
 80045ee:	bf00      	nop
 80045f0:	2000001c 	.word	0x2000001c
 80045f4:	2001e5b4 	.word	0x2001e5b4

080045f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80045f8:	b480      	push	{r7}
 80045fa:	af00      	add	r7, sp, #0
  return uwTick;
 80045fc:	4b03      	ldr	r3, [pc, #12]	; (800460c <HAL_GetTick+0x14>)
 80045fe:	681b      	ldr	r3, [r3, #0]
}
 8004600:	4618      	mov	r0, r3
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	2001e5b4 	.word	0x2001e5b4

08004610 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004618:	f7ff ffee 	bl	80045f8 <HAL_GetTick>
 800461c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004628:	d005      	beq.n	8004636 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800462a:	4b09      	ldr	r3, [pc, #36]	; (8004650 <HAL_Delay+0x40>)
 800462c:	781b      	ldrb	r3, [r3, #0]
 800462e:	461a      	mov	r2, r3
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	4413      	add	r3, r2
 8004634:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004636:	bf00      	nop
 8004638:	f7ff ffde 	bl	80045f8 <HAL_GetTick>
 800463c:	4602      	mov	r2, r0
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	1ad3      	subs	r3, r2, r3
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	429a      	cmp	r2, r3
 8004646:	d8f7      	bhi.n	8004638 <HAL_Delay+0x28>
  {
  }
}
 8004648:	bf00      	nop
 800464a:	3710      	adds	r7, #16
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}
 8004650:	2000001c 	.word	0x2000001c

08004654 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b084      	sub	sp, #16
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800465c:	2300      	movs	r3, #0
 800465e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d101      	bne.n	800466a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e033      	b.n	80046d2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466e:	2b00      	cmp	r3, #0
 8004670:	d109      	bne.n	8004686 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f7ff fb36 	bl	8003ce4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468a:	f003 0310 	and.w	r3, r3, #16
 800468e:	2b00      	cmp	r3, #0
 8004690:	d118      	bne.n	80046c4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004696:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800469a:	f023 0302 	bic.w	r3, r3, #2
 800469e:	f043 0202 	orr.w	r2, r3, #2
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 fb6c 	bl	8004d84 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2200      	movs	r2, #0
 80046b0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b6:	f023 0303 	bic.w	r3, r3, #3
 80046ba:	f043 0201 	orr.w	r2, r3, #1
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	641a      	str	r2, [r3, #64]	; 0x40
 80046c2:	e001      	b.n	80046c8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2200      	movs	r2, #0
 80046cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80046d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3710      	adds	r7, #16
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
	...

080046dc <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80046dc:	b480      	push	{r7}
 80046de:	b085      	sub	sp, #20
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80046e4:	2300      	movs	r3, #0
 80046e6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d101      	bne.n	80046f6 <HAL_ADC_Start_IT+0x1a>
 80046f2:	2302      	movs	r3, #2
 80046f4:	e0b0      	b.n	8004858 <HAL_ADC_Start_IT+0x17c>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2201      	movs	r2, #1
 80046fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	f003 0301 	and.w	r3, r3, #1
 8004708:	2b01      	cmp	r3, #1
 800470a:	d018      	beq.n	800473e <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	689a      	ldr	r2, [r3, #8]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f042 0201 	orr.w	r2, r2, #1
 800471a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800471c:	4b51      	ldr	r3, [pc, #324]	; (8004864 <HAL_ADC_Start_IT+0x188>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a51      	ldr	r2, [pc, #324]	; (8004868 <HAL_ADC_Start_IT+0x18c>)
 8004722:	fba2 2303 	umull	r2, r3, r2, r3
 8004726:	0c9a      	lsrs	r2, r3, #18
 8004728:	4613      	mov	r3, r2
 800472a:	005b      	lsls	r3, r3, #1
 800472c:	4413      	add	r3, r2
 800472e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004730:	e002      	b.n	8004738 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	3b01      	subs	r3, #1
 8004736:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d1f9      	bne.n	8004732 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	f003 0301 	and.w	r3, r3, #1
 8004748:	2b01      	cmp	r3, #1
 800474a:	f040 8084 	bne.w	8004856 <HAL_ADC_Start_IT+0x17a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004752:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004756:	f023 0301 	bic.w	r3, r3, #1
 800475a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800476c:	2b00      	cmp	r3, #0
 800476e:	d007      	beq.n	8004780 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004774:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004778:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004784:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004788:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800478c:	d106      	bne.n	800479c <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004792:	f023 0206 	bic.w	r2, r3, #6
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	645a      	str	r2, [r3, #68]	; 0x44
 800479a:	e002      	b.n	80047a2 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80047aa:	4b30      	ldr	r3, [pc, #192]	; (800486c <HAL_ADC_Start_IT+0x190>)
 80047ac:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80047b6:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	6812      	ldr	r2, [r2, #0]
 80047c2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80047c6:	f043 0320 	orr.w	r3, r3, #32
 80047ca:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f003 031f 	and.w	r3, r3, #31
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d12a      	bne.n	800482e <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a24      	ldr	r2, [pc, #144]	; (8004870 <HAL_ADC_Start_IT+0x194>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d015      	beq.n	800480e <HAL_ADC_Start_IT+0x132>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a23      	ldr	r2, [pc, #140]	; (8004874 <HAL_ADC_Start_IT+0x198>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d105      	bne.n	80047f8 <HAL_ADC_Start_IT+0x11c>
 80047ec:	4b1f      	ldr	r3, [pc, #124]	; (800486c <HAL_ADC_Start_IT+0x190>)
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	f003 031f 	and.w	r3, r3, #31
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d00a      	beq.n	800480e <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a1e      	ldr	r2, [pc, #120]	; (8004878 <HAL_ADC_Start_IT+0x19c>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d129      	bne.n	8004856 <HAL_ADC_Start_IT+0x17a>
 8004802:	4b1a      	ldr	r3, [pc, #104]	; (800486c <HAL_ADC_Start_IT+0x190>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f003 031f 	and.w	r3, r3, #31
 800480a:	2b0f      	cmp	r3, #15
 800480c:	d823      	bhi.n	8004856 <HAL_ADC_Start_IT+0x17a>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004818:	2b00      	cmp	r3, #0
 800481a:	d11c      	bne.n	8004856 <HAL_ADC_Start_IT+0x17a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	689a      	ldr	r2, [r3, #8]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800482a:	609a      	str	r2, [r3, #8]
 800482c:	e013      	b.n	8004856 <HAL_ADC_Start_IT+0x17a>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a0f      	ldr	r2, [pc, #60]	; (8004870 <HAL_ADC_Start_IT+0x194>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d10e      	bne.n	8004856 <HAL_ADC_Start_IT+0x17a>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	689b      	ldr	r3, [r3, #8]
 800483e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d107      	bne.n	8004856 <HAL_ADC_Start_IT+0x17a>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	689a      	ldr	r2, [r3, #8]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004854:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3714      	adds	r7, #20
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr
 8004864:	20000014 	.word	0x20000014
 8004868:	431bde83 	.word	0x431bde83
 800486c:	40012300 	.word	0x40012300
 8004870:	40012000 	.word	0x40012000
 8004874:	40012100 	.word	0x40012100
 8004878:	40012200 	.word	0x40012200

0800487c <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8004884:	2300      	movs	r3, #0
 8004886:	60fb      	str	r3, [r7, #12]
 8004888:	2300      	movs	r3, #0
 800488a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 0302 	and.w	r3, r3, #2
 8004896:	2b02      	cmp	r3, #2
 8004898:	bf0c      	ite	eq
 800489a:	2301      	moveq	r3, #1
 800489c:	2300      	movne	r3, #0
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	f003 0320 	and.w	r3, r3, #32
 80048ac:	2b20      	cmp	r3, #32
 80048ae:	bf0c      	ite	eq
 80048b0:	2301      	moveq	r3, #1
 80048b2:	2300      	movne	r3, #0
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d049      	beq.n	8004952 <HAL_ADC_IRQHandler+0xd6>
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d046      	beq.n	8004952 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c8:	f003 0310 	and.w	r3, r3, #16
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d105      	bne.n	80048dc <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d12b      	bne.n	8004942 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d127      	bne.n	8004942 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d006      	beq.n	800490e <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800490a:	2b00      	cmp	r3, #0
 800490c:	d119      	bne.n	8004942 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	685a      	ldr	r2, [r3, #4]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f022 0220 	bic.w	r2, r2, #32
 800491c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004922:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800492e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d105      	bne.n	8004942 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800493a:	f043 0201 	orr.w	r2, r3, #1
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f7fe fd76 	bl	8003434 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f06f 0212 	mvn.w	r2, #18
 8004950:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0304 	and.w	r3, r3, #4
 800495c:	2b04      	cmp	r3, #4
 800495e:	bf0c      	ite	eq
 8004960:	2301      	moveq	r3, #1
 8004962:	2300      	movne	r3, #0
 8004964:	b2db      	uxtb	r3, r3
 8004966:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004972:	2b80      	cmp	r3, #128	; 0x80
 8004974:	bf0c      	ite	eq
 8004976:	2301      	moveq	r3, #1
 8004978:	2300      	movne	r3, #0
 800497a:	b2db      	uxtb	r3, r3
 800497c:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d057      	beq.n	8004a34 <HAL_ADC_IRQHandler+0x1b8>
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d054      	beq.n	8004a34 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800498e:	f003 0310 	and.w	r3, r3, #16
 8004992:	2b00      	cmp	r3, #0
 8004994:	d105      	bne.n	80049a2 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800499a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d139      	bne.n	8004a24 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049b6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d006      	beq.n	80049cc <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d12b      	bne.n	8004a24 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d124      	bne.n	8004a24 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d11d      	bne.n	8004a24 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d119      	bne.n	8004a24 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	685a      	ldr	r2, [r3, #4]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049fe:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a04:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d105      	bne.n	8004a24 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a1c:	f043 0201 	orr.w	r2, r3, #1
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f000 faa9 	bl	8004f7c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f06f 020c 	mvn.w	r2, #12
 8004a32:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0301 	and.w	r3, r3, #1
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	bf0c      	ite	eq
 8004a42:	2301      	moveq	r3, #1
 8004a44:	2300      	movne	r3, #0
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a54:	2b40      	cmp	r3, #64	; 0x40
 8004a56:	bf0c      	ite	eq
 8004a58:	2301      	moveq	r3, #1
 8004a5a:	2300      	movne	r3, #0
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d017      	beq.n	8004a96 <HAL_ADC_IRQHandler+0x21a>
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d014      	beq.n	8004a96 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f003 0301 	and.w	r3, r3, #1
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d10d      	bne.n	8004a96 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a7e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 f846 	bl	8004b18 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f06f 0201 	mvn.w	r2, #1
 8004a94:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0320 	and.w	r3, r3, #32
 8004aa0:	2b20      	cmp	r3, #32
 8004aa2:	bf0c      	ite	eq
 8004aa4:	2301      	moveq	r3, #1
 8004aa6:	2300      	movne	r3, #0
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004ab6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004aba:	bf0c      	ite	eq
 8004abc:	2301      	moveq	r3, #1
 8004abe:	2300      	movne	r3, #0
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d015      	beq.n	8004af6 <HAL_ADC_IRQHandler+0x27a>
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d012      	beq.n	8004af6 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ad4:	f043 0202 	orr.w	r2, r3, #2
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f06f 0220 	mvn.w	r2, #32
 8004ae4:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f000 f820 	bl	8004b2c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f06f 0220 	mvn.w	r2, #32
 8004af4:	601a      	str	r2, [r3, #0]
  }
}
 8004af6:	bf00      	nop
 8004af8:	3710      	adds	r7, #16
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}

08004afe <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004afe:	b480      	push	{r7}
 8004b00:	b083      	sub	sp, #12
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	370c      	adds	r7, #12
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr

08004b18 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8004b20:	bf00      	nop
 8004b22:	370c      	adds	r7, #12
 8004b24:	46bd      	mov	sp, r7
 8004b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2a:	4770      	bx	lr

08004b2c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004b34:	bf00      	nop
 8004b36:	370c      	adds	r7, #12
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr

08004b40 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b085      	sub	sp, #20
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 8004b48:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d101      	bne.n	8004b5c <HAL_ADC_ConfigChannel+0x1c>
 8004b58:	2302      	movs	r3, #2
 8004b5a:	e105      	b.n	8004d68 <HAL_ADC_ConfigChannel+0x228>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2b09      	cmp	r3, #9
 8004b6a:	d925      	bls.n	8004bb8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	68d9      	ldr	r1, [r3, #12]
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	461a      	mov	r2, r3
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	005b      	lsls	r3, r3, #1
 8004b7e:	4413      	add	r3, r2
 8004b80:	3b1e      	subs	r3, #30
 8004b82:	2207      	movs	r2, #7
 8004b84:	fa02 f303 	lsl.w	r3, r2, r3
 8004b88:	43da      	mvns	r2, r3
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	400a      	ands	r2, r1
 8004b90:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	68d9      	ldr	r1, [r3, #12]
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	689a      	ldr	r2, [r3, #8]
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	b29b      	uxth	r3, r3
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	005b      	lsls	r3, r3, #1
 8004ba8:	4403      	add	r3, r0
 8004baa:	3b1e      	subs	r3, #30
 8004bac:	409a      	lsls	r2, r3
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	430a      	orrs	r2, r1
 8004bb4:	60da      	str	r2, [r3, #12]
 8004bb6:	e022      	b.n	8004bfe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	6919      	ldr	r1, [r3, #16]
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	4613      	mov	r3, r2
 8004bc8:	005b      	lsls	r3, r3, #1
 8004bca:	4413      	add	r3, r2
 8004bcc:	2207      	movs	r2, #7
 8004bce:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd2:	43da      	mvns	r2, r3
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	400a      	ands	r2, r1
 8004bda:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	6919      	ldr	r1, [r3, #16]
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	689a      	ldr	r2, [r3, #8]
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	4618      	mov	r0, r3
 8004bee:	4603      	mov	r3, r0
 8004bf0:	005b      	lsls	r3, r3, #1
 8004bf2:	4403      	add	r3, r0
 8004bf4:	409a      	lsls	r2, r3
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	430a      	orrs	r2, r1
 8004bfc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	2b06      	cmp	r3, #6
 8004c04:	d824      	bhi.n	8004c50 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	685a      	ldr	r2, [r3, #4]
 8004c10:	4613      	mov	r3, r2
 8004c12:	009b      	lsls	r3, r3, #2
 8004c14:	4413      	add	r3, r2
 8004c16:	3b05      	subs	r3, #5
 8004c18:	221f      	movs	r2, #31
 8004c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c1e:	43da      	mvns	r2, r3
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	400a      	ands	r2, r1
 8004c26:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	4618      	mov	r0, r3
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	685a      	ldr	r2, [r3, #4]
 8004c3a:	4613      	mov	r3, r2
 8004c3c:	009b      	lsls	r3, r3, #2
 8004c3e:	4413      	add	r3, r2
 8004c40:	3b05      	subs	r3, #5
 8004c42:	fa00 f203 	lsl.w	r2, r0, r3
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	430a      	orrs	r2, r1
 8004c4c:	635a      	str	r2, [r3, #52]	; 0x34
 8004c4e:	e04c      	b.n	8004cea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	2b0c      	cmp	r3, #12
 8004c56:	d824      	bhi.n	8004ca2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	685a      	ldr	r2, [r3, #4]
 8004c62:	4613      	mov	r3, r2
 8004c64:	009b      	lsls	r3, r3, #2
 8004c66:	4413      	add	r3, r2
 8004c68:	3b23      	subs	r3, #35	; 0x23
 8004c6a:	221f      	movs	r2, #31
 8004c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c70:	43da      	mvns	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	400a      	ands	r2, r1
 8004c78:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	b29b      	uxth	r3, r3
 8004c86:	4618      	mov	r0, r3
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	685a      	ldr	r2, [r3, #4]
 8004c8c:	4613      	mov	r3, r2
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	4413      	add	r3, r2
 8004c92:	3b23      	subs	r3, #35	; 0x23
 8004c94:	fa00 f203 	lsl.w	r2, r0, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	430a      	orrs	r2, r1
 8004c9e:	631a      	str	r2, [r3, #48]	; 0x30
 8004ca0:	e023      	b.n	8004cea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	685a      	ldr	r2, [r3, #4]
 8004cac:	4613      	mov	r3, r2
 8004cae:	009b      	lsls	r3, r3, #2
 8004cb0:	4413      	add	r3, r2
 8004cb2:	3b41      	subs	r3, #65	; 0x41
 8004cb4:	221f      	movs	r2, #31
 8004cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cba:	43da      	mvns	r2, r3
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	400a      	ands	r2, r1
 8004cc2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	685a      	ldr	r2, [r3, #4]
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	4413      	add	r3, r2
 8004cdc:	3b41      	subs	r3, #65	; 0x41
 8004cde:	fa00 f203 	lsl.w	r2, r0, r3
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	430a      	orrs	r2, r1
 8004ce8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004cea:	4b22      	ldr	r3, [pc, #136]	; (8004d74 <HAL_ADC_ConfigChannel+0x234>)
 8004cec:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a21      	ldr	r2, [pc, #132]	; (8004d78 <HAL_ADC_ConfigChannel+0x238>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d109      	bne.n	8004d0c <HAL_ADC_ConfigChannel+0x1cc>
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	2b12      	cmp	r3, #18
 8004cfe:	d105      	bne.n	8004d0c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a19      	ldr	r2, [pc, #100]	; (8004d78 <HAL_ADC_ConfigChannel+0x238>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d123      	bne.n	8004d5e <HAL_ADC_ConfigChannel+0x21e>
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	2b10      	cmp	r3, #16
 8004d1c:	d003      	beq.n	8004d26 <HAL_ADC_ConfigChannel+0x1e6>
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	2b11      	cmp	r3, #17
 8004d24:	d11b      	bne.n	8004d5e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2b10      	cmp	r3, #16
 8004d38:	d111      	bne.n	8004d5e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004d3a:	4b10      	ldr	r3, [pc, #64]	; (8004d7c <HAL_ADC_ConfigChannel+0x23c>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a10      	ldr	r2, [pc, #64]	; (8004d80 <HAL_ADC_ConfigChannel+0x240>)
 8004d40:	fba2 2303 	umull	r2, r3, r2, r3
 8004d44:	0c9a      	lsrs	r2, r3, #18
 8004d46:	4613      	mov	r3, r2
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	4413      	add	r3, r2
 8004d4c:	005b      	lsls	r3, r3, #1
 8004d4e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004d50:	e002      	b.n	8004d58 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	3b01      	subs	r3, #1
 8004d56:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d1f9      	bne.n	8004d52 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004d66:	2300      	movs	r3, #0
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3714      	adds	r7, #20
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr
 8004d74:	40012300 	.word	0x40012300
 8004d78:	40012000 	.word	0x40012000
 8004d7c:	20000014 	.word	0x20000014
 8004d80:	431bde83 	.word	0x431bde83

08004d84 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b085      	sub	sp, #20
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004d8c:	4b79      	ldr	r3, [pc, #484]	; (8004f74 <ADC_Init+0x1f0>)
 8004d8e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	685a      	ldr	r2, [r3, #4]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	431a      	orrs	r2, r3
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	685a      	ldr	r2, [r3, #4]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004db8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	6859      	ldr	r1, [r3, #4]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	021a      	lsls	r2, r3, #8
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	430a      	orrs	r2, r1
 8004dcc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	685a      	ldr	r2, [r3, #4]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004ddc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	6859      	ldr	r1, [r3, #4]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	689a      	ldr	r2, [r3, #8]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	430a      	orrs	r2, r1
 8004dee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	689a      	ldr	r2, [r3, #8]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004dfe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	6899      	ldr	r1, [r3, #8]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	68da      	ldr	r2, [r3, #12]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	430a      	orrs	r2, r1
 8004e10:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e16:	4a58      	ldr	r2, [pc, #352]	; (8004f78 <ADC_Init+0x1f4>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d022      	beq.n	8004e62 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	689a      	ldr	r2, [r3, #8]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004e2a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	6899      	ldr	r1, [r3, #8]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	430a      	orrs	r2, r1
 8004e3c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	689a      	ldr	r2, [r3, #8]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004e4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	6899      	ldr	r1, [r3, #8]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	430a      	orrs	r2, r1
 8004e5e:	609a      	str	r2, [r3, #8]
 8004e60:	e00f      	b.n	8004e82 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	689a      	ldr	r2, [r3, #8]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004e70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	689a      	ldr	r2, [r3, #8]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004e80:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	689a      	ldr	r2, [r3, #8]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f022 0202 	bic.w	r2, r2, #2
 8004e90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	6899      	ldr	r1, [r3, #8]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	7e1b      	ldrb	r3, [r3, #24]
 8004e9c:	005a      	lsls	r2, r3, #1
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	430a      	orrs	r2, r1
 8004ea4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d01b      	beq.n	8004ee8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	685a      	ldr	r2, [r3, #4]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ebe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	685a      	ldr	r2, [r3, #4]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004ece:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	6859      	ldr	r1, [r3, #4]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eda:	3b01      	subs	r3, #1
 8004edc:	035a      	lsls	r2, r3, #13
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	605a      	str	r2, [r3, #4]
 8004ee6:	e007      	b.n	8004ef8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	685a      	ldr	r2, [r3, #4]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ef6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004f06:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	69db      	ldr	r3, [r3, #28]
 8004f12:	3b01      	subs	r3, #1
 8004f14:	051a      	lsls	r2, r3, #20
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	430a      	orrs	r2, r1
 8004f1c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	689a      	ldr	r2, [r3, #8]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004f2c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	6899      	ldr	r1, [r3, #8]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004f3a:	025a      	lsls	r2, r3, #9
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	430a      	orrs	r2, r1
 8004f42:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	689a      	ldr	r2, [r3, #8]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	6899      	ldr	r1, [r3, #8]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	695b      	ldr	r3, [r3, #20]
 8004f5e:	029a      	lsls	r2, r3, #10
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	430a      	orrs	r2, r1
 8004f66:	609a      	str	r2, [r3, #8]
}
 8004f68:	bf00      	nop
 8004f6a:	3714      	adds	r7, #20
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f72:	4770      	bx	lr
 8004f74:	40012300 	.word	0x40012300
 8004f78:	0f000001 	.word	0x0f000001

08004f7c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8004f84:	bf00      	nop
 8004f86:	370c      	adds	r7, #12
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr

08004f90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b085      	sub	sp, #20
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	f003 0307 	and.w	r3, r3, #7
 8004f9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004fa0:	4b0c      	ldr	r3, [pc, #48]	; (8004fd4 <__NVIC_SetPriorityGrouping+0x44>)
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004fa6:	68ba      	ldr	r2, [r7, #8]
 8004fa8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004fac:	4013      	ands	r3, r2
 8004fae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004fb8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004fbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004fc0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004fc2:	4a04      	ldr	r2, [pc, #16]	; (8004fd4 <__NVIC_SetPriorityGrouping+0x44>)
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	60d3      	str	r3, [r2, #12]
}
 8004fc8:	bf00      	nop
 8004fca:	3714      	adds	r7, #20
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr
 8004fd4:	e000ed00 	.word	0xe000ed00

08004fd8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004fdc:	4b04      	ldr	r3, [pc, #16]	; (8004ff0 <__NVIC_GetPriorityGrouping+0x18>)
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	0a1b      	lsrs	r3, r3, #8
 8004fe2:	f003 0307 	and.w	r3, r3, #7
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr
 8004ff0:	e000ed00 	.word	0xe000ed00

08004ff4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005002:	2b00      	cmp	r3, #0
 8005004:	db0b      	blt.n	800501e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005006:	79fb      	ldrb	r3, [r7, #7]
 8005008:	f003 021f 	and.w	r2, r3, #31
 800500c:	4907      	ldr	r1, [pc, #28]	; (800502c <__NVIC_EnableIRQ+0x38>)
 800500e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005012:	095b      	lsrs	r3, r3, #5
 8005014:	2001      	movs	r0, #1
 8005016:	fa00 f202 	lsl.w	r2, r0, r2
 800501a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800501e:	bf00      	nop
 8005020:	370c      	adds	r7, #12
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr
 800502a:	bf00      	nop
 800502c:	e000e100 	.word	0xe000e100

08005030 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005030:	b480      	push	{r7}
 8005032:	b083      	sub	sp, #12
 8005034:	af00      	add	r7, sp, #0
 8005036:	4603      	mov	r3, r0
 8005038:	6039      	str	r1, [r7, #0]
 800503a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800503c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005040:	2b00      	cmp	r3, #0
 8005042:	db0a      	blt.n	800505a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	b2da      	uxtb	r2, r3
 8005048:	490c      	ldr	r1, [pc, #48]	; (800507c <__NVIC_SetPriority+0x4c>)
 800504a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800504e:	0112      	lsls	r2, r2, #4
 8005050:	b2d2      	uxtb	r2, r2
 8005052:	440b      	add	r3, r1
 8005054:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005058:	e00a      	b.n	8005070 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	b2da      	uxtb	r2, r3
 800505e:	4908      	ldr	r1, [pc, #32]	; (8005080 <__NVIC_SetPriority+0x50>)
 8005060:	79fb      	ldrb	r3, [r7, #7]
 8005062:	f003 030f 	and.w	r3, r3, #15
 8005066:	3b04      	subs	r3, #4
 8005068:	0112      	lsls	r2, r2, #4
 800506a:	b2d2      	uxtb	r2, r2
 800506c:	440b      	add	r3, r1
 800506e:	761a      	strb	r2, [r3, #24]
}
 8005070:	bf00      	nop
 8005072:	370c      	adds	r7, #12
 8005074:	46bd      	mov	sp, r7
 8005076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507a:	4770      	bx	lr
 800507c:	e000e100 	.word	0xe000e100
 8005080:	e000ed00 	.word	0xe000ed00

08005084 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005084:	b480      	push	{r7}
 8005086:	b089      	sub	sp, #36	; 0x24
 8005088:	af00      	add	r7, sp, #0
 800508a:	60f8      	str	r0, [r7, #12]
 800508c:	60b9      	str	r1, [r7, #8]
 800508e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f003 0307 	and.w	r3, r3, #7
 8005096:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005098:	69fb      	ldr	r3, [r7, #28]
 800509a:	f1c3 0307 	rsb	r3, r3, #7
 800509e:	2b04      	cmp	r3, #4
 80050a0:	bf28      	it	cs
 80050a2:	2304      	movcs	r3, #4
 80050a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	3304      	adds	r3, #4
 80050aa:	2b06      	cmp	r3, #6
 80050ac:	d902      	bls.n	80050b4 <NVIC_EncodePriority+0x30>
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	3b03      	subs	r3, #3
 80050b2:	e000      	b.n	80050b6 <NVIC_EncodePriority+0x32>
 80050b4:	2300      	movs	r3, #0
 80050b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80050b8:	f04f 32ff 	mov.w	r2, #4294967295
 80050bc:	69bb      	ldr	r3, [r7, #24]
 80050be:	fa02 f303 	lsl.w	r3, r2, r3
 80050c2:	43da      	mvns	r2, r3
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	401a      	ands	r2, r3
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80050cc:	f04f 31ff 	mov.w	r1, #4294967295
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	fa01 f303 	lsl.w	r3, r1, r3
 80050d6:	43d9      	mvns	r1, r3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80050dc:	4313      	orrs	r3, r2
         );
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3724      	adds	r7, #36	; 0x24
 80050e2:	46bd      	mov	sp, r7
 80050e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e8:	4770      	bx	lr
	...

080050ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b082      	sub	sp, #8
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	3b01      	subs	r3, #1
 80050f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80050fc:	d301      	bcc.n	8005102 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80050fe:	2301      	movs	r3, #1
 8005100:	e00f      	b.n	8005122 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005102:	4a0a      	ldr	r2, [pc, #40]	; (800512c <SysTick_Config+0x40>)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	3b01      	subs	r3, #1
 8005108:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800510a:	210f      	movs	r1, #15
 800510c:	f04f 30ff 	mov.w	r0, #4294967295
 8005110:	f7ff ff8e 	bl	8005030 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005114:	4b05      	ldr	r3, [pc, #20]	; (800512c <SysTick_Config+0x40>)
 8005116:	2200      	movs	r2, #0
 8005118:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800511a:	4b04      	ldr	r3, [pc, #16]	; (800512c <SysTick_Config+0x40>)
 800511c:	2207      	movs	r2, #7
 800511e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005120:	2300      	movs	r3, #0
}
 8005122:	4618      	mov	r0, r3
 8005124:	3708      	adds	r7, #8
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
 800512a:	bf00      	nop
 800512c:	e000e010 	.word	0xe000e010

08005130 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b082      	sub	sp, #8
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f7ff ff29 	bl	8004f90 <__NVIC_SetPriorityGrouping>
}
 800513e:	bf00      	nop
 8005140:	3708      	adds	r7, #8
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}

08005146 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005146:	b580      	push	{r7, lr}
 8005148:	b086      	sub	sp, #24
 800514a:	af00      	add	r7, sp, #0
 800514c:	4603      	mov	r3, r0
 800514e:	60b9      	str	r1, [r7, #8]
 8005150:	607a      	str	r2, [r7, #4]
 8005152:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005154:	2300      	movs	r3, #0
 8005156:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005158:	f7ff ff3e 	bl	8004fd8 <__NVIC_GetPriorityGrouping>
 800515c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	68b9      	ldr	r1, [r7, #8]
 8005162:	6978      	ldr	r0, [r7, #20]
 8005164:	f7ff ff8e 	bl	8005084 <NVIC_EncodePriority>
 8005168:	4602      	mov	r2, r0
 800516a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800516e:	4611      	mov	r1, r2
 8005170:	4618      	mov	r0, r3
 8005172:	f7ff ff5d 	bl	8005030 <__NVIC_SetPriority>
}
 8005176:	bf00      	nop
 8005178:	3718      	adds	r7, #24
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}

0800517e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800517e:	b580      	push	{r7, lr}
 8005180:	b082      	sub	sp, #8
 8005182:	af00      	add	r7, sp, #0
 8005184:	4603      	mov	r3, r0
 8005186:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005188:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800518c:	4618      	mov	r0, r3
 800518e:	f7ff ff31 	bl	8004ff4 <__NVIC_EnableIRQ>
}
 8005192:	bf00      	nop
 8005194:	3708      	adds	r7, #8
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}

0800519a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800519a:	b580      	push	{r7, lr}
 800519c:	b082      	sub	sp, #8
 800519e:	af00      	add	r7, sp, #0
 80051a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f7ff ffa2 	bl	80050ec <SysTick_Config>
 80051a8:	4603      	mov	r3, r0
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	3708      	adds	r7, #8
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}

080051b2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80051b2:	b580      	push	{r7, lr}
 80051b4:	b082      	sub	sp, #8
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d101      	bne.n	80051c4 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e014      	b.n	80051ee <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	791b      	ldrb	r3, [r3, #4]
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d105      	bne.n	80051da <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80051d4:	6878      	ldr	r0, [r7, #4]
 80051d6:	f7fe fdd1 	bl	8003d7c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2202      	movs	r2, #2
 80051de:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2201      	movs	r2, #1
 80051ea:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 80051ec:	2300      	movs	r3, #0
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3708      	adds	r7, #8
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}
	...

080051f8 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b086      	sub	sp, #24
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	60b9      	str	r1, [r7, #8]
 8005202:	607a      	str	r2, [r7, #4]
 8005204:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 8005206:	2300      	movs	r3, #0
 8005208:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	795b      	ldrb	r3, [r3, #5]
 800520e:	2b01      	cmp	r3, #1
 8005210:	d101      	bne.n	8005216 <HAL_DAC_Start_DMA+0x1e>
 8005212:	2302      	movs	r3, #2
 8005214:	e08e      	b.n	8005334 <HAL_DAC_Start_DMA+0x13c>
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2201      	movs	r2, #1
 800521a:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2202      	movs	r2, #2
 8005220:	711a      	strb	r2, [r3, #4]

  if(Channel == DAC_CHANNEL_1)
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d12a      	bne.n	800527e <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	689b      	ldr	r3, [r3, #8]
 800522c:	4a43      	ldr	r2, [pc, #268]	; (800533c <HAL_DAC_Start_DMA+0x144>)
 800522e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	4a42      	ldr	r2, [pc, #264]	; (8005340 <HAL_DAC_Start_DMA+0x148>)
 8005236:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	4a41      	ldr	r2, [pc, #260]	; (8005344 <HAL_DAC_Start_DMA+0x14c>)
 800523e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800524e:	601a      	str	r2, [r3, #0]
    
    /* Case of use of channel 1 */
    switch(Alignment)
 8005250:	6a3b      	ldr	r3, [r7, #32]
 8005252:	2b04      	cmp	r3, #4
 8005254:	d009      	beq.n	800526a <HAL_DAC_Start_DMA+0x72>
 8005256:	2b08      	cmp	r3, #8
 8005258:	d00c      	beq.n	8005274 <HAL_DAC_Start_DMA+0x7c>
 800525a:	2b00      	cmp	r3, #0
 800525c:	d000      	beq.n	8005260 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800525e:	e039      	b.n	80052d4 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	3308      	adds	r3, #8
 8005266:	617b      	str	r3, [r7, #20]
        break;
 8005268:	e034      	b.n	80052d4 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	330c      	adds	r3, #12
 8005270:	617b      	str	r3, [r7, #20]
        break;
 8005272:	e02f      	b.n	80052d4 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	3310      	adds	r3, #16
 800527a:	617b      	str	r3, [r7, #20]
        break;
 800527c:	e02a      	b.n	80052d4 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	68db      	ldr	r3, [r3, #12]
 8005282:	4a31      	ldr	r2, [pc, #196]	; (8005348 <HAL_DAC_Start_DMA+0x150>)
 8005284:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	68db      	ldr	r3, [r3, #12]
 800528a:	4a30      	ldr	r2, [pc, #192]	; (800534c <HAL_DAC_Start_DMA+0x154>)
 800528c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	68db      	ldr	r3, [r3, #12]
 8005292:	4a2f      	ldr	r2, [pc, #188]	; (8005350 <HAL_DAC_Start_DMA+0x158>)
 8005294:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN2;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80052a4:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch(Alignment)
 80052a6:	6a3b      	ldr	r3, [r7, #32]
 80052a8:	2b04      	cmp	r3, #4
 80052aa:	d009      	beq.n	80052c0 <HAL_DAC_Start_DMA+0xc8>
 80052ac:	2b08      	cmp	r3, #8
 80052ae:	d00c      	beq.n	80052ca <HAL_DAC_Start_DMA+0xd2>
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d000      	beq.n	80052b6 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80052b4:	e00e      	b.n	80052d4 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	3314      	adds	r3, #20
 80052bc:	617b      	str	r3, [r7, #20]
        break;
 80052be:	e009      	b.n	80052d4 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	3318      	adds	r3, #24
 80052c6:	617b      	str	r3, [r7, #20]
        break;
 80052c8:	e004      	b.n	80052d4 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	331c      	adds	r3, #28
 80052d0:	617b      	str	r3, [r7, #20]
        break;
 80052d2:	bf00      	nop
    }
  }
  
  /* Enable the DMA Stream */
  if(Channel == DAC_CHANNEL_1)
 80052d4:	68bb      	ldr	r3, [r7, #8]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d10f      	bne.n	80052fa <HAL_DAC_Start_DMA+0x102>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80052e8:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	6898      	ldr	r0, [r3, #8]
 80052ee:	6879      	ldr	r1, [r7, #4]
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	697a      	ldr	r2, [r7, #20]
 80052f4:	f000 fa30 	bl	8005758 <HAL_DMA_Start_IT>
 80052f8:	e00e      	b.n	8005318 <HAL_DAC_Start_DMA+0x120>
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005308:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	68d8      	ldr	r0, [r3, #12]
 800530e:	6879      	ldr	r1, [r7, #4]
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	697a      	ldr	r2, [r7, #20]
 8005314:	f000 fa20 	bl	8005758 <HAL_DMA_Start_IT>
  }
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	6819      	ldr	r1, [r3, #0]
 800531e:	2201      	movs	r2, #1
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	409a      	lsls	r2, r3
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	430a      	orrs	r2, r1
 800532a:	601a      	str	r2, [r3, #0]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8005332:	2300      	movs	r3, #0
}
 8005334:	4618      	mov	r0, r3
 8005336:	3718      	adds	r7, #24
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}
 800533c:	080054d3 	.word	0x080054d3
 8005340:	080054f5 	.word	0x080054f5
 8005344:	08005511 	.word	0x08005511
 8005348:	0800558f 	.word	0x0800558f
 800534c:	080055b1 	.word	0x080055b1
 8005350:	080055cd 	.word	0x080055cd

08005354 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b082      	sub	sp, #8
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005362:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005366:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800536a:	d118      	bne.n	800539e <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2204      	movs	r2, #4
 8005370:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	691b      	ldr	r3, [r3, #16]
 8005376:	f043 0201 	orr.w	r2, r3, #1
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005386:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005396:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f000 f843 	bl	8005424 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80053a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80053ac:	d118      	bne.n	80053e0 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2204      	movs	r2, #4
 80053b2:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	691b      	ldr	r3, [r3, #16]
 80053b8:	f043 0202 	orr.w	r2, r3, #2
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80053c8:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80053d8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 f8cd 	bl	800557a <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 80053e0:	bf00      	nop
 80053e2:	3708      	adds	r7, #8
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}

080053e8 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b083      	sub	sp, #12
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 80053f0:	bf00      	nop
 80053f2:	370c      	adds	r7, #12
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr

080053fc <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b083      	sub	sp, #12
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8005404:	bf00      	nop
 8005406:	370c      	adds	r7, #12
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr

08005410 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005410:	b480      	push	{r7}
 8005412:	b083      	sub	sp, #12
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8005418:	bf00      	nop
 800541a:	370c      	adds	r7, #12
 800541c:	46bd      	mov	sp, r7
 800541e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005422:	4770      	bx	lr

08005424 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005424:	b480      	push	{r7}
 8005426:	b083      	sub	sp, #12
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800542c:	bf00      	nop
 800542e:	370c      	adds	r7, #12
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr

08005438 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8005438:	b480      	push	{r7}
 800543a:	b087      	sub	sp, #28
 800543c:	af00      	add	r7, sp, #0
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8005444:	2300      	movs	r3, #0
 8005446:	617b      	str	r3, [r7, #20]
 8005448:	2300      	movs	r3, #0
 800544a:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	795b      	ldrb	r3, [r3, #5]
 8005450:	2b01      	cmp	r3, #1
 8005452:	d101      	bne.n	8005458 <HAL_DAC_ConfigChannel+0x20>
 8005454:	2302      	movs	r3, #2
 8005456:	e036      	b.n	80054c6 <HAL_DAC_ConfigChannel+0x8e>
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2201      	movs	r2, #1
 800545c:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2202      	movs	r2, #2
 8005462:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800546c:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	fa02 f303 	lsl.w	r3, r2, r3
 8005476:	43db      	mvns	r3, r3
 8005478:	697a      	ldr	r2, [r7, #20]
 800547a:	4013      	ands	r3, r2
 800547c:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	4313      	orrs	r3, r2
 8005488:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 800548a:	693a      	ldr	r2, [r7, #16]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	fa02 f303 	lsl.w	r3, r2, r3
 8005492:	697a      	ldr	r2, [r7, #20]
 8005494:	4313      	orrs	r3, r2
 8005496:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	697a      	ldr	r2, [r7, #20]
 800549e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	6819      	ldr	r1, [r3, #0]
 80054a6:	22c0      	movs	r2, #192	; 0xc0
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	fa02 f303 	lsl.w	r3, r2, r3
 80054ae:	43da      	mvns	r2, r3
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	400a      	ands	r2, r1
 80054b6:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2201      	movs	r2, #1
 80054bc:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2200      	movs	r2, #0
 80054c2:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80054c4:	2300      	movs	r3, #0
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	371c      	adds	r7, #28
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr

080054d2 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 80054d2:	b580      	push	{r7, lr}
 80054d4:	b084      	sub	sp, #16
 80054d6:	af00      	add	r7, sp, #0
 80054d8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054de:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 80054e0:	68f8      	ldr	r0, [r7, #12]
 80054e2:	f7ff ff81 	bl	80053e8 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2201      	movs	r2, #1
 80054ea:	711a      	strb	r2, [r3, #4]
}
 80054ec:	bf00      	nop
 80054ee:	3710      	adds	r7, #16
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b084      	sub	sp, #16
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005500:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8005502:	68f8      	ldr	r0, [r7, #12]
 8005504:	f7ff ff7a 	bl	80053fc <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005508:	bf00      	nop
 800550a:	3710      	adds	r7, #16
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}

08005510 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b084      	sub	sp, #16
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800551c:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	691b      	ldr	r3, [r3, #16]
 8005522:	f043 0204 	orr.w	r2, r3, #4
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac); 
 800552a:	68f8      	ldr	r0, [r7, #12]
 800552c:	f7ff ff70 	bl	8005410 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2201      	movs	r2, #1
 8005534:	711a      	strb	r2, [r3, #4]
}
 8005536:	bf00      	nop
 8005538:	3710      	adds	r7, #16
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}

0800553e <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 800553e:	b480      	push	{r7}
 8005540:	b083      	sub	sp, #12
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 8005546:	bf00      	nop
 8005548:	370c      	adds	r7, #12
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr

08005552 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8005552:	b480      	push	{r7}
 8005554:	b083      	sub	sp, #12
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800555a:	bf00      	nop
 800555c:	370c      	adds	r7, #12
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr

08005566 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005566:	b480      	push	{r7}
 8005568:	b083      	sub	sp, #12
 800556a:	af00      	add	r7, sp, #0
 800556c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 800556e:	bf00      	nop
 8005570:	370c      	adds	r7, #12
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr

0800557a <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800557a:	b480      	push	{r7}
 800557c:	b083      	sub	sp, #12
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8005582:	bf00      	nop
 8005584:	370c      	adds	r7, #12
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr

0800558e <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 800558e:	b580      	push	{r7, lr}
 8005590:	b084      	sub	sp, #16
 8005592:	af00      	add	r7, sp, #0
 8005594:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800559a:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 800559c:	68f8      	ldr	r0, [r7, #12]
 800559e:	f7ff ffce 	bl	800553e <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2201      	movs	r2, #1
 80055a6:	711a      	strb	r2, [r3, #4]
}
 80055a8:	bf00      	nop
 80055aa:	3710      	adds	r7, #16
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}

080055b0 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b084      	sub	sp, #16
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055bc:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 80055be:	68f8      	ldr	r0, [r7, #12]
 80055c0:	f7ff ffc7 	bl	8005552 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80055c4:	bf00      	nop
 80055c6:	3710      	adds	r7, #16
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}

080055cc <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b084      	sub	sp, #16
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055d8:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	691b      	ldr	r3, [r3, #16]
 80055de:	f043 0204 	orr.w	r2, r3, #4
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 80055e6:	68f8      	ldr	r0, [r7, #12]
 80055e8:	f7ff ffbd 	bl	8005566 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2201      	movs	r2, #1
 80055f0:	711a      	strb	r2, [r3, #4]
}
 80055f2:	bf00      	nop
 80055f4:	3710      	adds	r7, #16
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}
	...

080055fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b086      	sub	sp, #24
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005604:	2300      	movs	r3, #0
 8005606:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005608:	f7fe fff6 	bl	80045f8 <HAL_GetTick>
 800560c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d101      	bne.n	8005618 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e099      	b.n	800574c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2202      	movs	r2, #2
 8005624:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	681a      	ldr	r2, [r3, #0]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f022 0201 	bic.w	r2, r2, #1
 8005636:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005638:	e00f      	b.n	800565a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800563a:	f7fe ffdd 	bl	80045f8 <HAL_GetTick>
 800563e:	4602      	mov	r2, r0
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	1ad3      	subs	r3, r2, r3
 8005644:	2b05      	cmp	r3, #5
 8005646:	d908      	bls.n	800565a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2220      	movs	r2, #32
 800564c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2203      	movs	r2, #3
 8005652:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005656:	2303      	movs	r3, #3
 8005658:	e078      	b.n	800574c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f003 0301 	and.w	r3, r3, #1
 8005664:	2b00      	cmp	r3, #0
 8005666:	d1e8      	bne.n	800563a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005670:	697a      	ldr	r2, [r7, #20]
 8005672:	4b38      	ldr	r3, [pc, #224]	; (8005754 <HAL_DMA_Init+0x158>)
 8005674:	4013      	ands	r3, r2
 8005676:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	685a      	ldr	r2, [r3, #4]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005686:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	691b      	ldr	r3, [r3, #16]
 800568c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005692:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	699b      	ldr	r3, [r3, #24]
 8005698:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800569e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6a1b      	ldr	r3, [r3, #32]
 80056a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80056a6:	697a      	ldr	r2, [r7, #20]
 80056a8:	4313      	orrs	r3, r2
 80056aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b0:	2b04      	cmp	r3, #4
 80056b2:	d107      	bne.n	80056c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056bc:	4313      	orrs	r3, r2
 80056be:	697a      	ldr	r2, [r7, #20]
 80056c0:	4313      	orrs	r3, r2
 80056c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	697a      	ldr	r2, [r7, #20]
 80056ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	695b      	ldr	r3, [r3, #20]
 80056d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	f023 0307 	bic.w	r3, r3, #7
 80056da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e0:	697a      	ldr	r2, [r7, #20]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ea:	2b04      	cmp	r3, #4
 80056ec:	d117      	bne.n	800571e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056f2:	697a      	ldr	r2, [r7, #20]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d00e      	beq.n	800571e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f000 faa7 	bl	8005c54 <DMA_CheckFifoParam>
 8005706:	4603      	mov	r3, r0
 8005708:	2b00      	cmp	r3, #0
 800570a:	d008      	beq.n	800571e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2240      	movs	r2, #64	; 0x40
 8005710:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2201      	movs	r2, #1
 8005716:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800571a:	2301      	movs	r3, #1
 800571c:	e016      	b.n	800574c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	697a      	ldr	r2, [r7, #20]
 8005724:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f000 fa5e 	bl	8005be8 <DMA_CalcBaseAndBitshift>
 800572c:	4603      	mov	r3, r0
 800572e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005734:	223f      	movs	r2, #63	; 0x3f
 8005736:	409a      	lsls	r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2200      	movs	r2, #0
 8005740:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2201      	movs	r2, #1
 8005746:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800574a:	2300      	movs	r3, #0
}
 800574c:	4618      	mov	r0, r3
 800574e:	3718      	adds	r7, #24
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}
 8005754:	f010803f 	.word	0xf010803f

08005758 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b086      	sub	sp, #24
 800575c:	af00      	add	r7, sp, #0
 800575e:	60f8      	str	r0, [r7, #12]
 8005760:	60b9      	str	r1, [r7, #8]
 8005762:	607a      	str	r2, [r7, #4]
 8005764:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005766:	2300      	movs	r3, #0
 8005768:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800576e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005776:	2b01      	cmp	r3, #1
 8005778:	d101      	bne.n	800577e <HAL_DMA_Start_IT+0x26>
 800577a:	2302      	movs	r3, #2
 800577c:	e048      	b.n	8005810 <HAL_DMA_Start_IT+0xb8>
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2201      	movs	r2, #1
 8005782:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800578c:	b2db      	uxtb	r3, r3
 800578e:	2b01      	cmp	r3, #1
 8005790:	d137      	bne.n	8005802 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2202      	movs	r2, #2
 8005796:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	687a      	ldr	r2, [r7, #4]
 80057a4:	68b9      	ldr	r1, [r7, #8]
 80057a6:	68f8      	ldr	r0, [r7, #12]
 80057a8:	f000 f9f0 	bl	8005b8c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057b0:	223f      	movs	r2, #63	; 0x3f
 80057b2:	409a      	lsls	r2, r3
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f042 0216 	orr.w	r2, r2, #22
 80057c6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	695a      	ldr	r2, [r3, #20]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80057d6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d007      	beq.n	80057f0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f042 0208 	orr.w	r2, r2, #8
 80057ee:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f042 0201 	orr.w	r2, r2, #1
 80057fe:	601a      	str	r2, [r3, #0]
 8005800:	e005      	b.n	800580e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	2200      	movs	r2, #0
 8005806:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800580a:	2302      	movs	r3, #2
 800580c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800580e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005810:	4618      	mov	r0, r3
 8005812:	3718      	adds	r7, #24
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005826:	b2db      	uxtb	r3, r3
 8005828:	2b02      	cmp	r3, #2
 800582a:	d004      	beq.n	8005836 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2280      	movs	r2, #128	; 0x80
 8005830:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e00c      	b.n	8005850 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2205      	movs	r2, #5
 800583a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f022 0201 	bic.w	r2, r2, #1
 800584c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800584e:	2300      	movs	r3, #0
}
 8005850:	4618      	mov	r0, r3
 8005852:	370c      	adds	r7, #12
 8005854:	46bd      	mov	sp, r7
 8005856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585a:	4770      	bx	lr

0800585c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b086      	sub	sp, #24
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005864:	2300      	movs	r3, #0
 8005866:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005868:	4b92      	ldr	r3, [pc, #584]	; (8005ab4 <HAL_DMA_IRQHandler+0x258>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a92      	ldr	r2, [pc, #584]	; (8005ab8 <HAL_DMA_IRQHandler+0x25c>)
 800586e:	fba2 2303 	umull	r2, r3, r2, r3
 8005872:	0a9b      	lsrs	r3, r3, #10
 8005874:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800587a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005886:	2208      	movs	r2, #8
 8005888:	409a      	lsls	r2, r3
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	4013      	ands	r3, r2
 800588e:	2b00      	cmp	r3, #0
 8005890:	d01a      	beq.n	80058c8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 0304 	and.w	r3, r3, #4
 800589c:	2b00      	cmp	r3, #0
 800589e:	d013      	beq.n	80058c8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f022 0204 	bic.w	r2, r2, #4
 80058ae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058b4:	2208      	movs	r2, #8
 80058b6:	409a      	lsls	r2, r3
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058c0:	f043 0201 	orr.w	r2, r3, #1
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058cc:	2201      	movs	r2, #1
 80058ce:	409a      	lsls	r2, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	4013      	ands	r3, r2
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d012      	beq.n	80058fe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	695b      	ldr	r3, [r3, #20]
 80058de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00b      	beq.n	80058fe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058ea:	2201      	movs	r2, #1
 80058ec:	409a      	lsls	r2, r3
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058f6:	f043 0202 	orr.w	r2, r3, #2
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005902:	2204      	movs	r2, #4
 8005904:	409a      	lsls	r2, r3
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	4013      	ands	r3, r2
 800590a:	2b00      	cmp	r3, #0
 800590c:	d012      	beq.n	8005934 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f003 0302 	and.w	r3, r3, #2
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00b      	beq.n	8005934 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005920:	2204      	movs	r2, #4
 8005922:	409a      	lsls	r2, r3
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800592c:	f043 0204 	orr.w	r2, r3, #4
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005938:	2210      	movs	r2, #16
 800593a:	409a      	lsls	r2, r3
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	4013      	ands	r3, r2
 8005940:	2b00      	cmp	r3, #0
 8005942:	d043      	beq.n	80059cc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 0308 	and.w	r3, r3, #8
 800594e:	2b00      	cmp	r3, #0
 8005950:	d03c      	beq.n	80059cc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005956:	2210      	movs	r2, #16
 8005958:	409a      	lsls	r2, r3
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005968:	2b00      	cmp	r3, #0
 800596a:	d018      	beq.n	800599e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005976:	2b00      	cmp	r3, #0
 8005978:	d108      	bne.n	800598c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800597e:	2b00      	cmp	r3, #0
 8005980:	d024      	beq.n	80059cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	4798      	blx	r3
 800598a:	e01f      	b.n	80059cc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005990:	2b00      	cmp	r3, #0
 8005992:	d01b      	beq.n	80059cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	4798      	blx	r3
 800599c:	e016      	b.n	80059cc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d107      	bne.n	80059bc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f022 0208 	bic.w	r2, r2, #8
 80059ba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d003      	beq.n	80059cc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059d0:	2220      	movs	r2, #32
 80059d2:	409a      	lsls	r2, r3
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	4013      	ands	r3, r2
 80059d8:	2b00      	cmp	r3, #0
 80059da:	f000 808e 	beq.w	8005afa <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f003 0310 	and.w	r3, r3, #16
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	f000 8086 	beq.w	8005afa <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059f2:	2220      	movs	r2, #32
 80059f4:	409a      	lsls	r2, r3
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a00:	b2db      	uxtb	r3, r3
 8005a02:	2b05      	cmp	r3, #5
 8005a04:	d136      	bne.n	8005a74 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f022 0216 	bic.w	r2, r2, #22
 8005a14:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	695a      	ldr	r2, [r3, #20]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a24:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d103      	bne.n	8005a36 <HAL_DMA_IRQHandler+0x1da>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d007      	beq.n	8005a46 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f022 0208 	bic.w	r2, r2, #8
 8005a44:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a4a:	223f      	movs	r2, #63	; 0x3f
 8005a4c:	409a      	lsls	r2, r3
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d07d      	beq.n	8005b66 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	4798      	blx	r3
        }
        return;
 8005a72:	e078      	b.n	8005b66 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d01c      	beq.n	8005abc <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d108      	bne.n	8005aa2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d030      	beq.n	8005afa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	4798      	blx	r3
 8005aa0:	e02b      	b.n	8005afa <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d027      	beq.n	8005afa <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	4798      	blx	r3
 8005ab2:	e022      	b.n	8005afa <HAL_DMA_IRQHandler+0x29e>
 8005ab4:	20000014 	.word	0x20000014
 8005ab8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d10f      	bne.n	8005aea <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	681a      	ldr	r2, [r3, #0]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f022 0210 	bic.w	r2, r2, #16
 8005ad8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d003      	beq.n	8005afa <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d032      	beq.n	8005b68 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b06:	f003 0301 	and.w	r3, r3, #1
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d022      	beq.n	8005b54 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2205      	movs	r2, #5
 8005b12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f022 0201 	bic.w	r2, r2, #1
 8005b24:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	3301      	adds	r3, #1
 8005b2a:	60bb      	str	r3, [r7, #8]
 8005b2c:	697a      	ldr	r2, [r7, #20]
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	d307      	bcc.n	8005b42 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 0301 	and.w	r3, r3, #1
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d1f2      	bne.n	8005b26 <HAL_DMA_IRQHandler+0x2ca>
 8005b40:	e000      	b.n	8005b44 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005b42:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d005      	beq.n	8005b68 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b60:	6878      	ldr	r0, [r7, #4]
 8005b62:	4798      	blx	r3
 8005b64:	e000      	b.n	8005b68 <HAL_DMA_IRQHandler+0x30c>
        return;
 8005b66:	bf00      	nop
    }
  }
}
 8005b68:	3718      	adds	r7, #24
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bd80      	pop	{r7, pc}
 8005b6e:	bf00      	nop

08005b70 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b083      	sub	sp, #12
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005b7e:	b2db      	uxtb	r3, r3
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	370c      	adds	r7, #12
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b085      	sub	sp, #20
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	60b9      	str	r1, [r7, #8]
 8005b96:	607a      	str	r2, [r7, #4]
 8005b98:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005ba8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	683a      	ldr	r2, [r7, #0]
 8005bb0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	2b40      	cmp	r3, #64	; 0x40
 8005bb8:	d108      	bne.n	8005bcc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	687a      	ldr	r2, [r7, #4]
 8005bc0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	68ba      	ldr	r2, [r7, #8]
 8005bc8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005bca:	e007      	b.n	8005bdc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68ba      	ldr	r2, [r7, #8]
 8005bd2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	687a      	ldr	r2, [r7, #4]
 8005bda:	60da      	str	r2, [r3, #12]
}
 8005bdc:	bf00      	nop
 8005bde:	3714      	adds	r7, #20
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b085      	sub	sp, #20
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	b2db      	uxtb	r3, r3
 8005bf6:	3b10      	subs	r3, #16
 8005bf8:	4a14      	ldr	r2, [pc, #80]	; (8005c4c <DMA_CalcBaseAndBitshift+0x64>)
 8005bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8005bfe:	091b      	lsrs	r3, r3, #4
 8005c00:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005c02:	4a13      	ldr	r2, [pc, #76]	; (8005c50 <DMA_CalcBaseAndBitshift+0x68>)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	4413      	add	r3, r2
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	461a      	mov	r2, r3
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2b03      	cmp	r3, #3
 8005c14:	d909      	bls.n	8005c2a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005c1e:	f023 0303 	bic.w	r3, r3, #3
 8005c22:	1d1a      	adds	r2, r3, #4
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	659a      	str	r2, [r3, #88]	; 0x58
 8005c28:	e007      	b.n	8005c3a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005c32:	f023 0303 	bic.w	r3, r3, #3
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3714      	adds	r7, #20
 8005c42:	46bd      	mov	sp, r7
 8005c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c48:	4770      	bx	lr
 8005c4a:	bf00      	nop
 8005c4c:	aaaaaaab 	.word	0xaaaaaaab
 8005c50:	0800afe0 	.word	0x0800afe0

08005c54 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b085      	sub	sp, #20
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c64:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	699b      	ldr	r3, [r3, #24]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d11f      	bne.n	8005cae <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	2b03      	cmp	r3, #3
 8005c72:	d855      	bhi.n	8005d20 <DMA_CheckFifoParam+0xcc>
 8005c74:	a201      	add	r2, pc, #4	; (adr r2, 8005c7c <DMA_CheckFifoParam+0x28>)
 8005c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c7a:	bf00      	nop
 8005c7c:	08005c8d 	.word	0x08005c8d
 8005c80:	08005c9f 	.word	0x08005c9f
 8005c84:	08005c8d 	.word	0x08005c8d
 8005c88:	08005d21 	.word	0x08005d21
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d045      	beq.n	8005d24 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c9c:	e042      	b.n	8005d24 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ca2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005ca6:	d13f      	bne.n	8005d28 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cac:	e03c      	b.n	8005d28 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	699b      	ldr	r3, [r3, #24]
 8005cb2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cb6:	d121      	bne.n	8005cfc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	2b03      	cmp	r3, #3
 8005cbc:	d836      	bhi.n	8005d2c <DMA_CheckFifoParam+0xd8>
 8005cbe:	a201      	add	r2, pc, #4	; (adr r2, 8005cc4 <DMA_CheckFifoParam+0x70>)
 8005cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cc4:	08005cd5 	.word	0x08005cd5
 8005cc8:	08005cdb 	.word	0x08005cdb
 8005ccc:	08005cd5 	.word	0x08005cd5
 8005cd0:	08005ced 	.word	0x08005ced
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	73fb      	strb	r3, [r7, #15]
      break;
 8005cd8:	e02f      	b.n	8005d3a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cde:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d024      	beq.n	8005d30 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005cea:	e021      	b.n	8005d30 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005cf4:	d11e      	bne.n	8005d34 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005cfa:	e01b      	b.n	8005d34 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	2b02      	cmp	r3, #2
 8005d00:	d902      	bls.n	8005d08 <DMA_CheckFifoParam+0xb4>
 8005d02:	2b03      	cmp	r3, #3
 8005d04:	d003      	beq.n	8005d0e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005d06:	e018      	b.n	8005d3a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8005d08:	2301      	movs	r3, #1
 8005d0a:	73fb      	strb	r3, [r7, #15]
      break;
 8005d0c:	e015      	b.n	8005d3a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d00e      	beq.n	8005d38 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	73fb      	strb	r3, [r7, #15]
      break;
 8005d1e:	e00b      	b.n	8005d38 <DMA_CheckFifoParam+0xe4>
      break;
 8005d20:	bf00      	nop
 8005d22:	e00a      	b.n	8005d3a <DMA_CheckFifoParam+0xe6>
      break;
 8005d24:	bf00      	nop
 8005d26:	e008      	b.n	8005d3a <DMA_CheckFifoParam+0xe6>
      break;
 8005d28:	bf00      	nop
 8005d2a:	e006      	b.n	8005d3a <DMA_CheckFifoParam+0xe6>
      break;
 8005d2c:	bf00      	nop
 8005d2e:	e004      	b.n	8005d3a <DMA_CheckFifoParam+0xe6>
      break;
 8005d30:	bf00      	nop
 8005d32:	e002      	b.n	8005d3a <DMA_CheckFifoParam+0xe6>
      break;   
 8005d34:	bf00      	nop
 8005d36:	e000      	b.n	8005d3a <DMA_CheckFifoParam+0xe6>
      break;
 8005d38:	bf00      	nop
    }
  } 
  
  return status; 
 8005d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3714      	adds	r7, #20
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b089      	sub	sp, #36	; 0x24
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005d52:	2300      	movs	r3, #0
 8005d54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005d56:	2300      	movs	r3, #0
 8005d58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005d5e:	2300      	movs	r3, #0
 8005d60:	61fb      	str	r3, [r7, #28]
 8005d62:	e16b      	b.n	800603c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005d64:	2201      	movs	r2, #1
 8005d66:	69fb      	ldr	r3, [r7, #28]
 8005d68:	fa02 f303 	lsl.w	r3, r2, r3
 8005d6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	697a      	ldr	r2, [r7, #20]
 8005d74:	4013      	ands	r3, r2
 8005d76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005d78:	693a      	ldr	r2, [r7, #16]
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	f040 815a 	bne.w	8006036 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	2b02      	cmp	r3, #2
 8005d88:	d003      	beq.n	8005d92 <HAL_GPIO_Init+0x4a>
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	2b12      	cmp	r3, #18
 8005d90:	d123      	bne.n	8005dda <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005d92:	69fb      	ldr	r3, [r7, #28]
 8005d94:	08da      	lsrs	r2, r3, #3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	3208      	adds	r2, #8
 8005d9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	f003 0307 	and.w	r3, r3, #7
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	220f      	movs	r2, #15
 8005daa:	fa02 f303 	lsl.w	r3, r2, r3
 8005dae:	43db      	mvns	r3, r3
 8005db0:	69ba      	ldr	r2, [r7, #24]
 8005db2:	4013      	ands	r3, r2
 8005db4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	691a      	ldr	r2, [r3, #16]
 8005dba:	69fb      	ldr	r3, [r7, #28]
 8005dbc:	f003 0307 	and.w	r3, r3, #7
 8005dc0:	009b      	lsls	r3, r3, #2
 8005dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8005dc6:	69ba      	ldr	r2, [r7, #24]
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005dcc:	69fb      	ldr	r3, [r7, #28]
 8005dce:	08da      	lsrs	r2, r3, #3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	3208      	adds	r2, #8
 8005dd4:	69b9      	ldr	r1, [r7, #24]
 8005dd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005de0:	69fb      	ldr	r3, [r7, #28]
 8005de2:	005b      	lsls	r3, r3, #1
 8005de4:	2203      	movs	r2, #3
 8005de6:	fa02 f303 	lsl.w	r3, r2, r3
 8005dea:	43db      	mvns	r3, r3
 8005dec:	69ba      	ldr	r2, [r7, #24]
 8005dee:	4013      	ands	r3, r2
 8005df0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	f003 0203 	and.w	r2, r3, #3
 8005dfa:	69fb      	ldr	r3, [r7, #28]
 8005dfc:	005b      	lsls	r3, r3, #1
 8005dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8005e02:	69ba      	ldr	r2, [r7, #24]
 8005e04:	4313      	orrs	r3, r2
 8005e06:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	69ba      	ldr	r2, [r7, #24]
 8005e0c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	d00b      	beq.n	8005e2e <HAL_GPIO_Init+0xe6>
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	2b02      	cmp	r3, #2
 8005e1c:	d007      	beq.n	8005e2e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005e22:	2b11      	cmp	r3, #17
 8005e24:	d003      	beq.n	8005e2e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	2b12      	cmp	r3, #18
 8005e2c:	d130      	bne.n	8005e90 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005e34:	69fb      	ldr	r3, [r7, #28]
 8005e36:	005b      	lsls	r3, r3, #1
 8005e38:	2203      	movs	r2, #3
 8005e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e3e:	43db      	mvns	r3, r3
 8005e40:	69ba      	ldr	r2, [r7, #24]
 8005e42:	4013      	ands	r3, r2
 8005e44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	68da      	ldr	r2, [r3, #12]
 8005e4a:	69fb      	ldr	r3, [r7, #28]
 8005e4c:	005b      	lsls	r3, r3, #1
 8005e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e52:	69ba      	ldr	r2, [r7, #24]
 8005e54:	4313      	orrs	r3, r2
 8005e56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	69ba      	ldr	r2, [r7, #24]
 8005e5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005e64:	2201      	movs	r2, #1
 8005e66:	69fb      	ldr	r3, [r7, #28]
 8005e68:	fa02 f303 	lsl.w	r3, r2, r3
 8005e6c:	43db      	mvns	r3, r3
 8005e6e:	69ba      	ldr	r2, [r7, #24]
 8005e70:	4013      	ands	r3, r2
 8005e72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	685b      	ldr	r3, [r3, #4]
 8005e78:	091b      	lsrs	r3, r3, #4
 8005e7a:	f003 0201 	and.w	r2, r3, #1
 8005e7e:	69fb      	ldr	r3, [r7, #28]
 8005e80:	fa02 f303 	lsl.w	r3, r2, r3
 8005e84:	69ba      	ldr	r2, [r7, #24]
 8005e86:	4313      	orrs	r3, r2
 8005e88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	69ba      	ldr	r2, [r7, #24]
 8005e8e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005e96:	69fb      	ldr	r3, [r7, #28]
 8005e98:	005b      	lsls	r3, r3, #1
 8005e9a:	2203      	movs	r2, #3
 8005e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea0:	43db      	mvns	r3, r3
 8005ea2:	69ba      	ldr	r2, [r7, #24]
 8005ea4:	4013      	ands	r3, r2
 8005ea6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	689a      	ldr	r2, [r3, #8]
 8005eac:	69fb      	ldr	r3, [r7, #28]
 8005eae:	005b      	lsls	r3, r3, #1
 8005eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb4:	69ba      	ldr	r2, [r7, #24]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	69ba      	ldr	r2, [r7, #24]
 8005ebe:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	f000 80b4 	beq.w	8006036 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ece:	2300      	movs	r3, #0
 8005ed0:	60fb      	str	r3, [r7, #12]
 8005ed2:	4b5f      	ldr	r3, [pc, #380]	; (8006050 <HAL_GPIO_Init+0x308>)
 8005ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ed6:	4a5e      	ldr	r2, [pc, #376]	; (8006050 <HAL_GPIO_Init+0x308>)
 8005ed8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005edc:	6453      	str	r3, [r2, #68]	; 0x44
 8005ede:	4b5c      	ldr	r3, [pc, #368]	; (8006050 <HAL_GPIO_Init+0x308>)
 8005ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ee2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ee6:	60fb      	str	r3, [r7, #12]
 8005ee8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005eea:	4a5a      	ldr	r2, [pc, #360]	; (8006054 <HAL_GPIO_Init+0x30c>)
 8005eec:	69fb      	ldr	r3, [r7, #28]
 8005eee:	089b      	lsrs	r3, r3, #2
 8005ef0:	3302      	adds	r3, #2
 8005ef2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	f003 0303 	and.w	r3, r3, #3
 8005efe:	009b      	lsls	r3, r3, #2
 8005f00:	220f      	movs	r2, #15
 8005f02:	fa02 f303 	lsl.w	r3, r2, r3
 8005f06:	43db      	mvns	r3, r3
 8005f08:	69ba      	ldr	r2, [r7, #24]
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4a51      	ldr	r2, [pc, #324]	; (8006058 <HAL_GPIO_Init+0x310>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d02b      	beq.n	8005f6e <HAL_GPIO_Init+0x226>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4a50      	ldr	r2, [pc, #320]	; (800605c <HAL_GPIO_Init+0x314>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d025      	beq.n	8005f6a <HAL_GPIO_Init+0x222>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a4f      	ldr	r2, [pc, #316]	; (8006060 <HAL_GPIO_Init+0x318>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d01f      	beq.n	8005f66 <HAL_GPIO_Init+0x21e>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a4e      	ldr	r2, [pc, #312]	; (8006064 <HAL_GPIO_Init+0x31c>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d019      	beq.n	8005f62 <HAL_GPIO_Init+0x21a>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a4d      	ldr	r2, [pc, #308]	; (8006068 <HAL_GPIO_Init+0x320>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d013      	beq.n	8005f5e <HAL_GPIO_Init+0x216>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a4c      	ldr	r2, [pc, #304]	; (800606c <HAL_GPIO_Init+0x324>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d00d      	beq.n	8005f5a <HAL_GPIO_Init+0x212>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a4b      	ldr	r2, [pc, #300]	; (8006070 <HAL_GPIO_Init+0x328>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d007      	beq.n	8005f56 <HAL_GPIO_Init+0x20e>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a4a      	ldr	r2, [pc, #296]	; (8006074 <HAL_GPIO_Init+0x32c>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d101      	bne.n	8005f52 <HAL_GPIO_Init+0x20a>
 8005f4e:	2307      	movs	r3, #7
 8005f50:	e00e      	b.n	8005f70 <HAL_GPIO_Init+0x228>
 8005f52:	2308      	movs	r3, #8
 8005f54:	e00c      	b.n	8005f70 <HAL_GPIO_Init+0x228>
 8005f56:	2306      	movs	r3, #6
 8005f58:	e00a      	b.n	8005f70 <HAL_GPIO_Init+0x228>
 8005f5a:	2305      	movs	r3, #5
 8005f5c:	e008      	b.n	8005f70 <HAL_GPIO_Init+0x228>
 8005f5e:	2304      	movs	r3, #4
 8005f60:	e006      	b.n	8005f70 <HAL_GPIO_Init+0x228>
 8005f62:	2303      	movs	r3, #3
 8005f64:	e004      	b.n	8005f70 <HAL_GPIO_Init+0x228>
 8005f66:	2302      	movs	r3, #2
 8005f68:	e002      	b.n	8005f70 <HAL_GPIO_Init+0x228>
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e000      	b.n	8005f70 <HAL_GPIO_Init+0x228>
 8005f6e:	2300      	movs	r3, #0
 8005f70:	69fa      	ldr	r2, [r7, #28]
 8005f72:	f002 0203 	and.w	r2, r2, #3
 8005f76:	0092      	lsls	r2, r2, #2
 8005f78:	4093      	lsls	r3, r2
 8005f7a:	69ba      	ldr	r2, [r7, #24]
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005f80:	4934      	ldr	r1, [pc, #208]	; (8006054 <HAL_GPIO_Init+0x30c>)
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	089b      	lsrs	r3, r3, #2
 8005f86:	3302      	adds	r3, #2
 8005f88:	69ba      	ldr	r2, [r7, #24]
 8005f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005f8e:	4b3a      	ldr	r3, [pc, #232]	; (8006078 <HAL_GPIO_Init+0x330>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	43db      	mvns	r3, r3
 8005f98:	69ba      	ldr	r2, [r7, #24]
 8005f9a:	4013      	ands	r3, r2
 8005f9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d003      	beq.n	8005fb2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005faa:	69ba      	ldr	r2, [r7, #24]
 8005fac:	693b      	ldr	r3, [r7, #16]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005fb2:	4a31      	ldr	r2, [pc, #196]	; (8006078 <HAL_GPIO_Init+0x330>)
 8005fb4:	69bb      	ldr	r3, [r7, #24]
 8005fb6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005fb8:	4b2f      	ldr	r3, [pc, #188]	; (8006078 <HAL_GPIO_Init+0x330>)
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	43db      	mvns	r3, r3
 8005fc2:	69ba      	ldr	r2, [r7, #24]
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d003      	beq.n	8005fdc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005fd4:	69ba      	ldr	r2, [r7, #24]
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005fdc:	4a26      	ldr	r2, [pc, #152]	; (8006078 <HAL_GPIO_Init+0x330>)
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005fe2:	4b25      	ldr	r3, [pc, #148]	; (8006078 <HAL_GPIO_Init+0x330>)
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	43db      	mvns	r3, r3
 8005fec:	69ba      	ldr	r2, [r7, #24]
 8005fee:	4013      	ands	r3, r2
 8005ff0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d003      	beq.n	8006006 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005ffe:	69ba      	ldr	r2, [r7, #24]
 8006000:	693b      	ldr	r3, [r7, #16]
 8006002:	4313      	orrs	r3, r2
 8006004:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006006:	4a1c      	ldr	r2, [pc, #112]	; (8006078 <HAL_GPIO_Init+0x330>)
 8006008:	69bb      	ldr	r3, [r7, #24]
 800600a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800600c:	4b1a      	ldr	r3, [pc, #104]	; (8006078 <HAL_GPIO_Init+0x330>)
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	43db      	mvns	r3, r3
 8006016:	69ba      	ldr	r2, [r7, #24]
 8006018:	4013      	ands	r3, r2
 800601a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006024:	2b00      	cmp	r3, #0
 8006026:	d003      	beq.n	8006030 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006028:	69ba      	ldr	r2, [r7, #24]
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	4313      	orrs	r3, r2
 800602e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006030:	4a11      	ldr	r2, [pc, #68]	; (8006078 <HAL_GPIO_Init+0x330>)
 8006032:	69bb      	ldr	r3, [r7, #24]
 8006034:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	3301      	adds	r3, #1
 800603a:	61fb      	str	r3, [r7, #28]
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	2b0f      	cmp	r3, #15
 8006040:	f67f ae90 	bls.w	8005d64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006044:	bf00      	nop
 8006046:	3724      	adds	r7, #36	; 0x24
 8006048:	46bd      	mov	sp, r7
 800604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604e:	4770      	bx	lr
 8006050:	40023800 	.word	0x40023800
 8006054:	40013800 	.word	0x40013800
 8006058:	40020000 	.word	0x40020000
 800605c:	40020400 	.word	0x40020400
 8006060:	40020800 	.word	0x40020800
 8006064:	40020c00 	.word	0x40020c00
 8006068:	40021000 	.word	0x40021000
 800606c:	40021400 	.word	0x40021400
 8006070:	40021800 	.word	0x40021800
 8006074:	40021c00 	.word	0x40021c00
 8006078:	40013c00 	.word	0x40013c00

0800607c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800607c:	b480      	push	{r7}
 800607e:	b085      	sub	sp, #20
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
 8006084:	460b      	mov	r3, r1
 8006086:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	691a      	ldr	r2, [r3, #16]
 800608c:	887b      	ldrh	r3, [r7, #2]
 800608e:	4013      	ands	r3, r2
 8006090:	2b00      	cmp	r3, #0
 8006092:	d002      	beq.n	800609a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006094:	2301      	movs	r3, #1
 8006096:	73fb      	strb	r3, [r7, #15]
 8006098:	e001      	b.n	800609e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800609a:	2300      	movs	r3, #0
 800609c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800609e:	7bfb      	ldrb	r3, [r7, #15]
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	3714      	adds	r7, #20
 80060a4:	46bd      	mov	sp, r7
 80060a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060aa:	4770      	bx	lr

080060ac <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	460b      	mov	r3, r1
 80060b6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	695a      	ldr	r2, [r3, #20]
 80060bc:	887b      	ldrh	r3, [r7, #2]
 80060be:	401a      	ands	r2, r3
 80060c0:	887b      	ldrh	r3, [r7, #2]
 80060c2:	429a      	cmp	r2, r3
 80060c4:	d104      	bne.n	80060d0 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80060c6:	887b      	ldrh	r3, [r7, #2]
 80060c8:	041a      	lsls	r2, r3, #16
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80060ce:	e002      	b.n	80060d6 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80060d0:	887a      	ldrh	r2, [r7, #2]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	619a      	str	r2, [r3, #24]
}
 80060d6:	bf00      	nop
 80060d8:	370c      	adds	r7, #12
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr
	...

080060e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b082      	sub	sp, #8
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	4603      	mov	r3, r0
 80060ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80060ee:	4b08      	ldr	r3, [pc, #32]	; (8006110 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80060f0:	695a      	ldr	r2, [r3, #20]
 80060f2:	88fb      	ldrh	r3, [r7, #6]
 80060f4:	4013      	ands	r3, r2
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d006      	beq.n	8006108 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80060fa:	4a05      	ldr	r2, [pc, #20]	; (8006110 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80060fc:	88fb      	ldrh	r3, [r7, #6]
 80060fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006100:	88fb      	ldrh	r3, [r7, #6]
 8006102:	4618      	mov	r0, r3
 8006104:	f7fd fa44 	bl	8003590 <HAL_GPIO_EXTI_Callback>
  }
}
 8006108:	bf00      	nop
 800610a:	3708      	adds	r7, #8
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}
 8006110:	40013c00 	.word	0x40013c00

08006114 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b084      	sub	sp, #16
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d101      	bne.n	8006126 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	e10f      	b.n	8006346 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800612c:	b2db      	uxtb	r3, r3
 800612e:	2b00      	cmp	r3, #0
 8006130:	d106      	bne.n	8006140 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f7fd fe9c 	bl	8003e78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2224      	movs	r2, #36	; 0x24
 8006144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f022 0201 	bic.w	r2, r2, #1
 8006156:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006158:	f002 fbf4 	bl	8008944 <HAL_RCC_GetPCLK1Freq>
 800615c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	4a7b      	ldr	r2, [pc, #492]	; (8006350 <HAL_I2C_Init+0x23c>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d807      	bhi.n	8006178 <HAL_I2C_Init+0x64>
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	4a7a      	ldr	r2, [pc, #488]	; (8006354 <HAL_I2C_Init+0x240>)
 800616c:	4293      	cmp	r3, r2
 800616e:	bf94      	ite	ls
 8006170:	2301      	movls	r3, #1
 8006172:	2300      	movhi	r3, #0
 8006174:	b2db      	uxtb	r3, r3
 8006176:	e006      	b.n	8006186 <HAL_I2C_Init+0x72>
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	4a77      	ldr	r2, [pc, #476]	; (8006358 <HAL_I2C_Init+0x244>)
 800617c:	4293      	cmp	r3, r2
 800617e:	bf94      	ite	ls
 8006180:	2301      	movls	r3, #1
 8006182:	2300      	movhi	r3, #0
 8006184:	b2db      	uxtb	r3, r3
 8006186:	2b00      	cmp	r3, #0
 8006188:	d001      	beq.n	800618e <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	e0db      	b.n	8006346 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	4a72      	ldr	r2, [pc, #456]	; (800635c <HAL_I2C_Init+0x248>)
 8006192:	fba2 2303 	umull	r2, r3, r2, r3
 8006196:	0c9b      	lsrs	r3, r3, #18
 8006198:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68ba      	ldr	r2, [r7, #8]
 80061aa:	430a      	orrs	r2, r1
 80061ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	6a1b      	ldr	r3, [r3, #32]
 80061b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	4a64      	ldr	r2, [pc, #400]	; (8006350 <HAL_I2C_Init+0x23c>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d802      	bhi.n	80061c8 <HAL_I2C_Init+0xb4>
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	3301      	adds	r3, #1
 80061c6:	e009      	b.n	80061dc <HAL_I2C_Init+0xc8>
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80061ce:	fb02 f303 	mul.w	r3, r2, r3
 80061d2:	4a63      	ldr	r2, [pc, #396]	; (8006360 <HAL_I2C_Init+0x24c>)
 80061d4:	fba2 2303 	umull	r2, r3, r2, r3
 80061d8:	099b      	lsrs	r3, r3, #6
 80061da:	3301      	adds	r3, #1
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	6812      	ldr	r2, [r2, #0]
 80061e0:	430b      	orrs	r3, r1
 80061e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	69db      	ldr	r3, [r3, #28]
 80061ea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80061ee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	4956      	ldr	r1, [pc, #344]	; (8006350 <HAL_I2C_Init+0x23c>)
 80061f8:	428b      	cmp	r3, r1
 80061fa:	d80d      	bhi.n	8006218 <HAL_I2C_Init+0x104>
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	1e59      	subs	r1, r3, #1
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	005b      	lsls	r3, r3, #1
 8006206:	fbb1 f3f3 	udiv	r3, r1, r3
 800620a:	3301      	adds	r3, #1
 800620c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006210:	2b04      	cmp	r3, #4
 8006212:	bf38      	it	cc
 8006214:	2304      	movcc	r3, #4
 8006216:	e04f      	b.n	80062b8 <HAL_I2C_Init+0x1a4>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d111      	bne.n	8006244 <HAL_I2C_Init+0x130>
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	1e58      	subs	r0, r3, #1
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6859      	ldr	r1, [r3, #4]
 8006228:	460b      	mov	r3, r1
 800622a:	005b      	lsls	r3, r3, #1
 800622c:	440b      	add	r3, r1
 800622e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006232:	3301      	adds	r3, #1
 8006234:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006238:	2b00      	cmp	r3, #0
 800623a:	bf0c      	ite	eq
 800623c:	2301      	moveq	r3, #1
 800623e:	2300      	movne	r3, #0
 8006240:	b2db      	uxtb	r3, r3
 8006242:	e012      	b.n	800626a <HAL_I2C_Init+0x156>
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	1e58      	subs	r0, r3, #1
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6859      	ldr	r1, [r3, #4]
 800624c:	460b      	mov	r3, r1
 800624e:	009b      	lsls	r3, r3, #2
 8006250:	440b      	add	r3, r1
 8006252:	0099      	lsls	r1, r3, #2
 8006254:	440b      	add	r3, r1
 8006256:	fbb0 f3f3 	udiv	r3, r0, r3
 800625a:	3301      	adds	r3, #1
 800625c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006260:	2b00      	cmp	r3, #0
 8006262:	bf0c      	ite	eq
 8006264:	2301      	moveq	r3, #1
 8006266:	2300      	movne	r3, #0
 8006268:	b2db      	uxtb	r3, r3
 800626a:	2b00      	cmp	r3, #0
 800626c:	d001      	beq.n	8006272 <HAL_I2C_Init+0x15e>
 800626e:	2301      	movs	r3, #1
 8006270:	e022      	b.n	80062b8 <HAL_I2C_Init+0x1a4>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d10e      	bne.n	8006298 <HAL_I2C_Init+0x184>
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	1e58      	subs	r0, r3, #1
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6859      	ldr	r1, [r3, #4]
 8006282:	460b      	mov	r3, r1
 8006284:	005b      	lsls	r3, r3, #1
 8006286:	440b      	add	r3, r1
 8006288:	fbb0 f3f3 	udiv	r3, r0, r3
 800628c:	3301      	adds	r3, #1
 800628e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006292:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006296:	e00f      	b.n	80062b8 <HAL_I2C_Init+0x1a4>
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	1e58      	subs	r0, r3, #1
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6859      	ldr	r1, [r3, #4]
 80062a0:	460b      	mov	r3, r1
 80062a2:	009b      	lsls	r3, r3, #2
 80062a4:	440b      	add	r3, r1
 80062a6:	0099      	lsls	r1, r3, #2
 80062a8:	440b      	add	r3, r1
 80062aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80062ae:	3301      	adds	r3, #1
 80062b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062b4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80062b8:	6879      	ldr	r1, [r7, #4]
 80062ba:	6809      	ldr	r1, [r1, #0]
 80062bc:	4313      	orrs	r3, r2
 80062be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	69da      	ldr	r2, [r3, #28]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6a1b      	ldr	r3, [r3, #32]
 80062d2:	431a      	orrs	r2, r3
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	430a      	orrs	r2, r1
 80062da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80062e6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80062ea:	687a      	ldr	r2, [r7, #4]
 80062ec:	6911      	ldr	r1, [r2, #16]
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	68d2      	ldr	r2, [r2, #12]
 80062f2:	4311      	orrs	r1, r2
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	6812      	ldr	r2, [r2, #0]
 80062f8:	430b      	orrs	r3, r1
 80062fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	695a      	ldr	r2, [r3, #20]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	699b      	ldr	r3, [r3, #24]
 800630e:	431a      	orrs	r2, r3
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	430a      	orrs	r2, r1
 8006316:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f042 0201 	orr.w	r2, r2, #1
 8006326:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2200      	movs	r2, #0
 800632c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2220      	movs	r2, #32
 8006332:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2200      	movs	r2, #0
 800633a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	2200      	movs	r2, #0
 8006340:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006344:	2300      	movs	r3, #0
}
 8006346:	4618      	mov	r0, r3
 8006348:	3710      	adds	r7, #16
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	000186a0 	.word	0x000186a0
 8006354:	001e847f 	.word	0x001e847f
 8006358:	003d08ff 	.word	0x003d08ff
 800635c:	431bde83 	.word	0x431bde83
 8006360:	10624dd3 	.word	0x10624dd3

08006364 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b088      	sub	sp, #32
 8006368:	af02      	add	r7, sp, #8
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	607a      	str	r2, [r7, #4]
 800636e:	461a      	mov	r2, r3
 8006370:	460b      	mov	r3, r1
 8006372:	817b      	strh	r3, [r7, #10]
 8006374:	4613      	mov	r3, r2
 8006376:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006378:	f7fe f93e 	bl	80045f8 <HAL_GetTick>
 800637c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006384:	b2db      	uxtb	r3, r3
 8006386:	2b20      	cmp	r3, #32
 8006388:	f040 80e0 	bne.w	800654c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	9300      	str	r3, [sp, #0]
 8006390:	2319      	movs	r3, #25
 8006392:	2201      	movs	r2, #1
 8006394:	4970      	ldr	r1, [pc, #448]	; (8006558 <HAL_I2C_Master_Transmit+0x1f4>)
 8006396:	68f8      	ldr	r0, [r7, #12]
 8006398:	f001 fd0f 	bl	8007dba <I2C_WaitOnFlagUntilTimeout>
 800639c:	4603      	mov	r3, r0
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d001      	beq.n	80063a6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80063a2:	2302      	movs	r3, #2
 80063a4:	e0d3      	b.n	800654e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063ac:	2b01      	cmp	r3, #1
 80063ae:	d101      	bne.n	80063b4 <HAL_I2C_Master_Transmit+0x50>
 80063b0:	2302      	movs	r3, #2
 80063b2:	e0cc      	b.n	800654e <HAL_I2C_Master_Transmit+0x1ea>
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2201      	movs	r2, #1
 80063b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f003 0301 	and.w	r3, r3, #1
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d007      	beq.n	80063da <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f042 0201 	orr.w	r2, r2, #1
 80063d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80063e8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2221      	movs	r2, #33	; 0x21
 80063ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2210      	movs	r2, #16
 80063f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	687a      	ldr	r2, [r7, #4]
 8006404:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	893a      	ldrh	r2, [r7, #8]
 800640a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006410:	b29a      	uxth	r2, r3
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	4a50      	ldr	r2, [pc, #320]	; (800655c <HAL_I2C_Master_Transmit+0x1f8>)
 800641a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800641c:	8979      	ldrh	r1, [r7, #10]
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	6a3a      	ldr	r2, [r7, #32]
 8006422:	68f8      	ldr	r0, [r7, #12]
 8006424:	f001 fbe4 	bl	8007bf0 <I2C_MasterRequestWrite>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d001      	beq.n	8006432 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	e08d      	b.n	800654e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006432:	2300      	movs	r3, #0
 8006434:	613b      	str	r3, [r7, #16]
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	695b      	ldr	r3, [r3, #20]
 800643c:	613b      	str	r3, [r7, #16]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	699b      	ldr	r3, [r3, #24]
 8006444:	613b      	str	r3, [r7, #16]
 8006446:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006448:	e066      	b.n	8006518 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800644a:	697a      	ldr	r2, [r7, #20]
 800644c:	6a39      	ldr	r1, [r7, #32]
 800644e:	68f8      	ldr	r0, [r7, #12]
 8006450:	f001 fd89 	bl	8007f66 <I2C_WaitOnTXEFlagUntilTimeout>
 8006454:	4603      	mov	r3, r0
 8006456:	2b00      	cmp	r3, #0
 8006458:	d00d      	beq.n	8006476 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800645e:	2b04      	cmp	r3, #4
 8006460:	d107      	bne.n	8006472 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681a      	ldr	r2, [r3, #0]
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006470:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006472:	2301      	movs	r3, #1
 8006474:	e06b      	b.n	800654e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800647a:	781a      	ldrb	r2, [r3, #0]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006486:	1c5a      	adds	r2, r3, #1
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006490:	b29b      	uxth	r3, r3
 8006492:	3b01      	subs	r3, #1
 8006494:	b29a      	uxth	r2, r3
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800649e:	3b01      	subs	r3, #1
 80064a0:	b29a      	uxth	r2, r3
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	695b      	ldr	r3, [r3, #20]
 80064ac:	f003 0304 	and.w	r3, r3, #4
 80064b0:	2b04      	cmp	r3, #4
 80064b2:	d11b      	bne.n	80064ec <HAL_I2C_Master_Transmit+0x188>
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d017      	beq.n	80064ec <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064c0:	781a      	ldrb	r2, [r3, #0]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064cc:	1c5a      	adds	r2, r3, #1
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064d6:	b29b      	uxth	r3, r3
 80064d8:	3b01      	subs	r3, #1
 80064da:	b29a      	uxth	r2, r3
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064e4:	3b01      	subs	r3, #1
 80064e6:	b29a      	uxth	r2, r3
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064ec:	697a      	ldr	r2, [r7, #20]
 80064ee:	6a39      	ldr	r1, [r7, #32]
 80064f0:	68f8      	ldr	r0, [r7, #12]
 80064f2:	f001 fd79 	bl	8007fe8 <I2C_WaitOnBTFFlagUntilTimeout>
 80064f6:	4603      	mov	r3, r0
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d00d      	beq.n	8006518 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006500:	2b04      	cmp	r3, #4
 8006502:	d107      	bne.n	8006514 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006512:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006514:	2301      	movs	r3, #1
 8006516:	e01a      	b.n	800654e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800651c:	2b00      	cmp	r3, #0
 800651e:	d194      	bne.n	800644a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	681a      	ldr	r2, [r3, #0]
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800652e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2220      	movs	r2, #32
 8006534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2200      	movs	r2, #0
 800653c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2200      	movs	r2, #0
 8006544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006548:	2300      	movs	r3, #0
 800654a:	e000      	b.n	800654e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800654c:	2302      	movs	r3, #2
  }
}
 800654e:	4618      	mov	r0, r3
 8006550:	3718      	adds	r7, #24
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}
 8006556:	bf00      	nop
 8006558:	00100002 	.word	0x00100002
 800655c:	ffff0000 	.word	0xffff0000

08006560 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b088      	sub	sp, #32
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8006568:	2300      	movs	r3, #0
 800656a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006578:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006580:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006588:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800658a:	7bfb      	ldrb	r3, [r7, #15]
 800658c:	2b10      	cmp	r3, #16
 800658e:	d003      	beq.n	8006598 <HAL_I2C_EV_IRQHandler+0x38>
 8006590:	7bfb      	ldrb	r3, [r7, #15]
 8006592:	2b40      	cmp	r3, #64	; 0x40
 8006594:	f040 80b6 	bne.w	8006704 <HAL_I2C_EV_IRQHandler+0x1a4>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	699b      	ldr	r3, [r3, #24]
 800659e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	695b      	ldr	r3, [r3, #20]
 80065a6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80065a8:	69fb      	ldr	r3, [r7, #28]
 80065aa:	f003 0301 	and.w	r3, r3, #1
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d10d      	bne.n	80065ce <HAL_I2C_EV_IRQHandler+0x6e>
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80065b8:	d003      	beq.n	80065c2 <HAL_I2C_EV_IRQHandler+0x62>
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80065c0:	d101      	bne.n	80065c6 <HAL_I2C_EV_IRQHandler+0x66>
 80065c2:	2301      	movs	r3, #1
 80065c4:	e000      	b.n	80065c8 <HAL_I2C_EV_IRQHandler+0x68>
 80065c6:	2300      	movs	r3, #0
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	f000 8127 	beq.w	800681c <HAL_I2C_EV_IRQHandler+0x2bc>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80065ce:	69fb      	ldr	r3, [r7, #28]
 80065d0:	f003 0301 	and.w	r3, r3, #1
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d00c      	beq.n	80065f2 <HAL_I2C_EV_IRQHandler+0x92>
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	0a5b      	lsrs	r3, r3, #9
 80065dc:	f003 0301 	and.w	r3, r3, #1
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d006      	beq.n	80065f2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80065e4:	6878      	ldr	r0, [r7, #4]
 80065e6:	f001 fd6f 	bl	80080c8 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f000 fd05 	bl	8006ffa <I2C_Master_SB>
 80065f0:	e087      	b.n	8006702 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80065f2:	69fb      	ldr	r3, [r7, #28]
 80065f4:	08db      	lsrs	r3, r3, #3
 80065f6:	f003 0301 	and.w	r3, r3, #1
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d009      	beq.n	8006612 <HAL_I2C_EV_IRQHandler+0xb2>
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	0a5b      	lsrs	r3, r3, #9
 8006602:	f003 0301 	and.w	r3, r3, #1
 8006606:	2b00      	cmp	r3, #0
 8006608:	d003      	beq.n	8006612 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800660a:	6878      	ldr	r0, [r7, #4]
 800660c:	f000 fd7b 	bl	8007106 <I2C_Master_ADD10>
 8006610:	e077      	b.n	8006702 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006612:	69fb      	ldr	r3, [r7, #28]
 8006614:	085b      	lsrs	r3, r3, #1
 8006616:	f003 0301 	and.w	r3, r3, #1
 800661a:	2b00      	cmp	r3, #0
 800661c:	d009      	beq.n	8006632 <HAL_I2C_EV_IRQHandler+0xd2>
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	0a5b      	lsrs	r3, r3, #9
 8006622:	f003 0301 	and.w	r3, r3, #1
 8006626:	2b00      	cmp	r3, #0
 8006628:	d003      	beq.n	8006632 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800662a:	6878      	ldr	r0, [r7, #4]
 800662c:	f000 fd95 	bl	800715a <I2C_Master_ADDR>
 8006630:	e067      	b.n	8006702 <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8006632:	69bb      	ldr	r3, [r7, #24]
 8006634:	089b      	lsrs	r3, r3, #2
 8006636:	f003 0301 	and.w	r3, r3, #1
 800663a:	2b00      	cmp	r3, #0
 800663c:	d030      	beq.n	80066a0 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006648:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800664c:	f000 80e8 	beq.w	8006820 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006650:	69fb      	ldr	r3, [r7, #28]
 8006652:	09db      	lsrs	r3, r3, #7
 8006654:	f003 0301 	and.w	r3, r3, #1
 8006658:	2b00      	cmp	r3, #0
 800665a:	d00f      	beq.n	800667c <HAL_I2C_EV_IRQHandler+0x11c>
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	0a9b      	lsrs	r3, r3, #10
 8006660:	f003 0301 	and.w	r3, r3, #1
 8006664:	2b00      	cmp	r3, #0
 8006666:	d009      	beq.n	800667c <HAL_I2C_EV_IRQHandler+0x11c>
 8006668:	69fb      	ldr	r3, [r7, #28]
 800666a:	089b      	lsrs	r3, r3, #2
 800666c:	f003 0301 	and.w	r3, r3, #1
 8006670:	2b00      	cmp	r3, #0
 8006672:	d103      	bne.n	800667c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	f000 f9e6 	bl	8006a46 <I2C_MasterTransmit_TXE>
 800667a:	e042      	b.n	8006702 <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	089b      	lsrs	r3, r3, #2
 8006680:	f003 0301 	and.w	r3, r3, #1
 8006684:	2b00      	cmp	r3, #0
 8006686:	f000 80cb 	beq.w	8006820 <HAL_I2C_EV_IRQHandler+0x2c0>
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	0a5b      	lsrs	r3, r3, #9
 800668e:	f003 0301 	and.w	r3, r3, #1
 8006692:	2b00      	cmp	r3, #0
 8006694:	f000 80c4 	beq.w	8006820 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterTransmit_BTF(hi2c);
 8006698:	6878      	ldr	r0, [r7, #4]
 800669a:	f000 facc 	bl	8006c36 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800669e:	e0bf      	b.n	8006820 <HAL_I2C_EV_IRQHandler+0x2c0>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	685b      	ldr	r3, [r3, #4]
 80066a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066ae:	f000 80b7 	beq.w	8006820 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80066b2:	69fb      	ldr	r3, [r7, #28]
 80066b4:	099b      	lsrs	r3, r3, #6
 80066b6:	f003 0301 	and.w	r3, r3, #1
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d00f      	beq.n	80066de <HAL_I2C_EV_IRQHandler+0x17e>
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	0a9b      	lsrs	r3, r3, #10
 80066c2:	f003 0301 	and.w	r3, r3, #1
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d009      	beq.n	80066de <HAL_I2C_EV_IRQHandler+0x17e>
 80066ca:	69fb      	ldr	r3, [r7, #28]
 80066cc:	089b      	lsrs	r3, r3, #2
 80066ce:	f003 0301 	and.w	r3, r3, #1
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d103      	bne.n	80066de <HAL_I2C_EV_IRQHandler+0x17e>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f000 fb23 	bl	8006d22 <I2C_MasterReceive_RXNE>
 80066dc:	e011      	b.n	8006702 <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80066de:	69fb      	ldr	r3, [r7, #28]
 80066e0:	089b      	lsrs	r3, r3, #2
 80066e2:	f003 0301 	and.w	r3, r3, #1
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	f000 809a 	beq.w	8006820 <HAL_I2C_EV_IRQHandler+0x2c0>
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	0a5b      	lsrs	r3, r3, #9
 80066f0:	f003 0301 	and.w	r3, r3, #1
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	f000 8093 	beq.w	8006820 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterReceive_BTF(hi2c);
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f000 fb93 	bl	8006e26 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006700:	e08e      	b.n	8006820 <HAL_I2C_EV_IRQHandler+0x2c0>
 8006702:	e08d      	b.n	8006820 <HAL_I2C_EV_IRQHandler+0x2c0>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006708:	2b00      	cmp	r3, #0
 800670a:	d004      	beq.n	8006716 <HAL_I2C_EV_IRQHandler+0x1b6>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	695b      	ldr	r3, [r3, #20]
 8006712:	61fb      	str	r3, [r7, #28]
 8006714:	e007      	b.n	8006726 <HAL_I2C_EV_IRQHandler+0x1c6>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	699b      	ldr	r3, [r3, #24]
 800671c:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	695b      	ldr	r3, [r3, #20]
 8006724:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006726:	69fb      	ldr	r3, [r7, #28]
 8006728:	085b      	lsrs	r3, r3, #1
 800672a:	f003 0301 	and.w	r3, r3, #1
 800672e:	2b00      	cmp	r3, #0
 8006730:	d012      	beq.n	8006758 <HAL_I2C_EV_IRQHandler+0x1f8>
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	0a5b      	lsrs	r3, r3, #9
 8006736:	f003 0301 	and.w	r3, r3, #1
 800673a:	2b00      	cmp	r3, #0
 800673c:	d00c      	beq.n	8006758 <HAL_I2C_EV_IRQHandler+0x1f8>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006742:	2b00      	cmp	r3, #0
 8006744:	d003      	beq.n	800674e <HAL_I2C_EV_IRQHandler+0x1ee>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	699b      	ldr	r3, [r3, #24]
 800674c:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800674e:	69b9      	ldr	r1, [r7, #24]
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f000 ff51 	bl	80075f8 <I2C_Slave_ADDR>
 8006756:	e066      	b.n	8006826 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006758:	69fb      	ldr	r3, [r7, #28]
 800675a:	091b      	lsrs	r3, r3, #4
 800675c:	f003 0301 	and.w	r3, r3, #1
 8006760:	2b00      	cmp	r3, #0
 8006762:	d009      	beq.n	8006778 <HAL_I2C_EV_IRQHandler+0x218>
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	0a5b      	lsrs	r3, r3, #9
 8006768:	f003 0301 	and.w	r3, r3, #1
 800676c:	2b00      	cmp	r3, #0
 800676e:	d003      	beq.n	8006778 <HAL_I2C_EV_IRQHandler+0x218>
    {
      I2C_Slave_STOPF(hi2c);
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f000 ff85 	bl	8007680 <I2C_Slave_STOPF>
 8006776:	e056      	b.n	8006826 <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006778:	7bbb      	ldrb	r3, [r7, #14]
 800677a:	2b21      	cmp	r3, #33	; 0x21
 800677c:	d002      	beq.n	8006784 <HAL_I2C_EV_IRQHandler+0x224>
 800677e:	7bbb      	ldrb	r3, [r7, #14]
 8006780:	2b29      	cmp	r3, #41	; 0x29
 8006782:	d125      	bne.n	80067d0 <HAL_I2C_EV_IRQHandler+0x270>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006784:	69fb      	ldr	r3, [r7, #28]
 8006786:	09db      	lsrs	r3, r3, #7
 8006788:	f003 0301 	and.w	r3, r3, #1
 800678c:	2b00      	cmp	r3, #0
 800678e:	d00f      	beq.n	80067b0 <HAL_I2C_EV_IRQHandler+0x250>
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	0a9b      	lsrs	r3, r3, #10
 8006794:	f003 0301 	and.w	r3, r3, #1
 8006798:	2b00      	cmp	r3, #0
 800679a:	d009      	beq.n	80067b0 <HAL_I2C_EV_IRQHandler+0x250>
 800679c:	69fb      	ldr	r3, [r7, #28]
 800679e:	089b      	lsrs	r3, r3, #2
 80067a0:	f003 0301 	and.w	r3, r3, #1
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d103      	bne.n	80067b0 <HAL_I2C_EV_IRQHandler+0x250>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80067a8:	6878      	ldr	r0, [r7, #4]
 80067aa:	f000 fe67 	bl	800747c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80067ae:	e039      	b.n	8006824 <HAL_I2C_EV_IRQHandler+0x2c4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067b0:	69fb      	ldr	r3, [r7, #28]
 80067b2:	089b      	lsrs	r3, r3, #2
 80067b4:	f003 0301 	and.w	r3, r3, #1
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d033      	beq.n	8006824 <HAL_I2C_EV_IRQHandler+0x2c4>
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	0a5b      	lsrs	r3, r3, #9
 80067c0:	f003 0301 	and.w	r3, r3, #1
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d02d      	beq.n	8006824 <HAL_I2C_EV_IRQHandler+0x2c4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f000 fe94 	bl	80074f6 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80067ce:	e029      	b.n	8006824 <HAL_I2C_EV_IRQHandler+0x2c4>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80067d0:	69fb      	ldr	r3, [r7, #28]
 80067d2:	099b      	lsrs	r3, r3, #6
 80067d4:	f003 0301 	and.w	r3, r3, #1
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d00f      	beq.n	80067fc <HAL_I2C_EV_IRQHandler+0x29c>
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	0a9b      	lsrs	r3, r3, #10
 80067e0:	f003 0301 	and.w	r3, r3, #1
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d009      	beq.n	80067fc <HAL_I2C_EV_IRQHandler+0x29c>
 80067e8:	69fb      	ldr	r3, [r7, #28]
 80067ea:	089b      	lsrs	r3, r3, #2
 80067ec:	f003 0301 	and.w	r3, r3, #1
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d103      	bne.n	80067fc <HAL_I2C_EV_IRQHandler+0x29c>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80067f4:	6878      	ldr	r0, [r7, #4]
 80067f6:	f000 fe9f 	bl	8007538 <I2C_SlaveReceive_RXNE>
 80067fa:	e014      	b.n	8006826 <HAL_I2C_EV_IRQHandler+0x2c6>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067fc:	69fb      	ldr	r3, [r7, #28]
 80067fe:	089b      	lsrs	r3, r3, #2
 8006800:	f003 0301 	and.w	r3, r3, #1
 8006804:	2b00      	cmp	r3, #0
 8006806:	d00e      	beq.n	8006826 <HAL_I2C_EV_IRQHandler+0x2c6>
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	0a5b      	lsrs	r3, r3, #9
 800680c:	f003 0301 	and.w	r3, r3, #1
 8006810:	2b00      	cmp	r3, #0
 8006812:	d008      	beq.n	8006826 <HAL_I2C_EV_IRQHandler+0x2c6>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8006814:	6878      	ldr	r0, [r7, #4]
 8006816:	f000 fecd 	bl	80075b4 <I2C_SlaveReceive_BTF>
 800681a:	e004      	b.n	8006826 <HAL_I2C_EV_IRQHandler+0x2c6>
      return;
 800681c:	bf00      	nop
 800681e:	e002      	b.n	8006826 <HAL_I2C_EV_IRQHandler+0x2c6>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006820:	bf00      	nop
 8006822:	e000      	b.n	8006826 <HAL_I2C_EV_IRQHandler+0x2c6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006824:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006826:	3720      	adds	r7, #32
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b08a      	sub	sp, #40	; 0x28
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	695b      	ldr	r3, [r3, #20]
 800683a:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8006844:	2300      	movs	r3, #0
 8006846:	627b      	str	r3, [r7, #36]	; 0x24

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006848:	6a3b      	ldr	r3, [r7, #32]
 800684a:	0a1b      	lsrs	r3, r3, #8
 800684c:	f003 0301 	and.w	r3, r3, #1
 8006850:	2b00      	cmp	r3, #0
 8006852:	d00e      	beq.n	8006872 <HAL_I2C_ER_IRQHandler+0x46>
 8006854:	69fb      	ldr	r3, [r7, #28]
 8006856:	0a1b      	lsrs	r3, r3, #8
 8006858:	f003 0301 	and.w	r3, r3, #1
 800685c:	2b00      	cmp	r3, #0
 800685e:	d008      	beq.n	8006872 <HAL_I2C_ER_IRQHandler+0x46>
  {
    error |= HAL_I2C_ERROR_BERR;
 8006860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006862:	f043 0301 	orr.w	r3, r3, #1
 8006866:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006870:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006872:	6a3b      	ldr	r3, [r7, #32]
 8006874:	0a5b      	lsrs	r3, r3, #9
 8006876:	f003 0301 	and.w	r3, r3, #1
 800687a:	2b00      	cmp	r3, #0
 800687c:	d00e      	beq.n	800689c <HAL_I2C_ER_IRQHandler+0x70>
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	0a1b      	lsrs	r3, r3, #8
 8006882:	f003 0301 	and.w	r3, r3, #1
 8006886:	2b00      	cmp	r3, #0
 8006888:	d008      	beq.n	800689c <HAL_I2C_ER_IRQHandler+0x70>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800688a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800688c:	f043 0302 	orr.w	r3, r3, #2
 8006890:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800689a:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800689c:	6a3b      	ldr	r3, [r7, #32]
 800689e:	0a9b      	lsrs	r3, r3, #10
 80068a0:	f003 0301 	and.w	r3, r3, #1
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d041      	beq.n	800692c <HAL_I2C_ER_IRQHandler+0x100>
 80068a8:	69fb      	ldr	r3, [r7, #28]
 80068aa:	0a1b      	lsrs	r3, r3, #8
 80068ac:	f003 0301 	and.w	r3, r3, #1
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d03b      	beq.n	800692c <HAL_I2C_ER_IRQHandler+0x100>
  {
    tmp1 = hi2c->Mode;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80068ba:	76fb      	strb	r3, [r7, #27]
    tmp2 = hi2c->XferCount;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068ca:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068d0:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80068d2:	7efb      	ldrb	r3, [r7, #27]
 80068d4:	2b20      	cmp	r3, #32
 80068d6:	d112      	bne.n	80068fe <HAL_I2C_ER_IRQHandler+0xd2>
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d10f      	bne.n	80068fe <HAL_I2C_ER_IRQHandler+0xd2>
 80068de:	7cfb      	ldrb	r3, [r7, #19]
 80068e0:	2b21      	cmp	r3, #33	; 0x21
 80068e2:	d008      	beq.n	80068f6 <HAL_I2C_ER_IRQHandler+0xca>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80068e4:	7cfb      	ldrb	r3, [r7, #19]
 80068e6:	2b29      	cmp	r3, #41	; 0x29
 80068e8:	d005      	beq.n	80068f6 <HAL_I2C_ER_IRQHandler+0xca>
 80068ea:	7cfb      	ldrb	r3, [r7, #19]
 80068ec:	2b28      	cmp	r3, #40	; 0x28
 80068ee:	d106      	bne.n	80068fe <HAL_I2C_ER_IRQHandler+0xd2>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2b21      	cmp	r3, #33	; 0x21
 80068f4:	d103      	bne.n	80068fe <HAL_I2C_ER_IRQHandler+0xd2>
    {
      I2C_Slave_AF(hi2c);
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 fff2 	bl	80078e0 <I2C_Slave_AF>
 80068fc:	e016      	b.n	800692c <HAL_I2C_ER_IRQHandler+0x100>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006906:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800690a:	f043 0304 	orr.w	r3, r3, #4
 800690e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if (hi2c->Mode == HAL_I2C_MODE_MASTER)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006916:	b2db      	uxtb	r3, r3
 8006918:	2b10      	cmp	r3, #16
 800691a:	d107      	bne.n	800692c <HAL_I2C_ER_IRQHandler+0x100>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800692a:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800692c:	6a3b      	ldr	r3, [r7, #32]
 800692e:	0adb      	lsrs	r3, r3, #11
 8006930:	f003 0301 	and.w	r3, r3, #1
 8006934:	2b00      	cmp	r3, #0
 8006936:	d00e      	beq.n	8006956 <HAL_I2C_ER_IRQHandler+0x12a>
 8006938:	69fb      	ldr	r3, [r7, #28]
 800693a:	0a1b      	lsrs	r3, r3, #8
 800693c:	f003 0301 	and.w	r3, r3, #1
 8006940:	2b00      	cmp	r3, #0
 8006942:	d008      	beq.n	8006956 <HAL_I2C_ER_IRQHandler+0x12a>
  {
    error |= HAL_I2C_ERROR_OVR;
 8006944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006946:	f043 0308 	orr.w	r3, r3, #8
 800694a:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8006954:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006958:	2b00      	cmp	r3, #0
 800695a:	d008      	beq.n	800696e <HAL_I2C_ER_IRQHandler+0x142>
  {
    hi2c->ErrorCode |= error;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006962:	431a      	orrs	r2, r3
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f001 f829 	bl	80079c0 <I2C_ITError>
  }
}
 800696e:	bf00      	nop
 8006970:	3728      	adds	r7, #40	; 0x28
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}

08006976 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006976:	b480      	push	{r7}
 8006978:	b083      	sub	sp, #12
 800697a:	af00      	add	r7, sp, #0
 800697c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800697e:	bf00      	nop
 8006980:	370c      	adds	r7, #12
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr

0800698a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800698a:	b480      	push	{r7}
 800698c:	b083      	sub	sp, #12
 800698e:	af00      	add	r7, sp, #0
 8006990:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006992:	bf00      	nop
 8006994:	370c      	adds	r7, #12
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr

0800699e <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800699e:	b480      	push	{r7}
 80069a0:	b083      	sub	sp, #12
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80069a6:	bf00      	nop
 80069a8:	370c      	adds	r7, #12
 80069aa:	46bd      	mov	sp, r7
 80069ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b0:	4770      	bx	lr

080069b2 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80069b2:	b480      	push	{r7}
 80069b4:	b083      	sub	sp, #12
 80069b6:	af00      	add	r7, sp, #0
 80069b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80069ba:	bf00      	nop
 80069bc:	370c      	adds	r7, #12
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr

080069c6 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80069c6:	b480      	push	{r7}
 80069c8:	b083      	sub	sp, #12
 80069ca:	af00      	add	r7, sp, #0
 80069cc:	6078      	str	r0, [r7, #4]
 80069ce:	460b      	mov	r3, r1
 80069d0:	70fb      	strb	r3, [r7, #3]
 80069d2:	4613      	mov	r3, r2
 80069d4:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80069d6:	bf00      	nop
 80069d8:	370c      	adds	r7, #12
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr

080069e2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80069e2:	b480      	push	{r7}
 80069e4:	b083      	sub	sp, #12
 80069e6:	af00      	add	r7, sp, #0
 80069e8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80069ea:	bf00      	nop
 80069ec:	370c      	adds	r7, #12
 80069ee:	46bd      	mov	sp, r7
 80069f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f4:	4770      	bx	lr

080069f6 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80069f6:	b480      	push	{r7}
 80069f8:	b083      	sub	sp, #12
 80069fa:	af00      	add	r7, sp, #0
 80069fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80069fe:	bf00      	nop
 8006a00:	370c      	adds	r7, #12
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr

08006a0a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006a0a:	b480      	push	{r7}
 8006a0c:	b083      	sub	sp, #12
 8006a0e:	af00      	add	r7, sp, #0
 8006a10:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006a12:	bf00      	nop
 8006a14:	370c      	adds	r7, #12
 8006a16:	46bd      	mov	sp, r7
 8006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1c:	4770      	bx	lr

08006a1e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006a1e:	b480      	push	{r7}
 8006a20:	b083      	sub	sp, #12
 8006a22:	af00      	add	r7, sp, #0
 8006a24:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006a26:	bf00      	nop
 8006a28:	370c      	adds	r7, #12
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr

08006a32 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006a32:	b480      	push	{r7}
 8006a34:	b083      	sub	sp, #12
 8006a36:	af00      	add	r7, sp, #0
 8006a38:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006a3a:	bf00      	nop
 8006a3c:	370c      	adds	r7, #12
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr

08006a46 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006a46:	b580      	push	{r7, lr}
 8006a48:	b084      	sub	sp, #16
 8006a4a:	af00      	add	r7, sp, #0
 8006a4c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a54:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a5c:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a62:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d150      	bne.n	8006b0e <I2C_MasterTransmit_TXE+0xc8>
 8006a6c:	7bfb      	ldrb	r3, [r7, #15]
 8006a6e:	2b21      	cmp	r3, #33	; 0x21
 8006a70:	d14d      	bne.n	8006b0e <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	2b08      	cmp	r3, #8
 8006a76:	d01d      	beq.n	8006ab4 <I2C_MasterTransmit_TXE+0x6e>
 8006a78:	68bb      	ldr	r3, [r7, #8]
 8006a7a:	2b20      	cmp	r3, #32
 8006a7c:	d01a      	beq.n	8006ab4 <I2C_MasterTransmit_TXE+0x6e>
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006a84:	d016      	beq.n	8006ab4 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	685a      	ldr	r2, [r3, #4]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006a94:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2211      	movs	r2, #17
 8006a9a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2220      	movs	r2, #32
 8006aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f7ff ff62 	bl	8006976 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006ab2:	e0bc      	b.n	8006c2e <I2C_MasterTransmit_TXE+0x1e8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	685a      	ldr	r2, [r3, #4]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006ac2:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	681a      	ldr	r2, [r3, #0]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ad2:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2220      	movs	r2, #32
 8006ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ae8:	b2db      	uxtb	r3, r3
 8006aea:	2b40      	cmp	r3, #64	; 0x40
 8006aec:	d107      	bne.n	8006afe <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f7ff ff7d 	bl	80069f6 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006afc:	e097      	b.n	8006c2e <I2C_MasterTransmit_TXE+0x1e8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f7ff ff35 	bl	8006976 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006b0c:	e08f      	b.n	8006c2e <I2C_MasterTransmit_TXE+0x1e8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006b0e:	7bfb      	ldrb	r3, [r7, #15]
 8006b10:	2b21      	cmp	r3, #33	; 0x21
 8006b12:	d007      	beq.n	8006b24 <I2C_MasterTransmit_TXE+0xde>
 8006b14:	7bbb      	ldrb	r3, [r7, #14]
 8006b16:	2b40      	cmp	r3, #64	; 0x40
 8006b18:	f040 8089 	bne.w	8006c2e <I2C_MasterTransmit_TXE+0x1e8>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006b1c:	7bfb      	ldrb	r3, [r7, #15]
 8006b1e:	2b22      	cmp	r3, #34	; 0x22
 8006b20:	f040 8085 	bne.w	8006c2e <I2C_MasterTransmit_TXE+0x1e8>
  {
    if (hi2c->XferCount == 0U)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b28:	b29b      	uxth	r3, r3
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d108      	bne.n	8006b40 <I2C_MasterTransmit_TXE+0xfa>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	685a      	ldr	r2, [r3, #4]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b3c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006b3e:	e076      	b.n	8006c2e <I2C_MasterTransmit_TXE+0x1e8>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b46:	b2db      	uxtb	r3, r3
 8006b48:	2b40      	cmp	r3, #64	; 0x40
 8006b4a:	d15d      	bne.n	8006c08 <I2C_MasterTransmit_TXE+0x1c2>
        if (hi2c->EventCount == 0U)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d11d      	bne.n	8006b90 <I2C_MasterTransmit_TXE+0x14a>
          if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d10b      	bne.n	8006b74 <I2C_MasterTransmit_TXE+0x12e>
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b60:	b2da      	uxtb	r2, r3
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2U;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b6c:	1c9a      	adds	r2, r3, #2
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006b72:	e05c      	b.n	8006c2e <I2C_MasterTransmit_TXE+0x1e8>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	121b      	asrs	r3, r3, #8
 8006b7c:	b2da      	uxtb	r2, r3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	611a      	str	r2, [r3, #16]
            hi2c->EventCount++;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b88:	1c5a      	adds	r2, r3, #1
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006b8e:	e04e      	b.n	8006c2e <I2C_MasterTransmit_TXE+0x1e8>
        else if (hi2c->EventCount == 1U)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b94:	2b01      	cmp	r3, #1
 8006b96:	d10b      	bne.n	8006bb0 <I2C_MasterTransmit_TXE+0x16a>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b9c:	b2da      	uxtb	r2, r3
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	611a      	str	r2, [r3, #16]
          hi2c->EventCount++;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ba8:	1c5a      	adds	r2, r3, #1
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006bae:	e03e      	b.n	8006c2e <I2C_MasterTransmit_TXE+0x1e8>
        else if (hi2c->EventCount == 2U)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bb4:	2b02      	cmp	r3, #2
 8006bb6:	d13a      	bne.n	8006c2e <I2C_MasterTransmit_TXE+0x1e8>
          if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bbe:	b2db      	uxtb	r3, r3
 8006bc0:	2b22      	cmp	r3, #34	; 0x22
 8006bc2:	d108      	bne.n	8006bd6 <I2C_MasterTransmit_TXE+0x190>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006bd2:	601a      	str	r2, [r3, #0]
}
 8006bd4:	e02b      	b.n	8006c2e <I2C_MasterTransmit_TXE+0x1e8>
          else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	2b21      	cmp	r3, #33	; 0x21
 8006be0:	d125      	bne.n	8006c2e <I2C_MasterTransmit_TXE+0x1e8>
            hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be6:	781a      	ldrb	r2, [r3, #0]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	611a      	str	r2, [r3, #16]
            hi2c->pBuffPtr++;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf2:	1c5a      	adds	r2, r3, #1
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	625a      	str	r2, [r3, #36]	; 0x24
            hi2c->XferCount--;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bfc:	b29b      	uxth	r3, r3
 8006bfe:	3b01      	subs	r3, #1
 8006c00:	b29a      	uxth	r2, r3
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006c06:	e012      	b.n	8006c2e <I2C_MasterTransmit_TXE+0x1e8>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c0c:	781a      	ldrb	r2, [r3, #0]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c18:	1c5a      	adds	r2, r3, #1
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	3b01      	subs	r3, #1
 8006c26:	b29a      	uxth	r2, r3
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006c2c:	e7ff      	b.n	8006c2e <I2C_MasterTransmit_TXE+0x1e8>
 8006c2e:	bf00      	nop
 8006c30:	3710      	adds	r7, #16
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}

08006c36 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006c36:	b580      	push	{r7, lr}
 8006c38:	b084      	sub	sp, #16
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c42:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c4a:	b2db      	uxtb	r3, r3
 8006c4c:	2b21      	cmp	r3, #33	; 0x21
 8006c4e:	d164      	bne.n	8006d1a <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c54:	b29b      	uxth	r3, r3
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d012      	beq.n	8006c80 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5e:	781a      	ldrb	r2, [r3, #0]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c6a:	1c5a      	adds	r2, r3, #1
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	3b01      	subs	r3, #1
 8006c78:	b29a      	uxth	r2, r3
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	855a      	strh	r2, [r3, #42]	; 0x2a
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
        }
      }
    }
  }
}
 8006c7e:	e04c      	b.n	8006d1a <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	2b08      	cmp	r3, #8
 8006c84:	d01d      	beq.n	8006cc2 <I2C_MasterTransmit_BTF+0x8c>
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	2b20      	cmp	r3, #32
 8006c8a:	d01a      	beq.n	8006cc2 <I2C_MasterTransmit_BTF+0x8c>
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006c92:	d016      	beq.n	8006cc2 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	685a      	ldr	r2, [r3, #4]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006ca2:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2211      	movs	r2, #17
 8006ca8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2220      	movs	r2, #32
 8006cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f7ff fe5b 	bl	8006976 <HAL_I2C_MasterTxCpltCallback>
}
 8006cc0:	e02b      	b.n	8006d1a <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	685a      	ldr	r2, [r3, #4]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006cd0:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ce0:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2220      	movs	r2, #32
 8006cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	2b40      	cmp	r3, #64	; 0x40
 8006cfa:	d107      	bne.n	8006d0c <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f7ff fe76 	bl	80069f6 <HAL_I2C_MemTxCpltCallback>
}
 8006d0a:	e006      	b.n	8006d1a <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	f7ff fe2e 	bl	8006976 <HAL_I2C_MasterTxCpltCallback>
}
 8006d1a:	bf00      	nop
 8006d1c:	3710      	adds	r7, #16
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}

08006d22 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006d22:	b580      	push	{r7, lr}
 8006d24:	b084      	sub	sp, #16
 8006d26:	af00      	add	r7, sp, #0
 8006d28:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	2b22      	cmp	r3, #34	; 0x22
 8006d34:	d173      	bne.n	8006e1e <I2C_MasterReceive_RXNE+0xfc>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2b03      	cmp	r3, #3
 8006d42:	d920      	bls.n	8006d86 <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	691a      	ldr	r2, [r3, #16]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d4e:	b2d2      	uxtb	r2, r2
 8006d50:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d56:	1c5a      	adds	r2, r3, #1
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	3b01      	subs	r3, #1
 8006d64:	b29a      	uxth	r2, r3
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d6e:	b29b      	uxth	r3, r3
 8006d70:	2b03      	cmp	r3, #3
 8006d72:	d154      	bne.n	8006e1e <I2C_MasterReceive_RXNE+0xfc>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	685a      	ldr	r2, [r3, #4]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d82:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8006d84:	e04b      	b.n	8006e1e <I2C_MasterReceive_RXNE+0xfc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d8a:	2b02      	cmp	r3, #2
 8006d8c:	d047      	beq.n	8006e1e <I2C_MasterReceive_RXNE+0xfc>
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d002      	beq.n	8006d9a <I2C_MasterReceive_RXNE+0x78>
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d141      	bne.n	8006e1e <I2C_MasterReceive_RXNE+0xfc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	681a      	ldr	r2, [r3, #0]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006da8:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	685a      	ldr	r2, [r3, #4]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006db8:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	691a      	ldr	r2, [r3, #16]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc4:	b2d2      	uxtb	r2, r2
 8006dc6:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dcc:	1c5a      	adds	r2, r3, #1
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	3b01      	subs	r3, #1
 8006dda:	b29a      	uxth	r2, r3
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2220      	movs	r2, #32
 8006de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006dee:	b2db      	uxtb	r3, r3
 8006df0:	2b40      	cmp	r3, #64	; 0x40
 8006df2:	d10a      	bne.n	8006e0a <I2C_MasterReceive_RXNE+0xe8>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2200      	movs	r2, #0
 8006df8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f7ff fe01 	bl	8006a0a <HAL_I2C_MemRxCpltCallback>
}
 8006e08:	e009      	b.n	8006e1e <I2C_MasterReceive_RXNE+0xfc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2212      	movs	r2, #18
 8006e16:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f7ff fdb6 	bl	800698a <HAL_I2C_MasterRxCpltCallback>
}
 8006e1e:	bf00      	nop
 8006e20:	3710      	adds	r7, #16
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}

08006e26 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006e26:	b580      	push	{r7, lr}
 8006e28:	b084      	sub	sp, #16
 8006e2a:	af00      	add	r7, sp, #0
 8006e2c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e32:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e38:	b29b      	uxth	r3, r3
 8006e3a:	2b04      	cmp	r3, #4
 8006e3c:	d11b      	bne.n	8006e76 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	685a      	ldr	r2, [r3, #4]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e4c:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	691a      	ldr	r2, [r3, #16]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e58:	b2d2      	uxtb	r2, r2
 8006e5a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e60:	1c5a      	adds	r2, r3, #1
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	3b01      	subs	r3, #1
 8006e6e:	b29a      	uxth	r2, r3
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006e74:	e0bd      	b.n	8006ff2 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e7a:	b29b      	uxth	r3, r3
 8006e7c:	2b03      	cmp	r3, #3
 8006e7e:	d129      	bne.n	8006ed4 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	685a      	ldr	r2, [r3, #4]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e8e:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2b04      	cmp	r3, #4
 8006e94:	d00a      	beq.n	8006eac <I2C_MasterReceive_BTF+0x86>
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2b02      	cmp	r3, #2
 8006e9a:	d007      	beq.n	8006eac <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006eaa:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	691a      	ldr	r2, [r3, #16]
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb6:	b2d2      	uxtb	r2, r2
 8006eb8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ebe:	1c5a      	adds	r2, r3, #1
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	3b01      	subs	r3, #1
 8006ecc:	b29a      	uxth	r2, r3
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006ed2:	e08e      	b.n	8006ff2 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	2b02      	cmp	r3, #2
 8006edc:	d176      	bne.n	8006fcc <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	d002      	beq.n	8006eea <I2C_MasterReceive_BTF+0xc4>
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2b10      	cmp	r3, #16
 8006ee8:	d108      	bne.n	8006efc <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ef8:	601a      	str	r2, [r3, #0]
 8006efa:	e019      	b.n	8006f30 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2b04      	cmp	r3, #4
 8006f00:	d002      	beq.n	8006f08 <I2C_MasterReceive_BTF+0xe2>
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	2b02      	cmp	r3, #2
 8006f06:	d108      	bne.n	8006f1a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006f16:	601a      	str	r2, [r3, #0]
 8006f18:	e00a      	b.n	8006f30 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2b10      	cmp	r3, #16
 8006f1e:	d007      	beq.n	8006f30 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	681a      	ldr	r2, [r3, #0]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f2e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	691a      	ldr	r2, [r3, #16]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f3a:	b2d2      	uxtb	r2, r2
 8006f3c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f42:	1c5a      	adds	r2, r3, #1
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	3b01      	subs	r3, #1
 8006f50:	b29a      	uxth	r2, r3
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	691a      	ldr	r2, [r3, #16]
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f60:	b2d2      	uxtb	r2, r2
 8006f62:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f68:	1c5a      	adds	r2, r3, #1
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	3b01      	subs	r3, #1
 8006f76:	b29a      	uxth	r2, r3
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	685a      	ldr	r2, [r3, #4]
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006f8a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2220      	movs	r2, #32
 8006f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f9a:	b2db      	uxtb	r3, r3
 8006f9c:	2b40      	cmp	r3, #64	; 0x40
 8006f9e:	d10a      	bne.n	8006fb6 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2200      	movs	r2, #0
 8006fac:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f7ff fd2b 	bl	8006a0a <HAL_I2C_MemRxCpltCallback>
}
 8006fb4:	e01d      	b.n	8006ff2 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2212      	movs	r2, #18
 8006fc2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	f7ff fce0 	bl	800698a <HAL_I2C_MasterRxCpltCallback>
}
 8006fca:	e012      	b.n	8006ff2 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	691a      	ldr	r2, [r3, #16]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd6:	b2d2      	uxtb	r2, r2
 8006fd8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fde:	1c5a      	adds	r2, r3, #1
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	3b01      	subs	r3, #1
 8006fec:	b29a      	uxth	r2, r3
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006ff2:	bf00      	nop
 8006ff4:	3710      	adds	r7, #16
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bd80      	pop	{r7, pc}

08006ffa <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8006ffa:	b480      	push	{r7}
 8006ffc:	b083      	sub	sp, #12
 8006ffe:	af00      	add	r7, sp, #0
 8007000:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007008:	b2db      	uxtb	r3, r3
 800700a:	2b40      	cmp	r3, #64	; 0x40
 800700c:	d117      	bne.n	800703e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007012:	2b00      	cmp	r3, #0
 8007014:	d109      	bne.n	800702a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800701a:	b2db      	uxtb	r3, r3
 800701c:	461a      	mov	r2, r3
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007026:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007028:	e067      	b.n	80070fa <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800702e:	b2db      	uxtb	r3, r3
 8007030:	f043 0301 	orr.w	r3, r3, #1
 8007034:	b2da      	uxtb	r2, r3
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	611a      	str	r2, [r3, #16]
}
 800703c:	e05d      	b.n	80070fa <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	691b      	ldr	r3, [r3, #16]
 8007042:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007046:	d133      	bne.n	80070b0 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800704e:	b2db      	uxtb	r3, r3
 8007050:	2b21      	cmp	r3, #33	; 0x21
 8007052:	d109      	bne.n	8007068 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007058:	b2db      	uxtb	r3, r3
 800705a:	461a      	mov	r2, r3
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007064:	611a      	str	r2, [r3, #16]
 8007066:	e008      	b.n	800707a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800706c:	b2db      	uxtb	r3, r3
 800706e:	f043 0301 	orr.w	r3, r3, #1
 8007072:	b2da      	uxtb	r2, r3
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	611a      	str	r2, [r3, #16]
      if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800707e:	2b00      	cmp	r3, #0
 8007080:	d103      	bne.n	800708a <I2C_Master_SB+0x90>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007086:	2b00      	cmp	r3, #0
 8007088:	d037      	beq.n	80070fa <I2C_Master_SB+0x100>
        if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800708e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007090:	2b00      	cmp	r3, #0
 8007092:	d104      	bne.n	800709e <I2C_Master_SB+0xa4>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007098:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800709a:	2b00      	cmp	r3, #0
 800709c:	d02d      	beq.n	80070fa <I2C_Master_SB+0x100>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	685a      	ldr	r2, [r3, #4]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80070ac:	605a      	str	r2, [r3, #4]
}
 80070ae:	e024      	b.n	80070fa <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d10e      	bne.n	80070d6 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070bc:	b29b      	uxth	r3, r3
 80070be:	11db      	asrs	r3, r3, #7
 80070c0:	b2db      	uxtb	r3, r3
 80070c2:	f003 0306 	and.w	r3, r3, #6
 80070c6:	b2db      	uxtb	r3, r3
 80070c8:	f063 030f 	orn	r3, r3, #15
 80070cc:	b2da      	uxtb	r2, r3
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	611a      	str	r2, [r3, #16]
}
 80070d4:	e011      	b.n	80070fa <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d10d      	bne.n	80070fa <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070e2:	b29b      	uxth	r3, r3
 80070e4:	11db      	asrs	r3, r3, #7
 80070e6:	b2db      	uxtb	r3, r3
 80070e8:	f003 0306 	and.w	r3, r3, #6
 80070ec:	b2db      	uxtb	r3, r3
 80070ee:	f063 030e 	orn	r3, r3, #14
 80070f2:	b2da      	uxtb	r2, r3
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	611a      	str	r2, [r3, #16]
}
 80070fa:	bf00      	nop
 80070fc:	370c      	adds	r7, #12
 80070fe:	46bd      	mov	sp, r7
 8007100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007104:	4770      	bx	lr

08007106 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8007106:	b480      	push	{r7}
 8007108:	b083      	sub	sp, #12
 800710a:	af00      	add	r7, sp, #0
 800710c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007112:	b2da      	uxtb	r2, r3
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800711e:	2b00      	cmp	r3, #0
 8007120:	d103      	bne.n	800712a <I2C_Master_ADD10+0x24>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007126:	2b00      	cmp	r3, #0
 8007128:	d011      	beq.n	800714e <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800712e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007130:	2b00      	cmp	r3, #0
 8007132:	d104      	bne.n	800713e <I2C_Master_ADD10+0x38>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007138:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800713a:	2b00      	cmp	r3, #0
 800713c:	d007      	beq.n	800714e <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	685a      	ldr	r2, [r3, #4]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800714c:	605a      	str	r2, [r3, #4]
    }
  }
}
 800714e:	bf00      	nop
 8007150:	370c      	adds	r7, #12
 8007152:	46bd      	mov	sp, r7
 8007154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007158:	4770      	bx	lr

0800715a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800715a:	b480      	push	{r7}
 800715c:	b091      	sub	sp, #68	; 0x44
 800715e:	af00      	add	r7, sp, #0
 8007160:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007168:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007170:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007176:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800717e:	b2db      	uxtb	r3, r3
 8007180:	2b22      	cmp	r3, #34	; 0x22
 8007182:	f040 8169 	bne.w	8007458 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800718a:	2b00      	cmp	r3, #0
 800718c:	d10f      	bne.n	80071ae <I2C_Master_ADDR+0x54>
 800718e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007192:	2b40      	cmp	r3, #64	; 0x40
 8007194:	d10b      	bne.n	80071ae <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007196:	2300      	movs	r3, #0
 8007198:	633b      	str	r3, [r7, #48]	; 0x30
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	695b      	ldr	r3, [r3, #20]
 80071a0:	633b      	str	r3, [r7, #48]	; 0x30
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	699b      	ldr	r3, [r3, #24]
 80071a8:	633b      	str	r3, [r7, #48]	; 0x30
 80071aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ac:	e160      	b.n	8007470 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d11d      	bne.n	80071f2 <I2C_Master_ADDR+0x98>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	691b      	ldr	r3, [r3, #16]
 80071ba:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80071be:	d118      	bne.n	80071f2 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071c0:	2300      	movs	r3, #0
 80071c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	695b      	ldr	r3, [r3, #20]
 80071ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	699b      	ldr	r3, [r3, #24]
 80071d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	681a      	ldr	r2, [r3, #0]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80071e4:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071ea:	1c5a      	adds	r2, r3, #1
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	651a      	str	r2, [r3, #80]	; 0x50
 80071f0:	e13e      	b.n	8007470 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071f6:	b29b      	uxth	r3, r3
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d113      	bne.n	8007224 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80071fc:	2300      	movs	r3, #0
 80071fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	695b      	ldr	r3, [r3, #20]
 8007206:	62bb      	str	r3, [r7, #40]	; 0x28
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	699b      	ldr	r3, [r3, #24]
 800720e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007210:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007220:	601a      	str	r2, [r3, #0]
 8007222:	e115      	b.n	8007450 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007228:	b29b      	uxth	r3, r3
 800722a:	2b01      	cmp	r3, #1
 800722c:	f040 808a 	bne.w	8007344 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8007230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007232:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007236:	d137      	bne.n	80072a8 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	681a      	ldr	r2, [r3, #0]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007246:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007252:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007256:	d113      	bne.n	8007280 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	681a      	ldr	r2, [r3, #0]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007266:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007268:	2300      	movs	r3, #0
 800726a:	627b      	str	r3, [r7, #36]	; 0x24
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	695b      	ldr	r3, [r3, #20]
 8007272:	627b      	str	r3, [r7, #36]	; 0x24
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	699b      	ldr	r3, [r3, #24]
 800727a:	627b      	str	r3, [r7, #36]	; 0x24
 800727c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800727e:	e0e7      	b.n	8007450 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007280:	2300      	movs	r3, #0
 8007282:	623b      	str	r3, [r7, #32]
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	695b      	ldr	r3, [r3, #20]
 800728a:	623b      	str	r3, [r7, #32]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	699b      	ldr	r3, [r3, #24]
 8007292:	623b      	str	r3, [r7, #32]
 8007294:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	681a      	ldr	r2, [r3, #0]
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072a4:	601a      	str	r2, [r3, #0]
 80072a6:	e0d3      	b.n	8007450 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80072a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072aa:	2b08      	cmp	r3, #8
 80072ac:	d02e      	beq.n	800730c <I2C_Master_ADDR+0x1b2>
 80072ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072b0:	2b20      	cmp	r3, #32
 80072b2:	d02b      	beq.n	800730c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80072b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072b6:	2b12      	cmp	r3, #18
 80072b8:	d102      	bne.n	80072c0 <I2C_Master_ADDR+0x166>
 80072ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072bc:	2b01      	cmp	r3, #1
 80072be:	d125      	bne.n	800730c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80072c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072c2:	2b04      	cmp	r3, #4
 80072c4:	d00e      	beq.n	80072e4 <I2C_Master_ADDR+0x18a>
 80072c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072c8:	2b02      	cmp	r3, #2
 80072ca:	d00b      	beq.n	80072e4 <I2C_Master_ADDR+0x18a>
 80072cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072ce:	2b10      	cmp	r3, #16
 80072d0:	d008      	beq.n	80072e4 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	681a      	ldr	r2, [r3, #0]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072e0:	601a      	str	r2, [r3, #0]
 80072e2:	e007      	b.n	80072f4 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	681a      	ldr	r2, [r3, #0]
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80072f2:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072f4:	2300      	movs	r3, #0
 80072f6:	61fb      	str	r3, [r7, #28]
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	695b      	ldr	r3, [r3, #20]
 80072fe:	61fb      	str	r3, [r7, #28]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	699b      	ldr	r3, [r3, #24]
 8007306:	61fb      	str	r3, [r7, #28]
 8007308:	69fb      	ldr	r3, [r7, #28]
 800730a:	e0a1      	b.n	8007450 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	681a      	ldr	r2, [r3, #0]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800731a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800731c:	2300      	movs	r3, #0
 800731e:	61bb      	str	r3, [r7, #24]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	695b      	ldr	r3, [r3, #20]
 8007326:	61bb      	str	r3, [r7, #24]
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	699b      	ldr	r3, [r3, #24]
 800732e:	61bb      	str	r3, [r7, #24]
 8007330:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	681a      	ldr	r2, [r3, #0]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007340:	601a      	str	r2, [r3, #0]
 8007342:	e085      	b.n	8007450 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007348:	b29b      	uxth	r3, r3
 800734a:	2b02      	cmp	r3, #2
 800734c:	d14d      	bne.n	80073ea <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800734e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007350:	2b04      	cmp	r3, #4
 8007352:	d016      	beq.n	8007382 <I2C_Master_ADDR+0x228>
 8007354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007356:	2b02      	cmp	r3, #2
 8007358:	d013      	beq.n	8007382 <I2C_Master_ADDR+0x228>
 800735a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800735c:	2b10      	cmp	r3, #16
 800735e:	d010      	beq.n	8007382 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	681a      	ldr	r2, [r3, #0]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800736e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	681a      	ldr	r2, [r3, #0]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800737e:	601a      	str	r2, [r3, #0]
 8007380:	e007      	b.n	8007392 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	681a      	ldr	r2, [r3, #0]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007390:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800739c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073a0:	d117      	bne.n	80073d2 <I2C_Master_ADDR+0x278>
 80073a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073a4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80073a8:	d00b      	beq.n	80073c2 <I2C_Master_ADDR+0x268>
 80073aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073ac:	2b01      	cmp	r3, #1
 80073ae:	d008      	beq.n	80073c2 <I2C_Master_ADDR+0x268>
 80073b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073b2:	2b08      	cmp	r3, #8
 80073b4:	d005      	beq.n	80073c2 <I2C_Master_ADDR+0x268>
 80073b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073b8:	2b10      	cmp	r3, #16
 80073ba:	d002      	beq.n	80073c2 <I2C_Master_ADDR+0x268>
 80073bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073be:	2b20      	cmp	r3, #32
 80073c0:	d107      	bne.n	80073d2 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	685a      	ldr	r2, [r3, #4]
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80073d0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073d2:	2300      	movs	r3, #0
 80073d4:	617b      	str	r3, [r7, #20]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	695b      	ldr	r3, [r3, #20]
 80073dc:	617b      	str	r3, [r7, #20]
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	699b      	ldr	r3, [r3, #24]
 80073e4:	617b      	str	r3, [r7, #20]
 80073e6:	697b      	ldr	r3, [r7, #20]
 80073e8:	e032      	b.n	8007450 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80073f8:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007404:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007408:	d117      	bne.n	800743a <I2C_Master_ADDR+0x2e0>
 800740a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800740c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007410:	d00b      	beq.n	800742a <I2C_Master_ADDR+0x2d0>
 8007412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007414:	2b01      	cmp	r3, #1
 8007416:	d008      	beq.n	800742a <I2C_Master_ADDR+0x2d0>
 8007418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800741a:	2b08      	cmp	r3, #8
 800741c:	d005      	beq.n	800742a <I2C_Master_ADDR+0x2d0>
 800741e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007420:	2b10      	cmp	r3, #16
 8007422:	d002      	beq.n	800742a <I2C_Master_ADDR+0x2d0>
 8007424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007426:	2b20      	cmp	r3, #32
 8007428:	d107      	bne.n	800743a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	685a      	ldr	r2, [r3, #4]
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007438:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800743a:	2300      	movs	r3, #0
 800743c:	613b      	str	r3, [r7, #16]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	695b      	ldr	r3, [r3, #20]
 8007444:	613b      	str	r3, [r7, #16]
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	699b      	ldr	r3, [r3, #24]
 800744c:	613b      	str	r3, [r7, #16]
 800744e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2200      	movs	r2, #0
 8007454:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007456:	e00b      	b.n	8007470 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007458:	2300      	movs	r3, #0
 800745a:	60fb      	str	r3, [r7, #12]
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	695b      	ldr	r3, [r3, #20]
 8007462:	60fb      	str	r3, [r7, #12]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	699b      	ldr	r3, [r3, #24]
 800746a:	60fb      	str	r3, [r7, #12]
 800746c:	68fb      	ldr	r3, [r7, #12]
}
 800746e:	e7ff      	b.n	8007470 <I2C_Master_ADDR+0x316>
 8007470:	bf00      	nop
 8007472:	3744      	adds	r7, #68	; 0x44
 8007474:	46bd      	mov	sp, r7
 8007476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747a:	4770      	bx	lr

0800747c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800748a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007490:	b29b      	uxth	r3, r3
 8007492:	2b00      	cmp	r3, #0
 8007494:	d02b      	beq.n	80074ee <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800749a:	781a      	ldrb	r2, [r3, #0]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074a6:	1c5a      	adds	r2, r3, #1
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	3b01      	subs	r3, #1
 80074b4:	b29a      	uxth	r2, r3
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074be:	b29b      	uxth	r3, r3
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d114      	bne.n	80074ee <I2C_SlaveTransmit_TXE+0x72>
 80074c4:	7bfb      	ldrb	r3, [r7, #15]
 80074c6:	2b29      	cmp	r3, #41	; 0x29
 80074c8:	d111      	bne.n	80074ee <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	685a      	ldr	r2, [r3, #4]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074d8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2221      	movs	r2, #33	; 0x21
 80074de:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2228      	movs	r2, #40	; 0x28
 80074e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f7ff fa58 	bl	800699e <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80074ee:	bf00      	nop
 80074f0:	3710      	adds	r7, #16
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}

080074f6 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80074f6:	b480      	push	{r7}
 80074f8:	b083      	sub	sp, #12
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007502:	b29b      	uxth	r3, r3
 8007504:	2b00      	cmp	r3, #0
 8007506:	d011      	beq.n	800752c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800750c:	781a      	ldrb	r2, [r3, #0]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007518:	1c5a      	adds	r2, r3, #1
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007522:	b29b      	uxth	r3, r3
 8007524:	3b01      	subs	r3, #1
 8007526:	b29a      	uxth	r2, r3
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800752c:	bf00      	nop
 800752e:	370c      	adds	r7, #12
 8007530:	46bd      	mov	sp, r7
 8007532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007536:	4770      	bx	lr

08007538 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b084      	sub	sp, #16
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007546:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800754c:	b29b      	uxth	r3, r3
 800754e:	2b00      	cmp	r3, #0
 8007550:	d02c      	beq.n	80075ac <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	691a      	ldr	r2, [r3, #16]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800755c:	b2d2      	uxtb	r2, r2
 800755e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007564:	1c5a      	adds	r2, r3, #1
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800756e:	b29b      	uxth	r3, r3
 8007570:	3b01      	subs	r3, #1
 8007572:	b29a      	uxth	r2, r3
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800757c:	b29b      	uxth	r3, r3
 800757e:	2b00      	cmp	r3, #0
 8007580:	d114      	bne.n	80075ac <I2C_SlaveReceive_RXNE+0x74>
 8007582:	7bfb      	ldrb	r3, [r7, #15]
 8007584:	2b2a      	cmp	r3, #42	; 0x2a
 8007586:	d111      	bne.n	80075ac <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	685a      	ldr	r2, [r3, #4]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007596:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2222      	movs	r2, #34	; 0x22
 800759c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2228      	movs	r2, #40	; 0x28
 80075a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f7ff fa03 	bl	80069b2 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80075ac:	bf00      	nop
 80075ae:	3710      	adds	r7, #16
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}

080075b4 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80075b4:	b480      	push	{r7}
 80075b6:	b083      	sub	sp, #12
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075c0:	b29b      	uxth	r3, r3
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d012      	beq.n	80075ec <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	691a      	ldr	r2, [r3, #16]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075d0:	b2d2      	uxtb	r2, r2
 80075d2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075d8:	1c5a      	adds	r2, r3, #1
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	3b01      	subs	r3, #1
 80075e6:	b29a      	uxth	r2, r3
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80075ec:	bf00      	nop
 80075ee:	370c      	adds	r7, #12
 80075f0:	46bd      	mov	sp, r7
 80075f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f6:	4770      	bx	lr

080075f8 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b084      	sub	sp, #16
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
 8007600:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8007602:	2300      	movs	r3, #0
 8007604:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800760c:	b2db      	uxtb	r3, r3
 800760e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007612:	2b28      	cmp	r3, #40	; 0x28
 8007614:	d127      	bne.n	8007666 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	685a      	ldr	r2, [r3, #4]
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007624:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	089b      	lsrs	r3, r3, #2
 800762a:	f003 0301 	and.w	r3, r3, #1
 800762e:	2b00      	cmp	r3, #0
 8007630:	d101      	bne.n	8007636 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8007632:	2301      	movs	r3, #1
 8007634:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	09db      	lsrs	r3, r3, #7
 800763a:	f003 0301 	and.w	r3, r3, #1
 800763e:	2b00      	cmp	r3, #0
 8007640:	d103      	bne.n	800764a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	68db      	ldr	r3, [r3, #12]
 8007646:	81bb      	strh	r3, [r7, #12]
 8007648:	e002      	b.n	8007650 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	699b      	ldr	r3, [r3, #24]
 800764e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2200      	movs	r2, #0
 8007654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007658:	89ba      	ldrh	r2, [r7, #12]
 800765a:	7bfb      	ldrb	r3, [r7, #15]
 800765c:	4619      	mov	r1, r3
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	f7ff f9b1 	bl	80069c6 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007664:	e008      	b.n	8007678 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f06f 0202 	mvn.w	r2, #2
 800766e:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2200      	movs	r2, #0
 8007674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8007678:	bf00      	nop
 800767a:	3710      	adds	r7, #16
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}

08007680 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b084      	sub	sp, #16
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800768e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	685a      	ldr	r2, [r3, #4]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800769e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80076a0:	2300      	movs	r3, #0
 80076a2:	60bb      	str	r3, [r7, #8]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	695b      	ldr	r3, [r3, #20]
 80076aa:	60bb      	str	r3, [r7, #8]
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	681a      	ldr	r2, [r3, #0]
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f042 0201 	orr.w	r2, r2, #1
 80076ba:	601a      	str	r2, [r3, #0]
 80076bc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	681a      	ldr	r2, [r3, #0]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076cc:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076dc:	d172      	bne.n	80077c4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80076de:	7bfb      	ldrb	r3, [r7, #15]
 80076e0:	2b22      	cmp	r3, #34	; 0x22
 80076e2:	d002      	beq.n	80076ea <I2C_Slave_STOPF+0x6a>
 80076e4:	7bfb      	ldrb	r3, [r7, #15]
 80076e6:	2b2a      	cmp	r3, #42	; 0x2a
 80076e8:	d135      	bne.n	8007756 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	685b      	ldr	r3, [r3, #4]
 80076f2:	b29a      	uxth	r2, r3
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d005      	beq.n	800770e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007706:	f043 0204 	orr.w	r2, r3, #4
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	685a      	ldr	r2, [r3, #4]
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800771c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007722:	4618      	mov	r0, r3
 8007724:	f7fe fa24 	bl	8005b70 <HAL_DMA_GetState>
 8007728:	4603      	mov	r3, r0
 800772a:	2b01      	cmp	r3, #1
 800772c:	d049      	beq.n	80077c2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007732:	4a69      	ldr	r2, [pc, #420]	; (80078d8 <I2C_Slave_STOPF+0x258>)
 8007734:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800773a:	4618      	mov	r0, r3
 800773c:	f7fe f86c 	bl	8005818 <HAL_DMA_Abort_IT>
 8007740:	4603      	mov	r3, r0
 8007742:	2b00      	cmp	r3, #0
 8007744:	d03d      	beq.n	80077c2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800774a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800774c:	687a      	ldr	r2, [r7, #4]
 800774e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007750:	4610      	mov	r0, r2
 8007752:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007754:	e035      	b.n	80077c2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	b29a      	uxth	r2, r3
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007768:	b29b      	uxth	r3, r3
 800776a:	2b00      	cmp	r3, #0
 800776c:	d005      	beq.n	800777a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007772:	f043 0204 	orr.w	r2, r3, #4
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	685a      	ldr	r2, [r3, #4]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007788:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800778e:	4618      	mov	r0, r3
 8007790:	f7fe f9ee 	bl	8005b70 <HAL_DMA_GetState>
 8007794:	4603      	mov	r3, r0
 8007796:	2b01      	cmp	r3, #1
 8007798:	d014      	beq.n	80077c4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800779e:	4a4e      	ldr	r2, [pc, #312]	; (80078d8 <I2C_Slave_STOPF+0x258>)
 80077a0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077a6:	4618      	mov	r0, r3
 80077a8:	f7fe f836 	bl	8005818 <HAL_DMA_Abort_IT>
 80077ac:	4603      	mov	r3, r0
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d008      	beq.n	80077c4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077b8:	687a      	ldr	r2, [r7, #4]
 80077ba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80077bc:	4610      	mov	r0, r2
 80077be:	4798      	blx	r3
 80077c0:	e000      	b.n	80077c4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80077c2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d03e      	beq.n	800784c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	695b      	ldr	r3, [r3, #20]
 80077d4:	f003 0304 	and.w	r3, r3, #4
 80077d8:	2b04      	cmp	r3, #4
 80077da:	d112      	bne.n	8007802 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	691a      	ldr	r2, [r3, #16]
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077e6:	b2d2      	uxtb	r2, r2
 80077e8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ee:	1c5a      	adds	r2, r3, #1
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077f8:	b29b      	uxth	r3, r3
 80077fa:	3b01      	subs	r3, #1
 80077fc:	b29a      	uxth	r2, r3
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	695b      	ldr	r3, [r3, #20]
 8007808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800780c:	2b40      	cmp	r3, #64	; 0x40
 800780e:	d112      	bne.n	8007836 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	691a      	ldr	r2, [r3, #16]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800781a:	b2d2      	uxtb	r2, r2
 800781c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007822:	1c5a      	adds	r2, r3, #1
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800782c:	b29b      	uxth	r3, r3
 800782e:	3b01      	subs	r3, #1
 8007830:	b29a      	uxth	r2, r3
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800783a:	b29b      	uxth	r3, r3
 800783c:	2b00      	cmp	r3, #0
 800783e:	d005      	beq.n	800784c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007844:	f043 0204 	orr.w	r2, r3, #4
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007850:	2b00      	cmp	r3, #0
 8007852:	d003      	beq.n	800785c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f000 f8b3 	bl	80079c0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800785a:	e039      	b.n	80078d0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800785c:	7bfb      	ldrb	r3, [r7, #15]
 800785e:	2b2a      	cmp	r3, #42	; 0x2a
 8007860:	d109      	bne.n	8007876 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2200      	movs	r2, #0
 8007866:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2228      	movs	r2, #40	; 0x28
 800786c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f7ff f89e 	bl	80069b2 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800787c:	b2db      	uxtb	r3, r3
 800787e:	2b28      	cmp	r3, #40	; 0x28
 8007880:	d111      	bne.n	80078a6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	4a15      	ldr	r2, [pc, #84]	; (80078dc <I2C_Slave_STOPF+0x25c>)
 8007886:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2200      	movs	r2, #0
 800788c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2220      	movs	r2, #32
 8007892:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2200      	movs	r2, #0
 800789a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f7ff f89f 	bl	80069e2 <HAL_I2C_ListenCpltCallback>
}
 80078a4:	e014      	b.n	80078d0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078aa:	2b22      	cmp	r3, #34	; 0x22
 80078ac:	d002      	beq.n	80078b4 <I2C_Slave_STOPF+0x234>
 80078ae:	7bfb      	ldrb	r3, [r7, #15]
 80078b0:	2b22      	cmp	r3, #34	; 0x22
 80078b2:	d10d      	bne.n	80078d0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2200      	movs	r2, #0
 80078b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2220      	movs	r2, #32
 80078be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2200      	movs	r2, #0
 80078c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f7ff f871 	bl	80069b2 <HAL_I2C_SlaveRxCpltCallback>
}
 80078d0:	bf00      	nop
 80078d2:	3710      	adds	r7, #16
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bd80      	pop	{r7, pc}
 80078d8:	08007cdd 	.word	0x08007cdd
 80078dc:	ffff0000 	.word	0xffff0000

080078e0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b084      	sub	sp, #16
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078ee:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078f4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	2b08      	cmp	r3, #8
 80078fa:	d002      	beq.n	8007902 <I2C_Slave_AF+0x22>
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	2b20      	cmp	r3, #32
 8007900:	d129      	bne.n	8007956 <I2C_Slave_AF+0x76>
 8007902:	7bfb      	ldrb	r3, [r7, #15]
 8007904:	2b28      	cmp	r3, #40	; 0x28
 8007906:	d126      	bne.n	8007956 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	4a2c      	ldr	r2, [pc, #176]	; (80079bc <I2C_Slave_AF+0xdc>)
 800790c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	685a      	ldr	r2, [r3, #4]
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800791c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007926:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	681a      	ldr	r2, [r3, #0]
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007936:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2200      	movs	r2, #0
 800793c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2220      	movs	r2, #32
 8007942:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2200      	movs	r2, #0
 800794a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f7ff f847 	bl	80069e2 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8007954:	e02e      	b.n	80079b4 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007956:	7bfb      	ldrb	r3, [r7, #15]
 8007958:	2b21      	cmp	r3, #33	; 0x21
 800795a:	d126      	bne.n	80079aa <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4a17      	ldr	r2, [pc, #92]	; (80079bc <I2C_Slave_AF+0xdc>)
 8007960:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2221      	movs	r2, #33	; 0x21
 8007966:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2220      	movs	r2, #32
 800796c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2200      	movs	r2, #0
 8007974:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	685a      	ldr	r2, [r3, #4]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007986:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007990:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	681a      	ldr	r2, [r3, #0]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079a0:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f7fe fffb 	bl	800699e <HAL_I2C_SlaveTxCpltCallback>
}
 80079a8:	e004      	b.n	80079b4 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80079b2:	615a      	str	r2, [r3, #20]
}
 80079b4:	bf00      	nop
 80079b6:	3710      	adds	r7, #16
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}
 80079bc:	ffff0000 	.word	0xffff0000

080079c0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b084      	sub	sp, #16
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079ce:	73fb      	strb	r3, [r7, #15]

  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079d6:	b2db      	uxtb	r3, r3
 80079d8:	2b10      	cmp	r3, #16
 80079da:	d10a      	bne.n	80079f2 <I2C_ITError+0x32>
 80079dc:	7bfb      	ldrb	r3, [r7, #15]
 80079de:	2b22      	cmp	r3, #34	; 0x22
 80079e0:	d107      	bne.n	80079f2 <I2C_ITError+0x32>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	681a      	ldr	r2, [r3, #0]
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80079f0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80079f2:	7bfb      	ldrb	r3, [r7, #15]
 80079f4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80079f8:	2b28      	cmp	r3, #40	; 0x28
 80079fa:	d107      	bne.n	8007a0c <I2C_ITError+0x4c>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2200      	movs	r2, #0
 8007a00:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2228      	movs	r2, #40	; 0x28
 8007a06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007a0a:	e015      	b.n	8007a38 <I2C_ITError+0x78>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007a16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a1a:	d006      	beq.n	8007a2a <I2C_ITError+0x6a>
 8007a1c:	7bfb      	ldrb	r3, [r7, #15]
 8007a1e:	2b60      	cmp	r3, #96	; 0x60
 8007a20:	d003      	beq.n	8007a2a <I2C_ITError+0x6a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2220      	movs	r2, #32
 8007a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2200      	movs	r2, #0
 8007a34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	685b      	ldr	r3, [r3, #4]
 8007a3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007a42:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a46:	d162      	bne.n	8007b0e <I2C_ITError+0x14e>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	685a      	ldr	r2, [r3, #4]
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a56:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a5c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007a60:	b2db      	uxtb	r3, r3
 8007a62:	2b01      	cmp	r3, #1
 8007a64:	d020      	beq.n	8007aa8 <I2C_ITError+0xe8>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a6a:	4a5f      	ldr	r2, [pc, #380]	; (8007be8 <I2C_ITError+0x228>)
 8007a6c:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a72:	4618      	mov	r0, r3
 8007a74:	f7fd fed0 	bl	8005818 <HAL_DMA_Abort_IT>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	f000 8089 	beq.w	8007b92 <I2C_ITError+0x1d2>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	681a      	ldr	r2, [r3, #0]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f022 0201 	bic.w	r2, r2, #1
 8007a8e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2220      	movs	r2, #32
 8007a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a9e:	687a      	ldr	r2, [r7, #4]
 8007aa0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007aa2:	4610      	mov	r0, r2
 8007aa4:	4798      	blx	r3
 8007aa6:	e074      	b.n	8007b92 <I2C_ITError+0x1d2>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aac:	4a4e      	ldr	r2, [pc, #312]	; (8007be8 <I2C_ITError+0x228>)
 8007aae:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	f7fd feaf 	bl	8005818 <HAL_DMA_Abort_IT>
 8007aba:	4603      	mov	r3, r0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d068      	beq.n	8007b92 <I2C_ITError+0x1d2>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	695b      	ldr	r3, [r3, #20]
 8007ac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aca:	2b40      	cmp	r3, #64	; 0x40
 8007acc:	d10b      	bne.n	8007ae6 <I2C_ITError+0x126>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	691a      	ldr	r2, [r3, #16]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ad8:	b2d2      	uxtb	r2, r2
 8007ada:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ae0:	1c5a      	adds	r2, r3, #1
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	681a      	ldr	r2, [r3, #0]
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f022 0201 	bic.w	r2, r2, #1
 8007af4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2220      	movs	r2, #32
 8007afa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b04:	687a      	ldr	r2, [r7, #4]
 8007b06:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007b08:	4610      	mov	r0, r2
 8007b0a:	4798      	blx	r3
 8007b0c:	e041      	b.n	8007b92 <I2C_ITError+0x1d2>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	2b60      	cmp	r3, #96	; 0x60
 8007b18:	d125      	bne.n	8007b66 <I2C_ITError+0x1a6>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2220      	movs	r2, #32
 8007b1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2200      	movs	r2, #0
 8007b26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	695b      	ldr	r3, [r3, #20]
 8007b2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b32:	2b40      	cmp	r3, #64	; 0x40
 8007b34:	d10b      	bne.n	8007b4e <I2C_ITError+0x18e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	691a      	ldr	r2, [r3, #16]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b40:	b2d2      	uxtb	r2, r2
 8007b42:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b48:	1c5a      	adds	r2, r3, #1
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	681a      	ldr	r2, [r3, #0]
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f022 0201 	bic.w	r2, r2, #1
 8007b5c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f7fe ff67 	bl	8006a32 <HAL_I2C_AbortCpltCallback>
 8007b64:	e015      	b.n	8007b92 <I2C_ITError+0x1d2>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	695b      	ldr	r3, [r3, #20]
 8007b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b70:	2b40      	cmp	r3, #64	; 0x40
 8007b72:	d10b      	bne.n	8007b8c <I2C_ITError+0x1cc>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	691a      	ldr	r2, [r3, #16]
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b7e:	b2d2      	uxtb	r2, r2
 8007b80:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b86:	1c5a      	adds	r2, r3, #1
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f7fe ff46 	bl	8006a1e <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b98:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b9e:	f003 0304 	and.w	r3, r3, #4
 8007ba2:	2b04      	cmp	r3, #4
 8007ba4:	d11b      	bne.n	8007bde <I2C_ITError+0x21e>
 8007ba6:	7bfb      	ldrb	r3, [r7, #15]
 8007ba8:	2b28      	cmp	r3, #40	; 0x28
 8007baa:	d118      	bne.n	8007bde <I2C_ITError+0x21e>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	685a      	ldr	r2, [r3, #4]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007bba:	605a      	str	r2, [r3, #4]

    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	4a0b      	ldr	r2, [pc, #44]	; (8007bec <I2C_ITError+0x22c>)
 8007bc0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2220      	movs	r2, #32
 8007bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007bd8:	6878      	ldr	r0, [r7, #4]
 8007bda:	f7fe ff02 	bl	80069e2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007bde:	bf00      	nop
 8007be0:	3710      	adds	r7, #16
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}
 8007be6:	bf00      	nop
 8007be8:	08007cdd 	.word	0x08007cdd
 8007bec:	ffff0000 	.word	0xffff0000

08007bf0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b088      	sub	sp, #32
 8007bf4:	af02      	add	r7, sp, #8
 8007bf6:	60f8      	str	r0, [r7, #12]
 8007bf8:	607a      	str	r2, [r7, #4]
 8007bfa:	603b      	str	r3, [r7, #0]
 8007bfc:	460b      	mov	r3, r1
 8007bfe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c04:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	2b08      	cmp	r3, #8
 8007c0a:	d006      	beq.n	8007c1a <I2C_MasterRequestWrite+0x2a>
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	2b01      	cmp	r3, #1
 8007c10:	d003      	beq.n	8007c1a <I2C_MasterRequestWrite+0x2a>
 8007c12:	697b      	ldr	r3, [r7, #20]
 8007c14:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007c18:	d108      	bne.n	8007c2c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	681a      	ldr	r2, [r3, #0]
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c28:	601a      	str	r2, [r3, #0]
 8007c2a:	e00b      	b.n	8007c44 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c30:	2b12      	cmp	r3, #18
 8007c32:	d107      	bne.n	8007c44 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681a      	ldr	r2, [r3, #0]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007c42:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	9300      	str	r3, [sp, #0]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007c50:	68f8      	ldr	r0, [r7, #12]
 8007c52:	f000 f8b2 	bl	8007dba <I2C_WaitOnFlagUntilTimeout>
 8007c56:	4603      	mov	r3, r0
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d001      	beq.n	8007c60 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	e035      	b.n	8007ccc <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	691b      	ldr	r3, [r3, #16]
 8007c64:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007c68:	d108      	bne.n	8007c7c <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007c6a:	897b      	ldrh	r3, [r7, #10]
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	461a      	mov	r2, r3
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007c78:	611a      	str	r2, [r3, #16]
 8007c7a:	e01b      	b.n	8007cb4 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007c7c:	897b      	ldrh	r3, [r7, #10]
 8007c7e:	11db      	asrs	r3, r3, #7
 8007c80:	b2db      	uxtb	r3, r3
 8007c82:	f003 0306 	and.w	r3, r3, #6
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	f063 030f 	orn	r3, r3, #15
 8007c8c:	b2da      	uxtb	r2, r3
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	687a      	ldr	r2, [r7, #4]
 8007c98:	490e      	ldr	r1, [pc, #56]	; (8007cd4 <I2C_MasterRequestWrite+0xe4>)
 8007c9a:	68f8      	ldr	r0, [r7, #12]
 8007c9c:	f000 f8e4 	bl	8007e68 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d001      	beq.n	8007caa <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	e010      	b.n	8007ccc <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007caa:	897b      	ldrh	r3, [r7, #10]
 8007cac:	b2da      	uxtb	r2, r3
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	687a      	ldr	r2, [r7, #4]
 8007cb8:	4907      	ldr	r1, [pc, #28]	; (8007cd8 <I2C_MasterRequestWrite+0xe8>)
 8007cba:	68f8      	ldr	r0, [r7, #12]
 8007cbc:	f000 f8d4 	bl	8007e68 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d001      	beq.n	8007cca <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	e000      	b.n	8007ccc <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 8007cca:	2300      	movs	r3, #0
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3718      	adds	r7, #24
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}
 8007cd4:	00010008 	.word	0x00010008
 8007cd8:	00010002 	.word	0x00010002

08007cdc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b084      	sub	sp, #16
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ce8:	60fb      	str	r3, [r7, #12]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cf0:	72fb      	strb	r3, [r7, #11]

  /* Clear Complete callback */
  hi2c->hdmatx->XferCpltCallback = NULL;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	63da      	str	r2, [r3, #60]	; 0x3c
  hi2c->hdmarx->XferCpltCallback = NULL;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cfe:	2200      	movs	r2, #0
 8007d00:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	681a      	ldr	r2, [r3, #0]
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d10:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	2200      	movs	r2, #0
 8007d16:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	651a      	str	r2, [r3, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d24:	2200      	movs	r2, #0
 8007d26:	651a      	str	r2, [r3, #80]	; 0x50

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	681a      	ldr	r2, [r3, #0]
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f022 0201 	bic.w	r2, r2, #1
 8007d36:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d3e:	b2db      	uxtb	r3, r3
 8007d40:	2b60      	cmp	r3, #96	; 0x60
 8007d42:	d10e      	bne.n	8007d62 <I2C_DMAAbort+0x86>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	2220      	movs	r2, #32
 8007d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2200      	movs	r2, #0
 8007d58:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007d5a:	68f8      	ldr	r0, [r7, #12]
 8007d5c:	f7fe fe69 	bl	8006a32 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007d60:	e027      	b.n	8007db2 <I2C_DMAAbort+0xd6>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007d62:	7afb      	ldrb	r3, [r7, #11]
 8007d64:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007d68:	2b28      	cmp	r3, #40	; 0x28
 8007d6a:	d117      	bne.n	8007d9c <I2C_DMAAbort+0xc0>
      __HAL_I2C_ENABLE(hi2c);
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	681a      	ldr	r2, [r3, #0]
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f042 0201 	orr.w	r2, r2, #1
 8007d7a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	681a      	ldr	r2, [r3, #0]
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007d8a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	2200      	movs	r2, #0
 8007d90:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2228      	movs	r2, #40	; 0x28
 8007d96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007d9a:	e007      	b.n	8007dac <I2C_DMAAbort+0xd0>
      hi2c->State = HAL_I2C_STATE_READY;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2220      	movs	r2, #32
 8007da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2200      	movs	r2, #0
 8007da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007dac:	68f8      	ldr	r0, [r7, #12]
 8007dae:	f7fe fe36 	bl	8006a1e <HAL_I2C_ErrorCallback>
}
 8007db2:	bf00      	nop
 8007db4:	3710      	adds	r7, #16
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}

08007dba <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007dba:	b580      	push	{r7, lr}
 8007dbc:	b084      	sub	sp, #16
 8007dbe:	af00      	add	r7, sp, #0
 8007dc0:	60f8      	str	r0, [r7, #12]
 8007dc2:	60b9      	str	r1, [r7, #8]
 8007dc4:	603b      	str	r3, [r7, #0]
 8007dc6:	4613      	mov	r3, r2
 8007dc8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007dca:	e025      	b.n	8007e18 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dd2:	d021      	beq.n	8007e18 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dd4:	f7fc fc10 	bl	80045f8 <HAL_GetTick>
 8007dd8:	4602      	mov	r2, r0
 8007dda:	69bb      	ldr	r3, [r7, #24]
 8007ddc:	1ad3      	subs	r3, r2, r3
 8007dde:	683a      	ldr	r2, [r7, #0]
 8007de0:	429a      	cmp	r2, r3
 8007de2:	d302      	bcc.n	8007dea <I2C_WaitOnFlagUntilTimeout+0x30>
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d116      	bne.n	8007e18 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2200      	movs	r2, #0
 8007dee:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	2220      	movs	r2, #32
 8007df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e04:	f043 0220 	orr.w	r2, r3, #32
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007e14:	2301      	movs	r3, #1
 8007e16:	e023      	b.n	8007e60 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	0c1b      	lsrs	r3, r3, #16
 8007e1c:	b2db      	uxtb	r3, r3
 8007e1e:	2b01      	cmp	r3, #1
 8007e20:	d10d      	bne.n	8007e3e <I2C_WaitOnFlagUntilTimeout+0x84>
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	695b      	ldr	r3, [r3, #20]
 8007e28:	43da      	mvns	r2, r3
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	4013      	ands	r3, r2
 8007e2e:	b29b      	uxth	r3, r3
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	bf0c      	ite	eq
 8007e34:	2301      	moveq	r3, #1
 8007e36:	2300      	movne	r3, #0
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	461a      	mov	r2, r3
 8007e3c:	e00c      	b.n	8007e58 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	699b      	ldr	r3, [r3, #24]
 8007e44:	43da      	mvns	r2, r3
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	4013      	ands	r3, r2
 8007e4a:	b29b      	uxth	r3, r3
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	bf0c      	ite	eq
 8007e50:	2301      	moveq	r3, #1
 8007e52:	2300      	movne	r3, #0
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	461a      	mov	r2, r3
 8007e58:	79fb      	ldrb	r3, [r7, #7]
 8007e5a:	429a      	cmp	r2, r3
 8007e5c:	d0b6      	beq.n	8007dcc <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007e5e:	2300      	movs	r3, #0
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3710      	adds	r7, #16
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}

08007e68 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b084      	sub	sp, #16
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	60f8      	str	r0, [r7, #12]
 8007e70:	60b9      	str	r1, [r7, #8]
 8007e72:	607a      	str	r2, [r7, #4]
 8007e74:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007e76:	e051      	b.n	8007f1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	695b      	ldr	r3, [r3, #20]
 8007e7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007e86:	d123      	bne.n	8007ed0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	681a      	ldr	r2, [r3, #0]
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e96:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007ea0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	2220      	movs	r2, #32
 8007eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ebc:	f043 0204 	orr.w	r2, r3, #4
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007ecc:	2301      	movs	r3, #1
 8007ece:	e046      	b.n	8007f5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ed6:	d021      	beq.n	8007f1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007ed8:	f7fc fb8e 	bl	80045f8 <HAL_GetTick>
 8007edc:	4602      	mov	r2, r0
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	1ad3      	subs	r3, r2, r3
 8007ee2:	687a      	ldr	r2, [r7, #4]
 8007ee4:	429a      	cmp	r2, r3
 8007ee6:	d302      	bcc.n	8007eee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d116      	bne.n	8007f1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	2220      	movs	r2, #32
 8007ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	2200      	movs	r2, #0
 8007f00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f08:	f043 0220 	orr.w	r2, r3, #32
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	2200      	movs	r2, #0
 8007f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007f18:	2301      	movs	r3, #1
 8007f1a:	e020      	b.n	8007f5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	0c1b      	lsrs	r3, r3, #16
 8007f20:	b2db      	uxtb	r3, r3
 8007f22:	2b01      	cmp	r3, #1
 8007f24:	d10c      	bne.n	8007f40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	695b      	ldr	r3, [r3, #20]
 8007f2c:	43da      	mvns	r2, r3
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	4013      	ands	r3, r2
 8007f32:	b29b      	uxth	r3, r3
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	bf14      	ite	ne
 8007f38:	2301      	movne	r3, #1
 8007f3a:	2300      	moveq	r3, #0
 8007f3c:	b2db      	uxtb	r3, r3
 8007f3e:	e00b      	b.n	8007f58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	699b      	ldr	r3, [r3, #24]
 8007f46:	43da      	mvns	r2, r3
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	4013      	ands	r3, r2
 8007f4c:	b29b      	uxth	r3, r3
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	bf14      	ite	ne
 8007f52:	2301      	movne	r3, #1
 8007f54:	2300      	moveq	r3, #0
 8007f56:	b2db      	uxtb	r3, r3
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d18d      	bne.n	8007e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007f5c:	2300      	movs	r3, #0
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	3710      	adds	r7, #16
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}

08007f66 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007f66:	b580      	push	{r7, lr}
 8007f68:	b084      	sub	sp, #16
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	60f8      	str	r0, [r7, #12]
 8007f6e:	60b9      	str	r1, [r7, #8]
 8007f70:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007f72:	e02d      	b.n	8007fd0 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007f74:	68f8      	ldr	r0, [r7, #12]
 8007f76:	f000 f878 	bl	800806a <I2C_IsAcknowledgeFailed>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d001      	beq.n	8007f84 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007f80:	2301      	movs	r3, #1
 8007f82:	e02d      	b.n	8007fe0 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f8a:	d021      	beq.n	8007fd0 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f8c:	f7fc fb34 	bl	80045f8 <HAL_GetTick>
 8007f90:	4602      	mov	r2, r0
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	1ad3      	subs	r3, r2, r3
 8007f96:	68ba      	ldr	r2, [r7, #8]
 8007f98:	429a      	cmp	r2, r3
 8007f9a:	d302      	bcc.n	8007fa2 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d116      	bne.n	8007fd0 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	2220      	movs	r2, #32
 8007fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fbc:	f043 0220 	orr.w	r2, r3, #32
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	e007      	b.n	8007fe0 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	695b      	ldr	r3, [r3, #20]
 8007fd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fda:	2b80      	cmp	r3, #128	; 0x80
 8007fdc:	d1ca      	bne.n	8007f74 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007fde:	2300      	movs	r3, #0
}
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	3710      	adds	r7, #16
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	bd80      	pop	{r7, pc}

08007fe8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b084      	sub	sp, #16
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	60f8      	str	r0, [r7, #12]
 8007ff0:	60b9      	str	r1, [r7, #8]
 8007ff2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007ff4:	e02d      	b.n	8008052 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007ff6:	68f8      	ldr	r0, [r7, #12]
 8007ff8:	f000 f837 	bl	800806a <I2C_IsAcknowledgeFailed>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d001      	beq.n	8008006 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008002:	2301      	movs	r3, #1
 8008004:	e02d      	b.n	8008062 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800800c:	d021      	beq.n	8008052 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800800e:	f7fc faf3 	bl	80045f8 <HAL_GetTick>
 8008012:	4602      	mov	r2, r0
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	1ad3      	subs	r3, r2, r3
 8008018:	68ba      	ldr	r2, [r7, #8]
 800801a:	429a      	cmp	r2, r3
 800801c:	d302      	bcc.n	8008024 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d116      	bne.n	8008052 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	2200      	movs	r2, #0
 8008028:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	2220      	movs	r2, #32
 800802e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	2200      	movs	r2, #0
 8008036:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800803e:	f043 0220 	orr.w	r2, r3, #32
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2200      	movs	r2, #0
 800804a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800804e:	2301      	movs	r3, #1
 8008050:	e007      	b.n	8008062 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	695b      	ldr	r3, [r3, #20]
 8008058:	f003 0304 	and.w	r3, r3, #4
 800805c:	2b04      	cmp	r3, #4
 800805e:	d1ca      	bne.n	8007ff6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008060:	2300      	movs	r3, #0
}
 8008062:	4618      	mov	r0, r3
 8008064:	3710      	adds	r7, #16
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}

0800806a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800806a:	b480      	push	{r7}
 800806c:	b083      	sub	sp, #12
 800806e:	af00      	add	r7, sp, #0
 8008070:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	695b      	ldr	r3, [r3, #20]
 8008078:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800807c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008080:	d11b      	bne.n	80080ba <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800808a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2200      	movs	r2, #0
 8008090:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2220      	movs	r2, #32
 8008096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2200      	movs	r2, #0
 800809e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080a6:	f043 0204 	orr.w	r2, r3, #4
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2200      	movs	r2, #0
 80080b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80080b6:	2301      	movs	r3, #1
 80080b8:	e000      	b.n	80080bc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80080ba:	2300      	movs	r3, #0
}
 80080bc:	4618      	mov	r0, r3
 80080be:	370c      	adds	r7, #12
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr

080080c8 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b083      	sub	sp, #12
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080d4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80080d8:	d103      	bne.n	80080e2 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2201      	movs	r2, #1
 80080de:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80080e0:	e007      	b.n	80080f2 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080e6:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80080ea:	d102      	bne.n	80080f2 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2208      	movs	r2, #8
 80080f0:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80080f2:	bf00      	nop
 80080f4:	370c      	adds	r7, #12
 80080f6:	46bd      	mov	sp, r7
 80080f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fc:	4770      	bx	lr
	...

08008100 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	af00      	add	r7, sp, #0
  /* Check PWR Exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8008104:	4b06      	ldr	r3, [pc, #24]	; (8008120 <HAL_PWR_PVD_IRQHandler+0x20>)
 8008106:	695b      	ldr	r3, [r3, #20]
 8008108:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800810c:	2b00      	cmp	r3, #0
 800810e:	d005      	beq.n	800811c <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8008110:	f000 f808 	bl	8008124 <HAL_PWR_PVDCallback>
    
    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8008114:	4b02      	ldr	r3, [pc, #8]	; (8008120 <HAL_PWR_PVD_IRQHandler+0x20>)
 8008116:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800811a:	615a      	str	r2, [r3, #20]
  }
}
 800811c:	bf00      	nop
 800811e:	bd80      	pop	{r7, pc}
 8008120:	40013c00 	.word	0x40013c00

08008124 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8008124:	b480      	push	{r7}
 8008126:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8008128:	bf00      	nop
 800812a:	46bd      	mov	sp, r7
 800812c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008130:	4770      	bx	lr
	...

08008134 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b086      	sub	sp, #24
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d101      	bne.n	8008146 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008142:	2301      	movs	r3, #1
 8008144:	e22d      	b.n	80085a2 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f003 0301 	and.w	r3, r3, #1
 800814e:	2b00      	cmp	r3, #0
 8008150:	d075      	beq.n	800823e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008152:	4ba3      	ldr	r3, [pc, #652]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 8008154:	689b      	ldr	r3, [r3, #8]
 8008156:	f003 030c 	and.w	r3, r3, #12
 800815a:	2b04      	cmp	r3, #4
 800815c:	d00c      	beq.n	8008178 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800815e:	4ba0      	ldr	r3, [pc, #640]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 8008160:	689b      	ldr	r3, [r3, #8]
 8008162:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008166:	2b08      	cmp	r3, #8
 8008168:	d112      	bne.n	8008190 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800816a:	4b9d      	ldr	r3, [pc, #628]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008172:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008176:	d10b      	bne.n	8008190 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008178:	4b99      	ldr	r3, [pc, #612]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008180:	2b00      	cmp	r3, #0
 8008182:	d05b      	beq.n	800823c <HAL_RCC_OscConfig+0x108>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d157      	bne.n	800823c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800818c:	2301      	movs	r3, #1
 800818e:	e208      	b.n	80085a2 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008198:	d106      	bne.n	80081a8 <HAL_RCC_OscConfig+0x74>
 800819a:	4b91      	ldr	r3, [pc, #580]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	4a90      	ldr	r2, [pc, #576]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 80081a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80081a4:	6013      	str	r3, [r2, #0]
 80081a6:	e01d      	b.n	80081e4 <HAL_RCC_OscConfig+0xb0>
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	685b      	ldr	r3, [r3, #4]
 80081ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80081b0:	d10c      	bne.n	80081cc <HAL_RCC_OscConfig+0x98>
 80081b2:	4b8b      	ldr	r3, [pc, #556]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4a8a      	ldr	r2, [pc, #552]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 80081b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80081bc:	6013      	str	r3, [r2, #0]
 80081be:	4b88      	ldr	r3, [pc, #544]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a87      	ldr	r2, [pc, #540]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 80081c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80081c8:	6013      	str	r3, [r2, #0]
 80081ca:	e00b      	b.n	80081e4 <HAL_RCC_OscConfig+0xb0>
 80081cc:	4b84      	ldr	r3, [pc, #528]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4a83      	ldr	r2, [pc, #524]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 80081d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80081d6:	6013      	str	r3, [r2, #0]
 80081d8:	4b81      	ldr	r3, [pc, #516]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a80      	ldr	r2, [pc, #512]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 80081de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80081e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	685b      	ldr	r3, [r3, #4]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d013      	beq.n	8008214 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80081ec:	f7fc fa04 	bl	80045f8 <HAL_GetTick>
 80081f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081f2:	e008      	b.n	8008206 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80081f4:	f7fc fa00 	bl	80045f8 <HAL_GetTick>
 80081f8:	4602      	mov	r2, r0
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	1ad3      	subs	r3, r2, r3
 80081fe:	2b64      	cmp	r3, #100	; 0x64
 8008200:	d901      	bls.n	8008206 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008202:	2303      	movs	r3, #3
 8008204:	e1cd      	b.n	80085a2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008206:	4b76      	ldr	r3, [pc, #472]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800820e:	2b00      	cmp	r3, #0
 8008210:	d0f0      	beq.n	80081f4 <HAL_RCC_OscConfig+0xc0>
 8008212:	e014      	b.n	800823e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008214:	f7fc f9f0 	bl	80045f8 <HAL_GetTick>
 8008218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800821a:	e008      	b.n	800822e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800821c:	f7fc f9ec 	bl	80045f8 <HAL_GetTick>
 8008220:	4602      	mov	r2, r0
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	1ad3      	subs	r3, r2, r3
 8008226:	2b64      	cmp	r3, #100	; 0x64
 8008228:	d901      	bls.n	800822e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800822a:	2303      	movs	r3, #3
 800822c:	e1b9      	b.n	80085a2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800822e:	4b6c      	ldr	r3, [pc, #432]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008236:	2b00      	cmp	r3, #0
 8008238:	d1f0      	bne.n	800821c <HAL_RCC_OscConfig+0xe8>
 800823a:	e000      	b.n	800823e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800823c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f003 0302 	and.w	r3, r3, #2
 8008246:	2b00      	cmp	r3, #0
 8008248:	d063      	beq.n	8008312 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800824a:	4b65      	ldr	r3, [pc, #404]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 800824c:	689b      	ldr	r3, [r3, #8]
 800824e:	f003 030c 	and.w	r3, r3, #12
 8008252:	2b00      	cmp	r3, #0
 8008254:	d00b      	beq.n	800826e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008256:	4b62      	ldr	r3, [pc, #392]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 8008258:	689b      	ldr	r3, [r3, #8]
 800825a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800825e:	2b08      	cmp	r3, #8
 8008260:	d11c      	bne.n	800829c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008262:	4b5f      	ldr	r3, [pc, #380]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 8008264:	685b      	ldr	r3, [r3, #4]
 8008266:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800826a:	2b00      	cmp	r3, #0
 800826c:	d116      	bne.n	800829c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800826e:	4b5c      	ldr	r3, [pc, #368]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f003 0302 	and.w	r3, r3, #2
 8008276:	2b00      	cmp	r3, #0
 8008278:	d005      	beq.n	8008286 <HAL_RCC_OscConfig+0x152>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	68db      	ldr	r3, [r3, #12]
 800827e:	2b01      	cmp	r3, #1
 8008280:	d001      	beq.n	8008286 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008282:	2301      	movs	r3, #1
 8008284:	e18d      	b.n	80085a2 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008286:	4b56      	ldr	r3, [pc, #344]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	691b      	ldr	r3, [r3, #16]
 8008292:	00db      	lsls	r3, r3, #3
 8008294:	4952      	ldr	r1, [pc, #328]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 8008296:	4313      	orrs	r3, r2
 8008298:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800829a:	e03a      	b.n	8008312 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	68db      	ldr	r3, [r3, #12]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d020      	beq.n	80082e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80082a4:	4b4f      	ldr	r3, [pc, #316]	; (80083e4 <HAL_RCC_OscConfig+0x2b0>)
 80082a6:	2201      	movs	r2, #1
 80082a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082aa:	f7fc f9a5 	bl	80045f8 <HAL_GetTick>
 80082ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082b0:	e008      	b.n	80082c4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80082b2:	f7fc f9a1 	bl	80045f8 <HAL_GetTick>
 80082b6:	4602      	mov	r2, r0
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	1ad3      	subs	r3, r2, r3
 80082bc:	2b02      	cmp	r3, #2
 80082be:	d901      	bls.n	80082c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80082c0:	2303      	movs	r3, #3
 80082c2:	e16e      	b.n	80085a2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082c4:	4b46      	ldr	r3, [pc, #280]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f003 0302 	and.w	r3, r3, #2
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d0f0      	beq.n	80082b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082d0:	4b43      	ldr	r3, [pc, #268]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	691b      	ldr	r3, [r3, #16]
 80082dc:	00db      	lsls	r3, r3, #3
 80082de:	4940      	ldr	r1, [pc, #256]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 80082e0:	4313      	orrs	r3, r2
 80082e2:	600b      	str	r3, [r1, #0]
 80082e4:	e015      	b.n	8008312 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80082e6:	4b3f      	ldr	r3, [pc, #252]	; (80083e4 <HAL_RCC_OscConfig+0x2b0>)
 80082e8:	2200      	movs	r2, #0
 80082ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082ec:	f7fc f984 	bl	80045f8 <HAL_GetTick>
 80082f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082f2:	e008      	b.n	8008306 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80082f4:	f7fc f980 	bl	80045f8 <HAL_GetTick>
 80082f8:	4602      	mov	r2, r0
 80082fa:	693b      	ldr	r3, [r7, #16]
 80082fc:	1ad3      	subs	r3, r2, r3
 80082fe:	2b02      	cmp	r3, #2
 8008300:	d901      	bls.n	8008306 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008302:	2303      	movs	r3, #3
 8008304:	e14d      	b.n	80085a2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008306:	4b36      	ldr	r3, [pc, #216]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f003 0302 	and.w	r3, r3, #2
 800830e:	2b00      	cmp	r3, #0
 8008310:	d1f0      	bne.n	80082f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f003 0308 	and.w	r3, r3, #8
 800831a:	2b00      	cmp	r3, #0
 800831c:	d030      	beq.n	8008380 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	695b      	ldr	r3, [r3, #20]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d016      	beq.n	8008354 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008326:	4b30      	ldr	r3, [pc, #192]	; (80083e8 <HAL_RCC_OscConfig+0x2b4>)
 8008328:	2201      	movs	r2, #1
 800832a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800832c:	f7fc f964 	bl	80045f8 <HAL_GetTick>
 8008330:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008332:	e008      	b.n	8008346 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008334:	f7fc f960 	bl	80045f8 <HAL_GetTick>
 8008338:	4602      	mov	r2, r0
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	1ad3      	subs	r3, r2, r3
 800833e:	2b02      	cmp	r3, #2
 8008340:	d901      	bls.n	8008346 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008342:	2303      	movs	r3, #3
 8008344:	e12d      	b.n	80085a2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008346:	4b26      	ldr	r3, [pc, #152]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 8008348:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800834a:	f003 0302 	and.w	r3, r3, #2
 800834e:	2b00      	cmp	r3, #0
 8008350:	d0f0      	beq.n	8008334 <HAL_RCC_OscConfig+0x200>
 8008352:	e015      	b.n	8008380 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008354:	4b24      	ldr	r3, [pc, #144]	; (80083e8 <HAL_RCC_OscConfig+0x2b4>)
 8008356:	2200      	movs	r2, #0
 8008358:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800835a:	f7fc f94d 	bl	80045f8 <HAL_GetTick>
 800835e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008360:	e008      	b.n	8008374 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008362:	f7fc f949 	bl	80045f8 <HAL_GetTick>
 8008366:	4602      	mov	r2, r0
 8008368:	693b      	ldr	r3, [r7, #16]
 800836a:	1ad3      	subs	r3, r2, r3
 800836c:	2b02      	cmp	r3, #2
 800836e:	d901      	bls.n	8008374 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008370:	2303      	movs	r3, #3
 8008372:	e116      	b.n	80085a2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008374:	4b1a      	ldr	r3, [pc, #104]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 8008376:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008378:	f003 0302 	and.w	r3, r3, #2
 800837c:	2b00      	cmp	r3, #0
 800837e:	d1f0      	bne.n	8008362 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f003 0304 	and.w	r3, r3, #4
 8008388:	2b00      	cmp	r3, #0
 800838a:	f000 80a0 	beq.w	80084ce <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800838e:	2300      	movs	r3, #0
 8008390:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008392:	4b13      	ldr	r3, [pc, #76]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 8008394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008396:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800839a:	2b00      	cmp	r3, #0
 800839c:	d10f      	bne.n	80083be <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800839e:	2300      	movs	r3, #0
 80083a0:	60fb      	str	r3, [r7, #12]
 80083a2:	4b0f      	ldr	r3, [pc, #60]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 80083a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083a6:	4a0e      	ldr	r2, [pc, #56]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 80083a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80083ac:	6413      	str	r3, [r2, #64]	; 0x40
 80083ae:	4b0c      	ldr	r3, [pc, #48]	; (80083e0 <HAL_RCC_OscConfig+0x2ac>)
 80083b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80083b6:	60fb      	str	r3, [r7, #12]
 80083b8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80083ba:	2301      	movs	r3, #1
 80083bc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083be:	4b0b      	ldr	r3, [pc, #44]	; (80083ec <HAL_RCC_OscConfig+0x2b8>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d121      	bne.n	800840e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80083ca:	4b08      	ldr	r3, [pc, #32]	; (80083ec <HAL_RCC_OscConfig+0x2b8>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a07      	ldr	r2, [pc, #28]	; (80083ec <HAL_RCC_OscConfig+0x2b8>)
 80083d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80083d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80083d6:	f7fc f90f 	bl	80045f8 <HAL_GetTick>
 80083da:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083dc:	e011      	b.n	8008402 <HAL_RCC_OscConfig+0x2ce>
 80083de:	bf00      	nop
 80083e0:	40023800 	.word	0x40023800
 80083e4:	42470000 	.word	0x42470000
 80083e8:	42470e80 	.word	0x42470e80
 80083ec:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083f0:	f7fc f902 	bl	80045f8 <HAL_GetTick>
 80083f4:	4602      	mov	r2, r0
 80083f6:	693b      	ldr	r3, [r7, #16]
 80083f8:	1ad3      	subs	r3, r2, r3
 80083fa:	2b02      	cmp	r3, #2
 80083fc:	d901      	bls.n	8008402 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80083fe:	2303      	movs	r3, #3
 8008400:	e0cf      	b.n	80085a2 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008402:	4b6a      	ldr	r3, [pc, #424]	; (80085ac <HAL_RCC_OscConfig+0x478>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800840a:	2b00      	cmp	r3, #0
 800840c:	d0f0      	beq.n	80083f0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	689b      	ldr	r3, [r3, #8]
 8008412:	2b01      	cmp	r3, #1
 8008414:	d106      	bne.n	8008424 <HAL_RCC_OscConfig+0x2f0>
 8008416:	4b66      	ldr	r3, [pc, #408]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 8008418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800841a:	4a65      	ldr	r2, [pc, #404]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 800841c:	f043 0301 	orr.w	r3, r3, #1
 8008420:	6713      	str	r3, [r2, #112]	; 0x70
 8008422:	e01c      	b.n	800845e <HAL_RCC_OscConfig+0x32a>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	689b      	ldr	r3, [r3, #8]
 8008428:	2b05      	cmp	r3, #5
 800842a:	d10c      	bne.n	8008446 <HAL_RCC_OscConfig+0x312>
 800842c:	4b60      	ldr	r3, [pc, #384]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 800842e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008430:	4a5f      	ldr	r2, [pc, #380]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 8008432:	f043 0304 	orr.w	r3, r3, #4
 8008436:	6713      	str	r3, [r2, #112]	; 0x70
 8008438:	4b5d      	ldr	r3, [pc, #372]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 800843a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800843c:	4a5c      	ldr	r2, [pc, #368]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 800843e:	f043 0301 	orr.w	r3, r3, #1
 8008442:	6713      	str	r3, [r2, #112]	; 0x70
 8008444:	e00b      	b.n	800845e <HAL_RCC_OscConfig+0x32a>
 8008446:	4b5a      	ldr	r3, [pc, #360]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 8008448:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800844a:	4a59      	ldr	r2, [pc, #356]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 800844c:	f023 0301 	bic.w	r3, r3, #1
 8008450:	6713      	str	r3, [r2, #112]	; 0x70
 8008452:	4b57      	ldr	r3, [pc, #348]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 8008454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008456:	4a56      	ldr	r2, [pc, #344]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 8008458:	f023 0304 	bic.w	r3, r3, #4
 800845c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	689b      	ldr	r3, [r3, #8]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d015      	beq.n	8008492 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008466:	f7fc f8c7 	bl	80045f8 <HAL_GetTick>
 800846a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800846c:	e00a      	b.n	8008484 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800846e:	f7fc f8c3 	bl	80045f8 <HAL_GetTick>
 8008472:	4602      	mov	r2, r0
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	1ad3      	subs	r3, r2, r3
 8008478:	f241 3288 	movw	r2, #5000	; 0x1388
 800847c:	4293      	cmp	r3, r2
 800847e:	d901      	bls.n	8008484 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8008480:	2303      	movs	r3, #3
 8008482:	e08e      	b.n	80085a2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008484:	4b4a      	ldr	r3, [pc, #296]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 8008486:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008488:	f003 0302 	and.w	r3, r3, #2
 800848c:	2b00      	cmp	r3, #0
 800848e:	d0ee      	beq.n	800846e <HAL_RCC_OscConfig+0x33a>
 8008490:	e014      	b.n	80084bc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008492:	f7fc f8b1 	bl	80045f8 <HAL_GetTick>
 8008496:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008498:	e00a      	b.n	80084b0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800849a:	f7fc f8ad 	bl	80045f8 <HAL_GetTick>
 800849e:	4602      	mov	r2, r0
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	1ad3      	subs	r3, r2, r3
 80084a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80084a8:	4293      	cmp	r3, r2
 80084aa:	d901      	bls.n	80084b0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80084ac:	2303      	movs	r3, #3
 80084ae:	e078      	b.n	80085a2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80084b0:	4b3f      	ldr	r3, [pc, #252]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 80084b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084b4:	f003 0302 	and.w	r3, r3, #2
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d1ee      	bne.n	800849a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80084bc:	7dfb      	ldrb	r3, [r7, #23]
 80084be:	2b01      	cmp	r3, #1
 80084c0:	d105      	bne.n	80084ce <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80084c2:	4b3b      	ldr	r3, [pc, #236]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 80084c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084c6:	4a3a      	ldr	r2, [pc, #232]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 80084c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80084cc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	699b      	ldr	r3, [r3, #24]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d064      	beq.n	80085a0 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80084d6:	4b36      	ldr	r3, [pc, #216]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 80084d8:	689b      	ldr	r3, [r3, #8]
 80084da:	f003 030c 	and.w	r3, r3, #12
 80084de:	2b08      	cmp	r3, #8
 80084e0:	d05c      	beq.n	800859c <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	699b      	ldr	r3, [r3, #24]
 80084e6:	2b02      	cmp	r3, #2
 80084e8:	d141      	bne.n	800856e <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80084ea:	4b32      	ldr	r3, [pc, #200]	; (80085b4 <HAL_RCC_OscConfig+0x480>)
 80084ec:	2200      	movs	r2, #0
 80084ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084f0:	f7fc f882 	bl	80045f8 <HAL_GetTick>
 80084f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084f6:	e008      	b.n	800850a <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80084f8:	f7fc f87e 	bl	80045f8 <HAL_GetTick>
 80084fc:	4602      	mov	r2, r0
 80084fe:	693b      	ldr	r3, [r7, #16]
 8008500:	1ad3      	subs	r3, r2, r3
 8008502:	2b02      	cmp	r3, #2
 8008504:	d901      	bls.n	800850a <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8008506:	2303      	movs	r3, #3
 8008508:	e04b      	b.n	80085a2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800850a:	4b29      	ldr	r3, [pc, #164]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008512:	2b00      	cmp	r3, #0
 8008514:	d1f0      	bne.n	80084f8 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	69da      	ldr	r2, [r3, #28]
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6a1b      	ldr	r3, [r3, #32]
 800851e:	431a      	orrs	r2, r3
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008524:	019b      	lsls	r3, r3, #6
 8008526:	431a      	orrs	r2, r3
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800852c:	085b      	lsrs	r3, r3, #1
 800852e:	3b01      	subs	r3, #1
 8008530:	041b      	lsls	r3, r3, #16
 8008532:	431a      	orrs	r2, r3
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008538:	061b      	lsls	r3, r3, #24
 800853a:	491d      	ldr	r1, [pc, #116]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 800853c:	4313      	orrs	r3, r2
 800853e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008540:	4b1c      	ldr	r3, [pc, #112]	; (80085b4 <HAL_RCC_OscConfig+0x480>)
 8008542:	2201      	movs	r2, #1
 8008544:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008546:	f7fc f857 	bl	80045f8 <HAL_GetTick>
 800854a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800854c:	e008      	b.n	8008560 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800854e:	f7fc f853 	bl	80045f8 <HAL_GetTick>
 8008552:	4602      	mov	r2, r0
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	1ad3      	subs	r3, r2, r3
 8008558:	2b02      	cmp	r3, #2
 800855a:	d901      	bls.n	8008560 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800855c:	2303      	movs	r3, #3
 800855e:	e020      	b.n	80085a2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008560:	4b13      	ldr	r3, [pc, #76]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008568:	2b00      	cmp	r3, #0
 800856a:	d0f0      	beq.n	800854e <HAL_RCC_OscConfig+0x41a>
 800856c:	e018      	b.n	80085a0 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800856e:	4b11      	ldr	r3, [pc, #68]	; (80085b4 <HAL_RCC_OscConfig+0x480>)
 8008570:	2200      	movs	r2, #0
 8008572:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008574:	f7fc f840 	bl	80045f8 <HAL_GetTick>
 8008578:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800857a:	e008      	b.n	800858e <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800857c:	f7fc f83c 	bl	80045f8 <HAL_GetTick>
 8008580:	4602      	mov	r2, r0
 8008582:	693b      	ldr	r3, [r7, #16]
 8008584:	1ad3      	subs	r3, r2, r3
 8008586:	2b02      	cmp	r3, #2
 8008588:	d901      	bls.n	800858e <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800858a:	2303      	movs	r3, #3
 800858c:	e009      	b.n	80085a2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800858e:	4b08      	ldr	r3, [pc, #32]	; (80085b0 <HAL_RCC_OscConfig+0x47c>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008596:	2b00      	cmp	r3, #0
 8008598:	d1f0      	bne.n	800857c <HAL_RCC_OscConfig+0x448>
 800859a:	e001      	b.n	80085a0 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800859c:	2301      	movs	r3, #1
 800859e:	e000      	b.n	80085a2 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80085a0:	2300      	movs	r3, #0
}
 80085a2:	4618      	mov	r0, r3
 80085a4:	3718      	adds	r7, #24
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bd80      	pop	{r7, pc}
 80085aa:	bf00      	nop
 80085ac:	40007000 	.word	0x40007000
 80085b0:	40023800 	.word	0x40023800
 80085b4:	42470060 	.word	0x42470060

080085b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b084      	sub	sp, #16
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
 80085c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d101      	bne.n	80085cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80085c8:	2301      	movs	r3, #1
 80085ca:	e0ca      	b.n	8008762 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80085cc:	4b67      	ldr	r3, [pc, #412]	; (800876c <HAL_RCC_ClockConfig+0x1b4>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	f003 030f 	and.w	r3, r3, #15
 80085d4:	683a      	ldr	r2, [r7, #0]
 80085d6:	429a      	cmp	r2, r3
 80085d8:	d90c      	bls.n	80085f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80085da:	4b64      	ldr	r3, [pc, #400]	; (800876c <HAL_RCC_ClockConfig+0x1b4>)
 80085dc:	683a      	ldr	r2, [r7, #0]
 80085de:	b2d2      	uxtb	r2, r2
 80085e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80085e2:	4b62      	ldr	r3, [pc, #392]	; (800876c <HAL_RCC_ClockConfig+0x1b4>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f003 030f 	and.w	r3, r3, #15
 80085ea:	683a      	ldr	r2, [r7, #0]
 80085ec:	429a      	cmp	r2, r3
 80085ee:	d001      	beq.n	80085f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80085f0:	2301      	movs	r3, #1
 80085f2:	e0b6      	b.n	8008762 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	f003 0302 	and.w	r3, r3, #2
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d020      	beq.n	8008642 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f003 0304 	and.w	r3, r3, #4
 8008608:	2b00      	cmp	r3, #0
 800860a:	d005      	beq.n	8008618 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800860c:	4b58      	ldr	r3, [pc, #352]	; (8008770 <HAL_RCC_ClockConfig+0x1b8>)
 800860e:	689b      	ldr	r3, [r3, #8]
 8008610:	4a57      	ldr	r2, [pc, #348]	; (8008770 <HAL_RCC_ClockConfig+0x1b8>)
 8008612:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008616:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f003 0308 	and.w	r3, r3, #8
 8008620:	2b00      	cmp	r3, #0
 8008622:	d005      	beq.n	8008630 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008624:	4b52      	ldr	r3, [pc, #328]	; (8008770 <HAL_RCC_ClockConfig+0x1b8>)
 8008626:	689b      	ldr	r3, [r3, #8]
 8008628:	4a51      	ldr	r2, [pc, #324]	; (8008770 <HAL_RCC_ClockConfig+0x1b8>)
 800862a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800862e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008630:	4b4f      	ldr	r3, [pc, #316]	; (8008770 <HAL_RCC_ClockConfig+0x1b8>)
 8008632:	689b      	ldr	r3, [r3, #8]
 8008634:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	689b      	ldr	r3, [r3, #8]
 800863c:	494c      	ldr	r1, [pc, #304]	; (8008770 <HAL_RCC_ClockConfig+0x1b8>)
 800863e:	4313      	orrs	r3, r2
 8008640:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f003 0301 	and.w	r3, r3, #1
 800864a:	2b00      	cmp	r3, #0
 800864c:	d044      	beq.n	80086d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	685b      	ldr	r3, [r3, #4]
 8008652:	2b01      	cmp	r3, #1
 8008654:	d107      	bne.n	8008666 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008656:	4b46      	ldr	r3, [pc, #280]	; (8008770 <HAL_RCC_ClockConfig+0x1b8>)
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800865e:	2b00      	cmp	r3, #0
 8008660:	d119      	bne.n	8008696 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008662:	2301      	movs	r3, #1
 8008664:	e07d      	b.n	8008762 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	685b      	ldr	r3, [r3, #4]
 800866a:	2b02      	cmp	r3, #2
 800866c:	d003      	beq.n	8008676 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008672:	2b03      	cmp	r3, #3
 8008674:	d107      	bne.n	8008686 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008676:	4b3e      	ldr	r3, [pc, #248]	; (8008770 <HAL_RCC_ClockConfig+0x1b8>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800867e:	2b00      	cmp	r3, #0
 8008680:	d109      	bne.n	8008696 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008682:	2301      	movs	r3, #1
 8008684:	e06d      	b.n	8008762 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008686:	4b3a      	ldr	r3, [pc, #232]	; (8008770 <HAL_RCC_ClockConfig+0x1b8>)
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f003 0302 	and.w	r3, r3, #2
 800868e:	2b00      	cmp	r3, #0
 8008690:	d101      	bne.n	8008696 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008692:	2301      	movs	r3, #1
 8008694:	e065      	b.n	8008762 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008696:	4b36      	ldr	r3, [pc, #216]	; (8008770 <HAL_RCC_ClockConfig+0x1b8>)
 8008698:	689b      	ldr	r3, [r3, #8]
 800869a:	f023 0203 	bic.w	r2, r3, #3
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	4933      	ldr	r1, [pc, #204]	; (8008770 <HAL_RCC_ClockConfig+0x1b8>)
 80086a4:	4313      	orrs	r3, r2
 80086a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80086a8:	f7fb ffa6 	bl	80045f8 <HAL_GetTick>
 80086ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80086ae:	e00a      	b.n	80086c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80086b0:	f7fb ffa2 	bl	80045f8 <HAL_GetTick>
 80086b4:	4602      	mov	r2, r0
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	1ad3      	subs	r3, r2, r3
 80086ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80086be:	4293      	cmp	r3, r2
 80086c0:	d901      	bls.n	80086c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80086c2:	2303      	movs	r3, #3
 80086c4:	e04d      	b.n	8008762 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80086c6:	4b2a      	ldr	r3, [pc, #168]	; (8008770 <HAL_RCC_ClockConfig+0x1b8>)
 80086c8:	689b      	ldr	r3, [r3, #8]
 80086ca:	f003 020c 	and.w	r2, r3, #12
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	685b      	ldr	r3, [r3, #4]
 80086d2:	009b      	lsls	r3, r3, #2
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d1eb      	bne.n	80086b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80086d8:	4b24      	ldr	r3, [pc, #144]	; (800876c <HAL_RCC_ClockConfig+0x1b4>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f003 030f 	and.w	r3, r3, #15
 80086e0:	683a      	ldr	r2, [r7, #0]
 80086e2:	429a      	cmp	r2, r3
 80086e4:	d20c      	bcs.n	8008700 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80086e6:	4b21      	ldr	r3, [pc, #132]	; (800876c <HAL_RCC_ClockConfig+0x1b4>)
 80086e8:	683a      	ldr	r2, [r7, #0]
 80086ea:	b2d2      	uxtb	r2, r2
 80086ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80086ee:	4b1f      	ldr	r3, [pc, #124]	; (800876c <HAL_RCC_ClockConfig+0x1b4>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f003 030f 	and.w	r3, r3, #15
 80086f6:	683a      	ldr	r2, [r7, #0]
 80086f8:	429a      	cmp	r2, r3
 80086fa:	d001      	beq.n	8008700 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80086fc:	2301      	movs	r3, #1
 80086fe:	e030      	b.n	8008762 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f003 0304 	and.w	r3, r3, #4
 8008708:	2b00      	cmp	r3, #0
 800870a:	d008      	beq.n	800871e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800870c:	4b18      	ldr	r3, [pc, #96]	; (8008770 <HAL_RCC_ClockConfig+0x1b8>)
 800870e:	689b      	ldr	r3, [r3, #8]
 8008710:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	68db      	ldr	r3, [r3, #12]
 8008718:	4915      	ldr	r1, [pc, #84]	; (8008770 <HAL_RCC_ClockConfig+0x1b8>)
 800871a:	4313      	orrs	r3, r2
 800871c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f003 0308 	and.w	r3, r3, #8
 8008726:	2b00      	cmp	r3, #0
 8008728:	d009      	beq.n	800873e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800872a:	4b11      	ldr	r3, [pc, #68]	; (8008770 <HAL_RCC_ClockConfig+0x1b8>)
 800872c:	689b      	ldr	r3, [r3, #8]
 800872e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	691b      	ldr	r3, [r3, #16]
 8008736:	00db      	lsls	r3, r3, #3
 8008738:	490d      	ldr	r1, [pc, #52]	; (8008770 <HAL_RCC_ClockConfig+0x1b8>)
 800873a:	4313      	orrs	r3, r2
 800873c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800873e:	f000 f81d 	bl	800877c <HAL_RCC_GetSysClockFreq>
 8008742:	4601      	mov	r1, r0
 8008744:	4b0a      	ldr	r3, [pc, #40]	; (8008770 <HAL_RCC_ClockConfig+0x1b8>)
 8008746:	689b      	ldr	r3, [r3, #8]
 8008748:	091b      	lsrs	r3, r3, #4
 800874a:	f003 030f 	and.w	r3, r3, #15
 800874e:	4a09      	ldr	r2, [pc, #36]	; (8008774 <HAL_RCC_ClockConfig+0x1bc>)
 8008750:	5cd3      	ldrb	r3, [r2, r3]
 8008752:	fa21 f303 	lsr.w	r3, r1, r3
 8008756:	4a08      	ldr	r2, [pc, #32]	; (8008778 <HAL_RCC_ClockConfig+0x1c0>)
 8008758:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800875a:	2000      	movs	r0, #0
 800875c:	f7fb ff08 	bl	8004570 <HAL_InitTick>

  return HAL_OK;
 8008760:	2300      	movs	r3, #0
}
 8008762:	4618      	mov	r0, r3
 8008764:	3710      	adds	r7, #16
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}
 800876a:	bf00      	nop
 800876c:	40023c00 	.word	0x40023c00
 8008770:	40023800 	.word	0x40023800
 8008774:	0800afc8 	.word	0x0800afc8
 8008778:	20000014 	.word	0x20000014

0800877c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800877c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800877e:	b085      	sub	sp, #20
 8008780:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008782:	2300      	movs	r3, #0
 8008784:	607b      	str	r3, [r7, #4]
 8008786:	2300      	movs	r3, #0
 8008788:	60fb      	str	r3, [r7, #12]
 800878a:	2300      	movs	r3, #0
 800878c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800878e:	2300      	movs	r3, #0
 8008790:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008792:	4b63      	ldr	r3, [pc, #396]	; (8008920 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008794:	689b      	ldr	r3, [r3, #8]
 8008796:	f003 030c 	and.w	r3, r3, #12
 800879a:	2b04      	cmp	r3, #4
 800879c:	d007      	beq.n	80087ae <HAL_RCC_GetSysClockFreq+0x32>
 800879e:	2b08      	cmp	r3, #8
 80087a0:	d008      	beq.n	80087b4 <HAL_RCC_GetSysClockFreq+0x38>
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	f040 80b4 	bne.w	8008910 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80087a8:	4b5e      	ldr	r3, [pc, #376]	; (8008924 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80087aa:	60bb      	str	r3, [r7, #8]
       break;
 80087ac:	e0b3      	b.n	8008916 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80087ae:	4b5e      	ldr	r3, [pc, #376]	; (8008928 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80087b0:	60bb      	str	r3, [r7, #8]
      break;
 80087b2:	e0b0      	b.n	8008916 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80087b4:	4b5a      	ldr	r3, [pc, #360]	; (8008920 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80087bc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80087be:	4b58      	ldr	r3, [pc, #352]	; (8008920 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d04a      	beq.n	8008860 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80087ca:	4b55      	ldr	r3, [pc, #340]	; (8008920 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80087cc:	685b      	ldr	r3, [r3, #4]
 80087ce:	099b      	lsrs	r3, r3, #6
 80087d0:	f04f 0400 	mov.w	r4, #0
 80087d4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80087d8:	f04f 0200 	mov.w	r2, #0
 80087dc:	ea03 0501 	and.w	r5, r3, r1
 80087e0:	ea04 0602 	and.w	r6, r4, r2
 80087e4:	4629      	mov	r1, r5
 80087e6:	4632      	mov	r2, r6
 80087e8:	f04f 0300 	mov.w	r3, #0
 80087ec:	f04f 0400 	mov.w	r4, #0
 80087f0:	0154      	lsls	r4, r2, #5
 80087f2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80087f6:	014b      	lsls	r3, r1, #5
 80087f8:	4619      	mov	r1, r3
 80087fa:	4622      	mov	r2, r4
 80087fc:	1b49      	subs	r1, r1, r5
 80087fe:	eb62 0206 	sbc.w	r2, r2, r6
 8008802:	f04f 0300 	mov.w	r3, #0
 8008806:	f04f 0400 	mov.w	r4, #0
 800880a:	0194      	lsls	r4, r2, #6
 800880c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008810:	018b      	lsls	r3, r1, #6
 8008812:	1a5b      	subs	r3, r3, r1
 8008814:	eb64 0402 	sbc.w	r4, r4, r2
 8008818:	f04f 0100 	mov.w	r1, #0
 800881c:	f04f 0200 	mov.w	r2, #0
 8008820:	00e2      	lsls	r2, r4, #3
 8008822:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008826:	00d9      	lsls	r1, r3, #3
 8008828:	460b      	mov	r3, r1
 800882a:	4614      	mov	r4, r2
 800882c:	195b      	adds	r3, r3, r5
 800882e:	eb44 0406 	adc.w	r4, r4, r6
 8008832:	f04f 0100 	mov.w	r1, #0
 8008836:	f04f 0200 	mov.w	r2, #0
 800883a:	0262      	lsls	r2, r4, #9
 800883c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8008840:	0259      	lsls	r1, r3, #9
 8008842:	460b      	mov	r3, r1
 8008844:	4614      	mov	r4, r2
 8008846:	4618      	mov	r0, r3
 8008848:	4621      	mov	r1, r4
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f04f 0400 	mov.w	r4, #0
 8008850:	461a      	mov	r2, r3
 8008852:	4623      	mov	r3, r4
 8008854:	f7f7 fcc0 	bl	80001d8 <__aeabi_uldivmod>
 8008858:	4603      	mov	r3, r0
 800885a:	460c      	mov	r4, r1
 800885c:	60fb      	str	r3, [r7, #12]
 800885e:	e049      	b.n	80088f4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008860:	4b2f      	ldr	r3, [pc, #188]	; (8008920 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008862:	685b      	ldr	r3, [r3, #4]
 8008864:	099b      	lsrs	r3, r3, #6
 8008866:	f04f 0400 	mov.w	r4, #0
 800886a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800886e:	f04f 0200 	mov.w	r2, #0
 8008872:	ea03 0501 	and.w	r5, r3, r1
 8008876:	ea04 0602 	and.w	r6, r4, r2
 800887a:	4629      	mov	r1, r5
 800887c:	4632      	mov	r2, r6
 800887e:	f04f 0300 	mov.w	r3, #0
 8008882:	f04f 0400 	mov.w	r4, #0
 8008886:	0154      	lsls	r4, r2, #5
 8008888:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800888c:	014b      	lsls	r3, r1, #5
 800888e:	4619      	mov	r1, r3
 8008890:	4622      	mov	r2, r4
 8008892:	1b49      	subs	r1, r1, r5
 8008894:	eb62 0206 	sbc.w	r2, r2, r6
 8008898:	f04f 0300 	mov.w	r3, #0
 800889c:	f04f 0400 	mov.w	r4, #0
 80088a0:	0194      	lsls	r4, r2, #6
 80088a2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80088a6:	018b      	lsls	r3, r1, #6
 80088a8:	1a5b      	subs	r3, r3, r1
 80088aa:	eb64 0402 	sbc.w	r4, r4, r2
 80088ae:	f04f 0100 	mov.w	r1, #0
 80088b2:	f04f 0200 	mov.w	r2, #0
 80088b6:	00e2      	lsls	r2, r4, #3
 80088b8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80088bc:	00d9      	lsls	r1, r3, #3
 80088be:	460b      	mov	r3, r1
 80088c0:	4614      	mov	r4, r2
 80088c2:	195b      	adds	r3, r3, r5
 80088c4:	eb44 0406 	adc.w	r4, r4, r6
 80088c8:	f04f 0100 	mov.w	r1, #0
 80088cc:	f04f 0200 	mov.w	r2, #0
 80088d0:	02a2      	lsls	r2, r4, #10
 80088d2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80088d6:	0299      	lsls	r1, r3, #10
 80088d8:	460b      	mov	r3, r1
 80088da:	4614      	mov	r4, r2
 80088dc:	4618      	mov	r0, r3
 80088de:	4621      	mov	r1, r4
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	f04f 0400 	mov.w	r4, #0
 80088e6:	461a      	mov	r2, r3
 80088e8:	4623      	mov	r3, r4
 80088ea:	f7f7 fc75 	bl	80001d8 <__aeabi_uldivmod>
 80088ee:	4603      	mov	r3, r0
 80088f0:	460c      	mov	r4, r1
 80088f2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80088f4:	4b0a      	ldr	r3, [pc, #40]	; (8008920 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	0c1b      	lsrs	r3, r3, #16
 80088fa:	f003 0303 	and.w	r3, r3, #3
 80088fe:	3301      	adds	r3, #1
 8008900:	005b      	lsls	r3, r3, #1
 8008902:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8008904:	68fa      	ldr	r2, [r7, #12]
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	fbb2 f3f3 	udiv	r3, r2, r3
 800890c:	60bb      	str	r3, [r7, #8]
      break;
 800890e:	e002      	b.n	8008916 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008910:	4b04      	ldr	r3, [pc, #16]	; (8008924 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008912:	60bb      	str	r3, [r7, #8]
      break;
 8008914:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008916:	68bb      	ldr	r3, [r7, #8]
}
 8008918:	4618      	mov	r0, r3
 800891a:	3714      	adds	r7, #20
 800891c:	46bd      	mov	sp, r7
 800891e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008920:	40023800 	.word	0x40023800
 8008924:	00f42400 	.word	0x00f42400
 8008928:	007a1200 	.word	0x007a1200

0800892c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800892c:	b480      	push	{r7}
 800892e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008930:	4b03      	ldr	r3, [pc, #12]	; (8008940 <HAL_RCC_GetHCLKFreq+0x14>)
 8008932:	681b      	ldr	r3, [r3, #0]
}
 8008934:	4618      	mov	r0, r3
 8008936:	46bd      	mov	sp, r7
 8008938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893c:	4770      	bx	lr
 800893e:	bf00      	nop
 8008940:	20000014 	.word	0x20000014

08008944 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008944:	b580      	push	{r7, lr}
 8008946:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008948:	f7ff fff0 	bl	800892c <HAL_RCC_GetHCLKFreq>
 800894c:	4601      	mov	r1, r0
 800894e:	4b05      	ldr	r3, [pc, #20]	; (8008964 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008950:	689b      	ldr	r3, [r3, #8]
 8008952:	0a9b      	lsrs	r3, r3, #10
 8008954:	f003 0307 	and.w	r3, r3, #7
 8008958:	4a03      	ldr	r2, [pc, #12]	; (8008968 <HAL_RCC_GetPCLK1Freq+0x24>)
 800895a:	5cd3      	ldrb	r3, [r2, r3]
 800895c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008960:	4618      	mov	r0, r3
 8008962:	bd80      	pop	{r7, pc}
 8008964:	40023800 	.word	0x40023800
 8008968:	0800afd8 	.word	0x0800afd8

0800896c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008970:	f7ff ffdc 	bl	800892c <HAL_RCC_GetHCLKFreq>
 8008974:	4601      	mov	r1, r0
 8008976:	4b05      	ldr	r3, [pc, #20]	; (800898c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008978:	689b      	ldr	r3, [r3, #8]
 800897a:	0b5b      	lsrs	r3, r3, #13
 800897c:	f003 0307 	and.w	r3, r3, #7
 8008980:	4a03      	ldr	r2, [pc, #12]	; (8008990 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008982:	5cd3      	ldrb	r3, [r2, r3]
 8008984:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008988:	4618      	mov	r0, r3
 800898a:	bd80      	pop	{r7, pc}
 800898c:	40023800 	.word	0x40023800
 8008990:	0800afd8 	.word	0x0800afd8

08008994 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b082      	sub	sp, #8
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d101      	bne.n	80089a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80089a2:	2301      	movs	r3, #1
 80089a4:	e056      	b.n	8008a54 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2200      	movs	r2, #0
 80089aa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80089b2:	b2db      	uxtb	r3, r3
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d106      	bne.n	80089c6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2200      	movs	r2, #0
 80089bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f7fb fad3 	bl	8003f6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2202      	movs	r2, #2
 80089ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	681a      	ldr	r2, [r3, #0]
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80089dc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	685a      	ldr	r2, [r3, #4]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	689b      	ldr	r3, [r3, #8]
 80089e6:	431a      	orrs	r2, r3
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	68db      	ldr	r3, [r3, #12]
 80089ec:	431a      	orrs	r2, r3
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	691b      	ldr	r3, [r3, #16]
 80089f2:	431a      	orrs	r2, r3
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	695b      	ldr	r3, [r3, #20]
 80089f8:	431a      	orrs	r2, r3
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	699b      	ldr	r3, [r3, #24]
 80089fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008a02:	431a      	orrs	r2, r3
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	69db      	ldr	r3, [r3, #28]
 8008a08:	431a      	orrs	r2, r3
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6a1b      	ldr	r3, [r3, #32]
 8008a0e:	ea42 0103 	orr.w	r1, r2, r3
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	430a      	orrs	r2, r1
 8008a1c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	699b      	ldr	r3, [r3, #24]
 8008a22:	0c1b      	lsrs	r3, r3, #16
 8008a24:	f003 0104 	and.w	r1, r3, #4
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	430a      	orrs	r2, r1
 8008a32:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	69da      	ldr	r2, [r3, #28]
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008a42:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2200      	movs	r2, #0
 8008a48:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	2201      	movs	r2, #1
 8008a4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008a52:	2300      	movs	r3, #0
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3708      	adds	r7, #8
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}

08008a5c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b088      	sub	sp, #32
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	60f8      	str	r0, [r7, #12]
 8008a64:	60b9      	str	r1, [r7, #8]
 8008a66:	603b      	str	r3, [r7, #0]
 8008a68:	4613      	mov	r3, r2
 8008a6a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008a76:	2b01      	cmp	r3, #1
 8008a78:	d101      	bne.n	8008a7e <HAL_SPI_Transmit+0x22>
 8008a7a:	2302      	movs	r3, #2
 8008a7c:	e11e      	b.n	8008cbc <HAL_SPI_Transmit+0x260>
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	2201      	movs	r2, #1
 8008a82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008a86:	f7fb fdb7 	bl	80045f8 <HAL_GetTick>
 8008a8a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008a8c:	88fb      	ldrh	r3, [r7, #6]
 8008a8e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008a96:	b2db      	uxtb	r3, r3
 8008a98:	2b01      	cmp	r3, #1
 8008a9a:	d002      	beq.n	8008aa2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008a9c:	2302      	movs	r3, #2
 8008a9e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008aa0:	e103      	b.n	8008caa <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d002      	beq.n	8008aae <HAL_SPI_Transmit+0x52>
 8008aa8:	88fb      	ldrh	r3, [r7, #6]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d102      	bne.n	8008ab4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008aae:	2301      	movs	r3, #1
 8008ab0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008ab2:	e0fa      	b.n	8008caa <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	2203      	movs	r2, #3
 8008ab8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	68ba      	ldr	r2, [r7, #8]
 8008ac6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	88fa      	ldrh	r2, [r7, #6]
 8008acc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	88fa      	ldrh	r2, [r7, #6]
 8008ad2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	2200      	movs	r2, #0
 8008ade:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	2200      	movs	r2, #0
 8008aea:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	2200      	movs	r2, #0
 8008af0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	689b      	ldr	r3, [r3, #8]
 8008af6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008afa:	d107      	bne.n	8008b0c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	681a      	ldr	r2, [r3, #0]
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008b0a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b16:	2b40      	cmp	r3, #64	; 0x40
 8008b18:	d007      	beq.n	8008b2a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	681a      	ldr	r2, [r3, #0]
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b28:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	68db      	ldr	r3, [r3, #12]
 8008b2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b32:	d14b      	bne.n	8008bcc <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	685b      	ldr	r3, [r3, #4]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d002      	beq.n	8008b42 <HAL_SPI_Transmit+0xe6>
 8008b3c:	8afb      	ldrh	r3, [r7, #22]
 8008b3e:	2b01      	cmp	r3, #1
 8008b40:	d13e      	bne.n	8008bc0 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b46:	881a      	ldrh	r2, [r3, #0]
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b52:	1c9a      	adds	r2, r3, #2
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008b5c:	b29b      	uxth	r3, r3
 8008b5e:	3b01      	subs	r3, #1
 8008b60:	b29a      	uxth	r2, r3
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008b66:	e02b      	b.n	8008bc0 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	689b      	ldr	r3, [r3, #8]
 8008b6e:	f003 0302 	and.w	r3, r3, #2
 8008b72:	2b02      	cmp	r3, #2
 8008b74:	d112      	bne.n	8008b9c <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b7a:	881a      	ldrh	r2, [r3, #0]
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b86:	1c9a      	adds	r2, r3, #2
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008b90:	b29b      	uxth	r3, r3
 8008b92:	3b01      	subs	r3, #1
 8008b94:	b29a      	uxth	r2, r3
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	86da      	strh	r2, [r3, #54]	; 0x36
 8008b9a:	e011      	b.n	8008bc0 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008b9c:	f7fb fd2c 	bl	80045f8 <HAL_GetTick>
 8008ba0:	4602      	mov	r2, r0
 8008ba2:	69bb      	ldr	r3, [r7, #24]
 8008ba4:	1ad3      	subs	r3, r2, r3
 8008ba6:	683a      	ldr	r2, [r7, #0]
 8008ba8:	429a      	cmp	r2, r3
 8008baa:	d803      	bhi.n	8008bb4 <HAL_SPI_Transmit+0x158>
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bb2:	d102      	bne.n	8008bba <HAL_SPI_Transmit+0x15e>
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d102      	bne.n	8008bc0 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8008bba:	2303      	movs	r3, #3
 8008bbc:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008bbe:	e074      	b.n	8008caa <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008bc4:	b29b      	uxth	r3, r3
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d1ce      	bne.n	8008b68 <HAL_SPI_Transmit+0x10c>
 8008bca:	e04c      	b.n	8008c66 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	685b      	ldr	r3, [r3, #4]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d002      	beq.n	8008bda <HAL_SPI_Transmit+0x17e>
 8008bd4:	8afb      	ldrh	r3, [r7, #22]
 8008bd6:	2b01      	cmp	r3, #1
 8008bd8:	d140      	bne.n	8008c5c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	330c      	adds	r3, #12
 8008be4:	7812      	ldrb	r2, [r2, #0]
 8008be6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bec:	1c5a      	adds	r2, r3, #1
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008bf6:	b29b      	uxth	r3, r3
 8008bf8:	3b01      	subs	r3, #1
 8008bfa:	b29a      	uxth	r2, r3
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008c00:	e02c      	b.n	8008c5c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	689b      	ldr	r3, [r3, #8]
 8008c08:	f003 0302 	and.w	r3, r3, #2
 8008c0c:	2b02      	cmp	r3, #2
 8008c0e:	d113      	bne.n	8008c38 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	330c      	adds	r3, #12
 8008c1a:	7812      	ldrb	r2, [r2, #0]
 8008c1c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c22:	1c5a      	adds	r2, r3, #1
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008c2c:	b29b      	uxth	r3, r3
 8008c2e:	3b01      	subs	r3, #1
 8008c30:	b29a      	uxth	r2, r3
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	86da      	strh	r2, [r3, #54]	; 0x36
 8008c36:	e011      	b.n	8008c5c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c38:	f7fb fcde 	bl	80045f8 <HAL_GetTick>
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	69bb      	ldr	r3, [r7, #24]
 8008c40:	1ad3      	subs	r3, r2, r3
 8008c42:	683a      	ldr	r2, [r7, #0]
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d803      	bhi.n	8008c50 <HAL_SPI_Transmit+0x1f4>
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c4e:	d102      	bne.n	8008c56 <HAL_SPI_Transmit+0x1fa>
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d102      	bne.n	8008c5c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8008c56:	2303      	movs	r3, #3
 8008c58:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008c5a:	e026      	b.n	8008caa <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008c60:	b29b      	uxth	r3, r3
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d1cd      	bne.n	8008c02 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008c66:	69ba      	ldr	r2, [r7, #24]
 8008c68:	6839      	ldr	r1, [r7, #0]
 8008c6a:	68f8      	ldr	r0, [r7, #12]
 8008c6c:	f000 fb62 	bl	8009334 <SPI_EndRxTxTransaction>
 8008c70:	4603      	mov	r3, r0
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d002      	beq.n	8008c7c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	2220      	movs	r2, #32
 8008c7a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	689b      	ldr	r3, [r3, #8]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d10a      	bne.n	8008c9a <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008c84:	2300      	movs	r3, #0
 8008c86:	613b      	str	r3, [r7, #16]
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	68db      	ldr	r3, [r3, #12]
 8008c8e:	613b      	str	r3, [r7, #16]
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	689b      	ldr	r3, [r3, #8]
 8008c96:	613b      	str	r3, [r7, #16]
 8008c98:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d002      	beq.n	8008ca8 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	77fb      	strb	r3, [r7, #31]
 8008ca6:	e000      	b.n	8008caa <HAL_SPI_Transmit+0x24e>
  }

error:
 8008ca8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	2201      	movs	r2, #1
 8008cae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008cba:	7ffb      	ldrb	r3, [r7, #31]
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	3720      	adds	r7, #32
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}

08008cc4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b08c      	sub	sp, #48	; 0x30
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	60f8      	str	r0, [r7, #12]
 8008ccc:	60b9      	str	r1, [r7, #8]
 8008cce:	607a      	str	r2, [r7, #4]
 8008cd0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008ce2:	2b01      	cmp	r3, #1
 8008ce4:	d101      	bne.n	8008cea <HAL_SPI_TransmitReceive+0x26>
 8008ce6:	2302      	movs	r3, #2
 8008ce8:	e18a      	b.n	8009000 <HAL_SPI_TransmitReceive+0x33c>
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	2201      	movs	r2, #1
 8008cee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008cf2:	f7fb fc81 	bl	80045f8 <HAL_GetTick>
 8008cf6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008cfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	685b      	ldr	r3, [r3, #4]
 8008d06:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008d08:	887b      	ldrh	r3, [r7, #2]
 8008d0a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008d0c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	d00f      	beq.n	8008d34 <HAL_SPI_TransmitReceive+0x70>
 8008d14:	69fb      	ldr	r3, [r7, #28]
 8008d16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008d1a:	d107      	bne.n	8008d2c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	689b      	ldr	r3, [r3, #8]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d103      	bne.n	8008d2c <HAL_SPI_TransmitReceive+0x68>
 8008d24:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008d28:	2b04      	cmp	r3, #4
 8008d2a:	d003      	beq.n	8008d34 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008d2c:	2302      	movs	r3, #2
 8008d2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008d32:	e15b      	b.n	8008fec <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d005      	beq.n	8008d46 <HAL_SPI_TransmitReceive+0x82>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d002      	beq.n	8008d46 <HAL_SPI_TransmitReceive+0x82>
 8008d40:	887b      	ldrh	r3, [r7, #2]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d103      	bne.n	8008d4e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008d46:	2301      	movs	r3, #1
 8008d48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008d4c:	e14e      	b.n	8008fec <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008d54:	b2db      	uxtb	r3, r3
 8008d56:	2b04      	cmp	r3, #4
 8008d58:	d003      	beq.n	8008d62 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	2205      	movs	r2, #5
 8008d5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2200      	movs	r2, #0
 8008d66:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	687a      	ldr	r2, [r7, #4]
 8008d6c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	887a      	ldrh	r2, [r7, #2]
 8008d72:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	887a      	ldrh	r2, [r7, #2]
 8008d78:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	68ba      	ldr	r2, [r7, #8]
 8008d7e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	887a      	ldrh	r2, [r7, #2]
 8008d84:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	887a      	ldrh	r2, [r7, #2]
 8008d8a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	2200      	movs	r2, #0
 8008d96:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008da2:	2b40      	cmp	r3, #64	; 0x40
 8008da4:	d007      	beq.n	8008db6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	681a      	ldr	r2, [r3, #0]
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008db4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	68db      	ldr	r3, [r3, #12]
 8008dba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008dbe:	d178      	bne.n	8008eb2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d002      	beq.n	8008dce <HAL_SPI_TransmitReceive+0x10a>
 8008dc8:	8b7b      	ldrh	r3, [r7, #26]
 8008dca:	2b01      	cmp	r3, #1
 8008dcc:	d166      	bne.n	8008e9c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dd2:	881a      	ldrh	r2, [r3, #0]
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dde:	1c9a      	adds	r2, r3, #2
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	3b01      	subs	r3, #1
 8008dec:	b29a      	uxth	r2, r3
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008df2:	e053      	b.n	8008e9c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	689b      	ldr	r3, [r3, #8]
 8008dfa:	f003 0302 	and.w	r3, r3, #2
 8008dfe:	2b02      	cmp	r3, #2
 8008e00:	d11b      	bne.n	8008e3a <HAL_SPI_TransmitReceive+0x176>
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e06:	b29b      	uxth	r3, r3
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d016      	beq.n	8008e3a <HAL_SPI_TransmitReceive+0x176>
 8008e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e0e:	2b01      	cmp	r3, #1
 8008e10:	d113      	bne.n	8008e3a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e16:	881a      	ldrh	r2, [r3, #0]
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e22:	1c9a      	adds	r2, r3, #2
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e2c:	b29b      	uxth	r3, r3
 8008e2e:	3b01      	subs	r3, #1
 8008e30:	b29a      	uxth	r2, r3
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008e36:	2300      	movs	r3, #0
 8008e38:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	689b      	ldr	r3, [r3, #8]
 8008e40:	f003 0301 	and.w	r3, r3, #1
 8008e44:	2b01      	cmp	r3, #1
 8008e46:	d119      	bne.n	8008e7c <HAL_SPI_TransmitReceive+0x1b8>
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e4c:	b29b      	uxth	r3, r3
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d014      	beq.n	8008e7c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	68da      	ldr	r2, [r3, #12]
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e5c:	b292      	uxth	r2, r2
 8008e5e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e64:	1c9a      	adds	r2, r3, #2
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e6e:	b29b      	uxth	r3, r3
 8008e70:	3b01      	subs	r3, #1
 8008e72:	b29a      	uxth	r2, r3
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008e78:	2301      	movs	r3, #1
 8008e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008e7c:	f7fb fbbc 	bl	80045f8 <HAL_GetTick>
 8008e80:	4602      	mov	r2, r0
 8008e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e84:	1ad3      	subs	r3, r2, r3
 8008e86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e88:	429a      	cmp	r2, r3
 8008e8a:	d807      	bhi.n	8008e9c <HAL_SPI_TransmitReceive+0x1d8>
 8008e8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e92:	d003      	beq.n	8008e9c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8008e94:	2303      	movs	r3, #3
 8008e96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008e9a:	e0a7      	b.n	8008fec <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ea0:	b29b      	uxth	r3, r3
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d1a6      	bne.n	8008df4 <HAL_SPI_TransmitReceive+0x130>
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d1a1      	bne.n	8008df4 <HAL_SPI_TransmitReceive+0x130>
 8008eb0:	e07c      	b.n	8008fac <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	685b      	ldr	r3, [r3, #4]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d002      	beq.n	8008ec0 <HAL_SPI_TransmitReceive+0x1fc>
 8008eba:	8b7b      	ldrh	r3, [r7, #26]
 8008ebc:	2b01      	cmp	r3, #1
 8008ebe:	d16b      	bne.n	8008f98 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	330c      	adds	r3, #12
 8008eca:	7812      	ldrb	r2, [r2, #0]
 8008ecc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ed2:	1c5a      	adds	r2, r3, #1
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008edc:	b29b      	uxth	r3, r3
 8008ede:	3b01      	subs	r3, #1
 8008ee0:	b29a      	uxth	r2, r3
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ee6:	e057      	b.n	8008f98 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	689b      	ldr	r3, [r3, #8]
 8008eee:	f003 0302 	and.w	r3, r3, #2
 8008ef2:	2b02      	cmp	r3, #2
 8008ef4:	d11c      	bne.n	8008f30 <HAL_SPI_TransmitReceive+0x26c>
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008efa:	b29b      	uxth	r3, r3
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d017      	beq.n	8008f30 <HAL_SPI_TransmitReceive+0x26c>
 8008f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	d114      	bne.n	8008f30 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	330c      	adds	r3, #12
 8008f10:	7812      	ldrb	r2, [r2, #0]
 8008f12:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f18:	1c5a      	adds	r2, r3, #1
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f22:	b29b      	uxth	r3, r3
 8008f24:	3b01      	subs	r3, #1
 8008f26:	b29a      	uxth	r2, r3
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	689b      	ldr	r3, [r3, #8]
 8008f36:	f003 0301 	and.w	r3, r3, #1
 8008f3a:	2b01      	cmp	r3, #1
 8008f3c:	d119      	bne.n	8008f72 <HAL_SPI_TransmitReceive+0x2ae>
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f42:	b29b      	uxth	r3, r3
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d014      	beq.n	8008f72 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	68da      	ldr	r2, [r3, #12]
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f52:	b2d2      	uxtb	r2, r2
 8008f54:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f5a:	1c5a      	adds	r2, r3, #1
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f64:	b29b      	uxth	r3, r3
 8008f66:	3b01      	subs	r3, #1
 8008f68:	b29a      	uxth	r2, r3
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008f6e:	2301      	movs	r3, #1
 8008f70:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008f72:	f7fb fb41 	bl	80045f8 <HAL_GetTick>
 8008f76:	4602      	mov	r2, r0
 8008f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f7a:	1ad3      	subs	r3, r2, r3
 8008f7c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008f7e:	429a      	cmp	r2, r3
 8008f80:	d803      	bhi.n	8008f8a <HAL_SPI_TransmitReceive+0x2c6>
 8008f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f88:	d102      	bne.n	8008f90 <HAL_SPI_TransmitReceive+0x2cc>
 8008f8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d103      	bne.n	8008f98 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008f90:	2303      	movs	r3, #3
 8008f92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008f96:	e029      	b.n	8008fec <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f9c:	b29b      	uxth	r3, r3
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d1a2      	bne.n	8008ee8 <HAL_SPI_TransmitReceive+0x224>
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008fa6:	b29b      	uxth	r3, r3
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d19d      	bne.n	8008ee8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008fac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008fb0:	68f8      	ldr	r0, [r7, #12]
 8008fb2:	f000 f9bf 	bl	8009334 <SPI_EndRxTxTransaction>
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d006      	beq.n	8008fca <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	2220      	movs	r2, #32
 8008fc6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008fc8:	e010      	b.n	8008fec <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	689b      	ldr	r3, [r3, #8]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d10b      	bne.n	8008fea <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	617b      	str	r3, [r7, #20]
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	68db      	ldr	r3, [r3, #12]
 8008fdc:	617b      	str	r3, [r7, #20]
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	689b      	ldr	r3, [r3, #8]
 8008fe4:	617b      	str	r3, [r7, #20]
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	e000      	b.n	8008fec <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8008fea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	2201      	movs	r2, #1
 8008ff0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008ffc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8009000:	4618      	mov	r0, r3
 8009002:	3730      	adds	r7, #48	; 0x30
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}

08009008 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b088      	sub	sp, #32
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	689b      	ldr	r3, [r3, #8]
 800901e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009020:	69bb      	ldr	r3, [r7, #24]
 8009022:	099b      	lsrs	r3, r3, #6
 8009024:	f003 0301 	and.w	r3, r3, #1
 8009028:	2b00      	cmp	r3, #0
 800902a:	d10f      	bne.n	800904c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800902c:	69bb      	ldr	r3, [r7, #24]
 800902e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009032:	2b00      	cmp	r3, #0
 8009034:	d00a      	beq.n	800904c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009036:	69fb      	ldr	r3, [r7, #28]
 8009038:	099b      	lsrs	r3, r3, #6
 800903a:	f003 0301 	and.w	r3, r3, #1
 800903e:	2b00      	cmp	r3, #0
 8009040:	d004      	beq.n	800904c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009046:	6878      	ldr	r0, [r7, #4]
 8009048:	4798      	blx	r3
    return;
 800904a:	e0d8      	b.n	80091fe <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800904c:	69bb      	ldr	r3, [r7, #24]
 800904e:	085b      	lsrs	r3, r3, #1
 8009050:	f003 0301 	and.w	r3, r3, #1
 8009054:	2b00      	cmp	r3, #0
 8009056:	d00a      	beq.n	800906e <HAL_SPI_IRQHandler+0x66>
 8009058:	69fb      	ldr	r3, [r7, #28]
 800905a:	09db      	lsrs	r3, r3, #7
 800905c:	f003 0301 	and.w	r3, r3, #1
 8009060:	2b00      	cmp	r3, #0
 8009062:	d004      	beq.n	800906e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	4798      	blx	r3
    return;
 800906c:	e0c7      	b.n	80091fe <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800906e:	69bb      	ldr	r3, [r7, #24]
 8009070:	095b      	lsrs	r3, r3, #5
 8009072:	f003 0301 	and.w	r3, r3, #1
 8009076:	2b00      	cmp	r3, #0
 8009078:	d10c      	bne.n	8009094 <HAL_SPI_IRQHandler+0x8c>
 800907a:	69bb      	ldr	r3, [r7, #24]
 800907c:	099b      	lsrs	r3, r3, #6
 800907e:	f003 0301 	and.w	r3, r3, #1
 8009082:	2b00      	cmp	r3, #0
 8009084:	d106      	bne.n	8009094 <HAL_SPI_IRQHandler+0x8c>
 8009086:	69bb      	ldr	r3, [r7, #24]
 8009088:	0a1b      	lsrs	r3, r3, #8
 800908a:	f003 0301 	and.w	r3, r3, #1
 800908e:	2b00      	cmp	r3, #0
 8009090:	f000 80b5 	beq.w	80091fe <HAL_SPI_IRQHandler+0x1f6>
 8009094:	69fb      	ldr	r3, [r7, #28]
 8009096:	095b      	lsrs	r3, r3, #5
 8009098:	f003 0301 	and.w	r3, r3, #1
 800909c:	2b00      	cmp	r3, #0
 800909e:	f000 80ae 	beq.w	80091fe <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80090a2:	69bb      	ldr	r3, [r7, #24]
 80090a4:	099b      	lsrs	r3, r3, #6
 80090a6:	f003 0301 	and.w	r3, r3, #1
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d023      	beq.n	80090f6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80090b4:	b2db      	uxtb	r3, r3
 80090b6:	2b03      	cmp	r3, #3
 80090b8:	d011      	beq.n	80090de <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090be:	f043 0204 	orr.w	r2, r3, #4
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80090c6:	2300      	movs	r3, #0
 80090c8:	617b      	str	r3, [r7, #20]
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	68db      	ldr	r3, [r3, #12]
 80090d0:	617b      	str	r3, [r7, #20]
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	689b      	ldr	r3, [r3, #8]
 80090d8:	617b      	str	r3, [r7, #20]
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	e00b      	b.n	80090f6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80090de:	2300      	movs	r3, #0
 80090e0:	613b      	str	r3, [r7, #16]
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	68db      	ldr	r3, [r3, #12]
 80090e8:	613b      	str	r3, [r7, #16]
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	689b      	ldr	r3, [r3, #8]
 80090f0:	613b      	str	r3, [r7, #16]
 80090f2:	693b      	ldr	r3, [r7, #16]
        return;
 80090f4:	e083      	b.n	80091fe <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80090f6:	69bb      	ldr	r3, [r7, #24]
 80090f8:	095b      	lsrs	r3, r3, #5
 80090fa:	f003 0301 	and.w	r3, r3, #1
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d014      	beq.n	800912c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009106:	f043 0201 	orr.w	r2, r3, #1
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800910e:	2300      	movs	r3, #0
 8009110:	60fb      	str	r3, [r7, #12]
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	689b      	ldr	r3, [r3, #8]
 8009118:	60fb      	str	r3, [r7, #12]
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	681a      	ldr	r2, [r3, #0]
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009128:	601a      	str	r2, [r3, #0]
 800912a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800912c:	69bb      	ldr	r3, [r7, #24]
 800912e:	0a1b      	lsrs	r3, r3, #8
 8009130:	f003 0301 	and.w	r3, r3, #1
 8009134:	2b00      	cmp	r3, #0
 8009136:	d00c      	beq.n	8009152 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800913c:	f043 0208 	orr.w	r2, r3, #8
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009144:	2300      	movs	r3, #0
 8009146:	60bb      	str	r3, [r7, #8]
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	689b      	ldr	r3, [r3, #8]
 800914e:	60bb      	str	r3, [r7, #8]
 8009150:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009156:	2b00      	cmp	r3, #0
 8009158:	d050      	beq.n	80091fc <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	685a      	ldr	r2, [r3, #4]
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009168:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2201      	movs	r2, #1
 800916e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009172:	69fb      	ldr	r3, [r7, #28]
 8009174:	f003 0302 	and.w	r3, r3, #2
 8009178:	2b00      	cmp	r3, #0
 800917a:	d104      	bne.n	8009186 <HAL_SPI_IRQHandler+0x17e>
 800917c:	69fb      	ldr	r3, [r7, #28]
 800917e:	f003 0301 	and.w	r3, r3, #1
 8009182:	2b00      	cmp	r3, #0
 8009184:	d034      	beq.n	80091f0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	685a      	ldr	r2, [r3, #4]
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f022 0203 	bic.w	r2, r2, #3
 8009194:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800919a:	2b00      	cmp	r3, #0
 800919c:	d011      	beq.n	80091c2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80091a2:	4a18      	ldr	r2, [pc, #96]	; (8009204 <HAL_SPI_IRQHandler+0x1fc>)
 80091a4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80091aa:	4618      	mov	r0, r3
 80091ac:	f7fc fb34 	bl	8005818 <HAL_DMA_Abort_IT>
 80091b0:	4603      	mov	r3, r0
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d005      	beq.n	80091c2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091ba:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d016      	beq.n	80091f8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091ce:	4a0d      	ldr	r2, [pc, #52]	; (8009204 <HAL_SPI_IRQHandler+0x1fc>)
 80091d0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80091d6:	4618      	mov	r0, r3
 80091d8:	f7fc fb1e 	bl	8005818 <HAL_DMA_Abort_IT>
 80091dc:	4603      	mov	r3, r0
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d00a      	beq.n	80091f8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091e6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80091ee:	e003      	b.n	80091f8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f000 f809 	bl	8009208 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80091f6:	e000      	b.n	80091fa <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80091f8:	bf00      	nop
    return;
 80091fa:	bf00      	nop
 80091fc:	bf00      	nop
  }
}
 80091fe:	3720      	adds	r7, #32
 8009200:	46bd      	mov	sp, r7
 8009202:	bd80      	pop	{r7, pc}
 8009204:	08009239 	.word	0x08009239

08009208 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009208:	b480      	push	{r7}
 800920a:	b083      	sub	sp, #12
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009210:	bf00      	nop
 8009212:	370c      	adds	r7, #12
 8009214:	46bd      	mov	sp, r7
 8009216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921a:	4770      	bx	lr

0800921c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800921c:	b480      	push	{r7}
 800921e:	b083      	sub	sp, #12
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800922a:	b2db      	uxtb	r3, r3
}
 800922c:	4618      	mov	r0, r3
 800922e:	370c      	adds	r7, #12
 8009230:	46bd      	mov	sp, r7
 8009232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009236:	4770      	bx	lr

08009238 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b084      	sub	sp, #16
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009244:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	2200      	movs	r2, #0
 800924a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	2200      	movs	r2, #0
 8009250:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009252:	68f8      	ldr	r0, [r7, #12]
 8009254:	f7ff ffd8 	bl	8009208 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009258:	bf00      	nop
 800925a:	3710      	adds	r7, #16
 800925c:	46bd      	mov	sp, r7
 800925e:	bd80      	pop	{r7, pc}

08009260 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b084      	sub	sp, #16
 8009264:	af00      	add	r7, sp, #0
 8009266:	60f8      	str	r0, [r7, #12]
 8009268:	60b9      	str	r1, [r7, #8]
 800926a:	603b      	str	r3, [r7, #0]
 800926c:	4613      	mov	r3, r2
 800926e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009270:	e04c      	b.n	800930c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009278:	d048      	beq.n	800930c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800927a:	f7fb f9bd 	bl	80045f8 <HAL_GetTick>
 800927e:	4602      	mov	r2, r0
 8009280:	69bb      	ldr	r3, [r7, #24]
 8009282:	1ad3      	subs	r3, r2, r3
 8009284:	683a      	ldr	r2, [r7, #0]
 8009286:	429a      	cmp	r2, r3
 8009288:	d902      	bls.n	8009290 <SPI_WaitFlagStateUntilTimeout+0x30>
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d13d      	bne.n	800930c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	685a      	ldr	r2, [r3, #4]
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800929e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	685b      	ldr	r3, [r3, #4]
 80092a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80092a8:	d111      	bne.n	80092ce <SPI_WaitFlagStateUntilTimeout+0x6e>
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	689b      	ldr	r3, [r3, #8]
 80092ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80092b2:	d004      	beq.n	80092be <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	689b      	ldr	r3, [r3, #8]
 80092b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80092bc:	d107      	bne.n	80092ce <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	681a      	ldr	r2, [r3, #0]
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80092cc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80092d6:	d10f      	bne.n	80092f8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	681a      	ldr	r2, [r3, #0]
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80092e6:	601a      	str	r2, [r3, #0]
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	681a      	ldr	r2, [r3, #0]
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80092f6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	2201      	movs	r2, #1
 80092fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	2200      	movs	r2, #0
 8009304:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8009308:	2303      	movs	r3, #3
 800930a:	e00f      	b.n	800932c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	689a      	ldr	r2, [r3, #8]
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	4013      	ands	r3, r2
 8009316:	68ba      	ldr	r2, [r7, #8]
 8009318:	429a      	cmp	r2, r3
 800931a:	bf0c      	ite	eq
 800931c:	2301      	moveq	r3, #1
 800931e:	2300      	movne	r3, #0
 8009320:	b2db      	uxtb	r3, r3
 8009322:	461a      	mov	r2, r3
 8009324:	79fb      	ldrb	r3, [r7, #7]
 8009326:	429a      	cmp	r2, r3
 8009328:	d1a3      	bne.n	8009272 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800932a:	2300      	movs	r3, #0
}
 800932c:	4618      	mov	r0, r3
 800932e:	3710      	adds	r7, #16
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}

08009334 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b088      	sub	sp, #32
 8009338:	af02      	add	r7, sp, #8
 800933a:	60f8      	str	r0, [r7, #12]
 800933c:	60b9      	str	r1, [r7, #8]
 800933e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009340:	4b1b      	ldr	r3, [pc, #108]	; (80093b0 <SPI_EndRxTxTransaction+0x7c>)
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	4a1b      	ldr	r2, [pc, #108]	; (80093b4 <SPI_EndRxTxTransaction+0x80>)
 8009346:	fba2 2303 	umull	r2, r3, r2, r3
 800934a:	0d5b      	lsrs	r3, r3, #21
 800934c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009350:	fb02 f303 	mul.w	r3, r2, r3
 8009354:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	685b      	ldr	r3, [r3, #4]
 800935a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800935e:	d112      	bne.n	8009386 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	9300      	str	r3, [sp, #0]
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	2200      	movs	r2, #0
 8009368:	2180      	movs	r1, #128	; 0x80
 800936a:	68f8      	ldr	r0, [r7, #12]
 800936c:	f7ff ff78 	bl	8009260 <SPI_WaitFlagStateUntilTimeout>
 8009370:	4603      	mov	r3, r0
 8009372:	2b00      	cmp	r3, #0
 8009374:	d016      	beq.n	80093a4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800937a:	f043 0220 	orr.w	r2, r3, #32
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009382:	2303      	movs	r3, #3
 8009384:	e00f      	b.n	80093a6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d00a      	beq.n	80093a2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	3b01      	subs	r3, #1
 8009390:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	689b      	ldr	r3, [r3, #8]
 8009398:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800939c:	2b80      	cmp	r3, #128	; 0x80
 800939e:	d0f2      	beq.n	8009386 <SPI_EndRxTxTransaction+0x52>
 80093a0:	e000      	b.n	80093a4 <SPI_EndRxTxTransaction+0x70>
        break;
 80093a2:	bf00      	nop
  }

  return HAL_OK;
 80093a4:	2300      	movs	r3, #0
}
 80093a6:	4618      	mov	r0, r3
 80093a8:	3718      	adds	r7, #24
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd80      	pop	{r7, pc}
 80093ae:	bf00      	nop
 80093b0:	20000014 	.word	0x20000014
 80093b4:	165e9f81 	.word	0x165e9f81

080093b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b082      	sub	sp, #8
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d101      	bne.n	80093ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80093c6:	2301      	movs	r3, #1
 80093c8:	e01d      	b.n	8009406 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80093d0:	b2db      	uxtb	r3, r3
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d106      	bne.n	80093e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	2200      	movs	r2, #0
 80093da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80093de:	6878      	ldr	r0, [r7, #4]
 80093e0:	f7fa fe14 	bl	800400c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2202      	movs	r2, #2
 80093e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681a      	ldr	r2, [r3, #0]
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	3304      	adds	r3, #4
 80093f4:	4619      	mov	r1, r3
 80093f6:	4610      	mov	r0, r2
 80093f8:	f000 fa64 	bl	80098c4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2201      	movs	r2, #1
 8009400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009404:	2300      	movs	r3, #0
}
 8009406:	4618      	mov	r0, r3
 8009408:	3708      	adds	r7, #8
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}

0800940e <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800940e:	b480      	push	{r7}
 8009410:	b085      	sub	sp, #20
 8009412:	af00      	add	r7, sp, #0
 8009414:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	2202      	movs	r2, #2
 800941a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	689b      	ldr	r3, [r3, #8]
 8009424:	f003 0307 	and.w	r3, r3, #7
 8009428:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	2b06      	cmp	r3, #6
 800942e:	d007      	beq.n	8009440 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	681a      	ldr	r2, [r3, #0]
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f042 0201 	orr.w	r2, r2, #1
 800943e:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	2201      	movs	r2, #1
 8009444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8009448:	2300      	movs	r3, #0
}
 800944a:	4618      	mov	r0, r3
 800944c:	3714      	adds	r7, #20
 800944e:	46bd      	mov	sp, r7
 8009450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009454:	4770      	bx	lr

08009456 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009456:	b480      	push	{r7}
 8009458:	b085      	sub	sp, #20
 800945a:	af00      	add	r7, sp, #0
 800945c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	68da      	ldr	r2, [r3, #12]
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f042 0201 	orr.w	r2, r2, #1
 800946c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	689b      	ldr	r3, [r3, #8]
 8009474:	f003 0307 	and.w	r3, r3, #7
 8009478:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	2b06      	cmp	r3, #6
 800947e:	d007      	beq.n	8009490 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	681a      	ldr	r2, [r3, #0]
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f042 0201 	orr.w	r2, r2, #1
 800948e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009490:	2300      	movs	r3, #0
}
 8009492:	4618      	mov	r0, r3
 8009494:	3714      	adds	r7, #20
 8009496:	46bd      	mov	sp, r7
 8009498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949c:	4770      	bx	lr

0800949e <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800949e:	b480      	push	{r7}
 80094a0:	b083      	sub	sp, #12
 80094a2:	af00      	add	r7, sp, #0
 80094a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	68da      	ldr	r2, [r3, #12]
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f022 0201 	bic.w	r2, r2, #1
 80094b4:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	6a1a      	ldr	r2, [r3, #32]
 80094bc:	f241 1311 	movw	r3, #4369	; 0x1111
 80094c0:	4013      	ands	r3, r2
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d10f      	bne.n	80094e6 <HAL_TIM_Base_Stop_IT+0x48>
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	6a1a      	ldr	r2, [r3, #32]
 80094cc:	f240 4344 	movw	r3, #1092	; 0x444
 80094d0:	4013      	ands	r3, r2
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d107      	bne.n	80094e6 <HAL_TIM_Base_Stop_IT+0x48>
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	681a      	ldr	r2, [r3, #0]
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	f022 0201 	bic.w	r2, r2, #1
 80094e4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80094e6:	2300      	movs	r3, #0
}
 80094e8:	4618      	mov	r0, r3
 80094ea:	370c      	adds	r7, #12
 80094ec:	46bd      	mov	sp, r7
 80094ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f2:	4770      	bx	lr

080094f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b082      	sub	sp, #8
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	691b      	ldr	r3, [r3, #16]
 8009502:	f003 0302 	and.w	r3, r3, #2
 8009506:	2b02      	cmp	r3, #2
 8009508:	d122      	bne.n	8009550 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	68db      	ldr	r3, [r3, #12]
 8009510:	f003 0302 	and.w	r3, r3, #2
 8009514:	2b02      	cmp	r3, #2
 8009516:	d11b      	bne.n	8009550 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	f06f 0202 	mvn.w	r2, #2
 8009520:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2201      	movs	r2, #1
 8009526:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	699b      	ldr	r3, [r3, #24]
 800952e:	f003 0303 	and.w	r3, r3, #3
 8009532:	2b00      	cmp	r3, #0
 8009534:	d003      	beq.n	800953e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f000 f9a5 	bl	8009886 <HAL_TIM_IC_CaptureCallback>
 800953c:	e005      	b.n	800954a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f000 f997 	bl	8009872 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009544:	6878      	ldr	r0, [r7, #4]
 8009546:	f000 f9a8 	bl	800989a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2200      	movs	r2, #0
 800954e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	691b      	ldr	r3, [r3, #16]
 8009556:	f003 0304 	and.w	r3, r3, #4
 800955a:	2b04      	cmp	r3, #4
 800955c:	d122      	bne.n	80095a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	68db      	ldr	r3, [r3, #12]
 8009564:	f003 0304 	and.w	r3, r3, #4
 8009568:	2b04      	cmp	r3, #4
 800956a:	d11b      	bne.n	80095a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f06f 0204 	mvn.w	r2, #4
 8009574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	2202      	movs	r2, #2
 800957a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	699b      	ldr	r3, [r3, #24]
 8009582:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009586:	2b00      	cmp	r3, #0
 8009588:	d003      	beq.n	8009592 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	f000 f97b 	bl	8009886 <HAL_TIM_IC_CaptureCallback>
 8009590:	e005      	b.n	800959e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f000 f96d 	bl	8009872 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009598:	6878      	ldr	r0, [r7, #4]
 800959a:	f000 f97e 	bl	800989a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2200      	movs	r2, #0
 80095a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	691b      	ldr	r3, [r3, #16]
 80095aa:	f003 0308 	and.w	r3, r3, #8
 80095ae:	2b08      	cmp	r3, #8
 80095b0:	d122      	bne.n	80095f8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	68db      	ldr	r3, [r3, #12]
 80095b8:	f003 0308 	and.w	r3, r3, #8
 80095bc:	2b08      	cmp	r3, #8
 80095be:	d11b      	bne.n	80095f8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f06f 0208 	mvn.w	r2, #8
 80095c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2204      	movs	r2, #4
 80095ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	69db      	ldr	r3, [r3, #28]
 80095d6:	f003 0303 	and.w	r3, r3, #3
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d003      	beq.n	80095e6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80095de:	6878      	ldr	r0, [r7, #4]
 80095e0:	f000 f951 	bl	8009886 <HAL_TIM_IC_CaptureCallback>
 80095e4:	e005      	b.n	80095f2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80095e6:	6878      	ldr	r0, [r7, #4]
 80095e8:	f000 f943 	bl	8009872 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095ec:	6878      	ldr	r0, [r7, #4]
 80095ee:	f000 f954 	bl	800989a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2200      	movs	r2, #0
 80095f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	691b      	ldr	r3, [r3, #16]
 80095fe:	f003 0310 	and.w	r3, r3, #16
 8009602:	2b10      	cmp	r3, #16
 8009604:	d122      	bne.n	800964c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	68db      	ldr	r3, [r3, #12]
 800960c:	f003 0310 	and.w	r3, r3, #16
 8009610:	2b10      	cmp	r3, #16
 8009612:	d11b      	bne.n	800964c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	f06f 0210 	mvn.w	r2, #16
 800961c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2208      	movs	r2, #8
 8009622:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	69db      	ldr	r3, [r3, #28]
 800962a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800962e:	2b00      	cmp	r3, #0
 8009630:	d003      	beq.n	800963a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f000 f927 	bl	8009886 <HAL_TIM_IC_CaptureCallback>
 8009638:	e005      	b.n	8009646 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800963a:	6878      	ldr	r0, [r7, #4]
 800963c:	f000 f919 	bl	8009872 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009640:	6878      	ldr	r0, [r7, #4]
 8009642:	f000 f92a 	bl	800989a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	2200      	movs	r2, #0
 800964a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	691b      	ldr	r3, [r3, #16]
 8009652:	f003 0301 	and.w	r3, r3, #1
 8009656:	2b01      	cmp	r3, #1
 8009658:	d10e      	bne.n	8009678 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	68db      	ldr	r3, [r3, #12]
 8009660:	f003 0301 	and.w	r3, r3, #1
 8009664:	2b01      	cmp	r3, #1
 8009666:	d107      	bne.n	8009678 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f06f 0201 	mvn.w	r2, #1
 8009670:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009672:	6878      	ldr	r0, [r7, #4]
 8009674:	f7fa f806 	bl	8003684 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	691b      	ldr	r3, [r3, #16]
 800967e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009682:	2b80      	cmp	r3, #128	; 0x80
 8009684:	d10e      	bne.n	80096a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	68db      	ldr	r3, [r3, #12]
 800968c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009690:	2b80      	cmp	r3, #128	; 0x80
 8009692:	d107      	bne.n	80096a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800969c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800969e:	6878      	ldr	r0, [r7, #4]
 80096a0:	f000 fa99 	bl	8009bd6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	691b      	ldr	r3, [r3, #16]
 80096aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096ae:	2b40      	cmp	r3, #64	; 0x40
 80096b0:	d10e      	bne.n	80096d0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	68db      	ldr	r3, [r3, #12]
 80096b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096bc:	2b40      	cmp	r3, #64	; 0x40
 80096be:	d107      	bne.n	80096d0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80096c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80096ca:	6878      	ldr	r0, [r7, #4]
 80096cc:	f000 f8ef 	bl	80098ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	691b      	ldr	r3, [r3, #16]
 80096d6:	f003 0320 	and.w	r3, r3, #32
 80096da:	2b20      	cmp	r3, #32
 80096dc:	d10e      	bne.n	80096fc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	68db      	ldr	r3, [r3, #12]
 80096e4:	f003 0320 	and.w	r3, r3, #32
 80096e8:	2b20      	cmp	r3, #32
 80096ea:	d107      	bne.n	80096fc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	f06f 0220 	mvn.w	r2, #32
 80096f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f000 fa63 	bl	8009bc2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80096fc:	bf00      	nop
 80096fe:	3708      	adds	r7, #8
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}

08009704 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b084      	sub	sp, #16
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
 800970c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009714:	2b01      	cmp	r3, #1
 8009716:	d101      	bne.n	800971c <HAL_TIM_ConfigClockSource+0x18>
 8009718:	2302      	movs	r3, #2
 800971a:	e0a6      	b.n	800986a <HAL_TIM_ConfigClockSource+0x166>
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	2201      	movs	r2, #1
 8009720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	2202      	movs	r2, #2
 8009728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	689b      	ldr	r3, [r3, #8]
 8009732:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800973a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009742:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	68fa      	ldr	r2, [r7, #12]
 800974a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	2b40      	cmp	r3, #64	; 0x40
 8009752:	d067      	beq.n	8009824 <HAL_TIM_ConfigClockSource+0x120>
 8009754:	2b40      	cmp	r3, #64	; 0x40
 8009756:	d80b      	bhi.n	8009770 <HAL_TIM_ConfigClockSource+0x6c>
 8009758:	2b10      	cmp	r3, #16
 800975a:	d073      	beq.n	8009844 <HAL_TIM_ConfigClockSource+0x140>
 800975c:	2b10      	cmp	r3, #16
 800975e:	d802      	bhi.n	8009766 <HAL_TIM_ConfigClockSource+0x62>
 8009760:	2b00      	cmp	r3, #0
 8009762:	d06f      	beq.n	8009844 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8009764:	e078      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009766:	2b20      	cmp	r3, #32
 8009768:	d06c      	beq.n	8009844 <HAL_TIM_ConfigClockSource+0x140>
 800976a:	2b30      	cmp	r3, #48	; 0x30
 800976c:	d06a      	beq.n	8009844 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800976e:	e073      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009770:	2b70      	cmp	r3, #112	; 0x70
 8009772:	d00d      	beq.n	8009790 <HAL_TIM_ConfigClockSource+0x8c>
 8009774:	2b70      	cmp	r3, #112	; 0x70
 8009776:	d804      	bhi.n	8009782 <HAL_TIM_ConfigClockSource+0x7e>
 8009778:	2b50      	cmp	r3, #80	; 0x50
 800977a:	d033      	beq.n	80097e4 <HAL_TIM_ConfigClockSource+0xe0>
 800977c:	2b60      	cmp	r3, #96	; 0x60
 800977e:	d041      	beq.n	8009804 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8009780:	e06a      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009782:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009786:	d066      	beq.n	8009856 <HAL_TIM_ConfigClockSource+0x152>
 8009788:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800978c:	d017      	beq.n	80097be <HAL_TIM_ConfigClockSource+0xba>
      break;
 800978e:	e063      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	6818      	ldr	r0, [r3, #0]
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	6899      	ldr	r1, [r3, #8]
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	685a      	ldr	r2, [r3, #4]
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	68db      	ldr	r3, [r3, #12]
 80097a0:	f000 f9aa 	bl	8009af8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	689b      	ldr	r3, [r3, #8]
 80097aa:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80097b2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	68fa      	ldr	r2, [r7, #12]
 80097ba:	609a      	str	r2, [r3, #8]
      break;
 80097bc:	e04c      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	6818      	ldr	r0, [r3, #0]
 80097c2:	683b      	ldr	r3, [r7, #0]
 80097c4:	6899      	ldr	r1, [r3, #8]
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	685a      	ldr	r2, [r3, #4]
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	68db      	ldr	r3, [r3, #12]
 80097ce:	f000 f993 	bl	8009af8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	689a      	ldr	r2, [r3, #8]
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80097e0:	609a      	str	r2, [r3, #8]
      break;
 80097e2:	e039      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6818      	ldr	r0, [r3, #0]
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	6859      	ldr	r1, [r3, #4]
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	68db      	ldr	r3, [r3, #12]
 80097f0:	461a      	mov	r2, r3
 80097f2:	f000 f907 	bl	8009a04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	2150      	movs	r1, #80	; 0x50
 80097fc:	4618      	mov	r0, r3
 80097fe:	f000 f960 	bl	8009ac2 <TIM_ITRx_SetConfig>
      break;
 8009802:	e029      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	6818      	ldr	r0, [r3, #0]
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	6859      	ldr	r1, [r3, #4]
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	68db      	ldr	r3, [r3, #12]
 8009810:	461a      	mov	r2, r3
 8009812:	f000 f926 	bl	8009a62 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	2160      	movs	r1, #96	; 0x60
 800981c:	4618      	mov	r0, r3
 800981e:	f000 f950 	bl	8009ac2 <TIM_ITRx_SetConfig>
      break;
 8009822:	e019      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6818      	ldr	r0, [r3, #0]
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	6859      	ldr	r1, [r3, #4]
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	68db      	ldr	r3, [r3, #12]
 8009830:	461a      	mov	r2, r3
 8009832:	f000 f8e7 	bl	8009a04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	2140      	movs	r1, #64	; 0x40
 800983c:	4618      	mov	r0, r3
 800983e:	f000 f940 	bl	8009ac2 <TIM_ITRx_SetConfig>
      break;
 8009842:	e009      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681a      	ldr	r2, [r3, #0]
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	4619      	mov	r1, r3
 800984e:	4610      	mov	r0, r2
 8009850:	f000 f937 	bl	8009ac2 <TIM_ITRx_SetConfig>
      break;
 8009854:	e000      	b.n	8009858 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8009856:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2201      	movs	r2, #1
 800985c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2200      	movs	r2, #0
 8009864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009868:	2300      	movs	r3, #0
}
 800986a:	4618      	mov	r0, r3
 800986c:	3710      	adds	r7, #16
 800986e:	46bd      	mov	sp, r7
 8009870:	bd80      	pop	{r7, pc}

08009872 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009872:	b480      	push	{r7}
 8009874:	b083      	sub	sp, #12
 8009876:	af00      	add	r7, sp, #0
 8009878:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800987a:	bf00      	nop
 800987c:	370c      	adds	r7, #12
 800987e:	46bd      	mov	sp, r7
 8009880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009884:	4770      	bx	lr

08009886 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009886:	b480      	push	{r7}
 8009888:	b083      	sub	sp, #12
 800988a:	af00      	add	r7, sp, #0
 800988c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800988e:	bf00      	nop
 8009890:	370c      	adds	r7, #12
 8009892:	46bd      	mov	sp, r7
 8009894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009898:	4770      	bx	lr

0800989a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800989a:	b480      	push	{r7}
 800989c:	b083      	sub	sp, #12
 800989e:	af00      	add	r7, sp, #0
 80098a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80098a2:	bf00      	nop
 80098a4:	370c      	adds	r7, #12
 80098a6:	46bd      	mov	sp, r7
 80098a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ac:	4770      	bx	lr

080098ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80098ae:	b480      	push	{r7}
 80098b0:	b083      	sub	sp, #12
 80098b2:	af00      	add	r7, sp, #0
 80098b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80098b6:	bf00      	nop
 80098b8:	370c      	adds	r7, #12
 80098ba:	46bd      	mov	sp, r7
 80098bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c0:	4770      	bx	lr
	...

080098c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80098c4:	b480      	push	{r7}
 80098c6:	b085      	sub	sp, #20
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
 80098cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	4a40      	ldr	r2, [pc, #256]	; (80099d8 <TIM_Base_SetConfig+0x114>)
 80098d8:	4293      	cmp	r3, r2
 80098da:	d013      	beq.n	8009904 <TIM_Base_SetConfig+0x40>
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098e2:	d00f      	beq.n	8009904 <TIM_Base_SetConfig+0x40>
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	4a3d      	ldr	r2, [pc, #244]	; (80099dc <TIM_Base_SetConfig+0x118>)
 80098e8:	4293      	cmp	r3, r2
 80098ea:	d00b      	beq.n	8009904 <TIM_Base_SetConfig+0x40>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	4a3c      	ldr	r2, [pc, #240]	; (80099e0 <TIM_Base_SetConfig+0x11c>)
 80098f0:	4293      	cmp	r3, r2
 80098f2:	d007      	beq.n	8009904 <TIM_Base_SetConfig+0x40>
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	4a3b      	ldr	r2, [pc, #236]	; (80099e4 <TIM_Base_SetConfig+0x120>)
 80098f8:	4293      	cmp	r3, r2
 80098fa:	d003      	beq.n	8009904 <TIM_Base_SetConfig+0x40>
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	4a3a      	ldr	r2, [pc, #232]	; (80099e8 <TIM_Base_SetConfig+0x124>)
 8009900:	4293      	cmp	r3, r2
 8009902:	d108      	bne.n	8009916 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800990a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	685b      	ldr	r3, [r3, #4]
 8009910:	68fa      	ldr	r2, [r7, #12]
 8009912:	4313      	orrs	r3, r2
 8009914:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	4a2f      	ldr	r2, [pc, #188]	; (80099d8 <TIM_Base_SetConfig+0x114>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d02b      	beq.n	8009976 <TIM_Base_SetConfig+0xb2>
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009924:	d027      	beq.n	8009976 <TIM_Base_SetConfig+0xb2>
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	4a2c      	ldr	r2, [pc, #176]	; (80099dc <TIM_Base_SetConfig+0x118>)
 800992a:	4293      	cmp	r3, r2
 800992c:	d023      	beq.n	8009976 <TIM_Base_SetConfig+0xb2>
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	4a2b      	ldr	r2, [pc, #172]	; (80099e0 <TIM_Base_SetConfig+0x11c>)
 8009932:	4293      	cmp	r3, r2
 8009934:	d01f      	beq.n	8009976 <TIM_Base_SetConfig+0xb2>
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	4a2a      	ldr	r2, [pc, #168]	; (80099e4 <TIM_Base_SetConfig+0x120>)
 800993a:	4293      	cmp	r3, r2
 800993c:	d01b      	beq.n	8009976 <TIM_Base_SetConfig+0xb2>
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	4a29      	ldr	r2, [pc, #164]	; (80099e8 <TIM_Base_SetConfig+0x124>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d017      	beq.n	8009976 <TIM_Base_SetConfig+0xb2>
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	4a28      	ldr	r2, [pc, #160]	; (80099ec <TIM_Base_SetConfig+0x128>)
 800994a:	4293      	cmp	r3, r2
 800994c:	d013      	beq.n	8009976 <TIM_Base_SetConfig+0xb2>
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	4a27      	ldr	r2, [pc, #156]	; (80099f0 <TIM_Base_SetConfig+0x12c>)
 8009952:	4293      	cmp	r3, r2
 8009954:	d00f      	beq.n	8009976 <TIM_Base_SetConfig+0xb2>
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	4a26      	ldr	r2, [pc, #152]	; (80099f4 <TIM_Base_SetConfig+0x130>)
 800995a:	4293      	cmp	r3, r2
 800995c:	d00b      	beq.n	8009976 <TIM_Base_SetConfig+0xb2>
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	4a25      	ldr	r2, [pc, #148]	; (80099f8 <TIM_Base_SetConfig+0x134>)
 8009962:	4293      	cmp	r3, r2
 8009964:	d007      	beq.n	8009976 <TIM_Base_SetConfig+0xb2>
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	4a24      	ldr	r2, [pc, #144]	; (80099fc <TIM_Base_SetConfig+0x138>)
 800996a:	4293      	cmp	r3, r2
 800996c:	d003      	beq.n	8009976 <TIM_Base_SetConfig+0xb2>
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	4a23      	ldr	r2, [pc, #140]	; (8009a00 <TIM_Base_SetConfig+0x13c>)
 8009972:	4293      	cmp	r3, r2
 8009974:	d108      	bne.n	8009988 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800997c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	68db      	ldr	r3, [r3, #12]
 8009982:	68fa      	ldr	r2, [r7, #12]
 8009984:	4313      	orrs	r3, r2
 8009986:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	695b      	ldr	r3, [r3, #20]
 8009992:	4313      	orrs	r3, r2
 8009994:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	68fa      	ldr	r2, [r7, #12]
 800999a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	689a      	ldr	r2, [r3, #8]
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	681a      	ldr	r2, [r3, #0]
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	4a0a      	ldr	r2, [pc, #40]	; (80099d8 <TIM_Base_SetConfig+0x114>)
 80099b0:	4293      	cmp	r3, r2
 80099b2:	d003      	beq.n	80099bc <TIM_Base_SetConfig+0xf8>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	4a0c      	ldr	r2, [pc, #48]	; (80099e8 <TIM_Base_SetConfig+0x124>)
 80099b8:	4293      	cmp	r3, r2
 80099ba:	d103      	bne.n	80099c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	691a      	ldr	r2, [r3, #16]
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2201      	movs	r2, #1
 80099c8:	615a      	str	r2, [r3, #20]
}
 80099ca:	bf00      	nop
 80099cc:	3714      	adds	r7, #20
 80099ce:	46bd      	mov	sp, r7
 80099d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d4:	4770      	bx	lr
 80099d6:	bf00      	nop
 80099d8:	40010000 	.word	0x40010000
 80099dc:	40000400 	.word	0x40000400
 80099e0:	40000800 	.word	0x40000800
 80099e4:	40000c00 	.word	0x40000c00
 80099e8:	40010400 	.word	0x40010400
 80099ec:	40014000 	.word	0x40014000
 80099f0:	40014400 	.word	0x40014400
 80099f4:	40014800 	.word	0x40014800
 80099f8:	40001800 	.word	0x40001800
 80099fc:	40001c00 	.word	0x40001c00
 8009a00:	40002000 	.word	0x40002000

08009a04 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009a04:	b480      	push	{r7}
 8009a06:	b087      	sub	sp, #28
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	60f8      	str	r0, [r7, #12]
 8009a0c:	60b9      	str	r1, [r7, #8]
 8009a0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	6a1b      	ldr	r3, [r3, #32]
 8009a14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	6a1b      	ldr	r3, [r3, #32]
 8009a1a:	f023 0201 	bic.w	r2, r3, #1
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	699b      	ldr	r3, [r3, #24]
 8009a26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009a2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	011b      	lsls	r3, r3, #4
 8009a34:	693a      	ldr	r2, [r7, #16]
 8009a36:	4313      	orrs	r3, r2
 8009a38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	f023 030a 	bic.w	r3, r3, #10
 8009a40:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009a42:	697a      	ldr	r2, [r7, #20]
 8009a44:	68bb      	ldr	r3, [r7, #8]
 8009a46:	4313      	orrs	r3, r2
 8009a48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	693a      	ldr	r2, [r7, #16]
 8009a4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	697a      	ldr	r2, [r7, #20]
 8009a54:	621a      	str	r2, [r3, #32]
}
 8009a56:	bf00      	nop
 8009a58:	371c      	adds	r7, #28
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a60:	4770      	bx	lr

08009a62 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009a62:	b480      	push	{r7}
 8009a64:	b087      	sub	sp, #28
 8009a66:	af00      	add	r7, sp, #0
 8009a68:	60f8      	str	r0, [r7, #12]
 8009a6a:	60b9      	str	r1, [r7, #8]
 8009a6c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	6a1b      	ldr	r3, [r3, #32]
 8009a72:	f023 0210 	bic.w	r2, r3, #16
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	699b      	ldr	r3, [r3, #24]
 8009a7e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	6a1b      	ldr	r3, [r3, #32]
 8009a84:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009a86:	697b      	ldr	r3, [r7, #20]
 8009a88:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009a8c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	031b      	lsls	r3, r3, #12
 8009a92:	697a      	ldr	r2, [r7, #20]
 8009a94:	4313      	orrs	r3, r2
 8009a96:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009a98:	693b      	ldr	r3, [r7, #16]
 8009a9a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009a9e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009aa0:	68bb      	ldr	r3, [r7, #8]
 8009aa2:	011b      	lsls	r3, r3, #4
 8009aa4:	693a      	ldr	r2, [r7, #16]
 8009aa6:	4313      	orrs	r3, r2
 8009aa8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	697a      	ldr	r2, [r7, #20]
 8009aae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	693a      	ldr	r2, [r7, #16]
 8009ab4:	621a      	str	r2, [r3, #32]
}
 8009ab6:	bf00      	nop
 8009ab8:	371c      	adds	r7, #28
 8009aba:	46bd      	mov	sp, r7
 8009abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac0:	4770      	bx	lr

08009ac2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009ac2:	b480      	push	{r7}
 8009ac4:	b085      	sub	sp, #20
 8009ac6:	af00      	add	r7, sp, #0
 8009ac8:	6078      	str	r0, [r7, #4]
 8009aca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	689b      	ldr	r3, [r3, #8]
 8009ad0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ad8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009ada:	683a      	ldr	r2, [r7, #0]
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	4313      	orrs	r3, r2
 8009ae0:	f043 0307 	orr.w	r3, r3, #7
 8009ae4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	68fa      	ldr	r2, [r7, #12]
 8009aea:	609a      	str	r2, [r3, #8]
}
 8009aec:	bf00      	nop
 8009aee:	3714      	adds	r7, #20
 8009af0:	46bd      	mov	sp, r7
 8009af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af6:	4770      	bx	lr

08009af8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009af8:	b480      	push	{r7}
 8009afa:	b087      	sub	sp, #28
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	60f8      	str	r0, [r7, #12]
 8009b00:	60b9      	str	r1, [r7, #8]
 8009b02:	607a      	str	r2, [r7, #4]
 8009b04:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	689b      	ldr	r3, [r3, #8]
 8009b0a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009b12:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009b14:	683b      	ldr	r3, [r7, #0]
 8009b16:	021a      	lsls	r2, r3, #8
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	431a      	orrs	r2, r3
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	4313      	orrs	r3, r2
 8009b20:	697a      	ldr	r2, [r7, #20]
 8009b22:	4313      	orrs	r3, r2
 8009b24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	697a      	ldr	r2, [r7, #20]
 8009b2a:	609a      	str	r2, [r3, #8]
}
 8009b2c:	bf00      	nop
 8009b2e:	371c      	adds	r7, #28
 8009b30:	46bd      	mov	sp, r7
 8009b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b36:	4770      	bx	lr

08009b38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b085      	sub	sp, #20
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
 8009b40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009b48:	2b01      	cmp	r3, #1
 8009b4a:	d101      	bne.n	8009b50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009b4c:	2302      	movs	r3, #2
 8009b4e:	e032      	b.n	8009bb6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2201      	movs	r2, #1
 8009b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2202      	movs	r2, #2
 8009b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	685b      	ldr	r3, [r3, #4]
 8009b66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	689b      	ldr	r3, [r3, #8]
 8009b6e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	68fa      	ldr	r2, [r7, #12]
 8009b7e:	4313      	orrs	r3, r2
 8009b80:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8009b82:	68bb      	ldr	r3, [r7, #8]
 8009b84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b88:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	685b      	ldr	r3, [r3, #4]
 8009b8e:	68ba      	ldr	r2, [r7, #8]
 8009b90:	4313      	orrs	r3, r2
 8009b92:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	68fa      	ldr	r2, [r7, #12]
 8009b9a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	68ba      	ldr	r2, [r7, #8]
 8009ba2:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2201      	movs	r2, #1
 8009ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2200      	movs	r2, #0
 8009bb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009bb4:	2300      	movs	r3, #0
}
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	3714      	adds	r7, #20
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc0:	4770      	bx	lr

08009bc2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009bc2:	b480      	push	{r7}
 8009bc4:	b083      	sub	sp, #12
 8009bc6:	af00      	add	r7, sp, #0
 8009bc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009bca:	bf00      	nop
 8009bcc:	370c      	adds	r7, #12
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd4:	4770      	bx	lr

08009bd6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009bd6:	b480      	push	{r7}
 8009bd8:	b083      	sub	sp, #12
 8009bda:	af00      	add	r7, sp, #0
 8009bdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009bde:	bf00      	nop
 8009be0:	370c      	adds	r7, #12
 8009be2:	46bd      	mov	sp, r7
 8009be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be8:	4770      	bx	lr

08009bea <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009bea:	b580      	push	{r7, lr}
 8009bec:	b082      	sub	sp, #8
 8009bee:	af00      	add	r7, sp, #0
 8009bf0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d101      	bne.n	8009bfc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009bf8:	2301      	movs	r3, #1
 8009bfa:	e03f      	b.n	8009c7c <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009c02:	b2db      	uxtb	r3, r3
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d106      	bne.n	8009c16 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f7fa fa41 	bl	8004098 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2224      	movs	r2, #36	; 0x24
 8009c1a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	68da      	ldr	r2, [r3, #12]
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009c2c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f000 faf4 	bl	800a21c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	691a      	ldr	r2, [r3, #16]
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009c42:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	695a      	ldr	r2, [r3, #20]
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009c52:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	68da      	ldr	r2, [r3, #12]
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009c62:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2200      	movs	r2, #0
 8009c68:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2220      	movs	r2, #32
 8009c6e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2220      	movs	r2, #32
 8009c76:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8009c7a:	2300      	movs	r3, #0
}
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	3708      	adds	r7, #8
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bd80      	pop	{r7, pc}

08009c84 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009c84:	b480      	push	{r7}
 8009c86:	b085      	sub	sp, #20
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	60f8      	str	r0, [r7, #12]
 8009c8c:	60b9      	str	r1, [r7, #8]
 8009c8e:	4613      	mov	r3, r2
 8009c90:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009c98:	b2db      	uxtb	r3, r3
 8009c9a:	2b20      	cmp	r3, #32
 8009c9c:	d130      	bne.n	8009d00 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009c9e:	68bb      	ldr	r3, [r7, #8]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d002      	beq.n	8009caa <HAL_UART_Transmit_IT+0x26>
 8009ca4:	88fb      	ldrh	r3, [r7, #6]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d101      	bne.n	8009cae <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8009caa:	2301      	movs	r3, #1
 8009cac:	e029      	b.n	8009d02 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009cb4:	2b01      	cmp	r3, #1
 8009cb6:	d101      	bne.n	8009cbc <HAL_UART_Transmit_IT+0x38>
 8009cb8:	2302      	movs	r3, #2
 8009cba:	e022      	b.n	8009d02 <HAL_UART_Transmit_IT+0x7e>
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	2201      	movs	r2, #1
 8009cc0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	68ba      	ldr	r2, [r7, #8]
 8009cc8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	88fa      	ldrh	r2, [r7, #6]
 8009cce:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	88fa      	ldrh	r2, [r7, #6]
 8009cd4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	2221      	movs	r2, #33	; 0x21
 8009ce0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	68da      	ldr	r2, [r3, #12]
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009cfa:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	e000      	b.n	8009d02 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8009d00:	2302      	movs	r3, #2
  }
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	3714      	adds	r7, #20
 8009d06:	46bd      	mov	sp, r7
 8009d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0c:	4770      	bx	lr

08009d0e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009d0e:	b480      	push	{r7}
 8009d10:	b085      	sub	sp, #20
 8009d12:	af00      	add	r7, sp, #0
 8009d14:	60f8      	str	r0, [r7, #12]
 8009d16:	60b9      	str	r1, [r7, #8]
 8009d18:	4613      	mov	r3, r2
 8009d1a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009d22:	b2db      	uxtb	r3, r3
 8009d24:	2b20      	cmp	r3, #32
 8009d26:	d140      	bne.n	8009daa <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009d28:	68bb      	ldr	r3, [r7, #8]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d002      	beq.n	8009d34 <HAL_UART_Receive_IT+0x26>
 8009d2e:	88fb      	ldrh	r3, [r7, #6]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d101      	bne.n	8009d38 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009d34:	2301      	movs	r3, #1
 8009d36:	e039      	b.n	8009dac <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8009d3e:	2b01      	cmp	r3, #1
 8009d40:	d101      	bne.n	8009d46 <HAL_UART_Receive_IT+0x38>
 8009d42:	2302      	movs	r3, #2
 8009d44:	e032      	b.n	8009dac <HAL_UART_Receive_IT+0x9e>
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	2201      	movs	r2, #1
 8009d4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	68ba      	ldr	r2, [r7, #8]
 8009d52:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	88fa      	ldrh	r2, [r7, #6]
 8009d58:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	88fa      	ldrh	r2, [r7, #6]
 8009d5e:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	2200      	movs	r2, #0
 8009d64:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2222      	movs	r2, #34	; 0x22
 8009d6a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	2200      	movs	r2, #0
 8009d72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	68da      	ldr	r2, [r3, #12]
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009d84:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	695a      	ldr	r2, [r3, #20]
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	f042 0201 	orr.w	r2, r2, #1
 8009d94:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	68da      	ldr	r2, [r3, #12]
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	f042 0220 	orr.w	r2, r2, #32
 8009da4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8009da6:	2300      	movs	r3, #0
 8009da8:	e000      	b.n	8009dac <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8009daa:	2302      	movs	r3, #2
  }
}
 8009dac:	4618      	mov	r0, r3
 8009dae:	3714      	adds	r7, #20
 8009db0:	46bd      	mov	sp, r7
 8009db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db6:	4770      	bx	lr

08009db8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b088      	sub	sp, #32
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	68db      	ldr	r3, [r3, #12]
 8009dce:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	695b      	ldr	r3, [r3, #20]
 8009dd6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8009dd8:	2300      	movs	r3, #0
 8009dda:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8009ddc:	2300      	movs	r3, #0
 8009dde:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009de0:	69fb      	ldr	r3, [r7, #28]
 8009de2:	f003 030f 	and.w	r3, r3, #15
 8009de6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8009de8:	693b      	ldr	r3, [r7, #16]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d10d      	bne.n	8009e0a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009dee:	69fb      	ldr	r3, [r7, #28]
 8009df0:	f003 0320 	and.w	r3, r3, #32
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d008      	beq.n	8009e0a <HAL_UART_IRQHandler+0x52>
 8009df8:	69bb      	ldr	r3, [r7, #24]
 8009dfa:	f003 0320 	and.w	r3, r3, #32
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d003      	beq.n	8009e0a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f000 f988 	bl	800a118 <UART_Receive_IT>
      return;
 8009e08:	e0cc      	b.n	8009fa4 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009e0a:	693b      	ldr	r3, [r7, #16]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	f000 80ab 	beq.w	8009f68 <HAL_UART_IRQHandler+0x1b0>
 8009e12:	697b      	ldr	r3, [r7, #20]
 8009e14:	f003 0301 	and.w	r3, r3, #1
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d105      	bne.n	8009e28 <HAL_UART_IRQHandler+0x70>
 8009e1c:	69bb      	ldr	r3, [r7, #24]
 8009e1e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	f000 80a0 	beq.w	8009f68 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009e28:	69fb      	ldr	r3, [r7, #28]
 8009e2a:	f003 0301 	and.w	r3, r3, #1
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d00a      	beq.n	8009e48 <HAL_UART_IRQHandler+0x90>
 8009e32:	69bb      	ldr	r3, [r7, #24]
 8009e34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d005      	beq.n	8009e48 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e40:	f043 0201 	orr.w	r2, r3, #1
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009e48:	69fb      	ldr	r3, [r7, #28]
 8009e4a:	f003 0304 	and.w	r3, r3, #4
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d00a      	beq.n	8009e68 <HAL_UART_IRQHandler+0xb0>
 8009e52:	697b      	ldr	r3, [r7, #20]
 8009e54:	f003 0301 	and.w	r3, r3, #1
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d005      	beq.n	8009e68 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e60:	f043 0202 	orr.w	r2, r3, #2
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009e68:	69fb      	ldr	r3, [r7, #28]
 8009e6a:	f003 0302 	and.w	r3, r3, #2
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d00a      	beq.n	8009e88 <HAL_UART_IRQHandler+0xd0>
 8009e72:	697b      	ldr	r3, [r7, #20]
 8009e74:	f003 0301 	and.w	r3, r3, #1
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d005      	beq.n	8009e88 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e80:	f043 0204 	orr.w	r2, r3, #4
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009e88:	69fb      	ldr	r3, [r7, #28]
 8009e8a:	f003 0308 	and.w	r3, r3, #8
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d00a      	beq.n	8009ea8 <HAL_UART_IRQHandler+0xf0>
 8009e92:	697b      	ldr	r3, [r7, #20]
 8009e94:	f003 0301 	and.w	r3, r3, #1
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d005      	beq.n	8009ea8 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ea0:	f043 0208 	orr.w	r2, r3, #8
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d078      	beq.n	8009fa2 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009eb0:	69fb      	ldr	r3, [r7, #28]
 8009eb2:	f003 0320 	and.w	r3, r3, #32
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d007      	beq.n	8009eca <HAL_UART_IRQHandler+0x112>
 8009eba:	69bb      	ldr	r3, [r7, #24]
 8009ebc:	f003 0320 	and.w	r3, r3, #32
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d002      	beq.n	8009eca <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8009ec4:	6878      	ldr	r0, [r7, #4]
 8009ec6:	f000 f927 	bl	800a118 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	695b      	ldr	r3, [r3, #20]
 8009ed0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ed4:	2b40      	cmp	r3, #64	; 0x40
 8009ed6:	bf0c      	ite	eq
 8009ed8:	2301      	moveq	r3, #1
 8009eda:	2300      	movne	r3, #0
 8009edc:	b2db      	uxtb	r3, r3
 8009ede:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ee4:	f003 0308 	and.w	r3, r3, #8
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d102      	bne.n	8009ef2 <HAL_UART_IRQHandler+0x13a>
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d031      	beq.n	8009f56 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f000 f870 	bl	8009fd8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	695b      	ldr	r3, [r3, #20]
 8009efe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f02:	2b40      	cmp	r3, #64	; 0x40
 8009f04:	d123      	bne.n	8009f4e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	695a      	ldr	r2, [r3, #20]
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009f14:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d013      	beq.n	8009f46 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f22:	4a22      	ldr	r2, [pc, #136]	; (8009fac <HAL_UART_IRQHandler+0x1f4>)
 8009f24:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f7fb fc74 	bl	8005818 <HAL_DMA_Abort_IT>
 8009f30:	4603      	mov	r3, r0
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d016      	beq.n	8009f64 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f3c:	687a      	ldr	r2, [r7, #4]
 8009f3e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009f40:	4610      	mov	r0, r2
 8009f42:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f44:	e00e      	b.n	8009f64 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009f46:	6878      	ldr	r0, [r7, #4]
 8009f48:	f000 f83c 	bl	8009fc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f4c:	e00a      	b.n	8009f64 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f000 f838 	bl	8009fc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f54:	e006      	b.n	8009f64 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f000 f834 	bl	8009fc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2200      	movs	r2, #0
 8009f60:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8009f62:	e01e      	b.n	8009fa2 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f64:	bf00      	nop
    return;
 8009f66:	e01c      	b.n	8009fa2 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009f68:	69fb      	ldr	r3, [r7, #28]
 8009f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d008      	beq.n	8009f84 <HAL_UART_IRQHandler+0x1cc>
 8009f72:	69bb      	ldr	r3, [r7, #24]
 8009f74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d003      	beq.n	8009f84 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8009f7c:	6878      	ldr	r0, [r7, #4]
 8009f7e:	f000 f85d 	bl	800a03c <UART_Transmit_IT>
    return;
 8009f82:	e00f      	b.n	8009fa4 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009f84:	69fb      	ldr	r3, [r7, #28]
 8009f86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d00a      	beq.n	8009fa4 <HAL_UART_IRQHandler+0x1ec>
 8009f8e:	69bb      	ldr	r3, [r7, #24]
 8009f90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d005      	beq.n	8009fa4 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8009f98:	6878      	ldr	r0, [r7, #4]
 8009f9a:	f000 f8a5 	bl	800a0e8 <UART_EndTransmit_IT>
    return;
 8009f9e:	bf00      	nop
 8009fa0:	e000      	b.n	8009fa4 <HAL_UART_IRQHandler+0x1ec>
    return;
 8009fa2:	bf00      	nop
  }
}
 8009fa4:	3720      	adds	r7, #32
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	bd80      	pop	{r7, pc}
 8009faa:	bf00      	nop
 8009fac:	0800a015 	.word	0x0800a015

08009fb0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	b083      	sub	sp, #12
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009fb8:	bf00      	nop
 8009fba:	370c      	adds	r7, #12
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc2:	4770      	bx	lr

08009fc4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	b083      	sub	sp, #12
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009fcc:	bf00      	nop
 8009fce:	370c      	adds	r7, #12
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd6:	4770      	bx	lr

08009fd8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009fd8:	b480      	push	{r7}
 8009fda:	b083      	sub	sp, #12
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	68da      	ldr	r2, [r3, #12]
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009fee:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	695a      	ldr	r2, [r3, #20]
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	f022 0201 	bic.w	r2, r2, #1
 8009ffe:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2220      	movs	r2, #32
 800a004:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800a008:	bf00      	nop
 800a00a:	370c      	adds	r7, #12
 800a00c:	46bd      	mov	sp, r7
 800a00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a012:	4770      	bx	lr

0800a014 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b084      	sub	sp, #16
 800a018:	af00      	add	r7, sp, #0
 800a01a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a020:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	2200      	movs	r2, #0
 800a026:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	2200      	movs	r2, #0
 800a02c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a02e:	68f8      	ldr	r0, [r7, #12]
 800a030:	f7ff ffc8 	bl	8009fc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a034:	bf00      	nop
 800a036:	3710      	adds	r7, #16
 800a038:	46bd      	mov	sp, r7
 800a03a:	bd80      	pop	{r7, pc}

0800a03c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a03c:	b480      	push	{r7}
 800a03e:	b085      	sub	sp, #20
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a04a:	b2db      	uxtb	r3, r3
 800a04c:	2b21      	cmp	r3, #33	; 0x21
 800a04e:	d144      	bne.n	800a0da <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	689b      	ldr	r3, [r3, #8]
 800a054:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a058:	d11a      	bne.n	800a090 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	6a1b      	ldr	r3, [r3, #32]
 800a05e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	881b      	ldrh	r3, [r3, #0]
 800a064:	461a      	mov	r2, r3
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a06e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	691b      	ldr	r3, [r3, #16]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d105      	bne.n	800a084 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	6a1b      	ldr	r3, [r3, #32]
 800a07c:	1c9a      	adds	r2, r3, #2
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	621a      	str	r2, [r3, #32]
 800a082:	e00e      	b.n	800a0a2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	6a1b      	ldr	r3, [r3, #32]
 800a088:	1c5a      	adds	r2, r3, #1
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	621a      	str	r2, [r3, #32]
 800a08e:	e008      	b.n	800a0a2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	6a1b      	ldr	r3, [r3, #32]
 800a094:	1c59      	adds	r1, r3, #1
 800a096:	687a      	ldr	r2, [r7, #4]
 800a098:	6211      	str	r1, [r2, #32]
 800a09a:	781a      	ldrb	r2, [r3, #0]
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a0a6:	b29b      	uxth	r3, r3
 800a0a8:	3b01      	subs	r3, #1
 800a0aa:	b29b      	uxth	r3, r3
 800a0ac:	687a      	ldr	r2, [r7, #4]
 800a0ae:	4619      	mov	r1, r3
 800a0b0:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d10f      	bne.n	800a0d6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	68da      	ldr	r2, [r3, #12]
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a0c4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	68da      	ldr	r2, [r3, #12]
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a0d4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	e000      	b.n	800a0dc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800a0da:	2302      	movs	r3, #2
  }
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3714      	adds	r7, #20
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e6:	4770      	bx	lr

0800a0e8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b082      	sub	sp, #8
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	68da      	ldr	r2, [r3, #12]
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a0fe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2220      	movs	r2, #32
 800a104:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	f7ff ff51 	bl	8009fb0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a10e:	2300      	movs	r3, #0
}
 800a110:	4618      	mov	r0, r3
 800a112:	3708      	adds	r7, #8
 800a114:	46bd      	mov	sp, r7
 800a116:	bd80      	pop	{r7, pc}

0800a118 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b084      	sub	sp, #16
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a126:	b2db      	uxtb	r3, r3
 800a128:	2b22      	cmp	r3, #34	; 0x22
 800a12a:	d171      	bne.n	800a210 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	689b      	ldr	r3, [r3, #8]
 800a130:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a134:	d123      	bne.n	800a17e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a13a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	691b      	ldr	r3, [r3, #16]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d10e      	bne.n	800a162 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	685b      	ldr	r3, [r3, #4]
 800a14a:	b29b      	uxth	r3, r3
 800a14c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a150:	b29a      	uxth	r2, r3
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a15a:	1c9a      	adds	r2, r3, #2
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	629a      	str	r2, [r3, #40]	; 0x28
 800a160:	e029      	b.n	800a1b6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	685b      	ldr	r3, [r3, #4]
 800a168:	b29b      	uxth	r3, r3
 800a16a:	b2db      	uxtb	r3, r3
 800a16c:	b29a      	uxth	r2, r3
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a176:	1c5a      	adds	r2, r3, #1
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	629a      	str	r2, [r3, #40]	; 0x28
 800a17c:	e01b      	b.n	800a1b6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	691b      	ldr	r3, [r3, #16]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d10a      	bne.n	800a19c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	6858      	ldr	r0, [r3, #4]
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a190:	1c59      	adds	r1, r3, #1
 800a192:	687a      	ldr	r2, [r7, #4]
 800a194:	6291      	str	r1, [r2, #40]	; 0x28
 800a196:	b2c2      	uxtb	r2, r0
 800a198:	701a      	strb	r2, [r3, #0]
 800a19a:	e00c      	b.n	800a1b6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	685b      	ldr	r3, [r3, #4]
 800a1a2:	b2da      	uxtb	r2, r3
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1a8:	1c58      	adds	r0, r3, #1
 800a1aa:	6879      	ldr	r1, [r7, #4]
 800a1ac:	6288      	str	r0, [r1, #40]	; 0x28
 800a1ae:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a1b2:	b2d2      	uxtb	r2, r2
 800a1b4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a1ba:	b29b      	uxth	r3, r3
 800a1bc:	3b01      	subs	r3, #1
 800a1be:	b29b      	uxth	r3, r3
 800a1c0:	687a      	ldr	r2, [r7, #4]
 800a1c2:	4619      	mov	r1, r3
 800a1c4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d120      	bne.n	800a20c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	68da      	ldr	r2, [r3, #12]
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	f022 0220 	bic.w	r2, r2, #32
 800a1d8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	68da      	ldr	r2, [r3, #12]
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a1e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	695a      	ldr	r2, [r3, #20]
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	f022 0201 	bic.w	r2, r2, #1
 800a1f8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2220      	movs	r2, #32
 800a1fe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f7f9 fa70 	bl	80036e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800a208:	2300      	movs	r3, #0
 800a20a:	e002      	b.n	800a212 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800a20c:	2300      	movs	r3, #0
 800a20e:	e000      	b.n	800a212 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800a210:	2302      	movs	r3, #2
  }
}
 800a212:	4618      	mov	r0, r3
 800a214:	3710      	adds	r7, #16
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}
	...

0800a21c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a21c:	b5b0      	push	{r4, r5, r7, lr}
 800a21e:	b084      	sub	sp, #16
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	691b      	ldr	r3, [r3, #16]
 800a22a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	68da      	ldr	r2, [r3, #12]
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	430a      	orrs	r2, r1
 800a238:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	689a      	ldr	r2, [r3, #8]
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	691b      	ldr	r3, [r3, #16]
 800a242:	431a      	orrs	r2, r3
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	695b      	ldr	r3, [r3, #20]
 800a248:	431a      	orrs	r2, r3
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	69db      	ldr	r3, [r3, #28]
 800a24e:	4313      	orrs	r3, r2
 800a250:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	68db      	ldr	r3, [r3, #12]
 800a258:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a25c:	f023 030c 	bic.w	r3, r3, #12
 800a260:	687a      	ldr	r2, [r7, #4]
 800a262:	6812      	ldr	r2, [r2, #0]
 800a264:	68f9      	ldr	r1, [r7, #12]
 800a266:	430b      	orrs	r3, r1
 800a268:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	695b      	ldr	r3, [r3, #20]
 800a270:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	699a      	ldr	r2, [r3, #24]
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	430a      	orrs	r2, r1
 800a27e:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	69db      	ldr	r3, [r3, #28]
 800a284:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a288:	f040 80e4 	bne.w	800a454 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	4aab      	ldr	r2, [pc, #684]	; (800a540 <UART_SetConfig+0x324>)
 800a292:	4293      	cmp	r3, r2
 800a294:	d004      	beq.n	800a2a0 <UART_SetConfig+0x84>
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	4aaa      	ldr	r2, [pc, #680]	; (800a544 <UART_SetConfig+0x328>)
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d16c      	bne.n	800a37a <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800a2a0:	f7fe fb64 	bl	800896c <HAL_RCC_GetPCLK2Freq>
 800a2a4:	4602      	mov	r2, r0
 800a2a6:	4613      	mov	r3, r2
 800a2a8:	009b      	lsls	r3, r3, #2
 800a2aa:	4413      	add	r3, r2
 800a2ac:	009a      	lsls	r2, r3, #2
 800a2ae:	441a      	add	r2, r3
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	685b      	ldr	r3, [r3, #4]
 800a2b4:	005b      	lsls	r3, r3, #1
 800a2b6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2ba:	4aa3      	ldr	r2, [pc, #652]	; (800a548 <UART_SetConfig+0x32c>)
 800a2bc:	fba2 2303 	umull	r2, r3, r2, r3
 800a2c0:	095b      	lsrs	r3, r3, #5
 800a2c2:	011c      	lsls	r4, r3, #4
 800a2c4:	f7fe fb52 	bl	800896c <HAL_RCC_GetPCLK2Freq>
 800a2c8:	4602      	mov	r2, r0
 800a2ca:	4613      	mov	r3, r2
 800a2cc:	009b      	lsls	r3, r3, #2
 800a2ce:	4413      	add	r3, r2
 800a2d0:	009a      	lsls	r2, r3, #2
 800a2d2:	441a      	add	r2, r3
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	685b      	ldr	r3, [r3, #4]
 800a2d8:	005b      	lsls	r3, r3, #1
 800a2da:	fbb2 f5f3 	udiv	r5, r2, r3
 800a2de:	f7fe fb45 	bl	800896c <HAL_RCC_GetPCLK2Freq>
 800a2e2:	4602      	mov	r2, r0
 800a2e4:	4613      	mov	r3, r2
 800a2e6:	009b      	lsls	r3, r3, #2
 800a2e8:	4413      	add	r3, r2
 800a2ea:	009a      	lsls	r2, r3, #2
 800a2ec:	441a      	add	r2, r3
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	685b      	ldr	r3, [r3, #4]
 800a2f2:	005b      	lsls	r3, r3, #1
 800a2f4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2f8:	4a93      	ldr	r2, [pc, #588]	; (800a548 <UART_SetConfig+0x32c>)
 800a2fa:	fba2 2303 	umull	r2, r3, r2, r3
 800a2fe:	095b      	lsrs	r3, r3, #5
 800a300:	2264      	movs	r2, #100	; 0x64
 800a302:	fb02 f303 	mul.w	r3, r2, r3
 800a306:	1aeb      	subs	r3, r5, r3
 800a308:	00db      	lsls	r3, r3, #3
 800a30a:	3332      	adds	r3, #50	; 0x32
 800a30c:	4a8e      	ldr	r2, [pc, #568]	; (800a548 <UART_SetConfig+0x32c>)
 800a30e:	fba2 2303 	umull	r2, r3, r2, r3
 800a312:	095b      	lsrs	r3, r3, #5
 800a314:	005b      	lsls	r3, r3, #1
 800a316:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a31a:	441c      	add	r4, r3
 800a31c:	f7fe fb26 	bl	800896c <HAL_RCC_GetPCLK2Freq>
 800a320:	4602      	mov	r2, r0
 800a322:	4613      	mov	r3, r2
 800a324:	009b      	lsls	r3, r3, #2
 800a326:	4413      	add	r3, r2
 800a328:	009a      	lsls	r2, r3, #2
 800a32a:	441a      	add	r2, r3
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	685b      	ldr	r3, [r3, #4]
 800a330:	005b      	lsls	r3, r3, #1
 800a332:	fbb2 f5f3 	udiv	r5, r2, r3
 800a336:	f7fe fb19 	bl	800896c <HAL_RCC_GetPCLK2Freq>
 800a33a:	4602      	mov	r2, r0
 800a33c:	4613      	mov	r3, r2
 800a33e:	009b      	lsls	r3, r3, #2
 800a340:	4413      	add	r3, r2
 800a342:	009a      	lsls	r2, r3, #2
 800a344:	441a      	add	r2, r3
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	685b      	ldr	r3, [r3, #4]
 800a34a:	005b      	lsls	r3, r3, #1
 800a34c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a350:	4a7d      	ldr	r2, [pc, #500]	; (800a548 <UART_SetConfig+0x32c>)
 800a352:	fba2 2303 	umull	r2, r3, r2, r3
 800a356:	095b      	lsrs	r3, r3, #5
 800a358:	2264      	movs	r2, #100	; 0x64
 800a35a:	fb02 f303 	mul.w	r3, r2, r3
 800a35e:	1aeb      	subs	r3, r5, r3
 800a360:	00db      	lsls	r3, r3, #3
 800a362:	3332      	adds	r3, #50	; 0x32
 800a364:	4a78      	ldr	r2, [pc, #480]	; (800a548 <UART_SetConfig+0x32c>)
 800a366:	fba2 2303 	umull	r2, r3, r2, r3
 800a36a:	095b      	lsrs	r3, r3, #5
 800a36c:	f003 0207 	and.w	r2, r3, #7
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	4422      	add	r2, r4
 800a376:	609a      	str	r2, [r3, #8]
 800a378:	e154      	b.n	800a624 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800a37a:	f7fe fae3 	bl	8008944 <HAL_RCC_GetPCLK1Freq>
 800a37e:	4602      	mov	r2, r0
 800a380:	4613      	mov	r3, r2
 800a382:	009b      	lsls	r3, r3, #2
 800a384:	4413      	add	r3, r2
 800a386:	009a      	lsls	r2, r3, #2
 800a388:	441a      	add	r2, r3
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	685b      	ldr	r3, [r3, #4]
 800a38e:	005b      	lsls	r3, r3, #1
 800a390:	fbb2 f3f3 	udiv	r3, r2, r3
 800a394:	4a6c      	ldr	r2, [pc, #432]	; (800a548 <UART_SetConfig+0x32c>)
 800a396:	fba2 2303 	umull	r2, r3, r2, r3
 800a39a:	095b      	lsrs	r3, r3, #5
 800a39c:	011c      	lsls	r4, r3, #4
 800a39e:	f7fe fad1 	bl	8008944 <HAL_RCC_GetPCLK1Freq>
 800a3a2:	4602      	mov	r2, r0
 800a3a4:	4613      	mov	r3, r2
 800a3a6:	009b      	lsls	r3, r3, #2
 800a3a8:	4413      	add	r3, r2
 800a3aa:	009a      	lsls	r2, r3, #2
 800a3ac:	441a      	add	r2, r3
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	685b      	ldr	r3, [r3, #4]
 800a3b2:	005b      	lsls	r3, r3, #1
 800a3b4:	fbb2 f5f3 	udiv	r5, r2, r3
 800a3b8:	f7fe fac4 	bl	8008944 <HAL_RCC_GetPCLK1Freq>
 800a3bc:	4602      	mov	r2, r0
 800a3be:	4613      	mov	r3, r2
 800a3c0:	009b      	lsls	r3, r3, #2
 800a3c2:	4413      	add	r3, r2
 800a3c4:	009a      	lsls	r2, r3, #2
 800a3c6:	441a      	add	r2, r3
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	005b      	lsls	r3, r3, #1
 800a3ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3d2:	4a5d      	ldr	r2, [pc, #372]	; (800a548 <UART_SetConfig+0x32c>)
 800a3d4:	fba2 2303 	umull	r2, r3, r2, r3
 800a3d8:	095b      	lsrs	r3, r3, #5
 800a3da:	2264      	movs	r2, #100	; 0x64
 800a3dc:	fb02 f303 	mul.w	r3, r2, r3
 800a3e0:	1aeb      	subs	r3, r5, r3
 800a3e2:	00db      	lsls	r3, r3, #3
 800a3e4:	3332      	adds	r3, #50	; 0x32
 800a3e6:	4a58      	ldr	r2, [pc, #352]	; (800a548 <UART_SetConfig+0x32c>)
 800a3e8:	fba2 2303 	umull	r2, r3, r2, r3
 800a3ec:	095b      	lsrs	r3, r3, #5
 800a3ee:	005b      	lsls	r3, r3, #1
 800a3f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a3f4:	441c      	add	r4, r3
 800a3f6:	f7fe faa5 	bl	8008944 <HAL_RCC_GetPCLK1Freq>
 800a3fa:	4602      	mov	r2, r0
 800a3fc:	4613      	mov	r3, r2
 800a3fe:	009b      	lsls	r3, r3, #2
 800a400:	4413      	add	r3, r2
 800a402:	009a      	lsls	r2, r3, #2
 800a404:	441a      	add	r2, r3
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	685b      	ldr	r3, [r3, #4]
 800a40a:	005b      	lsls	r3, r3, #1
 800a40c:	fbb2 f5f3 	udiv	r5, r2, r3
 800a410:	f7fe fa98 	bl	8008944 <HAL_RCC_GetPCLK1Freq>
 800a414:	4602      	mov	r2, r0
 800a416:	4613      	mov	r3, r2
 800a418:	009b      	lsls	r3, r3, #2
 800a41a:	4413      	add	r3, r2
 800a41c:	009a      	lsls	r2, r3, #2
 800a41e:	441a      	add	r2, r3
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	685b      	ldr	r3, [r3, #4]
 800a424:	005b      	lsls	r3, r3, #1
 800a426:	fbb2 f3f3 	udiv	r3, r2, r3
 800a42a:	4a47      	ldr	r2, [pc, #284]	; (800a548 <UART_SetConfig+0x32c>)
 800a42c:	fba2 2303 	umull	r2, r3, r2, r3
 800a430:	095b      	lsrs	r3, r3, #5
 800a432:	2264      	movs	r2, #100	; 0x64
 800a434:	fb02 f303 	mul.w	r3, r2, r3
 800a438:	1aeb      	subs	r3, r5, r3
 800a43a:	00db      	lsls	r3, r3, #3
 800a43c:	3332      	adds	r3, #50	; 0x32
 800a43e:	4a42      	ldr	r2, [pc, #264]	; (800a548 <UART_SetConfig+0x32c>)
 800a440:	fba2 2303 	umull	r2, r3, r2, r3
 800a444:	095b      	lsrs	r3, r3, #5
 800a446:	f003 0207 	and.w	r2, r3, #7
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	4422      	add	r2, r4
 800a450:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800a452:	e0e7      	b.n	800a624 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	4a39      	ldr	r2, [pc, #228]	; (800a540 <UART_SetConfig+0x324>)
 800a45a:	4293      	cmp	r3, r2
 800a45c:	d004      	beq.n	800a468 <UART_SetConfig+0x24c>
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	4a38      	ldr	r2, [pc, #224]	; (800a544 <UART_SetConfig+0x328>)
 800a464:	4293      	cmp	r3, r2
 800a466:	d171      	bne.n	800a54c <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800a468:	f7fe fa80 	bl	800896c <HAL_RCC_GetPCLK2Freq>
 800a46c:	4602      	mov	r2, r0
 800a46e:	4613      	mov	r3, r2
 800a470:	009b      	lsls	r3, r3, #2
 800a472:	4413      	add	r3, r2
 800a474:	009a      	lsls	r2, r3, #2
 800a476:	441a      	add	r2, r3
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	685b      	ldr	r3, [r3, #4]
 800a47c:	009b      	lsls	r3, r3, #2
 800a47e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a482:	4a31      	ldr	r2, [pc, #196]	; (800a548 <UART_SetConfig+0x32c>)
 800a484:	fba2 2303 	umull	r2, r3, r2, r3
 800a488:	095b      	lsrs	r3, r3, #5
 800a48a:	011c      	lsls	r4, r3, #4
 800a48c:	f7fe fa6e 	bl	800896c <HAL_RCC_GetPCLK2Freq>
 800a490:	4602      	mov	r2, r0
 800a492:	4613      	mov	r3, r2
 800a494:	009b      	lsls	r3, r3, #2
 800a496:	4413      	add	r3, r2
 800a498:	009a      	lsls	r2, r3, #2
 800a49a:	441a      	add	r2, r3
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	685b      	ldr	r3, [r3, #4]
 800a4a0:	009b      	lsls	r3, r3, #2
 800a4a2:	fbb2 f5f3 	udiv	r5, r2, r3
 800a4a6:	f7fe fa61 	bl	800896c <HAL_RCC_GetPCLK2Freq>
 800a4aa:	4602      	mov	r2, r0
 800a4ac:	4613      	mov	r3, r2
 800a4ae:	009b      	lsls	r3, r3, #2
 800a4b0:	4413      	add	r3, r2
 800a4b2:	009a      	lsls	r2, r3, #2
 800a4b4:	441a      	add	r2, r3
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	685b      	ldr	r3, [r3, #4]
 800a4ba:	009b      	lsls	r3, r3, #2
 800a4bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4c0:	4a21      	ldr	r2, [pc, #132]	; (800a548 <UART_SetConfig+0x32c>)
 800a4c2:	fba2 2303 	umull	r2, r3, r2, r3
 800a4c6:	095b      	lsrs	r3, r3, #5
 800a4c8:	2264      	movs	r2, #100	; 0x64
 800a4ca:	fb02 f303 	mul.w	r3, r2, r3
 800a4ce:	1aeb      	subs	r3, r5, r3
 800a4d0:	011b      	lsls	r3, r3, #4
 800a4d2:	3332      	adds	r3, #50	; 0x32
 800a4d4:	4a1c      	ldr	r2, [pc, #112]	; (800a548 <UART_SetConfig+0x32c>)
 800a4d6:	fba2 2303 	umull	r2, r3, r2, r3
 800a4da:	095b      	lsrs	r3, r3, #5
 800a4dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a4e0:	441c      	add	r4, r3
 800a4e2:	f7fe fa43 	bl	800896c <HAL_RCC_GetPCLK2Freq>
 800a4e6:	4602      	mov	r2, r0
 800a4e8:	4613      	mov	r3, r2
 800a4ea:	009b      	lsls	r3, r3, #2
 800a4ec:	4413      	add	r3, r2
 800a4ee:	009a      	lsls	r2, r3, #2
 800a4f0:	441a      	add	r2, r3
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	685b      	ldr	r3, [r3, #4]
 800a4f6:	009b      	lsls	r3, r3, #2
 800a4f8:	fbb2 f5f3 	udiv	r5, r2, r3
 800a4fc:	f7fe fa36 	bl	800896c <HAL_RCC_GetPCLK2Freq>
 800a500:	4602      	mov	r2, r0
 800a502:	4613      	mov	r3, r2
 800a504:	009b      	lsls	r3, r3, #2
 800a506:	4413      	add	r3, r2
 800a508:	009a      	lsls	r2, r3, #2
 800a50a:	441a      	add	r2, r3
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	685b      	ldr	r3, [r3, #4]
 800a510:	009b      	lsls	r3, r3, #2
 800a512:	fbb2 f3f3 	udiv	r3, r2, r3
 800a516:	4a0c      	ldr	r2, [pc, #48]	; (800a548 <UART_SetConfig+0x32c>)
 800a518:	fba2 2303 	umull	r2, r3, r2, r3
 800a51c:	095b      	lsrs	r3, r3, #5
 800a51e:	2264      	movs	r2, #100	; 0x64
 800a520:	fb02 f303 	mul.w	r3, r2, r3
 800a524:	1aeb      	subs	r3, r5, r3
 800a526:	011b      	lsls	r3, r3, #4
 800a528:	3332      	adds	r3, #50	; 0x32
 800a52a:	4a07      	ldr	r2, [pc, #28]	; (800a548 <UART_SetConfig+0x32c>)
 800a52c:	fba2 2303 	umull	r2, r3, r2, r3
 800a530:	095b      	lsrs	r3, r3, #5
 800a532:	f003 020f 	and.w	r2, r3, #15
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	4422      	add	r2, r4
 800a53c:	609a      	str	r2, [r3, #8]
 800a53e:	e071      	b.n	800a624 <UART_SetConfig+0x408>
 800a540:	40011000 	.word	0x40011000
 800a544:	40011400 	.word	0x40011400
 800a548:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800a54c:	f7fe f9fa 	bl	8008944 <HAL_RCC_GetPCLK1Freq>
 800a550:	4602      	mov	r2, r0
 800a552:	4613      	mov	r3, r2
 800a554:	009b      	lsls	r3, r3, #2
 800a556:	4413      	add	r3, r2
 800a558:	009a      	lsls	r2, r3, #2
 800a55a:	441a      	add	r2, r3
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	685b      	ldr	r3, [r3, #4]
 800a560:	009b      	lsls	r3, r3, #2
 800a562:	fbb2 f3f3 	udiv	r3, r2, r3
 800a566:	4a31      	ldr	r2, [pc, #196]	; (800a62c <UART_SetConfig+0x410>)
 800a568:	fba2 2303 	umull	r2, r3, r2, r3
 800a56c:	095b      	lsrs	r3, r3, #5
 800a56e:	011c      	lsls	r4, r3, #4
 800a570:	f7fe f9e8 	bl	8008944 <HAL_RCC_GetPCLK1Freq>
 800a574:	4602      	mov	r2, r0
 800a576:	4613      	mov	r3, r2
 800a578:	009b      	lsls	r3, r3, #2
 800a57a:	4413      	add	r3, r2
 800a57c:	009a      	lsls	r2, r3, #2
 800a57e:	441a      	add	r2, r3
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	685b      	ldr	r3, [r3, #4]
 800a584:	009b      	lsls	r3, r3, #2
 800a586:	fbb2 f5f3 	udiv	r5, r2, r3
 800a58a:	f7fe f9db 	bl	8008944 <HAL_RCC_GetPCLK1Freq>
 800a58e:	4602      	mov	r2, r0
 800a590:	4613      	mov	r3, r2
 800a592:	009b      	lsls	r3, r3, #2
 800a594:	4413      	add	r3, r2
 800a596:	009a      	lsls	r2, r3, #2
 800a598:	441a      	add	r2, r3
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	685b      	ldr	r3, [r3, #4]
 800a59e:	009b      	lsls	r3, r3, #2
 800a5a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5a4:	4a21      	ldr	r2, [pc, #132]	; (800a62c <UART_SetConfig+0x410>)
 800a5a6:	fba2 2303 	umull	r2, r3, r2, r3
 800a5aa:	095b      	lsrs	r3, r3, #5
 800a5ac:	2264      	movs	r2, #100	; 0x64
 800a5ae:	fb02 f303 	mul.w	r3, r2, r3
 800a5b2:	1aeb      	subs	r3, r5, r3
 800a5b4:	011b      	lsls	r3, r3, #4
 800a5b6:	3332      	adds	r3, #50	; 0x32
 800a5b8:	4a1c      	ldr	r2, [pc, #112]	; (800a62c <UART_SetConfig+0x410>)
 800a5ba:	fba2 2303 	umull	r2, r3, r2, r3
 800a5be:	095b      	lsrs	r3, r3, #5
 800a5c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a5c4:	441c      	add	r4, r3
 800a5c6:	f7fe f9bd 	bl	8008944 <HAL_RCC_GetPCLK1Freq>
 800a5ca:	4602      	mov	r2, r0
 800a5cc:	4613      	mov	r3, r2
 800a5ce:	009b      	lsls	r3, r3, #2
 800a5d0:	4413      	add	r3, r2
 800a5d2:	009a      	lsls	r2, r3, #2
 800a5d4:	441a      	add	r2, r3
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	685b      	ldr	r3, [r3, #4]
 800a5da:	009b      	lsls	r3, r3, #2
 800a5dc:	fbb2 f5f3 	udiv	r5, r2, r3
 800a5e0:	f7fe f9b0 	bl	8008944 <HAL_RCC_GetPCLK1Freq>
 800a5e4:	4602      	mov	r2, r0
 800a5e6:	4613      	mov	r3, r2
 800a5e8:	009b      	lsls	r3, r3, #2
 800a5ea:	4413      	add	r3, r2
 800a5ec:	009a      	lsls	r2, r3, #2
 800a5ee:	441a      	add	r2, r3
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	685b      	ldr	r3, [r3, #4]
 800a5f4:	009b      	lsls	r3, r3, #2
 800a5f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5fa:	4a0c      	ldr	r2, [pc, #48]	; (800a62c <UART_SetConfig+0x410>)
 800a5fc:	fba2 2303 	umull	r2, r3, r2, r3
 800a600:	095b      	lsrs	r3, r3, #5
 800a602:	2264      	movs	r2, #100	; 0x64
 800a604:	fb02 f303 	mul.w	r3, r2, r3
 800a608:	1aeb      	subs	r3, r5, r3
 800a60a:	011b      	lsls	r3, r3, #4
 800a60c:	3332      	adds	r3, #50	; 0x32
 800a60e:	4a07      	ldr	r2, [pc, #28]	; (800a62c <UART_SetConfig+0x410>)
 800a610:	fba2 2303 	umull	r2, r3, r2, r3
 800a614:	095b      	lsrs	r3, r3, #5
 800a616:	f003 020f 	and.w	r2, r3, #15
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	4422      	add	r2, r4
 800a620:	609a      	str	r2, [r3, #8]
}
 800a622:	e7ff      	b.n	800a624 <UART_SetConfig+0x408>
 800a624:	bf00      	nop
 800a626:	3710      	adds	r7, #16
 800a628:	46bd      	mov	sp, r7
 800a62a:	bdb0      	pop	{r4, r5, r7, pc}
 800a62c:	51eb851f 	.word	0x51eb851f

0800a630 <__errno>:
 800a630:	4b01      	ldr	r3, [pc, #4]	; (800a638 <__errno+0x8>)
 800a632:	6818      	ldr	r0, [r3, #0]
 800a634:	4770      	bx	lr
 800a636:	bf00      	nop
 800a638:	20000020 	.word	0x20000020

0800a63c <__libc_init_array>:
 800a63c:	b570      	push	{r4, r5, r6, lr}
 800a63e:	4e0d      	ldr	r6, [pc, #52]	; (800a674 <__libc_init_array+0x38>)
 800a640:	4c0d      	ldr	r4, [pc, #52]	; (800a678 <__libc_init_array+0x3c>)
 800a642:	1ba4      	subs	r4, r4, r6
 800a644:	10a4      	asrs	r4, r4, #2
 800a646:	2500      	movs	r5, #0
 800a648:	42a5      	cmp	r5, r4
 800a64a:	d109      	bne.n	800a660 <__libc_init_array+0x24>
 800a64c:	4e0b      	ldr	r6, [pc, #44]	; (800a67c <__libc_init_array+0x40>)
 800a64e:	4c0c      	ldr	r4, [pc, #48]	; (800a680 <__libc_init_array+0x44>)
 800a650:	f000 fc90 	bl	800af74 <_init>
 800a654:	1ba4      	subs	r4, r4, r6
 800a656:	10a4      	asrs	r4, r4, #2
 800a658:	2500      	movs	r5, #0
 800a65a:	42a5      	cmp	r5, r4
 800a65c:	d105      	bne.n	800a66a <__libc_init_array+0x2e>
 800a65e:	bd70      	pop	{r4, r5, r6, pc}
 800a660:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a664:	4798      	blx	r3
 800a666:	3501      	adds	r5, #1
 800a668:	e7ee      	b.n	800a648 <__libc_init_array+0xc>
 800a66a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a66e:	4798      	blx	r3
 800a670:	3501      	adds	r5, #1
 800a672:	e7f2      	b.n	800a65a <__libc_init_array+0x1e>
 800a674:	0800b054 	.word	0x0800b054
 800a678:	0800b054 	.word	0x0800b054
 800a67c:	0800b054 	.word	0x0800b054
 800a680:	0800b058 	.word	0x0800b058

0800a684 <memset>:
 800a684:	4402      	add	r2, r0
 800a686:	4603      	mov	r3, r0
 800a688:	4293      	cmp	r3, r2
 800a68a:	d100      	bne.n	800a68e <memset+0xa>
 800a68c:	4770      	bx	lr
 800a68e:	f803 1b01 	strb.w	r1, [r3], #1
 800a692:	e7f9      	b.n	800a688 <memset+0x4>

0800a694 <_puts_r>:
 800a694:	b570      	push	{r4, r5, r6, lr}
 800a696:	460e      	mov	r6, r1
 800a698:	4605      	mov	r5, r0
 800a69a:	b118      	cbz	r0, 800a6a4 <_puts_r+0x10>
 800a69c:	6983      	ldr	r3, [r0, #24]
 800a69e:	b90b      	cbnz	r3, 800a6a4 <_puts_r+0x10>
 800a6a0:	f000 fa14 	bl	800aacc <__sinit>
 800a6a4:	69ab      	ldr	r3, [r5, #24]
 800a6a6:	68ac      	ldr	r4, [r5, #8]
 800a6a8:	b913      	cbnz	r3, 800a6b0 <_puts_r+0x1c>
 800a6aa:	4628      	mov	r0, r5
 800a6ac:	f000 fa0e 	bl	800aacc <__sinit>
 800a6b0:	4b23      	ldr	r3, [pc, #140]	; (800a740 <_puts_r+0xac>)
 800a6b2:	429c      	cmp	r4, r3
 800a6b4:	d117      	bne.n	800a6e6 <_puts_r+0x52>
 800a6b6:	686c      	ldr	r4, [r5, #4]
 800a6b8:	89a3      	ldrh	r3, [r4, #12]
 800a6ba:	071b      	lsls	r3, r3, #28
 800a6bc:	d51d      	bpl.n	800a6fa <_puts_r+0x66>
 800a6be:	6923      	ldr	r3, [r4, #16]
 800a6c0:	b1db      	cbz	r3, 800a6fa <_puts_r+0x66>
 800a6c2:	3e01      	subs	r6, #1
 800a6c4:	68a3      	ldr	r3, [r4, #8]
 800a6c6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a6ca:	3b01      	subs	r3, #1
 800a6cc:	60a3      	str	r3, [r4, #8]
 800a6ce:	b9e9      	cbnz	r1, 800a70c <_puts_r+0x78>
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	da2e      	bge.n	800a732 <_puts_r+0x9e>
 800a6d4:	4622      	mov	r2, r4
 800a6d6:	210a      	movs	r1, #10
 800a6d8:	4628      	mov	r0, r5
 800a6da:	f000 f847 	bl	800a76c <__swbuf_r>
 800a6de:	3001      	adds	r0, #1
 800a6e0:	d011      	beq.n	800a706 <_puts_r+0x72>
 800a6e2:	200a      	movs	r0, #10
 800a6e4:	e011      	b.n	800a70a <_puts_r+0x76>
 800a6e6:	4b17      	ldr	r3, [pc, #92]	; (800a744 <_puts_r+0xb0>)
 800a6e8:	429c      	cmp	r4, r3
 800a6ea:	d101      	bne.n	800a6f0 <_puts_r+0x5c>
 800a6ec:	68ac      	ldr	r4, [r5, #8]
 800a6ee:	e7e3      	b.n	800a6b8 <_puts_r+0x24>
 800a6f0:	4b15      	ldr	r3, [pc, #84]	; (800a748 <_puts_r+0xb4>)
 800a6f2:	429c      	cmp	r4, r3
 800a6f4:	bf08      	it	eq
 800a6f6:	68ec      	ldreq	r4, [r5, #12]
 800a6f8:	e7de      	b.n	800a6b8 <_puts_r+0x24>
 800a6fa:	4621      	mov	r1, r4
 800a6fc:	4628      	mov	r0, r5
 800a6fe:	f000 f887 	bl	800a810 <__swsetup_r>
 800a702:	2800      	cmp	r0, #0
 800a704:	d0dd      	beq.n	800a6c2 <_puts_r+0x2e>
 800a706:	f04f 30ff 	mov.w	r0, #4294967295
 800a70a:	bd70      	pop	{r4, r5, r6, pc}
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	da04      	bge.n	800a71a <_puts_r+0x86>
 800a710:	69a2      	ldr	r2, [r4, #24]
 800a712:	429a      	cmp	r2, r3
 800a714:	dc06      	bgt.n	800a724 <_puts_r+0x90>
 800a716:	290a      	cmp	r1, #10
 800a718:	d004      	beq.n	800a724 <_puts_r+0x90>
 800a71a:	6823      	ldr	r3, [r4, #0]
 800a71c:	1c5a      	adds	r2, r3, #1
 800a71e:	6022      	str	r2, [r4, #0]
 800a720:	7019      	strb	r1, [r3, #0]
 800a722:	e7cf      	b.n	800a6c4 <_puts_r+0x30>
 800a724:	4622      	mov	r2, r4
 800a726:	4628      	mov	r0, r5
 800a728:	f000 f820 	bl	800a76c <__swbuf_r>
 800a72c:	3001      	adds	r0, #1
 800a72e:	d1c9      	bne.n	800a6c4 <_puts_r+0x30>
 800a730:	e7e9      	b.n	800a706 <_puts_r+0x72>
 800a732:	6823      	ldr	r3, [r4, #0]
 800a734:	200a      	movs	r0, #10
 800a736:	1c5a      	adds	r2, r3, #1
 800a738:	6022      	str	r2, [r4, #0]
 800a73a:	7018      	strb	r0, [r3, #0]
 800a73c:	e7e5      	b.n	800a70a <_puts_r+0x76>
 800a73e:	bf00      	nop
 800a740:	0800b00c 	.word	0x0800b00c
 800a744:	0800b02c 	.word	0x0800b02c
 800a748:	0800afec 	.word	0x0800afec

0800a74c <puts>:
 800a74c:	4b02      	ldr	r3, [pc, #8]	; (800a758 <puts+0xc>)
 800a74e:	4601      	mov	r1, r0
 800a750:	6818      	ldr	r0, [r3, #0]
 800a752:	f7ff bf9f 	b.w	800a694 <_puts_r>
 800a756:	bf00      	nop
 800a758:	20000020 	.word	0x20000020

0800a75c <strcpy>:
 800a75c:	4603      	mov	r3, r0
 800a75e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a762:	f803 2b01 	strb.w	r2, [r3], #1
 800a766:	2a00      	cmp	r2, #0
 800a768:	d1f9      	bne.n	800a75e <strcpy+0x2>
 800a76a:	4770      	bx	lr

0800a76c <__swbuf_r>:
 800a76c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a76e:	460e      	mov	r6, r1
 800a770:	4614      	mov	r4, r2
 800a772:	4605      	mov	r5, r0
 800a774:	b118      	cbz	r0, 800a77e <__swbuf_r+0x12>
 800a776:	6983      	ldr	r3, [r0, #24]
 800a778:	b90b      	cbnz	r3, 800a77e <__swbuf_r+0x12>
 800a77a:	f000 f9a7 	bl	800aacc <__sinit>
 800a77e:	4b21      	ldr	r3, [pc, #132]	; (800a804 <__swbuf_r+0x98>)
 800a780:	429c      	cmp	r4, r3
 800a782:	d12a      	bne.n	800a7da <__swbuf_r+0x6e>
 800a784:	686c      	ldr	r4, [r5, #4]
 800a786:	69a3      	ldr	r3, [r4, #24]
 800a788:	60a3      	str	r3, [r4, #8]
 800a78a:	89a3      	ldrh	r3, [r4, #12]
 800a78c:	071a      	lsls	r2, r3, #28
 800a78e:	d52e      	bpl.n	800a7ee <__swbuf_r+0x82>
 800a790:	6923      	ldr	r3, [r4, #16]
 800a792:	b363      	cbz	r3, 800a7ee <__swbuf_r+0x82>
 800a794:	6923      	ldr	r3, [r4, #16]
 800a796:	6820      	ldr	r0, [r4, #0]
 800a798:	1ac0      	subs	r0, r0, r3
 800a79a:	6963      	ldr	r3, [r4, #20]
 800a79c:	b2f6      	uxtb	r6, r6
 800a79e:	4283      	cmp	r3, r0
 800a7a0:	4637      	mov	r7, r6
 800a7a2:	dc04      	bgt.n	800a7ae <__swbuf_r+0x42>
 800a7a4:	4621      	mov	r1, r4
 800a7a6:	4628      	mov	r0, r5
 800a7a8:	f000 f926 	bl	800a9f8 <_fflush_r>
 800a7ac:	bb28      	cbnz	r0, 800a7fa <__swbuf_r+0x8e>
 800a7ae:	68a3      	ldr	r3, [r4, #8]
 800a7b0:	3b01      	subs	r3, #1
 800a7b2:	60a3      	str	r3, [r4, #8]
 800a7b4:	6823      	ldr	r3, [r4, #0]
 800a7b6:	1c5a      	adds	r2, r3, #1
 800a7b8:	6022      	str	r2, [r4, #0]
 800a7ba:	701e      	strb	r6, [r3, #0]
 800a7bc:	6963      	ldr	r3, [r4, #20]
 800a7be:	3001      	adds	r0, #1
 800a7c0:	4283      	cmp	r3, r0
 800a7c2:	d004      	beq.n	800a7ce <__swbuf_r+0x62>
 800a7c4:	89a3      	ldrh	r3, [r4, #12]
 800a7c6:	07db      	lsls	r3, r3, #31
 800a7c8:	d519      	bpl.n	800a7fe <__swbuf_r+0x92>
 800a7ca:	2e0a      	cmp	r6, #10
 800a7cc:	d117      	bne.n	800a7fe <__swbuf_r+0x92>
 800a7ce:	4621      	mov	r1, r4
 800a7d0:	4628      	mov	r0, r5
 800a7d2:	f000 f911 	bl	800a9f8 <_fflush_r>
 800a7d6:	b190      	cbz	r0, 800a7fe <__swbuf_r+0x92>
 800a7d8:	e00f      	b.n	800a7fa <__swbuf_r+0x8e>
 800a7da:	4b0b      	ldr	r3, [pc, #44]	; (800a808 <__swbuf_r+0x9c>)
 800a7dc:	429c      	cmp	r4, r3
 800a7de:	d101      	bne.n	800a7e4 <__swbuf_r+0x78>
 800a7e0:	68ac      	ldr	r4, [r5, #8]
 800a7e2:	e7d0      	b.n	800a786 <__swbuf_r+0x1a>
 800a7e4:	4b09      	ldr	r3, [pc, #36]	; (800a80c <__swbuf_r+0xa0>)
 800a7e6:	429c      	cmp	r4, r3
 800a7e8:	bf08      	it	eq
 800a7ea:	68ec      	ldreq	r4, [r5, #12]
 800a7ec:	e7cb      	b.n	800a786 <__swbuf_r+0x1a>
 800a7ee:	4621      	mov	r1, r4
 800a7f0:	4628      	mov	r0, r5
 800a7f2:	f000 f80d 	bl	800a810 <__swsetup_r>
 800a7f6:	2800      	cmp	r0, #0
 800a7f8:	d0cc      	beq.n	800a794 <__swbuf_r+0x28>
 800a7fa:	f04f 37ff 	mov.w	r7, #4294967295
 800a7fe:	4638      	mov	r0, r7
 800a800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a802:	bf00      	nop
 800a804:	0800b00c 	.word	0x0800b00c
 800a808:	0800b02c 	.word	0x0800b02c
 800a80c:	0800afec 	.word	0x0800afec

0800a810 <__swsetup_r>:
 800a810:	4b32      	ldr	r3, [pc, #200]	; (800a8dc <__swsetup_r+0xcc>)
 800a812:	b570      	push	{r4, r5, r6, lr}
 800a814:	681d      	ldr	r5, [r3, #0]
 800a816:	4606      	mov	r6, r0
 800a818:	460c      	mov	r4, r1
 800a81a:	b125      	cbz	r5, 800a826 <__swsetup_r+0x16>
 800a81c:	69ab      	ldr	r3, [r5, #24]
 800a81e:	b913      	cbnz	r3, 800a826 <__swsetup_r+0x16>
 800a820:	4628      	mov	r0, r5
 800a822:	f000 f953 	bl	800aacc <__sinit>
 800a826:	4b2e      	ldr	r3, [pc, #184]	; (800a8e0 <__swsetup_r+0xd0>)
 800a828:	429c      	cmp	r4, r3
 800a82a:	d10f      	bne.n	800a84c <__swsetup_r+0x3c>
 800a82c:	686c      	ldr	r4, [r5, #4]
 800a82e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a832:	b29a      	uxth	r2, r3
 800a834:	0715      	lsls	r5, r2, #28
 800a836:	d42c      	bmi.n	800a892 <__swsetup_r+0x82>
 800a838:	06d0      	lsls	r0, r2, #27
 800a83a:	d411      	bmi.n	800a860 <__swsetup_r+0x50>
 800a83c:	2209      	movs	r2, #9
 800a83e:	6032      	str	r2, [r6, #0]
 800a840:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a844:	81a3      	strh	r3, [r4, #12]
 800a846:	f04f 30ff 	mov.w	r0, #4294967295
 800a84a:	e03e      	b.n	800a8ca <__swsetup_r+0xba>
 800a84c:	4b25      	ldr	r3, [pc, #148]	; (800a8e4 <__swsetup_r+0xd4>)
 800a84e:	429c      	cmp	r4, r3
 800a850:	d101      	bne.n	800a856 <__swsetup_r+0x46>
 800a852:	68ac      	ldr	r4, [r5, #8]
 800a854:	e7eb      	b.n	800a82e <__swsetup_r+0x1e>
 800a856:	4b24      	ldr	r3, [pc, #144]	; (800a8e8 <__swsetup_r+0xd8>)
 800a858:	429c      	cmp	r4, r3
 800a85a:	bf08      	it	eq
 800a85c:	68ec      	ldreq	r4, [r5, #12]
 800a85e:	e7e6      	b.n	800a82e <__swsetup_r+0x1e>
 800a860:	0751      	lsls	r1, r2, #29
 800a862:	d512      	bpl.n	800a88a <__swsetup_r+0x7a>
 800a864:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a866:	b141      	cbz	r1, 800a87a <__swsetup_r+0x6a>
 800a868:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a86c:	4299      	cmp	r1, r3
 800a86e:	d002      	beq.n	800a876 <__swsetup_r+0x66>
 800a870:	4630      	mov	r0, r6
 800a872:	f000 fa19 	bl	800aca8 <_free_r>
 800a876:	2300      	movs	r3, #0
 800a878:	6363      	str	r3, [r4, #52]	; 0x34
 800a87a:	89a3      	ldrh	r3, [r4, #12]
 800a87c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a880:	81a3      	strh	r3, [r4, #12]
 800a882:	2300      	movs	r3, #0
 800a884:	6063      	str	r3, [r4, #4]
 800a886:	6923      	ldr	r3, [r4, #16]
 800a888:	6023      	str	r3, [r4, #0]
 800a88a:	89a3      	ldrh	r3, [r4, #12]
 800a88c:	f043 0308 	orr.w	r3, r3, #8
 800a890:	81a3      	strh	r3, [r4, #12]
 800a892:	6923      	ldr	r3, [r4, #16]
 800a894:	b94b      	cbnz	r3, 800a8aa <__swsetup_r+0x9a>
 800a896:	89a3      	ldrh	r3, [r4, #12]
 800a898:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a89c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a8a0:	d003      	beq.n	800a8aa <__swsetup_r+0x9a>
 800a8a2:	4621      	mov	r1, r4
 800a8a4:	4630      	mov	r0, r6
 800a8a6:	f000 f9bf 	bl	800ac28 <__smakebuf_r>
 800a8aa:	89a2      	ldrh	r2, [r4, #12]
 800a8ac:	f012 0301 	ands.w	r3, r2, #1
 800a8b0:	d00c      	beq.n	800a8cc <__swsetup_r+0xbc>
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	60a3      	str	r3, [r4, #8]
 800a8b6:	6963      	ldr	r3, [r4, #20]
 800a8b8:	425b      	negs	r3, r3
 800a8ba:	61a3      	str	r3, [r4, #24]
 800a8bc:	6923      	ldr	r3, [r4, #16]
 800a8be:	b953      	cbnz	r3, 800a8d6 <__swsetup_r+0xc6>
 800a8c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a8c4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800a8c8:	d1ba      	bne.n	800a840 <__swsetup_r+0x30>
 800a8ca:	bd70      	pop	{r4, r5, r6, pc}
 800a8cc:	0792      	lsls	r2, r2, #30
 800a8ce:	bf58      	it	pl
 800a8d0:	6963      	ldrpl	r3, [r4, #20]
 800a8d2:	60a3      	str	r3, [r4, #8]
 800a8d4:	e7f2      	b.n	800a8bc <__swsetup_r+0xac>
 800a8d6:	2000      	movs	r0, #0
 800a8d8:	e7f7      	b.n	800a8ca <__swsetup_r+0xba>
 800a8da:	bf00      	nop
 800a8dc:	20000020 	.word	0x20000020
 800a8e0:	0800b00c 	.word	0x0800b00c
 800a8e4:	0800b02c 	.word	0x0800b02c
 800a8e8:	0800afec 	.word	0x0800afec

0800a8ec <__sflush_r>:
 800a8ec:	898a      	ldrh	r2, [r1, #12]
 800a8ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8f2:	4605      	mov	r5, r0
 800a8f4:	0710      	lsls	r0, r2, #28
 800a8f6:	460c      	mov	r4, r1
 800a8f8:	d458      	bmi.n	800a9ac <__sflush_r+0xc0>
 800a8fa:	684b      	ldr	r3, [r1, #4]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	dc05      	bgt.n	800a90c <__sflush_r+0x20>
 800a900:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a902:	2b00      	cmp	r3, #0
 800a904:	dc02      	bgt.n	800a90c <__sflush_r+0x20>
 800a906:	2000      	movs	r0, #0
 800a908:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a90c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a90e:	2e00      	cmp	r6, #0
 800a910:	d0f9      	beq.n	800a906 <__sflush_r+0x1a>
 800a912:	2300      	movs	r3, #0
 800a914:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a918:	682f      	ldr	r7, [r5, #0]
 800a91a:	6a21      	ldr	r1, [r4, #32]
 800a91c:	602b      	str	r3, [r5, #0]
 800a91e:	d032      	beq.n	800a986 <__sflush_r+0x9a>
 800a920:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a922:	89a3      	ldrh	r3, [r4, #12]
 800a924:	075a      	lsls	r2, r3, #29
 800a926:	d505      	bpl.n	800a934 <__sflush_r+0x48>
 800a928:	6863      	ldr	r3, [r4, #4]
 800a92a:	1ac0      	subs	r0, r0, r3
 800a92c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a92e:	b10b      	cbz	r3, 800a934 <__sflush_r+0x48>
 800a930:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a932:	1ac0      	subs	r0, r0, r3
 800a934:	2300      	movs	r3, #0
 800a936:	4602      	mov	r2, r0
 800a938:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a93a:	6a21      	ldr	r1, [r4, #32]
 800a93c:	4628      	mov	r0, r5
 800a93e:	47b0      	blx	r6
 800a940:	1c43      	adds	r3, r0, #1
 800a942:	89a3      	ldrh	r3, [r4, #12]
 800a944:	d106      	bne.n	800a954 <__sflush_r+0x68>
 800a946:	6829      	ldr	r1, [r5, #0]
 800a948:	291d      	cmp	r1, #29
 800a94a:	d848      	bhi.n	800a9de <__sflush_r+0xf2>
 800a94c:	4a29      	ldr	r2, [pc, #164]	; (800a9f4 <__sflush_r+0x108>)
 800a94e:	40ca      	lsrs	r2, r1
 800a950:	07d6      	lsls	r6, r2, #31
 800a952:	d544      	bpl.n	800a9de <__sflush_r+0xf2>
 800a954:	2200      	movs	r2, #0
 800a956:	6062      	str	r2, [r4, #4]
 800a958:	04d9      	lsls	r1, r3, #19
 800a95a:	6922      	ldr	r2, [r4, #16]
 800a95c:	6022      	str	r2, [r4, #0]
 800a95e:	d504      	bpl.n	800a96a <__sflush_r+0x7e>
 800a960:	1c42      	adds	r2, r0, #1
 800a962:	d101      	bne.n	800a968 <__sflush_r+0x7c>
 800a964:	682b      	ldr	r3, [r5, #0]
 800a966:	b903      	cbnz	r3, 800a96a <__sflush_r+0x7e>
 800a968:	6560      	str	r0, [r4, #84]	; 0x54
 800a96a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a96c:	602f      	str	r7, [r5, #0]
 800a96e:	2900      	cmp	r1, #0
 800a970:	d0c9      	beq.n	800a906 <__sflush_r+0x1a>
 800a972:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a976:	4299      	cmp	r1, r3
 800a978:	d002      	beq.n	800a980 <__sflush_r+0x94>
 800a97a:	4628      	mov	r0, r5
 800a97c:	f000 f994 	bl	800aca8 <_free_r>
 800a980:	2000      	movs	r0, #0
 800a982:	6360      	str	r0, [r4, #52]	; 0x34
 800a984:	e7c0      	b.n	800a908 <__sflush_r+0x1c>
 800a986:	2301      	movs	r3, #1
 800a988:	4628      	mov	r0, r5
 800a98a:	47b0      	blx	r6
 800a98c:	1c41      	adds	r1, r0, #1
 800a98e:	d1c8      	bne.n	800a922 <__sflush_r+0x36>
 800a990:	682b      	ldr	r3, [r5, #0]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d0c5      	beq.n	800a922 <__sflush_r+0x36>
 800a996:	2b1d      	cmp	r3, #29
 800a998:	d001      	beq.n	800a99e <__sflush_r+0xb2>
 800a99a:	2b16      	cmp	r3, #22
 800a99c:	d101      	bne.n	800a9a2 <__sflush_r+0xb6>
 800a99e:	602f      	str	r7, [r5, #0]
 800a9a0:	e7b1      	b.n	800a906 <__sflush_r+0x1a>
 800a9a2:	89a3      	ldrh	r3, [r4, #12]
 800a9a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9a8:	81a3      	strh	r3, [r4, #12]
 800a9aa:	e7ad      	b.n	800a908 <__sflush_r+0x1c>
 800a9ac:	690f      	ldr	r7, [r1, #16]
 800a9ae:	2f00      	cmp	r7, #0
 800a9b0:	d0a9      	beq.n	800a906 <__sflush_r+0x1a>
 800a9b2:	0793      	lsls	r3, r2, #30
 800a9b4:	680e      	ldr	r6, [r1, #0]
 800a9b6:	bf08      	it	eq
 800a9b8:	694b      	ldreq	r3, [r1, #20]
 800a9ba:	600f      	str	r7, [r1, #0]
 800a9bc:	bf18      	it	ne
 800a9be:	2300      	movne	r3, #0
 800a9c0:	eba6 0807 	sub.w	r8, r6, r7
 800a9c4:	608b      	str	r3, [r1, #8]
 800a9c6:	f1b8 0f00 	cmp.w	r8, #0
 800a9ca:	dd9c      	ble.n	800a906 <__sflush_r+0x1a>
 800a9cc:	4643      	mov	r3, r8
 800a9ce:	463a      	mov	r2, r7
 800a9d0:	6a21      	ldr	r1, [r4, #32]
 800a9d2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a9d4:	4628      	mov	r0, r5
 800a9d6:	47b0      	blx	r6
 800a9d8:	2800      	cmp	r0, #0
 800a9da:	dc06      	bgt.n	800a9ea <__sflush_r+0xfe>
 800a9dc:	89a3      	ldrh	r3, [r4, #12]
 800a9de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9e2:	81a3      	strh	r3, [r4, #12]
 800a9e4:	f04f 30ff 	mov.w	r0, #4294967295
 800a9e8:	e78e      	b.n	800a908 <__sflush_r+0x1c>
 800a9ea:	4407      	add	r7, r0
 800a9ec:	eba8 0800 	sub.w	r8, r8, r0
 800a9f0:	e7e9      	b.n	800a9c6 <__sflush_r+0xda>
 800a9f2:	bf00      	nop
 800a9f4:	20400001 	.word	0x20400001

0800a9f8 <_fflush_r>:
 800a9f8:	b538      	push	{r3, r4, r5, lr}
 800a9fa:	690b      	ldr	r3, [r1, #16]
 800a9fc:	4605      	mov	r5, r0
 800a9fe:	460c      	mov	r4, r1
 800aa00:	b1db      	cbz	r3, 800aa3a <_fflush_r+0x42>
 800aa02:	b118      	cbz	r0, 800aa0c <_fflush_r+0x14>
 800aa04:	6983      	ldr	r3, [r0, #24]
 800aa06:	b90b      	cbnz	r3, 800aa0c <_fflush_r+0x14>
 800aa08:	f000 f860 	bl	800aacc <__sinit>
 800aa0c:	4b0c      	ldr	r3, [pc, #48]	; (800aa40 <_fflush_r+0x48>)
 800aa0e:	429c      	cmp	r4, r3
 800aa10:	d109      	bne.n	800aa26 <_fflush_r+0x2e>
 800aa12:	686c      	ldr	r4, [r5, #4]
 800aa14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa18:	b17b      	cbz	r3, 800aa3a <_fflush_r+0x42>
 800aa1a:	4621      	mov	r1, r4
 800aa1c:	4628      	mov	r0, r5
 800aa1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa22:	f7ff bf63 	b.w	800a8ec <__sflush_r>
 800aa26:	4b07      	ldr	r3, [pc, #28]	; (800aa44 <_fflush_r+0x4c>)
 800aa28:	429c      	cmp	r4, r3
 800aa2a:	d101      	bne.n	800aa30 <_fflush_r+0x38>
 800aa2c:	68ac      	ldr	r4, [r5, #8]
 800aa2e:	e7f1      	b.n	800aa14 <_fflush_r+0x1c>
 800aa30:	4b05      	ldr	r3, [pc, #20]	; (800aa48 <_fflush_r+0x50>)
 800aa32:	429c      	cmp	r4, r3
 800aa34:	bf08      	it	eq
 800aa36:	68ec      	ldreq	r4, [r5, #12]
 800aa38:	e7ec      	b.n	800aa14 <_fflush_r+0x1c>
 800aa3a:	2000      	movs	r0, #0
 800aa3c:	bd38      	pop	{r3, r4, r5, pc}
 800aa3e:	bf00      	nop
 800aa40:	0800b00c 	.word	0x0800b00c
 800aa44:	0800b02c 	.word	0x0800b02c
 800aa48:	0800afec 	.word	0x0800afec

0800aa4c <std>:
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	b510      	push	{r4, lr}
 800aa50:	4604      	mov	r4, r0
 800aa52:	e9c0 3300 	strd	r3, r3, [r0]
 800aa56:	6083      	str	r3, [r0, #8]
 800aa58:	8181      	strh	r1, [r0, #12]
 800aa5a:	6643      	str	r3, [r0, #100]	; 0x64
 800aa5c:	81c2      	strh	r2, [r0, #14]
 800aa5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aa62:	6183      	str	r3, [r0, #24]
 800aa64:	4619      	mov	r1, r3
 800aa66:	2208      	movs	r2, #8
 800aa68:	305c      	adds	r0, #92	; 0x5c
 800aa6a:	f7ff fe0b 	bl	800a684 <memset>
 800aa6e:	4b05      	ldr	r3, [pc, #20]	; (800aa84 <std+0x38>)
 800aa70:	6263      	str	r3, [r4, #36]	; 0x24
 800aa72:	4b05      	ldr	r3, [pc, #20]	; (800aa88 <std+0x3c>)
 800aa74:	62a3      	str	r3, [r4, #40]	; 0x28
 800aa76:	4b05      	ldr	r3, [pc, #20]	; (800aa8c <std+0x40>)
 800aa78:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aa7a:	4b05      	ldr	r3, [pc, #20]	; (800aa90 <std+0x44>)
 800aa7c:	6224      	str	r4, [r4, #32]
 800aa7e:	6323      	str	r3, [r4, #48]	; 0x30
 800aa80:	bd10      	pop	{r4, pc}
 800aa82:	bf00      	nop
 800aa84:	0800ae19 	.word	0x0800ae19
 800aa88:	0800ae3b 	.word	0x0800ae3b
 800aa8c:	0800ae73 	.word	0x0800ae73
 800aa90:	0800ae97 	.word	0x0800ae97

0800aa94 <_cleanup_r>:
 800aa94:	4901      	ldr	r1, [pc, #4]	; (800aa9c <_cleanup_r+0x8>)
 800aa96:	f000 b885 	b.w	800aba4 <_fwalk_reent>
 800aa9a:	bf00      	nop
 800aa9c:	0800a9f9 	.word	0x0800a9f9

0800aaa0 <__sfmoreglue>:
 800aaa0:	b570      	push	{r4, r5, r6, lr}
 800aaa2:	1e4a      	subs	r2, r1, #1
 800aaa4:	2568      	movs	r5, #104	; 0x68
 800aaa6:	4355      	muls	r5, r2
 800aaa8:	460e      	mov	r6, r1
 800aaaa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800aaae:	f000 f949 	bl	800ad44 <_malloc_r>
 800aab2:	4604      	mov	r4, r0
 800aab4:	b140      	cbz	r0, 800aac8 <__sfmoreglue+0x28>
 800aab6:	2100      	movs	r1, #0
 800aab8:	e9c0 1600 	strd	r1, r6, [r0]
 800aabc:	300c      	adds	r0, #12
 800aabe:	60a0      	str	r0, [r4, #8]
 800aac0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800aac4:	f7ff fdde 	bl	800a684 <memset>
 800aac8:	4620      	mov	r0, r4
 800aaca:	bd70      	pop	{r4, r5, r6, pc}

0800aacc <__sinit>:
 800aacc:	6983      	ldr	r3, [r0, #24]
 800aace:	b510      	push	{r4, lr}
 800aad0:	4604      	mov	r4, r0
 800aad2:	bb33      	cbnz	r3, 800ab22 <__sinit+0x56>
 800aad4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800aad8:	6503      	str	r3, [r0, #80]	; 0x50
 800aada:	4b12      	ldr	r3, [pc, #72]	; (800ab24 <__sinit+0x58>)
 800aadc:	4a12      	ldr	r2, [pc, #72]	; (800ab28 <__sinit+0x5c>)
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	6282      	str	r2, [r0, #40]	; 0x28
 800aae2:	4298      	cmp	r0, r3
 800aae4:	bf04      	itt	eq
 800aae6:	2301      	moveq	r3, #1
 800aae8:	6183      	streq	r3, [r0, #24]
 800aaea:	f000 f81f 	bl	800ab2c <__sfp>
 800aaee:	6060      	str	r0, [r4, #4]
 800aaf0:	4620      	mov	r0, r4
 800aaf2:	f000 f81b 	bl	800ab2c <__sfp>
 800aaf6:	60a0      	str	r0, [r4, #8]
 800aaf8:	4620      	mov	r0, r4
 800aafa:	f000 f817 	bl	800ab2c <__sfp>
 800aafe:	2200      	movs	r2, #0
 800ab00:	60e0      	str	r0, [r4, #12]
 800ab02:	2104      	movs	r1, #4
 800ab04:	6860      	ldr	r0, [r4, #4]
 800ab06:	f7ff ffa1 	bl	800aa4c <std>
 800ab0a:	2201      	movs	r2, #1
 800ab0c:	2109      	movs	r1, #9
 800ab0e:	68a0      	ldr	r0, [r4, #8]
 800ab10:	f7ff ff9c 	bl	800aa4c <std>
 800ab14:	2202      	movs	r2, #2
 800ab16:	2112      	movs	r1, #18
 800ab18:	68e0      	ldr	r0, [r4, #12]
 800ab1a:	f7ff ff97 	bl	800aa4c <std>
 800ab1e:	2301      	movs	r3, #1
 800ab20:	61a3      	str	r3, [r4, #24]
 800ab22:	bd10      	pop	{r4, pc}
 800ab24:	0800afe8 	.word	0x0800afe8
 800ab28:	0800aa95 	.word	0x0800aa95

0800ab2c <__sfp>:
 800ab2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab2e:	4b1b      	ldr	r3, [pc, #108]	; (800ab9c <__sfp+0x70>)
 800ab30:	681e      	ldr	r6, [r3, #0]
 800ab32:	69b3      	ldr	r3, [r6, #24]
 800ab34:	4607      	mov	r7, r0
 800ab36:	b913      	cbnz	r3, 800ab3e <__sfp+0x12>
 800ab38:	4630      	mov	r0, r6
 800ab3a:	f7ff ffc7 	bl	800aacc <__sinit>
 800ab3e:	3648      	adds	r6, #72	; 0x48
 800ab40:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ab44:	3b01      	subs	r3, #1
 800ab46:	d503      	bpl.n	800ab50 <__sfp+0x24>
 800ab48:	6833      	ldr	r3, [r6, #0]
 800ab4a:	b133      	cbz	r3, 800ab5a <__sfp+0x2e>
 800ab4c:	6836      	ldr	r6, [r6, #0]
 800ab4e:	e7f7      	b.n	800ab40 <__sfp+0x14>
 800ab50:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ab54:	b16d      	cbz	r5, 800ab72 <__sfp+0x46>
 800ab56:	3468      	adds	r4, #104	; 0x68
 800ab58:	e7f4      	b.n	800ab44 <__sfp+0x18>
 800ab5a:	2104      	movs	r1, #4
 800ab5c:	4638      	mov	r0, r7
 800ab5e:	f7ff ff9f 	bl	800aaa0 <__sfmoreglue>
 800ab62:	6030      	str	r0, [r6, #0]
 800ab64:	2800      	cmp	r0, #0
 800ab66:	d1f1      	bne.n	800ab4c <__sfp+0x20>
 800ab68:	230c      	movs	r3, #12
 800ab6a:	603b      	str	r3, [r7, #0]
 800ab6c:	4604      	mov	r4, r0
 800ab6e:	4620      	mov	r0, r4
 800ab70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab72:	4b0b      	ldr	r3, [pc, #44]	; (800aba0 <__sfp+0x74>)
 800ab74:	6665      	str	r5, [r4, #100]	; 0x64
 800ab76:	e9c4 5500 	strd	r5, r5, [r4]
 800ab7a:	60a5      	str	r5, [r4, #8]
 800ab7c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800ab80:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800ab84:	2208      	movs	r2, #8
 800ab86:	4629      	mov	r1, r5
 800ab88:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ab8c:	f7ff fd7a 	bl	800a684 <memset>
 800ab90:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ab94:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ab98:	e7e9      	b.n	800ab6e <__sfp+0x42>
 800ab9a:	bf00      	nop
 800ab9c:	0800afe8 	.word	0x0800afe8
 800aba0:	ffff0001 	.word	0xffff0001

0800aba4 <_fwalk_reent>:
 800aba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aba8:	4680      	mov	r8, r0
 800abaa:	4689      	mov	r9, r1
 800abac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800abb0:	2600      	movs	r6, #0
 800abb2:	b914      	cbnz	r4, 800abba <_fwalk_reent+0x16>
 800abb4:	4630      	mov	r0, r6
 800abb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800abba:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800abbe:	3f01      	subs	r7, #1
 800abc0:	d501      	bpl.n	800abc6 <_fwalk_reent+0x22>
 800abc2:	6824      	ldr	r4, [r4, #0]
 800abc4:	e7f5      	b.n	800abb2 <_fwalk_reent+0xe>
 800abc6:	89ab      	ldrh	r3, [r5, #12]
 800abc8:	2b01      	cmp	r3, #1
 800abca:	d907      	bls.n	800abdc <_fwalk_reent+0x38>
 800abcc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800abd0:	3301      	adds	r3, #1
 800abd2:	d003      	beq.n	800abdc <_fwalk_reent+0x38>
 800abd4:	4629      	mov	r1, r5
 800abd6:	4640      	mov	r0, r8
 800abd8:	47c8      	blx	r9
 800abda:	4306      	orrs	r6, r0
 800abdc:	3568      	adds	r5, #104	; 0x68
 800abde:	e7ee      	b.n	800abbe <_fwalk_reent+0x1a>

0800abe0 <__swhatbuf_r>:
 800abe0:	b570      	push	{r4, r5, r6, lr}
 800abe2:	460e      	mov	r6, r1
 800abe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abe8:	2900      	cmp	r1, #0
 800abea:	b096      	sub	sp, #88	; 0x58
 800abec:	4614      	mov	r4, r2
 800abee:	461d      	mov	r5, r3
 800abf0:	da07      	bge.n	800ac02 <__swhatbuf_r+0x22>
 800abf2:	2300      	movs	r3, #0
 800abf4:	602b      	str	r3, [r5, #0]
 800abf6:	89b3      	ldrh	r3, [r6, #12]
 800abf8:	061a      	lsls	r2, r3, #24
 800abfa:	d410      	bmi.n	800ac1e <__swhatbuf_r+0x3e>
 800abfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac00:	e00e      	b.n	800ac20 <__swhatbuf_r+0x40>
 800ac02:	466a      	mov	r2, sp
 800ac04:	f000 f96e 	bl	800aee4 <_fstat_r>
 800ac08:	2800      	cmp	r0, #0
 800ac0a:	dbf2      	blt.n	800abf2 <__swhatbuf_r+0x12>
 800ac0c:	9a01      	ldr	r2, [sp, #4]
 800ac0e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ac12:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ac16:	425a      	negs	r2, r3
 800ac18:	415a      	adcs	r2, r3
 800ac1a:	602a      	str	r2, [r5, #0]
 800ac1c:	e7ee      	b.n	800abfc <__swhatbuf_r+0x1c>
 800ac1e:	2340      	movs	r3, #64	; 0x40
 800ac20:	2000      	movs	r0, #0
 800ac22:	6023      	str	r3, [r4, #0]
 800ac24:	b016      	add	sp, #88	; 0x58
 800ac26:	bd70      	pop	{r4, r5, r6, pc}

0800ac28 <__smakebuf_r>:
 800ac28:	898b      	ldrh	r3, [r1, #12]
 800ac2a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ac2c:	079d      	lsls	r5, r3, #30
 800ac2e:	4606      	mov	r6, r0
 800ac30:	460c      	mov	r4, r1
 800ac32:	d507      	bpl.n	800ac44 <__smakebuf_r+0x1c>
 800ac34:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ac38:	6023      	str	r3, [r4, #0]
 800ac3a:	6123      	str	r3, [r4, #16]
 800ac3c:	2301      	movs	r3, #1
 800ac3e:	6163      	str	r3, [r4, #20]
 800ac40:	b002      	add	sp, #8
 800ac42:	bd70      	pop	{r4, r5, r6, pc}
 800ac44:	ab01      	add	r3, sp, #4
 800ac46:	466a      	mov	r2, sp
 800ac48:	f7ff ffca 	bl	800abe0 <__swhatbuf_r>
 800ac4c:	9900      	ldr	r1, [sp, #0]
 800ac4e:	4605      	mov	r5, r0
 800ac50:	4630      	mov	r0, r6
 800ac52:	f000 f877 	bl	800ad44 <_malloc_r>
 800ac56:	b948      	cbnz	r0, 800ac6c <__smakebuf_r+0x44>
 800ac58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac5c:	059a      	lsls	r2, r3, #22
 800ac5e:	d4ef      	bmi.n	800ac40 <__smakebuf_r+0x18>
 800ac60:	f023 0303 	bic.w	r3, r3, #3
 800ac64:	f043 0302 	orr.w	r3, r3, #2
 800ac68:	81a3      	strh	r3, [r4, #12]
 800ac6a:	e7e3      	b.n	800ac34 <__smakebuf_r+0xc>
 800ac6c:	4b0d      	ldr	r3, [pc, #52]	; (800aca4 <__smakebuf_r+0x7c>)
 800ac6e:	62b3      	str	r3, [r6, #40]	; 0x28
 800ac70:	89a3      	ldrh	r3, [r4, #12]
 800ac72:	6020      	str	r0, [r4, #0]
 800ac74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac78:	81a3      	strh	r3, [r4, #12]
 800ac7a:	9b00      	ldr	r3, [sp, #0]
 800ac7c:	6163      	str	r3, [r4, #20]
 800ac7e:	9b01      	ldr	r3, [sp, #4]
 800ac80:	6120      	str	r0, [r4, #16]
 800ac82:	b15b      	cbz	r3, 800ac9c <__smakebuf_r+0x74>
 800ac84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac88:	4630      	mov	r0, r6
 800ac8a:	f000 f93d 	bl	800af08 <_isatty_r>
 800ac8e:	b128      	cbz	r0, 800ac9c <__smakebuf_r+0x74>
 800ac90:	89a3      	ldrh	r3, [r4, #12]
 800ac92:	f023 0303 	bic.w	r3, r3, #3
 800ac96:	f043 0301 	orr.w	r3, r3, #1
 800ac9a:	81a3      	strh	r3, [r4, #12]
 800ac9c:	89a3      	ldrh	r3, [r4, #12]
 800ac9e:	431d      	orrs	r5, r3
 800aca0:	81a5      	strh	r5, [r4, #12]
 800aca2:	e7cd      	b.n	800ac40 <__smakebuf_r+0x18>
 800aca4:	0800aa95 	.word	0x0800aa95

0800aca8 <_free_r>:
 800aca8:	b538      	push	{r3, r4, r5, lr}
 800acaa:	4605      	mov	r5, r0
 800acac:	2900      	cmp	r1, #0
 800acae:	d045      	beq.n	800ad3c <_free_r+0x94>
 800acb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800acb4:	1f0c      	subs	r4, r1, #4
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	bfb8      	it	lt
 800acba:	18e4      	addlt	r4, r4, r3
 800acbc:	f000 f946 	bl	800af4c <__malloc_lock>
 800acc0:	4a1f      	ldr	r2, [pc, #124]	; (800ad40 <_free_r+0x98>)
 800acc2:	6813      	ldr	r3, [r2, #0]
 800acc4:	4610      	mov	r0, r2
 800acc6:	b933      	cbnz	r3, 800acd6 <_free_r+0x2e>
 800acc8:	6063      	str	r3, [r4, #4]
 800acca:	6014      	str	r4, [r2, #0]
 800accc:	4628      	mov	r0, r5
 800acce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acd2:	f000 b93c 	b.w	800af4e <__malloc_unlock>
 800acd6:	42a3      	cmp	r3, r4
 800acd8:	d90c      	bls.n	800acf4 <_free_r+0x4c>
 800acda:	6821      	ldr	r1, [r4, #0]
 800acdc:	1862      	adds	r2, r4, r1
 800acde:	4293      	cmp	r3, r2
 800ace0:	bf04      	itt	eq
 800ace2:	681a      	ldreq	r2, [r3, #0]
 800ace4:	685b      	ldreq	r3, [r3, #4]
 800ace6:	6063      	str	r3, [r4, #4]
 800ace8:	bf04      	itt	eq
 800acea:	1852      	addeq	r2, r2, r1
 800acec:	6022      	streq	r2, [r4, #0]
 800acee:	6004      	str	r4, [r0, #0]
 800acf0:	e7ec      	b.n	800accc <_free_r+0x24>
 800acf2:	4613      	mov	r3, r2
 800acf4:	685a      	ldr	r2, [r3, #4]
 800acf6:	b10a      	cbz	r2, 800acfc <_free_r+0x54>
 800acf8:	42a2      	cmp	r2, r4
 800acfa:	d9fa      	bls.n	800acf2 <_free_r+0x4a>
 800acfc:	6819      	ldr	r1, [r3, #0]
 800acfe:	1858      	adds	r0, r3, r1
 800ad00:	42a0      	cmp	r0, r4
 800ad02:	d10b      	bne.n	800ad1c <_free_r+0x74>
 800ad04:	6820      	ldr	r0, [r4, #0]
 800ad06:	4401      	add	r1, r0
 800ad08:	1858      	adds	r0, r3, r1
 800ad0a:	4282      	cmp	r2, r0
 800ad0c:	6019      	str	r1, [r3, #0]
 800ad0e:	d1dd      	bne.n	800accc <_free_r+0x24>
 800ad10:	6810      	ldr	r0, [r2, #0]
 800ad12:	6852      	ldr	r2, [r2, #4]
 800ad14:	605a      	str	r2, [r3, #4]
 800ad16:	4401      	add	r1, r0
 800ad18:	6019      	str	r1, [r3, #0]
 800ad1a:	e7d7      	b.n	800accc <_free_r+0x24>
 800ad1c:	d902      	bls.n	800ad24 <_free_r+0x7c>
 800ad1e:	230c      	movs	r3, #12
 800ad20:	602b      	str	r3, [r5, #0]
 800ad22:	e7d3      	b.n	800accc <_free_r+0x24>
 800ad24:	6820      	ldr	r0, [r4, #0]
 800ad26:	1821      	adds	r1, r4, r0
 800ad28:	428a      	cmp	r2, r1
 800ad2a:	bf04      	itt	eq
 800ad2c:	6811      	ldreq	r1, [r2, #0]
 800ad2e:	6852      	ldreq	r2, [r2, #4]
 800ad30:	6062      	str	r2, [r4, #4]
 800ad32:	bf04      	itt	eq
 800ad34:	1809      	addeq	r1, r1, r0
 800ad36:	6021      	streq	r1, [r4, #0]
 800ad38:	605c      	str	r4, [r3, #4]
 800ad3a:	e7c7      	b.n	800accc <_free_r+0x24>
 800ad3c:	bd38      	pop	{r3, r4, r5, pc}
 800ad3e:	bf00      	nop
 800ad40:	20000304 	.word	0x20000304

0800ad44 <_malloc_r>:
 800ad44:	b570      	push	{r4, r5, r6, lr}
 800ad46:	1ccd      	adds	r5, r1, #3
 800ad48:	f025 0503 	bic.w	r5, r5, #3
 800ad4c:	3508      	adds	r5, #8
 800ad4e:	2d0c      	cmp	r5, #12
 800ad50:	bf38      	it	cc
 800ad52:	250c      	movcc	r5, #12
 800ad54:	2d00      	cmp	r5, #0
 800ad56:	4606      	mov	r6, r0
 800ad58:	db01      	blt.n	800ad5e <_malloc_r+0x1a>
 800ad5a:	42a9      	cmp	r1, r5
 800ad5c:	d903      	bls.n	800ad66 <_malloc_r+0x22>
 800ad5e:	230c      	movs	r3, #12
 800ad60:	6033      	str	r3, [r6, #0]
 800ad62:	2000      	movs	r0, #0
 800ad64:	bd70      	pop	{r4, r5, r6, pc}
 800ad66:	f000 f8f1 	bl	800af4c <__malloc_lock>
 800ad6a:	4a21      	ldr	r2, [pc, #132]	; (800adf0 <_malloc_r+0xac>)
 800ad6c:	6814      	ldr	r4, [r2, #0]
 800ad6e:	4621      	mov	r1, r4
 800ad70:	b991      	cbnz	r1, 800ad98 <_malloc_r+0x54>
 800ad72:	4c20      	ldr	r4, [pc, #128]	; (800adf4 <_malloc_r+0xb0>)
 800ad74:	6823      	ldr	r3, [r4, #0]
 800ad76:	b91b      	cbnz	r3, 800ad80 <_malloc_r+0x3c>
 800ad78:	4630      	mov	r0, r6
 800ad7a:	f000 f83d 	bl	800adf8 <_sbrk_r>
 800ad7e:	6020      	str	r0, [r4, #0]
 800ad80:	4629      	mov	r1, r5
 800ad82:	4630      	mov	r0, r6
 800ad84:	f000 f838 	bl	800adf8 <_sbrk_r>
 800ad88:	1c43      	adds	r3, r0, #1
 800ad8a:	d124      	bne.n	800add6 <_malloc_r+0x92>
 800ad8c:	230c      	movs	r3, #12
 800ad8e:	6033      	str	r3, [r6, #0]
 800ad90:	4630      	mov	r0, r6
 800ad92:	f000 f8dc 	bl	800af4e <__malloc_unlock>
 800ad96:	e7e4      	b.n	800ad62 <_malloc_r+0x1e>
 800ad98:	680b      	ldr	r3, [r1, #0]
 800ad9a:	1b5b      	subs	r3, r3, r5
 800ad9c:	d418      	bmi.n	800add0 <_malloc_r+0x8c>
 800ad9e:	2b0b      	cmp	r3, #11
 800ada0:	d90f      	bls.n	800adc2 <_malloc_r+0x7e>
 800ada2:	600b      	str	r3, [r1, #0]
 800ada4:	50cd      	str	r5, [r1, r3]
 800ada6:	18cc      	adds	r4, r1, r3
 800ada8:	4630      	mov	r0, r6
 800adaa:	f000 f8d0 	bl	800af4e <__malloc_unlock>
 800adae:	f104 000b 	add.w	r0, r4, #11
 800adb2:	1d23      	adds	r3, r4, #4
 800adb4:	f020 0007 	bic.w	r0, r0, #7
 800adb8:	1ac3      	subs	r3, r0, r3
 800adba:	d0d3      	beq.n	800ad64 <_malloc_r+0x20>
 800adbc:	425a      	negs	r2, r3
 800adbe:	50e2      	str	r2, [r4, r3]
 800adc0:	e7d0      	b.n	800ad64 <_malloc_r+0x20>
 800adc2:	428c      	cmp	r4, r1
 800adc4:	684b      	ldr	r3, [r1, #4]
 800adc6:	bf16      	itet	ne
 800adc8:	6063      	strne	r3, [r4, #4]
 800adca:	6013      	streq	r3, [r2, #0]
 800adcc:	460c      	movne	r4, r1
 800adce:	e7eb      	b.n	800ada8 <_malloc_r+0x64>
 800add0:	460c      	mov	r4, r1
 800add2:	6849      	ldr	r1, [r1, #4]
 800add4:	e7cc      	b.n	800ad70 <_malloc_r+0x2c>
 800add6:	1cc4      	adds	r4, r0, #3
 800add8:	f024 0403 	bic.w	r4, r4, #3
 800addc:	42a0      	cmp	r0, r4
 800adde:	d005      	beq.n	800adec <_malloc_r+0xa8>
 800ade0:	1a21      	subs	r1, r4, r0
 800ade2:	4630      	mov	r0, r6
 800ade4:	f000 f808 	bl	800adf8 <_sbrk_r>
 800ade8:	3001      	adds	r0, #1
 800adea:	d0cf      	beq.n	800ad8c <_malloc_r+0x48>
 800adec:	6025      	str	r5, [r4, #0]
 800adee:	e7db      	b.n	800ada8 <_malloc_r+0x64>
 800adf0:	20000304 	.word	0x20000304
 800adf4:	20000308 	.word	0x20000308

0800adf8 <_sbrk_r>:
 800adf8:	b538      	push	{r3, r4, r5, lr}
 800adfa:	4c06      	ldr	r4, [pc, #24]	; (800ae14 <_sbrk_r+0x1c>)
 800adfc:	2300      	movs	r3, #0
 800adfe:	4605      	mov	r5, r0
 800ae00:	4608      	mov	r0, r1
 800ae02:	6023      	str	r3, [r4, #0]
 800ae04:	f7f9 fb06 	bl	8004414 <_sbrk>
 800ae08:	1c43      	adds	r3, r0, #1
 800ae0a:	d102      	bne.n	800ae12 <_sbrk_r+0x1a>
 800ae0c:	6823      	ldr	r3, [r4, #0]
 800ae0e:	b103      	cbz	r3, 800ae12 <_sbrk_r+0x1a>
 800ae10:	602b      	str	r3, [r5, #0]
 800ae12:	bd38      	pop	{r3, r4, r5, pc}
 800ae14:	2001e5b8 	.word	0x2001e5b8

0800ae18 <__sread>:
 800ae18:	b510      	push	{r4, lr}
 800ae1a:	460c      	mov	r4, r1
 800ae1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae20:	f000 f896 	bl	800af50 <_read_r>
 800ae24:	2800      	cmp	r0, #0
 800ae26:	bfab      	itete	ge
 800ae28:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ae2a:	89a3      	ldrhlt	r3, [r4, #12]
 800ae2c:	181b      	addge	r3, r3, r0
 800ae2e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ae32:	bfac      	ite	ge
 800ae34:	6563      	strge	r3, [r4, #84]	; 0x54
 800ae36:	81a3      	strhlt	r3, [r4, #12]
 800ae38:	bd10      	pop	{r4, pc}

0800ae3a <__swrite>:
 800ae3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae3e:	461f      	mov	r7, r3
 800ae40:	898b      	ldrh	r3, [r1, #12]
 800ae42:	05db      	lsls	r3, r3, #23
 800ae44:	4605      	mov	r5, r0
 800ae46:	460c      	mov	r4, r1
 800ae48:	4616      	mov	r6, r2
 800ae4a:	d505      	bpl.n	800ae58 <__swrite+0x1e>
 800ae4c:	2302      	movs	r3, #2
 800ae4e:	2200      	movs	r2, #0
 800ae50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae54:	f000 f868 	bl	800af28 <_lseek_r>
 800ae58:	89a3      	ldrh	r3, [r4, #12]
 800ae5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ae62:	81a3      	strh	r3, [r4, #12]
 800ae64:	4632      	mov	r2, r6
 800ae66:	463b      	mov	r3, r7
 800ae68:	4628      	mov	r0, r5
 800ae6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae6e:	f000 b817 	b.w	800aea0 <_write_r>

0800ae72 <__sseek>:
 800ae72:	b510      	push	{r4, lr}
 800ae74:	460c      	mov	r4, r1
 800ae76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae7a:	f000 f855 	bl	800af28 <_lseek_r>
 800ae7e:	1c43      	adds	r3, r0, #1
 800ae80:	89a3      	ldrh	r3, [r4, #12]
 800ae82:	bf15      	itete	ne
 800ae84:	6560      	strne	r0, [r4, #84]	; 0x54
 800ae86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ae8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ae8e:	81a3      	strheq	r3, [r4, #12]
 800ae90:	bf18      	it	ne
 800ae92:	81a3      	strhne	r3, [r4, #12]
 800ae94:	bd10      	pop	{r4, pc}

0800ae96 <__sclose>:
 800ae96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae9a:	f000 b813 	b.w	800aec4 <_close_r>
	...

0800aea0 <_write_r>:
 800aea0:	b538      	push	{r3, r4, r5, lr}
 800aea2:	4c07      	ldr	r4, [pc, #28]	; (800aec0 <_write_r+0x20>)
 800aea4:	4605      	mov	r5, r0
 800aea6:	4608      	mov	r0, r1
 800aea8:	4611      	mov	r1, r2
 800aeaa:	2200      	movs	r2, #0
 800aeac:	6022      	str	r2, [r4, #0]
 800aeae:	461a      	mov	r2, r3
 800aeb0:	f7f9 fa5f 	bl	8004372 <_write>
 800aeb4:	1c43      	adds	r3, r0, #1
 800aeb6:	d102      	bne.n	800aebe <_write_r+0x1e>
 800aeb8:	6823      	ldr	r3, [r4, #0]
 800aeba:	b103      	cbz	r3, 800aebe <_write_r+0x1e>
 800aebc:	602b      	str	r3, [r5, #0]
 800aebe:	bd38      	pop	{r3, r4, r5, pc}
 800aec0:	2001e5b8 	.word	0x2001e5b8

0800aec4 <_close_r>:
 800aec4:	b538      	push	{r3, r4, r5, lr}
 800aec6:	4c06      	ldr	r4, [pc, #24]	; (800aee0 <_close_r+0x1c>)
 800aec8:	2300      	movs	r3, #0
 800aeca:	4605      	mov	r5, r0
 800aecc:	4608      	mov	r0, r1
 800aece:	6023      	str	r3, [r4, #0]
 800aed0:	f7f9 fa6b 	bl	80043aa <_close>
 800aed4:	1c43      	adds	r3, r0, #1
 800aed6:	d102      	bne.n	800aede <_close_r+0x1a>
 800aed8:	6823      	ldr	r3, [r4, #0]
 800aeda:	b103      	cbz	r3, 800aede <_close_r+0x1a>
 800aedc:	602b      	str	r3, [r5, #0]
 800aede:	bd38      	pop	{r3, r4, r5, pc}
 800aee0:	2001e5b8 	.word	0x2001e5b8

0800aee4 <_fstat_r>:
 800aee4:	b538      	push	{r3, r4, r5, lr}
 800aee6:	4c07      	ldr	r4, [pc, #28]	; (800af04 <_fstat_r+0x20>)
 800aee8:	2300      	movs	r3, #0
 800aeea:	4605      	mov	r5, r0
 800aeec:	4608      	mov	r0, r1
 800aeee:	4611      	mov	r1, r2
 800aef0:	6023      	str	r3, [r4, #0]
 800aef2:	f7f9 fa66 	bl	80043c2 <_fstat>
 800aef6:	1c43      	adds	r3, r0, #1
 800aef8:	d102      	bne.n	800af00 <_fstat_r+0x1c>
 800aefa:	6823      	ldr	r3, [r4, #0]
 800aefc:	b103      	cbz	r3, 800af00 <_fstat_r+0x1c>
 800aefe:	602b      	str	r3, [r5, #0]
 800af00:	bd38      	pop	{r3, r4, r5, pc}
 800af02:	bf00      	nop
 800af04:	2001e5b8 	.word	0x2001e5b8

0800af08 <_isatty_r>:
 800af08:	b538      	push	{r3, r4, r5, lr}
 800af0a:	4c06      	ldr	r4, [pc, #24]	; (800af24 <_isatty_r+0x1c>)
 800af0c:	2300      	movs	r3, #0
 800af0e:	4605      	mov	r5, r0
 800af10:	4608      	mov	r0, r1
 800af12:	6023      	str	r3, [r4, #0]
 800af14:	f7f9 fa65 	bl	80043e2 <_isatty>
 800af18:	1c43      	adds	r3, r0, #1
 800af1a:	d102      	bne.n	800af22 <_isatty_r+0x1a>
 800af1c:	6823      	ldr	r3, [r4, #0]
 800af1e:	b103      	cbz	r3, 800af22 <_isatty_r+0x1a>
 800af20:	602b      	str	r3, [r5, #0]
 800af22:	bd38      	pop	{r3, r4, r5, pc}
 800af24:	2001e5b8 	.word	0x2001e5b8

0800af28 <_lseek_r>:
 800af28:	b538      	push	{r3, r4, r5, lr}
 800af2a:	4c07      	ldr	r4, [pc, #28]	; (800af48 <_lseek_r+0x20>)
 800af2c:	4605      	mov	r5, r0
 800af2e:	4608      	mov	r0, r1
 800af30:	4611      	mov	r1, r2
 800af32:	2200      	movs	r2, #0
 800af34:	6022      	str	r2, [r4, #0]
 800af36:	461a      	mov	r2, r3
 800af38:	f7f9 fa5e 	bl	80043f8 <_lseek>
 800af3c:	1c43      	adds	r3, r0, #1
 800af3e:	d102      	bne.n	800af46 <_lseek_r+0x1e>
 800af40:	6823      	ldr	r3, [r4, #0]
 800af42:	b103      	cbz	r3, 800af46 <_lseek_r+0x1e>
 800af44:	602b      	str	r3, [r5, #0]
 800af46:	bd38      	pop	{r3, r4, r5, pc}
 800af48:	2001e5b8 	.word	0x2001e5b8

0800af4c <__malloc_lock>:
 800af4c:	4770      	bx	lr

0800af4e <__malloc_unlock>:
 800af4e:	4770      	bx	lr

0800af50 <_read_r>:
 800af50:	b538      	push	{r3, r4, r5, lr}
 800af52:	4c07      	ldr	r4, [pc, #28]	; (800af70 <_read_r+0x20>)
 800af54:	4605      	mov	r5, r0
 800af56:	4608      	mov	r0, r1
 800af58:	4611      	mov	r1, r2
 800af5a:	2200      	movs	r2, #0
 800af5c:	6022      	str	r2, [r4, #0]
 800af5e:	461a      	mov	r2, r3
 800af60:	f7f9 f9ea 	bl	8004338 <_read>
 800af64:	1c43      	adds	r3, r0, #1
 800af66:	d102      	bne.n	800af6e <_read_r+0x1e>
 800af68:	6823      	ldr	r3, [r4, #0]
 800af6a:	b103      	cbz	r3, 800af6e <_read_r+0x1e>
 800af6c:	602b      	str	r3, [r5, #0]
 800af6e:	bd38      	pop	{r3, r4, r5, pc}
 800af70:	2001e5b8 	.word	0x2001e5b8

0800af74 <_init>:
 800af74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af76:	bf00      	nop
 800af78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af7a:	bc08      	pop	{r3}
 800af7c:	469e      	mov	lr, r3
 800af7e:	4770      	bx	lr

0800af80 <_fini>:
 800af80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af82:	bf00      	nop
 800af84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af86:	bc08      	pop	{r3}
 800af88:	469e      	mov	lr, r3
 800af8a:	4770      	bx	lr
