# perl-parsing_hardware_interface
perl in ASIC design
this script is used to parse the verilog file(top.v) and get the port information which contains the port name, I/O and width.
