// Seed: 2908458909
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output tri0 id_2
);
  always @(posedge id_1) $display(id_1 !=? id_1 - 1);
  supply1 id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  supply1 id_5;
  assign id_5 = 1'h0 * id_4 - 1;
endmodule
module module_2 (
    input  uwire id_0,
    output tri   id_1
);
  tri0 id_3;
  assign id_1 = id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign id_1 = 1 || id_3;
endmodule
