-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_variable_to_reg.vhd
-- Created: 2024-08-10 11:14:30
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_variable_to_reg
-- Source Path: HDLRx/full_rx/variable_to_reg
-- Hierarchy Level: 1
-- Model version: 1.14
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_variable_to_reg IS
  PORT( psdu_size                         :   IN    std_logic_vector(23 DOWNTO 0);  -- ufix1 [24]
        msg_duration                      :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix1 [16]
        block_size                        :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix1 [2]
        fec_rate                          :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix1 [3]
        rep_number                        :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix1 [3]
        concat_factor                     :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix1 [3]
        scrambler_init                    :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix1 [4]
        bat_id                            :   IN    std_logic_vector(4 DOWNTO 0);  -- ufix1 [5]
        cp_id                             :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix1 [3]
        mimo_spacing                      :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix1 [3]
        mimo_number                       :   IN    std_logic_vector(2 DOWNTO 0);  -- ufix1 [3]
        reg0                              :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        reg1                              :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        reg2                              :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        reg3                              :   OUT   std_logic_vector(31 DOWNTO 0)  -- uint32
        );
END full_rx_ip_src_variable_to_reg;


ARCHITECTURE rtl OF full_rx_ip_src_variable_to_reg IS

  -- Signals
  SIGNAL Constant_out1                    : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL y_1                              : std_logic;  -- ufix1
  SIGNAL y_2                              : std_logic;  -- ufix1
  SIGNAL y_3                              : std_logic;  -- ufix1
  SIGNAL y_4                              : std_logic;  -- ufix1
  SIGNAL y_5                              : std_logic;  -- ufix1
  SIGNAL y_6                              : std_logic;  -- ufix1
  SIGNAL y_7                              : std_logic;  -- ufix1
  SIGNAL y_8                              : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1          : std_logic_vector(31 DOWNTO 0);  -- ufix1 [32]
  SIGNAL Vector_Concatenate_out1_31       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_30       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_29       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_28       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_27       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_26       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_25       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_24       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_23       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_22       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_21       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_20       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_19       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_18       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_17       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_16       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_15       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_14       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_13       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_12       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_11       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_10       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_9        : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_8        : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_7        : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_6        : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_5        : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_4        : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_3        : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_2        : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_1        : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate_out1_0        : std_logic;  -- ufix1
  SIGNAL y                                : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Constant1_out1                   : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL y_1_1                            : std_logic;  -- ufix1
  SIGNAL y_2_1                            : std_logic;  -- ufix1
  SIGNAL y_3_1                            : std_logic;  -- ufix1
  SIGNAL y_4_1                            : std_logic;  -- ufix1
  SIGNAL y_5_1                            : std_logic;  -- ufix1
  SIGNAL y_6_1                            : std_logic;  -- ufix1
  SIGNAL y_7_1                            : std_logic;  -- ufix1
  SIGNAL y_8_1                            : std_logic;  -- ufix1
  SIGNAL y_9                              : std_logic;  -- ufix1
  SIGNAL y_10                             : std_logic;  -- ufix1
  SIGNAL y_11                             : std_logic;  -- ufix1
  SIGNAL y_12                             : std_logic;  -- ufix1
  SIGNAL y_13                             : std_logic;  -- ufix1
  SIGNAL y_14                             : std_logic;  -- ufix1
  SIGNAL y_15                             : std_logic;  -- ufix1
  SIGNAL y_16                             : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1         : std_logic_vector(31 DOWNTO 0);  -- ufix1 [32]
  SIGNAL Vector_Concatenate1_out1_31      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_30      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_29      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_28      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_27      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_26      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_25      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_24      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_23      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_22      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_21      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_20      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_19      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_18      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_17      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_16      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_15      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_14      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_13      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_12      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_11      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_10      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_9       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_8       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_7       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_6       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_5       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_4       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_3       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_2       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_1       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate1_out1_0       : std_logic;  -- ufix1
  SIGNAL y_17                             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Constant2_out1                   : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL y_1_2                            : std_logic;  -- ufix1
  SIGNAL y_2_2                            : std_logic;  -- ufix1
  SIGNAL y_3_2                            : std_logic;  -- ufix1
  SIGNAL y_4_2                            : std_logic;  -- ufix1
  SIGNAL y_5_2                            : std_logic;  -- ufix1
  SIGNAL y_6_2                            : std_logic;  -- ufix1
  SIGNAL Constant3_out1                   : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL y_1_3                            : std_logic;  -- ufix1
  SIGNAL y_2_3                            : std_logic;  -- ufix1
  SIGNAL y_3_3                            : std_logic;  -- ufix1
  SIGNAL y_4_3                            : std_logic;  -- ufix1
  SIGNAL y_5_3                            : std_logic;  -- ufix1
  SIGNAL Constant4_out1                   : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL y_1_4                            : std_logic;  -- ufix1
  SIGNAL y_2_4                            : std_logic;  -- ufix1
  SIGNAL y_3_4                            : std_logic;  -- ufix1
  SIGNAL y_4_4                            : std_logic;  -- ufix1
  SIGNAL y_5_4                            : std_logic;  -- ufix1
  SIGNAL Constant5_out1                   : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL y_1_5                            : std_logic;  -- ufix1
  SIGNAL y_2_5                            : std_logic;  -- ufix1
  SIGNAL y_3_5                            : std_logic;  -- ufix1
  SIGNAL y_4_5                            : std_logic;  -- ufix1
  SIGNAL y_5_5                            : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1         : std_logic_vector(31 DOWNTO 0);  -- ufix1 [32]
  SIGNAL Vector_Concatenate2_out1_31      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_30      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_29      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_28      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_27      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_26      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_25      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_24      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_23      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_22      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_21      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_20      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_19      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_18      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_17      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_16      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_15      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_14      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_13      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_12      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_11      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_10      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_9       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_8       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_7       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_6       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_5       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_4       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_3       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_2       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_1       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate2_out1_0       : std_logic;  -- ufix1
  SIGNAL y_18                             : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Constant6_out1                   : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL y_1_6                            : std_logic;  -- ufix1
  SIGNAL y_2_6                            : std_logic;  -- ufix1
  SIGNAL y_3_6                            : std_logic;  -- ufix1
  SIGNAL y_4_6                            : std_logic;  -- ufix1
  SIGNAL Constant7_out1                   : unsigned(2 DOWNTO 0);  -- ufix3
  SIGNAL y_1_7                            : std_logic;  -- ufix1
  SIGNAL y_2_7                            : std_logic;  -- ufix1
  SIGNAL y_3_7                            : std_logic;  -- ufix1
  SIGNAL Constant8_out1                   : unsigned(4 DOWNTO 0);  -- ufix5
  SIGNAL y_1_8                            : std_logic;  -- ufix1
  SIGNAL y_2_8                            : std_logic;  -- ufix1
  SIGNAL y_3_8                            : std_logic;  -- ufix1
  SIGNAL y_4_7                            : std_logic;  -- ufix1
  SIGNAL y_5_6                            : std_logic;  -- ufix1
  SIGNAL Constant9_out1                   : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL y_1_9                            : std_logic;  -- ufix1
  SIGNAL y_2_9                            : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1         : std_logic_vector(31 DOWNTO 0);  -- ufix1 [32]
  SIGNAL Vector_Concatenate8_out1_31      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_30      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_29      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_28      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_27      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_26      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_25      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_24      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_23      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_22      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_21      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_20      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_19      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_18      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_17      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_16      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_15      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_14      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_13      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_12      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_11      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_10      : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_9       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_8       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_7       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_6       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_5       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_4       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_3       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_2       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_1       : std_logic;  -- ufix1
  SIGNAL Vector_Concatenate8_out1_0       : std_logic;  -- ufix1
  SIGNAL y_19                             : unsigned(31 DOWNTO 0);  -- uint32

BEGIN
  Constant_out1 <= to_unsigned(16#00#, 8);

  y_1 <= Constant_out1(0);

  y_2 <= Constant_out1(1);

  y_3 <= Constant_out1(2);

  y_4 <= Constant_out1(3);

  y_5 <= Constant_out1(4);

  y_6 <= Constant_out1(5);

  y_7 <= Constant_out1(6);

  y_8 <= Constant_out1(7);

  Vector_Concatenate_out1_gen: FOR idx0 IN 0 TO 23 GENERATE
    Vector_Concatenate_out1(idx0) <= psdu_size(idx0);
  END GENERATE;
  Vector_Concatenate_out1(24) <= y_1;
  Vector_Concatenate_out1(25) <= y_2;
  Vector_Concatenate_out1(26) <= y_3;
  Vector_Concatenate_out1(27) <= y_4;
  Vector_Concatenate_out1(28) <= y_5;
  Vector_Concatenate_out1(29) <= y_6;
  Vector_Concatenate_out1(30) <= y_7;
  Vector_Concatenate_out1(31) <= y_8;

  Vector_Concatenate_out1_31 <= Vector_Concatenate_out1(31);

  Vector_Concatenate_out1_30 <= Vector_Concatenate_out1(30);

  Vector_Concatenate_out1_29 <= Vector_Concatenate_out1(29);

  Vector_Concatenate_out1_28 <= Vector_Concatenate_out1(28);

  Vector_Concatenate_out1_27 <= Vector_Concatenate_out1(27);

  Vector_Concatenate_out1_26 <= Vector_Concatenate_out1(26);

  Vector_Concatenate_out1_25 <= Vector_Concatenate_out1(25);

  Vector_Concatenate_out1_24 <= Vector_Concatenate_out1(24);

  Vector_Concatenate_out1_23 <= Vector_Concatenate_out1(23);

  Vector_Concatenate_out1_22 <= Vector_Concatenate_out1(22);

  Vector_Concatenate_out1_21 <= Vector_Concatenate_out1(21);

  Vector_Concatenate_out1_20 <= Vector_Concatenate_out1(20);

  Vector_Concatenate_out1_19 <= Vector_Concatenate_out1(19);

  Vector_Concatenate_out1_18 <= Vector_Concatenate_out1(18);

  Vector_Concatenate_out1_17 <= Vector_Concatenate_out1(17);

  Vector_Concatenate_out1_16 <= Vector_Concatenate_out1(16);

  Vector_Concatenate_out1_15 <= Vector_Concatenate_out1(15);

  Vector_Concatenate_out1_14 <= Vector_Concatenate_out1(14);

  Vector_Concatenate_out1_13 <= Vector_Concatenate_out1(13);

  Vector_Concatenate_out1_12 <= Vector_Concatenate_out1(12);

  Vector_Concatenate_out1_11 <= Vector_Concatenate_out1(11);

  Vector_Concatenate_out1_10 <= Vector_Concatenate_out1(10);

  Vector_Concatenate_out1_9 <= Vector_Concatenate_out1(9);

  Vector_Concatenate_out1_8 <= Vector_Concatenate_out1(8);

  Vector_Concatenate_out1_7 <= Vector_Concatenate_out1(7);

  Vector_Concatenate_out1_6 <= Vector_Concatenate_out1(6);

  Vector_Concatenate_out1_5 <= Vector_Concatenate_out1(5);

  Vector_Concatenate_out1_4 <= Vector_Concatenate_out1(4);

  Vector_Concatenate_out1_3 <= Vector_Concatenate_out1(3);

  Vector_Concatenate_out1_2 <= Vector_Concatenate_out1(2);

  Vector_Concatenate_out1_1 <= Vector_Concatenate_out1(1);

  Vector_Concatenate_out1_0 <= Vector_Concatenate_out1(0);

  y <= unsigned'(Vector_Concatenate_out1_31 & Vector_Concatenate_out1_30 & Vector_Concatenate_out1_29 & Vector_Concatenate_out1_28 & Vector_Concatenate_out1_27 & Vector_Concatenate_out1_26 & Vector_Concatenate_out1_25 & Vector_Concatenate_out1_24 & Vector_Concatenate_out1_23 & Vector_Concatenate_out1_22 & Vector_Concatenate_out1_21 & Vector_Concatenate_out1_20 & Vector_Concatenate_out1_19 & Vector_Concatenate_out1_18 & Vector_Concatenate_out1_17 & Vector_Concatenate_out1_16 & Vector_Concatenate_out1_15 & Vector_Concatenate_out1_14 & Vector_Concatenate_out1_13 & Vector_Concatenate_out1_12 & Vector_Concatenate_out1_11 & Vector_Concatenate_out1_10 & Vector_Concatenate_out1_9 & Vector_Concatenate_out1_8 & Vector_Concatenate_out1_7 & Vector_Concatenate_out1_6 & Vector_Concatenate_out1_5 & Vector_Concatenate_out1_4 & Vector_Concatenate_out1_3 & Vector_Concatenate_out1_2 & Vector_Concatenate_out1_1 & Vector_Concatenate_out1_0);

  reg0 <= std_logic_vector(y);

  Constant1_out1 <= to_unsigned(16#0000#, 16);

  y_1_1 <= Constant1_out1(0);

  y_2_1 <= Constant1_out1(1);

  y_3_1 <= Constant1_out1(2);

  y_4_1 <= Constant1_out1(3);

  y_5_1 <= Constant1_out1(4);

  y_6_1 <= Constant1_out1(5);

  y_7_1 <= Constant1_out1(6);

  y_8_1 <= Constant1_out1(7);

  y_9 <= Constant1_out1(8);

  y_10 <= Constant1_out1(9);

  y_11 <= Constant1_out1(10);

  y_12 <= Constant1_out1(11);

  y_13 <= Constant1_out1(12);

  y_14 <= Constant1_out1(13);

  y_15 <= Constant1_out1(14);

  y_16 <= Constant1_out1(15);

  Vector_Concatenate1_out1_gen: FOR idx0 IN 0 TO 15 GENERATE
    Vector_Concatenate1_out1(idx0) <= msg_duration(idx0);
  END GENERATE;
  Vector_Concatenate1_out1(16) <= y_1_1;
  Vector_Concatenate1_out1(17) <= y_2_1;
  Vector_Concatenate1_out1(18) <= y_3_1;
  Vector_Concatenate1_out1(19) <= y_4_1;
  Vector_Concatenate1_out1(20) <= y_5_1;
  Vector_Concatenate1_out1(21) <= y_6_1;
  Vector_Concatenate1_out1(22) <= y_7_1;
  Vector_Concatenate1_out1(23) <= y_8_1;
  Vector_Concatenate1_out1(24) <= y_9;
  Vector_Concatenate1_out1(25) <= y_10;
  Vector_Concatenate1_out1(26) <= y_11;
  Vector_Concatenate1_out1(27) <= y_12;
  Vector_Concatenate1_out1(28) <= y_13;
  Vector_Concatenate1_out1(29) <= y_14;
  Vector_Concatenate1_out1(30) <= y_15;
  Vector_Concatenate1_out1(31) <= y_16;

  Vector_Concatenate1_out1_31 <= Vector_Concatenate1_out1(31);

  Vector_Concatenate1_out1_30 <= Vector_Concatenate1_out1(30);

  Vector_Concatenate1_out1_29 <= Vector_Concatenate1_out1(29);

  Vector_Concatenate1_out1_28 <= Vector_Concatenate1_out1(28);

  Vector_Concatenate1_out1_27 <= Vector_Concatenate1_out1(27);

  Vector_Concatenate1_out1_26 <= Vector_Concatenate1_out1(26);

  Vector_Concatenate1_out1_25 <= Vector_Concatenate1_out1(25);

  Vector_Concatenate1_out1_24 <= Vector_Concatenate1_out1(24);

  Vector_Concatenate1_out1_23 <= Vector_Concatenate1_out1(23);

  Vector_Concatenate1_out1_22 <= Vector_Concatenate1_out1(22);

  Vector_Concatenate1_out1_21 <= Vector_Concatenate1_out1(21);

  Vector_Concatenate1_out1_20 <= Vector_Concatenate1_out1(20);

  Vector_Concatenate1_out1_19 <= Vector_Concatenate1_out1(19);

  Vector_Concatenate1_out1_18 <= Vector_Concatenate1_out1(18);

  Vector_Concatenate1_out1_17 <= Vector_Concatenate1_out1(17);

  Vector_Concatenate1_out1_16 <= Vector_Concatenate1_out1(16);

  Vector_Concatenate1_out1_15 <= Vector_Concatenate1_out1(15);

  Vector_Concatenate1_out1_14 <= Vector_Concatenate1_out1(14);

  Vector_Concatenate1_out1_13 <= Vector_Concatenate1_out1(13);

  Vector_Concatenate1_out1_12 <= Vector_Concatenate1_out1(12);

  Vector_Concatenate1_out1_11 <= Vector_Concatenate1_out1(11);

  Vector_Concatenate1_out1_10 <= Vector_Concatenate1_out1(10);

  Vector_Concatenate1_out1_9 <= Vector_Concatenate1_out1(9);

  Vector_Concatenate1_out1_8 <= Vector_Concatenate1_out1(8);

  Vector_Concatenate1_out1_7 <= Vector_Concatenate1_out1(7);

  Vector_Concatenate1_out1_6 <= Vector_Concatenate1_out1(6);

  Vector_Concatenate1_out1_5 <= Vector_Concatenate1_out1(5);

  Vector_Concatenate1_out1_4 <= Vector_Concatenate1_out1(4);

  Vector_Concatenate1_out1_3 <= Vector_Concatenate1_out1(3);

  Vector_Concatenate1_out1_2 <= Vector_Concatenate1_out1(2);

  Vector_Concatenate1_out1_1 <= Vector_Concatenate1_out1(1);

  Vector_Concatenate1_out1_0 <= Vector_Concatenate1_out1(0);

  y_17 <= unsigned'(Vector_Concatenate1_out1_31 & Vector_Concatenate1_out1_30 & Vector_Concatenate1_out1_29 & Vector_Concatenate1_out1_28 & Vector_Concatenate1_out1_27 & Vector_Concatenate1_out1_26 & Vector_Concatenate1_out1_25 & Vector_Concatenate1_out1_24 & Vector_Concatenate1_out1_23 & Vector_Concatenate1_out1_22 & Vector_Concatenate1_out1_21 & Vector_Concatenate1_out1_20 & Vector_Concatenate1_out1_19 & Vector_Concatenate1_out1_18 & Vector_Concatenate1_out1_17 & Vector_Concatenate1_out1_16 & Vector_Concatenate1_out1_15 & Vector_Concatenate1_out1_14 & Vector_Concatenate1_out1_13 & Vector_Concatenate1_out1_12 & Vector_Concatenate1_out1_11 & Vector_Concatenate1_out1_10 & Vector_Concatenate1_out1_9 & Vector_Concatenate1_out1_8 & Vector_Concatenate1_out1_7 & Vector_Concatenate1_out1_6 & Vector_Concatenate1_out1_5 & Vector_Concatenate1_out1_4 & Vector_Concatenate1_out1_3 & Vector_Concatenate1_out1_2 & Vector_Concatenate1_out1_1 & Vector_Concatenate1_out1_0);

  reg1 <= std_logic_vector(y_17);

  Constant2_out1 <= to_unsigned(16#00#, 6);

  y_1_2 <= Constant2_out1(0);

  y_2_2 <= Constant2_out1(1);

  y_3_2 <= Constant2_out1(2);

  y_4_2 <= Constant2_out1(3);

  y_5_2 <= Constant2_out1(4);

  y_6_2 <= Constant2_out1(5);

  Constant3_out1 <= to_unsigned(16#00#, 5);

  y_1_3 <= Constant3_out1(0);

  y_2_3 <= Constant3_out1(1);

  y_3_3 <= Constant3_out1(2);

  y_4_3 <= Constant3_out1(3);

  y_5_3 <= Constant3_out1(4);

  Constant4_out1 <= to_unsigned(16#00#, 5);

  y_1_4 <= Constant4_out1(0);

  y_2_4 <= Constant4_out1(1);

  y_3_4 <= Constant4_out1(2);

  y_4_4 <= Constant4_out1(3);

  y_5_4 <= Constant4_out1(4);

  Constant5_out1 <= to_unsigned(16#00#, 5);

  y_1_5 <= Constant5_out1(0);

  y_2_5 <= Constant5_out1(1);

  y_3_5 <= Constant5_out1(2);

  y_4_5 <= Constant5_out1(3);

  y_5_5 <= Constant5_out1(4);

  Vector_Concatenate2_out1_gen: FOR idx0 IN 0 TO 1 GENERATE
    Vector_Concatenate2_out1(idx0) <= block_size(idx0);
  END GENERATE;
  Vector_Concatenate2_out1(2) <= y_1_2;
  Vector_Concatenate2_out1(3) <= y_2_2;
  Vector_Concatenate2_out1(4) <= y_3_2;
  Vector_Concatenate2_out1(5) <= y_4_2;
  Vector_Concatenate2_out1(6) <= y_5_2;
  Vector_Concatenate2_out1(7) <= y_6_2;
  Vector_Concatenate2_out1_gen1: FOR idx0 IN 0 TO 2 GENERATE
    Vector_Concatenate2_out1(idx0 + 8) <= fec_rate(idx0);
  END GENERATE;
  Vector_Concatenate2_out1(11) <= y_1_3;
  Vector_Concatenate2_out1(12) <= y_2_3;
  Vector_Concatenate2_out1(13) <= y_3_3;
  Vector_Concatenate2_out1(14) <= y_4_3;
  Vector_Concatenate2_out1(15) <= y_5_3;
  Vector_Concatenate2_out1_gen2: FOR idx0 IN 0 TO 2 GENERATE
    Vector_Concatenate2_out1(idx0 + 16) <= rep_number(idx0);
  END GENERATE;
  Vector_Concatenate2_out1(19) <= y_1_4;
  Vector_Concatenate2_out1(20) <= y_2_4;
  Vector_Concatenate2_out1(21) <= y_3_4;
  Vector_Concatenate2_out1(22) <= y_4_4;
  Vector_Concatenate2_out1(23) <= y_5_4;
  Vector_Concatenate2_out1_gen3: FOR idx0 IN 0 TO 2 GENERATE
    Vector_Concatenate2_out1(idx0 + 24) <= concat_factor(idx0);
  END GENERATE;
  Vector_Concatenate2_out1(27) <= y_1_5;
  Vector_Concatenate2_out1(28) <= y_2_5;
  Vector_Concatenate2_out1(29) <= y_3_5;
  Vector_Concatenate2_out1(30) <= y_4_5;
  Vector_Concatenate2_out1(31) <= y_5_5;

  Vector_Concatenate2_out1_31 <= Vector_Concatenate2_out1(31);

  Vector_Concatenate2_out1_30 <= Vector_Concatenate2_out1(30);

  Vector_Concatenate2_out1_29 <= Vector_Concatenate2_out1(29);

  Vector_Concatenate2_out1_28 <= Vector_Concatenate2_out1(28);

  Vector_Concatenate2_out1_27 <= Vector_Concatenate2_out1(27);

  Vector_Concatenate2_out1_26 <= Vector_Concatenate2_out1(26);

  Vector_Concatenate2_out1_25 <= Vector_Concatenate2_out1(25);

  Vector_Concatenate2_out1_24 <= Vector_Concatenate2_out1(24);

  Vector_Concatenate2_out1_23 <= Vector_Concatenate2_out1(23);

  Vector_Concatenate2_out1_22 <= Vector_Concatenate2_out1(22);

  Vector_Concatenate2_out1_21 <= Vector_Concatenate2_out1(21);

  Vector_Concatenate2_out1_20 <= Vector_Concatenate2_out1(20);

  Vector_Concatenate2_out1_19 <= Vector_Concatenate2_out1(19);

  Vector_Concatenate2_out1_18 <= Vector_Concatenate2_out1(18);

  Vector_Concatenate2_out1_17 <= Vector_Concatenate2_out1(17);

  Vector_Concatenate2_out1_16 <= Vector_Concatenate2_out1(16);

  Vector_Concatenate2_out1_15 <= Vector_Concatenate2_out1(15);

  Vector_Concatenate2_out1_14 <= Vector_Concatenate2_out1(14);

  Vector_Concatenate2_out1_13 <= Vector_Concatenate2_out1(13);

  Vector_Concatenate2_out1_12 <= Vector_Concatenate2_out1(12);

  Vector_Concatenate2_out1_11 <= Vector_Concatenate2_out1(11);

  Vector_Concatenate2_out1_10 <= Vector_Concatenate2_out1(10);

  Vector_Concatenate2_out1_9 <= Vector_Concatenate2_out1(9);

  Vector_Concatenate2_out1_8 <= Vector_Concatenate2_out1(8);

  Vector_Concatenate2_out1_7 <= Vector_Concatenate2_out1(7);

  Vector_Concatenate2_out1_6 <= Vector_Concatenate2_out1(6);

  Vector_Concatenate2_out1_5 <= Vector_Concatenate2_out1(5);

  Vector_Concatenate2_out1_4 <= Vector_Concatenate2_out1(4);

  Vector_Concatenate2_out1_3 <= Vector_Concatenate2_out1(3);

  Vector_Concatenate2_out1_2 <= Vector_Concatenate2_out1(2);

  Vector_Concatenate2_out1_1 <= Vector_Concatenate2_out1(1);

  Vector_Concatenate2_out1_0 <= Vector_Concatenate2_out1(0);

  y_18 <= unsigned'(Vector_Concatenate2_out1_31 & Vector_Concatenate2_out1_30 & Vector_Concatenate2_out1_29 & Vector_Concatenate2_out1_28 & Vector_Concatenate2_out1_27 & Vector_Concatenate2_out1_26 & Vector_Concatenate2_out1_25 & Vector_Concatenate2_out1_24 & Vector_Concatenate2_out1_23 & Vector_Concatenate2_out1_22 & Vector_Concatenate2_out1_21 & Vector_Concatenate2_out1_20 & Vector_Concatenate2_out1_19 & Vector_Concatenate2_out1_18 & Vector_Concatenate2_out1_17 & Vector_Concatenate2_out1_16 & Vector_Concatenate2_out1_15 & Vector_Concatenate2_out1_14 & Vector_Concatenate2_out1_13 & Vector_Concatenate2_out1_12 & Vector_Concatenate2_out1_11 & Vector_Concatenate2_out1_10 & Vector_Concatenate2_out1_9 & Vector_Concatenate2_out1_8 & Vector_Concatenate2_out1_7 & Vector_Concatenate2_out1_6 & Vector_Concatenate2_out1_5 & Vector_Concatenate2_out1_4 & Vector_Concatenate2_out1_3 & Vector_Concatenate2_out1_2 & Vector_Concatenate2_out1_1 & Vector_Concatenate2_out1_0);

  reg2 <= std_logic_vector(y_18);

  Constant6_out1 <= to_unsigned(16#0#, 4);

  y_1_6 <= Constant6_out1(0);

  y_2_6 <= Constant6_out1(1);

  y_3_6 <= Constant6_out1(2);

  y_4_6 <= Constant6_out1(3);

  Constant7_out1 <= to_unsigned(16#0#, 3);

  y_1_7 <= Constant7_out1(0);

  y_2_7 <= Constant7_out1(1);

  y_3_7 <= Constant7_out1(2);

  Constant8_out1 <= to_unsigned(16#00#, 5);

  y_1_8 <= Constant8_out1(0);

  y_2_8 <= Constant8_out1(1);

  y_3_8 <= Constant8_out1(2);

  y_4_7 <= Constant8_out1(3);

  y_5_6 <= Constant8_out1(4);

  Constant9_out1 <= to_unsigned(16#0#, 2);

  y_1_9 <= Constant9_out1(0);

  y_2_9 <= Constant9_out1(1);

  Vector_Concatenate8_out1_gen: FOR idx0 IN 0 TO 3 GENERATE
    Vector_Concatenate8_out1(idx0) <= scrambler_init(idx0);
  END GENERATE;
  Vector_Concatenate8_out1(4) <= y_1_6;
  Vector_Concatenate8_out1(5) <= y_2_6;
  Vector_Concatenate8_out1(6) <= y_3_6;
  Vector_Concatenate8_out1(7) <= y_4_6;
  Vector_Concatenate8_out1_gen1: FOR idx0 IN 0 TO 4 GENERATE
    Vector_Concatenate8_out1(idx0 + 8) <= bat_id(idx0);
  END GENERATE;
  Vector_Concatenate8_out1(13) <= y_1_7;
  Vector_Concatenate8_out1(14) <= y_2_7;
  Vector_Concatenate8_out1(15) <= y_3_7;
  Vector_Concatenate8_out1_gen2: FOR idx0 IN 0 TO 2 GENERATE
    Vector_Concatenate8_out1(idx0 + 16) <= cp_id(idx0);
  END GENERATE;
  Vector_Concatenate8_out1(19) <= y_1_8;
  Vector_Concatenate8_out1(20) <= y_2_8;
  Vector_Concatenate8_out1(21) <= y_3_8;
  Vector_Concatenate8_out1(22) <= y_4_7;
  Vector_Concatenate8_out1(23) <= y_5_6;
  Vector_Concatenate8_out1_gen3: FOR idx0 IN 0 TO 2 GENERATE
    Vector_Concatenate8_out1(idx0 + 24) <= mimo_spacing(idx0);
  END GENERATE;
  Vector_Concatenate8_out1_gen4: FOR idx0 IN 0 TO 2 GENERATE
    Vector_Concatenate8_out1(idx0 + 27) <= mimo_number(idx0);
  END GENERATE;
  Vector_Concatenate8_out1(30) <= y_1_9;
  Vector_Concatenate8_out1(31) <= y_2_9;

  Vector_Concatenate8_out1_31 <= Vector_Concatenate8_out1(31);

  Vector_Concatenate8_out1_30 <= Vector_Concatenate8_out1(30);

  Vector_Concatenate8_out1_29 <= Vector_Concatenate8_out1(29);

  Vector_Concatenate8_out1_28 <= Vector_Concatenate8_out1(28);

  Vector_Concatenate8_out1_27 <= Vector_Concatenate8_out1(27);

  Vector_Concatenate8_out1_26 <= Vector_Concatenate8_out1(26);

  Vector_Concatenate8_out1_25 <= Vector_Concatenate8_out1(25);

  Vector_Concatenate8_out1_24 <= Vector_Concatenate8_out1(24);

  Vector_Concatenate8_out1_23 <= Vector_Concatenate8_out1(23);

  Vector_Concatenate8_out1_22 <= Vector_Concatenate8_out1(22);

  Vector_Concatenate8_out1_21 <= Vector_Concatenate8_out1(21);

  Vector_Concatenate8_out1_20 <= Vector_Concatenate8_out1(20);

  Vector_Concatenate8_out1_19 <= Vector_Concatenate8_out1(19);

  Vector_Concatenate8_out1_18 <= Vector_Concatenate8_out1(18);

  Vector_Concatenate8_out1_17 <= Vector_Concatenate8_out1(17);

  Vector_Concatenate8_out1_16 <= Vector_Concatenate8_out1(16);

  Vector_Concatenate8_out1_15 <= Vector_Concatenate8_out1(15);

  Vector_Concatenate8_out1_14 <= Vector_Concatenate8_out1(14);

  Vector_Concatenate8_out1_13 <= Vector_Concatenate8_out1(13);

  Vector_Concatenate8_out1_12 <= Vector_Concatenate8_out1(12);

  Vector_Concatenate8_out1_11 <= Vector_Concatenate8_out1(11);

  Vector_Concatenate8_out1_10 <= Vector_Concatenate8_out1(10);

  Vector_Concatenate8_out1_9 <= Vector_Concatenate8_out1(9);

  Vector_Concatenate8_out1_8 <= Vector_Concatenate8_out1(8);

  Vector_Concatenate8_out1_7 <= Vector_Concatenate8_out1(7);

  Vector_Concatenate8_out1_6 <= Vector_Concatenate8_out1(6);

  Vector_Concatenate8_out1_5 <= Vector_Concatenate8_out1(5);

  Vector_Concatenate8_out1_4 <= Vector_Concatenate8_out1(4);

  Vector_Concatenate8_out1_3 <= Vector_Concatenate8_out1(3);

  Vector_Concatenate8_out1_2 <= Vector_Concatenate8_out1(2);

  Vector_Concatenate8_out1_1 <= Vector_Concatenate8_out1(1);

  Vector_Concatenate8_out1_0 <= Vector_Concatenate8_out1(0);

  y_19 <= unsigned'(Vector_Concatenate8_out1_31 & Vector_Concatenate8_out1_30 & Vector_Concatenate8_out1_29 & Vector_Concatenate8_out1_28 & Vector_Concatenate8_out1_27 & Vector_Concatenate8_out1_26 & Vector_Concatenate8_out1_25 & Vector_Concatenate8_out1_24 & Vector_Concatenate8_out1_23 & Vector_Concatenate8_out1_22 & Vector_Concatenate8_out1_21 & Vector_Concatenate8_out1_20 & Vector_Concatenate8_out1_19 & Vector_Concatenate8_out1_18 & Vector_Concatenate8_out1_17 & Vector_Concatenate8_out1_16 & Vector_Concatenate8_out1_15 & Vector_Concatenate8_out1_14 & Vector_Concatenate8_out1_13 & Vector_Concatenate8_out1_12 & Vector_Concatenate8_out1_11 & Vector_Concatenate8_out1_10 & Vector_Concatenate8_out1_9 & Vector_Concatenate8_out1_8 & Vector_Concatenate8_out1_7 & Vector_Concatenate8_out1_6 & Vector_Concatenate8_out1_5 & Vector_Concatenate8_out1_4 & Vector_Concatenate8_out1_3 & Vector_Concatenate8_out1_2 & Vector_Concatenate8_out1_1 & Vector_Concatenate8_out1_0);

  reg3 <= std_logic_vector(y_19);

END rtl;

