// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module NMOS_IV (
);
wire net9;
wire net4;
wire net8;
wire net5;
wire net6;
wire net3;

nmos1v    
 NM0  ( .S( net9 ), .G( net5 ), .B( net9 ), .D( net8 ) );

vdc    
 V4  ( .PLUS( net3 ), .MINUS( net4 ) );

vdc    
 V3  ( .PLUS( net3 ), .MINUS( net8 ) );

vdc    
 V2  ( .PLUS( net3 ), .MINUS( net9 ) );

vdc    
 V1  ( .PLUS( net3 ), .MINUS( net6 ) );

vdc    
 V0  ( .PLUS( net5 ), .MINUS( net9 ) );

pmos1v    
 PM0  ( .S( net4 ), .G( net6 ), .B( net4 ), .D( net9 ) );

endmodule

