static int F_1 ( struct V_1 * V_2 , int V_3 , int V_4 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nstruct V_6 * V_7 = & V_5 -> V_8 [ V_3 ] ;\r\nif ( V_4 > 0 )\r\nF_3 ( V_9 , V_7 -> V_10 ) ;\r\nelse\r\nF_4 ( V_9 , V_7 -> V_10 ) ;\r\nF_5 ( V_5 , V_3 , V_4 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_6 ( struct V_1 * V_2 , T_1 V_11 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nunsigned char V_12 [ 3 ] ;\r\nV_12 [ 0 ] = V_11 >> 9 ;\r\nF_7 ( V_5 , V_13 , V_12 ) ;\r\n}\r\nstatic void F_8 ( struct V_1 * V_2 , T_1 V_14 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nunsigned char V_12 [ 3 ] ;\r\nV_12 [ 0 ] = 0x03 ;\r\nV_12 [ 1 ] = V_14 >> 9 ;\r\nF_7 ( V_5 , V_15 , V_12 ) ;\r\nV_12 [ 0 ] = 0x04 ;\r\nV_12 [ 1 ] = 0x01 ;\r\nF_7 ( V_5 , V_15 , V_12 ) ;\r\n}\r\nstatic int F_9 ( struct V_1 * V_2 , struct V_16 * V_17 , struct V_16 * V_18 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nstruct V_6 * V_7 = & V_5 -> V_8 [ V_17 -> V_19 ] ;\r\nint V_20 ;\r\nif ( F_10 ( V_21 , V_7 -> V_10 ) ) {\r\nif ( F_11 ( V_22 , V_7 -> V_10 ) )\r\nreturn - V_23 ;\r\n}\r\nswitch ( V_17 -> type ) {\r\ncase V_24 :\r\nV_20 = F_12 ( V_5 , V_17 , V_18 ) ;\r\nbreak;\r\ncase V_25 :\r\nV_20 = F_13 ( V_5 , V_17 , V_18 ) ;\r\nbreak;\r\ncase V_26 :\r\ncase V_27 :\r\nV_20 = F_14 ( V_5 , V_17 , V_18 ) ;\r\nbreak;\r\ndefault:\r\nreturn - V_28 ;\r\n}\r\nif ( V_20 == 0 ) {\r\nF_3 ( V_22 , V_7 -> V_10 ) ;\r\n}\r\nreturn V_20 ;\r\n}\r\nstatic int F_15 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nstruct V_6 * V_7 = & V_5 -> V_8 [ V_3 ] ;\r\nint V_29 = 0 ;\r\nif ( F_11 ( V_30 , V_7 -> V_10 ) )\r\nV_29 = F_16 ( & V_7 -> V_31 ) ;\r\nif ( ! V_29 && F_11 ( V_32 , V_7 -> V_10 ) )\r\nV_29 = F_16 ( & V_7 -> V_33 ) ;\r\nV_7 -> V_10 [ 0 ] = 0 ;\r\nreturn V_29 ;\r\n}\r\nstatic int F_17 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nswitch ( V_5 -> V_34 ) {\r\n#ifdef F_18\r\ncase V_35 :\r\nV_5 -> V_36 -> V_2 = V_5 -> V_37 ;\r\nif ( F_19 ( V_5 -> V_36 , V_38 ) )\r\nreturn - V_39 ;\r\nbreak;\r\n#endif\r\n}\r\nif ( F_11 ( V_40 , V_2 -> V_41 ) ) {\r\nF_7 ( V_5 , V_42 , L_1 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_20 ( struct V_1 * V_2 )\r\n{\r\nstruct V_5 * V_5 = F_2 ( V_2 ) ;\r\nint V_43 ;\r\nif ( F_11 ( V_40 , V_2 -> V_41 ) ) {\r\nfor ( V_43 = 0 ; V_43 < V_2 -> V_44 -> V_45 ; V_43 ++ ) {\r\nif ( F_11 ( V_21 , V_5 -> V_8 [ V_43 ] . V_10 ) ) {\r\nF_21 ( & V_2 -> V_2 ,\r\nL_2 ,\r\nV_46 ) ;\r\nbreak;\r\n}\r\n}\r\nF_7 ( V_5 , V_42 , L_3 ) ;\r\nF_22 ( V_5 -> V_47 ,\r\n! F_11 ( V_48 , V_5 -> V_49 ) ) ;\r\n}\r\nswitch ( V_5 -> V_34 ) {\r\n#ifdef F_18\r\ncase V_35 :\r\nF_23 ( V_5 -> V_36 ) ;\r\nF_23 ( V_5 -> V_50 ) ;\r\nF_23 ( V_5 -> V_51 ) ;\r\nbreak;\r\n#endif\r\n#ifdef F_24\r\ncase V_52 :\r\nbreak;\r\n#endif\r\n}\r\n}\r\nint F_25 ( struct V_5 * V_5 )\r\n{\r\nstruct V_1 * V_1 ;\r\nstruct V_53 * V_44 ;\r\nunsigned char V_54 [] = L_4 ;\r\nint V_43 , error ;\r\nint V_55 = 0 ;\r\nV_1 = F_26 () ;\r\nif ( ! V_1 )\r\nreturn - V_56 ;\r\nF_27 ( & V_5 -> V_47 ) ;\r\nF_28 ( & V_5 -> V_57 ) ;\r\nF_29 ( & V_5 -> V_58 ) ;\r\nV_5 -> V_59 . V_60 = V_5 -> V_61 ;\r\nV_5 -> V_2 = V_1 ;\r\nswitch ( V_5 -> V_34 ) {\r\n#ifdef F_18\r\ncase V_35 :\r\nV_1 -> V_19 . V_62 = V_63 ;\r\nV_1 -> V_2 . V_64 = & V_5 -> V_37 -> V_2 ;\r\nbreak;\r\n#endif\r\n#ifdef F_24\r\ncase V_52 :\r\nV_1 -> V_19 . V_62 = V_65 ;\r\nV_1 -> V_2 . V_64 = & V_5 -> V_66 -> V_2 ;\r\nbreak;\r\n#endif\r\n}\r\nF_30 ( V_1 , V_5 ) ;\r\nV_1 -> V_67 = L_5 ;\r\nV_1 -> V_68 = F_17 ;\r\nV_1 -> V_69 = F_20 ;\r\nV_5 -> V_70 . V_67 = L_6 ;\r\nV_5 -> V_70 . V_71 = 0 ;\r\nV_5 -> V_70 . V_72 = 200 ;\r\nV_5 -> V_70 . V_10 = V_73 ;\r\nV_5 -> V_70 . V_64 = NULL ;\r\nV_5 -> V_70 . V_74 = NULL ;\r\nV_5 -> V_70 . V_75 = NULL ;\r\nfor ( V_43 = 0 ; V_43 < 20 ; V_43 ++ )\r\nif ( ! F_31 ( V_5 , L_7 ) )\r\nbreak;\r\nif ( V_43 == 20 ) {\r\nV_29 ( L_8 ) ;\r\nerror = - V_76 ;\r\ngoto V_77;\r\n}\r\nif ( ! F_31 ( V_5 , L_9 ) )\r\nV_1 -> V_19 . V_78 = ( V_5 -> V_79 [ 2 ] << 8 ) | V_5 -> V_79 [ 1 ] ;\r\nelse\r\nF_21 ( & V_5 -> V_2 -> V_2 , L_10 ) ;\r\nif ( ! F_31 ( V_5 , L_11 ) )\r\nV_1 -> V_19 . V_80 = ( V_5 -> V_79 [ 2 ] << 8 ) | V_5 -> V_79 [ 1 ] ;\r\nelse\r\nF_21 ( & V_5 -> V_2 -> V_2 , L_12 ) ;\r\nif ( ! F_31 ( V_5 , L_13 ) )\r\nV_5 -> V_70 . V_72 = ( V_5 -> V_79 [ 2 ] << 8 ) | V_5 -> V_79 [ 1 ] ;\r\nelse\r\nF_21 ( & V_5 -> V_2 -> V_2 , L_14 ) ;\r\nif ( ! F_31 ( V_5 , L_15 ) )\r\nV_55 = V_5 -> V_79 [ 1 ] ;\r\nelse\r\nF_21 ( & V_5 -> V_2 -> V_2 , L_16 ) ;\r\nif ( V_55 > V_81 ) {\r\nF_21 ( & V_5 -> V_2 -> V_2 , L_17 ,\r\nV_81 , V_55 ) ;\r\nV_55 = V_81 ;\r\n}\r\nfor ( V_43 = 0 ; V_54 [ V_43 ] ; V_43 ++ )\r\nif ( ! F_31 ( V_5 , V_54 + V_43 ) )\r\nF_32 ( L_18 , V_5 -> V_82 , V_5 -> V_79 ) ;\r\nF_8 ( V_1 , 0 ) ;\r\nfor ( V_43 = 0 ; V_83 [ V_43 ] . V_84 ; V_43 ++ )\r\nif ( V_83 [ V_43 ] . V_84 == V_1 -> V_19 . V_78 &&\r\nV_83 [ V_43 ] . V_85 == V_1 -> V_19 . V_80 )\r\nbreak;\r\nV_5 -> type = V_83 + V_43 ;\r\nV_1 -> V_67 = V_5 -> type -> V_67 ;\r\nV_1 -> V_41 [ 0 ] = F_33 ( V_86 ) | F_33 ( V_87 ) |\r\nF_33 ( V_88 ) ;\r\nfor ( V_43 = 0 ; V_5 -> type -> V_89 [ V_43 ] >= 0 ; V_43 ++ )\r\nF_3 ( V_5 -> type -> V_89 [ V_43 ] , V_1 -> V_90 ) ;\r\nF_3 ( V_91 , V_1 -> V_90 ) ;\r\nfor ( V_43 = 0 ; V_5 -> type -> abs [ V_43 ] >= 0 ; V_43 ++ ) {\r\nsigned short V_92 = V_5 -> type -> abs [ V_43 ] ;\r\nswitch ( V_92 ) {\r\ncase V_93 :\r\ncase V_94 :\r\ncase V_95 :\r\nF_34 ( V_1 , V_92 , - 1920 , 1920 , 16 , 128 ) ;\r\nF_3 ( V_92 , V_1 -> V_96 ) ;\r\nbreak;\r\ncase V_97 :\r\ncase V_98 :\r\ncase V_99 :\r\nF_34 ( V_1 , V_92 , 0 , 255 , 0 , 0 ) ;\r\nbreak;\r\ncase V_100 :\r\nF_34 ( V_1 , V_92 , - 128 , 127 , 0 , 0 ) ;\r\nbreak;\r\ncase V_101 :\r\ncase V_102 :\r\ncase V_103 :\r\ncase V_104 :\r\nF_34 ( V_1 , V_92 , - 1 , 1 , 0 , 0 ) ;\r\nbreak;\r\n}\r\n}\r\nif ( V_55 ) {\r\nfor ( V_43 = 0 ; V_5 -> type -> V_44 [ V_43 ] >= 0 ; V_43 ++ )\r\nF_3 ( V_5 -> type -> V_44 [ V_43 ] , V_1 -> V_96 ) ;\r\nerror = F_35 ( V_1 , V_55 ) ;\r\nif ( error )\r\ngoto V_77;\r\nV_44 = V_1 -> V_44 ;\r\nV_44 -> V_105 = F_9 ;\r\nV_44 -> V_106 = F_15 ;\r\nV_44 -> V_107 = F_6 ;\r\nV_44 -> V_108 = F_8 ;\r\nV_44 -> V_109 = F_1 ;\r\n}\r\nerror = F_36 ( V_5 -> V_2 ) ;\r\nif ( error )\r\ngoto V_77;\r\nreturn 0 ;\r\nV_77: F_37 ( V_1 ) ;\r\nreturn error ;\r\n}\r\nstatic int T_2 F_38 ( void )\r\n{\r\nint V_29 = 0 ;\r\n#ifdef F_18\r\nV_29 = F_39 ( & V_110 ) ;\r\nif ( V_29 )\r\nreturn V_29 ;\r\n#endif\r\n#ifdef F_24\r\nV_29 = F_40 ( & V_111 ) ;\r\n#ifdef F_18\r\nif ( V_29 )\r\nF_41 ( & V_110 ) ;\r\n#endif\r\n#endif\r\nreturn V_29 ;\r\n}\r\nstatic void T_3 F_42 ( void )\r\n{\r\n#ifdef F_18\r\nF_41 ( & V_110 ) ;\r\n#endif\r\n#ifdef F_24\r\nF_43 ( & V_111 ) ;\r\n#endif\r\n}
