QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
Start time: 20:47:58 on Nov 21,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/RISCV_types.vhd internal/testpy/tb.vhd proj/src/RISCV_types.vhd proj/src/TopLevel/load_extender.vhd proj/src/TopLevel/dec5to32.vhd proj/src/TopLevel/barrel_shifter.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/RISCV_Processor.vhd proj/src/TopLevel/pc_reg.vhd proj/src/TopLevel/store_logic.vhd proj/src/TopLevel/imm_gen.vhd proj/src/TopLevel/alu_control.vhd proj/src/TopLevel/mux32to1.vhd proj/src/TopLevel/regN.vhd proj/src/TopLevel/dffg.vhd proj/src/TopLevel/control_unit.vhd proj/src/TopLevel/reg_file.vhd proj/src/TopLevel/alu.vhd proj/src/TopLevel/adder_subtractor.vhd proj/src/TopLevel/fetch_logic.vhd proj/src/TopLevel/testbench/alu_tb.vhd proj/src/TopLevel/testbench/fetch_logic_tb.vhd proj/src/TopLevel/testbench/reg_file_tb.vhd proj/src/TopLevel/testbench/barrel_shifter_tb.vhd proj/src/TopLevel/testbench/imm_gen_tb.vhd proj/src/TopLevel/testbench/adder_subtractor_tb.vhd proj/src/TopLevel/testbench/control_unit_tb.vhd proj/src/TopLevel/testbench/load_extender_tb.vhd proj/src/TopLevel/testbench/store_logic_tb.vhd proj/src/TopLevel/testbench/alu_control_tb.vhd proj/src/TopLevel/testbench/pc_reg_tb.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package RISCV_types
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/RISCV_types.vhd(15): (vcom-1615) Existing package 'RISCV_types' at line 18 will be overwritten.
-- Compiling package RISCV_types
** Warning: proj/src/RISCV_types.vhd(29): (vcom-1615) Existing package body 'RISCV_types(body)' at line 29 will be overwritten.
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package NUMERIC_STD
-- Compiling entity load_extender
-- Compiling architecture behavioral of load_extender
-- Compiling entity dec5to32
-- Compiling architecture dataflow of dec5to32
-- Compiling entity barrel_shifter
-- Compiling architecture structural of barrel_shifter
-- Compiling entity mem
-- Compiling architecture rtl of mem
** Error: proj/src/TopLevel/mem.vhd(40): near "word_addr": (vcom-1576) expecting BEGIN.
** Note: proj/src/TopLevel/mem.vhd(40): VHDL Compiler exiting
End time: 20:47:58 on Nov 21,2025, Elapsed time: 0:00:00
Errors: 1, Warnings: 2
