
# 1. Duckietown project

## 1.1 FP Jiang Shuai



# 2. VHDL project

## 2.1 BA Lu Yiming

### milestone 1
```

UDP connection between the matlab and FGPA.

Get IP Address for the port and the FPGA and configure the ethernet ports

```

#### Required Resources

```

https://www.xilinx.com/products/intellectual-property/temac.html#documentation

https://de.mathworks.com/help/instrument/udpport.html?s_tid=doc_ta#namevaluepairarguments

https://digilent.com/reference/programmable-logic/nexys-video/reference-manual

https://de.mathworks.com/help/reinforcement-learning/ug/custom-agents.html#mw_b1883cf5-31c7-49d8-8207-3e81b0f0b748

https://docs.xilinx.com/v/u/en-US/pg060-floating-point

https://support.xilinx.com/s/article/57546?language=en_US

```

