{
  "processor": "WISC CPU/32",
  "manufacturer": "Phil Koopman (Carnegie Mellon)",
  "year": 1988,
  "schema_version": "1.0",
  "measurements": [
    {
      "workload": "typical",
      "measured_cpi": 2.0824,
      "source": "estimated",
      "source_detail": "Estimated from architectural analysis and instruction timing",
      "conditions": {
        "clock_mhz": 8.0,
        "memory_config": "no wait states"
      },
      "uncertainty": 0.2,
      "confidence": "medium",
      "date_measured": "2026-01-29",
      "notes": "Typical workload measurement for WISC CPU/32"
    },
    {
      "workload": "compute",
      "measured_cpi": 1.9,
      "source": "estimated",
      "source_detail": "Estimated from architectural analysis and instruction timing",
      "conditions": {
        "clock_mhz": 8.0,
        "memory_config": "no wait states"
      },
      "uncertainty": 0.2,
      "confidence": "medium",
      "date_measured": "2026-01-29",
      "notes": "Compute workload measurement for WISC CPU/32"
    },
    {
      "workload": "memory",
      "measured_cpi": 2.0824,
      "source": "estimated",
      "source_detail": "Estimated from architectural analysis and instruction timing",
      "conditions": {
        "clock_mhz": 8.0,
        "memory_config": "no wait states"
      },
      "uncertainty": 0.2,
      "confidence": "medium",
      "date_measured": "2026-01-29",
      "notes": "Memory workload measurement for WISC CPU/32"
    },
    {
      "workload": "control",
      "measured_cpi": 2.0824,
      "source": "estimated",
      "source_detail": "Estimated from architectural analysis and instruction timing",
      "conditions": {
        "clock_mhz": 8.0,
        "memory_config": "no wait states"
      },
      "uncertainty": 0.2,
      "confidence": "medium",
      "date_measured": "2026-01-29",
      "notes": "Control workload measurement for WISC CPU/32"
    }
  ]
}