Timing Analyzer report for traffic
Thu Jun 21 14:43:29 2018
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk1khz'
  6. Clock Setup: 'clk1hz'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 10.147 ns                                      ; zhu      ; time2[2] ; --         ; clk1hz   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.100 ns                                      ; data[2]  ; dout[6]  ; clk1khz    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -6.177 ns                                      ; reset    ; time1[1] ; --         ; clk1hz   ; 0            ;
; Clock Setup: 'clk1hz'        ; N/A   ; None          ; 284.33 MHz ( period = 3.517 ns )               ; time1[1] ; time2[0] ; clk1hz     ; clk1hz   ; 0            ;
; Clock Setup: 'clk1khz'       ; N/A   ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; temp     ; data[1]  ; clk1khz    ; clk1khz  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                         ; Preliminary        ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk1khz         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk1hz          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk1khz'                                                                                                                                                              ;
+-------+------------------------------------------------+------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; temp ; data[1] ; clk1khz    ; clk1khz  ; None                        ; None                      ; 1.199 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; temp ; data[3] ; clk1khz    ; clk1khz  ; None                        ; None                      ; 0.946 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; temp ; data[2] ; clk1khz    ; clk1khz  ; None                        ; None                      ; 0.946 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; temp ; data[0] ; clk1khz    ; clk1khz  ; None                        ; None                      ; 0.944 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; temp ; temp    ; clk1khz    ; clk1khz  ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk1hz'                                                                                                                                                                    ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 284.33 MHz ( period = 3.517 ns )               ; time1[1] ; time2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.244 ns                ;
; N/A   ; 284.33 MHz ( period = 3.517 ns )               ; time1[1] ; time2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.244 ns                ;
; N/A   ; 284.33 MHz ( period = 3.517 ns )               ; time1[1] ; time2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.244 ns                ;
; N/A   ; 284.33 MHz ( period = 3.517 ns )               ; time1[1] ; time2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.244 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; time1[0] ; time2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.094 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; time1[0] ; time2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.094 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; time1[0] ; time2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.094 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; time1[0] ; time2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 3.094 ns                ;
; N/A   ; 324.68 MHz ( period = 3.080 ns )               ; time1[3] ; time2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.807 ns                ;
; N/A   ; 324.68 MHz ( period = 3.080 ns )               ; time1[3] ; time2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.807 ns                ;
; N/A   ; 324.68 MHz ( period = 3.080 ns )               ; time1[3] ; time2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.807 ns                ;
; N/A   ; 324.68 MHz ( period = 3.080 ns )               ; time1[3] ; time2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.807 ns                ;
; N/A   ; 336.81 MHz ( period = 2.969 ns )               ; time1[2] ; time2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.696 ns                ;
; N/A   ; 336.81 MHz ( period = 2.969 ns )               ; time1[2] ; time2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.696 ns                ;
; N/A   ; 336.81 MHz ( period = 2.969 ns )               ; time1[2] ; time2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.696 ns                ;
; N/A   ; 336.81 MHz ( period = 2.969 ns )               ; time1[2] ; time2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.696 ns                ;
; N/A   ; 350.88 MHz ( period = 2.850 ns )               ; time1[1] ; flag     ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.586 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time1[0] ; flag     ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.436 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time1[3] ; flag     ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.149 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time1[2] ; flag     ; clk1hz     ; clk1hz   ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time2[0] ; flag     ; clk1hz     ; clk1hz   ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time2[1] ; flag     ; clk1hz     ; clk1hz   ; None                        ; None                      ; 1.799 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time2[2] ; flag     ; clk1hz     ; clk1hz   ; None                        ; None                      ; 1.651 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time1[3] ; time1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 1.543 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time2[3] ; flag     ; clk1hz     ; clk1hz   ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time2[1] ; time2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 1.316 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time2[1] ; time2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 1.315 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time2[1] ; time2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 1.306 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time1[2] ; time1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time1[2] ; time1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 1.279 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time2[0] ; time2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 1.243 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time2[3] ; time2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time2[3] ; time2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time1[3] ; time1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time1[1] ; time1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 1.210 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time1[1] ; time1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 1.208 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time2[0] ; time2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time2[0] ; time2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time1[0] ; time1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 0.806 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time1[0] ; time1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 0.806 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time1[0] ; time1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 0.805 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time2[2] ; time2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time2[2] ; time2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; flag     ; flag     ; clk1hz     ; clk1hz   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time1[1] ; time1[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time1[2] ; time1[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time1[3] ; time1[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time2[2] ; time2[2] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time2[3] ; time2[3] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time2[1] ; time2[1] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time1[0] ; time1[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; time2[0] ; time2[0] ; clk1hz     ; clk1hz   ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+-------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To       ; To Clock ;
+-------+--------------+------------+-------+----------+----------+
; N/A   ; None         ; 10.147 ns  ; zhu   ; time2[0] ; clk1hz   ;
; N/A   ; None         ; 10.147 ns  ; zhu   ; time2[1] ; clk1hz   ;
; N/A   ; None         ; 10.147 ns  ; zhu   ; time2[3] ; clk1hz   ;
; N/A   ; None         ; 10.147 ns  ; zhu   ; time2[2] ; clk1hz   ;
; N/A   ; None         ; 10.006 ns  ; zhi   ; time2[0] ; clk1hz   ;
; N/A   ; None         ; 10.006 ns  ; zhi   ; time2[1] ; clk1hz   ;
; N/A   ; None         ; 10.006 ns  ; zhi   ; time2[3] ; clk1hz   ;
; N/A   ; None         ; 10.006 ns  ; zhi   ; time2[2] ; clk1hz   ;
; N/A   ; None         ; 9.480 ns   ; zhu   ; flag     ; clk1hz   ;
; N/A   ; None         ; 9.339 ns   ; zhi   ; flag     ; clk1hz   ;
; N/A   ; None         ; 8.852 ns   ; reset ; time2[0] ; clk1hz   ;
; N/A   ; None         ; 8.852 ns   ; reset ; time2[1] ; clk1hz   ;
; N/A   ; None         ; 8.852 ns   ; reset ; time2[3] ; clk1hz   ;
; N/A   ; None         ; 8.852 ns   ; reset ; time2[2] ; clk1hz   ;
; N/A   ; None         ; 8.598 ns   ; zhu   ; time1[0] ; clk1hz   ;
; N/A   ; None         ; 8.598 ns   ; zhu   ; time1[3] ; clk1hz   ;
; N/A   ; None         ; 8.598 ns   ; zhu   ; time1[2] ; clk1hz   ;
; N/A   ; None         ; 8.598 ns   ; zhu   ; time1[1] ; clk1hz   ;
; N/A   ; None         ; 8.457 ns   ; zhi   ; time1[0] ; clk1hz   ;
; N/A   ; None         ; 8.457 ns   ; zhi   ; time1[3] ; clk1hz   ;
; N/A   ; None         ; 8.457 ns   ; zhi   ; time1[2] ; clk1hz   ;
; N/A   ; None         ; 8.457 ns   ; zhi   ; time1[1] ; clk1hz   ;
; N/A   ; None         ; 8.185 ns   ; reset ; flag     ; clk1hz   ;
; N/A   ; None         ; 7.303 ns   ; reset ; time1[0] ; clk1hz   ;
; N/A   ; None         ; 7.303 ns   ; reset ; time1[3] ; clk1hz   ;
; N/A   ; None         ; 7.303 ns   ; reset ; time1[2] ; clk1hz   ;
; N/A   ; None         ; 7.303 ns   ; reset ; time1[1] ; clk1hz   ;
+-------+--------------+------------+-------+----------+----------+


+--------------------------------------------------------------------+
; tco                                                                ;
+-------+--------------+------------+---------+---------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To      ; From Clock ;
+-------+--------------+------------+---------+---------+------------+
; N/A   ; None         ; 10.100 ns  ; data[2] ; dout[6] ; clk1khz    ;
; N/A   ; None         ; 10.027 ns  ; data[1] ; dout[6] ; clk1khz    ;
; N/A   ; None         ; 9.897 ns   ; data[2] ; dout[1] ; clk1khz    ;
; N/A   ; None         ; 9.889 ns   ; data[2] ; dout[5] ; clk1khz    ;
; N/A   ; None         ; 9.889 ns   ; data[2] ; dout[3] ; clk1khz    ;
; N/A   ; None         ; 9.851 ns   ; data[2] ; dout[2] ; clk1khz    ;
; N/A   ; None         ; 9.826 ns   ; data[1] ; dout[3] ; clk1khz    ;
; N/A   ; None         ; 9.824 ns   ; data[1] ; dout[1] ; clk1khz    ;
; N/A   ; None         ; 9.818 ns   ; data[1] ; dout[5] ; clk1khz    ;
; N/A   ; None         ; 9.817 ns   ; data[1] ; dout[2] ; clk1khz    ;
; N/A   ; None         ; 9.746 ns   ; data[0] ; dout[6] ; clk1khz    ;
; N/A   ; None         ; 9.630 ns   ; data[3] ; dout[6] ; clk1khz    ;
; N/A   ; None         ; 9.546 ns   ; data[0] ; dout[3] ; clk1khz    ;
; N/A   ; None         ; 9.545 ns   ; data[0] ; dout[2] ; clk1khz    ;
; N/A   ; None         ; 9.543 ns   ; data[0] ; dout[1] ; clk1khz    ;
; N/A   ; None         ; 9.536 ns   ; data[0] ; dout[5] ; clk1khz    ;
; N/A   ; None         ; 9.502 ns   ; data[2] ; dout[0] ; clk1khz    ;
; N/A   ; None         ; 9.495 ns   ; data[2] ; dout[4] ; clk1khz    ;
; N/A   ; None         ; 9.432 ns   ; data[1] ; dout[4] ; clk1khz    ;
; N/A   ; None         ; 9.427 ns   ; data[3] ; dout[1] ; clk1khz    ;
; N/A   ; None         ; 9.420 ns   ; data[3] ; dout[5] ; clk1khz    ;
; N/A   ; None         ; 9.415 ns   ; data[3] ; dout[3] ; clk1khz    ;
; N/A   ; None         ; 9.413 ns   ; data[3] ; dout[2] ; clk1khz    ;
; N/A   ; None         ; 9.407 ns   ; data[1] ; dout[0] ; clk1khz    ;
; N/A   ; None         ; 9.162 ns   ; data[0] ; dout[0] ; clk1khz    ;
; N/A   ; None         ; 9.151 ns   ; data[0] ; dout[4] ; clk1khz    ;
; N/A   ; None         ; 9.031 ns   ; data[3] ; dout[0] ; clk1khz    ;
; N/A   ; None         ; 9.020 ns   ; data[3] ; dout[4] ; clk1khz    ;
; N/A   ; None         ; 8.539 ns   ; temp    ; scan[1] ; clk1khz    ;
; N/A   ; None         ; 8.539 ns   ; temp    ; scan[0] ; clk1khz    ;
+-------+--------------+------------+---------+---------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+-------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To       ; To Clock ;
+---------------+-------------+-----------+-------+----------+----------+
; N/A           ; None        ; -6.177 ns ; reset ; time1[0] ; clk1hz   ;
; N/A           ; None        ; -6.177 ns ; reset ; time1[3] ; clk1hz   ;
; N/A           ; None        ; -6.177 ns ; reset ; time1[2] ; clk1hz   ;
; N/A           ; None        ; -6.177 ns ; reset ; time1[1] ; clk1hz   ;
; N/A           ; None        ; -6.946 ns ; zhu   ; time1[0] ; clk1hz   ;
; N/A           ; None        ; -6.946 ns ; zhu   ; time1[3] ; clk1hz   ;
; N/A           ; None        ; -6.946 ns ; zhu   ; time1[2] ; clk1hz   ;
; N/A           ; None        ; -6.946 ns ; zhu   ; time1[1] ; clk1hz   ;
; N/A           ; None        ; -7.059 ns ; reset ; flag     ; clk1hz   ;
; N/A           ; None        ; -7.198 ns ; zhi   ; time1[0] ; clk1hz   ;
; N/A           ; None        ; -7.198 ns ; zhi   ; time1[3] ; clk1hz   ;
; N/A           ; None        ; -7.198 ns ; zhi   ; time1[2] ; clk1hz   ;
; N/A           ; None        ; -7.198 ns ; zhi   ; time1[1] ; clk1hz   ;
; N/A           ; None        ; -7.726 ns ; reset ; time2[0] ; clk1hz   ;
; N/A           ; None        ; -7.726 ns ; reset ; time2[1] ; clk1hz   ;
; N/A           ; None        ; -7.726 ns ; reset ; time2[3] ; clk1hz   ;
; N/A           ; None        ; -7.726 ns ; reset ; time2[2] ; clk1hz   ;
; N/A           ; None        ; -7.828 ns ; zhu   ; flag     ; clk1hz   ;
; N/A           ; None        ; -8.080 ns ; zhi   ; flag     ; clk1hz   ;
; N/A           ; None        ; -8.495 ns ; zhu   ; time2[0] ; clk1hz   ;
; N/A           ; None        ; -8.495 ns ; zhu   ; time2[1] ; clk1hz   ;
; N/A           ; None        ; -8.495 ns ; zhu   ; time2[3] ; clk1hz   ;
; N/A           ; None        ; -8.495 ns ; zhu   ; time2[2] ; clk1hz   ;
; N/A           ; None        ; -8.747 ns ; zhi   ; time2[0] ; clk1hz   ;
; N/A           ; None        ; -8.747 ns ; zhi   ; time2[1] ; clk1hz   ;
; N/A           ; None        ; -8.747 ns ; zhi   ; time2[3] ; clk1hz   ;
; N/A           ; None        ; -8.747 ns ; zhi   ; time2[2] ; clk1hz   ;
+---------------+-------------+-----------+-------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Thu Jun 21 14:43:29 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off traffic -c traffic --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "light[1]$latch" is a latch
    Warning: Node "light[6]$latch" is a latch
    Warning: Node "light[0]$latch" is a latch
    Warning: Node "light[7]$latch" is a latch
    Warning: Node "light[5]$latch" is a latch
    Warning: Node "light[2]$latch" is a latch
Info: Found combinational loop of 2 nodes
    Info: Node "stop"
    Info: Node "stop~160"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk1khz" is an undefined clock
    Info: Assuming node "clk1hz" is an undefined clock
Info: Clock "clk1khz" Internal fmax is restricted to 360.1 MHz between source register "temp" and destination register "data[1]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.199 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y4_N15; Fanout = 7; REG Node = 'temp'
            Info: 2: + IC(0.467 ns) + CELL(0.624 ns) = 1.091 ns; Loc. = LCCOMB_X3_Y4_N28; Fanout = 1; COMB Node = 'data~49'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.199 ns; Loc. = LCFF_X3_Y4_N29; Fanout = 7; REG Node = 'data[1]'
            Info: Total cell delay = 0.732 ns ( 61.05 % )
            Info: Total interconnect delay = 0.467 ns ( 38.95 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk1khz" to destination register is 3.985 ns
                Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 5; CLK Node = 'clk1khz'
                Info: 2: + IC(2.375 ns) + CELL(0.666 ns) = 3.985 ns; Loc. = LCFF_X3_Y4_N29; Fanout = 7; REG Node = 'data[1]'
                Info: Total cell delay = 1.610 ns ( 40.40 % )
                Info: Total interconnect delay = 2.375 ns ( 59.60 % )
            Info: - Longest clock path from clock "clk1khz" to source register is 3.985 ns
                Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 5; CLK Node = 'clk1khz'
                Info: 2: + IC(2.375 ns) + CELL(0.666 ns) = 3.985 ns; Loc. = LCFF_X3_Y4_N15; Fanout = 7; REG Node = 'temp'
                Info: Total cell delay = 1.610 ns ( 40.40 % )
                Info: Total interconnect delay = 2.375 ns ( 59.60 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "clk1hz" has Internal fmax of 284.33 MHz between source register "time1[1]" and destination register "time2[2]" (period= 3.517 ns)
    Info: + Longest register to register delay is 3.244 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y4_N9; Fanout = 6; REG Node = 'time1[1]'
        Info: 2: + IC(0.476 ns) + CELL(0.370 ns) = 0.846 ns; Loc. = LCCOMB_X4_Y4_N2; Fanout = 1; COMB Node = 'rtl~53'
        Info: 3: + IC(0.369 ns) + CELL(0.206 ns) = 1.421 ns; Loc. = LCCOMB_X4_Y4_N6; Fanout = 5; COMB Node = 'time2[0]~94'
        Info: 4: + IC(0.968 ns) + CELL(0.855 ns) = 3.244 ns; Loc. = LCFF_X3_Y4_N23; Fanout = 5; REG Node = 'time2[2]'
        Info: Total cell delay = 1.431 ns ( 44.11 % )
        Info: Total interconnect delay = 1.813 ns ( 55.89 % )
    Info: - Smallest clock skew is -0.009 ns
        Info: + Shortest clock path from clock "clk1hz" to destination register is 4.059 ns
            Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_71; Fanout = 9; CLK Node = 'clk1hz'
            Info: 2: + IC(2.449 ns) + CELL(0.666 ns) = 4.059 ns; Loc. = LCFF_X3_Y4_N23; Fanout = 5; REG Node = 'time2[2]'
            Info: Total cell delay = 1.610 ns ( 39.66 % )
            Info: Total interconnect delay = 2.449 ns ( 60.34 % )
        Info: - Longest clock path from clock "clk1hz" to source register is 4.068 ns
            Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_71; Fanout = 9; CLK Node = 'clk1hz'
            Info: 2: + IC(2.458 ns) + CELL(0.666 ns) = 4.068 ns; Loc. = LCFF_X4_Y4_N9; Fanout = 6; REG Node = 'time1[1]'
            Info: Total cell delay = 1.610 ns ( 39.58 % )
            Info: Total interconnect delay = 2.458 ns ( 60.42 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "time2[0]" (data pin = "zhu", clock pin = "clk1hz") is 10.147 ns
    Info: + Longest pin to register delay is 14.246 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_65; Fanout = 3; PIN Node = 'zhu'
        Info: 2: + IC(6.834 ns) + CELL(0.370 ns) = 8.138 ns; Loc. = LCCOMB_X9_Y1_N6; Fanout = 1; COMB Node = 'stop~158'
        Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 8.707 ns; Loc. = LCCOMB_X9_Y1_N2; Fanout = 2; COMB Node = 'stop~159'
        Info: 4: + IC(0.000 ns) + CELL(1.749 ns) = 10.456 ns; Loc. = LCCOMB_X9_Y1_N8; Fanout = 6; COMB LOOP Node = 'stop'
            Info: Loc. = LCCOMB_X9_Y1_N8; Node "stop"
            Info: Loc. = LCCOMB_X9_Y1_N24; Node "stop~160"
        Info: 5: + IC(1.468 ns) + CELL(0.499 ns) = 12.423 ns; Loc. = LCCOMB_X4_Y4_N6; Fanout = 5; COMB Node = 'time2[0]~94'
        Info: 6: + IC(0.968 ns) + CELL(0.855 ns) = 14.246 ns; Loc. = LCFF_X3_Y4_N31; Fanout = 6; REG Node = 'time2[0]'
        Info: Total cell delay = 4.613 ns ( 32.38 % )
        Info: Total interconnect delay = 9.633 ns ( 67.62 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk1hz" to destination register is 4.059 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_71; Fanout = 9; CLK Node = 'clk1hz'
        Info: 2: + IC(2.449 ns) + CELL(0.666 ns) = 4.059 ns; Loc. = LCFF_X3_Y4_N31; Fanout = 6; REG Node = 'time2[0]'
        Info: Total cell delay = 1.610 ns ( 39.66 % )
        Info: Total interconnect delay = 2.449 ns ( 60.34 % )
Info: tco from clock "clk1khz" to destination pin "dout[6]" through register "data[2]" is 10.100 ns
    Info: + Longest clock path from clock "clk1khz" to source register is 3.985 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_70; Fanout = 5; CLK Node = 'clk1khz'
        Info: 2: + IC(2.375 ns) + CELL(0.666 ns) = 3.985 ns; Loc. = LCFF_X3_Y4_N13; Fanout = 7; REG Node = 'data[2]'
        Info: Total cell delay = 1.610 ns ( 40.40 % )
        Info: Total interconnect delay = 2.375 ns ( 59.60 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.811 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y4_N13; Fanout = 7; REG Node = 'data[2]'
        Info: 2: + IC(0.556 ns) + CELL(0.651 ns) = 1.207 ns; Loc. = LCCOMB_X3_Y4_N20; Fanout = 1; COMB Node = 'reduce_or~122'
        Info: 3: + IC(1.384 ns) + CELL(3.220 ns) = 5.811 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'dout[6]'
        Info: Total cell delay = 3.871 ns ( 66.62 % )
        Info: Total interconnect delay = 1.940 ns ( 33.38 % )
Info: th for register "time1[0]" (data pin = "reset", clock pin = "clk1hz") is -6.177 ns
    Info: + Longest clock path from clock "clk1hz" to destination register is 4.068 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_71; Fanout = 9; CLK Node = 'clk1hz'
        Info: 2: + IC(2.458 ns) + CELL(0.666 ns) = 4.068 ns; Loc. = LCFF_X4_Y4_N31; Fanout = 6; REG Node = 'time1[0]'
        Info: Total cell delay = 1.610 ns ( 39.58 % )
        Info: Total interconnect delay = 2.458 ns ( 60.42 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 10.551 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_63; Fanout = 15; PIN Node = 'reset'
        Info: 2: + IC(0.000 ns) + CELL(7.367 ns) = 8.301 ns; Loc. = LCCOMB_X9_Y1_N8; Fanout = 6; COMB LOOP Node = 'stop'
            Info: Loc. = LCCOMB_X9_Y1_N8; Node "stop"
            Info: Loc. = LCCOMB_X9_Y1_N24; Node "stop~160"
        Info: 3: + IC(1.395 ns) + CELL(0.855 ns) = 10.551 ns; Loc. = LCFF_X4_Y4_N31; Fanout = 6; REG Node = 'time1[0]'
        Info: Total cell delay = 9.156 ns ( 86.78 % )
        Info: Total interconnect delay = 1.395 ns ( 13.22 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Processing ended: Thu Jun 21 14:43:29 2018
    Info: Elapsed time: 00:00:00


