<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v</a>
defines: 
time_elapsed: 0.093s
ram usage: 9892 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_v2k_reg.v</a>
module v2k_reg;
	reg a = 0;
	reg b;
	reg c;
	reg d = 0;
	reg signed [7:0] data = 8&#39;shf0;
	function signed [7:0] adder;
		input reg a_in;
		input reg b_in;
		input reg c_in;
		input reg signed [7:0] data_in;
		adder = ((a_in + b_in) + c_in) + data_in;
	endfunction
endmodule

</pre>
</body>