{"sha": "8f953899e38f92e8f4cdeaffaa04f8a9e69a7726", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OGY5NTM4OTllMzhmOTJlOGY0Y2RlYWZmYWEwNGY4YTllNjlhNzcyNg==", "commit": {"author": {"name": "Segher Boessenkool", "email": "segher@kernel.crashing.org", "date": "2018-07-30T17:50:26Z"}, "committer": {"name": "Segher Boessenkool", "email": "segher@gcc.gnu.org", "date": "2018-07-30T17:50:26Z"}, "message": "arm: Generate correct const_ints (PR86640)\n\nIn arm_block_set_aligned_vect 8-bit constants are generated as zero-\nextended const_ints, not sign-extended as required.  Fix that.\n\n\n\tPR target/86640\n\t* config/arm/arm.c (arm_block_set_aligned_vect): Use gen_int_mode\n\tinstead of GEN_INT.\n\nFrom-SVN: r263075", "tree": {"sha": "94407e31f303b0acc7b72de842d1ecae03af251f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/94407e31f303b0acc7b72de842d1ecae03af251f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/8f953899e38f92e8f4cdeaffaa04f8a9e69a7726", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8f953899e38f92e8f4cdeaffaa04f8a9e69a7726", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8f953899e38f92e8f4cdeaffaa04f8a9e69a7726", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8f953899e38f92e8f4cdeaffaa04f8a9e69a7726/comments", "author": {"login": "segher", "id": 417629, "node_id": "MDQ6VXNlcjQxNzYyOQ==", "avatar_url": "https://avatars.githubusercontent.com/u/417629?v=4", "gravatar_id": "", "url": "https://api.github.com/users/segher", "html_url": "https://github.com/segher", "followers_url": "https://api.github.com/users/segher/followers", "following_url": "https://api.github.com/users/segher/following{/other_user}", "gists_url": "https://api.github.com/users/segher/gists{/gist_id}", "starred_url": "https://api.github.com/users/segher/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/segher/subscriptions", "organizations_url": "https://api.github.com/users/segher/orgs", "repos_url": "https://api.github.com/users/segher/repos", "events_url": "https://api.github.com/users/segher/events{/privacy}", "received_events_url": "https://api.github.com/users/segher/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "a64ede727f78b423591995428fbc5a6ac4e72cb0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a64ede727f78b423591995428fbc5a6ac4e72cb0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a64ede727f78b423591995428fbc5a6ac4e72cb0"}], "stats": {"total": 11, "additions": 7, "deletions": 4}, "files": [{"sha": "0616687f5d9632a4562f0dbc05155e95d795063a", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8f953899e38f92e8f4cdeaffaa04f8a9e69a7726/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8f953899e38f92e8f4cdeaffaa04f8a9e69a7726/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=8f953899e38f92e8f4cdeaffaa04f8a9e69a7726", "patch": "@@ -1,3 +1,9 @@\n+2018-07-30  Segher Boessenkool  <segher@kernel.crashing.org>\n+\n+\tPR target/86640\n+\t* config/arm/arm.c (arm_block_set_aligned_vect): Use gen_int_mode\n+\tinstead of GEN_INT.\n+\n 2018-07-30  Bernd Edlinger  <bernd.edlinger@hotmail.de>\n \n \t* tree-ssa-forwprop.c (simplify_builtin_call): Don't create a not NUL"}, {"sha": "f5eece4f152b11dd6df2ba62a1f3b0b5bcd9cbf8", "filename": "gcc/config/arm/arm.c", "status": "modified", "additions": 1, "deletions": 4, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8f953899e38f92e8f4cdeaffaa04f8a9e69a7726/gcc%2Fconfig%2Farm%2Farm.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8f953899e38f92e8f4cdeaffaa04f8a9e69a7726/gcc%2Fconfig%2Farm%2Farm.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.c?ref=8f953899e38f92e8f4cdeaffaa04f8a9e69a7726", "patch": "@@ -30046,7 +30046,6 @@ arm_block_set_aligned_vect (rtx dstbase,\n   rtx dst, addr, mem;\n   rtx val_vec, reg;\n   machine_mode mode;\n-  unsigned HOST_WIDE_INT v = value;\n   unsigned int offset = 0;\n \n   gcc_assert ((align & 0x3) == 0);\n@@ -30065,10 +30064,8 @@ arm_block_set_aligned_vect (rtx dstbase,\n \n   dst = copy_addr_to_reg (XEXP (dstbase, 0));\n \n-  v = sext_hwi (v, BITS_PER_WORD);\n-\n   reg = gen_reg_rtx (mode);\n-  val_vec = gen_const_vec_duplicate (mode, GEN_INT (v));\n+  val_vec = gen_const_vec_duplicate (mode, gen_int_mode (value, QImode));\n   /* Emit instruction loading the constant value.  */\n   emit_move_insn (reg, val_vec);\n "}]}