/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [22:0] _01_;
  reg [2:0] _02_;
  reg [22:0] _03_;
  wire [29:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [29:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [13:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_1z ? celloutsig_0_5z : celloutsig_0_9z;
  assign celloutsig_1_10z = ~(celloutsig_1_3z[2] | celloutsig_1_5z);
  assign celloutsig_1_11z = ~celloutsig_1_0z;
  assign celloutsig_0_13z = ~((celloutsig_0_9z | celloutsig_0_9z) & celloutsig_0_11z);
  assign celloutsig_0_4z = celloutsig_0_0z[23:15] + { in_data[77:70], celloutsig_0_3z };
  reg [8:0] _09_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _09_ <= 9'h000;
    else _09_ <= { celloutsig_1_2z[7:0], celloutsig_1_0z };
  assign { _01_[8:7], _00_, _01_[5:0] } = _09_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z };
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 23'h000000;
    else _03_ <= { celloutsig_0_7z[21:15], celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_14z[2:0], _02_, celloutsig_0_11z } & { celloutsig_0_6z[7:2], celloutsig_0_11z };
  assign celloutsig_1_2z = in_data[109:100] & { in_data[105:102], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_3z[2:1], celloutsig_1_1z } == { in_data[152:151], celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[125:116] == in_data[114:105];
  assign celloutsig_1_6z = { celloutsig_1_2z[6:3], celloutsig_1_0z, celloutsig_1_3z[2:1], 1'h1, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z } === { _01_[7], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_1z = in_data[126:124] === { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_20z = { celloutsig_0_4z[7:3], celloutsig_0_10z } >= celloutsig_0_12z[5:0];
  assign celloutsig_0_2z = { celloutsig_0_0z[28:24], celloutsig_0_1z, celloutsig_0_1z } >= { in_data[50:46], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_29z = celloutsig_0_6z[9:6] >= celloutsig_0_0z[25:22];
  assign celloutsig_0_1z = celloutsig_0_0z[24:6] < in_data[19:1];
  assign celloutsig_0_14z = celloutsig_0_0z[20:17] % { 1'h1, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_30z = celloutsig_0_12z[13] ? _03_[20:11] : { celloutsig_0_4z[7:0], celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_1_12z = - { celloutsig_1_3z[2], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_18z = - { in_data[158:157], celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_7z = - { in_data[19:2], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_12z = - { celloutsig_0_6z[7:2], celloutsig_0_4z };
  assign celloutsig_0_3z = in_data[28] & celloutsig_0_1z;
  assign celloutsig_0_9z = | { celloutsig_0_5z, in_data[55:39] };
  assign celloutsig_0_5z = ~^ { celloutsig_0_4z[5:2], celloutsig_0_2z };
  assign celloutsig_1_19z = celloutsig_1_12z[8:4] >> { _01_[3:0], celloutsig_1_11z };
  assign celloutsig_0_0z = in_data[87:58] <<< in_data[55:26];
  assign celloutsig_0_6z = { celloutsig_0_0z[22:14], celloutsig_0_1z, celloutsig_0_3z } <<< { celloutsig_0_4z[6:0], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_8z = in_data[30:23] ^ celloutsig_0_4z[7:0];
  assign celloutsig_0_11z = ~((celloutsig_0_10z & celloutsig_0_7z[12]) | celloutsig_0_1z);
  assign celloutsig_1_3z[2:1] = in_data[174:173] ~^ in_data[123:122];
  assign { _01_[22:9], _01_[6] } = { in_data[169:163], celloutsig_1_5z, celloutsig_1_3z[2:1], 1'h1, celloutsig_1_3z[2:1], 1'h1, _00_ };
  assign celloutsig_1_3z[0] = 1'h1;
  assign { out_data[131:128], out_data[100:96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
