// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Array2xfMat (
        m_axi_srcPtr_V_AWVALID,
        m_axi_srcPtr_V_AWREADY,
        m_axi_srcPtr_V_AWADDR,
        m_axi_srcPtr_V_AWID,
        m_axi_srcPtr_V_AWLEN,
        m_axi_srcPtr_V_AWSIZE,
        m_axi_srcPtr_V_AWBURST,
        m_axi_srcPtr_V_AWLOCK,
        m_axi_srcPtr_V_AWCACHE,
        m_axi_srcPtr_V_AWPROT,
        m_axi_srcPtr_V_AWQOS,
        m_axi_srcPtr_V_AWREGION,
        m_axi_srcPtr_V_AWUSER,
        m_axi_srcPtr_V_WVALID,
        m_axi_srcPtr_V_WREADY,
        m_axi_srcPtr_V_WDATA,
        m_axi_srcPtr_V_WSTRB,
        m_axi_srcPtr_V_WLAST,
        m_axi_srcPtr_V_WID,
        m_axi_srcPtr_V_WUSER,
        m_axi_srcPtr_V_ARVALID,
        m_axi_srcPtr_V_ARREADY,
        m_axi_srcPtr_V_ARADDR,
        m_axi_srcPtr_V_ARID,
        m_axi_srcPtr_V_ARLEN,
        m_axi_srcPtr_V_ARSIZE,
        m_axi_srcPtr_V_ARBURST,
        m_axi_srcPtr_V_ARLOCK,
        m_axi_srcPtr_V_ARCACHE,
        m_axi_srcPtr_V_ARPROT,
        m_axi_srcPtr_V_ARQOS,
        m_axi_srcPtr_V_ARREGION,
        m_axi_srcPtr_V_ARUSER,
        m_axi_srcPtr_V_RVALID,
        m_axi_srcPtr_V_RREADY,
        m_axi_srcPtr_V_RDATA,
        m_axi_srcPtr_V_RLAST,
        m_axi_srcPtr_V_RID,
        m_axi_srcPtr_V_RUSER,
        m_axi_srcPtr_V_RRESP,
        m_axi_srcPtr_V_BVALID,
        m_axi_srcPtr_V_BREADY,
        m_axi_srcPtr_V_BRESP,
        m_axi_srcPtr_V_BID,
        m_axi_srcPtr_V_BUSER,
        srcPtr_V_offset_dout,
        srcPtr_V_offset_empty_n,
        srcPtr_V_offset_read,
        dstMat_rows_dout,
        dstMat_rows_empty_n,
        dstMat_rows_read,
        dstMat_cols_dout,
        dstMat_cols_empty_n,
        dstMat_cols_read,
        dstMat_data_V_address0,
        dstMat_data_V_ce0,
        dstMat_data_V_d0,
        dstMat_data_V_q0,
        dstMat_data_V_we0,
        dstMat_data_V_address1,
        dstMat_data_V_ce1,
        dstMat_data_V_d1,
        dstMat_data_V_q1,
        dstMat_data_V_we1,
        dstMat_rows_out_din,
        dstMat_rows_out_full_n,
        dstMat_rows_out_write,
        dstMat_cols_out_din,
        dstMat_cols_out_full_n,
        dstMat_cols_out_write,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        dstMat_data_V_full_n,
        dstMat_data_V_write,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_srcPtr_V_AWVALID;
input   m_axi_srcPtr_V_AWREADY;
output  [31:0] m_axi_srcPtr_V_AWADDR;
output  [0:0] m_axi_srcPtr_V_AWID;
output  [31:0] m_axi_srcPtr_V_AWLEN;
output  [2:0] m_axi_srcPtr_V_AWSIZE;
output  [1:0] m_axi_srcPtr_V_AWBURST;
output  [1:0] m_axi_srcPtr_V_AWLOCK;
output  [3:0] m_axi_srcPtr_V_AWCACHE;
output  [2:0] m_axi_srcPtr_V_AWPROT;
output  [3:0] m_axi_srcPtr_V_AWQOS;
output  [3:0] m_axi_srcPtr_V_AWREGION;
output  [0:0] m_axi_srcPtr_V_AWUSER;
output   m_axi_srcPtr_V_WVALID;
input   m_axi_srcPtr_V_WREADY;
output  [7:0] m_axi_srcPtr_V_WDATA;
output  [0:0] m_axi_srcPtr_V_WSTRB;
output   m_axi_srcPtr_V_WLAST;
output  [0:0] m_axi_srcPtr_V_WID;
output  [0:0] m_axi_srcPtr_V_WUSER;
output   m_axi_srcPtr_V_ARVALID;
input   m_axi_srcPtr_V_ARREADY;
output  [31:0] m_axi_srcPtr_V_ARADDR;
output  [0:0] m_axi_srcPtr_V_ARID;
output  [31:0] m_axi_srcPtr_V_ARLEN;
output  [2:0] m_axi_srcPtr_V_ARSIZE;
output  [1:0] m_axi_srcPtr_V_ARBURST;
output  [1:0] m_axi_srcPtr_V_ARLOCK;
output  [3:0] m_axi_srcPtr_V_ARCACHE;
output  [2:0] m_axi_srcPtr_V_ARPROT;
output  [3:0] m_axi_srcPtr_V_ARQOS;
output  [3:0] m_axi_srcPtr_V_ARREGION;
output  [0:0] m_axi_srcPtr_V_ARUSER;
input   m_axi_srcPtr_V_RVALID;
output   m_axi_srcPtr_V_RREADY;
input  [7:0] m_axi_srcPtr_V_RDATA;
input   m_axi_srcPtr_V_RLAST;
input  [0:0] m_axi_srcPtr_V_RID;
input  [0:0] m_axi_srcPtr_V_RUSER;
input  [1:0] m_axi_srcPtr_V_RRESP;
input   m_axi_srcPtr_V_BVALID;
output   m_axi_srcPtr_V_BREADY;
input  [1:0] m_axi_srcPtr_V_BRESP;
input  [0:0] m_axi_srcPtr_V_BID;
input  [0:0] m_axi_srcPtr_V_BUSER;
input  [31:0] srcPtr_V_offset_dout;
input   srcPtr_V_offset_empty_n;
output   srcPtr_V_offset_read;
input  [31:0] dstMat_rows_dout;
input   dstMat_rows_empty_n;
output   dstMat_rows_read;
input  [31:0] dstMat_cols_dout;
input   dstMat_cols_empty_n;
output   dstMat_cols_read;
output  [19:0] dstMat_data_V_address0;
output   dstMat_data_V_ce0;
output  [7:0] dstMat_data_V_d0;
input  [7:0] dstMat_data_V_q0;
output   dstMat_data_V_we0;
output  [19:0] dstMat_data_V_address1;
output   dstMat_data_V_ce1;
output  [7:0] dstMat_data_V_d1;
input  [7:0] dstMat_data_V_q1;
output   dstMat_data_V_we1;
output  [31:0] dstMat_rows_out_din;
input   dstMat_rows_out_full_n;
output   dstMat_rows_out_write;
output  [31:0] dstMat_cols_out_din;
input   dstMat_cols_out_full_n;
output   dstMat_cols_out_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   dstMat_data_V_full_n;
output   dstMat_data_V_write;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    Array2hlsStrm54_U0_ap_start;
wire    Array2hlsStrm54_U0_ap_done;
wire    Array2hlsStrm54_U0_ap_continue;
wire    Array2hlsStrm54_U0_ap_idle;
wire    Array2hlsStrm54_U0_ap_ready;
wire    Array2hlsStrm54_U0_start_out;
wire    Array2hlsStrm54_U0_start_write;
wire    Array2hlsStrm54_U0_scalar_dstMat_cols_read;
wire   [31:0] Array2hlsStrm54_U0_dstMat_cols_out_din;
wire    Array2hlsStrm54_U0_dstMat_cols_out_write;
wire    Array2hlsStrm54_U0_scalar_dstMat_rows_read;
wire   [31:0] Array2hlsStrm54_U0_dstMat_rows_out_din;
wire    Array2hlsStrm54_U0_dstMat_rows_out_write;
wire    Array2hlsStrm54_U0_m_axi_srcPtr_V_AWVALID;
wire   [31:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_AWADDR;
wire   [0:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_AWID;
wire   [31:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_AWLEN;
wire   [2:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_AWSIZE;
wire   [1:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_AWBURST;
wire   [1:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_AWLOCK;
wire   [3:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_AWCACHE;
wire   [2:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_AWPROT;
wire   [3:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_AWQOS;
wire   [3:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_AWREGION;
wire   [0:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_AWUSER;
wire    Array2hlsStrm54_U0_m_axi_srcPtr_V_WVALID;
wire   [7:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_WDATA;
wire   [0:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_WSTRB;
wire    Array2hlsStrm54_U0_m_axi_srcPtr_V_WLAST;
wire   [0:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_WID;
wire   [0:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_WUSER;
wire    Array2hlsStrm54_U0_m_axi_srcPtr_V_ARVALID;
wire   [31:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_ARADDR;
wire   [0:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_ARID;
wire   [31:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_ARLEN;
wire   [2:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_ARSIZE;
wire   [1:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_ARBURST;
wire   [1:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_ARLOCK;
wire   [3:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_ARCACHE;
wire   [2:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_ARPROT;
wire   [3:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_ARQOS;
wire   [3:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_ARREGION;
wire   [0:0] Array2hlsStrm54_U0_m_axi_srcPtr_V_ARUSER;
wire    Array2hlsStrm54_U0_m_axi_srcPtr_V_RREADY;
wire    Array2hlsStrm54_U0_m_axi_srcPtr_V_BREADY;
wire    Array2hlsStrm54_U0_srcPtr_V_offset_read;
wire   [7:0] Array2hlsStrm54_U0_strm_V_V_i_din;
wire    Array2hlsStrm54_U0_strm_V_V_i_write;
wire   [31:0] Array2hlsStrm54_U0_dstMat_rows_c_i_din;
wire    Array2hlsStrm54_U0_dstMat_rows_c_i_write;
wire   [31:0] Array2hlsStrm54_U0_dstMat_cols_c_i_din;
wire    Array2hlsStrm54_U0_dstMat_cols_c_i_write;
wire    ap_sync_continue;
wire    hlsStrm2xfMat_U0_ap_start;
wire    hlsStrm2xfMat_U0_ap_done;
wire    hlsStrm2xfMat_U0_ap_continue;
wire    hlsStrm2xfMat_U0_ap_idle;
wire    hlsStrm2xfMat_U0_ap_ready;
wire    hlsStrm2xfMat_U0_srcStrm_V_V_read;
wire    hlsStrm2xfMat_U0_dstMat_rows_read;
wire    hlsStrm2xfMat_U0_dstMat_cols_read;
wire   [19:0] hlsStrm2xfMat_U0_dstMat_data_V_address0;
wire    hlsStrm2xfMat_U0_dstMat_data_V_ce0;
wire    hlsStrm2xfMat_U0_dstMat_data_V_we0;
wire   [7:0] hlsStrm2xfMat_U0_dstMat_data_V_d0;
wire    hlsStrm2xfMat_U0_dstMat_data_V_full_n;
wire    hlsStrm2xfMat_U0_dstMat_data_V_write;
wire    strm_V_V_full_n;
wire   [7:0] strm_V_V_dout;
wire    strm_V_V_empty_n;
wire    dstMat_rows_c_i_i_full_n;
wire   [31:0] dstMat_rows_c_i_i_dout;
wire    dstMat_rows_c_i_i_empty_n;
wire    dstMat_cols_c_i_i_full_n;
wire   [31:0] dstMat_cols_c_i_i_dout;
wire    dstMat_cols_c_i_i_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_hlsStrm2xfMat_U0_din;
wire    start_for_hlsStrm2xfMat_U0_full_n;
wire   [0:0] start_for_hlsStrm2xfMat_U0_dout;
wire    start_for_hlsStrm2xfMat_U0_empty_n;
wire    hlsStrm2xfMat_U0_start_full_n;
wire    hlsStrm2xfMat_U0_start_write;

Array2hlsStrm54 Array2hlsStrm54_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Array2hlsStrm54_U0_ap_start),
    .start_full_n(start_for_hlsStrm2xfMat_U0_full_n),
    .ap_done(Array2hlsStrm54_U0_ap_done),
    .ap_continue(Array2hlsStrm54_U0_ap_continue),
    .ap_idle(Array2hlsStrm54_U0_ap_idle),
    .ap_ready(Array2hlsStrm54_U0_ap_ready),
    .start_out(Array2hlsStrm54_U0_start_out),
    .start_write(Array2hlsStrm54_U0_start_write),
    .scalar_dstMat_cols_dout(dstMat_cols_dout),
    .scalar_dstMat_cols_empty_n(dstMat_cols_empty_n),
    .scalar_dstMat_cols_read(Array2hlsStrm54_U0_scalar_dstMat_cols_read),
    .dstMat_cols_out_din(Array2hlsStrm54_U0_dstMat_cols_out_din),
    .dstMat_cols_out_full_n(dstMat_cols_out_full_n),
    .dstMat_cols_out_write(Array2hlsStrm54_U0_dstMat_cols_out_write),
    .scalar_dstMat_rows_dout(dstMat_rows_dout),
    .scalar_dstMat_rows_empty_n(dstMat_rows_empty_n),
    .scalar_dstMat_rows_read(Array2hlsStrm54_U0_scalar_dstMat_rows_read),
    .dstMat_rows_out_din(Array2hlsStrm54_U0_dstMat_rows_out_din),
    .dstMat_rows_out_full_n(dstMat_rows_out_full_n),
    .dstMat_rows_out_write(Array2hlsStrm54_U0_dstMat_rows_out_write),
    .m_axi_srcPtr_V_AWVALID(Array2hlsStrm54_U0_m_axi_srcPtr_V_AWVALID),
    .m_axi_srcPtr_V_AWREADY(1'b0),
    .m_axi_srcPtr_V_AWADDR(Array2hlsStrm54_U0_m_axi_srcPtr_V_AWADDR),
    .m_axi_srcPtr_V_AWID(Array2hlsStrm54_U0_m_axi_srcPtr_V_AWID),
    .m_axi_srcPtr_V_AWLEN(Array2hlsStrm54_U0_m_axi_srcPtr_V_AWLEN),
    .m_axi_srcPtr_V_AWSIZE(Array2hlsStrm54_U0_m_axi_srcPtr_V_AWSIZE),
    .m_axi_srcPtr_V_AWBURST(Array2hlsStrm54_U0_m_axi_srcPtr_V_AWBURST),
    .m_axi_srcPtr_V_AWLOCK(Array2hlsStrm54_U0_m_axi_srcPtr_V_AWLOCK),
    .m_axi_srcPtr_V_AWCACHE(Array2hlsStrm54_U0_m_axi_srcPtr_V_AWCACHE),
    .m_axi_srcPtr_V_AWPROT(Array2hlsStrm54_U0_m_axi_srcPtr_V_AWPROT),
    .m_axi_srcPtr_V_AWQOS(Array2hlsStrm54_U0_m_axi_srcPtr_V_AWQOS),
    .m_axi_srcPtr_V_AWREGION(Array2hlsStrm54_U0_m_axi_srcPtr_V_AWREGION),
    .m_axi_srcPtr_V_AWUSER(Array2hlsStrm54_U0_m_axi_srcPtr_V_AWUSER),
    .m_axi_srcPtr_V_WVALID(Array2hlsStrm54_U0_m_axi_srcPtr_V_WVALID),
    .m_axi_srcPtr_V_WREADY(1'b0),
    .m_axi_srcPtr_V_WDATA(Array2hlsStrm54_U0_m_axi_srcPtr_V_WDATA),
    .m_axi_srcPtr_V_WSTRB(Array2hlsStrm54_U0_m_axi_srcPtr_V_WSTRB),
    .m_axi_srcPtr_V_WLAST(Array2hlsStrm54_U0_m_axi_srcPtr_V_WLAST),
    .m_axi_srcPtr_V_WID(Array2hlsStrm54_U0_m_axi_srcPtr_V_WID),
    .m_axi_srcPtr_V_WUSER(Array2hlsStrm54_U0_m_axi_srcPtr_V_WUSER),
    .m_axi_srcPtr_V_ARVALID(Array2hlsStrm54_U0_m_axi_srcPtr_V_ARVALID),
    .m_axi_srcPtr_V_ARREADY(m_axi_srcPtr_V_ARREADY),
    .m_axi_srcPtr_V_ARADDR(Array2hlsStrm54_U0_m_axi_srcPtr_V_ARADDR),
    .m_axi_srcPtr_V_ARID(Array2hlsStrm54_U0_m_axi_srcPtr_V_ARID),
    .m_axi_srcPtr_V_ARLEN(Array2hlsStrm54_U0_m_axi_srcPtr_V_ARLEN),
    .m_axi_srcPtr_V_ARSIZE(Array2hlsStrm54_U0_m_axi_srcPtr_V_ARSIZE),
    .m_axi_srcPtr_V_ARBURST(Array2hlsStrm54_U0_m_axi_srcPtr_V_ARBURST),
    .m_axi_srcPtr_V_ARLOCK(Array2hlsStrm54_U0_m_axi_srcPtr_V_ARLOCK),
    .m_axi_srcPtr_V_ARCACHE(Array2hlsStrm54_U0_m_axi_srcPtr_V_ARCACHE),
    .m_axi_srcPtr_V_ARPROT(Array2hlsStrm54_U0_m_axi_srcPtr_V_ARPROT),
    .m_axi_srcPtr_V_ARQOS(Array2hlsStrm54_U0_m_axi_srcPtr_V_ARQOS),
    .m_axi_srcPtr_V_ARREGION(Array2hlsStrm54_U0_m_axi_srcPtr_V_ARREGION),
    .m_axi_srcPtr_V_ARUSER(Array2hlsStrm54_U0_m_axi_srcPtr_V_ARUSER),
    .m_axi_srcPtr_V_RVALID(m_axi_srcPtr_V_RVALID),
    .m_axi_srcPtr_V_RREADY(Array2hlsStrm54_U0_m_axi_srcPtr_V_RREADY),
    .m_axi_srcPtr_V_RDATA(m_axi_srcPtr_V_RDATA),
    .m_axi_srcPtr_V_RLAST(m_axi_srcPtr_V_RLAST),
    .m_axi_srcPtr_V_RID(m_axi_srcPtr_V_RID),
    .m_axi_srcPtr_V_RUSER(m_axi_srcPtr_V_RUSER),
    .m_axi_srcPtr_V_RRESP(m_axi_srcPtr_V_RRESP),
    .m_axi_srcPtr_V_BVALID(1'b0),
    .m_axi_srcPtr_V_BREADY(Array2hlsStrm54_U0_m_axi_srcPtr_V_BREADY),
    .m_axi_srcPtr_V_BRESP(2'd0),
    .m_axi_srcPtr_V_BID(1'd0),
    .m_axi_srcPtr_V_BUSER(1'd0),
    .srcPtr_V_offset_dout(srcPtr_V_offset_dout),
    .srcPtr_V_offset_empty_n(srcPtr_V_offset_empty_n),
    .srcPtr_V_offset_read(Array2hlsStrm54_U0_srcPtr_V_offset_read),
    .strm_V_V_i_din(Array2hlsStrm54_U0_strm_V_V_i_din),
    .strm_V_V_i_full_n(strm_V_V_full_n),
    .strm_V_V_i_write(Array2hlsStrm54_U0_strm_V_V_i_write),
    .dstMat_rows_c_i_din(Array2hlsStrm54_U0_dstMat_rows_c_i_din),
    .dstMat_rows_c_i_full_n(dstMat_rows_c_i_i_full_n),
    .dstMat_rows_c_i_write(Array2hlsStrm54_U0_dstMat_rows_c_i_write),
    .dstMat_cols_c_i_din(Array2hlsStrm54_U0_dstMat_cols_c_i_din),
    .dstMat_cols_c_i_full_n(dstMat_cols_c_i_i_full_n),
    .dstMat_cols_c_i_write(Array2hlsStrm54_U0_dstMat_cols_c_i_write)
);

hlsStrm2xfMat hlsStrm2xfMat_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(hlsStrm2xfMat_U0_ap_start),
    .ap_done(hlsStrm2xfMat_U0_ap_done),
    .ap_continue(hlsStrm2xfMat_U0_ap_continue),
    .ap_idle(hlsStrm2xfMat_U0_ap_idle),
    .ap_ready(hlsStrm2xfMat_U0_ap_ready),
    .srcStrm_V_V_dout(strm_V_V_dout),
    .srcStrm_V_V_empty_n(strm_V_V_empty_n),
    .srcStrm_V_V_read(hlsStrm2xfMat_U0_srcStrm_V_V_read),
    .dstMat_rows_dout(dstMat_rows_c_i_i_dout),
    .dstMat_rows_empty_n(dstMat_rows_c_i_i_empty_n),
    .dstMat_rows_read(hlsStrm2xfMat_U0_dstMat_rows_read),
    .dstMat_cols_dout(dstMat_cols_c_i_i_dout),
    .dstMat_cols_empty_n(dstMat_cols_c_i_i_empty_n),
    .dstMat_cols_read(hlsStrm2xfMat_U0_dstMat_cols_read),
    .dstMat_data_V_address0(hlsStrm2xfMat_U0_dstMat_data_V_address0),
    .dstMat_data_V_ce0(hlsStrm2xfMat_U0_dstMat_data_V_ce0),
    .dstMat_data_V_we0(hlsStrm2xfMat_U0_dstMat_data_V_we0),
    .dstMat_data_V_d0(hlsStrm2xfMat_U0_dstMat_data_V_d0)
);

fifo_w8_d2_A strm_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Array2hlsStrm54_U0_strm_V_V_i_din),
    .if_full_n(strm_V_V_full_n),
    .if_write(Array2hlsStrm54_U0_strm_V_V_i_write),
    .if_dout(strm_V_V_dout),
    .if_empty_n(strm_V_V_empty_n),
    .if_read(hlsStrm2xfMat_U0_srcStrm_V_V_read)
);

fifo_w32_d2_A dstMat_rows_c_i_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Array2hlsStrm54_U0_dstMat_rows_c_i_din),
    .if_full_n(dstMat_rows_c_i_i_full_n),
    .if_write(Array2hlsStrm54_U0_dstMat_rows_c_i_write),
    .if_dout(dstMat_rows_c_i_i_dout),
    .if_empty_n(dstMat_rows_c_i_i_empty_n),
    .if_read(hlsStrm2xfMat_U0_dstMat_rows_read)
);

fifo_w32_d2_A dstMat_cols_c_i_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Array2hlsStrm54_U0_dstMat_cols_c_i_din),
    .if_full_n(dstMat_cols_c_i_i_full_n),
    .if_write(Array2hlsStrm54_U0_dstMat_cols_c_i_write),
    .if_dout(dstMat_cols_c_i_i_dout),
    .if_empty_n(dstMat_cols_c_i_i_empty_n),
    .if_read(hlsStrm2xfMat_U0_dstMat_cols_read)
);

start_for_hlsStrmbkb start_for_hlsStrmbkb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_hlsStrm2xfMat_U0_din),
    .if_full_n(start_for_hlsStrm2xfMat_U0_full_n),
    .if_write(Array2hlsStrm54_U0_start_write),
    .if_dout(start_for_hlsStrm2xfMat_U0_dout),
    .if_empty_n(start_for_hlsStrm2xfMat_U0_empty_n),
    .if_read(hlsStrm2xfMat_U0_ap_ready)
);

assign Array2hlsStrm54_U0_ap_continue = ap_sync_continue;

assign Array2hlsStrm54_U0_ap_start = ap_start;

assign ap_done = ap_sync_done;

assign ap_idle = (hlsStrm2xfMat_U0_ap_idle & Array2hlsStrm54_U0_ap_idle);

assign ap_ready = Array2hlsStrm54_U0_ap_ready;

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (hlsStrm2xfMat_U0_ap_done & Array2hlsStrm54_U0_ap_done);

assign ap_sync_ready = Array2hlsStrm54_U0_ap_ready;

assign dstMat_cols_out_din = Array2hlsStrm54_U0_dstMat_cols_out_din;

assign dstMat_cols_out_write = Array2hlsStrm54_U0_dstMat_cols_out_write;

assign dstMat_cols_read = Array2hlsStrm54_U0_scalar_dstMat_cols_read;

assign dstMat_data_V_address0 = hlsStrm2xfMat_U0_dstMat_data_V_address0;

assign dstMat_data_V_address1 = 20'd0;

assign dstMat_data_V_ce0 = hlsStrm2xfMat_U0_dstMat_data_V_ce0;

assign dstMat_data_V_ce1 = 1'b0;

assign dstMat_data_V_d0 = hlsStrm2xfMat_U0_dstMat_data_V_d0;

assign dstMat_data_V_d1 = 8'd0;

assign dstMat_data_V_we0 = hlsStrm2xfMat_U0_dstMat_data_V_we0;

assign dstMat_data_V_we1 = 1'b0;

assign dstMat_data_V_write = hlsStrm2xfMat_U0_dstMat_data_V_write;

assign dstMat_rows_out_din = Array2hlsStrm54_U0_dstMat_rows_out_din;

assign dstMat_rows_out_write = Array2hlsStrm54_U0_dstMat_rows_out_write;

assign dstMat_rows_read = Array2hlsStrm54_U0_scalar_dstMat_rows_read;

assign hlsStrm2xfMat_U0_ap_continue = ap_sync_continue;

assign hlsStrm2xfMat_U0_ap_start = start_for_hlsStrm2xfMat_U0_empty_n;

assign hlsStrm2xfMat_U0_dstMat_data_V_full_n = dstMat_data_V_full_n;

assign hlsStrm2xfMat_U0_dstMat_data_V_write = 1'b0;

assign hlsStrm2xfMat_U0_start_full_n = 1'b1;

assign hlsStrm2xfMat_U0_start_write = 1'b0;

assign m_axi_srcPtr_V_ARADDR = Array2hlsStrm54_U0_m_axi_srcPtr_V_ARADDR;

assign m_axi_srcPtr_V_ARBURST = Array2hlsStrm54_U0_m_axi_srcPtr_V_ARBURST;

assign m_axi_srcPtr_V_ARCACHE = Array2hlsStrm54_U0_m_axi_srcPtr_V_ARCACHE;

assign m_axi_srcPtr_V_ARID = Array2hlsStrm54_U0_m_axi_srcPtr_V_ARID;

assign m_axi_srcPtr_V_ARLEN = Array2hlsStrm54_U0_m_axi_srcPtr_V_ARLEN;

assign m_axi_srcPtr_V_ARLOCK = Array2hlsStrm54_U0_m_axi_srcPtr_V_ARLOCK;

assign m_axi_srcPtr_V_ARPROT = Array2hlsStrm54_U0_m_axi_srcPtr_V_ARPROT;

assign m_axi_srcPtr_V_ARQOS = Array2hlsStrm54_U0_m_axi_srcPtr_V_ARQOS;

assign m_axi_srcPtr_V_ARREGION = Array2hlsStrm54_U0_m_axi_srcPtr_V_ARREGION;

assign m_axi_srcPtr_V_ARSIZE = Array2hlsStrm54_U0_m_axi_srcPtr_V_ARSIZE;

assign m_axi_srcPtr_V_ARUSER = Array2hlsStrm54_U0_m_axi_srcPtr_V_ARUSER;

assign m_axi_srcPtr_V_ARVALID = Array2hlsStrm54_U0_m_axi_srcPtr_V_ARVALID;

assign m_axi_srcPtr_V_AWADDR = 32'd0;

assign m_axi_srcPtr_V_AWBURST = 2'd0;

assign m_axi_srcPtr_V_AWCACHE = 4'd0;

assign m_axi_srcPtr_V_AWID = 1'd0;

assign m_axi_srcPtr_V_AWLEN = 32'd0;

assign m_axi_srcPtr_V_AWLOCK = 2'd0;

assign m_axi_srcPtr_V_AWPROT = 3'd0;

assign m_axi_srcPtr_V_AWQOS = 4'd0;

assign m_axi_srcPtr_V_AWREGION = 4'd0;

assign m_axi_srcPtr_V_AWSIZE = 3'd0;

assign m_axi_srcPtr_V_AWUSER = 1'd0;

assign m_axi_srcPtr_V_AWVALID = 1'b0;

assign m_axi_srcPtr_V_BREADY = 1'b0;

assign m_axi_srcPtr_V_RREADY = Array2hlsStrm54_U0_m_axi_srcPtr_V_RREADY;

assign m_axi_srcPtr_V_WDATA = 8'd0;

assign m_axi_srcPtr_V_WID = 1'd0;

assign m_axi_srcPtr_V_WLAST = 1'b0;

assign m_axi_srcPtr_V_WSTRB = 1'd0;

assign m_axi_srcPtr_V_WUSER = 1'd0;

assign m_axi_srcPtr_V_WVALID = 1'b0;

assign srcPtr_V_offset_read = Array2hlsStrm54_U0_srcPtr_V_offset_read;

assign start_for_hlsStrm2xfMat_U0_din = 1'b1;

endmodule //Array2xfMat
