
tdk_arm_microros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000196d8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d9c  080198a8  080198a8  0001a8a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a644  0801a644  0001c13c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801a644  0801a644  0001b644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801a64c  0801a64c  0001c13c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0801a64c  0801a64c  0001b64c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801a658  0801a658  0001b658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000013c  20000000  0801a65c  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00010fc8  20000140  0801a798  0001c140  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20011108  0801a798  0001d108  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001c13c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ab8a  00000000  00000000  0001c16c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000056cb  00000000  00000000  00046cf6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c10  00000000  00000000  0004c3c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015c9  00000000  00000000  0004dfd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d5aa  00000000  00000000  0004f5a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002687f  00000000  00000000  0007cb4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eea22  00000000  00000000  000a33ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000076  00000000  00000000  00191dec  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000083c8  00000000  00000000  00191e64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0019a22c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000140 	.word	0x20000140
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08019890 	.word	0x08019890

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000144 	.word	0x20000144
 800020c:	08019890 	.word	0x08019890

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__aeabi_d2f>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a84:	bf24      	itt	cs
 8000a86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a8e:	d90d      	bls.n	8000aac <__aeabi_d2f+0x30>
 8000a90:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a9c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aa0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa4:	bf08      	it	eq
 8000aa6:	f020 0001 	biceq.w	r0, r0, #1
 8000aaa:	4770      	bx	lr
 8000aac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ab0:	d121      	bne.n	8000af6 <__aeabi_d2f+0x7a>
 8000ab2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ab6:	bfbc      	itt	lt
 8000ab8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000abc:	4770      	bxlt	lr
 8000abe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ac2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac6:	f1c2 0218 	rsb	r2, r2, #24
 8000aca:	f1c2 0c20 	rsb	ip, r2, #32
 8000ace:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad6:	bf18      	it	ne
 8000ad8:	f040 0001 	orrne.w	r0, r0, #1
 8000adc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae8:	ea40 000c 	orr.w	r0, r0, ip
 8000aec:	fa23 f302 	lsr.w	r3, r3, r2
 8000af0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af4:	e7cc      	b.n	8000a90 <__aeabi_d2f+0x14>
 8000af6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afa:	d107      	bne.n	8000b0c <__aeabi_d2f+0x90>
 8000afc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b00:	bf1e      	ittt	ne
 8000b02:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b06:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b0a:	4770      	bxne	lr
 8000b0c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b10:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b14:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_ldivmod>:
 8000b1c:	b97b      	cbnz	r3, 8000b3e <__aeabi_ldivmod+0x22>
 8000b1e:	b972      	cbnz	r2, 8000b3e <__aeabi_ldivmod+0x22>
 8000b20:	2900      	cmp	r1, #0
 8000b22:	bfbe      	ittt	lt
 8000b24:	2000      	movlt	r0, #0
 8000b26:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000b2a:	e006      	blt.n	8000b3a <__aeabi_ldivmod+0x1e>
 8000b2c:	bf08      	it	eq
 8000b2e:	2800      	cmpeq	r0, #0
 8000b30:	bf1c      	itt	ne
 8000b32:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000b36:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000b3a:	f000 b9d3 	b.w	8000ee4 <__aeabi_idiv0>
 8000b3e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b42:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b46:	2900      	cmp	r1, #0
 8000b48:	db09      	blt.n	8000b5e <__aeabi_ldivmod+0x42>
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	db1a      	blt.n	8000b84 <__aeabi_ldivmod+0x68>
 8000b4e:	f000 f84d 	bl	8000bec <__udivmoddi4>
 8000b52:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b5a:	b004      	add	sp, #16
 8000b5c:	4770      	bx	lr
 8000b5e:	4240      	negs	r0, r0
 8000b60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	db1b      	blt.n	8000ba0 <__aeabi_ldivmod+0x84>
 8000b68:	f000 f840 	bl	8000bec <__udivmoddi4>
 8000b6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b74:	b004      	add	sp, #16
 8000b76:	4240      	negs	r0, r0
 8000b78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b7c:	4252      	negs	r2, r2
 8000b7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b82:	4770      	bx	lr
 8000b84:	4252      	negs	r2, r2
 8000b86:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b8a:	f000 f82f 	bl	8000bec <__udivmoddi4>
 8000b8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b96:	b004      	add	sp, #16
 8000b98:	4240      	negs	r0, r0
 8000b9a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b9e:	4770      	bx	lr
 8000ba0:	4252      	negs	r2, r2
 8000ba2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ba6:	f000 f821 	bl	8000bec <__udivmoddi4>
 8000baa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb2:	b004      	add	sp, #16
 8000bb4:	4252      	negs	r2, r2
 8000bb6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_uldivmod>:
 8000bbc:	b953      	cbnz	r3, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bbe:	b94a      	cbnz	r2, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bc0:	2900      	cmp	r1, #0
 8000bc2:	bf08      	it	eq
 8000bc4:	2800      	cmpeq	r0, #0
 8000bc6:	bf1c      	itt	ne
 8000bc8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bcc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bd0:	f000 b988 	b.w	8000ee4 <__aeabi_idiv0>
 8000bd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bdc:	f000 f806 	bl	8000bec <__udivmoddi4>
 8000be0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be8:	b004      	add	sp, #16
 8000bea:	4770      	bx	lr

08000bec <__udivmoddi4>:
 8000bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bf0:	9d08      	ldr	r5, [sp, #32]
 8000bf2:	468e      	mov	lr, r1
 8000bf4:	4604      	mov	r4, r0
 8000bf6:	4688      	mov	r8, r1
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d14a      	bne.n	8000c92 <__udivmoddi4+0xa6>
 8000bfc:	428a      	cmp	r2, r1
 8000bfe:	4617      	mov	r7, r2
 8000c00:	d962      	bls.n	8000cc8 <__udivmoddi4+0xdc>
 8000c02:	fab2 f682 	clz	r6, r2
 8000c06:	b14e      	cbz	r6, 8000c1c <__udivmoddi4+0x30>
 8000c08:	f1c6 0320 	rsb	r3, r6, #32
 8000c0c:	fa01 f806 	lsl.w	r8, r1, r6
 8000c10:	fa20 f303 	lsr.w	r3, r0, r3
 8000c14:	40b7      	lsls	r7, r6
 8000c16:	ea43 0808 	orr.w	r8, r3, r8
 8000c1a:	40b4      	lsls	r4, r6
 8000c1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c20:	fa1f fc87 	uxth.w	ip, r7
 8000c24:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c28:	0c23      	lsrs	r3, r4, #16
 8000c2a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c32:	fb01 f20c 	mul.w	r2, r1, ip
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d909      	bls.n	8000c4e <__udivmoddi4+0x62>
 8000c3a:	18fb      	adds	r3, r7, r3
 8000c3c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c40:	f080 80ea 	bcs.w	8000e18 <__udivmoddi4+0x22c>
 8000c44:	429a      	cmp	r2, r3
 8000c46:	f240 80e7 	bls.w	8000e18 <__udivmoddi4+0x22c>
 8000c4a:	3902      	subs	r1, #2
 8000c4c:	443b      	add	r3, r7
 8000c4e:	1a9a      	subs	r2, r3, r2
 8000c50:	b2a3      	uxth	r3, r4
 8000c52:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c56:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c62:	459c      	cmp	ip, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x8e>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c6c:	f080 80d6 	bcs.w	8000e1c <__udivmoddi4+0x230>
 8000c70:	459c      	cmp	ip, r3
 8000c72:	f240 80d3 	bls.w	8000e1c <__udivmoddi4+0x230>
 8000c76:	443b      	add	r3, r7
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7e:	eba3 030c 	sub.w	r3, r3, ip
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa2>
 8000c86:	40f3      	lsrs	r3, r6
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xb6>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb0>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x14c>
 8000caa:	4573      	cmp	r3, lr
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xc8>
 8000cae:	4282      	cmp	r2, r0
 8000cb0:	f200 8105 	bhi.w	8000ebe <__udivmoddi4+0x2d2>
 8000cb4:	1a84      	subs	r4, r0, r2
 8000cb6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	4690      	mov	r8, r2
 8000cbe:	2d00      	cmp	r5, #0
 8000cc0:	d0e5      	beq.n	8000c8e <__udivmoddi4+0xa2>
 8000cc2:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc6:	e7e2      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f000 8090 	beq.w	8000dee <__udivmoddi4+0x202>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f040 80a4 	bne.w	8000e20 <__udivmoddi4+0x234>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	0c03      	lsrs	r3, r0, #16
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	b280      	uxth	r0, r0
 8000ce2:	b2bc      	uxth	r4, r7
 8000ce4:	2101      	movs	r1, #1
 8000ce6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cea:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cf2:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	d907      	bls.n	8000d0a <__udivmoddi4+0x11e>
 8000cfa:	18fb      	adds	r3, r7, r3
 8000cfc:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d00:	d202      	bcs.n	8000d08 <__udivmoddi4+0x11c>
 8000d02:	429a      	cmp	r2, r3
 8000d04:	f200 80e0 	bhi.w	8000ec8 <__udivmoddi4+0x2dc>
 8000d08:	46c4      	mov	ip, r8
 8000d0a:	1a9b      	subs	r3, r3, r2
 8000d0c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d10:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d14:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d18:	fb02 f404 	mul.w	r4, r2, r4
 8000d1c:	429c      	cmp	r4, r3
 8000d1e:	d907      	bls.n	8000d30 <__udivmoddi4+0x144>
 8000d20:	18fb      	adds	r3, r7, r3
 8000d22:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x142>
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	f200 80ca 	bhi.w	8000ec2 <__udivmoddi4+0x2d6>
 8000d2e:	4602      	mov	r2, r0
 8000d30:	1b1b      	subs	r3, r3, r4
 8000d32:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x98>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa0e f401 	lsl.w	r4, lr, r1
 8000d48:	fa20 f306 	lsr.w	r3, r0, r6
 8000d4c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d50:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d54:	4323      	orrs	r3, r4
 8000d56:	fa00 f801 	lsl.w	r8, r0, r1
 8000d5a:	fa1f fc87 	uxth.w	ip, r7
 8000d5e:	fbbe f0f9 	udiv	r0, lr, r9
 8000d62:	0c1c      	lsrs	r4, r3, #16
 8000d64:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d68:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d6c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d70:	45a6      	cmp	lr, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1a0>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7e:	f080 809c 	bcs.w	8000eba <__udivmoddi4+0x2ce>
 8000d82:	45a6      	cmp	lr, r4
 8000d84:	f240 8099 	bls.w	8000eba <__udivmoddi4+0x2ce>
 8000d88:	3802      	subs	r0, #2
 8000d8a:	443c      	add	r4, r7
 8000d8c:	eba4 040e 	sub.w	r4, r4, lr
 8000d90:	fa1f fe83 	uxth.w	lr, r3
 8000d94:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d98:	fb09 4413 	mls	r4, r9, r3, r4
 8000d9c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000da0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da4:	45a4      	cmp	ip, r4
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1ce>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dae:	f080 8082 	bcs.w	8000eb6 <__udivmoddi4+0x2ca>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d97f      	bls.n	8000eb6 <__udivmoddi4+0x2ca>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dbe:	eba4 040c 	sub.w	r4, r4, ip
 8000dc2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc6:	4564      	cmp	r4, ip
 8000dc8:	4673      	mov	r3, lr
 8000dca:	46e1      	mov	r9, ip
 8000dcc:	d362      	bcc.n	8000e94 <__udivmoddi4+0x2a8>
 8000dce:	d05f      	beq.n	8000e90 <__udivmoddi4+0x2a4>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x1fe>
 8000dd2:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd6:	eb64 0409 	sbc.w	r4, r4, r9
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	fa22 f301 	lsr.w	r3, r2, r1
 8000de2:	431e      	orrs	r6, r3
 8000de4:	40cc      	lsrs	r4, r1
 8000de6:	e9c5 6400 	strd	r6, r4, [r5]
 8000dea:	2100      	movs	r1, #0
 8000dec:	e74f      	b.n	8000c8e <__udivmoddi4+0xa2>
 8000dee:	fbb1 fcf2 	udiv	ip, r1, r2
 8000df2:	0c01      	lsrs	r1, r0, #16
 8000df4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df8:	b280      	uxth	r0, r0
 8000dfa:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfe:	463b      	mov	r3, r7
 8000e00:	4638      	mov	r0, r7
 8000e02:	463c      	mov	r4, r7
 8000e04:	46b8      	mov	r8, r7
 8000e06:	46be      	mov	lr, r7
 8000e08:	2620      	movs	r6, #32
 8000e0a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0e:	eba2 0208 	sub.w	r2, r2, r8
 8000e12:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e16:	e766      	b.n	8000ce6 <__udivmoddi4+0xfa>
 8000e18:	4601      	mov	r1, r0
 8000e1a:	e718      	b.n	8000c4e <__udivmoddi4+0x62>
 8000e1c:	4610      	mov	r0, r2
 8000e1e:	e72c      	b.n	8000c7a <__udivmoddi4+0x8e>
 8000e20:	f1c6 0220 	rsb	r2, r6, #32
 8000e24:	fa2e f302 	lsr.w	r3, lr, r2
 8000e28:	40b7      	lsls	r7, r6
 8000e2a:	40b1      	lsls	r1, r6
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e34:	430a      	orrs	r2, r1
 8000e36:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e40:	0c11      	lsrs	r1, r2, #16
 8000e42:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e46:	fb08 f904 	mul.w	r9, r8, r4
 8000e4a:	40b0      	lsls	r0, r6
 8000e4c:	4589      	cmp	r9, r1
 8000e4e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e52:	b280      	uxth	r0, r0
 8000e54:	d93e      	bls.n	8000ed4 <__udivmoddi4+0x2e8>
 8000e56:	1879      	adds	r1, r7, r1
 8000e58:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e5c:	d201      	bcs.n	8000e62 <__udivmoddi4+0x276>
 8000e5e:	4589      	cmp	r9, r1
 8000e60:	d81f      	bhi.n	8000ea2 <__udivmoddi4+0x2b6>
 8000e62:	eba1 0109 	sub.w	r1, r1, r9
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fb09 f804 	mul.w	r8, r9, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	b292      	uxth	r2, r2
 8000e74:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e78:	4542      	cmp	r2, r8
 8000e7a:	d229      	bcs.n	8000ed0 <__udivmoddi4+0x2e4>
 8000e7c:	18ba      	adds	r2, r7, r2
 8000e7e:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e82:	d2c4      	bcs.n	8000e0e <__udivmoddi4+0x222>
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d2c2      	bcs.n	8000e0e <__udivmoddi4+0x222>
 8000e88:	f1a9 0102 	sub.w	r1, r9, #2
 8000e8c:	443a      	add	r2, r7
 8000e8e:	e7be      	b.n	8000e0e <__udivmoddi4+0x222>
 8000e90:	45f0      	cmp	r8, lr
 8000e92:	d29d      	bcs.n	8000dd0 <__udivmoddi4+0x1e4>
 8000e94:	ebbe 0302 	subs.w	r3, lr, r2
 8000e98:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e9c:	3801      	subs	r0, #1
 8000e9e:	46e1      	mov	r9, ip
 8000ea0:	e796      	b.n	8000dd0 <__udivmoddi4+0x1e4>
 8000ea2:	eba7 0909 	sub.w	r9, r7, r9
 8000ea6:	4449      	add	r1, r9
 8000ea8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eac:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eb0:	fb09 f804 	mul.w	r8, r9, r4
 8000eb4:	e7db      	b.n	8000e6e <__udivmoddi4+0x282>
 8000eb6:	4673      	mov	r3, lr
 8000eb8:	e77f      	b.n	8000dba <__udivmoddi4+0x1ce>
 8000eba:	4650      	mov	r0, sl
 8000ebc:	e766      	b.n	8000d8c <__udivmoddi4+0x1a0>
 8000ebe:	4608      	mov	r0, r1
 8000ec0:	e6fd      	b.n	8000cbe <__udivmoddi4+0xd2>
 8000ec2:	443b      	add	r3, r7
 8000ec4:	3a02      	subs	r2, #2
 8000ec6:	e733      	b.n	8000d30 <__udivmoddi4+0x144>
 8000ec8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ecc:	443b      	add	r3, r7
 8000ece:	e71c      	b.n	8000d0a <__udivmoddi4+0x11e>
 8000ed0:	4649      	mov	r1, r9
 8000ed2:	e79c      	b.n	8000e0e <__udivmoddi4+0x222>
 8000ed4:	eba1 0109 	sub.w	r1, r1, r9
 8000ed8:	46c4      	mov	ip, r8
 8000eda:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ede:	fb09 f804 	mul.w	r8, r9, r4
 8000ee2:	e7c4      	b.n	8000e6e <__udivmoddi4+0x282>

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <_ZN10UART_servo9UART_SendEh>:
//servo control variale
//declare struct
//servo control function
//servo control variale
//servo control function
void UART_servo::UART_Send(uint8_t u8_data) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	70fb      	strb	r3, [r7, #3]
	uint8_t *u8_pointer = &u8_data;
 8000ef4:	1cfb      	adds	r3, r7, #3
 8000ef6:	60fb      	str	r3, [r7, #12]
	HAL_UART_Transmit(&huart3, u8_pointer, 1, 100);
 8000ef8:	2364      	movs	r3, #100	@ 0x64
 8000efa:	2201      	movs	r2, #1
 8000efc:	68f9      	ldr	r1, [r7, #12]
 8000efe:	4807      	ldr	r0, [pc, #28]	@ (8000f1c <_ZN10UART_servo9UART_SendEh+0x34>)
 8000f00:	f005 fe9a 	bl	8006c38 <HAL_UART_Transmit>
	Checksum_Calc += u8_data;
 8000f04:	78fb      	ldrb	r3, [r7, #3]
 8000f06:	461a      	mov	r2, r3
 8000f08:	4b05      	ldr	r3, [pc, #20]	@ (8000f20 <_ZN10UART_servo9UART_SendEh+0x38>)
 8000f0a:	881b      	ldrh	r3, [r3, #0]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	4b03      	ldr	r3, [pc, #12]	@ (8000f20 <_ZN10UART_servo9UART_SendEh+0x38>)
 8000f12:	801a      	strh	r2, [r3, #0]
}
 8000f14:	bf00      	nop
 8000f16:	3710      	adds	r7, #16
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	20004964 	.word	0x20004964
 8000f20:	2000015c 	.word	0x2000015c

08000f24 <_ZN10UART_servo26UART_Send_SetMotorPositionEttt>:
void UART_servo::UART_Send_SetMotorPosition(uint16_t motorId, uint16_t Position, uint16_t Time) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	4608      	mov	r0, r1
 8000f2e:	4611      	mov	r1, r2
 8000f30:	461a      	mov	r2, r3
 8000f32:	4603      	mov	r3, r0
 8000f34:	817b      	strh	r3, [r7, #10]
 8000f36:	460b      	mov	r3, r1
 8000f38:	813b      	strh	r3, [r7, #8]
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	80fb      	strh	r3, [r7, #6]
	Checksum_Calc = 0;
 8000f3e:	4b20      	ldr	r3, [pc, #128]	@ (8000fc0 <_ZN10UART_servo26UART_Send_SetMotorPositionEttt+0x9c>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	801a      	strh	r2, [r3, #0]
	UART_Send(0x80 + motorId);    //header mark & broadcast ID
 8000f44:	897b      	ldrh	r3, [r7, #10]
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	3b80      	subs	r3, #128	@ 0x80
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	68f8      	ldr	r0, [r7, #12]
 8000f50:	f7ff ffca 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(0x83);              //header mark & command code
 8000f54:	2183      	movs	r1, #131	@ 0x83
 8000f56:	68f8      	ldr	r0, [r7, #12]
 8000f58:	f7ff ffc6 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(0x05);              //total data length
 8000f5c:	2105      	movs	r1, #5
 8000f5e:	68f8      	ldr	r0, [r7, #12]
 8000f60:	f7ff ffc2 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send((Position / 256) & 0x7F);  //Servo Pos_H
 8000f64:	893b      	ldrh	r3, [r7, #8]
 8000f66:	0a1b      	lsrs	r3, r3, #8
 8000f68:	b29b      	uxth	r3, r3
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	4619      	mov	r1, r3
 8000f74:	68f8      	ldr	r0, [r7, #12]
 8000f76:	f7ff ffb7 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(Position % 256);           //Servo Pos_L
 8000f7a:	893b      	ldrh	r3, [r7, #8]
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	4619      	mov	r1, r3
 8000f80:	68f8      	ldr	r0, [r7, #12]
 8000f82:	f7ff ffb1 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send((Time / 256) & 0x7F); //Servo Time_H
 8000f86:	88fb      	ldrh	r3, [r7, #6]
 8000f88:	0a1b      	lsrs	r3, r3, #8
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	4619      	mov	r1, r3
 8000f96:	68f8      	ldr	r0, [r7, #12]
 8000f98:	f7ff ffa6 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(Time % 256);          //Servo Time_L
 8000f9c:	88fb      	ldrh	r3, [r7, #6]
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	68f8      	ldr	r0, [r7, #12]
 8000fa4:	f7ff ffa0 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
	UART_Send(Checksum_Calc);     //data length (one servo with time and speed)
 8000fa8:	4b05      	ldr	r3, [pc, #20]	@ (8000fc0 <_ZN10UART_servo26UART_Send_SetMotorPositionEttt+0x9c>)
 8000faa:	881b      	ldrh	r3, [r3, #0]
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	4619      	mov	r1, r3
 8000fb0:	68f8      	ldr	r0, [r7, #12]
 8000fb2:	f7ff ff99 	bl	8000ee8 <_ZN10UART_servo9UART_SendEh>
}
 8000fb6:	bf00      	nop
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	2000015c 	.word	0x2000015c

08000fc4 <_ZN10UART_servo3runEv>:
void UART_servo::run(){//put in timer IT
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
	UART_Send_SetMotorPosition(motorId,(uint16_t)(800+7*pos),reflectime);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	8819      	ldrh	r1, [r3, #0]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	00d2      	lsls	r2, r2, #3
 8000fda:	1ad3      	subs	r3, r2, r3
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 8000fe2:	b29a      	uxth	r2, r3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	891b      	ldrh	r3, [r3, #8]
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f7ff ff9b 	bl	8000f24 <_ZN10UART_servo26UART_Send_SetMotorPositionEttt>
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <_ZN10UART_servo10update_posEi>:
void UART_servo::update_pos(int _pos){
 8000ff6:	b480      	push	{r7}
 8000ff8:	b083      	sub	sp, #12
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
 8000ffe:	6039      	str	r1, [r7, #0]
	pos = _pos;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	683a      	ldr	r2, [r7, #0]
 8001004:	605a      	str	r2, [r3, #4]
}
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr

08001012 <_ZN10UART_servoC1EttP20__UART_HandleTypeDef>:
public:
	void UART_Send(uint8_t u8_data);
	void UART_Send_SetMotorPosition(uint16_t motorId, uint16_t Position, uint16_t Time);
	void update_pos(int pos);
	void run();
    UART_servo(uint16_t id, uint16_t _reflect_time, UART_HandleTypeDef* _servo_uart)
 8001012:	b480      	push	{r7}
 8001014:	b085      	sub	sp, #20
 8001016:	af00      	add	r7, sp, #0
 8001018:	60f8      	str	r0, [r7, #12]
 800101a:	607b      	str	r3, [r7, #4]
 800101c:	460b      	mov	r3, r1
 800101e:	817b      	strh	r3, [r7, #10]
 8001020:	4613      	mov	r3, r2
 8001022:	813b      	strh	r3, [r7, #8]
        : motorId(id), reflectime(_reflect_time), servo_uart(_servo_uart) {
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	897a      	ldrh	r2, [r7, #10]
 8001028:	801a      	strh	r2, [r3, #0]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	893a      	ldrh	r2, [r7, #8]
 800102e:	811a      	strh	r2, [r3, #8]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	60da      	str	r2, [r3, #12]
        // 
        Position = 0;
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	2200      	movs	r2, #0
 800103a:	805a      	strh	r2, [r3, #2]
        pos = 0;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	2200      	movs	r2, #0
 8001040:	605a      	str	r2, [r3, #4]
    }
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	4618      	mov	r0, r3
 8001046:	3714      	adds	r7, #20
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr

08001050 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd>:
#include "math.h"
#include "motor_config.h"

class MotorController{
public:
    MotorController(TIM_HandleTypeDef* enc, TIM_HandleTypeDef* pwm, uint32_t channel, GPIO_TypeDef* BGPIO, uint16_t BPin, double kp, double ki, double kd):
 8001050:	b580      	push	{r7, lr}
 8001052:	b08a      	sub	sp, #40	@ 0x28
 8001054:	af00      	add	r7, sp, #0
 8001056:	6278      	str	r0, [r7, #36]	@ 0x24
 8001058:	6239      	str	r1, [r7, #32]
 800105a:	61fa      	str	r2, [r7, #28]
 800105c:	61bb      	str	r3, [r7, #24]
 800105e:	ed87 0b04 	vstr	d0, [r7, #16]
 8001062:	ed87 1b02 	vstr	d1, [r7, #8]
 8001066:	ed87 2b00 	vstr	d2, [r7]
        _enc(enc), _pwm(pwm), _channel(channel), _BGPIO(BGPIO), _BPin(BPin), _kp(kp), _ki(ki), _kd(kd){}
 800106a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800106c:	4a3d      	ldr	r2, [pc, #244]	@ (8001164 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd+0x114>)
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001072:	6a3a      	ldr	r2, [r7, #32]
 8001074:	605a      	str	r2, [r3, #4]
 8001076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001078:	69fa      	ldr	r2, [r7, #28]
 800107a:	609a      	str	r2, [r3, #8]
 800107c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	60da      	str	r2, [r3, #12]
 8001082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001084:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001086:	619a      	str	r2, [r3, #24]
 8001088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800108a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800108c:	839a      	strh	r2, [r3, #28]
 800108e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001092:	f7ff fcf3 	bl	8000a7c <__aeabi_d2f>
 8001096:	4602      	mov	r2, r0
 8001098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800109a:	621a      	str	r2, [r3, #32]
 800109c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010a0:	f7ff fcec 	bl	8000a7c <__aeabi_d2f>
 80010a4:	4602      	mov	r2, r0
 80010a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010a8:	625a      	str	r2, [r3, #36]	@ 0x24
 80010aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80010ae:	f7ff fce5 	bl	8000a7c <__aeabi_d2f>
 80010b2:	4602      	mov	r2, r0
 80010b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010b6:	629a      	str	r2, [r3, #40]	@ 0x28
 80010b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ba:	2200      	movs	r2, #0
 80010bc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 80010c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010c2:	2200      	movs	r2, #0
 80010c4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
 80010c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ca:	2200      	movs	r2, #0
 80010cc:	85da      	strh	r2, [r3, #46]	@ 0x2e
 80010ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d0:	2200      	movs	r2, #0
 80010d2:	861a      	strh	r2, [r3, #48]	@ 0x30
 80010d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d6:	2200      	movs	r2, #0
 80010d8:	865a      	strh	r2, [r3, #50]	@ 0x32
 80010da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010dc:	f04f 0200 	mov.w	r2, #0
 80010e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80010e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010e4:	f04f 0200 	mov.w	r2, #0
 80010e8:	639a      	str	r2, [r3, #56]	@ 0x38
 80010ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ec:	f04f 0200 	mov.w	r2, #0
 80010f0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f4:	f04f 0200 	mov.w	r2, #0
 80010f8:	641a      	str	r2, [r3, #64]	@ 0x40
 80010fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010fc:	f04f 0200 	mov.w	r2, #0
 8001100:	645a      	str	r2, [r3, #68]	@ 0x44
 8001102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001104:	f04f 0200 	mov.w	r2, #0
 8001108:	649a      	str	r2, [r3, #72]	@ 0x48
 800110a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800110c:	f04f 0200 	mov.w	r2, #0
 8001110:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001114:	4a14      	ldr	r2, [pc, #80]	@ (8001168 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd+0x118>)
 8001116:	651a      	str	r2, [r3, #80]	@ 0x50
 8001118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800111a:	2200      	movs	r2, #0
 800111c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
 8001120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001122:	2200      	movs	r2, #0
 8001124:	659a      	str	r2, [r3, #88]	@ 0x58
 8001126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001128:	2200      	movs	r2, #0
 800112a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800112c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800112e:	2200      	movs	r2, #0
 8001130:	661a      	str	r2, [r3, #96]	@ 0x60
 8001132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001134:	2200      	movs	r2, #0
 8001136:	665a      	str	r2, [r3, #100]	@ 0x64
 8001138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800113a:	2200      	movs	r2, #0
 800113c:	669a      	str	r2, [r3, #104]	@ 0x68
 800113e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001140:	4a08      	ldr	r2, [pc, #32]	@ (8001164 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd+0x114>)
 8001142:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001146:	f04f 0200 	mov.w	r2, #0
 800114a:	675a      	str	r2, [r3, #116]	@ 0x74
 800114c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800114e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001152:	679a      	str	r2, [r3, #120]	@ 0x78
 8001154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001156:	2232      	movs	r2, #50	@ 0x32
 8001158:	67da      	str	r2, [r3, #124]	@ 0x7c
 800115a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800115c:	4618      	mov	r0, r3
 800115e:	3728      	adds	r7, #40	@ 0x28
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	437a0000 	.word	0x437a0000
 8001168:	42c80000 	.word	0x42c80000

0800116c <arm_init>:
#define CASCADE_STARTHIGHT 250.0f
float cascade_height = CASCADE_STARTHIGHT; //cascade
MotorController Motor_cas(&htim1, &htim12, TIM_CHANNEL_2, GPIOB, GPIO_PIN_12, 0.6, 30, 0);


void arm_init(void) {
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af02      	add	r7, sp, #8
	// 
	HAL_Init();
 8001172:	f002 fda9 	bl	8003cc8 <HAL_Init>
	//  Encoder  PWM
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001176:	213c      	movs	r1, #60	@ 0x3c
 8001178:	482e      	ldr	r0, [pc, #184]	@ (8001234 <arm_init+0xc8>)
 800117a:	f004 fe37 	bl	8005dec <HAL_TIM_Encoder_Start>
//	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_3);
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 800117e:	2104      	movs	r1, #4
 8001180:	482d      	ldr	r0, [pc, #180]	@ (8001238 <arm_init+0xcc>)
 8001182:	f004 fcc5 	bl	8005b10 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001186:	2201      	movs	r2, #1
 8001188:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800118c:	482b      	ldr	r0, [pc, #172]	@ (800123c <arm_init+0xd0>)
 800118e:	f003 fc55 	bl	8004a3c <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8001192:	2100      	movs	r1, #0
 8001194:	482a      	ldr	r0, [pc, #168]	@ (8001240 <arm_init+0xd4>)
 8001196:	f004 fcbb 	bl	8005b10 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800119a:	2108      	movs	r1, #8
 800119c:	4829      	ldr	r0, [pc, #164]	@ (8001244 <arm_init+0xd8>)
 800119e:	f004 fcb7 	bl	8005b10 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80011a2:	210c      	movs	r1, #12
 80011a4:	4827      	ldr	r0, [pc, #156]	@ (8001244 <arm_init+0xd8>)
 80011a6:	f004 fcb3 	bl	8005b10 <HAL_TIM_PWM_Start>

	servo1.update_pos(servo1_pos);
 80011aa:	4b27      	ldr	r3, [pc, #156]	@ (8001248 <arm_init+0xdc>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4619      	mov	r1, r3
 80011b0:	4826      	ldr	r0, [pc, #152]	@ (800124c <arm_init+0xe0>)
 80011b2:	f7ff ff20 	bl	8000ff6 <_ZN10UART_servo10update_posEi>
	servo2.update_pos(servo2_pos);
 80011b6:	4b26      	ldr	r3, [pc, #152]	@ (8001250 <arm_init+0xe4>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4619      	mov	r1, r3
 80011bc:	4825      	ldr	r0, [pc, #148]	@ (8001254 <arm_init+0xe8>)
 80011be:	f7ff ff1a 	bl	8000ff6 <_ZN10UART_servo10update_posEi>
	servo3.update_pos(servo3_pos);
 80011c2:	4b25      	ldr	r3, [pc, #148]	@ (8001258 <arm_init+0xec>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4619      	mov	r1, r3
 80011c8:	4824      	ldr	r0, [pc, #144]	@ (800125c <arm_init+0xf0>)
 80011ca:	f7ff ff14 	bl	8000ff6 <_ZN10UART_servo10update_posEi>

	servo1.run();
 80011ce:	481f      	ldr	r0, [pc, #124]	@ (800124c <arm_init+0xe0>)
 80011d0:	f7ff fef8 	bl	8000fc4 <_ZN10UART_servo3runEv>
	servo2.run();
 80011d4:	481f      	ldr	r0, [pc, #124]	@ (8001254 <arm_init+0xe8>)
 80011d6:	f7ff fef5 	bl	8000fc4 <_ZN10UART_servo3runEv>
	servo3.run();
 80011da:	4820      	ldr	r0, [pc, #128]	@ (800125c <arm_init+0xf0>)
 80011dc:	f7ff fef2 	bl	8000fc4 <_ZN10UART_servo3runEv>

	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, camera_servo_pos);
 80011e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001260 <arm_init+0xf4>)
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	4b16      	ldr	r3, [pc, #88]	@ (8001240 <arm_init+0xd4>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, basket_right_pos);
 80011ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001264 <arm_init+0xf8>)
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <arm_init+0xd8>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, basket_left_pos);
 80011f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001268 <arm_init+0xfc>)
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	4b12      	ldr	r3, [pc, #72]	@ (8001244 <arm_init+0xd8>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	641a      	str	r2, [r3, #64]	@ 0x40

	//  Cascade
	Motor_cas.init(-1,-1);								//  Cascade 
 80011fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001202:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001206:	4819      	ldr	r0, [pc, #100]	@ (800126c <arm_init+0x100>)
 8001208:	f000 f997 	bl	800153a <_ZN15MotorController4initEii>
	Motor_cas.setSpeed(0.0);							// 
 800120c:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 8001270 <arm_init+0x104>
 8001210:	4816      	ldr	r0, [pc, #88]	@ (800126c <arm_init+0x100>)
 8001212:	f000 fa2d 	bl	8001670 <_ZN15MotorController8setSpeedEf>
	xTaskCreate(arm_cascade_set_to_zero, "arm_cascade_set_to_zero", 512, NULL, 2, NULL); //  Cascade 
 8001216:	2300      	movs	r3, #0
 8001218:	9301      	str	r3, [sp, #4]
 800121a:	2302      	movs	r3, #2
 800121c:	9300      	str	r3, [sp, #0]
 800121e:	2300      	movs	r3, #0
 8001220:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001224:	4913      	ldr	r1, [pc, #76]	@ (8001274 <arm_init+0x108>)
 8001226:	4814      	ldr	r0, [pc, #80]	@ (8001278 <arm_init+0x10c>)
 8001228:	f007 ffa6 	bl	8009178 <xTaskCreate>
}
 800122c:	bf00      	nop
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	200047b4 	.word	0x200047b4
 8001238:	200048d4 	.word	0x200048d4
 800123c:	40020400 	.word	0x40020400
 8001240:	2000488c 	.word	0x2000488c
 8001244:	200047fc 	.word	0x200047fc
 8001248:	20000190 	.word	0x20000190
 800124c:	20000160 	.word	0x20000160
 8001250:	20000194 	.word	0x20000194
 8001254:	20000170 	.word	0x20000170
 8001258:	20000198 	.word	0x20000198
 800125c:	20000180 	.word	0x20000180
 8001260:	200001a8 	.word	0x200001a8
 8001264:	200001a0 	.word	0x200001a0
 8001268:	200001a4 	.word	0x200001a4
 800126c:	200001b4 	.word	0x200001b4
 8001270:	00000000 	.word	0x00000000
 8001274:	080198a8 	.word	0x080198a8
 8001278:	08001331 	.word	0x08001331

0800127c <arm_timer_callback>:


void arm_timer_callback(void) {							// constantly run the servo in timer callback
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
	if(started) Motor_cas.setgoal(cascade_height); 		// after the system is fully initialized, keep updating the goal position
 8001280:	4b1d      	ldr	r3, [pc, #116]	@ (80012f8 <arm_timer_callback+0x7c>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d007      	beq.n	8001298 <arm_timer_callback+0x1c>
 8001288:	4b1c      	ldr	r3, [pc, #112]	@ (80012fc <arm_timer_callback+0x80>)
 800128a:	edd3 7a00 	vldr	s15, [r3]
 800128e:	eeb0 0a67 	vmov.f32	s0, s15
 8001292:	481b      	ldr	r0, [pc, #108]	@ (8001300 <arm_timer_callback+0x84>)
 8001294:	f000 fb52 	bl	800193c <_ZN15MotorController7setgoalEf>
	Motor_cas.MotorOutput();							// update the motor PWM output	
 8001298:	4819      	ldr	r0, [pc, #100]	@ (8001300 <arm_timer_callback+0x84>)
 800129a:	f000 f96d 	bl	8001578 <_ZN15MotorController11MotorOutputEv>
	servo1.update_pos(servo1_pos);
 800129e:	4b19      	ldr	r3, [pc, #100]	@ (8001304 <arm_timer_callback+0x88>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4619      	mov	r1, r3
 80012a4:	4818      	ldr	r0, [pc, #96]	@ (8001308 <arm_timer_callback+0x8c>)
 80012a6:	f7ff fea6 	bl	8000ff6 <_ZN10UART_servo10update_posEi>
	servo2.update_pos(servo2_pos);
 80012aa:	4b18      	ldr	r3, [pc, #96]	@ (800130c <arm_timer_callback+0x90>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4619      	mov	r1, r3
 80012b0:	4817      	ldr	r0, [pc, #92]	@ (8001310 <arm_timer_callback+0x94>)
 80012b2:	f7ff fea0 	bl	8000ff6 <_ZN10UART_servo10update_posEi>
	servo3.update_pos(servo3_pos);
 80012b6:	4b17      	ldr	r3, [pc, #92]	@ (8001314 <arm_timer_callback+0x98>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4619      	mov	r1, r3
 80012bc:	4816      	ldr	r0, [pc, #88]	@ (8001318 <arm_timer_callback+0x9c>)
 80012be:	f7ff fe9a 	bl	8000ff6 <_ZN10UART_servo10update_posEi>
	servo1.run();
 80012c2:	4811      	ldr	r0, [pc, #68]	@ (8001308 <arm_timer_callback+0x8c>)
 80012c4:	f7ff fe7e 	bl	8000fc4 <_ZN10UART_servo3runEv>
	servo2.run();
 80012c8:	4811      	ldr	r0, [pc, #68]	@ (8001310 <arm_timer_callback+0x94>)
 80012ca:	f7ff fe7b 	bl	8000fc4 <_ZN10UART_servo3runEv>
	servo3.run();
 80012ce:	4812      	ldr	r0, [pc, #72]	@ (8001318 <arm_timer_callback+0x9c>)
 80012d0:	f7ff fe78 	bl	8000fc4 <_ZN10UART_servo3runEv>
	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, camera_servo_pos);
 80012d4:	4b11      	ldr	r3, [pc, #68]	@ (800131c <arm_timer_callback+0xa0>)
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	4b11      	ldr	r3, [pc, #68]	@ (8001320 <arm_timer_callback+0xa4>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, basket_right_pos);
 80012de:	4b11      	ldr	r3, [pc, #68]	@ (8001324 <arm_timer_callback+0xa8>)
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	4b11      	ldr	r3, [pc, #68]	@ (8001328 <arm_timer_callback+0xac>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, basket_left_pos);
 80012e8:	4b10      	ldr	r3, [pc, #64]	@ (800132c <arm_timer_callback+0xb0>)
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001328 <arm_timer_callback+0xac>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	200001b0 	.word	0x200001b0
 80012fc:	20000020 	.word	0x20000020
 8001300:	200001b4 	.word	0x200001b4
 8001304:	20000190 	.word	0x20000190
 8001308:	20000160 	.word	0x20000160
 800130c:	20000194 	.word	0x20000194
 8001310:	20000170 	.word	0x20000170
 8001314:	20000198 	.word	0x20000198
 8001318:	20000180 	.word	0x20000180
 800131c:	200001a8 	.word	0x200001a8
 8001320:	2000488c 	.word	0x2000488c
 8001324:	200001a0 	.word	0x200001a0
 8001328:	200047fc 	.word	0x200047fc
 800132c:	200001a4 	.word	0x200001a4

08001330 <arm_cascade_set_to_zero>:


void arm_cascade_set_to_zero(void* pvParameters){
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
	set_to_zero = 0;
 8001338:	4b1a      	ldr	r3, [pc, #104]	@ (80013a4 <arm_cascade_set_to_zero+0x74>)
 800133a:	2200      	movs	r2, #0
 800133c:	601a      	str	r2, [r3, #0]
	cascade_height = CASCADE_STARTHIGHT + 30.0f; 		// 30mm
 800133e:	4b1a      	ldr	r3, [pc, #104]	@ (80013a8 <arm_cascade_set_to_zero+0x78>)
 8001340:	4a1a      	ldr	r2, [pc, #104]	@ (80013ac <arm_cascade_set_to_zero+0x7c>)
 8001342:	601a      	str	r2, [r3, #0]
	while(!Motor_cas.goal_reached()){
 8001344:	e00a      	b.n	800135c <arm_cascade_set_to_zero+0x2c>
		Motor_cas.setgoal(cascade_height); 				// 
 8001346:	4b18      	ldr	r3, [pc, #96]	@ (80013a8 <arm_cascade_set_to_zero+0x78>)
 8001348:	edd3 7a00 	vldr	s15, [r3]
 800134c:	eeb0 0a67 	vmov.f32	s0, s15
 8001350:	4817      	ldr	r0, [pc, #92]	@ (80013b0 <arm_cascade_set_to_zero+0x80>)
 8001352:	f000 faf3 	bl	800193c <_ZN15MotorController7setgoalEf>
		osDelay(10);									// delay 10ms to avoid too high refreshing rate
 8001356:	200a      	movs	r0, #10
 8001358:	f007 f8b0 	bl	80084bc <osDelay>
	while(!Motor_cas.goal_reached()){
 800135c:	4814      	ldr	r0, [pc, #80]	@ (80013b0 <arm_cascade_set_to_zero+0x80>)
 800135e:	f000 fb41 	bl	80019e4 <_ZN15MotorController12goal_reachedEv>
 8001362:	4603      	mov	r3, r0
 8001364:	f083 0301 	eor.w	r3, r3, #1
 8001368:	b2db      	uxtb	r3, r3
 800136a:	2b00      	cmp	r3, #0
 800136c:	d1eb      	bne.n	8001346 <arm_cascade_set_to_zero+0x16>
	}
	while(!set_to_zero){
 800136e:	e007      	b.n	8001380 <arm_cascade_set_to_zero+0x50>
		Motor_cas.setSpeed(-0.3f); 						// 
 8001370:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 80013b4 <arm_cascade_set_to_zero+0x84>
 8001374:	480e      	ldr	r0, [pc, #56]	@ (80013b0 <arm_cascade_set_to_zero+0x80>)
 8001376:	f000 f97b 	bl	8001670 <_ZN15MotorController8setSpeedEf>
		osDelay(10);									// delay 10ms to avoid too high refreshing rate
 800137a:	200a      	movs	r0, #10
 800137c:	f007 f89e 	bl	80084bc <osDelay>
	while(!set_to_zero){
 8001380:	4b08      	ldr	r3, [pc, #32]	@ (80013a4 <arm_cascade_set_to_zero+0x74>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d0f3      	beq.n	8001370 <arm_cascade_set_to_zero+0x40>
	}
	started = 1;										//  Cascade
 8001388:	4b0b      	ldr	r3, [pc, #44]	@ (80013b8 <arm_cascade_set_to_zero+0x88>)
 800138a:	2201      	movs	r2, #1
 800138c:	601a      	str	r2, [r3, #0]
	cascade_height = 260;
 800138e:	4b06      	ldr	r3, [pc, #24]	@ (80013a8 <arm_cascade_set_to_zero+0x78>)
 8001390:	4a0a      	ldr	r2, [pc, #40]	@ (80013bc <arm_cascade_set_to_zero+0x8c>)
 8001392:	601a      	str	r2, [r3, #0]
	vTaskDelete(NULL);  // Delete current task when mission is complete
 8001394:	2000      	movs	r0, #0
 8001396:	f008 f84d 	bl	8009434 <vTaskDelete>
}
 800139a:	bf00      	nop
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	200001ac 	.word	0x200001ac
 80013a8:	20000020 	.word	0x20000020
 80013ac:	438c0000 	.word	0x438c0000
 80013b0:	200001b4 	.word	0x200001b4
 80013b4:	be99999a 	.word	0xbe99999a
 80013b8:	200001b0 	.word	0x200001b0
 80013bc:	43820000 	.word	0x43820000

080013c0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	4603      	mov	r3, r0
 80013c8:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_2) {
 80013ca:	88fb      	ldrh	r3, [r7, #6]
 80013cc:	2b04      	cmp	r3, #4
 80013ce:	d10d      	bne.n	80013ec <HAL_GPIO_EXTI_Callback+0x2c>
		set_to_zero = 1;								//  Cascade 
 80013d0:	4b08      	ldr	r3, [pc, #32]	@ (80013f4 <HAL_GPIO_EXTI_Callback+0x34>)
 80013d2:	2201      	movs	r2, #1
 80013d4:	601a      	str	r2, [r3, #0]
		Motor_cas.setSpeed(0.0f);						// 
 80013d6:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 80013f8 <HAL_GPIO_EXTI_Callback+0x38>
 80013da:	4808      	ldr	r0, [pc, #32]	@ (80013fc <HAL_GPIO_EXTI_Callback+0x3c>)
 80013dc:	f000 f948 	bl	8001670 <_ZN15MotorController8setSpeedEf>
		Motor_cas._cascade_height = CASCADE_STARTHIGHT;	//  Cascade 
 80013e0:	4b06      	ldr	r3, [pc, #24]	@ (80013fc <HAL_GPIO_EXTI_Callback+0x3c>)
 80013e2:	4a07      	ldr	r2, [pc, #28]	@ (8001400 <HAL_GPIO_EXTI_Callback+0x40>)
 80013e4:	601a      	str	r2, [r3, #0]
		cascade_height = CASCADE_STARTHIGHT;			//  Cascade 
 80013e6:	4b07      	ldr	r3, [pc, #28]	@ (8001404 <HAL_GPIO_EXTI_Callback+0x44>)
 80013e8:	4a05      	ldr	r2, [pc, #20]	@ (8001400 <HAL_GPIO_EXTI_Callback+0x40>)
 80013ea:	601a      	str	r2, [r3, #0]
	}
}
 80013ec:	bf00      	nop
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	200001ac 	.word	0x200001ac
 80013f8:	00000000 	.word	0x00000000
 80013fc:	200001b4 	.word	0x200001b4
 8001400:	437a0000 	.word	0x437a0000
 8001404:	20000020 	.word	0x20000020

08001408 <_Z41__static_initialization_and_destruction_0v>:
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af02      	add	r7, sp, #8
UART_servo servo1(1, 2000, &huart3);
 800140e:	4b2c      	ldr	r3, [pc, #176]	@ (80014c0 <_Z41__static_initialization_and_destruction_0v+0xb8>)
 8001410:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001414:	2101      	movs	r1, #1
 8001416:	482b      	ldr	r0, [pc, #172]	@ (80014c4 <_Z41__static_initialization_and_destruction_0v+0xbc>)
 8001418:	f7ff fdfb 	bl	8001012 <_ZN10UART_servoC1EttP20__UART_HandleTypeDef>
UART_servo servo2(3, 2000, &huart3);
 800141c:	4b28      	ldr	r3, [pc, #160]	@ (80014c0 <_Z41__static_initialization_and_destruction_0v+0xb8>)
 800141e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001422:	2103      	movs	r1, #3
 8001424:	4828      	ldr	r0, [pc, #160]	@ (80014c8 <_Z41__static_initialization_and_destruction_0v+0xc0>)
 8001426:	f7ff fdf4 	bl	8001012 <_ZN10UART_servoC1EttP20__UART_HandleTypeDef>
UART_servo servo3(4, 2000, &huart3);
 800142a:	4b25      	ldr	r3, [pc, #148]	@ (80014c0 <_Z41__static_initialization_and_destruction_0v+0xb8>)
 800142c:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001430:	2104      	movs	r1, #4
 8001432:	4826      	ldr	r0, [pc, #152]	@ (80014cc <_Z41__static_initialization_and_destruction_0v+0xc4>)
 8001434:	f7ff fded 	bl	8001012 <_ZN10UART_servoC1EttP20__UART_HandleTypeDef>
int servo1_pos = standard_pos_1 + 77, servo2_pos = standard_pos_2 + 77, servo3_pos = gripper_close; 	// servo 
 8001438:	4b25      	ldr	r3, [pc, #148]	@ (80014d0 <_Z41__static_initialization_and_destruction_0v+0xc8>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	334d      	adds	r3, #77	@ 0x4d
 800143e:	4a25      	ldr	r2, [pc, #148]	@ (80014d4 <_Z41__static_initialization_and_destruction_0v+0xcc>)
 8001440:	6013      	str	r3, [r2, #0]
 8001442:	4b25      	ldr	r3, [pc, #148]	@ (80014d8 <_Z41__static_initialization_and_destruction_0v+0xd0>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	334d      	adds	r3, #77	@ 0x4d
 8001448:	4a24      	ldr	r2, [pc, #144]	@ (80014dc <_Z41__static_initialization_and_destruction_0v+0xd4>)
 800144a:	6013      	str	r3, [r2, #0]
 800144c:	4b24      	ldr	r3, [pc, #144]	@ (80014e0 <_Z41__static_initialization_and_destruction_0v+0xd8>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a24      	ldr	r2, [pc, #144]	@ (80014e4 <_Z41__static_initialization_and_destruction_0v+0xdc>)
 8001452:	6013      	str	r3, [r2, #0]
int basket_right_pos = 500+200/180*basket_pos1, basket_left_pos = 500+1200/180*basket_pos2;
 8001454:	4b24      	ldr	r3, [pc, #144]	@ (80014e8 <_Z41__static_initialization_and_destruction_0v+0xe0>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800145c:	4a23      	ldr	r2, [pc, #140]	@ (80014ec <_Z41__static_initialization_and_destruction_0v+0xe4>)
 800145e:	6013      	str	r3, [r2, #0]
 8001460:	4b23      	ldr	r3, [pc, #140]	@ (80014f0 <_Z41__static_initialization_and_destruction_0v+0xe8>)
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	4613      	mov	r3, r2
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	4413      	add	r3, r2
 800146a:	005b      	lsls	r3, r3, #1
 800146c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001470:	4a20      	ldr	r2, [pc, #128]	@ (80014f4 <_Z41__static_initialization_and_destruction_0v+0xec>)
 8001472:	6013      	str	r3, [r2, #0]
int camera_servo_pos = camera_front;
 8001474:	4b20      	ldr	r3, [pc, #128]	@ (80014f8 <_Z41__static_initialization_and_destruction_0v+0xf0>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a20      	ldr	r2, [pc, #128]	@ (80014fc <_Z41__static_initialization_and_destruction_0v+0xf4>)
 800147a:	6013      	str	r3, [r2, #0]
MotorController Motor_cas(&htim1, &htim12, TIM_CHANNEL_2, GPIOB, GPIO_PIN_12, 0.6, 30, 0);
 800147c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001480:	9301      	str	r3, [sp, #4]
 8001482:	4b1f      	ldr	r3, [pc, #124]	@ (8001500 <_Z41__static_initialization_and_destruction_0v+0xf8>)
 8001484:	9300      	str	r3, [sp, #0]
 8001486:	ed9f 2b08 	vldr	d2, [pc, #32]	@ 80014a8 <_Z41__static_initialization_and_destruction_0v+0xa0>
 800148a:	ed9f 1b09 	vldr	d1, [pc, #36]	@ 80014b0 <_Z41__static_initialization_and_destruction_0v+0xa8>
 800148e:	ed9f 0b0a 	vldr	d0, [pc, #40]	@ 80014b8 <_Z41__static_initialization_and_destruction_0v+0xb0>
 8001492:	2304      	movs	r3, #4
 8001494:	4a1b      	ldr	r2, [pc, #108]	@ (8001504 <_Z41__static_initialization_and_destruction_0v+0xfc>)
 8001496:	491c      	ldr	r1, [pc, #112]	@ (8001508 <_Z41__static_initialization_and_destruction_0v+0x100>)
 8001498:	481c      	ldr	r0, [pc, #112]	@ (800150c <_Z41__static_initialization_and_destruction_0v+0x104>)
 800149a:	f7ff fdd9 	bl	8001050 <_ZN15MotorControllerC1EP17TIM_HandleTypeDefS1_mP12GPIO_TypeDeftddd>
}
 800149e:	bf00      	nop
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	f3af 8000 	nop.w
	...
 80014b4:	403e0000 	.word	0x403e0000
 80014b8:	33333333 	.word	0x33333333
 80014bc:	3fe33333 	.word	0x3fe33333
 80014c0:	20004964 	.word	0x20004964
 80014c4:	20000160 	.word	0x20000160
 80014c8:	20000170 	.word	0x20000170
 80014cc:	20000180 	.word	0x20000180
 80014d0:	20000000 	.word	0x20000000
 80014d4:	20000190 	.word	0x20000190
 80014d8:	20000004 	.word	0x20000004
 80014dc:	20000194 	.word	0x20000194
 80014e0:	2000000c 	.word	0x2000000c
 80014e4:	20000198 	.word	0x20000198
 80014e8:	20000010 	.word	0x20000010
 80014ec:	200001a0 	.word	0x200001a0
 80014f0:	2000019c 	.word	0x2000019c
 80014f4:	200001a4 	.word	0x200001a4
 80014f8:	20000018 	.word	0x20000018
 80014fc:	200001a8 	.word	0x200001a8
 8001500:	40020400 	.word	0x40020400
 8001504:	200048d4 	.word	0x200048d4
 8001508:	200047b4 	.word	0x200047b4
 800150c:	200001b4 	.word	0x200001b4

08001510 <_GLOBAL__sub_I_servo1>:
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
 8001514:	f7ff ff78 	bl	8001408 <_Z41__static_initialization_and_destruction_0v>
 8001518:	bd80      	pop	{r7, pc}

0800151a <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 800151a:	b480      	push	{r7}
 800151c:	b083      	sub	sp, #12
 800151e:	af00      	add	r7, sp, #0
 8001520:	ed87 0a01 	vstr	s0, [r7, #4]
 8001524:	edd7 7a01 	vldr	s15, [r7, #4]
 8001528:	eef0 7ae7 	vabs.f32	s15, s15
 800152c:	eeb0 0a67 	vmov.f32	s0, s15
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <_ZN15MotorController4initEii>:
int times = 0;
uint32_t current_cnt;
float v = 0.5;
float e = 1.0;

void MotorController::init(int en_ctrl,int dir_ctrl) {
 800153a:	b580      	push	{r7, lr}
 800153c:	b084      	sub	sp, #16
 800153e:	af00      	add	r7, sp, #0
 8001540:	60f8      	str	r0, [r7, #12]
 8001542:	60b9      	str	r1, [r7, #8]
 8001544:	607a      	str	r2, [r7, #4]
    HAL_TIM_Encoder_Start(_enc, TIM_CHANNEL_ALL);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	213c      	movs	r1, #60	@ 0x3c
 800154c:	4618      	mov	r0, r3
 800154e:	f004 fc4d 	bl	8005dec <HAL_TIM_Encoder_Start>
    HAL_TIM_PWM_Start(_pwm, _channel);
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	689a      	ldr	r2, [r3, #8]
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	68db      	ldr	r3, [r3, #12]
 800155a:	4619      	mov	r1, r3
 800155c:	4610      	mov	r0, r2
 800155e:	f004 fad7 	bl	8005b10 <HAL_TIM_PWM_Start>
    _dir_ctrl = dir_ctrl;
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	687a      	ldr	r2, [r7, #4]
 8001566:	65da      	str	r2, [r3, #92]	@ 0x5c
    _en_ctrl = en_ctrl;
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	68ba      	ldr	r2, [r7, #8]
 800156c:	659a      	str	r2, [r3, #88]	@ 0x58
}
 800156e:	bf00      	nop
 8001570:	3710      	adds	r7, #16
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
	...

08001578 <_ZN15MotorController11MotorOutputEv>:

void MotorController::MotorOutput(void) {
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
    ComputePID();
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f000 f885 	bl	8001690 <_ZN15MotorController10ComputePIDEv>

    if (_dir_ctrl == 1){
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800158a:	2b01      	cmp	r3, #1
 800158c:	d112      	bne.n	80015b4 <_ZN15MotorController11MotorOutputEv+0x3c>
    	HAL_GPIO_WritePin(_BGPIO, _BPin, _pidOutput >= 0 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6998      	ldr	r0, [r3, #24]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	8b99      	ldrh	r1, [r3, #28]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 800159c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a4:	db01      	blt.n	80015aa <_ZN15MotorController11MotorOutputEv+0x32>
 80015a6:	2301      	movs	r3, #1
 80015a8:	e000      	b.n	80015ac <_ZN15MotorController11MotorOutputEv+0x34>
 80015aa:	2300      	movs	r3, #0
 80015ac:	461a      	mov	r2, r3
 80015ae:	f003 fa45 	bl	8004a3c <HAL_GPIO_WritePin>
 80015b2:	e014      	b.n	80015de <_ZN15MotorController11MotorOutputEv+0x66>
    }else{
    	HAL_GPIO_WritePin(_BGPIO, _BPin, _pidOutput >= 0 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6998      	ldr	r0, [r3, #24]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	8b99      	ldrh	r1, [r3, #28]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80015c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ca:	bfac      	ite	ge
 80015cc:	2301      	movge	r3, #1
 80015ce:	2300      	movlt	r3, #0
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	f083 0301 	eor.w	r3, r3, #1
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	461a      	mov	r2, r3
 80015da:	f003 fa2f 	bl	8004a3c <HAL_GPIO_WritePin>
    }
    _pwmValue = (uint16_t)(fabs(_pidOutput) * PWM_ARR );///  10.0);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80015e4:	eeb0 0a67 	vmov.f32	s0, s15
 80015e8:	f7ff ff97 	bl	800151a <_ZSt4fabsf>
 80015ec:	eef0 7a40 	vmov.f32	s15, s0
 80015f0:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 800166c <_ZN15MotorController11MotorOutputEv+0xf4>
 80015f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015fc:	ee17 3a90 	vmov	r3, s15
 8001600:	b29a      	uxth	r2, r3
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	865a      	strh	r2, [r3, #50]	@ 0x32
    if (_pwmValue < 10) _pwmValue = 0;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800160a:	2b09      	cmp	r3, #9
 800160c:	d802      	bhi.n	8001614 <_ZN15MotorController11MotorOutputEv+0x9c>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	865a      	strh	r2, [r3, #50]	@ 0x32
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d106      	bne.n	800162a <_ZN15MotorController11MotorOutputEv+0xb2>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001628:	e01b      	b.n	8001662 <_ZN15MotorController11MotorOutputEv+0xea>
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	2b04      	cmp	r3, #4
 8001630:	d106      	bne.n	8001640 <_ZN15MotorController11MotorOutputEv+0xc8>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800163e:	e010      	b.n	8001662 <_ZN15MotorController11MotorOutputEv+0xea>
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	2b08      	cmp	r3, #8
 8001646:	d106      	bne.n	8001656 <_ZN15MotorController11MotorOutputEv+0xde>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001654:	e005      	b.n	8001662 <_ZN15MotorController11MotorOutputEv+0xea>
    __HAL_TIM_SET_COMPARE(_pwm, _channel, _pwmValue);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001662:	bf00      	nop
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	447a0000 	.word	0x447a0000

08001670 <_ZN15MotorController8setSpeedEf>:

void MotorController::setSpeed(float speed) {
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	ed87 0a00 	vstr	s0, [r7]
    _targetSpeed = speed;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	683a      	ldr	r2, [r7, #0]
 8001680:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001682:	bf00      	nop
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
	...

08001690 <_ZN15MotorController10ComputePIDEv>:

float MotorController::getSpeed() {
    return _currentSpeed;
}

float MotorController::ComputePID() {
 8001690:	b5b0      	push	{r4, r5, r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
    updateSpeed();
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f000 f8a9 	bl	80017f0 <_ZN15MotorController11updateSpeedEv>
    _error = _targetSpeed - _currentSpeed;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80016aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    _integral += _error * (DT / 1000.0);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7fe ff75 	bl	80005a8 <__aeabi_f2d>
 80016be:	4604      	mov	r4, r0
 80016c0:	460d      	mov	r5, r1
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7fe ff6e 	bl	80005a8 <__aeabi_f2d>
 80016cc:	a345      	add	r3, pc, #276	@ (adr r3, 80017e4 <_ZN15MotorController10ComputePIDEv+0x154>)
 80016ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d2:	f7fe ffc1 	bl	8000658 <__aeabi_dmul>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4620      	mov	r0, r4
 80016dc:	4629      	mov	r1, r5
 80016de:	f7fe fe05 	bl	80002ec <__adddf3>
 80016e2:	4602      	mov	r2, r0
 80016e4:	460b      	mov	r3, r1
 80016e6:	4610      	mov	r0, r2
 80016e8:	4619      	mov	r1, r3
 80016ea:	f7ff f9c7 	bl	8000a7c <__aeabi_d2f>
 80016ee:	4602      	mov	r2, r0
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	64da      	str	r2, [r3, #76]	@ 0x4c
    if(_integral >= INTEGRAL_LIMIT) _integral = INTEGRAL_LIMIT;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80016fa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80016fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001706:	db04      	blt.n	8001712 <_ZN15MotorController10ComputePIDEv+0x82>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 800170e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001710:	e00d      	b.n	800172e <_ZN15MotorController10ComputePIDEv+0x9e>
    else if(_integral <= -INTEGRAL_LIMIT) _integral = -INTEGRAL_LIMIT;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001718:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 800171c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001724:	d803      	bhi.n	800172e <_ZN15MotorController10ComputePIDEv+0x9e>
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	f04f 423f 	mov.w	r2, #3204448256	@ 0xbf000000
 800172c:	64da      	str	r2, [r3, #76]	@ 0x4c


    float derivative = (_error - _lastError) / (DT / 1000.0);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800173a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800173e:	ee17 0a90 	vmov	r0, s15
 8001742:	f7fe ff31 	bl	80005a8 <__aeabi_f2d>
 8001746:	a327      	add	r3, pc, #156	@ (adr r3, 80017e4 <_ZN15MotorController10ComputePIDEv+0x154>)
 8001748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174c:	f7ff f8ae 	bl	80008ac <__aeabi_ddiv>
 8001750:	4602      	mov	r2, r0
 8001752:	460b      	mov	r3, r1
 8001754:	4610      	mov	r0, r2
 8001756:	4619      	mov	r1, r3
 8001758:	f7ff f990 	bl	8000a7c <__aeabi_d2f>
 800175c:	4603      	mov	r3, r0
 800175e:	60fb      	str	r3, [r7, #12]

    _pidOutput = (_kp * _error) + (_ki * _integral); //+ (_kd * derivative);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	ed93 7a08 	vldr	s14, [r3, #32]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 800176c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800177c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001780:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    // Update last error
    _lastError = _error;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	649a      	str	r2, [r3, #72]	@ 0x48
    if(_pidOutput > 1) _pidOutput = 1;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001798:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800179c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a4:	dd04      	ble.n	80017b0 <_ZN15MotorController10ComputePIDEv+0x120>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80017ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80017ae:	e00c      	b.n	80017ca <_ZN15MotorController10ComputePIDEv+0x13a>
    else if (_pidOutput < -1) _pidOutput = -1;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80017b6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80017ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c2:	d502      	bpl.n	80017ca <_ZN15MotorController10ComputePIDEv+0x13a>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	4a06      	ldr	r2, [pc, #24]	@ (80017e0 <_ZN15MotorController10ComputePIDEv+0x150>)
 80017c8:	635a      	str	r2, [r3, #52]	@ 0x34
    return _pidOutput;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
	_pidOutput = _kp * _error + _ki * _integral ;

	if (_pidOutput > 1) _pidOutput = 1;
	else if (_pidOutput < -1) _pidOutput = -1;
    return _pidOutput;
}
 80017ce:	ee07 3a90 	vmov	s15, r3
 80017d2:	eeb0 0a67 	vmov.f32	s0, s15
 80017d6:	3710      	adds	r7, #16
 80017d8:	46bd      	mov	sp, r7
 80017da:	bdb0      	pop	{r4, r5, r7, pc}
 80017dc:	f3af 8000 	nop.w
 80017e0:	bf800000 	.word	0xbf800000
 80017e4:	47ae147b 	.word	0x47ae147b
 80017e8:	3f847ae1 	.word	0x3f847ae1
 80017ec:	00000000 	.word	0x00000000

080017f0 <_ZN15MotorController11updateSpeedEv>:

float MotorController::updateSpeed() {
 80017f0:	b5b0      	push	{r4, r5, r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
	cnt = __HAL_TIM_GetCounter(_enc);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001800:	b21a      	sxth	r2, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	861a      	strh	r2, [r3, #48]	@ 0x30
	_cascade_height += -(float)cnt / (4.0f * ENCODER_RESOLUTION * REDUCTION_RATIO) * 3.14 * 35;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	f7fe fecc 	bl	80005a8 <__aeabi_f2d>
 8001810:	4604      	mov	r4, r0
 8001812:	460d      	mov	r5, r1
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800181a:	ee07 3a90 	vmov	s15, r3
 800181e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001822:	eef1 7a67 	vneg.f32	s15, s15
 8001826:	ee17 3a90 	vmov	r3, s15
 800182a:	4618      	mov	r0, r3
 800182c:	f7fe febc 	bl	80005a8 <__aeabi_f2d>
 8001830:	f04f 0200 	mov.w	r2, #0
 8001834:	4b3c      	ldr	r3, [pc, #240]	@ (8001928 <_ZN15MotorController11updateSpeedEv+0x138>)
 8001836:	f7ff f839 	bl	80008ac <__aeabi_ddiv>
 800183a:	4602      	mov	r2, r0
 800183c:	460b      	mov	r3, r1
 800183e:	4610      	mov	r0, r2
 8001840:	4619      	mov	r1, r3
 8001842:	a335      	add	r3, pc, #212	@ (adr r3, 8001918 <_ZN15MotorController11updateSpeedEv+0x128>)
 8001844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001848:	f7fe ff06 	bl	8000658 <__aeabi_dmul>
 800184c:	4602      	mov	r2, r0
 800184e:	460b      	mov	r3, r1
 8001850:	4610      	mov	r0, r2
 8001852:	4619      	mov	r1, r3
 8001854:	f04f 0200 	mov.w	r2, #0
 8001858:	4b34      	ldr	r3, [pc, #208]	@ (800192c <_ZN15MotorController11updateSpeedEv+0x13c>)
 800185a:	f7fe fefd 	bl	8000658 <__aeabi_dmul>
 800185e:	4602      	mov	r2, r0
 8001860:	460b      	mov	r3, r1
 8001862:	4620      	mov	r0, r4
 8001864:	4629      	mov	r1, r5
 8001866:	f7fe fd41 	bl	80002ec <__adddf3>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	4610      	mov	r0, r2
 8001870:	4619      	mov	r1, r3
 8001872:	f7ff f903 	bl	8000a7c <__aeabi_d2f>
 8001876:	4602      	mov	r2, r0
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	601a      	str	r2, [r3, #0]
	_currentSpeed = (cnt/ENCODER_RESOLUTION / REDUCTION_RATIO / 4) / (DT / 1000.0);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8001882:	4618      	mov	r0, r3
 8001884:	f7fe fe7e 	bl	8000584 <__aeabi_i2d>
 8001888:	f04f 0200 	mov.w	r2, #0
 800188c:	4b28      	ldr	r3, [pc, #160]	@ (8001930 <_ZN15MotorController11updateSpeedEv+0x140>)
 800188e:	f7ff f80d 	bl	80008ac <__aeabi_ddiv>
 8001892:	4602      	mov	r2, r0
 8001894:	460b      	mov	r3, r1
 8001896:	4610      	mov	r0, r2
 8001898:	4619      	mov	r1, r3
 800189a:	f04f 0200 	mov.w	r2, #0
 800189e:	4b25      	ldr	r3, [pc, #148]	@ (8001934 <_ZN15MotorController11updateSpeedEv+0x144>)
 80018a0:	f7ff f804 	bl	80008ac <__aeabi_ddiv>
 80018a4:	4602      	mov	r2, r0
 80018a6:	460b      	mov	r3, r1
 80018a8:	4610      	mov	r0, r2
 80018aa:	4619      	mov	r1, r3
 80018ac:	f04f 0200 	mov.w	r2, #0
 80018b0:	4b21      	ldr	r3, [pc, #132]	@ (8001938 <_ZN15MotorController11updateSpeedEv+0x148>)
 80018b2:	f7fe fffb 	bl	80008ac <__aeabi_ddiv>
 80018b6:	4602      	mov	r2, r0
 80018b8:	460b      	mov	r3, r1
 80018ba:	4610      	mov	r0, r2
 80018bc:	4619      	mov	r1, r3
 80018be:	a318      	add	r3, pc, #96	@ (adr r3, 8001920 <_ZN15MotorController11updateSpeedEv+0x130>)
 80018c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c4:	f7fe fff2 	bl	80008ac <__aeabi_ddiv>
 80018c8:	4602      	mov	r2, r0
 80018ca:	460b      	mov	r3, r1
 80018cc:	4610      	mov	r0, r2
 80018ce:	4619      	mov	r1, r3
 80018d0:	f7ff f8d4 	bl	8000a7c <__aeabi_d2f>
 80018d4:	4602      	mov	r2, r0
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COUNTER(_enc, 0);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2200      	movs	r2, #0
 80018e2:	625a      	str	r2, [r3, #36]	@ 0x24
    _currentSpeed *= _en_ctrl;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ee:	ee07 3a90 	vmov	s15, r3
 80018f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
    return _currentSpeed;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001904:	ee07 3a90 	vmov	s15, r3
}
 8001908:	eeb0 0a67 	vmov.f32	s0, s15
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bdb0      	pop	{r4, r5, r7, pc}
 8001912:	bf00      	nop
 8001914:	f3af 8000 	nop.w
 8001918:	51eb851f 	.word	0x51eb851f
 800191c:	40091eb8 	.word	0x40091eb8
 8001920:	47ae147b 	.word	0x47ae147b
 8001924:	3f847ae1 	.word	0x3f847ae1
 8001928:	40d80000 	.word	0x40d80000
 800192c:	40418000 	.word	0x40418000
 8001930:	40700000 	.word	0x40700000
 8001934:	40380000 	.word	0x40380000
 8001938:	40100000 	.word	0x40100000

0800193c <_ZN15MotorController7setgoalEf>:

void MotorController::setgoal(float target_height) {
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	ed87 0a00 	vstr	s0, [r7]
	_targrt_height  = target_height;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	683a      	ldr	r2, [r7, #0]
 800194c:	641a      	str	r2, [r3, #64]	@ 0x40
	if(fabs(_targrt_height - _cascade_height) <= e){
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	edd3 7a00 	vldr	s15, [r3]
 800195a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800195e:	eeb0 0a67 	vmov.f32	s0, s15
 8001962:	f7ff fdda 	bl	800151a <_ZSt4fabsf>
 8001966:	eeb0 7a40 	vmov.f32	s14, s0
 800196a:	4b1b      	ldr	r3, [pc, #108]	@ (80019d8 <_ZN15MotorController7setgoalEf+0x9c>)
 800196c:	edd3 7a00 	vldr	s15, [r3]
 8001970:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001978:	bf94      	ite	ls
 800197a:	2301      	movls	r3, #1
 800197c:	2300      	movhi	r3, #0
 800197e:	b2db      	uxtb	r3, r3
 8001980:	2b00      	cmp	r3, #0
 8001982:	d005      	beq.n	8001990 <_ZN15MotorController7setgoalEf+0x54>
		setSpeed(0.0);
 8001984:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 80019dc <_ZN15MotorController7setgoalEf+0xa0>
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f7ff fe71 	bl	8001670 <_ZN15MotorController8setSpeedEf>
	}
	else if(_targrt_height - _cascade_height>0) setSpeed(v);
	else setSpeed(-v);
}
 800198e:	e01f      	b.n	80019d0 <_ZN15MotorController7setgoalEf+0x94>
	else if(_targrt_height - _cascade_height>0) setSpeed(v);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	edd3 7a00 	vldr	s15, [r3]
 800199c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a8:	dd08      	ble.n	80019bc <_ZN15MotorController7setgoalEf+0x80>
 80019aa:	4b0d      	ldr	r3, [pc, #52]	@ (80019e0 <_ZN15MotorController7setgoalEf+0xa4>)
 80019ac:	edd3 7a00 	vldr	s15, [r3]
 80019b0:	eeb0 0a67 	vmov.f32	s0, s15
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f7ff fe5b 	bl	8001670 <_ZN15MotorController8setSpeedEf>
}
 80019ba:	e009      	b.n	80019d0 <_ZN15MotorController7setgoalEf+0x94>
	else setSpeed(-v);
 80019bc:	4b08      	ldr	r3, [pc, #32]	@ (80019e0 <_ZN15MotorController7setgoalEf+0xa4>)
 80019be:	edd3 7a00 	vldr	s15, [r3]
 80019c2:	eef1 7a67 	vneg.f32	s15, s15
 80019c6:	eeb0 0a67 	vmov.f32	s0, s15
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	f7ff fe50 	bl	8001670 <_ZN15MotorController8setSpeedEf>
}
 80019d0:	bf00      	nop
 80019d2:	3708      	adds	r7, #8
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	20000028 	.word	0x20000028
 80019dc:	00000000 	.word	0x00000000
 80019e0:	20000024 	.word	0x20000024

080019e4 <_ZN15MotorController12goal_reachedEv>:

bool MotorController::goal_reached(){
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
    if(fabs(_cascade_height-_targrt_height )<= e){
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	ed93 7a00 	vldr	s14, [r3]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80019f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001a00:	f7ff fd8b 	bl	800151a <_ZSt4fabsf>
 8001a04:	eeb0 7a40 	vmov.f32	s14, s0
 8001a08:	4b09      	ldr	r3, [pc, #36]	@ (8001a30 <_ZN15MotorController12goal_reachedEv+0x4c>)
 8001a0a:	edd3 7a00 	vldr	s15, [r3]
 8001a0e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a16:	bf94      	ite	ls
 8001a18:	2301      	movls	r3, #1
 8001a1a:	2300      	movhi	r3, #0
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <_ZN15MotorController12goal_reachedEv+0x42>
        return true;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e000      	b.n	8001a28 <_ZN15MotorController12goal_reachedEv+0x44>
    } else
        return false;
 8001a26:	2300      	movs	r3, #0
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3708      	adds	r7, #8
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	20000028 	.word	0x20000028

08001a34 <mission_ctrl>:

void mission_init(void){
    arm_init();
}

void mission_ctrl(void){
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	af02      	add	r7, sp, #8
    if(prev_mission_type != mission_type){
 8001a3a:	4b51      	ldr	r3, [pc, #324]	@ (8001b80 <mission_ctrl+0x14c>)
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	4b51      	ldr	r3, [pc, #324]	@ (8001b84 <mission_ctrl+0x150>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	429a      	cmp	r2, r3
 8001a44:	f000 8099 	beq.w	8001b7a <mission_ctrl+0x146>
        prev_mission_type = mission_type;
 8001a48:	4b4e      	ldr	r3, [pc, #312]	@ (8001b84 <mission_ctrl+0x150>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a4c      	ldr	r2, [pc, #304]	@ (8001b80 <mission_ctrl+0x14c>)
 8001a4e:	6013      	str	r3, [r2, #0]
        switch (mission_type)
 8001a50:	4b4c      	ldr	r3, [pc, #304]	@ (8001b84 <mission_ctrl+0x150>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	3b01      	subs	r3, #1
 8001a56:	2b05      	cmp	r3, #5
 8001a58:	f200 8082 	bhi.w	8001b60 <mission_ctrl+0x12c>
 8001a5c:	a201      	add	r2, pc, #4	@ (adr r2, 8001a64 <mission_ctrl+0x30>)
 8001a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a62:	bf00      	nop
 8001a64:	08001a7d 	.word	0x08001a7d
 8001a68:	08001aa3 	.word	0x08001aa3
 8001a6c:	08001ac9 	.word	0x08001ac9
 8001a70:	08001aef 	.word	0x08001aef
 8001a74:	08001b15 	.word	0x08001b15
 8001a78:	08001b3b 	.word	0x08001b3b
        {
        case 1:
            if (!task_created) {
 8001a7c:	4b42      	ldr	r3, [pc, #264]	@ (8001b88 <mission_ctrl+0x154>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d16f      	bne.n	8001b64 <mission_ctrl+0x130>
                task_created = 1;
 8001a84:	4b40      	ldr	r3, [pc, #256]	@ (8001b88 <mission_ctrl+0x154>)
 8001a86:	2201      	movs	r2, #1
 8001a88:	601a      	str	r2, [r3, #0]
                xTaskCreate(mission_1, "mission_1", 512, NULL, 2, NULL);
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	9301      	str	r3, [sp, #4]
 8001a8e:	2302      	movs	r3, #2
 8001a90:	9300      	str	r3, [sp, #0]
 8001a92:	2300      	movs	r3, #0
 8001a94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a98:	493c      	ldr	r1, [pc, #240]	@ (8001b8c <mission_ctrl+0x158>)
 8001a9a:	483d      	ldr	r0, [pc, #244]	@ (8001b90 <mission_ctrl+0x15c>)
 8001a9c:	f007 fb6c 	bl	8009178 <xTaskCreate>
            }
            break;
 8001aa0:	e060      	b.n	8001b64 <mission_ctrl+0x130>
        case 2:
            if (!task_created) {
 8001aa2:	4b39      	ldr	r3, [pc, #228]	@ (8001b88 <mission_ctrl+0x154>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d15e      	bne.n	8001b68 <mission_ctrl+0x134>
                task_created = 1;
 8001aaa:	4b37      	ldr	r3, [pc, #220]	@ (8001b88 <mission_ctrl+0x154>)
 8001aac:	2201      	movs	r2, #1
 8001aae:	601a      	str	r2, [r3, #0]
                xTaskCreate(mission_2, "mission_2", 512, NULL, 2, NULL);
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	9301      	str	r3, [sp, #4]
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	9300      	str	r3, [sp, #0]
 8001ab8:	2300      	movs	r3, #0
 8001aba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001abe:	4935      	ldr	r1, [pc, #212]	@ (8001b94 <mission_ctrl+0x160>)
 8001ac0:	4835      	ldr	r0, [pc, #212]	@ (8001b98 <mission_ctrl+0x164>)
 8001ac2:	f007 fb59 	bl	8009178 <xTaskCreate>
            }
            break;
 8001ac6:	e04f      	b.n	8001b68 <mission_ctrl+0x134>
        case 3:
            if (!task_created) {
 8001ac8:	4b2f      	ldr	r3, [pc, #188]	@ (8001b88 <mission_ctrl+0x154>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d14d      	bne.n	8001b6c <mission_ctrl+0x138>
                task_created = 1;
 8001ad0:	4b2d      	ldr	r3, [pc, #180]	@ (8001b88 <mission_ctrl+0x154>)
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	601a      	str	r2, [r3, #0]
                xTaskCreate(mission_3, "mission_3", 512, NULL, 2, NULL);
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	9301      	str	r3, [sp, #4]
 8001ada:	2302      	movs	r3, #2
 8001adc:	9300      	str	r3, [sp, #0]
 8001ade:	2300      	movs	r3, #0
 8001ae0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ae4:	492d      	ldr	r1, [pc, #180]	@ (8001b9c <mission_ctrl+0x168>)
 8001ae6:	482e      	ldr	r0, [pc, #184]	@ (8001ba0 <mission_ctrl+0x16c>)
 8001ae8:	f007 fb46 	bl	8009178 <xTaskCreate>
            }
            break;
 8001aec:	e03e      	b.n	8001b6c <mission_ctrl+0x138>
        case 4:
            if (!task_created) {
 8001aee:	4b26      	ldr	r3, [pc, #152]	@ (8001b88 <mission_ctrl+0x154>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d13c      	bne.n	8001b70 <mission_ctrl+0x13c>
                task_created = 1;
 8001af6:	4b24      	ldr	r3, [pc, #144]	@ (8001b88 <mission_ctrl+0x154>)
 8001af8:	2201      	movs	r2, #1
 8001afa:	601a      	str	r2, [r3, #0]
                xTaskCreate(mission_4, "mission_4", 512, NULL, 2, NULL);
 8001afc:	2300      	movs	r3, #0
 8001afe:	9301      	str	r3, [sp, #4]
 8001b00:	2302      	movs	r3, #2
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	2300      	movs	r3, #0
 8001b06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b0a:	4926      	ldr	r1, [pc, #152]	@ (8001ba4 <mission_ctrl+0x170>)
 8001b0c:	4826      	ldr	r0, [pc, #152]	@ (8001ba8 <mission_ctrl+0x174>)
 8001b0e:	f007 fb33 	bl	8009178 <xTaskCreate>
            }
            break;
 8001b12:	e02d      	b.n	8001b70 <mission_ctrl+0x13c>
        case 5:
			if (!task_created) {
 8001b14:	4b1c      	ldr	r3, [pc, #112]	@ (8001b88 <mission_ctrl+0x154>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d12b      	bne.n	8001b74 <mission_ctrl+0x140>
				task_created = 1;
 8001b1c:	4b1a      	ldr	r3, [pc, #104]	@ (8001b88 <mission_ctrl+0x154>)
 8001b1e:	2201      	movs	r2, #1
 8001b20:	601a      	str	r2, [r3, #0]
				xTaskCreate(mission_5, "mission_5", 512, NULL, 2, NULL);
 8001b22:	2300      	movs	r3, #0
 8001b24:	9301      	str	r3, [sp, #4]
 8001b26:	2302      	movs	r3, #2
 8001b28:	9300      	str	r3, [sp, #0]
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b30:	491e      	ldr	r1, [pc, #120]	@ (8001bac <mission_ctrl+0x178>)
 8001b32:	481f      	ldr	r0, [pc, #124]	@ (8001bb0 <mission_ctrl+0x17c>)
 8001b34:	f007 fb20 	bl	8009178 <xTaskCreate>
			}
			break;
 8001b38:	e01c      	b.n	8001b74 <mission_ctrl+0x140>
        case 6:
			if (!task_created) {
 8001b3a:	4b13      	ldr	r3, [pc, #76]	@ (8001b88 <mission_ctrl+0x154>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d11a      	bne.n	8001b78 <mission_ctrl+0x144>
				task_created = 1;
 8001b42:	4b11      	ldr	r3, [pc, #68]	@ (8001b88 <mission_ctrl+0x154>)
 8001b44:	2201      	movs	r2, #1
 8001b46:	601a      	str	r2, [r3, #0]
				xTaskCreate(mission_6, "mission_6", 512, NULL, 2, NULL);
 8001b48:	2300      	movs	r3, #0
 8001b4a:	9301      	str	r3, [sp, #4]
 8001b4c:	2302      	movs	r3, #2
 8001b4e:	9300      	str	r3, [sp, #0]
 8001b50:	2300      	movs	r3, #0
 8001b52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b56:	4917      	ldr	r1, [pc, #92]	@ (8001bb4 <mission_ctrl+0x180>)
 8001b58:	4817      	ldr	r0, [pc, #92]	@ (8001bb8 <mission_ctrl+0x184>)
 8001b5a:	f007 fb0d 	bl	8009178 <xTaskCreate>
			}
			break;
 8001b5e:	e00b      	b.n	8001b78 <mission_ctrl+0x144>
        default:
            break;
 8001b60:	bf00      	nop
 8001b62:	e00a      	b.n	8001b7a <mission_ctrl+0x146>
            break;
 8001b64:	bf00      	nop
 8001b66:	e008      	b.n	8001b7a <mission_ctrl+0x146>
            break;
 8001b68:	bf00      	nop
 8001b6a:	e006      	b.n	8001b7a <mission_ctrl+0x146>
            break;
 8001b6c:	bf00      	nop
 8001b6e:	e004      	b.n	8001b7a <mission_ctrl+0x146>
            break;
 8001b70:	bf00      	nop
 8001b72:	e002      	b.n	8001b7a <mission_ctrl+0x146>
			break;
 8001b74:	bf00      	nop
 8001b76:	e000      	b.n	8001b7a <mission_ctrl+0x146>
			break;
 8001b78:	bf00      	nop
        }
    }
}
 8001b7a:	bf00      	nop
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	20000238 	.word	0x20000238
 8001b84:	20000234 	.word	0x20000234
 8001b88:	20000240 	.word	0x20000240
 8001b8c:	080198c0 	.word	0x080198c0
 8001b90:	08001bbd 	.word	0x08001bbd
 8001b94:	080198cc 	.word	0x080198cc
 8001b98:	08001c4d 	.word	0x08001c4d
 8001b9c:	080198d8 	.word	0x080198d8
 8001ba0:	08001cf9 	.word	0x08001cf9
 8001ba4:	080198e4 	.word	0x080198e4
 8001ba8:	08001d89 	.word	0x08001d89
 8001bac:	080198f0 	.word	0x080198f0
 8001bb0:	08001e5d 	.word	0x08001e5d
 8001bb4:	080198fc 	.word	0x080198fc
 8001bb8:	08001edd 	.word	0x08001edd

08001bbc <mission_1>:

void mission_1(void *pvParameters){
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
    mission_status = 0;
 8001bc4:	4b14      	ldr	r3, [pc, #80]	@ (8001c18 <mission_1+0x5c>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]
    
    /* add motion here */
    cascade_height = 250;
 8001bca:	4b14      	ldr	r3, [pc, #80]	@ (8001c1c <mission_1+0x60>)
 8001bcc:	4a14      	ldr	r2, [pc, #80]	@ (8001c20 <mission_1+0x64>)
 8001bce:	601a      	str	r2, [r3, #0]
    servo1_pos = standard_pos_1 + 70;
 8001bd0:	4b14      	ldr	r3, [pc, #80]	@ (8001c24 <mission_1+0x68>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	3346      	adds	r3, #70	@ 0x46
 8001bd6:	4a14      	ldr	r2, [pc, #80]	@ (8001c28 <mission_1+0x6c>)
 8001bd8:	6013      	str	r3, [r2, #0]
    servo2_pos = standard_pos_2 + 75;
 8001bda:	4b14      	ldr	r3, [pc, #80]	@ (8001c2c <mission_1+0x70>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	334b      	adds	r3, #75	@ 0x4b
 8001be0:	4a13      	ldr	r2, [pc, #76]	@ (8001c30 <mission_1+0x74>)
 8001be2:	6013      	str	r3, [r2, #0]
    servo3_pos = gripper_open;
 8001be4:	4b13      	ldr	r3, [pc, #76]	@ (8001c34 <mission_1+0x78>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a13      	ldr	r2, [pc, #76]	@ (8001c38 <mission_1+0x7c>)
 8001bea:	6013      	str	r3, [r2, #0]
	camera_servo_pos = camera_front;
 8001bec:	4b13      	ldr	r3, [pc, #76]	@ (8001c3c <mission_1+0x80>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a13      	ldr	r2, [pc, #76]	@ (8001c40 <mission_1+0x84>)
 8001bf2:	6013      	str	r3, [r2, #0]
	osDelay(5000);
 8001bf4:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001bf8:	f006 fc60 	bl	80084bc <osDelay>
//	osDelay(5000);
    /* add motion here */

    mission_status = mission_type;
 8001bfc:	4b11      	ldr	r3, [pc, #68]	@ (8001c44 <mission_1+0x88>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a05      	ldr	r2, [pc, #20]	@ (8001c18 <mission_1+0x5c>)
 8001c02:	6013      	str	r3, [r2, #0]
    task_created = 0;
 8001c04:	4b10      	ldr	r3, [pc, #64]	@ (8001c48 <mission_1+0x8c>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	601a      	str	r2, [r3, #0]
    vTaskDelete(NULL);  // Delete current task when mission is complete
 8001c0a:	2000      	movs	r0, #0
 8001c0c:	f007 fc12 	bl	8009434 <vTaskDelete>
}
 8001c10:	bf00      	nop
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	2000023c 	.word	0x2000023c
 8001c1c:	20000020 	.word	0x20000020
 8001c20:	437a0000 	.word	0x437a0000
 8001c24:	20000000 	.word	0x20000000
 8001c28:	20000190 	.word	0x20000190
 8001c2c:	20000004 	.word	0x20000004
 8001c30:	20000194 	.word	0x20000194
 8001c34:	20000008 	.word	0x20000008
 8001c38:	20000198 	.word	0x20000198
 8001c3c:	20000018 	.word	0x20000018
 8001c40:	200001a8 	.word	0x200001a8
 8001c44:	20000234 	.word	0x20000234
 8001c48:	20000240 	.word	0x20000240

08001c4c <mission_2>:

void mission_2(void *pvParameters){
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
    mission_status = 0;
 8001c54:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc0 <mission_2+0x74>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	601a      	str	r2, [r3, #0]

    /* add motion here */
    cascade_height = 447;
 8001c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc4 <mission_2+0x78>)
 8001c5c:	4a1a      	ldr	r2, [pc, #104]	@ (8001cc8 <mission_2+0x7c>)
 8001c5e:	601a      	str	r2, [r3, #0]
    osDelay(2500);
 8001c60:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001c64:	f006 fc2a 	bl	80084bc <osDelay>
	servo1_pos = standard_pos_1 - 20;
 8001c68:	4b18      	ldr	r3, [pc, #96]	@ (8001ccc <mission_2+0x80>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	3b14      	subs	r3, #20
 8001c6e:	4a18      	ldr	r2, [pc, #96]	@ (8001cd0 <mission_2+0x84>)
 8001c70:	6013      	str	r3, [r2, #0]
	servo2_pos = standard_pos_2 - 10;
 8001c72:	4b18      	ldr	r3, [pc, #96]	@ (8001cd4 <mission_2+0x88>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	3b0a      	subs	r3, #10
 8001c78:	4a17      	ldr	r2, [pc, #92]	@ (8001cd8 <mission_2+0x8c>)
 8001c7a:	6013      	str	r3, [r2, #0]
	servo3_pos = gripper_open;
 8001c7c:	4b17      	ldr	r3, [pc, #92]	@ (8001cdc <mission_2+0x90>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a17      	ldr	r2, [pc, #92]	@ (8001ce0 <mission_2+0x94>)
 8001c82:	6013      	str	r3, [r2, #0]
	camera_servo_pos = camera_front;
 8001c84:	4b17      	ldr	r3, [pc, #92]	@ (8001ce4 <mission_2+0x98>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a17      	ldr	r2, [pc, #92]	@ (8001ce8 <mission_2+0x9c>)
 8001c8a:	6013      	str	r3, [r2, #0]
    osDelay(2500);
 8001c8c:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001c90:	f006 fc14 	bl	80084bc <osDelay>
	servo3_pos = gripper_close;
 8001c94:	4b15      	ldr	r3, [pc, #84]	@ (8001cec <mission_2+0xa0>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a11      	ldr	r2, [pc, #68]	@ (8001ce0 <mission_2+0x94>)
 8001c9a:	6013      	str	r3, [r2, #0]
    osDelay(2500);
 8001c9c:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001ca0:	f006 fc0c 	bl	80084bc <osDelay>
    /* add motion here */

    mission_status = mission_type;//
 8001ca4:	4b12      	ldr	r3, [pc, #72]	@ (8001cf0 <mission_2+0xa4>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a05      	ldr	r2, [pc, #20]	@ (8001cc0 <mission_2+0x74>)
 8001caa:	6013      	str	r3, [r2, #0]
    // goals_.push_back(create_goal(0, 0.0, 616.0, 4.71, 21, 0, 0, 20.0, 0.5));
    // goals_.push_back(create_goal(0, 0.0, 616.0, 4.71, 10, 0, 0, 20.0, 0.5));
    task_created = 0;
 8001cac:	4b11      	ldr	r3, [pc, #68]	@ (8001cf4 <mission_2+0xa8>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	601a      	str	r2, [r3, #0]
    vTaskDelete(NULL);  // Delete current task when mission is complete
 8001cb2:	2000      	movs	r0, #0
 8001cb4:	f007 fbbe 	bl	8009434 <vTaskDelete>
}
 8001cb8:	bf00      	nop
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	2000023c 	.word	0x2000023c
 8001cc4:	20000020 	.word	0x20000020
 8001cc8:	43df8000 	.word	0x43df8000
 8001ccc:	20000000 	.word	0x20000000
 8001cd0:	20000190 	.word	0x20000190
 8001cd4:	20000004 	.word	0x20000004
 8001cd8:	20000194 	.word	0x20000194
 8001cdc:	20000008 	.word	0x20000008
 8001ce0:	20000198 	.word	0x20000198
 8001ce4:	20000018 	.word	0x20000018
 8001ce8:	200001a8 	.word	0x200001a8
 8001cec:	2000000c 	.word	0x2000000c
 8001cf0:	20000234 	.word	0x20000234
 8001cf4:	20000240 	.word	0x20000240

08001cf8 <mission_3>:
void mission_3(void *pvParameters){
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
    mission_status = 0;
 8001d00:	4b14      	ldr	r3, [pc, #80]	@ (8001d54 <mission_3+0x5c>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]

    /* add motion here */
    cascade_height = 374;
 8001d06:	4b14      	ldr	r3, [pc, #80]	@ (8001d58 <mission_3+0x60>)
 8001d08:	4a14      	ldr	r2, [pc, #80]	@ (8001d5c <mission_3+0x64>)
 8001d0a:	601a      	str	r2, [r3, #0]
	servo1_pos = standard_pos_1 - 23;
 8001d0c:	4b14      	ldr	r3, [pc, #80]	@ (8001d60 <mission_3+0x68>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	3b17      	subs	r3, #23
 8001d12:	4a14      	ldr	r2, [pc, #80]	@ (8001d64 <mission_3+0x6c>)
 8001d14:	6013      	str	r3, [r2, #0]
	servo2_pos = standard_pos_2 - 15;
 8001d16:	4b14      	ldr	r3, [pc, #80]	@ (8001d68 <mission_3+0x70>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	3b0f      	subs	r3, #15
 8001d1c:	4a13      	ldr	r2, [pc, #76]	@ (8001d6c <mission_3+0x74>)
 8001d1e:	6013      	str	r3, [r2, #0]
	servo3_pos = gripper_close;
 8001d20:	4b13      	ldr	r3, [pc, #76]	@ (8001d70 <mission_3+0x78>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a13      	ldr	r2, [pc, #76]	@ (8001d74 <mission_3+0x7c>)
 8001d26:	6013      	str	r3, [r2, #0]
	camera_servo_pos = camera_down;
 8001d28:	4b13      	ldr	r3, [pc, #76]	@ (8001d78 <mission_3+0x80>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a13      	ldr	r2, [pc, #76]	@ (8001d7c <mission_3+0x84>)
 8001d2e:	6013      	str	r3, [r2, #0]
	osDelay(2500);
 8001d30:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001d34:	f006 fbc2 	bl	80084bc <osDelay>
    /* add motion here */

    mission_status = mission_type;
 8001d38:	4b11      	ldr	r3, [pc, #68]	@ (8001d80 <mission_3+0x88>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a05      	ldr	r2, [pc, #20]	@ (8001d54 <mission_3+0x5c>)
 8001d3e:	6013      	str	r3, [r2, #0]
    task_created = 0;
 8001d40:	4b10      	ldr	r3, [pc, #64]	@ (8001d84 <mission_3+0x8c>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
    vTaskDelete(NULL);  // Delete current task when mission is complete
 8001d46:	2000      	movs	r0, #0
 8001d48:	f007 fb74 	bl	8009434 <vTaskDelete>
}
 8001d4c:	bf00      	nop
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	2000023c 	.word	0x2000023c
 8001d58:	20000020 	.word	0x20000020
 8001d5c:	43bb0000 	.word	0x43bb0000
 8001d60:	20000000 	.word	0x20000000
 8001d64:	20000190 	.word	0x20000190
 8001d68:	20000004 	.word	0x20000004
 8001d6c:	20000194 	.word	0x20000194
 8001d70:	2000000c 	.word	0x2000000c
 8001d74:	20000198 	.word	0x20000198
 8001d78:	2000001c 	.word	0x2000001c
 8001d7c:	200001a8 	.word	0x200001a8
 8001d80:	20000234 	.word	0x20000234
 8001d84:	20000240 	.word	0x20000240

08001d88 <mission_4>:

void mission_4(void *pvParameters){
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
    mission_status = 0;
 8001d90:	4b22      	ldr	r3, [pc, #136]	@ (8001e1c <mission_4+0x94>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	601a      	str	r2, [r3, #0]

    /* add motion here */
    cascade_height = 323;
 8001d96:	4b22      	ldr	r3, [pc, #136]	@ (8001e20 <mission_4+0x98>)
 8001d98:	4a22      	ldr	r2, [pc, #136]	@ (8001e24 <mission_4+0x9c>)
 8001d9a:	601a      	str	r2, [r3, #0]
	servo1_pos = standard_pos_1 - 56;
 8001d9c:	4b22      	ldr	r3, [pc, #136]	@ (8001e28 <mission_4+0xa0>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	3b38      	subs	r3, #56	@ 0x38
 8001da2:	4a22      	ldr	r2, [pc, #136]	@ (8001e2c <mission_4+0xa4>)
 8001da4:	6013      	str	r3, [r2, #0]
	servo2_pos = standard_pos_2 - 45;
 8001da6:	4b22      	ldr	r3, [pc, #136]	@ (8001e30 <mission_4+0xa8>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	3b2d      	subs	r3, #45	@ 0x2d
 8001dac:	4a21      	ldr	r2, [pc, #132]	@ (8001e34 <mission_4+0xac>)
 8001dae:	6013      	str	r3, [r2, #0]
	servo3_pos = gripper_close;
 8001db0:	4b21      	ldr	r3, [pc, #132]	@ (8001e38 <mission_4+0xb0>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a21      	ldr	r2, [pc, #132]	@ (8001e3c <mission_4+0xb4>)
 8001db6:	6013      	str	r3, [r2, #0]
	camera_servo_pos = camera_front;
 8001db8:	4b21      	ldr	r3, [pc, #132]	@ (8001e40 <mission_4+0xb8>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a21      	ldr	r2, [pc, #132]	@ (8001e44 <mission_4+0xbc>)
 8001dbe:	6013      	str	r3, [r2, #0]
	osDelay(2500);
 8001dc0:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001dc4:	f006 fb7a 	bl	80084bc <osDelay>
	servo3_pos = gripper_open;
 8001dc8:	4b1f      	ldr	r3, [pc, #124]	@ (8001e48 <mission_4+0xc0>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a1b      	ldr	r2, [pc, #108]	@ (8001e3c <mission_4+0xb4>)
 8001dce:	6013      	str	r3, [r2, #0]
	cascade_height = 473;
 8001dd0:	4b13      	ldr	r3, [pc, #76]	@ (8001e20 <mission_4+0x98>)
 8001dd2:	4a1e      	ldr	r2, [pc, #120]	@ (8001e4c <mission_4+0xc4>)
 8001dd4:	601a      	str	r2, [r3, #0]
	osDelay(2500);
 8001dd6:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001dda:	f006 fb6f 	bl	80084bc <osDelay>
	cascade_height = 250;
 8001dde:	4b10      	ldr	r3, [pc, #64]	@ (8001e20 <mission_4+0x98>)
 8001de0:	4a1b      	ldr	r2, [pc, #108]	@ (8001e50 <mission_4+0xc8>)
 8001de2:	601a      	str	r2, [r3, #0]
	servo1_pos = standard_pos_1 + 77;
 8001de4:	4b10      	ldr	r3, [pc, #64]	@ (8001e28 <mission_4+0xa0>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	334d      	adds	r3, #77	@ 0x4d
 8001dea:	4a10      	ldr	r2, [pc, #64]	@ (8001e2c <mission_4+0xa4>)
 8001dec:	6013      	str	r3, [r2, #0]
	servo2_pos = standard_pos_2 + 77;
 8001dee:	4b10      	ldr	r3, [pc, #64]	@ (8001e30 <mission_4+0xa8>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	334d      	adds	r3, #77	@ 0x4d
 8001df4:	4a0f      	ldr	r2, [pc, #60]	@ (8001e34 <mission_4+0xac>)
 8001df6:	6013      	str	r3, [r2, #0]
	servo3_pos = gripper_close;
 8001df8:	4b0f      	ldr	r3, [pc, #60]	@ (8001e38 <mission_4+0xb0>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a0f      	ldr	r2, [pc, #60]	@ (8001e3c <mission_4+0xb4>)
 8001dfe:	6013      	str	r3, [r2, #0]
    /* add motion here */

    mission_status = mission_type;
 8001e00:	4b14      	ldr	r3, [pc, #80]	@ (8001e54 <mission_4+0xcc>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a05      	ldr	r2, [pc, #20]	@ (8001e1c <mission_4+0x94>)
 8001e06:	6013      	str	r3, [r2, #0]
    task_created = 0;
 8001e08:	4b13      	ldr	r3, [pc, #76]	@ (8001e58 <mission_4+0xd0>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	601a      	str	r2, [r3, #0]
    vTaskDelete(NULL);  // Delete current task when mission is complete
 8001e0e:	2000      	movs	r0, #0
 8001e10:	f007 fb10 	bl	8009434 <vTaskDelete>
}
 8001e14:	bf00      	nop
 8001e16:	3708      	adds	r7, #8
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	2000023c 	.word	0x2000023c
 8001e20:	20000020 	.word	0x20000020
 8001e24:	43a18000 	.word	0x43a18000
 8001e28:	20000000 	.word	0x20000000
 8001e2c:	20000190 	.word	0x20000190
 8001e30:	20000004 	.word	0x20000004
 8001e34:	20000194 	.word	0x20000194
 8001e38:	2000000c 	.word	0x2000000c
 8001e3c:	20000198 	.word	0x20000198
 8001e40:	20000018 	.word	0x20000018
 8001e44:	200001a8 	.word	0x200001a8
 8001e48:	20000008 	.word	0x20000008
 8001e4c:	43ec8000 	.word	0x43ec8000
 8001e50:	437a0000 	.word	0x437a0000
 8001e54:	20000234 	.word	0x20000234
 8001e58:	20000240 	.word	0x20000240

08001e5c <mission_5>:

void mission_5(void *pvParameters){ //
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
    mission_status = 0;
 8001e64:	4b15      	ldr	r3, [pc, #84]	@ (8001ebc <mission_5+0x60>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	601a      	str	r2, [r3, #0]

    /* add motion here */
    basket_right_pos = 500+200/180*(basket_pos1-basket_grab);
 8001e6a:	4b15      	ldr	r3, [pc, #84]	@ (8001ec0 <mission_5+0x64>)
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	4b15      	ldr	r3, [pc, #84]	@ (8001ec4 <mission_5+0x68>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001e78:	4a13      	ldr	r2, [pc, #76]	@ (8001ec8 <mission_5+0x6c>)
 8001e7a:	6013      	str	r3, [r2, #0]
    basket_left_pos = 500+1200/180*(basket_pos2+basket_grab);
 8001e7c:	4b13      	ldr	r3, [pc, #76]	@ (8001ecc <mission_5+0x70>)
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	4b10      	ldr	r3, [pc, #64]	@ (8001ec4 <mission_5+0x68>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	441a      	add	r2, r3
 8001e86:	4613      	mov	r3, r2
 8001e88:	005b      	lsls	r3, r3, #1
 8001e8a:	4413      	add	r3, r2
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001e92:	4a0f      	ldr	r2, [pc, #60]	@ (8001ed0 <mission_5+0x74>)
 8001e94:	6013      	str	r3, [r2, #0]
	osDelay(2500);
 8001e96:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001e9a:	f006 fb0f 	bl	80084bc <osDelay>
    /* add motion here */

    mission_status = mission_type;
 8001e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed4 <mission_5+0x78>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a06      	ldr	r2, [pc, #24]	@ (8001ebc <mission_5+0x60>)
 8001ea4:	6013      	str	r3, [r2, #0]
    task_created = 0;
 8001ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed8 <mission_5+0x7c>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
    vTaskDelete(NULL);  // Delete current task when mission is complete
 8001eac:	2000      	movs	r0, #0
 8001eae:	f007 fac1 	bl	8009434 <vTaskDelete>
}
 8001eb2:	bf00      	nop
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	2000023c 	.word	0x2000023c
 8001ec0:	20000010 	.word	0x20000010
 8001ec4:	20000014 	.word	0x20000014
 8001ec8:	200001a0 	.word	0x200001a0
 8001ecc:	2000019c 	.word	0x2000019c
 8001ed0:	200001a4 	.word	0x200001a4
 8001ed4:	20000234 	.word	0x20000234
 8001ed8:	20000240 	.word	0x20000240

08001edc <mission_6>:

void mission_6(void *pvParameters){ //
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
    mission_status = 0;
 8001ee4:	4b12      	ldr	r3, [pc, #72]	@ (8001f30 <mission_6+0x54>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	601a      	str	r2, [r3, #0]

    /* add motion here */
    basket_right_pos = 500+200/180*basket_pos1;
 8001eea:	4b12      	ldr	r3, [pc, #72]	@ (8001f34 <mission_6+0x58>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001ef2:	4a11      	ldr	r2, [pc, #68]	@ (8001f38 <mission_6+0x5c>)
 8001ef4:	6013      	str	r3, [r2, #0]
    basket_left_pos = 500+1200/180*basket_pos2;
 8001ef6:	4b11      	ldr	r3, [pc, #68]	@ (8001f3c <mission_6+0x60>)
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	4613      	mov	r3, r2
 8001efc:	005b      	lsls	r3, r3, #1
 8001efe:	4413      	add	r3, r2
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001f06:	4a0e      	ldr	r2, [pc, #56]	@ (8001f40 <mission_6+0x64>)
 8001f08:	6013      	str	r3, [r2, #0]
	osDelay(2500);
 8001f0a:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001f0e:	f006 fad5 	bl	80084bc <osDelay>
    /* add motion here */

    mission_status = mission_type;
 8001f12:	4b0c      	ldr	r3, [pc, #48]	@ (8001f44 <mission_6+0x68>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a06      	ldr	r2, [pc, #24]	@ (8001f30 <mission_6+0x54>)
 8001f18:	6013      	str	r3, [r2, #0]
    task_created = 0;
 8001f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f48 <mission_6+0x6c>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
    vTaskDelete(NULL);  // Delete current task when mission is complete
 8001f20:	2000      	movs	r0, #0
 8001f22:	f007 fa87 	bl	8009434 <vTaskDelete>
}
 8001f26:	bf00      	nop
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	2000023c 	.word	0x2000023c
 8001f34:	20000010 	.word	0x20000010
 8001f38:	200001a0 	.word	0x200001a0
 8001f3c:	2000019c 	.word	0x2000019c
 8001f40:	200001a4 	.word	0x200001a4
 8001f44:	20000234 	.word	0x20000234
 8001f48:	20000240 	.word	0x20000240

08001f4c <uros_init>:
#define MAX_PING_FAIL_COUNT 5


extern UART_HandleTypeDef USARTx;

void uros_init(void) {
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b088      	sub	sp, #32
 8001f50:	af02      	add	r7, sp, #8
  // Initialize micro-ROS
  rmw_uros_set_custom_transport(
 8001f52:	4b14      	ldr	r3, [pc, #80]	@ (8001fa4 <uros_init+0x58>)
 8001f54:	9301      	str	r3, [sp, #4]
 8001f56:	4b14      	ldr	r3, [pc, #80]	@ (8001fa8 <uros_init+0x5c>)
 8001f58:	9300      	str	r3, [sp, #0]
 8001f5a:	4b14      	ldr	r3, [pc, #80]	@ (8001fac <uros_init+0x60>)
 8001f5c:	4a14      	ldr	r2, [pc, #80]	@ (8001fb0 <uros_init+0x64>)
 8001f5e:	4915      	ldr	r1, [pc, #84]	@ (8001fb4 <uros_init+0x68>)
 8001f60:	2001      	movs	r0, #1
 8001f62:	f00b fc67 	bl	800d834 <rmw_uros_set_custom_transport>
    cubemx_transport_open,
    cubemx_transport_close,
    cubemx_transport_write,
    cubemx_transport_read);
  
  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8001f66:	1d3b      	adds	r3, r7, #4
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f00b f87b 	bl	800d064 <rcutils_get_zero_initialized_allocator>

  freeRTOS_allocator.allocate = microros_allocate;
 8001f6e:	4b12      	ldr	r3, [pc, #72]	@ (8001fb8 <uros_init+0x6c>)
 8001f70:	607b      	str	r3, [r7, #4]
  freeRTOS_allocator.deallocate = microros_deallocate;
 8001f72:	4b12      	ldr	r3, [pc, #72]	@ (8001fbc <uros_init+0x70>)
 8001f74:	60bb      	str	r3, [r7, #8]
  freeRTOS_allocator.reallocate = microros_reallocate;
 8001f76:	4b12      	ldr	r3, [pc, #72]	@ (8001fc0 <uros_init+0x74>)
 8001f78:	60fb      	str	r3, [r7, #12]
  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 8001f7a:	4b12      	ldr	r3, [pc, #72]	@ (8001fc4 <uros_init+0x78>)
 8001f7c:	613b      	str	r3, [r7, #16]

  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8001f7e:	1d3b      	adds	r3, r7, #4
 8001f80:	4618      	mov	r0, r3
 8001f82:	f00b f87d 	bl	800d080 <rcutils_set_default_allocator>
 8001f86:	4603      	mov	r3, r0
 8001f88:	f083 0301 	eor.w	r3, r3, #1
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d003      	beq.n	8001f9a <uros_init+0x4e>
  printf("Error on default allocators (line %d)\n", __LINE__); 
 8001f92:	2138      	movs	r1, #56	@ 0x38
 8001f94:	480c      	ldr	r0, [pc, #48]	@ (8001fc8 <uros_init+0x7c>)
 8001f96:	f016 fb8f 	bl	80186b8 <iprintf>
  }
}
 8001f9a:	bf00      	nop
 8001f9c:	3718      	adds	r7, #24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	08002871 	.word	0x08002871
 8001fa8:	08002809 	.word	0x08002809
 8001fac:	080027e9 	.word	0x080027e9
 8001fb0:	080027bd 	.word	0x080027bd
 8001fb4:	2000491c 	.word	0x2000491c
 8001fb8:	0800304d 	.word	0x0800304d
 8001fbc:	08003091 	.word	0x08003091
 8001fc0:	080030c9 	.word	0x080030c9
 8001fc4:	08003135 	.word	0x08003135
 8001fc8:	08019908 	.word	0x08019908

08001fcc <uros_agent_status_check>:

void uros_agent_status_check(void) {
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  switch (status) {
 8001fd0:	4b11      	ldr	r3, [pc, #68]	@ (8002018 <uros_agent_status_check+0x4c>)
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	2b04      	cmp	r3, #4
 8001fd6:	d81c      	bhi.n	8002012 <uros_agent_status_check+0x46>
 8001fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8001fe0 <uros_agent_status_check+0x14>)
 8001fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fde:	bf00      	nop
 8001fe0:	08001ff5 	.word	0x08001ff5
 8001fe4:	08001ffb 	.word	0x08001ffb
 8001fe8:	08002001 	.word	0x08002001
 8001fec:	08002007 	.word	0x08002007
 8001ff0:	0800200d 	.word	0x0800200d
    case AGENT_WAITING:
      handle_state_agent_waiting();
 8001ff4:	f000 f812 	bl	800201c <handle_state_agent_waiting>
      break;
 8001ff8:	e00c      	b.n	8002014 <uros_agent_status_check+0x48>
    case AGENT_AVAILABLE:
      handle_state_agent_available();
 8001ffa:	f000 f821 	bl	8002040 <handle_state_agent_available>
      break;
 8001ffe:	e009      	b.n	8002014 <uros_agent_status_check+0x48>
    case AGENT_CONNECTED:
      handle_state_agent_connected();
 8002000:	f000 f82a 	bl	8002058 <handle_state_agent_connected>
      break;
 8002004:	e006      	b.n	8002014 <uros_agent_status_check+0x48>
    case AGENT_TRYING:
      handle_state_agent_trying();
 8002006:	f000 f859 	bl	80020bc <handle_state_agent_trying>
      break;
 800200a:	e003      	b.n	8002014 <uros_agent_status_check+0x48>
    case AGENT_DISCONNECTED:
      handle_state_agent_disconnected();
 800200c:	f000 f880 	bl	8002110 <handle_state_agent_disconnected>
      break;
 8002010:	e000      	b.n	8002014 <uros_agent_status_check+0x48>
    default:
      break;
 8002012:	bf00      	nop
  }
}
 8002014:	bf00      	nop
 8002016:	bd80      	pop	{r7, pc}
 8002018:	20000338 	.word	0x20000338

0800201c <handle_state_agent_waiting>:

void handle_state_agent_waiting(void) {
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  status = (rmw_uros_ping_agent(100, 10) == RMW_RET_OK) ? AGENT_AVAILABLE : AGENT_WAITING;
 8002020:	210a      	movs	r1, #10
 8002022:	2064      	movs	r0, #100	@ 0x64
 8002024:	f00b fc1c 	bl	800d860 <rmw_uros_ping_agent>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d101      	bne.n	8002032 <handle_state_agent_waiting+0x16>
 800202e:	2201      	movs	r2, #1
 8002030:	e000      	b.n	8002034 <handle_state_agent_waiting+0x18>
 8002032:	2200      	movs	r2, #0
 8002034:	4b01      	ldr	r3, [pc, #4]	@ (800203c <handle_state_agent_waiting+0x20>)
 8002036:	701a      	strb	r2, [r3, #0]
}
 8002038:	bf00      	nop
 800203a:	bd80      	pop	{r7, pc}
 800203c:	20000338 	.word	0x20000338

08002040 <handle_state_agent_available>:
void handle_state_agent_available(void) {
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
  uros_create_entities();
 8002044:	f000 f870 	bl	8002128 <uros_create_entities>
  status = AGENT_CONNECTED;
 8002048:	4b02      	ldr	r3, [pc, #8]	@ (8002054 <handle_state_agent_available+0x14>)
 800204a:	2202      	movs	r2, #2
 800204c:	701a      	strb	r2, [r3, #0]
}
 800204e:	bf00      	nop
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	20000338 	.word	0x20000338

08002058 <handle_state_agent_connected>:
void handle_state_agent_connected(void) {
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  if(rmw_uros_ping_agent(20, 5) == RMW_RET_OK){
 800205c:	2105      	movs	r1, #5
 800205e:	2014      	movs	r0, #20
 8002060:	f00b fbfe 	bl	800d860 <rmw_uros_ping_agent>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	bf0c      	ite	eq
 800206a:	2301      	moveq	r3, #1
 800206c:	2300      	movne	r3, #0
 800206e:	b2db      	uxtb	r3, r3
 8002070:	2b00      	cmp	r3, #0
 8002072:	d009      	beq.n	8002088 <handle_state_agent_connected+0x30>
    rclc_executor_spin_some(&executor, RCL_MS_TO_NS(50));
 8002074:	a30f      	add	r3, pc, #60	@ (adr r3, 80020b4 <handle_state_agent_connected+0x5c>)
 8002076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207a:	480b      	ldr	r0, [pc, #44]	@ (80020a8 <handle_state_agent_connected+0x50>)
 800207c:	f00a fe7e 	bl	800cd7c <rclc_executor_spin_some>
    ping_fail_count = 0; // Reset ping fail count
 8002080:	4b0a      	ldr	r3, [pc, #40]	@ (80020ac <handle_state_agent_connected+0x54>)
 8002082:	2200      	movs	r2, #0
 8002084:	601a      	str	r2, [r3, #0]
    ping_fail_count++;
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
      status = AGENT_TRYING;
    }
  }
}
 8002086:	e00b      	b.n	80020a0 <handle_state_agent_connected+0x48>
    ping_fail_count++;
 8002088:	4b08      	ldr	r3, [pc, #32]	@ (80020ac <handle_state_agent_connected+0x54>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	3301      	adds	r3, #1
 800208e:	4a07      	ldr	r2, [pc, #28]	@ (80020ac <handle_state_agent_connected+0x54>)
 8002090:	6013      	str	r3, [r2, #0]
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
 8002092:	4b06      	ldr	r3, [pc, #24]	@ (80020ac <handle_state_agent_connected+0x54>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	2b04      	cmp	r3, #4
 8002098:	dd02      	ble.n	80020a0 <handle_state_agent_connected+0x48>
      status = AGENT_TRYING;
 800209a:	4b05      	ldr	r3, [pc, #20]	@ (80020b0 <handle_state_agent_connected+0x58>)
 800209c:	2203      	movs	r2, #3
 800209e:	701a      	strb	r2, [r3, #0]
}
 80020a0:	bf00      	nop
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	f3af 8000 	nop.w
 80020a8:	200002b0 	.word	0x200002b0
 80020ac:	2000033c 	.word	0x2000033c
 80020b0:	20000338 	.word	0x20000338
 80020b4:	02faf080 	.word	0x02faf080
 80020b8:	00000000 	.word	0x00000000

080020bc <handle_state_agent_trying>:
void handle_state_agent_trying(void) {
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  if(rmw_uros_ping_agent(50, 10) == RMW_RET_OK){
 80020c0:	210a      	movs	r1, #10
 80020c2:	2032      	movs	r0, #50	@ 0x32
 80020c4:	f00b fbcc 	bl	800d860 <rmw_uros_ping_agent>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	bf0c      	ite	eq
 80020ce:	2301      	moveq	r3, #1
 80020d0:	2300      	movne	r3, #0
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d006      	beq.n	80020e6 <handle_state_agent_trying+0x2a>
    status = AGENT_CONNECTED;
 80020d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002108 <handle_state_agent_trying+0x4c>)
 80020da:	2202      	movs	r2, #2
 80020dc:	701a      	strb	r2, [r3, #0]
    ping_fail_count = 0; // Reset ping fail count
 80020de:	4b0b      	ldr	r3, [pc, #44]	@ (800210c <handle_state_agent_trying+0x50>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
      status = AGENT_DISCONNECTED;
      ping_fail_count = 0;
    }
  }
}
 80020e4:	e00e      	b.n	8002104 <handle_state_agent_trying+0x48>
    ping_fail_count++;
 80020e6:	4b09      	ldr	r3, [pc, #36]	@ (800210c <handle_state_agent_trying+0x50>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	3301      	adds	r3, #1
 80020ec:	4a07      	ldr	r2, [pc, #28]	@ (800210c <handle_state_agent_trying+0x50>)
 80020ee:	6013      	str	r3, [r2, #0]
    if(ping_fail_count >= MAX_PING_FAIL_COUNT){
 80020f0:	4b06      	ldr	r3, [pc, #24]	@ (800210c <handle_state_agent_trying+0x50>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2b04      	cmp	r3, #4
 80020f6:	dd05      	ble.n	8002104 <handle_state_agent_trying+0x48>
      status = AGENT_DISCONNECTED;
 80020f8:	4b03      	ldr	r3, [pc, #12]	@ (8002108 <handle_state_agent_trying+0x4c>)
 80020fa:	2204      	movs	r2, #4
 80020fc:	701a      	strb	r2, [r3, #0]
      ping_fail_count = 0;
 80020fe:	4b03      	ldr	r3, [pc, #12]	@ (800210c <handle_state_agent_trying+0x50>)
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
}
 8002104:	bf00      	nop
 8002106:	bd80      	pop	{r7, pc}
 8002108:	20000338 	.word	0x20000338
 800210c:	2000033c 	.word	0x2000033c

08002110 <handle_state_agent_disconnected>:
void handle_state_agent_disconnected(void) {
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  uros_destroy_entities();
 8002114:	f000 f8a0 	bl	8002258 <uros_destroy_entities>
  status = AGENT_WAITING;
 8002118:	4b02      	ldr	r3, [pc, #8]	@ (8002124 <handle_state_agent_disconnected+0x14>)
 800211a:	2200      	movs	r2, #0
 800211c:	701a      	strb	r2, [r3, #0]
}
 800211e:	bf00      	nop
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	20000338 	.word	0x20000338

08002128 <uros_create_entities>:


void uros_create_entities(void) {
 8002128:	b5b0      	push	{r4, r5, r7, lr}
 800212a:	b088      	sub	sp, #32
 800212c:	af02      	add	r7, sp, #8
  allocator = rcl_get_default_allocator();
 800212e:	4c3a      	ldr	r4, [pc, #232]	@ (8002218 <uros_create_entities+0xf0>)
 8002130:	463b      	mov	r3, r7
 8002132:	4618      	mov	r0, r3
 8002134:	f00a ffc2 	bl	800d0bc <rcutils_get_default_allocator>
 8002138:	4625      	mov	r5, r4
 800213a:	463c      	mov	r4, r7
 800213c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800213e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002140:	6823      	ldr	r3, [r4, #0]
 8002142:	602b      	str	r3, [r5, #0]

  init_options = rcl_get_zero_initialized_init_options();
 8002144:	f008 ffb2 	bl	800b0ac <rcl_get_zero_initialized_init_options>
 8002148:	4603      	mov	r3, r0
 800214a:	4a34      	ldr	r2, [pc, #208]	@ (800221c <uros_create_entities+0xf4>)
 800214c:	6013      	str	r3, [r2, #0]
  rcl_init_options_init(&init_options, allocator);
 800214e:	4b32      	ldr	r3, [pc, #200]	@ (8002218 <uros_create_entities+0xf0>)
 8002150:	466c      	mov	r4, sp
 8002152:	f103 020c 	add.w	r2, r3, #12
 8002156:	e892 0003 	ldmia.w	r2, {r0, r1}
 800215a:	e884 0003 	stmia.w	r4, {r0, r1}
 800215e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002160:	482e      	ldr	r0, [pc, #184]	@ (800221c <uros_create_entities+0xf4>)
 8002162:	f008 ffa5 	bl	800b0b0 <rcl_init_options_init>
  rcl_init_options_set_domain_id(&init_options, DOMAIN_ID);
 8002166:	2100      	movs	r1, #0
 8002168:	482c      	ldr	r0, [pc, #176]	@ (800221c <uros_create_entities+0xf4>)
 800216a:	f009 f89d 	bl	800b2a8 <rcl_init_options_set_domain_id>

  rclc_support_init_with_options(&support, 0, NULL, &init_options, &allocator); // Initialize support structure
 800216e:	4b2a      	ldr	r3, [pc, #168]	@ (8002218 <uros_create_entities+0xf0>)
 8002170:	9300      	str	r3, [sp, #0]
 8002172:	4b2a      	ldr	r3, [pc, #168]	@ (800221c <uros_create_entities+0xf4>)
 8002174:	2200      	movs	r2, #0
 8002176:	2100      	movs	r1, #0
 8002178:	4829      	ldr	r0, [pc, #164]	@ (8002220 <uros_create_entities+0xf8>)
 800217a:	f00a fe39 	bl	800cdf0 <rclc_support_init_with_options>

  rcl_init_options_fini(&init_options);
 800217e:	4827      	ldr	r0, [pc, #156]	@ (800221c <uros_create_entities+0xf4>)
 8002180:	f008 fffc 	bl	800b17c <rcl_init_options_fini>
  
  rclc_node_init_default(&node, NODE_NAME, "", &support);                       // Initialize node
 8002184:	4b26      	ldr	r3, [pc, #152]	@ (8002220 <uros_create_entities+0xf8>)
 8002186:	4a27      	ldr	r2, [pc, #156]	@ (8002224 <uros_create_entities+0xfc>)
 8002188:	4927      	ldr	r1, [pc, #156]	@ (8002228 <uros_create_entities+0x100>)
 800218a:	4828      	ldr	r0, [pc, #160]	@ (800222c <uros_create_entities+0x104>)
 800218c:	f00a fe8e 	bl	800ceac <rclc_node_init_default>

  rclc_publisher_init_default(                                                  // Initialize publisher for pose
 8002190:	f00c fee2 	bl	800ef58 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>
 8002194:	4602      	mov	r2, r0
 8002196:	4b26      	ldr	r3, [pc, #152]	@ (8002230 <uros_create_entities+0x108>)
 8002198:	4924      	ldr	r1, [pc, #144]	@ (800222c <uros_create_entities+0x104>)
 800219a:	4826      	ldr	r0, [pc, #152]	@ (8002234 <uros_create_entities+0x10c>)
 800219c:	f00a fec2 	bl	800cf24 <rclc_publisher_init_default>
    &arm_pub,
    &node,
    ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Int32),
    "robot/arm_status");
  arm_msg.data = -1;
 80021a0:	4b25      	ldr	r3, [pc, #148]	@ (8002238 <uros_create_entities+0x110>)
 80021a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80021a6:	601a      	str	r2, [r3, #0]

  rmw_uros_set_publisher_session_timeout(                                       // Set session timeout for publisher
 80021a8:	4822      	ldr	r0, [pc, #136]	@ (8002234 <uros_create_entities+0x10c>)
 80021aa:	f009 fb75 	bl	800b898 <rcl_publisher_get_rmw_handle>
 80021ae:	4603      	mov	r3, r0
 80021b0:	210a      	movs	r1, #10
 80021b2:	4618      	mov	r0, r3
 80021b4:	f00c fb46 	bl	800e844 <rmw_uros_set_publisher_session_timeout>
    rcl_publisher_get_rmw_handle(&arm_pub),
    10);

  rclc_subscription_init_default(                                               // Initialize subscriber for arm command
 80021b8:	f00c fece 	bl	800ef58 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>
 80021bc:	4602      	mov	r2, r0
 80021be:	4b1f      	ldr	r3, [pc, #124]	@ (800223c <uros_create_entities+0x114>)
 80021c0:	491a      	ldr	r1, [pc, #104]	@ (800222c <uros_create_entities+0x104>)
 80021c2:	481f      	ldr	r0, [pc, #124]	@ (8002240 <uros_create_entities+0x118>)
 80021c4:	f00a fee2 	bl	800cf8c <rclc_subscription_init_default>
    &cmd_arm_sub,
    &node,
    ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, Int32),
    "robot/cmd_arm");
  cmd_arm_msg.data = -1;
 80021c8:	4b1e      	ldr	r3, [pc, #120]	@ (8002244 <uros_create_entities+0x11c>)
 80021ca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80021ce:	601a      	str	r2, [r3, #0]

  rclc_timer_init_default(                                                      // Initialize timer for publishing pose
 80021d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002248 <uros_create_entities+0x120>)
 80021d2:	9300      	str	r3, [sp, #0]
 80021d4:	a30e      	add	r3, pc, #56	@ (adr r3, 8002210 <uros_create_entities+0xe8>)
 80021d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021da:	4911      	ldr	r1, [pc, #68]	@ (8002220 <uros_create_entities+0xf8>)
 80021dc:	481b      	ldr	r0, [pc, #108]	@ (800224c <uros_create_entities+0x124>)
 80021de:	f00a ff09 	bl	800cff4 <rclc_timer_init_default>
    &pub_timer,
    &support,
    RCL_MS_TO_NS(100),
    pub_timer_cb);

  rclc_executor_init(&executor, &support.context, 2, &allocator);               // Create executor (1 timer + 2 subscriptions)
 80021e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002218 <uros_create_entities+0xf0>)
 80021e4:	2202      	movs	r2, #2
 80021e6:	490e      	ldr	r1, [pc, #56]	@ (8002220 <uros_create_entities+0xf8>)
 80021e8:	4819      	ldr	r0, [pc, #100]	@ (8002250 <uros_create_entities+0x128>)
 80021ea:	f00a fad9 	bl	800c7a0 <rclc_executor_init>
  rclc_executor_add_subscription(&executor, &cmd_arm_sub, &cmd_arm_msg, &cmd_arm_sub_cb, ON_NEW_DATA); // Add arm subscriber to executor
 80021ee:	2300      	movs	r3, #0
 80021f0:	9300      	str	r3, [sp, #0]
 80021f2:	4b18      	ldr	r3, [pc, #96]	@ (8002254 <uros_create_entities+0x12c>)
 80021f4:	4a13      	ldr	r2, [pc, #76]	@ (8002244 <uros_create_entities+0x11c>)
 80021f6:	4912      	ldr	r1, [pc, #72]	@ (8002240 <uros_create_entities+0x118>)
 80021f8:	4815      	ldr	r0, [pc, #84]	@ (8002250 <uros_create_entities+0x128>)
 80021fa:	f00a fb75 	bl	800c8e8 <rclc_executor_add_subscription>
  rclc_executor_add_timer(&executor, &pub_timer); // Add pose publisher timer to executor
 80021fe:	4913      	ldr	r1, [pc, #76]	@ (800224c <uros_create_entities+0x124>)
 8002200:	4813      	ldr	r0, [pc, #76]	@ (8002250 <uros_create_entities+0x128>)
 8002202:	f00a fba5 	bl	800c950 <rclc_executor_add_timer>
}
 8002206:	bf00      	nop
 8002208:	3718      	adds	r7, #24
 800220a:	46bd      	mov	sp, r7
 800220c:	bdb0      	pop	{r4, r5, r7, pc}
 800220e:	bf00      	nop
 8002210:	05f5e100 	.word	0x05f5e100
 8002214:	00000000 	.word	0x00000000
 8002218:	2000028c 	.word	0x2000028c
 800221c:	200002a8 	.word	0x200002a8
 8002220:	20000258 	.word	0x20000258
 8002224:	08019930 	.word	0x08019930
 8002228:	08019934 	.word	0x08019934
 800222c:	200002a0 	.word	0x200002a0
 8002230:	08019944 	.word	0x08019944
 8002234:	20000244 	.word	0x20000244
 8002238:	20000248 	.word	0x20000248
 800223c:	08019958 	.word	0x08019958
 8002240:	2000024c 	.word	0x2000024c
 8002244:	20000250 	.word	0x20000250
 8002248:	080022e9 	.word	0x080022e9
 800224c:	20000254 	.word	0x20000254
 8002250:	200002b0 	.word	0x200002b0
 8002254:	080022b9 	.word	0x080022b9

08002258 <uros_destroy_entities>:
void uros_destroy_entities(void) {
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
  rmw_context_t* rmw_context = rcl_context_get_rmw_context(&support.context);
 800225e:	4810      	ldr	r0, [pc, #64]	@ (80022a0 <uros_destroy_entities+0x48>)
 8002260:	f008 feaa 	bl	800afb8 <rcl_context_get_rmw_context>
 8002264:	6078      	str	r0, [r7, #4]
  (void) rmw_uros_set_context_entity_destroy_session_timeout(rmw_context, 0);
 8002266:	2100      	movs	r1, #0
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	f00c faf3 	bl	800e854 <rmw_uros_set_context_entity_destroy_session_timeout>

  // Destroy publisher
  rcl_publisher_fini(&arm_pub, &node);
 800226e:	490d      	ldr	r1, [pc, #52]	@ (80022a4 <uros_destroy_entities+0x4c>)
 8002270:	480d      	ldr	r0, [pc, #52]	@ (80022a8 <uros_destroy_entities+0x50>)
 8002272:	f009 fa93 	bl	800b79c <rcl_publisher_fini>

  // Destroy subscription
  rcl_subscription_fini(&cmd_arm_sub, &node);
 8002276:	490b      	ldr	r1, [pc, #44]	@ (80022a4 <uros_destroy_entities+0x4c>)
 8002278:	480c      	ldr	r0, [pc, #48]	@ (80022ac <uros_destroy_entities+0x54>)
 800227a:	f009 fbe3 	bl	800ba44 <rcl_subscription_fini>

  // Destroy timer
  rcl_timer_fini(&pub_timer);
 800227e:	480c      	ldr	r0, [pc, #48]	@ (80022b0 <uros_destroy_entities+0x58>)
 8002280:	f009 fe14 	bl	800beac <rcl_timer_fini>

  // Destroy executor
  rclc_executor_fini(&executor);
 8002284:	480b      	ldr	r0, [pc, #44]	@ (80022b4 <uros_destroy_entities+0x5c>)
 8002286:	f00a fafb 	bl	800c880 <rclc_executor_fini>

  // Destroy node
  rcl_node_fini(&node);
 800228a:	4806      	ldr	r0, [pc, #24]	@ (80022a4 <uros_destroy_entities+0x4c>)
 800228c:	f009 f964 	bl	800b558 <rcl_node_fini>
  rclc_support_fini(&support);
 8002290:	4803      	ldr	r0, [pc, #12]	@ (80022a0 <uros_destroy_entities+0x48>)
 8002292:	f00a fde1 	bl	800ce58 <rclc_support_fini>
}
 8002296:	bf00      	nop
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	20000258 	.word	0x20000258
 80022a4:	200002a0 	.word	0x200002a0
 80022a8:	20000244 	.word	0x20000244
 80022ac:	2000024c 	.word	0x2000024c
 80022b0:	20000254 	.word	0x20000254
 80022b4:	200002b0 	.word	0x200002b0

080022b8 <cmd_arm_sub_cb>:


void cmd_arm_sub_cb(const void* msgin) {
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  const std_msgs__msg__Int32 * msg = (const std_msgs__msg__Int32 *)msgin;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	60fb      	str	r3, [r7, #12]
  cmd_arm_msg = *msg;
 80022c4:	4a06      	ldr	r2, [pc, #24]	@ (80022e0 <cmd_arm_sub_cb+0x28>)
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6013      	str	r3, [r2, #0]
  mission_type = cmd_arm_msg.data;
 80022cc:	4b04      	ldr	r3, [pc, #16]	@ (80022e0 <cmd_arm_sub_cb+0x28>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a04      	ldr	r2, [pc, #16]	@ (80022e4 <cmd_arm_sub_cb+0x2c>)
 80022d2:	6013      	str	r3, [r2, #0]
  mission_ctrl();
 80022d4:	f7ff fbae 	bl	8001a34 <mission_ctrl>
}
 80022d8:	bf00      	nop
 80022da:	3710      	adds	r7, #16
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	20000250 	.word	0x20000250
 80022e4:	20000234 	.word	0x20000234

080022e8 <pub_timer_cb>:

void pub_timer_cb(rcl_timer_t * timer, int64_t last_call_time){
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	60f8      	str	r0, [r7, #12]
 80022f0:	e9c7 2300 	strd	r2, r3, [r7]
  arm_msg.data = mission_status;
 80022f4:	4b06      	ldr	r3, [pc, #24]	@ (8002310 <pub_timer_cb+0x28>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a06      	ldr	r2, [pc, #24]	@ (8002314 <pub_timer_cb+0x2c>)
 80022fa:	6013      	str	r3, [r2, #0]
	rcl_publish(&arm_pub, &arm_msg, NULL);
 80022fc:	2200      	movs	r2, #0
 80022fe:	4905      	ldr	r1, [pc, #20]	@ (8002314 <pub_timer_cb+0x2c>)
 8002300:	4805      	ldr	r0, [pc, #20]	@ (8002318 <pub_timer_cb+0x30>)
 8002302:	f009 faa5 	bl	800b850 <rcl_publish>
}
 8002306:	bf00      	nop
 8002308:	3710      	adds	r7, #16
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	2000023c 	.word	0x2000023c
 8002314:	20000248 	.word	0x20000248
 8002318:	20000244 	.word	0x20000244

0800231c <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b08a      	sub	sp, #40	@ 0x28
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002324:	2300      	movs	r3, #0
 8002326:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002328:	f007 f99e 	bl	8009668 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800232c:	4b5a      	ldr	r3, [pc, #360]	@ (8002498 <pvPortMallocMicroROS+0x17c>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d101      	bne.n	8002338 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 8002334:	f000 f986 	bl	8002644 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002338:	4b58      	ldr	r3, [pc, #352]	@ (800249c <pvPortMallocMicroROS+0x180>)
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4013      	ands	r3, r2
 8002340:	2b00      	cmp	r3, #0
 8002342:	f040 8090 	bne.w	8002466 <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d01e      	beq.n	800238a <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800234c:	2208      	movs	r2, #8
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4413      	add	r3, r2
 8002352:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f003 0307 	and.w	r3, r3, #7
 800235a:	2b00      	cmp	r3, #0
 800235c:	d015      	beq.n	800238a <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f023 0307 	bic.w	r3, r3, #7
 8002364:	3308      	adds	r3, #8
 8002366:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f003 0307 	and.w	r3, r3, #7
 800236e:	2b00      	cmp	r3, #0
 8002370:	d00b      	beq.n	800238a <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002376:	f383 8811 	msr	BASEPRI, r3
 800237a:	f3bf 8f6f 	isb	sy
 800237e:	f3bf 8f4f 	dsb	sy
 8002382:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002384:	bf00      	nop
 8002386:	bf00      	nop
 8002388:	e7fd      	b.n	8002386 <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d06a      	beq.n	8002466 <pvPortMallocMicroROS+0x14a>
 8002390:	4b43      	ldr	r3, [pc, #268]	@ (80024a0 <pvPortMallocMicroROS+0x184>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	687a      	ldr	r2, [r7, #4]
 8002396:	429a      	cmp	r2, r3
 8002398:	d865      	bhi.n	8002466 <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800239a:	4b42      	ldr	r3, [pc, #264]	@ (80024a4 <pvPortMallocMicroROS+0x188>)
 800239c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800239e:	4b41      	ldr	r3, [pc, #260]	@ (80024a4 <pvPortMallocMicroROS+0x188>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80023a4:	e004      	b.n	80023b0 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 80023a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80023aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80023b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d903      	bls.n	80023c2 <pvPortMallocMicroROS+0xa6>
 80023ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d1f1      	bne.n	80023a6 <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80023c2:	4b35      	ldr	r3, [pc, #212]	@ (8002498 <pvPortMallocMicroROS+0x17c>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d04c      	beq.n	8002466 <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80023cc:	6a3b      	ldr	r3, [r7, #32]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2208      	movs	r2, #8
 80023d2:	4413      	add	r3, r2
 80023d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80023d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	6a3b      	ldr	r3, [r7, #32]
 80023dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80023de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e0:	685a      	ldr	r2, [r3, #4]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	1ad2      	subs	r2, r2, r3
 80023e6:	2308      	movs	r3, #8
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d920      	bls.n	8002430 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80023ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	4413      	add	r3, r2
 80023f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80023f6:	69bb      	ldr	r3, [r7, #24]
 80023f8:	f003 0307 	and.w	r3, r3, #7
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d00b      	beq.n	8002418 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8002400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002404:	f383 8811 	msr	BASEPRI, r3
 8002408:	f3bf 8f6f 	isb	sy
 800240c:	f3bf 8f4f 	dsb	sy
 8002410:	613b      	str	r3, [r7, #16]
}
 8002412:	bf00      	nop
 8002414:	bf00      	nop
 8002416:	e7fd      	b.n	8002414 <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800241a:	685a      	ldr	r2, [r3, #4]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	1ad2      	subs	r2, r2, r3
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800242a:	69b8      	ldr	r0, [r7, #24]
 800242c:	f000 f96c 	bl	8002708 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002430:	4b1b      	ldr	r3, [pc, #108]	@ (80024a0 <pvPortMallocMicroROS+0x184>)
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	4a19      	ldr	r2, [pc, #100]	@ (80024a0 <pvPortMallocMicroROS+0x184>)
 800243c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800243e:	4b18      	ldr	r3, [pc, #96]	@ (80024a0 <pvPortMallocMicroROS+0x184>)
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	4b19      	ldr	r3, [pc, #100]	@ (80024a8 <pvPortMallocMicroROS+0x18c>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	429a      	cmp	r2, r3
 8002448:	d203      	bcs.n	8002452 <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800244a:	4b15      	ldr	r3, [pc, #84]	@ (80024a0 <pvPortMallocMicroROS+0x184>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a16      	ldr	r2, [pc, #88]	@ (80024a8 <pvPortMallocMicroROS+0x18c>)
 8002450:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	4b11      	ldr	r3, [pc, #68]	@ (800249c <pvPortMallocMicroROS+0x180>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	431a      	orrs	r2, r3
 800245c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800245e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002462:	2200      	movs	r2, #0
 8002464:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002466:	f007 f90d 	bl	8009684 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	f003 0307 	and.w	r3, r3, #7
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00b      	beq.n	800248c <pvPortMallocMicroROS+0x170>
	__asm volatile
 8002474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002478:	f383 8811 	msr	BASEPRI, r3
 800247c:	f3bf 8f6f 	isb	sy
 8002480:	f3bf 8f4f 	dsb	sy
 8002484:	60fb      	str	r3, [r7, #12]
}
 8002486:	bf00      	nop
 8002488:	bf00      	nop
 800248a:	e7fd      	b.n	8002488 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 800248c:	69fb      	ldr	r3, [r7, #28]
}
 800248e:	4618      	mov	r0, r3
 8002490:	3728      	adds	r7, #40	@ 0x28
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	20003f48 	.word	0x20003f48
 800249c:	20003f54 	.word	0x20003f54
 80024a0:	20003f4c 	.word	0x20003f4c
 80024a4:	20003f40 	.word	0x20003f40
 80024a8:	20003f50 	.word	0x20003f50

080024ac <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d04a      	beq.n	8002554 <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80024be:	2308      	movs	r3, #8
 80024c0:	425b      	negs	r3, r3
 80024c2:	697a      	ldr	r2, [r7, #20]
 80024c4:	4413      	add	r3, r2
 80024c6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	685a      	ldr	r2, [r3, #4]
 80024d0:	4b22      	ldr	r3, [pc, #136]	@ (800255c <vPortFreeMicroROS+0xb0>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4013      	ands	r3, r2
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d10b      	bne.n	80024f2 <vPortFreeMicroROS+0x46>
	__asm volatile
 80024da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024de:	f383 8811 	msr	BASEPRI, r3
 80024e2:	f3bf 8f6f 	isb	sy
 80024e6:	f3bf 8f4f 	dsb	sy
 80024ea:	60fb      	str	r3, [r7, #12]
}
 80024ec:	bf00      	nop
 80024ee:	bf00      	nop
 80024f0:	e7fd      	b.n	80024ee <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d00b      	beq.n	8002512 <vPortFreeMicroROS+0x66>
	__asm volatile
 80024fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024fe:	f383 8811 	msr	BASEPRI, r3
 8002502:	f3bf 8f6f 	isb	sy
 8002506:	f3bf 8f4f 	dsb	sy
 800250a:	60bb      	str	r3, [r7, #8]
}
 800250c:	bf00      	nop
 800250e:	bf00      	nop
 8002510:	e7fd      	b.n	800250e <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	685a      	ldr	r2, [r3, #4]
 8002516:	4b11      	ldr	r3, [pc, #68]	@ (800255c <vPortFreeMicroROS+0xb0>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4013      	ands	r3, r2
 800251c:	2b00      	cmp	r3, #0
 800251e:	d019      	beq.n	8002554 <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d115      	bne.n	8002554 <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	685a      	ldr	r2, [r3, #4]
 800252c:	4b0b      	ldr	r3, [pc, #44]	@ (800255c <vPortFreeMicroROS+0xb0>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	43db      	mvns	r3, r3
 8002532:	401a      	ands	r2, r3
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002538:	f007 f896 	bl	8009668 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	685a      	ldr	r2, [r3, #4]
 8002540:	4b07      	ldr	r3, [pc, #28]	@ (8002560 <vPortFreeMicroROS+0xb4>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4413      	add	r3, r2
 8002546:	4a06      	ldr	r2, [pc, #24]	@ (8002560 <vPortFreeMicroROS+0xb4>)
 8002548:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800254a:	6938      	ldr	r0, [r7, #16]
 800254c:	f000 f8dc 	bl	8002708 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8002550:	f007 f898 	bl	8009684 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002554:	bf00      	nop
 8002556:	3718      	adds	r7, #24
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}
 800255c:	20003f54 	.word	0x20003f54
 8002560:	20003f4c 	.word	0x20003f4c

08002564 <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 8002564:	b480      	push	{r7}
 8002566:	b087      	sub	sp, #28
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8002570:	2308      	movs	r3, #8
 8002572:	425b      	negs	r3, r3
 8002574:	697a      	ldr	r2, [r7, #20]
 8002576:	4413      	add	r3, r2
 8002578:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	685a      	ldr	r2, [r3, #4]
 8002582:	4b06      	ldr	r3, [pc, #24]	@ (800259c <getBlockSize+0x38>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	43db      	mvns	r3, r3
 8002588:	4013      	ands	r3, r2
 800258a:	60fb      	str	r3, [r7, #12]

	return count;
 800258c:	68fb      	ldr	r3, [r7, #12]
}
 800258e:	4618      	mov	r0, r3
 8002590:	371c      	adds	r7, #28
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	20003f54 	.word	0x20003f54

080025a0 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 80025aa:	f007 f85d 	bl	8009668 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 80025ae:	6838      	ldr	r0, [r7, #0]
 80025b0:	f7ff feb4 	bl	800231c <pvPortMallocMicroROS>
 80025b4:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d017      	beq.n	80025ec <pvPortReallocMicroROS+0x4c>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d014      	beq.n	80025ec <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f7ff ffce 	bl	8002564 <getBlockSize>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2208      	movs	r2, #8
 80025cc:	1a9b      	subs	r3, r3, r2
 80025ce:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 80025d0:	683a      	ldr	r2, [r7, #0]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	429a      	cmp	r2, r3
 80025d6:	d201      	bcs.n	80025dc <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 80025dc:	68fa      	ldr	r2, [r7, #12]
 80025de:	6879      	ldr	r1, [r7, #4]
 80025e0:	68b8      	ldr	r0, [r7, #8]
 80025e2:	f016 fa82 	bl	8018aea <memcpy>

		vPortFreeMicroROS(pv);
 80025e6:	6878      	ldr	r0, [r7, #4]
 80025e8:	f7ff ff60 	bl	80024ac <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 80025ec:	f007 f84a 	bl	8009684 <xTaskResumeAll>

	return newmem;
 80025f0:	68bb      	ldr	r3, [r7, #8]
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b086      	sub	sp, #24
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
 8002602:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8002604:	f007 f830 	bl	8009668 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	fb02 f303 	mul.w	r3, r2, r3
 8002610:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 8002612:	6978      	ldr	r0, [r7, #20]
 8002614:	f7ff fe82 	bl	800231c <pvPortMallocMicroROS>
 8002618:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	613b      	str	r3, [r7, #16]

  	while(count--)
 800261e:	e004      	b.n	800262a <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	1c5a      	adds	r2, r3, #1
 8002624:	613a      	str	r2, [r7, #16]
 8002626:	2200      	movs	r2, #0
 8002628:	701a      	strb	r2, [r3, #0]
  	while(count--)
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	1e5a      	subs	r2, r3, #1
 800262e:	617a      	str	r2, [r7, #20]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d1f5      	bne.n	8002620 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 8002634:	f007 f826 	bl	8009684 <xTaskResumeAll>
  	return mem;
 8002638:	68fb      	ldr	r3, [r7, #12]
}
 800263a:	4618      	mov	r0, r3
 800263c:	3718      	adds	r7, #24
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
	...

08002644 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002644:	b480      	push	{r7}
 8002646:	b085      	sub	sp, #20
 8002648:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800264a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800264e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002650:	4b27      	ldr	r3, [pc, #156]	@ (80026f0 <prvHeapInit+0xac>)
 8002652:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	f003 0307 	and.w	r3, r3, #7
 800265a:	2b00      	cmp	r3, #0
 800265c:	d00c      	beq.n	8002678 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	3307      	adds	r3, #7
 8002662:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f023 0307 	bic.w	r3, r3, #7
 800266a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800266c:	68ba      	ldr	r2, [r7, #8]
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	4a1f      	ldr	r2, [pc, #124]	@ (80026f0 <prvHeapInit+0xac>)
 8002674:	4413      	add	r3, r2
 8002676:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800267c:	4a1d      	ldr	r2, [pc, #116]	@ (80026f4 <prvHeapInit+0xb0>)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002682:	4b1c      	ldr	r3, [pc, #112]	@ (80026f4 <prvHeapInit+0xb0>)
 8002684:	2200      	movs	r2, #0
 8002686:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	68ba      	ldr	r2, [r7, #8]
 800268c:	4413      	add	r3, r2
 800268e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002690:	2208      	movs	r2, #8
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	1a9b      	subs	r3, r3, r2
 8002696:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	f023 0307 	bic.w	r3, r3, #7
 800269e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	4a15      	ldr	r2, [pc, #84]	@ (80026f8 <prvHeapInit+0xb4>)
 80026a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80026a6:	4b14      	ldr	r3, [pc, #80]	@ (80026f8 <prvHeapInit+0xb4>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	2200      	movs	r2, #0
 80026ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80026ae:	4b12      	ldr	r3, [pc, #72]	@ (80026f8 <prvHeapInit+0xb4>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2200      	movs	r2, #0
 80026b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	68fa      	ldr	r2, [r7, #12]
 80026be:	1ad2      	subs	r2, r2, r3
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80026c4:	4b0c      	ldr	r3, [pc, #48]	@ (80026f8 <prvHeapInit+0xb4>)
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	4a0a      	ldr	r2, [pc, #40]	@ (80026fc <prvHeapInit+0xb8>)
 80026d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	4a09      	ldr	r2, [pc, #36]	@ (8002700 <prvHeapInit+0xbc>)
 80026da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80026dc:	4b09      	ldr	r3, [pc, #36]	@ (8002704 <prvHeapInit+0xc0>)
 80026de:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80026e2:	601a      	str	r2, [r3, #0]
}
 80026e4:	bf00      	nop
 80026e6:	3714      	adds	r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr
 80026f0:	20000340 	.word	0x20000340
 80026f4:	20003f40 	.word	0x20003f40
 80026f8:	20003f48 	.word	0x20003f48
 80026fc:	20003f50 	.word	0x20003f50
 8002700:	20003f4c 	.word	0x20003f4c
 8002704:	20003f54 	.word	0x20003f54

08002708 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002708:	b480      	push	{r7}
 800270a:	b085      	sub	sp, #20
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002710:	4b28      	ldr	r3, [pc, #160]	@ (80027b4 <prvInsertBlockIntoFreeList+0xac>)
 8002712:	60fb      	str	r3, [r7, #12]
 8002714:	e002      	b.n	800271c <prvInsertBlockIntoFreeList+0x14>
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	60fb      	str	r3, [r7, #12]
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	687a      	ldr	r2, [r7, #4]
 8002722:	429a      	cmp	r2, r3
 8002724:	d8f7      	bhi.n	8002716 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	68ba      	ldr	r2, [r7, #8]
 8002730:	4413      	add	r3, r2
 8002732:	687a      	ldr	r2, [r7, #4]
 8002734:	429a      	cmp	r2, r3
 8002736:	d108      	bne.n	800274a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	685a      	ldr	r2, [r3, #4]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	441a      	add	r2, r3
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	68ba      	ldr	r2, [r7, #8]
 8002754:	441a      	add	r2, r3
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	429a      	cmp	r2, r3
 800275c:	d118      	bne.n	8002790 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	4b15      	ldr	r3, [pc, #84]	@ (80027b8 <prvInsertBlockIntoFreeList+0xb0>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	429a      	cmp	r2, r3
 8002768:	d00d      	beq.n	8002786 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685a      	ldr	r2, [r3, #4]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	441a      	add	r2, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	e008      	b.n	8002798 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002786:	4b0c      	ldr	r3, [pc, #48]	@ (80027b8 <prvInsertBlockIntoFreeList+0xb0>)
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	601a      	str	r2, [r3, #0]
 800278e:	e003      	b.n	8002798 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002798:	68fa      	ldr	r2, [r7, #12]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	429a      	cmp	r2, r3
 800279e:	d002      	beq.n	80027a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80027a6:	bf00      	nop
 80027a8:	3714      	adds	r7, #20
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	20003f40 	.word	0x20003f40
 80027b8:	20003f48 	.word	0x20003f48

080027bc <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 80027bc:	b580      	push	{r7, lr}
 80027be:	b084      	sub	sp, #16
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80027ca:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 80027cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80027d0:	4904      	ldr	r1, [pc, #16]	@ (80027e4 <cubemx_transport_open+0x28>)
 80027d2:	68f8      	ldr	r0, [r7, #12]
 80027d4:	f004 fb38 	bl	8006e48 <HAL_UART_Receive_DMA>
    return true;
 80027d8:	2301      	movs	r3, #1
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3710      	adds	r7, #16
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	20003f58 	.word	0x20003f58

080027e8 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 80027f6:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 80027f8:	68f8      	ldr	r0, [r7, #12]
 80027fa:	f004 fb4a 	bl	8006e92 <HAL_UART_DMAStop>
    return true;
 80027fe:	2301      	movs	r3, #1
}
 8002800:	4618      	mov	r0, r3
 8002802:	3710      	adds	r7, #16
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
 8002814:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 800281c:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002824:	b2db      	uxtb	r3, r3
 8002826:	2b20      	cmp	r3, #32
 8002828:	d11c      	bne.n	8002864 <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	b29b      	uxth	r3, r3
 800282e:	461a      	mov	r2, r3
 8002830:	68b9      	ldr	r1, [r7, #8]
 8002832:	6978      	ldr	r0, [r7, #20]
 8002834:	f004 fa8c 	bl	8006d50 <HAL_UART_Transmit_DMA>
 8002838:	4603      	mov	r3, r0
 800283a:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 800283c:	e002      	b.n	8002844 <cubemx_transport_write+0x3c>
            osDelay(1);
 800283e:	2001      	movs	r0, #1
 8002840:	f005 fe3c 	bl	80084bc <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002844:	7cfb      	ldrb	r3, [r7, #19]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d105      	bne.n	8002856 <cubemx_transport_write+0x4e>
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002850:	b2db      	uxtb	r3, r3
 8002852:	2b20      	cmp	r3, #32
 8002854:	d1f3      	bne.n	800283e <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 8002856:	7cfb      	ldrb	r3, [r7, #19]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d101      	bne.n	8002860 <cubemx_transport_write+0x58>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	e002      	b.n	8002866 <cubemx_transport_write+0x5e>
 8002860:	2300      	movs	r3, #0
 8002862:	e000      	b.n	8002866 <cubemx_transport_write+0x5e>
    }else{
        return 0;
 8002864:	2300      	movs	r3, #0
    }
}
 8002866:	4618      	mov	r0, r3
 8002868:	3718      	adds	r7, #24
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
	...

08002870 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8002870:	b580      	push	{r7, lr}
 8002872:	b088      	sub	sp, #32
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	607a      	str	r2, [r7, #4]
 800287c:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002884:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8002886:	2300      	movs	r3, #0
 8002888:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800288a:	b672      	cpsid	i
}
 800288c:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800289a:	4a1c      	ldr	r2, [pc, #112]	@ (800290c <cubemx_transport_read+0x9c>)
 800289c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800289e:	b662      	cpsie	i
}
 80028a0:	bf00      	nop
        __enable_irq();
        ms_used++;
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	3301      	adds	r3, #1
 80028a6:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 80028a8:	2001      	movs	r0, #1
 80028aa:	f005 fe07 	bl	80084bc <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 80028ae:	4b18      	ldr	r3, [pc, #96]	@ (8002910 <cubemx_transport_read+0xa0>)
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	4b16      	ldr	r3, [pc, #88]	@ (800290c <cubemx_transport_read+0x9c>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d103      	bne.n	80028c2 <cubemx_transport_read+0x52>
 80028ba:	69fa      	ldr	r2, [r7, #28]
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	429a      	cmp	r2, r3
 80028c0:	dbe3      	blt.n	800288a <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 80028c2:	2300      	movs	r3, #0
 80028c4:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80028c6:	e011      	b.n	80028ec <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 80028c8:	4b11      	ldr	r3, [pc, #68]	@ (8002910 <cubemx_transport_read+0xa0>)
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	68b9      	ldr	r1, [r7, #8]
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	440b      	add	r3, r1
 80028d2:	4910      	ldr	r1, [pc, #64]	@ (8002914 <cubemx_transport_read+0xa4>)
 80028d4:	5c8a      	ldrb	r2, [r1, r2]
 80028d6:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 80028d8:	4b0d      	ldr	r3, [pc, #52]	@ (8002910 <cubemx_transport_read+0xa0>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	3301      	adds	r3, #1
 80028de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80028e2:	4a0b      	ldr	r2, [pc, #44]	@ (8002910 <cubemx_transport_read+0xa0>)
 80028e4:	6013      	str	r3, [r2, #0]
        wrote++;
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	3301      	adds	r3, #1
 80028ea:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 80028ec:	4b08      	ldr	r3, [pc, #32]	@ (8002910 <cubemx_transport_read+0xa0>)
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	4b06      	ldr	r3, [pc, #24]	@ (800290c <cubemx_transport_read+0x9c>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d003      	beq.n	8002900 <cubemx_transport_read+0x90>
 80028f8:	69ba      	ldr	r2, [r7, #24]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d3e3      	bcc.n	80028c8 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 8002900:	69bb      	ldr	r3, [r7, #24]
}
 8002902:	4618      	mov	r0, r3
 8002904:	3720      	adds	r7, #32
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	2000475c 	.word	0x2000475c
 8002910:	20004758 	.word	0x20004758
 8002914:	20003f58 	.word	0x20003f58

08002918 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800291c:	f001 f9d4 	bl	8003cc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002920:	f000 f828 	bl	8002974 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002924:	f000 fb00 	bl	8002f28 <MX_GPIO_Init>
  MX_DMA_Init();
 8002928:	f000 fad6 	bl	8002ed8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800292c:	f000 fa80 	bl	8002e30 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8002930:	f000 f8c0 	bl	8002ab4 <MX_TIM1_Init>
  MX_TIM5_Init();
 8002934:	f000 f9c8 	bl	8002cc8 <MX_TIM5_Init>
  MX_USART3_UART_Init();
 8002938:	f000 faa4 	bl	8002e84 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 800293c:	f000 f88c 	bl	8002a58 <MX_I2C1_Init>
  MX_TIM4_Init();
 8002940:	f000 f974 	bl	8002c2c <MX_TIM4_Init>
  MX_TIM12_Init();
 8002944:	f000 fa24 	bl	8002d90 <MX_TIM12_Init>
  MX_TIM3_Init();
 8002948:	f000 f90c 	bl	8002b64 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800294c:	f005 fcda 	bl	8008304 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002950:	4a05      	ldr	r2, [pc, #20]	@ (8002968 <main+0x50>)
 8002952:	2100      	movs	r1, #0
 8002954:	4805      	ldr	r0, [pc, #20]	@ (800296c <main+0x54>)
 8002956:	f005 fd1f 	bl	8008398 <osThreadNew>
 800295a:	4603      	mov	r3, r0
 800295c:	4a04      	ldr	r2, [pc, #16]	@ (8002970 <main+0x58>)
 800295e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002960:	f005 fcf4 	bl	800834c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002964:	bf00      	nop
 8002966:	e7fd      	b.n	8002964 <main+0x4c>
 8002968:	080199b0 	.word	0x080199b0
 800296c:	08003bf9 	.word	0x08003bf9
 8002970:	20004a6c 	.word	0x20004a6c

08002974 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b094      	sub	sp, #80	@ 0x50
 8002978:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800297a:	f107 031c 	add.w	r3, r7, #28
 800297e:	2234      	movs	r2, #52	@ 0x34
 8002980:	2100      	movs	r1, #0
 8002982:	4618      	mov	r0, r3
 8002984:	f015 ff8a 	bl	801889c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002988:	f107 0308 	add.w	r3, r7, #8
 800298c:	2200      	movs	r2, #0
 800298e:	601a      	str	r2, [r3, #0]
 8002990:	605a      	str	r2, [r3, #4]
 8002992:	609a      	str	r2, [r3, #8]
 8002994:	60da      	str	r2, [r3, #12]
 8002996:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002998:	2300      	movs	r3, #0
 800299a:	607b      	str	r3, [r7, #4]
 800299c:	4b2c      	ldr	r3, [pc, #176]	@ (8002a50 <SystemClock_Config+0xdc>)
 800299e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029a0:	4a2b      	ldr	r2, [pc, #172]	@ (8002a50 <SystemClock_Config+0xdc>)
 80029a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80029a8:	4b29      	ldr	r3, [pc, #164]	@ (8002a50 <SystemClock_Config+0xdc>)
 80029aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029b0:	607b      	str	r3, [r7, #4]
 80029b2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80029b4:	2300      	movs	r3, #0
 80029b6:	603b      	str	r3, [r7, #0]
 80029b8:	4b26      	ldr	r3, [pc, #152]	@ (8002a54 <SystemClock_Config+0xe0>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a25      	ldr	r2, [pc, #148]	@ (8002a54 <SystemClock_Config+0xe0>)
 80029be:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80029c2:	6013      	str	r3, [r2, #0]
 80029c4:	4b23      	ldr	r3, [pc, #140]	@ (8002a54 <SystemClock_Config+0xe0>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80029cc:	603b      	str	r3, [r7, #0]
 80029ce:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80029d0:	2302      	movs	r3, #2
 80029d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80029d4:	2301      	movs	r3, #1
 80029d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029d8:	2310      	movs	r3, #16
 80029da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029dc:	2302      	movs	r3, #2
 80029de:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80029e0:	2300      	movs	r3, #0
 80029e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80029e4:	2308      	movs	r3, #8
 80029e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80029e8:	23b4      	movs	r3, #180	@ 0xb4
 80029ea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80029ec:	2302      	movs	r3, #2
 80029ee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80029f0:	2302      	movs	r3, #2
 80029f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80029f4:	2302      	movs	r3, #2
 80029f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029f8:	f107 031c 	add.w	r3, r7, #28
 80029fc:	4618      	mov	r0, r3
 80029fe:	f002 fcd9 	bl	80053b4 <HAL_RCC_OscConfig>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d001      	beq.n	8002a0c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002a08:	f000 fb1a 	bl	8003040 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002a0c:	f002 f98c 	bl	8004d28 <HAL_PWREx_EnableOverDrive>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002a16:	f000 fb13 	bl	8003040 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a1a:	230f      	movs	r3, #15
 8002a1c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a1e:	2302      	movs	r3, #2
 8002a20:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a22:	2300      	movs	r3, #0
 8002a24:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002a26:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002a2a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002a2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a30:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002a32:	f107 0308 	add.w	r3, r7, #8
 8002a36:	2105      	movs	r1, #5
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f002 f9c5 	bl	8004dc8 <HAL_RCC_ClockConfig>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002a44:	f000 fafc 	bl	8003040 <Error_Handler>
  }
}
 8002a48:	bf00      	nop
 8002a4a:	3750      	adds	r7, #80	@ 0x50
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	40023800 	.word	0x40023800
 8002a54:	40007000 	.word	0x40007000

08002a58 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a5c:	4b12      	ldr	r3, [pc, #72]	@ (8002aa8 <MX_I2C1_Init+0x50>)
 8002a5e:	4a13      	ldr	r2, [pc, #76]	@ (8002aac <MX_I2C1_Init+0x54>)
 8002a60:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002a62:	4b11      	ldr	r3, [pc, #68]	@ (8002aa8 <MX_I2C1_Init+0x50>)
 8002a64:	4a12      	ldr	r2, [pc, #72]	@ (8002ab0 <MX_I2C1_Init+0x58>)
 8002a66:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002a68:	4b0f      	ldr	r3, [pc, #60]	@ (8002aa8 <MX_I2C1_Init+0x50>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8002aa8 <MX_I2C1_Init+0x50>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a74:	4b0c      	ldr	r3, [pc, #48]	@ (8002aa8 <MX_I2C1_Init+0x50>)
 8002a76:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002a7a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa8 <MX_I2C1_Init+0x50>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002a82:	4b09      	ldr	r3, [pc, #36]	@ (8002aa8 <MX_I2C1_Init+0x50>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a88:	4b07      	ldr	r3, [pc, #28]	@ (8002aa8 <MX_I2C1_Init+0x50>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a8e:	4b06      	ldr	r3, [pc, #24]	@ (8002aa8 <MX_I2C1_Init+0x50>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002a94:	4804      	ldr	r0, [pc, #16]	@ (8002aa8 <MX_I2C1_Init+0x50>)
 8002a96:	f002 f803 	bl	8004aa0 <HAL_I2C_Init>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d001      	beq.n	8002aa4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002aa0:	f000 face 	bl	8003040 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002aa4:	bf00      	nop
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	20004760 	.word	0x20004760
 8002aac:	40005400 	.word	0x40005400
 8002ab0:	000186a0 	.word	0x000186a0

08002ab4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b08c      	sub	sp, #48	@ 0x30
 8002ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002aba:	f107 030c 	add.w	r3, r7, #12
 8002abe:	2224      	movs	r2, #36	@ 0x24
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f015 feea 	bl	801889c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ac8:	1d3b      	adds	r3, r7, #4
 8002aca:	2200      	movs	r2, #0
 8002acc:	601a      	str	r2, [r3, #0]
 8002ace:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002ad0:	4b22      	ldr	r3, [pc, #136]	@ (8002b5c <MX_TIM1_Init+0xa8>)
 8002ad2:	4a23      	ldr	r2, [pc, #140]	@ (8002b60 <MX_TIM1_Init+0xac>)
 8002ad4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002ad6:	4b21      	ldr	r3, [pc, #132]	@ (8002b5c <MX_TIM1_Init+0xa8>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002adc:	4b1f      	ldr	r3, [pc, #124]	@ (8002b5c <MX_TIM1_Init+0xa8>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002ae2:	4b1e      	ldr	r3, [pc, #120]	@ (8002b5c <MX_TIM1_Init+0xa8>)
 8002ae4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ae8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002aea:	4b1c      	ldr	r3, [pc, #112]	@ (8002b5c <MX_TIM1_Init+0xa8>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002af0:	4b1a      	ldr	r3, [pc, #104]	@ (8002b5c <MX_TIM1_Init+0xa8>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002af6:	4b19      	ldr	r3, [pc, #100]	@ (8002b5c <MX_TIM1_Init+0xa8>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002afc:	2303      	movs	r3, #3
 8002afe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002b00:	2300      	movs	r3, #0
 8002b02:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002b04:	2301      	movs	r3, #1
 8002b06:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002b10:	2300      	movs	r3, #0
 8002b12:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002b14:	2301      	movs	r3, #1
 8002b16:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002b20:	f107 030c 	add.w	r3, r7, #12
 8002b24:	4619      	mov	r1, r3
 8002b26:	480d      	ldr	r0, [pc, #52]	@ (8002b5c <MX_TIM1_Init+0xa8>)
 8002b28:	f003 f8ba 	bl	8005ca0 <HAL_TIM_Encoder_Init>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002b32:	f000 fa85 	bl	8003040 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b36:	2300      	movs	r3, #0
 8002b38:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002b3e:	1d3b      	adds	r3, r7, #4
 8002b40:	4619      	mov	r1, r3
 8002b42:	4806      	ldr	r0, [pc, #24]	@ (8002b5c <MX_TIM1_Init+0xa8>)
 8002b44:	f003 ff98 	bl	8006a78 <HAL_TIMEx_MasterConfigSynchronization>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d001      	beq.n	8002b52 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8002b4e:	f000 fa77 	bl	8003040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002b52:	bf00      	nop
 8002b54:	3730      	adds	r7, #48	@ 0x30
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	200047b4 	.word	0x200047b4
 8002b60:	40010000 	.word	0x40010000

08002b64 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b08a      	sub	sp, #40	@ 0x28
 8002b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b6a:	f107 0320 	add.w	r3, r7, #32
 8002b6e:	2200      	movs	r2, #0
 8002b70:	601a      	str	r2, [r3, #0]
 8002b72:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b74:	1d3b      	adds	r3, r7, #4
 8002b76:	2200      	movs	r2, #0
 8002b78:	601a      	str	r2, [r3, #0]
 8002b7a:	605a      	str	r2, [r3, #4]
 8002b7c:	609a      	str	r2, [r3, #8]
 8002b7e:	60da      	str	r2, [r3, #12]
 8002b80:	611a      	str	r2, [r3, #16]
 8002b82:	615a      	str	r2, [r3, #20]
 8002b84:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002b86:	4b27      	ldr	r3, [pc, #156]	@ (8002c24 <MX_TIM3_Init+0xc0>)
 8002b88:	4a27      	ldr	r2, [pc, #156]	@ (8002c28 <MX_TIM3_Init+0xc4>)
 8002b8a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 8002b8c:	4b25      	ldr	r3, [pc, #148]	@ (8002c24 <MX_TIM3_Init+0xc0>)
 8002b8e:	2259      	movs	r2, #89	@ 0x59
 8002b90:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b92:	4b24      	ldr	r3, [pc, #144]	@ (8002c24 <MX_TIM3_Init+0xc0>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 8002b98:	4b22      	ldr	r3, [pc, #136]	@ (8002c24 <MX_TIM3_Init+0xc0>)
 8002b9a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002b9e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ba0:	4b20      	ldr	r3, [pc, #128]	@ (8002c24 <MX_TIM3_Init+0xc0>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ba6:	4b1f      	ldr	r3, [pc, #124]	@ (8002c24 <MX_TIM3_Init+0xc0>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002bac:	481d      	ldr	r0, [pc, #116]	@ (8002c24 <MX_TIM3_Init+0xc0>)
 8002bae:	f002 ff5f 	bl	8005a70 <HAL_TIM_PWM_Init>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d001      	beq.n	8002bbc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002bb8:	f000 fa42 	bl	8003040 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002bc4:	f107 0320 	add.w	r3, r7, #32
 8002bc8:	4619      	mov	r1, r3
 8002bca:	4816      	ldr	r0, [pc, #88]	@ (8002c24 <MX_TIM3_Init+0xc0>)
 8002bcc:	f003 ff54 	bl	8006a78 <HAL_TIMEx_MasterConfigSynchronization>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002bd6:	f000 fa33 	bl	8003040 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002bda:	2360      	movs	r3, #96	@ 0x60
 8002bdc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002bde:	2300      	movs	r3, #0
 8002be0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002be2:	2300      	movs	r3, #0
 8002be4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002be6:	2300      	movs	r3, #0
 8002be8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002bea:	1d3b      	adds	r3, r7, #4
 8002bec:	2208      	movs	r2, #8
 8002bee:	4619      	mov	r1, r3
 8002bf0:	480c      	ldr	r0, [pc, #48]	@ (8002c24 <MX_TIM3_Init+0xc0>)
 8002bf2:	f003 fa79 	bl	80060e8 <HAL_TIM_PWM_ConfigChannel>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d001      	beq.n	8002c00 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002bfc:	f000 fa20 	bl	8003040 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002c00:	1d3b      	adds	r3, r7, #4
 8002c02:	220c      	movs	r2, #12
 8002c04:	4619      	mov	r1, r3
 8002c06:	4807      	ldr	r0, [pc, #28]	@ (8002c24 <MX_TIM3_Init+0xc0>)
 8002c08:	f003 fa6e 	bl	80060e8 <HAL_TIM_PWM_ConfigChannel>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002c12:	f000 fa15 	bl	8003040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002c16:	4803      	ldr	r0, [pc, #12]	@ (8002c24 <MX_TIM3_Init+0xc0>)
 8002c18:	f000 fcb0 	bl	800357c <HAL_TIM_MspPostInit>

}
 8002c1c:	bf00      	nop
 8002c1e:	3728      	adds	r7, #40	@ 0x28
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	200047fc 	.word	0x200047fc
 8002c28:	40000400 	.word	0x40000400

08002c2c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c32:	f107 0308 	add.w	r3, r7, #8
 8002c36:	2200      	movs	r2, #0
 8002c38:	601a      	str	r2, [r3, #0]
 8002c3a:	605a      	str	r2, [r3, #4]
 8002c3c:	609a      	str	r2, [r3, #8]
 8002c3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c40:	463b      	mov	r3, r7
 8002c42:	2200      	movs	r2, #0
 8002c44:	601a      	str	r2, [r3, #0]
 8002c46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002c48:	4b1d      	ldr	r3, [pc, #116]	@ (8002cc0 <MX_TIM4_Init+0x94>)
 8002c4a:	4a1e      	ldr	r2, [pc, #120]	@ (8002cc4 <MX_TIM4_Init+0x98>)
 8002c4c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 90-1;
 8002c4e:	4b1c      	ldr	r3, [pc, #112]	@ (8002cc0 <MX_TIM4_Init+0x94>)
 8002c50:	2259      	movs	r2, #89	@ 0x59
 8002c52:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c54:	4b1a      	ldr	r3, [pc, #104]	@ (8002cc0 <MX_TIM4_Init+0x94>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8002c5a:	4b19      	ldr	r3, [pc, #100]	@ (8002cc0 <MX_TIM4_Init+0x94>)
 8002c5c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002c60:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c62:	4b17      	ldr	r3, [pc, #92]	@ (8002cc0 <MX_TIM4_Init+0x94>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c68:	4b15      	ldr	r3, [pc, #84]	@ (8002cc0 <MX_TIM4_Init+0x94>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002c6e:	4814      	ldr	r0, [pc, #80]	@ (8002cc0 <MX_TIM4_Init+0x94>)
 8002c70:	f002 fe3e 	bl	80058f0 <HAL_TIM_Base_Init>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002c7a:	f000 f9e1 	bl	8003040 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c82:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002c84:	f107 0308 	add.w	r3, r7, #8
 8002c88:	4619      	mov	r1, r3
 8002c8a:	480d      	ldr	r0, [pc, #52]	@ (8002cc0 <MX_TIM4_Init+0x94>)
 8002c8c:	f003 faee 	bl	800626c <HAL_TIM_ConfigClockSource>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d001      	beq.n	8002c9a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8002c96:	f000 f9d3 	bl	8003040 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002ca2:	463b      	mov	r3, r7
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	4806      	ldr	r0, [pc, #24]	@ (8002cc0 <MX_TIM4_Init+0x94>)
 8002ca8:	f003 fee6 	bl	8006a78 <HAL_TIMEx_MasterConfigSynchronization>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8002cb2:	f000 f9c5 	bl	8003040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002cb6:	bf00      	nop
 8002cb8:	3718      	adds	r7, #24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	20004844 	.word	0x20004844
 8002cc4:	40000800 	.word	0x40000800

08002cc8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b08a      	sub	sp, #40	@ 0x28
 8002ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cce:	f107 0320 	add.w	r3, r7, #32
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	601a      	str	r2, [r3, #0]
 8002cd6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002cd8:	1d3b      	adds	r3, r7, #4
 8002cda:	2200      	movs	r2, #0
 8002cdc:	601a      	str	r2, [r3, #0]
 8002cde:	605a      	str	r2, [r3, #4]
 8002ce0:	609a      	str	r2, [r3, #8]
 8002ce2:	60da      	str	r2, [r3, #12]
 8002ce4:	611a      	str	r2, [r3, #16]
 8002ce6:	615a      	str	r2, [r3, #20]
 8002ce8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002cea:	4b27      	ldr	r3, [pc, #156]	@ (8002d88 <MX_TIM5_Init+0xc0>)
 8002cec:	4a27      	ldr	r2, [pc, #156]	@ (8002d8c <MX_TIM5_Init+0xc4>)
 8002cee:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 90-1;
 8002cf0:	4b25      	ldr	r3, [pc, #148]	@ (8002d88 <MX_TIM5_Init+0xc0>)
 8002cf2:	2259      	movs	r2, #89	@ 0x59
 8002cf4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cf6:	4b24      	ldr	r3, [pc, #144]	@ (8002d88 <MX_TIM5_Init+0xc0>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 20000-1;
 8002cfc:	4b22      	ldr	r3, [pc, #136]	@ (8002d88 <MX_TIM5_Init+0xc0>)
 8002cfe:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002d02:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d04:	4b20      	ldr	r3, [pc, #128]	@ (8002d88 <MX_TIM5_Init+0xc0>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d0a:	4b1f      	ldr	r3, [pc, #124]	@ (8002d88 <MX_TIM5_Init+0xc0>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002d10:	481d      	ldr	r0, [pc, #116]	@ (8002d88 <MX_TIM5_Init+0xc0>)
 8002d12:	f002 fead 	bl	8005a70 <HAL_TIM_PWM_Init>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 8002d1c:	f000 f990 	bl	8003040 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d20:	2300      	movs	r3, #0
 8002d22:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d24:	2300      	movs	r3, #0
 8002d26:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002d28:	f107 0320 	add.w	r3, r7, #32
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	4816      	ldr	r0, [pc, #88]	@ (8002d88 <MX_TIM5_Init+0xc0>)
 8002d30:	f003 fea2 	bl	8006a78 <HAL_TIMEx_MasterConfigSynchronization>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 8002d3a:	f000 f981 	bl	8003040 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d3e:	2360      	movs	r3, #96	@ 0x60
 8002d40:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002d42:	2300      	movs	r3, #0
 8002d44:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d46:	2300      	movs	r3, #0
 8002d48:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002d4e:	1d3b      	adds	r3, r7, #4
 8002d50:	2200      	movs	r2, #0
 8002d52:	4619      	mov	r1, r3
 8002d54:	480c      	ldr	r0, [pc, #48]	@ (8002d88 <MX_TIM5_Init+0xc0>)
 8002d56:	f003 f9c7 	bl	80060e8 <HAL_TIM_PWM_ConfigChannel>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d001      	beq.n	8002d64 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8002d60:	f000 f96e 	bl	8003040 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002d64:	1d3b      	adds	r3, r7, #4
 8002d66:	2204      	movs	r2, #4
 8002d68:	4619      	mov	r1, r3
 8002d6a:	4807      	ldr	r0, [pc, #28]	@ (8002d88 <MX_TIM5_Init+0xc0>)
 8002d6c:	f003 f9bc 	bl	80060e8 <HAL_TIM_PWM_ConfigChannel>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d001      	beq.n	8002d7a <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8002d76:	f000 f963 	bl	8003040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002d7a:	4803      	ldr	r0, [pc, #12]	@ (8002d88 <MX_TIM5_Init+0xc0>)
 8002d7c:	f000 fbfe 	bl	800357c <HAL_TIM_MspPostInit>

}
 8002d80:	bf00      	nop
 8002d82:	3728      	adds	r7, #40	@ 0x28
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	2000488c 	.word	0x2000488c
 8002d8c:	40000c00 	.word	0x40000c00

08002d90 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b088      	sub	sp, #32
 8002d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d96:	1d3b      	adds	r3, r7, #4
 8002d98:	2200      	movs	r2, #0
 8002d9a:	601a      	str	r2, [r3, #0]
 8002d9c:	605a      	str	r2, [r3, #4]
 8002d9e:	609a      	str	r2, [r3, #8]
 8002da0:	60da      	str	r2, [r3, #12]
 8002da2:	611a      	str	r2, [r3, #16]
 8002da4:	615a      	str	r2, [r3, #20]
 8002da6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002da8:	4b1f      	ldr	r3, [pc, #124]	@ (8002e28 <MX_TIM12_Init+0x98>)
 8002daa:	4a20      	ldr	r2, [pc, #128]	@ (8002e2c <MX_TIM12_Init+0x9c>)
 8002dac:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 90-1;
 8002dae:	4b1e      	ldr	r3, [pc, #120]	@ (8002e28 <MX_TIM12_Init+0x98>)
 8002db0:	2259      	movs	r2, #89	@ 0x59
 8002db2:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002db4:	4b1c      	ldr	r3, [pc, #112]	@ (8002e28 <MX_TIM12_Init+0x98>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1000-1;
 8002dba:	4b1b      	ldr	r3, [pc, #108]	@ (8002e28 <MX_TIM12_Init+0x98>)
 8002dbc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002dc0:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002dc2:	4b19      	ldr	r3, [pc, #100]	@ (8002e28 <MX_TIM12_Init+0x98>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dc8:	4b17      	ldr	r3, [pc, #92]	@ (8002e28 <MX_TIM12_Init+0x98>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8002dce:	4816      	ldr	r0, [pc, #88]	@ (8002e28 <MX_TIM12_Init+0x98>)
 8002dd0:	f002 fe4e 	bl	8005a70 <HAL_TIM_PWM_Init>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8002dda:	f000 f931 	bl	8003040 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002dde:	2360      	movs	r3, #96	@ 0x60
 8002de0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002de2:	2300      	movs	r3, #0
 8002de4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002de6:	2300      	movs	r3, #0
 8002de8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002dea:	2300      	movs	r3, #0
 8002dec:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002dee:	1d3b      	adds	r3, r7, #4
 8002df0:	2200      	movs	r2, #0
 8002df2:	4619      	mov	r1, r3
 8002df4:	480c      	ldr	r0, [pc, #48]	@ (8002e28 <MX_TIM12_Init+0x98>)
 8002df6:	f003 f977 	bl	80060e8 <HAL_TIM_PWM_ConfigChannel>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8002e00:	f000 f91e 	bl	8003040 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e04:	1d3b      	adds	r3, r7, #4
 8002e06:	2204      	movs	r2, #4
 8002e08:	4619      	mov	r1, r3
 8002e0a:	4807      	ldr	r0, [pc, #28]	@ (8002e28 <MX_TIM12_Init+0x98>)
 8002e0c:	f003 f96c 	bl	80060e8 <HAL_TIM_PWM_ConfigChannel>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 8002e16:	f000 f913 	bl	8003040 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8002e1a:	4803      	ldr	r0, [pc, #12]	@ (8002e28 <MX_TIM12_Init+0x98>)
 8002e1c:	f000 fbae 	bl	800357c <HAL_TIM_MspPostInit>

}
 8002e20:	bf00      	nop
 8002e22:	3720      	adds	r7, #32
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	200048d4 	.word	0x200048d4
 8002e2c:	40001800 	.word	0x40001800

08002e30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002e34:	4b11      	ldr	r3, [pc, #68]	@ (8002e7c <MX_USART2_UART_Init+0x4c>)
 8002e36:	4a12      	ldr	r2, [pc, #72]	@ (8002e80 <MX_USART2_UART_Init+0x50>)
 8002e38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002e3a:	4b10      	ldr	r3, [pc, #64]	@ (8002e7c <MX_USART2_UART_Init+0x4c>)
 8002e3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002e40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e42:	4b0e      	ldr	r3, [pc, #56]	@ (8002e7c <MX_USART2_UART_Init+0x4c>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e48:	4b0c      	ldr	r3, [pc, #48]	@ (8002e7c <MX_USART2_UART_Init+0x4c>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e4e:	4b0b      	ldr	r3, [pc, #44]	@ (8002e7c <MX_USART2_UART_Init+0x4c>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e54:	4b09      	ldr	r3, [pc, #36]	@ (8002e7c <MX_USART2_UART_Init+0x4c>)
 8002e56:	220c      	movs	r2, #12
 8002e58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e5a:	4b08      	ldr	r3, [pc, #32]	@ (8002e7c <MX_USART2_UART_Init+0x4c>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e60:	4b06      	ldr	r3, [pc, #24]	@ (8002e7c <MX_USART2_UART_Init+0x4c>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e66:	4805      	ldr	r0, [pc, #20]	@ (8002e7c <MX_USART2_UART_Init+0x4c>)
 8002e68:	f003 fe96 	bl	8006b98 <HAL_UART_Init>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002e72:	f000 f8e5 	bl	8003040 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002e76:	bf00      	nop
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	2000491c 	.word	0x2000491c
 8002e80:	40004400 	.word	0x40004400

08002e84 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002e88:	4b10      	ldr	r3, [pc, #64]	@ (8002ecc <MX_USART3_UART_Init+0x48>)
 8002e8a:	4a11      	ldr	r2, [pc, #68]	@ (8002ed0 <MX_USART3_UART_Init+0x4c>)
 8002e8c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 500000;
 8002e8e:	4b0f      	ldr	r3, [pc, #60]	@ (8002ecc <MX_USART3_UART_Init+0x48>)
 8002e90:	4a10      	ldr	r2, [pc, #64]	@ (8002ed4 <MX_USART3_UART_Init+0x50>)
 8002e92:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002e94:	4b0d      	ldr	r3, [pc, #52]	@ (8002ecc <MX_USART3_UART_Init+0x48>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8002ecc <MX_USART3_UART_Init+0x48>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002ea0:	4b0a      	ldr	r3, [pc, #40]	@ (8002ecc <MX_USART3_UART_Init+0x48>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002ea6:	4b09      	ldr	r3, [pc, #36]	@ (8002ecc <MX_USART3_UART_Init+0x48>)
 8002ea8:	220c      	movs	r2, #12
 8002eaa:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002eac:	4b07      	ldr	r3, [pc, #28]	@ (8002ecc <MX_USART3_UART_Init+0x48>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002eb2:	4b06      	ldr	r3, [pc, #24]	@ (8002ecc <MX_USART3_UART_Init+0x48>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002eb8:	4804      	ldr	r0, [pc, #16]	@ (8002ecc <MX_USART3_UART_Init+0x48>)
 8002eba:	f003 fe6d 	bl	8006b98 <HAL_UART_Init>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d001      	beq.n	8002ec8 <MX_USART3_UART_Init+0x44>
  {
    Error_Handler();
 8002ec4:	f000 f8bc 	bl	8003040 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002ec8:	bf00      	nop
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	20004964 	.word	0x20004964
 8002ed0:	40004800 	.word	0x40004800
 8002ed4:	0007a120 	.word	0x0007a120

08002ed8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ede:	2300      	movs	r3, #0
 8002ee0:	607b      	str	r3, [r7, #4]
 8002ee2:	4b10      	ldr	r3, [pc, #64]	@ (8002f24 <MX_DMA_Init+0x4c>)
 8002ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee6:	4a0f      	ldr	r2, [pc, #60]	@ (8002f24 <MX_DMA_Init+0x4c>)
 8002ee8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002eec:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eee:	4b0d      	ldr	r3, [pc, #52]	@ (8002f24 <MX_DMA_Init+0x4c>)
 8002ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ef2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ef6:	607b      	str	r3, [r7, #4]
 8002ef8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8002efa:	2200      	movs	r2, #0
 8002efc:	2105      	movs	r1, #5
 8002efe:	2010      	movs	r0, #16
 8002f00:	f000 ffdc 	bl	8003ebc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002f04:	2010      	movs	r0, #16
 8002f06:	f000 fff5 	bl	8003ef4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	2105      	movs	r1, #5
 8002f0e:	2011      	movs	r0, #17
 8002f10:	f000 ffd4 	bl	8003ebc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002f14:	2011      	movs	r0, #17
 8002f16:	f000 ffed 	bl	8003ef4 <HAL_NVIC_EnableIRQ>

}
 8002f1a:	bf00      	nop
 8002f1c:	3708      	adds	r7, #8
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	40023800 	.word	0x40023800

08002f28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b08a      	sub	sp, #40	@ 0x28
 8002f2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f2e:	f107 0314 	add.w	r3, r7, #20
 8002f32:	2200      	movs	r2, #0
 8002f34:	601a      	str	r2, [r3, #0]
 8002f36:	605a      	str	r2, [r3, #4]
 8002f38:	609a      	str	r2, [r3, #8]
 8002f3a:	60da      	str	r2, [r3, #12]
 8002f3c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f3e:	2300      	movs	r3, #0
 8002f40:	613b      	str	r3, [r7, #16]
 8002f42:	4b3b      	ldr	r3, [pc, #236]	@ (8003030 <MX_GPIO_Init+0x108>)
 8002f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f46:	4a3a      	ldr	r2, [pc, #232]	@ (8003030 <MX_GPIO_Init+0x108>)
 8002f48:	f043 0301 	orr.w	r3, r3, #1
 8002f4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f4e:	4b38      	ldr	r3, [pc, #224]	@ (8003030 <MX_GPIO_Init+0x108>)
 8002f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f52:	f003 0301 	and.w	r3, r3, #1
 8002f56:	613b      	str	r3, [r7, #16]
 8002f58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	60fb      	str	r3, [r7, #12]
 8002f5e:	4b34      	ldr	r3, [pc, #208]	@ (8003030 <MX_GPIO_Init+0x108>)
 8002f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f62:	4a33      	ldr	r2, [pc, #204]	@ (8003030 <MX_GPIO_Init+0x108>)
 8002f64:	f043 0304 	orr.w	r3, r3, #4
 8002f68:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f6a:	4b31      	ldr	r3, [pc, #196]	@ (8003030 <MX_GPIO_Init+0x108>)
 8002f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f6e:	f003 0304 	and.w	r3, r3, #4
 8002f72:	60fb      	str	r3, [r7, #12]
 8002f74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f76:	2300      	movs	r3, #0
 8002f78:	60bb      	str	r3, [r7, #8]
 8002f7a:	4b2d      	ldr	r3, [pc, #180]	@ (8003030 <MX_GPIO_Init+0x108>)
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7e:	4a2c      	ldr	r2, [pc, #176]	@ (8003030 <MX_GPIO_Init+0x108>)
 8002f80:	f043 0302 	orr.w	r3, r3, #2
 8002f84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f86:	4b2a      	ldr	r3, [pc, #168]	@ (8003030 <MX_GPIO_Init+0x108>)
 8002f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f8a:	f003 0302 	and.w	r3, r3, #2
 8002f8e:	60bb      	str	r3, [r7, #8]
 8002f90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f92:	2300      	movs	r3, #0
 8002f94:	607b      	str	r3, [r7, #4]
 8002f96:	4b26      	ldr	r3, [pc, #152]	@ (8003030 <MX_GPIO_Init+0x108>)
 8002f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f9a:	4a25      	ldr	r2, [pc, #148]	@ (8003030 <MX_GPIO_Init+0x108>)
 8002f9c:	f043 0308 	orr.w	r3, r3, #8
 8002fa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fa2:	4b23      	ldr	r3, [pc, #140]	@ (8003030 <MX_GPIO_Init+0x108>)
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa6:	f003 0308 	and.w	r3, r3, #8
 8002faa:	607b      	str	r3, [r7, #4]
 8002fac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, GPIO_PIN_RESET);
 8002fae:	2200      	movs	r2, #0
 8002fb0:	2110      	movs	r1, #16
 8002fb2:	4820      	ldr	r0, [pc, #128]	@ (8003034 <MX_GPIO_Init+0x10c>)
 8002fb4:	f001 fd42 	bl	8004a3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8002fbe:	481e      	ldr	r0, [pc, #120]	@ (8003038 <MX_GPIO_Init+0x110>)
 8002fc0:	f001 fd3c 	bl	8004a3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002fc4:	2310      	movs	r3, #16
 8002fc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fd4:	f107 0314 	add.w	r3, r7, #20
 8002fd8:	4619      	mov	r1, r3
 8002fda:	4816      	ldr	r0, [pc, #88]	@ (8003034 <MX_GPIO_Init+0x10c>)
 8002fdc:	f001 fb9a 	bl	8004714 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002fe0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002fe4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fea:	2300      	movs	r3, #0
 8002fec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ff2:	f107 0314 	add.w	r3, r7, #20
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	480f      	ldr	r0, [pc, #60]	@ (8003038 <MX_GPIO_Init+0x110>)
 8002ffa:	f001 fb8b 	bl	8004714 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ffe:	2304      	movs	r3, #4
 8003000:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003002:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8003006:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003008:	2301      	movs	r3, #1
 800300a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800300c:	f107 0314 	add.w	r3, r7, #20
 8003010:	4619      	mov	r1, r3
 8003012:	480a      	ldr	r0, [pc, #40]	@ (800303c <MX_GPIO_Init+0x114>)
 8003014:	f001 fb7e 	bl	8004714 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8003018:	2200      	movs	r2, #0
 800301a:	2105      	movs	r1, #5
 800301c:	2008      	movs	r0, #8
 800301e:	f000 ff4d 	bl	8003ebc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003022:	2008      	movs	r0, #8
 8003024:	f000 ff66 	bl	8003ef4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003028:	bf00      	nop
 800302a:	3728      	adds	r7, #40	@ 0x28
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	40023800 	.word	0x40023800
 8003034:	40020800 	.word	0x40020800
 8003038:	40020400 	.word	0x40020400
 800303c:	40020c00 	.word	0x40020c00

08003040 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003044:	b672      	cpsid	i
}
 8003046:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003048:	bf00      	nop
 800304a:	e7fd      	b.n	8003048 <Error_Handler+0x8>

0800304c <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 800304c:	b580      	push	{r7, lr}
 800304e:	b082      	sub	sp, #8
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8003056:	4b0c      	ldr	r3, [pc, #48]	@ (8003088 <microros_allocate+0x3c>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	461a      	mov	r2, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4413      	add	r3, r2
 8003060:	461a      	mov	r2, r3
 8003062:	4b09      	ldr	r3, [pc, #36]	@ (8003088 <microros_allocate+0x3c>)
 8003064:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8003066:	4b09      	ldr	r3, [pc, #36]	@ (800308c <microros_allocate+0x40>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	461a      	mov	r2, r3
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	4413      	add	r3, r2
 8003070:	461a      	mov	r2, r3
 8003072:	4b06      	ldr	r3, [pc, #24]	@ (800308c <microros_allocate+0x40>)
 8003074:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 8003076:	6878      	ldr	r0, [r7, #4]
 8003078:	f7ff f950 	bl	800231c <pvPortMallocMicroROS>
 800307c:	4603      	mov	r3, r0
}
 800307e:	4618      	mov	r0, r3
 8003080:	3708      	adds	r7, #8
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	200079f8 	.word	0x200079f8
 800308c:	200079fc 	.word	0x200079fc

08003090 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
 8003098:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d00c      	beq.n	80030ba <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	f7ff fa5f 	bl	8002564 <getBlockSize>
 80030a6:	4603      	mov	r3, r0
 80030a8:	4a06      	ldr	r2, [pc, #24]	@ (80030c4 <microros_deallocate+0x34>)
 80030aa:	6812      	ldr	r2, [r2, #0]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	461a      	mov	r2, r3
 80030b0:	4b04      	ldr	r3, [pc, #16]	@ (80030c4 <microros_deallocate+0x34>)
 80030b2:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f7ff f9f9 	bl	80024ac <vPortFreeMicroROS>
  }
}
 80030ba:	bf00      	nop
 80030bc:	3708      	adds	r7, #8
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	200079fc 	.word	0x200079fc

080030c8 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 80030d4:	4b15      	ldr	r3, [pc, #84]	@ (800312c <microros_reallocate+0x64>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	461a      	mov	r2, r3
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	4413      	add	r3, r2
 80030de:	461a      	mov	r2, r3
 80030e0:	4b12      	ldr	r3, [pc, #72]	@ (800312c <microros_reallocate+0x64>)
 80030e2:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 80030e4:	4b12      	ldr	r3, [pc, #72]	@ (8003130 <microros_reallocate+0x68>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	461a      	mov	r2, r3
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	4413      	add	r3, r2
 80030ee:	461a      	mov	r2, r3
 80030f0:	4b0f      	ldr	r3, [pc, #60]	@ (8003130 <microros_reallocate+0x68>)
 80030f2:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d104      	bne.n	8003104 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 80030fa:	68b8      	ldr	r0, [r7, #8]
 80030fc:	f7ff f90e 	bl	800231c <pvPortMallocMicroROS>
 8003100:	4603      	mov	r3, r0
 8003102:	e00e      	b.n	8003122 <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f7ff fa2d 	bl	8002564 <getBlockSize>
 800310a:	4603      	mov	r3, r0
 800310c:	4a08      	ldr	r2, [pc, #32]	@ (8003130 <microros_reallocate+0x68>)
 800310e:	6812      	ldr	r2, [r2, #0]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	461a      	mov	r2, r3
 8003114:	4b06      	ldr	r3, [pc, #24]	@ (8003130 <microros_reallocate+0x68>)
 8003116:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8003118:	68b9      	ldr	r1, [r7, #8]
 800311a:	68f8      	ldr	r0, [r7, #12]
 800311c:	f7ff fa40 	bl	80025a0 <pvPortReallocMicroROS>
 8003120:	4603      	mov	r3, r0
  }
}
 8003122:	4618      	mov	r0, r3
 8003124:	3710      	adds	r7, #16
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	200079f8 	.word	0x200079f8
 8003130:	200079fc 	.word	0x200079fc

08003134 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	60b9      	str	r1, [r7, #8]
 800313e:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	68ba      	ldr	r2, [r7, #8]
 8003144:	fb02 f303 	mul.w	r3, r2, r3
 8003148:	4a0c      	ldr	r2, [pc, #48]	@ (800317c <microros_zero_allocate+0x48>)
 800314a:	6812      	ldr	r2, [r2, #0]
 800314c:	4413      	add	r3, r2
 800314e:	461a      	mov	r2, r3
 8003150:	4b0a      	ldr	r3, [pc, #40]	@ (800317c <microros_zero_allocate+0x48>)
 8003152:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	68ba      	ldr	r2, [r7, #8]
 8003158:	fb02 f303 	mul.w	r3, r2, r3
 800315c:	4a08      	ldr	r2, [pc, #32]	@ (8003180 <microros_zero_allocate+0x4c>)
 800315e:	6812      	ldr	r2, [r2, #0]
 8003160:	4413      	add	r3, r2
 8003162:	461a      	mov	r2, r3
 8003164:	4b06      	ldr	r3, [pc, #24]	@ (8003180 <microros_zero_allocate+0x4c>)
 8003166:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8003168:	68b9      	ldr	r1, [r7, #8]
 800316a:	68f8      	ldr	r0, [r7, #12]
 800316c:	f7ff fa45 	bl	80025fa <pvPortCallocMicroROS>
 8003170:	4603      	mov	r3, r0
 8003172:	4618      	mov	r0, r3
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	200079f8 	.word	0x200079f8
 8003180:	200079fc 	.word	0x200079fc
 8003184:	00000000 	.word	0x00000000

08003188 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8003188:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800318c:	b086      	sub	sp, #24
 800318e:	af00      	add	r7, sp, #0
 8003190:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8003194:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 8003196:	2300      	movs	r3, #0
 8003198:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 800319a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800319e:	a320      	add	r3, pc, #128	@ (adr r3, 8003220 <UTILS_NanosecondsToTimespec+0x98>)
 80031a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031a4:	f7fd fcba 	bl	8000b1c <__aeabi_ldivmod>
 80031a8:	4602      	mov	r2, r0
 80031aa:	460b      	mov	r3, r1
 80031ac:	6879      	ldr	r1, [r7, #4]
 80031ae:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 80031b2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80031b6:	a31a      	add	r3, pc, #104	@ (adr r3, 8003220 <UTILS_NanosecondsToTimespec+0x98>)
 80031b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031bc:	f7fd fcae 	bl	8000b1c <__aeabi_ldivmod>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	da20      	bge.n	800320e <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	4a11      	ldr	r2, [pc, #68]	@ (8003218 <UTILS_NanosecondsToTimespec+0x90>)
 80031d2:	fb82 1203 	smull	r1, r2, r2, r3
 80031d6:	1712      	asrs	r2, r2, #28
 80031d8:	17db      	asrs	r3, r3, #31
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	3301      	adds	r3, #1
 80031de:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031e6:	6979      	ldr	r1, [r7, #20]
 80031e8:	17c8      	asrs	r0, r1, #31
 80031ea:	460c      	mov	r4, r1
 80031ec:	4605      	mov	r5, r0
 80031ee:	ebb2 0804 	subs.w	r8, r2, r4
 80031f2:	eb63 0905 	sbc.w	r9, r3, r5
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	689a      	ldr	r2, [r3, #8]
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	4906      	ldr	r1, [pc, #24]	@ (800321c <UTILS_NanosecondsToTimespec+0x94>)
 8003204:	fb01 f303 	mul.w	r3, r1, r3
 8003208:	441a      	add	r2, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	609a      	str	r2, [r3, #8]
    }
}
 800320e:	bf00      	nop
 8003210:	3718      	adds	r7, #24
 8003212:	46bd      	mov	sp, r7
 8003214:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003218:	44b82fa1 	.word	0x44b82fa1
 800321c:	3b9aca00 	.word	0x3b9aca00
 8003220:	3b9aca00 	.word	0x3b9aca00
 8003224:	00000000 	.word	0x00000000

08003228 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8003228:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800322c:	b08e      	sub	sp, #56	@ 0x38
 800322e:	af00      	add	r7, sp, #0
 8003230:	6278      	str	r0, [r7, #36]	@ 0x24
 8003232:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 8003234:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8003238:	2300      	movs	r3, #0
 800323a:	6013      	str	r3, [r2, #0]
 800323c:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 800323e:	f04f 0200 	mov.w	r2, #0
 8003242:	f04f 0300 	mov.w	r3, #0
 8003246:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 800324a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800324e:	4618      	mov	r0, r3
 8003250:	f006 fc9c 	bl	8009b8c <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8003254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003256:	17da      	asrs	r2, r3, #31
 8003258:	61bb      	str	r3, [r7, #24]
 800325a:	61fa      	str	r2, [r7, #28]
 800325c:	f04f 0200 	mov.w	r2, #0
 8003260:	f04f 0300 	mov.w	r3, #0
 8003264:	69b9      	ldr	r1, [r7, #24]
 8003266:	000b      	movs	r3, r1
 8003268:	2200      	movs	r2, #0
 800326a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 800326e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003270:	2200      	movs	r2, #0
 8003272:	461c      	mov	r4, r3
 8003274:	4615      	mov	r5, r2
 8003276:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800327a:	1911      	adds	r1, r2, r4
 800327c:	60b9      	str	r1, [r7, #8]
 800327e:	416b      	adcs	r3, r5
 8003280:	60fb      	str	r3, [r7, #12]
 8003282:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8003286:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 800328a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800328e:	4602      	mov	r2, r0
 8003290:	460b      	mov	r3, r1
 8003292:	f04f 0400 	mov.w	r4, #0
 8003296:	f04f 0500 	mov.w	r5, #0
 800329a:	015d      	lsls	r5, r3, #5
 800329c:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80032a0:	0154      	lsls	r4, r2, #5
 80032a2:	4622      	mov	r2, r4
 80032a4:	462b      	mov	r3, r5
 80032a6:	ebb2 0800 	subs.w	r8, r2, r0
 80032aa:	eb63 0901 	sbc.w	r9, r3, r1
 80032ae:	f04f 0200 	mov.w	r2, #0
 80032b2:	f04f 0300 	mov.w	r3, #0
 80032b6:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80032ba:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80032be:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80032c2:	4690      	mov	r8, r2
 80032c4:	4699      	mov	r9, r3
 80032c6:	eb18 0a00 	adds.w	sl, r8, r0
 80032ca:	eb49 0b01 	adc.w	fp, r9, r1
 80032ce:	f04f 0200 	mov.w	r2, #0
 80032d2:	f04f 0300 	mov.w	r3, #0
 80032d6:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80032da:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80032de:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80032e2:	ebb2 040a 	subs.w	r4, r2, sl
 80032e6:	603c      	str	r4, [r7, #0]
 80032e8:	eb63 030b 	sbc.w	r3, r3, fp
 80032ec:	607b      	str	r3, [r7, #4]
 80032ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80032f2:	4623      	mov	r3, r4
 80032f4:	181b      	adds	r3, r3, r0
 80032f6:	613b      	str	r3, [r7, #16]
 80032f8:	462b      	mov	r3, r5
 80032fa:	eb41 0303 	adc.w	r3, r1, r3
 80032fe:	617b      	str	r3, [r7, #20]
 8003300:	6a3a      	ldr	r2, [r7, #32]
 8003302:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003306:	f7ff ff3f 	bl	8003188 <UTILS_NanosecondsToTimespec>

    return 0;
 800330a:	2300      	movs	r3, #0
 800330c:	4618      	mov	r0, r3
 800330e:	3738      	adds	r7, #56	@ 0x38
 8003310:	46bd      	mov	sp, r7
 8003312:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08003318 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800331e:	2300      	movs	r3, #0
 8003320:	607b      	str	r3, [r7, #4]
 8003322:	4b12      	ldr	r3, [pc, #72]	@ (800336c <HAL_MspInit+0x54>)
 8003324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003326:	4a11      	ldr	r2, [pc, #68]	@ (800336c <HAL_MspInit+0x54>)
 8003328:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800332c:	6453      	str	r3, [r2, #68]	@ 0x44
 800332e:	4b0f      	ldr	r3, [pc, #60]	@ (800336c <HAL_MspInit+0x54>)
 8003330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003332:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003336:	607b      	str	r3, [r7, #4]
 8003338:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800333a:	2300      	movs	r3, #0
 800333c:	603b      	str	r3, [r7, #0]
 800333e:	4b0b      	ldr	r3, [pc, #44]	@ (800336c <HAL_MspInit+0x54>)
 8003340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003342:	4a0a      	ldr	r2, [pc, #40]	@ (800336c <HAL_MspInit+0x54>)
 8003344:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003348:	6413      	str	r3, [r2, #64]	@ 0x40
 800334a:	4b08      	ldr	r3, [pc, #32]	@ (800336c <HAL_MspInit+0x54>)
 800334c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003352:	603b      	str	r3, [r7, #0]
 8003354:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003356:	2200      	movs	r2, #0
 8003358:	210f      	movs	r1, #15
 800335a:	f06f 0001 	mvn.w	r0, #1
 800335e:	f000 fdad 	bl	8003ebc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003362:	bf00      	nop
 8003364:	3708      	adds	r7, #8
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	40023800 	.word	0x40023800

08003370 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b08a      	sub	sp, #40	@ 0x28
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003378:	f107 0314 	add.w	r3, r7, #20
 800337c:	2200      	movs	r2, #0
 800337e:	601a      	str	r2, [r3, #0]
 8003380:	605a      	str	r2, [r3, #4]
 8003382:	609a      	str	r2, [r3, #8]
 8003384:	60da      	str	r2, [r3, #12]
 8003386:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a19      	ldr	r2, [pc, #100]	@ (80033f4 <HAL_I2C_MspInit+0x84>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d12b      	bne.n	80033ea <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003392:	2300      	movs	r3, #0
 8003394:	613b      	str	r3, [r7, #16]
 8003396:	4b18      	ldr	r3, [pc, #96]	@ (80033f8 <HAL_I2C_MspInit+0x88>)
 8003398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339a:	4a17      	ldr	r2, [pc, #92]	@ (80033f8 <HAL_I2C_MspInit+0x88>)
 800339c:	f043 0302 	orr.w	r3, r3, #2
 80033a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80033a2:	4b15      	ldr	r3, [pc, #84]	@ (80033f8 <HAL_I2C_MspInit+0x88>)
 80033a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a6:	f003 0302 	and.w	r3, r3, #2
 80033aa:	613b      	str	r3, [r7, #16]
 80033ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80033ae:	23c0      	movs	r3, #192	@ 0xc0
 80033b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033b2:	2312      	movs	r3, #18
 80033b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033b6:	2300      	movs	r3, #0
 80033b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033ba:	2303      	movs	r3, #3
 80033bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80033be:	2304      	movs	r3, #4
 80033c0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033c2:	f107 0314 	add.w	r3, r7, #20
 80033c6:	4619      	mov	r1, r3
 80033c8:	480c      	ldr	r0, [pc, #48]	@ (80033fc <HAL_I2C_MspInit+0x8c>)
 80033ca:	f001 f9a3 	bl	8004714 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80033ce:	2300      	movs	r3, #0
 80033d0:	60fb      	str	r3, [r7, #12]
 80033d2:	4b09      	ldr	r3, [pc, #36]	@ (80033f8 <HAL_I2C_MspInit+0x88>)
 80033d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d6:	4a08      	ldr	r2, [pc, #32]	@ (80033f8 <HAL_I2C_MspInit+0x88>)
 80033d8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80033dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80033de:	4b06      	ldr	r3, [pc, #24]	@ (80033f8 <HAL_I2C_MspInit+0x88>)
 80033e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033e6:	60fb      	str	r3, [r7, #12]
 80033e8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80033ea:	bf00      	nop
 80033ec:	3728      	adds	r7, #40	@ 0x28
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	40005400 	.word	0x40005400
 80033f8:	40023800 	.word	0x40023800
 80033fc:	40020400 	.word	0x40020400

08003400 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b08a      	sub	sp, #40	@ 0x28
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003408:	f107 0314 	add.w	r3, r7, #20
 800340c:	2200      	movs	r2, #0
 800340e:	601a      	str	r2, [r3, #0]
 8003410:	605a      	str	r2, [r3, #4]
 8003412:	609a      	str	r2, [r3, #8]
 8003414:	60da      	str	r2, [r3, #12]
 8003416:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a19      	ldr	r2, [pc, #100]	@ (8003484 <HAL_TIM_Encoder_MspInit+0x84>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d12c      	bne.n	800347c <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003422:	2300      	movs	r3, #0
 8003424:	613b      	str	r3, [r7, #16]
 8003426:	4b18      	ldr	r3, [pc, #96]	@ (8003488 <HAL_TIM_Encoder_MspInit+0x88>)
 8003428:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800342a:	4a17      	ldr	r2, [pc, #92]	@ (8003488 <HAL_TIM_Encoder_MspInit+0x88>)
 800342c:	f043 0301 	orr.w	r3, r3, #1
 8003430:	6453      	str	r3, [r2, #68]	@ 0x44
 8003432:	4b15      	ldr	r3, [pc, #84]	@ (8003488 <HAL_TIM_Encoder_MspInit+0x88>)
 8003434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003436:	f003 0301 	and.w	r3, r3, #1
 800343a:	613b      	str	r3, [r7, #16]
 800343c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800343e:	2300      	movs	r3, #0
 8003440:	60fb      	str	r3, [r7, #12]
 8003442:	4b11      	ldr	r3, [pc, #68]	@ (8003488 <HAL_TIM_Encoder_MspInit+0x88>)
 8003444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003446:	4a10      	ldr	r2, [pc, #64]	@ (8003488 <HAL_TIM_Encoder_MspInit+0x88>)
 8003448:	f043 0301 	orr.w	r3, r3, #1
 800344c:	6313      	str	r3, [r2, #48]	@ 0x30
 800344e:	4b0e      	ldr	r3, [pc, #56]	@ (8003488 <HAL_TIM_Encoder_MspInit+0x88>)
 8003450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003452:	f003 0301 	and.w	r3, r3, #1
 8003456:	60fb      	str	r3, [r7, #12]
 8003458:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800345a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800345e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003460:	2302      	movs	r3, #2
 8003462:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003464:	2300      	movs	r3, #0
 8003466:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003468:	2300      	movs	r3, #0
 800346a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800346c:	2301      	movs	r3, #1
 800346e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003470:	f107 0314 	add.w	r3, r7, #20
 8003474:	4619      	mov	r1, r3
 8003476:	4805      	ldr	r0, [pc, #20]	@ (800348c <HAL_TIM_Encoder_MspInit+0x8c>)
 8003478:	f001 f94c 	bl	8004714 <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800347c:	bf00      	nop
 800347e:	3728      	adds	r7, #40	@ 0x28
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}
 8003484:	40010000 	.word	0x40010000
 8003488:	40023800 	.word	0x40023800
 800348c:	40020000 	.word	0x40020000

08003490 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003490:	b480      	push	{r7}
 8003492:	b087      	sub	sp, #28
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a1f      	ldr	r2, [pc, #124]	@ (800351c <HAL_TIM_PWM_MspInit+0x8c>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d10e      	bne.n	80034c0 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80034a2:	2300      	movs	r3, #0
 80034a4:	617b      	str	r3, [r7, #20]
 80034a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003520 <HAL_TIM_PWM_MspInit+0x90>)
 80034a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034aa:	4a1d      	ldr	r2, [pc, #116]	@ (8003520 <HAL_TIM_PWM_MspInit+0x90>)
 80034ac:	f043 0302 	orr.w	r3, r3, #2
 80034b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80034b2:	4b1b      	ldr	r3, [pc, #108]	@ (8003520 <HAL_TIM_PWM_MspInit+0x90>)
 80034b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b6:	f003 0302 	and.w	r3, r3, #2
 80034ba:	617b      	str	r3, [r7, #20]
 80034bc:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM12_MspInit 1 */

    /* USER CODE END TIM12_MspInit 1 */
  }

}
 80034be:	e026      	b.n	800350e <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM5)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a17      	ldr	r2, [pc, #92]	@ (8003524 <HAL_TIM_PWM_MspInit+0x94>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d10e      	bne.n	80034e8 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80034ca:	2300      	movs	r3, #0
 80034cc:	613b      	str	r3, [r7, #16]
 80034ce:	4b14      	ldr	r3, [pc, #80]	@ (8003520 <HAL_TIM_PWM_MspInit+0x90>)
 80034d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d2:	4a13      	ldr	r2, [pc, #76]	@ (8003520 <HAL_TIM_PWM_MspInit+0x90>)
 80034d4:	f043 0308 	orr.w	r3, r3, #8
 80034d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80034da:	4b11      	ldr	r3, [pc, #68]	@ (8003520 <HAL_TIM_PWM_MspInit+0x90>)
 80034dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034de:	f003 0308 	and.w	r3, r3, #8
 80034e2:	613b      	str	r3, [r7, #16]
 80034e4:	693b      	ldr	r3, [r7, #16]
}
 80034e6:	e012      	b.n	800350e <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM12)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a0e      	ldr	r2, [pc, #56]	@ (8003528 <HAL_TIM_PWM_MspInit+0x98>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d10d      	bne.n	800350e <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80034f2:	2300      	movs	r3, #0
 80034f4:	60fb      	str	r3, [r7, #12]
 80034f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003520 <HAL_TIM_PWM_MspInit+0x90>)
 80034f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fa:	4a09      	ldr	r2, [pc, #36]	@ (8003520 <HAL_TIM_PWM_MspInit+0x90>)
 80034fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003500:	6413      	str	r3, [r2, #64]	@ 0x40
 8003502:	4b07      	ldr	r3, [pc, #28]	@ (8003520 <HAL_TIM_PWM_MspInit+0x90>)
 8003504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003506:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800350a:	60fb      	str	r3, [r7, #12]
 800350c:	68fb      	ldr	r3, [r7, #12]
}
 800350e:	bf00      	nop
 8003510:	371c      	adds	r7, #28
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr
 800351a:	bf00      	nop
 800351c:	40000400 	.word	0x40000400
 8003520:	40023800 	.word	0x40023800
 8003524:	40000c00 	.word	0x40000c00
 8003528:	40001800 	.word	0x40001800

0800352c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a0e      	ldr	r2, [pc, #56]	@ (8003574 <HAL_TIM_Base_MspInit+0x48>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d115      	bne.n	800356a <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800353e:	2300      	movs	r3, #0
 8003540:	60fb      	str	r3, [r7, #12]
 8003542:	4b0d      	ldr	r3, [pc, #52]	@ (8003578 <HAL_TIM_Base_MspInit+0x4c>)
 8003544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003546:	4a0c      	ldr	r2, [pc, #48]	@ (8003578 <HAL_TIM_Base_MspInit+0x4c>)
 8003548:	f043 0304 	orr.w	r3, r3, #4
 800354c:	6413      	str	r3, [r2, #64]	@ 0x40
 800354e:	4b0a      	ldr	r3, [pc, #40]	@ (8003578 <HAL_TIM_Base_MspInit+0x4c>)
 8003550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003552:	f003 0304 	and.w	r3, r3, #4
 8003556:	60fb      	str	r3, [r7, #12]
 8003558:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 800355a:	2200      	movs	r2, #0
 800355c:	2105      	movs	r1, #5
 800355e:	201e      	movs	r0, #30
 8003560:	f000 fcac 	bl	8003ebc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003564:	201e      	movs	r0, #30
 8003566:	f000 fcc5 	bl	8003ef4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 800356a:	bf00      	nop
 800356c:	3710      	adds	r7, #16
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	40000800 	.word	0x40000800
 8003578:	40023800 	.word	0x40023800

0800357c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b08a      	sub	sp, #40	@ 0x28
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003584:	f107 0314 	add.w	r3, r7, #20
 8003588:	2200      	movs	r2, #0
 800358a:	601a      	str	r2, [r3, #0]
 800358c:	605a      	str	r2, [r3, #4]
 800358e:	609a      	str	r2, [r3, #8]
 8003590:	60da      	str	r2, [r3, #12]
 8003592:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a36      	ldr	r2, [pc, #216]	@ (8003674 <HAL_TIM_MspPostInit+0xf8>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d11e      	bne.n	80035dc <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800359e:	2300      	movs	r3, #0
 80035a0:	613b      	str	r3, [r7, #16]
 80035a2:	4b35      	ldr	r3, [pc, #212]	@ (8003678 <HAL_TIM_MspPostInit+0xfc>)
 80035a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035a6:	4a34      	ldr	r2, [pc, #208]	@ (8003678 <HAL_TIM_MspPostInit+0xfc>)
 80035a8:	f043 0302 	orr.w	r3, r3, #2
 80035ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80035ae:	4b32      	ldr	r3, [pc, #200]	@ (8003678 <HAL_TIM_MspPostInit+0xfc>)
 80035b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	613b      	str	r3, [r7, #16]
 80035b8:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80035ba:	2303      	movs	r3, #3
 80035bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035be:	2302      	movs	r3, #2
 80035c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035c2:	2300      	movs	r3, #0
 80035c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035c6:	2300      	movs	r3, #0
 80035c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80035ca:	2302      	movs	r3, #2
 80035cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035ce:	f107 0314 	add.w	r3, r7, #20
 80035d2:	4619      	mov	r1, r3
 80035d4:	4829      	ldr	r0, [pc, #164]	@ (800367c <HAL_TIM_MspPostInit+0x100>)
 80035d6:	f001 f89d 	bl	8004714 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80035da:	e047      	b.n	800366c <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM5)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a27      	ldr	r2, [pc, #156]	@ (8003680 <HAL_TIM_MspPostInit+0x104>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d11e      	bne.n	8003624 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035e6:	2300      	movs	r3, #0
 80035e8:	60fb      	str	r3, [r7, #12]
 80035ea:	4b23      	ldr	r3, [pc, #140]	@ (8003678 <HAL_TIM_MspPostInit+0xfc>)
 80035ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ee:	4a22      	ldr	r2, [pc, #136]	@ (8003678 <HAL_TIM_MspPostInit+0xfc>)
 80035f0:	f043 0301 	orr.w	r3, r3, #1
 80035f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80035f6:	4b20      	ldr	r3, [pc, #128]	@ (8003678 <HAL_TIM_MspPostInit+0xfc>)
 80035f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035fa:	f003 0301 	and.w	r3, r3, #1
 80035fe:	60fb      	str	r3, [r7, #12]
 8003600:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003602:	2303      	movs	r3, #3
 8003604:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003606:	2302      	movs	r3, #2
 8003608:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800360a:	2300      	movs	r3, #0
 800360c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800360e:	2300      	movs	r3, #0
 8003610:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003612:	2302      	movs	r3, #2
 8003614:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003616:	f107 0314 	add.w	r3, r7, #20
 800361a:	4619      	mov	r1, r3
 800361c:	4819      	ldr	r0, [pc, #100]	@ (8003684 <HAL_TIM_MspPostInit+0x108>)
 800361e:	f001 f879 	bl	8004714 <HAL_GPIO_Init>
}
 8003622:	e023      	b.n	800366c <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM12)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a17      	ldr	r2, [pc, #92]	@ (8003688 <HAL_TIM_MspPostInit+0x10c>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d11e      	bne.n	800366c <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800362e:	2300      	movs	r3, #0
 8003630:	60bb      	str	r3, [r7, #8]
 8003632:	4b11      	ldr	r3, [pc, #68]	@ (8003678 <HAL_TIM_MspPostInit+0xfc>)
 8003634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003636:	4a10      	ldr	r2, [pc, #64]	@ (8003678 <HAL_TIM_MspPostInit+0xfc>)
 8003638:	f043 0302 	orr.w	r3, r3, #2
 800363c:	6313      	str	r3, [r2, #48]	@ 0x30
 800363e:	4b0e      	ldr	r3, [pc, #56]	@ (8003678 <HAL_TIM_MspPostInit+0xfc>)
 8003640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003642:	f003 0302 	and.w	r3, r3, #2
 8003646:	60bb      	str	r3, [r7, #8]
 8003648:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800364a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800364e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003650:	2302      	movs	r3, #2
 8003652:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003654:	2300      	movs	r3, #0
 8003656:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003658:	2300      	movs	r3, #0
 800365a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800365c:	2309      	movs	r3, #9
 800365e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003660:	f107 0314 	add.w	r3, r7, #20
 8003664:	4619      	mov	r1, r3
 8003666:	4805      	ldr	r0, [pc, #20]	@ (800367c <HAL_TIM_MspPostInit+0x100>)
 8003668:	f001 f854 	bl	8004714 <HAL_GPIO_Init>
}
 800366c:	bf00      	nop
 800366e:	3728      	adds	r7, #40	@ 0x28
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	40000400 	.word	0x40000400
 8003678:	40023800 	.word	0x40023800
 800367c:	40020400 	.word	0x40020400
 8003680:	40000c00 	.word	0x40000c00
 8003684:	40020000 	.word	0x40020000
 8003688:	40001800 	.word	0x40001800

0800368c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b08c      	sub	sp, #48	@ 0x30
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003694:	f107 031c 	add.w	r3, r7, #28
 8003698:	2200      	movs	r2, #0
 800369a:	601a      	str	r2, [r3, #0]
 800369c:	605a      	str	r2, [r3, #4]
 800369e:	609a      	str	r2, [r3, #8]
 80036a0:	60da      	str	r2, [r3, #12]
 80036a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a75      	ldr	r2, [pc, #468]	@ (8003880 <HAL_UART_MspInit+0x1f4>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	f040 8094 	bne.w	80037d8 <HAL_UART_MspInit+0x14c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80036b0:	2300      	movs	r3, #0
 80036b2:	61bb      	str	r3, [r7, #24]
 80036b4:	4b73      	ldr	r3, [pc, #460]	@ (8003884 <HAL_UART_MspInit+0x1f8>)
 80036b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b8:	4a72      	ldr	r2, [pc, #456]	@ (8003884 <HAL_UART_MspInit+0x1f8>)
 80036ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036be:	6413      	str	r3, [r2, #64]	@ 0x40
 80036c0:	4b70      	ldr	r3, [pc, #448]	@ (8003884 <HAL_UART_MspInit+0x1f8>)
 80036c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036c8:	61bb      	str	r3, [r7, #24]
 80036ca:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036cc:	2300      	movs	r3, #0
 80036ce:	617b      	str	r3, [r7, #20]
 80036d0:	4b6c      	ldr	r3, [pc, #432]	@ (8003884 <HAL_UART_MspInit+0x1f8>)
 80036d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d4:	4a6b      	ldr	r2, [pc, #428]	@ (8003884 <HAL_UART_MspInit+0x1f8>)
 80036d6:	f043 0301 	orr.w	r3, r3, #1
 80036da:	6313      	str	r3, [r2, #48]	@ 0x30
 80036dc:	4b69      	ldr	r3, [pc, #420]	@ (8003884 <HAL_UART_MspInit+0x1f8>)
 80036de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	617b      	str	r3, [r7, #20]
 80036e6:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80036e8:	230c      	movs	r3, #12
 80036ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036ec:	2302      	movs	r3, #2
 80036ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f0:	2300      	movs	r3, #0
 80036f2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036f4:	2303      	movs	r3, #3
 80036f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80036f8:	2307      	movs	r3, #7
 80036fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036fc:	f107 031c 	add.w	r3, r7, #28
 8003700:	4619      	mov	r1, r3
 8003702:	4861      	ldr	r0, [pc, #388]	@ (8003888 <HAL_UART_MspInit+0x1fc>)
 8003704:	f001 f806 	bl	8004714 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003708:	4b60      	ldr	r3, [pc, #384]	@ (800388c <HAL_UART_MspInit+0x200>)
 800370a:	4a61      	ldr	r2, [pc, #388]	@ (8003890 <HAL_UART_MspInit+0x204>)
 800370c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800370e:	4b5f      	ldr	r3, [pc, #380]	@ (800388c <HAL_UART_MspInit+0x200>)
 8003710:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003714:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003716:	4b5d      	ldr	r3, [pc, #372]	@ (800388c <HAL_UART_MspInit+0x200>)
 8003718:	2200      	movs	r2, #0
 800371a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800371c:	4b5b      	ldr	r3, [pc, #364]	@ (800388c <HAL_UART_MspInit+0x200>)
 800371e:	2200      	movs	r2, #0
 8003720:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003722:	4b5a      	ldr	r3, [pc, #360]	@ (800388c <HAL_UART_MspInit+0x200>)
 8003724:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003728:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800372a:	4b58      	ldr	r3, [pc, #352]	@ (800388c <HAL_UART_MspInit+0x200>)
 800372c:	2200      	movs	r2, #0
 800372e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003730:	4b56      	ldr	r3, [pc, #344]	@ (800388c <HAL_UART_MspInit+0x200>)
 8003732:	2200      	movs	r2, #0
 8003734:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003736:	4b55      	ldr	r3, [pc, #340]	@ (800388c <HAL_UART_MspInit+0x200>)
 8003738:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800373c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800373e:	4b53      	ldr	r3, [pc, #332]	@ (800388c <HAL_UART_MspInit+0x200>)
 8003740:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8003744:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003746:	4b51      	ldr	r3, [pc, #324]	@ (800388c <HAL_UART_MspInit+0x200>)
 8003748:	2200      	movs	r2, #0
 800374a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800374c:	484f      	ldr	r0, [pc, #316]	@ (800388c <HAL_UART_MspInit+0x200>)
 800374e:	f000 fbdf 	bl	8003f10 <HAL_DMA_Init>
 8003752:	4603      	mov	r3, r0
 8003754:	2b00      	cmp	r3, #0
 8003756:	d001      	beq.n	800375c <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8003758:	f7ff fc72 	bl	8003040 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	4a4b      	ldr	r2, [pc, #300]	@ (800388c <HAL_UART_MspInit+0x200>)
 8003760:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003762:	4a4a      	ldr	r2, [pc, #296]	@ (800388c <HAL_UART_MspInit+0x200>)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8003768:	4b4a      	ldr	r3, [pc, #296]	@ (8003894 <HAL_UART_MspInit+0x208>)
 800376a:	4a4b      	ldr	r2, [pc, #300]	@ (8003898 <HAL_UART_MspInit+0x20c>)
 800376c:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800376e:	4b49      	ldr	r3, [pc, #292]	@ (8003894 <HAL_UART_MspInit+0x208>)
 8003770:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003774:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003776:	4b47      	ldr	r3, [pc, #284]	@ (8003894 <HAL_UART_MspInit+0x208>)
 8003778:	2240      	movs	r2, #64	@ 0x40
 800377a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800377c:	4b45      	ldr	r3, [pc, #276]	@ (8003894 <HAL_UART_MspInit+0x208>)
 800377e:	2200      	movs	r2, #0
 8003780:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003782:	4b44      	ldr	r3, [pc, #272]	@ (8003894 <HAL_UART_MspInit+0x208>)
 8003784:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003788:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800378a:	4b42      	ldr	r3, [pc, #264]	@ (8003894 <HAL_UART_MspInit+0x208>)
 800378c:	2200      	movs	r2, #0
 800378e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003790:	4b40      	ldr	r3, [pc, #256]	@ (8003894 <HAL_UART_MspInit+0x208>)
 8003792:	2200      	movs	r2, #0
 8003794:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8003796:	4b3f      	ldr	r3, [pc, #252]	@ (8003894 <HAL_UART_MspInit+0x208>)
 8003798:	2200      	movs	r2, #0
 800379a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800379c:	4b3d      	ldr	r3, [pc, #244]	@ (8003894 <HAL_UART_MspInit+0x208>)
 800379e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80037a2:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80037a4:	4b3b      	ldr	r3, [pc, #236]	@ (8003894 <HAL_UART_MspInit+0x208>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80037aa:	483a      	ldr	r0, [pc, #232]	@ (8003894 <HAL_UART_MspInit+0x208>)
 80037ac:	f000 fbb0 	bl	8003f10 <HAL_DMA_Init>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d001      	beq.n	80037ba <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 80037b6:	f7ff fc43 	bl	8003040 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a35      	ldr	r2, [pc, #212]	@ (8003894 <HAL_UART_MspInit+0x208>)
 80037be:	639a      	str	r2, [r3, #56]	@ 0x38
 80037c0:	4a34      	ldr	r2, [pc, #208]	@ (8003894 <HAL_UART_MspInit+0x208>)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80037c6:	2200      	movs	r2, #0
 80037c8:	2105      	movs	r1, #5
 80037ca:	2026      	movs	r0, #38	@ 0x26
 80037cc:	f000 fb76 	bl	8003ebc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80037d0:	2026      	movs	r0, #38	@ 0x26
 80037d2:	f000 fb8f 	bl	8003ef4 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80037d6:	e04f      	b.n	8003878 <HAL_UART_MspInit+0x1ec>
  else if(huart->Instance==USART3)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a2f      	ldr	r2, [pc, #188]	@ (800389c <HAL_UART_MspInit+0x210>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d14a      	bne.n	8003878 <HAL_UART_MspInit+0x1ec>
    __HAL_RCC_USART3_CLK_ENABLE();
 80037e2:	2300      	movs	r3, #0
 80037e4:	613b      	str	r3, [r7, #16]
 80037e6:	4b27      	ldr	r3, [pc, #156]	@ (8003884 <HAL_UART_MspInit+0x1f8>)
 80037e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ea:	4a26      	ldr	r2, [pc, #152]	@ (8003884 <HAL_UART_MspInit+0x1f8>)
 80037ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80037f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80037f2:	4b24      	ldr	r3, [pc, #144]	@ (8003884 <HAL_UART_MspInit+0x1f8>)
 80037f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037fa:	613b      	str	r3, [r7, #16]
 80037fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80037fe:	2300      	movs	r3, #0
 8003800:	60fb      	str	r3, [r7, #12]
 8003802:	4b20      	ldr	r3, [pc, #128]	@ (8003884 <HAL_UART_MspInit+0x1f8>)
 8003804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003806:	4a1f      	ldr	r2, [pc, #124]	@ (8003884 <HAL_UART_MspInit+0x1f8>)
 8003808:	f043 0304 	orr.w	r3, r3, #4
 800380c:	6313      	str	r3, [r2, #48]	@ 0x30
 800380e:	4b1d      	ldr	r3, [pc, #116]	@ (8003884 <HAL_UART_MspInit+0x1f8>)
 8003810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003812:	f003 0304 	and.w	r3, r3, #4
 8003816:	60fb      	str	r3, [r7, #12]
 8003818:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800381a:	2300      	movs	r3, #0
 800381c:	60bb      	str	r3, [r7, #8]
 800381e:	4b19      	ldr	r3, [pc, #100]	@ (8003884 <HAL_UART_MspInit+0x1f8>)
 8003820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003822:	4a18      	ldr	r2, [pc, #96]	@ (8003884 <HAL_UART_MspInit+0x1f8>)
 8003824:	f043 0302 	orr.w	r3, r3, #2
 8003828:	6313      	str	r3, [r2, #48]	@ 0x30
 800382a:	4b16      	ldr	r3, [pc, #88]	@ (8003884 <HAL_UART_MspInit+0x1f8>)
 800382c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800382e:	f003 0302 	and.w	r3, r3, #2
 8003832:	60bb      	str	r3, [r7, #8]
 8003834:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003836:	2320      	movs	r3, #32
 8003838:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800383a:	2302      	movs	r3, #2
 800383c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800383e:	2300      	movs	r3, #0
 8003840:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003842:	2303      	movs	r3, #3
 8003844:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003846:	2307      	movs	r3, #7
 8003848:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800384a:	f107 031c 	add.w	r3, r7, #28
 800384e:	4619      	mov	r1, r3
 8003850:	4813      	ldr	r0, [pc, #76]	@ (80038a0 <HAL_UART_MspInit+0x214>)
 8003852:	f000 ff5f 	bl	8004714 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003856:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800385a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800385c:	2302      	movs	r3, #2
 800385e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003860:	2300      	movs	r3, #0
 8003862:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003864:	2303      	movs	r3, #3
 8003866:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003868:	2307      	movs	r3, #7
 800386a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800386c:	f107 031c 	add.w	r3, r7, #28
 8003870:	4619      	mov	r1, r3
 8003872:	480c      	ldr	r0, [pc, #48]	@ (80038a4 <HAL_UART_MspInit+0x218>)
 8003874:	f000 ff4e 	bl	8004714 <HAL_GPIO_Init>
}
 8003878:	bf00      	nop
 800387a:	3730      	adds	r7, #48	@ 0x30
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	40004400 	.word	0x40004400
 8003884:	40023800 	.word	0x40023800
 8003888:	40020000 	.word	0x40020000
 800388c:	200049ac 	.word	0x200049ac
 8003890:	40026088 	.word	0x40026088
 8003894:	20004a0c 	.word	0x20004a0c
 8003898:	400260a0 	.word	0x400260a0
 800389c:	40004800 	.word	0x40004800
 80038a0:	40020800 	.word	0x40020800
 80038a4:	40020400 	.word	0x40020400

080038a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b08e      	sub	sp, #56	@ 0x38
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80038b0:	2300      	movs	r3, #0
 80038b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80038b4:	2300      	movs	r3, #0
 80038b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80038b8:	2300      	movs	r3, #0
 80038ba:	60fb      	str	r3, [r7, #12]
 80038bc:	4b33      	ldr	r3, [pc, #204]	@ (800398c <HAL_InitTick+0xe4>)
 80038be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c0:	4a32      	ldr	r2, [pc, #200]	@ (800398c <HAL_InitTick+0xe4>)
 80038c2:	f043 0310 	orr.w	r3, r3, #16
 80038c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80038c8:	4b30      	ldr	r3, [pc, #192]	@ (800398c <HAL_InitTick+0xe4>)
 80038ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038cc:	f003 0310 	and.w	r3, r3, #16
 80038d0:	60fb      	str	r3, [r7, #12]
 80038d2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80038d4:	f107 0210 	add.w	r2, r7, #16
 80038d8:	f107 0314 	add.w	r3, r7, #20
 80038dc:	4611      	mov	r1, r2
 80038de:	4618      	mov	r0, r3
 80038e0:	f001 fb8c 	bl	8004ffc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80038e4:	6a3b      	ldr	r3, [r7, #32]
 80038e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80038e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d103      	bne.n	80038f6 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80038ee:	f001 fb5d 	bl	8004fac <HAL_RCC_GetPCLK1Freq>
 80038f2:	6378      	str	r0, [r7, #52]	@ 0x34
 80038f4:	e004      	b.n	8003900 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80038f6:	f001 fb59 	bl	8004fac <HAL_RCC_GetPCLK1Freq>
 80038fa:	4603      	mov	r3, r0
 80038fc:	005b      	lsls	r3, r3, #1
 80038fe:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003900:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003902:	4a23      	ldr	r2, [pc, #140]	@ (8003990 <HAL_InitTick+0xe8>)
 8003904:	fba2 2303 	umull	r2, r3, r2, r3
 8003908:	0c9b      	lsrs	r3, r3, #18
 800390a:	3b01      	subs	r3, #1
 800390c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800390e:	4b21      	ldr	r3, [pc, #132]	@ (8003994 <HAL_InitTick+0xec>)
 8003910:	4a21      	ldr	r2, [pc, #132]	@ (8003998 <HAL_InitTick+0xf0>)
 8003912:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003914:	4b1f      	ldr	r3, [pc, #124]	@ (8003994 <HAL_InitTick+0xec>)
 8003916:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800391a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800391c:	4a1d      	ldr	r2, [pc, #116]	@ (8003994 <HAL_InitTick+0xec>)
 800391e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003920:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003922:	4b1c      	ldr	r3, [pc, #112]	@ (8003994 <HAL_InitTick+0xec>)
 8003924:	2200      	movs	r2, #0
 8003926:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003928:	4b1a      	ldr	r3, [pc, #104]	@ (8003994 <HAL_InitTick+0xec>)
 800392a:	2200      	movs	r2, #0
 800392c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800392e:	4b19      	ldr	r3, [pc, #100]	@ (8003994 <HAL_InitTick+0xec>)
 8003930:	2200      	movs	r2, #0
 8003932:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003934:	4817      	ldr	r0, [pc, #92]	@ (8003994 <HAL_InitTick+0xec>)
 8003936:	f001 ffdb 	bl	80058f0 <HAL_TIM_Base_Init>
 800393a:	4603      	mov	r3, r0
 800393c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003940:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003944:	2b00      	cmp	r3, #0
 8003946:	d11b      	bne.n	8003980 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003948:	4812      	ldr	r0, [pc, #72]	@ (8003994 <HAL_InitTick+0xec>)
 800394a:	f002 f821 	bl	8005990 <HAL_TIM_Base_Start_IT>
 800394e:	4603      	mov	r3, r0
 8003950:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003954:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003958:	2b00      	cmp	r3, #0
 800395a:	d111      	bne.n	8003980 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800395c:	2036      	movs	r0, #54	@ 0x36
 800395e:	f000 fac9 	bl	8003ef4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2b0f      	cmp	r3, #15
 8003966:	d808      	bhi.n	800397a <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003968:	2200      	movs	r2, #0
 800396a:	6879      	ldr	r1, [r7, #4]
 800396c:	2036      	movs	r0, #54	@ 0x36
 800396e:	f000 faa5 	bl	8003ebc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003972:	4a0a      	ldr	r2, [pc, #40]	@ (800399c <HAL_InitTick+0xf4>)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6013      	str	r3, [r2, #0]
 8003978:	e002      	b.n	8003980 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003980:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003984:	4618      	mov	r0, r3
 8003986:	3738      	adds	r7, #56	@ 0x38
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}
 800398c:	40023800 	.word	0x40023800
 8003990:	431bde83 	.word	0x431bde83
 8003994:	20007a00 	.word	0x20007a00
 8003998:	40001000 	.word	0x40001000
 800399c:	20000034 	.word	0x20000034

080039a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80039a0:	b480      	push	{r7}
 80039a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80039a4:	bf00      	nop
 80039a6:	e7fd      	b.n	80039a4 <NMI_Handler+0x4>

080039a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039ac:	bf00      	nop
 80039ae:	e7fd      	b.n	80039ac <HardFault_Handler+0x4>

080039b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80039b0:	b480      	push	{r7}
 80039b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80039b4:	bf00      	nop
 80039b6:	e7fd      	b.n	80039b4 <MemManage_Handler+0x4>

080039b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80039b8:	b480      	push	{r7}
 80039ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80039bc:	bf00      	nop
 80039be:	e7fd      	b.n	80039bc <BusFault_Handler+0x4>

080039c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80039c0:	b480      	push	{r7}
 80039c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80039c4:	bf00      	nop
 80039c6:	e7fd      	b.n	80039c4 <UsageFault_Handler+0x4>

080039c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80039c8:	b480      	push	{r7}
 80039ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80039cc:	bf00      	nop
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr

080039d6 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80039d6:	b580      	push	{r7, lr}
 80039d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80039da:	2004      	movs	r0, #4
 80039dc:	f001 f848 	bl	8004a70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80039e0:	bf00      	nop
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80039e8:	4802      	ldr	r0, [pc, #8]	@ (80039f4 <DMA1_Stream5_IRQHandler+0x10>)
 80039ea:	f000 fc29 	bl	8004240 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80039ee:	bf00      	nop
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	200049ac 	.word	0x200049ac

080039f8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80039fc:	4802      	ldr	r0, [pc, #8]	@ (8003a08 <DMA1_Stream6_IRQHandler+0x10>)
 80039fe:	f000 fc1f 	bl	8004240 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003a02:	bf00      	nop
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	20004a0c 	.word	0x20004a0c

08003a0c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003a10:	4802      	ldr	r0, [pc, #8]	@ (8003a1c <TIM4_IRQHandler+0x10>)
 8003a12:	f002 fa79 	bl	8005f08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003a16:	bf00      	nop
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	20004844 	.word	0x20004844

08003a20 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003a24:	4802      	ldr	r0, [pc, #8]	@ (8003a30 <USART2_IRQHandler+0x10>)
 8003a26:	f003 fab3 	bl	8006f90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003a2a:	bf00      	nop
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	2000491c 	.word	0x2000491c

08003a34 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003a38:	4802      	ldr	r0, [pc, #8]	@ (8003a44 <TIM6_DAC_IRQHandler+0x10>)
 8003a3a:	f002 fa65 	bl	8005f08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003a3e:	bf00      	nop
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	20007a00 	.word	0x20007a00

08003a48 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	af00      	add	r7, sp, #0
  return 1;
 8003a4c:	2301      	movs	r3, #1
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr

08003a58 <_kill>:

int _kill(int pid, int sig)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b082      	sub	sp, #8
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003a62:	f015 f80d 	bl	8018a80 <__errno>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2216      	movs	r2, #22
 8003a6a:	601a      	str	r2, [r3, #0]
  return -1;
 8003a6c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3708      	adds	r7, #8
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}

08003a78 <_exit>:

void _exit (int status)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b082      	sub	sp, #8
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003a80:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	f7ff ffe7 	bl	8003a58 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003a8a:	bf00      	nop
 8003a8c:	e7fd      	b.n	8003a8a <_exit+0x12>

08003a8e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a8e:	b580      	push	{r7, lr}
 8003a90:	b086      	sub	sp, #24
 8003a92:	af00      	add	r7, sp, #0
 8003a94:	60f8      	str	r0, [r7, #12]
 8003a96:	60b9      	str	r1, [r7, #8]
 8003a98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	617b      	str	r3, [r7, #20]
 8003a9e:	e00a      	b.n	8003ab6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003aa0:	f3af 8000 	nop.w
 8003aa4:	4601      	mov	r1, r0
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	1c5a      	adds	r2, r3, #1
 8003aaa:	60ba      	str	r2, [r7, #8]
 8003aac:	b2ca      	uxtb	r2, r1
 8003aae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	3301      	adds	r3, #1
 8003ab4:	617b      	str	r3, [r7, #20]
 8003ab6:	697a      	ldr	r2, [r7, #20]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	429a      	cmp	r2, r3
 8003abc:	dbf0      	blt.n	8003aa0 <_read+0x12>
  }

  return len;
 8003abe:	687b      	ldr	r3, [r7, #4]
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3718      	adds	r7, #24
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b086      	sub	sp, #24
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	60b9      	str	r1, [r7, #8]
 8003ad2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	617b      	str	r3, [r7, #20]
 8003ad8:	e009      	b.n	8003aee <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	1c5a      	adds	r2, r3, #1
 8003ade:	60ba      	str	r2, [r7, #8]
 8003ae0:	781b      	ldrb	r3, [r3, #0]
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	3301      	adds	r3, #1
 8003aec:	617b      	str	r3, [r7, #20]
 8003aee:	697a      	ldr	r2, [r7, #20]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	429a      	cmp	r2, r3
 8003af4:	dbf1      	blt.n	8003ada <_write+0x12>
  }
  return len;
 8003af6:	687b      	ldr	r3, [r7, #4]
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3718      	adds	r7, #24
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <_close>:

int _close(int file)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003b08:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	370c      	adds	r7, #12
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr

08003b18 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b083      	sub	sp, #12
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003b28:	605a      	str	r2, [r3, #4]
  return 0;
 8003b2a:	2300      	movs	r3, #0
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	370c      	adds	r7, #12
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr

08003b38 <_isatty>:

int _isatty(int file)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003b40:	2301      	movs	r3, #1
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr

08003b4e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b4e:	b480      	push	{r7}
 8003b50:	b085      	sub	sp, #20
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	60f8      	str	r0, [r7, #12]
 8003b56:	60b9      	str	r1, [r7, #8]
 8003b58:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003b5a:	2300      	movs	r3, #0
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3714      	adds	r7, #20
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b086      	sub	sp, #24
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b70:	4a14      	ldr	r2, [pc, #80]	@ (8003bc4 <_sbrk+0x5c>)
 8003b72:	4b15      	ldr	r3, [pc, #84]	@ (8003bc8 <_sbrk+0x60>)
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b7c:	4b13      	ldr	r3, [pc, #76]	@ (8003bcc <_sbrk+0x64>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d102      	bne.n	8003b8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b84:	4b11      	ldr	r3, [pc, #68]	@ (8003bcc <_sbrk+0x64>)
 8003b86:	4a12      	ldr	r2, [pc, #72]	@ (8003bd0 <_sbrk+0x68>)
 8003b88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b8a:	4b10      	ldr	r3, [pc, #64]	@ (8003bcc <_sbrk+0x64>)
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4413      	add	r3, r2
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d207      	bcs.n	8003ba8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b98:	f014 ff72 	bl	8018a80 <__errno>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	220c      	movs	r2, #12
 8003ba0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003ba2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003ba6:	e009      	b.n	8003bbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003ba8:	4b08      	ldr	r3, [pc, #32]	@ (8003bcc <_sbrk+0x64>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003bae:	4b07      	ldr	r3, [pc, #28]	@ (8003bcc <_sbrk+0x64>)
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4413      	add	r3, r2
 8003bb6:	4a05      	ldr	r2, [pc, #20]	@ (8003bcc <_sbrk+0x64>)
 8003bb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003bba:	68fb      	ldr	r3, [r7, #12]
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	3718      	adds	r7, #24
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	20020000 	.word	0x20020000
 8003bc8:	00000400 	.word	0x00000400
 8003bcc:	20007a4c 	.word	0x20007a4c
 8003bd0:	20011108 	.word	0x20011108

08003bd4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003bd8:	4b06      	ldr	r3, [pc, #24]	@ (8003bf4 <SystemInit+0x20>)
 8003bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bde:	4a05      	ldr	r2, [pc, #20]	@ (8003bf4 <SystemInit+0x20>)
 8003be0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003be4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003be8:	bf00      	nop
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	e000ed00 	.word	0xe000ed00

08003bf8 <StartDefaultTask>:
int currentsp = 0;
int sec = 0;


void StartDefaultTask(void *argument)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(&htim4);
 8003c00:	4809      	ldr	r0, [pc, #36]	@ (8003c28 <StartDefaultTask+0x30>)
 8003c02:	f001 fec5 	bl	8005990 <HAL_TIM_Base_Start_IT>
	uros_init();
 8003c06:	f7fe f9a1 	bl	8001f4c <uros_init>
	arm_init();
 8003c0a:	f7fd faaf 	bl	800116c <arm_init>

    for(;;){
        uros_agent_status_check();
 8003c0e:	f7fe f9dd 	bl	8001fcc <uros_agent_status_check>
        osDelay(50);
 8003c12:	2032      	movs	r0, #50	@ 0x32
 8003c14:	f004 fc52 	bl	80084bc <osDelay>
		currentsp ++;
 8003c18:	4b04      	ldr	r3, [pc, #16]	@ (8003c2c <StartDefaultTask+0x34>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	3301      	adds	r3, #1
 8003c1e:	4a03      	ldr	r2, [pc, #12]	@ (8003c2c <StartDefaultTask+0x34>)
 8003c20:	6013      	str	r3, [r2, #0]
        uros_agent_status_check();
 8003c22:	bf00      	nop
 8003c24:	e7f3      	b.n	8003c0e <StartDefaultTask+0x16>
 8003c26:	bf00      	nop
 8003c28:	20004844 	.word	0x20004844
 8003c2c:	20007a50 	.word	0x20007a50

08003c30 <HAL_TIM_PeriodElapsedCallback>:
    }
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b082      	sub	sp, #8
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM4)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a0a      	ldr	r2, [pc, #40]	@ (8003c68 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d106      	bne.n	8003c50 <HAL_TIM_PeriodElapsedCallback+0x20>
	{
		arm_timer_callback();
 8003c42:	f7fd fb1b 	bl	800127c <arm_timer_callback>
		sec ++;
 8003c46:	4b09      	ldr	r3, [pc, #36]	@ (8003c6c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	3301      	adds	r3, #1
 8003c4c:	4a07      	ldr	r2, [pc, #28]	@ (8003c6c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003c4e:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE END Callback 0 */
	if (htim->Instance == TIM6)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a06      	ldr	r2, [pc, #24]	@ (8003c70 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d101      	bne.n	8003c5e <HAL_TIM_PeriodElapsedCallback+0x2e>
	{
		HAL_IncTick();
 8003c5a:	f000 f857 	bl	8003d0c <HAL_IncTick>
	}
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 8003c5e:	bf00      	nop
 8003c60:	3708      	adds	r7, #8
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	40000800 	.word	0x40000800
 8003c6c:	20007a54 	.word	0x20007a54
 8003c70:	40001000 	.word	0x40001000

08003c74 <Reset_Handler>:
 8003c74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003cac <LoopFillZerobss+0xe>
 8003c78:	f7ff ffac 	bl	8003bd4 <SystemInit>
 8003c7c:	480c      	ldr	r0, [pc, #48]	@ (8003cb0 <LoopFillZerobss+0x12>)
 8003c7e:	490d      	ldr	r1, [pc, #52]	@ (8003cb4 <LoopFillZerobss+0x16>)
 8003c80:	4a0d      	ldr	r2, [pc, #52]	@ (8003cb8 <LoopFillZerobss+0x1a>)
 8003c82:	2300      	movs	r3, #0
 8003c84:	e002      	b.n	8003c8c <LoopCopyDataInit>

08003c86 <CopyDataInit>:
 8003c86:	58d4      	ldr	r4, [r2, r3]
 8003c88:	50c4      	str	r4, [r0, r3]
 8003c8a:	3304      	adds	r3, #4

08003c8c <LoopCopyDataInit>:
 8003c8c:	18c4      	adds	r4, r0, r3
 8003c8e:	428c      	cmp	r4, r1
 8003c90:	d3f9      	bcc.n	8003c86 <CopyDataInit>
 8003c92:	4a0a      	ldr	r2, [pc, #40]	@ (8003cbc <LoopFillZerobss+0x1e>)
 8003c94:	4c0a      	ldr	r4, [pc, #40]	@ (8003cc0 <LoopFillZerobss+0x22>)
 8003c96:	2300      	movs	r3, #0
 8003c98:	e001      	b.n	8003c9e <LoopFillZerobss>

08003c9a <FillZerobss>:
 8003c9a:	6013      	str	r3, [r2, #0]
 8003c9c:	3204      	adds	r2, #4

08003c9e <LoopFillZerobss>:
 8003c9e:	42a2      	cmp	r2, r4
 8003ca0:	d3fb      	bcc.n	8003c9a <FillZerobss>
 8003ca2:	f014 fef3 	bl	8018a8c <__libc_init_array>
 8003ca6:	f7fe fe37 	bl	8002918 <main>
 8003caa:	4770      	bx	lr
 8003cac:	20020000 	.word	0x20020000
 8003cb0:	20000000 	.word	0x20000000
 8003cb4:	2000013c 	.word	0x2000013c
 8003cb8:	0801a65c 	.word	0x0801a65c
 8003cbc:	20000140 	.word	0x20000140
 8003cc0:	20011108 	.word	0x20011108

08003cc4 <ADC_IRQHandler>:
 8003cc4:	e7fe      	b.n	8003cc4 <ADC_IRQHandler>
	...

08003cc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003ccc:	4b0e      	ldr	r3, [pc, #56]	@ (8003d08 <HAL_Init+0x40>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8003d08 <HAL_Init+0x40>)
 8003cd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003cd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8003d08 <HAL_Init+0x40>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a0a      	ldr	r2, [pc, #40]	@ (8003d08 <HAL_Init+0x40>)
 8003cde:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003ce2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ce4:	4b08      	ldr	r3, [pc, #32]	@ (8003d08 <HAL_Init+0x40>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a07      	ldr	r2, [pc, #28]	@ (8003d08 <HAL_Init+0x40>)
 8003cea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003cf0:	2003      	movs	r0, #3
 8003cf2:	f000 f8d8 	bl	8003ea6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003cf6:	200f      	movs	r0, #15
 8003cf8:	f7ff fdd6 	bl	80038a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003cfc:	f7ff fb0c 	bl	8003318 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	40023c00 	.word	0x40023c00

08003d0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d10:	4b06      	ldr	r3, [pc, #24]	@ (8003d2c <HAL_IncTick+0x20>)
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	461a      	mov	r2, r3
 8003d16:	4b06      	ldr	r3, [pc, #24]	@ (8003d30 <HAL_IncTick+0x24>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4413      	add	r3, r2
 8003d1c:	4a04      	ldr	r2, [pc, #16]	@ (8003d30 <HAL_IncTick+0x24>)
 8003d1e:	6013      	str	r3, [r2, #0]
}
 8003d20:	bf00      	nop
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	20000038 	.word	0x20000038
 8003d30:	20007a58 	.word	0x20007a58

08003d34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d34:	b480      	push	{r7}
 8003d36:	af00      	add	r7, sp, #0
  return uwTick;
 8003d38:	4b03      	ldr	r3, [pc, #12]	@ (8003d48 <HAL_GetTick+0x14>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr
 8003d46:	bf00      	nop
 8003d48:	20007a58 	.word	0x20007a58

08003d4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b085      	sub	sp, #20
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f003 0307 	and.w	r3, r3, #7
 8003d5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8003d90 <__NVIC_SetPriorityGrouping+0x44>)
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d62:	68ba      	ldr	r2, [r7, #8]
 8003d64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d68:	4013      	ands	r3, r2
 8003d6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d70:	68bb      	ldr	r3, [r7, #8]
 8003d72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d7e:	4a04      	ldr	r2, [pc, #16]	@ (8003d90 <__NVIC_SetPriorityGrouping+0x44>)
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	60d3      	str	r3, [r2, #12]
}
 8003d84:	bf00      	nop
 8003d86:	3714      	adds	r7, #20
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr
 8003d90:	e000ed00 	.word	0xe000ed00

08003d94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d94:	b480      	push	{r7}
 8003d96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d98:	4b04      	ldr	r3, [pc, #16]	@ (8003dac <__NVIC_GetPriorityGrouping+0x18>)
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	0a1b      	lsrs	r3, r3, #8
 8003d9e:	f003 0307 	and.w	r3, r3, #7
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr
 8003dac:	e000ed00 	.word	0xe000ed00

08003db0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b083      	sub	sp, #12
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	4603      	mov	r3, r0
 8003db8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	db0b      	blt.n	8003dda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dc2:	79fb      	ldrb	r3, [r7, #7]
 8003dc4:	f003 021f 	and.w	r2, r3, #31
 8003dc8:	4907      	ldr	r1, [pc, #28]	@ (8003de8 <__NVIC_EnableIRQ+0x38>)
 8003dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dce:	095b      	lsrs	r3, r3, #5
 8003dd0:	2001      	movs	r0, #1
 8003dd2:	fa00 f202 	lsl.w	r2, r0, r2
 8003dd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003dda:	bf00      	nop
 8003ddc:	370c      	adds	r7, #12
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr
 8003de6:	bf00      	nop
 8003de8:	e000e100 	.word	0xe000e100

08003dec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	4603      	mov	r3, r0
 8003df4:	6039      	str	r1, [r7, #0]
 8003df6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	db0a      	blt.n	8003e16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	b2da      	uxtb	r2, r3
 8003e04:	490c      	ldr	r1, [pc, #48]	@ (8003e38 <__NVIC_SetPriority+0x4c>)
 8003e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e0a:	0112      	lsls	r2, r2, #4
 8003e0c:	b2d2      	uxtb	r2, r2
 8003e0e:	440b      	add	r3, r1
 8003e10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e14:	e00a      	b.n	8003e2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	b2da      	uxtb	r2, r3
 8003e1a:	4908      	ldr	r1, [pc, #32]	@ (8003e3c <__NVIC_SetPriority+0x50>)
 8003e1c:	79fb      	ldrb	r3, [r7, #7]
 8003e1e:	f003 030f 	and.w	r3, r3, #15
 8003e22:	3b04      	subs	r3, #4
 8003e24:	0112      	lsls	r2, r2, #4
 8003e26:	b2d2      	uxtb	r2, r2
 8003e28:	440b      	add	r3, r1
 8003e2a:	761a      	strb	r2, [r3, #24]
}
 8003e2c:	bf00      	nop
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr
 8003e38:	e000e100 	.word	0xe000e100
 8003e3c:	e000ed00 	.word	0xe000ed00

08003e40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b089      	sub	sp, #36	@ 0x24
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	60f8      	str	r0, [r7, #12]
 8003e48:	60b9      	str	r1, [r7, #8]
 8003e4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f003 0307 	and.w	r3, r3, #7
 8003e52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	f1c3 0307 	rsb	r3, r3, #7
 8003e5a:	2b04      	cmp	r3, #4
 8003e5c:	bf28      	it	cs
 8003e5e:	2304      	movcs	r3, #4
 8003e60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e62:	69fb      	ldr	r3, [r7, #28]
 8003e64:	3304      	adds	r3, #4
 8003e66:	2b06      	cmp	r3, #6
 8003e68:	d902      	bls.n	8003e70 <NVIC_EncodePriority+0x30>
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	3b03      	subs	r3, #3
 8003e6e:	e000      	b.n	8003e72 <NVIC_EncodePriority+0x32>
 8003e70:	2300      	movs	r3, #0
 8003e72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e74:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003e78:	69bb      	ldr	r3, [r7, #24]
 8003e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7e:	43da      	mvns	r2, r3
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	401a      	ands	r2, r3
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e88:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8003e92:	43d9      	mvns	r1, r3
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e98:	4313      	orrs	r3, r2
         );
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3724      	adds	r7, #36	@ 0x24
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr

08003ea6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ea6:	b580      	push	{r7, lr}
 8003ea8:	b082      	sub	sp, #8
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f7ff ff4c 	bl	8003d4c <__NVIC_SetPriorityGrouping>
}
 8003eb4:	bf00      	nop
 8003eb6:	3708      	adds	r7, #8
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]
 8003ec8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ece:	f7ff ff61 	bl	8003d94 <__NVIC_GetPriorityGrouping>
 8003ed2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	68b9      	ldr	r1, [r7, #8]
 8003ed8:	6978      	ldr	r0, [r7, #20]
 8003eda:	f7ff ffb1 	bl	8003e40 <NVIC_EncodePriority>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ee4:	4611      	mov	r1, r2
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f7ff ff80 	bl	8003dec <__NVIC_SetPriority>
}
 8003eec:	bf00      	nop
 8003eee:	3718      	adds	r7, #24
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	4603      	mov	r3, r0
 8003efc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f02:	4618      	mov	r0, r3
 8003f04:	f7ff ff54 	bl	8003db0 <__NVIC_EnableIRQ>
}
 8003f08:	bf00      	nop
 8003f0a:	3708      	adds	r7, #8
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b086      	sub	sp, #24
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f1c:	f7ff ff0a 	bl	8003d34 <HAL_GetTick>
 8003f20:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d101      	bne.n	8003f2c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e099      	b.n	8004060 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2202      	movs	r2, #2
 8003f30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f022 0201 	bic.w	r2, r2, #1
 8003f4a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f4c:	e00f      	b.n	8003f6e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f4e:	f7ff fef1 	bl	8003d34 <HAL_GetTick>
 8003f52:	4602      	mov	r2, r0
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	1ad3      	subs	r3, r2, r3
 8003f58:	2b05      	cmp	r3, #5
 8003f5a:	d908      	bls.n	8003f6e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2220      	movs	r2, #32
 8003f60:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2203      	movs	r2, #3
 8003f66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e078      	b.n	8004060 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0301 	and.w	r3, r3, #1
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d1e8      	bne.n	8003f4e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003f84:	697a      	ldr	r2, [r7, #20]
 8003f86:	4b38      	ldr	r3, [pc, #224]	@ (8004068 <HAL_DMA_Init+0x158>)
 8003f88:	4013      	ands	r3, r2
 8003f8a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	685a      	ldr	r2, [r3, #4]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	691b      	ldr	r3, [r3, #16]
 8003fa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fa6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fb2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a1b      	ldr	r3, [r3, #32]
 8003fb8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fba:	697a      	ldr	r2, [r7, #20]
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc4:	2b04      	cmp	r3, #4
 8003fc6:	d107      	bne.n	8003fd8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	697a      	ldr	r2, [r7, #20]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	697a      	ldr	r2, [r7, #20]
 8003fde:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	695b      	ldr	r3, [r3, #20]
 8003fe6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	f023 0307 	bic.w	r3, r3, #7
 8003fee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff4:	697a      	ldr	r2, [r7, #20]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffe:	2b04      	cmp	r3, #4
 8004000:	d117      	bne.n	8004032 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004006:	697a      	ldr	r2, [r7, #20]
 8004008:	4313      	orrs	r3, r2
 800400a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00e      	beq.n	8004032 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f000 fb01 	bl	800461c <DMA_CheckFifoParam>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d008      	beq.n	8004032 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2240      	movs	r2, #64	@ 0x40
 8004024:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2201      	movs	r2, #1
 800402a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800402e:	2301      	movs	r3, #1
 8004030:	e016      	b.n	8004060 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	697a      	ldr	r2, [r7, #20]
 8004038:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f000 fab8 	bl	80045b0 <DMA_CalcBaseAndBitshift>
 8004040:	4603      	mov	r3, r0
 8004042:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004048:	223f      	movs	r2, #63	@ 0x3f
 800404a:	409a      	lsls	r2, r3
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2201      	movs	r2, #1
 800405a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800405e:	2300      	movs	r3, #0
}
 8004060:	4618      	mov	r0, r3
 8004062:	3718      	adds	r7, #24
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}
 8004068:	f010803f 	.word	0xf010803f

0800406c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b086      	sub	sp, #24
 8004070:	af00      	add	r7, sp, #0
 8004072:	60f8      	str	r0, [r7, #12]
 8004074:	60b9      	str	r1, [r7, #8]
 8004076:	607a      	str	r2, [r7, #4]
 8004078:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800407a:	2300      	movs	r3, #0
 800407c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004082:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800408a:	2b01      	cmp	r3, #1
 800408c:	d101      	bne.n	8004092 <HAL_DMA_Start_IT+0x26>
 800408e:	2302      	movs	r3, #2
 8004090:	e040      	b.n	8004114 <HAL_DMA_Start_IT+0xa8>
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2201      	movs	r2, #1
 8004096:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d12f      	bne.n	8004106 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2202      	movs	r2, #2
 80040aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2200      	movs	r2, #0
 80040b2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	68b9      	ldr	r1, [r7, #8]
 80040ba:	68f8      	ldr	r0, [r7, #12]
 80040bc:	f000 fa4a 	bl	8004554 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040c4:	223f      	movs	r2, #63	@ 0x3f
 80040c6:	409a      	lsls	r2, r3
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f042 0216 	orr.w	r2, r2, #22
 80040da:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d007      	beq.n	80040f4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f042 0208 	orr.w	r2, r2, #8
 80040f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f042 0201 	orr.w	r2, r2, #1
 8004102:	601a      	str	r2, [r3, #0]
 8004104:	e005      	b.n	8004112 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2200      	movs	r2, #0
 800410a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800410e:	2302      	movs	r3, #2
 8004110:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004112:	7dfb      	ldrb	r3, [r7, #23]
}
 8004114:	4618      	mov	r0, r3
 8004116:	3718      	adds	r7, #24
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004128:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800412a:	f7ff fe03 	bl	8003d34 <HAL_GetTick>
 800412e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004136:	b2db      	uxtb	r3, r3
 8004138:	2b02      	cmp	r3, #2
 800413a:	d008      	beq.n	800414e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2280      	movs	r2, #128	@ 0x80
 8004140:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e052      	b.n	80041f4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f022 0216 	bic.w	r2, r2, #22
 800415c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	695a      	ldr	r2, [r3, #20]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800416c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004172:	2b00      	cmp	r3, #0
 8004174:	d103      	bne.n	800417e <HAL_DMA_Abort+0x62>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800417a:	2b00      	cmp	r3, #0
 800417c:	d007      	beq.n	800418e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f022 0208 	bic.w	r2, r2, #8
 800418c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f022 0201 	bic.w	r2, r2, #1
 800419c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800419e:	e013      	b.n	80041c8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041a0:	f7ff fdc8 	bl	8003d34 <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	2b05      	cmp	r3, #5
 80041ac:	d90c      	bls.n	80041c8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2220      	movs	r2, #32
 80041b2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2203      	movs	r2, #3
 80041b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e015      	b.n	80041f4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0301 	and.w	r3, r3, #1
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1e4      	bne.n	80041a0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041da:	223f      	movs	r2, #63	@ 0x3f
 80041dc:	409a      	lsls	r2, r3
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2201      	movs	r2, #1
 80041e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80041f2:	2300      	movs	r3, #0
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3710      	adds	r7, #16
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}

080041fc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b083      	sub	sp, #12
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800420a:	b2db      	uxtb	r3, r3
 800420c:	2b02      	cmp	r3, #2
 800420e:	d004      	beq.n	800421a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2280      	movs	r2, #128	@ 0x80
 8004214:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	e00c      	b.n	8004234 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2205      	movs	r2, #5
 800421e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f022 0201 	bic.w	r2, r2, #1
 8004230:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004232:	2300      	movs	r3, #0
}
 8004234:	4618      	mov	r0, r3
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr

08004240 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b086      	sub	sp, #24
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004248:	2300      	movs	r3, #0
 800424a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800424c:	4b8e      	ldr	r3, [pc, #568]	@ (8004488 <HAL_DMA_IRQHandler+0x248>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a8e      	ldr	r2, [pc, #568]	@ (800448c <HAL_DMA_IRQHandler+0x24c>)
 8004252:	fba2 2303 	umull	r2, r3, r2, r3
 8004256:	0a9b      	lsrs	r3, r3, #10
 8004258:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800425e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800426a:	2208      	movs	r2, #8
 800426c:	409a      	lsls	r2, r3
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	4013      	ands	r3, r2
 8004272:	2b00      	cmp	r3, #0
 8004274:	d01a      	beq.n	80042ac <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0304 	and.w	r3, r3, #4
 8004280:	2b00      	cmp	r3, #0
 8004282:	d013      	beq.n	80042ac <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f022 0204 	bic.w	r2, r2, #4
 8004292:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004298:	2208      	movs	r2, #8
 800429a:	409a      	lsls	r2, r3
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042a4:	f043 0201 	orr.w	r2, r3, #1
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042b0:	2201      	movs	r2, #1
 80042b2:	409a      	lsls	r2, r3
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	4013      	ands	r3, r2
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d012      	beq.n	80042e2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00b      	beq.n	80042e2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042ce:	2201      	movs	r2, #1
 80042d0:	409a      	lsls	r2, r3
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042da:	f043 0202 	orr.w	r2, r3, #2
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042e6:	2204      	movs	r2, #4
 80042e8:	409a      	lsls	r2, r3
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	4013      	ands	r3, r2
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d012      	beq.n	8004318 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f003 0302 	and.w	r3, r3, #2
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d00b      	beq.n	8004318 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004304:	2204      	movs	r2, #4
 8004306:	409a      	lsls	r2, r3
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004310:	f043 0204 	orr.w	r2, r3, #4
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800431c:	2210      	movs	r2, #16
 800431e:	409a      	lsls	r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	4013      	ands	r3, r2
 8004324:	2b00      	cmp	r3, #0
 8004326:	d043      	beq.n	80043b0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0308 	and.w	r3, r3, #8
 8004332:	2b00      	cmp	r3, #0
 8004334:	d03c      	beq.n	80043b0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800433a:	2210      	movs	r2, #16
 800433c:	409a      	lsls	r2, r3
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800434c:	2b00      	cmp	r3, #0
 800434e:	d018      	beq.n	8004382 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d108      	bne.n	8004370 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004362:	2b00      	cmp	r3, #0
 8004364:	d024      	beq.n	80043b0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	4798      	blx	r3
 800436e:	e01f      	b.n	80043b0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004374:	2b00      	cmp	r3, #0
 8004376:	d01b      	beq.n	80043b0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800437c:	6878      	ldr	r0, [r7, #4]
 800437e:	4798      	blx	r3
 8004380:	e016      	b.n	80043b0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800438c:	2b00      	cmp	r3, #0
 800438e:	d107      	bne.n	80043a0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f022 0208 	bic.w	r2, r2, #8
 800439e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d003      	beq.n	80043b0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043b4:	2220      	movs	r2, #32
 80043b6:	409a      	lsls	r2, r3
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	4013      	ands	r3, r2
 80043bc:	2b00      	cmp	r3, #0
 80043be:	f000 808f 	beq.w	80044e0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0310 	and.w	r3, r3, #16
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	f000 8087 	beq.w	80044e0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043d6:	2220      	movs	r2, #32
 80043d8:	409a      	lsls	r2, r3
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	2b05      	cmp	r3, #5
 80043e8:	d136      	bne.n	8004458 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f022 0216 	bic.w	r2, r2, #22
 80043f8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	695a      	ldr	r2, [r3, #20]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004408:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440e:	2b00      	cmp	r3, #0
 8004410:	d103      	bne.n	800441a <HAL_DMA_IRQHandler+0x1da>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004416:	2b00      	cmp	r3, #0
 8004418:	d007      	beq.n	800442a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f022 0208 	bic.w	r2, r2, #8
 8004428:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800442e:	223f      	movs	r2, #63	@ 0x3f
 8004430:	409a      	lsls	r2, r3
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2201      	movs	r2, #1
 800443a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800444a:	2b00      	cmp	r3, #0
 800444c:	d07e      	beq.n	800454c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	4798      	blx	r3
        }
        return;
 8004456:	e079      	b.n	800454c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d01d      	beq.n	80044a2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004470:	2b00      	cmp	r3, #0
 8004472:	d10d      	bne.n	8004490 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004478:	2b00      	cmp	r3, #0
 800447a:	d031      	beq.n	80044e0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004480:	6878      	ldr	r0, [r7, #4]
 8004482:	4798      	blx	r3
 8004484:	e02c      	b.n	80044e0 <HAL_DMA_IRQHandler+0x2a0>
 8004486:	bf00      	nop
 8004488:	20000030 	.word	0x20000030
 800448c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004494:	2b00      	cmp	r3, #0
 8004496:	d023      	beq.n	80044e0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	4798      	blx	r3
 80044a0:	e01e      	b.n	80044e0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d10f      	bne.n	80044d0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f022 0210 	bic.w	r2, r2, #16
 80044be:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d003      	beq.n	80044e0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d032      	beq.n	800454e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044ec:	f003 0301 	and.w	r3, r3, #1
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d022      	beq.n	800453a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2205      	movs	r2, #5
 80044f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f022 0201 	bic.w	r2, r2, #1
 800450a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	3301      	adds	r3, #1
 8004510:	60bb      	str	r3, [r7, #8]
 8004512:	697a      	ldr	r2, [r7, #20]
 8004514:	429a      	cmp	r2, r3
 8004516:	d307      	bcc.n	8004528 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 0301 	and.w	r3, r3, #1
 8004522:	2b00      	cmp	r3, #0
 8004524:	d1f2      	bne.n	800450c <HAL_DMA_IRQHandler+0x2cc>
 8004526:	e000      	b.n	800452a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004528:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2201      	movs	r2, #1
 800452e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800453e:	2b00      	cmp	r3, #0
 8004540:	d005      	beq.n	800454e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	4798      	blx	r3
 800454a:	e000      	b.n	800454e <HAL_DMA_IRQHandler+0x30e>
        return;
 800454c:	bf00      	nop
    }
  }
}
 800454e:	3718      	adds	r7, #24
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}

08004554 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004554:	b480      	push	{r7}
 8004556:	b085      	sub	sp, #20
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
 8004560:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004570:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	683a      	ldr	r2, [r7, #0]
 8004578:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	2b40      	cmp	r3, #64	@ 0x40
 8004580:	d108      	bne.n	8004594 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	68ba      	ldr	r2, [r7, #8]
 8004590:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004592:	e007      	b.n	80045a4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	68ba      	ldr	r2, [r7, #8]
 800459a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	60da      	str	r2, [r3, #12]
}
 80045a4:	bf00      	nop
 80045a6:	3714      	adds	r7, #20
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b085      	sub	sp, #20
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	3b10      	subs	r3, #16
 80045c0:	4a14      	ldr	r2, [pc, #80]	@ (8004614 <DMA_CalcBaseAndBitshift+0x64>)
 80045c2:	fba2 2303 	umull	r2, r3, r2, r3
 80045c6:	091b      	lsrs	r3, r3, #4
 80045c8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80045ca:	4a13      	ldr	r2, [pc, #76]	@ (8004618 <DMA_CalcBaseAndBitshift+0x68>)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	4413      	add	r3, r2
 80045d0:	781b      	ldrb	r3, [r3, #0]
 80045d2:	461a      	mov	r2, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2b03      	cmp	r3, #3
 80045dc:	d909      	bls.n	80045f2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80045e6:	f023 0303 	bic.w	r3, r3, #3
 80045ea:	1d1a      	adds	r2, r3, #4
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	659a      	str	r2, [r3, #88]	@ 0x58
 80045f0:	e007      	b.n	8004602 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80045fa:	f023 0303 	bic.w	r3, r3, #3
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004606:	4618      	mov	r0, r3
 8004608:	3714      	adds	r7, #20
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr
 8004612:	bf00      	nop
 8004614:	aaaaaaab 	.word	0xaaaaaaab
 8004618:	080199ec 	.word	0x080199ec

0800461c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004624:	2300      	movs	r3, #0
 8004626:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800462c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	699b      	ldr	r3, [r3, #24]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d11f      	bne.n	8004676 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	2b03      	cmp	r3, #3
 800463a:	d856      	bhi.n	80046ea <DMA_CheckFifoParam+0xce>
 800463c:	a201      	add	r2, pc, #4	@ (adr r2, 8004644 <DMA_CheckFifoParam+0x28>)
 800463e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004642:	bf00      	nop
 8004644:	08004655 	.word	0x08004655
 8004648:	08004667 	.word	0x08004667
 800464c:	08004655 	.word	0x08004655
 8004650:	080046eb 	.word	0x080046eb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004658:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800465c:	2b00      	cmp	r3, #0
 800465e:	d046      	beq.n	80046ee <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004660:	2301      	movs	r3, #1
 8004662:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004664:	e043      	b.n	80046ee <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800466a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800466e:	d140      	bne.n	80046f2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004674:	e03d      	b.n	80046f2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	699b      	ldr	r3, [r3, #24]
 800467a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800467e:	d121      	bne.n	80046c4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	2b03      	cmp	r3, #3
 8004684:	d837      	bhi.n	80046f6 <DMA_CheckFifoParam+0xda>
 8004686:	a201      	add	r2, pc, #4	@ (adr r2, 800468c <DMA_CheckFifoParam+0x70>)
 8004688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800468c:	0800469d 	.word	0x0800469d
 8004690:	080046a3 	.word	0x080046a3
 8004694:	0800469d 	.word	0x0800469d
 8004698:	080046b5 	.word	0x080046b5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	73fb      	strb	r3, [r7, #15]
      break;
 80046a0:	e030      	b.n	8004704 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d025      	beq.n	80046fa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046b2:	e022      	b.n	80046fa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046b8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80046bc:	d11f      	bne.n	80046fe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80046c2:	e01c      	b.n	80046fe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	2b02      	cmp	r3, #2
 80046c8:	d903      	bls.n	80046d2 <DMA_CheckFifoParam+0xb6>
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	2b03      	cmp	r3, #3
 80046ce:	d003      	beq.n	80046d8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80046d0:	e018      	b.n	8004704 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	73fb      	strb	r3, [r7, #15]
      break;
 80046d6:	e015      	b.n	8004704 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d00e      	beq.n	8004702 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	73fb      	strb	r3, [r7, #15]
      break;
 80046e8:	e00b      	b.n	8004702 <DMA_CheckFifoParam+0xe6>
      break;
 80046ea:	bf00      	nop
 80046ec:	e00a      	b.n	8004704 <DMA_CheckFifoParam+0xe8>
      break;
 80046ee:	bf00      	nop
 80046f0:	e008      	b.n	8004704 <DMA_CheckFifoParam+0xe8>
      break;
 80046f2:	bf00      	nop
 80046f4:	e006      	b.n	8004704 <DMA_CheckFifoParam+0xe8>
      break;
 80046f6:	bf00      	nop
 80046f8:	e004      	b.n	8004704 <DMA_CheckFifoParam+0xe8>
      break;
 80046fa:	bf00      	nop
 80046fc:	e002      	b.n	8004704 <DMA_CheckFifoParam+0xe8>
      break;   
 80046fe:	bf00      	nop
 8004700:	e000      	b.n	8004704 <DMA_CheckFifoParam+0xe8>
      break;
 8004702:	bf00      	nop
    }
  } 
  
  return status; 
 8004704:	7bfb      	ldrb	r3, [r7, #15]
}
 8004706:	4618      	mov	r0, r3
 8004708:	3714      	adds	r7, #20
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop

08004714 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004714:	b480      	push	{r7}
 8004716:	b089      	sub	sp, #36	@ 0x24
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800471e:	2300      	movs	r3, #0
 8004720:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004722:	2300      	movs	r3, #0
 8004724:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004726:	2300      	movs	r3, #0
 8004728:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800472a:	2300      	movs	r3, #0
 800472c:	61fb      	str	r3, [r7, #28]
 800472e:	e165      	b.n	80049fc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004730:	2201      	movs	r2, #1
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	fa02 f303 	lsl.w	r3, r2, r3
 8004738:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	697a      	ldr	r2, [r7, #20]
 8004740:	4013      	ands	r3, r2
 8004742:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004744:	693a      	ldr	r2, [r7, #16]
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	429a      	cmp	r2, r3
 800474a:	f040 8154 	bne.w	80049f6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	f003 0303 	and.w	r3, r3, #3
 8004756:	2b01      	cmp	r3, #1
 8004758:	d005      	beq.n	8004766 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004762:	2b02      	cmp	r3, #2
 8004764:	d130      	bne.n	80047c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800476c:	69fb      	ldr	r3, [r7, #28]
 800476e:	005b      	lsls	r3, r3, #1
 8004770:	2203      	movs	r2, #3
 8004772:	fa02 f303 	lsl.w	r3, r2, r3
 8004776:	43db      	mvns	r3, r3
 8004778:	69ba      	ldr	r2, [r7, #24]
 800477a:	4013      	ands	r3, r2
 800477c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	68da      	ldr	r2, [r3, #12]
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	005b      	lsls	r3, r3, #1
 8004786:	fa02 f303 	lsl.w	r3, r2, r3
 800478a:	69ba      	ldr	r2, [r7, #24]
 800478c:	4313      	orrs	r3, r2
 800478e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	69ba      	ldr	r2, [r7, #24]
 8004794:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800479c:	2201      	movs	r2, #1
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	fa02 f303 	lsl.w	r3, r2, r3
 80047a4:	43db      	mvns	r3, r3
 80047a6:	69ba      	ldr	r2, [r7, #24]
 80047a8:	4013      	ands	r3, r2
 80047aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	091b      	lsrs	r3, r3, #4
 80047b2:	f003 0201 	and.w	r2, r3, #1
 80047b6:	69fb      	ldr	r3, [r7, #28]
 80047b8:	fa02 f303 	lsl.w	r3, r2, r3
 80047bc:	69ba      	ldr	r2, [r7, #24]
 80047be:	4313      	orrs	r3, r2
 80047c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	69ba      	ldr	r2, [r7, #24]
 80047c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	f003 0303 	and.w	r3, r3, #3
 80047d0:	2b03      	cmp	r3, #3
 80047d2:	d017      	beq.n	8004804 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80047da:	69fb      	ldr	r3, [r7, #28]
 80047dc:	005b      	lsls	r3, r3, #1
 80047de:	2203      	movs	r2, #3
 80047e0:	fa02 f303 	lsl.w	r3, r2, r3
 80047e4:	43db      	mvns	r3, r3
 80047e6:	69ba      	ldr	r2, [r7, #24]
 80047e8:	4013      	ands	r3, r2
 80047ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	689a      	ldr	r2, [r3, #8]
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	005b      	lsls	r3, r3, #1
 80047f4:	fa02 f303 	lsl.w	r3, r2, r3
 80047f8:	69ba      	ldr	r2, [r7, #24]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	69ba      	ldr	r2, [r7, #24]
 8004802:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	f003 0303 	and.w	r3, r3, #3
 800480c:	2b02      	cmp	r3, #2
 800480e:	d123      	bne.n	8004858 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	08da      	lsrs	r2, r3, #3
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	3208      	adds	r2, #8
 8004818:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800481c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	f003 0307 	and.w	r3, r3, #7
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	220f      	movs	r2, #15
 8004828:	fa02 f303 	lsl.w	r3, r2, r3
 800482c:	43db      	mvns	r3, r3
 800482e:	69ba      	ldr	r2, [r7, #24]
 8004830:	4013      	ands	r3, r2
 8004832:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	691a      	ldr	r2, [r3, #16]
 8004838:	69fb      	ldr	r3, [r7, #28]
 800483a:	f003 0307 	and.w	r3, r3, #7
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	fa02 f303 	lsl.w	r3, r2, r3
 8004844:	69ba      	ldr	r2, [r7, #24]
 8004846:	4313      	orrs	r3, r2
 8004848:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	08da      	lsrs	r2, r3, #3
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	3208      	adds	r2, #8
 8004852:	69b9      	ldr	r1, [r7, #24]
 8004854:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800485e:	69fb      	ldr	r3, [r7, #28]
 8004860:	005b      	lsls	r3, r3, #1
 8004862:	2203      	movs	r2, #3
 8004864:	fa02 f303 	lsl.w	r3, r2, r3
 8004868:	43db      	mvns	r3, r3
 800486a:	69ba      	ldr	r2, [r7, #24]
 800486c:	4013      	ands	r3, r2
 800486e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f003 0203 	and.w	r2, r3, #3
 8004878:	69fb      	ldr	r3, [r7, #28]
 800487a:	005b      	lsls	r3, r3, #1
 800487c:	fa02 f303 	lsl.w	r3, r2, r3
 8004880:	69ba      	ldr	r2, [r7, #24]
 8004882:	4313      	orrs	r3, r2
 8004884:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	69ba      	ldr	r2, [r7, #24]
 800488a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004894:	2b00      	cmp	r3, #0
 8004896:	f000 80ae 	beq.w	80049f6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800489a:	2300      	movs	r3, #0
 800489c:	60fb      	str	r3, [r7, #12]
 800489e:	4b5d      	ldr	r3, [pc, #372]	@ (8004a14 <HAL_GPIO_Init+0x300>)
 80048a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048a2:	4a5c      	ldr	r2, [pc, #368]	@ (8004a14 <HAL_GPIO_Init+0x300>)
 80048a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80048aa:	4b5a      	ldr	r3, [pc, #360]	@ (8004a14 <HAL_GPIO_Init+0x300>)
 80048ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048b2:	60fb      	str	r3, [r7, #12]
 80048b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80048b6:	4a58      	ldr	r2, [pc, #352]	@ (8004a18 <HAL_GPIO_Init+0x304>)
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	089b      	lsrs	r3, r3, #2
 80048bc:	3302      	adds	r3, #2
 80048be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	f003 0303 	and.w	r3, r3, #3
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	220f      	movs	r2, #15
 80048ce:	fa02 f303 	lsl.w	r3, r2, r3
 80048d2:	43db      	mvns	r3, r3
 80048d4:	69ba      	ldr	r2, [r7, #24]
 80048d6:	4013      	ands	r3, r2
 80048d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	4a4f      	ldr	r2, [pc, #316]	@ (8004a1c <HAL_GPIO_Init+0x308>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d025      	beq.n	800492e <HAL_GPIO_Init+0x21a>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	4a4e      	ldr	r2, [pc, #312]	@ (8004a20 <HAL_GPIO_Init+0x30c>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d01f      	beq.n	800492a <HAL_GPIO_Init+0x216>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a4d      	ldr	r2, [pc, #308]	@ (8004a24 <HAL_GPIO_Init+0x310>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d019      	beq.n	8004926 <HAL_GPIO_Init+0x212>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4a4c      	ldr	r2, [pc, #304]	@ (8004a28 <HAL_GPIO_Init+0x314>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d013      	beq.n	8004922 <HAL_GPIO_Init+0x20e>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	4a4b      	ldr	r2, [pc, #300]	@ (8004a2c <HAL_GPIO_Init+0x318>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d00d      	beq.n	800491e <HAL_GPIO_Init+0x20a>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	4a4a      	ldr	r2, [pc, #296]	@ (8004a30 <HAL_GPIO_Init+0x31c>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d007      	beq.n	800491a <HAL_GPIO_Init+0x206>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4a49      	ldr	r2, [pc, #292]	@ (8004a34 <HAL_GPIO_Init+0x320>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d101      	bne.n	8004916 <HAL_GPIO_Init+0x202>
 8004912:	2306      	movs	r3, #6
 8004914:	e00c      	b.n	8004930 <HAL_GPIO_Init+0x21c>
 8004916:	2307      	movs	r3, #7
 8004918:	e00a      	b.n	8004930 <HAL_GPIO_Init+0x21c>
 800491a:	2305      	movs	r3, #5
 800491c:	e008      	b.n	8004930 <HAL_GPIO_Init+0x21c>
 800491e:	2304      	movs	r3, #4
 8004920:	e006      	b.n	8004930 <HAL_GPIO_Init+0x21c>
 8004922:	2303      	movs	r3, #3
 8004924:	e004      	b.n	8004930 <HAL_GPIO_Init+0x21c>
 8004926:	2302      	movs	r3, #2
 8004928:	e002      	b.n	8004930 <HAL_GPIO_Init+0x21c>
 800492a:	2301      	movs	r3, #1
 800492c:	e000      	b.n	8004930 <HAL_GPIO_Init+0x21c>
 800492e:	2300      	movs	r3, #0
 8004930:	69fa      	ldr	r2, [r7, #28]
 8004932:	f002 0203 	and.w	r2, r2, #3
 8004936:	0092      	lsls	r2, r2, #2
 8004938:	4093      	lsls	r3, r2
 800493a:	69ba      	ldr	r2, [r7, #24]
 800493c:	4313      	orrs	r3, r2
 800493e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004940:	4935      	ldr	r1, [pc, #212]	@ (8004a18 <HAL_GPIO_Init+0x304>)
 8004942:	69fb      	ldr	r3, [r7, #28]
 8004944:	089b      	lsrs	r3, r3, #2
 8004946:	3302      	adds	r3, #2
 8004948:	69ba      	ldr	r2, [r7, #24]
 800494a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800494e:	4b3a      	ldr	r3, [pc, #232]	@ (8004a38 <HAL_GPIO_Init+0x324>)
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	43db      	mvns	r3, r3
 8004958:	69ba      	ldr	r2, [r7, #24]
 800495a:	4013      	ands	r3, r2
 800495c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d003      	beq.n	8004972 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800496a:	69ba      	ldr	r2, [r7, #24]
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	4313      	orrs	r3, r2
 8004970:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004972:	4a31      	ldr	r2, [pc, #196]	@ (8004a38 <HAL_GPIO_Init+0x324>)
 8004974:	69bb      	ldr	r3, [r7, #24]
 8004976:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004978:	4b2f      	ldr	r3, [pc, #188]	@ (8004a38 <HAL_GPIO_Init+0x324>)
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	43db      	mvns	r3, r3
 8004982:	69ba      	ldr	r2, [r7, #24]
 8004984:	4013      	ands	r3, r2
 8004986:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d003      	beq.n	800499c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004994:	69ba      	ldr	r2, [r7, #24]
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	4313      	orrs	r3, r2
 800499a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800499c:	4a26      	ldr	r2, [pc, #152]	@ (8004a38 <HAL_GPIO_Init+0x324>)
 800499e:	69bb      	ldr	r3, [r7, #24]
 80049a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80049a2:	4b25      	ldr	r3, [pc, #148]	@ (8004a38 <HAL_GPIO_Init+0x324>)
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	43db      	mvns	r3, r3
 80049ac:	69ba      	ldr	r2, [r7, #24]
 80049ae:	4013      	ands	r3, r2
 80049b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d003      	beq.n	80049c6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80049be:	69ba      	ldr	r2, [r7, #24]
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80049c6:	4a1c      	ldr	r2, [pc, #112]	@ (8004a38 <HAL_GPIO_Init+0x324>)
 80049c8:	69bb      	ldr	r3, [r7, #24]
 80049ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80049cc:	4b1a      	ldr	r3, [pc, #104]	@ (8004a38 <HAL_GPIO_Init+0x324>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	43db      	mvns	r3, r3
 80049d6:	69ba      	ldr	r2, [r7, #24]
 80049d8:	4013      	ands	r3, r2
 80049da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d003      	beq.n	80049f0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80049e8:	69ba      	ldr	r2, [r7, #24]
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80049f0:	4a11      	ldr	r2, [pc, #68]	@ (8004a38 <HAL_GPIO_Init+0x324>)
 80049f2:	69bb      	ldr	r3, [r7, #24]
 80049f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049f6:	69fb      	ldr	r3, [r7, #28]
 80049f8:	3301      	adds	r3, #1
 80049fa:	61fb      	str	r3, [r7, #28]
 80049fc:	69fb      	ldr	r3, [r7, #28]
 80049fe:	2b0f      	cmp	r3, #15
 8004a00:	f67f ae96 	bls.w	8004730 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004a04:	bf00      	nop
 8004a06:	bf00      	nop
 8004a08:	3724      	adds	r7, #36	@ 0x24
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr
 8004a12:	bf00      	nop
 8004a14:	40023800 	.word	0x40023800
 8004a18:	40013800 	.word	0x40013800
 8004a1c:	40020000 	.word	0x40020000
 8004a20:	40020400 	.word	0x40020400
 8004a24:	40020800 	.word	0x40020800
 8004a28:	40020c00 	.word	0x40020c00
 8004a2c:	40021000 	.word	0x40021000
 8004a30:	40021400 	.word	0x40021400
 8004a34:	40021800 	.word	0x40021800
 8004a38:	40013c00 	.word	0x40013c00

08004a3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	b083      	sub	sp, #12
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	460b      	mov	r3, r1
 8004a46:	807b      	strh	r3, [r7, #2]
 8004a48:	4613      	mov	r3, r2
 8004a4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a4c:	787b      	ldrb	r3, [r7, #1]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d003      	beq.n	8004a5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a52:	887a      	ldrh	r2, [r7, #2]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a58:	e003      	b.n	8004a62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a5a:	887b      	ldrh	r3, [r7, #2]
 8004a5c:	041a      	lsls	r2, r3, #16
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	619a      	str	r2, [r3, #24]
}
 8004a62:	bf00      	nop
 8004a64:	370c      	adds	r7, #12
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr
	...

08004a70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b082      	sub	sp, #8
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	4603      	mov	r3, r0
 8004a78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004a7a:	4b08      	ldr	r3, [pc, #32]	@ (8004a9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a7c:	695a      	ldr	r2, [r3, #20]
 8004a7e:	88fb      	ldrh	r3, [r7, #6]
 8004a80:	4013      	ands	r3, r2
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d006      	beq.n	8004a94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004a86:	4a05      	ldr	r2, [pc, #20]	@ (8004a9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a88:	88fb      	ldrh	r3, [r7, #6]
 8004a8a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004a8c:	88fb      	ldrh	r3, [r7, #6]
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f7fc fc96 	bl	80013c0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004a94:	bf00      	nop
 8004a96:	3708      	adds	r7, #8
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	40013c00 	.word	0x40013c00

08004aa0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d101      	bne.n	8004ab2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e12b      	b.n	8004d0a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d106      	bne.n	8004acc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f7fe fc52 	bl	8003370 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2224      	movs	r2, #36	@ 0x24
 8004ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f022 0201 	bic.w	r2, r2, #1
 8004ae2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004af2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b02:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004b04:	f000 fa52 	bl	8004fac <HAL_RCC_GetPCLK1Freq>
 8004b08:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	4a81      	ldr	r2, [pc, #516]	@ (8004d14 <HAL_I2C_Init+0x274>)
 8004b10:	4293      	cmp	r3, r2
 8004b12:	d807      	bhi.n	8004b24 <HAL_I2C_Init+0x84>
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	4a80      	ldr	r2, [pc, #512]	@ (8004d18 <HAL_I2C_Init+0x278>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	bf94      	ite	ls
 8004b1c:	2301      	movls	r3, #1
 8004b1e:	2300      	movhi	r3, #0
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	e006      	b.n	8004b32 <HAL_I2C_Init+0x92>
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	4a7d      	ldr	r2, [pc, #500]	@ (8004d1c <HAL_I2C_Init+0x27c>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	bf94      	ite	ls
 8004b2c:	2301      	movls	r3, #1
 8004b2e:	2300      	movhi	r3, #0
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d001      	beq.n	8004b3a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e0e7      	b.n	8004d0a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	4a78      	ldr	r2, [pc, #480]	@ (8004d20 <HAL_I2C_Init+0x280>)
 8004b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b42:	0c9b      	lsrs	r3, r3, #18
 8004b44:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68ba      	ldr	r2, [r7, #8]
 8004b56:	430a      	orrs	r2, r1
 8004b58:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	6a1b      	ldr	r3, [r3, #32]
 8004b60:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	4a6a      	ldr	r2, [pc, #424]	@ (8004d14 <HAL_I2C_Init+0x274>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d802      	bhi.n	8004b74 <HAL_I2C_Init+0xd4>
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	3301      	adds	r3, #1
 8004b72:	e009      	b.n	8004b88 <HAL_I2C_Init+0xe8>
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004b7a:	fb02 f303 	mul.w	r3, r2, r3
 8004b7e:	4a69      	ldr	r2, [pc, #420]	@ (8004d24 <HAL_I2C_Init+0x284>)
 8004b80:	fba2 2303 	umull	r2, r3, r2, r3
 8004b84:	099b      	lsrs	r3, r3, #6
 8004b86:	3301      	adds	r3, #1
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	6812      	ldr	r2, [r2, #0]
 8004b8c:	430b      	orrs	r3, r1
 8004b8e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	69db      	ldr	r3, [r3, #28]
 8004b96:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004b9a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	495c      	ldr	r1, [pc, #368]	@ (8004d14 <HAL_I2C_Init+0x274>)
 8004ba4:	428b      	cmp	r3, r1
 8004ba6:	d819      	bhi.n	8004bdc <HAL_I2C_Init+0x13c>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	1e59      	subs	r1, r3, #1
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	005b      	lsls	r3, r3, #1
 8004bb2:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bb6:	1c59      	adds	r1, r3, #1
 8004bb8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004bbc:	400b      	ands	r3, r1
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d00a      	beq.n	8004bd8 <HAL_I2C_Init+0x138>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	1e59      	subs	r1, r3, #1
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	005b      	lsls	r3, r3, #1
 8004bcc:	fbb1 f3f3 	udiv	r3, r1, r3
 8004bd0:	3301      	adds	r3, #1
 8004bd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bd6:	e051      	b.n	8004c7c <HAL_I2C_Init+0x1dc>
 8004bd8:	2304      	movs	r3, #4
 8004bda:	e04f      	b.n	8004c7c <HAL_I2C_Init+0x1dc>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d111      	bne.n	8004c08 <HAL_I2C_Init+0x168>
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	1e58      	subs	r0, r3, #1
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6859      	ldr	r1, [r3, #4]
 8004bec:	460b      	mov	r3, r1
 8004bee:	005b      	lsls	r3, r3, #1
 8004bf0:	440b      	add	r3, r1
 8004bf2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004bf6:	3301      	adds	r3, #1
 8004bf8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	bf0c      	ite	eq
 8004c00:	2301      	moveq	r3, #1
 8004c02:	2300      	movne	r3, #0
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	e012      	b.n	8004c2e <HAL_I2C_Init+0x18e>
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	1e58      	subs	r0, r3, #1
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6859      	ldr	r1, [r3, #4]
 8004c10:	460b      	mov	r3, r1
 8004c12:	009b      	lsls	r3, r3, #2
 8004c14:	440b      	add	r3, r1
 8004c16:	0099      	lsls	r1, r3, #2
 8004c18:	440b      	add	r3, r1
 8004c1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c1e:	3301      	adds	r3, #1
 8004c20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	bf0c      	ite	eq
 8004c28:	2301      	moveq	r3, #1
 8004c2a:	2300      	movne	r3, #0
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d001      	beq.n	8004c36 <HAL_I2C_Init+0x196>
 8004c32:	2301      	movs	r3, #1
 8004c34:	e022      	b.n	8004c7c <HAL_I2C_Init+0x1dc>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d10e      	bne.n	8004c5c <HAL_I2C_Init+0x1bc>
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	1e58      	subs	r0, r3, #1
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6859      	ldr	r1, [r3, #4]
 8004c46:	460b      	mov	r3, r1
 8004c48:	005b      	lsls	r3, r3, #1
 8004c4a:	440b      	add	r3, r1
 8004c4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c50:	3301      	adds	r3, #1
 8004c52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c5a:	e00f      	b.n	8004c7c <HAL_I2C_Init+0x1dc>
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	1e58      	subs	r0, r3, #1
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6859      	ldr	r1, [r3, #4]
 8004c64:	460b      	mov	r3, r1
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	440b      	add	r3, r1
 8004c6a:	0099      	lsls	r1, r3, #2
 8004c6c:	440b      	add	r3, r1
 8004c6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c72:	3301      	adds	r3, #1
 8004c74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c78:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004c7c:	6879      	ldr	r1, [r7, #4]
 8004c7e:	6809      	ldr	r1, [r1, #0]
 8004c80:	4313      	orrs	r3, r2
 8004c82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	69da      	ldr	r2, [r3, #28]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6a1b      	ldr	r3, [r3, #32]
 8004c96:	431a      	orrs	r2, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	430a      	orrs	r2, r1
 8004c9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004caa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	6911      	ldr	r1, [r2, #16]
 8004cb2:	687a      	ldr	r2, [r7, #4]
 8004cb4:	68d2      	ldr	r2, [r2, #12]
 8004cb6:	4311      	orrs	r1, r2
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	6812      	ldr	r2, [r2, #0]
 8004cbc:	430b      	orrs	r3, r1
 8004cbe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	68db      	ldr	r3, [r3, #12]
 8004cc6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	695a      	ldr	r2, [r3, #20]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	431a      	orrs	r2, r3
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	430a      	orrs	r2, r1
 8004cda:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f042 0201 	orr.w	r2, r2, #1
 8004cea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2220      	movs	r2, #32
 8004cf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004d08:	2300      	movs	r3, #0
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	3710      	adds	r7, #16
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	bf00      	nop
 8004d14:	000186a0 	.word	0x000186a0
 8004d18:	001e847f 	.word	0x001e847f
 8004d1c:	003d08ff 	.word	0x003d08ff
 8004d20:	431bde83 	.word	0x431bde83
 8004d24:	10624dd3 	.word	0x10624dd3

08004d28 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b082      	sub	sp, #8
 8004d2c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004d32:	2300      	movs	r3, #0
 8004d34:	603b      	str	r3, [r7, #0]
 8004d36:	4b20      	ldr	r3, [pc, #128]	@ (8004db8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d3a:	4a1f      	ldr	r2, [pc, #124]	@ (8004db8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004d3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d40:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d42:	4b1d      	ldr	r3, [pc, #116]	@ (8004db8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d4a:	603b      	str	r3, [r7, #0]
 8004d4c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004d4e:	4b1b      	ldr	r3, [pc, #108]	@ (8004dbc <HAL_PWREx_EnableOverDrive+0x94>)
 8004d50:	2201      	movs	r2, #1
 8004d52:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004d54:	f7fe ffee 	bl	8003d34 <HAL_GetTick>
 8004d58:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004d5a:	e009      	b.n	8004d70 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004d5c:	f7fe ffea 	bl	8003d34 <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004d6a:	d901      	bls.n	8004d70 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004d6c:	2303      	movs	r3, #3
 8004d6e:	e01f      	b.n	8004db0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004d70:	4b13      	ldr	r3, [pc, #76]	@ (8004dc0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004d72:	685b      	ldr	r3, [r3, #4]
 8004d74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d7c:	d1ee      	bne.n	8004d5c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004d7e:	4b11      	ldr	r3, [pc, #68]	@ (8004dc4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004d80:	2201      	movs	r2, #1
 8004d82:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004d84:	f7fe ffd6 	bl	8003d34 <HAL_GetTick>
 8004d88:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004d8a:	e009      	b.n	8004da0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004d8c:	f7fe ffd2 	bl	8003d34 <HAL_GetTick>
 8004d90:	4602      	mov	r2, r0
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004d9a:	d901      	bls.n	8004da0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e007      	b.n	8004db0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004da0:	4b07      	ldr	r3, [pc, #28]	@ (8004dc0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004da8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004dac:	d1ee      	bne.n	8004d8c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004dae:	2300      	movs	r3, #0
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3708      	adds	r7, #8
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	40023800 	.word	0x40023800
 8004dbc:	420e0040 	.word	0x420e0040
 8004dc0:	40007000 	.word	0x40007000
 8004dc4:	420e0044 	.word	0x420e0044

08004dc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d101      	bne.n	8004ddc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e0cc      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ddc:	4b68      	ldr	r3, [pc, #416]	@ (8004f80 <HAL_RCC_ClockConfig+0x1b8>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 030f 	and.w	r3, r3, #15
 8004de4:	683a      	ldr	r2, [r7, #0]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d90c      	bls.n	8004e04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dea:	4b65      	ldr	r3, [pc, #404]	@ (8004f80 <HAL_RCC_ClockConfig+0x1b8>)
 8004dec:	683a      	ldr	r2, [r7, #0]
 8004dee:	b2d2      	uxtb	r2, r2
 8004df0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004df2:	4b63      	ldr	r3, [pc, #396]	@ (8004f80 <HAL_RCC_ClockConfig+0x1b8>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 030f 	and.w	r3, r3, #15
 8004dfa:	683a      	ldr	r2, [r7, #0]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d001      	beq.n	8004e04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004e00:	2301      	movs	r3, #1
 8004e02:	e0b8      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 0302 	and.w	r3, r3, #2
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d020      	beq.n	8004e52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f003 0304 	and.w	r3, r3, #4
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d005      	beq.n	8004e28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e1c:	4b59      	ldr	r3, [pc, #356]	@ (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	4a58      	ldr	r2, [pc, #352]	@ (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004e22:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004e26:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f003 0308 	and.w	r3, r3, #8
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d005      	beq.n	8004e40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e34:	4b53      	ldr	r3, [pc, #332]	@ (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	4a52      	ldr	r2, [pc, #328]	@ (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004e3a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004e3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e40:	4b50      	ldr	r3, [pc, #320]	@ (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	494d      	ldr	r1, [pc, #308]	@ (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0301 	and.w	r3, r3, #1
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d044      	beq.n	8004ee8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	d107      	bne.n	8004e76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e66:	4b47      	ldr	r3, [pc, #284]	@ (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d119      	bne.n	8004ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	e07f      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	2b02      	cmp	r3, #2
 8004e7c:	d003      	beq.n	8004e86 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e82:	2b03      	cmp	r3, #3
 8004e84:	d107      	bne.n	8004e96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e86:	4b3f      	ldr	r3, [pc, #252]	@ (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d109      	bne.n	8004ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	e06f      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e96:	4b3b      	ldr	r3, [pc, #236]	@ (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 0302 	and.w	r3, r3, #2
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d101      	bne.n	8004ea6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e067      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ea6:	4b37      	ldr	r3, [pc, #220]	@ (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	f023 0203 	bic.w	r2, r3, #3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	4934      	ldr	r1, [pc, #208]	@ (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004eb8:	f7fe ff3c 	bl	8003d34 <HAL_GetTick>
 8004ebc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ebe:	e00a      	b.n	8004ed6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ec0:	f7fe ff38 	bl	8003d34 <HAL_GetTick>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d901      	bls.n	8004ed6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e04f      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ed6:	4b2b      	ldr	r3, [pc, #172]	@ (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	f003 020c 	and.w	r2, r3, #12
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d1eb      	bne.n	8004ec0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ee8:	4b25      	ldr	r3, [pc, #148]	@ (8004f80 <HAL_RCC_ClockConfig+0x1b8>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 030f 	and.w	r3, r3, #15
 8004ef0:	683a      	ldr	r2, [r7, #0]
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	d20c      	bcs.n	8004f10 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ef6:	4b22      	ldr	r3, [pc, #136]	@ (8004f80 <HAL_RCC_ClockConfig+0x1b8>)
 8004ef8:	683a      	ldr	r2, [r7, #0]
 8004efa:	b2d2      	uxtb	r2, r2
 8004efc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004efe:	4b20      	ldr	r3, [pc, #128]	@ (8004f80 <HAL_RCC_ClockConfig+0x1b8>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f003 030f 	and.w	r3, r3, #15
 8004f06:	683a      	ldr	r2, [r7, #0]
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d001      	beq.n	8004f10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	e032      	b.n	8004f76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0304 	and.w	r3, r3, #4
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d008      	beq.n	8004f2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f1c:	4b19      	ldr	r3, [pc, #100]	@ (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	4916      	ldr	r1, [pc, #88]	@ (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f003 0308 	and.w	r3, r3, #8
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d009      	beq.n	8004f4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004f3a:	4b12      	ldr	r3, [pc, #72]	@ (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	691b      	ldr	r3, [r3, #16]
 8004f46:	00db      	lsls	r3, r3, #3
 8004f48:	490e      	ldr	r1, [pc, #56]	@ (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f4e:	f000 f887 	bl	8005060 <HAL_RCC_GetSysClockFreq>
 8004f52:	4602      	mov	r2, r0
 8004f54:	4b0b      	ldr	r3, [pc, #44]	@ (8004f84 <HAL_RCC_ClockConfig+0x1bc>)
 8004f56:	689b      	ldr	r3, [r3, #8]
 8004f58:	091b      	lsrs	r3, r3, #4
 8004f5a:	f003 030f 	and.w	r3, r3, #15
 8004f5e:	490a      	ldr	r1, [pc, #40]	@ (8004f88 <HAL_RCC_ClockConfig+0x1c0>)
 8004f60:	5ccb      	ldrb	r3, [r1, r3]
 8004f62:	fa22 f303 	lsr.w	r3, r2, r3
 8004f66:	4a09      	ldr	r2, [pc, #36]	@ (8004f8c <HAL_RCC_ClockConfig+0x1c4>)
 8004f68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004f6a:	4b09      	ldr	r3, [pc, #36]	@ (8004f90 <HAL_RCC_ClockConfig+0x1c8>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f7fe fc9a 	bl	80038a8 <HAL_InitTick>

  return HAL_OK;
 8004f74:	2300      	movs	r3, #0
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	3710      	adds	r7, #16
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	40023c00 	.word	0x40023c00
 8004f84:	40023800 	.word	0x40023800
 8004f88:	080199d4 	.word	0x080199d4
 8004f8c:	20000030 	.word	0x20000030
 8004f90:	20000034 	.word	0x20000034

08004f94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f94:	b480      	push	{r7}
 8004f96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f98:	4b03      	ldr	r3, [pc, #12]	@ (8004fa8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr
 8004fa6:	bf00      	nop
 8004fa8:	20000030 	.word	0x20000030

08004fac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004fb0:	f7ff fff0 	bl	8004f94 <HAL_RCC_GetHCLKFreq>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	4b05      	ldr	r3, [pc, #20]	@ (8004fcc <HAL_RCC_GetPCLK1Freq+0x20>)
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	0a9b      	lsrs	r3, r3, #10
 8004fbc:	f003 0307 	and.w	r3, r3, #7
 8004fc0:	4903      	ldr	r1, [pc, #12]	@ (8004fd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fc2:	5ccb      	ldrb	r3, [r1, r3]
 8004fc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	40023800 	.word	0x40023800
 8004fd0:	080199e4 	.word	0x080199e4

08004fd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004fd8:	f7ff ffdc 	bl	8004f94 <HAL_RCC_GetHCLKFreq>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	4b05      	ldr	r3, [pc, #20]	@ (8004ff4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	0b5b      	lsrs	r3, r3, #13
 8004fe4:	f003 0307 	and.w	r3, r3, #7
 8004fe8:	4903      	ldr	r1, [pc, #12]	@ (8004ff8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004fea:	5ccb      	ldrb	r3, [r1, r3]
 8004fec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	40023800 	.word	0x40023800
 8004ff8:	080199e4 	.word	0x080199e4

08004ffc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b083      	sub	sp, #12
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	220f      	movs	r2, #15
 800500a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800500c:	4b12      	ldr	r3, [pc, #72]	@ (8005058 <HAL_RCC_GetClockConfig+0x5c>)
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f003 0203 	and.w	r2, r3, #3
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005018:	4b0f      	ldr	r3, [pc, #60]	@ (8005058 <HAL_RCC_GetClockConfig+0x5c>)
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005024:	4b0c      	ldr	r3, [pc, #48]	@ (8005058 <HAL_RCC_GetClockConfig+0x5c>)
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005030:	4b09      	ldr	r3, [pc, #36]	@ (8005058 <HAL_RCC_GetClockConfig+0x5c>)
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	08db      	lsrs	r3, r3, #3
 8005036:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800503e:	4b07      	ldr	r3, [pc, #28]	@ (800505c <HAL_RCC_GetClockConfig+0x60>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f003 020f 	and.w	r2, r3, #15
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	601a      	str	r2, [r3, #0]
}
 800504a:	bf00      	nop
 800504c:	370c      	adds	r7, #12
 800504e:	46bd      	mov	sp, r7
 8005050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005054:	4770      	bx	lr
 8005056:	bf00      	nop
 8005058:	40023800 	.word	0x40023800
 800505c:	40023c00 	.word	0x40023c00

08005060 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005060:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005064:	b0a6      	sub	sp, #152	@ 0x98
 8005066:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005068:	2300      	movs	r3, #0
 800506a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 800506e:	2300      	movs	r3, #0
 8005070:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8005074:	2300      	movs	r3, #0
 8005076:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 800507a:	2300      	movs	r3, #0
 800507c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8005080:	2300      	movs	r3, #0
 8005082:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005086:	4bc8      	ldr	r3, [pc, #800]	@ (80053a8 <HAL_RCC_GetSysClockFreq+0x348>)
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	f003 030c 	and.w	r3, r3, #12
 800508e:	2b0c      	cmp	r3, #12
 8005090:	f200 817e 	bhi.w	8005390 <HAL_RCC_GetSysClockFreq+0x330>
 8005094:	a201      	add	r2, pc, #4	@ (adr r2, 800509c <HAL_RCC_GetSysClockFreq+0x3c>)
 8005096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800509a:	bf00      	nop
 800509c:	080050d1 	.word	0x080050d1
 80050a0:	08005391 	.word	0x08005391
 80050a4:	08005391 	.word	0x08005391
 80050a8:	08005391 	.word	0x08005391
 80050ac:	080050d9 	.word	0x080050d9
 80050b0:	08005391 	.word	0x08005391
 80050b4:	08005391 	.word	0x08005391
 80050b8:	08005391 	.word	0x08005391
 80050bc:	080050e1 	.word	0x080050e1
 80050c0:	08005391 	.word	0x08005391
 80050c4:	08005391 	.word	0x08005391
 80050c8:	08005391 	.word	0x08005391
 80050cc:	0800524b 	.word	0x0800524b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050d0:	4bb6      	ldr	r3, [pc, #728]	@ (80053ac <HAL_RCC_GetSysClockFreq+0x34c>)
 80050d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80050d6:	e15f      	b.n	8005398 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050d8:	4bb5      	ldr	r3, [pc, #724]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x350>)
 80050da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80050de:	e15b      	b.n	8005398 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80050e0:	4bb1      	ldr	r3, [pc, #708]	@ (80053a8 <HAL_RCC_GetSysClockFreq+0x348>)
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80050e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80050ec:	4bae      	ldr	r3, [pc, #696]	@ (80053a8 <HAL_RCC_GetSysClockFreq+0x348>)
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d031      	beq.n	800515c <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050f8:	4bab      	ldr	r3, [pc, #684]	@ (80053a8 <HAL_RCC_GetSysClockFreq+0x348>)
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	099b      	lsrs	r3, r3, #6
 80050fe:	2200      	movs	r2, #0
 8005100:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005102:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005104:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005106:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800510a:	663b      	str	r3, [r7, #96]	@ 0x60
 800510c:	2300      	movs	r3, #0
 800510e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005110:	4ba7      	ldr	r3, [pc, #668]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x350>)
 8005112:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8005116:	462a      	mov	r2, r5
 8005118:	fb03 f202 	mul.w	r2, r3, r2
 800511c:	2300      	movs	r3, #0
 800511e:	4621      	mov	r1, r4
 8005120:	fb01 f303 	mul.w	r3, r1, r3
 8005124:	4413      	add	r3, r2
 8005126:	4aa2      	ldr	r2, [pc, #648]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x350>)
 8005128:	4621      	mov	r1, r4
 800512a:	fba1 1202 	umull	r1, r2, r1, r2
 800512e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005130:	460a      	mov	r2, r1
 8005132:	67ba      	str	r2, [r7, #120]	@ 0x78
 8005134:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005136:	4413      	add	r3, r2
 8005138:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800513a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800513e:	2200      	movs	r2, #0
 8005140:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005142:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8005144:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005148:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800514c:	f7fb fd36 	bl	8000bbc <__aeabi_uldivmod>
 8005150:	4602      	mov	r2, r0
 8005152:	460b      	mov	r3, r1
 8005154:	4613      	mov	r3, r2
 8005156:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800515a:	e064      	b.n	8005226 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800515c:	4b92      	ldr	r3, [pc, #584]	@ (80053a8 <HAL_RCC_GetSysClockFreq+0x348>)
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	099b      	lsrs	r3, r3, #6
 8005162:	2200      	movs	r2, #0
 8005164:	653b      	str	r3, [r7, #80]	@ 0x50
 8005166:	657a      	str	r2, [r7, #84]	@ 0x54
 8005168:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800516a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800516e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005170:	2300      	movs	r3, #0
 8005172:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005174:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8005178:	4622      	mov	r2, r4
 800517a:	462b      	mov	r3, r5
 800517c:	f04f 0000 	mov.w	r0, #0
 8005180:	f04f 0100 	mov.w	r1, #0
 8005184:	0159      	lsls	r1, r3, #5
 8005186:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800518a:	0150      	lsls	r0, r2, #5
 800518c:	4602      	mov	r2, r0
 800518e:	460b      	mov	r3, r1
 8005190:	4621      	mov	r1, r4
 8005192:	1a51      	subs	r1, r2, r1
 8005194:	6139      	str	r1, [r7, #16]
 8005196:	4629      	mov	r1, r5
 8005198:	eb63 0301 	sbc.w	r3, r3, r1
 800519c:	617b      	str	r3, [r7, #20]
 800519e:	f04f 0200 	mov.w	r2, #0
 80051a2:	f04f 0300 	mov.w	r3, #0
 80051a6:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80051aa:	4659      	mov	r1, fp
 80051ac:	018b      	lsls	r3, r1, #6
 80051ae:	4651      	mov	r1, sl
 80051b0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80051b4:	4651      	mov	r1, sl
 80051b6:	018a      	lsls	r2, r1, #6
 80051b8:	4651      	mov	r1, sl
 80051ba:	ebb2 0801 	subs.w	r8, r2, r1
 80051be:	4659      	mov	r1, fp
 80051c0:	eb63 0901 	sbc.w	r9, r3, r1
 80051c4:	f04f 0200 	mov.w	r2, #0
 80051c8:	f04f 0300 	mov.w	r3, #0
 80051cc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051d0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051d4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051d8:	4690      	mov	r8, r2
 80051da:	4699      	mov	r9, r3
 80051dc:	4623      	mov	r3, r4
 80051de:	eb18 0303 	adds.w	r3, r8, r3
 80051e2:	60bb      	str	r3, [r7, #8]
 80051e4:	462b      	mov	r3, r5
 80051e6:	eb49 0303 	adc.w	r3, r9, r3
 80051ea:	60fb      	str	r3, [r7, #12]
 80051ec:	f04f 0200 	mov.w	r2, #0
 80051f0:	f04f 0300 	mov.w	r3, #0
 80051f4:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80051f8:	4629      	mov	r1, r5
 80051fa:	028b      	lsls	r3, r1, #10
 80051fc:	4621      	mov	r1, r4
 80051fe:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005202:	4621      	mov	r1, r4
 8005204:	028a      	lsls	r2, r1, #10
 8005206:	4610      	mov	r0, r2
 8005208:	4619      	mov	r1, r3
 800520a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800520e:	2200      	movs	r2, #0
 8005210:	643b      	str	r3, [r7, #64]	@ 0x40
 8005212:	647a      	str	r2, [r7, #68]	@ 0x44
 8005214:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005218:	f7fb fcd0 	bl	8000bbc <__aeabi_uldivmod>
 800521c:	4602      	mov	r2, r0
 800521e:	460b      	mov	r3, r1
 8005220:	4613      	mov	r3, r2
 8005222:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005226:	4b60      	ldr	r3, [pc, #384]	@ (80053a8 <HAL_RCC_GetSysClockFreq+0x348>)
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	0c1b      	lsrs	r3, r3, #16
 800522c:	f003 0303 	and.w	r3, r3, #3
 8005230:	3301      	adds	r3, #1
 8005232:	005b      	lsls	r3, r3, #1
 8005234:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8005238:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800523c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005240:	fbb2 f3f3 	udiv	r3, r2, r3
 8005244:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005248:	e0a6      	b.n	8005398 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800524a:	4b57      	ldr	r3, [pc, #348]	@ (80053a8 <HAL_RCC_GetSysClockFreq+0x348>)
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005252:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005256:	4b54      	ldr	r3, [pc, #336]	@ (80053a8 <HAL_RCC_GetSysClockFreq+0x348>)
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800525e:	2b00      	cmp	r3, #0
 8005260:	d02a      	beq.n	80052b8 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005262:	4b51      	ldr	r3, [pc, #324]	@ (80053a8 <HAL_RCC_GetSysClockFreq+0x348>)
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	099b      	lsrs	r3, r3, #6
 8005268:	2200      	movs	r2, #0
 800526a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800526c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800526e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005270:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005274:	2100      	movs	r1, #0
 8005276:	4b4e      	ldr	r3, [pc, #312]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x350>)
 8005278:	fb03 f201 	mul.w	r2, r3, r1
 800527c:	2300      	movs	r3, #0
 800527e:	fb00 f303 	mul.w	r3, r0, r3
 8005282:	4413      	add	r3, r2
 8005284:	4a4a      	ldr	r2, [pc, #296]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x350>)
 8005286:	fba0 1202 	umull	r1, r2, r0, r2
 800528a:	677a      	str	r2, [r7, #116]	@ 0x74
 800528c:	460a      	mov	r2, r1
 800528e:	673a      	str	r2, [r7, #112]	@ 0x70
 8005290:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005292:	4413      	add	r3, r2
 8005294:	677b      	str	r3, [r7, #116]	@ 0x74
 8005296:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800529a:	2200      	movs	r2, #0
 800529c:	633b      	str	r3, [r7, #48]	@ 0x30
 800529e:	637a      	str	r2, [r7, #52]	@ 0x34
 80052a0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80052a4:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80052a8:	f7fb fc88 	bl	8000bbc <__aeabi_uldivmod>
 80052ac:	4602      	mov	r2, r0
 80052ae:	460b      	mov	r3, r1
 80052b0:	4613      	mov	r3, r2
 80052b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80052b6:	e05b      	b.n	8005370 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052b8:	4b3b      	ldr	r3, [pc, #236]	@ (80053a8 <HAL_RCC_GetSysClockFreq+0x348>)
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	099b      	lsrs	r3, r3, #6
 80052be:	2200      	movs	r2, #0
 80052c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80052c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052ca:	623b      	str	r3, [r7, #32]
 80052cc:	2300      	movs	r3, #0
 80052ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80052d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80052d4:	4642      	mov	r2, r8
 80052d6:	464b      	mov	r3, r9
 80052d8:	f04f 0000 	mov.w	r0, #0
 80052dc:	f04f 0100 	mov.w	r1, #0
 80052e0:	0159      	lsls	r1, r3, #5
 80052e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052e6:	0150      	lsls	r0, r2, #5
 80052e8:	4602      	mov	r2, r0
 80052ea:	460b      	mov	r3, r1
 80052ec:	4641      	mov	r1, r8
 80052ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80052f2:	4649      	mov	r1, r9
 80052f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80052f8:	f04f 0200 	mov.w	r2, #0
 80052fc:	f04f 0300 	mov.w	r3, #0
 8005300:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005304:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005308:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800530c:	ebb2 040a 	subs.w	r4, r2, sl
 8005310:	eb63 050b 	sbc.w	r5, r3, fp
 8005314:	f04f 0200 	mov.w	r2, #0
 8005318:	f04f 0300 	mov.w	r3, #0
 800531c:	00eb      	lsls	r3, r5, #3
 800531e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005322:	00e2      	lsls	r2, r4, #3
 8005324:	4614      	mov	r4, r2
 8005326:	461d      	mov	r5, r3
 8005328:	4643      	mov	r3, r8
 800532a:	18e3      	adds	r3, r4, r3
 800532c:	603b      	str	r3, [r7, #0]
 800532e:	464b      	mov	r3, r9
 8005330:	eb45 0303 	adc.w	r3, r5, r3
 8005334:	607b      	str	r3, [r7, #4]
 8005336:	f04f 0200 	mov.w	r2, #0
 800533a:	f04f 0300 	mov.w	r3, #0
 800533e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005342:	4629      	mov	r1, r5
 8005344:	028b      	lsls	r3, r1, #10
 8005346:	4621      	mov	r1, r4
 8005348:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800534c:	4621      	mov	r1, r4
 800534e:	028a      	lsls	r2, r1, #10
 8005350:	4610      	mov	r0, r2
 8005352:	4619      	mov	r1, r3
 8005354:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005358:	2200      	movs	r2, #0
 800535a:	61bb      	str	r3, [r7, #24]
 800535c:	61fa      	str	r2, [r7, #28]
 800535e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005362:	f7fb fc2b 	bl	8000bbc <__aeabi_uldivmod>
 8005366:	4602      	mov	r2, r0
 8005368:	460b      	mov	r3, r1
 800536a:	4613      	mov	r3, r2
 800536c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005370:	4b0d      	ldr	r3, [pc, #52]	@ (80053a8 <HAL_RCC_GetSysClockFreq+0x348>)
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	0f1b      	lsrs	r3, r3, #28
 8005376:	f003 0307 	and.w	r3, r3, #7
 800537a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 800537e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005382:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005386:	fbb2 f3f3 	udiv	r3, r2, r3
 800538a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800538e:	e003      	b.n	8005398 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005390:	4b06      	ldr	r3, [pc, #24]	@ (80053ac <HAL_RCC_GetSysClockFreq+0x34c>)
 8005392:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005396:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005398:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 800539c:	4618      	mov	r0, r3
 800539e:	3798      	adds	r7, #152	@ 0x98
 80053a0:	46bd      	mov	sp, r7
 80053a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053a6:	bf00      	nop
 80053a8:	40023800 	.word	0x40023800
 80053ac:	00f42400 	.word	0x00f42400
 80053b0:	017d7840 	.word	0x017d7840

080053b4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b086      	sub	sp, #24
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d101      	bne.n	80053c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e28d      	b.n	80058e2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 0301 	and.w	r3, r3, #1
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	f000 8083 	beq.w	80054da <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80053d4:	4b94      	ldr	r3, [pc, #592]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	f003 030c 	and.w	r3, r3, #12
 80053dc:	2b04      	cmp	r3, #4
 80053de:	d019      	beq.n	8005414 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80053e0:	4b91      	ldr	r3, [pc, #580]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	f003 030c 	and.w	r3, r3, #12
        || \
 80053e8:	2b08      	cmp	r3, #8
 80053ea:	d106      	bne.n	80053fa <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80053ec:	4b8e      	ldr	r3, [pc, #568]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053f8:	d00c      	beq.n	8005414 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053fa:	4b8b      	ldr	r3, [pc, #556]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005402:	2b0c      	cmp	r3, #12
 8005404:	d112      	bne.n	800542c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005406:	4b88      	ldr	r3, [pc, #544]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800540e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005412:	d10b      	bne.n	800542c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005414:	4b84      	ldr	r3, [pc, #528]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800541c:	2b00      	cmp	r3, #0
 800541e:	d05b      	beq.n	80054d8 <HAL_RCC_OscConfig+0x124>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d157      	bne.n	80054d8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e25a      	b.n	80058e2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005434:	d106      	bne.n	8005444 <HAL_RCC_OscConfig+0x90>
 8005436:	4b7c      	ldr	r3, [pc, #496]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a7b      	ldr	r2, [pc, #492]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 800543c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005440:	6013      	str	r3, [r2, #0]
 8005442:	e01d      	b.n	8005480 <HAL_RCC_OscConfig+0xcc>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800544c:	d10c      	bne.n	8005468 <HAL_RCC_OscConfig+0xb4>
 800544e:	4b76      	ldr	r3, [pc, #472]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a75      	ldr	r2, [pc, #468]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 8005454:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005458:	6013      	str	r3, [r2, #0]
 800545a:	4b73      	ldr	r3, [pc, #460]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a72      	ldr	r2, [pc, #456]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 8005460:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005464:	6013      	str	r3, [r2, #0]
 8005466:	e00b      	b.n	8005480 <HAL_RCC_OscConfig+0xcc>
 8005468:	4b6f      	ldr	r3, [pc, #444]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a6e      	ldr	r2, [pc, #440]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 800546e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005472:	6013      	str	r3, [r2, #0]
 8005474:	4b6c      	ldr	r3, [pc, #432]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a6b      	ldr	r2, [pc, #428]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 800547a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800547e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d013      	beq.n	80054b0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005488:	f7fe fc54 	bl	8003d34 <HAL_GetTick>
 800548c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800548e:	e008      	b.n	80054a2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005490:	f7fe fc50 	bl	8003d34 <HAL_GetTick>
 8005494:	4602      	mov	r2, r0
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	2b64      	cmp	r3, #100	@ 0x64
 800549c:	d901      	bls.n	80054a2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	e21f      	b.n	80058e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054a2:	4b61      	ldr	r3, [pc, #388]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d0f0      	beq.n	8005490 <HAL_RCC_OscConfig+0xdc>
 80054ae:	e014      	b.n	80054da <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054b0:	f7fe fc40 	bl	8003d34 <HAL_GetTick>
 80054b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054b6:	e008      	b.n	80054ca <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054b8:	f7fe fc3c 	bl	8003d34 <HAL_GetTick>
 80054bc:	4602      	mov	r2, r0
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	2b64      	cmp	r3, #100	@ 0x64
 80054c4:	d901      	bls.n	80054ca <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80054c6:	2303      	movs	r3, #3
 80054c8:	e20b      	b.n	80058e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054ca:	4b57      	ldr	r3, [pc, #348]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d1f0      	bne.n	80054b8 <HAL_RCC_OscConfig+0x104>
 80054d6:	e000      	b.n	80054da <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f003 0302 	and.w	r3, r3, #2
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d06f      	beq.n	80055c6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80054e6:	4b50      	ldr	r3, [pc, #320]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	f003 030c 	and.w	r3, r3, #12
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d017      	beq.n	8005522 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80054f2:	4b4d      	ldr	r3, [pc, #308]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	f003 030c 	and.w	r3, r3, #12
        || \
 80054fa:	2b08      	cmp	r3, #8
 80054fc:	d105      	bne.n	800550a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80054fe:	4b4a      	ldr	r3, [pc, #296]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d00b      	beq.n	8005522 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800550a:	4b47      	ldr	r3, [pc, #284]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005512:	2b0c      	cmp	r3, #12
 8005514:	d11c      	bne.n	8005550 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005516:	4b44      	ldr	r3, [pc, #272]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800551e:	2b00      	cmp	r3, #0
 8005520:	d116      	bne.n	8005550 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005522:	4b41      	ldr	r3, [pc, #260]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f003 0302 	and.w	r3, r3, #2
 800552a:	2b00      	cmp	r3, #0
 800552c:	d005      	beq.n	800553a <HAL_RCC_OscConfig+0x186>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	2b01      	cmp	r3, #1
 8005534:	d001      	beq.n	800553a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	e1d3      	b.n	80058e2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800553a:	4b3b      	ldr	r3, [pc, #236]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	691b      	ldr	r3, [r3, #16]
 8005546:	00db      	lsls	r3, r3, #3
 8005548:	4937      	ldr	r1, [pc, #220]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 800554a:	4313      	orrs	r3, r2
 800554c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800554e:	e03a      	b.n	80055c6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d020      	beq.n	800559a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005558:	4b34      	ldr	r3, [pc, #208]	@ (800562c <HAL_RCC_OscConfig+0x278>)
 800555a:	2201      	movs	r2, #1
 800555c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800555e:	f7fe fbe9 	bl	8003d34 <HAL_GetTick>
 8005562:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005564:	e008      	b.n	8005578 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005566:	f7fe fbe5 	bl	8003d34 <HAL_GetTick>
 800556a:	4602      	mov	r2, r0
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	1ad3      	subs	r3, r2, r3
 8005570:	2b02      	cmp	r3, #2
 8005572:	d901      	bls.n	8005578 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005574:	2303      	movs	r3, #3
 8005576:	e1b4      	b.n	80058e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005578:	4b2b      	ldr	r3, [pc, #172]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f003 0302 	and.w	r3, r3, #2
 8005580:	2b00      	cmp	r3, #0
 8005582:	d0f0      	beq.n	8005566 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005584:	4b28      	ldr	r3, [pc, #160]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	691b      	ldr	r3, [r3, #16]
 8005590:	00db      	lsls	r3, r3, #3
 8005592:	4925      	ldr	r1, [pc, #148]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 8005594:	4313      	orrs	r3, r2
 8005596:	600b      	str	r3, [r1, #0]
 8005598:	e015      	b.n	80055c6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800559a:	4b24      	ldr	r3, [pc, #144]	@ (800562c <HAL_RCC_OscConfig+0x278>)
 800559c:	2200      	movs	r2, #0
 800559e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055a0:	f7fe fbc8 	bl	8003d34 <HAL_GetTick>
 80055a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055a6:	e008      	b.n	80055ba <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055a8:	f7fe fbc4 	bl	8003d34 <HAL_GetTick>
 80055ac:	4602      	mov	r2, r0
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	1ad3      	subs	r3, r2, r3
 80055b2:	2b02      	cmp	r3, #2
 80055b4:	d901      	bls.n	80055ba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80055b6:	2303      	movs	r3, #3
 80055b8:	e193      	b.n	80058e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055ba:	4b1b      	ldr	r3, [pc, #108]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 0302 	and.w	r3, r3, #2
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d1f0      	bne.n	80055a8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f003 0308 	and.w	r3, r3, #8
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d036      	beq.n	8005640 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	695b      	ldr	r3, [r3, #20]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d016      	beq.n	8005608 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80055da:	4b15      	ldr	r3, [pc, #84]	@ (8005630 <HAL_RCC_OscConfig+0x27c>)
 80055dc:	2201      	movs	r2, #1
 80055de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055e0:	f7fe fba8 	bl	8003d34 <HAL_GetTick>
 80055e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055e6:	e008      	b.n	80055fa <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055e8:	f7fe fba4 	bl	8003d34 <HAL_GetTick>
 80055ec:	4602      	mov	r2, r0
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	2b02      	cmp	r3, #2
 80055f4:	d901      	bls.n	80055fa <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80055f6:	2303      	movs	r3, #3
 80055f8:	e173      	b.n	80058e2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055fa:	4b0b      	ldr	r3, [pc, #44]	@ (8005628 <HAL_RCC_OscConfig+0x274>)
 80055fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055fe:	f003 0302 	and.w	r3, r3, #2
 8005602:	2b00      	cmp	r3, #0
 8005604:	d0f0      	beq.n	80055e8 <HAL_RCC_OscConfig+0x234>
 8005606:	e01b      	b.n	8005640 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005608:	4b09      	ldr	r3, [pc, #36]	@ (8005630 <HAL_RCC_OscConfig+0x27c>)
 800560a:	2200      	movs	r2, #0
 800560c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800560e:	f7fe fb91 	bl	8003d34 <HAL_GetTick>
 8005612:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005614:	e00e      	b.n	8005634 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005616:	f7fe fb8d 	bl	8003d34 <HAL_GetTick>
 800561a:	4602      	mov	r2, r0
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	1ad3      	subs	r3, r2, r3
 8005620:	2b02      	cmp	r3, #2
 8005622:	d907      	bls.n	8005634 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	e15c      	b.n	80058e2 <HAL_RCC_OscConfig+0x52e>
 8005628:	40023800 	.word	0x40023800
 800562c:	42470000 	.word	0x42470000
 8005630:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005634:	4b8a      	ldr	r3, [pc, #552]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 8005636:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005638:	f003 0302 	and.w	r3, r3, #2
 800563c:	2b00      	cmp	r3, #0
 800563e:	d1ea      	bne.n	8005616 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0304 	and.w	r3, r3, #4
 8005648:	2b00      	cmp	r3, #0
 800564a:	f000 8097 	beq.w	800577c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800564e:	2300      	movs	r3, #0
 8005650:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005652:	4b83      	ldr	r3, [pc, #524]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 8005654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005656:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800565a:	2b00      	cmp	r3, #0
 800565c:	d10f      	bne.n	800567e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800565e:	2300      	movs	r3, #0
 8005660:	60bb      	str	r3, [r7, #8]
 8005662:	4b7f      	ldr	r3, [pc, #508]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 8005664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005666:	4a7e      	ldr	r2, [pc, #504]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 8005668:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800566c:	6413      	str	r3, [r2, #64]	@ 0x40
 800566e:	4b7c      	ldr	r3, [pc, #496]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 8005670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005672:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005676:	60bb      	str	r3, [r7, #8]
 8005678:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800567a:	2301      	movs	r3, #1
 800567c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800567e:	4b79      	ldr	r3, [pc, #484]	@ (8005864 <HAL_RCC_OscConfig+0x4b0>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005686:	2b00      	cmp	r3, #0
 8005688:	d118      	bne.n	80056bc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800568a:	4b76      	ldr	r3, [pc, #472]	@ (8005864 <HAL_RCC_OscConfig+0x4b0>)
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a75      	ldr	r2, [pc, #468]	@ (8005864 <HAL_RCC_OscConfig+0x4b0>)
 8005690:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005694:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005696:	f7fe fb4d 	bl	8003d34 <HAL_GetTick>
 800569a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800569c:	e008      	b.n	80056b0 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800569e:	f7fe fb49 	bl	8003d34 <HAL_GetTick>
 80056a2:	4602      	mov	r2, r0
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	1ad3      	subs	r3, r2, r3
 80056a8:	2b02      	cmp	r3, #2
 80056aa:	d901      	bls.n	80056b0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	e118      	b.n	80058e2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80056b0:	4b6c      	ldr	r3, [pc, #432]	@ (8005864 <HAL_RCC_OscConfig+0x4b0>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d0f0      	beq.n	800569e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d106      	bne.n	80056d2 <HAL_RCC_OscConfig+0x31e>
 80056c4:	4b66      	ldr	r3, [pc, #408]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 80056c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056c8:	4a65      	ldr	r2, [pc, #404]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 80056ca:	f043 0301 	orr.w	r3, r3, #1
 80056ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80056d0:	e01c      	b.n	800570c <HAL_RCC_OscConfig+0x358>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	2b05      	cmp	r3, #5
 80056d8:	d10c      	bne.n	80056f4 <HAL_RCC_OscConfig+0x340>
 80056da:	4b61      	ldr	r3, [pc, #388]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 80056dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056de:	4a60      	ldr	r2, [pc, #384]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 80056e0:	f043 0304 	orr.w	r3, r3, #4
 80056e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80056e6:	4b5e      	ldr	r3, [pc, #376]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 80056e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056ea:	4a5d      	ldr	r2, [pc, #372]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 80056ec:	f043 0301 	orr.w	r3, r3, #1
 80056f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80056f2:	e00b      	b.n	800570c <HAL_RCC_OscConfig+0x358>
 80056f4:	4b5a      	ldr	r3, [pc, #360]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 80056f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056f8:	4a59      	ldr	r2, [pc, #356]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 80056fa:	f023 0301 	bic.w	r3, r3, #1
 80056fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8005700:	4b57      	ldr	r3, [pc, #348]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 8005702:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005704:	4a56      	ldr	r2, [pc, #344]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 8005706:	f023 0304 	bic.w	r3, r3, #4
 800570a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d015      	beq.n	8005740 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005714:	f7fe fb0e 	bl	8003d34 <HAL_GetTick>
 8005718:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800571a:	e00a      	b.n	8005732 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800571c:	f7fe fb0a 	bl	8003d34 <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	f241 3288 	movw	r2, #5000	@ 0x1388
 800572a:	4293      	cmp	r3, r2
 800572c:	d901      	bls.n	8005732 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800572e:	2303      	movs	r3, #3
 8005730:	e0d7      	b.n	80058e2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005732:	4b4b      	ldr	r3, [pc, #300]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 8005734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005736:	f003 0302 	and.w	r3, r3, #2
 800573a:	2b00      	cmp	r3, #0
 800573c:	d0ee      	beq.n	800571c <HAL_RCC_OscConfig+0x368>
 800573e:	e014      	b.n	800576a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005740:	f7fe faf8 	bl	8003d34 <HAL_GetTick>
 8005744:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005746:	e00a      	b.n	800575e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005748:	f7fe faf4 	bl	8003d34 <HAL_GetTick>
 800574c:	4602      	mov	r2, r0
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005756:	4293      	cmp	r3, r2
 8005758:	d901      	bls.n	800575e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800575a:	2303      	movs	r3, #3
 800575c:	e0c1      	b.n	80058e2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800575e:	4b40      	ldr	r3, [pc, #256]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 8005760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005762:	f003 0302 	and.w	r3, r3, #2
 8005766:	2b00      	cmp	r3, #0
 8005768:	d1ee      	bne.n	8005748 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800576a:	7dfb      	ldrb	r3, [r7, #23]
 800576c:	2b01      	cmp	r3, #1
 800576e:	d105      	bne.n	800577c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005770:	4b3b      	ldr	r3, [pc, #236]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 8005772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005774:	4a3a      	ldr	r2, [pc, #232]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 8005776:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800577a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	699b      	ldr	r3, [r3, #24]
 8005780:	2b00      	cmp	r3, #0
 8005782:	f000 80ad 	beq.w	80058e0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005786:	4b36      	ldr	r3, [pc, #216]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	f003 030c 	and.w	r3, r3, #12
 800578e:	2b08      	cmp	r3, #8
 8005790:	d060      	beq.n	8005854 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	699b      	ldr	r3, [r3, #24]
 8005796:	2b02      	cmp	r3, #2
 8005798:	d145      	bne.n	8005826 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800579a:	4b33      	ldr	r3, [pc, #204]	@ (8005868 <HAL_RCC_OscConfig+0x4b4>)
 800579c:	2200      	movs	r2, #0
 800579e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057a0:	f7fe fac8 	bl	8003d34 <HAL_GetTick>
 80057a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057a6:	e008      	b.n	80057ba <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057a8:	f7fe fac4 	bl	8003d34 <HAL_GetTick>
 80057ac:	4602      	mov	r2, r0
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	2b02      	cmp	r3, #2
 80057b4:	d901      	bls.n	80057ba <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80057b6:	2303      	movs	r3, #3
 80057b8:	e093      	b.n	80058e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057ba:	4b29      	ldr	r3, [pc, #164]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d1f0      	bne.n	80057a8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	69da      	ldr	r2, [r3, #28]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a1b      	ldr	r3, [r3, #32]
 80057ce:	431a      	orrs	r2, r3
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057d4:	019b      	lsls	r3, r3, #6
 80057d6:	431a      	orrs	r2, r3
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057dc:	085b      	lsrs	r3, r3, #1
 80057de:	3b01      	subs	r3, #1
 80057e0:	041b      	lsls	r3, r3, #16
 80057e2:	431a      	orrs	r2, r3
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057e8:	061b      	lsls	r3, r3, #24
 80057ea:	431a      	orrs	r2, r3
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057f0:	071b      	lsls	r3, r3, #28
 80057f2:	491b      	ldr	r1, [pc, #108]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 80057f4:	4313      	orrs	r3, r2
 80057f6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057f8:	4b1b      	ldr	r3, [pc, #108]	@ (8005868 <HAL_RCC_OscConfig+0x4b4>)
 80057fa:	2201      	movs	r2, #1
 80057fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057fe:	f7fe fa99 	bl	8003d34 <HAL_GetTick>
 8005802:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005804:	e008      	b.n	8005818 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005806:	f7fe fa95 	bl	8003d34 <HAL_GetTick>
 800580a:	4602      	mov	r2, r0
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	1ad3      	subs	r3, r2, r3
 8005810:	2b02      	cmp	r3, #2
 8005812:	d901      	bls.n	8005818 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005814:	2303      	movs	r3, #3
 8005816:	e064      	b.n	80058e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005818:	4b11      	ldr	r3, [pc, #68]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005820:	2b00      	cmp	r3, #0
 8005822:	d0f0      	beq.n	8005806 <HAL_RCC_OscConfig+0x452>
 8005824:	e05c      	b.n	80058e0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005826:	4b10      	ldr	r3, [pc, #64]	@ (8005868 <HAL_RCC_OscConfig+0x4b4>)
 8005828:	2200      	movs	r2, #0
 800582a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800582c:	f7fe fa82 	bl	8003d34 <HAL_GetTick>
 8005830:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005832:	e008      	b.n	8005846 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005834:	f7fe fa7e 	bl	8003d34 <HAL_GetTick>
 8005838:	4602      	mov	r2, r0
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	1ad3      	subs	r3, r2, r3
 800583e:	2b02      	cmp	r3, #2
 8005840:	d901      	bls.n	8005846 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005842:	2303      	movs	r3, #3
 8005844:	e04d      	b.n	80058e2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005846:	4b06      	ldr	r3, [pc, #24]	@ (8005860 <HAL_RCC_OscConfig+0x4ac>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800584e:	2b00      	cmp	r3, #0
 8005850:	d1f0      	bne.n	8005834 <HAL_RCC_OscConfig+0x480>
 8005852:	e045      	b.n	80058e0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	699b      	ldr	r3, [r3, #24]
 8005858:	2b01      	cmp	r3, #1
 800585a:	d107      	bne.n	800586c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800585c:	2301      	movs	r3, #1
 800585e:	e040      	b.n	80058e2 <HAL_RCC_OscConfig+0x52e>
 8005860:	40023800 	.word	0x40023800
 8005864:	40007000 	.word	0x40007000
 8005868:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800586c:	4b1f      	ldr	r3, [pc, #124]	@ (80058ec <HAL_RCC_OscConfig+0x538>)
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	699b      	ldr	r3, [r3, #24]
 8005876:	2b01      	cmp	r3, #1
 8005878:	d030      	beq.n	80058dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005884:	429a      	cmp	r2, r3
 8005886:	d129      	bne.n	80058dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005892:	429a      	cmp	r2, r3
 8005894:	d122      	bne.n	80058dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005896:	68fa      	ldr	r2, [r7, #12]
 8005898:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800589c:	4013      	ands	r3, r2
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80058a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d119      	bne.n	80058dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058b2:	085b      	lsrs	r3, r3, #1
 80058b4:	3b01      	subs	r3, #1
 80058b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80058b8:	429a      	cmp	r2, r3
 80058ba:	d10f      	bne.n	80058dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d107      	bne.n	80058dc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058d6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80058d8:	429a      	cmp	r2, r3
 80058da:	d001      	beq.n	80058e0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	e000      	b.n	80058e2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80058e0:	2300      	movs	r3, #0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3718      	adds	r7, #24
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	bf00      	nop
 80058ec:	40023800 	.word	0x40023800

080058f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b082      	sub	sp, #8
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d101      	bne.n	8005902 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	e041      	b.n	8005986 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005908:	b2db      	uxtb	r3, r3
 800590a:	2b00      	cmp	r3, #0
 800590c:	d106      	bne.n	800591c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f7fd fe08 	bl	800352c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2202      	movs	r2, #2
 8005920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	3304      	adds	r3, #4
 800592c:	4619      	mov	r1, r3
 800592e:	4610      	mov	r0, r2
 8005930:	f000 fd8c 	bl	800644c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2201      	movs	r2, #1
 8005958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2201      	movs	r2, #1
 8005960:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2201      	movs	r2, #1
 8005970:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2201      	movs	r2, #1
 8005980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005984:	2300      	movs	r3, #0
}
 8005986:	4618      	mov	r0, r3
 8005988:	3708      	adds	r7, #8
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}
	...

08005990 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005990:	b480      	push	{r7}
 8005992:	b085      	sub	sp, #20
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d001      	beq.n	80059a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e04e      	b.n	8005a46 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2202      	movs	r2, #2
 80059ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	68da      	ldr	r2, [r3, #12]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f042 0201 	orr.w	r2, r2, #1
 80059be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a23      	ldr	r2, [pc, #140]	@ (8005a54 <HAL_TIM_Base_Start_IT+0xc4>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d022      	beq.n	8005a10 <HAL_TIM_Base_Start_IT+0x80>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059d2:	d01d      	beq.n	8005a10 <HAL_TIM_Base_Start_IT+0x80>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a1f      	ldr	r2, [pc, #124]	@ (8005a58 <HAL_TIM_Base_Start_IT+0xc8>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d018      	beq.n	8005a10 <HAL_TIM_Base_Start_IT+0x80>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a1e      	ldr	r2, [pc, #120]	@ (8005a5c <HAL_TIM_Base_Start_IT+0xcc>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d013      	beq.n	8005a10 <HAL_TIM_Base_Start_IT+0x80>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a1c      	ldr	r2, [pc, #112]	@ (8005a60 <HAL_TIM_Base_Start_IT+0xd0>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d00e      	beq.n	8005a10 <HAL_TIM_Base_Start_IT+0x80>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a1b      	ldr	r2, [pc, #108]	@ (8005a64 <HAL_TIM_Base_Start_IT+0xd4>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d009      	beq.n	8005a10 <HAL_TIM_Base_Start_IT+0x80>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a19      	ldr	r2, [pc, #100]	@ (8005a68 <HAL_TIM_Base_Start_IT+0xd8>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d004      	beq.n	8005a10 <HAL_TIM_Base_Start_IT+0x80>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a18      	ldr	r2, [pc, #96]	@ (8005a6c <HAL_TIM_Base_Start_IT+0xdc>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d111      	bne.n	8005a34 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	f003 0307 	and.w	r3, r3, #7
 8005a1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2b06      	cmp	r3, #6
 8005a20:	d010      	beq.n	8005a44 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f042 0201 	orr.w	r2, r2, #1
 8005a30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a32:	e007      	b.n	8005a44 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f042 0201 	orr.w	r2, r2, #1
 8005a42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a44:	2300      	movs	r3, #0
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	3714      	adds	r7, #20
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr
 8005a52:	bf00      	nop
 8005a54:	40010000 	.word	0x40010000
 8005a58:	40000400 	.word	0x40000400
 8005a5c:	40000800 	.word	0x40000800
 8005a60:	40000c00 	.word	0x40000c00
 8005a64:	40010400 	.word	0x40010400
 8005a68:	40014000 	.word	0x40014000
 8005a6c:	40001800 	.word	0x40001800

08005a70 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b082      	sub	sp, #8
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d101      	bne.n	8005a82 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e041      	b.n	8005b06 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d106      	bne.n	8005a9c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f7fd fcfa 	bl	8003490 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2202      	movs	r2, #2
 8005aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	3304      	adds	r3, #4
 8005aac:	4619      	mov	r1, r3
 8005aae:	4610      	mov	r0, r2
 8005ab0:	f000 fccc 	bl	800644c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b04:	2300      	movs	r3, #0
}
 8005b06:	4618      	mov	r0, r3
 8005b08:	3708      	adds	r7, #8
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}
	...

08005b10 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b084      	sub	sp, #16
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d109      	bne.n	8005b34 <HAL_TIM_PWM_Start+0x24>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	bf14      	ite	ne
 8005b2c:	2301      	movne	r3, #1
 8005b2e:	2300      	moveq	r3, #0
 8005b30:	b2db      	uxtb	r3, r3
 8005b32:	e022      	b.n	8005b7a <HAL_TIM_PWM_Start+0x6a>
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	2b04      	cmp	r3, #4
 8005b38:	d109      	bne.n	8005b4e <HAL_TIM_PWM_Start+0x3e>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005b40:	b2db      	uxtb	r3, r3
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	bf14      	ite	ne
 8005b46:	2301      	movne	r3, #1
 8005b48:	2300      	moveq	r3, #0
 8005b4a:	b2db      	uxtb	r3, r3
 8005b4c:	e015      	b.n	8005b7a <HAL_TIM_PWM_Start+0x6a>
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	2b08      	cmp	r3, #8
 8005b52:	d109      	bne.n	8005b68 <HAL_TIM_PWM_Start+0x58>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b5a:	b2db      	uxtb	r3, r3
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	bf14      	ite	ne
 8005b60:	2301      	movne	r3, #1
 8005b62:	2300      	moveq	r3, #0
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	e008      	b.n	8005b7a <HAL_TIM_PWM_Start+0x6a>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b6e:	b2db      	uxtb	r3, r3
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	bf14      	ite	ne
 8005b74:	2301      	movne	r3, #1
 8005b76:	2300      	moveq	r3, #0
 8005b78:	b2db      	uxtb	r3, r3
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d001      	beq.n	8005b82 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e07c      	b.n	8005c7c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d104      	bne.n	8005b92 <HAL_TIM_PWM_Start+0x82>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2202      	movs	r2, #2
 8005b8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b90:	e013      	b.n	8005bba <HAL_TIM_PWM_Start+0xaa>
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	2b04      	cmp	r3, #4
 8005b96:	d104      	bne.n	8005ba2 <HAL_TIM_PWM_Start+0x92>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2202      	movs	r2, #2
 8005b9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ba0:	e00b      	b.n	8005bba <HAL_TIM_PWM_Start+0xaa>
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	2b08      	cmp	r3, #8
 8005ba6:	d104      	bne.n	8005bb2 <HAL_TIM_PWM_Start+0xa2>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2202      	movs	r2, #2
 8005bac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bb0:	e003      	b.n	8005bba <HAL_TIM_PWM_Start+0xaa>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2202      	movs	r2, #2
 8005bb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	6839      	ldr	r1, [r7, #0]
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f000 ff32 	bl	8006a2c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a2d      	ldr	r2, [pc, #180]	@ (8005c84 <HAL_TIM_PWM_Start+0x174>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d004      	beq.n	8005bdc <HAL_TIM_PWM_Start+0xcc>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4a2c      	ldr	r2, [pc, #176]	@ (8005c88 <HAL_TIM_PWM_Start+0x178>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d101      	bne.n	8005be0 <HAL_TIM_PWM_Start+0xd0>
 8005bdc:	2301      	movs	r3, #1
 8005bde:	e000      	b.n	8005be2 <HAL_TIM_PWM_Start+0xd2>
 8005be0:	2300      	movs	r3, #0
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d007      	beq.n	8005bf6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005bf4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	4a22      	ldr	r2, [pc, #136]	@ (8005c84 <HAL_TIM_PWM_Start+0x174>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d022      	beq.n	8005c46 <HAL_TIM_PWM_Start+0x136>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c08:	d01d      	beq.n	8005c46 <HAL_TIM_PWM_Start+0x136>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4a1f      	ldr	r2, [pc, #124]	@ (8005c8c <HAL_TIM_PWM_Start+0x17c>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d018      	beq.n	8005c46 <HAL_TIM_PWM_Start+0x136>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a1d      	ldr	r2, [pc, #116]	@ (8005c90 <HAL_TIM_PWM_Start+0x180>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d013      	beq.n	8005c46 <HAL_TIM_PWM_Start+0x136>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a1c      	ldr	r2, [pc, #112]	@ (8005c94 <HAL_TIM_PWM_Start+0x184>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d00e      	beq.n	8005c46 <HAL_TIM_PWM_Start+0x136>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a16      	ldr	r2, [pc, #88]	@ (8005c88 <HAL_TIM_PWM_Start+0x178>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d009      	beq.n	8005c46 <HAL_TIM_PWM_Start+0x136>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a18      	ldr	r2, [pc, #96]	@ (8005c98 <HAL_TIM_PWM_Start+0x188>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d004      	beq.n	8005c46 <HAL_TIM_PWM_Start+0x136>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a16      	ldr	r2, [pc, #88]	@ (8005c9c <HAL_TIM_PWM_Start+0x18c>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d111      	bne.n	8005c6a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	f003 0307 	and.w	r3, r3, #7
 8005c50:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2b06      	cmp	r3, #6
 8005c56:	d010      	beq.n	8005c7a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f042 0201 	orr.w	r2, r2, #1
 8005c66:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c68:	e007      	b.n	8005c7a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f042 0201 	orr.w	r2, r2, #1
 8005c78:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005c7a:	2300      	movs	r3, #0
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3710      	adds	r7, #16
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	40010000 	.word	0x40010000
 8005c88:	40010400 	.word	0x40010400
 8005c8c:	40000400 	.word	0x40000400
 8005c90:	40000800 	.word	0x40000800
 8005c94:	40000c00 	.word	0x40000c00
 8005c98:	40014000 	.word	0x40014000
 8005c9c:	40001800 	.word	0x40001800

08005ca0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b086      	sub	sp, #24
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d101      	bne.n	8005cb4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e097      	b.n	8005de4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d106      	bne.n	8005cce <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005cc8:	6878      	ldr	r0, [r7, #4]
 8005cca:	f7fd fb99 	bl	8003400 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2202      	movs	r2, #2
 8005cd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	687a      	ldr	r2, [r7, #4]
 8005cde:	6812      	ldr	r2, [r2, #0]
 8005ce0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005ce4:	f023 0307 	bic.w	r3, r3, #7
 8005ce8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	3304      	adds	r3, #4
 8005cf2:	4619      	mov	r1, r3
 8005cf4:	4610      	mov	r0, r2
 8005cf6:	f000 fba9 	bl	800644c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	699b      	ldr	r3, [r3, #24]
 8005d08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	6a1b      	ldr	r3, [r3, #32]
 8005d10:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	697a      	ldr	r2, [r7, #20]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d22:	f023 0303 	bic.w	r3, r3, #3
 8005d26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	689a      	ldr	r2, [r3, #8]
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	699b      	ldr	r3, [r3, #24]
 8005d30:	021b      	lsls	r3, r3, #8
 8005d32:	4313      	orrs	r3, r2
 8005d34:	693a      	ldr	r2, [r7, #16]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005d40:	f023 030c 	bic.w	r3, r3, #12
 8005d44:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d4c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	68da      	ldr	r2, [r3, #12]
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	69db      	ldr	r3, [r3, #28]
 8005d5a:	021b      	lsls	r3, r3, #8
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	693a      	ldr	r2, [r7, #16]
 8005d60:	4313      	orrs	r3, r2
 8005d62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	691b      	ldr	r3, [r3, #16]
 8005d68:	011a      	lsls	r2, r3, #4
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	6a1b      	ldr	r3, [r3, #32]
 8005d6e:	031b      	lsls	r3, r3, #12
 8005d70:	4313      	orrs	r3, r2
 8005d72:	693a      	ldr	r2, [r7, #16]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005d7e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005d86:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	685a      	ldr	r2, [r3, #4]
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	695b      	ldr	r3, [r3, #20]
 8005d90:	011b      	lsls	r3, r3, #4
 8005d92:	4313      	orrs	r3, r2
 8005d94:	68fa      	ldr	r2, [r7, #12]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	697a      	ldr	r2, [r7, #20]
 8005da0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	693a      	ldr	r2, [r7, #16]
 8005da8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	68fa      	ldr	r2, [r7, #12]
 8005db0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2201      	movs	r2, #1
 8005db6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005de2:	2300      	movs	r3, #0
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	3718      	adds	r7, #24
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}

08005dec <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005dec:	b580      	push	{r7, lr}
 8005dee:	b084      	sub	sp, #16
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
 8005df4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005dfc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005e04:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e0c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005e14:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d110      	bne.n	8005e3e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e1c:	7bfb      	ldrb	r3, [r7, #15]
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d102      	bne.n	8005e28 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005e22:	7b7b      	ldrb	r3, [r7, #13]
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d001      	beq.n	8005e2c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e069      	b.n	8005f00 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2202      	movs	r2, #2
 8005e30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2202      	movs	r2, #2
 8005e38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e3c:	e031      	b.n	8005ea2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	2b04      	cmp	r3, #4
 8005e42:	d110      	bne.n	8005e66 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e44:	7bbb      	ldrb	r3, [r7, #14]
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d102      	bne.n	8005e50 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005e4a:	7b3b      	ldrb	r3, [r7, #12]
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d001      	beq.n	8005e54 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	e055      	b.n	8005f00 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2202      	movs	r2, #2
 8005e58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2202      	movs	r2, #2
 8005e60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005e64:	e01d      	b.n	8005ea2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e66:	7bfb      	ldrb	r3, [r7, #15]
 8005e68:	2b01      	cmp	r3, #1
 8005e6a:	d108      	bne.n	8005e7e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e6c:	7bbb      	ldrb	r3, [r7, #14]
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	d105      	bne.n	8005e7e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e72:	7b7b      	ldrb	r3, [r7, #13]
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	d102      	bne.n	8005e7e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005e78:	7b3b      	ldrb	r3, [r7, #12]
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d001      	beq.n	8005e82 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e03e      	b.n	8005f00 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2202      	movs	r2, #2
 8005e86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2202      	movs	r2, #2
 8005e8e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2202      	movs	r2, #2
 8005e96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2202      	movs	r2, #2
 8005e9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d003      	beq.n	8005eb0 <HAL_TIM_Encoder_Start+0xc4>
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	2b04      	cmp	r3, #4
 8005eac:	d008      	beq.n	8005ec0 <HAL_TIM_Encoder_Start+0xd4>
 8005eae:	e00f      	b.n	8005ed0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	2100      	movs	r1, #0
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f000 fdb7 	bl	8006a2c <TIM_CCxChannelCmd>
      break;
 8005ebe:	e016      	b.n	8005eee <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2201      	movs	r2, #1
 8005ec6:	2104      	movs	r1, #4
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f000 fdaf 	bl	8006a2c <TIM_CCxChannelCmd>
      break;
 8005ece:	e00e      	b.n	8005eee <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	2100      	movs	r1, #0
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f000 fda7 	bl	8006a2c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	2104      	movs	r1, #4
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f000 fda0 	bl	8006a2c <TIM_CCxChannelCmd>
      break;
 8005eec:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f042 0201 	orr.w	r2, r2, #1
 8005efc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005efe:	2300      	movs	r3, #0
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3710      	adds	r7, #16
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}

08005f08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b084      	sub	sp, #16
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	68db      	ldr	r3, [r3, #12]
 8005f16:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	691b      	ldr	r3, [r3, #16]
 8005f1e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	f003 0302 	and.w	r3, r3, #2
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d020      	beq.n	8005f6c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	f003 0302 	and.w	r3, r3, #2
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d01b      	beq.n	8005f6c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f06f 0202 	mvn.w	r2, #2
 8005f3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2201      	movs	r2, #1
 8005f42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	699b      	ldr	r3, [r3, #24]
 8005f4a:	f003 0303 	and.w	r3, r3, #3
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d003      	beq.n	8005f5a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 fa5b 	bl	800640e <HAL_TIM_IC_CaptureCallback>
 8005f58:	e005      	b.n	8005f66 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f000 fa4d 	bl	80063fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	f000 fa5e 	bl	8006422 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2200      	movs	r2, #0
 8005f6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	f003 0304 	and.w	r3, r3, #4
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d020      	beq.n	8005fb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f003 0304 	and.w	r3, r3, #4
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d01b      	beq.n	8005fb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f06f 0204 	mvn.w	r2, #4
 8005f88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2202      	movs	r2, #2
 8005f8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	699b      	ldr	r3, [r3, #24]
 8005f96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d003      	beq.n	8005fa6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 fa35 	bl	800640e <HAL_TIM_IC_CaptureCallback>
 8005fa4:	e005      	b.n	8005fb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f000 fa27 	bl	80063fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f000 fa38 	bl	8006422 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	f003 0308 	and.w	r3, r3, #8
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d020      	beq.n	8006004 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	f003 0308 	and.w	r3, r3, #8
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d01b      	beq.n	8006004 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f06f 0208 	mvn.w	r2, #8
 8005fd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2204      	movs	r2, #4
 8005fda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	69db      	ldr	r3, [r3, #28]
 8005fe2:	f003 0303 	and.w	r3, r3, #3
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d003      	beq.n	8005ff2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f000 fa0f 	bl	800640e <HAL_TIM_IC_CaptureCallback>
 8005ff0:	e005      	b.n	8005ffe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 fa01 	bl	80063fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f000 fa12 	bl	8006422 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	f003 0310 	and.w	r3, r3, #16
 800600a:	2b00      	cmp	r3, #0
 800600c:	d020      	beq.n	8006050 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	f003 0310 	and.w	r3, r3, #16
 8006014:	2b00      	cmp	r3, #0
 8006016:	d01b      	beq.n	8006050 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f06f 0210 	mvn.w	r2, #16
 8006020:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2208      	movs	r2, #8
 8006026:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	69db      	ldr	r3, [r3, #28]
 800602e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006032:	2b00      	cmp	r3, #0
 8006034:	d003      	beq.n	800603e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f000 f9e9 	bl	800640e <HAL_TIM_IC_CaptureCallback>
 800603c:	e005      	b.n	800604a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f000 f9db 	bl	80063fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f000 f9ec 	bl	8006422 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2200      	movs	r2, #0
 800604e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	f003 0301 	and.w	r3, r3, #1
 8006056:	2b00      	cmp	r3, #0
 8006058:	d00c      	beq.n	8006074 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	f003 0301 	and.w	r3, r3, #1
 8006060:	2b00      	cmp	r3, #0
 8006062:	d007      	beq.n	8006074 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f06f 0201 	mvn.w	r2, #1
 800606c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f7fd fdde 	bl	8003c30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00c      	beq.n	8006098 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006084:	2b00      	cmp	r3, #0
 8006086:	d007      	beq.n	8006098 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006090:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 fd76 	bl	8006b84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d00c      	beq.n	80060bc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d007      	beq.n	80060bc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80060b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f000 f9bd 	bl	8006436 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	f003 0320 	and.w	r3, r3, #32
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d00c      	beq.n	80060e0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f003 0320 	and.w	r3, r3, #32
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d007      	beq.n	80060e0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f06f 0220 	mvn.w	r2, #32
 80060d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f000 fd48 	bl	8006b70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80060e0:	bf00      	nop
 80060e2:	3710      	adds	r7, #16
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}

080060e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b086      	sub	sp, #24
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	60f8      	str	r0, [r7, #12]
 80060f0:	60b9      	str	r1, [r7, #8]
 80060f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060f4:	2300      	movs	r3, #0
 80060f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d101      	bne.n	8006106 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006102:	2302      	movs	r3, #2
 8006104:	e0ae      	b.n	8006264 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2201      	movs	r2, #1
 800610a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2b0c      	cmp	r3, #12
 8006112:	f200 809f 	bhi.w	8006254 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006116:	a201      	add	r2, pc, #4	@ (adr r2, 800611c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800611c:	08006151 	.word	0x08006151
 8006120:	08006255 	.word	0x08006255
 8006124:	08006255 	.word	0x08006255
 8006128:	08006255 	.word	0x08006255
 800612c:	08006191 	.word	0x08006191
 8006130:	08006255 	.word	0x08006255
 8006134:	08006255 	.word	0x08006255
 8006138:	08006255 	.word	0x08006255
 800613c:	080061d3 	.word	0x080061d3
 8006140:	08006255 	.word	0x08006255
 8006144:	08006255 	.word	0x08006255
 8006148:	08006255 	.word	0x08006255
 800614c:	08006213 	.word	0x08006213
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	68b9      	ldr	r1, [r7, #8]
 8006156:	4618      	mov	r0, r3
 8006158:	f000 fa1e 	bl	8006598 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	699a      	ldr	r2, [r3, #24]
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f042 0208 	orr.w	r2, r2, #8
 800616a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	699a      	ldr	r2, [r3, #24]
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f022 0204 	bic.w	r2, r2, #4
 800617a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	6999      	ldr	r1, [r3, #24]
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	691a      	ldr	r2, [r3, #16]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	430a      	orrs	r2, r1
 800618c:	619a      	str	r2, [r3, #24]
      break;
 800618e:	e064      	b.n	800625a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	68b9      	ldr	r1, [r7, #8]
 8006196:	4618      	mov	r0, r3
 8006198:	f000 fa6e 	bl	8006678 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	699a      	ldr	r2, [r3, #24]
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	699a      	ldr	r2, [r3, #24]
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	6999      	ldr	r1, [r3, #24]
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	021a      	lsls	r2, r3, #8
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	430a      	orrs	r2, r1
 80061ce:	619a      	str	r2, [r3, #24]
      break;
 80061d0:	e043      	b.n	800625a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	68b9      	ldr	r1, [r7, #8]
 80061d8:	4618      	mov	r0, r3
 80061da:	f000 fac3 	bl	8006764 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	69da      	ldr	r2, [r3, #28]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f042 0208 	orr.w	r2, r2, #8
 80061ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	69da      	ldr	r2, [r3, #28]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f022 0204 	bic.w	r2, r2, #4
 80061fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	69d9      	ldr	r1, [r3, #28]
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	691a      	ldr	r2, [r3, #16]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	430a      	orrs	r2, r1
 800620e:	61da      	str	r2, [r3, #28]
      break;
 8006210:	e023      	b.n	800625a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	68b9      	ldr	r1, [r7, #8]
 8006218:	4618      	mov	r0, r3
 800621a:	f000 fb17 	bl	800684c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	69da      	ldr	r2, [r3, #28]
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800622c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	69da      	ldr	r2, [r3, #28]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800623c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	69d9      	ldr	r1, [r3, #28]
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	691b      	ldr	r3, [r3, #16]
 8006248:	021a      	lsls	r2, r3, #8
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	430a      	orrs	r2, r1
 8006250:	61da      	str	r2, [r3, #28]
      break;
 8006252:	e002      	b.n	800625a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	75fb      	strb	r3, [r7, #23]
      break;
 8006258:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2200      	movs	r2, #0
 800625e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006262:	7dfb      	ldrb	r3, [r7, #23]
}
 8006264:	4618      	mov	r0, r3
 8006266:	3718      	adds	r7, #24
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}

0800626c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b084      	sub	sp, #16
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006276:	2300      	movs	r3, #0
 8006278:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006280:	2b01      	cmp	r3, #1
 8006282:	d101      	bne.n	8006288 <HAL_TIM_ConfigClockSource+0x1c>
 8006284:	2302      	movs	r3, #2
 8006286:	e0b4      	b.n	80063f2 <HAL_TIM_ConfigClockSource+0x186>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2202      	movs	r2, #2
 8006294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80062a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80062ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	68ba      	ldr	r2, [r7, #8]
 80062b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062c0:	d03e      	beq.n	8006340 <HAL_TIM_ConfigClockSource+0xd4>
 80062c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062c6:	f200 8087 	bhi.w	80063d8 <HAL_TIM_ConfigClockSource+0x16c>
 80062ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062ce:	f000 8086 	beq.w	80063de <HAL_TIM_ConfigClockSource+0x172>
 80062d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062d6:	d87f      	bhi.n	80063d8 <HAL_TIM_ConfigClockSource+0x16c>
 80062d8:	2b70      	cmp	r3, #112	@ 0x70
 80062da:	d01a      	beq.n	8006312 <HAL_TIM_ConfigClockSource+0xa6>
 80062dc:	2b70      	cmp	r3, #112	@ 0x70
 80062de:	d87b      	bhi.n	80063d8 <HAL_TIM_ConfigClockSource+0x16c>
 80062e0:	2b60      	cmp	r3, #96	@ 0x60
 80062e2:	d050      	beq.n	8006386 <HAL_TIM_ConfigClockSource+0x11a>
 80062e4:	2b60      	cmp	r3, #96	@ 0x60
 80062e6:	d877      	bhi.n	80063d8 <HAL_TIM_ConfigClockSource+0x16c>
 80062e8:	2b50      	cmp	r3, #80	@ 0x50
 80062ea:	d03c      	beq.n	8006366 <HAL_TIM_ConfigClockSource+0xfa>
 80062ec:	2b50      	cmp	r3, #80	@ 0x50
 80062ee:	d873      	bhi.n	80063d8 <HAL_TIM_ConfigClockSource+0x16c>
 80062f0:	2b40      	cmp	r3, #64	@ 0x40
 80062f2:	d058      	beq.n	80063a6 <HAL_TIM_ConfigClockSource+0x13a>
 80062f4:	2b40      	cmp	r3, #64	@ 0x40
 80062f6:	d86f      	bhi.n	80063d8 <HAL_TIM_ConfigClockSource+0x16c>
 80062f8:	2b30      	cmp	r3, #48	@ 0x30
 80062fa:	d064      	beq.n	80063c6 <HAL_TIM_ConfigClockSource+0x15a>
 80062fc:	2b30      	cmp	r3, #48	@ 0x30
 80062fe:	d86b      	bhi.n	80063d8 <HAL_TIM_ConfigClockSource+0x16c>
 8006300:	2b20      	cmp	r3, #32
 8006302:	d060      	beq.n	80063c6 <HAL_TIM_ConfigClockSource+0x15a>
 8006304:	2b20      	cmp	r3, #32
 8006306:	d867      	bhi.n	80063d8 <HAL_TIM_ConfigClockSource+0x16c>
 8006308:	2b00      	cmp	r3, #0
 800630a:	d05c      	beq.n	80063c6 <HAL_TIM_ConfigClockSource+0x15a>
 800630c:	2b10      	cmp	r3, #16
 800630e:	d05a      	beq.n	80063c6 <HAL_TIM_ConfigClockSource+0x15a>
 8006310:	e062      	b.n	80063d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006322:	f000 fb63 	bl	80069ec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006334:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	68ba      	ldr	r2, [r7, #8]
 800633c:	609a      	str	r2, [r3, #8]
      break;
 800633e:	e04f      	b.n	80063e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006350:	f000 fb4c 	bl	80069ec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	689a      	ldr	r2, [r3, #8]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006362:	609a      	str	r2, [r3, #8]
      break;
 8006364:	e03c      	b.n	80063e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006372:	461a      	mov	r2, r3
 8006374:	f000 fac0 	bl	80068f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	2150      	movs	r1, #80	@ 0x50
 800637e:	4618      	mov	r0, r3
 8006380:	f000 fb19 	bl	80069b6 <TIM_ITRx_SetConfig>
      break;
 8006384:	e02c      	b.n	80063e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006392:	461a      	mov	r2, r3
 8006394:	f000 fadf 	bl	8006956 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	2160      	movs	r1, #96	@ 0x60
 800639e:	4618      	mov	r0, r3
 80063a0:	f000 fb09 	bl	80069b6 <TIM_ITRx_SetConfig>
      break;
 80063a4:	e01c      	b.n	80063e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063b2:	461a      	mov	r2, r3
 80063b4:	f000 faa0 	bl	80068f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	2140      	movs	r1, #64	@ 0x40
 80063be:	4618      	mov	r0, r3
 80063c0:	f000 faf9 	bl	80069b6 <TIM_ITRx_SetConfig>
      break;
 80063c4:	e00c      	b.n	80063e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4619      	mov	r1, r3
 80063d0:	4610      	mov	r0, r2
 80063d2:	f000 faf0 	bl	80069b6 <TIM_ITRx_SetConfig>
      break;
 80063d6:	e003      	b.n	80063e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80063d8:	2301      	movs	r3, #1
 80063da:	73fb      	strb	r3, [r7, #15]
      break;
 80063dc:	e000      	b.n	80063e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80063de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2201      	movs	r2, #1
 80063e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80063f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3710      	adds	r7, #16
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}

080063fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80063fa:	b480      	push	{r7}
 80063fc:	b083      	sub	sp, #12
 80063fe:	af00      	add	r7, sp, #0
 8006400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006402:	bf00      	nop
 8006404:	370c      	adds	r7, #12
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr

0800640e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800640e:	b480      	push	{r7}
 8006410:	b083      	sub	sp, #12
 8006412:	af00      	add	r7, sp, #0
 8006414:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006416:	bf00      	nop
 8006418:	370c      	adds	r7, #12
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr

08006422 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006422:	b480      	push	{r7}
 8006424:	b083      	sub	sp, #12
 8006426:	af00      	add	r7, sp, #0
 8006428:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800642a:	bf00      	nop
 800642c:	370c      	adds	r7, #12
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr

08006436 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006436:	b480      	push	{r7}
 8006438:	b083      	sub	sp, #12
 800643a:	af00      	add	r7, sp, #0
 800643c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800643e:	bf00      	nop
 8006440:	370c      	adds	r7, #12
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr
	...

0800644c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800644c:	b480      	push	{r7}
 800644e:	b085      	sub	sp, #20
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	4a43      	ldr	r2, [pc, #268]	@ (800656c <TIM_Base_SetConfig+0x120>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d013      	beq.n	800648c <TIM_Base_SetConfig+0x40>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800646a:	d00f      	beq.n	800648c <TIM_Base_SetConfig+0x40>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	4a40      	ldr	r2, [pc, #256]	@ (8006570 <TIM_Base_SetConfig+0x124>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d00b      	beq.n	800648c <TIM_Base_SetConfig+0x40>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	4a3f      	ldr	r2, [pc, #252]	@ (8006574 <TIM_Base_SetConfig+0x128>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d007      	beq.n	800648c <TIM_Base_SetConfig+0x40>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	4a3e      	ldr	r2, [pc, #248]	@ (8006578 <TIM_Base_SetConfig+0x12c>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d003      	beq.n	800648c <TIM_Base_SetConfig+0x40>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	4a3d      	ldr	r2, [pc, #244]	@ (800657c <TIM_Base_SetConfig+0x130>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d108      	bne.n	800649e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006492:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	68fa      	ldr	r2, [r7, #12]
 800649a:	4313      	orrs	r3, r2
 800649c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	4a32      	ldr	r2, [pc, #200]	@ (800656c <TIM_Base_SetConfig+0x120>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d02b      	beq.n	80064fe <TIM_Base_SetConfig+0xb2>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064ac:	d027      	beq.n	80064fe <TIM_Base_SetConfig+0xb2>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a2f      	ldr	r2, [pc, #188]	@ (8006570 <TIM_Base_SetConfig+0x124>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d023      	beq.n	80064fe <TIM_Base_SetConfig+0xb2>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	4a2e      	ldr	r2, [pc, #184]	@ (8006574 <TIM_Base_SetConfig+0x128>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d01f      	beq.n	80064fe <TIM_Base_SetConfig+0xb2>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	4a2d      	ldr	r2, [pc, #180]	@ (8006578 <TIM_Base_SetConfig+0x12c>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d01b      	beq.n	80064fe <TIM_Base_SetConfig+0xb2>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	4a2c      	ldr	r2, [pc, #176]	@ (800657c <TIM_Base_SetConfig+0x130>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d017      	beq.n	80064fe <TIM_Base_SetConfig+0xb2>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	4a2b      	ldr	r2, [pc, #172]	@ (8006580 <TIM_Base_SetConfig+0x134>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d013      	beq.n	80064fe <TIM_Base_SetConfig+0xb2>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	4a2a      	ldr	r2, [pc, #168]	@ (8006584 <TIM_Base_SetConfig+0x138>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d00f      	beq.n	80064fe <TIM_Base_SetConfig+0xb2>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4a29      	ldr	r2, [pc, #164]	@ (8006588 <TIM_Base_SetConfig+0x13c>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d00b      	beq.n	80064fe <TIM_Base_SetConfig+0xb2>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	4a28      	ldr	r2, [pc, #160]	@ (800658c <TIM_Base_SetConfig+0x140>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d007      	beq.n	80064fe <TIM_Base_SetConfig+0xb2>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a27      	ldr	r2, [pc, #156]	@ (8006590 <TIM_Base_SetConfig+0x144>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d003      	beq.n	80064fe <TIM_Base_SetConfig+0xb2>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	4a26      	ldr	r2, [pc, #152]	@ (8006594 <TIM_Base_SetConfig+0x148>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d108      	bne.n	8006510 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006504:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	68fa      	ldr	r2, [r7, #12]
 800650c:	4313      	orrs	r3, r2
 800650e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	695b      	ldr	r3, [r3, #20]
 800651a:	4313      	orrs	r3, r2
 800651c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	689a      	ldr	r2, [r3, #8]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	4a0e      	ldr	r2, [pc, #56]	@ (800656c <TIM_Base_SetConfig+0x120>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d003      	beq.n	800653e <TIM_Base_SetConfig+0xf2>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	4a10      	ldr	r2, [pc, #64]	@ (800657c <TIM_Base_SetConfig+0x130>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d103      	bne.n	8006546 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	691a      	ldr	r2, [r3, #16]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f043 0204 	orr.w	r2, r3, #4
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2201      	movs	r2, #1
 8006556:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	68fa      	ldr	r2, [r7, #12]
 800655c:	601a      	str	r2, [r3, #0]
}
 800655e:	bf00      	nop
 8006560:	3714      	adds	r7, #20
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	40010000 	.word	0x40010000
 8006570:	40000400 	.word	0x40000400
 8006574:	40000800 	.word	0x40000800
 8006578:	40000c00 	.word	0x40000c00
 800657c:	40010400 	.word	0x40010400
 8006580:	40014000 	.word	0x40014000
 8006584:	40014400 	.word	0x40014400
 8006588:	40014800 	.word	0x40014800
 800658c:	40001800 	.word	0x40001800
 8006590:	40001c00 	.word	0x40001c00
 8006594:	40002000 	.word	0x40002000

08006598 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006598:	b480      	push	{r7}
 800659a:	b087      	sub	sp, #28
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
 80065a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6a1b      	ldr	r3, [r3, #32]
 80065a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6a1b      	ldr	r3, [r3, #32]
 80065ac:	f023 0201 	bic.w	r2, r3, #1
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	699b      	ldr	r3, [r3, #24]
 80065be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f023 0303 	bic.w	r3, r3, #3
 80065ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	68fa      	ldr	r2, [r7, #12]
 80065d6:	4313      	orrs	r3, r2
 80065d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	f023 0302 	bic.w	r3, r3, #2
 80065e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	697a      	ldr	r2, [r7, #20]
 80065e8:	4313      	orrs	r3, r2
 80065ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	4a20      	ldr	r2, [pc, #128]	@ (8006670 <TIM_OC1_SetConfig+0xd8>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d003      	beq.n	80065fc <TIM_OC1_SetConfig+0x64>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	4a1f      	ldr	r2, [pc, #124]	@ (8006674 <TIM_OC1_SetConfig+0xdc>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d10c      	bne.n	8006616 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	f023 0308 	bic.w	r3, r3, #8
 8006602:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	697a      	ldr	r2, [r7, #20]
 800660a:	4313      	orrs	r3, r2
 800660c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	f023 0304 	bic.w	r3, r3, #4
 8006614:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	4a15      	ldr	r2, [pc, #84]	@ (8006670 <TIM_OC1_SetConfig+0xd8>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d003      	beq.n	8006626 <TIM_OC1_SetConfig+0x8e>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	4a14      	ldr	r2, [pc, #80]	@ (8006674 <TIM_OC1_SetConfig+0xdc>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d111      	bne.n	800664a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800662c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006634:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	695b      	ldr	r3, [r3, #20]
 800663a:	693a      	ldr	r2, [r7, #16]
 800663c:	4313      	orrs	r3, r2
 800663e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	699b      	ldr	r3, [r3, #24]
 8006644:	693a      	ldr	r2, [r7, #16]
 8006646:	4313      	orrs	r3, r2
 8006648:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	693a      	ldr	r2, [r7, #16]
 800664e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	68fa      	ldr	r2, [r7, #12]
 8006654:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	685a      	ldr	r2, [r3, #4]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	697a      	ldr	r2, [r7, #20]
 8006662:	621a      	str	r2, [r3, #32]
}
 8006664:	bf00      	nop
 8006666:	371c      	adds	r7, #28
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr
 8006670:	40010000 	.word	0x40010000
 8006674:	40010400 	.word	0x40010400

08006678 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006678:	b480      	push	{r7}
 800667a:	b087      	sub	sp, #28
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6a1b      	ldr	r3, [r3, #32]
 8006686:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6a1b      	ldr	r3, [r3, #32]
 800668c:	f023 0210 	bic.w	r2, r3, #16
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	685b      	ldr	r3, [r3, #4]
 8006698:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	699b      	ldr	r3, [r3, #24]
 800669e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	021b      	lsls	r3, r3, #8
 80066b6:	68fa      	ldr	r2, [r7, #12]
 80066b8:	4313      	orrs	r3, r2
 80066ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	f023 0320 	bic.w	r3, r3, #32
 80066c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066c4:	683b      	ldr	r3, [r7, #0]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	011b      	lsls	r3, r3, #4
 80066ca:	697a      	ldr	r2, [r7, #20]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	4a22      	ldr	r2, [pc, #136]	@ (800675c <TIM_OC2_SetConfig+0xe4>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d003      	beq.n	80066e0 <TIM_OC2_SetConfig+0x68>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	4a21      	ldr	r2, [pc, #132]	@ (8006760 <TIM_OC2_SetConfig+0xe8>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d10d      	bne.n	80066fc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	68db      	ldr	r3, [r3, #12]
 80066ec:	011b      	lsls	r3, r3, #4
 80066ee:	697a      	ldr	r2, [r7, #20]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4a17      	ldr	r2, [pc, #92]	@ (800675c <TIM_OC2_SetConfig+0xe4>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d003      	beq.n	800670c <TIM_OC2_SetConfig+0x94>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	4a16      	ldr	r2, [pc, #88]	@ (8006760 <TIM_OC2_SetConfig+0xe8>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d113      	bne.n	8006734 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006712:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800671a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	695b      	ldr	r3, [r3, #20]
 8006720:	009b      	lsls	r3, r3, #2
 8006722:	693a      	ldr	r2, [r7, #16]
 8006724:	4313      	orrs	r3, r2
 8006726:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	699b      	ldr	r3, [r3, #24]
 800672c:	009b      	lsls	r3, r3, #2
 800672e:	693a      	ldr	r2, [r7, #16]
 8006730:	4313      	orrs	r3, r2
 8006732:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	693a      	ldr	r2, [r7, #16]
 8006738:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	68fa      	ldr	r2, [r7, #12]
 800673e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	685a      	ldr	r2, [r3, #4]
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	697a      	ldr	r2, [r7, #20]
 800674c:	621a      	str	r2, [r3, #32]
}
 800674e:	bf00      	nop
 8006750:	371c      	adds	r7, #28
 8006752:	46bd      	mov	sp, r7
 8006754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006758:	4770      	bx	lr
 800675a:	bf00      	nop
 800675c:	40010000 	.word	0x40010000
 8006760:	40010400 	.word	0x40010400

08006764 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006764:	b480      	push	{r7}
 8006766:	b087      	sub	sp, #28
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
 800676c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6a1b      	ldr	r3, [r3, #32]
 8006772:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6a1b      	ldr	r3, [r3, #32]
 8006778:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	69db      	ldr	r3, [r3, #28]
 800678a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006792:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f023 0303 	bic.w	r3, r3, #3
 800679a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	68fa      	ldr	r2, [r7, #12]
 80067a2:	4313      	orrs	r3, r2
 80067a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80067ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	021b      	lsls	r3, r3, #8
 80067b4:	697a      	ldr	r2, [r7, #20]
 80067b6:	4313      	orrs	r3, r2
 80067b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a21      	ldr	r2, [pc, #132]	@ (8006844 <TIM_OC3_SetConfig+0xe0>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d003      	beq.n	80067ca <TIM_OC3_SetConfig+0x66>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a20      	ldr	r2, [pc, #128]	@ (8006848 <TIM_OC3_SetConfig+0xe4>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d10d      	bne.n	80067e6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80067d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	68db      	ldr	r3, [r3, #12]
 80067d6:	021b      	lsls	r3, r3, #8
 80067d8:	697a      	ldr	r2, [r7, #20]
 80067da:	4313      	orrs	r3, r2
 80067dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80067e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	4a16      	ldr	r2, [pc, #88]	@ (8006844 <TIM_OC3_SetConfig+0xe0>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d003      	beq.n	80067f6 <TIM_OC3_SetConfig+0x92>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	4a15      	ldr	r2, [pc, #84]	@ (8006848 <TIM_OC3_SetConfig+0xe4>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d113      	bne.n	800681e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80067f6:	693b      	ldr	r3, [r7, #16]
 80067f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80067fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006804:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	695b      	ldr	r3, [r3, #20]
 800680a:	011b      	lsls	r3, r3, #4
 800680c:	693a      	ldr	r2, [r7, #16]
 800680e:	4313      	orrs	r3, r2
 8006810:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	699b      	ldr	r3, [r3, #24]
 8006816:	011b      	lsls	r3, r3, #4
 8006818:	693a      	ldr	r2, [r7, #16]
 800681a:	4313      	orrs	r3, r2
 800681c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	693a      	ldr	r2, [r7, #16]
 8006822:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	68fa      	ldr	r2, [r7, #12]
 8006828:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	685a      	ldr	r2, [r3, #4]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	697a      	ldr	r2, [r7, #20]
 8006836:	621a      	str	r2, [r3, #32]
}
 8006838:	bf00      	nop
 800683a:	371c      	adds	r7, #28
 800683c:	46bd      	mov	sp, r7
 800683e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006842:	4770      	bx	lr
 8006844:	40010000 	.word	0x40010000
 8006848:	40010400 	.word	0x40010400

0800684c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800684c:	b480      	push	{r7}
 800684e:	b087      	sub	sp, #28
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
 8006854:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6a1b      	ldr	r3, [r3, #32]
 800685a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6a1b      	ldr	r3, [r3, #32]
 8006860:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	685b      	ldr	r3, [r3, #4]
 800686c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	69db      	ldr	r3, [r3, #28]
 8006872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800687a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006882:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	021b      	lsls	r3, r3, #8
 800688a:	68fa      	ldr	r2, [r7, #12]
 800688c:	4313      	orrs	r3, r2
 800688e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006896:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	031b      	lsls	r3, r3, #12
 800689e:	693a      	ldr	r2, [r7, #16]
 80068a0:	4313      	orrs	r3, r2
 80068a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4a12      	ldr	r2, [pc, #72]	@ (80068f0 <TIM_OC4_SetConfig+0xa4>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d003      	beq.n	80068b4 <TIM_OC4_SetConfig+0x68>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a11      	ldr	r2, [pc, #68]	@ (80068f4 <TIM_OC4_SetConfig+0xa8>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d109      	bne.n	80068c8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	695b      	ldr	r3, [r3, #20]
 80068c0:	019b      	lsls	r3, r3, #6
 80068c2:	697a      	ldr	r2, [r7, #20]
 80068c4:	4313      	orrs	r3, r2
 80068c6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	697a      	ldr	r2, [r7, #20]
 80068cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	68fa      	ldr	r2, [r7, #12]
 80068d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	685a      	ldr	r2, [r3, #4]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	693a      	ldr	r2, [r7, #16]
 80068e0:	621a      	str	r2, [r3, #32]
}
 80068e2:	bf00      	nop
 80068e4:	371c      	adds	r7, #28
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr
 80068ee:	bf00      	nop
 80068f0:	40010000 	.word	0x40010000
 80068f4:	40010400 	.word	0x40010400

080068f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b087      	sub	sp, #28
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	60f8      	str	r0, [r7, #12]
 8006900:	60b9      	str	r1, [r7, #8]
 8006902:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	6a1b      	ldr	r3, [r3, #32]
 8006908:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	6a1b      	ldr	r3, [r3, #32]
 800690e:	f023 0201 	bic.w	r2, r3, #1
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	699b      	ldr	r3, [r3, #24]
 800691a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006922:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	011b      	lsls	r3, r3, #4
 8006928:	693a      	ldr	r2, [r7, #16]
 800692a:	4313      	orrs	r3, r2
 800692c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	f023 030a 	bic.w	r3, r3, #10
 8006934:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006936:	697a      	ldr	r2, [r7, #20]
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	4313      	orrs	r3, r2
 800693c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	693a      	ldr	r2, [r7, #16]
 8006942:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	697a      	ldr	r2, [r7, #20]
 8006948:	621a      	str	r2, [r3, #32]
}
 800694a:	bf00      	nop
 800694c:	371c      	adds	r7, #28
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr

08006956 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006956:	b480      	push	{r7}
 8006958:	b087      	sub	sp, #28
 800695a:	af00      	add	r7, sp, #0
 800695c:	60f8      	str	r0, [r7, #12]
 800695e:	60b9      	str	r1, [r7, #8]
 8006960:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6a1b      	ldr	r3, [r3, #32]
 8006966:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	6a1b      	ldr	r3, [r3, #32]
 800696c:	f023 0210 	bic.w	r2, r3, #16
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	699b      	ldr	r3, [r3, #24]
 8006978:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006980:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	031b      	lsls	r3, r3, #12
 8006986:	693a      	ldr	r2, [r7, #16]
 8006988:	4313      	orrs	r3, r2
 800698a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006992:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	011b      	lsls	r3, r3, #4
 8006998:	697a      	ldr	r2, [r7, #20]
 800699a:	4313      	orrs	r3, r2
 800699c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	693a      	ldr	r2, [r7, #16]
 80069a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	697a      	ldr	r2, [r7, #20]
 80069a8:	621a      	str	r2, [r3, #32]
}
 80069aa:	bf00      	nop
 80069ac:	371c      	adds	r7, #28
 80069ae:	46bd      	mov	sp, r7
 80069b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b4:	4770      	bx	lr

080069b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80069b6:	b480      	push	{r7}
 80069b8:	b085      	sub	sp, #20
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	6078      	str	r0, [r7, #4]
 80069be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80069ce:	683a      	ldr	r2, [r7, #0]
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	f043 0307 	orr.w	r3, r3, #7
 80069d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	68fa      	ldr	r2, [r7, #12]
 80069de:	609a      	str	r2, [r3, #8]
}
 80069e0:	bf00      	nop
 80069e2:	3714      	adds	r7, #20
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b087      	sub	sp, #28
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	60f8      	str	r0, [r7, #12]
 80069f4:	60b9      	str	r1, [r7, #8]
 80069f6:	607a      	str	r2, [r7, #4]
 80069f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	689b      	ldr	r3, [r3, #8]
 80069fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a06:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	021a      	lsls	r2, r3, #8
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	431a      	orrs	r2, r3
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	4313      	orrs	r3, r2
 8006a14:	697a      	ldr	r2, [r7, #20]
 8006a16:	4313      	orrs	r3, r2
 8006a18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	697a      	ldr	r2, [r7, #20]
 8006a1e:	609a      	str	r2, [r3, #8]
}
 8006a20:	bf00      	nop
 8006a22:	371c      	adds	r7, #28
 8006a24:	46bd      	mov	sp, r7
 8006a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2a:	4770      	bx	lr

08006a2c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b087      	sub	sp, #28
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	60f8      	str	r0, [r7, #12]
 8006a34:	60b9      	str	r1, [r7, #8]
 8006a36:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	f003 031f 	and.w	r3, r3, #31
 8006a3e:	2201      	movs	r2, #1
 8006a40:	fa02 f303 	lsl.w	r3, r2, r3
 8006a44:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	6a1a      	ldr	r2, [r3, #32]
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	43db      	mvns	r3, r3
 8006a4e:	401a      	ands	r2, r3
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	6a1a      	ldr	r2, [r3, #32]
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	f003 031f 	and.w	r3, r3, #31
 8006a5e:	6879      	ldr	r1, [r7, #4]
 8006a60:	fa01 f303 	lsl.w	r3, r1, r3
 8006a64:	431a      	orrs	r2, r3
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	621a      	str	r2, [r3, #32]
}
 8006a6a:	bf00      	nop
 8006a6c:	371c      	adds	r7, #28
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a74:	4770      	bx	lr
	...

08006a78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b085      	sub	sp, #20
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
 8006a80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d101      	bne.n	8006a90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a8c:	2302      	movs	r3, #2
 8006a8e:	e05a      	b.n	8006b46 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2201      	movs	r2, #1
 8006a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2202      	movs	r2, #2
 8006a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	689b      	ldr	r3, [r3, #8]
 8006aae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ab6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	68fa      	ldr	r2, [r7, #12]
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	68fa      	ldr	r2, [r7, #12]
 8006ac8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a21      	ldr	r2, [pc, #132]	@ (8006b54 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d022      	beq.n	8006b1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006adc:	d01d      	beq.n	8006b1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a1d      	ldr	r2, [pc, #116]	@ (8006b58 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d018      	beq.n	8006b1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a1b      	ldr	r2, [pc, #108]	@ (8006b5c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d013      	beq.n	8006b1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a1a      	ldr	r2, [pc, #104]	@ (8006b60 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d00e      	beq.n	8006b1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a18      	ldr	r2, [pc, #96]	@ (8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d009      	beq.n	8006b1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a17      	ldr	r2, [pc, #92]	@ (8006b68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d004      	beq.n	8006b1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a15      	ldr	r2, [pc, #84]	@ (8006b6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d10c      	bne.n	8006b34 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	68ba      	ldr	r2, [r7, #8]
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	68ba      	ldr	r2, [r7, #8]
 8006b32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2201      	movs	r2, #1
 8006b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b44:	2300      	movs	r3, #0
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3714      	adds	r7, #20
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr
 8006b52:	bf00      	nop
 8006b54:	40010000 	.word	0x40010000
 8006b58:	40000400 	.word	0x40000400
 8006b5c:	40000800 	.word	0x40000800
 8006b60:	40000c00 	.word	0x40000c00
 8006b64:	40010400 	.word	0x40010400
 8006b68:	40014000 	.word	0x40014000
 8006b6c:	40001800 	.word	0x40001800

08006b70 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b083      	sub	sp, #12
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b78:	bf00      	nop
 8006b7a:	370c      	adds	r7, #12
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr

08006b84 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b083      	sub	sp, #12
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b8c:	bf00      	nop
 8006b8e:	370c      	adds	r7, #12
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr

08006b98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b082      	sub	sp, #8
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d101      	bne.n	8006baa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	e042      	b.n	8006c30 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bb0:	b2db      	uxtb	r3, r3
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d106      	bne.n	8006bc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f7fc fd64 	bl	800368c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2224      	movs	r2, #36	@ 0x24
 8006bc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	68da      	ldr	r2, [r3, #12]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006bda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f001 f8d9 	bl	8007d94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	691a      	ldr	r2, [r3, #16]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006bf0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	695a      	ldr	r2, [r3, #20]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	68da      	ldr	r2, [r3, #12]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006c10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2200      	movs	r2, #0
 8006c16:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2220      	movs	r2, #32
 8006c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2220      	movs	r2, #32
 8006c24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006c2e:	2300      	movs	r3, #0
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	3708      	adds	r7, #8
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}

08006c38 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b08a      	sub	sp, #40	@ 0x28
 8006c3c:	af02      	add	r7, sp, #8
 8006c3e:	60f8      	str	r0, [r7, #12]
 8006c40:	60b9      	str	r1, [r7, #8]
 8006c42:	603b      	str	r3, [r7, #0]
 8006c44:	4613      	mov	r3, r2
 8006c46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c52:	b2db      	uxtb	r3, r3
 8006c54:	2b20      	cmp	r3, #32
 8006c56:	d175      	bne.n	8006d44 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d002      	beq.n	8006c64 <HAL_UART_Transmit+0x2c>
 8006c5e:	88fb      	ldrh	r3, [r7, #6]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d101      	bne.n	8006c68 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	e06e      	b.n	8006d46 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	2221      	movs	r2, #33	@ 0x21
 8006c72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c76:	f7fd f85d 	bl	8003d34 <HAL_GetTick>
 8006c7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	88fa      	ldrh	r2, [r7, #6]
 8006c80:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	88fa      	ldrh	r2, [r7, #6]
 8006c86:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c90:	d108      	bne.n	8006ca4 <HAL_UART_Transmit+0x6c>
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	691b      	ldr	r3, [r3, #16]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d104      	bne.n	8006ca4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	61bb      	str	r3, [r7, #24]
 8006ca2:	e003      	b.n	8006cac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ca8:	2300      	movs	r3, #0
 8006caa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006cac:	e02e      	b.n	8006d0c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	9300      	str	r3, [sp, #0]
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	2180      	movs	r1, #128	@ 0x80
 8006cb8:	68f8      	ldr	r0, [r7, #12]
 8006cba:	f000 fdaa 	bl	8007812 <UART_WaitOnFlagUntilTimeout>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d005      	beq.n	8006cd0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2220      	movs	r2, #32
 8006cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006ccc:	2303      	movs	r3, #3
 8006cce:	e03a      	b.n	8006d46 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006cd0:	69fb      	ldr	r3, [r7, #28]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d10b      	bne.n	8006cee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006cd6:	69bb      	ldr	r3, [r7, #24]
 8006cd8:	881b      	ldrh	r3, [r3, #0]
 8006cda:	461a      	mov	r2, r3
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ce4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006ce6:	69bb      	ldr	r3, [r7, #24]
 8006ce8:	3302      	adds	r3, #2
 8006cea:	61bb      	str	r3, [r7, #24]
 8006cec:	e007      	b.n	8006cfe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006cee:	69fb      	ldr	r3, [r7, #28]
 8006cf0:	781a      	ldrb	r2, [r3, #0]
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006cf8:	69fb      	ldr	r3, [r7, #28]
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	3b01      	subs	r3, #1
 8006d06:	b29a      	uxth	r2, r3
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006d10:	b29b      	uxth	r3, r3
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d1cb      	bne.n	8006cae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	9300      	str	r3, [sp, #0]
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	2140      	movs	r1, #64	@ 0x40
 8006d20:	68f8      	ldr	r0, [r7, #12]
 8006d22:	f000 fd76 	bl	8007812 <UART_WaitOnFlagUntilTimeout>
 8006d26:	4603      	mov	r3, r0
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d005      	beq.n	8006d38 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2220      	movs	r2, #32
 8006d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006d34:	2303      	movs	r3, #3
 8006d36:	e006      	b.n	8006d46 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	2220      	movs	r2, #32
 8006d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006d40:	2300      	movs	r3, #0
 8006d42:	e000      	b.n	8006d46 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006d44:	2302      	movs	r3, #2
  }
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3720      	adds	r7, #32
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}
	...

08006d50 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b08c      	sub	sp, #48	@ 0x30
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	60f8      	str	r0, [r7, #12]
 8006d58:	60b9      	str	r1, [r7, #8]
 8006d5a:	4613      	mov	r3, r2
 8006d5c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d64:	b2db      	uxtb	r3, r3
 8006d66:	2b20      	cmp	r3, #32
 8006d68:	d162      	bne.n	8006e30 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d002      	beq.n	8006d76 <HAL_UART_Transmit_DMA+0x26>
 8006d70:	88fb      	ldrh	r3, [r7, #6]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d101      	bne.n	8006d7a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006d76:	2301      	movs	r3, #1
 8006d78:	e05b      	b.n	8006e32 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8006d7a:	68ba      	ldr	r2, [r7, #8]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	88fa      	ldrh	r2, [r7, #6]
 8006d84:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	88fa      	ldrh	r2, [r7, #6]
 8006d8a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2221      	movs	r2, #33	@ 0x21
 8006d96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d9e:	4a27      	ldr	r2, [pc, #156]	@ (8006e3c <HAL_UART_Transmit_DMA+0xec>)
 8006da0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006da6:	4a26      	ldr	r2, [pc, #152]	@ (8006e40 <HAL_UART_Transmit_DMA+0xf0>)
 8006da8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dae:	4a25      	ldr	r2, [pc, #148]	@ (8006e44 <HAL_UART_Transmit_DMA+0xf4>)
 8006db0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006db6:	2200      	movs	r2, #0
 8006db8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8006dba:	f107 0308 	add.w	r3, r7, #8
 8006dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dc6:	6819      	ldr	r1, [r3, #0]
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	3304      	adds	r3, #4
 8006dce:	461a      	mov	r2, r3
 8006dd0:	88fb      	ldrh	r3, [r7, #6]
 8006dd2:	f7fd f94b 	bl	800406c <HAL_DMA_Start_IT>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d008      	beq.n	8006dee <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	2210      	movs	r2, #16
 8006de0:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2220      	movs	r2, #32
 8006de6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8006dea:	2301      	movs	r3, #1
 8006dec:	e021      	b.n	8006e32 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006df6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	3314      	adds	r3, #20
 8006dfe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e00:	69bb      	ldr	r3, [r7, #24]
 8006e02:	e853 3f00 	ldrex	r3, [r3]
 8006e06:	617b      	str	r3, [r7, #20]
   return(result);
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	3314      	adds	r3, #20
 8006e16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e18:	627a      	str	r2, [r7, #36]	@ 0x24
 8006e1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1c:	6a39      	ldr	r1, [r7, #32]
 8006e1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e20:	e841 2300 	strex	r3, r2, [r1]
 8006e24:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e26:	69fb      	ldr	r3, [r7, #28]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d1e5      	bne.n	8006df8 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	e000      	b.n	8006e32 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8006e30:	2302      	movs	r3, #2
  }
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	3730      	adds	r7, #48	@ 0x30
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}
 8006e3a:	bf00      	nop
 8006e3c:	08007561 	.word	0x08007561
 8006e40:	080075fb 	.word	0x080075fb
 8006e44:	0800777f 	.word	0x0800777f

08006e48 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	60f8      	str	r0, [r7, #12]
 8006e50:	60b9      	str	r1, [r7, #8]
 8006e52:	4613      	mov	r3, r2
 8006e54:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e5c:	b2db      	uxtb	r3, r3
 8006e5e:	2b20      	cmp	r3, #32
 8006e60:	d112      	bne.n	8006e88 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d002      	beq.n	8006e6e <HAL_UART_Receive_DMA+0x26>
 8006e68:	88fb      	ldrh	r3, [r7, #6]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d101      	bne.n	8006e72 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	e00b      	b.n	8006e8a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2200      	movs	r2, #0
 8006e76:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006e78:	88fb      	ldrh	r3, [r7, #6]
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	68b9      	ldr	r1, [r7, #8]
 8006e7e:	68f8      	ldr	r0, [r7, #12]
 8006e80:	f000 fd20 	bl	80078c4 <UART_Start_Receive_DMA>
 8006e84:	4603      	mov	r3, r0
 8006e86:	e000      	b.n	8006e8a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006e88:	2302      	movs	r3, #2
  }
}
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	3710      	adds	r7, #16
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	bd80      	pop	{r7, pc}

08006e92 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006e92:	b580      	push	{r7, lr}
 8006e94:	b090      	sub	sp, #64	@ 0x40
 8006e96:	af00      	add	r7, sp, #0
 8006e98:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	695b      	ldr	r3, [r3, #20]
 8006ea4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ea8:	2b80      	cmp	r3, #128	@ 0x80
 8006eaa:	bf0c      	ite	eq
 8006eac:	2301      	moveq	r3, #1
 8006eae:	2300      	movne	r3, #0
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006eba:	b2db      	uxtb	r3, r3
 8006ebc:	2b21      	cmp	r3, #33	@ 0x21
 8006ebe:	d128      	bne.n	8006f12 <HAL_UART_DMAStop+0x80>
 8006ec0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d025      	beq.n	8006f12 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	3314      	adds	r3, #20
 8006ecc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed0:	e853 3f00 	ldrex	r3, [r3]
 8006ed4:	623b      	str	r3, [r7, #32]
   return(result);
 8006ed6:	6a3b      	ldr	r3, [r7, #32]
 8006ed8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006edc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	3314      	adds	r3, #20
 8006ee4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006ee6:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006eec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006eee:	e841 2300 	strex	r3, r2, [r1]
 8006ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d1e5      	bne.n	8006ec6 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d004      	beq.n	8006f0c <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f06:	4618      	mov	r0, r3
 8006f08:	f7fd f908 	bl	800411c <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f000 fd7f 	bl	8007a10 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	695b      	ldr	r3, [r3, #20]
 8006f18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f1c:	2b40      	cmp	r3, #64	@ 0x40
 8006f1e:	bf0c      	ite	eq
 8006f20:	2301      	moveq	r3, #1
 8006f22:	2300      	movne	r3, #0
 8006f24:	b2db      	uxtb	r3, r3
 8006f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006f2e:	b2db      	uxtb	r3, r3
 8006f30:	2b22      	cmp	r3, #34	@ 0x22
 8006f32:	d128      	bne.n	8006f86 <HAL_UART_DMAStop+0xf4>
 8006f34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d025      	beq.n	8006f86 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	3314      	adds	r3, #20
 8006f40:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	e853 3f00 	ldrex	r3, [r3]
 8006f48:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f50:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	3314      	adds	r3, #20
 8006f58:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f5a:	61fa      	str	r2, [r7, #28]
 8006f5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f5e:	69b9      	ldr	r1, [r7, #24]
 8006f60:	69fa      	ldr	r2, [r7, #28]
 8006f62:	e841 2300 	strex	r3, r2, [r1]
 8006f66:	617b      	str	r3, [r7, #20]
   return(result);
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d1e5      	bne.n	8006f3a <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d004      	beq.n	8006f80 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f7fd f8ce 	bl	800411c <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f000 fd6d 	bl	8007a60 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8006f86:	2300      	movs	r3, #0
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3740      	adds	r7, #64	@ 0x40
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b0ba      	sub	sp, #232	@ 0xe8
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	68db      	ldr	r3, [r3, #12]
 8006fa8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	695b      	ldr	r3, [r3, #20]
 8006fb2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006fc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fc6:	f003 030f 	and.w	r3, r3, #15
 8006fca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006fce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d10f      	bne.n	8006ff6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fda:	f003 0320 	and.w	r3, r3, #32
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d009      	beq.n	8006ff6 <HAL_UART_IRQHandler+0x66>
 8006fe2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fe6:	f003 0320 	and.w	r3, r3, #32
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d003      	beq.n	8006ff6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f000 fe12 	bl	8007c18 <UART_Receive_IT>
      return;
 8006ff4:	e273      	b.n	80074de <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006ff6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	f000 80de 	beq.w	80071bc <HAL_UART_IRQHandler+0x22c>
 8007000:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007004:	f003 0301 	and.w	r3, r3, #1
 8007008:	2b00      	cmp	r3, #0
 800700a:	d106      	bne.n	800701a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800700c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007010:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007014:	2b00      	cmp	r3, #0
 8007016:	f000 80d1 	beq.w	80071bc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800701a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800701e:	f003 0301 	and.w	r3, r3, #1
 8007022:	2b00      	cmp	r3, #0
 8007024:	d00b      	beq.n	800703e <HAL_UART_IRQHandler+0xae>
 8007026:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800702a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800702e:	2b00      	cmp	r3, #0
 8007030:	d005      	beq.n	800703e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007036:	f043 0201 	orr.w	r2, r3, #1
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800703e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007042:	f003 0304 	and.w	r3, r3, #4
 8007046:	2b00      	cmp	r3, #0
 8007048:	d00b      	beq.n	8007062 <HAL_UART_IRQHandler+0xd2>
 800704a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800704e:	f003 0301 	and.w	r3, r3, #1
 8007052:	2b00      	cmp	r3, #0
 8007054:	d005      	beq.n	8007062 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800705a:	f043 0202 	orr.w	r2, r3, #2
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007062:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007066:	f003 0302 	and.w	r3, r3, #2
 800706a:	2b00      	cmp	r3, #0
 800706c:	d00b      	beq.n	8007086 <HAL_UART_IRQHandler+0xf6>
 800706e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007072:	f003 0301 	and.w	r3, r3, #1
 8007076:	2b00      	cmp	r3, #0
 8007078:	d005      	beq.n	8007086 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800707e:	f043 0204 	orr.w	r2, r3, #4
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007086:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800708a:	f003 0308 	and.w	r3, r3, #8
 800708e:	2b00      	cmp	r3, #0
 8007090:	d011      	beq.n	80070b6 <HAL_UART_IRQHandler+0x126>
 8007092:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007096:	f003 0320 	and.w	r3, r3, #32
 800709a:	2b00      	cmp	r3, #0
 800709c:	d105      	bne.n	80070aa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800709e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070a2:	f003 0301 	and.w	r3, r3, #1
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d005      	beq.n	80070b6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070ae:	f043 0208 	orr.w	r2, r3, #8
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	f000 820a 	beq.w	80074d4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80070c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070c4:	f003 0320 	and.w	r3, r3, #32
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d008      	beq.n	80070de <HAL_UART_IRQHandler+0x14e>
 80070cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070d0:	f003 0320 	and.w	r3, r3, #32
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d002      	beq.n	80070de <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f000 fd9d 	bl	8007c18 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	695b      	ldr	r3, [r3, #20]
 80070e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070e8:	2b40      	cmp	r3, #64	@ 0x40
 80070ea:	bf0c      	ite	eq
 80070ec:	2301      	moveq	r3, #1
 80070ee:	2300      	movne	r3, #0
 80070f0:	b2db      	uxtb	r3, r3
 80070f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070fa:	f003 0308 	and.w	r3, r3, #8
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d103      	bne.n	800710a <HAL_UART_IRQHandler+0x17a>
 8007102:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007106:	2b00      	cmp	r3, #0
 8007108:	d04f      	beq.n	80071aa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f000 fca8 	bl	8007a60 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	695b      	ldr	r3, [r3, #20]
 8007116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800711a:	2b40      	cmp	r3, #64	@ 0x40
 800711c:	d141      	bne.n	80071a2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	3314      	adds	r3, #20
 8007124:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007128:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800712c:	e853 3f00 	ldrex	r3, [r3]
 8007130:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007134:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007138:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800713c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	3314      	adds	r3, #20
 8007146:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800714a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800714e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007152:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007156:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800715a:	e841 2300 	strex	r3, r2, [r1]
 800715e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007162:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007166:	2b00      	cmp	r3, #0
 8007168:	d1d9      	bne.n	800711e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800716e:	2b00      	cmp	r3, #0
 8007170:	d013      	beq.n	800719a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007176:	4a8a      	ldr	r2, [pc, #552]	@ (80073a0 <HAL_UART_IRQHandler+0x410>)
 8007178:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800717e:	4618      	mov	r0, r3
 8007180:	f7fd f83c 	bl	80041fc <HAL_DMA_Abort_IT>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d016      	beq.n	80071b8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800718e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007190:	687a      	ldr	r2, [r7, #4]
 8007192:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007194:	4610      	mov	r0, r2
 8007196:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007198:	e00e      	b.n	80071b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f000 f9ca 	bl	8007534 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071a0:	e00a      	b.n	80071b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f000 f9c6 	bl	8007534 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071a8:	e006      	b.n	80071b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f000 f9c2 	bl	8007534 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2200      	movs	r2, #0
 80071b4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80071b6:	e18d      	b.n	80074d4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071b8:	bf00      	nop
    return;
 80071ba:	e18b      	b.n	80074d4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	f040 8167 	bne.w	8007494 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80071c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071ca:	f003 0310 	and.w	r3, r3, #16
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	f000 8160 	beq.w	8007494 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80071d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071d8:	f003 0310 	and.w	r3, r3, #16
 80071dc:	2b00      	cmp	r3, #0
 80071de:	f000 8159 	beq.w	8007494 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80071e2:	2300      	movs	r3, #0
 80071e4:	60bb      	str	r3, [r7, #8]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	60bb      	str	r3, [r7, #8]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	60bb      	str	r3, [r7, #8]
 80071f6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	695b      	ldr	r3, [r3, #20]
 80071fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007202:	2b40      	cmp	r3, #64	@ 0x40
 8007204:	f040 80ce 	bne.w	80073a4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007214:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007218:	2b00      	cmp	r3, #0
 800721a:	f000 80a9 	beq.w	8007370 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007222:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007226:	429a      	cmp	r2, r3
 8007228:	f080 80a2 	bcs.w	8007370 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007232:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007238:	69db      	ldr	r3, [r3, #28]
 800723a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800723e:	f000 8088 	beq.w	8007352 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	330c      	adds	r3, #12
 8007248:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800724c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007250:	e853 3f00 	ldrex	r3, [r3]
 8007254:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007258:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800725c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007260:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	330c      	adds	r3, #12
 800726a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800726e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007272:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007276:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800727a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800727e:	e841 2300 	strex	r3, r2, [r1]
 8007282:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007286:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800728a:	2b00      	cmp	r3, #0
 800728c:	d1d9      	bne.n	8007242 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	3314      	adds	r3, #20
 8007294:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007296:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007298:	e853 3f00 	ldrex	r3, [r3]
 800729c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800729e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80072a0:	f023 0301 	bic.w	r3, r3, #1
 80072a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	3314      	adds	r3, #20
 80072ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80072b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80072b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80072ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80072be:	e841 2300 	strex	r3, r2, [r1]
 80072c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80072c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d1e1      	bne.n	800728e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	3314      	adds	r3, #20
 80072d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80072d4:	e853 3f00 	ldrex	r3, [r3]
 80072d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80072da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80072dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	3314      	adds	r3, #20
 80072ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80072ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80072f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80072f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80072f6:	e841 2300 	strex	r3, r2, [r1]
 80072fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80072fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d1e3      	bne.n	80072ca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2220      	movs	r2, #32
 8007306:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2200      	movs	r2, #0
 800730e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	330c      	adds	r3, #12
 8007316:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007318:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800731a:	e853 3f00 	ldrex	r3, [r3]
 800731e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007320:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007322:	f023 0310 	bic.w	r3, r3, #16
 8007326:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	330c      	adds	r3, #12
 8007330:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007334:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007336:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007338:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800733a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800733c:	e841 2300 	strex	r3, r2, [r1]
 8007340:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007342:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007344:	2b00      	cmp	r3, #0
 8007346:	d1e3      	bne.n	8007310 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800734c:	4618      	mov	r0, r3
 800734e:	f7fc fee5 	bl	800411c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2202      	movs	r2, #2
 8007356:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007360:	b29b      	uxth	r3, r3
 8007362:	1ad3      	subs	r3, r2, r3
 8007364:	b29b      	uxth	r3, r3
 8007366:	4619      	mov	r1, r3
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f000 f8ed 	bl	8007548 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800736e:	e0b3      	b.n	80074d8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007374:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007378:	429a      	cmp	r2, r3
 800737a:	f040 80ad 	bne.w	80074d8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007382:	69db      	ldr	r3, [r3, #28]
 8007384:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007388:	f040 80a6 	bne.w	80074d8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2202      	movs	r2, #2
 8007390:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007396:	4619      	mov	r1, r3
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f000 f8d5 	bl	8007548 <HAL_UARTEx_RxEventCallback>
      return;
 800739e:	e09b      	b.n	80074d8 <HAL_UART_IRQHandler+0x548>
 80073a0:	08007b27 	.word	0x08007b27
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80073ac:	b29b      	uxth	r3, r3
 80073ae:	1ad3      	subs	r3, r2, r3
 80073b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80073b8:	b29b      	uxth	r3, r3
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	f000 808e 	beq.w	80074dc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80073c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	f000 8089 	beq.w	80074dc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	330c      	adds	r3, #12
 80073d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073d4:	e853 3f00 	ldrex	r3, [r3]
 80073d8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80073da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80073e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	330c      	adds	r3, #12
 80073ea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80073ee:	647a      	str	r2, [r7, #68]	@ 0x44
 80073f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073f6:	e841 2300 	strex	r3, r2, [r1]
 80073fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80073fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d1e3      	bne.n	80073ca <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	3314      	adds	r3, #20
 8007408:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800740c:	e853 3f00 	ldrex	r3, [r3]
 8007410:	623b      	str	r3, [r7, #32]
   return(result);
 8007412:	6a3b      	ldr	r3, [r7, #32]
 8007414:	f023 0301 	bic.w	r3, r3, #1
 8007418:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	3314      	adds	r3, #20
 8007422:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007426:	633a      	str	r2, [r7, #48]	@ 0x30
 8007428:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800742c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800742e:	e841 2300 	strex	r3, r2, [r1]
 8007432:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007436:	2b00      	cmp	r3, #0
 8007438:	d1e3      	bne.n	8007402 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2220      	movs	r2, #32
 800743e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2200      	movs	r2, #0
 8007446:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	330c      	adds	r3, #12
 800744e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007450:	693b      	ldr	r3, [r7, #16]
 8007452:	e853 3f00 	ldrex	r3, [r3]
 8007456:	60fb      	str	r3, [r7, #12]
   return(result);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f023 0310 	bic.w	r3, r3, #16
 800745e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	330c      	adds	r3, #12
 8007468:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800746c:	61fa      	str	r2, [r7, #28]
 800746e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007470:	69b9      	ldr	r1, [r7, #24]
 8007472:	69fa      	ldr	r2, [r7, #28]
 8007474:	e841 2300 	strex	r3, r2, [r1]
 8007478:	617b      	str	r3, [r7, #20]
   return(result);
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d1e3      	bne.n	8007448 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2202      	movs	r2, #2
 8007484:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007486:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800748a:	4619      	mov	r1, r3
 800748c:	6878      	ldr	r0, [r7, #4]
 800748e:	f000 f85b 	bl	8007548 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007492:	e023      	b.n	80074dc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007494:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007498:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800749c:	2b00      	cmp	r3, #0
 800749e:	d009      	beq.n	80074b4 <HAL_UART_IRQHandler+0x524>
 80074a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d003      	beq.n	80074b4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f000 fb4b 	bl	8007b48 <UART_Transmit_IT>
    return;
 80074b2:	e014      	b.n	80074de <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80074b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d00e      	beq.n	80074de <HAL_UART_IRQHandler+0x54e>
 80074c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d008      	beq.n	80074de <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80074cc:	6878      	ldr	r0, [r7, #4]
 80074ce:	f000 fb8b 	bl	8007be8 <UART_EndTransmit_IT>
    return;
 80074d2:	e004      	b.n	80074de <HAL_UART_IRQHandler+0x54e>
    return;
 80074d4:	bf00      	nop
 80074d6:	e002      	b.n	80074de <HAL_UART_IRQHandler+0x54e>
      return;
 80074d8:	bf00      	nop
 80074da:	e000      	b.n	80074de <HAL_UART_IRQHandler+0x54e>
      return;
 80074dc:	bf00      	nop
  }
}
 80074de:	37e8      	adds	r7, #232	@ 0xe8
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80074ec:	bf00      	nop
 80074ee:	370c      	adds	r7, #12
 80074f0:	46bd      	mov	sp, r7
 80074f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f6:	4770      	bx	lr

080074f8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80074f8:	b480      	push	{r7}
 80074fa:	b083      	sub	sp, #12
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007500:	bf00      	nop
 8007502:	370c      	adds	r7, #12
 8007504:	46bd      	mov	sp, r7
 8007506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750a:	4770      	bx	lr

0800750c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800750c:	b480      	push	{r7}
 800750e:	b083      	sub	sp, #12
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007514:	bf00      	nop
 8007516:	370c      	adds	r7, #12
 8007518:	46bd      	mov	sp, r7
 800751a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751e:	4770      	bx	lr

08007520 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007520:	b480      	push	{r7}
 8007522:	b083      	sub	sp, #12
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007528:	bf00      	nop
 800752a:	370c      	adds	r7, #12
 800752c:	46bd      	mov	sp, r7
 800752e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007532:	4770      	bx	lr

08007534 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007534:	b480      	push	{r7}
 8007536:	b083      	sub	sp, #12
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800753c:	bf00      	nop
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr

08007548 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007548:	b480      	push	{r7}
 800754a:	b083      	sub	sp, #12
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
 8007550:	460b      	mov	r3, r1
 8007552:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007554:	bf00      	nop
 8007556:	370c      	adds	r7, #12
 8007558:	46bd      	mov	sp, r7
 800755a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755e:	4770      	bx	lr

08007560 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b090      	sub	sp, #64	@ 0x40
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800756c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007578:	2b00      	cmp	r3, #0
 800757a:	d137      	bne.n	80075ec <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800757c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800757e:	2200      	movs	r2, #0
 8007580:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007582:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	3314      	adds	r3, #20
 8007588:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800758a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800758c:	e853 3f00 	ldrex	r3, [r3]
 8007590:	623b      	str	r3, [r7, #32]
   return(result);
 8007592:	6a3b      	ldr	r3, [r7, #32]
 8007594:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007598:	63bb      	str	r3, [r7, #56]	@ 0x38
 800759a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	3314      	adds	r3, #20
 80075a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80075a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80075a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80075a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075aa:	e841 2300 	strex	r3, r2, [r1]
 80075ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80075b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d1e5      	bne.n	8007582 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80075b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	330c      	adds	r3, #12
 80075bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	e853 3f00 	ldrex	r3, [r3]
 80075c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80075ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	330c      	adds	r3, #12
 80075d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80075d6:	61fa      	str	r2, [r7, #28]
 80075d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075da:	69b9      	ldr	r1, [r7, #24]
 80075dc:	69fa      	ldr	r2, [r7, #28]
 80075de:	e841 2300 	strex	r3, r2, [r1]
 80075e2:	617b      	str	r3, [r7, #20]
   return(result);
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d1e5      	bne.n	80075b6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80075ea:	e002      	b.n	80075f2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80075ec:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80075ee:	f7ff ff79 	bl	80074e4 <HAL_UART_TxCpltCallback>
}
 80075f2:	bf00      	nop
 80075f4:	3740      	adds	r7, #64	@ 0x40
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}

080075fa <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80075fa:	b580      	push	{r7, lr}
 80075fc:	b084      	sub	sp, #16
 80075fe:	af00      	add	r7, sp, #0
 8007600:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007606:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007608:	68f8      	ldr	r0, [r7, #12]
 800760a:	f7ff ff75 	bl	80074f8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800760e:	bf00      	nop
 8007610:	3710      	adds	r7, #16
 8007612:	46bd      	mov	sp, r7
 8007614:	bd80      	pop	{r7, pc}

08007616 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007616:	b580      	push	{r7, lr}
 8007618:	b09c      	sub	sp, #112	@ 0x70
 800761a:	af00      	add	r7, sp, #0
 800761c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007622:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800762e:	2b00      	cmp	r3, #0
 8007630:	d172      	bne.n	8007718 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007632:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007634:	2200      	movs	r2, #0
 8007636:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007638:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	330c      	adds	r3, #12
 800763e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007640:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007642:	e853 3f00 	ldrex	r3, [r3]
 8007646:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007648:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800764a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800764e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007650:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	330c      	adds	r3, #12
 8007656:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007658:	65ba      	str	r2, [r7, #88]	@ 0x58
 800765a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800765c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800765e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007660:	e841 2300 	strex	r3, r2, [r1]
 8007664:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007666:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007668:	2b00      	cmp	r3, #0
 800766a:	d1e5      	bne.n	8007638 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800766c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	3314      	adds	r3, #20
 8007672:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007676:	e853 3f00 	ldrex	r3, [r3]
 800767a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800767c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800767e:	f023 0301 	bic.w	r3, r3, #1
 8007682:	667b      	str	r3, [r7, #100]	@ 0x64
 8007684:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	3314      	adds	r3, #20
 800768a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800768c:	647a      	str	r2, [r7, #68]	@ 0x44
 800768e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007690:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007692:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007694:	e841 2300 	strex	r3, r2, [r1]
 8007698:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800769a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800769c:	2b00      	cmp	r3, #0
 800769e:	d1e5      	bne.n	800766c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	3314      	adds	r3, #20
 80076a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076aa:	e853 3f00 	ldrex	r3, [r3]
 80076ae:	623b      	str	r3, [r7, #32]
   return(result);
 80076b0:	6a3b      	ldr	r3, [r7, #32]
 80076b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076b6:	663b      	str	r3, [r7, #96]	@ 0x60
 80076b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	3314      	adds	r3, #20
 80076be:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80076c0:	633a      	str	r2, [r7, #48]	@ 0x30
 80076c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076c8:	e841 2300 	strex	r3, r2, [r1]
 80076cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d1e5      	bne.n	80076a0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80076d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076d6:	2220      	movs	r2, #32
 80076d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076e0:	2b01      	cmp	r3, #1
 80076e2:	d119      	bne.n	8007718 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	330c      	adds	r3, #12
 80076ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ec:	693b      	ldr	r3, [r7, #16]
 80076ee:	e853 3f00 	ldrex	r3, [r3]
 80076f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f023 0310 	bic.w	r3, r3, #16
 80076fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80076fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	330c      	adds	r3, #12
 8007702:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007704:	61fa      	str	r2, [r7, #28]
 8007706:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007708:	69b9      	ldr	r1, [r7, #24]
 800770a:	69fa      	ldr	r2, [r7, #28]
 800770c:	e841 2300 	strex	r3, r2, [r1]
 8007710:	617b      	str	r3, [r7, #20]
   return(result);
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d1e5      	bne.n	80076e4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007718:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800771a:	2200      	movs	r2, #0
 800771c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800771e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007722:	2b01      	cmp	r3, #1
 8007724:	d106      	bne.n	8007734 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007726:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007728:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800772a:	4619      	mov	r1, r3
 800772c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800772e:	f7ff ff0b 	bl	8007548 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007732:	e002      	b.n	800773a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007734:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007736:	f7ff fee9 	bl	800750c <HAL_UART_RxCpltCallback>
}
 800773a:	bf00      	nop
 800773c:	3770      	adds	r7, #112	@ 0x70
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}

08007742 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007742:	b580      	push	{r7, lr}
 8007744:	b084      	sub	sp, #16
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800774e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2201      	movs	r2, #1
 8007754:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800775a:	2b01      	cmp	r3, #1
 800775c:	d108      	bne.n	8007770 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007762:	085b      	lsrs	r3, r3, #1
 8007764:	b29b      	uxth	r3, r3
 8007766:	4619      	mov	r1, r3
 8007768:	68f8      	ldr	r0, [r7, #12]
 800776a:	f7ff feed 	bl	8007548 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800776e:	e002      	b.n	8007776 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007770:	68f8      	ldr	r0, [r7, #12]
 8007772:	f7ff fed5 	bl	8007520 <HAL_UART_RxHalfCpltCallback>
}
 8007776:	bf00      	nop
 8007778:	3710      	adds	r7, #16
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}

0800777e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800777e:	b580      	push	{r7, lr}
 8007780:	b084      	sub	sp, #16
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007786:	2300      	movs	r3, #0
 8007788:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800778e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	695b      	ldr	r3, [r3, #20]
 8007796:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800779a:	2b80      	cmp	r3, #128	@ 0x80
 800779c:	bf0c      	ite	eq
 800779e:	2301      	moveq	r3, #1
 80077a0:	2300      	movne	r3, #0
 80077a2:	b2db      	uxtb	r3, r3
 80077a4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077ac:	b2db      	uxtb	r3, r3
 80077ae:	2b21      	cmp	r3, #33	@ 0x21
 80077b0:	d108      	bne.n	80077c4 <UART_DMAError+0x46>
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d005      	beq.n	80077c4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	2200      	movs	r2, #0
 80077bc:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80077be:	68b8      	ldr	r0, [r7, #8]
 80077c0:	f000 f926 	bl	8007a10 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	695b      	ldr	r3, [r3, #20]
 80077ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077ce:	2b40      	cmp	r3, #64	@ 0x40
 80077d0:	bf0c      	ite	eq
 80077d2:	2301      	moveq	r3, #1
 80077d4:	2300      	movne	r3, #0
 80077d6:	b2db      	uxtb	r3, r3
 80077d8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80077e0:	b2db      	uxtb	r3, r3
 80077e2:	2b22      	cmp	r3, #34	@ 0x22
 80077e4:	d108      	bne.n	80077f8 <UART_DMAError+0x7a>
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d005      	beq.n	80077f8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	2200      	movs	r2, #0
 80077f0:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80077f2:	68b8      	ldr	r0, [r7, #8]
 80077f4:	f000 f934 	bl	8007a60 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80077fc:	f043 0210 	orr.w	r2, r3, #16
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007804:	68b8      	ldr	r0, [r7, #8]
 8007806:	f7ff fe95 	bl	8007534 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800780a:	bf00      	nop
 800780c:	3710      	adds	r7, #16
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}

08007812 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007812:	b580      	push	{r7, lr}
 8007814:	b086      	sub	sp, #24
 8007816:	af00      	add	r7, sp, #0
 8007818:	60f8      	str	r0, [r7, #12]
 800781a:	60b9      	str	r1, [r7, #8]
 800781c:	603b      	str	r3, [r7, #0]
 800781e:	4613      	mov	r3, r2
 8007820:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007822:	e03b      	b.n	800789c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007824:	6a3b      	ldr	r3, [r7, #32]
 8007826:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800782a:	d037      	beq.n	800789c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800782c:	f7fc fa82 	bl	8003d34 <HAL_GetTick>
 8007830:	4602      	mov	r2, r0
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	1ad3      	subs	r3, r2, r3
 8007836:	6a3a      	ldr	r2, [r7, #32]
 8007838:	429a      	cmp	r2, r3
 800783a:	d302      	bcc.n	8007842 <UART_WaitOnFlagUntilTimeout+0x30>
 800783c:	6a3b      	ldr	r3, [r7, #32]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d101      	bne.n	8007846 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007842:	2303      	movs	r3, #3
 8007844:	e03a      	b.n	80078bc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	68db      	ldr	r3, [r3, #12]
 800784c:	f003 0304 	and.w	r3, r3, #4
 8007850:	2b00      	cmp	r3, #0
 8007852:	d023      	beq.n	800789c <UART_WaitOnFlagUntilTimeout+0x8a>
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	2b80      	cmp	r3, #128	@ 0x80
 8007858:	d020      	beq.n	800789c <UART_WaitOnFlagUntilTimeout+0x8a>
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	2b40      	cmp	r3, #64	@ 0x40
 800785e:	d01d      	beq.n	800789c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f003 0308 	and.w	r3, r3, #8
 800786a:	2b08      	cmp	r3, #8
 800786c:	d116      	bne.n	800789c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800786e:	2300      	movs	r3, #0
 8007870:	617b      	str	r3, [r7, #20]
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	617b      	str	r3, [r7, #20]
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	685b      	ldr	r3, [r3, #4]
 8007880:	617b      	str	r3, [r7, #20]
 8007882:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007884:	68f8      	ldr	r0, [r7, #12]
 8007886:	f000 f8eb 	bl	8007a60 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	2208      	movs	r2, #8
 800788e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2200      	movs	r2, #0
 8007894:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007898:	2301      	movs	r3, #1
 800789a:	e00f      	b.n	80078bc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	681a      	ldr	r2, [r3, #0]
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	4013      	ands	r3, r2
 80078a6:	68ba      	ldr	r2, [r7, #8]
 80078a8:	429a      	cmp	r2, r3
 80078aa:	bf0c      	ite	eq
 80078ac:	2301      	moveq	r3, #1
 80078ae:	2300      	movne	r3, #0
 80078b0:	b2db      	uxtb	r3, r3
 80078b2:	461a      	mov	r2, r3
 80078b4:	79fb      	ldrb	r3, [r7, #7]
 80078b6:	429a      	cmp	r2, r3
 80078b8:	d0b4      	beq.n	8007824 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80078ba:	2300      	movs	r3, #0
}
 80078bc:	4618      	mov	r0, r3
 80078be:	3718      	adds	r7, #24
 80078c0:	46bd      	mov	sp, r7
 80078c2:	bd80      	pop	{r7, pc}

080078c4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b098      	sub	sp, #96	@ 0x60
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	60b9      	str	r1, [r7, #8]
 80078ce:	4613      	mov	r3, r2
 80078d0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80078d2:	68ba      	ldr	r2, [r7, #8]
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	88fa      	ldrh	r2, [r7, #6]
 80078dc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	2200      	movs	r2, #0
 80078e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2222      	movs	r2, #34	@ 0x22
 80078e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078f0:	4a44      	ldr	r2, [pc, #272]	@ (8007a04 <UART_Start_Receive_DMA+0x140>)
 80078f2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078f8:	4a43      	ldr	r2, [pc, #268]	@ (8007a08 <UART_Start_Receive_DMA+0x144>)
 80078fa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007900:	4a42      	ldr	r2, [pc, #264]	@ (8007a0c <UART_Start_Receive_DMA+0x148>)
 8007902:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007908:	2200      	movs	r2, #0
 800790a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800790c:	f107 0308 	add.w	r3, r7, #8
 8007910:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	3304      	adds	r3, #4
 800791c:	4619      	mov	r1, r3
 800791e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	88fb      	ldrh	r3, [r7, #6]
 8007924:	f7fc fba2 	bl	800406c <HAL_DMA_Start_IT>
 8007928:	4603      	mov	r3, r0
 800792a:	2b00      	cmp	r3, #0
 800792c:	d008      	beq.n	8007940 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	2210      	movs	r2, #16
 8007932:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2220      	movs	r2, #32
 8007938:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	e05d      	b.n	80079fc <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007940:	2300      	movs	r3, #0
 8007942:	613b      	str	r3, [r7, #16]
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	613b      	str	r3, [r7, #16]
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	613b      	str	r3, [r7, #16]
 8007954:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	691b      	ldr	r3, [r3, #16]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d019      	beq.n	8007992 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	330c      	adds	r3, #12
 8007964:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007966:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007968:	e853 3f00 	ldrex	r3, [r3]
 800796c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800796e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007970:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007974:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	330c      	adds	r3, #12
 800797c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800797e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007980:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007982:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007984:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007986:	e841 2300 	strex	r3, r2, [r1]
 800798a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800798c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800798e:	2b00      	cmp	r3, #0
 8007990:	d1e5      	bne.n	800795e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	3314      	adds	r3, #20
 8007998:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800799a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800799c:	e853 3f00 	ldrex	r3, [r3]
 80079a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079a4:	f043 0301 	orr.w	r3, r3, #1
 80079a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	3314      	adds	r3, #20
 80079b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80079b2:	63ba      	str	r2, [r7, #56]	@ 0x38
 80079b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80079b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80079ba:	e841 2300 	strex	r3, r2, [r1]
 80079be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80079c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d1e5      	bne.n	8007992 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	3314      	adds	r3, #20
 80079cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079ce:	69bb      	ldr	r3, [r7, #24]
 80079d0:	e853 3f00 	ldrex	r3, [r3]
 80079d4:	617b      	str	r3, [r7, #20]
   return(result);
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80079dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	3314      	adds	r3, #20
 80079e4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80079e6:	627a      	str	r2, [r7, #36]	@ 0x24
 80079e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ea:	6a39      	ldr	r1, [r7, #32]
 80079ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079ee:	e841 2300 	strex	r3, r2, [r1]
 80079f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80079f4:	69fb      	ldr	r3, [r7, #28]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d1e5      	bne.n	80079c6 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80079fa:	2300      	movs	r3, #0
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	3760      	adds	r7, #96	@ 0x60
 8007a00:	46bd      	mov	sp, r7
 8007a02:	bd80      	pop	{r7, pc}
 8007a04:	08007617 	.word	0x08007617
 8007a08:	08007743 	.word	0x08007743
 8007a0c:	0800777f 	.word	0x0800777f

08007a10 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b089      	sub	sp, #36	@ 0x24
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	330c      	adds	r3, #12
 8007a1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	e853 3f00 	ldrex	r3, [r3]
 8007a26:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007a2e:	61fb      	str	r3, [r7, #28]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	330c      	adds	r3, #12
 8007a36:	69fa      	ldr	r2, [r7, #28]
 8007a38:	61ba      	str	r2, [r7, #24]
 8007a3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a3c:	6979      	ldr	r1, [r7, #20]
 8007a3e:	69ba      	ldr	r2, [r7, #24]
 8007a40:	e841 2300 	strex	r3, r2, [r1]
 8007a44:	613b      	str	r3, [r7, #16]
   return(result);
 8007a46:	693b      	ldr	r3, [r7, #16]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d1e5      	bne.n	8007a18 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2220      	movs	r2, #32
 8007a50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007a54:	bf00      	nop
 8007a56:	3724      	adds	r7, #36	@ 0x24
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5e:	4770      	bx	lr

08007a60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a60:	b480      	push	{r7}
 8007a62:	b095      	sub	sp, #84	@ 0x54
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	330c      	adds	r3, #12
 8007a6e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a72:	e853 3f00 	ldrex	r3, [r3]
 8007a76:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	330c      	adds	r3, #12
 8007a86:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007a88:	643a      	str	r2, [r7, #64]	@ 0x40
 8007a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a8c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007a8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007a90:	e841 2300 	strex	r3, r2, [r1]
 8007a94:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d1e5      	bne.n	8007a68 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	3314      	adds	r3, #20
 8007aa2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa4:	6a3b      	ldr	r3, [r7, #32]
 8007aa6:	e853 3f00 	ldrex	r3, [r3]
 8007aaa:	61fb      	str	r3, [r7, #28]
   return(result);
 8007aac:	69fb      	ldr	r3, [r7, #28]
 8007aae:	f023 0301 	bic.w	r3, r3, #1
 8007ab2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	3314      	adds	r3, #20
 8007aba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007abc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007abe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ac2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ac4:	e841 2300 	strex	r3, r2, [r1]
 8007ac8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d1e5      	bne.n	8007a9c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ad4:	2b01      	cmp	r3, #1
 8007ad6:	d119      	bne.n	8007b0c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	330c      	adds	r3, #12
 8007ade:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	e853 3f00 	ldrex	r3, [r3]
 8007ae6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	f023 0310 	bic.w	r3, r3, #16
 8007aee:	647b      	str	r3, [r7, #68]	@ 0x44
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	330c      	adds	r3, #12
 8007af6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007af8:	61ba      	str	r2, [r7, #24]
 8007afa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007afc:	6979      	ldr	r1, [r7, #20]
 8007afe:	69ba      	ldr	r2, [r7, #24]
 8007b00:	e841 2300 	strex	r3, r2, [r1]
 8007b04:	613b      	str	r3, [r7, #16]
   return(result);
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d1e5      	bne.n	8007ad8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2220      	movs	r2, #32
 8007b10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2200      	movs	r2, #0
 8007b18:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007b1a:	bf00      	nop
 8007b1c:	3754      	adds	r7, #84	@ 0x54
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b24:	4770      	bx	lr

08007b26 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b26:	b580      	push	{r7, lr}
 8007b28:	b084      	sub	sp, #16
 8007b2a:	af00      	add	r7, sp, #0
 8007b2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b32:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	2200      	movs	r2, #0
 8007b38:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b3a:	68f8      	ldr	r0, [r7, #12]
 8007b3c:	f7ff fcfa 	bl	8007534 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b40:	bf00      	nop
 8007b42:	3710      	adds	r7, #16
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}

08007b48 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b085      	sub	sp, #20
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b56:	b2db      	uxtb	r3, r3
 8007b58:	2b21      	cmp	r3, #33	@ 0x21
 8007b5a:	d13e      	bne.n	8007bda <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	689b      	ldr	r3, [r3, #8]
 8007b60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b64:	d114      	bne.n	8007b90 <UART_Transmit_IT+0x48>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	691b      	ldr	r3, [r3, #16]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d110      	bne.n	8007b90 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6a1b      	ldr	r3, [r3, #32]
 8007b72:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	881b      	ldrh	r3, [r3, #0]
 8007b78:	461a      	mov	r2, r3
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007b82:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6a1b      	ldr	r3, [r3, #32]
 8007b88:	1c9a      	adds	r2, r3, #2
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	621a      	str	r2, [r3, #32]
 8007b8e:	e008      	b.n	8007ba2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6a1b      	ldr	r3, [r3, #32]
 8007b94:	1c59      	adds	r1, r3, #1
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	6211      	str	r1, [r2, #32]
 8007b9a:	781a      	ldrb	r2, [r3, #0]
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	3b01      	subs	r3, #1
 8007baa:	b29b      	uxth	r3, r3
 8007bac:	687a      	ldr	r2, [r7, #4]
 8007bae:	4619      	mov	r1, r3
 8007bb0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d10f      	bne.n	8007bd6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	68da      	ldr	r2, [r3, #12]
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007bc4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	68da      	ldr	r2, [r3, #12]
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007bd4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	e000      	b.n	8007bdc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007bda:	2302      	movs	r3, #2
  }
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	3714      	adds	r7, #20
 8007be0:	46bd      	mov	sp, r7
 8007be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be6:	4770      	bx	lr

08007be8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b082      	sub	sp, #8
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	68da      	ldr	r2, [r3, #12]
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007bfe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2220      	movs	r2, #32
 8007c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f7ff fc6b 	bl	80074e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007c0e:	2300      	movs	r3, #0
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	3708      	adds	r7, #8
 8007c14:	46bd      	mov	sp, r7
 8007c16:	bd80      	pop	{r7, pc}

08007c18 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b08c      	sub	sp, #48	@ 0x30
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007c20:	2300      	movs	r3, #0
 8007c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007c24:	2300      	movs	r3, #0
 8007c26:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007c2e:	b2db      	uxtb	r3, r3
 8007c30:	2b22      	cmp	r3, #34	@ 0x22
 8007c32:	f040 80aa 	bne.w	8007d8a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	689b      	ldr	r3, [r3, #8]
 8007c3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c3e:	d115      	bne.n	8007c6c <UART_Receive_IT+0x54>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	691b      	ldr	r3, [r3, #16]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d111      	bne.n	8007c6c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	685b      	ldr	r3, [r3, #4]
 8007c54:	b29b      	uxth	r3, r3
 8007c56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c5a:	b29a      	uxth	r2, r3
 8007c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c5e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c64:	1c9a      	adds	r2, r3, #2
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	629a      	str	r2, [r3, #40]	@ 0x28
 8007c6a:	e024      	b.n	8007cb6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c70:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	689b      	ldr	r3, [r3, #8]
 8007c76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c7a:	d007      	beq.n	8007c8c <UART_Receive_IT+0x74>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	689b      	ldr	r3, [r3, #8]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d10a      	bne.n	8007c9a <UART_Receive_IT+0x82>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	691b      	ldr	r3, [r3, #16]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d106      	bne.n	8007c9a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	685b      	ldr	r3, [r3, #4]
 8007c92:	b2da      	uxtb	r2, r3
 8007c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c96:	701a      	strb	r2, [r3, #0]
 8007c98:	e008      	b.n	8007cac <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	b2db      	uxtb	r3, r3
 8007ca2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ca6:	b2da      	uxtb	r2, r3
 8007ca8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007caa:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cb0:	1c5a      	adds	r2, r3, #1
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	3b01      	subs	r3, #1
 8007cbe:	b29b      	uxth	r3, r3
 8007cc0:	687a      	ldr	r2, [r7, #4]
 8007cc2:	4619      	mov	r1, r3
 8007cc4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d15d      	bne.n	8007d86 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	68da      	ldr	r2, [r3, #12]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f022 0220 	bic.w	r2, r2, #32
 8007cd8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	68da      	ldr	r2, [r3, #12]
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007ce8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	695a      	ldr	r2, [r3, #20]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f022 0201 	bic.w	r2, r2, #1
 8007cf8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2220      	movs	r2, #32
 8007cfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2200      	movs	r2, #0
 8007d06:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d0c:	2b01      	cmp	r3, #1
 8007d0e:	d135      	bne.n	8007d7c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2200      	movs	r2, #0
 8007d14:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	330c      	adds	r3, #12
 8007d1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	e853 3f00 	ldrex	r3, [r3]
 8007d24:	613b      	str	r3, [r7, #16]
   return(result);
 8007d26:	693b      	ldr	r3, [r7, #16]
 8007d28:	f023 0310 	bic.w	r3, r3, #16
 8007d2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	330c      	adds	r3, #12
 8007d34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d36:	623a      	str	r2, [r7, #32]
 8007d38:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d3a:	69f9      	ldr	r1, [r7, #28]
 8007d3c:	6a3a      	ldr	r2, [r7, #32]
 8007d3e:	e841 2300 	strex	r3, r2, [r1]
 8007d42:	61bb      	str	r3, [r7, #24]
   return(result);
 8007d44:	69bb      	ldr	r3, [r7, #24]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d1e5      	bne.n	8007d16 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f003 0310 	and.w	r3, r3, #16
 8007d54:	2b10      	cmp	r3, #16
 8007d56:	d10a      	bne.n	8007d6e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007d58:	2300      	movs	r3, #0
 8007d5a:	60fb      	str	r3, [r7, #12]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	60fb      	str	r3, [r7, #12]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	685b      	ldr	r3, [r3, #4]
 8007d6a:	60fb      	str	r3, [r7, #12]
 8007d6c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007d72:	4619      	mov	r1, r3
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f7ff fbe7 	bl	8007548 <HAL_UARTEx_RxEventCallback>
 8007d7a:	e002      	b.n	8007d82 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f7ff fbc5 	bl	800750c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007d82:	2300      	movs	r3, #0
 8007d84:	e002      	b.n	8007d8c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007d86:	2300      	movs	r3, #0
 8007d88:	e000      	b.n	8007d8c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007d8a:	2302      	movs	r3, #2
  }
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3730      	adds	r7, #48	@ 0x30
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}

08007d94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d98:	b0c0      	sub	sp, #256	@ 0x100
 8007d9a:	af00      	add	r7, sp, #0
 8007d9c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	691b      	ldr	r3, [r3, #16]
 8007da8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007db0:	68d9      	ldr	r1, [r3, #12]
 8007db2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007db6:	681a      	ldr	r2, [r3, #0]
 8007db8:	ea40 0301 	orr.w	r3, r0, r1
 8007dbc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007dbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dc2:	689a      	ldr	r2, [r3, #8]
 8007dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dc8:	691b      	ldr	r3, [r3, #16]
 8007dca:	431a      	orrs	r2, r3
 8007dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dd0:	695b      	ldr	r3, [r3, #20]
 8007dd2:	431a      	orrs	r2, r3
 8007dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dd8:	69db      	ldr	r3, [r3, #28]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	68db      	ldr	r3, [r3, #12]
 8007de8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007dec:	f021 010c 	bic.w	r1, r1, #12
 8007df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007dfa:	430b      	orrs	r3, r1
 8007dfc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	695b      	ldr	r3, [r3, #20]
 8007e06:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007e0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e0e:	6999      	ldr	r1, [r3, #24]
 8007e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e14:	681a      	ldr	r2, [r3, #0]
 8007e16:	ea40 0301 	orr.w	r3, r0, r1
 8007e1a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e20:	681a      	ldr	r2, [r3, #0]
 8007e22:	4b8f      	ldr	r3, [pc, #572]	@ (8008060 <UART_SetConfig+0x2cc>)
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d005      	beq.n	8007e34 <UART_SetConfig+0xa0>
 8007e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	4b8d      	ldr	r3, [pc, #564]	@ (8008064 <UART_SetConfig+0x2d0>)
 8007e30:	429a      	cmp	r2, r3
 8007e32:	d104      	bne.n	8007e3e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007e34:	f7fd f8ce 	bl	8004fd4 <HAL_RCC_GetPCLK2Freq>
 8007e38:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007e3c:	e003      	b.n	8007e46 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007e3e:	f7fd f8b5 	bl	8004fac <HAL_RCC_GetPCLK1Freq>
 8007e42:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e4a:	69db      	ldr	r3, [r3, #28]
 8007e4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e50:	f040 810c 	bne.w	800806c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007e54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e58:	2200      	movs	r2, #0
 8007e5a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007e5e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007e62:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007e66:	4622      	mov	r2, r4
 8007e68:	462b      	mov	r3, r5
 8007e6a:	1891      	adds	r1, r2, r2
 8007e6c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007e6e:	415b      	adcs	r3, r3
 8007e70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e72:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007e76:	4621      	mov	r1, r4
 8007e78:	eb12 0801 	adds.w	r8, r2, r1
 8007e7c:	4629      	mov	r1, r5
 8007e7e:	eb43 0901 	adc.w	r9, r3, r1
 8007e82:	f04f 0200 	mov.w	r2, #0
 8007e86:	f04f 0300 	mov.w	r3, #0
 8007e8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007e8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007e92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007e96:	4690      	mov	r8, r2
 8007e98:	4699      	mov	r9, r3
 8007e9a:	4623      	mov	r3, r4
 8007e9c:	eb18 0303 	adds.w	r3, r8, r3
 8007ea0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007ea4:	462b      	mov	r3, r5
 8007ea6:	eb49 0303 	adc.w	r3, r9, r3
 8007eaa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007eba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007ebe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007ec2:	460b      	mov	r3, r1
 8007ec4:	18db      	adds	r3, r3, r3
 8007ec6:	653b      	str	r3, [r7, #80]	@ 0x50
 8007ec8:	4613      	mov	r3, r2
 8007eca:	eb42 0303 	adc.w	r3, r2, r3
 8007ece:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ed0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007ed4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007ed8:	f7f8 fe70 	bl	8000bbc <__aeabi_uldivmod>
 8007edc:	4602      	mov	r2, r0
 8007ede:	460b      	mov	r3, r1
 8007ee0:	4b61      	ldr	r3, [pc, #388]	@ (8008068 <UART_SetConfig+0x2d4>)
 8007ee2:	fba3 2302 	umull	r2, r3, r3, r2
 8007ee6:	095b      	lsrs	r3, r3, #5
 8007ee8:	011c      	lsls	r4, r3, #4
 8007eea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007eee:	2200      	movs	r2, #0
 8007ef0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007ef4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007ef8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007efc:	4642      	mov	r2, r8
 8007efe:	464b      	mov	r3, r9
 8007f00:	1891      	adds	r1, r2, r2
 8007f02:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007f04:	415b      	adcs	r3, r3
 8007f06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007f0c:	4641      	mov	r1, r8
 8007f0e:	eb12 0a01 	adds.w	sl, r2, r1
 8007f12:	4649      	mov	r1, r9
 8007f14:	eb43 0b01 	adc.w	fp, r3, r1
 8007f18:	f04f 0200 	mov.w	r2, #0
 8007f1c:	f04f 0300 	mov.w	r3, #0
 8007f20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007f24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007f28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007f2c:	4692      	mov	sl, r2
 8007f2e:	469b      	mov	fp, r3
 8007f30:	4643      	mov	r3, r8
 8007f32:	eb1a 0303 	adds.w	r3, sl, r3
 8007f36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007f3a:	464b      	mov	r3, r9
 8007f3c:	eb4b 0303 	adc.w	r3, fp, r3
 8007f40:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f48:	685b      	ldr	r3, [r3, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007f50:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007f54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007f58:	460b      	mov	r3, r1
 8007f5a:	18db      	adds	r3, r3, r3
 8007f5c:	643b      	str	r3, [r7, #64]	@ 0x40
 8007f5e:	4613      	mov	r3, r2
 8007f60:	eb42 0303 	adc.w	r3, r2, r3
 8007f64:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007f6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007f6e:	f7f8 fe25 	bl	8000bbc <__aeabi_uldivmod>
 8007f72:	4602      	mov	r2, r0
 8007f74:	460b      	mov	r3, r1
 8007f76:	4611      	mov	r1, r2
 8007f78:	4b3b      	ldr	r3, [pc, #236]	@ (8008068 <UART_SetConfig+0x2d4>)
 8007f7a:	fba3 2301 	umull	r2, r3, r3, r1
 8007f7e:	095b      	lsrs	r3, r3, #5
 8007f80:	2264      	movs	r2, #100	@ 0x64
 8007f82:	fb02 f303 	mul.w	r3, r2, r3
 8007f86:	1acb      	subs	r3, r1, r3
 8007f88:	00db      	lsls	r3, r3, #3
 8007f8a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007f8e:	4b36      	ldr	r3, [pc, #216]	@ (8008068 <UART_SetConfig+0x2d4>)
 8007f90:	fba3 2302 	umull	r2, r3, r3, r2
 8007f94:	095b      	lsrs	r3, r3, #5
 8007f96:	005b      	lsls	r3, r3, #1
 8007f98:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007f9c:	441c      	add	r4, r3
 8007f9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007fa8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007fac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007fb0:	4642      	mov	r2, r8
 8007fb2:	464b      	mov	r3, r9
 8007fb4:	1891      	adds	r1, r2, r2
 8007fb6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007fb8:	415b      	adcs	r3, r3
 8007fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007fbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007fc0:	4641      	mov	r1, r8
 8007fc2:	1851      	adds	r1, r2, r1
 8007fc4:	6339      	str	r1, [r7, #48]	@ 0x30
 8007fc6:	4649      	mov	r1, r9
 8007fc8:	414b      	adcs	r3, r1
 8007fca:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fcc:	f04f 0200 	mov.w	r2, #0
 8007fd0:	f04f 0300 	mov.w	r3, #0
 8007fd4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007fd8:	4659      	mov	r1, fp
 8007fda:	00cb      	lsls	r3, r1, #3
 8007fdc:	4651      	mov	r1, sl
 8007fde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007fe2:	4651      	mov	r1, sl
 8007fe4:	00ca      	lsls	r2, r1, #3
 8007fe6:	4610      	mov	r0, r2
 8007fe8:	4619      	mov	r1, r3
 8007fea:	4603      	mov	r3, r0
 8007fec:	4642      	mov	r2, r8
 8007fee:	189b      	adds	r3, r3, r2
 8007ff0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007ff4:	464b      	mov	r3, r9
 8007ff6:	460a      	mov	r2, r1
 8007ff8:	eb42 0303 	adc.w	r3, r2, r3
 8007ffc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	2200      	movs	r2, #0
 8008008:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800800c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008010:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008014:	460b      	mov	r3, r1
 8008016:	18db      	adds	r3, r3, r3
 8008018:	62bb      	str	r3, [r7, #40]	@ 0x28
 800801a:	4613      	mov	r3, r2
 800801c:	eb42 0303 	adc.w	r3, r2, r3
 8008020:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008022:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008026:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800802a:	f7f8 fdc7 	bl	8000bbc <__aeabi_uldivmod>
 800802e:	4602      	mov	r2, r0
 8008030:	460b      	mov	r3, r1
 8008032:	4b0d      	ldr	r3, [pc, #52]	@ (8008068 <UART_SetConfig+0x2d4>)
 8008034:	fba3 1302 	umull	r1, r3, r3, r2
 8008038:	095b      	lsrs	r3, r3, #5
 800803a:	2164      	movs	r1, #100	@ 0x64
 800803c:	fb01 f303 	mul.w	r3, r1, r3
 8008040:	1ad3      	subs	r3, r2, r3
 8008042:	00db      	lsls	r3, r3, #3
 8008044:	3332      	adds	r3, #50	@ 0x32
 8008046:	4a08      	ldr	r2, [pc, #32]	@ (8008068 <UART_SetConfig+0x2d4>)
 8008048:	fba2 2303 	umull	r2, r3, r2, r3
 800804c:	095b      	lsrs	r3, r3, #5
 800804e:	f003 0207 	and.w	r2, r3, #7
 8008052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4422      	add	r2, r4
 800805a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800805c:	e106      	b.n	800826c <UART_SetConfig+0x4d8>
 800805e:	bf00      	nop
 8008060:	40011000 	.word	0x40011000
 8008064:	40011400 	.word	0x40011400
 8008068:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800806c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008070:	2200      	movs	r2, #0
 8008072:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008076:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800807a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800807e:	4642      	mov	r2, r8
 8008080:	464b      	mov	r3, r9
 8008082:	1891      	adds	r1, r2, r2
 8008084:	6239      	str	r1, [r7, #32]
 8008086:	415b      	adcs	r3, r3
 8008088:	627b      	str	r3, [r7, #36]	@ 0x24
 800808a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800808e:	4641      	mov	r1, r8
 8008090:	1854      	adds	r4, r2, r1
 8008092:	4649      	mov	r1, r9
 8008094:	eb43 0501 	adc.w	r5, r3, r1
 8008098:	f04f 0200 	mov.w	r2, #0
 800809c:	f04f 0300 	mov.w	r3, #0
 80080a0:	00eb      	lsls	r3, r5, #3
 80080a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80080a6:	00e2      	lsls	r2, r4, #3
 80080a8:	4614      	mov	r4, r2
 80080aa:	461d      	mov	r5, r3
 80080ac:	4643      	mov	r3, r8
 80080ae:	18e3      	adds	r3, r4, r3
 80080b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80080b4:	464b      	mov	r3, r9
 80080b6:	eb45 0303 	adc.w	r3, r5, r3
 80080ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80080be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080c2:	685b      	ldr	r3, [r3, #4]
 80080c4:	2200      	movs	r2, #0
 80080c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80080ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80080ce:	f04f 0200 	mov.w	r2, #0
 80080d2:	f04f 0300 	mov.w	r3, #0
 80080d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80080da:	4629      	mov	r1, r5
 80080dc:	008b      	lsls	r3, r1, #2
 80080de:	4621      	mov	r1, r4
 80080e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80080e4:	4621      	mov	r1, r4
 80080e6:	008a      	lsls	r2, r1, #2
 80080e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80080ec:	f7f8 fd66 	bl	8000bbc <__aeabi_uldivmod>
 80080f0:	4602      	mov	r2, r0
 80080f2:	460b      	mov	r3, r1
 80080f4:	4b60      	ldr	r3, [pc, #384]	@ (8008278 <UART_SetConfig+0x4e4>)
 80080f6:	fba3 2302 	umull	r2, r3, r3, r2
 80080fa:	095b      	lsrs	r3, r3, #5
 80080fc:	011c      	lsls	r4, r3, #4
 80080fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008102:	2200      	movs	r2, #0
 8008104:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008108:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800810c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008110:	4642      	mov	r2, r8
 8008112:	464b      	mov	r3, r9
 8008114:	1891      	adds	r1, r2, r2
 8008116:	61b9      	str	r1, [r7, #24]
 8008118:	415b      	adcs	r3, r3
 800811a:	61fb      	str	r3, [r7, #28]
 800811c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008120:	4641      	mov	r1, r8
 8008122:	1851      	adds	r1, r2, r1
 8008124:	6139      	str	r1, [r7, #16]
 8008126:	4649      	mov	r1, r9
 8008128:	414b      	adcs	r3, r1
 800812a:	617b      	str	r3, [r7, #20]
 800812c:	f04f 0200 	mov.w	r2, #0
 8008130:	f04f 0300 	mov.w	r3, #0
 8008134:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008138:	4659      	mov	r1, fp
 800813a:	00cb      	lsls	r3, r1, #3
 800813c:	4651      	mov	r1, sl
 800813e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008142:	4651      	mov	r1, sl
 8008144:	00ca      	lsls	r2, r1, #3
 8008146:	4610      	mov	r0, r2
 8008148:	4619      	mov	r1, r3
 800814a:	4603      	mov	r3, r0
 800814c:	4642      	mov	r2, r8
 800814e:	189b      	adds	r3, r3, r2
 8008150:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008154:	464b      	mov	r3, r9
 8008156:	460a      	mov	r2, r1
 8008158:	eb42 0303 	adc.w	r3, r2, r3
 800815c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008164:	685b      	ldr	r3, [r3, #4]
 8008166:	2200      	movs	r2, #0
 8008168:	67bb      	str	r3, [r7, #120]	@ 0x78
 800816a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800816c:	f04f 0200 	mov.w	r2, #0
 8008170:	f04f 0300 	mov.w	r3, #0
 8008174:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008178:	4649      	mov	r1, r9
 800817a:	008b      	lsls	r3, r1, #2
 800817c:	4641      	mov	r1, r8
 800817e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008182:	4641      	mov	r1, r8
 8008184:	008a      	lsls	r2, r1, #2
 8008186:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800818a:	f7f8 fd17 	bl	8000bbc <__aeabi_uldivmod>
 800818e:	4602      	mov	r2, r0
 8008190:	460b      	mov	r3, r1
 8008192:	4611      	mov	r1, r2
 8008194:	4b38      	ldr	r3, [pc, #224]	@ (8008278 <UART_SetConfig+0x4e4>)
 8008196:	fba3 2301 	umull	r2, r3, r3, r1
 800819a:	095b      	lsrs	r3, r3, #5
 800819c:	2264      	movs	r2, #100	@ 0x64
 800819e:	fb02 f303 	mul.w	r3, r2, r3
 80081a2:	1acb      	subs	r3, r1, r3
 80081a4:	011b      	lsls	r3, r3, #4
 80081a6:	3332      	adds	r3, #50	@ 0x32
 80081a8:	4a33      	ldr	r2, [pc, #204]	@ (8008278 <UART_SetConfig+0x4e4>)
 80081aa:	fba2 2303 	umull	r2, r3, r2, r3
 80081ae:	095b      	lsrs	r3, r3, #5
 80081b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80081b4:	441c      	add	r4, r3
 80081b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80081ba:	2200      	movs	r2, #0
 80081bc:	673b      	str	r3, [r7, #112]	@ 0x70
 80081be:	677a      	str	r2, [r7, #116]	@ 0x74
 80081c0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80081c4:	4642      	mov	r2, r8
 80081c6:	464b      	mov	r3, r9
 80081c8:	1891      	adds	r1, r2, r2
 80081ca:	60b9      	str	r1, [r7, #8]
 80081cc:	415b      	adcs	r3, r3
 80081ce:	60fb      	str	r3, [r7, #12]
 80081d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80081d4:	4641      	mov	r1, r8
 80081d6:	1851      	adds	r1, r2, r1
 80081d8:	6039      	str	r1, [r7, #0]
 80081da:	4649      	mov	r1, r9
 80081dc:	414b      	adcs	r3, r1
 80081de:	607b      	str	r3, [r7, #4]
 80081e0:	f04f 0200 	mov.w	r2, #0
 80081e4:	f04f 0300 	mov.w	r3, #0
 80081e8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80081ec:	4659      	mov	r1, fp
 80081ee:	00cb      	lsls	r3, r1, #3
 80081f0:	4651      	mov	r1, sl
 80081f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80081f6:	4651      	mov	r1, sl
 80081f8:	00ca      	lsls	r2, r1, #3
 80081fa:	4610      	mov	r0, r2
 80081fc:	4619      	mov	r1, r3
 80081fe:	4603      	mov	r3, r0
 8008200:	4642      	mov	r2, r8
 8008202:	189b      	adds	r3, r3, r2
 8008204:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008206:	464b      	mov	r3, r9
 8008208:	460a      	mov	r2, r1
 800820a:	eb42 0303 	adc.w	r3, r2, r3
 800820e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008214:	685b      	ldr	r3, [r3, #4]
 8008216:	2200      	movs	r2, #0
 8008218:	663b      	str	r3, [r7, #96]	@ 0x60
 800821a:	667a      	str	r2, [r7, #100]	@ 0x64
 800821c:	f04f 0200 	mov.w	r2, #0
 8008220:	f04f 0300 	mov.w	r3, #0
 8008224:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008228:	4649      	mov	r1, r9
 800822a:	008b      	lsls	r3, r1, #2
 800822c:	4641      	mov	r1, r8
 800822e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008232:	4641      	mov	r1, r8
 8008234:	008a      	lsls	r2, r1, #2
 8008236:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800823a:	f7f8 fcbf 	bl	8000bbc <__aeabi_uldivmod>
 800823e:	4602      	mov	r2, r0
 8008240:	460b      	mov	r3, r1
 8008242:	4b0d      	ldr	r3, [pc, #52]	@ (8008278 <UART_SetConfig+0x4e4>)
 8008244:	fba3 1302 	umull	r1, r3, r3, r2
 8008248:	095b      	lsrs	r3, r3, #5
 800824a:	2164      	movs	r1, #100	@ 0x64
 800824c:	fb01 f303 	mul.w	r3, r1, r3
 8008250:	1ad3      	subs	r3, r2, r3
 8008252:	011b      	lsls	r3, r3, #4
 8008254:	3332      	adds	r3, #50	@ 0x32
 8008256:	4a08      	ldr	r2, [pc, #32]	@ (8008278 <UART_SetConfig+0x4e4>)
 8008258:	fba2 2303 	umull	r2, r3, r2, r3
 800825c:	095b      	lsrs	r3, r3, #5
 800825e:	f003 020f 	and.w	r2, r3, #15
 8008262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	4422      	add	r2, r4
 800826a:	609a      	str	r2, [r3, #8]
}
 800826c:	bf00      	nop
 800826e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008272:	46bd      	mov	sp, r7
 8008274:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008278:	51eb851f 	.word	0x51eb851f

0800827c <__NVIC_SetPriority>:
{
 800827c:	b480      	push	{r7}
 800827e:	b083      	sub	sp, #12
 8008280:	af00      	add	r7, sp, #0
 8008282:	4603      	mov	r3, r0
 8008284:	6039      	str	r1, [r7, #0]
 8008286:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800828c:	2b00      	cmp	r3, #0
 800828e:	db0a      	blt.n	80082a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	b2da      	uxtb	r2, r3
 8008294:	490c      	ldr	r1, [pc, #48]	@ (80082c8 <__NVIC_SetPriority+0x4c>)
 8008296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800829a:	0112      	lsls	r2, r2, #4
 800829c:	b2d2      	uxtb	r2, r2
 800829e:	440b      	add	r3, r1
 80082a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80082a4:	e00a      	b.n	80082bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	b2da      	uxtb	r2, r3
 80082aa:	4908      	ldr	r1, [pc, #32]	@ (80082cc <__NVIC_SetPriority+0x50>)
 80082ac:	79fb      	ldrb	r3, [r7, #7]
 80082ae:	f003 030f 	and.w	r3, r3, #15
 80082b2:	3b04      	subs	r3, #4
 80082b4:	0112      	lsls	r2, r2, #4
 80082b6:	b2d2      	uxtb	r2, r2
 80082b8:	440b      	add	r3, r1
 80082ba:	761a      	strb	r2, [r3, #24]
}
 80082bc:	bf00      	nop
 80082be:	370c      	adds	r7, #12
 80082c0:	46bd      	mov	sp, r7
 80082c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c6:	4770      	bx	lr
 80082c8:	e000e100 	.word	0xe000e100
 80082cc:	e000ed00 	.word	0xe000ed00

080082d0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80082d0:	b580      	push	{r7, lr}
 80082d2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80082d4:	4b05      	ldr	r3, [pc, #20]	@ (80082ec <SysTick_Handler+0x1c>)
 80082d6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80082d8:	f001 fde2 	bl	8009ea0 <xTaskGetSchedulerState>
 80082dc:	4603      	mov	r3, r0
 80082de:	2b01      	cmp	r3, #1
 80082e0:	d001      	beq.n	80082e6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80082e2:	f002 fbd9 	bl	800aa98 <xPortSysTickHandler>
  }
}
 80082e6:	bf00      	nop
 80082e8:	bd80      	pop	{r7, pc}
 80082ea:	bf00      	nop
 80082ec:	e000e010 	.word	0xe000e010

080082f0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80082f0:	b580      	push	{r7, lr}
 80082f2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80082f4:	2100      	movs	r1, #0
 80082f6:	f06f 0004 	mvn.w	r0, #4
 80082fa:	f7ff ffbf 	bl	800827c <__NVIC_SetPriority>
#endif
}
 80082fe:	bf00      	nop
 8008300:	bd80      	pop	{r7, pc}
	...

08008304 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008304:	b480      	push	{r7}
 8008306:	b083      	sub	sp, #12
 8008308:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800830a:	f3ef 8305 	mrs	r3, IPSR
 800830e:	603b      	str	r3, [r7, #0]
  return(result);
 8008310:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008312:	2b00      	cmp	r3, #0
 8008314:	d003      	beq.n	800831e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008316:	f06f 0305 	mvn.w	r3, #5
 800831a:	607b      	str	r3, [r7, #4]
 800831c:	e00c      	b.n	8008338 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800831e:	4b0a      	ldr	r3, [pc, #40]	@ (8008348 <osKernelInitialize+0x44>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d105      	bne.n	8008332 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008326:	4b08      	ldr	r3, [pc, #32]	@ (8008348 <osKernelInitialize+0x44>)
 8008328:	2201      	movs	r2, #1
 800832a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800832c:	2300      	movs	r3, #0
 800832e:	607b      	str	r3, [r7, #4]
 8008330:	e002      	b.n	8008338 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008332:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008336:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008338:	687b      	ldr	r3, [r7, #4]
}
 800833a:	4618      	mov	r0, r3
 800833c:	370c      	adds	r7, #12
 800833e:	46bd      	mov	sp, r7
 8008340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008344:	4770      	bx	lr
 8008346:	bf00      	nop
 8008348:	20007a5c 	.word	0x20007a5c

0800834c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800834c:	b580      	push	{r7, lr}
 800834e:	b082      	sub	sp, #8
 8008350:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008352:	f3ef 8305 	mrs	r3, IPSR
 8008356:	603b      	str	r3, [r7, #0]
  return(result);
 8008358:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800835a:	2b00      	cmp	r3, #0
 800835c:	d003      	beq.n	8008366 <osKernelStart+0x1a>
    stat = osErrorISR;
 800835e:	f06f 0305 	mvn.w	r3, #5
 8008362:	607b      	str	r3, [r7, #4]
 8008364:	e010      	b.n	8008388 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008366:	4b0b      	ldr	r3, [pc, #44]	@ (8008394 <osKernelStart+0x48>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	2b01      	cmp	r3, #1
 800836c:	d109      	bne.n	8008382 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800836e:	f7ff ffbf 	bl	80082f0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008372:	4b08      	ldr	r3, [pc, #32]	@ (8008394 <osKernelStart+0x48>)
 8008374:	2202      	movs	r2, #2
 8008376:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008378:	f001 f906 	bl	8009588 <vTaskStartScheduler>
      stat = osOK;
 800837c:	2300      	movs	r3, #0
 800837e:	607b      	str	r3, [r7, #4]
 8008380:	e002      	b.n	8008388 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008382:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008386:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008388:	687b      	ldr	r3, [r7, #4]
}
 800838a:	4618      	mov	r0, r3
 800838c:	3708      	adds	r7, #8
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}
 8008392:	bf00      	nop
 8008394:	20007a5c 	.word	0x20007a5c

08008398 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008398:	b580      	push	{r7, lr}
 800839a:	b08e      	sub	sp, #56	@ 0x38
 800839c:	af04      	add	r7, sp, #16
 800839e:	60f8      	str	r0, [r7, #12]
 80083a0:	60b9      	str	r1, [r7, #8]
 80083a2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80083a4:	2300      	movs	r3, #0
 80083a6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80083a8:	f3ef 8305 	mrs	r3, IPSR
 80083ac:	617b      	str	r3, [r7, #20]
  return(result);
 80083ae:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d17e      	bne.n	80084b2 <osThreadNew+0x11a>
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d07b      	beq.n	80084b2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80083ba:	2380      	movs	r3, #128	@ 0x80
 80083bc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80083be:	2318      	movs	r3, #24
 80083c0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80083c2:	2300      	movs	r3, #0
 80083c4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80083c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80083ca:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d045      	beq.n	800845e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d002      	beq.n	80083e0 <osThreadNew+0x48>
        name = attr->name;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	699b      	ldr	r3, [r3, #24]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d002      	beq.n	80083ee <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	699b      	ldr	r3, [r3, #24]
 80083ec:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80083ee:	69fb      	ldr	r3, [r7, #28]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d008      	beq.n	8008406 <osThreadNew+0x6e>
 80083f4:	69fb      	ldr	r3, [r7, #28]
 80083f6:	2b38      	cmp	r3, #56	@ 0x38
 80083f8:	d805      	bhi.n	8008406 <osThreadNew+0x6e>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	f003 0301 	and.w	r3, r3, #1
 8008402:	2b00      	cmp	r3, #0
 8008404:	d001      	beq.n	800840a <osThreadNew+0x72>
        return (NULL);
 8008406:	2300      	movs	r3, #0
 8008408:	e054      	b.n	80084b4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	695b      	ldr	r3, [r3, #20]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d003      	beq.n	800841a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	695b      	ldr	r3, [r3, #20]
 8008416:	089b      	lsrs	r3, r3, #2
 8008418:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	689b      	ldr	r3, [r3, #8]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d00e      	beq.n	8008440 <osThreadNew+0xa8>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	68db      	ldr	r3, [r3, #12]
 8008426:	2ba7      	cmp	r3, #167	@ 0xa7
 8008428:	d90a      	bls.n	8008440 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800842e:	2b00      	cmp	r3, #0
 8008430:	d006      	beq.n	8008440 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	695b      	ldr	r3, [r3, #20]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d002      	beq.n	8008440 <osThreadNew+0xa8>
        mem = 1;
 800843a:	2301      	movs	r3, #1
 800843c:	61bb      	str	r3, [r7, #24]
 800843e:	e010      	b.n	8008462 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	689b      	ldr	r3, [r3, #8]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d10c      	bne.n	8008462 <osThreadNew+0xca>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	68db      	ldr	r3, [r3, #12]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d108      	bne.n	8008462 <osThreadNew+0xca>
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	691b      	ldr	r3, [r3, #16]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d104      	bne.n	8008462 <osThreadNew+0xca>
          mem = 0;
 8008458:	2300      	movs	r3, #0
 800845a:	61bb      	str	r3, [r7, #24]
 800845c:	e001      	b.n	8008462 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800845e:	2300      	movs	r3, #0
 8008460:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008462:	69bb      	ldr	r3, [r7, #24]
 8008464:	2b01      	cmp	r3, #1
 8008466:	d110      	bne.n	800848a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800846c:	687a      	ldr	r2, [r7, #4]
 800846e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008470:	9202      	str	r2, [sp, #8]
 8008472:	9301      	str	r3, [sp, #4]
 8008474:	69fb      	ldr	r3, [r7, #28]
 8008476:	9300      	str	r3, [sp, #0]
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	6a3a      	ldr	r2, [r7, #32]
 800847c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800847e:	68f8      	ldr	r0, [r7, #12]
 8008480:	f000 fe1a 	bl	80090b8 <xTaskCreateStatic>
 8008484:	4603      	mov	r3, r0
 8008486:	613b      	str	r3, [r7, #16]
 8008488:	e013      	b.n	80084b2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800848a:	69bb      	ldr	r3, [r7, #24]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d110      	bne.n	80084b2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008490:	6a3b      	ldr	r3, [r7, #32]
 8008492:	b29a      	uxth	r2, r3
 8008494:	f107 0310 	add.w	r3, r7, #16
 8008498:	9301      	str	r3, [sp, #4]
 800849a:	69fb      	ldr	r3, [r7, #28]
 800849c:	9300      	str	r3, [sp, #0]
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80084a2:	68f8      	ldr	r0, [r7, #12]
 80084a4:	f000 fe68 	bl	8009178 <xTaskCreate>
 80084a8:	4603      	mov	r3, r0
 80084aa:	2b01      	cmp	r3, #1
 80084ac:	d001      	beq.n	80084b2 <osThreadNew+0x11a>
            hTask = NULL;
 80084ae:	2300      	movs	r3, #0
 80084b0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80084b2:	693b      	ldr	r3, [r7, #16]
}
 80084b4:	4618      	mov	r0, r3
 80084b6:	3728      	adds	r7, #40	@ 0x28
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bd80      	pop	{r7, pc}

080084bc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80084bc:	b580      	push	{r7, lr}
 80084be:	b084      	sub	sp, #16
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80084c4:	f3ef 8305 	mrs	r3, IPSR
 80084c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80084ca:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d003      	beq.n	80084d8 <osDelay+0x1c>
    stat = osErrorISR;
 80084d0:	f06f 0305 	mvn.w	r3, #5
 80084d4:	60fb      	str	r3, [r7, #12]
 80084d6:	e007      	b.n	80084e8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80084d8:	2300      	movs	r3, #0
 80084da:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d002      	beq.n	80084e8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f001 f81a 	bl	800951c <vTaskDelay>
    }
  }

  return (stat);
 80084e8:	68fb      	ldr	r3, [r7, #12]
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	3710      	adds	r7, #16
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}
	...

080084f4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80084f4:	b480      	push	{r7}
 80084f6:	b085      	sub	sp, #20
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	60f8      	str	r0, [r7, #12]
 80084fc:	60b9      	str	r1, [r7, #8]
 80084fe:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	4a07      	ldr	r2, [pc, #28]	@ (8008520 <vApplicationGetIdleTaskMemory+0x2c>)
 8008504:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008506:	68bb      	ldr	r3, [r7, #8]
 8008508:	4a06      	ldr	r2, [pc, #24]	@ (8008524 <vApplicationGetIdleTaskMemory+0x30>)
 800850a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2280      	movs	r2, #128	@ 0x80
 8008510:	601a      	str	r2, [r3, #0]
}
 8008512:	bf00      	nop
 8008514:	3714      	adds	r7, #20
 8008516:	46bd      	mov	sp, r7
 8008518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851c:	4770      	bx	lr
 800851e:	bf00      	nop
 8008520:	20007a60 	.word	0x20007a60
 8008524:	20007b08 	.word	0x20007b08

08008528 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008528:	b480      	push	{r7}
 800852a:	b085      	sub	sp, #20
 800852c:	af00      	add	r7, sp, #0
 800852e:	60f8      	str	r0, [r7, #12]
 8008530:	60b9      	str	r1, [r7, #8]
 8008532:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	4a07      	ldr	r2, [pc, #28]	@ (8008554 <vApplicationGetTimerTaskMemory+0x2c>)
 8008538:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	4a06      	ldr	r2, [pc, #24]	@ (8008558 <vApplicationGetTimerTaskMemory+0x30>)
 800853e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008546:	601a      	str	r2, [r3, #0]
}
 8008548:	bf00      	nop
 800854a:	3714      	adds	r7, #20
 800854c:	46bd      	mov	sp, r7
 800854e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008552:	4770      	bx	lr
 8008554:	20007d08 	.word	0x20007d08
 8008558:	20007db0 	.word	0x20007db0

0800855c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800855c:	b480      	push	{r7}
 800855e:	b083      	sub	sp, #12
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f103 0208 	add.w	r2, r3, #8
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008574:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f103 0208 	add.w	r2, r3, #8
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f103 0208 	add.w	r2, r3, #8
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2200      	movs	r2, #0
 800858e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008590:	bf00      	nop
 8008592:	370c      	adds	r7, #12
 8008594:	46bd      	mov	sp, r7
 8008596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859a:	4770      	bx	lr

0800859c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800859c:	b480      	push	{r7}
 800859e:	b083      	sub	sp, #12
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2200      	movs	r2, #0
 80085a8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80085aa:	bf00      	nop
 80085ac:	370c      	adds	r7, #12
 80085ae:	46bd      	mov	sp, r7
 80085b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b4:	4770      	bx	lr

080085b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80085b6:	b480      	push	{r7}
 80085b8:	b085      	sub	sp, #20
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	6078      	str	r0, [r7, #4]
 80085be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	685b      	ldr	r3, [r3, #4]
 80085c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	68fa      	ldr	r2, [r7, #12]
 80085ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	689a      	ldr	r2, [r3, #8]
 80085d0:	683b      	ldr	r3, [r7, #0]
 80085d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	689b      	ldr	r3, [r3, #8]
 80085d8:	683a      	ldr	r2, [r7, #0]
 80085da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	683a      	ldr	r2, [r7, #0]
 80085e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	687a      	ldr	r2, [r7, #4]
 80085e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	1c5a      	adds	r2, r3, #1
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	601a      	str	r2, [r3, #0]
}
 80085f2:	bf00      	nop
 80085f4:	3714      	adds	r7, #20
 80085f6:	46bd      	mov	sp, r7
 80085f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fc:	4770      	bx	lr

080085fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80085fe:	b480      	push	{r7}
 8008600:	b085      	sub	sp, #20
 8008602:	af00      	add	r7, sp, #0
 8008604:	6078      	str	r0, [r7, #4]
 8008606:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008614:	d103      	bne.n	800861e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	691b      	ldr	r3, [r3, #16]
 800861a:	60fb      	str	r3, [r7, #12]
 800861c:	e00c      	b.n	8008638 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	3308      	adds	r3, #8
 8008622:	60fb      	str	r3, [r7, #12]
 8008624:	e002      	b.n	800862c <vListInsert+0x2e>
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	685b      	ldr	r3, [r3, #4]
 800862a:	60fb      	str	r3, [r7, #12]
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	685b      	ldr	r3, [r3, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	68ba      	ldr	r2, [r7, #8]
 8008634:	429a      	cmp	r2, r3
 8008636:	d2f6      	bcs.n	8008626 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	685a      	ldr	r2, [r3, #4]
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	685b      	ldr	r3, [r3, #4]
 8008644:	683a      	ldr	r2, [r7, #0]
 8008646:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	68fa      	ldr	r2, [r7, #12]
 800864c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	683a      	ldr	r2, [r7, #0]
 8008652:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	687a      	ldr	r2, [r7, #4]
 8008658:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	1c5a      	adds	r2, r3, #1
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	601a      	str	r2, [r3, #0]
}
 8008664:	bf00      	nop
 8008666:	3714      	adds	r7, #20
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr

08008670 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008670:	b480      	push	{r7}
 8008672:	b085      	sub	sp, #20
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	691b      	ldr	r3, [r3, #16]
 800867c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	685b      	ldr	r3, [r3, #4]
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	6892      	ldr	r2, [r2, #8]
 8008686:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	689b      	ldr	r3, [r3, #8]
 800868c:	687a      	ldr	r2, [r7, #4]
 800868e:	6852      	ldr	r2, [r2, #4]
 8008690:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	685b      	ldr	r3, [r3, #4]
 8008696:	687a      	ldr	r2, [r7, #4]
 8008698:	429a      	cmp	r2, r3
 800869a:	d103      	bne.n	80086a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	689a      	ldr	r2, [r3, #8]
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2200      	movs	r2, #0
 80086a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	1e5a      	subs	r2, r3, #1
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	3714      	adds	r7, #20
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr

080086c4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b084      	sub	sp, #16
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
 80086cc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d10b      	bne.n	80086f0 <xQueueGenericReset+0x2c>
	__asm volatile
 80086d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086dc:	f383 8811 	msr	BASEPRI, r3
 80086e0:	f3bf 8f6f 	isb	sy
 80086e4:	f3bf 8f4f 	dsb	sy
 80086e8:	60bb      	str	r3, [r7, #8]
}
 80086ea:	bf00      	nop
 80086ec:	bf00      	nop
 80086ee:	e7fd      	b.n	80086ec <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80086f0:	f002 f942 	bl	800a978 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	681a      	ldr	r2, [r3, #0]
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086fc:	68f9      	ldr	r1, [r7, #12]
 80086fe:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008700:	fb01 f303 	mul.w	r3, r1, r3
 8008704:	441a      	add	r2, r3
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	2200      	movs	r2, #0
 800870e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681a      	ldr	r2, [r3, #0]
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	681a      	ldr	r2, [r3, #0]
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008720:	3b01      	subs	r3, #1
 8008722:	68f9      	ldr	r1, [r7, #12]
 8008724:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008726:	fb01 f303 	mul.w	r3, r1, r3
 800872a:	441a      	add	r2, r3
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	22ff      	movs	r2, #255	@ 0xff
 8008734:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	22ff      	movs	r2, #255	@ 0xff
 800873c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d114      	bne.n	8008770 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	691b      	ldr	r3, [r3, #16]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d01a      	beq.n	8008784 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	3310      	adds	r3, #16
 8008752:	4618      	mov	r0, r3
 8008754:	f001 f9b6 	bl	8009ac4 <xTaskRemoveFromEventList>
 8008758:	4603      	mov	r3, r0
 800875a:	2b00      	cmp	r3, #0
 800875c:	d012      	beq.n	8008784 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800875e:	4b0d      	ldr	r3, [pc, #52]	@ (8008794 <xQueueGenericReset+0xd0>)
 8008760:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008764:	601a      	str	r2, [r3, #0]
 8008766:	f3bf 8f4f 	dsb	sy
 800876a:	f3bf 8f6f 	isb	sy
 800876e:	e009      	b.n	8008784 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	3310      	adds	r3, #16
 8008774:	4618      	mov	r0, r3
 8008776:	f7ff fef1 	bl	800855c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	3324      	adds	r3, #36	@ 0x24
 800877e:	4618      	mov	r0, r3
 8008780:	f7ff feec 	bl	800855c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008784:	f002 f92a 	bl	800a9dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008788:	2301      	movs	r3, #1
}
 800878a:	4618      	mov	r0, r3
 800878c:	3710      	adds	r7, #16
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}
 8008792:	bf00      	nop
 8008794:	e000ed04 	.word	0xe000ed04

08008798 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008798:	b580      	push	{r7, lr}
 800879a:	b08e      	sub	sp, #56	@ 0x38
 800879c:	af02      	add	r7, sp, #8
 800879e:	60f8      	str	r0, [r7, #12]
 80087a0:	60b9      	str	r1, [r7, #8]
 80087a2:	607a      	str	r2, [r7, #4]
 80087a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d10b      	bne.n	80087c4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80087ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087b0:	f383 8811 	msr	BASEPRI, r3
 80087b4:	f3bf 8f6f 	isb	sy
 80087b8:	f3bf 8f4f 	dsb	sy
 80087bc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80087be:	bf00      	nop
 80087c0:	bf00      	nop
 80087c2:	e7fd      	b.n	80087c0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d10b      	bne.n	80087e2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80087ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ce:	f383 8811 	msr	BASEPRI, r3
 80087d2:	f3bf 8f6f 	isb	sy
 80087d6:	f3bf 8f4f 	dsb	sy
 80087da:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80087dc:	bf00      	nop
 80087de:	bf00      	nop
 80087e0:	e7fd      	b.n	80087de <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d002      	beq.n	80087ee <xQueueGenericCreateStatic+0x56>
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d001      	beq.n	80087f2 <xQueueGenericCreateStatic+0x5a>
 80087ee:	2301      	movs	r3, #1
 80087f0:	e000      	b.n	80087f4 <xQueueGenericCreateStatic+0x5c>
 80087f2:	2300      	movs	r3, #0
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d10b      	bne.n	8008810 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80087f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087fc:	f383 8811 	msr	BASEPRI, r3
 8008800:	f3bf 8f6f 	isb	sy
 8008804:	f3bf 8f4f 	dsb	sy
 8008808:	623b      	str	r3, [r7, #32]
}
 800880a:	bf00      	nop
 800880c:	bf00      	nop
 800880e:	e7fd      	b.n	800880c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d102      	bne.n	800881c <xQueueGenericCreateStatic+0x84>
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d101      	bne.n	8008820 <xQueueGenericCreateStatic+0x88>
 800881c:	2301      	movs	r3, #1
 800881e:	e000      	b.n	8008822 <xQueueGenericCreateStatic+0x8a>
 8008820:	2300      	movs	r3, #0
 8008822:	2b00      	cmp	r3, #0
 8008824:	d10b      	bne.n	800883e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800882a:	f383 8811 	msr	BASEPRI, r3
 800882e:	f3bf 8f6f 	isb	sy
 8008832:	f3bf 8f4f 	dsb	sy
 8008836:	61fb      	str	r3, [r7, #28]
}
 8008838:	bf00      	nop
 800883a:	bf00      	nop
 800883c:	e7fd      	b.n	800883a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800883e:	2350      	movs	r3, #80	@ 0x50
 8008840:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	2b50      	cmp	r3, #80	@ 0x50
 8008846:	d00b      	beq.n	8008860 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800884c:	f383 8811 	msr	BASEPRI, r3
 8008850:	f3bf 8f6f 	isb	sy
 8008854:	f3bf 8f4f 	dsb	sy
 8008858:	61bb      	str	r3, [r7, #24]
}
 800885a:	bf00      	nop
 800885c:	bf00      	nop
 800885e:	e7fd      	b.n	800885c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008860:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008866:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008868:	2b00      	cmp	r3, #0
 800886a:	d00d      	beq.n	8008888 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800886c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800886e:	2201      	movs	r2, #1
 8008870:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008874:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800887a:	9300      	str	r3, [sp, #0]
 800887c:	4613      	mov	r3, r2
 800887e:	687a      	ldr	r2, [r7, #4]
 8008880:	68b9      	ldr	r1, [r7, #8]
 8008882:	68f8      	ldr	r0, [r7, #12]
 8008884:	f000 f805 	bl	8008892 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008888:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800888a:	4618      	mov	r0, r3
 800888c:	3730      	adds	r7, #48	@ 0x30
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}

08008892 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008892:	b580      	push	{r7, lr}
 8008894:	b084      	sub	sp, #16
 8008896:	af00      	add	r7, sp, #0
 8008898:	60f8      	str	r0, [r7, #12]
 800889a:	60b9      	str	r1, [r7, #8]
 800889c:	607a      	str	r2, [r7, #4]
 800889e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d103      	bne.n	80088ae <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80088a6:	69bb      	ldr	r3, [r7, #24]
 80088a8:	69ba      	ldr	r2, [r7, #24]
 80088aa:	601a      	str	r2, [r3, #0]
 80088ac:	e002      	b.n	80088b4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80088ae:	69bb      	ldr	r3, [r7, #24]
 80088b0:	687a      	ldr	r2, [r7, #4]
 80088b2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80088b4:	69bb      	ldr	r3, [r7, #24]
 80088b6:	68fa      	ldr	r2, [r7, #12]
 80088b8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80088ba:	69bb      	ldr	r3, [r7, #24]
 80088bc:	68ba      	ldr	r2, [r7, #8]
 80088be:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80088c0:	2101      	movs	r1, #1
 80088c2:	69b8      	ldr	r0, [r7, #24]
 80088c4:	f7ff fefe 	bl	80086c4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80088c8:	69bb      	ldr	r3, [r7, #24]
 80088ca:	78fa      	ldrb	r2, [r7, #3]
 80088cc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80088d0:	bf00      	nop
 80088d2:	3710      	adds	r7, #16
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}

080088d8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b08e      	sub	sp, #56	@ 0x38
 80088dc:	af00      	add	r7, sp, #0
 80088de:	60f8      	str	r0, [r7, #12]
 80088e0:	60b9      	str	r1, [r7, #8]
 80088e2:	607a      	str	r2, [r7, #4]
 80088e4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80088e6:	2300      	movs	r3, #0
 80088e8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80088ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d10b      	bne.n	800890c <xQueueGenericSend+0x34>
	__asm volatile
 80088f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088f8:	f383 8811 	msr	BASEPRI, r3
 80088fc:	f3bf 8f6f 	isb	sy
 8008900:	f3bf 8f4f 	dsb	sy
 8008904:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008906:	bf00      	nop
 8008908:	bf00      	nop
 800890a:	e7fd      	b.n	8008908 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d103      	bne.n	800891a <xQueueGenericSend+0x42>
 8008912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008916:	2b00      	cmp	r3, #0
 8008918:	d101      	bne.n	800891e <xQueueGenericSend+0x46>
 800891a:	2301      	movs	r3, #1
 800891c:	e000      	b.n	8008920 <xQueueGenericSend+0x48>
 800891e:	2300      	movs	r3, #0
 8008920:	2b00      	cmp	r3, #0
 8008922:	d10b      	bne.n	800893c <xQueueGenericSend+0x64>
	__asm volatile
 8008924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008928:	f383 8811 	msr	BASEPRI, r3
 800892c:	f3bf 8f6f 	isb	sy
 8008930:	f3bf 8f4f 	dsb	sy
 8008934:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008936:	bf00      	nop
 8008938:	bf00      	nop
 800893a:	e7fd      	b.n	8008938 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	2b02      	cmp	r3, #2
 8008940:	d103      	bne.n	800894a <xQueueGenericSend+0x72>
 8008942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008946:	2b01      	cmp	r3, #1
 8008948:	d101      	bne.n	800894e <xQueueGenericSend+0x76>
 800894a:	2301      	movs	r3, #1
 800894c:	e000      	b.n	8008950 <xQueueGenericSend+0x78>
 800894e:	2300      	movs	r3, #0
 8008950:	2b00      	cmp	r3, #0
 8008952:	d10b      	bne.n	800896c <xQueueGenericSend+0x94>
	__asm volatile
 8008954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008958:	f383 8811 	msr	BASEPRI, r3
 800895c:	f3bf 8f6f 	isb	sy
 8008960:	f3bf 8f4f 	dsb	sy
 8008964:	623b      	str	r3, [r7, #32]
}
 8008966:	bf00      	nop
 8008968:	bf00      	nop
 800896a:	e7fd      	b.n	8008968 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800896c:	f001 fa98 	bl	8009ea0 <xTaskGetSchedulerState>
 8008970:	4603      	mov	r3, r0
 8008972:	2b00      	cmp	r3, #0
 8008974:	d102      	bne.n	800897c <xQueueGenericSend+0xa4>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d101      	bne.n	8008980 <xQueueGenericSend+0xa8>
 800897c:	2301      	movs	r3, #1
 800897e:	e000      	b.n	8008982 <xQueueGenericSend+0xaa>
 8008980:	2300      	movs	r3, #0
 8008982:	2b00      	cmp	r3, #0
 8008984:	d10b      	bne.n	800899e <xQueueGenericSend+0xc6>
	__asm volatile
 8008986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800898a:	f383 8811 	msr	BASEPRI, r3
 800898e:	f3bf 8f6f 	isb	sy
 8008992:	f3bf 8f4f 	dsb	sy
 8008996:	61fb      	str	r3, [r7, #28]
}
 8008998:	bf00      	nop
 800899a:	bf00      	nop
 800899c:	e7fd      	b.n	800899a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800899e:	f001 ffeb 	bl	800a978 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80089a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80089a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089aa:	429a      	cmp	r2, r3
 80089ac:	d302      	bcc.n	80089b4 <xQueueGenericSend+0xdc>
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	2b02      	cmp	r3, #2
 80089b2:	d129      	bne.n	8008a08 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80089b4:	683a      	ldr	r2, [r7, #0]
 80089b6:	68b9      	ldr	r1, [r7, #8]
 80089b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80089ba:	f000 fa0f 	bl	8008ddc <prvCopyDataToQueue>
 80089be:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80089c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d010      	beq.n	80089ea <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80089c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ca:	3324      	adds	r3, #36	@ 0x24
 80089cc:	4618      	mov	r0, r3
 80089ce:	f001 f879 	bl	8009ac4 <xTaskRemoveFromEventList>
 80089d2:	4603      	mov	r3, r0
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d013      	beq.n	8008a00 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80089d8:	4b3f      	ldr	r3, [pc, #252]	@ (8008ad8 <xQueueGenericSend+0x200>)
 80089da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089de:	601a      	str	r2, [r3, #0]
 80089e0:	f3bf 8f4f 	dsb	sy
 80089e4:	f3bf 8f6f 	isb	sy
 80089e8:	e00a      	b.n	8008a00 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80089ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d007      	beq.n	8008a00 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80089f0:	4b39      	ldr	r3, [pc, #228]	@ (8008ad8 <xQueueGenericSend+0x200>)
 80089f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089f6:	601a      	str	r2, [r3, #0]
 80089f8:	f3bf 8f4f 	dsb	sy
 80089fc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008a00:	f001 ffec 	bl	800a9dc <vPortExitCritical>
				return pdPASS;
 8008a04:	2301      	movs	r3, #1
 8008a06:	e063      	b.n	8008ad0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d103      	bne.n	8008a16 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008a0e:	f001 ffe5 	bl	800a9dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008a12:	2300      	movs	r3, #0
 8008a14:	e05c      	b.n	8008ad0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008a16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d106      	bne.n	8008a2a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008a1c:	f107 0314 	add.w	r3, r7, #20
 8008a20:	4618      	mov	r0, r3
 8008a22:	f001 f8db 	bl	8009bdc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008a26:	2301      	movs	r3, #1
 8008a28:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008a2a:	f001 ffd7 	bl	800a9dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008a2e:	f000 fe1b 	bl	8009668 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008a32:	f001 ffa1 	bl	800a978 <vPortEnterCritical>
 8008a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008a3c:	b25b      	sxtb	r3, r3
 8008a3e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a42:	d103      	bne.n	8008a4c <xQueueGenericSend+0x174>
 8008a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a46:	2200      	movs	r2, #0
 8008a48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a4e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008a52:	b25b      	sxtb	r3, r3
 8008a54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008a58:	d103      	bne.n	8008a62 <xQueueGenericSend+0x18a>
 8008a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008a62:	f001 ffbb 	bl	800a9dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008a66:	1d3a      	adds	r2, r7, #4
 8008a68:	f107 0314 	add.w	r3, r7, #20
 8008a6c:	4611      	mov	r1, r2
 8008a6e:	4618      	mov	r0, r3
 8008a70:	f001 f8ca 	bl	8009c08 <xTaskCheckForTimeOut>
 8008a74:	4603      	mov	r3, r0
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d124      	bne.n	8008ac4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008a7a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008a7c:	f000 faa6 	bl	8008fcc <prvIsQueueFull>
 8008a80:	4603      	mov	r3, r0
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d018      	beq.n	8008ab8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a88:	3310      	adds	r3, #16
 8008a8a:	687a      	ldr	r2, [r7, #4]
 8008a8c:	4611      	mov	r1, r2
 8008a8e:	4618      	mov	r0, r3
 8008a90:	f000 ffc6 	bl	8009a20 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008a94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008a96:	f000 fa31 	bl	8008efc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008a9a:	f000 fdf3 	bl	8009684 <xTaskResumeAll>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	f47f af7c 	bne.w	800899e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8008ad8 <xQueueGenericSend+0x200>)
 8008aa8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008aac:	601a      	str	r2, [r3, #0]
 8008aae:	f3bf 8f4f 	dsb	sy
 8008ab2:	f3bf 8f6f 	isb	sy
 8008ab6:	e772      	b.n	800899e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008ab8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008aba:	f000 fa1f 	bl	8008efc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008abe:	f000 fde1 	bl	8009684 <xTaskResumeAll>
 8008ac2:	e76c      	b.n	800899e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008ac4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ac6:	f000 fa19 	bl	8008efc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008aca:	f000 fddb 	bl	8009684 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008ace:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3738      	adds	r7, #56	@ 0x38
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}
 8008ad8:	e000ed04 	.word	0xe000ed04

08008adc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b090      	sub	sp, #64	@ 0x40
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	60f8      	str	r0, [r7, #12]
 8008ae4:	60b9      	str	r1, [r7, #8]
 8008ae6:	607a      	str	r2, [r7, #4]
 8008ae8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008aee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d10b      	bne.n	8008b0c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008af8:	f383 8811 	msr	BASEPRI, r3
 8008afc:	f3bf 8f6f 	isb	sy
 8008b00:	f3bf 8f4f 	dsb	sy
 8008b04:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008b06:	bf00      	nop
 8008b08:	bf00      	nop
 8008b0a:	e7fd      	b.n	8008b08 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d103      	bne.n	8008b1a <xQueueGenericSendFromISR+0x3e>
 8008b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d101      	bne.n	8008b1e <xQueueGenericSendFromISR+0x42>
 8008b1a:	2301      	movs	r3, #1
 8008b1c:	e000      	b.n	8008b20 <xQueueGenericSendFromISR+0x44>
 8008b1e:	2300      	movs	r3, #0
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d10b      	bne.n	8008b3c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b28:	f383 8811 	msr	BASEPRI, r3
 8008b2c:	f3bf 8f6f 	isb	sy
 8008b30:	f3bf 8f4f 	dsb	sy
 8008b34:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008b36:	bf00      	nop
 8008b38:	bf00      	nop
 8008b3a:	e7fd      	b.n	8008b38 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	2b02      	cmp	r3, #2
 8008b40:	d103      	bne.n	8008b4a <xQueueGenericSendFromISR+0x6e>
 8008b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b46:	2b01      	cmp	r3, #1
 8008b48:	d101      	bne.n	8008b4e <xQueueGenericSendFromISR+0x72>
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	e000      	b.n	8008b50 <xQueueGenericSendFromISR+0x74>
 8008b4e:	2300      	movs	r3, #0
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d10b      	bne.n	8008b6c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b58:	f383 8811 	msr	BASEPRI, r3
 8008b5c:	f3bf 8f6f 	isb	sy
 8008b60:	f3bf 8f4f 	dsb	sy
 8008b64:	623b      	str	r3, [r7, #32]
}
 8008b66:	bf00      	nop
 8008b68:	bf00      	nop
 8008b6a:	e7fd      	b.n	8008b68 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008b6c:	f001 ffe4 	bl	800ab38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008b70:	f3ef 8211 	mrs	r2, BASEPRI
 8008b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b78:	f383 8811 	msr	BASEPRI, r3
 8008b7c:	f3bf 8f6f 	isb	sy
 8008b80:	f3bf 8f4f 	dsb	sy
 8008b84:	61fa      	str	r2, [r7, #28]
 8008b86:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008b88:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008b8a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008b8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b94:	429a      	cmp	r2, r3
 8008b96:	d302      	bcc.n	8008b9e <xQueueGenericSendFromISR+0xc2>
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	2b02      	cmp	r3, #2
 8008b9c:	d12f      	bne.n	8008bfe <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008b9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ba0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008ba4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bac:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008bae:	683a      	ldr	r2, [r7, #0]
 8008bb0:	68b9      	ldr	r1, [r7, #8]
 8008bb2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008bb4:	f000 f912 	bl	8008ddc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008bb8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008bbc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008bc0:	d112      	bne.n	8008be8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d016      	beq.n	8008bf8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bcc:	3324      	adds	r3, #36	@ 0x24
 8008bce:	4618      	mov	r0, r3
 8008bd0:	f000 ff78 	bl	8009ac4 <xTaskRemoveFromEventList>
 8008bd4:	4603      	mov	r3, r0
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d00e      	beq.n	8008bf8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d00b      	beq.n	8008bf8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	2201      	movs	r2, #1
 8008be4:	601a      	str	r2, [r3, #0]
 8008be6:	e007      	b.n	8008bf8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008be8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008bec:	3301      	adds	r3, #1
 8008bee:	b2db      	uxtb	r3, r3
 8008bf0:	b25a      	sxtb	r2, r3
 8008bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008bfc:	e001      	b.n	8008c02 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008bfe:	2300      	movs	r3, #0
 8008c00:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c04:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008c06:	697b      	ldr	r3, [r7, #20]
 8008c08:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008c0c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008c0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	3740      	adds	r7, #64	@ 0x40
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}

08008c18 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b08c      	sub	sp, #48	@ 0x30
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	60f8      	str	r0, [r7, #12]
 8008c20:	60b9      	str	r1, [r7, #8]
 8008c22:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008c24:	2300      	movs	r3, #0
 8008c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d10b      	bne.n	8008c4a <xQueueReceive+0x32>
	__asm volatile
 8008c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c36:	f383 8811 	msr	BASEPRI, r3
 8008c3a:	f3bf 8f6f 	isb	sy
 8008c3e:	f3bf 8f4f 	dsb	sy
 8008c42:	623b      	str	r3, [r7, #32]
}
 8008c44:	bf00      	nop
 8008c46:	bf00      	nop
 8008c48:	e7fd      	b.n	8008c46 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d103      	bne.n	8008c58 <xQueueReceive+0x40>
 8008c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d101      	bne.n	8008c5c <xQueueReceive+0x44>
 8008c58:	2301      	movs	r3, #1
 8008c5a:	e000      	b.n	8008c5e <xQueueReceive+0x46>
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d10b      	bne.n	8008c7a <xQueueReceive+0x62>
	__asm volatile
 8008c62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c66:	f383 8811 	msr	BASEPRI, r3
 8008c6a:	f3bf 8f6f 	isb	sy
 8008c6e:	f3bf 8f4f 	dsb	sy
 8008c72:	61fb      	str	r3, [r7, #28]
}
 8008c74:	bf00      	nop
 8008c76:	bf00      	nop
 8008c78:	e7fd      	b.n	8008c76 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008c7a:	f001 f911 	bl	8009ea0 <xTaskGetSchedulerState>
 8008c7e:	4603      	mov	r3, r0
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d102      	bne.n	8008c8a <xQueueReceive+0x72>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d101      	bne.n	8008c8e <xQueueReceive+0x76>
 8008c8a:	2301      	movs	r3, #1
 8008c8c:	e000      	b.n	8008c90 <xQueueReceive+0x78>
 8008c8e:	2300      	movs	r3, #0
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d10b      	bne.n	8008cac <xQueueReceive+0x94>
	__asm volatile
 8008c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c98:	f383 8811 	msr	BASEPRI, r3
 8008c9c:	f3bf 8f6f 	isb	sy
 8008ca0:	f3bf 8f4f 	dsb	sy
 8008ca4:	61bb      	str	r3, [r7, #24]
}
 8008ca6:	bf00      	nop
 8008ca8:	bf00      	nop
 8008caa:	e7fd      	b.n	8008ca8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008cac:	f001 fe64 	bl	800a978 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cb4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d01f      	beq.n	8008cfc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008cbc:	68b9      	ldr	r1, [r7, #8]
 8008cbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008cc0:	f000 f8f6 	bl	8008eb0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cc6:	1e5a      	subs	r2, r3, #1
 8008cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cca:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cce:	691b      	ldr	r3, [r3, #16]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d00f      	beq.n	8008cf4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cd6:	3310      	adds	r3, #16
 8008cd8:	4618      	mov	r0, r3
 8008cda:	f000 fef3 	bl	8009ac4 <xTaskRemoveFromEventList>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d007      	beq.n	8008cf4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008ce4:	4b3c      	ldr	r3, [pc, #240]	@ (8008dd8 <xQueueReceive+0x1c0>)
 8008ce6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cea:	601a      	str	r2, [r3, #0]
 8008cec:	f3bf 8f4f 	dsb	sy
 8008cf0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008cf4:	f001 fe72 	bl	800a9dc <vPortExitCritical>
				return pdPASS;
 8008cf8:	2301      	movs	r3, #1
 8008cfa:	e069      	b.n	8008dd0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d103      	bne.n	8008d0a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008d02:	f001 fe6b 	bl	800a9dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008d06:	2300      	movs	r3, #0
 8008d08:	e062      	b.n	8008dd0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008d0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d106      	bne.n	8008d1e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008d10:	f107 0310 	add.w	r3, r7, #16
 8008d14:	4618      	mov	r0, r3
 8008d16:	f000 ff61 	bl	8009bdc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008d1e:	f001 fe5d 	bl	800a9dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008d22:	f000 fca1 	bl	8009668 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008d26:	f001 fe27 	bl	800a978 <vPortEnterCritical>
 8008d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d2c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008d30:	b25b      	sxtb	r3, r3
 8008d32:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d36:	d103      	bne.n	8008d40 <xQueueReceive+0x128>
 8008d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d42:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008d46:	b25b      	sxtb	r3, r3
 8008d48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d4c:	d103      	bne.n	8008d56 <xQueueReceive+0x13e>
 8008d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d50:	2200      	movs	r2, #0
 8008d52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008d56:	f001 fe41 	bl	800a9dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008d5a:	1d3a      	adds	r2, r7, #4
 8008d5c:	f107 0310 	add.w	r3, r7, #16
 8008d60:	4611      	mov	r1, r2
 8008d62:	4618      	mov	r0, r3
 8008d64:	f000 ff50 	bl	8009c08 <xTaskCheckForTimeOut>
 8008d68:	4603      	mov	r3, r0
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d123      	bne.n	8008db6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008d6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d70:	f000 f916 	bl	8008fa0 <prvIsQueueEmpty>
 8008d74:	4603      	mov	r3, r0
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d017      	beq.n	8008daa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d7c:	3324      	adds	r3, #36	@ 0x24
 8008d7e:	687a      	ldr	r2, [r7, #4]
 8008d80:	4611      	mov	r1, r2
 8008d82:	4618      	mov	r0, r3
 8008d84:	f000 fe4c 	bl	8009a20 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008d88:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d8a:	f000 f8b7 	bl	8008efc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008d8e:	f000 fc79 	bl	8009684 <xTaskResumeAll>
 8008d92:	4603      	mov	r3, r0
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d189      	bne.n	8008cac <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008d98:	4b0f      	ldr	r3, [pc, #60]	@ (8008dd8 <xQueueReceive+0x1c0>)
 8008d9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d9e:	601a      	str	r2, [r3, #0]
 8008da0:	f3bf 8f4f 	dsb	sy
 8008da4:	f3bf 8f6f 	isb	sy
 8008da8:	e780      	b.n	8008cac <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008daa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008dac:	f000 f8a6 	bl	8008efc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008db0:	f000 fc68 	bl	8009684 <xTaskResumeAll>
 8008db4:	e77a      	b.n	8008cac <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008db6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008db8:	f000 f8a0 	bl	8008efc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008dbc:	f000 fc62 	bl	8009684 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008dc0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008dc2:	f000 f8ed 	bl	8008fa0 <prvIsQueueEmpty>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	f43f af6f 	beq.w	8008cac <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008dce:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	3730      	adds	r7, #48	@ 0x30
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	bd80      	pop	{r7, pc}
 8008dd8:	e000ed04 	.word	0xe000ed04

08008ddc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b086      	sub	sp, #24
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	60f8      	str	r0, [r7, #12]
 8008de4:	60b9      	str	r1, [r7, #8]
 8008de6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008de8:	2300      	movs	r3, #0
 8008dea:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008df0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d10d      	bne.n	8008e16 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d14d      	bne.n	8008e9e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	689b      	ldr	r3, [r3, #8]
 8008e06:	4618      	mov	r0, r3
 8008e08:	f001 f868 	bl	8009edc <xTaskPriorityDisinherit>
 8008e0c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2200      	movs	r2, #0
 8008e12:	609a      	str	r2, [r3, #8]
 8008e14:	e043      	b.n	8008e9e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d119      	bne.n	8008e50 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	6858      	ldr	r0, [r3, #4]
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e24:	461a      	mov	r2, r3
 8008e26:	68b9      	ldr	r1, [r7, #8]
 8008e28:	f00f fe5f 	bl	8018aea <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	685a      	ldr	r2, [r3, #4]
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e34:	441a      	add	r2, r3
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	685a      	ldr	r2, [r3, #4]
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	689b      	ldr	r3, [r3, #8]
 8008e42:	429a      	cmp	r2, r3
 8008e44:	d32b      	bcc.n	8008e9e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681a      	ldr	r2, [r3, #0]
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	605a      	str	r2, [r3, #4]
 8008e4e:	e026      	b.n	8008e9e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	68d8      	ldr	r0, [r3, #12]
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e58:	461a      	mov	r2, r3
 8008e5a:	68b9      	ldr	r1, [r7, #8]
 8008e5c:	f00f fe45 	bl	8018aea <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	68da      	ldr	r2, [r3, #12]
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e68:	425b      	negs	r3, r3
 8008e6a:	441a      	add	r2, r3
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	68da      	ldr	r2, [r3, #12]
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	429a      	cmp	r2, r3
 8008e7a:	d207      	bcs.n	8008e8c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	689a      	ldr	r2, [r3, #8]
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e84:	425b      	negs	r3, r3
 8008e86:	441a      	add	r2, r3
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2b02      	cmp	r3, #2
 8008e90:	d105      	bne.n	8008e9e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008e92:	693b      	ldr	r3, [r7, #16]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d002      	beq.n	8008e9e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008e98:	693b      	ldr	r3, [r7, #16]
 8008e9a:	3b01      	subs	r3, #1
 8008e9c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008e9e:	693b      	ldr	r3, [r7, #16]
 8008ea0:	1c5a      	adds	r2, r3, #1
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008ea6:	697b      	ldr	r3, [r7, #20]
}
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	3718      	adds	r7, #24
 8008eac:	46bd      	mov	sp, r7
 8008eae:	bd80      	pop	{r7, pc}

08008eb0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b082      	sub	sp, #8
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
 8008eb8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d018      	beq.n	8008ef4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	68da      	ldr	r2, [r3, #12]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008eca:	441a      	add	r2, r3
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	68da      	ldr	r2, [r3, #12]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	689b      	ldr	r3, [r3, #8]
 8008ed8:	429a      	cmp	r2, r3
 8008eda:	d303      	bcc.n	8008ee4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681a      	ldr	r2, [r3, #0]
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	68d9      	ldr	r1, [r3, #12]
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008eec:	461a      	mov	r2, r3
 8008eee:	6838      	ldr	r0, [r7, #0]
 8008ef0:	f00f fdfb 	bl	8018aea <memcpy>
	}
}
 8008ef4:	bf00      	nop
 8008ef6:	3708      	adds	r7, #8
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bd80      	pop	{r7, pc}

08008efc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b084      	sub	sp, #16
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008f04:	f001 fd38 	bl	800a978 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008f0e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f10:	e011      	b.n	8008f36 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d012      	beq.n	8008f40 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	3324      	adds	r3, #36	@ 0x24
 8008f1e:	4618      	mov	r0, r3
 8008f20:	f000 fdd0 	bl	8009ac4 <xTaskRemoveFromEventList>
 8008f24:	4603      	mov	r3, r0
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d001      	beq.n	8008f2e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008f2a:	f000 fed1 	bl	8009cd0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008f2e:	7bfb      	ldrb	r3, [r7, #15]
 8008f30:	3b01      	subs	r3, #1
 8008f32:	b2db      	uxtb	r3, r3
 8008f34:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	dce9      	bgt.n	8008f12 <prvUnlockQueue+0x16>
 8008f3e:	e000      	b.n	8008f42 <prvUnlockQueue+0x46>
					break;
 8008f40:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	22ff      	movs	r2, #255	@ 0xff
 8008f46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008f4a:	f001 fd47 	bl	800a9dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008f4e:	f001 fd13 	bl	800a978 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008f58:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f5a:	e011      	b.n	8008f80 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	691b      	ldr	r3, [r3, #16]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d012      	beq.n	8008f8a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	3310      	adds	r3, #16
 8008f68:	4618      	mov	r0, r3
 8008f6a:	f000 fdab 	bl	8009ac4 <xTaskRemoveFromEventList>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d001      	beq.n	8008f78 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008f74:	f000 feac 	bl	8009cd0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008f78:	7bbb      	ldrb	r3, [r7, #14]
 8008f7a:	3b01      	subs	r3, #1
 8008f7c:	b2db      	uxtb	r3, r3
 8008f7e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f80:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	dce9      	bgt.n	8008f5c <prvUnlockQueue+0x60>
 8008f88:	e000      	b.n	8008f8c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008f8a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	22ff      	movs	r2, #255	@ 0xff
 8008f90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008f94:	f001 fd22 	bl	800a9dc <vPortExitCritical>
}
 8008f98:	bf00      	nop
 8008f9a:	3710      	adds	r7, #16
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bd80      	pop	{r7, pc}

08008fa0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b084      	sub	sp, #16
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008fa8:	f001 fce6 	bl	800a978 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d102      	bne.n	8008fba <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	60fb      	str	r3, [r7, #12]
 8008fb8:	e001      	b.n	8008fbe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008fbe:	f001 fd0d 	bl	800a9dc <vPortExitCritical>

	return xReturn;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3710      	adds	r7, #16
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd80      	pop	{r7, pc}

08008fcc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b084      	sub	sp, #16
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008fd4:	f001 fcd0 	bl	800a978 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fe0:	429a      	cmp	r2, r3
 8008fe2:	d102      	bne.n	8008fea <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008fe4:	2301      	movs	r3, #1
 8008fe6:	60fb      	str	r3, [r7, #12]
 8008fe8:	e001      	b.n	8008fee <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008fea:	2300      	movs	r3, #0
 8008fec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008fee:	f001 fcf5 	bl	800a9dc <vPortExitCritical>

	return xReturn;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
}
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	3710      	adds	r7, #16
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	bd80      	pop	{r7, pc}

08008ffc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b085      	sub	sp, #20
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
 8009004:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009006:	2300      	movs	r3, #0
 8009008:	60fb      	str	r3, [r7, #12]
 800900a:	e014      	b.n	8009036 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800900c:	4a0f      	ldr	r2, [pc, #60]	@ (800904c <vQueueAddToRegistry+0x50>)
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d10b      	bne.n	8009030 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009018:	490c      	ldr	r1, [pc, #48]	@ (800904c <vQueueAddToRegistry+0x50>)
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	683a      	ldr	r2, [r7, #0]
 800901e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009022:	4a0a      	ldr	r2, [pc, #40]	@ (800904c <vQueueAddToRegistry+0x50>)
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	00db      	lsls	r3, r3, #3
 8009028:	4413      	add	r3, r2
 800902a:	687a      	ldr	r2, [r7, #4]
 800902c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800902e:	e006      	b.n	800903e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	3301      	adds	r3, #1
 8009034:	60fb      	str	r3, [r7, #12]
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	2b07      	cmp	r3, #7
 800903a:	d9e7      	bls.n	800900c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800903c:	bf00      	nop
 800903e:	bf00      	nop
 8009040:	3714      	adds	r7, #20
 8009042:	46bd      	mov	sp, r7
 8009044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009048:	4770      	bx	lr
 800904a:	bf00      	nop
 800904c:	200081b0 	.word	0x200081b0

08009050 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009050:	b580      	push	{r7, lr}
 8009052:	b086      	sub	sp, #24
 8009054:	af00      	add	r7, sp, #0
 8009056:	60f8      	str	r0, [r7, #12]
 8009058:	60b9      	str	r1, [r7, #8]
 800905a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009060:	f001 fc8a 	bl	800a978 <vPortEnterCritical>
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800906a:	b25b      	sxtb	r3, r3
 800906c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009070:	d103      	bne.n	800907a <vQueueWaitForMessageRestricted+0x2a>
 8009072:	697b      	ldr	r3, [r7, #20]
 8009074:	2200      	movs	r2, #0
 8009076:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009080:	b25b      	sxtb	r3, r3
 8009082:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009086:	d103      	bne.n	8009090 <vQueueWaitForMessageRestricted+0x40>
 8009088:	697b      	ldr	r3, [r7, #20]
 800908a:	2200      	movs	r2, #0
 800908c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009090:	f001 fca4 	bl	800a9dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009094:	697b      	ldr	r3, [r7, #20]
 8009096:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009098:	2b00      	cmp	r3, #0
 800909a:	d106      	bne.n	80090aa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800909c:	697b      	ldr	r3, [r7, #20]
 800909e:	3324      	adds	r3, #36	@ 0x24
 80090a0:	687a      	ldr	r2, [r7, #4]
 80090a2:	68b9      	ldr	r1, [r7, #8]
 80090a4:	4618      	mov	r0, r3
 80090a6:	f000 fce1 	bl	8009a6c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80090aa:	6978      	ldr	r0, [r7, #20]
 80090ac:	f7ff ff26 	bl	8008efc <prvUnlockQueue>
	}
 80090b0:	bf00      	nop
 80090b2:	3718      	adds	r7, #24
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bd80      	pop	{r7, pc}

080090b8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b08e      	sub	sp, #56	@ 0x38
 80090bc:	af04      	add	r7, sp, #16
 80090be:	60f8      	str	r0, [r7, #12]
 80090c0:	60b9      	str	r1, [r7, #8]
 80090c2:	607a      	str	r2, [r7, #4]
 80090c4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80090c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d10b      	bne.n	80090e4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80090cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090d0:	f383 8811 	msr	BASEPRI, r3
 80090d4:	f3bf 8f6f 	isb	sy
 80090d8:	f3bf 8f4f 	dsb	sy
 80090dc:	623b      	str	r3, [r7, #32]
}
 80090de:	bf00      	nop
 80090e0:	bf00      	nop
 80090e2:	e7fd      	b.n	80090e0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80090e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d10b      	bne.n	8009102 <xTaskCreateStatic+0x4a>
	__asm volatile
 80090ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ee:	f383 8811 	msr	BASEPRI, r3
 80090f2:	f3bf 8f6f 	isb	sy
 80090f6:	f3bf 8f4f 	dsb	sy
 80090fa:	61fb      	str	r3, [r7, #28]
}
 80090fc:	bf00      	nop
 80090fe:	bf00      	nop
 8009100:	e7fd      	b.n	80090fe <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009102:	23a8      	movs	r3, #168	@ 0xa8
 8009104:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009106:	693b      	ldr	r3, [r7, #16]
 8009108:	2ba8      	cmp	r3, #168	@ 0xa8
 800910a:	d00b      	beq.n	8009124 <xTaskCreateStatic+0x6c>
	__asm volatile
 800910c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009110:	f383 8811 	msr	BASEPRI, r3
 8009114:	f3bf 8f6f 	isb	sy
 8009118:	f3bf 8f4f 	dsb	sy
 800911c:	61bb      	str	r3, [r7, #24]
}
 800911e:	bf00      	nop
 8009120:	bf00      	nop
 8009122:	e7fd      	b.n	8009120 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009124:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009128:	2b00      	cmp	r3, #0
 800912a:	d01e      	beq.n	800916a <xTaskCreateStatic+0xb2>
 800912c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800912e:	2b00      	cmp	r3, #0
 8009130:	d01b      	beq.n	800916a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009134:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009138:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800913a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800913c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800913e:	2202      	movs	r2, #2
 8009140:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009144:	2300      	movs	r3, #0
 8009146:	9303      	str	r3, [sp, #12]
 8009148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800914a:	9302      	str	r3, [sp, #8]
 800914c:	f107 0314 	add.w	r3, r7, #20
 8009150:	9301      	str	r3, [sp, #4]
 8009152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009154:	9300      	str	r3, [sp, #0]
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	687a      	ldr	r2, [r7, #4]
 800915a:	68b9      	ldr	r1, [r7, #8]
 800915c:	68f8      	ldr	r0, [r7, #12]
 800915e:	f000 f851 	bl	8009204 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009162:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009164:	f000 f8f6 	bl	8009354 <prvAddNewTaskToReadyList>
 8009168:	e001      	b.n	800916e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800916a:	2300      	movs	r3, #0
 800916c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800916e:	697b      	ldr	r3, [r7, #20]
	}
 8009170:	4618      	mov	r0, r3
 8009172:	3728      	adds	r7, #40	@ 0x28
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}

08009178 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009178:	b580      	push	{r7, lr}
 800917a:	b08c      	sub	sp, #48	@ 0x30
 800917c:	af04      	add	r7, sp, #16
 800917e:	60f8      	str	r0, [r7, #12]
 8009180:	60b9      	str	r1, [r7, #8]
 8009182:	603b      	str	r3, [r7, #0]
 8009184:	4613      	mov	r3, r2
 8009186:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009188:	88fb      	ldrh	r3, [r7, #6]
 800918a:	009b      	lsls	r3, r3, #2
 800918c:	4618      	mov	r0, r3
 800918e:	f001 fd15 	bl	800abbc <pvPortMalloc>
 8009192:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009194:	697b      	ldr	r3, [r7, #20]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d00e      	beq.n	80091b8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800919a:	20a8      	movs	r0, #168	@ 0xa8
 800919c:	f001 fd0e 	bl	800abbc <pvPortMalloc>
 80091a0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80091a2:	69fb      	ldr	r3, [r7, #28]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d003      	beq.n	80091b0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80091a8:	69fb      	ldr	r3, [r7, #28]
 80091aa:	697a      	ldr	r2, [r7, #20]
 80091ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80091ae:	e005      	b.n	80091bc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80091b0:	6978      	ldr	r0, [r7, #20]
 80091b2:	f001 fdd1 	bl	800ad58 <vPortFree>
 80091b6:	e001      	b.n	80091bc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80091b8:	2300      	movs	r3, #0
 80091ba:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80091bc:	69fb      	ldr	r3, [r7, #28]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d017      	beq.n	80091f2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80091c2:	69fb      	ldr	r3, [r7, #28]
 80091c4:	2200      	movs	r2, #0
 80091c6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80091ca:	88fa      	ldrh	r2, [r7, #6]
 80091cc:	2300      	movs	r3, #0
 80091ce:	9303      	str	r3, [sp, #12]
 80091d0:	69fb      	ldr	r3, [r7, #28]
 80091d2:	9302      	str	r3, [sp, #8]
 80091d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091d6:	9301      	str	r3, [sp, #4]
 80091d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091da:	9300      	str	r3, [sp, #0]
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	68b9      	ldr	r1, [r7, #8]
 80091e0:	68f8      	ldr	r0, [r7, #12]
 80091e2:	f000 f80f 	bl	8009204 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80091e6:	69f8      	ldr	r0, [r7, #28]
 80091e8:	f000 f8b4 	bl	8009354 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80091ec:	2301      	movs	r3, #1
 80091ee:	61bb      	str	r3, [r7, #24]
 80091f0:	e002      	b.n	80091f8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80091f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80091f6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80091f8:	69bb      	ldr	r3, [r7, #24]
	}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3720      	adds	r7, #32
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}
	...

08009204 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b088      	sub	sp, #32
 8009208:	af00      	add	r7, sp, #0
 800920a:	60f8      	str	r0, [r7, #12]
 800920c:	60b9      	str	r1, [r7, #8]
 800920e:	607a      	str	r2, [r7, #4]
 8009210:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009214:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	009b      	lsls	r3, r3, #2
 800921a:	461a      	mov	r2, r3
 800921c:	21a5      	movs	r1, #165	@ 0xa5
 800921e:	f00f fb3d 	bl	801889c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009224:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800922c:	3b01      	subs	r3, #1
 800922e:	009b      	lsls	r3, r3, #2
 8009230:	4413      	add	r3, r2
 8009232:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009234:	69bb      	ldr	r3, [r7, #24]
 8009236:	f023 0307 	bic.w	r3, r3, #7
 800923a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800923c:	69bb      	ldr	r3, [r7, #24]
 800923e:	f003 0307 	and.w	r3, r3, #7
 8009242:	2b00      	cmp	r3, #0
 8009244:	d00b      	beq.n	800925e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800924a:	f383 8811 	msr	BASEPRI, r3
 800924e:	f3bf 8f6f 	isb	sy
 8009252:	f3bf 8f4f 	dsb	sy
 8009256:	617b      	str	r3, [r7, #20]
}
 8009258:	bf00      	nop
 800925a:	bf00      	nop
 800925c:	e7fd      	b.n	800925a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800925e:	68bb      	ldr	r3, [r7, #8]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d01f      	beq.n	80092a4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009264:	2300      	movs	r3, #0
 8009266:	61fb      	str	r3, [r7, #28]
 8009268:	e012      	b.n	8009290 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800926a:	68ba      	ldr	r2, [r7, #8]
 800926c:	69fb      	ldr	r3, [r7, #28]
 800926e:	4413      	add	r3, r2
 8009270:	7819      	ldrb	r1, [r3, #0]
 8009272:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009274:	69fb      	ldr	r3, [r7, #28]
 8009276:	4413      	add	r3, r2
 8009278:	3334      	adds	r3, #52	@ 0x34
 800927a:	460a      	mov	r2, r1
 800927c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800927e:	68ba      	ldr	r2, [r7, #8]
 8009280:	69fb      	ldr	r3, [r7, #28]
 8009282:	4413      	add	r3, r2
 8009284:	781b      	ldrb	r3, [r3, #0]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d006      	beq.n	8009298 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800928a:	69fb      	ldr	r3, [r7, #28]
 800928c:	3301      	adds	r3, #1
 800928e:	61fb      	str	r3, [r7, #28]
 8009290:	69fb      	ldr	r3, [r7, #28]
 8009292:	2b0f      	cmp	r3, #15
 8009294:	d9e9      	bls.n	800926a <prvInitialiseNewTask+0x66>
 8009296:	e000      	b.n	800929a <prvInitialiseNewTask+0x96>
			{
				break;
 8009298:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800929a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800929c:	2200      	movs	r2, #0
 800929e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80092a2:	e003      	b.n	80092ac <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80092a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092a6:	2200      	movs	r2, #0
 80092a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80092ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ae:	2b37      	cmp	r3, #55	@ 0x37
 80092b0:	d901      	bls.n	80092b6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80092b2:	2337      	movs	r3, #55	@ 0x37
 80092b4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80092b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80092ba:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80092bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80092c0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80092c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092c4:	2200      	movs	r2, #0
 80092c6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80092c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ca:	3304      	adds	r3, #4
 80092cc:	4618      	mov	r0, r3
 80092ce:	f7ff f965 	bl	800859c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80092d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092d4:	3318      	adds	r3, #24
 80092d6:	4618      	mov	r0, r3
 80092d8:	f7ff f960 	bl	800859c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80092dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092e0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092e4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80092e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ea:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80092ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092f0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80092f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092f4:	2200      	movs	r2, #0
 80092f6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80092fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092fc:	2200      	movs	r2, #0
 80092fe:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009304:	3354      	adds	r3, #84	@ 0x54
 8009306:	224c      	movs	r2, #76	@ 0x4c
 8009308:	2100      	movs	r1, #0
 800930a:	4618      	mov	r0, r3
 800930c:	f00f fac6 	bl	801889c <memset>
 8009310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009312:	4a0d      	ldr	r2, [pc, #52]	@ (8009348 <prvInitialiseNewTask+0x144>)
 8009314:	659a      	str	r2, [r3, #88]	@ 0x58
 8009316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009318:	4a0c      	ldr	r2, [pc, #48]	@ (800934c <prvInitialiseNewTask+0x148>)
 800931a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800931c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800931e:	4a0c      	ldr	r2, [pc, #48]	@ (8009350 <prvInitialiseNewTask+0x14c>)
 8009320:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009322:	683a      	ldr	r2, [r7, #0]
 8009324:	68f9      	ldr	r1, [r7, #12]
 8009326:	69b8      	ldr	r0, [r7, #24]
 8009328:	f001 f9f6 	bl	800a718 <pxPortInitialiseStack>
 800932c:	4602      	mov	r2, r0
 800932e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009330:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009334:	2b00      	cmp	r3, #0
 8009336:	d002      	beq.n	800933e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800933a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800933c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800933e:	bf00      	nop
 8009340:	3720      	adds	r7, #32
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}
 8009346:	bf00      	nop
 8009348:	20010fc4 	.word	0x20010fc4
 800934c:	2001102c 	.word	0x2001102c
 8009350:	20011094 	.word	0x20011094

08009354 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b082      	sub	sp, #8
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800935c:	f001 fb0c 	bl	800a978 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009360:	4b2d      	ldr	r3, [pc, #180]	@ (8009418 <prvAddNewTaskToReadyList+0xc4>)
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	3301      	adds	r3, #1
 8009366:	4a2c      	ldr	r2, [pc, #176]	@ (8009418 <prvAddNewTaskToReadyList+0xc4>)
 8009368:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800936a:	4b2c      	ldr	r3, [pc, #176]	@ (800941c <prvAddNewTaskToReadyList+0xc8>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d109      	bne.n	8009386 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009372:	4a2a      	ldr	r2, [pc, #168]	@ (800941c <prvAddNewTaskToReadyList+0xc8>)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009378:	4b27      	ldr	r3, [pc, #156]	@ (8009418 <prvAddNewTaskToReadyList+0xc4>)
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	2b01      	cmp	r3, #1
 800937e:	d110      	bne.n	80093a2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009380:	f000 fcca 	bl	8009d18 <prvInitialiseTaskLists>
 8009384:	e00d      	b.n	80093a2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009386:	4b26      	ldr	r3, [pc, #152]	@ (8009420 <prvAddNewTaskToReadyList+0xcc>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d109      	bne.n	80093a2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800938e:	4b23      	ldr	r3, [pc, #140]	@ (800941c <prvAddNewTaskToReadyList+0xc8>)
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009398:	429a      	cmp	r2, r3
 800939a:	d802      	bhi.n	80093a2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800939c:	4a1f      	ldr	r2, [pc, #124]	@ (800941c <prvAddNewTaskToReadyList+0xc8>)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80093a2:	4b20      	ldr	r3, [pc, #128]	@ (8009424 <prvAddNewTaskToReadyList+0xd0>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	3301      	adds	r3, #1
 80093a8:	4a1e      	ldr	r2, [pc, #120]	@ (8009424 <prvAddNewTaskToReadyList+0xd0>)
 80093aa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80093ac:	4b1d      	ldr	r3, [pc, #116]	@ (8009424 <prvAddNewTaskToReadyList+0xd0>)
 80093ae:	681a      	ldr	r2, [r3, #0]
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093b8:	4b1b      	ldr	r3, [pc, #108]	@ (8009428 <prvAddNewTaskToReadyList+0xd4>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	429a      	cmp	r2, r3
 80093be:	d903      	bls.n	80093c8 <prvAddNewTaskToReadyList+0x74>
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093c4:	4a18      	ldr	r2, [pc, #96]	@ (8009428 <prvAddNewTaskToReadyList+0xd4>)
 80093c6:	6013      	str	r3, [r2, #0]
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093cc:	4613      	mov	r3, r2
 80093ce:	009b      	lsls	r3, r3, #2
 80093d0:	4413      	add	r3, r2
 80093d2:	009b      	lsls	r3, r3, #2
 80093d4:	4a15      	ldr	r2, [pc, #84]	@ (800942c <prvAddNewTaskToReadyList+0xd8>)
 80093d6:	441a      	add	r2, r3
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	3304      	adds	r3, #4
 80093dc:	4619      	mov	r1, r3
 80093de:	4610      	mov	r0, r2
 80093e0:	f7ff f8e9 	bl	80085b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80093e4:	f001 fafa 	bl	800a9dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80093e8:	4b0d      	ldr	r3, [pc, #52]	@ (8009420 <prvAddNewTaskToReadyList+0xcc>)
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d00e      	beq.n	800940e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80093f0:	4b0a      	ldr	r3, [pc, #40]	@ (800941c <prvAddNewTaskToReadyList+0xc8>)
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093fa:	429a      	cmp	r2, r3
 80093fc:	d207      	bcs.n	800940e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80093fe:	4b0c      	ldr	r3, [pc, #48]	@ (8009430 <prvAddNewTaskToReadyList+0xdc>)
 8009400:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009404:	601a      	str	r2, [r3, #0]
 8009406:	f3bf 8f4f 	dsb	sy
 800940a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800940e:	bf00      	nop
 8009410:	3708      	adds	r7, #8
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}
 8009416:	bf00      	nop
 8009418:	200086c4 	.word	0x200086c4
 800941c:	200081f0 	.word	0x200081f0
 8009420:	200086d0 	.word	0x200086d0
 8009424:	200086e0 	.word	0x200086e0
 8009428:	200086cc 	.word	0x200086cc
 800942c:	200081f4 	.word	0x200081f4
 8009430:	e000ed04 	.word	0xe000ed04

08009434 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8009434:	b580      	push	{r7, lr}
 8009436:	b084      	sub	sp, #16
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800943c:	f001 fa9c 	bl	800a978 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d102      	bne.n	800944c <vTaskDelete+0x18>
 8009446:	4b2d      	ldr	r3, [pc, #180]	@ (80094fc <vTaskDelete+0xc8>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	e000      	b.n	800944e <vTaskDelete+0x1a>
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	3304      	adds	r3, #4
 8009454:	4618      	mov	r0, r3
 8009456:	f7ff f90b 	bl	8008670 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800945e:	2b00      	cmp	r3, #0
 8009460:	d004      	beq.n	800946c <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	3318      	adds	r3, #24
 8009466:	4618      	mov	r0, r3
 8009468:	f7ff f902 	bl	8008670 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800946c:	4b24      	ldr	r3, [pc, #144]	@ (8009500 <vTaskDelete+0xcc>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	3301      	adds	r3, #1
 8009472:	4a23      	ldr	r2, [pc, #140]	@ (8009500 <vTaskDelete+0xcc>)
 8009474:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8009476:	4b21      	ldr	r3, [pc, #132]	@ (80094fc <vTaskDelete+0xc8>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	68fa      	ldr	r2, [r7, #12]
 800947c:	429a      	cmp	r2, r3
 800947e:	d10b      	bne.n	8009498 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	3304      	adds	r3, #4
 8009484:	4619      	mov	r1, r3
 8009486:	481f      	ldr	r0, [pc, #124]	@ (8009504 <vTaskDelete+0xd0>)
 8009488:	f7ff f895 	bl	80085b6 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800948c:	4b1e      	ldr	r3, [pc, #120]	@ (8009508 <vTaskDelete+0xd4>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	3301      	adds	r3, #1
 8009492:	4a1d      	ldr	r2, [pc, #116]	@ (8009508 <vTaskDelete+0xd4>)
 8009494:	6013      	str	r3, [r2, #0]
 8009496:	e009      	b.n	80094ac <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8009498:	4b1c      	ldr	r3, [pc, #112]	@ (800950c <vTaskDelete+0xd8>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	3b01      	subs	r3, #1
 800949e:	4a1b      	ldr	r2, [pc, #108]	@ (800950c <vTaskDelete+0xd8>)
 80094a0:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80094a2:	68f8      	ldr	r0, [r7, #12]
 80094a4:	f000 fca6 	bl	8009df4 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80094a8:	f000 fcda 	bl	8009e60 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80094ac:	f001 fa96 	bl	800a9dc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80094b0:	4b17      	ldr	r3, [pc, #92]	@ (8009510 <vTaskDelete+0xdc>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d01c      	beq.n	80094f2 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80094b8:	4b10      	ldr	r3, [pc, #64]	@ (80094fc <vTaskDelete+0xc8>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	68fa      	ldr	r2, [r7, #12]
 80094be:	429a      	cmp	r2, r3
 80094c0:	d117      	bne.n	80094f2 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80094c2:	4b14      	ldr	r3, [pc, #80]	@ (8009514 <vTaskDelete+0xe0>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d00b      	beq.n	80094e2 <vTaskDelete+0xae>
	__asm volatile
 80094ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ce:	f383 8811 	msr	BASEPRI, r3
 80094d2:	f3bf 8f6f 	isb	sy
 80094d6:	f3bf 8f4f 	dsb	sy
 80094da:	60bb      	str	r3, [r7, #8]
}
 80094dc:	bf00      	nop
 80094de:	bf00      	nop
 80094e0:	e7fd      	b.n	80094de <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 80094e2:	4b0d      	ldr	r3, [pc, #52]	@ (8009518 <vTaskDelete+0xe4>)
 80094e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094e8:	601a      	str	r2, [r3, #0]
 80094ea:	f3bf 8f4f 	dsb	sy
 80094ee:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80094f2:	bf00      	nop
 80094f4:	3710      	adds	r7, #16
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}
 80094fa:	bf00      	nop
 80094fc:	200081f0 	.word	0x200081f0
 8009500:	200086e0 	.word	0x200086e0
 8009504:	20008698 	.word	0x20008698
 8009508:	200086ac 	.word	0x200086ac
 800950c:	200086c4 	.word	0x200086c4
 8009510:	200086d0 	.word	0x200086d0
 8009514:	200086ec 	.word	0x200086ec
 8009518:	e000ed04 	.word	0xe000ed04

0800951c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800951c:	b580      	push	{r7, lr}
 800951e:	b084      	sub	sp, #16
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009524:	2300      	movs	r3, #0
 8009526:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d018      	beq.n	8009560 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800952e:	4b14      	ldr	r3, [pc, #80]	@ (8009580 <vTaskDelay+0x64>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	2b00      	cmp	r3, #0
 8009534:	d00b      	beq.n	800954e <vTaskDelay+0x32>
	__asm volatile
 8009536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800953a:	f383 8811 	msr	BASEPRI, r3
 800953e:	f3bf 8f6f 	isb	sy
 8009542:	f3bf 8f4f 	dsb	sy
 8009546:	60bb      	str	r3, [r7, #8]
}
 8009548:	bf00      	nop
 800954a:	bf00      	nop
 800954c:	e7fd      	b.n	800954a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800954e:	f000 f88b 	bl	8009668 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009552:	2100      	movs	r1, #0
 8009554:	6878      	ldr	r0, [r7, #4]
 8009556:	f000 fd31 	bl	8009fbc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800955a:	f000 f893 	bl	8009684 <xTaskResumeAll>
 800955e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d107      	bne.n	8009576 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009566:	4b07      	ldr	r3, [pc, #28]	@ (8009584 <vTaskDelay+0x68>)
 8009568:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800956c:	601a      	str	r2, [r3, #0]
 800956e:	f3bf 8f4f 	dsb	sy
 8009572:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009576:	bf00      	nop
 8009578:	3710      	adds	r7, #16
 800957a:	46bd      	mov	sp, r7
 800957c:	bd80      	pop	{r7, pc}
 800957e:	bf00      	nop
 8009580:	200086ec 	.word	0x200086ec
 8009584:	e000ed04 	.word	0xe000ed04

08009588 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b08a      	sub	sp, #40	@ 0x28
 800958c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800958e:	2300      	movs	r3, #0
 8009590:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009592:	2300      	movs	r3, #0
 8009594:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009596:	463a      	mov	r2, r7
 8009598:	1d39      	adds	r1, r7, #4
 800959a:	f107 0308 	add.w	r3, r7, #8
 800959e:	4618      	mov	r0, r3
 80095a0:	f7fe ffa8 	bl	80084f4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80095a4:	6839      	ldr	r1, [r7, #0]
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	68ba      	ldr	r2, [r7, #8]
 80095aa:	9202      	str	r2, [sp, #8]
 80095ac:	9301      	str	r3, [sp, #4]
 80095ae:	2300      	movs	r3, #0
 80095b0:	9300      	str	r3, [sp, #0]
 80095b2:	2300      	movs	r3, #0
 80095b4:	460a      	mov	r2, r1
 80095b6:	4924      	ldr	r1, [pc, #144]	@ (8009648 <vTaskStartScheduler+0xc0>)
 80095b8:	4824      	ldr	r0, [pc, #144]	@ (800964c <vTaskStartScheduler+0xc4>)
 80095ba:	f7ff fd7d 	bl	80090b8 <xTaskCreateStatic>
 80095be:	4603      	mov	r3, r0
 80095c0:	4a23      	ldr	r2, [pc, #140]	@ (8009650 <vTaskStartScheduler+0xc8>)
 80095c2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80095c4:	4b22      	ldr	r3, [pc, #136]	@ (8009650 <vTaskStartScheduler+0xc8>)
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d002      	beq.n	80095d2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80095cc:	2301      	movs	r3, #1
 80095ce:	617b      	str	r3, [r7, #20]
 80095d0:	e001      	b.n	80095d6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80095d2:	2300      	movs	r3, #0
 80095d4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80095d6:	697b      	ldr	r3, [r7, #20]
 80095d8:	2b01      	cmp	r3, #1
 80095da:	d102      	bne.n	80095e2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80095dc:	f000 fd42 	bl	800a064 <xTimerCreateTimerTask>
 80095e0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80095e2:	697b      	ldr	r3, [r7, #20]
 80095e4:	2b01      	cmp	r3, #1
 80095e6:	d11b      	bne.n	8009620 <vTaskStartScheduler+0x98>
	__asm volatile
 80095e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ec:	f383 8811 	msr	BASEPRI, r3
 80095f0:	f3bf 8f6f 	isb	sy
 80095f4:	f3bf 8f4f 	dsb	sy
 80095f8:	613b      	str	r3, [r7, #16]
}
 80095fa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80095fc:	4b15      	ldr	r3, [pc, #84]	@ (8009654 <vTaskStartScheduler+0xcc>)
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	3354      	adds	r3, #84	@ 0x54
 8009602:	4a15      	ldr	r2, [pc, #84]	@ (8009658 <vTaskStartScheduler+0xd0>)
 8009604:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009606:	4b15      	ldr	r3, [pc, #84]	@ (800965c <vTaskStartScheduler+0xd4>)
 8009608:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800960c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800960e:	4b14      	ldr	r3, [pc, #80]	@ (8009660 <vTaskStartScheduler+0xd8>)
 8009610:	2201      	movs	r2, #1
 8009612:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009614:	4b13      	ldr	r3, [pc, #76]	@ (8009664 <vTaskStartScheduler+0xdc>)
 8009616:	2200      	movs	r2, #0
 8009618:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800961a:	f001 f909 	bl	800a830 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800961e:	e00f      	b.n	8009640 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009620:	697b      	ldr	r3, [r7, #20]
 8009622:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009626:	d10b      	bne.n	8009640 <vTaskStartScheduler+0xb8>
	__asm volatile
 8009628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800962c:	f383 8811 	msr	BASEPRI, r3
 8009630:	f3bf 8f6f 	isb	sy
 8009634:	f3bf 8f4f 	dsb	sy
 8009638:	60fb      	str	r3, [r7, #12]
}
 800963a:	bf00      	nop
 800963c:	bf00      	nop
 800963e:	e7fd      	b.n	800963c <vTaskStartScheduler+0xb4>
}
 8009640:	bf00      	nop
 8009642:	3718      	adds	r7, #24
 8009644:	46bd      	mov	sp, r7
 8009646:	bd80      	pop	{r7, pc}
 8009648:	08019974 	.word	0x08019974
 800964c:	08009ce9 	.word	0x08009ce9
 8009650:	200086e8 	.word	0x200086e8
 8009654:	200081f0 	.word	0x200081f0
 8009658:	200000ec 	.word	0x200000ec
 800965c:	200086e4 	.word	0x200086e4
 8009660:	200086d0 	.word	0x200086d0
 8009664:	200086c8 	.word	0x200086c8

08009668 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009668:	b480      	push	{r7}
 800966a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800966c:	4b04      	ldr	r3, [pc, #16]	@ (8009680 <vTaskSuspendAll+0x18>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	3301      	adds	r3, #1
 8009672:	4a03      	ldr	r2, [pc, #12]	@ (8009680 <vTaskSuspendAll+0x18>)
 8009674:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009676:	bf00      	nop
 8009678:	46bd      	mov	sp, r7
 800967a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967e:	4770      	bx	lr
 8009680:	200086ec 	.word	0x200086ec

08009684 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b084      	sub	sp, #16
 8009688:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800968a:	2300      	movs	r3, #0
 800968c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800968e:	2300      	movs	r3, #0
 8009690:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009692:	4b42      	ldr	r3, [pc, #264]	@ (800979c <xTaskResumeAll+0x118>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d10b      	bne.n	80096b2 <xTaskResumeAll+0x2e>
	__asm volatile
 800969a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800969e:	f383 8811 	msr	BASEPRI, r3
 80096a2:	f3bf 8f6f 	isb	sy
 80096a6:	f3bf 8f4f 	dsb	sy
 80096aa:	603b      	str	r3, [r7, #0]
}
 80096ac:	bf00      	nop
 80096ae:	bf00      	nop
 80096b0:	e7fd      	b.n	80096ae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80096b2:	f001 f961 	bl	800a978 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80096b6:	4b39      	ldr	r3, [pc, #228]	@ (800979c <xTaskResumeAll+0x118>)
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	3b01      	subs	r3, #1
 80096bc:	4a37      	ldr	r2, [pc, #220]	@ (800979c <xTaskResumeAll+0x118>)
 80096be:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096c0:	4b36      	ldr	r3, [pc, #216]	@ (800979c <xTaskResumeAll+0x118>)
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d162      	bne.n	800978e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80096c8:	4b35      	ldr	r3, [pc, #212]	@ (80097a0 <xTaskResumeAll+0x11c>)
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d05e      	beq.n	800978e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80096d0:	e02f      	b.n	8009732 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096d2:	4b34      	ldr	r3, [pc, #208]	@ (80097a4 <xTaskResumeAll+0x120>)
 80096d4:	68db      	ldr	r3, [r3, #12]
 80096d6:	68db      	ldr	r3, [r3, #12]
 80096d8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	3318      	adds	r3, #24
 80096de:	4618      	mov	r0, r3
 80096e0:	f7fe ffc6 	bl	8008670 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	3304      	adds	r3, #4
 80096e8:	4618      	mov	r0, r3
 80096ea:	f7fe ffc1 	bl	8008670 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096f2:	4b2d      	ldr	r3, [pc, #180]	@ (80097a8 <xTaskResumeAll+0x124>)
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	429a      	cmp	r2, r3
 80096f8:	d903      	bls.n	8009702 <xTaskResumeAll+0x7e>
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096fe:	4a2a      	ldr	r2, [pc, #168]	@ (80097a8 <xTaskResumeAll+0x124>)
 8009700:	6013      	str	r3, [r2, #0]
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009706:	4613      	mov	r3, r2
 8009708:	009b      	lsls	r3, r3, #2
 800970a:	4413      	add	r3, r2
 800970c:	009b      	lsls	r3, r3, #2
 800970e:	4a27      	ldr	r2, [pc, #156]	@ (80097ac <xTaskResumeAll+0x128>)
 8009710:	441a      	add	r2, r3
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	3304      	adds	r3, #4
 8009716:	4619      	mov	r1, r3
 8009718:	4610      	mov	r0, r2
 800971a:	f7fe ff4c 	bl	80085b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009722:	4b23      	ldr	r3, [pc, #140]	@ (80097b0 <xTaskResumeAll+0x12c>)
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009728:	429a      	cmp	r2, r3
 800972a:	d302      	bcc.n	8009732 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800972c:	4b21      	ldr	r3, [pc, #132]	@ (80097b4 <xTaskResumeAll+0x130>)
 800972e:	2201      	movs	r2, #1
 8009730:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009732:	4b1c      	ldr	r3, [pc, #112]	@ (80097a4 <xTaskResumeAll+0x120>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d1cb      	bne.n	80096d2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d001      	beq.n	8009744 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009740:	f000 fb8e 	bl	8009e60 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009744:	4b1c      	ldr	r3, [pc, #112]	@ (80097b8 <xTaskResumeAll+0x134>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d010      	beq.n	8009772 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009750:	f000 f846 	bl	80097e0 <xTaskIncrementTick>
 8009754:	4603      	mov	r3, r0
 8009756:	2b00      	cmp	r3, #0
 8009758:	d002      	beq.n	8009760 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800975a:	4b16      	ldr	r3, [pc, #88]	@ (80097b4 <xTaskResumeAll+0x130>)
 800975c:	2201      	movs	r2, #1
 800975e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	3b01      	subs	r3, #1
 8009764:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d1f1      	bne.n	8009750 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800976c:	4b12      	ldr	r3, [pc, #72]	@ (80097b8 <xTaskResumeAll+0x134>)
 800976e:	2200      	movs	r2, #0
 8009770:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009772:	4b10      	ldr	r3, [pc, #64]	@ (80097b4 <xTaskResumeAll+0x130>)
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	2b00      	cmp	r3, #0
 8009778:	d009      	beq.n	800978e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800977a:	2301      	movs	r3, #1
 800977c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800977e:	4b0f      	ldr	r3, [pc, #60]	@ (80097bc <xTaskResumeAll+0x138>)
 8009780:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009784:	601a      	str	r2, [r3, #0]
 8009786:	f3bf 8f4f 	dsb	sy
 800978a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800978e:	f001 f925 	bl	800a9dc <vPortExitCritical>

	return xAlreadyYielded;
 8009792:	68bb      	ldr	r3, [r7, #8]
}
 8009794:	4618      	mov	r0, r3
 8009796:	3710      	adds	r7, #16
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}
 800979c:	200086ec 	.word	0x200086ec
 80097a0:	200086c4 	.word	0x200086c4
 80097a4:	20008684 	.word	0x20008684
 80097a8:	200086cc 	.word	0x200086cc
 80097ac:	200081f4 	.word	0x200081f4
 80097b0:	200081f0 	.word	0x200081f0
 80097b4:	200086d8 	.word	0x200086d8
 80097b8:	200086d4 	.word	0x200086d4
 80097bc:	e000ed04 	.word	0xe000ed04

080097c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80097c0:	b480      	push	{r7}
 80097c2:	b083      	sub	sp, #12
 80097c4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80097c6:	4b05      	ldr	r3, [pc, #20]	@ (80097dc <xTaskGetTickCount+0x1c>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80097cc:	687b      	ldr	r3, [r7, #4]
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	370c      	adds	r7, #12
 80097d2:	46bd      	mov	sp, r7
 80097d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d8:	4770      	bx	lr
 80097da:	bf00      	nop
 80097dc:	200086c8 	.word	0x200086c8

080097e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b086      	sub	sp, #24
 80097e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80097e6:	2300      	movs	r3, #0
 80097e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097ea:	4b4f      	ldr	r3, [pc, #316]	@ (8009928 <xTaskIncrementTick+0x148>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	f040 8090 	bne.w	8009914 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80097f4:	4b4d      	ldr	r3, [pc, #308]	@ (800992c <xTaskIncrementTick+0x14c>)
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	3301      	adds	r3, #1
 80097fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80097fc:	4a4b      	ldr	r2, [pc, #300]	@ (800992c <xTaskIncrementTick+0x14c>)
 80097fe:	693b      	ldr	r3, [r7, #16]
 8009800:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d121      	bne.n	800984c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009808:	4b49      	ldr	r3, [pc, #292]	@ (8009930 <xTaskIncrementTick+0x150>)
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d00b      	beq.n	800982a <xTaskIncrementTick+0x4a>
	__asm volatile
 8009812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009816:	f383 8811 	msr	BASEPRI, r3
 800981a:	f3bf 8f6f 	isb	sy
 800981e:	f3bf 8f4f 	dsb	sy
 8009822:	603b      	str	r3, [r7, #0]
}
 8009824:	bf00      	nop
 8009826:	bf00      	nop
 8009828:	e7fd      	b.n	8009826 <xTaskIncrementTick+0x46>
 800982a:	4b41      	ldr	r3, [pc, #260]	@ (8009930 <xTaskIncrementTick+0x150>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	60fb      	str	r3, [r7, #12]
 8009830:	4b40      	ldr	r3, [pc, #256]	@ (8009934 <xTaskIncrementTick+0x154>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	4a3e      	ldr	r2, [pc, #248]	@ (8009930 <xTaskIncrementTick+0x150>)
 8009836:	6013      	str	r3, [r2, #0]
 8009838:	4a3e      	ldr	r2, [pc, #248]	@ (8009934 <xTaskIncrementTick+0x154>)
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	6013      	str	r3, [r2, #0]
 800983e:	4b3e      	ldr	r3, [pc, #248]	@ (8009938 <xTaskIncrementTick+0x158>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	3301      	adds	r3, #1
 8009844:	4a3c      	ldr	r2, [pc, #240]	@ (8009938 <xTaskIncrementTick+0x158>)
 8009846:	6013      	str	r3, [r2, #0]
 8009848:	f000 fb0a 	bl	8009e60 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800984c:	4b3b      	ldr	r3, [pc, #236]	@ (800993c <xTaskIncrementTick+0x15c>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	693a      	ldr	r2, [r7, #16]
 8009852:	429a      	cmp	r2, r3
 8009854:	d349      	bcc.n	80098ea <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009856:	4b36      	ldr	r3, [pc, #216]	@ (8009930 <xTaskIncrementTick+0x150>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d104      	bne.n	800986a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009860:	4b36      	ldr	r3, [pc, #216]	@ (800993c <xTaskIncrementTick+0x15c>)
 8009862:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009866:	601a      	str	r2, [r3, #0]
					break;
 8009868:	e03f      	b.n	80098ea <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800986a:	4b31      	ldr	r3, [pc, #196]	@ (8009930 <xTaskIncrementTick+0x150>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	68db      	ldr	r3, [r3, #12]
 8009870:	68db      	ldr	r3, [r3, #12]
 8009872:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	685b      	ldr	r3, [r3, #4]
 8009878:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800987a:	693a      	ldr	r2, [r7, #16]
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	429a      	cmp	r2, r3
 8009880:	d203      	bcs.n	800988a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009882:	4a2e      	ldr	r2, [pc, #184]	@ (800993c <xTaskIncrementTick+0x15c>)
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009888:	e02f      	b.n	80098ea <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	3304      	adds	r3, #4
 800988e:	4618      	mov	r0, r3
 8009890:	f7fe feee 	bl	8008670 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009898:	2b00      	cmp	r3, #0
 800989a:	d004      	beq.n	80098a6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	3318      	adds	r3, #24
 80098a0:	4618      	mov	r0, r3
 80098a2:	f7fe fee5 	bl	8008670 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098aa:	4b25      	ldr	r3, [pc, #148]	@ (8009940 <xTaskIncrementTick+0x160>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	429a      	cmp	r2, r3
 80098b0:	d903      	bls.n	80098ba <xTaskIncrementTick+0xda>
 80098b2:	68bb      	ldr	r3, [r7, #8]
 80098b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098b6:	4a22      	ldr	r2, [pc, #136]	@ (8009940 <xTaskIncrementTick+0x160>)
 80098b8:	6013      	str	r3, [r2, #0]
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098be:	4613      	mov	r3, r2
 80098c0:	009b      	lsls	r3, r3, #2
 80098c2:	4413      	add	r3, r2
 80098c4:	009b      	lsls	r3, r3, #2
 80098c6:	4a1f      	ldr	r2, [pc, #124]	@ (8009944 <xTaskIncrementTick+0x164>)
 80098c8:	441a      	add	r2, r3
 80098ca:	68bb      	ldr	r3, [r7, #8]
 80098cc:	3304      	adds	r3, #4
 80098ce:	4619      	mov	r1, r3
 80098d0:	4610      	mov	r0, r2
 80098d2:	f7fe fe70 	bl	80085b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80098d6:	68bb      	ldr	r3, [r7, #8]
 80098d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098da:	4b1b      	ldr	r3, [pc, #108]	@ (8009948 <xTaskIncrementTick+0x168>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098e0:	429a      	cmp	r2, r3
 80098e2:	d3b8      	bcc.n	8009856 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80098e4:	2301      	movs	r3, #1
 80098e6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80098e8:	e7b5      	b.n	8009856 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80098ea:	4b17      	ldr	r3, [pc, #92]	@ (8009948 <xTaskIncrementTick+0x168>)
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098f0:	4914      	ldr	r1, [pc, #80]	@ (8009944 <xTaskIncrementTick+0x164>)
 80098f2:	4613      	mov	r3, r2
 80098f4:	009b      	lsls	r3, r3, #2
 80098f6:	4413      	add	r3, r2
 80098f8:	009b      	lsls	r3, r3, #2
 80098fa:	440b      	add	r3, r1
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	2b01      	cmp	r3, #1
 8009900:	d901      	bls.n	8009906 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009902:	2301      	movs	r3, #1
 8009904:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009906:	4b11      	ldr	r3, [pc, #68]	@ (800994c <xTaskIncrementTick+0x16c>)
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d007      	beq.n	800991e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800990e:	2301      	movs	r3, #1
 8009910:	617b      	str	r3, [r7, #20]
 8009912:	e004      	b.n	800991e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009914:	4b0e      	ldr	r3, [pc, #56]	@ (8009950 <xTaskIncrementTick+0x170>)
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	3301      	adds	r3, #1
 800991a:	4a0d      	ldr	r2, [pc, #52]	@ (8009950 <xTaskIncrementTick+0x170>)
 800991c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800991e:	697b      	ldr	r3, [r7, #20]
}
 8009920:	4618      	mov	r0, r3
 8009922:	3718      	adds	r7, #24
 8009924:	46bd      	mov	sp, r7
 8009926:	bd80      	pop	{r7, pc}
 8009928:	200086ec 	.word	0x200086ec
 800992c:	200086c8 	.word	0x200086c8
 8009930:	2000867c 	.word	0x2000867c
 8009934:	20008680 	.word	0x20008680
 8009938:	200086dc 	.word	0x200086dc
 800993c:	200086e4 	.word	0x200086e4
 8009940:	200086cc 	.word	0x200086cc
 8009944:	200081f4 	.word	0x200081f4
 8009948:	200081f0 	.word	0x200081f0
 800994c:	200086d8 	.word	0x200086d8
 8009950:	200086d4 	.word	0x200086d4

08009954 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009954:	b480      	push	{r7}
 8009956:	b085      	sub	sp, #20
 8009958:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800995a:	4b2b      	ldr	r3, [pc, #172]	@ (8009a08 <vTaskSwitchContext+0xb4>)
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d003      	beq.n	800996a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009962:	4b2a      	ldr	r3, [pc, #168]	@ (8009a0c <vTaskSwitchContext+0xb8>)
 8009964:	2201      	movs	r2, #1
 8009966:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009968:	e047      	b.n	80099fa <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800996a:	4b28      	ldr	r3, [pc, #160]	@ (8009a0c <vTaskSwitchContext+0xb8>)
 800996c:	2200      	movs	r2, #0
 800996e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009970:	4b27      	ldr	r3, [pc, #156]	@ (8009a10 <vTaskSwitchContext+0xbc>)
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	60fb      	str	r3, [r7, #12]
 8009976:	e011      	b.n	800999c <vTaskSwitchContext+0x48>
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	2b00      	cmp	r3, #0
 800997c:	d10b      	bne.n	8009996 <vTaskSwitchContext+0x42>
	__asm volatile
 800997e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009982:	f383 8811 	msr	BASEPRI, r3
 8009986:	f3bf 8f6f 	isb	sy
 800998a:	f3bf 8f4f 	dsb	sy
 800998e:	607b      	str	r3, [r7, #4]
}
 8009990:	bf00      	nop
 8009992:	bf00      	nop
 8009994:	e7fd      	b.n	8009992 <vTaskSwitchContext+0x3e>
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	3b01      	subs	r3, #1
 800999a:	60fb      	str	r3, [r7, #12]
 800999c:	491d      	ldr	r1, [pc, #116]	@ (8009a14 <vTaskSwitchContext+0xc0>)
 800999e:	68fa      	ldr	r2, [r7, #12]
 80099a0:	4613      	mov	r3, r2
 80099a2:	009b      	lsls	r3, r3, #2
 80099a4:	4413      	add	r3, r2
 80099a6:	009b      	lsls	r3, r3, #2
 80099a8:	440b      	add	r3, r1
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d0e3      	beq.n	8009978 <vTaskSwitchContext+0x24>
 80099b0:	68fa      	ldr	r2, [r7, #12]
 80099b2:	4613      	mov	r3, r2
 80099b4:	009b      	lsls	r3, r3, #2
 80099b6:	4413      	add	r3, r2
 80099b8:	009b      	lsls	r3, r3, #2
 80099ba:	4a16      	ldr	r2, [pc, #88]	@ (8009a14 <vTaskSwitchContext+0xc0>)
 80099bc:	4413      	add	r3, r2
 80099be:	60bb      	str	r3, [r7, #8]
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	685b      	ldr	r3, [r3, #4]
 80099c4:	685a      	ldr	r2, [r3, #4]
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	605a      	str	r2, [r3, #4]
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	685a      	ldr	r2, [r3, #4]
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	3308      	adds	r3, #8
 80099d2:	429a      	cmp	r2, r3
 80099d4:	d104      	bne.n	80099e0 <vTaskSwitchContext+0x8c>
 80099d6:	68bb      	ldr	r3, [r7, #8]
 80099d8:	685b      	ldr	r3, [r3, #4]
 80099da:	685a      	ldr	r2, [r3, #4]
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	605a      	str	r2, [r3, #4]
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	685b      	ldr	r3, [r3, #4]
 80099e4:	68db      	ldr	r3, [r3, #12]
 80099e6:	4a0c      	ldr	r2, [pc, #48]	@ (8009a18 <vTaskSwitchContext+0xc4>)
 80099e8:	6013      	str	r3, [r2, #0]
 80099ea:	4a09      	ldr	r2, [pc, #36]	@ (8009a10 <vTaskSwitchContext+0xbc>)
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80099f0:	4b09      	ldr	r3, [pc, #36]	@ (8009a18 <vTaskSwitchContext+0xc4>)
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	3354      	adds	r3, #84	@ 0x54
 80099f6:	4a09      	ldr	r2, [pc, #36]	@ (8009a1c <vTaskSwitchContext+0xc8>)
 80099f8:	6013      	str	r3, [r2, #0]
}
 80099fa:	bf00      	nop
 80099fc:	3714      	adds	r7, #20
 80099fe:	46bd      	mov	sp, r7
 8009a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a04:	4770      	bx	lr
 8009a06:	bf00      	nop
 8009a08:	200086ec 	.word	0x200086ec
 8009a0c:	200086d8 	.word	0x200086d8
 8009a10:	200086cc 	.word	0x200086cc
 8009a14:	200081f4 	.word	0x200081f4
 8009a18:	200081f0 	.word	0x200081f0
 8009a1c:	200000ec 	.word	0x200000ec

08009a20 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b084      	sub	sp, #16
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
 8009a28:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d10b      	bne.n	8009a48 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a34:	f383 8811 	msr	BASEPRI, r3
 8009a38:	f3bf 8f6f 	isb	sy
 8009a3c:	f3bf 8f4f 	dsb	sy
 8009a40:	60fb      	str	r3, [r7, #12]
}
 8009a42:	bf00      	nop
 8009a44:	bf00      	nop
 8009a46:	e7fd      	b.n	8009a44 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009a48:	4b07      	ldr	r3, [pc, #28]	@ (8009a68 <vTaskPlaceOnEventList+0x48>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	3318      	adds	r3, #24
 8009a4e:	4619      	mov	r1, r3
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	f7fe fdd4 	bl	80085fe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009a56:	2101      	movs	r1, #1
 8009a58:	6838      	ldr	r0, [r7, #0]
 8009a5a:	f000 faaf 	bl	8009fbc <prvAddCurrentTaskToDelayedList>
}
 8009a5e:	bf00      	nop
 8009a60:	3710      	adds	r7, #16
 8009a62:	46bd      	mov	sp, r7
 8009a64:	bd80      	pop	{r7, pc}
 8009a66:	bf00      	nop
 8009a68:	200081f0 	.word	0x200081f0

08009a6c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009a6c:	b580      	push	{r7, lr}
 8009a6e:	b086      	sub	sp, #24
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	60f8      	str	r0, [r7, #12]
 8009a74:	60b9      	str	r1, [r7, #8]
 8009a76:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d10b      	bne.n	8009a96 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a82:	f383 8811 	msr	BASEPRI, r3
 8009a86:	f3bf 8f6f 	isb	sy
 8009a8a:	f3bf 8f4f 	dsb	sy
 8009a8e:	617b      	str	r3, [r7, #20]
}
 8009a90:	bf00      	nop
 8009a92:	bf00      	nop
 8009a94:	e7fd      	b.n	8009a92 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009a96:	4b0a      	ldr	r3, [pc, #40]	@ (8009ac0 <vTaskPlaceOnEventListRestricted+0x54>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	3318      	adds	r3, #24
 8009a9c:	4619      	mov	r1, r3
 8009a9e:	68f8      	ldr	r0, [r7, #12]
 8009aa0:	f7fe fd89 	bl	80085b6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d002      	beq.n	8009ab0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009aaa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009aae:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009ab0:	6879      	ldr	r1, [r7, #4]
 8009ab2:	68b8      	ldr	r0, [r7, #8]
 8009ab4:	f000 fa82 	bl	8009fbc <prvAddCurrentTaskToDelayedList>
	}
 8009ab8:	bf00      	nop
 8009aba:	3718      	adds	r7, #24
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}
 8009ac0:	200081f0 	.word	0x200081f0

08009ac4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b086      	sub	sp, #24
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	68db      	ldr	r3, [r3, #12]
 8009ad0:	68db      	ldr	r3, [r3, #12]
 8009ad2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009ad4:	693b      	ldr	r3, [r7, #16]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d10b      	bne.n	8009af2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ade:	f383 8811 	msr	BASEPRI, r3
 8009ae2:	f3bf 8f6f 	isb	sy
 8009ae6:	f3bf 8f4f 	dsb	sy
 8009aea:	60fb      	str	r3, [r7, #12]
}
 8009aec:	bf00      	nop
 8009aee:	bf00      	nop
 8009af0:	e7fd      	b.n	8009aee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009af2:	693b      	ldr	r3, [r7, #16]
 8009af4:	3318      	adds	r3, #24
 8009af6:	4618      	mov	r0, r3
 8009af8:	f7fe fdba 	bl	8008670 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009afc:	4b1d      	ldr	r3, [pc, #116]	@ (8009b74 <xTaskRemoveFromEventList+0xb0>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d11d      	bne.n	8009b40 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	3304      	adds	r3, #4
 8009b08:	4618      	mov	r0, r3
 8009b0a:	f7fe fdb1 	bl	8008670 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009b0e:	693b      	ldr	r3, [r7, #16]
 8009b10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b12:	4b19      	ldr	r3, [pc, #100]	@ (8009b78 <xTaskRemoveFromEventList+0xb4>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	429a      	cmp	r2, r3
 8009b18:	d903      	bls.n	8009b22 <xTaskRemoveFromEventList+0x5e>
 8009b1a:	693b      	ldr	r3, [r7, #16]
 8009b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b1e:	4a16      	ldr	r2, [pc, #88]	@ (8009b78 <xTaskRemoveFromEventList+0xb4>)
 8009b20:	6013      	str	r3, [r2, #0]
 8009b22:	693b      	ldr	r3, [r7, #16]
 8009b24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b26:	4613      	mov	r3, r2
 8009b28:	009b      	lsls	r3, r3, #2
 8009b2a:	4413      	add	r3, r2
 8009b2c:	009b      	lsls	r3, r3, #2
 8009b2e:	4a13      	ldr	r2, [pc, #76]	@ (8009b7c <xTaskRemoveFromEventList+0xb8>)
 8009b30:	441a      	add	r2, r3
 8009b32:	693b      	ldr	r3, [r7, #16]
 8009b34:	3304      	adds	r3, #4
 8009b36:	4619      	mov	r1, r3
 8009b38:	4610      	mov	r0, r2
 8009b3a:	f7fe fd3c 	bl	80085b6 <vListInsertEnd>
 8009b3e:	e005      	b.n	8009b4c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009b40:	693b      	ldr	r3, [r7, #16]
 8009b42:	3318      	adds	r3, #24
 8009b44:	4619      	mov	r1, r3
 8009b46:	480e      	ldr	r0, [pc, #56]	@ (8009b80 <xTaskRemoveFromEventList+0xbc>)
 8009b48:	f7fe fd35 	bl	80085b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009b4c:	693b      	ldr	r3, [r7, #16]
 8009b4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b50:	4b0c      	ldr	r3, [pc, #48]	@ (8009b84 <xTaskRemoveFromEventList+0xc0>)
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b56:	429a      	cmp	r2, r3
 8009b58:	d905      	bls.n	8009b66 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009b5a:	2301      	movs	r3, #1
 8009b5c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009b5e:	4b0a      	ldr	r3, [pc, #40]	@ (8009b88 <xTaskRemoveFromEventList+0xc4>)
 8009b60:	2201      	movs	r2, #1
 8009b62:	601a      	str	r2, [r3, #0]
 8009b64:	e001      	b.n	8009b6a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009b66:	2300      	movs	r3, #0
 8009b68:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009b6a:	697b      	ldr	r3, [r7, #20]
}
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	3718      	adds	r7, #24
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bd80      	pop	{r7, pc}
 8009b74:	200086ec 	.word	0x200086ec
 8009b78:	200086cc 	.word	0x200086cc
 8009b7c:	200081f4 	.word	0x200081f4
 8009b80:	20008684 	.word	0x20008684
 8009b84:	200081f0 	.word	0x200081f0
 8009b88:	200086d8 	.word	0x200086d8

08009b8c <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b084      	sub	sp, #16
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d10b      	bne.n	8009bb2 <vTaskSetTimeOutState+0x26>
	__asm volatile
 8009b9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b9e:	f383 8811 	msr	BASEPRI, r3
 8009ba2:	f3bf 8f6f 	isb	sy
 8009ba6:	f3bf 8f4f 	dsb	sy
 8009baa:	60fb      	str	r3, [r7, #12]
}
 8009bac:	bf00      	nop
 8009bae:	bf00      	nop
 8009bb0:	e7fd      	b.n	8009bae <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 8009bb2:	f000 fee1 	bl	800a978 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009bb6:	4b07      	ldr	r3, [pc, #28]	@ (8009bd4 <vTaskSetTimeOutState+0x48>)
 8009bb8:	681a      	ldr	r2, [r3, #0]
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 8009bbe:	4b06      	ldr	r3, [pc, #24]	@ (8009bd8 <vTaskSetTimeOutState+0x4c>)
 8009bc0:	681a      	ldr	r2, [r3, #0]
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 8009bc6:	f000 ff09 	bl	800a9dc <vPortExitCritical>
}
 8009bca:	bf00      	nop
 8009bcc:	3710      	adds	r7, #16
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	bd80      	pop	{r7, pc}
 8009bd2:	bf00      	nop
 8009bd4:	200086dc 	.word	0x200086dc
 8009bd8:	200086c8 	.word	0x200086c8

08009bdc <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009bdc:	b480      	push	{r7}
 8009bde:	b083      	sub	sp, #12
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009be4:	4b06      	ldr	r3, [pc, #24]	@ (8009c00 <vTaskInternalSetTimeOutState+0x24>)
 8009be6:	681a      	ldr	r2, [r3, #0]
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009bec:	4b05      	ldr	r3, [pc, #20]	@ (8009c04 <vTaskInternalSetTimeOutState+0x28>)
 8009bee:	681a      	ldr	r2, [r3, #0]
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	605a      	str	r2, [r3, #4]
}
 8009bf4:	bf00      	nop
 8009bf6:	370c      	adds	r7, #12
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfe:	4770      	bx	lr
 8009c00:	200086dc 	.word	0x200086dc
 8009c04:	200086c8 	.word	0x200086c8

08009c08 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b088      	sub	sp, #32
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
 8009c10:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d10b      	bne.n	8009c30 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c1c:	f383 8811 	msr	BASEPRI, r3
 8009c20:	f3bf 8f6f 	isb	sy
 8009c24:	f3bf 8f4f 	dsb	sy
 8009c28:	613b      	str	r3, [r7, #16]
}
 8009c2a:	bf00      	nop
 8009c2c:	bf00      	nop
 8009c2e:	e7fd      	b.n	8009c2c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d10b      	bne.n	8009c4e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c3a:	f383 8811 	msr	BASEPRI, r3
 8009c3e:	f3bf 8f6f 	isb	sy
 8009c42:	f3bf 8f4f 	dsb	sy
 8009c46:	60fb      	str	r3, [r7, #12]
}
 8009c48:	bf00      	nop
 8009c4a:	bf00      	nop
 8009c4c:	e7fd      	b.n	8009c4a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009c4e:	f000 fe93 	bl	800a978 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009c52:	4b1d      	ldr	r3, [pc, #116]	@ (8009cc8 <xTaskCheckForTimeOut+0xc0>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	685b      	ldr	r3, [r3, #4]
 8009c5c:	69ba      	ldr	r2, [r7, #24]
 8009c5e:	1ad3      	subs	r3, r2, r3
 8009c60:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009c6a:	d102      	bne.n	8009c72 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	61fb      	str	r3, [r7, #28]
 8009c70:	e023      	b.n	8009cba <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681a      	ldr	r2, [r3, #0]
 8009c76:	4b15      	ldr	r3, [pc, #84]	@ (8009ccc <xTaskCheckForTimeOut+0xc4>)
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	429a      	cmp	r2, r3
 8009c7c:	d007      	beq.n	8009c8e <xTaskCheckForTimeOut+0x86>
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	685b      	ldr	r3, [r3, #4]
 8009c82:	69ba      	ldr	r2, [r7, #24]
 8009c84:	429a      	cmp	r2, r3
 8009c86:	d302      	bcc.n	8009c8e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009c88:	2301      	movs	r3, #1
 8009c8a:	61fb      	str	r3, [r7, #28]
 8009c8c:	e015      	b.n	8009cba <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	697a      	ldr	r2, [r7, #20]
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d20b      	bcs.n	8009cb0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	681a      	ldr	r2, [r3, #0]
 8009c9c:	697b      	ldr	r3, [r7, #20]
 8009c9e:	1ad2      	subs	r2, r2, r3
 8009ca0:	683b      	ldr	r3, [r7, #0]
 8009ca2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009ca4:	6878      	ldr	r0, [r7, #4]
 8009ca6:	f7ff ff99 	bl	8009bdc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009caa:	2300      	movs	r3, #0
 8009cac:	61fb      	str	r3, [r7, #28]
 8009cae:	e004      	b.n	8009cba <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009cb0:	683b      	ldr	r3, [r7, #0]
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009cba:	f000 fe8f 	bl	800a9dc <vPortExitCritical>

	return xReturn;
 8009cbe:	69fb      	ldr	r3, [r7, #28]
}
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	3720      	adds	r7, #32
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	bd80      	pop	{r7, pc}
 8009cc8:	200086c8 	.word	0x200086c8
 8009ccc:	200086dc 	.word	0x200086dc

08009cd0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009cd0:	b480      	push	{r7}
 8009cd2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009cd4:	4b03      	ldr	r3, [pc, #12]	@ (8009ce4 <vTaskMissedYield+0x14>)
 8009cd6:	2201      	movs	r2, #1
 8009cd8:	601a      	str	r2, [r3, #0]
}
 8009cda:	bf00      	nop
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce2:	4770      	bx	lr
 8009ce4:	200086d8 	.word	0x200086d8

08009ce8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b082      	sub	sp, #8
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009cf0:	f000 f852 	bl	8009d98 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009cf4:	4b06      	ldr	r3, [pc, #24]	@ (8009d10 <prvIdleTask+0x28>)
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	2b01      	cmp	r3, #1
 8009cfa:	d9f9      	bls.n	8009cf0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009cfc:	4b05      	ldr	r3, [pc, #20]	@ (8009d14 <prvIdleTask+0x2c>)
 8009cfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d02:	601a      	str	r2, [r3, #0]
 8009d04:	f3bf 8f4f 	dsb	sy
 8009d08:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009d0c:	e7f0      	b.n	8009cf0 <prvIdleTask+0x8>
 8009d0e:	bf00      	nop
 8009d10:	200081f4 	.word	0x200081f4
 8009d14:	e000ed04 	.word	0xe000ed04

08009d18 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b082      	sub	sp, #8
 8009d1c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009d1e:	2300      	movs	r3, #0
 8009d20:	607b      	str	r3, [r7, #4]
 8009d22:	e00c      	b.n	8009d3e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009d24:	687a      	ldr	r2, [r7, #4]
 8009d26:	4613      	mov	r3, r2
 8009d28:	009b      	lsls	r3, r3, #2
 8009d2a:	4413      	add	r3, r2
 8009d2c:	009b      	lsls	r3, r3, #2
 8009d2e:	4a12      	ldr	r2, [pc, #72]	@ (8009d78 <prvInitialiseTaskLists+0x60>)
 8009d30:	4413      	add	r3, r2
 8009d32:	4618      	mov	r0, r3
 8009d34:	f7fe fc12 	bl	800855c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	3301      	adds	r3, #1
 8009d3c:	607b      	str	r3, [r7, #4]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	2b37      	cmp	r3, #55	@ 0x37
 8009d42:	d9ef      	bls.n	8009d24 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009d44:	480d      	ldr	r0, [pc, #52]	@ (8009d7c <prvInitialiseTaskLists+0x64>)
 8009d46:	f7fe fc09 	bl	800855c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009d4a:	480d      	ldr	r0, [pc, #52]	@ (8009d80 <prvInitialiseTaskLists+0x68>)
 8009d4c:	f7fe fc06 	bl	800855c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009d50:	480c      	ldr	r0, [pc, #48]	@ (8009d84 <prvInitialiseTaskLists+0x6c>)
 8009d52:	f7fe fc03 	bl	800855c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009d56:	480c      	ldr	r0, [pc, #48]	@ (8009d88 <prvInitialiseTaskLists+0x70>)
 8009d58:	f7fe fc00 	bl	800855c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009d5c:	480b      	ldr	r0, [pc, #44]	@ (8009d8c <prvInitialiseTaskLists+0x74>)
 8009d5e:	f7fe fbfd 	bl	800855c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009d62:	4b0b      	ldr	r3, [pc, #44]	@ (8009d90 <prvInitialiseTaskLists+0x78>)
 8009d64:	4a05      	ldr	r2, [pc, #20]	@ (8009d7c <prvInitialiseTaskLists+0x64>)
 8009d66:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009d68:	4b0a      	ldr	r3, [pc, #40]	@ (8009d94 <prvInitialiseTaskLists+0x7c>)
 8009d6a:	4a05      	ldr	r2, [pc, #20]	@ (8009d80 <prvInitialiseTaskLists+0x68>)
 8009d6c:	601a      	str	r2, [r3, #0]
}
 8009d6e:	bf00      	nop
 8009d70:	3708      	adds	r7, #8
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bd80      	pop	{r7, pc}
 8009d76:	bf00      	nop
 8009d78:	200081f4 	.word	0x200081f4
 8009d7c:	20008654 	.word	0x20008654
 8009d80:	20008668 	.word	0x20008668
 8009d84:	20008684 	.word	0x20008684
 8009d88:	20008698 	.word	0x20008698
 8009d8c:	200086b0 	.word	0x200086b0
 8009d90:	2000867c 	.word	0x2000867c
 8009d94:	20008680 	.word	0x20008680

08009d98 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b082      	sub	sp, #8
 8009d9c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009d9e:	e019      	b.n	8009dd4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009da0:	f000 fdea 	bl	800a978 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009da4:	4b10      	ldr	r3, [pc, #64]	@ (8009de8 <prvCheckTasksWaitingTermination+0x50>)
 8009da6:	68db      	ldr	r3, [r3, #12]
 8009da8:	68db      	ldr	r3, [r3, #12]
 8009daa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	3304      	adds	r3, #4
 8009db0:	4618      	mov	r0, r3
 8009db2:	f7fe fc5d 	bl	8008670 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009db6:	4b0d      	ldr	r3, [pc, #52]	@ (8009dec <prvCheckTasksWaitingTermination+0x54>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	3b01      	subs	r3, #1
 8009dbc:	4a0b      	ldr	r2, [pc, #44]	@ (8009dec <prvCheckTasksWaitingTermination+0x54>)
 8009dbe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8009df0 <prvCheckTasksWaitingTermination+0x58>)
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	3b01      	subs	r3, #1
 8009dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8009df0 <prvCheckTasksWaitingTermination+0x58>)
 8009dc8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009dca:	f000 fe07 	bl	800a9dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009dce:	6878      	ldr	r0, [r7, #4]
 8009dd0:	f000 f810 	bl	8009df4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009dd4:	4b06      	ldr	r3, [pc, #24]	@ (8009df0 <prvCheckTasksWaitingTermination+0x58>)
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d1e1      	bne.n	8009da0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009ddc:	bf00      	nop
 8009dde:	bf00      	nop
 8009de0:	3708      	adds	r7, #8
 8009de2:	46bd      	mov	sp, r7
 8009de4:	bd80      	pop	{r7, pc}
 8009de6:	bf00      	nop
 8009de8:	20008698 	.word	0x20008698
 8009dec:	200086c4 	.word	0x200086c4
 8009df0:	200086ac 	.word	0x200086ac

08009df4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b084      	sub	sp, #16
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	3354      	adds	r3, #84	@ 0x54
 8009e00:	4618      	mov	r0, r3
 8009e02:	f00e fd99 	bl	8018938 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d108      	bne.n	8009e22 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e14:	4618      	mov	r0, r3
 8009e16:	f000 ff9f 	bl	800ad58 <vPortFree>
				vPortFree( pxTCB );
 8009e1a:	6878      	ldr	r0, [r7, #4]
 8009e1c:	f000 ff9c 	bl	800ad58 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009e20:	e019      	b.n	8009e56 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009e28:	2b01      	cmp	r3, #1
 8009e2a:	d103      	bne.n	8009e34 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f000 ff93 	bl	800ad58 <vPortFree>
	}
 8009e32:	e010      	b.n	8009e56 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009e3a:	2b02      	cmp	r3, #2
 8009e3c:	d00b      	beq.n	8009e56 <prvDeleteTCB+0x62>
	__asm volatile
 8009e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e42:	f383 8811 	msr	BASEPRI, r3
 8009e46:	f3bf 8f6f 	isb	sy
 8009e4a:	f3bf 8f4f 	dsb	sy
 8009e4e:	60fb      	str	r3, [r7, #12]
}
 8009e50:	bf00      	nop
 8009e52:	bf00      	nop
 8009e54:	e7fd      	b.n	8009e52 <prvDeleteTCB+0x5e>
	}
 8009e56:	bf00      	nop
 8009e58:	3710      	adds	r7, #16
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bd80      	pop	{r7, pc}
	...

08009e60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009e60:	b480      	push	{r7}
 8009e62:	b083      	sub	sp, #12
 8009e64:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009e66:	4b0c      	ldr	r3, [pc, #48]	@ (8009e98 <prvResetNextTaskUnblockTime+0x38>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d104      	bne.n	8009e7a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009e70:	4b0a      	ldr	r3, [pc, #40]	@ (8009e9c <prvResetNextTaskUnblockTime+0x3c>)
 8009e72:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009e76:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009e78:	e008      	b.n	8009e8c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e7a:	4b07      	ldr	r3, [pc, #28]	@ (8009e98 <prvResetNextTaskUnblockTime+0x38>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	68db      	ldr	r3, [r3, #12]
 8009e80:	68db      	ldr	r3, [r3, #12]
 8009e82:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	685b      	ldr	r3, [r3, #4]
 8009e88:	4a04      	ldr	r2, [pc, #16]	@ (8009e9c <prvResetNextTaskUnblockTime+0x3c>)
 8009e8a:	6013      	str	r3, [r2, #0]
}
 8009e8c:	bf00      	nop
 8009e8e:	370c      	adds	r7, #12
 8009e90:	46bd      	mov	sp, r7
 8009e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e96:	4770      	bx	lr
 8009e98:	2000867c 	.word	0x2000867c
 8009e9c:	200086e4 	.word	0x200086e4

08009ea0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b083      	sub	sp, #12
 8009ea4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8009ed4 <xTaskGetSchedulerState+0x34>)
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d102      	bne.n	8009eb4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009eae:	2301      	movs	r3, #1
 8009eb0:	607b      	str	r3, [r7, #4]
 8009eb2:	e008      	b.n	8009ec6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009eb4:	4b08      	ldr	r3, [pc, #32]	@ (8009ed8 <xTaskGetSchedulerState+0x38>)
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d102      	bne.n	8009ec2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009ebc:	2302      	movs	r3, #2
 8009ebe:	607b      	str	r3, [r7, #4]
 8009ec0:	e001      	b.n	8009ec6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009ec2:	2300      	movs	r3, #0
 8009ec4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009ec6:	687b      	ldr	r3, [r7, #4]
	}
 8009ec8:	4618      	mov	r0, r3
 8009eca:	370c      	adds	r7, #12
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed2:	4770      	bx	lr
 8009ed4:	200086d0 	.word	0x200086d0
 8009ed8:	200086ec 	.word	0x200086ec

08009edc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b086      	sub	sp, #24
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d058      	beq.n	8009fa4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009ef2:	4b2f      	ldr	r3, [pc, #188]	@ (8009fb0 <xTaskPriorityDisinherit+0xd4>)
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	693a      	ldr	r2, [r7, #16]
 8009ef8:	429a      	cmp	r2, r3
 8009efa:	d00b      	beq.n	8009f14 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009efc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f00:	f383 8811 	msr	BASEPRI, r3
 8009f04:	f3bf 8f6f 	isb	sy
 8009f08:	f3bf 8f4f 	dsb	sy
 8009f0c:	60fb      	str	r3, [r7, #12]
}
 8009f0e:	bf00      	nop
 8009f10:	bf00      	nop
 8009f12:	e7fd      	b.n	8009f10 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009f14:	693b      	ldr	r3, [r7, #16]
 8009f16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d10b      	bne.n	8009f34 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009f1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f20:	f383 8811 	msr	BASEPRI, r3
 8009f24:	f3bf 8f6f 	isb	sy
 8009f28:	f3bf 8f4f 	dsb	sy
 8009f2c:	60bb      	str	r3, [r7, #8]
}
 8009f2e:	bf00      	nop
 8009f30:	bf00      	nop
 8009f32:	e7fd      	b.n	8009f30 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009f34:	693b      	ldr	r3, [r7, #16]
 8009f36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f38:	1e5a      	subs	r2, r3, #1
 8009f3a:	693b      	ldr	r3, [r7, #16]
 8009f3c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009f3e:	693b      	ldr	r3, [r7, #16]
 8009f40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f42:	693b      	ldr	r3, [r7, #16]
 8009f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f46:	429a      	cmp	r2, r3
 8009f48:	d02c      	beq.n	8009fa4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009f4a:	693b      	ldr	r3, [r7, #16]
 8009f4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d128      	bne.n	8009fa4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f52:	693b      	ldr	r3, [r7, #16]
 8009f54:	3304      	adds	r3, #4
 8009f56:	4618      	mov	r0, r3
 8009f58:	f7fe fb8a 	bl	8008670 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009f5c:	693b      	ldr	r3, [r7, #16]
 8009f5e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009f60:	693b      	ldr	r3, [r7, #16]
 8009f62:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f64:	693b      	ldr	r3, [r7, #16]
 8009f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f68:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009f6c:	693b      	ldr	r3, [r7, #16]
 8009f6e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009f70:	693b      	ldr	r3, [r7, #16]
 8009f72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f74:	4b0f      	ldr	r3, [pc, #60]	@ (8009fb4 <xTaskPriorityDisinherit+0xd8>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	429a      	cmp	r2, r3
 8009f7a:	d903      	bls.n	8009f84 <xTaskPriorityDisinherit+0xa8>
 8009f7c:	693b      	ldr	r3, [r7, #16]
 8009f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f80:	4a0c      	ldr	r2, [pc, #48]	@ (8009fb4 <xTaskPriorityDisinherit+0xd8>)
 8009f82:	6013      	str	r3, [r2, #0]
 8009f84:	693b      	ldr	r3, [r7, #16]
 8009f86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f88:	4613      	mov	r3, r2
 8009f8a:	009b      	lsls	r3, r3, #2
 8009f8c:	4413      	add	r3, r2
 8009f8e:	009b      	lsls	r3, r3, #2
 8009f90:	4a09      	ldr	r2, [pc, #36]	@ (8009fb8 <xTaskPriorityDisinherit+0xdc>)
 8009f92:	441a      	add	r2, r3
 8009f94:	693b      	ldr	r3, [r7, #16]
 8009f96:	3304      	adds	r3, #4
 8009f98:	4619      	mov	r1, r3
 8009f9a:	4610      	mov	r0, r2
 8009f9c:	f7fe fb0b 	bl	80085b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009fa4:	697b      	ldr	r3, [r7, #20]
	}
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	3718      	adds	r7, #24
 8009faa:	46bd      	mov	sp, r7
 8009fac:	bd80      	pop	{r7, pc}
 8009fae:	bf00      	nop
 8009fb0:	200081f0 	.word	0x200081f0
 8009fb4:	200086cc 	.word	0x200086cc
 8009fb8:	200081f4 	.word	0x200081f4

08009fbc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b084      	sub	sp, #16
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
 8009fc4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009fc6:	4b21      	ldr	r3, [pc, #132]	@ (800a04c <prvAddCurrentTaskToDelayedList+0x90>)
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009fcc:	4b20      	ldr	r3, [pc, #128]	@ (800a050 <prvAddCurrentTaskToDelayedList+0x94>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	3304      	adds	r3, #4
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	f7fe fb4c 	bl	8008670 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009fde:	d10a      	bne.n	8009ff6 <prvAddCurrentTaskToDelayedList+0x3a>
 8009fe0:	683b      	ldr	r3, [r7, #0]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d007      	beq.n	8009ff6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009fe6:	4b1a      	ldr	r3, [pc, #104]	@ (800a050 <prvAddCurrentTaskToDelayedList+0x94>)
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	3304      	adds	r3, #4
 8009fec:	4619      	mov	r1, r3
 8009fee:	4819      	ldr	r0, [pc, #100]	@ (800a054 <prvAddCurrentTaskToDelayedList+0x98>)
 8009ff0:	f7fe fae1 	bl	80085b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009ff4:	e026      	b.n	800a044 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009ff6:	68fa      	ldr	r2, [r7, #12]
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	4413      	add	r3, r2
 8009ffc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009ffe:	4b14      	ldr	r3, [pc, #80]	@ (800a050 <prvAddCurrentTaskToDelayedList+0x94>)
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	68ba      	ldr	r2, [r7, #8]
 800a004:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a006:	68ba      	ldr	r2, [r7, #8]
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	429a      	cmp	r2, r3
 800a00c:	d209      	bcs.n	800a022 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a00e:	4b12      	ldr	r3, [pc, #72]	@ (800a058 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a010:	681a      	ldr	r2, [r3, #0]
 800a012:	4b0f      	ldr	r3, [pc, #60]	@ (800a050 <prvAddCurrentTaskToDelayedList+0x94>)
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	3304      	adds	r3, #4
 800a018:	4619      	mov	r1, r3
 800a01a:	4610      	mov	r0, r2
 800a01c:	f7fe faef 	bl	80085fe <vListInsert>
}
 800a020:	e010      	b.n	800a044 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a022:	4b0e      	ldr	r3, [pc, #56]	@ (800a05c <prvAddCurrentTaskToDelayedList+0xa0>)
 800a024:	681a      	ldr	r2, [r3, #0]
 800a026:	4b0a      	ldr	r3, [pc, #40]	@ (800a050 <prvAddCurrentTaskToDelayedList+0x94>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	3304      	adds	r3, #4
 800a02c:	4619      	mov	r1, r3
 800a02e:	4610      	mov	r0, r2
 800a030:	f7fe fae5 	bl	80085fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a034:	4b0a      	ldr	r3, [pc, #40]	@ (800a060 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	68ba      	ldr	r2, [r7, #8]
 800a03a:	429a      	cmp	r2, r3
 800a03c:	d202      	bcs.n	800a044 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a03e:	4a08      	ldr	r2, [pc, #32]	@ (800a060 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	6013      	str	r3, [r2, #0]
}
 800a044:	bf00      	nop
 800a046:	3710      	adds	r7, #16
 800a048:	46bd      	mov	sp, r7
 800a04a:	bd80      	pop	{r7, pc}
 800a04c:	200086c8 	.word	0x200086c8
 800a050:	200081f0 	.word	0x200081f0
 800a054:	200086b0 	.word	0x200086b0
 800a058:	20008680 	.word	0x20008680
 800a05c:	2000867c 	.word	0x2000867c
 800a060:	200086e4 	.word	0x200086e4

0800a064 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b08a      	sub	sp, #40	@ 0x28
 800a068:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a06a:	2300      	movs	r3, #0
 800a06c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a06e:	f000 fb13 	bl	800a698 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a072:	4b1d      	ldr	r3, [pc, #116]	@ (800a0e8 <xTimerCreateTimerTask+0x84>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d021      	beq.n	800a0be <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a07a:	2300      	movs	r3, #0
 800a07c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a07e:	2300      	movs	r3, #0
 800a080:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a082:	1d3a      	adds	r2, r7, #4
 800a084:	f107 0108 	add.w	r1, r7, #8
 800a088:	f107 030c 	add.w	r3, r7, #12
 800a08c:	4618      	mov	r0, r3
 800a08e:	f7fe fa4b 	bl	8008528 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a092:	6879      	ldr	r1, [r7, #4]
 800a094:	68bb      	ldr	r3, [r7, #8]
 800a096:	68fa      	ldr	r2, [r7, #12]
 800a098:	9202      	str	r2, [sp, #8]
 800a09a:	9301      	str	r3, [sp, #4]
 800a09c:	2302      	movs	r3, #2
 800a09e:	9300      	str	r3, [sp, #0]
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	460a      	mov	r2, r1
 800a0a4:	4911      	ldr	r1, [pc, #68]	@ (800a0ec <xTimerCreateTimerTask+0x88>)
 800a0a6:	4812      	ldr	r0, [pc, #72]	@ (800a0f0 <xTimerCreateTimerTask+0x8c>)
 800a0a8:	f7ff f806 	bl	80090b8 <xTaskCreateStatic>
 800a0ac:	4603      	mov	r3, r0
 800a0ae:	4a11      	ldr	r2, [pc, #68]	@ (800a0f4 <xTimerCreateTimerTask+0x90>)
 800a0b0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a0b2:	4b10      	ldr	r3, [pc, #64]	@ (800a0f4 <xTimerCreateTimerTask+0x90>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d001      	beq.n	800a0be <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a0be:	697b      	ldr	r3, [r7, #20]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d10b      	bne.n	800a0dc <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a0c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0c8:	f383 8811 	msr	BASEPRI, r3
 800a0cc:	f3bf 8f6f 	isb	sy
 800a0d0:	f3bf 8f4f 	dsb	sy
 800a0d4:	613b      	str	r3, [r7, #16]
}
 800a0d6:	bf00      	nop
 800a0d8:	bf00      	nop
 800a0da:	e7fd      	b.n	800a0d8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a0dc:	697b      	ldr	r3, [r7, #20]
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	3718      	adds	r7, #24
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd80      	pop	{r7, pc}
 800a0e6:	bf00      	nop
 800a0e8:	20008720 	.word	0x20008720
 800a0ec:	0801997c 	.word	0x0801997c
 800a0f0:	0800a231 	.word	0x0800a231
 800a0f4:	20008724 	.word	0x20008724

0800a0f8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b08a      	sub	sp, #40	@ 0x28
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	60f8      	str	r0, [r7, #12]
 800a100:	60b9      	str	r1, [r7, #8]
 800a102:	607a      	str	r2, [r7, #4]
 800a104:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a106:	2300      	movs	r3, #0
 800a108:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d10b      	bne.n	800a128 <xTimerGenericCommand+0x30>
	__asm volatile
 800a110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a114:	f383 8811 	msr	BASEPRI, r3
 800a118:	f3bf 8f6f 	isb	sy
 800a11c:	f3bf 8f4f 	dsb	sy
 800a120:	623b      	str	r3, [r7, #32]
}
 800a122:	bf00      	nop
 800a124:	bf00      	nop
 800a126:	e7fd      	b.n	800a124 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a128:	4b19      	ldr	r3, [pc, #100]	@ (800a190 <xTimerGenericCommand+0x98>)
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d02a      	beq.n	800a186 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a13c:	68bb      	ldr	r3, [r7, #8]
 800a13e:	2b05      	cmp	r3, #5
 800a140:	dc18      	bgt.n	800a174 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a142:	f7ff fead 	bl	8009ea0 <xTaskGetSchedulerState>
 800a146:	4603      	mov	r3, r0
 800a148:	2b02      	cmp	r3, #2
 800a14a:	d109      	bne.n	800a160 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a14c:	4b10      	ldr	r3, [pc, #64]	@ (800a190 <xTimerGenericCommand+0x98>)
 800a14e:	6818      	ldr	r0, [r3, #0]
 800a150:	f107 0110 	add.w	r1, r7, #16
 800a154:	2300      	movs	r3, #0
 800a156:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a158:	f7fe fbbe 	bl	80088d8 <xQueueGenericSend>
 800a15c:	6278      	str	r0, [r7, #36]	@ 0x24
 800a15e:	e012      	b.n	800a186 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a160:	4b0b      	ldr	r3, [pc, #44]	@ (800a190 <xTimerGenericCommand+0x98>)
 800a162:	6818      	ldr	r0, [r3, #0]
 800a164:	f107 0110 	add.w	r1, r7, #16
 800a168:	2300      	movs	r3, #0
 800a16a:	2200      	movs	r2, #0
 800a16c:	f7fe fbb4 	bl	80088d8 <xQueueGenericSend>
 800a170:	6278      	str	r0, [r7, #36]	@ 0x24
 800a172:	e008      	b.n	800a186 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a174:	4b06      	ldr	r3, [pc, #24]	@ (800a190 <xTimerGenericCommand+0x98>)
 800a176:	6818      	ldr	r0, [r3, #0]
 800a178:	f107 0110 	add.w	r1, r7, #16
 800a17c:	2300      	movs	r3, #0
 800a17e:	683a      	ldr	r2, [r7, #0]
 800a180:	f7fe fcac 	bl	8008adc <xQueueGenericSendFromISR>
 800a184:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a188:	4618      	mov	r0, r3
 800a18a:	3728      	adds	r7, #40	@ 0x28
 800a18c:	46bd      	mov	sp, r7
 800a18e:	bd80      	pop	{r7, pc}
 800a190:	20008720 	.word	0x20008720

0800a194 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b088      	sub	sp, #32
 800a198:	af02      	add	r7, sp, #8
 800a19a:	6078      	str	r0, [r7, #4]
 800a19c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a19e:	4b23      	ldr	r3, [pc, #140]	@ (800a22c <prvProcessExpiredTimer+0x98>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	68db      	ldr	r3, [r3, #12]
 800a1a4:	68db      	ldr	r3, [r3, #12]
 800a1a6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a1a8:	697b      	ldr	r3, [r7, #20]
 800a1aa:	3304      	adds	r3, #4
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	f7fe fa5f 	bl	8008670 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a1b2:	697b      	ldr	r3, [r7, #20]
 800a1b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a1b8:	f003 0304 	and.w	r3, r3, #4
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d023      	beq.n	800a208 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a1c0:	697b      	ldr	r3, [r7, #20]
 800a1c2:	699a      	ldr	r2, [r3, #24]
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	18d1      	adds	r1, r2, r3
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	683a      	ldr	r2, [r7, #0]
 800a1cc:	6978      	ldr	r0, [r7, #20]
 800a1ce:	f000 f8d5 	bl	800a37c <prvInsertTimerInActiveList>
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d020      	beq.n	800a21a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a1d8:	2300      	movs	r3, #0
 800a1da:	9300      	str	r3, [sp, #0]
 800a1dc:	2300      	movs	r3, #0
 800a1de:	687a      	ldr	r2, [r7, #4]
 800a1e0:	2100      	movs	r1, #0
 800a1e2:	6978      	ldr	r0, [r7, #20]
 800a1e4:	f7ff ff88 	bl	800a0f8 <xTimerGenericCommand>
 800a1e8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a1ea:	693b      	ldr	r3, [r7, #16]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d114      	bne.n	800a21a <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a1f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1f4:	f383 8811 	msr	BASEPRI, r3
 800a1f8:	f3bf 8f6f 	isb	sy
 800a1fc:	f3bf 8f4f 	dsb	sy
 800a200:	60fb      	str	r3, [r7, #12]
}
 800a202:	bf00      	nop
 800a204:	bf00      	nop
 800a206:	e7fd      	b.n	800a204 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a208:	697b      	ldr	r3, [r7, #20]
 800a20a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a20e:	f023 0301 	bic.w	r3, r3, #1
 800a212:	b2da      	uxtb	r2, r3
 800a214:	697b      	ldr	r3, [r7, #20]
 800a216:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a21a:	697b      	ldr	r3, [r7, #20]
 800a21c:	6a1b      	ldr	r3, [r3, #32]
 800a21e:	6978      	ldr	r0, [r7, #20]
 800a220:	4798      	blx	r3
}
 800a222:	bf00      	nop
 800a224:	3718      	adds	r7, #24
 800a226:	46bd      	mov	sp, r7
 800a228:	bd80      	pop	{r7, pc}
 800a22a:	bf00      	nop
 800a22c:	20008718 	.word	0x20008718

0800a230 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b084      	sub	sp, #16
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a238:	f107 0308 	add.w	r3, r7, #8
 800a23c:	4618      	mov	r0, r3
 800a23e:	f000 f859 	bl	800a2f4 <prvGetNextExpireTime>
 800a242:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	4619      	mov	r1, r3
 800a248:	68f8      	ldr	r0, [r7, #12]
 800a24a:	f000 f805 	bl	800a258 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a24e:	f000 f8d7 	bl	800a400 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a252:	bf00      	nop
 800a254:	e7f0      	b.n	800a238 <prvTimerTask+0x8>
	...

0800a258 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b084      	sub	sp, #16
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
 800a260:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a262:	f7ff fa01 	bl	8009668 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a266:	f107 0308 	add.w	r3, r7, #8
 800a26a:	4618      	mov	r0, r3
 800a26c:	f000 f866 	bl	800a33c <prvSampleTimeNow>
 800a270:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d130      	bne.n	800a2da <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d10a      	bne.n	800a294 <prvProcessTimerOrBlockTask+0x3c>
 800a27e:	687a      	ldr	r2, [r7, #4]
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	429a      	cmp	r2, r3
 800a284:	d806      	bhi.n	800a294 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a286:	f7ff f9fd 	bl	8009684 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a28a:	68f9      	ldr	r1, [r7, #12]
 800a28c:	6878      	ldr	r0, [r7, #4]
 800a28e:	f7ff ff81 	bl	800a194 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a292:	e024      	b.n	800a2de <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a294:	683b      	ldr	r3, [r7, #0]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d008      	beq.n	800a2ac <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a29a:	4b13      	ldr	r3, [pc, #76]	@ (800a2e8 <prvProcessTimerOrBlockTask+0x90>)
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d101      	bne.n	800a2a8 <prvProcessTimerOrBlockTask+0x50>
 800a2a4:	2301      	movs	r3, #1
 800a2a6:	e000      	b.n	800a2aa <prvProcessTimerOrBlockTask+0x52>
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a2ac:	4b0f      	ldr	r3, [pc, #60]	@ (800a2ec <prvProcessTimerOrBlockTask+0x94>)
 800a2ae:	6818      	ldr	r0, [r3, #0]
 800a2b0:	687a      	ldr	r2, [r7, #4]
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	1ad3      	subs	r3, r2, r3
 800a2b6:	683a      	ldr	r2, [r7, #0]
 800a2b8:	4619      	mov	r1, r3
 800a2ba:	f7fe fec9 	bl	8009050 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a2be:	f7ff f9e1 	bl	8009684 <xTaskResumeAll>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d10a      	bne.n	800a2de <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a2c8:	4b09      	ldr	r3, [pc, #36]	@ (800a2f0 <prvProcessTimerOrBlockTask+0x98>)
 800a2ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2ce:	601a      	str	r2, [r3, #0]
 800a2d0:	f3bf 8f4f 	dsb	sy
 800a2d4:	f3bf 8f6f 	isb	sy
}
 800a2d8:	e001      	b.n	800a2de <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a2da:	f7ff f9d3 	bl	8009684 <xTaskResumeAll>
}
 800a2de:	bf00      	nop
 800a2e0:	3710      	adds	r7, #16
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	bd80      	pop	{r7, pc}
 800a2e6:	bf00      	nop
 800a2e8:	2000871c 	.word	0x2000871c
 800a2ec:	20008720 	.word	0x20008720
 800a2f0:	e000ed04 	.word	0xe000ed04

0800a2f4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b085      	sub	sp, #20
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a2fc:	4b0e      	ldr	r3, [pc, #56]	@ (800a338 <prvGetNextExpireTime+0x44>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d101      	bne.n	800a30a <prvGetNextExpireTime+0x16>
 800a306:	2201      	movs	r2, #1
 800a308:	e000      	b.n	800a30c <prvGetNextExpireTime+0x18>
 800a30a:	2200      	movs	r2, #0
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d105      	bne.n	800a324 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a318:	4b07      	ldr	r3, [pc, #28]	@ (800a338 <prvGetNextExpireTime+0x44>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	68db      	ldr	r3, [r3, #12]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	60fb      	str	r3, [r7, #12]
 800a322:	e001      	b.n	800a328 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a324:	2300      	movs	r3, #0
 800a326:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a328:	68fb      	ldr	r3, [r7, #12]
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	3714      	adds	r7, #20
 800a32e:	46bd      	mov	sp, r7
 800a330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a334:	4770      	bx	lr
 800a336:	bf00      	nop
 800a338:	20008718 	.word	0x20008718

0800a33c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b084      	sub	sp, #16
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a344:	f7ff fa3c 	bl	80097c0 <xTaskGetTickCount>
 800a348:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a34a:	4b0b      	ldr	r3, [pc, #44]	@ (800a378 <prvSampleTimeNow+0x3c>)
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	68fa      	ldr	r2, [r7, #12]
 800a350:	429a      	cmp	r2, r3
 800a352:	d205      	bcs.n	800a360 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a354:	f000 f93a 	bl	800a5cc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2201      	movs	r2, #1
 800a35c:	601a      	str	r2, [r3, #0]
 800a35e:	e002      	b.n	800a366 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2200      	movs	r2, #0
 800a364:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a366:	4a04      	ldr	r2, [pc, #16]	@ (800a378 <prvSampleTimeNow+0x3c>)
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a36c:	68fb      	ldr	r3, [r7, #12]
}
 800a36e:	4618      	mov	r0, r3
 800a370:	3710      	adds	r7, #16
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}
 800a376:	bf00      	nop
 800a378:	20008728 	.word	0x20008728

0800a37c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b086      	sub	sp, #24
 800a380:	af00      	add	r7, sp, #0
 800a382:	60f8      	str	r0, [r7, #12]
 800a384:	60b9      	str	r1, [r7, #8]
 800a386:	607a      	str	r2, [r7, #4]
 800a388:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a38a:	2300      	movs	r3, #0
 800a38c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	68ba      	ldr	r2, [r7, #8]
 800a392:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	68fa      	ldr	r2, [r7, #12]
 800a398:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a39a:	68ba      	ldr	r2, [r7, #8]
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	429a      	cmp	r2, r3
 800a3a0:	d812      	bhi.n	800a3c8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3a2:	687a      	ldr	r2, [r7, #4]
 800a3a4:	683b      	ldr	r3, [r7, #0]
 800a3a6:	1ad2      	subs	r2, r2, r3
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	699b      	ldr	r3, [r3, #24]
 800a3ac:	429a      	cmp	r2, r3
 800a3ae:	d302      	bcc.n	800a3b6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a3b0:	2301      	movs	r3, #1
 800a3b2:	617b      	str	r3, [r7, #20]
 800a3b4:	e01b      	b.n	800a3ee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a3b6:	4b10      	ldr	r3, [pc, #64]	@ (800a3f8 <prvInsertTimerInActiveList+0x7c>)
 800a3b8:	681a      	ldr	r2, [r3, #0]
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	3304      	adds	r3, #4
 800a3be:	4619      	mov	r1, r3
 800a3c0:	4610      	mov	r0, r2
 800a3c2:	f7fe f91c 	bl	80085fe <vListInsert>
 800a3c6:	e012      	b.n	800a3ee <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a3c8:	687a      	ldr	r2, [r7, #4]
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	429a      	cmp	r2, r3
 800a3ce:	d206      	bcs.n	800a3de <prvInsertTimerInActiveList+0x62>
 800a3d0:	68ba      	ldr	r2, [r7, #8]
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	429a      	cmp	r2, r3
 800a3d6:	d302      	bcc.n	800a3de <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a3d8:	2301      	movs	r3, #1
 800a3da:	617b      	str	r3, [r7, #20]
 800a3dc:	e007      	b.n	800a3ee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a3de:	4b07      	ldr	r3, [pc, #28]	@ (800a3fc <prvInsertTimerInActiveList+0x80>)
 800a3e0:	681a      	ldr	r2, [r3, #0]
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	3304      	adds	r3, #4
 800a3e6:	4619      	mov	r1, r3
 800a3e8:	4610      	mov	r0, r2
 800a3ea:	f7fe f908 	bl	80085fe <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a3ee:	697b      	ldr	r3, [r7, #20]
}
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	3718      	adds	r7, #24
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bd80      	pop	{r7, pc}
 800a3f8:	2000871c 	.word	0x2000871c
 800a3fc:	20008718 	.word	0x20008718

0800a400 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b08e      	sub	sp, #56	@ 0x38
 800a404:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a406:	e0ce      	b.n	800a5a6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	da19      	bge.n	800a442 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a40e:	1d3b      	adds	r3, r7, #4
 800a410:	3304      	adds	r3, #4
 800a412:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a416:	2b00      	cmp	r3, #0
 800a418:	d10b      	bne.n	800a432 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a41a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a41e:	f383 8811 	msr	BASEPRI, r3
 800a422:	f3bf 8f6f 	isb	sy
 800a426:	f3bf 8f4f 	dsb	sy
 800a42a:	61fb      	str	r3, [r7, #28]
}
 800a42c:	bf00      	nop
 800a42e:	bf00      	nop
 800a430:	e7fd      	b.n	800a42e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a438:	6850      	ldr	r0, [r2, #4]
 800a43a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a43c:	6892      	ldr	r2, [r2, #8]
 800a43e:	4611      	mov	r1, r2
 800a440:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	2b00      	cmp	r3, #0
 800a446:	f2c0 80ae 	blt.w	800a5a6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a44e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a450:	695b      	ldr	r3, [r3, #20]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d004      	beq.n	800a460 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a458:	3304      	adds	r3, #4
 800a45a:	4618      	mov	r0, r3
 800a45c:	f7fe f908 	bl	8008670 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a460:	463b      	mov	r3, r7
 800a462:	4618      	mov	r0, r3
 800a464:	f7ff ff6a 	bl	800a33c <prvSampleTimeNow>
 800a468:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	2b09      	cmp	r3, #9
 800a46e:	f200 8097 	bhi.w	800a5a0 <prvProcessReceivedCommands+0x1a0>
 800a472:	a201      	add	r2, pc, #4	@ (adr r2, 800a478 <prvProcessReceivedCommands+0x78>)
 800a474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a478:	0800a4a1 	.word	0x0800a4a1
 800a47c:	0800a4a1 	.word	0x0800a4a1
 800a480:	0800a4a1 	.word	0x0800a4a1
 800a484:	0800a517 	.word	0x0800a517
 800a488:	0800a52b 	.word	0x0800a52b
 800a48c:	0800a577 	.word	0x0800a577
 800a490:	0800a4a1 	.word	0x0800a4a1
 800a494:	0800a4a1 	.word	0x0800a4a1
 800a498:	0800a517 	.word	0x0800a517
 800a49c:	0800a52b 	.word	0x0800a52b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a4a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a4a6:	f043 0301 	orr.w	r3, r3, #1
 800a4aa:	b2da      	uxtb	r2, r3
 800a4ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a4b2:	68ba      	ldr	r2, [r7, #8]
 800a4b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4b6:	699b      	ldr	r3, [r3, #24]
 800a4b8:	18d1      	adds	r1, r2, r3
 800a4ba:	68bb      	ldr	r3, [r7, #8]
 800a4bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a4be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a4c0:	f7ff ff5c 	bl	800a37c <prvInsertTimerInActiveList>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d06c      	beq.n	800a5a4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a4ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4cc:	6a1b      	ldr	r3, [r3, #32]
 800a4ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a4d0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a4d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a4d8:	f003 0304 	and.w	r3, r3, #4
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d061      	beq.n	800a5a4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a4e0:	68ba      	ldr	r2, [r7, #8]
 800a4e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4e4:	699b      	ldr	r3, [r3, #24]
 800a4e6:	441a      	add	r2, r3
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	9300      	str	r3, [sp, #0]
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	2100      	movs	r1, #0
 800a4f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a4f2:	f7ff fe01 	bl	800a0f8 <xTimerGenericCommand>
 800a4f6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a4f8:	6a3b      	ldr	r3, [r7, #32]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d152      	bne.n	800a5a4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a4fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a502:	f383 8811 	msr	BASEPRI, r3
 800a506:	f3bf 8f6f 	isb	sy
 800a50a:	f3bf 8f4f 	dsb	sy
 800a50e:	61bb      	str	r3, [r7, #24]
}
 800a510:	bf00      	nop
 800a512:	bf00      	nop
 800a514:	e7fd      	b.n	800a512 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a518:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a51c:	f023 0301 	bic.w	r3, r3, #1
 800a520:	b2da      	uxtb	r2, r3
 800a522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a524:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a528:	e03d      	b.n	800a5a6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a52a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a52c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a530:	f043 0301 	orr.w	r3, r3, #1
 800a534:	b2da      	uxtb	r2, r3
 800a536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a538:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a53c:	68ba      	ldr	r2, [r7, #8]
 800a53e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a540:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a544:	699b      	ldr	r3, [r3, #24]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d10b      	bne.n	800a562 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a54a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a54e:	f383 8811 	msr	BASEPRI, r3
 800a552:	f3bf 8f6f 	isb	sy
 800a556:	f3bf 8f4f 	dsb	sy
 800a55a:	617b      	str	r3, [r7, #20]
}
 800a55c:	bf00      	nop
 800a55e:	bf00      	nop
 800a560:	e7fd      	b.n	800a55e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a564:	699a      	ldr	r2, [r3, #24]
 800a566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a568:	18d1      	adds	r1, r2, r3
 800a56a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a56c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a56e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a570:	f7ff ff04 	bl	800a37c <prvInsertTimerInActiveList>
					break;
 800a574:	e017      	b.n	800a5a6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a578:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a57c:	f003 0302 	and.w	r3, r3, #2
 800a580:	2b00      	cmp	r3, #0
 800a582:	d103      	bne.n	800a58c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a584:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a586:	f000 fbe7 	bl	800ad58 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a58a:	e00c      	b.n	800a5a6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a58c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a58e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a592:	f023 0301 	bic.w	r3, r3, #1
 800a596:	b2da      	uxtb	r2, r3
 800a598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a59a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a59e:	e002      	b.n	800a5a6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a5a0:	bf00      	nop
 800a5a2:	e000      	b.n	800a5a6 <prvProcessReceivedCommands+0x1a6>
					break;
 800a5a4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a5a6:	4b08      	ldr	r3, [pc, #32]	@ (800a5c8 <prvProcessReceivedCommands+0x1c8>)
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	1d39      	adds	r1, r7, #4
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	f7fe fb32 	bl	8008c18 <xQueueReceive>
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	f47f af26 	bne.w	800a408 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a5bc:	bf00      	nop
 800a5be:	bf00      	nop
 800a5c0:	3730      	adds	r7, #48	@ 0x30
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	bd80      	pop	{r7, pc}
 800a5c6:	bf00      	nop
 800a5c8:	20008720 	.word	0x20008720

0800a5cc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b088      	sub	sp, #32
 800a5d0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a5d2:	e049      	b.n	800a668 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a5d4:	4b2e      	ldr	r3, [pc, #184]	@ (800a690 <prvSwitchTimerLists+0xc4>)
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	68db      	ldr	r3, [r3, #12]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5de:	4b2c      	ldr	r3, [pc, #176]	@ (800a690 <prvSwitchTimerLists+0xc4>)
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	68db      	ldr	r3, [r3, #12]
 800a5e4:	68db      	ldr	r3, [r3, #12]
 800a5e6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	3304      	adds	r3, #4
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	f7fe f83f 	bl	8008670 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	6a1b      	ldr	r3, [r3, #32]
 800a5f6:	68f8      	ldr	r0, [r7, #12]
 800a5f8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a600:	f003 0304 	and.w	r3, r3, #4
 800a604:	2b00      	cmp	r3, #0
 800a606:	d02f      	beq.n	800a668 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	699b      	ldr	r3, [r3, #24]
 800a60c:	693a      	ldr	r2, [r7, #16]
 800a60e:	4413      	add	r3, r2
 800a610:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a612:	68ba      	ldr	r2, [r7, #8]
 800a614:	693b      	ldr	r3, [r7, #16]
 800a616:	429a      	cmp	r2, r3
 800a618:	d90e      	bls.n	800a638 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	68ba      	ldr	r2, [r7, #8]
 800a61e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	68fa      	ldr	r2, [r7, #12]
 800a624:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a626:	4b1a      	ldr	r3, [pc, #104]	@ (800a690 <prvSwitchTimerLists+0xc4>)
 800a628:	681a      	ldr	r2, [r3, #0]
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	3304      	adds	r3, #4
 800a62e:	4619      	mov	r1, r3
 800a630:	4610      	mov	r0, r2
 800a632:	f7fd ffe4 	bl	80085fe <vListInsert>
 800a636:	e017      	b.n	800a668 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a638:	2300      	movs	r3, #0
 800a63a:	9300      	str	r3, [sp, #0]
 800a63c:	2300      	movs	r3, #0
 800a63e:	693a      	ldr	r2, [r7, #16]
 800a640:	2100      	movs	r1, #0
 800a642:	68f8      	ldr	r0, [r7, #12]
 800a644:	f7ff fd58 	bl	800a0f8 <xTimerGenericCommand>
 800a648:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d10b      	bne.n	800a668 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a654:	f383 8811 	msr	BASEPRI, r3
 800a658:	f3bf 8f6f 	isb	sy
 800a65c:	f3bf 8f4f 	dsb	sy
 800a660:	603b      	str	r3, [r7, #0]
}
 800a662:	bf00      	nop
 800a664:	bf00      	nop
 800a666:	e7fd      	b.n	800a664 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a668:	4b09      	ldr	r3, [pc, #36]	@ (800a690 <prvSwitchTimerLists+0xc4>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d1b0      	bne.n	800a5d4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a672:	4b07      	ldr	r3, [pc, #28]	@ (800a690 <prvSwitchTimerLists+0xc4>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a678:	4b06      	ldr	r3, [pc, #24]	@ (800a694 <prvSwitchTimerLists+0xc8>)
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	4a04      	ldr	r2, [pc, #16]	@ (800a690 <prvSwitchTimerLists+0xc4>)
 800a67e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a680:	4a04      	ldr	r2, [pc, #16]	@ (800a694 <prvSwitchTimerLists+0xc8>)
 800a682:	697b      	ldr	r3, [r7, #20]
 800a684:	6013      	str	r3, [r2, #0]
}
 800a686:	bf00      	nop
 800a688:	3718      	adds	r7, #24
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bd80      	pop	{r7, pc}
 800a68e:	bf00      	nop
 800a690:	20008718 	.word	0x20008718
 800a694:	2000871c 	.word	0x2000871c

0800a698 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b082      	sub	sp, #8
 800a69c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a69e:	f000 f96b 	bl	800a978 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a6a2:	4b15      	ldr	r3, [pc, #84]	@ (800a6f8 <prvCheckForValidListAndQueue+0x60>)
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d120      	bne.n	800a6ec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a6aa:	4814      	ldr	r0, [pc, #80]	@ (800a6fc <prvCheckForValidListAndQueue+0x64>)
 800a6ac:	f7fd ff56 	bl	800855c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a6b0:	4813      	ldr	r0, [pc, #76]	@ (800a700 <prvCheckForValidListAndQueue+0x68>)
 800a6b2:	f7fd ff53 	bl	800855c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a6b6:	4b13      	ldr	r3, [pc, #76]	@ (800a704 <prvCheckForValidListAndQueue+0x6c>)
 800a6b8:	4a10      	ldr	r2, [pc, #64]	@ (800a6fc <prvCheckForValidListAndQueue+0x64>)
 800a6ba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a6bc:	4b12      	ldr	r3, [pc, #72]	@ (800a708 <prvCheckForValidListAndQueue+0x70>)
 800a6be:	4a10      	ldr	r2, [pc, #64]	@ (800a700 <prvCheckForValidListAndQueue+0x68>)
 800a6c0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	9300      	str	r3, [sp, #0]
 800a6c6:	4b11      	ldr	r3, [pc, #68]	@ (800a70c <prvCheckForValidListAndQueue+0x74>)
 800a6c8:	4a11      	ldr	r2, [pc, #68]	@ (800a710 <prvCheckForValidListAndQueue+0x78>)
 800a6ca:	2110      	movs	r1, #16
 800a6cc:	200a      	movs	r0, #10
 800a6ce:	f7fe f863 	bl	8008798 <xQueueGenericCreateStatic>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	4a08      	ldr	r2, [pc, #32]	@ (800a6f8 <prvCheckForValidListAndQueue+0x60>)
 800a6d6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a6d8:	4b07      	ldr	r3, [pc, #28]	@ (800a6f8 <prvCheckForValidListAndQueue+0x60>)
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d005      	beq.n	800a6ec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a6e0:	4b05      	ldr	r3, [pc, #20]	@ (800a6f8 <prvCheckForValidListAndQueue+0x60>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	490b      	ldr	r1, [pc, #44]	@ (800a714 <prvCheckForValidListAndQueue+0x7c>)
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f7fe fc88 	bl	8008ffc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a6ec:	f000 f976 	bl	800a9dc <vPortExitCritical>
}
 800a6f0:	bf00      	nop
 800a6f2:	46bd      	mov	sp, r7
 800a6f4:	bd80      	pop	{r7, pc}
 800a6f6:	bf00      	nop
 800a6f8:	20008720 	.word	0x20008720
 800a6fc:	200086f0 	.word	0x200086f0
 800a700:	20008704 	.word	0x20008704
 800a704:	20008718 	.word	0x20008718
 800a708:	2000871c 	.word	0x2000871c
 800a70c:	200087cc 	.word	0x200087cc
 800a710:	2000872c 	.word	0x2000872c
 800a714:	08019984 	.word	0x08019984

0800a718 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a718:	b480      	push	{r7}
 800a71a:	b085      	sub	sp, #20
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	60f8      	str	r0, [r7, #12]
 800a720:	60b9      	str	r1, [r7, #8]
 800a722:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	3b04      	subs	r3, #4
 800a728:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a730:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	3b04      	subs	r3, #4
 800a736:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a738:	68bb      	ldr	r3, [r7, #8]
 800a73a:	f023 0201 	bic.w	r2, r3, #1
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	3b04      	subs	r3, #4
 800a746:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a748:	4a0c      	ldr	r2, [pc, #48]	@ (800a77c <pxPortInitialiseStack+0x64>)
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	3b14      	subs	r3, #20
 800a752:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a754:	687a      	ldr	r2, [r7, #4]
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	3b04      	subs	r3, #4
 800a75e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	f06f 0202 	mvn.w	r2, #2
 800a766:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	3b20      	subs	r3, #32
 800a76c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a76e:	68fb      	ldr	r3, [r7, #12]
}
 800a770:	4618      	mov	r0, r3
 800a772:	3714      	adds	r7, #20
 800a774:	46bd      	mov	sp, r7
 800a776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77a:	4770      	bx	lr
 800a77c:	0800a781 	.word	0x0800a781

0800a780 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a780:	b480      	push	{r7}
 800a782:	b085      	sub	sp, #20
 800a784:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a786:	2300      	movs	r3, #0
 800a788:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a78a:	4b13      	ldr	r3, [pc, #76]	@ (800a7d8 <prvTaskExitError+0x58>)
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a792:	d00b      	beq.n	800a7ac <prvTaskExitError+0x2c>
	__asm volatile
 800a794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a798:	f383 8811 	msr	BASEPRI, r3
 800a79c:	f3bf 8f6f 	isb	sy
 800a7a0:	f3bf 8f4f 	dsb	sy
 800a7a4:	60fb      	str	r3, [r7, #12]
}
 800a7a6:	bf00      	nop
 800a7a8:	bf00      	nop
 800a7aa:	e7fd      	b.n	800a7a8 <prvTaskExitError+0x28>
	__asm volatile
 800a7ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7b0:	f383 8811 	msr	BASEPRI, r3
 800a7b4:	f3bf 8f6f 	isb	sy
 800a7b8:	f3bf 8f4f 	dsb	sy
 800a7bc:	60bb      	str	r3, [r7, #8]
}
 800a7be:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a7c0:	bf00      	nop
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d0fc      	beq.n	800a7c2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a7c8:	bf00      	nop
 800a7ca:	bf00      	nop
 800a7cc:	3714      	adds	r7, #20
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d4:	4770      	bx	lr
 800a7d6:	bf00      	nop
 800a7d8:	2000003c 	.word	0x2000003c
 800a7dc:	00000000 	.word	0x00000000

0800a7e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a7e0:	4b07      	ldr	r3, [pc, #28]	@ (800a800 <pxCurrentTCBConst2>)
 800a7e2:	6819      	ldr	r1, [r3, #0]
 800a7e4:	6808      	ldr	r0, [r1, #0]
 800a7e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7ea:	f380 8809 	msr	PSP, r0
 800a7ee:	f3bf 8f6f 	isb	sy
 800a7f2:	f04f 0000 	mov.w	r0, #0
 800a7f6:	f380 8811 	msr	BASEPRI, r0
 800a7fa:	4770      	bx	lr
 800a7fc:	f3af 8000 	nop.w

0800a800 <pxCurrentTCBConst2>:
 800a800:	200081f0 	.word	0x200081f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a804:	bf00      	nop
 800a806:	bf00      	nop

0800a808 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a808:	4808      	ldr	r0, [pc, #32]	@ (800a82c <prvPortStartFirstTask+0x24>)
 800a80a:	6800      	ldr	r0, [r0, #0]
 800a80c:	6800      	ldr	r0, [r0, #0]
 800a80e:	f380 8808 	msr	MSP, r0
 800a812:	f04f 0000 	mov.w	r0, #0
 800a816:	f380 8814 	msr	CONTROL, r0
 800a81a:	b662      	cpsie	i
 800a81c:	b661      	cpsie	f
 800a81e:	f3bf 8f4f 	dsb	sy
 800a822:	f3bf 8f6f 	isb	sy
 800a826:	df00      	svc	0
 800a828:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a82a:	bf00      	nop
 800a82c:	e000ed08 	.word	0xe000ed08

0800a830 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a830:	b580      	push	{r7, lr}
 800a832:	b086      	sub	sp, #24
 800a834:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a836:	4b47      	ldr	r3, [pc, #284]	@ (800a954 <xPortStartScheduler+0x124>)
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	4a47      	ldr	r2, [pc, #284]	@ (800a958 <xPortStartScheduler+0x128>)
 800a83c:	4293      	cmp	r3, r2
 800a83e:	d10b      	bne.n	800a858 <xPortStartScheduler+0x28>
	__asm volatile
 800a840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a844:	f383 8811 	msr	BASEPRI, r3
 800a848:	f3bf 8f6f 	isb	sy
 800a84c:	f3bf 8f4f 	dsb	sy
 800a850:	60fb      	str	r3, [r7, #12]
}
 800a852:	bf00      	nop
 800a854:	bf00      	nop
 800a856:	e7fd      	b.n	800a854 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a858:	4b3e      	ldr	r3, [pc, #248]	@ (800a954 <xPortStartScheduler+0x124>)
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	4a3f      	ldr	r2, [pc, #252]	@ (800a95c <xPortStartScheduler+0x12c>)
 800a85e:	4293      	cmp	r3, r2
 800a860:	d10b      	bne.n	800a87a <xPortStartScheduler+0x4a>
	__asm volatile
 800a862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a866:	f383 8811 	msr	BASEPRI, r3
 800a86a:	f3bf 8f6f 	isb	sy
 800a86e:	f3bf 8f4f 	dsb	sy
 800a872:	613b      	str	r3, [r7, #16]
}
 800a874:	bf00      	nop
 800a876:	bf00      	nop
 800a878:	e7fd      	b.n	800a876 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a87a:	4b39      	ldr	r3, [pc, #228]	@ (800a960 <xPortStartScheduler+0x130>)
 800a87c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a87e:	697b      	ldr	r3, [r7, #20]
 800a880:	781b      	ldrb	r3, [r3, #0]
 800a882:	b2db      	uxtb	r3, r3
 800a884:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a886:	697b      	ldr	r3, [r7, #20]
 800a888:	22ff      	movs	r2, #255	@ 0xff
 800a88a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a88c:	697b      	ldr	r3, [r7, #20]
 800a88e:	781b      	ldrb	r3, [r3, #0]
 800a890:	b2db      	uxtb	r3, r3
 800a892:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a894:	78fb      	ldrb	r3, [r7, #3]
 800a896:	b2db      	uxtb	r3, r3
 800a898:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a89c:	b2da      	uxtb	r2, r3
 800a89e:	4b31      	ldr	r3, [pc, #196]	@ (800a964 <xPortStartScheduler+0x134>)
 800a8a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a8a2:	4b31      	ldr	r3, [pc, #196]	@ (800a968 <xPortStartScheduler+0x138>)
 800a8a4:	2207      	movs	r2, #7
 800a8a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a8a8:	e009      	b.n	800a8be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a8aa:	4b2f      	ldr	r3, [pc, #188]	@ (800a968 <xPortStartScheduler+0x138>)
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	3b01      	subs	r3, #1
 800a8b0:	4a2d      	ldr	r2, [pc, #180]	@ (800a968 <xPortStartScheduler+0x138>)
 800a8b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a8b4:	78fb      	ldrb	r3, [r7, #3]
 800a8b6:	b2db      	uxtb	r3, r3
 800a8b8:	005b      	lsls	r3, r3, #1
 800a8ba:	b2db      	uxtb	r3, r3
 800a8bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a8be:	78fb      	ldrb	r3, [r7, #3]
 800a8c0:	b2db      	uxtb	r3, r3
 800a8c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a8c6:	2b80      	cmp	r3, #128	@ 0x80
 800a8c8:	d0ef      	beq.n	800a8aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a8ca:	4b27      	ldr	r3, [pc, #156]	@ (800a968 <xPortStartScheduler+0x138>)
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	f1c3 0307 	rsb	r3, r3, #7
 800a8d2:	2b04      	cmp	r3, #4
 800a8d4:	d00b      	beq.n	800a8ee <xPortStartScheduler+0xbe>
	__asm volatile
 800a8d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8da:	f383 8811 	msr	BASEPRI, r3
 800a8de:	f3bf 8f6f 	isb	sy
 800a8e2:	f3bf 8f4f 	dsb	sy
 800a8e6:	60bb      	str	r3, [r7, #8]
}
 800a8e8:	bf00      	nop
 800a8ea:	bf00      	nop
 800a8ec:	e7fd      	b.n	800a8ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a8ee:	4b1e      	ldr	r3, [pc, #120]	@ (800a968 <xPortStartScheduler+0x138>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	021b      	lsls	r3, r3, #8
 800a8f4:	4a1c      	ldr	r2, [pc, #112]	@ (800a968 <xPortStartScheduler+0x138>)
 800a8f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a8f8:	4b1b      	ldr	r3, [pc, #108]	@ (800a968 <xPortStartScheduler+0x138>)
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a900:	4a19      	ldr	r2, [pc, #100]	@ (800a968 <xPortStartScheduler+0x138>)
 800a902:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	b2da      	uxtb	r2, r3
 800a908:	697b      	ldr	r3, [r7, #20]
 800a90a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a90c:	4b17      	ldr	r3, [pc, #92]	@ (800a96c <xPortStartScheduler+0x13c>)
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	4a16      	ldr	r2, [pc, #88]	@ (800a96c <xPortStartScheduler+0x13c>)
 800a912:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a916:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a918:	4b14      	ldr	r3, [pc, #80]	@ (800a96c <xPortStartScheduler+0x13c>)
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	4a13      	ldr	r2, [pc, #76]	@ (800a96c <xPortStartScheduler+0x13c>)
 800a91e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a922:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a924:	f000 f8da 	bl	800aadc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a928:	4b11      	ldr	r3, [pc, #68]	@ (800a970 <xPortStartScheduler+0x140>)
 800a92a:	2200      	movs	r2, #0
 800a92c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a92e:	f000 f8f9 	bl	800ab24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a932:	4b10      	ldr	r3, [pc, #64]	@ (800a974 <xPortStartScheduler+0x144>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	4a0f      	ldr	r2, [pc, #60]	@ (800a974 <xPortStartScheduler+0x144>)
 800a938:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a93c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a93e:	f7ff ff63 	bl	800a808 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a942:	f7ff f807 	bl	8009954 <vTaskSwitchContext>
	prvTaskExitError();
 800a946:	f7ff ff1b 	bl	800a780 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a94a:	2300      	movs	r3, #0
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	3718      	adds	r7, #24
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}
 800a954:	e000ed00 	.word	0xe000ed00
 800a958:	410fc271 	.word	0x410fc271
 800a95c:	410fc270 	.word	0x410fc270
 800a960:	e000e400 	.word	0xe000e400
 800a964:	2000881c 	.word	0x2000881c
 800a968:	20008820 	.word	0x20008820
 800a96c:	e000ed20 	.word	0xe000ed20
 800a970:	2000003c 	.word	0x2000003c
 800a974:	e000ef34 	.word	0xe000ef34

0800a978 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a978:	b480      	push	{r7}
 800a97a:	b083      	sub	sp, #12
 800a97c:	af00      	add	r7, sp, #0
	__asm volatile
 800a97e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a982:	f383 8811 	msr	BASEPRI, r3
 800a986:	f3bf 8f6f 	isb	sy
 800a98a:	f3bf 8f4f 	dsb	sy
 800a98e:	607b      	str	r3, [r7, #4]
}
 800a990:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a992:	4b10      	ldr	r3, [pc, #64]	@ (800a9d4 <vPortEnterCritical+0x5c>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	3301      	adds	r3, #1
 800a998:	4a0e      	ldr	r2, [pc, #56]	@ (800a9d4 <vPortEnterCritical+0x5c>)
 800a99a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a99c:	4b0d      	ldr	r3, [pc, #52]	@ (800a9d4 <vPortEnterCritical+0x5c>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	2b01      	cmp	r3, #1
 800a9a2:	d110      	bne.n	800a9c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a9a4:	4b0c      	ldr	r3, [pc, #48]	@ (800a9d8 <vPortEnterCritical+0x60>)
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	b2db      	uxtb	r3, r3
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d00b      	beq.n	800a9c6 <vPortEnterCritical+0x4e>
	__asm volatile
 800a9ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9b2:	f383 8811 	msr	BASEPRI, r3
 800a9b6:	f3bf 8f6f 	isb	sy
 800a9ba:	f3bf 8f4f 	dsb	sy
 800a9be:	603b      	str	r3, [r7, #0]
}
 800a9c0:	bf00      	nop
 800a9c2:	bf00      	nop
 800a9c4:	e7fd      	b.n	800a9c2 <vPortEnterCritical+0x4a>
	}
}
 800a9c6:	bf00      	nop
 800a9c8:	370c      	adds	r7, #12
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d0:	4770      	bx	lr
 800a9d2:	bf00      	nop
 800a9d4:	2000003c 	.word	0x2000003c
 800a9d8:	e000ed04 	.word	0xe000ed04

0800a9dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a9dc:	b480      	push	{r7}
 800a9de:	b083      	sub	sp, #12
 800a9e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a9e2:	4b12      	ldr	r3, [pc, #72]	@ (800aa2c <vPortExitCritical+0x50>)
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d10b      	bne.n	800aa02 <vPortExitCritical+0x26>
	__asm volatile
 800a9ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ee:	f383 8811 	msr	BASEPRI, r3
 800a9f2:	f3bf 8f6f 	isb	sy
 800a9f6:	f3bf 8f4f 	dsb	sy
 800a9fa:	607b      	str	r3, [r7, #4]
}
 800a9fc:	bf00      	nop
 800a9fe:	bf00      	nop
 800aa00:	e7fd      	b.n	800a9fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800aa02:	4b0a      	ldr	r3, [pc, #40]	@ (800aa2c <vPortExitCritical+0x50>)
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	3b01      	subs	r3, #1
 800aa08:	4a08      	ldr	r2, [pc, #32]	@ (800aa2c <vPortExitCritical+0x50>)
 800aa0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800aa0c:	4b07      	ldr	r3, [pc, #28]	@ (800aa2c <vPortExitCritical+0x50>)
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d105      	bne.n	800aa20 <vPortExitCritical+0x44>
 800aa14:	2300      	movs	r3, #0
 800aa16:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	f383 8811 	msr	BASEPRI, r3
}
 800aa1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800aa20:	bf00      	nop
 800aa22:	370c      	adds	r7, #12
 800aa24:	46bd      	mov	sp, r7
 800aa26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2a:	4770      	bx	lr
 800aa2c:	2000003c 	.word	0x2000003c

0800aa30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800aa30:	f3ef 8009 	mrs	r0, PSP
 800aa34:	f3bf 8f6f 	isb	sy
 800aa38:	4b15      	ldr	r3, [pc, #84]	@ (800aa90 <pxCurrentTCBConst>)
 800aa3a:	681a      	ldr	r2, [r3, #0]
 800aa3c:	f01e 0f10 	tst.w	lr, #16
 800aa40:	bf08      	it	eq
 800aa42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800aa46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa4a:	6010      	str	r0, [r2, #0]
 800aa4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800aa50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800aa54:	f380 8811 	msr	BASEPRI, r0
 800aa58:	f3bf 8f4f 	dsb	sy
 800aa5c:	f3bf 8f6f 	isb	sy
 800aa60:	f7fe ff78 	bl	8009954 <vTaskSwitchContext>
 800aa64:	f04f 0000 	mov.w	r0, #0
 800aa68:	f380 8811 	msr	BASEPRI, r0
 800aa6c:	bc09      	pop	{r0, r3}
 800aa6e:	6819      	ldr	r1, [r3, #0]
 800aa70:	6808      	ldr	r0, [r1, #0]
 800aa72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa76:	f01e 0f10 	tst.w	lr, #16
 800aa7a:	bf08      	it	eq
 800aa7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800aa80:	f380 8809 	msr	PSP, r0
 800aa84:	f3bf 8f6f 	isb	sy
 800aa88:	4770      	bx	lr
 800aa8a:	bf00      	nop
 800aa8c:	f3af 8000 	nop.w

0800aa90 <pxCurrentTCBConst>:
 800aa90:	200081f0 	.word	0x200081f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800aa94:	bf00      	nop
 800aa96:	bf00      	nop

0800aa98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b082      	sub	sp, #8
 800aa9c:	af00      	add	r7, sp, #0
	__asm volatile
 800aa9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaa2:	f383 8811 	msr	BASEPRI, r3
 800aaa6:	f3bf 8f6f 	isb	sy
 800aaaa:	f3bf 8f4f 	dsb	sy
 800aaae:	607b      	str	r3, [r7, #4]
}
 800aab0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800aab2:	f7fe fe95 	bl	80097e0 <xTaskIncrementTick>
 800aab6:	4603      	mov	r3, r0
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d003      	beq.n	800aac4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800aabc:	4b06      	ldr	r3, [pc, #24]	@ (800aad8 <xPortSysTickHandler+0x40>)
 800aabe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aac2:	601a      	str	r2, [r3, #0]
 800aac4:	2300      	movs	r3, #0
 800aac6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	f383 8811 	msr	BASEPRI, r3
}
 800aace:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800aad0:	bf00      	nop
 800aad2:	3708      	adds	r7, #8
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}
 800aad8:	e000ed04 	.word	0xe000ed04

0800aadc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800aadc:	b480      	push	{r7}
 800aade:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800aae0:	4b0b      	ldr	r3, [pc, #44]	@ (800ab10 <vPortSetupTimerInterrupt+0x34>)
 800aae2:	2200      	movs	r2, #0
 800aae4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800aae6:	4b0b      	ldr	r3, [pc, #44]	@ (800ab14 <vPortSetupTimerInterrupt+0x38>)
 800aae8:	2200      	movs	r2, #0
 800aaea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800aaec:	4b0a      	ldr	r3, [pc, #40]	@ (800ab18 <vPortSetupTimerInterrupt+0x3c>)
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	4a0a      	ldr	r2, [pc, #40]	@ (800ab1c <vPortSetupTimerInterrupt+0x40>)
 800aaf2:	fba2 2303 	umull	r2, r3, r2, r3
 800aaf6:	099b      	lsrs	r3, r3, #6
 800aaf8:	4a09      	ldr	r2, [pc, #36]	@ (800ab20 <vPortSetupTimerInterrupt+0x44>)
 800aafa:	3b01      	subs	r3, #1
 800aafc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800aafe:	4b04      	ldr	r3, [pc, #16]	@ (800ab10 <vPortSetupTimerInterrupt+0x34>)
 800ab00:	2207      	movs	r2, #7
 800ab02:	601a      	str	r2, [r3, #0]
}
 800ab04:	bf00      	nop
 800ab06:	46bd      	mov	sp, r7
 800ab08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0c:	4770      	bx	lr
 800ab0e:	bf00      	nop
 800ab10:	e000e010 	.word	0xe000e010
 800ab14:	e000e018 	.word	0xe000e018
 800ab18:	20000030 	.word	0x20000030
 800ab1c:	10624dd3 	.word	0x10624dd3
 800ab20:	e000e014 	.word	0xe000e014

0800ab24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ab24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800ab34 <vPortEnableVFP+0x10>
 800ab28:	6801      	ldr	r1, [r0, #0]
 800ab2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800ab2e:	6001      	str	r1, [r0, #0]
 800ab30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ab32:	bf00      	nop
 800ab34:	e000ed88 	.word	0xe000ed88

0800ab38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ab38:	b480      	push	{r7}
 800ab3a:	b085      	sub	sp, #20
 800ab3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ab3e:	f3ef 8305 	mrs	r3, IPSR
 800ab42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	2b0f      	cmp	r3, #15
 800ab48:	d915      	bls.n	800ab76 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ab4a:	4a18      	ldr	r2, [pc, #96]	@ (800abac <vPortValidateInterruptPriority+0x74>)
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	4413      	add	r3, r2
 800ab50:	781b      	ldrb	r3, [r3, #0]
 800ab52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ab54:	4b16      	ldr	r3, [pc, #88]	@ (800abb0 <vPortValidateInterruptPriority+0x78>)
 800ab56:	781b      	ldrb	r3, [r3, #0]
 800ab58:	7afa      	ldrb	r2, [r7, #11]
 800ab5a:	429a      	cmp	r2, r3
 800ab5c:	d20b      	bcs.n	800ab76 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800ab5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab62:	f383 8811 	msr	BASEPRI, r3
 800ab66:	f3bf 8f6f 	isb	sy
 800ab6a:	f3bf 8f4f 	dsb	sy
 800ab6e:	607b      	str	r3, [r7, #4]
}
 800ab70:	bf00      	nop
 800ab72:	bf00      	nop
 800ab74:	e7fd      	b.n	800ab72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ab76:	4b0f      	ldr	r3, [pc, #60]	@ (800abb4 <vPortValidateInterruptPriority+0x7c>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ab7e:	4b0e      	ldr	r3, [pc, #56]	@ (800abb8 <vPortValidateInterruptPriority+0x80>)
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	429a      	cmp	r2, r3
 800ab84:	d90b      	bls.n	800ab9e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ab86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab8a:	f383 8811 	msr	BASEPRI, r3
 800ab8e:	f3bf 8f6f 	isb	sy
 800ab92:	f3bf 8f4f 	dsb	sy
 800ab96:	603b      	str	r3, [r7, #0]
}
 800ab98:	bf00      	nop
 800ab9a:	bf00      	nop
 800ab9c:	e7fd      	b.n	800ab9a <vPortValidateInterruptPriority+0x62>
	}
 800ab9e:	bf00      	nop
 800aba0:	3714      	adds	r7, #20
 800aba2:	46bd      	mov	sp, r7
 800aba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba8:	4770      	bx	lr
 800abaa:	bf00      	nop
 800abac:	e000e3f0 	.word	0xe000e3f0
 800abb0:	2000881c 	.word	0x2000881c
 800abb4:	e000ed0c 	.word	0xe000ed0c
 800abb8:	20008820 	.word	0x20008820

0800abbc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800abbc:	b580      	push	{r7, lr}
 800abbe:	b08a      	sub	sp, #40	@ 0x28
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800abc4:	2300      	movs	r3, #0
 800abc6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800abc8:	f7fe fd4e 	bl	8009668 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800abcc:	4b5c      	ldr	r3, [pc, #368]	@ (800ad40 <pvPortMalloc+0x184>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d101      	bne.n	800abd8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800abd4:	f000 f924 	bl	800ae20 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800abd8:	4b5a      	ldr	r3, [pc, #360]	@ (800ad44 <pvPortMalloc+0x188>)
 800abda:	681a      	ldr	r2, [r3, #0]
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	4013      	ands	r3, r2
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	f040 8095 	bne.w	800ad10 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d01e      	beq.n	800ac2a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800abec:	2208      	movs	r2, #8
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	4413      	add	r3, r2
 800abf2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	f003 0307 	and.w	r3, r3, #7
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d015      	beq.n	800ac2a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	f023 0307 	bic.w	r3, r3, #7
 800ac04:	3308      	adds	r3, #8
 800ac06:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	f003 0307 	and.w	r3, r3, #7
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d00b      	beq.n	800ac2a <pvPortMalloc+0x6e>
	__asm volatile
 800ac12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac16:	f383 8811 	msr	BASEPRI, r3
 800ac1a:	f3bf 8f6f 	isb	sy
 800ac1e:	f3bf 8f4f 	dsb	sy
 800ac22:	617b      	str	r3, [r7, #20]
}
 800ac24:	bf00      	nop
 800ac26:	bf00      	nop
 800ac28:	e7fd      	b.n	800ac26 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d06f      	beq.n	800ad10 <pvPortMalloc+0x154>
 800ac30:	4b45      	ldr	r3, [pc, #276]	@ (800ad48 <pvPortMalloc+0x18c>)
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	687a      	ldr	r2, [r7, #4]
 800ac36:	429a      	cmp	r2, r3
 800ac38:	d86a      	bhi.n	800ad10 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ac3a:	4b44      	ldr	r3, [pc, #272]	@ (800ad4c <pvPortMalloc+0x190>)
 800ac3c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ac3e:	4b43      	ldr	r3, [pc, #268]	@ (800ad4c <pvPortMalloc+0x190>)
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ac44:	e004      	b.n	800ac50 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ac46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac48:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ac4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ac50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac52:	685b      	ldr	r3, [r3, #4]
 800ac54:	687a      	ldr	r2, [r7, #4]
 800ac56:	429a      	cmp	r2, r3
 800ac58:	d903      	bls.n	800ac62 <pvPortMalloc+0xa6>
 800ac5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d1f1      	bne.n	800ac46 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ac62:	4b37      	ldr	r3, [pc, #220]	@ (800ad40 <pvPortMalloc+0x184>)
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac68:	429a      	cmp	r2, r3
 800ac6a:	d051      	beq.n	800ad10 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ac6c:	6a3b      	ldr	r3, [r7, #32]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	2208      	movs	r2, #8
 800ac72:	4413      	add	r3, r2
 800ac74:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ac76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac78:	681a      	ldr	r2, [r3, #0]
 800ac7a:	6a3b      	ldr	r3, [r7, #32]
 800ac7c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ac7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac80:	685a      	ldr	r2, [r3, #4]
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	1ad2      	subs	r2, r2, r3
 800ac86:	2308      	movs	r3, #8
 800ac88:	005b      	lsls	r3, r3, #1
 800ac8a:	429a      	cmp	r2, r3
 800ac8c:	d920      	bls.n	800acd0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ac8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	4413      	add	r3, r2
 800ac94:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac96:	69bb      	ldr	r3, [r7, #24]
 800ac98:	f003 0307 	and.w	r3, r3, #7
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d00b      	beq.n	800acb8 <pvPortMalloc+0xfc>
	__asm volatile
 800aca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aca4:	f383 8811 	msr	BASEPRI, r3
 800aca8:	f3bf 8f6f 	isb	sy
 800acac:	f3bf 8f4f 	dsb	sy
 800acb0:	613b      	str	r3, [r7, #16]
}
 800acb2:	bf00      	nop
 800acb4:	bf00      	nop
 800acb6:	e7fd      	b.n	800acb4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800acb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acba:	685a      	ldr	r2, [r3, #4]
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	1ad2      	subs	r2, r2, r3
 800acc0:	69bb      	ldr	r3, [r7, #24]
 800acc2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800acc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acc6:	687a      	ldr	r2, [r7, #4]
 800acc8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800acca:	69b8      	ldr	r0, [r7, #24]
 800accc:	f000 f90a 	bl	800aee4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800acd0:	4b1d      	ldr	r3, [pc, #116]	@ (800ad48 <pvPortMalloc+0x18c>)
 800acd2:	681a      	ldr	r2, [r3, #0]
 800acd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acd6:	685b      	ldr	r3, [r3, #4]
 800acd8:	1ad3      	subs	r3, r2, r3
 800acda:	4a1b      	ldr	r2, [pc, #108]	@ (800ad48 <pvPortMalloc+0x18c>)
 800acdc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800acde:	4b1a      	ldr	r3, [pc, #104]	@ (800ad48 <pvPortMalloc+0x18c>)
 800ace0:	681a      	ldr	r2, [r3, #0]
 800ace2:	4b1b      	ldr	r3, [pc, #108]	@ (800ad50 <pvPortMalloc+0x194>)
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	429a      	cmp	r2, r3
 800ace8:	d203      	bcs.n	800acf2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800acea:	4b17      	ldr	r3, [pc, #92]	@ (800ad48 <pvPortMalloc+0x18c>)
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	4a18      	ldr	r2, [pc, #96]	@ (800ad50 <pvPortMalloc+0x194>)
 800acf0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800acf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acf4:	685a      	ldr	r2, [r3, #4]
 800acf6:	4b13      	ldr	r3, [pc, #76]	@ (800ad44 <pvPortMalloc+0x188>)
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	431a      	orrs	r2, r3
 800acfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acfe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ad00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad02:	2200      	movs	r2, #0
 800ad04:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ad06:	4b13      	ldr	r3, [pc, #76]	@ (800ad54 <pvPortMalloc+0x198>)
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	3301      	adds	r3, #1
 800ad0c:	4a11      	ldr	r2, [pc, #68]	@ (800ad54 <pvPortMalloc+0x198>)
 800ad0e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ad10:	f7fe fcb8 	bl	8009684 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ad14:	69fb      	ldr	r3, [r7, #28]
 800ad16:	f003 0307 	and.w	r3, r3, #7
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d00b      	beq.n	800ad36 <pvPortMalloc+0x17a>
	__asm volatile
 800ad1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad22:	f383 8811 	msr	BASEPRI, r3
 800ad26:	f3bf 8f6f 	isb	sy
 800ad2a:	f3bf 8f4f 	dsb	sy
 800ad2e:	60fb      	str	r3, [r7, #12]
}
 800ad30:	bf00      	nop
 800ad32:	bf00      	nop
 800ad34:	e7fd      	b.n	800ad32 <pvPortMalloc+0x176>
	return pvReturn;
 800ad36:	69fb      	ldr	r3, [r7, #28]
}
 800ad38:	4618      	mov	r0, r3
 800ad3a:	3728      	adds	r7, #40	@ 0x28
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	bd80      	pop	{r7, pc}
 800ad40:	2000c42c 	.word	0x2000c42c
 800ad44:	2000c440 	.word	0x2000c440
 800ad48:	2000c430 	.word	0x2000c430
 800ad4c:	2000c424 	.word	0x2000c424
 800ad50:	2000c434 	.word	0x2000c434
 800ad54:	2000c438 	.word	0x2000c438

0800ad58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b086      	sub	sp, #24
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d04f      	beq.n	800ae0a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ad6a:	2308      	movs	r3, #8
 800ad6c:	425b      	negs	r3, r3
 800ad6e:	697a      	ldr	r2, [r7, #20]
 800ad70:	4413      	add	r3, r2
 800ad72:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ad74:	697b      	ldr	r3, [r7, #20]
 800ad76:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ad78:	693b      	ldr	r3, [r7, #16]
 800ad7a:	685a      	ldr	r2, [r3, #4]
 800ad7c:	4b25      	ldr	r3, [pc, #148]	@ (800ae14 <vPortFree+0xbc>)
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	4013      	ands	r3, r2
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d10b      	bne.n	800ad9e <vPortFree+0x46>
	__asm volatile
 800ad86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad8a:	f383 8811 	msr	BASEPRI, r3
 800ad8e:	f3bf 8f6f 	isb	sy
 800ad92:	f3bf 8f4f 	dsb	sy
 800ad96:	60fb      	str	r3, [r7, #12]
}
 800ad98:	bf00      	nop
 800ad9a:	bf00      	nop
 800ad9c:	e7fd      	b.n	800ad9a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ad9e:	693b      	ldr	r3, [r7, #16]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d00b      	beq.n	800adbe <vPortFree+0x66>
	__asm volatile
 800ada6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adaa:	f383 8811 	msr	BASEPRI, r3
 800adae:	f3bf 8f6f 	isb	sy
 800adb2:	f3bf 8f4f 	dsb	sy
 800adb6:	60bb      	str	r3, [r7, #8]
}
 800adb8:	bf00      	nop
 800adba:	bf00      	nop
 800adbc:	e7fd      	b.n	800adba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800adbe:	693b      	ldr	r3, [r7, #16]
 800adc0:	685a      	ldr	r2, [r3, #4]
 800adc2:	4b14      	ldr	r3, [pc, #80]	@ (800ae14 <vPortFree+0xbc>)
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	4013      	ands	r3, r2
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d01e      	beq.n	800ae0a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800adcc:	693b      	ldr	r3, [r7, #16]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	2b00      	cmp	r3, #0
 800add2:	d11a      	bne.n	800ae0a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800add4:	693b      	ldr	r3, [r7, #16]
 800add6:	685a      	ldr	r2, [r3, #4]
 800add8:	4b0e      	ldr	r3, [pc, #56]	@ (800ae14 <vPortFree+0xbc>)
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	43db      	mvns	r3, r3
 800adde:	401a      	ands	r2, r3
 800ade0:	693b      	ldr	r3, [r7, #16]
 800ade2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ade4:	f7fe fc40 	bl	8009668 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ade8:	693b      	ldr	r3, [r7, #16]
 800adea:	685a      	ldr	r2, [r3, #4]
 800adec:	4b0a      	ldr	r3, [pc, #40]	@ (800ae18 <vPortFree+0xc0>)
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	4413      	add	r3, r2
 800adf2:	4a09      	ldr	r2, [pc, #36]	@ (800ae18 <vPortFree+0xc0>)
 800adf4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800adf6:	6938      	ldr	r0, [r7, #16]
 800adf8:	f000 f874 	bl	800aee4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800adfc:	4b07      	ldr	r3, [pc, #28]	@ (800ae1c <vPortFree+0xc4>)
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	3301      	adds	r3, #1
 800ae02:	4a06      	ldr	r2, [pc, #24]	@ (800ae1c <vPortFree+0xc4>)
 800ae04:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ae06:	f7fe fc3d 	bl	8009684 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ae0a:	bf00      	nop
 800ae0c:	3718      	adds	r7, #24
 800ae0e:	46bd      	mov	sp, r7
 800ae10:	bd80      	pop	{r7, pc}
 800ae12:	bf00      	nop
 800ae14:	2000c440 	.word	0x2000c440
 800ae18:	2000c430 	.word	0x2000c430
 800ae1c:	2000c43c 	.word	0x2000c43c

0800ae20 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ae20:	b480      	push	{r7}
 800ae22:	b085      	sub	sp, #20
 800ae24:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ae26:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800ae2a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ae2c:	4b27      	ldr	r3, [pc, #156]	@ (800aecc <prvHeapInit+0xac>)
 800ae2e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	f003 0307 	and.w	r3, r3, #7
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d00c      	beq.n	800ae54 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	3307      	adds	r3, #7
 800ae3e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	f023 0307 	bic.w	r3, r3, #7
 800ae46:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ae48:	68ba      	ldr	r2, [r7, #8]
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	1ad3      	subs	r3, r2, r3
 800ae4e:	4a1f      	ldr	r2, [pc, #124]	@ (800aecc <prvHeapInit+0xac>)
 800ae50:	4413      	add	r3, r2
 800ae52:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ae58:	4a1d      	ldr	r2, [pc, #116]	@ (800aed0 <prvHeapInit+0xb0>)
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ae5e:	4b1c      	ldr	r3, [pc, #112]	@ (800aed0 <prvHeapInit+0xb0>)
 800ae60:	2200      	movs	r2, #0
 800ae62:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	68ba      	ldr	r2, [r7, #8]
 800ae68:	4413      	add	r3, r2
 800ae6a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ae6c:	2208      	movs	r2, #8
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	1a9b      	subs	r3, r3, r2
 800ae72:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	f023 0307 	bic.w	r3, r3, #7
 800ae7a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	4a15      	ldr	r2, [pc, #84]	@ (800aed4 <prvHeapInit+0xb4>)
 800ae80:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ae82:	4b14      	ldr	r3, [pc, #80]	@ (800aed4 <prvHeapInit+0xb4>)
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	2200      	movs	r2, #0
 800ae88:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ae8a:	4b12      	ldr	r3, [pc, #72]	@ (800aed4 <prvHeapInit+0xb4>)
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	2200      	movs	r2, #0
 800ae90:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ae96:	683b      	ldr	r3, [r7, #0]
 800ae98:	68fa      	ldr	r2, [r7, #12]
 800ae9a:	1ad2      	subs	r2, r2, r3
 800ae9c:	683b      	ldr	r3, [r7, #0]
 800ae9e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aea0:	4b0c      	ldr	r3, [pc, #48]	@ (800aed4 <prvHeapInit+0xb4>)
 800aea2:	681a      	ldr	r2, [r3, #0]
 800aea4:	683b      	ldr	r3, [r7, #0]
 800aea6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aea8:	683b      	ldr	r3, [r7, #0]
 800aeaa:	685b      	ldr	r3, [r3, #4]
 800aeac:	4a0a      	ldr	r2, [pc, #40]	@ (800aed8 <prvHeapInit+0xb8>)
 800aeae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aeb0:	683b      	ldr	r3, [r7, #0]
 800aeb2:	685b      	ldr	r3, [r3, #4]
 800aeb4:	4a09      	ldr	r2, [pc, #36]	@ (800aedc <prvHeapInit+0xbc>)
 800aeb6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aeb8:	4b09      	ldr	r3, [pc, #36]	@ (800aee0 <prvHeapInit+0xc0>)
 800aeba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800aebe:	601a      	str	r2, [r3, #0]
}
 800aec0:	bf00      	nop
 800aec2:	3714      	adds	r7, #20
 800aec4:	46bd      	mov	sp, r7
 800aec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeca:	4770      	bx	lr
 800aecc:	20008824 	.word	0x20008824
 800aed0:	2000c424 	.word	0x2000c424
 800aed4:	2000c42c 	.word	0x2000c42c
 800aed8:	2000c434 	.word	0x2000c434
 800aedc:	2000c430 	.word	0x2000c430
 800aee0:	2000c440 	.word	0x2000c440

0800aee4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aee4:	b480      	push	{r7}
 800aee6:	b085      	sub	sp, #20
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aeec:	4b28      	ldr	r3, [pc, #160]	@ (800af90 <prvInsertBlockIntoFreeList+0xac>)
 800aeee:	60fb      	str	r3, [r7, #12]
 800aef0:	e002      	b.n	800aef8 <prvInsertBlockIntoFreeList+0x14>
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	60fb      	str	r3, [r7, #12]
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	687a      	ldr	r2, [r7, #4]
 800aefe:	429a      	cmp	r2, r3
 800af00:	d8f7      	bhi.n	800aef2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	685b      	ldr	r3, [r3, #4]
 800af0a:	68ba      	ldr	r2, [r7, #8]
 800af0c:	4413      	add	r3, r2
 800af0e:	687a      	ldr	r2, [r7, #4]
 800af10:	429a      	cmp	r2, r3
 800af12:	d108      	bne.n	800af26 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	685a      	ldr	r2, [r3, #4]
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	685b      	ldr	r3, [r3, #4]
 800af1c:	441a      	add	r2, r3
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	685b      	ldr	r3, [r3, #4]
 800af2e:	68ba      	ldr	r2, [r7, #8]
 800af30:	441a      	add	r2, r3
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	429a      	cmp	r2, r3
 800af38:	d118      	bne.n	800af6c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	681a      	ldr	r2, [r3, #0]
 800af3e:	4b15      	ldr	r3, [pc, #84]	@ (800af94 <prvInsertBlockIntoFreeList+0xb0>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	429a      	cmp	r2, r3
 800af44:	d00d      	beq.n	800af62 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	685a      	ldr	r2, [r3, #4]
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	685b      	ldr	r3, [r3, #4]
 800af50:	441a      	add	r2, r3
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	681a      	ldr	r2, [r3, #0]
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	601a      	str	r2, [r3, #0]
 800af60:	e008      	b.n	800af74 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800af62:	4b0c      	ldr	r3, [pc, #48]	@ (800af94 <prvInsertBlockIntoFreeList+0xb0>)
 800af64:	681a      	ldr	r2, [r3, #0]
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	601a      	str	r2, [r3, #0]
 800af6a:	e003      	b.n	800af74 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	681a      	ldr	r2, [r3, #0]
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800af74:	68fa      	ldr	r2, [r7, #12]
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	429a      	cmp	r2, r3
 800af7a:	d002      	beq.n	800af82 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	687a      	ldr	r2, [r7, #4]
 800af80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800af82:	bf00      	nop
 800af84:	3714      	adds	r7, #20
 800af86:	46bd      	mov	sp, r7
 800af88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8c:	4770      	bx	lr
 800af8e:	bf00      	nop
 800af90:	2000c424 	.word	0x2000c424
 800af94:	2000c42c 	.word	0x2000c42c

0800af98 <rcl_get_zero_initialized_context>:
 800af98:	4a03      	ldr	r2, [pc, #12]	@ (800afa8 <rcl_get_zero_initialized_context+0x10>)
 800af9a:	4603      	mov	r3, r0
 800af9c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800afa0:	e883 0003 	stmia.w	r3, {r0, r1}
 800afa4:	4618      	mov	r0, r3
 800afa6:	4770      	bx	lr
 800afa8:	080199f4 	.word	0x080199f4

0800afac <rcl_context_is_valid>:
 800afac:	b118      	cbz	r0, 800afb6 <rcl_context_is_valid+0xa>
 800afae:	6840      	ldr	r0, [r0, #4]
 800afb0:	3800      	subs	r0, #0
 800afb2:	bf18      	it	ne
 800afb4:	2001      	movne	r0, #1
 800afb6:	4770      	bx	lr

0800afb8 <rcl_context_get_rmw_context>:
 800afb8:	b110      	cbz	r0, 800afc0 <rcl_context_get_rmw_context+0x8>
 800afba:	6800      	ldr	r0, [r0, #0]
 800afbc:	b100      	cbz	r0, 800afc0 <rcl_context_get_rmw_context+0x8>
 800afbe:	3028      	adds	r0, #40	@ 0x28
 800afc0:	4770      	bx	lr
 800afc2:	bf00      	nop

0800afc4 <__cleanup_context>:
 800afc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afc8:	4606      	mov	r6, r0
 800afca:	6800      	ldr	r0, [r0, #0]
 800afcc:	2300      	movs	r3, #0
 800afce:	6073      	str	r3, [r6, #4]
 800afd0:	2800      	cmp	r0, #0
 800afd2:	d049      	beq.n	800b068 <__cleanup_context+0xa4>
 800afd4:	6947      	ldr	r7, [r0, #20]
 800afd6:	f8d0 8004 	ldr.w	r8, [r0, #4]
 800afda:	f8d0 9010 	ldr.w	r9, [r0, #16]
 800afde:	b137      	cbz	r7, 800afee <__cleanup_context+0x2a>
 800afe0:	3014      	adds	r0, #20
 800afe2:	f000 f8cb 	bl	800b17c <rcl_init_options_fini>
 800afe6:	4607      	mov	r7, r0
 800afe8:	2800      	cmp	r0, #0
 800afea:	d144      	bne.n	800b076 <__cleanup_context+0xb2>
 800afec:	6830      	ldr	r0, [r6, #0]
 800afee:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800aff0:	b143      	cbz	r3, 800b004 <__cleanup_context+0x40>
 800aff2:	3028      	adds	r0, #40	@ 0x28
 800aff4:	f002 ff3a 	bl	800de6c <rmw_context_fini>
 800aff8:	b118      	cbz	r0, 800b002 <__cleanup_context+0x3e>
 800affa:	2f00      	cmp	r7, #0
 800affc:	d03e      	beq.n	800b07c <__cleanup_context+0xb8>
 800affe:	f002 f94b 	bl	800d298 <rcutils_reset_error>
 800b002:	6830      	ldr	r0, [r6, #0]
 800b004:	6a03      	ldr	r3, [r0, #32]
 800b006:	b1db      	cbz	r3, 800b040 <__cleanup_context+0x7c>
 800b008:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 800b00c:	2a01      	cmp	r2, #1
 800b00e:	f17c 0100 	sbcs.w	r1, ip, #0
 800b012:	db11      	blt.n	800b038 <__cleanup_context+0x74>
 800b014:	2400      	movs	r4, #0
 800b016:	4625      	mov	r5, r4
 800b018:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800b01c:	4649      	mov	r1, r9
 800b01e:	b1b8      	cbz	r0, 800b050 <__cleanup_context+0x8c>
 800b020:	47c0      	blx	r8
 800b022:	6833      	ldr	r3, [r6, #0]
 800b024:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 800b028:	3401      	adds	r4, #1
 800b02a:	f145 0500 	adc.w	r5, r5, #0
 800b02e:	4294      	cmp	r4, r2
 800b030:	eb75 010c 	sbcs.w	r1, r5, ip
 800b034:	6a1b      	ldr	r3, [r3, #32]
 800b036:	dbef      	blt.n	800b018 <__cleanup_context+0x54>
 800b038:	4618      	mov	r0, r3
 800b03a:	4649      	mov	r1, r9
 800b03c:	47c0      	blx	r8
 800b03e:	6830      	ldr	r0, [r6, #0]
 800b040:	4649      	mov	r1, r9
 800b042:	47c0      	blx	r8
 800b044:	2300      	movs	r3, #0
 800b046:	e9c6 3300 	strd	r3, r3, [r6]
 800b04a:	4638      	mov	r0, r7
 800b04c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b050:	3401      	adds	r4, #1
 800b052:	f145 0500 	adc.w	r5, r5, #0
 800b056:	4294      	cmp	r4, r2
 800b058:	eb75 010c 	sbcs.w	r1, r5, ip
 800b05c:	dbdc      	blt.n	800b018 <__cleanup_context+0x54>
 800b05e:	4618      	mov	r0, r3
 800b060:	4649      	mov	r1, r9
 800b062:	47c0      	blx	r8
 800b064:	6830      	ldr	r0, [r6, #0]
 800b066:	e7eb      	b.n	800b040 <__cleanup_context+0x7c>
 800b068:	4607      	mov	r7, r0
 800b06a:	2300      	movs	r3, #0
 800b06c:	e9c6 3300 	strd	r3, r3, [r6]
 800b070:	4638      	mov	r0, r7
 800b072:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b076:	f002 f90f 	bl	800d298 <rcutils_reset_error>
 800b07a:	e7b7      	b.n	800afec <__cleanup_context+0x28>
 800b07c:	f008 fee6 	bl	8013e4c <rcl_convert_rmw_ret_to_rcl_ret>
 800b080:	4607      	mov	r7, r0
 800b082:	e7bc      	b.n	800affe <__cleanup_context+0x3a>

0800b084 <rcl_context_fini>:
 800b084:	b178      	cbz	r0, 800b0a6 <rcl_context_fini+0x22>
 800b086:	b510      	push	{r4, lr}
 800b088:	4604      	mov	r4, r0
 800b08a:	6800      	ldr	r0, [r0, #0]
 800b08c:	b150      	cbz	r0, 800b0a4 <rcl_context_fini+0x20>
 800b08e:	6863      	ldr	r3, [r4, #4]
 800b090:	b93b      	cbnz	r3, 800b0a2 <rcl_context_fini+0x1e>
 800b092:	f002 f821 	bl	800d0d8 <rcutils_allocator_is_valid>
 800b096:	b120      	cbz	r0, 800b0a2 <rcl_context_fini+0x1e>
 800b098:	4620      	mov	r0, r4
 800b09a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b09e:	f7ff bf91 	b.w	800afc4 <__cleanup_context>
 800b0a2:	200b      	movs	r0, #11
 800b0a4:	bd10      	pop	{r4, pc}
 800b0a6:	200b      	movs	r0, #11
 800b0a8:	4770      	bx	lr
 800b0aa:	bf00      	nop

0800b0ac <rcl_get_zero_initialized_init_options>:
 800b0ac:	2000      	movs	r0, #0
 800b0ae:	4770      	bx	lr

0800b0b0 <rcl_init_options_init>:
 800b0b0:	b084      	sub	sp, #16
 800b0b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b0b4:	b097      	sub	sp, #92	@ 0x5c
 800b0b6:	ae1d      	add	r6, sp, #116	@ 0x74
 800b0b8:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 800b0bc:	2800      	cmp	r0, #0
 800b0be:	d058      	beq.n	800b172 <rcl_init_options_init+0xc2>
 800b0c0:	6803      	ldr	r3, [r0, #0]
 800b0c2:	4605      	mov	r5, r0
 800b0c4:	b133      	cbz	r3, 800b0d4 <rcl_init_options_init+0x24>
 800b0c6:	2464      	movs	r4, #100	@ 0x64
 800b0c8:	4620      	mov	r0, r4
 800b0ca:	b017      	add	sp, #92	@ 0x5c
 800b0cc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800b0d0:	b004      	add	sp, #16
 800b0d2:	4770      	bx	lr
 800b0d4:	4630      	mov	r0, r6
 800b0d6:	f001 ffff 	bl	800d0d8 <rcutils_allocator_is_valid>
 800b0da:	2800      	cmp	r0, #0
 800b0dc:	d049      	beq.n	800b172 <rcl_init_options_init+0xc2>
 800b0de:	46b4      	mov	ip, r6
 800b0e0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b0e4:	ac11      	add	r4, sp, #68	@ 0x44
 800b0e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b0e8:	f8dc 3000 	ldr.w	r3, [ip]
 800b0ec:	6023      	str	r3, [r4, #0]
 800b0ee:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800b0f0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b0f2:	2050      	movs	r0, #80	@ 0x50
 800b0f4:	4798      	blx	r3
 800b0f6:	4604      	mov	r4, r0
 800b0f8:	6028      	str	r0, [r5, #0]
 800b0fa:	2800      	cmp	r0, #0
 800b0fc:	d03b      	beq.n	800b176 <rcl_init_options_init+0xc6>
 800b0fe:	f10d 0c44 	add.w	ip, sp, #68	@ 0x44
 800b102:	4686      	mov	lr, r0
 800b104:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b108:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800b10c:	f8dc 3000 	ldr.w	r3, [ip]
 800b110:	f8ce 3000 	str.w	r3, [lr]
 800b114:	a802      	add	r0, sp, #8
 800b116:	f002 fa83 	bl	800d620 <rmw_get_zero_initialized_init_options>
 800b11a:	f10d 0e08 	add.w	lr, sp, #8
 800b11e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b122:	f104 0c18 	add.w	ip, r4, #24
 800b126:	682f      	ldr	r7, [r5, #0]
 800b128:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b12c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b130:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b134:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b138:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b13c:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800b140:	ac20      	add	r4, sp, #128	@ 0x80
 800b142:	e88c 0003 	stmia.w	ip, {r0, r1}
 800b146:	e894 0003 	ldmia.w	r4, {r0, r1}
 800b14a:	e88d 0003 	stmia.w	sp, {r0, r1}
 800b14e:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800b152:	f107 0018 	add.w	r0, r7, #24
 800b156:	f002 fbcd 	bl	800d8f4 <rmw_init_options_init>
 800b15a:	4604      	mov	r4, r0
 800b15c:	2800      	cmp	r0, #0
 800b15e:	d0b3      	beq.n	800b0c8 <rcl_init_options_init+0x18>
 800b160:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800b162:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b164:	6828      	ldr	r0, [r5, #0]
 800b166:	4798      	blx	r3
 800b168:	4620      	mov	r0, r4
 800b16a:	f008 fe6f 	bl	8013e4c <rcl_convert_rmw_ret_to_rcl_ret>
 800b16e:	4604      	mov	r4, r0
 800b170:	e7aa      	b.n	800b0c8 <rcl_init_options_init+0x18>
 800b172:	240b      	movs	r4, #11
 800b174:	e7a8      	b.n	800b0c8 <rcl_init_options_init+0x18>
 800b176:	240a      	movs	r4, #10
 800b178:	e7a6      	b.n	800b0c8 <rcl_init_options_init+0x18>
 800b17a:	bf00      	nop

0800b17c <rcl_init_options_fini>:
 800b17c:	b530      	push	{r4, r5, lr}
 800b17e:	b087      	sub	sp, #28
 800b180:	b1f0      	cbz	r0, 800b1c0 <rcl_init_options_fini+0x44>
 800b182:	6803      	ldr	r3, [r0, #0]
 800b184:	4604      	mov	r4, r0
 800b186:	b1db      	cbz	r3, 800b1c0 <rcl_init_options_fini+0x44>
 800b188:	469c      	mov	ip, r3
 800b18a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b18e:	f10d 0e04 	add.w	lr, sp, #4
 800b192:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800b196:	f8dc 3000 	ldr.w	r3, [ip]
 800b19a:	f8ce 3000 	str.w	r3, [lr]
 800b19e:	a801      	add	r0, sp, #4
 800b1a0:	f001 ff9a 	bl	800d0d8 <rcutils_allocator_is_valid>
 800b1a4:	b160      	cbz	r0, 800b1c0 <rcl_init_options_fini+0x44>
 800b1a6:	6820      	ldr	r0, [r4, #0]
 800b1a8:	3018      	adds	r0, #24
 800b1aa:	f002 fc79 	bl	800daa0 <rmw_init_options_fini>
 800b1ae:	4605      	mov	r5, r0
 800b1b0:	b950      	cbnz	r0, 800b1c8 <rcl_init_options_fini+0x4c>
 800b1b2:	6820      	ldr	r0, [r4, #0]
 800b1b4:	9b02      	ldr	r3, [sp, #8]
 800b1b6:	9905      	ldr	r1, [sp, #20]
 800b1b8:	4798      	blx	r3
 800b1ba:	4628      	mov	r0, r5
 800b1bc:	b007      	add	sp, #28
 800b1be:	bd30      	pop	{r4, r5, pc}
 800b1c0:	250b      	movs	r5, #11
 800b1c2:	4628      	mov	r0, r5
 800b1c4:	b007      	add	sp, #28
 800b1c6:	bd30      	pop	{r4, r5, pc}
 800b1c8:	f008 fe40 	bl	8013e4c <rcl_convert_rmw_ret_to_rcl_ret>
 800b1cc:	4605      	mov	r5, r0
 800b1ce:	e7f8      	b.n	800b1c2 <rcl_init_options_fini+0x46>

0800b1d0 <rcl_init_options_copy>:
 800b1d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1d4:	b094      	sub	sp, #80	@ 0x50
 800b1d6:	2800      	cmp	r0, #0
 800b1d8:	d058      	beq.n	800b28c <rcl_init_options_copy+0xbc>
 800b1da:	4604      	mov	r4, r0
 800b1dc:	6800      	ldr	r0, [r0, #0]
 800b1de:	2800      	cmp	r0, #0
 800b1e0:	d054      	beq.n	800b28c <rcl_init_options_copy+0xbc>
 800b1e2:	460e      	mov	r6, r1
 800b1e4:	f001 ff78 	bl	800d0d8 <rcutils_allocator_is_valid>
 800b1e8:	2800      	cmp	r0, #0
 800b1ea:	d04f      	beq.n	800b28c <rcl_init_options_copy+0xbc>
 800b1ec:	2e00      	cmp	r6, #0
 800b1ee:	d04d      	beq.n	800b28c <rcl_init_options_copy+0xbc>
 800b1f0:	6833      	ldr	r3, [r6, #0]
 800b1f2:	b123      	cbz	r3, 800b1fe <rcl_init_options_copy+0x2e>
 800b1f4:	2464      	movs	r4, #100	@ 0x64
 800b1f6:	4620      	mov	r0, r4
 800b1f8:	b014      	add	sp, #80	@ 0x50
 800b1fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1fe:	6827      	ldr	r7, [r4, #0]
 800b200:	46bc      	mov	ip, r7
 800b202:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b206:	ad0f      	add	r5, sp, #60	@ 0x3c
 800b208:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b20a:	f8dc 3000 	ldr.w	r3, [ip]
 800b20e:	f8d7 8000 	ldr.w	r8, [r7]
 800b212:	602b      	str	r3, [r5, #0]
 800b214:	4619      	mov	r1, r3
 800b216:	2050      	movs	r0, #80	@ 0x50
 800b218:	47c0      	blx	r8
 800b21a:	4605      	mov	r5, r0
 800b21c:	6030      	str	r0, [r6, #0]
 800b21e:	b3d0      	cbz	r0, 800b296 <rcl_init_options_copy+0xc6>
 800b220:	f10d 0c3c 	add.w	ip, sp, #60	@ 0x3c
 800b224:	4686      	mov	lr, r0
 800b226:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b22a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800b22e:	f8dc 3000 	ldr.w	r3, [ip]
 800b232:	f8ce 3000 	str.w	r3, [lr]
 800b236:	4668      	mov	r0, sp
 800b238:	f002 f9f2 	bl	800d620 <rmw_get_zero_initialized_init_options>
 800b23c:	46ee      	mov	lr, sp
 800b23e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b242:	f105 0c18 	add.w	ip, r5, #24
 800b246:	6824      	ldr	r4, [r4, #0]
 800b248:	6835      	ldr	r5, [r6, #0]
 800b24a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b24e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b252:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b256:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b25a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b25e:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800b262:	e88c 0003 	stmia.w	ip, {r0, r1}
 800b266:	f104 0018 	add.w	r0, r4, #24
 800b26a:	f105 0118 	add.w	r1, r5, #24
 800b26e:	f002 fba3 	bl	800d9b8 <rmw_init_options_copy>
 800b272:	4604      	mov	r4, r0
 800b274:	2800      	cmp	r0, #0
 800b276:	d0be      	beq.n	800b1f6 <rcl_init_options_copy+0x26>
 800b278:	f001 fff8 	bl	800d26c <rcutils_get_error_string>
 800b27c:	f002 f80c 	bl	800d298 <rcutils_reset_error>
 800b280:	4630      	mov	r0, r6
 800b282:	f7ff ff7b 	bl	800b17c <rcl_init_options_fini>
 800b286:	b140      	cbz	r0, 800b29a <rcl_init_options_copy+0xca>
 800b288:	4604      	mov	r4, r0
 800b28a:	e7b4      	b.n	800b1f6 <rcl_init_options_copy+0x26>
 800b28c:	240b      	movs	r4, #11
 800b28e:	4620      	mov	r0, r4
 800b290:	b014      	add	sp, #80	@ 0x50
 800b292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b296:	240a      	movs	r4, #10
 800b298:	e7ad      	b.n	800b1f6 <rcl_init_options_copy+0x26>
 800b29a:	4620      	mov	r0, r4
 800b29c:	b014      	add	sp, #80	@ 0x50
 800b29e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b2a2:	f008 bdd3 	b.w	8013e4c <rcl_convert_rmw_ret_to_rcl_ret>
 800b2a6:	bf00      	nop

0800b2a8 <rcl_init_options_set_domain_id>:
 800b2a8:	b120      	cbz	r0, 800b2b4 <rcl_init_options_set_domain_id+0xc>
 800b2aa:	6803      	ldr	r3, [r0, #0]
 800b2ac:	b113      	cbz	r3, 800b2b4 <rcl_init_options_set_domain_id+0xc>
 800b2ae:	6259      	str	r1, [r3, #36]	@ 0x24
 800b2b0:	2000      	movs	r0, #0
 800b2b2:	4770      	bx	lr
 800b2b4:	200b      	movs	r0, #11
 800b2b6:	4770      	bx	lr

0800b2b8 <rcl_get_zero_initialized_node>:
 800b2b8:	4a03      	ldr	r2, [pc, #12]	@ (800b2c8 <rcl_get_zero_initialized_node+0x10>)
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b2c0:	e883 0003 	stmia.w	r3, {r0, r1}
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	4770      	bx	lr
 800b2c8:	08019f00 	.word	0x08019f00

0800b2cc <rcl_node_init>:
 800b2cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2d0:	b0a9      	sub	sp, #164	@ 0xa4
 800b2d2:	4604      	mov	r4, r0
 800b2d4:	f8dd 80c8 	ldr.w	r8, [sp, #200]	@ 0xc8
 800b2d8:	a823      	add	r0, sp, #140	@ 0x8c
 800b2da:	460e      	mov	r6, r1
 800b2dc:	4615      	mov	r5, r2
 800b2de:	461f      	mov	r7, r3
 800b2e0:	f008 fea4 	bl	801402c <rcl_guard_condition_get_default_options>
 800b2e4:	f1b8 0f00 	cmp.w	r8, #0
 800b2e8:	f000 80e6 	beq.w	800b4b8 <rcl_node_init+0x1ec>
 800b2ec:	4640      	mov	r0, r8
 800b2ee:	f001 fef3 	bl	800d0d8 <rcutils_allocator_is_valid>
 800b2f2:	2800      	cmp	r0, #0
 800b2f4:	f000 80e0 	beq.w	800b4b8 <rcl_node_init+0x1ec>
 800b2f8:	2e00      	cmp	r6, #0
 800b2fa:	f000 80dd 	beq.w	800b4b8 <rcl_node_init+0x1ec>
 800b2fe:	2d00      	cmp	r5, #0
 800b300:	f000 80da 	beq.w	800b4b8 <rcl_node_init+0x1ec>
 800b304:	2c00      	cmp	r4, #0
 800b306:	f000 80d7 	beq.w	800b4b8 <rcl_node_init+0x1ec>
 800b30a:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800b30e:	f1b9 0f00 	cmp.w	r9, #0
 800b312:	f040 80fd 	bne.w	800b510 <rcl_node_init+0x244>
 800b316:	2f00      	cmp	r7, #0
 800b318:	f000 80ce 	beq.w	800b4b8 <rcl_node_init+0x1ec>
 800b31c:	4638      	mov	r0, r7
 800b31e:	f7ff fe45 	bl	800afac <rcl_context_is_valid>
 800b322:	4682      	mov	sl, r0
 800b324:	2800      	cmp	r0, #0
 800b326:	f000 80cd 	beq.w	800b4c4 <rcl_node_init+0x1f8>
 800b32a:	464a      	mov	r2, r9
 800b32c:	a922      	add	r1, sp, #136	@ 0x88
 800b32e:	4630      	mov	r0, r6
 800b330:	f8cd 9088 	str.w	r9, [sp, #136]	@ 0x88
 800b334:	f002 fa20 	bl	800d778 <rmw_validate_node_name>
 800b338:	4681      	mov	r9, r0
 800b33a:	2800      	cmp	r0, #0
 800b33c:	f040 80be 	bne.w	800b4bc <rcl_node_init+0x1f0>
 800b340:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800b342:	2800      	cmp	r0, #0
 800b344:	f040 80f0 	bne.w	800b528 <rcl_node_init+0x25c>
 800b348:	4628      	mov	r0, r5
 800b34a:	f7f4 ff6b 	bl	8000224 <strlen>
 800b34e:	2800      	cmp	r0, #0
 800b350:	f040 80bb 	bne.w	800b4ca <rcl_node_init+0x1fe>
 800b354:	4d7c      	ldr	r5, [pc, #496]	@ (800b548 <rcl_node_init+0x27c>)
 800b356:	a922      	add	r1, sp, #136	@ 0x88
 800b358:	2200      	movs	r2, #0
 800b35a:	4628      	mov	r0, r5
 800b35c:	f002 f9ee 	bl	800d73c <rmw_validate_namespace>
 800b360:	4681      	mov	r9, r0
 800b362:	2800      	cmp	r0, #0
 800b364:	f040 80aa 	bne.w	800b4bc <rcl_node_init+0x1f0>
 800b368:	4682      	mov	sl, r0
 800b36a:	9822      	ldr	r0, [sp, #136]	@ 0x88
 800b36c:	2800      	cmp	r0, #0
 800b36e:	f040 80e0 	bne.w	800b532 <rcl_node_init+0x266>
 800b372:	f8d8 3000 	ldr.w	r3, [r8]
 800b376:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b37a:	2078      	movs	r0, #120	@ 0x78
 800b37c:	4798      	blx	r3
 800b37e:	4681      	mov	r9, r0
 800b380:	6060      	str	r0, [r4, #4]
 800b382:	2800      	cmp	r0, #0
 800b384:	f000 80ca 	beq.w	800b51c <rcl_node_init+0x250>
 800b388:	2200      	movs	r2, #0
 800b38a:	2300      	movs	r3, #0
 800b38c:	e9c9 231a 	strd	r2, r3, [r9, #104]	@ 0x68
 800b390:	e9c9 231c 	strd	r2, r3, [r9, #112]	@ 0x70
 800b394:	a808      	add	r0, sp, #32
 800b396:	f000 f939 	bl	800b60c <rcl_node_get_default_options>
 800b39a:	a908      	add	r1, sp, #32
 800b39c:	4648      	mov	r0, r9
 800b39e:	2268      	movs	r2, #104	@ 0x68
 800b3a0:	f00d fba3 	bl	8018aea <memcpy>
 800b3a4:	6861      	ldr	r1, [r4, #4]
 800b3a6:	6027      	str	r7, [r4, #0]
 800b3a8:	4640      	mov	r0, r8
 800b3aa:	f000 f93d 	bl	800b628 <rcl_node_options_copy>
 800b3ae:	2800      	cmp	r0, #0
 800b3b0:	d158      	bne.n	800b464 <rcl_node_init+0x198>
 800b3b2:	4628      	mov	r0, r5
 800b3b4:	f7f4 ff36 	bl	8000224 <strlen>
 800b3b8:	4428      	add	r0, r5
 800b3ba:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 800b3be:	e9cd 5603 	strd	r5, r6, [sp, #12]
 800b3c2:	2b2f      	cmp	r3, #47	@ 0x2f
 800b3c4:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800b3c8:	9300      	str	r3, [sp, #0]
 800b3ca:	bf0c      	ite	eq
 800b3cc:	4b5f      	ldreq	r3, [pc, #380]	@ (800b54c <rcl_node_init+0x280>)
 800b3ce:	4b60      	ldrne	r3, [pc, #384]	@ (800b550 <rcl_node_init+0x284>)
 800b3d0:	9302      	str	r3, [sp, #8]
 800b3d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b3d6:	9301      	str	r3, [sp, #4]
 800b3d8:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800b3dc:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800b3e0:	f001 ff76 	bl	800d2d0 <rcutils_format_string_limit>
 800b3e4:	6823      	ldr	r3, [r4, #0]
 800b3e6:	f8c9 0074 	str.w	r0, [r9, #116]	@ 0x74
 800b3ea:	6818      	ldr	r0, [r3, #0]
 800b3ec:	4631      	mov	r1, r6
 800b3ee:	3028      	adds	r0, #40	@ 0x28
 800b3f0:	462a      	mov	r2, r5
 800b3f2:	6866      	ldr	r6, [r4, #4]
 800b3f4:	f002 fde6 	bl	800dfc4 <rmw_create_node>
 800b3f8:	6863      	ldr	r3, [r4, #4]
 800b3fa:	66b0      	str	r0, [r6, #104]	@ 0x68
 800b3fc:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 800b3fe:	2800      	cmp	r0, #0
 800b400:	d032      	beq.n	800b468 <rcl_node_init+0x19c>
 800b402:	f002 fe73 	bl	800e0ec <rmw_node_get_graph_guard_condition>
 800b406:	4681      	mov	r9, r0
 800b408:	b360      	cbz	r0, 800b464 <rcl_node_init+0x198>
 800b40a:	f8d8 3000 	ldr.w	r3, [r8]
 800b40e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b412:	6866      	ldr	r6, [r4, #4]
 800b414:	2008      	movs	r0, #8
 800b416:	4798      	blx	r3
 800b418:	6863      	ldr	r3, [r4, #4]
 800b41a:	66f0      	str	r0, [r6, #108]	@ 0x6c
 800b41c:	f8d3 b06c 	ldr.w	fp, [r3, #108]	@ 0x6c
 800b420:	f1bb 0f00 	cmp.w	fp, #0
 800b424:	d020      	beq.n	800b468 <rcl_node_init+0x19c>
 800b426:	a806      	add	r0, sp, #24
 800b428:	f008 fd24 	bl	8013e74 <rcl_get_zero_initialized_guard_condition>
 800b42c:	a806      	add	r0, sp, #24
 800b42e:	c803      	ldmia	r0, {r0, r1}
 800b430:	6863      	ldr	r3, [r4, #4]
 800b432:	46c4      	mov	ip, r8
 800b434:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 800b438:	e88b 0003 	stmia.w	fp, {r0, r1}
 800b43c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b440:	ae23      	add	r6, sp, #140	@ 0x8c
 800b442:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800b444:	f8dc 3000 	ldr.w	r3, [ip]
 800b448:	6033      	str	r3, [r6, #0]
 800b44a:	ab28      	add	r3, sp, #160	@ 0xa0
 800b44c:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 800b450:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800b454:	4649      	mov	r1, r9
 800b456:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b458:	463a      	mov	r2, r7
 800b45a:	4670      	mov	r0, lr
 800b45c:	f008 fd60 	bl	8013f20 <rcl_guard_condition_init_from_rmw>
 800b460:	4681      	mov	r9, r0
 800b462:	b328      	cbz	r0, 800b4b0 <rcl_node_init+0x1e4>
 800b464:	6863      	ldr	r3, [r4, #4]
 800b466:	b1f3      	cbz	r3, 800b4a6 <rcl_node_init+0x1da>
 800b468:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800b46a:	b128      	cbz	r0, 800b478 <rcl_node_init+0x1ac>
 800b46c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b470:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b474:	4798      	blx	r3
 800b476:	6863      	ldr	r3, [r4, #4]
 800b478:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 800b47a:	b110      	cbz	r0, 800b482 <rcl_node_init+0x1b6>
 800b47c:	f002 fdba 	bl	800dff4 <rmw_destroy_node>
 800b480:	6863      	ldr	r3, [r4, #4]
 800b482:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800b484:	b148      	cbz	r0, 800b49a <rcl_node_init+0x1ce>
 800b486:	f008 fdab 	bl	8013fe0 <rcl_guard_condition_fini>
 800b48a:	6863      	ldr	r3, [r4, #4]
 800b48c:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b490:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800b492:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b496:	4798      	blx	r3
 800b498:	6863      	ldr	r3, [r4, #4]
 800b49a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b49e:	4618      	mov	r0, r3
 800b4a0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b4a4:	4798      	blx	r3
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	e9c4 3300 	strd	r3, r3, [r4]
 800b4ac:	f04f 0901 	mov.w	r9, #1
 800b4b0:	f1ba 0f00 	cmp.w	sl, #0
 800b4b4:	d125      	bne.n	800b502 <rcl_node_init+0x236>
 800b4b6:	e001      	b.n	800b4bc <rcl_node_init+0x1f0>
 800b4b8:	f04f 090b 	mov.w	r9, #11
 800b4bc:	4648      	mov	r0, r9
 800b4be:	b029      	add	sp, #164	@ 0xa4
 800b4c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4c4:	f04f 0965 	mov.w	r9, #101	@ 0x65
 800b4c8:	e7f8      	b.n	800b4bc <rcl_node_init+0x1f0>
 800b4ca:	782b      	ldrb	r3, [r5, #0]
 800b4cc:	2b2f      	cmp	r3, #47	@ 0x2f
 800b4ce:	f43f af42 	beq.w	800b356 <rcl_node_init+0x8a>
 800b4d2:	9503      	str	r5, [sp, #12]
 800b4d4:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800b4d8:	9300      	str	r3, [sp, #0]
 800b4da:	4b1e      	ldr	r3, [pc, #120]	@ (800b554 <rcl_node_init+0x288>)
 800b4dc:	9302      	str	r3, [sp, #8]
 800b4de:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b4e2:	9301      	str	r3, [sp, #4]
 800b4e4:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 800b4e8:	f001 fef2 	bl	800d2d0 <rcutils_format_string_limit>
 800b4ec:	4605      	mov	r5, r0
 800b4ee:	b340      	cbz	r0, 800b542 <rcl_node_init+0x276>
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	a922      	add	r1, sp, #136	@ 0x88
 800b4f4:	9222      	str	r2, [sp, #136]	@ 0x88
 800b4f6:	f002 f921 	bl	800d73c <rmw_validate_namespace>
 800b4fa:	4681      	mov	r9, r0
 800b4fc:	2800      	cmp	r0, #0
 800b4fe:	f43f af34 	beq.w	800b36a <rcl_node_init+0x9e>
 800b502:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b506:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800b50a:	4628      	mov	r0, r5
 800b50c:	4798      	blx	r3
 800b50e:	e7d5      	b.n	800b4bc <rcl_node_init+0x1f0>
 800b510:	f04f 0964 	mov.w	r9, #100	@ 0x64
 800b514:	4648      	mov	r0, r9
 800b516:	b029      	add	sp, #164	@ 0xa4
 800b518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b51c:	f04f 090a 	mov.w	r9, #10
 800b520:	f1ba 0f00 	cmp.w	sl, #0
 800b524:	d1ed      	bne.n	800b502 <rcl_node_init+0x236>
 800b526:	e7c9      	b.n	800b4bc <rcl_node_init+0x1f0>
 800b528:	f002 f978 	bl	800d81c <rmw_node_name_validation_result_string>
 800b52c:	f04f 09c9 	mov.w	r9, #201	@ 0xc9
 800b530:	e7c4      	b.n	800b4bc <rcl_node_init+0x1f0>
 800b532:	f002 f915 	bl	800d760 <rmw_namespace_validation_result_string>
 800b536:	f04f 09ca 	mov.w	r9, #202	@ 0xca
 800b53a:	f1ba 0f00 	cmp.w	sl, #0
 800b53e:	d1e0      	bne.n	800b502 <rcl_node_init+0x236>
 800b540:	e7bc      	b.n	800b4bc <rcl_node_init+0x1f0>
 800b542:	f04f 090a 	mov.w	r9, #10
 800b546:	e7b9      	b.n	800b4bc <rcl_node_init+0x1f0>
 800b548:	08019a00 	.word	0x08019a00
 800b54c:	08019a08 	.word	0x08019a08
 800b550:	08019a10 	.word	0x08019a10
 800b554:	08019a04 	.word	0x08019a04

0800b558 <rcl_node_fini>:
 800b558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b55a:	b320      	cbz	r0, 800b5a6 <rcl_node_fini+0x4e>
 800b55c:	6845      	ldr	r5, [r0, #4]
 800b55e:	4604      	mov	r4, r0
 800b560:	b1fd      	cbz	r5, 800b5a2 <rcl_node_fini+0x4a>
 800b562:	6ea8      	ldr	r0, [r5, #104]	@ 0x68
 800b564:	686f      	ldr	r7, [r5, #4]
 800b566:	692e      	ldr	r6, [r5, #16]
 800b568:	f002 fd44 	bl	800dff4 <rmw_destroy_node>
 800b56c:	6863      	ldr	r3, [r4, #4]
 800b56e:	4605      	mov	r5, r0
 800b570:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800b572:	f008 fd35 	bl	8013fe0 <rcl_guard_condition_fini>
 800b576:	ea55 0300 	orrs.w	r3, r5, r0
 800b57a:	6863      	ldr	r3, [r4, #4]
 800b57c:	4631      	mov	r1, r6
 800b57e:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800b580:	bf14      	ite	ne
 800b582:	2501      	movne	r5, #1
 800b584:	2500      	moveq	r5, #0
 800b586:	47b8      	blx	r7
 800b588:	6863      	ldr	r3, [r4, #4]
 800b58a:	4631      	mov	r1, r6
 800b58c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800b58e:	47b8      	blx	r7
 800b590:	6863      	ldr	r3, [r4, #4]
 800b592:	4631      	mov	r1, r6
 800b594:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800b596:	47b8      	blx	r7
 800b598:	6860      	ldr	r0, [r4, #4]
 800b59a:	4631      	mov	r1, r6
 800b59c:	47b8      	blx	r7
 800b59e:	2300      	movs	r3, #0
 800b5a0:	6063      	str	r3, [r4, #4]
 800b5a2:	4628      	mov	r0, r5
 800b5a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5a6:	25c8      	movs	r5, #200	@ 0xc8
 800b5a8:	4628      	mov	r0, r5
 800b5aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b5ac <rcl_node_is_valid_except_context>:
 800b5ac:	b128      	cbz	r0, 800b5ba <rcl_node_is_valid_except_context+0xe>
 800b5ae:	6840      	ldr	r0, [r0, #4]
 800b5b0:	b118      	cbz	r0, 800b5ba <rcl_node_is_valid_except_context+0xe>
 800b5b2:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800b5b4:	3800      	subs	r0, #0
 800b5b6:	bf18      	it	ne
 800b5b8:	2001      	movne	r0, #1
 800b5ba:	4770      	bx	lr

0800b5bc <rcl_node_is_valid>:
 800b5bc:	b130      	cbz	r0, 800b5cc <rcl_node_is_valid+0x10>
 800b5be:	6843      	ldr	r3, [r0, #4]
 800b5c0:	b123      	cbz	r3, 800b5cc <rcl_node_is_valid+0x10>
 800b5c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b5c4:	b113      	cbz	r3, 800b5cc <rcl_node_is_valid+0x10>
 800b5c6:	6800      	ldr	r0, [r0, #0]
 800b5c8:	f7ff bcf0 	b.w	800afac <rcl_context_is_valid>
 800b5cc:	2000      	movs	r0, #0
 800b5ce:	4770      	bx	lr

0800b5d0 <rcl_node_get_name>:
 800b5d0:	b120      	cbz	r0, 800b5dc <rcl_node_get_name+0xc>
 800b5d2:	6840      	ldr	r0, [r0, #4]
 800b5d4:	b110      	cbz	r0, 800b5dc <rcl_node_get_name+0xc>
 800b5d6:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800b5d8:	b100      	cbz	r0, 800b5dc <rcl_node_get_name+0xc>
 800b5da:	6880      	ldr	r0, [r0, #8]
 800b5dc:	4770      	bx	lr
 800b5de:	bf00      	nop

0800b5e0 <rcl_node_get_namespace>:
 800b5e0:	b120      	cbz	r0, 800b5ec <rcl_node_get_namespace+0xc>
 800b5e2:	6840      	ldr	r0, [r0, #4]
 800b5e4:	b110      	cbz	r0, 800b5ec <rcl_node_get_namespace+0xc>
 800b5e6:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800b5e8:	b100      	cbz	r0, 800b5ec <rcl_node_get_namespace+0xc>
 800b5ea:	68c0      	ldr	r0, [r0, #12]
 800b5ec:	4770      	bx	lr
 800b5ee:	bf00      	nop

0800b5f0 <rcl_node_get_options>:
 800b5f0:	b128      	cbz	r0, 800b5fe <rcl_node_get_options+0xe>
 800b5f2:	6840      	ldr	r0, [r0, #4]
 800b5f4:	b118      	cbz	r0, 800b5fe <rcl_node_get_options+0xe>
 800b5f6:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	bf08      	it	eq
 800b5fc:	2000      	moveq	r0, #0
 800b5fe:	4770      	bx	lr

0800b600 <rcl_node_get_rmw_handle>:
 800b600:	b110      	cbz	r0, 800b608 <rcl_node_get_rmw_handle+0x8>
 800b602:	6840      	ldr	r0, [r0, #4]
 800b604:	b100      	cbz	r0, 800b608 <rcl_node_get_rmw_handle+0x8>
 800b606:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 800b608:	4770      	bx	lr
 800b60a:	bf00      	nop

0800b60c <rcl_node_get_default_options>:
 800b60c:	b510      	push	{r4, lr}
 800b60e:	2268      	movs	r2, #104	@ 0x68
 800b610:	4604      	mov	r4, r0
 800b612:	2100      	movs	r1, #0
 800b614:	f00d f942 	bl	801889c <memset>
 800b618:	4620      	mov	r0, r4
 800b61a:	f001 fd4f 	bl	800d0bc <rcutils_get_default_allocator>
 800b61e:	2301      	movs	r3, #1
 800b620:	7523      	strb	r3, [r4, #20]
 800b622:	4620      	mov	r0, r4
 800b624:	bd10      	pop	{r4, pc}
 800b626:	bf00      	nop

0800b628 <rcl_node_options_copy>:
 800b628:	b1d0      	cbz	r0, 800b660 <rcl_node_options_copy+0x38>
 800b62a:	b570      	push	{r4, r5, r6, lr}
 800b62c:	460c      	mov	r4, r1
 800b62e:	b1a9      	cbz	r1, 800b65c <rcl_node_options_copy+0x34>
 800b630:	4288      	cmp	r0, r1
 800b632:	4684      	mov	ip, r0
 800b634:	d012      	beq.n	800b65c <rcl_node_options_copy+0x34>
 800b636:	4605      	mov	r5, r0
 800b638:	8a86      	ldrh	r6, [r0, #20]
 800b63a:	468e      	mov	lr, r1
 800b63c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b63e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800b642:	682b      	ldr	r3, [r5, #0]
 800b644:	f8ce 3000 	str.w	r3, [lr]
 800b648:	f10c 0118 	add.w	r1, ip, #24
 800b64c:	2250      	movs	r2, #80	@ 0x50
 800b64e:	82a6      	strh	r6, [r4, #20]
 800b650:	f104 0018 	add.w	r0, r4, #24
 800b654:	f00d fa49 	bl	8018aea <memcpy>
 800b658:	2000      	movs	r0, #0
 800b65a:	bd70      	pop	{r4, r5, r6, pc}
 800b65c:	200b      	movs	r0, #11
 800b65e:	bd70      	pop	{r4, r5, r6, pc}
 800b660:	200b      	movs	r0, #11
 800b662:	4770      	bx	lr

0800b664 <rcl_get_zero_initialized_publisher>:
 800b664:	4b01      	ldr	r3, [pc, #4]	@ (800b66c <rcl_get_zero_initialized_publisher+0x8>)
 800b666:	6818      	ldr	r0, [r3, #0]
 800b668:	4770      	bx	lr
 800b66a:	bf00      	nop
 800b66c:	08019f08 	.word	0x08019f08

0800b670 <rcl_publisher_init>:
 800b670:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b674:	b088      	sub	sp, #32
 800b676:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800b678:	2d00      	cmp	r5, #0
 800b67a:	d069      	beq.n	800b750 <rcl_publisher_init+0xe0>
 800b67c:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800b680:	4604      	mov	r4, r0
 800b682:	4648      	mov	r0, r9
 800b684:	460e      	mov	r6, r1
 800b686:	4690      	mov	r8, r2
 800b688:	461f      	mov	r7, r3
 800b68a:	f001 fd25 	bl	800d0d8 <rcutils_allocator_is_valid>
 800b68e:	2800      	cmp	r0, #0
 800b690:	d05e      	beq.n	800b750 <rcl_publisher_init+0xe0>
 800b692:	2c00      	cmp	r4, #0
 800b694:	d05c      	beq.n	800b750 <rcl_publisher_init+0xe0>
 800b696:	f8d4 a000 	ldr.w	sl, [r4]
 800b69a:	f1ba 0f00 	cmp.w	sl, #0
 800b69e:	d004      	beq.n	800b6aa <rcl_publisher_init+0x3a>
 800b6a0:	2764      	movs	r7, #100	@ 0x64
 800b6a2:	4638      	mov	r0, r7
 800b6a4:	b008      	add	sp, #32
 800b6a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6aa:	4630      	mov	r0, r6
 800b6ac:	f7ff ff86 	bl	800b5bc <rcl_node_is_valid>
 800b6b0:	2800      	cmp	r0, #0
 800b6b2:	d052      	beq.n	800b75a <rcl_publisher_init+0xea>
 800b6b4:	f1b8 0f00 	cmp.w	r8, #0
 800b6b8:	d04a      	beq.n	800b750 <rcl_publisher_init+0xe0>
 800b6ba:	2f00      	cmp	r7, #0
 800b6bc:	d048      	beq.n	800b750 <rcl_publisher_init+0xe0>
 800b6be:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800b6c2:	aa07      	add	r2, sp, #28
 800b6c4:	9205      	str	r2, [sp, #20]
 800b6c6:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800b6ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b6ce:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800b6d2:	f8cd a01c 	str.w	sl, [sp, #28]
 800b6d6:	4639      	mov	r1, r7
 800b6d8:	e899 000c 	ldmia.w	r9, {r2, r3}
 800b6dc:	4630      	mov	r0, r6
 800b6de:	f008 fe05 	bl	80142ec <rcl_node_resolve_name>
 800b6e2:	4607      	mov	r7, r0
 800b6e4:	2800      	cmp	r0, #0
 800b6e6:	d14f      	bne.n	800b788 <rcl_publisher_init+0x118>
 800b6e8:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 800b6ea:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800b6ec:	20c8      	movs	r0, #200	@ 0xc8
 800b6ee:	4798      	blx	r3
 800b6f0:	6020      	str	r0, [r4, #0]
 800b6f2:	2800      	cmp	r0, #0
 800b6f4:	d04e      	beq.n	800b794 <rcl_publisher_init+0x124>
 800b6f6:	4630      	mov	r0, r6
 800b6f8:	f7ff ff82 	bl	800b600 <rcl_node_get_rmw_handle>
 800b6fc:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800b700:	9300      	str	r3, [sp, #0]
 800b702:	9a07      	ldr	r2, [sp, #28]
 800b704:	6827      	ldr	r7, [r4, #0]
 800b706:	462b      	mov	r3, r5
 800b708:	4641      	mov	r1, r8
 800b70a:	f002 fd59 	bl	800e1c0 <rmw_create_publisher>
 800b70e:	6823      	ldr	r3, [r4, #0]
 800b710:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800b714:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800b718:	b370      	cbz	r0, 800b778 <rcl_publisher_init+0x108>
 800b71a:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800b71e:	f002 fe2d 	bl	800e37c <rmw_publisher_get_actual_qos>
 800b722:	6823      	ldr	r3, [r4, #0]
 800b724:	4607      	mov	r7, r0
 800b726:	b9d0      	cbnz	r0, 800b75e <rcl_publisher_init+0xee>
 800b728:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800b72c:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800b730:	4629      	mov	r1, r5
 800b732:	2270      	movs	r2, #112	@ 0x70
 800b734:	4618      	mov	r0, r3
 800b736:	f00d f9d8 	bl	8018aea <memcpy>
 800b73a:	6832      	ldr	r2, [r6, #0]
 800b73c:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800b740:	9807      	ldr	r0, [sp, #28]
 800b742:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800b744:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800b746:	4798      	blx	r3
 800b748:	4638      	mov	r0, r7
 800b74a:	b008      	add	sp, #32
 800b74c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b750:	270b      	movs	r7, #11
 800b752:	4638      	mov	r0, r7
 800b754:	b008      	add	sp, #32
 800b756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b75a:	27c8      	movs	r7, #200	@ 0xc8
 800b75c:	e7a1      	b.n	800b6a2 <rcl_publisher_init+0x32>
 800b75e:	b18b      	cbz	r3, 800b784 <rcl_publisher_init+0x114>
 800b760:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800b764:	b142      	cbz	r2, 800b778 <rcl_publisher_init+0x108>
 800b766:	4630      	mov	r0, r6
 800b768:	f7ff ff4a 	bl	800b600 <rcl_node_get_rmw_handle>
 800b76c:	6823      	ldr	r3, [r4, #0]
 800b76e:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800b772:	f002 fe13 	bl	800e39c <rmw_destroy_publisher>
 800b776:	6823      	ldr	r3, [r4, #0]
 800b778:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800b77a:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800b77c:	4618      	mov	r0, r3
 800b77e:	4790      	blx	r2
 800b780:	2300      	movs	r3, #0
 800b782:	6023      	str	r3, [r4, #0]
 800b784:	2701      	movs	r7, #1
 800b786:	e7db      	b.n	800b740 <rcl_publisher_init+0xd0>
 800b788:	2867      	cmp	r0, #103	@ 0x67
 800b78a:	d0d9      	beq.n	800b740 <rcl_publisher_init+0xd0>
 800b78c:	2869      	cmp	r0, #105	@ 0x69
 800b78e:	d003      	beq.n	800b798 <rcl_publisher_init+0x128>
 800b790:	280a      	cmp	r0, #10
 800b792:	d1f7      	bne.n	800b784 <rcl_publisher_init+0x114>
 800b794:	270a      	movs	r7, #10
 800b796:	e7d3      	b.n	800b740 <rcl_publisher_init+0xd0>
 800b798:	2767      	movs	r7, #103	@ 0x67
 800b79a:	e7d1      	b.n	800b740 <rcl_publisher_init+0xd0>

0800b79c <rcl_publisher_fini>:
 800b79c:	b570      	push	{r4, r5, r6, lr}
 800b79e:	b300      	cbz	r0, 800b7e2 <rcl_publisher_fini+0x46>
 800b7a0:	4604      	mov	r4, r0
 800b7a2:	4608      	mov	r0, r1
 800b7a4:	460d      	mov	r5, r1
 800b7a6:	f7ff ff01 	bl	800b5ac <rcl_node_is_valid_except_context>
 800b7aa:	b1f0      	cbz	r0, 800b7ea <rcl_publisher_fini+0x4e>
 800b7ac:	6823      	ldr	r3, [r4, #0]
 800b7ae:	b1ab      	cbz	r3, 800b7dc <rcl_publisher_fini+0x40>
 800b7b0:	4628      	mov	r0, r5
 800b7b2:	6d5e      	ldr	r6, [r3, #84]	@ 0x54
 800b7b4:	6e1d      	ldr	r5, [r3, #96]	@ 0x60
 800b7b6:	f7ff ff23 	bl	800b600 <rcl_node_get_rmw_handle>
 800b7ba:	b1c8      	cbz	r0, 800b7f0 <rcl_publisher_fini+0x54>
 800b7bc:	6823      	ldr	r3, [r4, #0]
 800b7be:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800b7c2:	f002 fdeb 	bl	800e39c <rmw_destroy_publisher>
 800b7c6:	4603      	mov	r3, r0
 800b7c8:	4629      	mov	r1, r5
 800b7ca:	6820      	ldr	r0, [r4, #0]
 800b7cc:	1e1d      	subs	r5, r3, #0
 800b7ce:	bf18      	it	ne
 800b7d0:	2501      	movne	r5, #1
 800b7d2:	47b0      	blx	r6
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	6023      	str	r3, [r4, #0]
 800b7d8:	4628      	mov	r0, r5
 800b7da:	bd70      	pop	{r4, r5, r6, pc}
 800b7dc:	461d      	mov	r5, r3
 800b7de:	4628      	mov	r0, r5
 800b7e0:	bd70      	pop	{r4, r5, r6, pc}
 800b7e2:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 800b7e6:	4628      	mov	r0, r5
 800b7e8:	bd70      	pop	{r4, r5, r6, pc}
 800b7ea:	25c8      	movs	r5, #200	@ 0xc8
 800b7ec:	4628      	mov	r0, r5
 800b7ee:	bd70      	pop	{r4, r5, r6, pc}
 800b7f0:	250b      	movs	r5, #11
 800b7f2:	e7f1      	b.n	800b7d8 <rcl_publisher_fini+0x3c>

0800b7f4 <rcl_publisher_get_default_options>:
 800b7f4:	b570      	push	{r4, r5, r6, lr}
 800b7f6:	4d14      	ldr	r5, [pc, #80]	@ (800b848 <rcl_publisher_get_default_options+0x54>)
 800b7f8:	4914      	ldr	r1, [pc, #80]	@ (800b84c <rcl_publisher_get_default_options+0x58>)
 800b7fa:	b088      	sub	sp, #32
 800b7fc:	4604      	mov	r4, r0
 800b7fe:	2250      	movs	r2, #80	@ 0x50
 800b800:	4628      	mov	r0, r5
 800b802:	f00d f972 	bl	8018aea <memcpy>
 800b806:	a802      	add	r0, sp, #8
 800b808:	f001 fc58 	bl	800d0bc <rcutils_get_default_allocator>
 800b80c:	f10d 0c08 	add.w	ip, sp, #8
 800b810:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800b814:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 800b818:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800b81c:	466e      	mov	r6, sp
 800b81e:	f8dc 3000 	ldr.w	r3, [ip]
 800b822:	f8ce 3000 	str.w	r3, [lr]
 800b826:	4630      	mov	r0, r6
 800b828:	f001 ff0a 	bl	800d640 <rmw_get_default_publisher_options>
 800b82c:	e896 0003 	ldmia.w	r6, {r0, r1}
 800b830:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800b834:	e883 0003 	stmia.w	r3, {r0, r1}
 800b838:	2270      	movs	r2, #112	@ 0x70
 800b83a:	4629      	mov	r1, r5
 800b83c:	4620      	mov	r0, r4
 800b83e:	f00d f954 	bl	8018aea <memcpy>
 800b842:	4620      	mov	r0, r4
 800b844:	b008      	add	sp, #32
 800b846:	bd70      	pop	{r4, r5, r6, pc}
 800b848:	2000c448 	.word	0x2000c448
 800b84c:	08019f10 	.word	0x08019f10

0800b850 <rcl_publish>:
 800b850:	b1f8      	cbz	r0, 800b892 <rcl_publish+0x42>
 800b852:	6803      	ldr	r3, [r0, #0]
 800b854:	b570      	push	{r4, r5, r6, lr}
 800b856:	4604      	mov	r4, r0
 800b858:	b1b3      	cbz	r3, 800b888 <rcl_publish+0x38>
 800b85a:	4616      	mov	r6, r2
 800b85c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800b860:	b192      	cbz	r2, 800b888 <rcl_publish+0x38>
 800b862:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800b866:	460d      	mov	r5, r1
 800b868:	f7ff fba0 	bl	800afac <rcl_context_is_valid>
 800b86c:	b160      	cbz	r0, 800b888 <rcl_publish+0x38>
 800b86e:	6823      	ldr	r3, [r4, #0]
 800b870:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800b874:	b140      	cbz	r0, 800b888 <rcl_publish+0x38>
 800b876:	b155      	cbz	r5, 800b88e <rcl_publish+0x3e>
 800b878:	4632      	mov	r2, r6
 800b87a:	4629      	mov	r1, r5
 800b87c:	f002 fc40 	bl	800e100 <rmw_publish>
 800b880:	3800      	subs	r0, #0
 800b882:	bf18      	it	ne
 800b884:	2001      	movne	r0, #1
 800b886:	bd70      	pop	{r4, r5, r6, pc}
 800b888:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800b88c:	bd70      	pop	{r4, r5, r6, pc}
 800b88e:	200b      	movs	r0, #11
 800b890:	bd70      	pop	{r4, r5, r6, pc}
 800b892:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800b896:	4770      	bx	lr

0800b898 <rcl_publisher_get_rmw_handle>:
 800b898:	b118      	cbz	r0, 800b8a2 <rcl_publisher_get_rmw_handle+0xa>
 800b89a:	6800      	ldr	r0, [r0, #0]
 800b89c:	b108      	cbz	r0, 800b8a2 <rcl_publisher_get_rmw_handle+0xa>
 800b89e:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800b8a2:	4770      	bx	lr

0800b8a4 <rcl_publisher_is_valid>:
 800b8a4:	b1a0      	cbz	r0, 800b8d0 <rcl_publisher_is_valid+0x2c>
 800b8a6:	6803      	ldr	r3, [r0, #0]
 800b8a8:	b510      	push	{r4, lr}
 800b8aa:	4604      	mov	r4, r0
 800b8ac:	b173      	cbz	r3, 800b8cc <rcl_publisher_is_valid+0x28>
 800b8ae:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800b8b2:	b15a      	cbz	r2, 800b8cc <rcl_publisher_is_valid+0x28>
 800b8b4:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800b8b8:	f7ff fb78 	bl	800afac <rcl_context_is_valid>
 800b8bc:	b130      	cbz	r0, 800b8cc <rcl_publisher_is_valid+0x28>
 800b8be:	6823      	ldr	r3, [r4, #0]
 800b8c0:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800b8c4:	3800      	subs	r0, #0
 800b8c6:	bf18      	it	ne
 800b8c8:	2001      	movne	r0, #1
 800b8ca:	bd10      	pop	{r4, pc}
 800b8cc:	2000      	movs	r0, #0
 800b8ce:	bd10      	pop	{r4, pc}
 800b8d0:	2000      	movs	r0, #0
 800b8d2:	4770      	bx	lr

0800b8d4 <rcl_publisher_is_valid_except_context>:
 800b8d4:	b130      	cbz	r0, 800b8e4 <rcl_publisher_is_valid_except_context+0x10>
 800b8d6:	6800      	ldr	r0, [r0, #0]
 800b8d8:	b120      	cbz	r0, 800b8e4 <rcl_publisher_is_valid_except_context+0x10>
 800b8da:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800b8de:	3800      	subs	r0, #0
 800b8e0:	bf18      	it	ne
 800b8e2:	2001      	movne	r0, #1
 800b8e4:	4770      	bx	lr
 800b8e6:	bf00      	nop

0800b8e8 <rcl_get_zero_initialized_subscription>:
 800b8e8:	4b01      	ldr	r3, [pc, #4]	@ (800b8f0 <rcl_get_zero_initialized_subscription+0x8>)
 800b8ea:	6818      	ldr	r0, [r3, #0]
 800b8ec:	4770      	bx	lr
 800b8ee:	bf00      	nop
 800b8f0:	08019f60 	.word	0x08019f60

0800b8f4 <rcl_subscription_init>:
 800b8f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b8f8:	b089      	sub	sp, #36	@ 0x24
 800b8fa:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800b8fc:	b1d6      	cbz	r6, 800b934 <rcl_subscription_init+0x40>
 800b8fe:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 800b902:	4604      	mov	r4, r0
 800b904:	4648      	mov	r0, r9
 800b906:	460d      	mov	r5, r1
 800b908:	4690      	mov	r8, r2
 800b90a:	461f      	mov	r7, r3
 800b90c:	f001 fbe4 	bl	800d0d8 <rcutils_allocator_is_valid>
 800b910:	b180      	cbz	r0, 800b934 <rcl_subscription_init+0x40>
 800b912:	b17c      	cbz	r4, 800b934 <rcl_subscription_init+0x40>
 800b914:	4628      	mov	r0, r5
 800b916:	f7ff fe51 	bl	800b5bc <rcl_node_is_valid>
 800b91a:	2800      	cmp	r0, #0
 800b91c:	d054      	beq.n	800b9c8 <rcl_subscription_init+0xd4>
 800b91e:	f1b8 0f00 	cmp.w	r8, #0
 800b922:	d007      	beq.n	800b934 <rcl_subscription_init+0x40>
 800b924:	b137      	cbz	r7, 800b934 <rcl_subscription_init+0x40>
 800b926:	6823      	ldr	r3, [r4, #0]
 800b928:	b14b      	cbz	r3, 800b93e <rcl_subscription_init+0x4a>
 800b92a:	2764      	movs	r7, #100	@ 0x64
 800b92c:	4638      	mov	r0, r7
 800b92e:	b009      	add	sp, #36	@ 0x24
 800b930:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b934:	270b      	movs	r7, #11
 800b936:	4638      	mov	r0, r7
 800b938:	b009      	add	sp, #36	@ 0x24
 800b93a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b93e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 800b942:	aa07      	add	r2, sp, #28
 800b944:	9205      	str	r2, [sp, #20]
 800b946:	9307      	str	r3, [sp, #28]
 800b948:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 800b94c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b950:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800b954:	4639      	mov	r1, r7
 800b956:	e899 000c 	ldmia.w	r9, {r2, r3}
 800b95a:	4628      	mov	r0, r5
 800b95c:	f008 fcc6 	bl	80142ec <rcl_node_resolve_name>
 800b960:	4607      	mov	r7, r0
 800b962:	2800      	cmp	r0, #0
 800b964:	d15f      	bne.n	800ba26 <rcl_subscription_init+0x132>
 800b966:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 800b96a:	21c8      	movs	r1, #200	@ 0xc8
 800b96c:	2001      	movs	r0, #1
 800b96e:	4798      	blx	r3
 800b970:	6020      	str	r0, [r4, #0]
 800b972:	2800      	cmp	r0, #0
 800b974:	d05d      	beq.n	800ba32 <rcl_subscription_init+0x13e>
 800b976:	4628      	mov	r0, r5
 800b978:	f7ff fe42 	bl	800b600 <rcl_node_get_rmw_handle>
 800b97c:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 800b980:	9300      	str	r3, [sp, #0]
 800b982:	9a07      	ldr	r2, [sp, #28]
 800b984:	6827      	ldr	r7, [r4, #0]
 800b986:	4641      	mov	r1, r8
 800b988:	4633      	mov	r3, r6
 800b98a:	f002 fd9d 	bl	800e4c8 <rmw_create_subscription>
 800b98e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
 800b992:	6827      	ldr	r7, [r4, #0]
 800b994:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 800b998:	b348      	cbz	r0, 800b9ee <rcl_subscription_init+0xfa>
 800b99a:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 800b99e:	f002 fe75 	bl	800e68c <rmw_subscription_get_actual_qos>
 800b9a2:	4607      	mov	r7, r0
 800b9a4:	b9a8      	cbnz	r0, 800b9d2 <rcl_subscription_init+0xde>
 800b9a6:	6820      	ldr	r0, [r4, #0]
 800b9a8:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 800b9ac:	f880 30b8 	strb.w	r3, [r0, #184]	@ 0xb8
 800b9b0:	2270      	movs	r2, #112	@ 0x70
 800b9b2:	4631      	mov	r1, r6
 800b9b4:	f00d f899 	bl	8018aea <memcpy>
 800b9b8:	9807      	ldr	r0, [sp, #28]
 800b9ba:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800b9bc:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800b9be:	4798      	blx	r3
 800b9c0:	4638      	mov	r0, r7
 800b9c2:	b009      	add	sp, #36	@ 0x24
 800b9c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b9c8:	27c8      	movs	r7, #200	@ 0xc8
 800b9ca:	4638      	mov	r0, r7
 800b9cc:	b009      	add	sp, #36	@ 0x24
 800b9ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b9d2:	6827      	ldr	r7, [r4, #0]
 800b9d4:	b32f      	cbz	r7, 800ba22 <rcl_subscription_init+0x12e>
 800b9d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b9da:	b14b      	cbz	r3, 800b9f0 <rcl_subscription_init+0xfc>
 800b9dc:	4628      	mov	r0, r5
 800b9de:	f7ff fe0f 	bl	800b600 <rcl_node_get_rmw_handle>
 800b9e2:	6823      	ldr	r3, [r4, #0]
 800b9e4:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800b9e8:	f002 fe60 	bl	800e6ac <rmw_destroy_subscription>
 800b9ec:	6827      	ldr	r7, [r4, #0]
 800b9ee:	b197      	cbz	r7, 800ba16 <rcl_subscription_init+0x122>
 800b9f0:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 800b9f4:	4628      	mov	r0, r5
 800b9f6:	f001 fb6f 	bl	800d0d8 <rcutils_allocator_is_valid>
 800b9fa:	b158      	cbz	r0, 800ba14 <rcl_subscription_init+0x120>
 800b9fc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800b9fe:	b148      	cbz	r0, 800ba14 <rcl_subscription_init+0x120>
 800ba00:	4629      	mov	r1, r5
 800ba02:	f001 fe25 	bl	800d650 <rmw_subscription_content_filter_options_fini>
 800ba06:	4605      	mov	r5, r0
 800ba08:	b9b8      	cbnz	r0, 800ba3a <rcl_subscription_init+0x146>
 800ba0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ba0c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800ba0e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba10:	4798      	blx	r3
 800ba12:	66fd      	str	r5, [r7, #108]	@ 0x6c
 800ba14:	6827      	ldr	r7, [r4, #0]
 800ba16:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800ba18:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800ba1a:	4638      	mov	r0, r7
 800ba1c:	4798      	blx	r3
 800ba1e:	2300      	movs	r3, #0
 800ba20:	6023      	str	r3, [r4, #0]
 800ba22:	2701      	movs	r7, #1
 800ba24:	e7c8      	b.n	800b9b8 <rcl_subscription_init+0xc4>
 800ba26:	2867      	cmp	r0, #103	@ 0x67
 800ba28:	d0c6      	beq.n	800b9b8 <rcl_subscription_init+0xc4>
 800ba2a:	2869      	cmp	r0, #105	@ 0x69
 800ba2c:	d003      	beq.n	800ba36 <rcl_subscription_init+0x142>
 800ba2e:	280a      	cmp	r0, #10
 800ba30:	d1f7      	bne.n	800ba22 <rcl_subscription_init+0x12e>
 800ba32:	270a      	movs	r7, #10
 800ba34:	e7c0      	b.n	800b9b8 <rcl_subscription_init+0xc4>
 800ba36:	2767      	movs	r7, #103	@ 0x67
 800ba38:	e7be      	b.n	800b9b8 <rcl_subscription_init+0xc4>
 800ba3a:	f008 fa07 	bl	8013e4c <rcl_convert_rmw_ret_to_rcl_ret>
 800ba3e:	6827      	ldr	r7, [r4, #0]
 800ba40:	e7e9      	b.n	800ba16 <rcl_subscription_init+0x122>
 800ba42:	bf00      	nop

0800ba44 <rcl_subscription_fini>:
 800ba44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba48:	2800      	cmp	r0, #0
 800ba4a:	d039      	beq.n	800bac0 <rcl_subscription_fini+0x7c>
 800ba4c:	4604      	mov	r4, r0
 800ba4e:	4608      	mov	r0, r1
 800ba50:	460d      	mov	r5, r1
 800ba52:	f7ff fdab 	bl	800b5ac <rcl_node_is_valid_except_context>
 800ba56:	2800      	cmp	r0, #0
 800ba58:	d037      	beq.n	800baca <rcl_subscription_fini+0x86>
 800ba5a:	6823      	ldr	r3, [r4, #0]
 800ba5c:	b363      	cbz	r3, 800bab8 <rcl_subscription_fini+0x74>
 800ba5e:	4628      	mov	r0, r5
 800ba60:	6d5f      	ldr	r7, [r3, #84]	@ 0x54
 800ba62:	f8d3 8060 	ldr.w	r8, [r3, #96]	@ 0x60
 800ba66:	f7ff fdcb 	bl	800b600 <rcl_node_get_rmw_handle>
 800ba6a:	b390      	cbz	r0, 800bad2 <rcl_subscription_fini+0x8e>
 800ba6c:	6823      	ldr	r3, [r4, #0]
 800ba6e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800ba72:	f002 fe1b 	bl	800e6ac <rmw_destroy_subscription>
 800ba76:	6826      	ldr	r6, [r4, #0]
 800ba78:	1e05      	subs	r5, r0, #0
 800ba7a:	bf18      	it	ne
 800ba7c:	2501      	movne	r5, #1
 800ba7e:	b37e      	cbz	r6, 800bae0 <rcl_subscription_fini+0x9c>
 800ba80:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 800ba84:	4648      	mov	r0, r9
 800ba86:	f001 fb27 	bl	800d0d8 <rcutils_allocator_is_valid>
 800ba8a:	b358      	cbz	r0, 800bae4 <rcl_subscription_fini+0xa0>
 800ba8c:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 800ba8e:	b150      	cbz	r0, 800baa6 <rcl_subscription_fini+0x62>
 800ba90:	4649      	mov	r1, r9
 800ba92:	f001 fddd 	bl	800d650 <rmw_subscription_content_filter_options_fini>
 800ba96:	4681      	mov	r9, r0
 800ba98:	b9e8      	cbnz	r0, 800bad6 <rcl_subscription_fini+0x92>
 800ba9a:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 800ba9c:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 800ba9e:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 800baa0:	4798      	blx	r3
 800baa2:	f8c6 906c 	str.w	r9, [r6, #108]	@ 0x6c
 800baa6:	6826      	ldr	r6, [r4, #0]
 800baa8:	4630      	mov	r0, r6
 800baaa:	4641      	mov	r1, r8
 800baac:	47b8      	blx	r7
 800baae:	2300      	movs	r3, #0
 800bab0:	6023      	str	r3, [r4, #0]
 800bab2:	4628      	mov	r0, r5
 800bab4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bab8:	461d      	mov	r5, r3
 800baba:	4628      	mov	r0, r5
 800babc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bac0:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 800bac4:	4628      	mov	r0, r5
 800bac6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800baca:	25c8      	movs	r5, #200	@ 0xc8
 800bacc:	4628      	mov	r0, r5
 800bace:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bad2:	250b      	movs	r5, #11
 800bad4:	e7f1      	b.n	800baba <rcl_subscription_fini+0x76>
 800bad6:	f008 f9b9 	bl	8013e4c <rcl_convert_rmw_ret_to_rcl_ret>
 800bada:	6826      	ldr	r6, [r4, #0]
 800badc:	2800      	cmp	r0, #0
 800bade:	d0e3      	beq.n	800baa8 <rcl_subscription_fini+0x64>
 800bae0:	2501      	movs	r5, #1
 800bae2:	e7e1      	b.n	800baa8 <rcl_subscription_fini+0x64>
 800bae4:	6826      	ldr	r6, [r4, #0]
 800bae6:	2501      	movs	r5, #1
 800bae8:	e7de      	b.n	800baa8 <rcl_subscription_fini+0x64>
 800baea:	bf00      	nop

0800baec <rcl_subscription_get_default_options>:
 800baec:	b570      	push	{r4, r5, r6, lr}
 800baee:	4d14      	ldr	r5, [pc, #80]	@ (800bb40 <rcl_subscription_get_default_options+0x54>)
 800baf0:	4914      	ldr	r1, [pc, #80]	@ (800bb44 <rcl_subscription_get_default_options+0x58>)
 800baf2:	b08a      	sub	sp, #40	@ 0x28
 800baf4:	4604      	mov	r4, r0
 800baf6:	2250      	movs	r2, #80	@ 0x50
 800baf8:	4628      	mov	r0, r5
 800bafa:	f00c fff6 	bl	8018aea <memcpy>
 800bafe:	a804      	add	r0, sp, #16
 800bb00:	f001 fadc 	bl	800d0bc <rcutils_get_default_allocator>
 800bb04:	f10d 0c10 	add.w	ip, sp, #16
 800bb08:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bb0c:	f105 0e50 	add.w	lr, r5, #80	@ 0x50
 800bb10:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bb14:	466e      	mov	r6, sp
 800bb16:	f8dc 3000 	ldr.w	r3, [ip]
 800bb1a:	f8ce 3000 	str.w	r3, [lr]
 800bb1e:	4630      	mov	r0, r6
 800bb20:	f001 fdb0 	bl	800d684 <rmw_get_default_subscription_options>
 800bb24:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800bb28:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800bb2c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800bb30:	2270      	movs	r2, #112	@ 0x70
 800bb32:	4629      	mov	r1, r5
 800bb34:	4620      	mov	r0, r4
 800bb36:	f00c ffd8 	bl	8018aea <memcpy>
 800bb3a:	4620      	mov	r0, r4
 800bb3c:	b00a      	add	sp, #40	@ 0x28
 800bb3e:	bd70      	pop	{r4, r5, r6, pc}
 800bb40:	2000c4b8 	.word	0x2000c4b8
 800bb44:	08019f68 	.word	0x08019f68

0800bb48 <rcl_take>:
 800bb48:	2800      	cmp	r0, #0
 800bb4a:	d04a      	beq.n	800bbe2 <rcl_take+0x9a>
 800bb4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb50:	4604      	mov	r4, r0
 800bb52:	6800      	ldr	r0, [r0, #0]
 800bb54:	b0a4      	sub	sp, #144	@ 0x90
 800bb56:	2800      	cmp	r0, #0
 800bb58:	d03b      	beq.n	800bbd2 <rcl_take+0x8a>
 800bb5a:	461f      	mov	r7, r3
 800bb5c:	f8d0 30c0 	ldr.w	r3, [r0, #192]	@ 0xc0
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d036      	beq.n	800bbd2 <rcl_take+0x8a>
 800bb64:	460e      	mov	r6, r1
 800bb66:	2900      	cmp	r1, #0
 800bb68:	d039      	beq.n	800bbde <rcl_take+0x96>
 800bb6a:	4615      	mov	r5, r2
 800bb6c:	2a00      	cmp	r2, #0
 800bb6e:	d03c      	beq.n	800bbea <rcl_take+0xa2>
 800bb70:	a802      	add	r0, sp, #8
 800bb72:	f001 fd8d 	bl	800d690 <rmw_get_zero_initialized_message_info>
 800bb76:	f10d 0c08 	add.w	ip, sp, #8
 800bb7a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bb7e:	46ae      	mov	lr, r5
 800bb80:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bb84:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bb88:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bb8c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bb90:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bb94:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800bb98:	f04f 0800 	mov.w	r8, #0
 800bb9c:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 800bba0:	f88d 804f 	strb.w	r8, [sp, #79]	@ 0x4f
 800bba4:	6822      	ldr	r2, [r4, #0]
 800bba6:	462b      	mov	r3, r5
 800bba8:	f8d2 00c0 	ldr.w	r0, [r2, #192]	@ 0xc0
 800bbac:	9700      	str	r7, [sp, #0]
 800bbae:	f10d 024f 	add.w	r2, sp, #79	@ 0x4f
 800bbb2:	4631      	mov	r1, r6
 800bbb4:	f002 fdda 	bl	800e76c <rmw_take_with_info>
 800bbb8:	4603      	mov	r3, r0
 800bbba:	b9c0      	cbnz	r0, 800bbee <rcl_take+0xa6>
 800bbbc:	f89d 104f 	ldrb.w	r1, [sp, #79]	@ 0x4f
 800bbc0:	f240 1291 	movw	r2, #401	@ 0x191
 800bbc4:	2900      	cmp	r1, #0
 800bbc6:	bf08      	it	eq
 800bbc8:	4613      	moveq	r3, r2
 800bbca:	4618      	mov	r0, r3
 800bbcc:	b024      	add	sp, #144	@ 0x90
 800bbce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbd2:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	b024      	add	sp, #144	@ 0x90
 800bbda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbde:	230b      	movs	r3, #11
 800bbe0:	e7f3      	b.n	800bbca <rcl_take+0x82>
 800bbe2:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800bbe6:	4618      	mov	r0, r3
 800bbe8:	4770      	bx	lr
 800bbea:	ad14      	add	r5, sp, #80	@ 0x50
 800bbec:	e7c0      	b.n	800bb70 <rcl_take+0x28>
 800bbee:	f008 f92d 	bl	8013e4c <rcl_convert_rmw_ret_to_rcl_ret>
 800bbf2:	4603      	mov	r3, r0
 800bbf4:	e7e9      	b.n	800bbca <rcl_take+0x82>
 800bbf6:	bf00      	nop

0800bbf8 <rcl_subscription_get_rmw_handle>:
 800bbf8:	b118      	cbz	r0, 800bc02 <rcl_subscription_get_rmw_handle+0xa>
 800bbfa:	6800      	ldr	r0, [r0, #0]
 800bbfc:	b108      	cbz	r0, 800bc02 <rcl_subscription_get_rmw_handle+0xa>
 800bbfe:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 800bc02:	4770      	bx	lr

0800bc04 <rcl_subscription_is_valid>:
 800bc04:	b130      	cbz	r0, 800bc14 <rcl_subscription_is_valid+0x10>
 800bc06:	6800      	ldr	r0, [r0, #0]
 800bc08:	b120      	cbz	r0, 800bc14 <rcl_subscription_is_valid+0x10>
 800bc0a:	f8d0 00c0 	ldr.w	r0, [r0, #192]	@ 0xc0
 800bc0e:	3800      	subs	r0, #0
 800bc10:	bf18      	it	ne
 800bc12:	2001      	movne	r0, #1
 800bc14:	4770      	bx	lr
 800bc16:	bf00      	nop

0800bc18 <_rcl_timer_time_jump>:
 800bc18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc1c:	4605      	mov	r5, r0
 800bc1e:	b084      	sub	sp, #16
 800bc20:	4614      	mov	r4, r2
 800bc22:	b131      	cbz	r1, 800bc32 <_rcl_timer_time_jump+0x1a>
 800bc24:	7803      	ldrb	r3, [r0, #0]
 800bc26:	3b02      	subs	r3, #2
 800bc28:	2b01      	cmp	r3, #1
 800bc2a:	d93f      	bls.n	800bcac <_rcl_timer_time_jump+0x94>
 800bc2c:	b004      	add	sp, #16
 800bc2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc32:	6813      	ldr	r3, [r2, #0]
 800bc34:	a902      	add	r1, sp, #8
 800bc36:	6818      	ldr	r0, [r3, #0]
 800bc38:	f008 fd2a 	bl	8014690 <rcl_clock_get_now>
 800bc3c:	2800      	cmp	r0, #0
 800bc3e:	d1f5      	bne.n	800bc2c <_rcl_timer_time_jump+0x14>
 800bc40:	6820      	ldr	r0, [r4, #0]
 800bc42:	2105      	movs	r1, #5
 800bc44:	3020      	adds	r0, #32
 800bc46:	f001 fa55 	bl	800d0f4 <__atomic_load_8>
 800bc4a:	6823      	ldr	r3, [r4, #0]
 800bc4c:	4681      	mov	r9, r0
 800bc4e:	4688      	mov	r8, r1
 800bc50:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 800bc54:	2105      	movs	r1, #5
 800bc56:	f001 fa4d 	bl	800d0f4 <__atomic_load_8>
 800bc5a:	4607      	mov	r7, r0
 800bc5c:	6820      	ldr	r0, [r4, #0]
 800bc5e:	460e      	mov	r6, r1
 800bc60:	3018      	adds	r0, #24
 800bc62:	2105      	movs	r1, #5
 800bc64:	f001 fa46 	bl	800d0f4 <__atomic_load_8>
 800bc68:	782b      	ldrb	r3, [r5, #0]
 800bc6a:	9a02      	ldr	r2, [sp, #8]
 800bc6c:	3b02      	subs	r3, #2
 800bc6e:	2b01      	cmp	r3, #1
 800bc70:	460d      	mov	r5, r1
 800bc72:	9b03      	ldr	r3, [sp, #12]
 800bc74:	4682      	mov	sl, r0
 800bc76:	d937      	bls.n	800bce8 <_rcl_timer_time_jump+0xd0>
 800bc78:	42ba      	cmp	r2, r7
 800bc7a:	eb73 0106 	sbcs.w	r1, r3, r6
 800bc7e:	da5f      	bge.n	800bd40 <_rcl_timer_time_jump+0x128>
 800bc80:	454a      	cmp	r2, r9
 800bc82:	eb73 0108 	sbcs.w	r1, r3, r8
 800bc86:	dad1      	bge.n	800bc2c <_rcl_timer_time_jump+0x14>
 800bc88:	6820      	ldr	r0, [r4, #0]
 800bc8a:	eb1a 0202 	adds.w	r2, sl, r2
 800bc8e:	eb43 0305 	adc.w	r3, r3, r5
 800bc92:	2505      	movs	r5, #5
 800bc94:	3028      	adds	r0, #40	@ 0x28
 800bc96:	9500      	str	r5, [sp, #0]
 800bc98:	f001 fa62 	bl	800d160 <__atomic_store_8>
 800bc9c:	6820      	ldr	r0, [r4, #0]
 800bc9e:	9500      	str	r5, [sp, #0]
 800bca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bca4:	3020      	adds	r0, #32
 800bca6:	f001 fa5b 	bl	800d160 <__atomic_store_8>
 800bcaa:	e7bf      	b.n	800bc2c <_rcl_timer_time_jump+0x14>
 800bcac:	6813      	ldr	r3, [r2, #0]
 800bcae:	a902      	add	r1, sp, #8
 800bcb0:	6818      	ldr	r0, [r3, #0]
 800bcb2:	f008 fced 	bl	8014690 <rcl_clock_get_now>
 800bcb6:	2800      	cmp	r0, #0
 800bcb8:	d1b8      	bne.n	800bc2c <_rcl_timer_time_jump+0x14>
 800bcba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bcbe:	4313      	orrs	r3, r2
 800bcc0:	d0b4      	beq.n	800bc2c <_rcl_timer_time_jump+0x14>
 800bcc2:	6820      	ldr	r0, [r4, #0]
 800bcc4:	2105      	movs	r1, #5
 800bcc6:	3028      	adds	r0, #40	@ 0x28
 800bcc8:	f001 fa14 	bl	800d0f4 <__atomic_load_8>
 800bccc:	9d02      	ldr	r5, [sp, #8]
 800bcce:	9b03      	ldr	r3, [sp, #12]
 800bcd0:	4602      	mov	r2, r0
 800bcd2:	6820      	ldr	r0, [r4, #0]
 800bcd4:	1b52      	subs	r2, r2, r5
 800bcd6:	f04f 0405 	mov.w	r4, #5
 800bcda:	9400      	str	r4, [sp, #0]
 800bcdc:	eb61 0303 	sbc.w	r3, r1, r3
 800bce0:	3030      	adds	r0, #48	@ 0x30
 800bce2:	f001 fa3d 	bl	800d160 <__atomic_store_8>
 800bce6:	e7a1      	b.n	800bc2c <_rcl_timer_time_jump+0x14>
 800bce8:	4313      	orrs	r3, r2
 800bcea:	d09f      	beq.n	800bc2c <_rcl_timer_time_jump+0x14>
 800bcec:	6820      	ldr	r0, [r4, #0]
 800bcee:	f04f 0805 	mov.w	r8, #5
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	f8cd 8000 	str.w	r8, [sp]
 800bcf8:	3030      	adds	r0, #48	@ 0x30
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	f001 fa66 	bl	800d1cc <__atomic_exchange_8>
 800bd00:	ea51 0300 	orrs.w	r3, r1, r0
 800bd04:	4606      	mov	r6, r0
 800bd06:	460f      	mov	r7, r1
 800bd08:	d090      	beq.n	800bc2c <_rcl_timer_time_jump+0x14>
 800bd0a:	9a02      	ldr	r2, [sp, #8]
 800bd0c:	9b03      	ldr	r3, [sp, #12]
 800bd0e:	f8cd 8000 	str.w	r8, [sp]
 800bd12:	1a12      	subs	r2, r2, r0
 800bd14:	6820      	ldr	r0, [r4, #0]
 800bd16:	eb63 0301 	sbc.w	r3, r3, r1
 800bd1a:	eb12 020a 	adds.w	r2, r2, sl
 800bd1e:	eb43 0305 	adc.w	r3, r3, r5
 800bd22:	3028      	adds	r0, #40	@ 0x28
 800bd24:	f001 fa1c 	bl	800d160 <__atomic_store_8>
 800bd28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bd2c:	f8cd 8000 	str.w	r8, [sp]
 800bd30:	6820      	ldr	r0, [r4, #0]
 800bd32:	1b92      	subs	r2, r2, r6
 800bd34:	eb63 0307 	sbc.w	r3, r3, r7
 800bd38:	3020      	adds	r0, #32
 800bd3a:	f001 fa11 	bl	800d160 <__atomic_store_8>
 800bd3e:	e775      	b.n	800bc2c <_rcl_timer_time_jump+0x14>
 800bd40:	6820      	ldr	r0, [r4, #0]
 800bd42:	3008      	adds	r0, #8
 800bd44:	f008 f98e 	bl	8014064 <rcl_trigger_guard_condition>
 800bd48:	e770      	b.n	800bc2c <_rcl_timer_time_jump+0x14>
 800bd4a:	bf00      	nop

0800bd4c <rcl_get_zero_initialized_timer>:
 800bd4c:	4b01      	ldr	r3, [pc, #4]	@ (800bd54 <rcl_get_zero_initialized_timer+0x8>)
 800bd4e:	6818      	ldr	r0, [r3, #0]
 800bd50:	4770      	bx	lr
 800bd52:	bf00      	nop
 800bd54:	08019fb8 	.word	0x08019fb8

0800bd58 <rcl_timer_init>:
 800bd58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd5c:	b0aa      	sub	sp, #168	@ 0xa8
 800bd5e:	4604      	mov	r4, r0
 800bd60:	a835      	add	r0, sp, #212	@ 0xd4
 800bd62:	e9dd 8732 	ldrd	r8, r7, [sp, #200]	@ 0xc8
 800bd66:	460d      	mov	r5, r1
 800bd68:	4692      	mov	sl, r2
 800bd6a:	f001 f9b5 	bl	800d0d8 <rcutils_allocator_is_valid>
 800bd6e:	2800      	cmp	r0, #0
 800bd70:	d064      	beq.n	800be3c <rcl_timer_init+0xe4>
 800bd72:	2c00      	cmp	r4, #0
 800bd74:	d062      	beq.n	800be3c <rcl_timer_init+0xe4>
 800bd76:	2d00      	cmp	r5, #0
 800bd78:	d060      	beq.n	800be3c <rcl_timer_init+0xe4>
 800bd7a:	2f00      	cmp	r7, #0
 800bd7c:	db5e      	blt.n	800be3c <rcl_timer_init+0xe4>
 800bd7e:	6823      	ldr	r3, [r4, #0]
 800bd80:	b123      	cbz	r3, 800bd8c <rcl_timer_init+0x34>
 800bd82:	2664      	movs	r6, #100	@ 0x64
 800bd84:	4630      	mov	r0, r6
 800bd86:	b02a      	add	sp, #168	@ 0xa8
 800bd88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd8c:	a908      	add	r1, sp, #32
 800bd8e:	4628      	mov	r0, r5
 800bd90:	f008 fc7e 	bl	8014690 <rcl_clock_get_now>
 800bd94:	4606      	mov	r6, r0
 800bd96:	2800      	cmp	r0, #0
 800bd98:	d1f4      	bne.n	800bd84 <rcl_timer_init+0x2c>
 800bd9a:	ae06      	add	r6, sp, #24
 800bd9c:	4630      	mov	r0, r6
 800bd9e:	e9cd 5a16 	strd	r5, sl, [sp, #88]	@ 0x58
 800bda2:	f008 f867 	bl	8013e74 <rcl_get_zero_initialized_guard_condition>
 800bda6:	e896 0003 	ldmia.w	r6, {r0, r1}
 800bdaa:	f10d 0960 	add.w	r9, sp, #96	@ 0x60
 800bdae:	ae0b      	add	r6, sp, #44	@ 0x2c
 800bdb0:	e889 0003 	stmia.w	r9, {r0, r1}
 800bdb4:	4630      	mov	r0, r6
 800bdb6:	f008 f939 	bl	801402c <rcl_guard_condition_get_default_options>
 800bdba:	ab0d      	add	r3, sp, #52	@ 0x34
 800bdbc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800bdc0:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800bdc4:	4651      	mov	r1, sl
 800bdc6:	e896 000c 	ldmia.w	r6, {r2, r3}
 800bdca:	4648      	mov	r0, r9
 800bdcc:	f008 f85c 	bl	8013e88 <rcl_guard_condition_init>
 800bdd0:	4606      	mov	r6, r0
 800bdd2:	2800      	cmp	r0, #0
 800bdd4:	d1d6      	bne.n	800bd84 <rcl_timer_init+0x2c>
 800bdd6:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bdd8:	781b      	ldrb	r3, [r3, #0]
 800bdda:	2b01      	cmp	r3, #1
 800bddc:	d033      	beq.n	800be46 <rcl_timer_init+0xee>
 800bdde:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 800bde0:	911a      	str	r1, [sp, #104]	@ 0x68
 800bde2:	4642      	mov	r2, r8
 800bde4:	463b      	mov	r3, r7
 800bde6:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 800bdea:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bdee:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 800bea0 <rcl_timer_init+0x148>
 800bdf2:	eb12 0008 	adds.w	r0, r2, r8
 800bdf6:	eb47 0103 	adc.w	r1, r7, r3
 800bdfa:	f10d 0ed4 	add.w	lr, sp, #212	@ 0xd4
 800bdfe:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 800be02:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 800be06:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 800be0a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800be0e:	f10d 0c94 	add.w	ip, sp, #148	@ 0x94
 800be12:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800be16:	f8de 3000 	ldr.w	r3, [lr]
 800be1a:	f8cc 3000 	str.w	r3, [ip]
 800be1e:	f04f 0a00 	mov.w	sl, #0
 800be22:	4619      	mov	r1, r3
 800be24:	f88d a090 	strb.w	sl, [sp, #144]	@ 0x90
 800be28:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 800be2a:	2050      	movs	r0, #80	@ 0x50
 800be2c:	4798      	blx	r3
 800be2e:	6020      	str	r0, [r4, #0]
 800be30:	b358      	cbz	r0, 800be8a <rcl_timer_init+0x132>
 800be32:	2250      	movs	r2, #80	@ 0x50
 800be34:	a916      	add	r1, sp, #88	@ 0x58
 800be36:	f00c fe58 	bl	8018aea <memcpy>
 800be3a:	e7a3      	b.n	800bd84 <rcl_timer_init+0x2c>
 800be3c:	260b      	movs	r6, #11
 800be3e:	4630      	mov	r0, r6
 800be40:	b02a      	add	sp, #168	@ 0xa8
 800be42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be46:	2001      	movs	r0, #1
 800be48:	2100      	movs	r1, #0
 800be4a:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 800be4e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800be52:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800be56:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 800be5a:	4a13      	ldr	r2, [pc, #76]	@ (800bea8 <rcl_timer_init+0x150>)
 800be5c:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 800be60:	9405      	str	r4, [sp, #20]
 800be62:	9204      	str	r2, [sp, #16]
 800be64:	ab12      	add	r3, sp, #72	@ 0x48
 800be66:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800be68:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800be6c:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 800be70:	e89c 000c 	ldmia.w	ip, {r2, r3}
 800be74:	4628      	mov	r0, r5
 800be76:	f008 fc17 	bl	80146a8 <rcl_clock_add_jump_callback>
 800be7a:	4682      	mov	sl, r0
 800be7c:	2800      	cmp	r0, #0
 800be7e:	d0ae      	beq.n	800bdde <rcl_timer_init+0x86>
 800be80:	4648      	mov	r0, r9
 800be82:	f008 f8ad 	bl	8013fe0 <rcl_guard_condition_fini>
 800be86:	4656      	mov	r6, sl
 800be88:	e77c      	b.n	800bd84 <rcl_timer_init+0x2c>
 800be8a:	4648      	mov	r0, r9
 800be8c:	f008 f8a8 	bl	8013fe0 <rcl_guard_condition_fini>
 800be90:	4905      	ldr	r1, [pc, #20]	@ (800bea8 <rcl_timer_init+0x150>)
 800be92:	4622      	mov	r2, r4
 800be94:	4628      	mov	r0, r5
 800be96:	f008 fc69 	bl	801476c <rcl_clock_remove_jump_callback>
 800be9a:	260a      	movs	r6, #10
 800be9c:	e772      	b.n	800bd84 <rcl_timer_init+0x2c>
 800be9e:	bf00      	nop
	...
 800bea8:	0800bc19 	.word	0x0800bc19

0800beac <rcl_timer_fini>:
 800beac:	b310      	cbz	r0, 800bef4 <rcl_timer_fini+0x48>
 800beae:	6803      	ldr	r3, [r0, #0]
 800beb0:	b570      	push	{r4, r5, r6, lr}
 800beb2:	4604      	mov	r4, r0
 800beb4:	b1b3      	cbz	r3, 800bee4 <rcl_timer_fini+0x38>
 800beb6:	f3bf 8f5b 	dmb	ish
 800beba:	2201      	movs	r2, #1
 800bebc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800bec0:	f3bf 8f5b 	dmb	ish
 800bec4:	6803      	ldr	r3, [r0, #0]
 800bec6:	6818      	ldr	r0, [r3, #0]
 800bec8:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
 800beca:	7802      	ldrb	r2, [r0, #0]
 800becc:	6cde      	ldr	r6, [r3, #76]	@ 0x4c
 800bece:	2a01      	cmp	r2, #1
 800bed0:	d00a      	beq.n	800bee8 <rcl_timer_fini+0x3c>
 800bed2:	f103 0008 	add.w	r0, r3, #8
 800bed6:	f008 f883 	bl	8013fe0 <rcl_guard_condition_fini>
 800beda:	6820      	ldr	r0, [r4, #0]
 800bedc:	4631      	mov	r1, r6
 800bede:	47a8      	blx	r5
 800bee0:	2300      	movs	r3, #0
 800bee2:	6023      	str	r3, [r4, #0]
 800bee4:	2000      	movs	r0, #0
 800bee6:	bd70      	pop	{r4, r5, r6, pc}
 800bee8:	4903      	ldr	r1, [pc, #12]	@ (800bef8 <rcl_timer_fini+0x4c>)
 800beea:	4622      	mov	r2, r4
 800beec:	f008 fc3e 	bl	801476c <rcl_clock_remove_jump_callback>
 800bef0:	6823      	ldr	r3, [r4, #0]
 800bef2:	e7ee      	b.n	800bed2 <rcl_timer_fini+0x26>
 800bef4:	2000      	movs	r0, #0
 800bef6:	4770      	bx	lr
 800bef8:	0800bc19 	.word	0x0800bc19

0800befc <rcl_timer_call>:
 800befc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf00:	b087      	sub	sp, #28
 800bf02:	2800      	cmp	r0, #0
 800bf04:	d06d      	beq.n	800bfe2 <rcl_timer_call+0xe6>
 800bf06:	6803      	ldr	r3, [r0, #0]
 800bf08:	4604      	mov	r4, r0
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d063      	beq.n	800bfd6 <rcl_timer_call+0xda>
 800bf0e:	f3bf 8f5b 	dmb	ish
 800bf12:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800bf16:	f3bf 8f5b 	dmb	ish
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d150      	bne.n	800bfc0 <rcl_timer_call+0xc4>
 800bf1e:	6803      	ldr	r3, [r0, #0]
 800bf20:	a904      	add	r1, sp, #16
 800bf22:	6818      	ldr	r0, [r3, #0]
 800bf24:	f008 fbb4 	bl	8014690 <rcl_clock_get_now>
 800bf28:	4605      	mov	r5, r0
 800bf2a:	2800      	cmp	r0, #0
 800bf2c:	d14a      	bne.n	800bfc4 <rcl_timer_call+0xc8>
 800bf2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	db4a      	blt.n	800bfcc <rcl_timer_call+0xd0>
 800bf36:	6820      	ldr	r0, [r4, #0]
 800bf38:	f04f 0a05 	mov.w	sl, #5
 800bf3c:	f8cd a000 	str.w	sl, [sp]
 800bf40:	3020      	adds	r0, #32
 800bf42:	f001 f943 	bl	800d1cc <__atomic_exchange_8>
 800bf46:	6823      	ldr	r3, [r4, #0]
 800bf48:	f3bf 8f5b 	dmb	ish
 800bf4c:	4680      	mov	r8, r0
 800bf4e:	f8d3 b010 	ldr.w	fp, [r3, #16]
 800bf52:	f3bf 8f5b 	dmb	ish
 800bf56:	6820      	ldr	r0, [r4, #0]
 800bf58:	4689      	mov	r9, r1
 800bf5a:	3028      	adds	r0, #40	@ 0x28
 800bf5c:	4651      	mov	r1, sl
 800bf5e:	f001 f8c9 	bl	800d0f4 <__atomic_load_8>
 800bf62:	4606      	mov	r6, r0
 800bf64:	6820      	ldr	r0, [r4, #0]
 800bf66:	460f      	mov	r7, r1
 800bf68:	3018      	adds	r0, #24
 800bf6a:	4651      	mov	r1, sl
 800bf6c:	f001 f8c2 	bl	800d0f4 <__atomic_load_8>
 800bf70:	1836      	adds	r6, r6, r0
 800bf72:	4602      	mov	r2, r0
 800bf74:	4682      	mov	sl, r0
 800bf76:	e9dd 0c04 	ldrd	r0, ip, [sp, #16]
 800bf7a:	eb47 0701 	adc.w	r7, r7, r1
 800bf7e:	4286      	cmp	r6, r0
 800bf80:	460b      	mov	r3, r1
 800bf82:	eb77 010c 	sbcs.w	r1, r7, ip
 800bf86:	da04      	bge.n	800bf92 <rcl_timer_call+0x96>
 800bf88:	ea53 0102 	orrs.w	r1, r3, r2
 800bf8c:	d12e      	bne.n	800bfec <rcl_timer_call+0xf0>
 800bf8e:	4606      	mov	r6, r0
 800bf90:	4667      	mov	r7, ip
 800bf92:	6820      	ldr	r0, [r4, #0]
 800bf94:	2105      	movs	r1, #5
 800bf96:	4632      	mov	r2, r6
 800bf98:	463b      	mov	r3, r7
 800bf9a:	3028      	adds	r0, #40	@ 0x28
 800bf9c:	9100      	str	r1, [sp, #0]
 800bf9e:	f001 f8df 	bl	800d160 <__atomic_store_8>
 800bfa2:	f1bb 0f00 	cmp.w	fp, #0
 800bfa6:	d00d      	beq.n	800bfc4 <rcl_timer_call+0xc8>
 800bfa8:	9a04      	ldr	r2, [sp, #16]
 800bfaa:	9b05      	ldr	r3, [sp, #20]
 800bfac:	ebb2 0208 	subs.w	r2, r2, r8
 800bfb0:	4620      	mov	r0, r4
 800bfb2:	eb63 0309 	sbc.w	r3, r3, r9
 800bfb6:	47d8      	blx	fp
 800bfb8:	4628      	mov	r0, r5
 800bfba:	b007      	add	sp, #28
 800bfbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfc0:	f240 3521 	movw	r5, #801	@ 0x321
 800bfc4:	4628      	mov	r0, r5
 800bfc6:	b007      	add	sp, #28
 800bfc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfcc:	2501      	movs	r5, #1
 800bfce:	4628      	mov	r0, r5
 800bfd0:	b007      	add	sp, #28
 800bfd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfd6:	f44f 7548 	mov.w	r5, #800	@ 0x320
 800bfda:	4628      	mov	r0, r5
 800bfdc:	b007      	add	sp, #28
 800bfde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfe2:	250b      	movs	r5, #11
 800bfe4:	4628      	mov	r0, r5
 800bfe6:	b007      	add	sp, #28
 800bfe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfec:	1b80      	subs	r0, r0, r6
 800bfee:	eb6c 0107 	sbc.w	r1, ip, r7
 800bff2:	3801      	subs	r0, #1
 800bff4:	f161 0100 	sbc.w	r1, r1, #0
 800bff8:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800bffc:	f7f4 fd8e 	bl	8000b1c <__aeabi_ldivmod>
 800c000:	9b02      	ldr	r3, [sp, #8]
 800c002:	3001      	adds	r0, #1
 800c004:	f141 0100 	adc.w	r1, r1, #0
 800c008:	fb00 f303 	mul.w	r3, r0, r3
 800c00c:	fb01 330a 	mla	r3, r1, sl, r3
 800c010:	fba0 0a0a 	umull	r0, sl, r0, sl
 800c014:	1986      	adds	r6, r0, r6
 800c016:	4453      	add	r3, sl
 800c018:	eb43 0707 	adc.w	r7, r3, r7
 800c01c:	e7b9      	b.n	800bf92 <rcl_timer_call+0x96>
 800c01e:	bf00      	nop

0800c020 <rcl_timer_is_ready>:
 800c020:	b570      	push	{r4, r5, r6, lr}
 800c022:	b082      	sub	sp, #8
 800c024:	b378      	cbz	r0, 800c086 <rcl_timer_is_ready+0x66>
 800c026:	6803      	ldr	r3, [r0, #0]
 800c028:	4604      	mov	r4, r0
 800c02a:	b383      	cbz	r3, 800c08e <rcl_timer_is_ready+0x6e>
 800c02c:	460d      	mov	r5, r1
 800c02e:	b351      	cbz	r1, 800c086 <rcl_timer_is_ready+0x66>
 800c030:	f3bf 8f5b 	dmb	ish
 800c034:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c038:	f3bf 8f5b 	dmb	ish
 800c03c:	b953      	cbnz	r3, 800c054 <rcl_timer_is_ready+0x34>
 800c03e:	6803      	ldr	r3, [r0, #0]
 800c040:	4669      	mov	r1, sp
 800c042:	6818      	ldr	r0, [r3, #0]
 800c044:	f008 fb24 	bl	8014690 <rcl_clock_get_now>
 800c048:	4606      	mov	r6, r0
 800c04a:	b140      	cbz	r0, 800c05e <rcl_timer_is_ready+0x3e>
 800c04c:	f240 3321 	movw	r3, #801	@ 0x321
 800c050:	4298      	cmp	r0, r3
 800c052:	d101      	bne.n	800c058 <rcl_timer_is_ready+0x38>
 800c054:	2600      	movs	r6, #0
 800c056:	702e      	strb	r6, [r5, #0]
 800c058:	4630      	mov	r0, r6
 800c05a:	b002      	add	sp, #8
 800c05c:	bd70      	pop	{r4, r5, r6, pc}
 800c05e:	6820      	ldr	r0, [r4, #0]
 800c060:	2105      	movs	r1, #5
 800c062:	3028      	adds	r0, #40	@ 0x28
 800c064:	f001 f846 	bl	800d0f4 <__atomic_load_8>
 800c068:	9b00      	ldr	r3, [sp, #0]
 800c06a:	1ac0      	subs	r0, r0, r3
 800c06c:	9b01      	ldr	r3, [sp, #4]
 800c06e:	eb61 0103 	sbc.w	r1, r1, r3
 800c072:	2801      	cmp	r0, #1
 800c074:	f171 0300 	sbcs.w	r3, r1, #0
 800c078:	bfb4      	ite	lt
 800c07a:	2301      	movlt	r3, #1
 800c07c:	2300      	movge	r3, #0
 800c07e:	4630      	mov	r0, r6
 800c080:	702b      	strb	r3, [r5, #0]
 800c082:	b002      	add	sp, #8
 800c084:	bd70      	pop	{r4, r5, r6, pc}
 800c086:	260b      	movs	r6, #11
 800c088:	4630      	mov	r0, r6
 800c08a:	b002      	add	sp, #8
 800c08c:	bd70      	pop	{r4, r5, r6, pc}
 800c08e:	f44f 7648 	mov.w	r6, #800	@ 0x320
 800c092:	e7e1      	b.n	800c058 <rcl_timer_is_ready+0x38>

0800c094 <rcl_timer_get_time_until_next_call>:
 800c094:	b570      	push	{r4, r5, r6, lr}
 800c096:	b082      	sub	sp, #8
 800c098:	b330      	cbz	r0, 800c0e8 <rcl_timer_get_time_until_next_call+0x54>
 800c09a:	6803      	ldr	r3, [r0, #0]
 800c09c:	4604      	mov	r4, r0
 800c09e:	b33b      	cbz	r3, 800c0f0 <rcl_timer_get_time_until_next_call+0x5c>
 800c0a0:	460d      	mov	r5, r1
 800c0a2:	b309      	cbz	r1, 800c0e8 <rcl_timer_get_time_until_next_call+0x54>
 800c0a4:	f3bf 8f5b 	dmb	ish
 800c0a8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c0ac:	f3bf 8f5b 	dmb	ish
 800c0b0:	b9ab      	cbnz	r3, 800c0de <rcl_timer_get_time_until_next_call+0x4a>
 800c0b2:	6803      	ldr	r3, [r0, #0]
 800c0b4:	4669      	mov	r1, sp
 800c0b6:	6818      	ldr	r0, [r3, #0]
 800c0b8:	f008 faea 	bl	8014690 <rcl_clock_get_now>
 800c0bc:	4606      	mov	r6, r0
 800c0be:	b958      	cbnz	r0, 800c0d8 <rcl_timer_get_time_until_next_call+0x44>
 800c0c0:	6820      	ldr	r0, [r4, #0]
 800c0c2:	2105      	movs	r1, #5
 800c0c4:	3028      	adds	r0, #40	@ 0x28
 800c0c6:	f001 f815 	bl	800d0f4 <__atomic_load_8>
 800c0ca:	9b00      	ldr	r3, [sp, #0]
 800c0cc:	1ac0      	subs	r0, r0, r3
 800c0ce:	9b01      	ldr	r3, [sp, #4]
 800c0d0:	6028      	str	r0, [r5, #0]
 800c0d2:	eb61 0103 	sbc.w	r1, r1, r3
 800c0d6:	6069      	str	r1, [r5, #4]
 800c0d8:	4630      	mov	r0, r6
 800c0da:	b002      	add	sp, #8
 800c0dc:	bd70      	pop	{r4, r5, r6, pc}
 800c0de:	f240 3621 	movw	r6, #801	@ 0x321
 800c0e2:	4630      	mov	r0, r6
 800c0e4:	b002      	add	sp, #8
 800c0e6:	bd70      	pop	{r4, r5, r6, pc}
 800c0e8:	260b      	movs	r6, #11
 800c0ea:	4630      	mov	r0, r6
 800c0ec:	b002      	add	sp, #8
 800c0ee:	bd70      	pop	{r4, r5, r6, pc}
 800c0f0:	f44f 7648 	mov.w	r6, #800	@ 0x320
 800c0f4:	e7f0      	b.n	800c0d8 <rcl_timer_get_time_until_next_call+0x44>
 800c0f6:	bf00      	nop

0800c0f8 <rcl_timer_get_guard_condition>:
 800c0f8:	b130      	cbz	r0, 800c108 <rcl_timer_get_guard_condition+0x10>
 800c0fa:	6800      	ldr	r0, [r0, #0]
 800c0fc:	b120      	cbz	r0, 800c108 <rcl_timer_get_guard_condition+0x10>
 800c0fe:	68c3      	ldr	r3, [r0, #12]
 800c100:	b10b      	cbz	r3, 800c106 <rcl_timer_get_guard_condition+0xe>
 800c102:	3008      	adds	r0, #8
 800c104:	4770      	bx	lr
 800c106:	4618      	mov	r0, r3
 800c108:	4770      	bx	lr
 800c10a:	bf00      	nop

0800c10c <_rclc_check_for_new_data>:
 800c10c:	2800      	cmp	r0, #0
 800c10e:	d046      	beq.n	800c19e <_rclc_check_for_new_data+0x92>
 800c110:	b510      	push	{r4, lr}
 800c112:	7802      	ldrb	r2, [r0, #0]
 800c114:	b084      	sub	sp, #16
 800c116:	4603      	mov	r3, r0
 800c118:	2a0a      	cmp	r2, #10
 800c11a:	d842      	bhi.n	800c1a2 <_rclc_check_for_new_data+0x96>
 800c11c:	e8df f002 	tbb	[pc, r2]
 800c120:	14181212 	.word	0x14181212
 800c124:	06060614 	.word	0x06060614
 800c128:	2e1a      	.short	0x2e1a
 800c12a:	16          	.byte	0x16
 800c12b:	00          	.byte	0x00
 800c12c:	6a0a      	ldr	r2, [r1, #32]
 800c12e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800c130:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800c134:	2000      	movs	r0, #0
 800c136:	1a12      	subs	r2, r2, r0
 800c138:	bf18      	it	ne
 800c13a:	2201      	movne	r2, #1
 800c13c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800c140:	b004      	add	sp, #16
 800c142:	bd10      	pop	{r4, pc}
 800c144:	680a      	ldr	r2, [r1, #0]
 800c146:	e7f2      	b.n	800c12e <_rclc_check_for_new_data+0x22>
 800c148:	698a      	ldr	r2, [r1, #24]
 800c14a:	e7f0      	b.n	800c12e <_rclc_check_for_new_data+0x22>
 800c14c:	688a      	ldr	r2, [r1, #8]
 800c14e:	e7ee      	b.n	800c12e <_rclc_check_for_new_data+0x22>
 800c150:	690a      	ldr	r2, [r1, #16]
 800c152:	e7ec      	b.n	800c12e <_rclc_check_for_new_data+0x22>
 800c154:	685c      	ldr	r4, [r3, #4]
 800c156:	4608      	mov	r0, r1
 800c158:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800c15c:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800c160:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800c164:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800c168:	9300      	str	r3, [sp, #0]
 800c16a:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800c16e:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800c172:	f104 0110 	add.w	r1, r4, #16
 800c176:	f009 fac7 	bl	8015708 <rcl_action_client_wait_set_get_entities_ready>
 800c17a:	e7e1      	b.n	800c140 <_rclc_check_for_new_data+0x34>
 800c17c:	685c      	ldr	r4, [r3, #4]
 800c17e:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800c182:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800c186:	e9cd 3200 	strd	r3, r2, [sp]
 800c18a:	4608      	mov	r0, r1
 800c18c:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800c190:	f104 0220 	add.w	r2, r4, #32
 800c194:	f104 0110 	add.w	r1, r4, #16
 800c198:	f009 fcce 	bl	8015b38 <rcl_action_server_wait_set_get_entities_ready>
 800c19c:	e7d0      	b.n	800c140 <_rclc_check_for_new_data+0x34>
 800c19e:	200b      	movs	r0, #11
 800c1a0:	4770      	bx	lr
 800c1a2:	2001      	movs	r0, #1
 800c1a4:	e7cc      	b.n	800c140 <_rclc_check_for_new_data+0x34>
 800c1a6:	bf00      	nop

0800c1a8 <_rclc_take_new_data>:
 800c1a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1aa:	b09b      	sub	sp, #108	@ 0x6c
 800c1ac:	2800      	cmp	r0, #0
 800c1ae:	f000 8088 	beq.w	800c2c2 <_rclc_take_new_data+0x11a>
 800c1b2:	7803      	ldrb	r3, [r0, #0]
 800c1b4:	4604      	mov	r4, r0
 800c1b6:	2b0a      	cmp	r3, #10
 800c1b8:	f200 8167 	bhi.w	800c48a <_rclc_take_new_data+0x2e2>
 800c1bc:	e8df f003 	tbb	[pc, r3]
 800c1c0:	44152d2d 	.word	0x44152d2d
 800c1c4:	19191944 	.word	0x19191944
 800c1c8:	065a      	.short	0x065a
 800c1ca:	15          	.byte	0x15
 800c1cb:	00          	.byte	0x00
 800c1cc:	6840      	ldr	r0, [r0, #4]
 800c1ce:	f890 3020 	ldrb.w	r3, [r0, #32]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	f040 80b2 	bne.w	800c33c <_rclc_take_new_data+0x194>
 800c1d8:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	f040 80e4 	bne.w	800c3aa <_rclc_take_new_data+0x202>
 800c1e2:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d16f      	bne.n	800c2ca <_rclc_take_new_data+0x122>
 800c1ea:	2500      	movs	r5, #0
 800c1ec:	4628      	mov	r0, r5
 800c1ee:	b01b      	add	sp, #108	@ 0x6c
 800c1f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1f2:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800c1f4:	6a0b      	ldr	r3, [r1, #32]
 800c1f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d0f5      	beq.n	800c1ea <_rclc_take_new_data+0x42>
 800c1fe:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800c202:	f104 0110 	add.w	r1, r4, #16
 800c206:	f008 f91f 	bl	8014448 <rcl_take_request>
 800c20a:	4605      	mov	r5, r0
 800c20c:	2800      	cmp	r0, #0
 800c20e:	d0ec      	beq.n	800c1ea <_rclc_take_new_data+0x42>
 800c210:	f240 2359 	movw	r3, #601	@ 0x259
 800c214:	4298      	cmp	r0, r3
 800c216:	d013      	beq.n	800c240 <_rclc_take_new_data+0x98>
 800c218:	e029      	b.n	800c26e <_rclc_take_new_data+0xc6>
 800c21a:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800c21c:	680b      	ldr	r3, [r1, #0]
 800c21e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d0e1      	beq.n	800c1ea <_rclc_take_new_data+0x42>
 800c226:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800c22a:	2300      	movs	r3, #0
 800c22c:	aa0a      	add	r2, sp, #40	@ 0x28
 800c22e:	f7ff fc8b 	bl	800bb48 <rcl_take>
 800c232:	4605      	mov	r5, r0
 800c234:	2800      	cmp	r0, #0
 800c236:	d0d9      	beq.n	800c1ec <_rclc_take_new_data+0x44>
 800c238:	f240 1391 	movw	r3, #401	@ 0x191
 800c23c:	4298      	cmp	r0, r3
 800c23e:	d116      	bne.n	800c26e <_rclc_take_new_data+0xc6>
 800c240:	2300      	movs	r3, #0
 800c242:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800c246:	e7d1      	b.n	800c1ec <_rclc_take_new_data+0x44>
 800c248:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800c24a:	698b      	ldr	r3, [r1, #24]
 800c24c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d0ca      	beq.n	800c1ea <_rclc_take_new_data+0x42>
 800c254:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800c258:	f104 0110 	add.w	r1, r4, #16
 800c25c:	f007 fda4 	bl	8013da8 <rcl_take_response>
 800c260:	4605      	mov	r5, r0
 800c262:	2800      	cmp	r0, #0
 800c264:	d0c1      	beq.n	800c1ea <_rclc_take_new_data+0x42>
 800c266:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800c26a:	4298      	cmp	r0, r3
 800c26c:	d0be      	beq.n	800c1ec <_rclc_take_new_data+0x44>
 800c26e:	f001 f813 	bl	800d298 <rcutils_reset_error>
 800c272:	e7bb      	b.n	800c1ec <_rclc_take_new_data+0x44>
 800c274:	6840      	ldr	r0, [r0, #4]
 800c276:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d17d      	bne.n	800c37a <_rclc_take_new_data+0x1d2>
 800c27e:	69c3      	ldr	r3, [r0, #28]
 800c280:	b11b      	cbz	r3, 800c28a <_rclc_take_new_data+0xe2>
 800c282:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800c286:	2b00      	cmp	r3, #0
 800c288:	d144      	bne.n	800c314 <_rclc_take_new_data+0x16c>
 800c28a:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800c28e:	2b00      	cmp	r3, #0
 800c290:	f040 80ac 	bne.w	800c3ec <_rclc_take_new_data+0x244>
 800c294:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d0a6      	beq.n	800c1ea <_rclc_take_new_data+0x42>
 800c29c:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800c29e:	a90a      	add	r1, sp, #40	@ 0x28
 800c2a0:	3010      	adds	r0, #16
 800c2a2:	f009 f909 	bl	80154b8 <rcl_action_take_result_response>
 800c2a6:	4605      	mov	r5, r0
 800c2a8:	2800      	cmp	r0, #0
 800c2aa:	d1e0      	bne.n	800c26e <_rclc_take_new_data+0xc6>
 800c2ac:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c2b0:	6860      	ldr	r0, [r4, #4]
 800c2b2:	f009 fd65 	bl	8015d80 <rclc_action_find_handle_by_result_request_sequence_number>
 800c2b6:	2800      	cmp	r0, #0
 800c2b8:	d098      	beq.n	800c1ec <_rclc_take_new_data+0x44>
 800c2ba:	2301      	movs	r3, #1
 800c2bc:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800c2c0:	e794      	b.n	800c1ec <_rclc_take_new_data+0x44>
 800c2c2:	250b      	movs	r5, #11
 800c2c4:	4628      	mov	r0, r5
 800c2c6:	b01b      	add	sp, #108	@ 0x6c
 800c2c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2ca:	ae04      	add	r6, sp, #16
 800c2cc:	aa0a      	add	r2, sp, #40	@ 0x28
 800c2ce:	3010      	adds	r0, #16
 800c2d0:	4631      	mov	r1, r6
 800c2d2:	f009 fb65 	bl	80159a0 <rcl_action_take_cancel_request>
 800c2d6:	4605      	mov	r5, r0
 800c2d8:	2800      	cmp	r0, #0
 800c2da:	d1c8      	bne.n	800c26e <_rclc_take_new_data+0xc6>
 800c2dc:	6860      	ldr	r0, [r4, #4]
 800c2de:	a90a      	add	r1, sp, #40	@ 0x28
 800c2e0:	f009 fd0c 	bl	8015cfc <rclc_action_find_goal_handle_by_uuid>
 800c2e4:	4607      	mov	r7, r0
 800c2e6:	2800      	cmp	r0, #0
 800c2e8:	f000 80bb 	beq.w	800c462 <_rclc_take_new_data+0x2ba>
 800c2ec:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800c2f0:	2101      	movs	r1, #1
 800c2f2:	f009 fc8d 	bl	8015c10 <rcl_action_transition_goal_state>
 800c2f6:	2803      	cmp	r0, #3
 800c2f8:	4684      	mov	ip, r0
 800c2fa:	f040 80a7 	bne.w	800c44c <_rclc_take_new_data+0x2a4>
 800c2fe:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800c300:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800c304:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c306:	e896 0003 	ldmia.w	r6, {r0, r1}
 800c30a:	e884 0003 	stmia.w	r4, {r0, r1}
 800c30e:	f887 c008 	strb.w	ip, [r7, #8]
 800c312:	e76b      	b.n	800c1ec <_rclc_take_new_data+0x44>
 800c314:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800c316:	3010      	adds	r0, #16
 800c318:	f009 f94e 	bl	80155b8 <rcl_action_take_feedback>
 800c31c:	4605      	mov	r5, r0
 800c31e:	2800      	cmp	r0, #0
 800c320:	d1a5      	bne.n	800c26e <_rclc_take_new_data+0xc6>
 800c322:	6860      	ldr	r0, [r4, #4]
 800c324:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800c326:	f009 fce9 	bl	8015cfc <rclc_action_find_goal_handle_by_uuid>
 800c32a:	4603      	mov	r3, r0
 800c32c:	2800      	cmp	r0, #0
 800c32e:	f000 80a3 	beq.w	800c478 <_rclc_take_new_data+0x2d0>
 800c332:	2201      	movs	r2, #1
 800c334:	6860      	ldr	r0, [r4, #4]
 800c336:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800c33a:	e7a6      	b.n	800c28a <_rclc_take_new_data+0xe2>
 800c33c:	f009 fcb8 	bl	8015cb0 <rclc_action_take_goal_handle>
 800c340:	4606      	mov	r6, r0
 800c342:	6860      	ldr	r0, [r4, #4]
 800c344:	2e00      	cmp	r6, #0
 800c346:	f43f af47 	beq.w	800c1d8 <_rclc_take_new_data+0x30>
 800c34a:	6070      	str	r0, [r6, #4]
 800c34c:	69f2      	ldr	r2, [r6, #28]
 800c34e:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800c352:	3010      	adds	r0, #16
 800c354:	f009 fa6c 	bl	8015830 <rcl_action_take_goal_request>
 800c358:	4605      	mov	r5, r0
 800c35a:	2800      	cmp	r0, #0
 800c35c:	f040 808e 	bne.w	800c47c <_rclc_take_new_data+0x2d4>
 800c360:	69f7      	ldr	r7, [r6, #28]
 800c362:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800c364:	7235      	strb	r5, [r6, #8]
 800c366:	f8c6 0009 	str.w	r0, [r6, #9]
 800c36a:	f8c6 100d 	str.w	r1, [r6, #13]
 800c36e:	6860      	ldr	r0, [r4, #4]
 800c370:	f8c6 2011 	str.w	r2, [r6, #17]
 800c374:	f8c6 3015 	str.w	r3, [r6, #21]
 800c378:	e72e      	b.n	800c1d8 <_rclc_take_new_data+0x30>
 800c37a:	aa04      	add	r2, sp, #16
 800c37c:	a90a      	add	r1, sp, #40	@ 0x28
 800c37e:	3010      	adds	r0, #16
 800c380:	f009 f822 	bl	80153c8 <rcl_action_take_goal_response>
 800c384:	4605      	mov	r5, r0
 800c386:	2800      	cmp	r0, #0
 800c388:	f47f af71 	bne.w	800c26e <_rclc_take_new_data+0xc6>
 800c38c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c390:	6860      	ldr	r0, [r4, #4]
 800c392:	f009 fce3 	bl	8015d5c <rclc_action_find_handle_by_goal_request_sequence_number>
 800c396:	b130      	cbz	r0, 800c3a6 <_rclc_take_new_data+0x1fe>
 800c398:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800c39c:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800c3a0:	2201      	movs	r2, #1
 800c3a2:	f880 2020 	strb.w	r2, [r0, #32]
 800c3a6:	6860      	ldr	r0, [r4, #4]
 800c3a8:	e769      	b.n	800c27e <_rclc_take_new_data+0xd6>
 800c3aa:	aa04      	add	r2, sp, #16
 800c3ac:	3010      	adds	r0, #16
 800c3ae:	a90a      	add	r1, sp, #40	@ 0x28
 800c3b0:	f009 fab6 	bl	8015920 <rcl_action_take_result_request>
 800c3b4:	4605      	mov	r5, r0
 800c3b6:	2800      	cmp	r0, #0
 800c3b8:	f47f af59 	bne.w	800c26e <_rclc_take_new_data+0xc6>
 800c3bc:	6860      	ldr	r0, [r4, #4]
 800c3be:	a904      	add	r1, sp, #16
 800c3c0:	f009 fc9c 	bl	8015cfc <rclc_action_find_goal_handle_by_uuid>
 800c3c4:	4607      	mov	r7, r0
 800c3c6:	b160      	cbz	r0, 800c3e2 <_rclc_take_new_data+0x23a>
 800c3c8:	ad0a      	add	r5, sp, #40	@ 0x28
 800c3ca:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800c3ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c3d0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800c3d2:	e895 0003 	ldmia.w	r5, {r0, r1}
 800c3d6:	f04f 0c02 	mov.w	ip, #2
 800c3da:	e886 0003 	stmia.w	r6, {r0, r1}
 800c3de:	f887 c008 	strb.w	ip, [r7, #8]
 800c3e2:	6860      	ldr	r0, [r4, #4]
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800c3ea:	e6fa      	b.n	800c1e2 <_rclc_take_new_data+0x3a>
 800c3ec:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800c3f0:	a90a      	add	r1, sp, #40	@ 0x28
 800c3f2:	3010      	adds	r0, #16
 800c3f4:	f009 f8a0 	bl	8015538 <rcl_action_take_cancel_response>
 800c3f8:	4605      	mov	r5, r0
 800c3fa:	2800      	cmp	r0, #0
 800c3fc:	f47f af37 	bne.w	800c26e <_rclc_take_new_data+0xc6>
 800c400:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c404:	6860      	ldr	r0, [r4, #4]
 800c406:	f009 fccd 	bl	8015da4 <rclc_action_find_handle_by_cancel_request_sequence_number>
 800c40a:	4606      	mov	r6, r0
 800c40c:	6860      	ldr	r0, [r4, #4]
 800c40e:	2e00      	cmp	r6, #0
 800c410:	f43f af40 	beq.w	800c294 <_rclc_take_new_data+0xec>
 800c414:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800c416:	2701      	movs	r7, #1
 800c418:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	f43f af3a 	beq.w	800c294 <_rclc_take_new_data+0xec>
 800c420:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c422:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800c426:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800c42a:	f009 fc67 	bl	8015cfc <rclc_action_find_goal_handle_by_uuid>
 800c42e:	b138      	cbz	r0, 800c440 <_rclc_take_new_data+0x298>
 800c430:	6860      	ldr	r0, [r4, #4]
 800c432:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800c434:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800c438:	3501      	adds	r5, #1
 800c43a:	42ab      	cmp	r3, r5
 800c43c:	d8f0      	bhi.n	800c420 <_rclc_take_new_data+0x278>
 800c43e:	e729      	b.n	800c294 <_rclc_take_new_data+0xec>
 800c440:	6860      	ldr	r0, [r4, #4]
 800c442:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800c444:	3501      	adds	r5, #1
 800c446:	42ab      	cmp	r3, r5
 800c448:	d8ea      	bhi.n	800c420 <_rclc_take_new_data+0x278>
 800c44a:	e723      	b.n	800c294 <_rclc_take_new_data+0xec>
 800c44c:	ab06      	add	r3, sp, #24
 800c44e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c450:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800c454:	2103      	movs	r1, #3
 800c456:	e896 000c 	ldmia.w	r6, {r2, r3}
 800c45a:	6860      	ldr	r0, [r4, #4]
 800c45c:	f009 fd18 	bl	8015e90 <rclc_action_server_goal_cancel_reject>
 800c460:	e6c4      	b.n	800c1ec <_rclc_take_new_data+0x44>
 800c462:	ab06      	add	r3, sp, #24
 800c464:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c466:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800c46a:	2102      	movs	r1, #2
 800c46c:	e896 000c 	ldmia.w	r6, {r2, r3}
 800c470:	6860      	ldr	r0, [r4, #4]
 800c472:	f009 fd0d 	bl	8015e90 <rclc_action_server_goal_cancel_reject>
 800c476:	e6b9      	b.n	800c1ec <_rclc_take_new_data+0x44>
 800c478:	6860      	ldr	r0, [r4, #4]
 800c47a:	e706      	b.n	800c28a <_rclc_take_new_data+0xe2>
 800c47c:	6860      	ldr	r0, [r4, #4]
 800c47e:	4631      	mov	r1, r6
 800c480:	f009 fc26 	bl	8015cd0 <rclc_action_remove_used_goal_handle>
 800c484:	f000 ff08 	bl	800d298 <rcutils_reset_error>
 800c488:	e6b0      	b.n	800c1ec <_rclc_take_new_data+0x44>
 800c48a:	2501      	movs	r5, #1
 800c48c:	e6ae      	b.n	800c1ec <_rclc_take_new_data+0x44>
 800c48e:	bf00      	nop

0800c490 <_rclc_execute.part.0>:
 800c490:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c492:	7803      	ldrb	r3, [r0, #0]
 800c494:	b087      	sub	sp, #28
 800c496:	4604      	mov	r4, r0
 800c498:	2b0a      	cmp	r3, #10
 800c49a:	f200 8136 	bhi.w	800c70a <_rclc_execute.part.0+0x27a>
 800c49e:	e8df f003 	tbb	[pc, r3]
 800c4a2:	435e      	.short	0x435e
 800c4a4:	06a1664f 	.word	0x06a1664f
 800c4a8:	6c1e0606 	.word	0x6c1e0606
 800c4ac:	59          	.byte	0x59
 800c4ad:	00          	.byte	0x00
 800c4ae:	2b06      	cmp	r3, #6
 800c4b0:	f000 8122 	beq.w	800c6f8 <_rclc_execute.part.0+0x268>
 800c4b4:	2b07      	cmp	r3, #7
 800c4b6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c4b8:	f040 8118 	bne.w	800c6ec <_rclc_execute.part.0+0x25c>
 800c4bc:	e9d0 120a 	ldrd	r1, r2, [r0, #40]	@ 0x28
 800c4c0:	6880      	ldr	r0, [r0, #8]
 800c4c2:	4798      	blx	r3
 800c4c4:	f104 0110 	add.w	r1, r4, #16
 800c4c8:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800c4ca:	6860      	ldr	r0, [r4, #4]
 800c4cc:	f007 fffc 	bl	80144c8 <rcl_send_response>
 800c4d0:	2800      	cmp	r0, #0
 800c4d2:	d033      	beq.n	800c53c <_rclc_execute.part.0+0xac>
 800c4d4:	9005      	str	r0, [sp, #20]
 800c4d6:	f000 fedf 	bl	800d298 <rcutils_reset_error>
 800c4da:	9805      	ldr	r0, [sp, #20]
 800c4dc:	e02e      	b.n	800c53c <_rclc_execute.part.0+0xac>
 800c4de:	6840      	ldr	r0, [r0, #4]
 800c4e0:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	f000 8086 	beq.w	800c5f6 <_rclc_execute.part.0+0x166>
 800c4ea:	2600      	movs	r6, #0
 800c4ec:	2701      	movs	r7, #1
 800c4ee:	e004      	b.n	800c4fa <_rclc_execute.part.0+0x6a>
 800c4f0:	f009 fbb8 	bl	8015c64 <rclc_action_send_result_request>
 800c4f4:	b998      	cbnz	r0, 800c51e <_rclc_execute.part.0+0x8e>
 800c4f6:	722f      	strb	r7, [r5, #8]
 800c4f8:	6860      	ldr	r0, [r4, #4]
 800c4fa:	f009 fc65 	bl	8015dc8 <rclc_action_find_first_handle_with_goal_response>
 800c4fe:	4605      	mov	r5, r0
 800c500:	2800      	cmp	r0, #0
 800c502:	d077      	beq.n	800c5f4 <_rclc_execute.part.0+0x164>
 800c504:	6863      	ldr	r3, [r4, #4]
 800c506:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c508:	699b      	ldr	r3, [r3, #24]
 800c50a:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800c50e:	f885 6020 	strb.w	r6, [r5, #32]
 800c512:	4798      	blx	r3
 800c514:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800c518:	4628      	mov	r0, r5
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d1e8      	bne.n	800c4f0 <_rclc_execute.part.0+0x60>
 800c51e:	6860      	ldr	r0, [r4, #4]
 800c520:	4629      	mov	r1, r5
 800c522:	f009 fbd5 	bl	8015cd0 <rclc_action_remove_used_goal_handle>
 800c526:	e7e7      	b.n	800c4f8 <_rclc_execute.part.0+0x68>
 800c528:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800c52c:	e9d0 130b 	ldrd	r1, r3, [r0, #44]	@ 0x2c
 800c530:	2d00      	cmp	r5, #0
 800c532:	f000 80c9 	beq.w	800c6c8 <_rclc_execute.part.0+0x238>
 800c536:	6880      	ldr	r0, [r0, #8]
 800c538:	4798      	blx	r3
 800c53a:	2000      	movs	r0, #0
 800c53c:	b007      	add	sp, #28
 800c53e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c540:	6840      	ldr	r0, [r0, #4]
 800c542:	f7ff fcdb 	bl	800befc <rcl_timer_call>
 800c546:	f240 3321 	movw	r3, #801	@ 0x321
 800c54a:	4298      	cmp	r0, r3
 800c54c:	d004      	beq.n	800c558 <_rclc_execute.part.0+0xc8>
 800c54e:	2800      	cmp	r0, #0
 800c550:	d0f4      	beq.n	800c53c <_rclc_execute.part.0+0xac>
 800c552:	e7bf      	b.n	800c4d4 <_rclc_execute.part.0+0x44>
 800c554:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c556:	4798      	blx	r3
 800c558:	2000      	movs	r0, #0
 800c55a:	b007      	add	sp, #28
 800c55c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c55e:	f890 5039 	ldrb.w	r5, [r0, #57]	@ 0x39
 800c562:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c564:	b925      	cbnz	r5, 800c570 <_rclc_execute.part.0+0xe0>
 800c566:	4628      	mov	r0, r5
 800c568:	4798      	blx	r3
 800c56a:	4628      	mov	r0, r5
 800c56c:	e7e6      	b.n	800c53c <_rclc_execute.part.0+0xac>
 800c56e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c570:	68a0      	ldr	r0, [r4, #8]
 800c572:	4798      	blx	r3
 800c574:	2000      	movs	r0, #0
 800c576:	b007      	add	sp, #28
 800c578:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c57a:	6840      	ldr	r0, [r0, #4]
 800c57c:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800c580:	bb3b      	cbnz	r3, 800c5d2 <_rclc_execute.part.0+0x142>
 800c582:	f890 3020 	ldrb.w	r3, [r0, #32]
 800c586:	2b00      	cmp	r3, #0
 800c588:	d07b      	beq.n	800c682 <_rclc_execute.part.0+0x1f2>
 800c58a:	f640 0634 	movw	r6, #2100	@ 0x834
 800c58e:	2701      	movs	r7, #1
 800c590:	e007      	b.n	800c5a2 <_rclc_execute.part.0+0x112>
 800c592:	4628      	mov	r0, r5
 800c594:	f009 fc30 	bl	8015df8 <rclc_action_server_response_goal_request>
 800c598:	6860      	ldr	r0, [r4, #4]
 800c59a:	4629      	mov	r1, r5
 800c59c:	f009 fb98 	bl	8015cd0 <rclc_action_remove_used_goal_handle>
 800c5a0:	6860      	ldr	r0, [r4, #4]
 800c5a2:	2100      	movs	r1, #0
 800c5a4:	f009 fbc2 	bl	8015d2c <rclc_action_find_first_handle_by_status>
 800c5a8:	4605      	mov	r5, r0
 800c5aa:	2800      	cmp	r0, #0
 800c5ac:	d066      	beq.n	800c67c <_rclc_execute.part.0+0x1ec>
 800c5ae:	6863      	ldr	r3, [r4, #4]
 800c5b0:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c5b2:	699b      	ldr	r3, [r3, #24]
 800c5b4:	4798      	blx	r3
 800c5b6:	42b0      	cmp	r0, r6
 800c5b8:	f04f 0100 	mov.w	r1, #0
 800c5bc:	d1e9      	bne.n	800c592 <_rclc_execute.part.0+0x102>
 800c5be:	2101      	movs	r1, #1
 800c5c0:	4628      	mov	r0, r5
 800c5c2:	f009 fc19 	bl	8015df8 <rclc_action_server_response_goal_request>
 800c5c6:	722f      	strb	r7, [r5, #8]
 800c5c8:	e7ea      	b.n	800c5a0 <_rclc_execute.part.0+0x110>
 800c5ca:	6848      	ldr	r0, [r1, #4]
 800c5cc:	f009 fb80 	bl	8015cd0 <rclc_action_remove_used_goal_handle>
 800c5d0:	6860      	ldr	r0, [r4, #4]
 800c5d2:	f009 fbb7 	bl	8015d44 <rclc_action_find_first_terminated_handle>
 800c5d6:	4601      	mov	r1, r0
 800c5d8:	2800      	cmp	r0, #0
 800c5da:	d1f6      	bne.n	800c5ca <_rclc_execute.part.0+0x13a>
 800c5dc:	6860      	ldr	r0, [r4, #4]
 800c5de:	f880 1024 	strb.w	r1, [r0, #36]	@ 0x24
 800c5e2:	e7ce      	b.n	800c582 <_rclc_execute.part.0+0xf2>
 800c5e4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c5e6:	6880      	ldr	r0, [r0, #8]
 800c5e8:	f104 0110 	add.w	r1, r4, #16
 800c5ec:	4798      	blx	r3
 800c5ee:	2000      	movs	r0, #0
 800c5f0:	b007      	add	sp, #28
 800c5f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c5f4:	6860      	ldr	r0, [r4, #4]
 800c5f6:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800c5fa:	b18b      	cbz	r3, 800c620 <_rclc_execute.part.0+0x190>
 800c5fc:	68c5      	ldr	r5, [r0, #12]
 800c5fe:	b32d      	cbz	r5, 800c64c <_rclc_execute.part.0+0x1bc>
 800c600:	2600      	movs	r6, #0
 800c602:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800c606:	b143      	cbz	r3, 800c61a <_rclc_execute.part.0+0x18a>
 800c608:	69c3      	ldr	r3, [r0, #28]
 800c60a:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800c60e:	b123      	cbz	r3, 800c61a <_rclc_execute.part.0+0x18a>
 800c610:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800c612:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c614:	4628      	mov	r0, r5
 800c616:	4798      	blx	r3
 800c618:	6860      	ldr	r0, [r4, #4]
 800c61a:	682d      	ldr	r5, [r5, #0]
 800c61c:	2d00      	cmp	r5, #0
 800c61e:	d1f0      	bne.n	800c602 <_rclc_execute.part.0+0x172>
 800c620:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800c624:	b193      	cbz	r3, 800c64c <_rclc_execute.part.0+0x1bc>
 800c626:	68c5      	ldr	r5, [r0, #12]
 800c628:	b185      	cbz	r5, 800c64c <_rclc_execute.part.0+0x1bc>
 800c62a:	2600      	movs	r6, #0
 800c62c:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800c630:	b14b      	cbz	r3, 800c646 <_rclc_execute.part.0+0x1b6>
 800c632:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800c634:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800c638:	b12b      	cbz	r3, 800c646 <_rclc_execute.part.0+0x1b6>
 800c63a:	4628      	mov	r0, r5
 800c63c:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800c640:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c642:	4798      	blx	r3
 800c644:	6860      	ldr	r0, [r4, #4]
 800c646:	682d      	ldr	r5, [r5, #0]
 800c648:	2d00      	cmp	r5, #0
 800c64a:	d1ef      	bne.n	800c62c <_rclc_execute.part.0+0x19c>
 800c64c:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800c650:	2b00      	cmp	r3, #0
 800c652:	d081      	beq.n	800c558 <_rclc_execute.part.0+0xc8>
 800c654:	2700      	movs	r7, #0
 800c656:	e00b      	b.n	800c670 <_rclc_execute.part.0+0x1e0>
 800c658:	6863      	ldr	r3, [r4, #4]
 800c65a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800c65c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800c65e:	6a1e      	ldr	r6, [r3, #32]
 800c660:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800c664:	47b0      	blx	r6
 800c666:	6860      	ldr	r0, [r4, #4]
 800c668:	4629      	mov	r1, r5
 800c66a:	f009 fb31 	bl	8015cd0 <rclc_action_remove_used_goal_handle>
 800c66e:	6860      	ldr	r0, [r4, #4]
 800c670:	f009 fbb6 	bl	8015de0 <rclc_action_find_first_handle_with_result_response>
 800c674:	4605      	mov	r5, r0
 800c676:	2800      	cmp	r0, #0
 800c678:	d1ee      	bne.n	800c658 <_rclc_execute.part.0+0x1c8>
 800c67a:	e76d      	b.n	800c558 <_rclc_execute.part.0+0xc8>
 800c67c:	6860      	ldr	r0, [r4, #4]
 800c67e:	f880 5020 	strb.w	r5, [r0, #32]
 800c682:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800c686:	2b00      	cmp	r3, #0
 800c688:	f43f af66 	beq.w	800c558 <_rclc_execute.part.0+0xc8>
 800c68c:	68c5      	ldr	r5, [r0, #12]
 800c68e:	b1b5      	cbz	r5, 800c6be <_rclc_execute.part.0+0x22e>
 800c690:	2602      	movs	r6, #2
 800c692:	e001      	b.n	800c698 <_rclc_execute.part.0+0x208>
 800c694:	682d      	ldr	r5, [r5, #0]
 800c696:	b195      	cbz	r5, 800c6be <_rclc_execute.part.0+0x22e>
 800c698:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800c69c:	2b03      	cmp	r3, #3
 800c69e:	d1f9      	bne.n	800c694 <_rclc_execute.part.0+0x204>
 800c6a0:	69c3      	ldr	r3, [r0, #28]
 800c6a2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c6a4:	4628      	mov	r0, r5
 800c6a6:	4798      	blx	r3
 800c6a8:	4603      	mov	r3, r0
 800c6aa:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800c6ae:	4628      	mov	r0, r5
 800c6b0:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800c6b4:	b163      	cbz	r3, 800c6d0 <_rclc_execute.part.0+0x240>
 800c6b6:	f009 fbbf 	bl	8015e38 <rclc_action_server_goal_cancel_accept>
 800c6ba:	6860      	ldr	r0, [r4, #4]
 800c6bc:	e7ea      	b.n	800c694 <_rclc_execute.part.0+0x204>
 800c6be:	2300      	movs	r3, #0
 800c6c0:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800c6c4:	4618      	mov	r0, r3
 800c6c6:	e739      	b.n	800c53c <_rclc_execute.part.0+0xac>
 800c6c8:	4628      	mov	r0, r5
 800c6ca:	4798      	blx	r3
 800c6cc:	4628      	mov	r0, r5
 800c6ce:	e735      	b.n	800c53c <_rclc_execute.part.0+0xac>
 800c6d0:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800c6d2:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800c6d6:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800c6da:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c6de:	6860      	ldr	r0, [r4, #4]
 800c6e0:	2101      	movs	r1, #1
 800c6e2:	f009 fbd5 	bl	8015e90 <rclc_action_server_goal_cancel_reject>
 800c6e6:	722e      	strb	r6, [r5, #8]
 800c6e8:	6860      	ldr	r0, [r4, #4]
 800c6ea:	e7d3      	b.n	800c694 <_rclc_execute.part.0+0x204>
 800c6ec:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800c6ee:	6880      	ldr	r0, [r0, #8]
 800c6f0:	4798      	blx	r3
 800c6f2:	f104 0110 	add.w	r1, r4, #16
 800c6f6:	e6e7      	b.n	800c4c8 <_rclc_execute.part.0+0x38>
 800c6f8:	f100 0110 	add.w	r1, r0, #16
 800c6fc:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800c6fe:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800c700:	6880      	ldr	r0, [r0, #8]
 800c702:	9105      	str	r1, [sp, #20]
 800c704:	4798      	blx	r3
 800c706:	9905      	ldr	r1, [sp, #20]
 800c708:	e6de      	b.n	800c4c8 <_rclc_execute.part.0+0x38>
 800c70a:	2001      	movs	r0, #1
 800c70c:	e716      	b.n	800c53c <_rclc_execute.part.0+0xac>
 800c70e:	bf00      	nop

0800c710 <rclc_executor_trigger_any>:
 800c710:	2800      	cmp	r0, #0
 800c712:	d03f      	beq.n	800c794 <rclc_executor_trigger_any+0x84>
 800c714:	2900      	cmp	r1, #0
 800c716:	d03e      	beq.n	800c796 <rclc_executor_trigger_any+0x86>
 800c718:	4603      	mov	r3, r0
 800c71a:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800c71e:	2200      	movs	r2, #0
 800c720:	2800      	cmp	r0, #0
 800c722:	d037      	beq.n	800c794 <rclc_executor_trigger_any+0x84>
 800c724:	b430      	push	{r4, r5}
 800c726:	f893 c000 	ldrb.w	ip, [r3]
 800c72a:	f1bc 0f08 	cmp.w	ip, #8
 800c72e:	d11e      	bne.n	800c76e <rclc_executor_trigger_any+0x5e>
 800c730:	685c      	ldr	r4, [r3, #4]
 800c732:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800c734:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800c738:	d105      	bne.n	800c746 <rclc_executor_trigger_any+0x36>
 800c73a:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800c73e:	b910      	cbnz	r0, 800c746 <rclc_executor_trigger_any+0x36>
 800c740:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800c744:	b128      	cbz	r0, 800c752 <rclc_executor_trigger_any+0x42>
 800c746:	bc30      	pop	{r4, r5}
 800c748:	4770      	bx	lr
 800c74a:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800c74e:	2800      	cmp	r0, #0
 800c750:	d1f9      	bne.n	800c746 <rclc_executor_trigger_any+0x36>
 800c752:	3201      	adds	r2, #1
 800c754:	4291      	cmp	r1, r2
 800c756:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800c75a:	d018      	beq.n	800c78e <rclc_executor_trigger_any+0x7e>
 800c75c:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800c760:	2800      	cmp	r0, #0
 800c762:	d0f0      	beq.n	800c746 <rclc_executor_trigger_any+0x36>
 800c764:	f893 c000 	ldrb.w	ip, [r3]
 800c768:	f1bc 0f08 	cmp.w	ip, #8
 800c76c:	d0e0      	beq.n	800c730 <rclc_executor_trigger_any+0x20>
 800c76e:	f1bc 0f09 	cmp.w	ip, #9
 800c772:	d1ea      	bne.n	800c74a <rclc_executor_trigger_any+0x3a>
 800c774:	685c      	ldr	r4, [r3, #4]
 800c776:	6a25      	ldr	r5, [r4, #32]
 800c778:	2d00      	cmp	r5, #0
 800c77a:	d1e4      	bne.n	800c746 <rclc_executor_trigger_any+0x36>
 800c77c:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800c780:	2800      	cmp	r0, #0
 800c782:	d1e0      	bne.n	800c746 <rclc_executor_trigger_any+0x36>
 800c784:	3201      	adds	r2, #1
 800c786:	4291      	cmp	r1, r2
 800c788:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800c78c:	d1e6      	bne.n	800c75c <rclc_executor_trigger_any+0x4c>
 800c78e:	2000      	movs	r0, #0
 800c790:	bc30      	pop	{r4, r5}
 800c792:	4770      	bx	lr
 800c794:	4770      	bx	lr
 800c796:	4608      	mov	r0, r1
 800c798:	4770      	bx	lr
 800c79a:	bf00      	nop
 800c79c:	0000      	movs	r0, r0
	...

0800c7a0 <rclc_executor_init>:
 800c7a0:	2800      	cmp	r0, #0
 800c7a2:	d05f      	beq.n	800c864 <rclc_executor_init+0xc4>
 800c7a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7a8:	460c      	mov	r4, r1
 800c7aa:	b0b0      	sub	sp, #192	@ 0xc0
 800c7ac:	2900      	cmp	r1, #0
 800c7ae:	d051      	beq.n	800c854 <rclc_executor_init+0xb4>
 800c7b0:	4605      	mov	r5, r0
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	4616      	mov	r6, r2
 800c7b6:	461f      	mov	r7, r3
 800c7b8:	f000 fc8e 	bl	800d0d8 <rcutils_allocator_is_valid>
 800c7bc:	2800      	cmp	r0, #0
 800c7be:	d049      	beq.n	800c854 <rclc_executor_init+0xb4>
 800c7c0:	2e00      	cmp	r6, #0
 800c7c2:	d047      	beq.n	800c854 <rclc_executor_init+0xb4>
 800c7c4:	492c      	ldr	r1, [pc, #176]	@ (800c878 <rclc_executor_init+0xd8>)
 800c7c6:	2288      	movs	r2, #136	@ 0x88
 800c7c8:	a80e      	add	r0, sp, #56	@ 0x38
 800c7ca:	f00c f98e 	bl	8018aea <memcpy>
 800c7ce:	a90e      	add	r1, sp, #56	@ 0x38
 800c7d0:	2288      	movs	r2, #136	@ 0x88
 800c7d2:	4628      	mov	r0, r5
 800c7d4:	f00c f989 	bl	8018aea <memcpy>
 800c7d8:	602c      	str	r4, [r5, #0]
 800c7da:	4668      	mov	r0, sp
 800c7dc:	60ae      	str	r6, [r5, #8]
 800c7de:	466c      	mov	r4, sp
 800c7e0:	f008 f822 	bl	8014828 <rcl_get_zero_initialized_wait_set>
 800c7e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c7e6:	f105 0c14 	add.w	ip, r5, #20
 800c7ea:	f8d7 8000 	ldr.w	r8, [r7]
 800c7ee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c7f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c7f4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c7f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c7fa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c7fe:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 800c870 <rclc_executor_init+0xd0>
 800c802:	6823      	ldr	r3, [r4, #0]
 800c804:	f8cc 3000 	str.w	r3, [ip]
 800c808:	6939      	ldr	r1, [r7, #16]
 800c80a:	612f      	str	r7, [r5, #16]
 800c80c:	ed85 7b1a 	vstr	d7, [r5, #104]	@ 0x68
 800c810:	01b0      	lsls	r0, r6, #6
 800c812:	47c0      	blx	r8
 800c814:	6068      	str	r0, [r5, #4]
 800c816:	b338      	cbz	r0, 800c868 <rclc_executor_init+0xc8>
 800c818:	2400      	movs	r4, #0
 800c81a:	e000      	b.n	800c81e <rclc_executor_init+0x7e>
 800c81c:	6868      	ldr	r0, [r5, #4]
 800c81e:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 800c822:	4631      	mov	r1, r6
 800c824:	3401      	adds	r4, #1
 800c826:	f000 facb 	bl	800cdc0 <rclc_executor_handle_init>
 800c82a:	42a6      	cmp	r6, r4
 800c82c:	d1f6      	bne.n	800c81c <rclc_executor_init+0x7c>
 800c82e:	f105 0048 	add.w	r0, r5, #72	@ 0x48
 800c832:	f000 fab9 	bl	800cda8 <rclc_executor_handle_counters_zero_init>
 800c836:	4a11      	ldr	r2, [pc, #68]	@ (800c87c <rclc_executor_init+0xdc>)
 800c838:	686b      	ldr	r3, [r5, #4]
 800c83a:	2000      	movs	r0, #0
 800c83c:	e9c5 201e 	strd	r2, r0, [r5, #120]	@ 0x78
 800c840:	b163      	cbz	r3, 800c85c <rclc_executor_init+0xbc>
 800c842:	692b      	ldr	r3, [r5, #16]
 800c844:	b153      	cbz	r3, 800c85c <rclc_executor_init+0xbc>
 800c846:	68ab      	ldr	r3, [r5, #8]
 800c848:	b143      	cbz	r3, 800c85c <rclc_executor_init+0xbc>
 800c84a:	f885 0080 	strb.w	r0, [r5, #128]	@ 0x80
 800c84e:	b030      	add	sp, #192	@ 0xc0
 800c850:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c854:	200b      	movs	r0, #11
 800c856:	b030      	add	sp, #192	@ 0xc0
 800c858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c85c:	4618      	mov	r0, r3
 800c85e:	b030      	add	sp, #192	@ 0xc0
 800c860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c864:	200b      	movs	r0, #11
 800c866:	4770      	bx	lr
 800c868:	200a      	movs	r0, #10
 800c86a:	e7f4      	b.n	800c856 <rclc_executor_init+0xb6>
 800c86c:	f3af 8000 	nop.w
 800c870:	3b9aca00 	.word	0x3b9aca00
 800c874:	00000000 	.word	0x00000000
 800c878:	08019fc0 	.word	0x08019fc0
 800c87c:	0800c711 	.word	0x0800c711

0800c880 <rclc_executor_fini>:
 800c880:	b308      	cbz	r0, 800c8c6 <rclc_executor_fini+0x46>
 800c882:	b538      	push	{r3, r4, r5, lr}
 800c884:	4604      	mov	r4, r0
 800c886:	6840      	ldr	r0, [r0, #4]
 800c888:	b1d8      	cbz	r0, 800c8c2 <rclc_executor_fini+0x42>
 800c88a:	6923      	ldr	r3, [r4, #16]
 800c88c:	b1cb      	cbz	r3, 800c8c2 <rclc_executor_fini+0x42>
 800c88e:	68a2      	ldr	r2, [r4, #8]
 800c890:	b1ba      	cbz	r2, 800c8c2 <rclc_executor_fini+0x42>
 800c892:	6919      	ldr	r1, [r3, #16]
 800c894:	685b      	ldr	r3, [r3, #4]
 800c896:	4798      	blx	r3
 800c898:	2300      	movs	r3, #0
 800c89a:	2000      	movs	r0, #0
 800c89c:	2100      	movs	r1, #0
 800c89e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c8a2:	6063      	str	r3, [r4, #4]
 800c8a4:	f104 0048 	add.w	r0, r4, #72	@ 0x48
 800c8a8:	f104 0514 	add.w	r5, r4, #20
 800c8ac:	f000 fa7c 	bl	800cda8 <rclc_executor_handle_counters_zero_init>
 800c8b0:	4628      	mov	r0, r5
 800c8b2:	f007 ffcd 	bl	8014850 <rcl_wait_set_is_valid>
 800c8b6:	b940      	cbnz	r0, 800c8ca <rclc_executor_fini+0x4a>
 800c8b8:	a309      	add	r3, pc, #36	@ (adr r3, 800c8e0 <rclc_executor_fini+0x60>)
 800c8ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8be:	e9c4 231a 	strd	r2, r3, [r4, #104]	@ 0x68
 800c8c2:	2000      	movs	r0, #0
 800c8c4:	bd38      	pop	{r3, r4, r5, pc}
 800c8c6:	2000      	movs	r0, #0
 800c8c8:	4770      	bx	lr
 800c8ca:	4628      	mov	r0, r5
 800c8cc:	f007 ffc6 	bl	801485c <rcl_wait_set_fini>
 800c8d0:	2800      	cmp	r0, #0
 800c8d2:	d0f1      	beq.n	800c8b8 <rclc_executor_fini+0x38>
 800c8d4:	f000 fce0 	bl	800d298 <rcutils_reset_error>
 800c8d8:	e7ee      	b.n	800c8b8 <rclc_executor_fini+0x38>
 800c8da:	bf00      	nop
 800c8dc:	f3af 8000 	nop.w
 800c8e0:	3b9aca00 	.word	0x3b9aca00
 800c8e4:	00000000 	.word	0x00000000

0800c8e8 <rclc_executor_add_subscription>:
 800c8e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8ea:	f89d e018 	ldrb.w	lr, [sp, #24]
 800c8ee:	b338      	cbz	r0, 800c940 <rclc_executor_add_subscription+0x58>
 800c8f0:	b331      	cbz	r1, 800c940 <rclc_executor_add_subscription+0x58>
 800c8f2:	b32a      	cbz	r2, 800c940 <rclc_executor_add_subscription+0x58>
 800c8f4:	b323      	cbz	r3, 800c940 <rclc_executor_add_subscription+0x58>
 800c8f6:	4604      	mov	r4, r0
 800c8f8:	e9d0 5002 	ldrd	r5, r0, [r0, #8]
 800c8fc:	42a8      	cmp	r0, r5
 800c8fe:	d301      	bcc.n	800c904 <rclc_executor_add_subscription+0x1c>
 800c900:	2001      	movs	r0, #1
 800c902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c904:	6866      	ldr	r6, [r4, #4]
 800c906:	0187      	lsls	r7, r0, #6
 800c908:	eb06 1c80 	add.w	ip, r6, r0, lsl #6
 800c90c:	2500      	movs	r5, #0
 800c90e:	55f5      	strb	r5, [r6, r7]
 800c910:	3001      	adds	r0, #1
 800c912:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 800c916:	f8cc 502c 	str.w	r5, [ip, #44]	@ 0x2c
 800c91a:	2301      	movs	r3, #1
 800c91c:	f104 0514 	add.w	r5, r4, #20
 800c920:	e9cc 1201 	strd	r1, r2, [ip, #4]
 800c924:	f88c e001 	strb.w	lr, [ip, #1]
 800c928:	f8ac 3038 	strh.w	r3, [ip, #56]	@ 0x38
 800c92c:	60e0      	str	r0, [r4, #12]
 800c92e:	4628      	mov	r0, r5
 800c930:	f007 ff8e 	bl	8014850 <rcl_wait_set_is_valid>
 800c934:	b930      	cbnz	r0, 800c944 <rclc_executor_add_subscription+0x5c>
 800c936:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 800c938:	3301      	adds	r3, #1
 800c93a:	2000      	movs	r0, #0
 800c93c:	64a3      	str	r3, [r4, #72]	@ 0x48
 800c93e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c940:	200b      	movs	r0, #11
 800c942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c944:	4628      	mov	r0, r5
 800c946:	f007 ff89 	bl	801485c <rcl_wait_set_fini>
 800c94a:	2800      	cmp	r0, #0
 800c94c:	d0f3      	beq.n	800c936 <rclc_executor_add_subscription+0x4e>
 800c94e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c950 <rclc_executor_add_timer>:
 800c950:	b300      	cbz	r0, 800c994 <rclc_executor_add_timer+0x44>
 800c952:	b1f9      	cbz	r1, 800c994 <rclc_executor_add_timer+0x44>
 800c954:	b538      	push	{r3, r4, r5, lr}
 800c956:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800c95a:	4293      	cmp	r3, r2
 800c95c:	4604      	mov	r4, r0
 800c95e:	d301      	bcc.n	800c964 <rclc_executor_add_timer+0x14>
 800c960:	2001      	movs	r0, #1
 800c962:	bd38      	pop	{r3, r4, r5, pc}
 800c964:	6840      	ldr	r0, [r0, #4]
 800c966:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800c96a:	019d      	lsls	r5, r3, #6
 800c96c:	6051      	str	r1, [r2, #4]
 800c96e:	2102      	movs	r1, #2
 800c970:	5341      	strh	r1, [r0, r5]
 800c972:	3301      	adds	r3, #1
 800c974:	2000      	movs	r0, #0
 800c976:	2101      	movs	r1, #1
 800c978:	f104 0514 	add.w	r5, r4, #20
 800c97c:	62d0      	str	r0, [r2, #44]	@ 0x2c
 800c97e:	8711      	strh	r1, [r2, #56]	@ 0x38
 800c980:	4628      	mov	r0, r5
 800c982:	60e3      	str	r3, [r4, #12]
 800c984:	f007 ff64 	bl	8014850 <rcl_wait_set_is_valid>
 800c988:	b930      	cbnz	r0, 800c998 <rclc_executor_add_timer+0x48>
 800c98a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800c98c:	3301      	adds	r3, #1
 800c98e:	2000      	movs	r0, #0
 800c990:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800c992:	bd38      	pop	{r3, r4, r5, pc}
 800c994:	200b      	movs	r0, #11
 800c996:	4770      	bx	lr
 800c998:	4628      	mov	r0, r5
 800c99a:	f007 ff5f 	bl	801485c <rcl_wait_set_fini>
 800c99e:	2800      	cmp	r0, #0
 800c9a0:	d0f3      	beq.n	800c98a <rclc_executor_add_timer+0x3a>
 800c9a2:	bd38      	pop	{r3, r4, r5, pc}

0800c9a4 <rclc_executor_prepare>:
 800c9a4:	2800      	cmp	r0, #0
 800c9a6:	d044      	beq.n	800ca32 <rclc_executor_prepare+0x8e>
 800c9a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9aa:	f100 0514 	add.w	r5, r0, #20
 800c9ae:	b09b      	sub	sp, #108	@ 0x6c
 800c9b0:	4604      	mov	r4, r0
 800c9b2:	4628      	mov	r0, r5
 800c9b4:	f007 ff4c 	bl	8014850 <rcl_wait_set_is_valid>
 800c9b8:	b110      	cbz	r0, 800c9c0 <rclc_executor_prepare+0x1c>
 800c9ba:	2000      	movs	r0, #0
 800c9bc:	b01b      	add	sp, #108	@ 0x6c
 800c9be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9c0:	4628      	mov	r0, r5
 800c9c2:	f007 ff4b 	bl	801485c <rcl_wait_set_fini>
 800c9c6:	2800      	cmp	r0, #0
 800c9c8:	d130      	bne.n	800ca2c <rclc_executor_prepare+0x88>
 800c9ca:	a80c      	add	r0, sp, #48	@ 0x30
 800c9cc:	f007 ff2c 	bl	8014828 <rcl_get_zero_initialized_wait_set>
 800c9d0:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800c9d4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c9d8:	46ae      	mov	lr, r5
 800c9da:	6927      	ldr	r7, [r4, #16]
 800c9dc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c9e0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c9e4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c9e8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800c9ec:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800c9f0:	f8dc 3000 	ldr.w	r3, [ip]
 800c9f4:	f8ce 3000 	str.w	r3, [lr]
 800c9f8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800c9fa:	ae04      	add	r6, sp, #16
 800c9fc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800c9fe:	683b      	ldr	r3, [r7, #0]
 800ca00:	6822      	ldr	r2, [r4, #0]
 800ca02:	6033      	str	r3, [r6, #0]
 800ca04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ca06:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800ca08:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800ca0c:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	@ 0x4c
 800ca10:	e9cd 2100 	strd	r2, r1, [sp]
 800ca14:	4628      	mov	r0, r5
 800ca16:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800ca18:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800ca1a:	f008 fa1d 	bl	8014e58 <rcl_wait_set_init>
 800ca1e:	2800      	cmp	r0, #0
 800ca20:	d0cc      	beq.n	800c9bc <rclc_executor_prepare+0x18>
 800ca22:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ca24:	f000 fc38 	bl	800d298 <rcutils_reset_error>
 800ca28:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ca2a:	e7c7      	b.n	800c9bc <rclc_executor_prepare+0x18>
 800ca2c:	f000 fc34 	bl	800d298 <rcutils_reset_error>
 800ca30:	e7cb      	b.n	800c9ca <rclc_executor_prepare+0x26>
 800ca32:	200b      	movs	r0, #11
 800ca34:	4770      	bx	lr
 800ca36:	bf00      	nop

0800ca38 <rclc_executor_spin_some.part.0>:
 800ca38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca3c:	f100 0614 	add.w	r6, r0, #20
 800ca40:	b083      	sub	sp, #12
 800ca42:	4691      	mov	r9, r2
 800ca44:	4698      	mov	r8, r3
 800ca46:	4605      	mov	r5, r0
 800ca48:	f7ff ffac 	bl	800c9a4 <rclc_executor_prepare>
 800ca4c:	4630      	mov	r0, r6
 800ca4e:	f007 ffd1 	bl	80149f4 <rcl_wait_set_clear>
 800ca52:	4607      	mov	r7, r0
 800ca54:	2800      	cmp	r0, #0
 800ca56:	f040 80ed 	bne.w	800cc34 <rclc_executor_spin_some.part.0+0x1fc>
 800ca5a:	68ab      	ldr	r3, [r5, #8]
 800ca5c:	4604      	mov	r4, r0
 800ca5e:	b303      	cbz	r3, 800caa2 <rclc_executor_spin_some.part.0+0x6a>
 800ca60:	6869      	ldr	r1, [r5, #4]
 800ca62:	eb01 1c84 	add.w	ip, r1, r4, lsl #6
 800ca66:	01a2      	lsls	r2, r4, #6
 800ca68:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800ca6c:	b1cb      	cbz	r3, 800caa2 <rclc_executor_spin_some.part.0+0x6a>
 800ca6e:	5c8b      	ldrb	r3, [r1, r2]
 800ca70:	2b0a      	cmp	r3, #10
 800ca72:	f200 80d8 	bhi.w	800cc26 <rclc_executor_spin_some.part.0+0x1ee>
 800ca76:	e8df f003 	tbb	[pc, r3]
 800ca7a:	9c9c      	.short	0x9c9c
 800ca7c:	068c8ca7 	.word	0x068c8ca7
 800ca80:	bdc90606 	.word	0xbdc90606
 800ca84:	b2          	.byte	0xb2
 800ca85:	00          	.byte	0x00
 800ca86:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ca8a:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ca8e:	4630      	mov	r0, r6
 800ca90:	f008 faf8 	bl	8015084 <rcl_wait_set_add_service>
 800ca94:	2800      	cmp	r0, #0
 800ca96:	f040 8086 	bne.w	800cba6 <rclc_executor_spin_some.part.0+0x16e>
 800ca9a:	68ab      	ldr	r3, [r5, #8]
 800ca9c:	3401      	adds	r4, #1
 800ca9e:	429c      	cmp	r4, r3
 800caa0:	d3de      	bcc.n	800ca60 <rclc_executor_spin_some.part.0+0x28>
 800caa2:	4643      	mov	r3, r8
 800caa4:	464a      	mov	r2, r9
 800caa6:	4630      	mov	r0, r6
 800caa8:	f008 fb1a 	bl	80150e0 <rcl_wait>
 800caac:	f895 3080 	ldrb.w	r3, [r5, #128]	@ 0x80
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	f000 80c7 	beq.w	800cc44 <rclc_executor_spin_some.part.0+0x20c>
 800cab6:	2b01      	cmp	r3, #1
 800cab8:	f040 80b5 	bne.w	800cc26 <rclc_executor_spin_some.part.0+0x1ee>
 800cabc:	68ab      	ldr	r3, [r5, #8]
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	f000 8159 	beq.w	800cd76 <rclc_executor_spin_some.part.0+0x33e>
 800cac4:	2400      	movs	r4, #0
 800cac6:	46a0      	mov	r8, r4
 800cac8:	f240 1991 	movw	r9, #401	@ 0x191
 800cacc:	e00a      	b.n	800cae4 <rclc_executor_spin_some.part.0+0xac>
 800cace:	f7ff fb1d 	bl	800c10c <_rclc_check_for_new_data>
 800cad2:	4604      	mov	r4, r0
 800cad4:	b110      	cbz	r0, 800cadc <rclc_executor_spin_some.part.0+0xa4>
 800cad6:	4548      	cmp	r0, r9
 800cad8:	f040 80b2 	bne.w	800cc40 <rclc_executor_spin_some.part.0+0x208>
 800cadc:	68ab      	ldr	r3, [r5, #8]
 800cade:	4598      	cmp	r8, r3
 800cae0:	f080 8126 	bcs.w	800cd30 <rclc_executor_spin_some.part.0+0x2f8>
 800cae4:	686a      	ldr	r2, [r5, #4]
 800cae6:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800caea:	4631      	mov	r1, r6
 800caec:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800caf0:	f108 0801 	add.w	r8, r8, #1
 800caf4:	f1bc 0f00 	cmp.w	ip, #0
 800caf8:	d1e9      	bne.n	800cace <rclc_executor_spin_some.part.0+0x96>
 800cafa:	4619      	mov	r1, r3
 800cafc:	4610      	mov	r0, r2
 800cafe:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800cb02:	4798      	blx	r3
 800cb04:	2800      	cmp	r0, #0
 800cb06:	f000 809b 	beq.w	800cc40 <rclc_executor_spin_some.part.0+0x208>
 800cb0a:	68ab      	ldr	r3, [r5, #8]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	f000 8097 	beq.w	800cc40 <rclc_executor_spin_some.part.0+0x208>
 800cb12:	f04f 0800 	mov.w	r8, #0
 800cb16:	f240 1991 	movw	r9, #401	@ 0x191
 800cb1a:	e009      	b.n	800cb30 <rclc_executor_spin_some.part.0+0xf8>
 800cb1c:	f7ff fb44 	bl	800c1a8 <_rclc_take_new_data>
 800cb20:	4604      	mov	r4, r0
 800cb22:	b110      	cbz	r0, 800cb2a <rclc_executor_spin_some.part.0+0xf2>
 800cb24:	4548      	cmp	r0, r9
 800cb26:	f040 808b 	bne.w	800cc40 <rclc_executor_spin_some.part.0+0x208>
 800cb2a:	68ab      	ldr	r3, [r5, #8]
 800cb2c:	4598      	cmp	r8, r3
 800cb2e:	d209      	bcs.n	800cb44 <rclc_executor_spin_some.part.0+0x10c>
 800cb30:	6868      	ldr	r0, [r5, #4]
 800cb32:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800cb36:	4631      	mov	r1, r6
 800cb38:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800cb3c:	f108 0801 	add.w	r8, r8, #1
 800cb40:	2a00      	cmp	r2, #0
 800cb42:	d1eb      	bne.n	800cb1c <rclc_executor_spin_some.part.0+0xe4>
 800cb44:	2600      	movs	r6, #0
 800cb46:	b97b      	cbnz	r3, 800cb68 <rclc_executor_spin_some.part.0+0x130>
 800cb48:	e07a      	b.n	800cc40 <rclc_executor_spin_some.part.0+0x208>
 800cb4a:	f812 200c 	ldrb.w	r2, [r2, ip]
 800cb4e:	2a08      	cmp	r2, #8
 800cb50:	f000 80fd 	beq.w	800cd4e <rclc_executor_spin_some.part.0+0x316>
 800cb54:	2a09      	cmp	r2, #9
 800cb56:	f000 80ef 	beq.w	800cd38 <rclc_executor_spin_some.part.0+0x300>
 800cb5a:	f890 2039 	ldrb.w	r2, [r0, #57]	@ 0x39
 800cb5e:	b98a      	cbnz	r2, 800cb84 <rclc_executor_spin_some.part.0+0x14c>
 800cb60:	3601      	adds	r6, #1
 800cb62:	429e      	cmp	r6, r3
 800cb64:	d262      	bcs.n	800cc2c <rclc_executor_spin_some.part.0+0x1f4>
 800cb66:	2400      	movs	r4, #0
 800cb68:	686a      	ldr	r2, [r5, #4]
 800cb6a:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 800cb6e:	ea4f 1c86 	mov.w	ip, r6, lsl #6
 800cb72:	f890 1038 	ldrb.w	r1, [r0, #56]	@ 0x38
 800cb76:	2900      	cmp	r1, #0
 800cb78:	d062      	beq.n	800cc40 <rclc_executor_spin_some.part.0+0x208>
 800cb7a:	7841      	ldrb	r1, [r0, #1]
 800cb7c:	2900      	cmp	r1, #0
 800cb7e:	d0e4      	beq.n	800cb4a <rclc_executor_spin_some.part.0+0x112>
 800cb80:	2901      	cmp	r1, #1
 800cb82:	d1ed      	bne.n	800cb60 <rclc_executor_spin_some.part.0+0x128>
 800cb84:	f7ff fc84 	bl	800c490 <_rclc_execute.part.0>
 800cb88:	2800      	cmp	r0, #0
 800cb8a:	f040 80b6 	bne.w	800ccfa <rclc_executor_spin_some.part.0+0x2c2>
 800cb8e:	68ab      	ldr	r3, [r5, #8]
 800cb90:	e7e6      	b.n	800cb60 <rclc_executor_spin_some.part.0+0x128>
 800cb92:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cb96:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cb9a:	4630      	mov	r0, r6
 800cb9c:	f008 fa46 	bl	801502c <rcl_wait_set_add_client>
 800cba0:	2800      	cmp	r0, #0
 800cba2:	f43f af7a 	beq.w	800ca9a <rclc_executor_spin_some.part.0+0x62>
 800cba6:	9001      	str	r0, [sp, #4]
 800cba8:	f000 fb76 	bl	800d298 <rcutils_reset_error>
 800cbac:	9801      	ldr	r0, [sp, #4]
 800cbae:	4607      	mov	r7, r0
 800cbb0:	e03c      	b.n	800cc2c <rclc_executor_spin_some.part.0+0x1f4>
 800cbb2:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cbb6:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cbba:	4630      	mov	r0, r6
 800cbbc:	f007 feee 	bl	801499c <rcl_wait_set_add_subscription>
 800cbc0:	2800      	cmp	r0, #0
 800cbc2:	f43f af6a 	beq.w	800ca9a <rclc_executor_spin_some.part.0+0x62>
 800cbc6:	e7ee      	b.n	800cba6 <rclc_executor_spin_some.part.0+0x16e>
 800cbc8:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cbcc:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cbd0:	4630      	mov	r0, r6
 800cbd2:	f008 f9fb 	bl	8014fcc <rcl_wait_set_add_timer>
 800cbd6:	2800      	cmp	r0, #0
 800cbd8:	f43f af5f 	beq.w	800ca9a <rclc_executor_spin_some.part.0+0x62>
 800cbdc:	e7e3      	b.n	800cba6 <rclc_executor_spin_some.part.0+0x16e>
 800cbde:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cbe2:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cbe6:	4630      	mov	r0, r6
 800cbe8:	f008 f9c4 	bl	8014f74 <rcl_wait_set_add_guard_condition>
 800cbec:	2800      	cmp	r0, #0
 800cbee:	f43f af54 	beq.w	800ca9a <rclc_executor_spin_some.part.0+0x62>
 800cbf2:	e7d8      	b.n	800cba6 <rclc_executor_spin_some.part.0+0x16e>
 800cbf4:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cbf8:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cbfc:	3110      	adds	r1, #16
 800cbfe:	4630      	mov	r0, r6
 800cc00:	f008 ff46 	bl	8015a90 <rcl_action_wait_set_add_action_server>
 800cc04:	2800      	cmp	r0, #0
 800cc06:	f43f af48 	beq.w	800ca9a <rclc_executor_spin_some.part.0+0x62>
 800cc0a:	e7cc      	b.n	800cba6 <rclc_executor_spin_some.part.0+0x16e>
 800cc0c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800cc10:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800cc14:	3110      	adds	r1, #16
 800cc16:	2300      	movs	r3, #0
 800cc18:	4630      	mov	r0, r6
 800cc1a:	f008 fd11 	bl	8015640 <rcl_action_wait_set_add_action_client>
 800cc1e:	2800      	cmp	r0, #0
 800cc20:	f43f af3b 	beq.w	800ca9a <rclc_executor_spin_some.part.0+0x62>
 800cc24:	e7bf      	b.n	800cba6 <rclc_executor_spin_some.part.0+0x16e>
 800cc26:	f000 fb37 	bl	800d298 <rcutils_reset_error>
 800cc2a:	2701      	movs	r7, #1
 800cc2c:	4638      	mov	r0, r7
 800cc2e:	b003      	add	sp, #12
 800cc30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc34:	f000 fb30 	bl	800d298 <rcutils_reset_error>
 800cc38:	4638      	mov	r0, r7
 800cc3a:	b003      	add	sp, #12
 800cc3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc40:	4627      	mov	r7, r4
 800cc42:	e7f3      	b.n	800cc2c <rclc_executor_spin_some.part.0+0x1f4>
 800cc44:	68ab      	ldr	r3, [r5, #8]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	f000 8092 	beq.w	800cd70 <rclc_executor_spin_some.part.0+0x338>
 800cc4c:	2400      	movs	r4, #0
 800cc4e:	46a0      	mov	r8, r4
 800cc50:	f240 1991 	movw	r9, #401	@ 0x191
 800cc54:	e008      	b.n	800cc68 <rclc_executor_spin_some.part.0+0x230>
 800cc56:	f7ff fa59 	bl	800c10c <_rclc_check_for_new_data>
 800cc5a:	4604      	mov	r4, r0
 800cc5c:	b108      	cbz	r0, 800cc62 <rclc_executor_spin_some.part.0+0x22a>
 800cc5e:	4548      	cmp	r0, r9
 800cc60:	d1ee      	bne.n	800cc40 <rclc_executor_spin_some.part.0+0x208>
 800cc62:	68ab      	ldr	r3, [r5, #8]
 800cc64:	4598      	cmp	r8, r3
 800cc66:	d265      	bcs.n	800cd34 <rclc_executor_spin_some.part.0+0x2fc>
 800cc68:	686a      	ldr	r2, [r5, #4]
 800cc6a:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 800cc6e:	4631      	mov	r1, r6
 800cc70:	f890 c038 	ldrb.w	ip, [r0, #56]	@ 0x38
 800cc74:	f108 0801 	add.w	r8, r8, #1
 800cc78:	f1bc 0f00 	cmp.w	ip, #0
 800cc7c:	d1eb      	bne.n	800cc56 <rclc_executor_spin_some.part.0+0x21e>
 800cc7e:	4619      	mov	r1, r3
 800cc80:	4610      	mov	r0, r2
 800cc82:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	@ 0x78
 800cc86:	4798      	blx	r3
 800cc88:	2800      	cmp	r0, #0
 800cc8a:	d0d9      	beq.n	800cc40 <rclc_executor_spin_some.part.0+0x208>
 800cc8c:	68ab      	ldr	r3, [r5, #8]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d0d6      	beq.n	800cc40 <rclc_executor_spin_some.part.0+0x208>
 800cc92:	f04f 0800 	mov.w	r8, #0
 800cc96:	f240 1991 	movw	r9, #401	@ 0x191
 800cc9a:	f240 2a59 	movw	sl, #601	@ 0x259
 800cc9e:	e00e      	b.n	800ccbe <rclc_executor_spin_some.part.0+0x286>
 800cca0:	f813 300b 	ldrb.w	r3, [r3, fp]
 800cca4:	2b08      	cmp	r3, #8
 800cca6:	d033      	beq.n	800cd10 <rclc_executor_spin_some.part.0+0x2d8>
 800cca8:	2b09      	cmp	r3, #9
 800ccaa:	d028      	beq.n	800ccfe <rclc_executor_spin_some.part.0+0x2c6>
 800ccac:	f890 3039 	ldrb.w	r3, [r0, #57]	@ 0x39
 800ccb0:	b9fb      	cbnz	r3, 800ccf2 <rclc_executor_spin_some.part.0+0x2ba>
 800ccb2:	68ab      	ldr	r3, [r5, #8]
 800ccb4:	f108 0801 	add.w	r8, r8, #1
 800ccb8:	4598      	cmp	r8, r3
 800ccba:	d2b7      	bcs.n	800cc2c <rclc_executor_spin_some.part.0+0x1f4>
 800ccbc:	2400      	movs	r4, #0
 800ccbe:	6868      	ldr	r0, [r5, #4]
 800ccc0:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 800ccc4:	ea4f 1b88 	mov.w	fp, r8, lsl #6
 800ccc8:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d0b7      	beq.n	800cc40 <rclc_executor_spin_some.part.0+0x208>
 800ccd0:	4631      	mov	r1, r6
 800ccd2:	f7ff fa69 	bl	800c1a8 <_rclc_take_new_data>
 800ccd6:	b118      	cbz	r0, 800cce0 <rclc_executor_spin_some.part.0+0x2a8>
 800ccd8:	4548      	cmp	r0, r9
 800ccda:	d001      	beq.n	800cce0 <rclc_executor_spin_some.part.0+0x2a8>
 800ccdc:	4550      	cmp	r0, sl
 800ccde:	d10c      	bne.n	800ccfa <rclc_executor_spin_some.part.0+0x2c2>
 800cce0:	686b      	ldr	r3, [r5, #4]
 800cce2:	eb13 000b 	adds.w	r0, r3, fp
 800cce6:	d021      	beq.n	800cd2c <rclc_executor_spin_some.part.0+0x2f4>
 800cce8:	7842      	ldrb	r2, [r0, #1]
 800ccea:	2a00      	cmp	r2, #0
 800ccec:	d0d8      	beq.n	800cca0 <rclc_executor_spin_some.part.0+0x268>
 800ccee:	2a01      	cmp	r2, #1
 800ccf0:	d1df      	bne.n	800ccb2 <rclc_executor_spin_some.part.0+0x27a>
 800ccf2:	f7ff fbcd 	bl	800c490 <_rclc_execute.part.0>
 800ccf6:	2800      	cmp	r0, #0
 800ccf8:	d0db      	beq.n	800ccb2 <rclc_executor_spin_some.part.0+0x27a>
 800ccfa:	4607      	mov	r7, r0
 800ccfc:	e796      	b.n	800cc2c <rclc_executor_spin_some.part.0+0x1f4>
 800ccfe:	6843      	ldr	r3, [r0, #4]
 800cd00:	6a1a      	ldr	r2, [r3, #32]
 800cd02:	2a00      	cmp	r2, #0
 800cd04:	d1f5      	bne.n	800ccf2 <rclc_executor_spin_some.part.0+0x2ba>
 800cd06:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d0d1      	beq.n	800ccb2 <rclc_executor_spin_some.part.0+0x27a>
 800cd0e:	e7f0      	b.n	800ccf2 <rclc_executor_spin_some.part.0+0x2ba>
 800cd10:	6843      	ldr	r3, [r0, #4]
 800cd12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cd14:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800cd18:	d1eb      	bne.n	800ccf2 <rclc_executor_spin_some.part.0+0x2ba>
 800cd1a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800cd1e:	2a00      	cmp	r2, #0
 800cd20:	d1e7      	bne.n	800ccf2 <rclc_executor_spin_some.part.0+0x2ba>
 800cd22:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d0c3      	beq.n	800ccb2 <rclc_executor_spin_some.part.0+0x27a>
 800cd2a:	e7e2      	b.n	800ccf2 <rclc_executor_spin_some.part.0+0x2ba>
 800cd2c:	270b      	movs	r7, #11
 800cd2e:	e77d      	b.n	800cc2c <rclc_executor_spin_some.part.0+0x1f4>
 800cd30:	686a      	ldr	r2, [r5, #4]
 800cd32:	e6e2      	b.n	800cafa <rclc_executor_spin_some.part.0+0xc2>
 800cd34:	686a      	ldr	r2, [r5, #4]
 800cd36:	e7a2      	b.n	800cc7e <rclc_executor_spin_some.part.0+0x246>
 800cd38:	6842      	ldr	r2, [r0, #4]
 800cd3a:	6a11      	ldr	r1, [r2, #32]
 800cd3c:	2900      	cmp	r1, #0
 800cd3e:	f47f af21 	bne.w	800cb84 <rclc_executor_spin_some.part.0+0x14c>
 800cd42:	f892 2024 	ldrb.w	r2, [r2, #36]	@ 0x24
 800cd46:	2a00      	cmp	r2, #0
 800cd48:	f43f af0a 	beq.w	800cb60 <rclc_executor_spin_some.part.0+0x128>
 800cd4c:	e71a      	b.n	800cb84 <rclc_executor_spin_some.part.0+0x14c>
 800cd4e:	6842      	ldr	r2, [r0, #4]
 800cd50:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800cd52:	f031 417f 	bics.w	r1, r1, #4278190080	@ 0xff000000
 800cd56:	f47f af15 	bne.w	800cb84 <rclc_executor_spin_some.part.0+0x14c>
 800cd5a:	f892 1044 	ldrb.w	r1, [r2, #68]	@ 0x44
 800cd5e:	2900      	cmp	r1, #0
 800cd60:	f47f af10 	bne.w	800cb84 <rclc_executor_spin_some.part.0+0x14c>
 800cd64:	f892 2043 	ldrb.w	r2, [r2, #67]	@ 0x43
 800cd68:	2a00      	cmp	r2, #0
 800cd6a:	f43f aef9 	beq.w	800cb60 <rclc_executor_spin_some.part.0+0x128>
 800cd6e:	e709      	b.n	800cb84 <rclc_executor_spin_some.part.0+0x14c>
 800cd70:	686a      	ldr	r2, [r5, #4]
 800cd72:	461c      	mov	r4, r3
 800cd74:	e783      	b.n	800cc7e <rclc_executor_spin_some.part.0+0x246>
 800cd76:	686a      	ldr	r2, [r5, #4]
 800cd78:	461c      	mov	r4, r3
 800cd7a:	e6be      	b.n	800cafa <rclc_executor_spin_some.part.0+0xc2>

0800cd7c <rclc_executor_spin_some>:
 800cd7c:	b190      	cbz	r0, 800cda4 <rclc_executor_spin_some+0x28>
 800cd7e:	b570      	push	{r4, r5, r6, lr}
 800cd80:	4604      	mov	r4, r0
 800cd82:	6800      	ldr	r0, [r0, #0]
 800cd84:	4616      	mov	r6, r2
 800cd86:	461d      	mov	r5, r3
 800cd88:	f7fe f910 	bl	800afac <rcl_context_is_valid>
 800cd8c:	b130      	cbz	r0, 800cd9c <rclc_executor_spin_some+0x20>
 800cd8e:	4632      	mov	r2, r6
 800cd90:	462b      	mov	r3, r5
 800cd92:	4620      	mov	r0, r4
 800cd94:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800cd98:	f7ff be4e 	b.w	800ca38 <rclc_executor_spin_some.part.0>
 800cd9c:	f000 fa7c 	bl	800d298 <rcutils_reset_error>
 800cda0:	2001      	movs	r0, #1
 800cda2:	bd70      	pop	{r4, r5, r6, pc}
 800cda4:	200b      	movs	r0, #11
 800cda6:	4770      	bx	lr

0800cda8 <rclc_executor_handle_counters_zero_init>:
 800cda8:	b130      	cbz	r0, 800cdb8 <rclc_executor_handle_counters_zero_init+0x10>
 800cdaa:	b508      	push	{r3, lr}
 800cdac:	2220      	movs	r2, #32
 800cdae:	2100      	movs	r1, #0
 800cdb0:	f00b fd74 	bl	801889c <memset>
 800cdb4:	2000      	movs	r0, #0
 800cdb6:	bd08      	pop	{r3, pc}
 800cdb8:	200b      	movs	r0, #11
 800cdba:	4770      	bx	lr
 800cdbc:	0000      	movs	r0, r0
	...

0800cdc0 <rclc_executor_handle_init>:
 800cdc0:	b168      	cbz	r0, 800cdde <rclc_executor_handle_init+0x1e>
 800cdc2:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 800cde8 <rclc_executor_handle_init+0x28>
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	220b      	movs	r2, #11
 800cdca:	ed80 7b0a 	vstr	d7, [r0, #40]	@ 0x28
 800cdce:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800cdd2:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800cdd6:	8002      	strh	r2, [r0, #0]
 800cdd8:	8703      	strh	r3, [r0, #56]	@ 0x38
 800cdda:	4618      	mov	r0, r3
 800cddc:	4770      	bx	lr
 800cdde:	200b      	movs	r0, #11
 800cde0:	4770      	bx	lr
 800cde2:	bf00      	nop
 800cde4:	f3af 8000 	nop.w
	...

0800cdf0 <rclc_support_init_with_options>:
 800cdf0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cdf4:	b083      	sub	sp, #12
 800cdf6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800cdf8:	b340      	cbz	r0, 800ce4c <rclc_support_init_with_options+0x5c>
 800cdfa:	461d      	mov	r5, r3
 800cdfc:	b333      	cbz	r3, 800ce4c <rclc_support_init_with_options+0x5c>
 800cdfe:	b32e      	cbz	r6, 800ce4c <rclc_support_init_with_options+0x5c>
 800ce00:	46e9      	mov	r9, sp
 800ce02:	4604      	mov	r4, r0
 800ce04:	4648      	mov	r0, r9
 800ce06:	460f      	mov	r7, r1
 800ce08:	4690      	mov	r8, r2
 800ce0a:	f7fe f8c5 	bl	800af98 <rcl_get_zero_initialized_context>
 800ce0e:	e899 0003 	ldmia.w	r9, {r0, r1}
 800ce12:	462a      	mov	r2, r5
 800ce14:	e884 0003 	stmia.w	r4, {r0, r1}
 800ce18:	4623      	mov	r3, r4
 800ce1a:	4641      	mov	r1, r8
 800ce1c:	4638      	mov	r0, r7
 800ce1e:	f007 f937 	bl	8014090 <rcl_init>
 800ce22:	4605      	mov	r5, r0
 800ce24:	b960      	cbnz	r0, 800ce40 <rclc_support_init_with_options+0x50>
 800ce26:	60a6      	str	r6, [r4, #8]
 800ce28:	4632      	mov	r2, r6
 800ce2a:	f104 010c 	add.w	r1, r4, #12
 800ce2e:	2003      	movs	r0, #3
 800ce30:	f007 fb84 	bl	801453c <rcl_clock_init>
 800ce34:	4605      	mov	r5, r0
 800ce36:	b918      	cbnz	r0, 800ce40 <rclc_support_init_with_options+0x50>
 800ce38:	4628      	mov	r0, r5
 800ce3a:	b003      	add	sp, #12
 800ce3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce40:	f000 fa2a 	bl	800d298 <rcutils_reset_error>
 800ce44:	4628      	mov	r0, r5
 800ce46:	b003      	add	sp, #12
 800ce48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce4c:	250b      	movs	r5, #11
 800ce4e:	4628      	mov	r0, r5
 800ce50:	b003      	add	sp, #12
 800ce52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce56:	bf00      	nop

0800ce58 <rclc_support_fini>:
 800ce58:	b538      	push	{r3, r4, r5, lr}
 800ce5a:	b320      	cbz	r0, 800cea6 <rclc_support_fini+0x4e>
 800ce5c:	4604      	mov	r4, r0
 800ce5e:	300c      	adds	r0, #12
 800ce60:	f007 fbe4 	bl	801462c <rcl_clock_fini>
 800ce64:	4605      	mov	r5, r0
 800ce66:	b948      	cbnz	r0, 800ce7c <rclc_support_fini+0x24>
 800ce68:	4620      	mov	r0, r4
 800ce6a:	f007 f9ff 	bl	801426c <rcl_shutdown>
 800ce6e:	b968      	cbnz	r0, 800ce8c <rclc_support_fini+0x34>
 800ce70:	4620      	mov	r0, r4
 800ce72:	f7fe f907 	bl	800b084 <rcl_context_fini>
 800ce76:	b988      	cbnz	r0, 800ce9c <rclc_support_fini+0x44>
 800ce78:	4628      	mov	r0, r5
 800ce7a:	bd38      	pop	{r3, r4, r5, pc}
 800ce7c:	f000 fa0c 	bl	800d298 <rcutils_reset_error>
 800ce80:	4620      	mov	r0, r4
 800ce82:	2501      	movs	r5, #1
 800ce84:	f007 f9f2 	bl	801426c <rcl_shutdown>
 800ce88:	2800      	cmp	r0, #0
 800ce8a:	d0f1      	beq.n	800ce70 <rclc_support_fini+0x18>
 800ce8c:	f000 fa04 	bl	800d298 <rcutils_reset_error>
 800ce90:	4620      	mov	r0, r4
 800ce92:	2501      	movs	r5, #1
 800ce94:	f7fe f8f6 	bl	800b084 <rcl_context_fini>
 800ce98:	2800      	cmp	r0, #0
 800ce9a:	d0ed      	beq.n	800ce78 <rclc_support_fini+0x20>
 800ce9c:	2501      	movs	r5, #1
 800ce9e:	f000 f9fb 	bl	800d298 <rcutils_reset_error>
 800cea2:	4628      	mov	r0, r5
 800cea4:	bd38      	pop	{r3, r4, r5, pc}
 800cea6:	250b      	movs	r5, #11
 800cea8:	4628      	mov	r0, r5
 800ceaa:	bd38      	pop	{r3, r4, r5, pc}

0800ceac <rclc_node_init_default>:
 800ceac:	b3b8      	cbz	r0, 800cf1e <rclc_node_init_default+0x72>
 800ceae:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ceb2:	460d      	mov	r5, r1
 800ceb4:	b0a1      	sub	sp, #132	@ 0x84
 800ceb6:	b329      	cbz	r1, 800cf04 <rclc_node_init_default+0x58>
 800ceb8:	4616      	mov	r6, r2
 800ceba:	b31a      	cbz	r2, 800cf04 <rclc_node_init_default+0x58>
 800cebc:	461f      	mov	r7, r3
 800cebe:	b30b      	cbz	r3, 800cf04 <rclc_node_init_default+0x58>
 800cec0:	f10d 0810 	add.w	r8, sp, #16
 800cec4:	4604      	mov	r4, r0
 800cec6:	4640      	mov	r0, r8
 800cec8:	f7fe f9f6 	bl	800b2b8 <rcl_get_zero_initialized_node>
 800cecc:	e898 0003 	ldmia.w	r8, {r0, r1}
 800ced0:	f10d 0918 	add.w	r9, sp, #24
 800ced4:	e884 0003 	stmia.w	r4, {r0, r1}
 800ced8:	4648      	mov	r0, r9
 800ceda:	f7fe fb97 	bl	800b60c <rcl_node_get_default_options>
 800cede:	4640      	mov	r0, r8
 800cee0:	f7fe f9ea 	bl	800b2b8 <rcl_get_zero_initialized_node>
 800cee4:	f8cd 9000 	str.w	r9, [sp]
 800cee8:	e898 0003 	ldmia.w	r8, {r0, r1}
 800ceec:	463b      	mov	r3, r7
 800ceee:	e884 0003 	stmia.w	r4, {r0, r1}
 800cef2:	4632      	mov	r2, r6
 800cef4:	4629      	mov	r1, r5
 800cef6:	4620      	mov	r0, r4
 800cef8:	f7fe f9e8 	bl	800b2cc <rcl_node_init>
 800cefc:	b930      	cbnz	r0, 800cf0c <rclc_node_init_default+0x60>
 800cefe:	b021      	add	sp, #132	@ 0x84
 800cf00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf04:	200b      	movs	r0, #11
 800cf06:	b021      	add	sp, #132	@ 0x84
 800cf08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf0c:	9003      	str	r0, [sp, #12]
 800cf0e:	f000 f9c3 	bl	800d298 <rcutils_reset_error>
 800cf12:	f000 f9c1 	bl	800d298 <rcutils_reset_error>
 800cf16:	9803      	ldr	r0, [sp, #12]
 800cf18:	b021      	add	sp, #132	@ 0x84
 800cf1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf1e:	200b      	movs	r0, #11
 800cf20:	4770      	bx	lr
 800cf22:	bf00      	nop

0800cf24 <rclc_publisher_init_default>:
 800cf24:	b368      	cbz	r0, 800cf82 <rclc_publisher_init_default+0x5e>
 800cf26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf2a:	460d      	mov	r5, r1
 800cf2c:	b0a0      	sub	sp, #128	@ 0x80
 800cf2e:	b321      	cbz	r1, 800cf7a <rclc_publisher_init_default+0x56>
 800cf30:	4616      	mov	r6, r2
 800cf32:	b312      	cbz	r2, 800cf7a <rclc_publisher_init_default+0x56>
 800cf34:	461f      	mov	r7, r3
 800cf36:	b303      	cbz	r3, 800cf7a <rclc_publisher_init_default+0x56>
 800cf38:	4604      	mov	r4, r0
 800cf3a:	f7fe fb93 	bl	800b664 <rcl_get_zero_initialized_publisher>
 800cf3e:	f10d 0810 	add.w	r8, sp, #16
 800cf42:	6020      	str	r0, [r4, #0]
 800cf44:	4640      	mov	r0, r8
 800cf46:	f7fe fc55 	bl	800b7f4 <rcl_publisher_get_default_options>
 800cf4a:	490f      	ldr	r1, [pc, #60]	@ (800cf88 <rclc_publisher_init_default+0x64>)
 800cf4c:	2250      	movs	r2, #80	@ 0x50
 800cf4e:	4640      	mov	r0, r8
 800cf50:	f00b fdcb 	bl	8018aea <memcpy>
 800cf54:	f8cd 8000 	str.w	r8, [sp]
 800cf58:	463b      	mov	r3, r7
 800cf5a:	4632      	mov	r2, r6
 800cf5c:	4629      	mov	r1, r5
 800cf5e:	4620      	mov	r0, r4
 800cf60:	f7fe fb86 	bl	800b670 <rcl_publisher_init>
 800cf64:	b910      	cbnz	r0, 800cf6c <rclc_publisher_init_default+0x48>
 800cf66:	b020      	add	sp, #128	@ 0x80
 800cf68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf6c:	9003      	str	r0, [sp, #12]
 800cf6e:	f000 f993 	bl	800d298 <rcutils_reset_error>
 800cf72:	9803      	ldr	r0, [sp, #12]
 800cf74:	b020      	add	sp, #128	@ 0x80
 800cf76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf7a:	200b      	movs	r0, #11
 800cf7c:	b020      	add	sp, #128	@ 0x80
 800cf7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf82:	200b      	movs	r0, #11
 800cf84:	4770      	bx	lr
 800cf86:	bf00      	nop
 800cf88:	0801a048 	.word	0x0801a048

0800cf8c <rclc_subscription_init_default>:
 800cf8c:	b368      	cbz	r0, 800cfea <rclc_subscription_init_default+0x5e>
 800cf8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf92:	460d      	mov	r5, r1
 800cf94:	b0a0      	sub	sp, #128	@ 0x80
 800cf96:	b321      	cbz	r1, 800cfe2 <rclc_subscription_init_default+0x56>
 800cf98:	4616      	mov	r6, r2
 800cf9a:	b312      	cbz	r2, 800cfe2 <rclc_subscription_init_default+0x56>
 800cf9c:	461f      	mov	r7, r3
 800cf9e:	b303      	cbz	r3, 800cfe2 <rclc_subscription_init_default+0x56>
 800cfa0:	4604      	mov	r4, r0
 800cfa2:	f7fe fca1 	bl	800b8e8 <rcl_get_zero_initialized_subscription>
 800cfa6:	f10d 0810 	add.w	r8, sp, #16
 800cfaa:	6020      	str	r0, [r4, #0]
 800cfac:	4640      	mov	r0, r8
 800cfae:	f7fe fd9d 	bl	800baec <rcl_subscription_get_default_options>
 800cfb2:	490f      	ldr	r1, [pc, #60]	@ (800cff0 <rclc_subscription_init_default+0x64>)
 800cfb4:	2250      	movs	r2, #80	@ 0x50
 800cfb6:	4640      	mov	r0, r8
 800cfb8:	f00b fd97 	bl	8018aea <memcpy>
 800cfbc:	f8cd 8000 	str.w	r8, [sp]
 800cfc0:	463b      	mov	r3, r7
 800cfc2:	4632      	mov	r2, r6
 800cfc4:	4629      	mov	r1, r5
 800cfc6:	4620      	mov	r0, r4
 800cfc8:	f7fe fc94 	bl	800b8f4 <rcl_subscription_init>
 800cfcc:	b910      	cbnz	r0, 800cfd4 <rclc_subscription_init_default+0x48>
 800cfce:	b020      	add	sp, #128	@ 0x80
 800cfd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfd4:	9003      	str	r0, [sp, #12]
 800cfd6:	f000 f95f 	bl	800d298 <rcutils_reset_error>
 800cfda:	9803      	ldr	r0, [sp, #12]
 800cfdc:	b020      	add	sp, #128	@ 0x80
 800cfde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfe2:	200b      	movs	r0, #11
 800cfe4:	b020      	add	sp, #128	@ 0x80
 800cfe6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfea:	200b      	movs	r0, #11
 800cfec:	4770      	bx	lr
 800cfee:	bf00      	nop
 800cff0:	0801a098 	.word	0x0801a098

0800cff4 <rclc_timer_init_default>:
 800cff4:	b360      	cbz	r0, 800d050 <rclc_timer_init_default+0x5c>
 800cff6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cffa:	460e      	mov	r6, r1
 800cffc:	b08a      	sub	sp, #40	@ 0x28
 800cffe:	b319      	cbz	r1, 800d048 <rclc_timer_init_default+0x54>
 800d000:	4690      	mov	r8, r2
 800d002:	461f      	mov	r7, r3
 800d004:	4605      	mov	r5, r0
 800d006:	f7fe fea1 	bl	800bd4c <rcl_get_zero_initialized_timer>
 800d00a:	68b4      	ldr	r4, [r6, #8]
 800d00c:	6028      	str	r0, [r5, #0]
 800d00e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d010:	f10d 0c0c 	add.w	ip, sp, #12
 800d014:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d018:	6823      	ldr	r3, [r4, #0]
 800d01a:	f8cc 3000 	str.w	r3, [ip]
 800d01e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d020:	9302      	str	r3, [sp, #8]
 800d022:	e9cd 8700 	strd	r8, r7, [sp]
 800d026:	4628      	mov	r0, r5
 800d028:	4632      	mov	r2, r6
 800d02a:	f106 010c 	add.w	r1, r6, #12
 800d02e:	f7fe fe93 	bl	800bd58 <rcl_timer_init>
 800d032:	b910      	cbnz	r0, 800d03a <rclc_timer_init_default+0x46>
 800d034:	b00a      	add	sp, #40	@ 0x28
 800d036:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d03a:	9009      	str	r0, [sp, #36]	@ 0x24
 800d03c:	f000 f92c 	bl	800d298 <rcutils_reset_error>
 800d040:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d042:	b00a      	add	sp, #40	@ 0x28
 800d044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d048:	200b      	movs	r0, #11
 800d04a:	b00a      	add	sp, #40	@ 0x28
 800d04c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d050:	200b      	movs	r0, #11
 800d052:	4770      	bx	lr

0800d054 <__default_zero_allocate>:
 800d054:	f00b b832 	b.w	80180bc <calloc>

0800d058 <__default_reallocate>:
 800d058:	f00b b9be 	b.w	80183d8 <realloc>

0800d05c <__default_deallocate>:
 800d05c:	f00b b89a 	b.w	8018194 <free>

0800d060 <__default_allocate>:
 800d060:	f00b b890 	b.w	8018184 <malloc>

0800d064 <rcutils_get_zero_initialized_allocator>:
 800d064:	b510      	push	{r4, lr}
 800d066:	4c05      	ldr	r4, [pc, #20]	@ (800d07c <rcutils_get_zero_initialized_allocator+0x18>)
 800d068:	4686      	mov	lr, r0
 800d06a:	4684      	mov	ip, r0
 800d06c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d06e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d072:	6823      	ldr	r3, [r4, #0]
 800d074:	f8cc 3000 	str.w	r3, [ip]
 800d078:	4670      	mov	r0, lr
 800d07a:	bd10      	pop	{r4, pc}
 800d07c:	0801a0e8 	.word	0x0801a0e8

0800d080 <rcutils_set_default_allocator>:
 800d080:	b1a8      	cbz	r0, 800d0ae <rcutils_set_default_allocator+0x2e>
 800d082:	6802      	ldr	r2, [r0, #0]
 800d084:	b1a2      	cbz	r2, 800d0b0 <rcutils_set_default_allocator+0x30>
 800d086:	6841      	ldr	r1, [r0, #4]
 800d088:	b1a1      	cbz	r1, 800d0b4 <rcutils_set_default_allocator+0x34>
 800d08a:	b410      	push	{r4}
 800d08c:	68c4      	ldr	r4, [r0, #12]
 800d08e:	b164      	cbz	r4, 800d0aa <rcutils_set_default_allocator+0x2a>
 800d090:	6880      	ldr	r0, [r0, #8]
 800d092:	b138      	cbz	r0, 800d0a4 <rcutils_set_default_allocator+0x24>
 800d094:	4b08      	ldr	r3, [pc, #32]	@ (800d0b8 <rcutils_set_default_allocator+0x38>)
 800d096:	601a      	str	r2, [r3, #0]
 800d098:	2200      	movs	r2, #0
 800d09a:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800d09e:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800d0a2:	2001      	movs	r0, #1
 800d0a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d0a8:	4770      	bx	lr
 800d0aa:	4620      	mov	r0, r4
 800d0ac:	e7fa      	b.n	800d0a4 <rcutils_set_default_allocator+0x24>
 800d0ae:	4770      	bx	lr
 800d0b0:	4610      	mov	r0, r2
 800d0b2:	4770      	bx	lr
 800d0b4:	4608      	mov	r0, r1
 800d0b6:	4770      	bx	lr
 800d0b8:	20000040 	.word	0x20000040

0800d0bc <rcutils_get_default_allocator>:
 800d0bc:	b510      	push	{r4, lr}
 800d0be:	4c05      	ldr	r4, [pc, #20]	@ (800d0d4 <rcutils_get_default_allocator+0x18>)
 800d0c0:	4686      	mov	lr, r0
 800d0c2:	4684      	mov	ip, r0
 800d0c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800d0c6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d0ca:	6823      	ldr	r3, [r4, #0]
 800d0cc:	f8cc 3000 	str.w	r3, [ip]
 800d0d0:	4670      	mov	r0, lr
 800d0d2:	bd10      	pop	{r4, pc}
 800d0d4:	20000040 	.word	0x20000040

0800d0d8 <rcutils_allocator_is_valid>:
 800d0d8:	b158      	cbz	r0, 800d0f2 <rcutils_allocator_is_valid+0x1a>
 800d0da:	6803      	ldr	r3, [r0, #0]
 800d0dc:	b143      	cbz	r3, 800d0f0 <rcutils_allocator_is_valid+0x18>
 800d0de:	6843      	ldr	r3, [r0, #4]
 800d0e0:	b133      	cbz	r3, 800d0f0 <rcutils_allocator_is_valid+0x18>
 800d0e2:	68c3      	ldr	r3, [r0, #12]
 800d0e4:	b123      	cbz	r3, 800d0f0 <rcutils_allocator_is_valid+0x18>
 800d0e6:	6880      	ldr	r0, [r0, #8]
 800d0e8:	3800      	subs	r0, #0
 800d0ea:	bf18      	it	ne
 800d0ec:	2001      	movne	r0, #1
 800d0ee:	4770      	bx	lr
 800d0f0:	4618      	mov	r0, r3
 800d0f2:	4770      	bx	lr

0800d0f4 <__atomic_load_8>:
 800d0f4:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 800d0f8:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 800d0fc:	4a15      	ldr	r2, [pc, #84]	@ (800d154 <__atomic_load_8+0x60>)
 800d0fe:	4b16      	ldr	r3, [pc, #88]	@ (800d158 <__atomic_load_8+0x64>)
 800d100:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800d104:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 800d108:	fb02 f101 	mul.w	r1, r2, r1
 800d10c:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 800d110:	fba3 2301 	umull	r2, r3, r3, r1
 800d114:	091b      	lsrs	r3, r3, #4
 800d116:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800d11a:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 800d11e:	b4d0      	push	{r4, r6, r7}
 800d120:	4c0e      	ldr	r4, [pc, #56]	@ (800d15c <__atomic_load_8+0x68>)
 800d122:	1ac9      	subs	r1, r1, r3
 800d124:	1862      	adds	r2, r4, r1
 800d126:	f04f 0c01 	mov.w	ip, #1
 800d12a:	e8d2 3f4f 	ldrexb	r3, [r2]
 800d12e:	e8c2 cf46 	strexb	r6, ip, [r2]
 800d132:	2e00      	cmp	r6, #0
 800d134:	d1f9      	bne.n	800d12a <__atomic_load_8+0x36>
 800d136:	f3bf 8f5b 	dmb	ish
 800d13a:	b2db      	uxtb	r3, r3
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d1f4      	bne.n	800d12a <__atomic_load_8+0x36>
 800d140:	e9d0 6700 	ldrd	r6, r7, [r0]
 800d144:	f3bf 8f5b 	dmb	ish
 800d148:	5463      	strb	r3, [r4, r1]
 800d14a:	4630      	mov	r0, r6
 800d14c:	4639      	mov	r1, r7
 800d14e:	bcd0      	pop	{r4, r6, r7}
 800d150:	4770      	bx	lr
 800d152:	bf00      	nop
 800d154:	27d4eb2d 	.word	0x27d4eb2d
 800d158:	b21642c9 	.word	0xb21642c9
 800d15c:	2000c528 	.word	0x2000c528

0800d160 <__atomic_store_8>:
 800d160:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 800d164:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 800d168:	b570      	push	{r4, r5, r6, lr}
 800d16a:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800d16e:	4c14      	ldr	r4, [pc, #80]	@ (800d1c0 <__atomic_store_8+0x60>)
 800d170:	4d14      	ldr	r5, [pc, #80]	@ (800d1c4 <__atomic_store_8+0x64>)
 800d172:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 800d176:	fb04 f101 	mul.w	r1, r4, r1
 800d17a:	4c13      	ldr	r4, [pc, #76]	@ (800d1c8 <__atomic_store_8+0x68>)
 800d17c:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 800d180:	fba4 4e01 	umull	r4, lr, r4, r1
 800d184:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800d188:	eb0e 044e 	add.w	r4, lr, lr, lsl #1
 800d18c:	ebce 0ec4 	rsb	lr, lr, r4, lsl #3
 800d190:	eba1 0e0e 	sub.w	lr, r1, lr
 800d194:	eb05 0c0e 	add.w	ip, r5, lr
 800d198:	f04f 0401 	mov.w	r4, #1
 800d19c:	e8dc 1f4f 	ldrexb	r1, [ip]
 800d1a0:	e8cc 4f46 	strexb	r6, r4, [ip]
 800d1a4:	2e00      	cmp	r6, #0
 800d1a6:	d1f9      	bne.n	800d19c <__atomic_store_8+0x3c>
 800d1a8:	f3bf 8f5b 	dmb	ish
 800d1ac:	b2c9      	uxtb	r1, r1
 800d1ae:	2900      	cmp	r1, #0
 800d1b0:	d1f4      	bne.n	800d19c <__atomic_store_8+0x3c>
 800d1b2:	e9c0 2300 	strd	r2, r3, [r0]
 800d1b6:	f3bf 8f5b 	dmb	ish
 800d1ba:	f805 100e 	strb.w	r1, [r5, lr]
 800d1be:	bd70      	pop	{r4, r5, r6, pc}
 800d1c0:	27d4eb2d 	.word	0x27d4eb2d
 800d1c4:	2000c528 	.word	0x2000c528
 800d1c8:	b21642c9 	.word	0xb21642c9

0800d1cc <__atomic_exchange_8>:
 800d1cc:	ea80 4c10 	eor.w	ip, r0, r0, lsr #16
 800d1d0:	f08c 0c3d 	eor.w	ip, ip, #61	@ 0x3d
 800d1d4:	4916      	ldr	r1, [pc, #88]	@ (800d230 <__atomic_exchange_8+0x64>)
 800d1d6:	eb0c 0ccc 	add.w	ip, ip, ip, lsl #3
 800d1da:	ea8c 1c1c 	eor.w	ip, ip, ip, lsr #4
 800d1de:	fb01 fc0c 	mul.w	ip, r1, ip
 800d1e2:	4914      	ldr	r1, [pc, #80]	@ (800d234 <__atomic_exchange_8+0x68>)
 800d1e4:	ea8c 3cdc 	eor.w	ip, ip, ip, lsr #15
 800d1e8:	b570      	push	{r4, r5, r6, lr}
 800d1ea:	4605      	mov	r5, r0
 800d1ec:	fba1 010c 	umull	r0, r1, r1, ip
 800d1f0:	0909      	lsrs	r1, r1, #4
 800d1f2:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 800d1f6:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 800d1fa:	4e0f      	ldr	r6, [pc, #60]	@ (800d238 <__atomic_exchange_8+0x6c>)
 800d1fc:	ebac 0c01 	sub.w	ip, ip, r1
 800d200:	eb06 010c 	add.w	r1, r6, ip
 800d204:	f04f 0e01 	mov.w	lr, #1
 800d208:	e8d1 4f4f 	ldrexb	r4, [r1]
 800d20c:	e8c1 ef40 	strexb	r0, lr, [r1]
 800d210:	2800      	cmp	r0, #0
 800d212:	d1f9      	bne.n	800d208 <__atomic_exchange_8+0x3c>
 800d214:	f3bf 8f5b 	dmb	ish
 800d218:	b2e4      	uxtb	r4, r4
 800d21a:	2c00      	cmp	r4, #0
 800d21c:	d1f4      	bne.n	800d208 <__atomic_exchange_8+0x3c>
 800d21e:	e9d5 0100 	ldrd	r0, r1, [r5]
 800d222:	e9c5 2300 	strd	r2, r3, [r5]
 800d226:	f3bf 8f5b 	dmb	ish
 800d22a:	f806 400c 	strb.w	r4, [r6, ip]
 800d22e:	bd70      	pop	{r4, r5, r6, pc}
 800d230:	27d4eb2d 	.word	0x27d4eb2d
 800d234:	b21642c9 	.word	0xb21642c9
 800d238:	2000c528 	.word	0x2000c528

0800d23c <rcutils_get_env>:
 800d23c:	b168      	cbz	r0, 800d25a <rcutils_get_env+0x1e>
 800d23e:	b510      	push	{r4, lr}
 800d240:	460c      	mov	r4, r1
 800d242:	b129      	cbz	r1, 800d250 <rcutils_get_env+0x14>
 800d244:	f00a ff56 	bl	80180f4 <getenv>
 800d248:	b120      	cbz	r0, 800d254 <rcutils_get_env+0x18>
 800d24a:	6020      	str	r0, [r4, #0]
 800d24c:	2000      	movs	r0, #0
 800d24e:	bd10      	pop	{r4, pc}
 800d250:	4803      	ldr	r0, [pc, #12]	@ (800d260 <rcutils_get_env+0x24>)
 800d252:	bd10      	pop	{r4, pc}
 800d254:	4b03      	ldr	r3, [pc, #12]	@ (800d264 <rcutils_get_env+0x28>)
 800d256:	6023      	str	r3, [r4, #0]
 800d258:	bd10      	pop	{r4, pc}
 800d25a:	4803      	ldr	r0, [pc, #12]	@ (800d268 <rcutils_get_env+0x2c>)
 800d25c:	4770      	bx	lr
 800d25e:	bf00      	nop
 800d260:	08019a34 	.word	0x08019a34
 800d264:	08019b5c 	.word	0x08019b5c
 800d268:	08019a18 	.word	0x08019a18

0800d26c <rcutils_get_error_string>:
 800d26c:	4b06      	ldr	r3, [pc, #24]	@ (800d288 <rcutils_get_error_string+0x1c>)
 800d26e:	781b      	ldrb	r3, [r3, #0]
 800d270:	b13b      	cbz	r3, 800d282 <rcutils_get_error_string+0x16>
 800d272:	4b06      	ldr	r3, [pc, #24]	@ (800d28c <rcutils_get_error_string+0x20>)
 800d274:	781a      	ldrb	r2, [r3, #0]
 800d276:	b90a      	cbnz	r2, 800d27c <rcutils_get_error_string+0x10>
 800d278:	2201      	movs	r2, #1
 800d27a:	701a      	strb	r2, [r3, #0]
 800d27c:	4b04      	ldr	r3, [pc, #16]	@ (800d290 <rcutils_get_error_string+0x24>)
 800d27e:	7818      	ldrb	r0, [r3, #0]
 800d280:	4770      	bx	lr
 800d282:	4b04      	ldr	r3, [pc, #16]	@ (800d294 <rcutils_get_error_string+0x28>)
 800d284:	7818      	ldrb	r0, [r3, #0]
 800d286:	4770      	bx	lr
 800d288:	2000c53f 	.word	0x2000c53f
 800d28c:	2000c551 	.word	0x2000c551
 800d290:	2000c550 	.word	0x2000c550
 800d294:	08019a50 	.word	0x08019a50

0800d298 <rcutils_reset_error>:
 800d298:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800d2b8 <rcutils_reset_error+0x20>
 800d29c:	4a08      	ldr	r2, [pc, #32]	@ (800d2c0 <rcutils_reset_error+0x28>)
 800d29e:	4809      	ldr	r0, [pc, #36]	@ (800d2c4 <rcutils_reset_error+0x2c>)
 800d2a0:	4909      	ldr	r1, [pc, #36]	@ (800d2c8 <rcutils_reset_error+0x30>)
 800d2a2:	2300      	movs	r3, #0
 800d2a4:	8013      	strh	r3, [r2, #0]
 800d2a6:	ed82 7b02 	vstr	d7, [r2, #8]
 800d2aa:	4a08      	ldr	r2, [pc, #32]	@ (800d2cc <rcutils_reset_error+0x34>)
 800d2ac:	7003      	strb	r3, [r0, #0]
 800d2ae:	700b      	strb	r3, [r1, #0]
 800d2b0:	7013      	strb	r3, [r2, #0]
 800d2b2:	4770      	bx	lr
 800d2b4:	f3af 8000 	nop.w
	...
 800d2c0:	2000c540 	.word	0x2000c540
 800d2c4:	2000c551 	.word	0x2000c551
 800d2c8:	2000c550 	.word	0x2000c550
 800d2cc:	2000c53f 	.word	0x2000c53f

0800d2d0 <rcutils_format_string_limit>:
 800d2d0:	b40f      	push	{r0, r1, r2, r3}
 800d2d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d2d4:	b083      	sub	sp, #12
 800d2d6:	ac08      	add	r4, sp, #32
 800d2d8:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 800d2da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800d2de:	b34e      	cbz	r6, 800d334 <rcutils_format_string_limit+0x64>
 800d2e0:	a808      	add	r0, sp, #32
 800d2e2:	f7ff fef9 	bl	800d0d8 <rcutils_allocator_is_valid>
 800d2e6:	b328      	cbz	r0, 800d334 <rcutils_format_string_limit+0x64>
 800d2e8:	2100      	movs	r1, #0
 800d2ea:	ab0f      	add	r3, sp, #60	@ 0x3c
 800d2ec:	4632      	mov	r2, r6
 800d2ee:	4608      	mov	r0, r1
 800d2f0:	e9cd 3300 	strd	r3, r3, [sp]
 800d2f4:	f000 f8f4 	bl	800d4e0 <rcutils_vsnprintf>
 800d2f8:	1c43      	adds	r3, r0, #1
 800d2fa:	4605      	mov	r5, r0
 800d2fc:	d01a      	beq.n	800d334 <rcutils_format_string_limit+0x64>
 800d2fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d300:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d302:	1c47      	adds	r7, r0, #1
 800d304:	429f      	cmp	r7, r3
 800d306:	bf84      	itt	hi
 800d308:	461f      	movhi	r7, r3
 800d30a:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 800d30e:	4638      	mov	r0, r7
 800d310:	9b08      	ldr	r3, [sp, #32]
 800d312:	4798      	blx	r3
 800d314:	4604      	mov	r4, r0
 800d316:	b168      	cbz	r0, 800d334 <rcutils_format_string_limit+0x64>
 800d318:	9b01      	ldr	r3, [sp, #4]
 800d31a:	4632      	mov	r2, r6
 800d31c:	4639      	mov	r1, r7
 800d31e:	f000 f8df 	bl	800d4e0 <rcutils_vsnprintf>
 800d322:	2800      	cmp	r0, #0
 800d324:	db02      	blt.n	800d32c <rcutils_format_string_limit+0x5c>
 800d326:	2300      	movs	r3, #0
 800d328:	5563      	strb	r3, [r4, r5]
 800d32a:	e004      	b.n	800d336 <rcutils_format_string_limit+0x66>
 800d32c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d32e:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d330:	4620      	mov	r0, r4
 800d332:	4798      	blx	r3
 800d334:	2400      	movs	r4, #0
 800d336:	4620      	mov	r0, r4
 800d338:	b003      	add	sp, #12
 800d33a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d33e:	b004      	add	sp, #16
 800d340:	4770      	bx	lr
 800d342:	bf00      	nop

0800d344 <rcutils_repl_str>:
 800d344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d348:	ed2d 8b02 	vpush	{d8}
 800d34c:	b087      	sub	sp, #28
 800d34e:	4680      	mov	r8, r0
 800d350:	4608      	mov	r0, r1
 800d352:	f8cd 8004 	str.w	r8, [sp, #4]
 800d356:	ee08 2a10 	vmov	s16, r2
 800d35a:	468a      	mov	sl, r1
 800d35c:	4699      	mov	r9, r3
 800d35e:	f7f2 ff61 	bl	8000224 <strlen>
 800d362:	2600      	movs	r6, #0
 800d364:	4647      	mov	r7, r8
 800d366:	9002      	str	r0, [sp, #8]
 800d368:	46b3      	mov	fp, r6
 800d36a:	2510      	movs	r5, #16
 800d36c:	46b0      	mov	r8, r6
 800d36e:	e01d      	b.n	800d3ac <rcutils_repl_str+0x68>
 800d370:	f10b 0b01 	add.w	fp, fp, #1
 800d374:	455e      	cmp	r6, fp
 800d376:	d211      	bcs.n	800d39c <rcutils_repl_str+0x58>
 800d378:	442e      	add	r6, r5
 800d37a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800d37e:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800d382:	00b1      	lsls	r1, r6, #2
 800d384:	4798      	blx	r3
 800d386:	2800      	cmp	r0, #0
 800d388:	f000 8088 	beq.w	800d49c <rcutils_repl_str+0x158>
 800d38c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d390:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 800d394:	4680      	mov	r8, r0
 800d396:	bf28      	it	cs
 800d398:	f44f 1580 	movcs.w	r5, #1048576	@ 0x100000
 800d39c:	9a01      	ldr	r2, [sp, #4]
 800d39e:	eb08 038b 	add.w	r3, r8, fp, lsl #2
 800d3a2:	1aa2      	subs	r2, r4, r2
 800d3a4:	f843 2c04 	str.w	r2, [r3, #-4]
 800d3a8:	9b02      	ldr	r3, [sp, #8]
 800d3aa:	18e7      	adds	r7, r4, r3
 800d3ac:	4651      	mov	r1, sl
 800d3ae:	4638      	mov	r0, r7
 800d3b0:	f00b fa9b 	bl	80188ea <strstr>
 800d3b4:	4604      	mov	r4, r0
 800d3b6:	4640      	mov	r0, r8
 800d3b8:	2c00      	cmp	r4, #0
 800d3ba:	d1d9      	bne.n	800d370 <rcutils_repl_str+0x2c>
 800d3bc:	46b8      	mov	r8, r7
 800d3be:	4607      	mov	r7, r0
 800d3c0:	4640      	mov	r0, r8
 800d3c2:	f7f2 ff2f 	bl	8000224 <strlen>
 800d3c6:	9b01      	ldr	r3, [sp, #4]
 800d3c8:	eba8 0303 	sub.w	r3, r8, r3
 800d3cc:	181c      	adds	r4, r3, r0
 800d3ce:	9404      	str	r4, [sp, #16]
 800d3d0:	f1bb 0f00 	cmp.w	fp, #0
 800d3d4:	d04a      	beq.n	800d46c <rcutils_repl_str+0x128>
 800d3d6:	ee18 0a10 	vmov	r0, s16
 800d3da:	f7f2 ff23 	bl	8000224 <strlen>
 800d3de:	9b02      	ldr	r3, [sp, #8]
 800d3e0:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800d3e4:	1ac3      	subs	r3, r0, r3
 800d3e6:	fb0b 4303 	mla	r3, fp, r3, r4
 800d3ea:	461a      	mov	r2, r3
 800d3ec:	9305      	str	r3, [sp, #20]
 800d3ee:	4606      	mov	r6, r0
 800d3f0:	f8d9 3000 	ldr.w	r3, [r9]
 800d3f4:	1c50      	adds	r0, r2, #1
 800d3f6:	4798      	blx	r3
 800d3f8:	9003      	str	r0, [sp, #12]
 800d3fa:	2800      	cmp	r0, #0
 800d3fc:	d04f      	beq.n	800d49e <rcutils_repl_str+0x15a>
 800d3fe:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800d402:	683a      	ldr	r2, [r7, #0]
 800d404:	4641      	mov	r1, r8
 800d406:	f00b fb70 	bl	8018aea <memcpy>
 800d40a:	683d      	ldr	r5, [r7, #0]
 800d40c:	9b03      	ldr	r3, [sp, #12]
 800d40e:	9701      	str	r7, [sp, #4]
 800d410:	46ba      	mov	sl, r7
 800d412:	441d      	add	r5, r3
 800d414:	9f02      	ldr	r7, [sp, #8]
 800d416:	f8cd 9008 	str.w	r9, [sp, #8]
 800d41a:	2401      	movs	r4, #1
 800d41c:	46d1      	mov	r9, sl
 800d41e:	ee18 aa10 	vmov	sl, s16
 800d422:	e00a      	b.n	800d43a <rcutils_repl_str+0xf6>
 800d424:	f8d9 5000 	ldr.w	r5, [r9]
 800d428:	1aaa      	subs	r2, r5, r2
 800d42a:	1885      	adds	r5, r0, r2
 800d42c:	f00b fb5d 	bl	8018aea <memcpy>
 800d430:	45a3      	cmp	fp, r4
 800d432:	f104 0201 	add.w	r2, r4, #1
 800d436:	d935      	bls.n	800d4a4 <rcutils_repl_str+0x160>
 800d438:	4614      	mov	r4, r2
 800d43a:	4632      	mov	r2, r6
 800d43c:	4651      	mov	r1, sl
 800d43e:	4628      	mov	r0, r5
 800d440:	f00b fb53 	bl	8018aea <memcpy>
 800d444:	f859 2b04 	ldr.w	r2, [r9], #4
 800d448:	45a3      	cmp	fp, r4
 800d44a:	443a      	add	r2, r7
 800d44c:	eb05 0006 	add.w	r0, r5, r6
 800d450:	eb08 0102 	add.w	r1, r8, r2
 800d454:	d1e6      	bne.n	800d424 <rcutils_repl_str+0xe0>
 800d456:	9b04      	ldr	r3, [sp, #16]
 800d458:	1a9a      	subs	r2, r3, r2
 800d45a:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 800d45e:	f00b fb44 	bl	8018aea <memcpy>
 800d462:	9a03      	ldr	r2, [sp, #12]
 800d464:	9905      	ldr	r1, [sp, #20]
 800d466:	2300      	movs	r3, #0
 800d468:	5453      	strb	r3, [r2, r1]
 800d46a:	e00b      	b.n	800d484 <rcutils_repl_str+0x140>
 800d46c:	4620      	mov	r0, r4
 800d46e:	f8d9 3000 	ldr.w	r3, [r9]
 800d472:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800d476:	3001      	adds	r0, #1
 800d478:	4798      	blx	r3
 800d47a:	9003      	str	r0, [sp, #12]
 800d47c:	b110      	cbz	r0, 800d484 <rcutils_repl_str+0x140>
 800d47e:	9901      	ldr	r1, [sp, #4]
 800d480:	f00b fb2b 	bl	8018ada <strcpy>
 800d484:	4638      	mov	r0, r7
 800d486:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d48a:	f8d9 1010 	ldr.w	r1, [r9, #16]
 800d48e:	4798      	blx	r3
 800d490:	9803      	ldr	r0, [sp, #12]
 800d492:	b007      	add	sp, #28
 800d494:	ecbd 8b02 	vpop	{d8}
 800d498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d49c:	4647      	mov	r7, r8
 800d49e:	2300      	movs	r3, #0
 800d4a0:	9303      	str	r3, [sp, #12]
 800d4a2:	e7ef      	b.n	800d484 <rcutils_repl_str+0x140>
 800d4a4:	e9dd 7901 	ldrd	r7, r9, [sp, #4]
 800d4a8:	e7db      	b.n	800d462 <rcutils_repl_str+0x11e>
 800d4aa:	bf00      	nop

0800d4ac <rcutils_snprintf>:
 800d4ac:	b40c      	push	{r2, r3}
 800d4ae:	b530      	push	{r4, r5, lr}
 800d4b0:	b083      	sub	sp, #12
 800d4b2:	ab06      	add	r3, sp, #24
 800d4b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4b8:	9301      	str	r3, [sp, #4]
 800d4ba:	b152      	cbz	r2, 800d4d2 <rcutils_snprintf+0x26>
 800d4bc:	b138      	cbz	r0, 800d4ce <rcutils_snprintf+0x22>
 800d4be:	b141      	cbz	r1, 800d4d2 <rcutils_snprintf+0x26>
 800d4c0:	f00b f9b4 	bl	801882c <vsniprintf>
 800d4c4:	b003      	add	sp, #12
 800d4c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d4ca:	b002      	add	sp, #8
 800d4cc:	4770      	bx	lr
 800d4ce:	2900      	cmp	r1, #0
 800d4d0:	d0f6      	beq.n	800d4c0 <rcutils_snprintf+0x14>
 800d4d2:	f00b fad5 	bl	8018a80 <__errno>
 800d4d6:	2316      	movs	r3, #22
 800d4d8:	6003      	str	r3, [r0, #0]
 800d4da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d4de:	e7f1      	b.n	800d4c4 <rcutils_snprintf+0x18>

0800d4e0 <rcutils_vsnprintf>:
 800d4e0:	b570      	push	{r4, r5, r6, lr}
 800d4e2:	b13a      	cbz	r2, 800d4f4 <rcutils_vsnprintf+0x14>
 800d4e4:	b120      	cbz	r0, 800d4f0 <rcutils_vsnprintf+0x10>
 800d4e6:	b129      	cbz	r1, 800d4f4 <rcutils_vsnprintf+0x14>
 800d4e8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d4ec:	f00b b99e 	b.w	801882c <vsniprintf>
 800d4f0:	2900      	cmp	r1, #0
 800d4f2:	d0f9      	beq.n	800d4e8 <rcutils_vsnprintf+0x8>
 800d4f4:	f00b fac4 	bl	8018a80 <__errno>
 800d4f8:	2316      	movs	r3, #22
 800d4fa:	6003      	str	r3, [r0, #0]
 800d4fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d500:	bd70      	pop	{r4, r5, r6, pc}
 800d502:	bf00      	nop

0800d504 <rcutils_strdup>:
 800d504:	b084      	sub	sp, #16
 800d506:	b570      	push	{r4, r5, r6, lr}
 800d508:	b082      	sub	sp, #8
 800d50a:	ac07      	add	r4, sp, #28
 800d50c:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 800d510:	4605      	mov	r5, r0
 800d512:	b1b0      	cbz	r0, 800d542 <rcutils_strdup+0x3e>
 800d514:	f7f2 fe86 	bl	8000224 <strlen>
 800d518:	1c42      	adds	r2, r0, #1
 800d51a:	9b07      	ldr	r3, [sp, #28]
 800d51c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d51e:	9201      	str	r2, [sp, #4]
 800d520:	4606      	mov	r6, r0
 800d522:	4610      	mov	r0, r2
 800d524:	4798      	blx	r3
 800d526:	4604      	mov	r4, r0
 800d528:	b128      	cbz	r0, 800d536 <rcutils_strdup+0x32>
 800d52a:	9a01      	ldr	r2, [sp, #4]
 800d52c:	4629      	mov	r1, r5
 800d52e:	f00b fadc 	bl	8018aea <memcpy>
 800d532:	2300      	movs	r3, #0
 800d534:	55a3      	strb	r3, [r4, r6]
 800d536:	4620      	mov	r0, r4
 800d538:	b002      	add	sp, #8
 800d53a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d53e:	b004      	add	sp, #16
 800d540:	4770      	bx	lr
 800d542:	4604      	mov	r4, r0
 800d544:	e7f7      	b.n	800d536 <rcutils_strdup+0x32>
 800d546:	bf00      	nop

0800d548 <rcutils_strndup>:
 800d548:	b082      	sub	sp, #8
 800d54a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d54c:	ac06      	add	r4, sp, #24
 800d54e:	e884 000c 	stmia.w	r4, {r2, r3}
 800d552:	4605      	mov	r5, r0
 800d554:	b188      	cbz	r0, 800d57a <rcutils_strndup+0x32>
 800d556:	1c4f      	adds	r7, r1, #1
 800d558:	460e      	mov	r6, r1
 800d55a:	4638      	mov	r0, r7
 800d55c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d55e:	4790      	blx	r2
 800d560:	4604      	mov	r4, r0
 800d562:	b128      	cbz	r0, 800d570 <rcutils_strndup+0x28>
 800d564:	463a      	mov	r2, r7
 800d566:	4629      	mov	r1, r5
 800d568:	f00b fabf 	bl	8018aea <memcpy>
 800d56c:	2300      	movs	r3, #0
 800d56e:	55a3      	strb	r3, [r4, r6]
 800d570:	4620      	mov	r0, r4
 800d572:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d576:	b002      	add	sp, #8
 800d578:	4770      	bx	lr
 800d57a:	4604      	mov	r4, r0
 800d57c:	e7f8      	b.n	800d570 <rcutils_strndup+0x28>
 800d57e:	bf00      	nop

0800d580 <rcutils_system_time_now>:
 800d580:	b308      	cbz	r0, 800d5c6 <rcutils_system_time_now+0x46>
 800d582:	b570      	push	{r4, r5, r6, lr}
 800d584:	b084      	sub	sp, #16
 800d586:	4604      	mov	r4, r0
 800d588:	4669      	mov	r1, sp
 800d58a:	2001      	movs	r0, #1
 800d58c:	f7f5 fe4c 	bl	8003228 <clock_gettime>
 800d590:	e9dd 3500 	ldrd	r3, r5, [sp]
 800d594:	2d00      	cmp	r5, #0
 800d596:	db13      	blt.n	800d5c0 <rcutils_system_time_now+0x40>
 800d598:	9902      	ldr	r1, [sp, #8]
 800d59a:	2900      	cmp	r1, #0
 800d59c:	db0d      	blt.n	800d5ba <rcutils_system_time_now+0x3a>
 800d59e:	4e0b      	ldr	r6, [pc, #44]	@ (800d5cc <rcutils_system_time_now+0x4c>)
 800d5a0:	fba3 3206 	umull	r3, r2, r3, r6
 800d5a4:	185b      	adds	r3, r3, r1
 800d5a6:	fb06 2205 	mla	r2, r6, r5, r2
 800d5aa:	f04f 0000 	mov.w	r0, #0
 800d5ae:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800d5b2:	e9c4 3200 	strd	r3, r2, [r4]
 800d5b6:	b004      	add	sp, #16
 800d5b8:	bd70      	pop	{r4, r5, r6, pc}
 800d5ba:	ea53 0205 	orrs.w	r2, r3, r5
 800d5be:	d1ee      	bne.n	800d59e <rcutils_system_time_now+0x1e>
 800d5c0:	2002      	movs	r0, #2
 800d5c2:	b004      	add	sp, #16
 800d5c4:	bd70      	pop	{r4, r5, r6, pc}
 800d5c6:	200b      	movs	r0, #11
 800d5c8:	4770      	bx	lr
 800d5ca:	bf00      	nop
 800d5cc:	3b9aca00 	.word	0x3b9aca00

0800d5d0 <rcutils_steady_time_now>:
 800d5d0:	b308      	cbz	r0, 800d616 <rcutils_steady_time_now+0x46>
 800d5d2:	b570      	push	{r4, r5, r6, lr}
 800d5d4:	b084      	sub	sp, #16
 800d5d6:	4604      	mov	r4, r0
 800d5d8:	4669      	mov	r1, sp
 800d5da:	2000      	movs	r0, #0
 800d5dc:	f7f5 fe24 	bl	8003228 <clock_gettime>
 800d5e0:	e9dd 3500 	ldrd	r3, r5, [sp]
 800d5e4:	2d00      	cmp	r5, #0
 800d5e6:	db13      	blt.n	800d610 <rcutils_steady_time_now+0x40>
 800d5e8:	9902      	ldr	r1, [sp, #8]
 800d5ea:	2900      	cmp	r1, #0
 800d5ec:	db0d      	blt.n	800d60a <rcutils_steady_time_now+0x3a>
 800d5ee:	4e0b      	ldr	r6, [pc, #44]	@ (800d61c <rcutils_steady_time_now+0x4c>)
 800d5f0:	fba3 3206 	umull	r3, r2, r3, r6
 800d5f4:	185b      	adds	r3, r3, r1
 800d5f6:	fb06 2205 	mla	r2, r6, r5, r2
 800d5fa:	f04f 0000 	mov.w	r0, #0
 800d5fe:	eb42 72e1 	adc.w	r2, r2, r1, asr #31
 800d602:	e9c4 3200 	strd	r3, r2, [r4]
 800d606:	b004      	add	sp, #16
 800d608:	bd70      	pop	{r4, r5, r6, pc}
 800d60a:	ea53 0205 	orrs.w	r2, r3, r5
 800d60e:	d1ee      	bne.n	800d5ee <rcutils_steady_time_now+0x1e>
 800d610:	2002      	movs	r0, #2
 800d612:	b004      	add	sp, #16
 800d614:	bd70      	pop	{r4, r5, r6, pc}
 800d616:	200b      	movs	r0, #11
 800d618:	4770      	bx	lr
 800d61a:	bf00      	nop
 800d61c:	3b9aca00 	.word	0x3b9aca00

0800d620 <rmw_get_zero_initialized_init_options>:
 800d620:	b510      	push	{r4, lr}
 800d622:	2238      	movs	r2, #56	@ 0x38
 800d624:	4604      	mov	r4, r0
 800d626:	2100      	movs	r1, #0
 800d628:	f00b f938 	bl	801889c <memset>
 800d62c:	f104 0010 	add.w	r0, r4, #16
 800d630:	f000 f80a 	bl	800d648 <rmw_get_default_security_options>
 800d634:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d638:	60e3      	str	r3, [r4, #12]
 800d63a:	4620      	mov	r0, r4
 800d63c:	bd10      	pop	{r4, pc}
 800d63e:	bf00      	nop

0800d640 <rmw_get_default_publisher_options>:
 800d640:	2200      	movs	r2, #0
 800d642:	6002      	str	r2, [r0, #0]
 800d644:	7102      	strb	r2, [r0, #4]
 800d646:	4770      	bx	lr

0800d648 <rmw_get_default_security_options>:
 800d648:	2200      	movs	r2, #0
 800d64a:	7002      	strb	r2, [r0, #0]
 800d64c:	6042      	str	r2, [r0, #4]
 800d64e:	4770      	bx	lr

0800d650 <rmw_subscription_content_filter_options_fini>:
 800d650:	b1b0      	cbz	r0, 800d680 <rmw_subscription_content_filter_options_fini+0x30>
 800d652:	b538      	push	{r3, r4, r5, lr}
 800d654:	4604      	mov	r4, r0
 800d656:	4608      	mov	r0, r1
 800d658:	460d      	mov	r5, r1
 800d65a:	f7ff fd3d 	bl	800d0d8 <rcutils_allocator_is_valid>
 800d65e:	b168      	cbz	r0, 800d67c <rmw_subscription_content_filter_options_fini+0x2c>
 800d660:	6820      	ldr	r0, [r4, #0]
 800d662:	b120      	cbz	r0, 800d66e <rmw_subscription_content_filter_options_fini+0x1e>
 800d664:	686b      	ldr	r3, [r5, #4]
 800d666:	6929      	ldr	r1, [r5, #16]
 800d668:	4798      	blx	r3
 800d66a:	2300      	movs	r3, #0
 800d66c:	6023      	str	r3, [r4, #0]
 800d66e:	1d20      	adds	r0, r4, #4
 800d670:	f008 fc2e 	bl	8015ed0 <rcutils_string_array_fini>
 800d674:	3800      	subs	r0, #0
 800d676:	bf18      	it	ne
 800d678:	2001      	movne	r0, #1
 800d67a:	bd38      	pop	{r3, r4, r5, pc}
 800d67c:	200b      	movs	r0, #11
 800d67e:	bd38      	pop	{r3, r4, r5, pc}
 800d680:	200b      	movs	r0, #11
 800d682:	4770      	bx	lr

0800d684 <rmw_get_default_subscription_options>:
 800d684:	2200      	movs	r2, #0
 800d686:	e9c0 2200 	strd	r2, r2, [r0]
 800d68a:	6082      	str	r2, [r0, #8]
 800d68c:	4770      	bx	lr
 800d68e:	bf00      	nop

0800d690 <rmw_get_zero_initialized_message_info>:
 800d690:	b510      	push	{r4, lr}
 800d692:	2240      	movs	r2, #64	@ 0x40
 800d694:	4604      	mov	r4, r0
 800d696:	2100      	movs	r1, #0
 800d698:	f00b f900 	bl	801889c <memset>
 800d69c:	4620      	mov	r0, r4
 800d69e:	bd10      	pop	{r4, pc}

0800d6a0 <rmw_validate_namespace_with_size>:
 800d6a0:	b340      	cbz	r0, 800d6f4 <rmw_validate_namespace_with_size+0x54>
 800d6a2:	b570      	push	{r4, r5, r6, lr}
 800d6a4:	4614      	mov	r4, r2
 800d6a6:	b0c2      	sub	sp, #264	@ 0x108
 800d6a8:	b332      	cbz	r2, 800d6f8 <rmw_validate_namespace_with_size+0x58>
 800d6aa:	2901      	cmp	r1, #1
 800d6ac:	460d      	mov	r5, r1
 800d6ae:	461e      	mov	r6, r3
 800d6b0:	d102      	bne.n	800d6b8 <rmw_validate_namespace_with_size+0x18>
 800d6b2:	7803      	ldrb	r3, [r0, #0]
 800d6b4:	2b2f      	cmp	r3, #47	@ 0x2f
 800d6b6:	d012      	beq.n	800d6de <rmw_validate_namespace_with_size+0x3e>
 800d6b8:	aa01      	add	r2, sp, #4
 800d6ba:	4669      	mov	r1, sp
 800d6bc:	f008 fdf0 	bl	80162a0 <rmw_validate_full_topic_name>
 800d6c0:	b978      	cbnz	r0, 800d6e2 <rmw_validate_namespace_with_size+0x42>
 800d6c2:	9b00      	ldr	r3, [sp, #0]
 800d6c4:	b14b      	cbz	r3, 800d6da <rmw_validate_namespace_with_size+0x3a>
 800d6c6:	2b07      	cmp	r3, #7
 800d6c8:	d007      	beq.n	800d6da <rmw_validate_namespace_with_size+0x3a>
 800d6ca:	1e5a      	subs	r2, r3, #1
 800d6cc:	2a05      	cmp	r2, #5
 800d6ce:	d82b      	bhi.n	800d728 <rmw_validate_namespace_with_size+0x88>
 800d6d0:	e8df f002 	tbb	[pc, r2]
 800d6d4:	1e212427 	.word	0x1e212427
 800d6d8:	141b      	.short	0x141b
 800d6da:	2df5      	cmp	r5, #245	@ 0xf5
 800d6dc:	d803      	bhi.n	800d6e6 <rmw_validate_namespace_with_size+0x46>
 800d6de:	2000      	movs	r0, #0
 800d6e0:	6020      	str	r0, [r4, #0]
 800d6e2:	b042      	add	sp, #264	@ 0x108
 800d6e4:	bd70      	pop	{r4, r5, r6, pc}
 800d6e6:	2307      	movs	r3, #7
 800d6e8:	6023      	str	r3, [r4, #0]
 800d6ea:	2e00      	cmp	r6, #0
 800d6ec:	d0f9      	beq.n	800d6e2 <rmw_validate_namespace_with_size+0x42>
 800d6ee:	23f4      	movs	r3, #244	@ 0xf4
 800d6f0:	6033      	str	r3, [r6, #0]
 800d6f2:	e7f6      	b.n	800d6e2 <rmw_validate_namespace_with_size+0x42>
 800d6f4:	200b      	movs	r0, #11
 800d6f6:	4770      	bx	lr
 800d6f8:	200b      	movs	r0, #11
 800d6fa:	e7f2      	b.n	800d6e2 <rmw_validate_namespace_with_size+0x42>
 800d6fc:	2306      	movs	r3, #6
 800d6fe:	6023      	str	r3, [r4, #0]
 800d700:	2e00      	cmp	r6, #0
 800d702:	d0ee      	beq.n	800d6e2 <rmw_validate_namespace_with_size+0x42>
 800d704:	9b01      	ldr	r3, [sp, #4]
 800d706:	6033      	str	r3, [r6, #0]
 800d708:	e7eb      	b.n	800d6e2 <rmw_validate_namespace_with_size+0x42>
 800d70a:	2305      	movs	r3, #5
 800d70c:	6023      	str	r3, [r4, #0]
 800d70e:	e7f7      	b.n	800d700 <rmw_validate_namespace_with_size+0x60>
 800d710:	2304      	movs	r3, #4
 800d712:	6023      	str	r3, [r4, #0]
 800d714:	e7f4      	b.n	800d700 <rmw_validate_namespace_with_size+0x60>
 800d716:	2303      	movs	r3, #3
 800d718:	6023      	str	r3, [r4, #0]
 800d71a:	e7f1      	b.n	800d700 <rmw_validate_namespace_with_size+0x60>
 800d71c:	2302      	movs	r3, #2
 800d71e:	6023      	str	r3, [r4, #0]
 800d720:	e7ee      	b.n	800d700 <rmw_validate_namespace_with_size+0x60>
 800d722:	2301      	movs	r3, #1
 800d724:	6023      	str	r3, [r4, #0]
 800d726:	e7eb      	b.n	800d700 <rmw_validate_namespace_with_size+0x60>
 800d728:	4a03      	ldr	r2, [pc, #12]	@ (800d738 <rmw_validate_namespace_with_size+0x98>)
 800d72a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800d72e:	a802      	add	r0, sp, #8
 800d730:	f7ff febc 	bl	800d4ac <rcutils_snprintf>
 800d734:	2001      	movs	r0, #1
 800d736:	e7d4      	b.n	800d6e2 <rmw_validate_namespace_with_size+0x42>
 800d738:	08019a54 	.word	0x08019a54

0800d73c <rmw_validate_namespace>:
 800d73c:	b168      	cbz	r0, 800d75a <rmw_validate_namespace+0x1e>
 800d73e:	b570      	push	{r4, r5, r6, lr}
 800d740:	460d      	mov	r5, r1
 800d742:	4616      	mov	r6, r2
 800d744:	4604      	mov	r4, r0
 800d746:	f7f2 fd6d 	bl	8000224 <strlen>
 800d74a:	4633      	mov	r3, r6
 800d74c:	4601      	mov	r1, r0
 800d74e:	462a      	mov	r2, r5
 800d750:	4620      	mov	r0, r4
 800d752:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d756:	f7ff bfa3 	b.w	800d6a0 <rmw_validate_namespace_with_size>
 800d75a:	200b      	movs	r0, #11
 800d75c:	4770      	bx	lr
 800d75e:	bf00      	nop

0800d760 <rmw_namespace_validation_result_string>:
 800d760:	2807      	cmp	r0, #7
 800d762:	bf9a      	itte	ls
 800d764:	4b02      	ldrls	r3, [pc, #8]	@ (800d770 <rmw_namespace_validation_result_string+0x10>)
 800d766:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 800d76a:	4802      	ldrhi	r0, [pc, #8]	@ (800d774 <rmw_namespace_validation_result_string+0x14>)
 800d76c:	4770      	bx	lr
 800d76e:	bf00      	nop
 800d770:	0801a0fc 	.word	0x0801a0fc
 800d774:	08019aa4 	.word	0x08019aa4

0800d778 <rmw_validate_node_name>:
 800d778:	2800      	cmp	r0, #0
 800d77a:	d03b      	beq.n	800d7f4 <rmw_validate_node_name+0x7c>
 800d77c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d780:	460d      	mov	r5, r1
 800d782:	2900      	cmp	r1, #0
 800d784:	d038      	beq.n	800d7f8 <rmw_validate_node_name+0x80>
 800d786:	4616      	mov	r6, r2
 800d788:	4604      	mov	r4, r0
 800d78a:	f7f2 fd4b 	bl	8000224 <strlen>
 800d78e:	b1e0      	cbz	r0, 800d7ca <rmw_validate_node_name+0x52>
 800d790:	1e63      	subs	r3, r4, #1
 800d792:	eb03 0800 	add.w	r8, r3, r0
 800d796:	f1c4 0101 	rsb	r1, r4, #1
 800d79a:	18cf      	adds	r7, r1, r3
 800d79c:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 800d7a0:	f1ae 0230 	sub.w	r2, lr, #48	@ 0x30
 800d7a4:	f02e 0c20 	bic.w	ip, lr, #32
 800d7a8:	2a09      	cmp	r2, #9
 800d7aa:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 800d7ae:	d914      	bls.n	800d7da <rmw_validate_node_name+0x62>
 800d7b0:	f1bc 0f19 	cmp.w	ip, #25
 800d7b4:	d911      	bls.n	800d7da <rmw_validate_node_name+0x62>
 800d7b6:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 800d7ba:	d00e      	beq.n	800d7da <rmw_validate_node_name+0x62>
 800d7bc:	2302      	movs	r3, #2
 800d7be:	602b      	str	r3, [r5, #0]
 800d7c0:	b106      	cbz	r6, 800d7c4 <rmw_validate_node_name+0x4c>
 800d7c2:	6037      	str	r7, [r6, #0]
 800d7c4:	2000      	movs	r0, #0
 800d7c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7ca:	2301      	movs	r3, #1
 800d7cc:	602b      	str	r3, [r5, #0]
 800d7ce:	2e00      	cmp	r6, #0
 800d7d0:	d0f8      	beq.n	800d7c4 <rmw_validate_node_name+0x4c>
 800d7d2:	2000      	movs	r0, #0
 800d7d4:	6030      	str	r0, [r6, #0]
 800d7d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7da:	4543      	cmp	r3, r8
 800d7dc:	d1dd      	bne.n	800d79a <rmw_validate_node_name+0x22>
 800d7de:	7822      	ldrb	r2, [r4, #0]
 800d7e0:	4b0d      	ldr	r3, [pc, #52]	@ (800d818 <rmw_validate_node_name+0xa0>)
 800d7e2:	5cd3      	ldrb	r3, [r2, r3]
 800d7e4:	f013 0304 	ands.w	r3, r3, #4
 800d7e8:	d110      	bne.n	800d80c <rmw_validate_node_name+0x94>
 800d7ea:	28ff      	cmp	r0, #255	@ 0xff
 800d7ec:	d806      	bhi.n	800d7fc <rmw_validate_node_name+0x84>
 800d7ee:	602b      	str	r3, [r5, #0]
 800d7f0:	4618      	mov	r0, r3
 800d7f2:	e7e8      	b.n	800d7c6 <rmw_validate_node_name+0x4e>
 800d7f4:	200b      	movs	r0, #11
 800d7f6:	4770      	bx	lr
 800d7f8:	200b      	movs	r0, #11
 800d7fa:	e7e4      	b.n	800d7c6 <rmw_validate_node_name+0x4e>
 800d7fc:	2204      	movs	r2, #4
 800d7fe:	602a      	str	r2, [r5, #0]
 800d800:	2e00      	cmp	r6, #0
 800d802:	d0df      	beq.n	800d7c4 <rmw_validate_node_name+0x4c>
 800d804:	22fe      	movs	r2, #254	@ 0xfe
 800d806:	6032      	str	r2, [r6, #0]
 800d808:	4618      	mov	r0, r3
 800d80a:	e7dc      	b.n	800d7c6 <rmw_validate_node_name+0x4e>
 800d80c:	2303      	movs	r3, #3
 800d80e:	602b      	str	r3, [r5, #0]
 800d810:	2e00      	cmp	r6, #0
 800d812:	d1de      	bne.n	800d7d2 <rmw_validate_node_name+0x5a>
 800d814:	e7d6      	b.n	800d7c4 <rmw_validate_node_name+0x4c>
 800d816:	bf00      	nop
 800d818:	0801a543 	.word	0x0801a543

0800d81c <rmw_node_name_validation_result_string>:
 800d81c:	2804      	cmp	r0, #4
 800d81e:	bf9a      	itte	ls
 800d820:	4b02      	ldrls	r3, [pc, #8]	@ (800d82c <rmw_node_name_validation_result_string+0x10>)
 800d822:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 800d826:	4802      	ldrhi	r0, [pc, #8]	@ (800d830 <rmw_node_name_validation_result_string+0x14>)
 800d828:	4770      	bx	lr
 800d82a:	bf00      	nop
 800d82c:	0801a11c 	.word	0x0801a11c
 800d830:	08019c4c 	.word	0x08019c4c

0800d834 <rmw_uros_set_custom_transport>:
 800d834:	b470      	push	{r4, r5, r6}
 800d836:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800d83a:	b162      	cbz	r2, 800d856 <rmw_uros_set_custom_transport+0x22>
 800d83c:	b15b      	cbz	r3, 800d856 <rmw_uros_set_custom_transport+0x22>
 800d83e:	b155      	cbz	r5, 800d856 <rmw_uros_set_custom_transport+0x22>
 800d840:	b14e      	cbz	r6, 800d856 <rmw_uros_set_custom_transport+0x22>
 800d842:	4c06      	ldr	r4, [pc, #24]	@ (800d85c <rmw_uros_set_custom_transport+0x28>)
 800d844:	7020      	strb	r0, [r4, #0]
 800d846:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800d84a:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800d84e:	6166      	str	r6, [r4, #20]
 800d850:	2000      	movs	r0, #0
 800d852:	bc70      	pop	{r4, r5, r6}
 800d854:	4770      	bx	lr
 800d856:	200b      	movs	r0, #11
 800d858:	bc70      	pop	{r4, r5, r6}
 800d85a:	4770      	bx	lr
 800d85c:	2000c554 	.word	0x2000c554

0800d860 <rmw_uros_ping_agent>:
 800d860:	b570      	push	{r4, r5, r6, lr}
 800d862:	4b22      	ldr	r3, [pc, #136]	@ (800d8ec <rmw_uros_ping_agent+0x8c>)
 800d864:	7b1a      	ldrb	r2, [r3, #12]
 800d866:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 800d86a:	4605      	mov	r5, r0
 800d86c:	460e      	mov	r6, r1
 800d86e:	b10a      	cbz	r2, 800d874 <rmw_uros_ping_agent+0x14>
 800d870:	681c      	ldr	r4, [r3, #0]
 800d872:	b9bc      	cbnz	r4, 800d8a4 <rmw_uros_ping_agent+0x44>
 800d874:	4b1e      	ldr	r3, [pc, #120]	@ (800d8f0 <rmw_uros_ping_agent+0x90>)
 800d876:	781a      	ldrb	r2, [r3, #0]
 800d878:	6918      	ldr	r0, [r3, #16]
 800d87a:	f88d 2200 	strb.w	r2, [sp, #512]	@ 0x200
 800d87e:	685a      	ldr	r2, [r3, #4]
 800d880:	92a3      	str	r2, [sp, #652]	@ 0x28c
 800d882:	2100      	movs	r1, #0
 800d884:	68da      	ldr	r2, [r3, #12]
 800d886:	909c      	str	r0, [sp, #624]	@ 0x270
 800d888:	6958      	ldr	r0, [r3, #20]
 800d88a:	929b      	str	r2, [sp, #620]	@ 0x26c
 800d88c:	689b      	ldr	r3, [r3, #8]
 800d88e:	909d      	str	r0, [sp, #628]	@ 0x274
 800d890:	466a      	mov	r2, sp
 800d892:	4608      	mov	r0, r1
 800d894:	939a      	str	r3, [sp, #616]	@ 0x268
 800d896:	f000 ffbd 	bl	800e814 <rmw_uxrce_transport_init>
 800d89a:	b198      	cbz	r0, 800d8c4 <rmw_uros_ping_agent+0x64>
 800d89c:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800d8a0:	bd70      	pop	{r4, r5, r6, pc}
 800d8a2:	b9f0      	cbnz	r0, 800d8e2 <rmw_uros_ping_agent+0x82>
 800d8a4:	68a0      	ldr	r0, [r4, #8]
 800d8a6:	4632      	mov	r2, r6
 800d8a8:	4629      	mov	r1, r5
 800d8aa:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800d8ae:	f002 fee9 	bl	8010684 <uxr_ping_agent_session>
 800d8b2:	6864      	ldr	r4, [r4, #4]
 800d8b4:	2c00      	cmp	r4, #0
 800d8b6:	d1f4      	bne.n	800d8a2 <rmw_uros_ping_agent+0x42>
 800d8b8:	f080 0001 	eor.w	r0, r0, #1
 800d8bc:	b2c0      	uxtb	r0, r0
 800d8be:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800d8c2:	bd70      	pop	{r4, r5, r6, pc}
 800d8c4:	4632      	mov	r2, r6
 800d8c6:	4629      	mov	r1, r5
 800d8c8:	a89e      	add	r0, sp, #632	@ 0x278
 800d8ca:	f002 ff27 	bl	801071c <uxr_ping_agent_attempts>
 800d8ce:	4604      	mov	r4, r0
 800d8d0:	4668      	mov	r0, sp
 800d8d2:	f002 fea3 	bl	801061c <uxr_close_custom_transport>
 800d8d6:	f084 0001 	eor.w	r0, r4, #1
 800d8da:	b2c0      	uxtb	r0, r0
 800d8dc:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800d8e0:	bd70      	pop	{r4, r5, r6, pc}
 800d8e2:	2000      	movs	r0, #0
 800d8e4:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800d8e8:	bd70      	pop	{r4, r5, r6, pc}
 800d8ea:	bf00      	nop
 800d8ec:	20010eac 	.word	0x20010eac
 800d8f0:	2000c554 	.word	0x2000c554

0800d8f4 <rmw_init_options_init>:
 800d8f4:	b084      	sub	sp, #16
 800d8f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d8f8:	b083      	sub	sp, #12
 800d8fa:	ad09      	add	r5, sp, #36	@ 0x24
 800d8fc:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 800d900:	b130      	cbz	r0, 800d910 <rmw_init_options_init+0x1c>
 800d902:	4604      	mov	r4, r0
 800d904:	4628      	mov	r0, r5
 800d906:	f7ff fbe7 	bl	800d0d8 <rcutils_allocator_is_valid>
 800d90a:	b108      	cbz	r0, 800d910 <rmw_init_options_init+0x1c>
 800d90c:	68a6      	ldr	r6, [r4, #8]
 800d90e:	b12e      	cbz	r6, 800d91c <rmw_init_options_init+0x28>
 800d910:	200b      	movs	r0, #11
 800d912:	b003      	add	sp, #12
 800d914:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d918:	b004      	add	sp, #16
 800d91a:	4770      	bx	lr
 800d91c:	2200      	movs	r2, #0
 800d91e:	2300      	movs	r3, #0
 800d920:	e9c4 2300 	strd	r2, r3, [r4]
 800d924:	4b20      	ldr	r3, [pc, #128]	@ (800d9a8 <rmw_init_options_init+0xb4>)
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	60a3      	str	r3, [r4, #8]
 800d92a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d92c:	f104 0c20 	add.w	ip, r4, #32
 800d930:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800d934:	466f      	mov	r7, sp
 800d936:	682b      	ldr	r3, [r5, #0]
 800d938:	f8cc 3000 	str.w	r3, [ip]
 800d93c:	4638      	mov	r0, r7
 800d93e:	61e6      	str	r6, [r4, #28]
 800d940:	60e6      	str	r6, [r4, #12]
 800d942:	f7ff fe81 	bl	800d648 <rmw_get_default_security_options>
 800d946:	e897 0003 	ldmia.w	r7, {r0, r1}
 800d94a:	f104 0310 	add.w	r3, r4, #16
 800d94e:	e883 0003 	stmia.w	r3, {r0, r1}
 800d952:	2203      	movs	r2, #3
 800d954:	4815      	ldr	r0, [pc, #84]	@ (800d9ac <rmw_init_options_init+0xb8>)
 800d956:	4916      	ldr	r1, [pc, #88]	@ (800d9b0 <rmw_init_options_init+0xbc>)
 800d958:	7626      	strb	r6, [r4, #24]
 800d95a:	f001 f88b 	bl	800ea74 <rmw_uxrce_init_init_options_impl_memory>
 800d95e:	4813      	ldr	r0, [pc, #76]	@ (800d9ac <rmw_init_options_init+0xb8>)
 800d960:	f008 fdfc 	bl	801655c <get_memory>
 800d964:	b1f0      	cbz	r0, 800d9a4 <rmw_init_options_init+0xb0>
 800d966:	4a13      	ldr	r2, [pc, #76]	@ (800d9b4 <rmw_init_options_init+0xc0>)
 800d968:	6883      	ldr	r3, [r0, #8]
 800d96a:	6851      	ldr	r1, [r2, #4]
 800d96c:	7810      	ldrb	r0, [r2, #0]
 800d96e:	6363      	str	r3, [r4, #52]	@ 0x34
 800d970:	7418      	strb	r0, [r3, #16]
 800d972:	6159      	str	r1, [r3, #20]
 800d974:	68d1      	ldr	r1, [r2, #12]
 800d976:	61d9      	str	r1, [r3, #28]
 800d978:	6911      	ldr	r1, [r2, #16]
 800d97a:	6219      	str	r1, [r3, #32]
 800d97c:	6951      	ldr	r1, [r2, #20]
 800d97e:	6892      	ldr	r2, [r2, #8]
 800d980:	619a      	str	r2, [r3, #24]
 800d982:	6259      	str	r1, [r3, #36]	@ 0x24
 800d984:	f004 ff98 	bl	80128b8 <uxr_nanos>
 800d988:	f00a fcba 	bl	8018300 <srand>
 800d98c:	f00a fce6 	bl	801835c <rand>
 800d990:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d992:	6298      	str	r0, [r3, #40]	@ 0x28
 800d994:	2800      	cmp	r0, #0
 800d996:	d0f9      	beq.n	800d98c <rmw_init_options_init+0x98>
 800d998:	2000      	movs	r0, #0
 800d99a:	b003      	add	sp, #12
 800d99c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800d9a0:	b004      	add	sp, #16
 800d9a2:	4770      	bx	lr
 800d9a4:	2001      	movs	r0, #1
 800d9a6:	e7b4      	b.n	800d912 <rmw_init_options_init+0x1e>
 800d9a8:	0801a460 	.word	0x0801a460
 800d9ac:	20010e6c 	.word	0x20010e6c
 800d9b0:	2000c708 	.word	0x2000c708
 800d9b4:	2000c554 	.word	0x2000c554

0800d9b8 <rmw_init_options_copy>:
 800d9b8:	b570      	push	{r4, r5, r6, lr}
 800d9ba:	b088      	sub	sp, #32
 800d9bc:	b160      	cbz	r0, 800d9d8 <rmw_init_options_copy+0x20>
 800d9be:	460d      	mov	r5, r1
 800d9c0:	b151      	cbz	r1, 800d9d8 <rmw_init_options_copy+0x20>
 800d9c2:	4604      	mov	r4, r0
 800d9c4:	6880      	ldr	r0, [r0, #8]
 800d9c6:	b128      	cbz	r0, 800d9d4 <rmw_init_options_copy+0x1c>
 800d9c8:	4b33      	ldr	r3, [pc, #204]	@ (800da98 <rmw_init_options_copy+0xe0>)
 800d9ca:	6819      	ldr	r1, [r3, #0]
 800d9cc:	f7f2 fc20 	bl	8000210 <strcmp>
 800d9d0:	2800      	cmp	r0, #0
 800d9d2:	d154      	bne.n	800da7e <rmw_init_options_copy+0xc6>
 800d9d4:	68ab      	ldr	r3, [r5, #8]
 800d9d6:	b11b      	cbz	r3, 800d9e0 <rmw_init_options_copy+0x28>
 800d9d8:	240b      	movs	r4, #11
 800d9da:	4620      	mov	r0, r4
 800d9dc:	b008      	add	sp, #32
 800d9de:	bd70      	pop	{r4, r5, r6, pc}
 800d9e0:	4623      	mov	r3, r4
 800d9e2:	462a      	mov	r2, r5
 800d9e4:	f104 0630 	add.w	r6, r4, #48	@ 0x30
 800d9e8:	f8d3 c000 	ldr.w	ip, [r3]
 800d9ec:	6858      	ldr	r0, [r3, #4]
 800d9ee:	6899      	ldr	r1, [r3, #8]
 800d9f0:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800d9f4:	f8c2 e00c 	str.w	lr, [r2, #12]
 800d9f8:	3310      	adds	r3, #16
 800d9fa:	42b3      	cmp	r3, r6
 800d9fc:	f8c2 c000 	str.w	ip, [r2]
 800da00:	6050      	str	r0, [r2, #4]
 800da02:	6091      	str	r1, [r2, #8]
 800da04:	f102 0210 	add.w	r2, r2, #16
 800da08:	d1ee      	bne.n	800d9e8 <rmw_init_options_copy+0x30>
 800da0a:	6819      	ldr	r1, [r3, #0]
 800da0c:	685b      	ldr	r3, [r3, #4]
 800da0e:	6053      	str	r3, [r2, #4]
 800da10:	6011      	str	r1, [r2, #0]
 800da12:	f104 0e20 	add.w	lr, r4, #32
 800da16:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800da1a:	f10d 0c0c 	add.w	ip, sp, #12
 800da1e:	4666      	mov	r6, ip
 800da20:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800da24:	f8de 3000 	ldr.w	r3, [lr]
 800da28:	f8cc 3000 	str.w	r3, [ip]
 800da2c:	4630      	mov	r0, r6
 800da2e:	f7ff fb53 	bl	800d0d8 <rcutils_allocator_is_valid>
 800da32:	2800      	cmp	r0, #0
 800da34:	d0d0      	beq.n	800d9d8 <rmw_init_options_copy+0x20>
 800da36:	ab08      	add	r3, sp, #32
 800da38:	e913 0003 	ldmdb	r3, {r0, r1}
 800da3c:	e88d 0003 	stmia.w	sp, {r0, r1}
 800da40:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800da44:	69e0      	ldr	r0, [r4, #28]
 800da46:	f7ff fd5d 	bl	800d504 <rcutils_strdup>
 800da4a:	61e8      	str	r0, [r5, #28]
 800da4c:	69e3      	ldr	r3, [r4, #28]
 800da4e:	b103      	cbz	r3, 800da52 <rmw_init_options_copy+0x9a>
 800da50:	b1f8      	cbz	r0, 800da92 <rmw_init_options_copy+0xda>
 800da52:	4812      	ldr	r0, [pc, #72]	@ (800da9c <rmw_init_options_copy+0xe4>)
 800da54:	f008 fd82 	bl	801655c <get_memory>
 800da58:	b1a8      	cbz	r0, 800da86 <rmw_init_options_copy+0xce>
 800da5a:	6883      	ldr	r3, [r0, #8]
 800da5c:	636b      	str	r3, [r5, #52]	@ 0x34
 800da5e:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800da60:	f102 0c10 	add.w	ip, r2, #16
 800da64:	f103 0510 	add.w	r5, r3, #16
 800da68:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800da6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800da6e:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800da72:	2400      	movs	r4, #0
 800da74:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800da78:	4620      	mov	r0, r4
 800da7a:	b008      	add	sp, #32
 800da7c:	bd70      	pop	{r4, r5, r6, pc}
 800da7e:	240c      	movs	r4, #12
 800da80:	4620      	mov	r0, r4
 800da82:	b008      	add	sp, #32
 800da84:	bd70      	pop	{r4, r5, r6, pc}
 800da86:	9b04      	ldr	r3, [sp, #16]
 800da88:	9907      	ldr	r1, [sp, #28]
 800da8a:	69e8      	ldr	r0, [r5, #28]
 800da8c:	4798      	blx	r3
 800da8e:	2401      	movs	r4, #1
 800da90:	e7a3      	b.n	800d9da <rmw_init_options_copy+0x22>
 800da92:	240a      	movs	r4, #10
 800da94:	e7a1      	b.n	800d9da <rmw_init_options_copy+0x22>
 800da96:	bf00      	nop
 800da98:	0801a460 	.word	0x0801a460
 800da9c:	20010e6c 	.word	0x20010e6c

0800daa0 <rmw_init_options_fini>:
 800daa0:	2800      	cmp	r0, #0
 800daa2:	d041      	beq.n	800db28 <rmw_init_options_fini+0x88>
 800daa4:	b510      	push	{r4, lr}
 800daa6:	4604      	mov	r4, r0
 800daa8:	b08e      	sub	sp, #56	@ 0x38
 800daaa:	3020      	adds	r0, #32
 800daac:	f7ff fb14 	bl	800d0d8 <rcutils_allocator_is_valid>
 800dab0:	b380      	cbz	r0, 800db14 <rmw_init_options_fini+0x74>
 800dab2:	68a0      	ldr	r0, [r4, #8]
 800dab4:	b120      	cbz	r0, 800dac0 <rmw_init_options_fini+0x20>
 800dab6:	4b1e      	ldr	r3, [pc, #120]	@ (800db30 <rmw_init_options_fini+0x90>)
 800dab8:	6819      	ldr	r1, [r3, #0]
 800daba:	f7f2 fba9 	bl	8000210 <strcmp>
 800dabe:	bb88      	cbnz	r0, 800db24 <rmw_init_options_fini+0x84>
 800dac0:	4b1c      	ldr	r3, [pc, #112]	@ (800db34 <rmw_init_options_fini+0x94>)
 800dac2:	6819      	ldr	r1, [r3, #0]
 800dac4:	b351      	cbz	r1, 800db1c <rmw_init_options_fini+0x7c>
 800dac6:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800dac8:	e001      	b.n	800dace <rmw_init_options_fini+0x2e>
 800daca:	6849      	ldr	r1, [r1, #4]
 800dacc:	b331      	cbz	r1, 800db1c <rmw_init_options_fini+0x7c>
 800dace:	688b      	ldr	r3, [r1, #8]
 800dad0:	429a      	cmp	r2, r3
 800dad2:	d1fa      	bne.n	800daca <rmw_init_options_fini+0x2a>
 800dad4:	4817      	ldr	r0, [pc, #92]	@ (800db34 <rmw_init_options_fini+0x94>)
 800dad6:	f008 fd51 	bl	801657c <put_memory>
 800dada:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800dadc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800dade:	69e0      	ldr	r0, [r4, #28]
 800dae0:	4798      	blx	r3
 800dae2:	4668      	mov	r0, sp
 800dae4:	f7ff fd9c 	bl	800d620 <rmw_get_zero_initialized_init_options>
 800dae8:	46ee      	mov	lr, sp
 800daea:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800daee:	46a4      	mov	ip, r4
 800daf0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800daf4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800daf8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800dafc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800db00:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800db04:	e89e 0003 	ldmia.w	lr, {r0, r1}
 800db08:	e88c 0003 	stmia.w	ip, {r0, r1}
 800db0c:	2300      	movs	r3, #0
 800db0e:	4618      	mov	r0, r3
 800db10:	b00e      	add	sp, #56	@ 0x38
 800db12:	bd10      	pop	{r4, pc}
 800db14:	230b      	movs	r3, #11
 800db16:	4618      	mov	r0, r3
 800db18:	b00e      	add	sp, #56	@ 0x38
 800db1a:	bd10      	pop	{r4, pc}
 800db1c:	2301      	movs	r3, #1
 800db1e:	4618      	mov	r0, r3
 800db20:	b00e      	add	sp, #56	@ 0x38
 800db22:	bd10      	pop	{r4, pc}
 800db24:	230c      	movs	r3, #12
 800db26:	e7f2      	b.n	800db0e <rmw_init_options_fini+0x6e>
 800db28:	230b      	movs	r3, #11
 800db2a:	4618      	mov	r0, r3
 800db2c:	4770      	bx	lr
 800db2e:	bf00      	nop
 800db30:	0801a460 	.word	0x0801a460
 800db34:	20010e6c 	.word	0x20010e6c

0800db38 <rmw_init>:
 800db38:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800db3c:	b083      	sub	sp, #12
 800db3e:	2800      	cmp	r0, #0
 800db40:	f000 80d3 	beq.w	800dcea <rmw_init+0x1b2>
 800db44:	460e      	mov	r6, r1
 800db46:	2900      	cmp	r1, #0
 800db48:	f000 80cf 	beq.w	800dcea <rmw_init+0x1b2>
 800db4c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800db4e:	4605      	mov	r5, r0
 800db50:	2b00      	cmp	r3, #0
 800db52:	f000 80ca 	beq.w	800dcea <rmw_init+0x1b2>
 800db56:	4b78      	ldr	r3, [pc, #480]	@ (800dd38 <rmw_init+0x200>)
 800db58:	6880      	ldr	r0, [r0, #8]
 800db5a:	681f      	ldr	r7, [r3, #0]
 800db5c:	b128      	cbz	r0, 800db6a <rmw_init+0x32>
 800db5e:	4639      	mov	r1, r7
 800db60:	f7f2 fb56 	bl	8000210 <strcmp>
 800db64:	2800      	cmp	r0, #0
 800db66:	f040 80ca 	bne.w	800dcfe <rmw_init+0x1c6>
 800db6a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800db6e:	4c73      	ldr	r4, [pc, #460]	@ (800dd3c <rmw_init+0x204>)
 800db70:	4973      	ldr	r1, [pc, #460]	@ (800dd40 <rmw_init+0x208>)
 800db72:	4874      	ldr	r0, [pc, #464]	@ (800dd44 <rmw_init+0x20c>)
 800db74:	60b7      	str	r7, [r6, #8]
 800db76:	e9c6 2300 	strd	r2, r3, [r6]
 800db7a:	68eb      	ldr	r3, [r5, #12]
 800db7c:	64b3      	str	r3, [r6, #72]	@ 0x48
 800db7e:	2201      	movs	r2, #1
 800db80:	f000 ff18 	bl	800e9b4 <rmw_uxrce_init_session_memory>
 800db84:	4620      	mov	r0, r4
 800db86:	4970      	ldr	r1, [pc, #448]	@ (800dd48 <rmw_init+0x210>)
 800db88:	2204      	movs	r2, #4
 800db8a:	f000 ff53 	bl	800ea34 <rmw_uxrce_init_static_input_buffer_memory>
 800db8e:	f04f 0800 	mov.w	r8, #0
 800db92:	486c      	ldr	r0, [pc, #432]	@ (800dd44 <rmw_init+0x20c>)
 800db94:	f884 800d 	strb.w	r8, [r4, #13]
 800db98:	f008 fce0 	bl	801655c <get_memory>
 800db9c:	2800      	cmp	r0, #0
 800db9e:	f000 80a9 	beq.w	800dcf4 <rmw_init+0x1bc>
 800dba2:	6884      	ldr	r4, [r0, #8]
 800dba4:	6b68      	ldr	r0, [r5, #52]	@ 0x34
 800dba6:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 800dba8:	f890 c010 	ldrb.w	ip, [r0, #16]
 800dbac:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 800dbb0:	9101      	str	r1, [sp, #4]
 800dbb2:	6a00      	ldr	r0, [r0, #32]
 800dbb4:	9000      	str	r0, [sp, #0]
 800dbb6:	f104 0910 	add.w	r9, r4, #16
 800dbba:	4661      	mov	r1, ip
 800dbbc:	4648      	mov	r0, r9
 800dbbe:	f002 fceb 	bl	8010598 <uxr_set_custom_transport_callbacks>
 800dbc2:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 800dbc6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800dbca:	e9c4 22e3 	strd	r2, r2, [r4, #908]	@ 0x38c
 800dbce:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 800dbd2:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 800dbd6:	495d      	ldr	r1, [pc, #372]	@ (800dd4c <rmw_init+0x214>)
 800dbd8:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 800dbdc:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 800dbe0:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 800dbe4:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 800dbe8:	4859      	ldr	r0, [pc, #356]	@ (800dd50 <rmw_init+0x218>)
 800dbea:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 800dbee:	2201      	movs	r2, #1
 800dbf0:	64f4      	str	r4, [r6, #76]	@ 0x4c
 800dbf2:	f000 febf 	bl	800e974 <rmw_uxrce_init_node_memory>
 800dbf6:	4957      	ldr	r1, [pc, #348]	@ (800dd54 <rmw_init+0x21c>)
 800dbf8:	4857      	ldr	r0, [pc, #348]	@ (800dd58 <rmw_init+0x220>)
 800dbfa:	2205      	movs	r2, #5
 800dbfc:	f000 fe9a 	bl	800e934 <rmw_uxrce_init_subscription_memory>
 800dc00:	4956      	ldr	r1, [pc, #344]	@ (800dd5c <rmw_init+0x224>)
 800dc02:	4857      	ldr	r0, [pc, #348]	@ (800dd60 <rmw_init+0x228>)
 800dc04:	220a      	movs	r2, #10
 800dc06:	f000 fe75 	bl	800e8f4 <rmw_uxrce_init_publisher_memory>
 800dc0a:	4956      	ldr	r1, [pc, #344]	@ (800dd64 <rmw_init+0x22c>)
 800dc0c:	4856      	ldr	r0, [pc, #344]	@ (800dd68 <rmw_init+0x230>)
 800dc0e:	2201      	movs	r2, #1
 800dc10:	f000 fe30 	bl	800e874 <rmw_uxrce_init_service_memory>
 800dc14:	4955      	ldr	r1, [pc, #340]	@ (800dd6c <rmw_init+0x234>)
 800dc16:	4856      	ldr	r0, [pc, #344]	@ (800dd70 <rmw_init+0x238>)
 800dc18:	2201      	movs	r2, #1
 800dc1a:	f000 fe4b 	bl	800e8b4 <rmw_uxrce_init_client_memory>
 800dc1e:	4955      	ldr	r1, [pc, #340]	@ (800dd74 <rmw_init+0x23c>)
 800dc20:	4855      	ldr	r0, [pc, #340]	@ (800dd78 <rmw_init+0x240>)
 800dc22:	220f      	movs	r2, #15
 800dc24:	f000 fee6 	bl	800e9f4 <rmw_uxrce_init_topic_memory>
 800dc28:	4954      	ldr	r1, [pc, #336]	@ (800dd7c <rmw_init+0x244>)
 800dc2a:	4855      	ldr	r0, [pc, #340]	@ (800dd80 <rmw_init+0x248>)
 800dc2c:	2203      	movs	r2, #3
 800dc2e:	f000 ff21 	bl	800ea74 <rmw_uxrce_init_init_options_impl_memory>
 800dc32:	4954      	ldr	r1, [pc, #336]	@ (800dd84 <rmw_init+0x24c>)
 800dc34:	4854      	ldr	r0, [pc, #336]	@ (800dd88 <rmw_init+0x250>)
 800dc36:	2204      	movs	r2, #4
 800dc38:	f000 ff3c 	bl	800eab4 <rmw_uxrce_init_wait_set_memory>
 800dc3c:	4953      	ldr	r1, [pc, #332]	@ (800dd8c <rmw_init+0x254>)
 800dc3e:	4854      	ldr	r0, [pc, #336]	@ (800dd90 <rmw_init+0x258>)
 800dc40:	2204      	movs	r2, #4
 800dc42:	f000 ff57 	bl	800eaf4 <rmw_uxrce_init_guard_condition_memory>
 800dc46:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 800dc48:	6cf0      	ldr	r0, [r6, #76]	@ 0x4c
 800dc4a:	4642      	mov	r2, r8
 800dc4c:	f000 fde2 	bl	800e814 <rmw_uxrce_transport_init>
 800dc50:	4607      	mov	r7, r0
 800dc52:	2800      	cmp	r0, #0
 800dc54:	d158      	bne.n	800dd08 <rmw_init+0x1d0>
 800dc56:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800dc58:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 800dc5c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800dc5e:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 800dc62:	4628      	mov	r0, r5
 800dc64:	f002 ffd0 	bl	8010c08 <uxr_init_session>
 800dc68:	494a      	ldr	r1, [pc, #296]	@ (800dd94 <rmw_init+0x25c>)
 800dc6a:	4622      	mov	r2, r4
 800dc6c:	4628      	mov	r0, r5
 800dc6e:	f002 ffef 	bl	8010c50 <uxr_set_topic_callback>
 800dc72:	4949      	ldr	r1, [pc, #292]	@ (800dd98 <rmw_init+0x260>)
 800dc74:	463a      	mov	r2, r7
 800dc76:	4628      	mov	r0, r5
 800dc78:	f002 ffe6 	bl	8010c48 <uxr_set_status_callback>
 800dc7c:	4947      	ldr	r1, [pc, #284]	@ (800dd9c <rmw_init+0x264>)
 800dc7e:	463a      	mov	r2, r7
 800dc80:	4628      	mov	r0, r5
 800dc82:	f002 ffe9 	bl	8010c58 <uxr_set_request_callback>
 800dc86:	4946      	ldr	r1, [pc, #280]	@ (800dda0 <rmw_init+0x268>)
 800dc88:	463a      	mov	r2, r7
 800dc8a:	4628      	mov	r0, r5
 800dc8c:	f002 ffe8 	bl	8010c60 <uxr_set_reply_callback>
 800dc90:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800dc94:	2304      	movs	r3, #4
 800dc96:	0092      	lsls	r2, r2, #2
 800dc98:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 800dc9c:	4628      	mov	r0, r5
 800dc9e:	f003 f81d 	bl	8010cdc <uxr_create_input_reliable_stream>
 800dca2:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800dca6:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 800dcaa:	0092      	lsls	r2, r2, #2
 800dcac:	2304      	movs	r3, #4
 800dcae:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 800dcb2:	4628      	mov	r0, r5
 800dcb4:	f002 ffea 	bl	8010c8c <uxr_create_output_reliable_stream>
 800dcb8:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 800dcbc:	4628      	mov	r0, r5
 800dcbe:	f003 f807 	bl	8010cd0 <uxr_create_input_best_effort_stream>
 800dcc2:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 800dcc6:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 800dcca:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 800dcce:	3114      	adds	r1, #20
 800dcd0:	4628      	mov	r0, r5
 800dcd2:	f002 ffc9 	bl	8010c68 <uxr_create_output_best_effort_stream>
 800dcd6:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 800dcda:	4628      	mov	r0, r5
 800dcdc:	f003 fd7e 	bl	80117dc <uxr_create_session>
 800dce0:	b1f8      	cbz	r0, 800dd22 <rmw_init+0x1ea>
 800dce2:	4638      	mov	r0, r7
 800dce4:	b003      	add	sp, #12
 800dce6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dcea:	270b      	movs	r7, #11
 800dcec:	4638      	mov	r0, r7
 800dcee:	b003      	add	sp, #12
 800dcf0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dcf4:	2701      	movs	r7, #1
 800dcf6:	4638      	mov	r0, r7
 800dcf8:	b003      	add	sp, #12
 800dcfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dcfe:	270c      	movs	r7, #12
 800dd00:	4638      	mov	r0, r7
 800dd02:	b003      	add	sp, #12
 800dd04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd08:	4648      	mov	r0, r9
 800dd0a:	f002 fc87 	bl	801061c <uxr_close_custom_transport>
 800dd0e:	480d      	ldr	r0, [pc, #52]	@ (800dd44 <rmw_init+0x20c>)
 800dd10:	4621      	mov	r1, r4
 800dd12:	f008 fc33 	bl	801657c <put_memory>
 800dd16:	4638      	mov	r0, r7
 800dd18:	f8c6 804c 	str.w	r8, [r6, #76]	@ 0x4c
 800dd1c:	b003      	add	sp, #12
 800dd1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd22:	4648      	mov	r0, r9
 800dd24:	f002 fc7a 	bl	801061c <uxr_close_custom_transport>
 800dd28:	4806      	ldr	r0, [pc, #24]	@ (800dd44 <rmw_init+0x20c>)
 800dd2a:	4621      	mov	r1, r4
 800dd2c:	f008 fc26 	bl	801657c <put_memory>
 800dd30:	64f7      	str	r7, [r6, #76]	@ 0x4c
 800dd32:	2701      	movs	r7, #1
 800dd34:	e7d5      	b.n	800dce2 <rmw_init+0x1aa>
 800dd36:	bf00      	nop
 800dd38:	0801a460 	.word	0x0801a460
 800dd3c:	20010ebc 	.word	0x20010ebc
 800dd40:	2000d168 	.word	0x2000d168
 800dd44:	20010eac 	.word	0x20010eac
 800dd48:	2000e710 	.word	0x2000e710
 800dd4c:	2000c78c 	.word	0x2000c78c
 800dd50:	20010e7c 	.word	0x20010e7c
 800dd54:	20010810 	.word	0x20010810
 800dd58:	20010ecc 	.word	0x20010ecc
 800dd5c:	2000c830 	.word	0x2000c830
 800dd60:	20010e8c 	.word	0x20010e8c
 800dd64:	2000d0a0 	.word	0x2000d0a0
 800dd68:	20010e9c 	.word	0x20010e9c
 800dd6c:	2000c5c0 	.word	0x2000c5c0
 800dd70:	2000c5ac 	.word	0x2000c5ac
 800dd74:	20010c48 	.word	0x20010c48
 800dd78:	20010edc 	.word	0x20010edc
 800dd7c:	2000c708 	.word	0x2000c708
 800dd80:	20010e6c 	.word	0x20010e6c
 800dd84:	20010dec 	.word	0x20010dec
 800dd88:	20010eec 	.word	0x20010eec
 800dd8c:	2000c688 	.word	0x2000c688
 800dd90:	20010e5c 	.word	0x20010e5c
 800dd94:	08016395 	.word	0x08016395
 800dd98:	0801638d 	.word	0x0801638d
 800dd9c:	0801642d 	.word	0x0801642d
 800dda0:	080164c9 	.word	0x080164c9

0800dda4 <rmw_shutdown>:
 800dda4:	b570      	push	{r4, r5, r6, lr}
 800dda6:	b094      	sub	sp, #80	@ 0x50
 800dda8:	2800      	cmp	r0, #0
 800ddaa:	d050      	beq.n	800de4e <rmw_shutdown+0xaa>
 800ddac:	4605      	mov	r5, r0
 800ddae:	6880      	ldr	r0, [r0, #8]
 800ddb0:	b128      	cbz	r0, 800ddbe <rmw_shutdown+0x1a>
 800ddb2:	4b2b      	ldr	r3, [pc, #172]	@ (800de60 <rmw_shutdown+0xbc>)
 800ddb4:	6819      	ldr	r1, [r3, #0]
 800ddb6:	f7f2 fa2b 	bl	8000210 <strcmp>
 800ddba:	2800      	cmp	r0, #0
 800ddbc:	d143      	bne.n	800de46 <rmw_shutdown+0xa2>
 800ddbe:	4b29      	ldr	r3, [pc, #164]	@ (800de64 <rmw_shutdown+0xc0>)
 800ddc0:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800ddc2:	681c      	ldr	r4, [r3, #0]
 800ddc4:	2c00      	cmp	r4, #0
 800ddc6:	d046      	beq.n	800de56 <rmw_shutdown+0xb2>
 800ddc8:	2600      	movs	r6, #0
 800ddca:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 800ddce:	6902      	ldr	r2, [r0, #16]
 800ddd0:	428a      	cmp	r2, r1
 800ddd2:	d024      	beq.n	800de1e <rmw_shutdown+0x7a>
 800ddd4:	2c00      	cmp	r4, #0
 800ddd6:	d1f8      	bne.n	800ddca <rmw_shutdown+0x26>
 800ddd8:	b189      	cbz	r1, 800ddfe <rmw_shutdown+0x5a>
 800ddda:	f8d1 3388 	ldr.w	r3, [r1, #904]	@ 0x388
 800ddde:	789b      	ldrb	r3, [r3, #2]
 800dde0:	2b01      	cmp	r3, #1
 800dde2:	f501 7028 	add.w	r0, r1, #672	@ 0x2a0
 800dde6:	bf14      	ite	ne
 800dde8:	210a      	movne	r1, #10
 800ddea:	2100      	moveq	r1, #0
 800ddec:	f003 fcce 	bl	801178c <uxr_delete_session_retries>
 800ddf0:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800ddf2:	f000 fe9f 	bl	800eb34 <rmw_uxrce_fini_session_memory>
 800ddf6:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800ddf8:	3010      	adds	r0, #16
 800ddfa:	f002 fc0f 	bl	801061c <uxr_close_custom_transport>
 800ddfe:	2300      	movs	r3, #0
 800de00:	64eb      	str	r3, [r5, #76]	@ 0x4c
 800de02:	b1b6      	cbz	r6, 800de32 <rmw_shutdown+0x8e>
 800de04:	4d18      	ldr	r5, [pc, #96]	@ (800de68 <rmw_shutdown+0xc4>)
 800de06:	682c      	ldr	r4, [r5, #0]
 800de08:	b134      	cbz	r4, 800de18 <rmw_shutdown+0x74>
 800de0a:	4621      	mov	r1, r4
 800de0c:	6864      	ldr	r4, [r4, #4]
 800de0e:	4628      	mov	r0, r5
 800de10:	f008 fbb4 	bl	801657c <put_memory>
 800de14:	2c00      	cmp	r4, #0
 800de16:	d1f8      	bne.n	800de0a <rmw_shutdown+0x66>
 800de18:	4630      	mov	r0, r6
 800de1a:	b014      	add	sp, #80	@ 0x50
 800de1c:	bd70      	pop	{r4, r5, r6, pc}
 800de1e:	3018      	adds	r0, #24
 800de20:	f000 f8e8 	bl	800dff4 <rmw_destroy_node>
 800de24:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800de26:	4606      	mov	r6, r0
 800de28:	2c00      	cmp	r4, #0
 800de2a:	d1ce      	bne.n	800ddca <rmw_shutdown+0x26>
 800de2c:	2900      	cmp	r1, #0
 800de2e:	d1d4      	bne.n	800ddda <rmw_shutdown+0x36>
 800de30:	e7e5      	b.n	800ddfe <rmw_shutdown+0x5a>
 800de32:	4668      	mov	r0, sp
 800de34:	f008 f9a0 	bl	8016178 <rmw_get_zero_initialized_context>
 800de38:	2250      	movs	r2, #80	@ 0x50
 800de3a:	4669      	mov	r1, sp
 800de3c:	4628      	mov	r0, r5
 800de3e:	f00a fe54 	bl	8018aea <memcpy>
 800de42:	2600      	movs	r6, #0
 800de44:	e7de      	b.n	800de04 <rmw_shutdown+0x60>
 800de46:	260c      	movs	r6, #12
 800de48:	4630      	mov	r0, r6
 800de4a:	b014      	add	sp, #80	@ 0x50
 800de4c:	bd70      	pop	{r4, r5, r6, pc}
 800de4e:	260b      	movs	r6, #11
 800de50:	4630      	mov	r0, r6
 800de52:	b014      	add	sp, #80	@ 0x50
 800de54:	bd70      	pop	{r4, r5, r6, pc}
 800de56:	2900      	cmp	r1, #0
 800de58:	d0eb      	beq.n	800de32 <rmw_shutdown+0x8e>
 800de5a:	4626      	mov	r6, r4
 800de5c:	e7bd      	b.n	800ddda <rmw_shutdown+0x36>
 800de5e:	bf00      	nop
 800de60:	0801a460 	.word	0x0801a460
 800de64:	20010e7c 	.word	0x20010e7c
 800de68:	20010ebc 	.word	0x20010ebc

0800de6c <rmw_context_fini>:
 800de6c:	4b17      	ldr	r3, [pc, #92]	@ (800decc <rmw_context_fini+0x60>)
 800de6e:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800de70:	b570      	push	{r4, r5, r6, lr}
 800de72:	681c      	ldr	r4, [r3, #0]
 800de74:	4605      	mov	r5, r0
 800de76:	b334      	cbz	r4, 800dec6 <rmw_context_fini+0x5a>
 800de78:	2600      	movs	r6, #0
 800de7a:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 800de7e:	6902      	ldr	r2, [r0, #16]
 800de80:	428a      	cmp	r2, r1
 800de82:	d018      	beq.n	800deb6 <rmw_context_fini+0x4a>
 800de84:	2c00      	cmp	r4, #0
 800de86:	d1f8      	bne.n	800de7a <rmw_context_fini+0xe>
 800de88:	b189      	cbz	r1, 800deae <rmw_context_fini+0x42>
 800de8a:	f8d1 3388 	ldr.w	r3, [r1, #904]	@ 0x388
 800de8e:	789b      	ldrb	r3, [r3, #2]
 800de90:	2b01      	cmp	r3, #1
 800de92:	f501 7028 	add.w	r0, r1, #672	@ 0x2a0
 800de96:	bf14      	ite	ne
 800de98:	210a      	movne	r1, #10
 800de9a:	2100      	moveq	r1, #0
 800de9c:	f003 fc76 	bl	801178c <uxr_delete_session_retries>
 800dea0:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800dea2:	f000 fe47 	bl	800eb34 <rmw_uxrce_fini_session_memory>
 800dea6:	6ce8      	ldr	r0, [r5, #76]	@ 0x4c
 800dea8:	3010      	adds	r0, #16
 800deaa:	f002 fbb7 	bl	801061c <uxr_close_custom_transport>
 800deae:	2300      	movs	r3, #0
 800deb0:	64eb      	str	r3, [r5, #76]	@ 0x4c
 800deb2:	4630      	mov	r0, r6
 800deb4:	bd70      	pop	{r4, r5, r6, pc}
 800deb6:	3018      	adds	r0, #24
 800deb8:	f000 f89c 	bl	800dff4 <rmw_destroy_node>
 800debc:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800debe:	4606      	mov	r6, r0
 800dec0:	2c00      	cmp	r4, #0
 800dec2:	d1da      	bne.n	800de7a <rmw_context_fini+0xe>
 800dec4:	e7e0      	b.n	800de88 <rmw_context_fini+0x1c>
 800dec6:	4626      	mov	r6, r4
 800dec8:	e7de      	b.n	800de88 <rmw_context_fini+0x1c>
 800deca:	bf00      	nop
 800decc:	20010e7c 	.word	0x20010e7c

0800ded0 <create_node>:
 800ded0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ded4:	b083      	sub	sp, #12
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d05f      	beq.n	800df9a <create_node+0xca>
 800deda:	4606      	mov	r6, r0
 800dedc:	4835      	ldr	r0, [pc, #212]	@ (800dfb4 <create_node+0xe4>)
 800dede:	460f      	mov	r7, r1
 800dee0:	4690      	mov	r8, r2
 800dee2:	461d      	mov	r5, r3
 800dee4:	f008 fb3a 	bl	801655c <get_memory>
 800dee8:	2800      	cmp	r0, #0
 800deea:	d056      	beq.n	800df9a <create_node+0xca>
 800deec:	6884      	ldr	r4, [r0, #8]
 800deee:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800def0:	6123      	str	r3, [r4, #16]
 800def2:	f008 fb9b 	bl	801662c <rmw_get_implementation_identifier>
 800def6:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 800defa:	e9c4 0406 	strd	r0, r4, [r4, #24]
 800defe:	f8c4 9020 	str.w	r9, [r4, #32]
 800df02:	4630      	mov	r0, r6
 800df04:	f7f2 f98e 	bl	8000224 <strlen>
 800df08:	1c42      	adds	r2, r0, #1
 800df0a:	2a3c      	cmp	r2, #60	@ 0x3c
 800df0c:	f104 0518 	add.w	r5, r4, #24
 800df10:	d840      	bhi.n	800df94 <create_node+0xc4>
 800df12:	4648      	mov	r0, r9
 800df14:	4631      	mov	r1, r6
 800df16:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 800df1a:	f00a fde6 	bl	8018aea <memcpy>
 800df1e:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 800df22:	4638      	mov	r0, r7
 800df24:	f7f2 f97e 	bl	8000224 <strlen>
 800df28:	1c42      	adds	r2, r0, #1
 800df2a:	2a3c      	cmp	r2, #60	@ 0x3c
 800df2c:	d832      	bhi.n	800df94 <create_node+0xc4>
 800df2e:	4639      	mov	r1, r7
 800df30:	4648      	mov	r0, r9
 800df32:	f00a fdda 	bl	8018aea <memcpy>
 800df36:	6923      	ldr	r3, [r4, #16]
 800df38:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800df3c:	2101      	movs	r1, #1
 800df3e:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 800df42:	1842      	adds	r2, r0, r1
 800df44:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 800df48:	f002 fb6c 	bl	8010624 <uxr_object_id>
 800df4c:	6160      	str	r0, [r4, #20]
 800df4e:	783b      	ldrb	r3, [r7, #0]
 800df50:	2b2f      	cmp	r3, #47	@ 0x2f
 800df52:	d127      	bne.n	800dfa4 <create_node+0xd4>
 800df54:	787b      	ldrb	r3, [r7, #1]
 800df56:	bb2b      	cbnz	r3, 800dfa4 <create_node+0xd4>
 800df58:	4a17      	ldr	r2, [pc, #92]	@ (800dfb8 <create_node+0xe8>)
 800df5a:	4818      	ldr	r0, [pc, #96]	@ (800dfbc <create_node+0xec>)
 800df5c:	4633      	mov	r3, r6
 800df5e:	213c      	movs	r1, #60	@ 0x3c
 800df60:	f00a fbbc 	bl	80186dc <sniprintf>
 800df64:	6920      	ldr	r0, [r4, #16]
 800df66:	4915      	ldr	r1, [pc, #84]	@ (800dfbc <create_node+0xec>)
 800df68:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 800df6c:	9100      	str	r1, [sp, #0]
 800df6e:	2106      	movs	r1, #6
 800df70:	9101      	str	r1, [sp, #4]
 800df72:	6811      	ldr	r1, [r2, #0]
 800df74:	6962      	ldr	r2, [r4, #20]
 800df76:	fa1f f388 	uxth.w	r3, r8
 800df7a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800df7e:	f002 f8d9 	bl	8010134 <uxr_buffer_create_participant_bin>
 800df82:	4602      	mov	r2, r0
 800df84:	6920      	ldr	r0, [r4, #16]
 800df86:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800df8a:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800df8e:	f000 ff49 	bl	800ee24 <run_xrce_session>
 800df92:	b918      	cbnz	r0, 800df9c <create_node+0xcc>
 800df94:	4628      	mov	r0, r5
 800df96:	f000 fdd3 	bl	800eb40 <rmw_uxrce_fini_node_memory>
 800df9a:	2500      	movs	r5, #0
 800df9c:	4628      	mov	r0, r5
 800df9e:	b003      	add	sp, #12
 800dfa0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dfa4:	4a06      	ldr	r2, [pc, #24]	@ (800dfc0 <create_node+0xf0>)
 800dfa6:	9600      	str	r6, [sp, #0]
 800dfa8:	463b      	mov	r3, r7
 800dfaa:	213c      	movs	r1, #60	@ 0x3c
 800dfac:	4803      	ldr	r0, [pc, #12]	@ (800dfbc <create_node+0xec>)
 800dfae:	f00a fb95 	bl	80186dc <sniprintf>
 800dfb2:	e7d7      	b.n	800df64 <create_node+0x94>
 800dfb4:	20010e7c 	.word	0x20010e7c
 800dfb8:	08019d6c 	.word	0x08019d6c
 800dfbc:	2000c570 	.word	0x2000c570
 800dfc0:	08019a10 	.word	0x08019a10

0800dfc4 <rmw_create_node>:
 800dfc4:	b199      	cbz	r1, 800dfee <rmw_create_node+0x2a>
 800dfc6:	780b      	ldrb	r3, [r1, #0]
 800dfc8:	468c      	mov	ip, r1
 800dfca:	b183      	cbz	r3, 800dfee <rmw_create_node+0x2a>
 800dfcc:	b410      	push	{r4}
 800dfce:	4614      	mov	r4, r2
 800dfd0:	b14a      	cbz	r2, 800dfe6 <rmw_create_node+0x22>
 800dfd2:	7813      	ldrb	r3, [r2, #0]
 800dfd4:	b13b      	cbz	r3, 800dfe6 <rmw_create_node+0x22>
 800dfd6:	6c82      	ldr	r2, [r0, #72]	@ 0x48
 800dfd8:	4603      	mov	r3, r0
 800dfda:	4621      	mov	r1, r4
 800dfdc:	4660      	mov	r0, ip
 800dfde:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dfe2:	f7ff bf75 	b.w	800ded0 <create_node>
 800dfe6:	2000      	movs	r0, #0
 800dfe8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dfec:	4770      	bx	lr
 800dfee:	2000      	movs	r0, #0
 800dff0:	4770      	bx	lr
 800dff2:	bf00      	nop

0800dff4 <rmw_destroy_node>:
 800dff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dff6:	b328      	cbz	r0, 800e044 <rmw_destroy_node+0x50>
 800dff8:	4607      	mov	r7, r0
 800dffa:	6800      	ldr	r0, [r0, #0]
 800dffc:	b120      	cbz	r0, 800e008 <rmw_destroy_node+0x14>
 800dffe:	4b36      	ldr	r3, [pc, #216]	@ (800e0d8 <rmw_destroy_node+0xe4>)
 800e000:	6819      	ldr	r1, [r3, #0]
 800e002:	f7f2 f905 	bl	8000210 <strcmp>
 800e006:	b9e8      	cbnz	r0, 800e044 <rmw_destroy_node+0x50>
 800e008:	687d      	ldr	r5, [r7, #4]
 800e00a:	b1dd      	cbz	r5, 800e044 <rmw_destroy_node+0x50>
 800e00c:	4b33      	ldr	r3, [pc, #204]	@ (800e0dc <rmw_destroy_node+0xe8>)
 800e00e:	681c      	ldr	r4, [r3, #0]
 800e010:	2c00      	cmp	r4, #0
 800e012:	d05f      	beq.n	800e0d4 <rmw_destroy_node+0xe0>
 800e014:	2600      	movs	r6, #0
 800e016:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e01a:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 800e01e:	429d      	cmp	r5, r3
 800e020:	d013      	beq.n	800e04a <rmw_destroy_node+0x56>
 800e022:	2c00      	cmp	r4, #0
 800e024:	d1f7      	bne.n	800e016 <rmw_destroy_node+0x22>
 800e026:	4b2e      	ldr	r3, [pc, #184]	@ (800e0e0 <rmw_destroy_node+0xec>)
 800e028:	681c      	ldr	r4, [r3, #0]
 800e02a:	b1c4      	cbz	r4, 800e05e <rmw_destroy_node+0x6a>
 800e02c:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e030:	6a0b      	ldr	r3, [r1, #32]
 800e032:	429d      	cmp	r5, r3
 800e034:	d1f9      	bne.n	800e02a <rmw_destroy_node+0x36>
 800e036:	317c      	adds	r1, #124	@ 0x7c
 800e038:	4638      	mov	r0, r7
 800e03a:	f000 fb37 	bl	800e6ac <rmw_destroy_subscription>
 800e03e:	2801      	cmp	r0, #1
 800e040:	4606      	mov	r6, r0
 800e042:	d1f2      	bne.n	800e02a <rmw_destroy_node+0x36>
 800e044:	2601      	movs	r6, #1
 800e046:	4630      	mov	r0, r6
 800e048:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e04a:	3184      	adds	r1, #132	@ 0x84
 800e04c:	4638      	mov	r0, r7
 800e04e:	f000 f9a5 	bl	800e39c <rmw_destroy_publisher>
 800e052:	2801      	cmp	r0, #1
 800e054:	4606      	mov	r6, r0
 800e056:	d0f5      	beq.n	800e044 <rmw_destroy_node+0x50>
 800e058:	2c00      	cmp	r4, #0
 800e05a:	d1dc      	bne.n	800e016 <rmw_destroy_node+0x22>
 800e05c:	e7e3      	b.n	800e026 <rmw_destroy_node+0x32>
 800e05e:	4b21      	ldr	r3, [pc, #132]	@ (800e0e4 <rmw_destroy_node+0xf0>)
 800e060:	681c      	ldr	r4, [r3, #0]
 800e062:	b16c      	cbz	r4, 800e080 <rmw_destroy_node+0x8c>
 800e064:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e068:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800e06a:	429d      	cmp	r5, r3
 800e06c:	d1f9      	bne.n	800e062 <rmw_destroy_node+0x6e>
 800e06e:	317c      	adds	r1, #124	@ 0x7c
 800e070:	4638      	mov	r0, r7
 800e072:	f000 f9e5 	bl	800e440 <rmw_destroy_service>
 800e076:	2801      	cmp	r0, #1
 800e078:	4606      	mov	r6, r0
 800e07a:	d0e3      	beq.n	800e044 <rmw_destroy_node+0x50>
 800e07c:	2c00      	cmp	r4, #0
 800e07e:	d1f1      	bne.n	800e064 <rmw_destroy_node+0x70>
 800e080:	4b19      	ldr	r3, [pc, #100]	@ (800e0e8 <rmw_destroy_node+0xf4>)
 800e082:	681c      	ldr	r4, [r3, #0]
 800e084:	b16c      	cbz	r4, 800e0a2 <rmw_destroy_node+0xae>
 800e086:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 800e08a:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 800e08c:	429d      	cmp	r5, r3
 800e08e:	d1f9      	bne.n	800e084 <rmw_destroy_node+0x90>
 800e090:	317c      	adds	r1, #124	@ 0x7c
 800e092:	4638      	mov	r0, r7
 800e094:	f008 fa86 	bl	80165a4 <rmw_destroy_client>
 800e098:	2801      	cmp	r0, #1
 800e09a:	4606      	mov	r6, r0
 800e09c:	d0d2      	beq.n	800e044 <rmw_destroy_node+0x50>
 800e09e:	2c00      	cmp	r4, #0
 800e0a0:	d1f1      	bne.n	800e086 <rmw_destroy_node+0x92>
 800e0a2:	6928      	ldr	r0, [r5, #16]
 800e0a4:	696a      	ldr	r2, [r5, #20]
 800e0a6:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e0aa:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e0ae:	6819      	ldr	r1, [r3, #0]
 800e0b0:	f001 fff4 	bl	801009c <uxr_buffer_delete_entity>
 800e0b4:	4602      	mov	r2, r0
 800e0b6:	6928      	ldr	r0, [r5, #16]
 800e0b8:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800e0bc:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800e0c0:	f000 feb0 	bl	800ee24 <run_xrce_session>
 800e0c4:	2800      	cmp	r0, #0
 800e0c6:	bf08      	it	eq
 800e0c8:	2602      	moveq	r6, #2
 800e0ca:	4638      	mov	r0, r7
 800e0cc:	f000 fd38 	bl	800eb40 <rmw_uxrce_fini_node_memory>
 800e0d0:	4630      	mov	r0, r6
 800e0d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e0d4:	4626      	mov	r6, r4
 800e0d6:	e7a6      	b.n	800e026 <rmw_destroy_node+0x32>
 800e0d8:	0801a460 	.word	0x0801a460
 800e0dc:	20010e8c 	.word	0x20010e8c
 800e0e0:	20010ecc 	.word	0x20010ecc
 800e0e4:	20010e9c 	.word	0x20010e9c
 800e0e8:	2000c5ac 	.word	0x2000c5ac

0800e0ec <rmw_node_get_graph_guard_condition>:
 800e0ec:	6843      	ldr	r3, [r0, #4]
 800e0ee:	6918      	ldr	r0, [r3, #16]
 800e0f0:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 800e0f4:	4770      	bx	lr
 800e0f6:	bf00      	nop

0800e0f8 <flush_session>:
 800e0f8:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 800e0fa:	f003 b9d5 	b.w	80114a8 <uxr_run_session_until_confirm_delivery>
 800e0fe:	bf00      	nop

0800e100 <rmw_publish>:
 800e100:	2800      	cmp	r0, #0
 800e102:	d053      	beq.n	800e1ac <rmw_publish+0xac>
 800e104:	b570      	push	{r4, r5, r6, lr}
 800e106:	460d      	mov	r5, r1
 800e108:	b08e      	sub	sp, #56	@ 0x38
 800e10a:	2900      	cmp	r1, #0
 800e10c:	d04b      	beq.n	800e1a6 <rmw_publish+0xa6>
 800e10e:	4604      	mov	r4, r0
 800e110:	6800      	ldr	r0, [r0, #0]
 800e112:	f000 ff07 	bl	800ef24 <is_uxrce_rmw_identifier_valid>
 800e116:	2800      	cmp	r0, #0
 800e118:	d045      	beq.n	800e1a6 <rmw_publish+0xa6>
 800e11a:	6866      	ldr	r6, [r4, #4]
 800e11c:	2e00      	cmp	r6, #0
 800e11e:	d042      	beq.n	800e1a6 <rmw_publish+0xa6>
 800e120:	69b4      	ldr	r4, [r6, #24]
 800e122:	4628      	mov	r0, r5
 800e124:	6923      	ldr	r3, [r4, #16]
 800e126:	4798      	blx	r3
 800e128:	69f3      	ldr	r3, [r6, #28]
 800e12a:	9005      	str	r0, [sp, #20]
 800e12c:	b113      	cbz	r3, 800e134 <rmw_publish+0x34>
 800e12e:	a805      	add	r0, sp, #20
 800e130:	4798      	blx	r3
 800e132:	9805      	ldr	r0, [sp, #20]
 800e134:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800e138:	691b      	ldr	r3, [r3, #16]
 800e13a:	9000      	str	r0, [sp, #0]
 800e13c:	6972      	ldr	r2, [r6, #20]
 800e13e:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800e140:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800e144:	ab06      	add	r3, sp, #24
 800e146:	f004 fc57 	bl	80129f8 <uxr_prepare_output_stream>
 800e14a:	b1d8      	cbz	r0, 800e184 <rmw_publish+0x84>
 800e14c:	68a3      	ldr	r3, [r4, #8]
 800e14e:	a906      	add	r1, sp, #24
 800e150:	4628      	mov	r0, r5
 800e152:	4798      	blx	r3
 800e154:	6a33      	ldr	r3, [r6, #32]
 800e156:	4604      	mov	r4, r0
 800e158:	b10b      	cbz	r3, 800e15e <rmw_publish+0x5e>
 800e15a:	a806      	add	r0, sp, #24
 800e15c:	4798      	blx	r3
 800e15e:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800e162:	2b01      	cmp	r3, #1
 800e164:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800e168:	d022      	beq.n	800e1b0 <rmw_publish+0xb0>
 800e16a:	6918      	ldr	r0, [r3, #16]
 800e16c:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800e16e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e172:	f003 f999 	bl	80114a8 <uxr_run_session_until_confirm_delivery>
 800e176:	4020      	ands	r0, r4
 800e178:	b2c4      	uxtb	r4, r0
 800e17a:	f084 0001 	eor.w	r0, r4, #1
 800e17e:	b2c0      	uxtb	r0, r0
 800e180:	b00e      	add	sp, #56	@ 0x38
 800e182:	bd70      	pop	{r4, r5, r6, pc}
 800e184:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800e188:	6918      	ldr	r0, [r3, #16]
 800e18a:	9b05      	ldr	r3, [sp, #20]
 800e18c:	9300      	str	r3, [sp, #0]
 800e18e:	4b0b      	ldr	r3, [pc, #44]	@ (800e1bc <rmw_publish+0xbc>)
 800e190:	9301      	str	r3, [sp, #4]
 800e192:	9602      	str	r6, [sp, #8]
 800e194:	6972      	ldr	r2, [r6, #20]
 800e196:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800e198:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e19c:	ab06      	add	r3, sp, #24
 800e19e:	f004 fc5b 	bl	8012a58 <uxr_prepare_output_stream_fragmented>
 800e1a2:	2800      	cmp	r0, #0
 800e1a4:	d1d2      	bne.n	800e14c <rmw_publish+0x4c>
 800e1a6:	2001      	movs	r0, #1
 800e1a8:	b00e      	add	sp, #56	@ 0x38
 800e1aa:	bd70      	pop	{r4, r5, r6, pc}
 800e1ac:	2001      	movs	r0, #1
 800e1ae:	4770      	bx	lr
 800e1b0:	6918      	ldr	r0, [r3, #16]
 800e1b2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e1b6:	f002 fdb7 	bl	8010d28 <uxr_flash_output_streams>
 800e1ba:	e7de      	b.n	800e17a <rmw_publish+0x7a>
 800e1bc:	0800e0f9 	.word	0x0800e0f9

0800e1c0 <rmw_create_publisher>:
 800e1c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1c4:	b087      	sub	sp, #28
 800e1c6:	2800      	cmp	r0, #0
 800e1c8:	f000 80cc 	beq.w	800e364 <rmw_create_publisher+0x1a4>
 800e1cc:	460e      	mov	r6, r1
 800e1ce:	2900      	cmp	r1, #0
 800e1d0:	f000 80c8 	beq.w	800e364 <rmw_create_publisher+0x1a4>
 800e1d4:	4604      	mov	r4, r0
 800e1d6:	6800      	ldr	r0, [r0, #0]
 800e1d8:	4615      	mov	r5, r2
 800e1da:	4698      	mov	r8, r3
 800e1dc:	f000 fea2 	bl	800ef24 <is_uxrce_rmw_identifier_valid>
 800e1e0:	2800      	cmp	r0, #0
 800e1e2:	f000 80bf 	beq.w	800e364 <rmw_create_publisher+0x1a4>
 800e1e6:	2d00      	cmp	r5, #0
 800e1e8:	f000 80bc 	beq.w	800e364 <rmw_create_publisher+0x1a4>
 800e1ec:	782b      	ldrb	r3, [r5, #0]
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	f000 80b8 	beq.w	800e364 <rmw_create_publisher+0x1a4>
 800e1f4:	f1b8 0f00 	cmp.w	r8, #0
 800e1f8:	f000 80b4 	beq.w	800e364 <rmw_create_publisher+0x1a4>
 800e1fc:	485c      	ldr	r0, [pc, #368]	@ (800e370 <rmw_create_publisher+0x1b0>)
 800e1fe:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800e202:	f008 f9ab 	bl	801655c <get_memory>
 800e206:	2800      	cmp	r0, #0
 800e208:	f000 80ac 	beq.w	800e364 <rmw_create_publisher+0x1a4>
 800e20c:	6884      	ldr	r4, [r0, #8]
 800e20e:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 800e212:	f008 fa0b 	bl	801662c <rmw_get_implementation_identifier>
 800e216:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 800e21a:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800e21e:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 800e222:	4628      	mov	r0, r5
 800e224:	f7f1 fffe 	bl	8000224 <strlen>
 800e228:	3001      	adds	r0, #1
 800e22a:	283c      	cmp	r0, #60	@ 0x3c
 800e22c:	f104 0784 	add.w	r7, r4, #132	@ 0x84
 800e230:	f200 8091 	bhi.w	800e356 <rmw_create_publisher+0x196>
 800e234:	4a4f      	ldr	r2, [pc, #316]	@ (800e374 <rmw_create_publisher+0x1b4>)
 800e236:	462b      	mov	r3, r5
 800e238:	213c      	movs	r1, #60	@ 0x3c
 800e23a:	4650      	mov	r0, sl
 800e23c:	f00a fa4e 	bl	80186dc <sniprintf>
 800e240:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800e244:	67e3      	str	r3, [r4, #124]	@ 0x7c
 800e246:	4641      	mov	r1, r8
 800e248:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 800e24c:	2250      	movs	r2, #80	@ 0x50
 800e24e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800e252:	f00a fc4a 	bl	8018aea <memcpy>
 800e256:	f898 3008 	ldrb.w	r3, [r8, #8]
 800e25a:	4947      	ldr	r1, [pc, #284]	@ (800e378 <rmw_create_publisher+0x1b8>)
 800e25c:	2b02      	cmp	r3, #2
 800e25e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e262:	bf0c      	ite	eq
 800e264:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 800e268:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 800e26c:	67a3      	str	r3, [r4, #120]	@ 0x78
 800e26e:	2300      	movs	r3, #0
 800e270:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800e274:	4630      	mov	r0, r6
 800e276:	f000 fe63 	bl	800ef40 <get_message_typesupport_handle>
 800e27a:	2800      	cmp	r0, #0
 800e27c:	d06b      	beq.n	800e356 <rmw_create_publisher+0x196>
 800e27e:	6842      	ldr	r2, [r0, #4]
 800e280:	61a2      	str	r2, [r4, #24]
 800e282:	2a00      	cmp	r2, #0
 800e284:	d067      	beq.n	800e356 <rmw_create_publisher+0x196>
 800e286:	4629      	mov	r1, r5
 800e288:	4643      	mov	r3, r8
 800e28a:	4648      	mov	r0, r9
 800e28c:	f008 f9fc 	bl	8016688 <create_topic>
 800e290:	6260      	str	r0, [r4, #36]	@ 0x24
 800e292:	2800      	cmp	r0, #0
 800e294:	d063      	beq.n	800e35e <rmw_create_publisher+0x19e>
 800e296:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e29a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e29e:	2103      	movs	r1, #3
 800e2a0:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 800e2a4:	1c42      	adds	r2, r0, #1
 800e2a6:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 800e2aa:	f002 f9bb 	bl	8010624 <uxr_object_id>
 800e2ae:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800e2b2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e2b6:	6120      	str	r0, [r4, #16]
 800e2b8:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800e2bc:	6910      	ldr	r0, [r2, #16]
 800e2be:	2506      	movs	r5, #6
 800e2c0:	9500      	str	r5, [sp, #0]
 800e2c2:	6819      	ldr	r1, [r3, #0]
 800e2c4:	6922      	ldr	r2, [r4, #16]
 800e2c6:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800e2ca:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e2ce:	f001 ff99 	bl	8010204 <uxr_buffer_create_publisher_bin>
 800e2d2:	4602      	mov	r2, r0
 800e2d4:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e2d8:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800e2dc:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800e2e0:	f000 fda0 	bl	800ee24 <run_xrce_session>
 800e2e4:	b3b8      	cbz	r0, 800e356 <rmw_create_publisher+0x196>
 800e2e6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e2ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e2ee:	2105      	movs	r1, #5
 800e2f0:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 800e2f4:	1c42      	adds	r2, r0, #1
 800e2f6:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 800e2fa:	f002 f993 	bl	8010624 <uxr_object_id>
 800e2fe:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800e302:	6160      	str	r0, [r4, #20]
 800e304:	691e      	ldr	r6, [r3, #16]
 800e306:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e30a:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800e30e:	f10d 0a10 	add.w	sl, sp, #16
 800e312:	4641      	mov	r1, r8
 800e314:	4650      	mov	r0, sl
 800e316:	f8d3 8384 	ldr.w	r8, [r3, #900]	@ 0x384
 800e31a:	f000 fd9f 	bl	800ee5c <convert_qos_profile>
 800e31e:	9503      	str	r5, [sp, #12]
 800e320:	e89a 0003 	ldmia.w	sl, {r0, r1}
 800e324:	9001      	str	r0, [sp, #4]
 800e326:	f8ad 1008 	strh.w	r1, [sp, #8]
 800e32a:	f8db 3010 	ldr.w	r3, [fp, #16]
 800e32e:	9300      	str	r3, [sp, #0]
 800e330:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 800e334:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800e338:	f8d8 1000 	ldr.w	r1, [r8]
 800e33c:	4630      	mov	r0, r6
 800e33e:	f001 ffc1 	bl	80102c4 <uxr_buffer_create_datawriter_bin>
 800e342:	4602      	mov	r2, r0
 800e344:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e348:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800e34c:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800e350:	f000 fd68 	bl	800ee24 <run_xrce_session>
 800e354:	b938      	cbnz	r0, 800e366 <rmw_create_publisher+0x1a6>
 800e356:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800e358:	b108      	cbz	r0, 800e35e <rmw_create_publisher+0x19e>
 800e35a:	f000 fc61 	bl	800ec20 <rmw_uxrce_fini_topic_memory>
 800e35e:	4638      	mov	r0, r7
 800e360:	f000 fc06 	bl	800eb70 <rmw_uxrce_fini_publisher_memory>
 800e364:	2700      	movs	r7, #0
 800e366:	4638      	mov	r0, r7
 800e368:	b007      	add	sp, #28
 800e36a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e36e:	bf00      	nop
 800e370:	20010e8c 	.word	0x20010e8c
 800e374:	08019d6c 	.word	0x08019d6c
 800e378:	08019d38 	.word	0x08019d38

0800e37c <rmw_publisher_get_actual_qos>:
 800e37c:	b150      	cbz	r0, 800e394 <rmw_publisher_get_actual_qos+0x18>
 800e37e:	b508      	push	{r3, lr}
 800e380:	460b      	mov	r3, r1
 800e382:	b149      	cbz	r1, 800e398 <rmw_publisher_get_actual_qos+0x1c>
 800e384:	6841      	ldr	r1, [r0, #4]
 800e386:	2250      	movs	r2, #80	@ 0x50
 800e388:	3128      	adds	r1, #40	@ 0x28
 800e38a:	4618      	mov	r0, r3
 800e38c:	f00a fbad 	bl	8018aea <memcpy>
 800e390:	2000      	movs	r0, #0
 800e392:	bd08      	pop	{r3, pc}
 800e394:	200b      	movs	r0, #11
 800e396:	4770      	bx	lr
 800e398:	200b      	movs	r0, #11
 800e39a:	bd08      	pop	{r3, pc}

0800e39c <rmw_destroy_publisher>:
 800e39c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e39e:	b128      	cbz	r0, 800e3ac <rmw_destroy_publisher+0x10>
 800e3a0:	4604      	mov	r4, r0
 800e3a2:	6800      	ldr	r0, [r0, #0]
 800e3a4:	460d      	mov	r5, r1
 800e3a6:	f000 fdbd 	bl	800ef24 <is_uxrce_rmw_identifier_valid>
 800e3aa:	b910      	cbnz	r0, 800e3b2 <rmw_destroy_publisher+0x16>
 800e3ac:	2401      	movs	r4, #1
 800e3ae:	4620      	mov	r0, r4
 800e3b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e3b2:	6863      	ldr	r3, [r4, #4]
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d0f9      	beq.n	800e3ac <rmw_destroy_publisher+0x10>
 800e3b8:	2d00      	cmp	r5, #0
 800e3ba:	d0f7      	beq.n	800e3ac <rmw_destroy_publisher+0x10>
 800e3bc:	6828      	ldr	r0, [r5, #0]
 800e3be:	f000 fdb1 	bl	800ef24 <is_uxrce_rmw_identifier_valid>
 800e3c2:	2800      	cmp	r0, #0
 800e3c4:	d0f2      	beq.n	800e3ac <rmw_destroy_publisher+0x10>
 800e3c6:	686c      	ldr	r4, [r5, #4]
 800e3c8:	2c00      	cmp	r4, #0
 800e3ca:	d0ef      	beq.n	800e3ac <rmw_destroy_publisher+0x10>
 800e3cc:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800e3ce:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800e3d2:	f008 f9a9 	bl	8016728 <destroy_topic>
 800e3d6:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800e3da:	6962      	ldr	r2, [r4, #20]
 800e3dc:	6918      	ldr	r0, [r3, #16]
 800e3de:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e3e2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e3e6:	6819      	ldr	r1, [r3, #0]
 800e3e8:	f001 fe58 	bl	801009c <uxr_buffer_delete_entity>
 800e3ec:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800e3f0:	6922      	ldr	r2, [r4, #16]
 800e3f2:	691b      	ldr	r3, [r3, #16]
 800e3f4:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 800e3f8:	4604      	mov	r4, r0
 800e3fa:	6809      	ldr	r1, [r1, #0]
 800e3fc:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800e400:	f001 fe4c 	bl	801009c <uxr_buffer_delete_entity>
 800e404:	693e      	ldr	r6, [r7, #16]
 800e406:	4622      	mov	r2, r4
 800e408:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800e40c:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800e410:	4604      	mov	r4, r0
 800e412:	4630      	mov	r0, r6
 800e414:	f000 fd06 	bl	800ee24 <run_xrce_session>
 800e418:	693e      	ldr	r6, [r7, #16]
 800e41a:	4622      	mov	r2, r4
 800e41c:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800e420:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800e424:	4604      	mov	r4, r0
 800e426:	4630      	mov	r0, r6
 800e428:	f000 fcfc 	bl	800ee24 <run_xrce_session>
 800e42c:	b12c      	cbz	r4, 800e43a <rmw_destroy_publisher+0x9e>
 800e42e:	b120      	cbz	r0, 800e43a <rmw_destroy_publisher+0x9e>
 800e430:	2400      	movs	r4, #0
 800e432:	4628      	mov	r0, r5
 800e434:	f000 fb9c 	bl	800eb70 <rmw_uxrce_fini_publisher_memory>
 800e438:	e7b9      	b.n	800e3ae <rmw_destroy_publisher+0x12>
 800e43a:	2402      	movs	r4, #2
 800e43c:	e7f9      	b.n	800e432 <rmw_destroy_publisher+0x96>
 800e43e:	bf00      	nop

0800e440 <rmw_destroy_service>:
 800e440:	b570      	push	{r4, r5, r6, lr}
 800e442:	b128      	cbz	r0, 800e450 <rmw_destroy_service+0x10>
 800e444:	4604      	mov	r4, r0
 800e446:	6800      	ldr	r0, [r0, #0]
 800e448:	460d      	mov	r5, r1
 800e44a:	f000 fd6b 	bl	800ef24 <is_uxrce_rmw_identifier_valid>
 800e44e:	b910      	cbnz	r0, 800e456 <rmw_destroy_service+0x16>
 800e450:	2401      	movs	r4, #1
 800e452:	4620      	mov	r0, r4
 800e454:	bd70      	pop	{r4, r5, r6, pc}
 800e456:	6863      	ldr	r3, [r4, #4]
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d0f9      	beq.n	800e450 <rmw_destroy_service+0x10>
 800e45c:	2d00      	cmp	r5, #0
 800e45e:	d0f7      	beq.n	800e450 <rmw_destroy_service+0x10>
 800e460:	6828      	ldr	r0, [r5, #0]
 800e462:	f000 fd5f 	bl	800ef24 <is_uxrce_rmw_identifier_valid>
 800e466:	2800      	cmp	r0, #0
 800e468:	d0f2      	beq.n	800e450 <rmw_destroy_service+0x10>
 800e46a:	686e      	ldr	r6, [r5, #4]
 800e46c:	2e00      	cmp	r6, #0
 800e46e:	d0ef      	beq.n	800e450 <rmw_destroy_service+0x10>
 800e470:	6864      	ldr	r4, [r4, #4]
 800e472:	6932      	ldr	r2, [r6, #16]
 800e474:	6920      	ldr	r0, [r4, #16]
 800e476:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e47a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e47e:	6819      	ldr	r1, [r3, #0]
 800e480:	f002 fa3e 	bl	8010900 <uxr_buffer_cancel_data>
 800e484:	4602      	mov	r2, r0
 800e486:	6920      	ldr	r0, [r4, #16]
 800e488:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800e48c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800e490:	f000 fcc8 	bl	800ee24 <run_xrce_session>
 800e494:	6920      	ldr	r0, [r4, #16]
 800e496:	6932      	ldr	r2, [r6, #16]
 800e498:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e49c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e4a0:	6819      	ldr	r1, [r3, #0]
 800e4a2:	f001 fdfb 	bl	801009c <uxr_buffer_delete_entity>
 800e4a6:	4602      	mov	r2, r0
 800e4a8:	6920      	ldr	r0, [r4, #16]
 800e4aa:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800e4ae:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800e4b2:	f000 fcb7 	bl	800ee24 <run_xrce_session>
 800e4b6:	2800      	cmp	r0, #0
 800e4b8:	4628      	mov	r0, r5
 800e4ba:	bf14      	ite	ne
 800e4bc:	2400      	movne	r4, #0
 800e4be:	2402      	moveq	r4, #2
 800e4c0:	f000 fb82 	bl	800ebc8 <rmw_uxrce_fini_service_memory>
 800e4c4:	e7c5      	b.n	800e452 <rmw_destroy_service+0x12>
 800e4c6:	bf00      	nop

0800e4c8 <rmw_create_subscription>:
 800e4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4cc:	b08d      	sub	sp, #52	@ 0x34
 800e4ce:	2800      	cmp	r0, #0
 800e4d0:	f000 80d1 	beq.w	800e676 <rmw_create_subscription+0x1ae>
 800e4d4:	460e      	mov	r6, r1
 800e4d6:	2900      	cmp	r1, #0
 800e4d8:	f000 80cd 	beq.w	800e676 <rmw_create_subscription+0x1ae>
 800e4dc:	4604      	mov	r4, r0
 800e4de:	6800      	ldr	r0, [r0, #0]
 800e4e0:	4615      	mov	r5, r2
 800e4e2:	4698      	mov	r8, r3
 800e4e4:	f000 fd1e 	bl	800ef24 <is_uxrce_rmw_identifier_valid>
 800e4e8:	2800      	cmp	r0, #0
 800e4ea:	f000 80c4 	beq.w	800e676 <rmw_create_subscription+0x1ae>
 800e4ee:	2d00      	cmp	r5, #0
 800e4f0:	f000 80c1 	beq.w	800e676 <rmw_create_subscription+0x1ae>
 800e4f4:	782b      	ldrb	r3, [r5, #0]
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	f000 80bd 	beq.w	800e676 <rmw_create_subscription+0x1ae>
 800e4fc:	f1b8 0f00 	cmp.w	r8, #0
 800e500:	f000 80b9 	beq.w	800e676 <rmw_create_subscription+0x1ae>
 800e504:	485e      	ldr	r0, [pc, #376]	@ (800e680 <rmw_create_subscription+0x1b8>)
 800e506:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800e50a:	f008 f827 	bl	801655c <get_memory>
 800e50e:	4604      	mov	r4, r0
 800e510:	2800      	cmp	r0, #0
 800e512:	f000 80b1 	beq.w	800e678 <rmw_create_subscription+0x1b0>
 800e516:	6887      	ldr	r7, [r0, #8]
 800e518:	f8c7 7080 	str.w	r7, [r7, #128]	@ 0x80
 800e51c:	f008 f886 	bl	801662c <rmw_get_implementation_identifier>
 800e520:	f107 0a98 	add.w	sl, r7, #152	@ 0x98
 800e524:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800e526:	f8c7 a084 	str.w	sl, [r7, #132]	@ 0x84
 800e52a:	4628      	mov	r0, r5
 800e52c:	f7f1 fe7a 	bl	8000224 <strlen>
 800e530:	3001      	adds	r0, #1
 800e532:	283c      	cmp	r0, #60	@ 0x3c
 800e534:	f107 047c 	add.w	r4, r7, #124	@ 0x7c
 800e538:	f200 8096 	bhi.w	800e668 <rmw_create_subscription+0x1a0>
 800e53c:	4a51      	ldr	r2, [pc, #324]	@ (800e684 <rmw_create_subscription+0x1bc>)
 800e53e:	462b      	mov	r3, r5
 800e540:	213c      	movs	r1, #60	@ 0x3c
 800e542:	4650      	mov	r0, sl
 800e544:	f00a f8ca 	bl	80186dc <sniprintf>
 800e548:	4641      	mov	r1, r8
 800e54a:	f8c7 9020 	str.w	r9, [r7, #32]
 800e54e:	2250      	movs	r2, #80	@ 0x50
 800e550:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800e554:	f00a fac9 	bl	8018aea <memcpy>
 800e558:	494b      	ldr	r1, [pc, #300]	@ (800e688 <rmw_create_subscription+0x1c0>)
 800e55a:	4630      	mov	r0, r6
 800e55c:	f000 fcf0 	bl	800ef40 <get_message_typesupport_handle>
 800e560:	2800      	cmp	r0, #0
 800e562:	f000 8081 	beq.w	800e668 <rmw_create_subscription+0x1a0>
 800e566:	6842      	ldr	r2, [r0, #4]
 800e568:	61ba      	str	r2, [r7, #24]
 800e56a:	2a00      	cmp	r2, #0
 800e56c:	d07c      	beq.n	800e668 <rmw_create_subscription+0x1a0>
 800e56e:	4629      	mov	r1, r5
 800e570:	4643      	mov	r3, r8
 800e572:	4648      	mov	r0, r9
 800e574:	f008 f888 	bl	8016688 <create_topic>
 800e578:	61f8      	str	r0, [r7, #28]
 800e57a:	2800      	cmp	r0, #0
 800e57c:	d078      	beq.n	800e670 <rmw_create_subscription+0x1a8>
 800e57e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e582:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e586:	2104      	movs	r1, #4
 800e588:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 800e58c:	1c42      	adds	r2, r0, #1
 800e58e:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 800e592:	f002 f847 	bl	8010624 <uxr_object_id>
 800e596:	6138      	str	r0, [r7, #16]
 800e598:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e59c:	2506      	movs	r5, #6
 800e59e:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 800e5a2:	9500      	str	r5, [sp, #0]
 800e5a4:	6819      	ldr	r1, [r3, #0]
 800e5a6:	693a      	ldr	r2, [r7, #16]
 800e5a8:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800e5ac:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e5b0:	f001 fe58 	bl	8010264 <uxr_buffer_create_subscriber_bin>
 800e5b4:	4602      	mov	r2, r0
 800e5b6:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e5ba:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800e5be:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800e5c2:	f000 fc2f 	bl	800ee24 <run_xrce_session>
 800e5c6:	2800      	cmp	r0, #0
 800e5c8:	d04e      	beq.n	800e668 <rmw_create_subscription+0x1a0>
 800e5ca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e5ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e5d2:	4629      	mov	r1, r5
 800e5d4:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 800e5d8:	1c42      	adds	r2, r0, #1
 800e5da:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 800e5de:	f002 f821 	bl	8010624 <uxr_object_id>
 800e5e2:	ae08      	add	r6, sp, #32
 800e5e4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e5e8:	69fb      	ldr	r3, [r7, #28]
 800e5ea:	6178      	str	r0, [r7, #20]
 800e5ec:	4641      	mov	r1, r8
 800e5ee:	4630      	mov	r0, r6
 800e5f0:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 800e5f4:	9305      	str	r3, [sp, #20]
 800e5f6:	f000 fc31 	bl	800ee5c <convert_qos_profile>
 800e5fa:	9503      	str	r5, [sp, #12]
 800e5fc:	e896 0003 	ldmia.w	r6, {r0, r1}
 800e600:	9b05      	ldr	r3, [sp, #20]
 800e602:	9001      	str	r0, [sp, #4]
 800e604:	f8ad 1008 	strh.w	r1, [sp, #8]
 800e608:	691b      	ldr	r3, [r3, #16]
 800e60a:	9300      	str	r3, [sp, #0]
 800e60c:	e9d7 3204 	ldrd	r3, r2, [r7, #16]
 800e610:	f8db 1000 	ldr.w	r1, [fp]
 800e614:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 800e618:	f001 feca 	bl	80103b0 <uxr_buffer_create_datareader_bin>
 800e61c:	4602      	mov	r2, r0
 800e61e:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e622:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800e626:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800e62a:	f000 fbfb 	bl	800ee24 <run_xrce_session>
 800e62e:	b1d8      	cbz	r0, 800e668 <rmw_create_subscription+0x1a0>
 800e630:	f898 3008 	ldrb.w	r3, [r8, #8]
 800e634:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800e638:	2b02      	cmp	r3, #2
 800e63a:	bf0c      	ite	eq
 800e63c:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 800e640:	f8d0 3374 	ldrne.w	r3, [r0, #884]	@ 0x374
 800e644:	9307      	str	r3, [sp, #28]
 800e646:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800e64a:	2200      	movs	r2, #0
 800e64c:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 800e650:	ab0a      	add	r3, sp, #40	@ 0x28
 800e652:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800e656:	9300      	str	r3, [sp, #0]
 800e658:	697a      	ldr	r2, [r7, #20]
 800e65a:	9b07      	ldr	r3, [sp, #28]
 800e65c:	6809      	ldr	r1, [r1, #0]
 800e65e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e662:	f002 f913 	bl	801088c <uxr_buffer_request_data>
 800e666:	e007      	b.n	800e678 <rmw_create_subscription+0x1b0>
 800e668:	69f8      	ldr	r0, [r7, #28]
 800e66a:	b108      	cbz	r0, 800e670 <rmw_create_subscription+0x1a8>
 800e66c:	f000 fad8 	bl	800ec20 <rmw_uxrce_fini_topic_memory>
 800e670:	4620      	mov	r0, r4
 800e672:	f000 fa93 	bl	800eb9c <rmw_uxrce_fini_subscription_memory>
 800e676:	2400      	movs	r4, #0
 800e678:	4620      	mov	r0, r4
 800e67a:	b00d      	add	sp, #52	@ 0x34
 800e67c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e680:	20010ecc 	.word	0x20010ecc
 800e684:	08019d6c 	.word	0x08019d6c
 800e688:	08019d38 	.word	0x08019d38

0800e68c <rmw_subscription_get_actual_qos>:
 800e68c:	b150      	cbz	r0, 800e6a4 <rmw_subscription_get_actual_qos+0x18>
 800e68e:	b508      	push	{r3, lr}
 800e690:	460b      	mov	r3, r1
 800e692:	b149      	cbz	r1, 800e6a8 <rmw_subscription_get_actual_qos+0x1c>
 800e694:	6841      	ldr	r1, [r0, #4]
 800e696:	2250      	movs	r2, #80	@ 0x50
 800e698:	3128      	adds	r1, #40	@ 0x28
 800e69a:	4618      	mov	r0, r3
 800e69c:	f00a fa25 	bl	8018aea <memcpy>
 800e6a0:	2000      	movs	r0, #0
 800e6a2:	bd08      	pop	{r3, pc}
 800e6a4:	200b      	movs	r0, #11
 800e6a6:	4770      	bx	lr
 800e6a8:	200b      	movs	r0, #11
 800e6aa:	bd08      	pop	{r3, pc}

0800e6ac <rmw_destroy_subscription>:
 800e6ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6ae:	b128      	cbz	r0, 800e6bc <rmw_destroy_subscription+0x10>
 800e6b0:	4604      	mov	r4, r0
 800e6b2:	6800      	ldr	r0, [r0, #0]
 800e6b4:	460d      	mov	r5, r1
 800e6b6:	f000 fc35 	bl	800ef24 <is_uxrce_rmw_identifier_valid>
 800e6ba:	b910      	cbnz	r0, 800e6c2 <rmw_destroy_subscription+0x16>
 800e6bc:	2401      	movs	r4, #1
 800e6be:	4620      	mov	r0, r4
 800e6c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e6c2:	6863      	ldr	r3, [r4, #4]
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d0f9      	beq.n	800e6bc <rmw_destroy_subscription+0x10>
 800e6c8:	2d00      	cmp	r5, #0
 800e6ca:	d0f7      	beq.n	800e6bc <rmw_destroy_subscription+0x10>
 800e6cc:	6828      	ldr	r0, [r5, #0]
 800e6ce:	f000 fc29 	bl	800ef24 <is_uxrce_rmw_identifier_valid>
 800e6d2:	2800      	cmp	r0, #0
 800e6d4:	d0f2      	beq.n	800e6bc <rmw_destroy_subscription+0x10>
 800e6d6:	686c      	ldr	r4, [r5, #4]
 800e6d8:	2c00      	cmp	r4, #0
 800e6da:	d0ef      	beq.n	800e6bc <rmw_destroy_subscription+0x10>
 800e6dc:	6a26      	ldr	r6, [r4, #32]
 800e6de:	6962      	ldr	r2, [r4, #20]
 800e6e0:	6930      	ldr	r0, [r6, #16]
 800e6e2:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e6e6:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e6ea:	6819      	ldr	r1, [r3, #0]
 800e6ec:	f002 f908 	bl	8010900 <uxr_buffer_cancel_data>
 800e6f0:	4602      	mov	r2, r0
 800e6f2:	6930      	ldr	r0, [r6, #16]
 800e6f4:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800e6f8:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800e6fc:	f000 fb92 	bl	800ee24 <run_xrce_session>
 800e700:	69e0      	ldr	r0, [r4, #28]
 800e702:	f008 f811 	bl	8016728 <destroy_topic>
 800e706:	6a23      	ldr	r3, [r4, #32]
 800e708:	6962      	ldr	r2, [r4, #20]
 800e70a:	6918      	ldr	r0, [r3, #16]
 800e70c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800e710:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800e714:	6819      	ldr	r1, [r3, #0]
 800e716:	f001 fcc1 	bl	801009c <uxr_buffer_delete_entity>
 800e71a:	6a23      	ldr	r3, [r4, #32]
 800e71c:	6922      	ldr	r2, [r4, #16]
 800e71e:	691b      	ldr	r3, [r3, #16]
 800e720:	f8d3 1388 	ldr.w	r1, [r3, #904]	@ 0x388
 800e724:	4604      	mov	r4, r0
 800e726:	6809      	ldr	r1, [r1, #0]
 800e728:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800e72c:	f001 fcb6 	bl	801009c <uxr_buffer_delete_entity>
 800e730:	6937      	ldr	r7, [r6, #16]
 800e732:	4622      	mov	r2, r4
 800e734:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 800e738:	f8d7 1388 	ldr.w	r1, [r7, #904]	@ 0x388
 800e73c:	4604      	mov	r4, r0
 800e73e:	4638      	mov	r0, r7
 800e740:	f000 fb70 	bl	800ee24 <run_xrce_session>
 800e744:	6936      	ldr	r6, [r6, #16]
 800e746:	4622      	mov	r2, r4
 800e748:	f8d6 3390 	ldr.w	r3, [r6, #912]	@ 0x390
 800e74c:	f8d6 1388 	ldr.w	r1, [r6, #904]	@ 0x388
 800e750:	4604      	mov	r4, r0
 800e752:	4630      	mov	r0, r6
 800e754:	f000 fb66 	bl	800ee24 <run_xrce_session>
 800e758:	b12c      	cbz	r4, 800e766 <rmw_destroy_subscription+0xba>
 800e75a:	b120      	cbz	r0, 800e766 <rmw_destroy_subscription+0xba>
 800e75c:	2400      	movs	r4, #0
 800e75e:	4628      	mov	r0, r5
 800e760:	f000 fa1c 	bl	800eb9c <rmw_uxrce_fini_subscription_memory>
 800e764:	e7ab      	b.n	800e6be <rmw_destroy_subscription+0x12>
 800e766:	2402      	movs	r4, #2
 800e768:	e7f9      	b.n	800e75e <rmw_destroy_subscription+0xb2>
 800e76a:	bf00      	nop

0800e76c <rmw_take_with_info>:
 800e76c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e76e:	4604      	mov	r4, r0
 800e770:	6800      	ldr	r0, [r0, #0]
 800e772:	b089      	sub	sp, #36	@ 0x24
 800e774:	460f      	mov	r7, r1
 800e776:	4615      	mov	r5, r2
 800e778:	b128      	cbz	r0, 800e786 <rmw_take_with_info+0x1a>
 800e77a:	4b24      	ldr	r3, [pc, #144]	@ (800e80c <rmw_take_with_info+0xa0>)
 800e77c:	6819      	ldr	r1, [r3, #0]
 800e77e:	f7f1 fd47 	bl	8000210 <strcmp>
 800e782:	2800      	cmp	r0, #0
 800e784:	d13e      	bne.n	800e804 <rmw_take_with_info+0x98>
 800e786:	b305      	cbz	r5, 800e7ca <rmw_take_with_info+0x5e>
 800e788:	6864      	ldr	r4, [r4, #4]
 800e78a:	2300      	movs	r3, #0
 800e78c:	702b      	strb	r3, [r5, #0]
 800e78e:	f000 facb 	bl	800ed28 <rmw_uxrce_clean_expired_static_input_buffer>
 800e792:	4620      	mov	r0, r4
 800e794:	f000 faa0 	bl	800ecd8 <rmw_uxrce_find_static_input_buffer_by_owner>
 800e798:	4606      	mov	r6, r0
 800e79a:	b1f0      	cbz	r0, 800e7da <rmw_take_with_info+0x6e>
 800e79c:	6881      	ldr	r1, [r0, #8]
 800e79e:	4668      	mov	r0, sp
 800e7a0:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 800e7a4:	3110      	adds	r1, #16
 800e7a6:	f001 fc09 	bl	800ffbc <ucdr_init_buffer>
 800e7aa:	69a3      	ldr	r3, [r4, #24]
 800e7ac:	4639      	mov	r1, r7
 800e7ae:	68db      	ldr	r3, [r3, #12]
 800e7b0:	4668      	mov	r0, sp
 800e7b2:	4798      	blx	r3
 800e7b4:	4631      	mov	r1, r6
 800e7b6:	4604      	mov	r4, r0
 800e7b8:	4815      	ldr	r0, [pc, #84]	@ (800e810 <rmw_take_with_info+0xa4>)
 800e7ba:	f007 fedf 	bl	801657c <put_memory>
 800e7be:	702c      	strb	r4, [r5, #0]
 800e7c0:	f084 0001 	eor.w	r0, r4, #1
 800e7c4:	b2c0      	uxtb	r0, r0
 800e7c6:	b009      	add	sp, #36	@ 0x24
 800e7c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7ca:	6864      	ldr	r4, [r4, #4]
 800e7cc:	f000 faac 	bl	800ed28 <rmw_uxrce_clean_expired_static_input_buffer>
 800e7d0:	4620      	mov	r0, r4
 800e7d2:	f000 fa81 	bl	800ecd8 <rmw_uxrce_find_static_input_buffer_by_owner>
 800e7d6:	4605      	mov	r5, r0
 800e7d8:	b910      	cbnz	r0, 800e7e0 <rmw_take_with_info+0x74>
 800e7da:	2001      	movs	r0, #1
 800e7dc:	b009      	add	sp, #36	@ 0x24
 800e7de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7e0:	68a9      	ldr	r1, [r5, #8]
 800e7e2:	4668      	mov	r0, sp
 800e7e4:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 800e7e8:	3110      	adds	r1, #16
 800e7ea:	f001 fbe7 	bl	800ffbc <ucdr_init_buffer>
 800e7ee:	69a3      	ldr	r3, [r4, #24]
 800e7f0:	4639      	mov	r1, r7
 800e7f2:	68db      	ldr	r3, [r3, #12]
 800e7f4:	4668      	mov	r0, sp
 800e7f6:	4798      	blx	r3
 800e7f8:	4629      	mov	r1, r5
 800e7fa:	4604      	mov	r4, r0
 800e7fc:	4804      	ldr	r0, [pc, #16]	@ (800e810 <rmw_take_with_info+0xa4>)
 800e7fe:	f007 febd 	bl	801657c <put_memory>
 800e802:	e7dd      	b.n	800e7c0 <rmw_take_with_info+0x54>
 800e804:	200c      	movs	r0, #12
 800e806:	b009      	add	sp, #36	@ 0x24
 800e808:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e80a:	bf00      	nop
 800e80c:	0801a460 	.word	0x0801a460
 800e810:	20010ebc 	.word	0x20010ebc

0800e814 <rmw_uxrce_transport_init>:
 800e814:	b508      	push	{r3, lr}
 800e816:	b108      	cbz	r0, 800e81c <rmw_uxrce_transport_init+0x8>
 800e818:	f100 0210 	add.w	r2, r0, #16
 800e81c:	b139      	cbz	r1, 800e82e <rmw_uxrce_transport_init+0x1a>
 800e81e:	6949      	ldr	r1, [r1, #20]
 800e820:	4610      	mov	r0, r2
 800e822:	f001 fec7 	bl	80105b4 <uxr_init_custom_transport>
 800e826:	f080 0001 	eor.w	r0, r0, #1
 800e82a:	b2c0      	uxtb	r0, r0
 800e82c:	bd08      	pop	{r3, pc}
 800e82e:	4b04      	ldr	r3, [pc, #16]	@ (800e840 <rmw_uxrce_transport_init+0x2c>)
 800e830:	4610      	mov	r0, r2
 800e832:	6859      	ldr	r1, [r3, #4]
 800e834:	f001 febe 	bl	80105b4 <uxr_init_custom_transport>
 800e838:	f080 0001 	eor.w	r0, r0, #1
 800e83c:	b2c0      	uxtb	r0, r0
 800e83e:	bd08      	pop	{r3, pc}
 800e840:	2000c554 	.word	0x2000c554

0800e844 <rmw_uros_set_publisher_session_timeout>:
 800e844:	b118      	cbz	r0, 800e84e <rmw_uros_set_publisher_session_timeout+0xa>
 800e846:	6843      	ldr	r3, [r0, #4]
 800e848:	2000      	movs	r0, #0
 800e84a:	67d9      	str	r1, [r3, #124]	@ 0x7c
 800e84c:	4770      	bx	lr
 800e84e:	200b      	movs	r0, #11
 800e850:	4770      	bx	lr
 800e852:	bf00      	nop

0800e854 <rmw_uros_set_context_entity_destroy_session_timeout>:
 800e854:	b160      	cbz	r0, 800e870 <rmw_uros_set_context_entity_destroy_session_timeout+0x1c>
 800e856:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 800e858:	2900      	cmp	r1, #0
 800e85a:	bfd4      	ite	le
 800e85c:	f503 725f 	addle.w	r2, r3, #892	@ 0x37c
 800e860:	f503 725e 	addgt.w	r2, r3, #888	@ 0x378
 800e864:	f8c3 2388 	str.w	r2, [r3, #904]	@ 0x388
 800e868:	f8c3 1390 	str.w	r1, [r3, #912]	@ 0x390
 800e86c:	2000      	movs	r0, #0
 800e86e:	4770      	bx	lr
 800e870:	200b      	movs	r0, #11
 800e872:	4770      	bx	lr

0800e874 <rmw_uxrce_init_service_memory>:
 800e874:	b1e2      	cbz	r2, 800e8b0 <rmw_uxrce_init_service_memory+0x3c>
 800e876:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e87a:	7b05      	ldrb	r5, [r0, #12]
 800e87c:	4606      	mov	r6, r0
 800e87e:	b9ad      	cbnz	r5, 800e8ac <rmw_uxrce_init_service_memory+0x38>
 800e880:	23c8      	movs	r3, #200	@ 0xc8
 800e882:	e9c0 5500 	strd	r5, r5, [r0]
 800e886:	6083      	str	r3, [r0, #8]
 800e888:	f240 1301 	movw	r3, #257	@ 0x101
 800e88c:	4617      	mov	r7, r2
 800e88e:	8183      	strh	r3, [r0, #12]
 800e890:	460c      	mov	r4, r1
 800e892:	46a8      	mov	r8, r5
 800e894:	4621      	mov	r1, r4
 800e896:	4630      	mov	r0, r6
 800e898:	3501      	adds	r5, #1
 800e89a:	f007 fe6f 	bl	801657c <put_memory>
 800e89e:	42af      	cmp	r7, r5
 800e8a0:	60a4      	str	r4, [r4, #8]
 800e8a2:	f884 800c 	strb.w	r8, [r4, #12]
 800e8a6:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800e8aa:	d1f3      	bne.n	800e894 <rmw_uxrce_init_service_memory+0x20>
 800e8ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8b0:	4770      	bx	lr
 800e8b2:	bf00      	nop

0800e8b4 <rmw_uxrce_init_client_memory>:
 800e8b4:	b1e2      	cbz	r2, 800e8f0 <rmw_uxrce_init_client_memory+0x3c>
 800e8b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8ba:	7b05      	ldrb	r5, [r0, #12]
 800e8bc:	4606      	mov	r6, r0
 800e8be:	b9ad      	cbnz	r5, 800e8ec <rmw_uxrce_init_client_memory+0x38>
 800e8c0:	23c8      	movs	r3, #200	@ 0xc8
 800e8c2:	e9c0 5500 	strd	r5, r5, [r0]
 800e8c6:	6083      	str	r3, [r0, #8]
 800e8c8:	f240 1301 	movw	r3, #257	@ 0x101
 800e8cc:	4617      	mov	r7, r2
 800e8ce:	8183      	strh	r3, [r0, #12]
 800e8d0:	460c      	mov	r4, r1
 800e8d2:	46a8      	mov	r8, r5
 800e8d4:	4621      	mov	r1, r4
 800e8d6:	4630      	mov	r0, r6
 800e8d8:	3501      	adds	r5, #1
 800e8da:	f007 fe4f 	bl	801657c <put_memory>
 800e8de:	42af      	cmp	r7, r5
 800e8e0:	60a4      	str	r4, [r4, #8]
 800e8e2:	f884 800c 	strb.w	r8, [r4, #12]
 800e8e6:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800e8ea:	d1f3      	bne.n	800e8d4 <rmw_uxrce_init_client_memory+0x20>
 800e8ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8f0:	4770      	bx	lr
 800e8f2:	bf00      	nop

0800e8f4 <rmw_uxrce_init_publisher_memory>:
 800e8f4:	b1e2      	cbz	r2, 800e930 <rmw_uxrce_init_publisher_memory+0x3c>
 800e8f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8fa:	7b05      	ldrb	r5, [r0, #12]
 800e8fc:	4606      	mov	r6, r0
 800e8fe:	b9ad      	cbnz	r5, 800e92c <rmw_uxrce_init_publisher_memory+0x38>
 800e900:	23d8      	movs	r3, #216	@ 0xd8
 800e902:	e9c0 5500 	strd	r5, r5, [r0]
 800e906:	6083      	str	r3, [r0, #8]
 800e908:	f240 1301 	movw	r3, #257	@ 0x101
 800e90c:	4617      	mov	r7, r2
 800e90e:	8183      	strh	r3, [r0, #12]
 800e910:	460c      	mov	r4, r1
 800e912:	46a8      	mov	r8, r5
 800e914:	4621      	mov	r1, r4
 800e916:	4630      	mov	r0, r6
 800e918:	3501      	adds	r5, #1
 800e91a:	f007 fe2f 	bl	801657c <put_memory>
 800e91e:	42af      	cmp	r7, r5
 800e920:	60a4      	str	r4, [r4, #8]
 800e922:	f884 800c 	strb.w	r8, [r4, #12]
 800e926:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800e92a:	d1f3      	bne.n	800e914 <rmw_uxrce_init_publisher_memory+0x20>
 800e92c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e930:	4770      	bx	lr
 800e932:	bf00      	nop

0800e934 <rmw_uxrce_init_subscription_memory>:
 800e934:	b1e2      	cbz	r2, 800e970 <rmw_uxrce_init_subscription_memory+0x3c>
 800e936:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e93a:	7b05      	ldrb	r5, [r0, #12]
 800e93c:	4606      	mov	r6, r0
 800e93e:	b9ad      	cbnz	r5, 800e96c <rmw_uxrce_init_subscription_memory+0x38>
 800e940:	23d8      	movs	r3, #216	@ 0xd8
 800e942:	e9c0 5500 	strd	r5, r5, [r0]
 800e946:	6083      	str	r3, [r0, #8]
 800e948:	f240 1301 	movw	r3, #257	@ 0x101
 800e94c:	4617      	mov	r7, r2
 800e94e:	8183      	strh	r3, [r0, #12]
 800e950:	460c      	mov	r4, r1
 800e952:	46a8      	mov	r8, r5
 800e954:	4621      	mov	r1, r4
 800e956:	4630      	mov	r0, r6
 800e958:	3501      	adds	r5, #1
 800e95a:	f007 fe0f 	bl	801657c <put_memory>
 800e95e:	42af      	cmp	r7, r5
 800e960:	60a4      	str	r4, [r4, #8]
 800e962:	f884 800c 	strb.w	r8, [r4, #12]
 800e966:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800e96a:	d1f3      	bne.n	800e954 <rmw_uxrce_init_subscription_memory+0x20>
 800e96c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e970:	4770      	bx	lr
 800e972:	bf00      	nop

0800e974 <rmw_uxrce_init_node_memory>:
 800e974:	b1e2      	cbz	r2, 800e9b0 <rmw_uxrce_init_node_memory+0x3c>
 800e976:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e97a:	7b05      	ldrb	r5, [r0, #12]
 800e97c:	4606      	mov	r6, r0
 800e97e:	b9ad      	cbnz	r5, 800e9ac <rmw_uxrce_init_node_memory+0x38>
 800e980:	23a4      	movs	r3, #164	@ 0xa4
 800e982:	e9c0 5500 	strd	r5, r5, [r0]
 800e986:	6083      	str	r3, [r0, #8]
 800e988:	f240 1301 	movw	r3, #257	@ 0x101
 800e98c:	4617      	mov	r7, r2
 800e98e:	8183      	strh	r3, [r0, #12]
 800e990:	460c      	mov	r4, r1
 800e992:	46a8      	mov	r8, r5
 800e994:	4621      	mov	r1, r4
 800e996:	4630      	mov	r0, r6
 800e998:	3501      	adds	r5, #1
 800e99a:	f007 fdef 	bl	801657c <put_memory>
 800e99e:	42af      	cmp	r7, r5
 800e9a0:	60a4      	str	r4, [r4, #8]
 800e9a2:	f884 800c 	strb.w	r8, [r4, #12]
 800e9a6:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800e9aa:	d1f3      	bne.n	800e994 <rmw_uxrce_init_node_memory+0x20>
 800e9ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9b0:	4770      	bx	lr
 800e9b2:	bf00      	nop

0800e9b4 <rmw_uxrce_init_session_memory>:
 800e9b4:	b1ea      	cbz	r2, 800e9f2 <rmw_uxrce_init_session_memory+0x3e>
 800e9b6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9ba:	7b05      	ldrb	r5, [r0, #12]
 800e9bc:	4606      	mov	r6, r0
 800e9be:	b9b5      	cbnz	r5, 800e9ee <rmw_uxrce_init_session_memory+0x3a>
 800e9c0:	e9c0 5500 	strd	r5, r5, [r0]
 800e9c4:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800e9c8:	f240 1301 	movw	r3, #257	@ 0x101
 800e9cc:	4617      	mov	r7, r2
 800e9ce:	f8c0 8008 	str.w	r8, [r0, #8]
 800e9d2:	460c      	mov	r4, r1
 800e9d4:	8183      	strh	r3, [r0, #12]
 800e9d6:	46a9      	mov	r9, r5
 800e9d8:	4621      	mov	r1, r4
 800e9da:	4630      	mov	r0, r6
 800e9dc:	3501      	adds	r5, #1
 800e9de:	f007 fdcd 	bl	801657c <put_memory>
 800e9e2:	42af      	cmp	r7, r5
 800e9e4:	60a4      	str	r4, [r4, #8]
 800e9e6:	f884 900c 	strb.w	r9, [r4, #12]
 800e9ea:	4444      	add	r4, r8
 800e9ec:	d1f4      	bne.n	800e9d8 <rmw_uxrce_init_session_memory+0x24>
 800e9ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9f2:	4770      	bx	lr

0800e9f4 <rmw_uxrce_init_topic_memory>:
 800e9f4:	b1e2      	cbz	r2, 800ea30 <rmw_uxrce_init_topic_memory+0x3c>
 800e9f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9fa:	7b05      	ldrb	r5, [r0, #12]
 800e9fc:	4606      	mov	r6, r0
 800e9fe:	b9ad      	cbnz	r5, 800ea2c <rmw_uxrce_init_topic_memory+0x38>
 800ea00:	231c      	movs	r3, #28
 800ea02:	e9c0 5500 	strd	r5, r5, [r0]
 800ea06:	6083      	str	r3, [r0, #8]
 800ea08:	f240 1301 	movw	r3, #257	@ 0x101
 800ea0c:	4617      	mov	r7, r2
 800ea0e:	8183      	strh	r3, [r0, #12]
 800ea10:	460c      	mov	r4, r1
 800ea12:	46a8      	mov	r8, r5
 800ea14:	4621      	mov	r1, r4
 800ea16:	4630      	mov	r0, r6
 800ea18:	3501      	adds	r5, #1
 800ea1a:	f007 fdaf 	bl	801657c <put_memory>
 800ea1e:	42af      	cmp	r7, r5
 800ea20:	60a4      	str	r4, [r4, #8]
 800ea22:	f884 800c 	strb.w	r8, [r4, #12]
 800ea26:	f104 041c 	add.w	r4, r4, #28
 800ea2a:	d1f3      	bne.n	800ea14 <rmw_uxrce_init_topic_memory+0x20>
 800ea2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea30:	4770      	bx	lr
 800ea32:	bf00      	nop

0800ea34 <rmw_uxrce_init_static_input_buffer_memory>:
 800ea34:	b1ea      	cbz	r2, 800ea72 <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800ea36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea3a:	7b05      	ldrb	r5, [r0, #12]
 800ea3c:	4606      	mov	r6, r0
 800ea3e:	b9b5      	cbnz	r5, 800ea6e <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800ea40:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800ea44:	e9c0 5500 	strd	r5, r5, [r0]
 800ea48:	6083      	str	r3, [r0, #8]
 800ea4a:	f240 1301 	movw	r3, #257	@ 0x101
 800ea4e:	4617      	mov	r7, r2
 800ea50:	8183      	strh	r3, [r0, #12]
 800ea52:	460c      	mov	r4, r1
 800ea54:	46a8      	mov	r8, r5
 800ea56:	4621      	mov	r1, r4
 800ea58:	4630      	mov	r0, r6
 800ea5a:	3501      	adds	r5, #1
 800ea5c:	f007 fd8e 	bl	801657c <put_memory>
 800ea60:	42af      	cmp	r7, r5
 800ea62:	60a4      	str	r4, [r4, #8]
 800ea64:	f884 800c 	strb.w	r8, [r4, #12]
 800ea68:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800ea6c:	d1f3      	bne.n	800ea56 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800ea6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea72:	4770      	bx	lr

0800ea74 <rmw_uxrce_init_init_options_impl_memory>:
 800ea74:	b1e2      	cbz	r2, 800eab0 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800ea76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea7a:	7b05      	ldrb	r5, [r0, #12]
 800ea7c:	4606      	mov	r6, r0
 800ea7e:	b9ad      	cbnz	r5, 800eaac <rmw_uxrce_init_init_options_impl_memory+0x38>
 800ea80:	232c      	movs	r3, #44	@ 0x2c
 800ea82:	e9c0 5500 	strd	r5, r5, [r0]
 800ea86:	6083      	str	r3, [r0, #8]
 800ea88:	f240 1301 	movw	r3, #257	@ 0x101
 800ea8c:	4617      	mov	r7, r2
 800ea8e:	8183      	strh	r3, [r0, #12]
 800ea90:	460c      	mov	r4, r1
 800ea92:	46a8      	mov	r8, r5
 800ea94:	4621      	mov	r1, r4
 800ea96:	4630      	mov	r0, r6
 800ea98:	3501      	adds	r5, #1
 800ea9a:	f007 fd6f 	bl	801657c <put_memory>
 800ea9e:	42af      	cmp	r7, r5
 800eaa0:	60a4      	str	r4, [r4, #8]
 800eaa2:	f884 800c 	strb.w	r8, [r4, #12]
 800eaa6:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800eaaa:	d1f3      	bne.n	800ea94 <rmw_uxrce_init_init_options_impl_memory+0x20>
 800eaac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eab0:	4770      	bx	lr
 800eab2:	bf00      	nop

0800eab4 <rmw_uxrce_init_wait_set_memory>:
 800eab4:	b1e2      	cbz	r2, 800eaf0 <rmw_uxrce_init_wait_set_memory+0x3c>
 800eab6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eaba:	7b05      	ldrb	r5, [r0, #12]
 800eabc:	4606      	mov	r6, r0
 800eabe:	b9ad      	cbnz	r5, 800eaec <rmw_uxrce_init_wait_set_memory+0x38>
 800eac0:	231c      	movs	r3, #28
 800eac2:	e9c0 5500 	strd	r5, r5, [r0]
 800eac6:	6083      	str	r3, [r0, #8]
 800eac8:	f240 1301 	movw	r3, #257	@ 0x101
 800eacc:	4617      	mov	r7, r2
 800eace:	8183      	strh	r3, [r0, #12]
 800ead0:	460c      	mov	r4, r1
 800ead2:	46a8      	mov	r8, r5
 800ead4:	4621      	mov	r1, r4
 800ead6:	4630      	mov	r0, r6
 800ead8:	3501      	adds	r5, #1
 800eada:	f007 fd4f 	bl	801657c <put_memory>
 800eade:	42af      	cmp	r7, r5
 800eae0:	60a4      	str	r4, [r4, #8]
 800eae2:	f884 800c 	strb.w	r8, [r4, #12]
 800eae6:	f104 041c 	add.w	r4, r4, #28
 800eaea:	d1f3      	bne.n	800ead4 <rmw_uxrce_init_wait_set_memory+0x20>
 800eaec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eaf0:	4770      	bx	lr
 800eaf2:	bf00      	nop

0800eaf4 <rmw_uxrce_init_guard_condition_memory>:
 800eaf4:	b1e2      	cbz	r2, 800eb30 <rmw_uxrce_init_guard_condition_memory+0x3c>
 800eaf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eafa:	7b05      	ldrb	r5, [r0, #12]
 800eafc:	4606      	mov	r6, r0
 800eafe:	b9ad      	cbnz	r5, 800eb2c <rmw_uxrce_init_guard_condition_memory+0x38>
 800eb00:	2320      	movs	r3, #32
 800eb02:	e9c0 5500 	strd	r5, r5, [r0]
 800eb06:	6083      	str	r3, [r0, #8]
 800eb08:	f240 1301 	movw	r3, #257	@ 0x101
 800eb0c:	4617      	mov	r7, r2
 800eb0e:	8183      	strh	r3, [r0, #12]
 800eb10:	460c      	mov	r4, r1
 800eb12:	46a8      	mov	r8, r5
 800eb14:	4621      	mov	r1, r4
 800eb16:	4630      	mov	r0, r6
 800eb18:	3501      	adds	r5, #1
 800eb1a:	f007 fd2f 	bl	801657c <put_memory>
 800eb1e:	42af      	cmp	r7, r5
 800eb20:	60a4      	str	r4, [r4, #8]
 800eb22:	f884 800c 	strb.w	r8, [r4, #12]
 800eb26:	f104 0420 	add.w	r4, r4, #32
 800eb2a:	d1f3      	bne.n	800eb14 <rmw_uxrce_init_guard_condition_memory+0x20>
 800eb2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb30:	4770      	bx	lr
 800eb32:	bf00      	nop

0800eb34 <rmw_uxrce_fini_session_memory>:
 800eb34:	4601      	mov	r1, r0
 800eb36:	4801      	ldr	r0, [pc, #4]	@ (800eb3c <rmw_uxrce_fini_session_memory+0x8>)
 800eb38:	f007 bd20 	b.w	801657c <put_memory>
 800eb3c:	20010eac 	.word	0x20010eac

0800eb40 <rmw_uxrce_fini_node_memory>:
 800eb40:	b538      	push	{r3, r4, r5, lr}
 800eb42:	4604      	mov	r4, r0
 800eb44:	6800      	ldr	r0, [r0, #0]
 800eb46:	b128      	cbz	r0, 800eb54 <rmw_uxrce_fini_node_memory+0x14>
 800eb48:	4b07      	ldr	r3, [pc, #28]	@ (800eb68 <rmw_uxrce_fini_node_memory+0x28>)
 800eb4a:	6819      	ldr	r1, [r3, #0]
 800eb4c:	f7f1 fb60 	bl	8000210 <strcmp>
 800eb50:	b940      	cbnz	r0, 800eb64 <rmw_uxrce_fini_node_memory+0x24>
 800eb52:	6020      	str	r0, [r4, #0]
 800eb54:	6861      	ldr	r1, [r4, #4]
 800eb56:	b129      	cbz	r1, 800eb64 <rmw_uxrce_fini_node_memory+0x24>
 800eb58:	2500      	movs	r5, #0
 800eb5a:	4804      	ldr	r0, [pc, #16]	@ (800eb6c <rmw_uxrce_fini_node_memory+0x2c>)
 800eb5c:	610d      	str	r5, [r1, #16]
 800eb5e:	f007 fd0d 	bl	801657c <put_memory>
 800eb62:	6065      	str	r5, [r4, #4]
 800eb64:	bd38      	pop	{r3, r4, r5, pc}
 800eb66:	bf00      	nop
 800eb68:	0801a460 	.word	0x0801a460
 800eb6c:	20010e7c 	.word	0x20010e7c

0800eb70 <rmw_uxrce_fini_publisher_memory>:
 800eb70:	b510      	push	{r4, lr}
 800eb72:	4604      	mov	r4, r0
 800eb74:	6800      	ldr	r0, [r0, #0]
 800eb76:	b128      	cbz	r0, 800eb84 <rmw_uxrce_fini_publisher_memory+0x14>
 800eb78:	4b06      	ldr	r3, [pc, #24]	@ (800eb94 <rmw_uxrce_fini_publisher_memory+0x24>)
 800eb7a:	6819      	ldr	r1, [r3, #0]
 800eb7c:	f7f1 fb48 	bl	8000210 <strcmp>
 800eb80:	b938      	cbnz	r0, 800eb92 <rmw_uxrce_fini_publisher_memory+0x22>
 800eb82:	6020      	str	r0, [r4, #0]
 800eb84:	6861      	ldr	r1, [r4, #4]
 800eb86:	b121      	cbz	r1, 800eb92 <rmw_uxrce_fini_publisher_memory+0x22>
 800eb88:	4803      	ldr	r0, [pc, #12]	@ (800eb98 <rmw_uxrce_fini_publisher_memory+0x28>)
 800eb8a:	f007 fcf7 	bl	801657c <put_memory>
 800eb8e:	2300      	movs	r3, #0
 800eb90:	6063      	str	r3, [r4, #4]
 800eb92:	bd10      	pop	{r4, pc}
 800eb94:	0801a460 	.word	0x0801a460
 800eb98:	20010e8c 	.word	0x20010e8c

0800eb9c <rmw_uxrce_fini_subscription_memory>:
 800eb9c:	b510      	push	{r4, lr}
 800eb9e:	4604      	mov	r4, r0
 800eba0:	6800      	ldr	r0, [r0, #0]
 800eba2:	b128      	cbz	r0, 800ebb0 <rmw_uxrce_fini_subscription_memory+0x14>
 800eba4:	4b06      	ldr	r3, [pc, #24]	@ (800ebc0 <rmw_uxrce_fini_subscription_memory+0x24>)
 800eba6:	6819      	ldr	r1, [r3, #0]
 800eba8:	f7f1 fb32 	bl	8000210 <strcmp>
 800ebac:	b938      	cbnz	r0, 800ebbe <rmw_uxrce_fini_subscription_memory+0x22>
 800ebae:	6020      	str	r0, [r4, #0]
 800ebb0:	6861      	ldr	r1, [r4, #4]
 800ebb2:	b121      	cbz	r1, 800ebbe <rmw_uxrce_fini_subscription_memory+0x22>
 800ebb4:	4803      	ldr	r0, [pc, #12]	@ (800ebc4 <rmw_uxrce_fini_subscription_memory+0x28>)
 800ebb6:	f007 fce1 	bl	801657c <put_memory>
 800ebba:	2300      	movs	r3, #0
 800ebbc:	6063      	str	r3, [r4, #4]
 800ebbe:	bd10      	pop	{r4, pc}
 800ebc0:	0801a460 	.word	0x0801a460
 800ebc4:	20010ecc 	.word	0x20010ecc

0800ebc8 <rmw_uxrce_fini_service_memory>:
 800ebc8:	b510      	push	{r4, lr}
 800ebca:	4604      	mov	r4, r0
 800ebcc:	6800      	ldr	r0, [r0, #0]
 800ebce:	b128      	cbz	r0, 800ebdc <rmw_uxrce_fini_service_memory+0x14>
 800ebd0:	4b06      	ldr	r3, [pc, #24]	@ (800ebec <rmw_uxrce_fini_service_memory+0x24>)
 800ebd2:	6819      	ldr	r1, [r3, #0]
 800ebd4:	f7f1 fb1c 	bl	8000210 <strcmp>
 800ebd8:	b938      	cbnz	r0, 800ebea <rmw_uxrce_fini_service_memory+0x22>
 800ebda:	6020      	str	r0, [r4, #0]
 800ebdc:	6861      	ldr	r1, [r4, #4]
 800ebde:	b121      	cbz	r1, 800ebea <rmw_uxrce_fini_service_memory+0x22>
 800ebe0:	4803      	ldr	r0, [pc, #12]	@ (800ebf0 <rmw_uxrce_fini_service_memory+0x28>)
 800ebe2:	f007 fccb 	bl	801657c <put_memory>
 800ebe6:	2300      	movs	r3, #0
 800ebe8:	6063      	str	r3, [r4, #4]
 800ebea:	bd10      	pop	{r4, pc}
 800ebec:	0801a460 	.word	0x0801a460
 800ebf0:	20010e9c 	.word	0x20010e9c

0800ebf4 <rmw_uxrce_fini_client_memory>:
 800ebf4:	b510      	push	{r4, lr}
 800ebf6:	4604      	mov	r4, r0
 800ebf8:	6800      	ldr	r0, [r0, #0]
 800ebfa:	b128      	cbz	r0, 800ec08 <rmw_uxrce_fini_client_memory+0x14>
 800ebfc:	4b06      	ldr	r3, [pc, #24]	@ (800ec18 <rmw_uxrce_fini_client_memory+0x24>)
 800ebfe:	6819      	ldr	r1, [r3, #0]
 800ec00:	f7f1 fb06 	bl	8000210 <strcmp>
 800ec04:	b938      	cbnz	r0, 800ec16 <rmw_uxrce_fini_client_memory+0x22>
 800ec06:	6020      	str	r0, [r4, #0]
 800ec08:	6861      	ldr	r1, [r4, #4]
 800ec0a:	b121      	cbz	r1, 800ec16 <rmw_uxrce_fini_client_memory+0x22>
 800ec0c:	4803      	ldr	r0, [pc, #12]	@ (800ec1c <rmw_uxrce_fini_client_memory+0x28>)
 800ec0e:	f007 fcb5 	bl	801657c <put_memory>
 800ec12:	2300      	movs	r3, #0
 800ec14:	6063      	str	r3, [r4, #4]
 800ec16:	bd10      	pop	{r4, pc}
 800ec18:	0801a460 	.word	0x0801a460
 800ec1c:	2000c5ac 	.word	0x2000c5ac

0800ec20 <rmw_uxrce_fini_topic_memory>:
 800ec20:	b510      	push	{r4, lr}
 800ec22:	4604      	mov	r4, r0
 800ec24:	4621      	mov	r1, r4
 800ec26:	4803      	ldr	r0, [pc, #12]	@ (800ec34 <rmw_uxrce_fini_topic_memory+0x14>)
 800ec28:	f007 fca8 	bl	801657c <put_memory>
 800ec2c:	2300      	movs	r3, #0
 800ec2e:	61a3      	str	r3, [r4, #24]
 800ec30:	bd10      	pop	{r4, pc}
 800ec32:	bf00      	nop
 800ec34:	20010edc 	.word	0x20010edc

0800ec38 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800ec38:	b082      	sub	sp, #8
 800ec3a:	b530      	push	{r4, r5, lr}
 800ec3c:	4925      	ldr	r1, [pc, #148]	@ (800ecd4 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 800ec3e:	680d      	ldr	r5, [r1, #0]
 800ec40:	ac03      	add	r4, sp, #12
 800ec42:	e884 000c 	stmia.w	r4, {r2, r3}
 800ec46:	461c      	mov	r4, r3
 800ec48:	2d00      	cmp	r5, #0
 800ec4a:	d041      	beq.n	800ecd0 <rmw_uxrce_get_static_input_buffer_for_entity+0x98>
 800ec4c:	462b      	mov	r3, r5
 800ec4e:	2100      	movs	r1, #0
 800ec50:	689a      	ldr	r2, [r3, #8]
 800ec52:	685b      	ldr	r3, [r3, #4]
 800ec54:	f8d2 2814 	ldr.w	r2, [r2, #2068]	@ 0x814
 800ec58:	4290      	cmp	r0, r2
 800ec5a:	bf08      	it	eq
 800ec5c:	3101      	addeq	r1, #1
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d1f6      	bne.n	800ec50 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 800ec62:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800ec66:	2b02      	cmp	r3, #2
 800ec68:	d029      	beq.n	800ecbe <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800ec6a:	d907      	bls.n	800ec7c <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800ec6c:	2b03      	cmp	r3, #3
 800ec6e:	d005      	beq.n	800ec7c <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800ec70:	2100      	movs	r1, #0
 800ec72:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ec76:	4608      	mov	r0, r1
 800ec78:	b002      	add	sp, #8
 800ec7a:	4770      	bx	lr
 800ec7c:	b314      	cbz	r4, 800ecc4 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800ec7e:	428c      	cmp	r4, r1
 800ec80:	d820      	bhi.n	800ecc4 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800ec82:	2d00      	cmp	r5, #0
 800ec84:	d0f4      	beq.n	800ec70 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800ec86:	2100      	movs	r1, #0
 800ec88:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800ec8c:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 800ec90:	e002      	b.n	800ec98 <rmw_uxrce_get_static_input_buffer_for_entity+0x60>
 800ec92:	686d      	ldr	r5, [r5, #4]
 800ec94:	2d00      	cmp	r5, #0
 800ec96:	d0ec      	beq.n	800ec72 <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800ec98:	68ab      	ldr	r3, [r5, #8]
 800ec9a:	f8d3 2814 	ldr.w	r2, [r3, #2068]	@ 0x814
 800ec9e:	4290      	cmp	r0, r2
 800eca0:	d1f7      	bne.n	800ec92 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800eca2:	f8d3 2818 	ldr.w	r2, [r3, #2072]	@ 0x818
 800eca6:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800ecaa:	4562      	cmp	r2, ip
 800ecac:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800ecb0:	eb73 0e04 	sbcs.w	lr, r3, r4
 800ecb4:	daed      	bge.n	800ec92 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800ecb6:	4694      	mov	ip, r2
 800ecb8:	461c      	mov	r4, r3
 800ecba:	4629      	mov	r1, r5
 800ecbc:	e7e9      	b.n	800ec92 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800ecbe:	b10c      	cbz	r4, 800ecc4 <rmw_uxrce_get_static_input_buffer_for_entity+0x8c>
 800ecc0:	428c      	cmp	r4, r1
 800ecc2:	d9d5      	bls.n	800ec70 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 800ecc4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ecc8:	4802      	ldr	r0, [pc, #8]	@ (800ecd4 <rmw_uxrce_get_static_input_buffer_for_entity+0x9c>)
 800ecca:	b002      	add	sp, #8
 800eccc:	f007 bc46 	b.w	801655c <get_memory>
 800ecd0:	4629      	mov	r1, r5
 800ecd2:	e7c6      	b.n	800ec62 <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 800ecd4:	20010ebc 	.word	0x20010ebc

0800ecd8 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800ecd8:	4b11      	ldr	r3, [pc, #68]	@ (800ed20 <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	b530      	push	{r4, r5, lr}
 800ecde:	b1e3      	cbz	r3, 800ed1a <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800ece0:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 800ece4:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 800ece8:	2400      	movs	r4, #0
 800ecea:	e001      	b.n	800ecf0 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 800ecec:	685b      	ldr	r3, [r3, #4]
 800ecee:	b193      	cbz	r3, 800ed16 <rmw_uxrce_find_static_input_buffer_by_owner+0x3e>
 800ecf0:	689a      	ldr	r2, [r3, #8]
 800ecf2:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800ecf6:	4288      	cmp	r0, r1
 800ecf8:	d1f8      	bne.n	800ecec <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 800ecfa:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800ecfe:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800ed02:	4571      	cmp	r1, lr
 800ed04:	eb72 050c 	sbcs.w	r5, r2, ip
 800ed08:	daf0      	bge.n	800ecec <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 800ed0a:	461c      	mov	r4, r3
 800ed0c:	685b      	ldr	r3, [r3, #4]
 800ed0e:	468e      	mov	lr, r1
 800ed10:	4694      	mov	ip, r2
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d1ec      	bne.n	800ecf0 <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 800ed16:	4620      	mov	r0, r4
 800ed18:	bd30      	pop	{r4, r5, pc}
 800ed1a:	461c      	mov	r4, r3
 800ed1c:	4620      	mov	r0, r4
 800ed1e:	bd30      	pop	{r4, r5, pc}
 800ed20:	20010ebc 	.word	0x20010ebc
 800ed24:	00000000 	.word	0x00000000

0800ed28 <rmw_uxrce_clean_expired_static_input_buffer>:
 800ed28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed2c:	4b3c      	ldr	r3, [pc, #240]	@ (800ee20 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800ed2e:	ed2d 8b06 	vpush	{d8-d10}
 800ed32:	681f      	ldr	r7, [r3, #0]
 800ed34:	b08d      	sub	sp, #52	@ 0x34
 800ed36:	f008 f811 	bl	8016d5c <rmw_uros_epoch_nanos>
 800ed3a:	2f00      	cmp	r7, #0
 800ed3c:	d05d      	beq.n	800edfa <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 800ed3e:	46b8      	mov	r8, r7
 800ed40:	ed9f 8b31 	vldr	d8, [pc, #196]	@ 800ee08 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800ed44:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800ed48:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800ed4c:	2b04      	cmp	r3, #4
 800ed4e:	ed9f ab30 	vldr	d10, [pc, #192]	@ 800ee10 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800ed52:	ed9f 9b31 	vldr	d9, [pc, #196]	@ 800ee18 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800ed56:	4681      	mov	r9, r0
 800ed58:	468a      	mov	sl, r1
 800ed5a:	ac04      	add	r4, sp, #16
 800ed5c:	d03f      	beq.n	800edde <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 800ed5e:	2b05      	cmp	r3, #5
 800ed60:	d044      	beq.n	800edec <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 800ed62:	2b03      	cmp	r3, #3
 800ed64:	d03b      	beq.n	800edde <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 800ed66:	ed8d 8b04 	vstr	d8, [sp, #16]
 800ed6a:	ed8d ab06 	vstr	d10, [sp, #24]
 800ed6e:	ed8d 8b08 	vstr	d8, [sp, #32]
 800ed72:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800ed76:	ab08      	add	r3, sp, #32
 800ed78:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ed7a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800ed7e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800ed82:	f007 fa09 	bl	8016198 <rmw_time_equal>
 800ed86:	b118      	cbz	r0, 800ed90 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 800ed88:	ed8d 9b04 	vstr	d9, [sp, #16]
 800ed8c:	ed8d 8b06 	vstr	d8, [sp, #24]
 800ed90:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800ed94:	f8d5 6818 	ldr.w	r6, [r5, #2072]	@ 0x818
 800ed98:	f8d5 781c 	ldr.w	r7, [r5, #2076]	@ 0x81c
 800ed9c:	f8d8 b004 	ldr.w	fp, [r8, #4]
 800eda0:	f007 fa4e 	bl	8016240 <rmw_time_total_nsec>
 800eda4:	1830      	adds	r0, r6, r0
 800eda6:	eb47 0101 	adc.w	r1, r7, r1
 800edaa:	4548      	cmp	r0, r9
 800edac:	eb71 030a 	sbcs.w	r3, r1, sl
 800edb0:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800edb4:	db05      	blt.n	800edc2 <rmw_uxrce_clean_expired_static_input_buffer+0x9a>
 800edb6:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800edba:	4591      	cmp	r9, r2
 800edbc:	eb7a 0303 	sbcs.w	r3, sl, r3
 800edc0:	da03      	bge.n	800edca <rmw_uxrce_clean_expired_static_input_buffer+0xa2>
 800edc2:	4817      	ldr	r0, [pc, #92]	@ (800ee20 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800edc4:	4641      	mov	r1, r8
 800edc6:	f007 fbd9 	bl	801657c <put_memory>
 800edca:	f1bb 0f00 	cmp.w	fp, #0
 800edce:	d014      	beq.n	800edfa <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 800edd0:	46d8      	mov	r8, fp
 800edd2:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800edd6:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800edda:	2b04      	cmp	r3, #4
 800eddc:	d1bf      	bne.n	800ed5e <rmw_uxrce_clean_expired_static_input_buffer+0x36>
 800edde:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800ede2:	3340      	adds	r3, #64	@ 0x40
 800ede4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ede6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800edea:	e7c0      	b.n	800ed6e <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 800edec:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800edf0:	3348      	adds	r3, #72	@ 0x48
 800edf2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800edf4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800edf8:	e7b9      	b.n	800ed6e <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 800edfa:	b00d      	add	sp, #52	@ 0x34
 800edfc:	ecbd 8b06 	vpop	{d8-d10}
 800ee00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee04:	f3af 8000 	nop.w
	...
 800ee10:	00000001 	.word	0x00000001
 800ee14:	00000000 	.word	0x00000000
 800ee18:	0000001e 	.word	0x0000001e
 800ee1c:	00000000 	.word	0x00000000
 800ee20:	20010ebc 	.word	0x20010ebc

0800ee24 <run_xrce_session>:
 800ee24:	b510      	push	{r4, lr}
 800ee26:	788c      	ldrb	r4, [r1, #2]
 800ee28:	b086      	sub	sp, #24
 800ee2a:	2c01      	cmp	r4, #1
 800ee2c:	f8ad 200e 	strh.w	r2, [sp, #14]
 800ee30:	d00c      	beq.n	800ee4c <run_xrce_session+0x28>
 800ee32:	4619      	mov	r1, r3
 800ee34:	2301      	movs	r3, #1
 800ee36:	9300      	str	r3, [sp, #0]
 800ee38:	f10d 020e 	add.w	r2, sp, #14
 800ee3c:	f10d 0317 	add.w	r3, sp, #23
 800ee40:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ee44:	f002 fb56 	bl	80114f4 <uxr_run_session_until_all_status>
 800ee48:	b006      	add	sp, #24
 800ee4a:	bd10      	pop	{r4, pc}
 800ee4c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ee50:	f001 ff6a 	bl	8010d28 <uxr_flash_output_streams>
 800ee54:	4620      	mov	r0, r4
 800ee56:	b006      	add	sp, #24
 800ee58:	bd10      	pop	{r4, pc}
 800ee5a:	bf00      	nop

0800ee5c <convert_qos_profile>:
 800ee5c:	7a4a      	ldrb	r2, [r1, #9]
 800ee5e:	f891 c008 	ldrb.w	ip, [r1, #8]
 800ee62:	2a02      	cmp	r2, #2
 800ee64:	bf18      	it	ne
 800ee66:	2200      	movne	r2, #0
 800ee68:	7002      	strb	r2, [r0, #0]
 800ee6a:	780a      	ldrb	r2, [r1, #0]
 800ee6c:	8889      	ldrh	r1, [r1, #4]
 800ee6e:	8081      	strh	r1, [r0, #4]
 800ee70:	f1ac 0c02 	sub.w	ip, ip, #2
 800ee74:	f1a2 0202 	sub.w	r2, r2, #2
 800ee78:	fabc fc8c 	clz	ip, ip
 800ee7c:	fab2 f282 	clz	r2, r2
 800ee80:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800ee84:	0952      	lsrs	r2, r2, #5
 800ee86:	f880 c001 	strb.w	ip, [r0, #1]
 800ee8a:	7082      	strb	r2, [r0, #2]
 800ee8c:	4770      	bx	lr
 800ee8e:	bf00      	nop

0800ee90 <generate_type_name>:
 800ee90:	b530      	push	{r4, r5, lr}
 800ee92:	2300      	movs	r3, #0
 800ee94:	700b      	strb	r3, [r1, #0]
 800ee96:	6803      	ldr	r3, [r0, #0]
 800ee98:	b087      	sub	sp, #28
 800ee9a:	4614      	mov	r4, r2
 800ee9c:	b1d3      	cbz	r3, 800eed4 <generate_type_name+0x44>
 800ee9e:	4a0f      	ldr	r2, [pc, #60]	@ (800eedc <generate_type_name+0x4c>)
 800eea0:	4615      	mov	r5, r2
 800eea2:	9203      	str	r2, [sp, #12]
 800eea4:	9500      	str	r5, [sp, #0]
 800eea6:	6842      	ldr	r2, [r0, #4]
 800eea8:	480d      	ldr	r0, [pc, #52]	@ (800eee0 <generate_type_name+0x50>)
 800eeaa:	9001      	str	r0, [sp, #4]
 800eeac:	4608      	mov	r0, r1
 800eeae:	490d      	ldr	r1, [pc, #52]	@ (800eee4 <generate_type_name+0x54>)
 800eeb0:	9204      	str	r2, [sp, #16]
 800eeb2:	9105      	str	r1, [sp, #20]
 800eeb4:	9102      	str	r1, [sp, #8]
 800eeb6:	4a0c      	ldr	r2, [pc, #48]	@ (800eee8 <generate_type_name+0x58>)
 800eeb8:	4621      	mov	r1, r4
 800eeba:	f009 fc0f 	bl	80186dc <sniprintf>
 800eebe:	2800      	cmp	r0, #0
 800eec0:	db05      	blt.n	800eece <generate_type_name+0x3e>
 800eec2:	4284      	cmp	r4, r0
 800eec4:	bfd4      	ite	le
 800eec6:	2000      	movle	r0, #0
 800eec8:	2001      	movgt	r0, #1
 800eeca:	b007      	add	sp, #28
 800eecc:	bd30      	pop	{r4, r5, pc}
 800eece:	2000      	movs	r0, #0
 800eed0:	b007      	add	sp, #28
 800eed2:	bd30      	pop	{r4, r5, pc}
 800eed4:	4b05      	ldr	r3, [pc, #20]	@ (800eeec <generate_type_name+0x5c>)
 800eed6:	4a01      	ldr	r2, [pc, #4]	@ (800eedc <generate_type_name+0x4c>)
 800eed8:	461d      	mov	r5, r3
 800eeda:	e7e2      	b.n	800eea2 <generate_type_name+0x12>
 800eedc:	08019d5c 	.word	0x08019d5c
 800eee0:	08019d74 	.word	0x08019d74
 800eee4:	08019d70 	.word	0x08019d70
 800eee8:	08019d60 	.word	0x08019d60
 800eeec:	08019b5c 	.word	0x08019b5c

0800eef0 <generate_topic_name>:
 800eef0:	b510      	push	{r4, lr}
 800eef2:	b082      	sub	sp, #8
 800eef4:	4614      	mov	r4, r2
 800eef6:	9000      	str	r0, [sp, #0]
 800eef8:	4b08      	ldr	r3, [pc, #32]	@ (800ef1c <generate_topic_name+0x2c>)
 800eefa:	4a09      	ldr	r2, [pc, #36]	@ (800ef20 <generate_topic_name+0x30>)
 800eefc:	4608      	mov	r0, r1
 800eefe:	4621      	mov	r1, r4
 800ef00:	f009 fbec 	bl	80186dc <sniprintf>
 800ef04:	2800      	cmp	r0, #0
 800ef06:	db05      	blt.n	800ef14 <generate_topic_name+0x24>
 800ef08:	4284      	cmp	r4, r0
 800ef0a:	bfd4      	ite	le
 800ef0c:	2000      	movle	r0, #0
 800ef0e:	2001      	movgt	r0, #1
 800ef10:	b002      	add	sp, #8
 800ef12:	bd10      	pop	{r4, pc}
 800ef14:	2000      	movs	r0, #0
 800ef16:	b002      	add	sp, #8
 800ef18:	bd10      	pop	{r4, pc}
 800ef1a:	bf00      	nop
 800ef1c:	0801a130 	.word	0x0801a130
 800ef20:	08019a08 	.word	0x08019a08

0800ef24 <is_uxrce_rmw_identifier_valid>:
 800ef24:	b510      	push	{r4, lr}
 800ef26:	4604      	mov	r4, r0
 800ef28:	b140      	cbz	r0, 800ef3c <is_uxrce_rmw_identifier_valid+0x18>
 800ef2a:	f007 fb7f 	bl	801662c <rmw_get_implementation_identifier>
 800ef2e:	4601      	mov	r1, r0
 800ef30:	4620      	mov	r0, r4
 800ef32:	f7f1 f96d 	bl	8000210 <strcmp>
 800ef36:	fab0 f080 	clz	r0, r0
 800ef3a:	0940      	lsrs	r0, r0, #5
 800ef3c:	bd10      	pop	{r4, pc}
 800ef3e:	bf00      	nop

0800ef40 <get_message_typesupport_handle>:
 800ef40:	6883      	ldr	r3, [r0, #8]
 800ef42:	4718      	bx	r3

0800ef44 <get_message_typesupport_handle_function>:
 800ef44:	b510      	push	{r4, lr}
 800ef46:	4604      	mov	r4, r0
 800ef48:	6800      	ldr	r0, [r0, #0]
 800ef4a:	f7f1 f961 	bl	8000210 <strcmp>
 800ef4e:	2800      	cmp	r0, #0
 800ef50:	bf0c      	ite	eq
 800ef52:	4620      	moveq	r0, r4
 800ef54:	2000      	movne	r0, #0
 800ef56:	bd10      	pop	{r4, pc}

0800ef58 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 800ef58:	4b04      	ldr	r3, [pc, #16]	@ (800ef6c <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800ef5a:	681a      	ldr	r2, [r3, #0]
 800ef5c:	b10a      	cbz	r2, 800ef62 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0xa>
 800ef5e:	4803      	ldr	r0, [pc, #12]	@ (800ef6c <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800ef60:	4770      	bx	lr
 800ef62:	4a03      	ldr	r2, [pc, #12]	@ (800ef70 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x18>)
 800ef64:	4801      	ldr	r0, [pc, #4]	@ (800ef6c <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800ef66:	6812      	ldr	r2, [r2, #0]
 800ef68:	601a      	str	r2, [r3, #0]
 800ef6a:	4770      	bx	lr
 800ef6c:	2000005c 	.word	0x2000005c
 800ef70:	200000d8 	.word	0x200000d8

0800ef74 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 800ef74:	4a02      	ldr	r2, [pc, #8]	@ (800ef80 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0xc>)
 800ef76:	4b03      	ldr	r3, [pc, #12]	@ (800ef84 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__Int32+0x10>)
 800ef78:	6812      	ldr	r2, [r2, #0]
 800ef7a:	601a      	str	r2, [r3, #0]
 800ef7c:	4770      	bx	lr
 800ef7e:	bf00      	nop
 800ef80:	200000d8 	.word	0x200000d8
 800ef84:	2000005c 	.word	0x2000005c

0800ef88 <std_msgs__msg__Int32__rosidl_typesupport_introspection_c__Int32_init_function>:
 800ef88:	f007 bf24 	b.w	8016dd4 <std_msgs__msg__Int32__init>

0800ef8c <std_msgs__msg__Int32__rosidl_typesupport_introspection_c__Int32_fini_function>:
 800ef8c:	f007 bf26 	b.w	8016ddc <std_msgs__msg__Int32__fini>

0800ef90 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 800ef90:	4b04      	ldr	r3, [pc, #16]	@ (800efa4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800ef92:	681a      	ldr	r2, [r3, #0]
 800ef94:	b10a      	cbz	r2, 800ef9a <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0xa>
 800ef96:	4803      	ldr	r0, [pc, #12]	@ (800efa4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800ef98:	4770      	bx	lr
 800ef9a:	4a03      	ldr	r2, [pc, #12]	@ (800efa8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x18>)
 800ef9c:	4801      	ldr	r0, [pc, #4]	@ (800efa4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Int32+0x14>)
 800ef9e:	6812      	ldr	r2, [r2, #0]
 800efa0:	601a      	str	r2, [r3, #0]
 800efa2:	4770      	bx	lr
 800efa4:	200000a4 	.word	0x200000a4
 800efa8:	200000dc 	.word	0x200000dc

0800efac <_Int32__max_serialized_size>:
 800efac:	b508      	push	{r3, lr}
 800efae:	2104      	movs	r1, #4
 800efb0:	2000      	movs	r0, #0
 800efb2:	f001 f807 	bl	800ffc4 <ucdr_alignment>
 800efb6:	3004      	adds	r0, #4
 800efb8:	bd08      	pop	{r3, pc}
 800efba:	bf00      	nop

0800efbc <_Int32__cdr_deserialize>:
 800efbc:	b109      	cbz	r1, 800efc2 <_Int32__cdr_deserialize+0x6>
 800efbe:	f000 bf19 	b.w	800fdf4 <ucdr_deserialize_int32_t>
 800efc2:	4608      	mov	r0, r1
 800efc4:	4770      	bx	lr
 800efc6:	bf00      	nop

0800efc8 <get_serialized_size_std_msgs__msg__Int32>:
 800efc8:	b138      	cbz	r0, 800efda <get_serialized_size_std_msgs__msg__Int32+0x12>
 800efca:	b508      	push	{r3, lr}
 800efcc:	460b      	mov	r3, r1
 800efce:	4618      	mov	r0, r3
 800efd0:	2104      	movs	r1, #4
 800efd2:	f000 fff7 	bl	800ffc4 <ucdr_alignment>
 800efd6:	3004      	adds	r0, #4
 800efd8:	bd08      	pop	{r3, pc}
 800efda:	4770      	bx	lr

0800efdc <_Int32__cdr_serialize>:
 800efdc:	460a      	mov	r2, r1
 800efde:	b118      	cbz	r0, 800efe8 <_Int32__cdr_serialize+0xc>
 800efe0:	6801      	ldr	r1, [r0, #0]
 800efe2:	4610      	mov	r0, r2
 800efe4:	f000 be6e 	b.w	800fcc4 <ucdr_serialize_int32_t>
 800efe8:	4770      	bx	lr
 800efea:	bf00      	nop

0800efec <_Int32__get_serialized_size>:
 800efec:	b130      	cbz	r0, 800effc <_Int32__get_serialized_size+0x10>
 800efee:	b508      	push	{r3, lr}
 800eff0:	2104      	movs	r1, #4
 800eff2:	2000      	movs	r0, #0
 800eff4:	f000 ffe6 	bl	800ffc4 <ucdr_alignment>
 800eff8:	3004      	adds	r0, #4
 800effa:	bd08      	pop	{r3, pc}
 800effc:	4770      	bx	lr
 800effe:	bf00      	nop

0800f000 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32>:
 800f000:	4800      	ldr	r0, [pc, #0]	@ (800f004 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Int32+0x4>)
 800f002:	4770      	bx	lr
 800f004:	200000b0 	.word	0x200000b0

0800f008 <ucdr_serialize_bool>:
 800f008:	b538      	push	{r3, r4, r5, lr}
 800f00a:	460d      	mov	r5, r1
 800f00c:	2101      	movs	r1, #1
 800f00e:	4604      	mov	r4, r0
 800f010:	f000 ff8c 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f014:	b148      	cbz	r0, 800f02a <ucdr_serialize_bool+0x22>
 800f016:	68a3      	ldr	r3, [r4, #8]
 800f018:	701d      	strb	r5, [r3, #0]
 800f01a:	68a2      	ldr	r2, [r4, #8]
 800f01c:	6923      	ldr	r3, [r4, #16]
 800f01e:	2101      	movs	r1, #1
 800f020:	440a      	add	r2, r1
 800f022:	440b      	add	r3, r1
 800f024:	60a2      	str	r2, [r4, #8]
 800f026:	6123      	str	r3, [r4, #16]
 800f028:	7561      	strb	r1, [r4, #21]
 800f02a:	7da0      	ldrb	r0, [r4, #22]
 800f02c:	f080 0001 	eor.w	r0, r0, #1
 800f030:	bd38      	pop	{r3, r4, r5, pc}
 800f032:	bf00      	nop

0800f034 <ucdr_deserialize_bool>:
 800f034:	b538      	push	{r3, r4, r5, lr}
 800f036:	460d      	mov	r5, r1
 800f038:	2101      	movs	r1, #1
 800f03a:	4604      	mov	r4, r0
 800f03c:	f000 ff76 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f040:	b160      	cbz	r0, 800f05c <ucdr_deserialize_bool+0x28>
 800f042:	68a2      	ldr	r2, [r4, #8]
 800f044:	6923      	ldr	r3, [r4, #16]
 800f046:	f812 1b01 	ldrb.w	r1, [r2], #1
 800f04a:	3900      	subs	r1, #0
 800f04c:	bf18      	it	ne
 800f04e:	2101      	movne	r1, #1
 800f050:	7029      	strb	r1, [r5, #0]
 800f052:	3301      	adds	r3, #1
 800f054:	2101      	movs	r1, #1
 800f056:	60a2      	str	r2, [r4, #8]
 800f058:	6123      	str	r3, [r4, #16]
 800f05a:	7561      	strb	r1, [r4, #21]
 800f05c:	7da0      	ldrb	r0, [r4, #22]
 800f05e:	f080 0001 	eor.w	r0, r0, #1
 800f062:	bd38      	pop	{r3, r4, r5, pc}

0800f064 <ucdr_serialize_uint8_t>:
 800f064:	b538      	push	{r3, r4, r5, lr}
 800f066:	460d      	mov	r5, r1
 800f068:	2101      	movs	r1, #1
 800f06a:	4604      	mov	r4, r0
 800f06c:	f000 ff5e 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f070:	b148      	cbz	r0, 800f086 <ucdr_serialize_uint8_t+0x22>
 800f072:	68a3      	ldr	r3, [r4, #8]
 800f074:	701d      	strb	r5, [r3, #0]
 800f076:	68a2      	ldr	r2, [r4, #8]
 800f078:	6923      	ldr	r3, [r4, #16]
 800f07a:	2101      	movs	r1, #1
 800f07c:	440a      	add	r2, r1
 800f07e:	440b      	add	r3, r1
 800f080:	60a2      	str	r2, [r4, #8]
 800f082:	6123      	str	r3, [r4, #16]
 800f084:	7561      	strb	r1, [r4, #21]
 800f086:	7da0      	ldrb	r0, [r4, #22]
 800f088:	f080 0001 	eor.w	r0, r0, #1
 800f08c:	bd38      	pop	{r3, r4, r5, pc}
 800f08e:	bf00      	nop

0800f090 <ucdr_deserialize_uint8_t>:
 800f090:	b538      	push	{r3, r4, r5, lr}
 800f092:	460d      	mov	r5, r1
 800f094:	2101      	movs	r1, #1
 800f096:	4604      	mov	r4, r0
 800f098:	f000 ff48 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f09c:	b150      	cbz	r0, 800f0b4 <ucdr_deserialize_uint8_t+0x24>
 800f09e:	68a3      	ldr	r3, [r4, #8]
 800f0a0:	781b      	ldrb	r3, [r3, #0]
 800f0a2:	702b      	strb	r3, [r5, #0]
 800f0a4:	68a2      	ldr	r2, [r4, #8]
 800f0a6:	6923      	ldr	r3, [r4, #16]
 800f0a8:	2101      	movs	r1, #1
 800f0aa:	440a      	add	r2, r1
 800f0ac:	440b      	add	r3, r1
 800f0ae:	60a2      	str	r2, [r4, #8]
 800f0b0:	6123      	str	r3, [r4, #16]
 800f0b2:	7561      	strb	r1, [r4, #21]
 800f0b4:	7da0      	ldrb	r0, [r4, #22]
 800f0b6:	f080 0001 	eor.w	r0, r0, #1
 800f0ba:	bd38      	pop	{r3, r4, r5, pc}

0800f0bc <ucdr_serialize_uint16_t>:
 800f0bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f0c0:	b082      	sub	sp, #8
 800f0c2:	460b      	mov	r3, r1
 800f0c4:	2102      	movs	r1, #2
 800f0c6:	4604      	mov	r4, r0
 800f0c8:	f8ad 3006 	strh.w	r3, [sp, #6]
 800f0cc:	f000 ff82 	bl	800ffd4 <ucdr_buffer_alignment>
 800f0d0:	4601      	mov	r1, r0
 800f0d2:	4620      	mov	r0, r4
 800f0d4:	7d67      	ldrb	r7, [r4, #21]
 800f0d6:	f000 ffc1 	bl	801005c <ucdr_advance_buffer>
 800f0da:	2102      	movs	r1, #2
 800f0dc:	4620      	mov	r0, r4
 800f0de:	f000 ff19 	bl	800ff14 <ucdr_check_buffer_available_for>
 800f0e2:	bb78      	cbnz	r0, 800f144 <ucdr_serialize_uint16_t+0x88>
 800f0e4:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800f0e8:	42ab      	cmp	r3, r5
 800f0ea:	d926      	bls.n	800f13a <ucdr_serialize_uint16_t+0x7e>
 800f0ec:	1b5e      	subs	r6, r3, r5
 800f0ee:	60a3      	str	r3, [r4, #8]
 800f0f0:	6923      	ldr	r3, [r4, #16]
 800f0f2:	f1c6 0802 	rsb	r8, r6, #2
 800f0f6:	4433      	add	r3, r6
 800f0f8:	6123      	str	r3, [r4, #16]
 800f0fa:	4641      	mov	r1, r8
 800f0fc:	4620      	mov	r0, r4
 800f0fe:	f000 ff15 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f102:	2800      	cmp	r0, #0
 800f104:	d03b      	beq.n	800f17e <ucdr_serialize_uint16_t+0xc2>
 800f106:	7d23      	ldrb	r3, [r4, #20]
 800f108:	2b01      	cmp	r3, #1
 800f10a:	d04a      	beq.n	800f1a2 <ucdr_serialize_uint16_t+0xe6>
 800f10c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f110:	702b      	strb	r3, [r5, #0]
 800f112:	2e00      	cmp	r6, #0
 800f114:	d040      	beq.n	800f198 <ucdr_serialize_uint16_t+0xdc>
 800f116:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f11a:	706b      	strb	r3, [r5, #1]
 800f11c:	6923      	ldr	r3, [r4, #16]
 800f11e:	68a2      	ldr	r2, [r4, #8]
 800f120:	7da0      	ldrb	r0, [r4, #22]
 800f122:	3302      	adds	r3, #2
 800f124:	1b9e      	subs	r6, r3, r6
 800f126:	4442      	add	r2, r8
 800f128:	2302      	movs	r3, #2
 800f12a:	f080 0001 	eor.w	r0, r0, #1
 800f12e:	60a2      	str	r2, [r4, #8]
 800f130:	6126      	str	r6, [r4, #16]
 800f132:	7563      	strb	r3, [r4, #21]
 800f134:	b002      	add	sp, #8
 800f136:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f13a:	2102      	movs	r1, #2
 800f13c:	4620      	mov	r0, r4
 800f13e:	f000 fef5 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f142:	b190      	cbz	r0, 800f16a <ucdr_serialize_uint16_t+0xae>
 800f144:	7d23      	ldrb	r3, [r4, #20]
 800f146:	2b01      	cmp	r3, #1
 800f148:	68a3      	ldr	r3, [r4, #8]
 800f14a:	d014      	beq.n	800f176 <ucdr_serialize_uint16_t+0xba>
 800f14c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f150:	701a      	strb	r2, [r3, #0]
 800f152:	68a3      	ldr	r3, [r4, #8]
 800f154:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f158:	705a      	strb	r2, [r3, #1]
 800f15a:	68a2      	ldr	r2, [r4, #8]
 800f15c:	6923      	ldr	r3, [r4, #16]
 800f15e:	3202      	adds	r2, #2
 800f160:	3302      	adds	r3, #2
 800f162:	2102      	movs	r1, #2
 800f164:	60a2      	str	r2, [r4, #8]
 800f166:	6123      	str	r3, [r4, #16]
 800f168:	7561      	strb	r1, [r4, #21]
 800f16a:	7da0      	ldrb	r0, [r4, #22]
 800f16c:	f080 0001 	eor.w	r0, r0, #1
 800f170:	b002      	add	sp, #8
 800f172:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f176:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800f17a:	801a      	strh	r2, [r3, #0]
 800f17c:	e7ed      	b.n	800f15a <ucdr_serialize_uint16_t+0x9e>
 800f17e:	68a2      	ldr	r2, [r4, #8]
 800f180:	6923      	ldr	r3, [r4, #16]
 800f182:	7da0      	ldrb	r0, [r4, #22]
 800f184:	7567      	strb	r7, [r4, #21]
 800f186:	1b92      	subs	r2, r2, r6
 800f188:	1b9b      	subs	r3, r3, r6
 800f18a:	f080 0001 	eor.w	r0, r0, #1
 800f18e:	60a2      	str	r2, [r4, #8]
 800f190:	6123      	str	r3, [r4, #16]
 800f192:	b002      	add	sp, #8
 800f194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f198:	68a3      	ldr	r3, [r4, #8]
 800f19a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f19e:	701a      	strb	r2, [r3, #0]
 800f1a0:	e7bc      	b.n	800f11c <ucdr_serialize_uint16_t+0x60>
 800f1a2:	4628      	mov	r0, r5
 800f1a4:	f10d 0506 	add.w	r5, sp, #6
 800f1a8:	4629      	mov	r1, r5
 800f1aa:	4632      	mov	r2, r6
 800f1ac:	f009 fc9d 	bl	8018aea <memcpy>
 800f1b0:	68a0      	ldr	r0, [r4, #8]
 800f1b2:	4642      	mov	r2, r8
 800f1b4:	19a9      	adds	r1, r5, r6
 800f1b6:	f009 fc98 	bl	8018aea <memcpy>
 800f1ba:	e7af      	b.n	800f11c <ucdr_serialize_uint16_t+0x60>

0800f1bc <ucdr_serialize_endian_uint16_t>:
 800f1bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f1c0:	b083      	sub	sp, #12
 800f1c2:	460d      	mov	r5, r1
 800f1c4:	2102      	movs	r1, #2
 800f1c6:	4604      	mov	r4, r0
 800f1c8:	f8ad 2006 	strh.w	r2, [sp, #6]
 800f1cc:	f000 ff02 	bl	800ffd4 <ucdr_buffer_alignment>
 800f1d0:	4601      	mov	r1, r0
 800f1d2:	4620      	mov	r0, r4
 800f1d4:	f894 8015 	ldrb.w	r8, [r4, #21]
 800f1d8:	f000 ff40 	bl	801005c <ucdr_advance_buffer>
 800f1dc:	2102      	movs	r1, #2
 800f1de:	4620      	mov	r0, r4
 800f1e0:	f000 fe98 	bl	800ff14 <ucdr_check_buffer_available_for>
 800f1e4:	bb70      	cbnz	r0, 800f244 <ucdr_serialize_endian_uint16_t+0x88>
 800f1e6:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800f1ea:	42be      	cmp	r6, r7
 800f1ec:	d925      	bls.n	800f23a <ucdr_serialize_endian_uint16_t+0x7e>
 800f1ee:	6923      	ldr	r3, [r4, #16]
 800f1f0:	60a6      	str	r6, [r4, #8]
 800f1f2:	1bf6      	subs	r6, r6, r7
 800f1f4:	4433      	add	r3, r6
 800f1f6:	f1c6 0902 	rsb	r9, r6, #2
 800f1fa:	6123      	str	r3, [r4, #16]
 800f1fc:	4649      	mov	r1, r9
 800f1fe:	4620      	mov	r0, r4
 800f200:	f000 fe94 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f204:	2800      	cmp	r0, #0
 800f206:	d039      	beq.n	800f27c <ucdr_serialize_endian_uint16_t+0xc0>
 800f208:	2d01      	cmp	r5, #1
 800f20a:	d04a      	beq.n	800f2a2 <ucdr_serialize_endian_uint16_t+0xe6>
 800f20c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f210:	703b      	strb	r3, [r7, #0]
 800f212:	2e00      	cmp	r6, #0
 800f214:	d040      	beq.n	800f298 <ucdr_serialize_endian_uint16_t+0xdc>
 800f216:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f21a:	707b      	strb	r3, [r7, #1]
 800f21c:	6923      	ldr	r3, [r4, #16]
 800f21e:	68a2      	ldr	r2, [r4, #8]
 800f220:	7da0      	ldrb	r0, [r4, #22]
 800f222:	3302      	adds	r3, #2
 800f224:	444a      	add	r2, r9
 800f226:	1b9b      	subs	r3, r3, r6
 800f228:	2102      	movs	r1, #2
 800f22a:	f080 0001 	eor.w	r0, r0, #1
 800f22e:	60a2      	str	r2, [r4, #8]
 800f230:	6123      	str	r3, [r4, #16]
 800f232:	7561      	strb	r1, [r4, #21]
 800f234:	b003      	add	sp, #12
 800f236:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f23a:	2102      	movs	r1, #2
 800f23c:	4620      	mov	r0, r4
 800f23e:	f000 fe75 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f242:	b188      	cbz	r0, 800f268 <ucdr_serialize_endian_uint16_t+0xac>
 800f244:	2d01      	cmp	r5, #1
 800f246:	68a3      	ldr	r3, [r4, #8]
 800f248:	d014      	beq.n	800f274 <ucdr_serialize_endian_uint16_t+0xb8>
 800f24a:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f24e:	701a      	strb	r2, [r3, #0]
 800f250:	68a3      	ldr	r3, [r4, #8]
 800f252:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f256:	705a      	strb	r2, [r3, #1]
 800f258:	68a2      	ldr	r2, [r4, #8]
 800f25a:	6923      	ldr	r3, [r4, #16]
 800f25c:	3202      	adds	r2, #2
 800f25e:	3302      	adds	r3, #2
 800f260:	2102      	movs	r1, #2
 800f262:	60a2      	str	r2, [r4, #8]
 800f264:	6123      	str	r3, [r4, #16]
 800f266:	7561      	strb	r1, [r4, #21]
 800f268:	7da0      	ldrb	r0, [r4, #22]
 800f26a:	f080 0001 	eor.w	r0, r0, #1
 800f26e:	b003      	add	sp, #12
 800f270:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f274:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800f278:	801a      	strh	r2, [r3, #0]
 800f27a:	e7ed      	b.n	800f258 <ucdr_serialize_endian_uint16_t+0x9c>
 800f27c:	68a2      	ldr	r2, [r4, #8]
 800f27e:	6923      	ldr	r3, [r4, #16]
 800f280:	7da0      	ldrb	r0, [r4, #22]
 800f282:	f884 8015 	strb.w	r8, [r4, #21]
 800f286:	1b92      	subs	r2, r2, r6
 800f288:	1b9b      	subs	r3, r3, r6
 800f28a:	f080 0001 	eor.w	r0, r0, #1
 800f28e:	60a2      	str	r2, [r4, #8]
 800f290:	6123      	str	r3, [r4, #16]
 800f292:	b003      	add	sp, #12
 800f294:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f298:	68a3      	ldr	r3, [r4, #8]
 800f29a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f29e:	701a      	strb	r2, [r3, #0]
 800f2a0:	e7bc      	b.n	800f21c <ucdr_serialize_endian_uint16_t+0x60>
 800f2a2:	f10d 0506 	add.w	r5, sp, #6
 800f2a6:	4629      	mov	r1, r5
 800f2a8:	4632      	mov	r2, r6
 800f2aa:	4638      	mov	r0, r7
 800f2ac:	f009 fc1d 	bl	8018aea <memcpy>
 800f2b0:	68a0      	ldr	r0, [r4, #8]
 800f2b2:	464a      	mov	r2, r9
 800f2b4:	19a9      	adds	r1, r5, r6
 800f2b6:	f009 fc18 	bl	8018aea <memcpy>
 800f2ba:	e7af      	b.n	800f21c <ucdr_serialize_endian_uint16_t+0x60>

0800f2bc <ucdr_deserialize_uint16_t>:
 800f2bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f2c0:	460d      	mov	r5, r1
 800f2c2:	2102      	movs	r1, #2
 800f2c4:	4604      	mov	r4, r0
 800f2c6:	f000 fe85 	bl	800ffd4 <ucdr_buffer_alignment>
 800f2ca:	4601      	mov	r1, r0
 800f2cc:	4620      	mov	r0, r4
 800f2ce:	f894 8015 	ldrb.w	r8, [r4, #21]
 800f2d2:	f000 fec3 	bl	801005c <ucdr_advance_buffer>
 800f2d6:	2102      	movs	r1, #2
 800f2d8:	4620      	mov	r0, r4
 800f2da:	f000 fe1b 	bl	800ff14 <ucdr_check_buffer_available_for>
 800f2de:	bb60      	cbnz	r0, 800f33a <ucdr_deserialize_uint16_t+0x7e>
 800f2e0:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800f2e4:	42be      	cmp	r6, r7
 800f2e6:	d923      	bls.n	800f330 <ucdr_deserialize_uint16_t+0x74>
 800f2e8:	6923      	ldr	r3, [r4, #16]
 800f2ea:	60a6      	str	r6, [r4, #8]
 800f2ec:	1bf6      	subs	r6, r6, r7
 800f2ee:	4433      	add	r3, r6
 800f2f0:	f1c6 0902 	rsb	r9, r6, #2
 800f2f4:	6123      	str	r3, [r4, #16]
 800f2f6:	4649      	mov	r1, r9
 800f2f8:	4620      	mov	r0, r4
 800f2fa:	f000 fe17 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f2fe:	2800      	cmp	r0, #0
 800f300:	d034      	beq.n	800f36c <ucdr_deserialize_uint16_t+0xb0>
 800f302:	7d23      	ldrb	r3, [r4, #20]
 800f304:	2b01      	cmp	r3, #1
 800f306:	d042      	beq.n	800f38e <ucdr_deserialize_uint16_t+0xd2>
 800f308:	787b      	ldrb	r3, [r7, #1]
 800f30a:	702b      	strb	r3, [r5, #0]
 800f30c:	2e00      	cmp	r6, #0
 800f30e:	d03a      	beq.n	800f386 <ucdr_deserialize_uint16_t+0xca>
 800f310:	783b      	ldrb	r3, [r7, #0]
 800f312:	706b      	strb	r3, [r5, #1]
 800f314:	6923      	ldr	r3, [r4, #16]
 800f316:	68a2      	ldr	r2, [r4, #8]
 800f318:	7da0      	ldrb	r0, [r4, #22]
 800f31a:	2102      	movs	r1, #2
 800f31c:	3302      	adds	r3, #2
 800f31e:	444a      	add	r2, r9
 800f320:	1b9b      	subs	r3, r3, r6
 800f322:	7561      	strb	r1, [r4, #21]
 800f324:	60a2      	str	r2, [r4, #8]
 800f326:	6123      	str	r3, [r4, #16]
 800f328:	f080 0001 	eor.w	r0, r0, #1
 800f32c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f330:	2102      	movs	r1, #2
 800f332:	4620      	mov	r0, r4
 800f334:	f000 fdfa 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f338:	b180      	cbz	r0, 800f35c <ucdr_deserialize_uint16_t+0xa0>
 800f33a:	7d23      	ldrb	r3, [r4, #20]
 800f33c:	2b01      	cmp	r3, #1
 800f33e:	68a3      	ldr	r3, [r4, #8]
 800f340:	d011      	beq.n	800f366 <ucdr_deserialize_uint16_t+0xaa>
 800f342:	785b      	ldrb	r3, [r3, #1]
 800f344:	702b      	strb	r3, [r5, #0]
 800f346:	68a3      	ldr	r3, [r4, #8]
 800f348:	781b      	ldrb	r3, [r3, #0]
 800f34a:	706b      	strb	r3, [r5, #1]
 800f34c:	68a2      	ldr	r2, [r4, #8]
 800f34e:	6923      	ldr	r3, [r4, #16]
 800f350:	3202      	adds	r2, #2
 800f352:	3302      	adds	r3, #2
 800f354:	2102      	movs	r1, #2
 800f356:	60a2      	str	r2, [r4, #8]
 800f358:	6123      	str	r3, [r4, #16]
 800f35a:	7561      	strb	r1, [r4, #21]
 800f35c:	7da0      	ldrb	r0, [r4, #22]
 800f35e:	f080 0001 	eor.w	r0, r0, #1
 800f362:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f366:	881b      	ldrh	r3, [r3, #0]
 800f368:	802b      	strh	r3, [r5, #0]
 800f36a:	e7ef      	b.n	800f34c <ucdr_deserialize_uint16_t+0x90>
 800f36c:	68a2      	ldr	r2, [r4, #8]
 800f36e:	6923      	ldr	r3, [r4, #16]
 800f370:	7da0      	ldrb	r0, [r4, #22]
 800f372:	f884 8015 	strb.w	r8, [r4, #21]
 800f376:	1b92      	subs	r2, r2, r6
 800f378:	1b9b      	subs	r3, r3, r6
 800f37a:	60a2      	str	r2, [r4, #8]
 800f37c:	6123      	str	r3, [r4, #16]
 800f37e:	f080 0001 	eor.w	r0, r0, #1
 800f382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f386:	68a3      	ldr	r3, [r4, #8]
 800f388:	781b      	ldrb	r3, [r3, #0]
 800f38a:	706b      	strb	r3, [r5, #1]
 800f38c:	e7c2      	b.n	800f314 <ucdr_deserialize_uint16_t+0x58>
 800f38e:	4639      	mov	r1, r7
 800f390:	4632      	mov	r2, r6
 800f392:	4628      	mov	r0, r5
 800f394:	f009 fba9 	bl	8018aea <memcpy>
 800f398:	68a1      	ldr	r1, [r4, #8]
 800f39a:	464a      	mov	r2, r9
 800f39c:	19a8      	adds	r0, r5, r6
 800f39e:	f009 fba4 	bl	8018aea <memcpy>
 800f3a2:	e7b7      	b.n	800f314 <ucdr_deserialize_uint16_t+0x58>

0800f3a4 <ucdr_deserialize_endian_uint16_t>:
 800f3a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f3a8:	460e      	mov	r6, r1
 800f3aa:	2102      	movs	r1, #2
 800f3ac:	4604      	mov	r4, r0
 800f3ae:	4615      	mov	r5, r2
 800f3b0:	f000 fe10 	bl	800ffd4 <ucdr_buffer_alignment>
 800f3b4:	4601      	mov	r1, r0
 800f3b6:	4620      	mov	r0, r4
 800f3b8:	f894 9015 	ldrb.w	r9, [r4, #21]
 800f3bc:	f000 fe4e 	bl	801005c <ucdr_advance_buffer>
 800f3c0:	2102      	movs	r1, #2
 800f3c2:	4620      	mov	r0, r4
 800f3c4:	f000 fda6 	bl	800ff14 <ucdr_check_buffer_available_for>
 800f3c8:	bb70      	cbnz	r0, 800f428 <ucdr_deserialize_endian_uint16_t+0x84>
 800f3ca:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 800f3ce:	4547      	cmp	r7, r8
 800f3d0:	d925      	bls.n	800f41e <ucdr_deserialize_endian_uint16_t+0x7a>
 800f3d2:	6923      	ldr	r3, [r4, #16]
 800f3d4:	60a7      	str	r7, [r4, #8]
 800f3d6:	eba7 0708 	sub.w	r7, r7, r8
 800f3da:	443b      	add	r3, r7
 800f3dc:	f1c7 0a02 	rsb	sl, r7, #2
 800f3e0:	6123      	str	r3, [r4, #16]
 800f3e2:	4651      	mov	r1, sl
 800f3e4:	4620      	mov	r0, r4
 800f3e6:	f000 fda1 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f3ea:	2800      	cmp	r0, #0
 800f3ec:	d034      	beq.n	800f458 <ucdr_deserialize_endian_uint16_t+0xb4>
 800f3ee:	2e01      	cmp	r6, #1
 800f3f0:	d043      	beq.n	800f47a <ucdr_deserialize_endian_uint16_t+0xd6>
 800f3f2:	f898 3001 	ldrb.w	r3, [r8, #1]
 800f3f6:	702b      	strb	r3, [r5, #0]
 800f3f8:	2f00      	cmp	r7, #0
 800f3fa:	d03a      	beq.n	800f472 <ucdr_deserialize_endian_uint16_t+0xce>
 800f3fc:	f898 3000 	ldrb.w	r3, [r8]
 800f400:	706b      	strb	r3, [r5, #1]
 800f402:	6923      	ldr	r3, [r4, #16]
 800f404:	68a2      	ldr	r2, [r4, #8]
 800f406:	7da0      	ldrb	r0, [r4, #22]
 800f408:	2102      	movs	r1, #2
 800f40a:	3302      	adds	r3, #2
 800f40c:	4452      	add	r2, sl
 800f40e:	1bdb      	subs	r3, r3, r7
 800f410:	7561      	strb	r1, [r4, #21]
 800f412:	60a2      	str	r2, [r4, #8]
 800f414:	6123      	str	r3, [r4, #16]
 800f416:	f080 0001 	eor.w	r0, r0, #1
 800f41a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f41e:	2102      	movs	r1, #2
 800f420:	4620      	mov	r0, r4
 800f422:	f000 fd83 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f426:	b178      	cbz	r0, 800f448 <ucdr_deserialize_endian_uint16_t+0xa4>
 800f428:	2e01      	cmp	r6, #1
 800f42a:	68a3      	ldr	r3, [r4, #8]
 800f42c:	d011      	beq.n	800f452 <ucdr_deserialize_endian_uint16_t+0xae>
 800f42e:	785b      	ldrb	r3, [r3, #1]
 800f430:	702b      	strb	r3, [r5, #0]
 800f432:	68a3      	ldr	r3, [r4, #8]
 800f434:	781b      	ldrb	r3, [r3, #0]
 800f436:	706b      	strb	r3, [r5, #1]
 800f438:	68a2      	ldr	r2, [r4, #8]
 800f43a:	6923      	ldr	r3, [r4, #16]
 800f43c:	3202      	adds	r2, #2
 800f43e:	3302      	adds	r3, #2
 800f440:	2102      	movs	r1, #2
 800f442:	60a2      	str	r2, [r4, #8]
 800f444:	6123      	str	r3, [r4, #16]
 800f446:	7561      	strb	r1, [r4, #21]
 800f448:	7da0      	ldrb	r0, [r4, #22]
 800f44a:	f080 0001 	eor.w	r0, r0, #1
 800f44e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f452:	881b      	ldrh	r3, [r3, #0]
 800f454:	802b      	strh	r3, [r5, #0]
 800f456:	e7ef      	b.n	800f438 <ucdr_deserialize_endian_uint16_t+0x94>
 800f458:	68a2      	ldr	r2, [r4, #8]
 800f45a:	6923      	ldr	r3, [r4, #16]
 800f45c:	7da0      	ldrb	r0, [r4, #22]
 800f45e:	f884 9015 	strb.w	r9, [r4, #21]
 800f462:	1bd2      	subs	r2, r2, r7
 800f464:	1bdb      	subs	r3, r3, r7
 800f466:	60a2      	str	r2, [r4, #8]
 800f468:	6123      	str	r3, [r4, #16]
 800f46a:	f080 0001 	eor.w	r0, r0, #1
 800f46e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f472:	68a3      	ldr	r3, [r4, #8]
 800f474:	781b      	ldrb	r3, [r3, #0]
 800f476:	706b      	strb	r3, [r5, #1]
 800f478:	e7c3      	b.n	800f402 <ucdr_deserialize_endian_uint16_t+0x5e>
 800f47a:	4641      	mov	r1, r8
 800f47c:	463a      	mov	r2, r7
 800f47e:	4628      	mov	r0, r5
 800f480:	f009 fb33 	bl	8018aea <memcpy>
 800f484:	68a1      	ldr	r1, [r4, #8]
 800f486:	4652      	mov	r2, sl
 800f488:	19e8      	adds	r0, r5, r7
 800f48a:	f009 fb2e 	bl	8018aea <memcpy>
 800f48e:	e7b8      	b.n	800f402 <ucdr_deserialize_endian_uint16_t+0x5e>

0800f490 <ucdr_serialize_uint32_t>:
 800f490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f494:	b082      	sub	sp, #8
 800f496:	4604      	mov	r4, r0
 800f498:	9101      	str	r1, [sp, #4]
 800f49a:	2104      	movs	r1, #4
 800f49c:	f000 fd9a 	bl	800ffd4 <ucdr_buffer_alignment>
 800f4a0:	4601      	mov	r1, r0
 800f4a2:	4620      	mov	r0, r4
 800f4a4:	7d67      	ldrb	r7, [r4, #21]
 800f4a6:	f000 fdd9 	bl	801005c <ucdr_advance_buffer>
 800f4aa:	2104      	movs	r1, #4
 800f4ac:	4620      	mov	r0, r4
 800f4ae:	f000 fd31 	bl	800ff14 <ucdr_check_buffer_available_for>
 800f4b2:	2800      	cmp	r0, #0
 800f4b4:	d139      	bne.n	800f52a <ucdr_serialize_uint32_t+0x9a>
 800f4b6:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800f4ba:	42ab      	cmp	r3, r5
 800f4bc:	d930      	bls.n	800f520 <ucdr_serialize_uint32_t+0x90>
 800f4be:	1b5e      	subs	r6, r3, r5
 800f4c0:	60a3      	str	r3, [r4, #8]
 800f4c2:	6923      	ldr	r3, [r4, #16]
 800f4c4:	f1c6 0804 	rsb	r8, r6, #4
 800f4c8:	4433      	add	r3, r6
 800f4ca:	6123      	str	r3, [r4, #16]
 800f4cc:	4641      	mov	r1, r8
 800f4ce:	4620      	mov	r0, r4
 800f4d0:	f000 fd2c 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f4d4:	2800      	cmp	r0, #0
 800f4d6:	d04c      	beq.n	800f572 <ucdr_serialize_uint32_t+0xe2>
 800f4d8:	7d23      	ldrb	r3, [r4, #20]
 800f4da:	2b01      	cmp	r3, #1
 800f4dc:	d063      	beq.n	800f5a6 <ucdr_serialize_uint32_t+0x116>
 800f4de:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f4e2:	702b      	strb	r3, [r5, #0]
 800f4e4:	2e00      	cmp	r6, #0
 800f4e6:	d051      	beq.n	800f58c <ucdr_serialize_uint32_t+0xfc>
 800f4e8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f4ec:	706b      	strb	r3, [r5, #1]
 800f4ee:	2e01      	cmp	r6, #1
 800f4f0:	d050      	beq.n	800f594 <ucdr_serialize_uint32_t+0x104>
 800f4f2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800f4f6:	70ab      	strb	r3, [r5, #2]
 800f4f8:	2e02      	cmp	r6, #2
 800f4fa:	d04f      	beq.n	800f59c <ucdr_serialize_uint32_t+0x10c>
 800f4fc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f500:	70eb      	strb	r3, [r5, #3]
 800f502:	6923      	ldr	r3, [r4, #16]
 800f504:	68a2      	ldr	r2, [r4, #8]
 800f506:	7da0      	ldrb	r0, [r4, #22]
 800f508:	3304      	adds	r3, #4
 800f50a:	1b9e      	subs	r6, r3, r6
 800f50c:	4442      	add	r2, r8
 800f50e:	2304      	movs	r3, #4
 800f510:	f080 0001 	eor.w	r0, r0, #1
 800f514:	60a2      	str	r2, [r4, #8]
 800f516:	6126      	str	r6, [r4, #16]
 800f518:	7563      	strb	r3, [r4, #21]
 800f51a:	b002      	add	sp, #8
 800f51c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f520:	2104      	movs	r1, #4
 800f522:	4620      	mov	r0, r4
 800f524:	f000 fd02 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f528:	b1d0      	cbz	r0, 800f560 <ucdr_serialize_uint32_t+0xd0>
 800f52a:	7d23      	ldrb	r3, [r4, #20]
 800f52c:	2b01      	cmp	r3, #1
 800f52e:	68a3      	ldr	r3, [r4, #8]
 800f530:	d01c      	beq.n	800f56c <ucdr_serialize_uint32_t+0xdc>
 800f532:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f536:	701a      	strb	r2, [r3, #0]
 800f538:	68a3      	ldr	r3, [r4, #8]
 800f53a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f53e:	705a      	strb	r2, [r3, #1]
 800f540:	68a3      	ldr	r3, [r4, #8]
 800f542:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f546:	709a      	strb	r2, [r3, #2]
 800f548:	68a3      	ldr	r3, [r4, #8]
 800f54a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f54e:	70da      	strb	r2, [r3, #3]
 800f550:	68a2      	ldr	r2, [r4, #8]
 800f552:	6923      	ldr	r3, [r4, #16]
 800f554:	3204      	adds	r2, #4
 800f556:	3304      	adds	r3, #4
 800f558:	2104      	movs	r1, #4
 800f55a:	60a2      	str	r2, [r4, #8]
 800f55c:	6123      	str	r3, [r4, #16]
 800f55e:	7561      	strb	r1, [r4, #21]
 800f560:	7da0      	ldrb	r0, [r4, #22]
 800f562:	f080 0001 	eor.w	r0, r0, #1
 800f566:	b002      	add	sp, #8
 800f568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f56c:	9a01      	ldr	r2, [sp, #4]
 800f56e:	601a      	str	r2, [r3, #0]
 800f570:	e7ee      	b.n	800f550 <ucdr_serialize_uint32_t+0xc0>
 800f572:	68a2      	ldr	r2, [r4, #8]
 800f574:	6923      	ldr	r3, [r4, #16]
 800f576:	7da0      	ldrb	r0, [r4, #22]
 800f578:	7567      	strb	r7, [r4, #21]
 800f57a:	1b92      	subs	r2, r2, r6
 800f57c:	1b9b      	subs	r3, r3, r6
 800f57e:	f080 0001 	eor.w	r0, r0, #1
 800f582:	60a2      	str	r2, [r4, #8]
 800f584:	6123      	str	r3, [r4, #16]
 800f586:	b002      	add	sp, #8
 800f588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f58c:	68a3      	ldr	r3, [r4, #8]
 800f58e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f592:	701a      	strb	r2, [r3, #0]
 800f594:	68a3      	ldr	r3, [r4, #8]
 800f596:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f59a:	701a      	strb	r2, [r3, #0]
 800f59c:	68a3      	ldr	r3, [r4, #8]
 800f59e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f5a2:	701a      	strb	r2, [r3, #0]
 800f5a4:	e7ad      	b.n	800f502 <ucdr_serialize_uint32_t+0x72>
 800f5a6:	4628      	mov	r0, r5
 800f5a8:	ad01      	add	r5, sp, #4
 800f5aa:	4629      	mov	r1, r5
 800f5ac:	4632      	mov	r2, r6
 800f5ae:	f009 fa9c 	bl	8018aea <memcpy>
 800f5b2:	68a0      	ldr	r0, [r4, #8]
 800f5b4:	4642      	mov	r2, r8
 800f5b6:	19a9      	adds	r1, r5, r6
 800f5b8:	f009 fa97 	bl	8018aea <memcpy>
 800f5bc:	e7a1      	b.n	800f502 <ucdr_serialize_uint32_t+0x72>
 800f5be:	bf00      	nop

0800f5c0 <ucdr_serialize_endian_uint32_t>:
 800f5c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f5c4:	b083      	sub	sp, #12
 800f5c6:	460d      	mov	r5, r1
 800f5c8:	2104      	movs	r1, #4
 800f5ca:	4604      	mov	r4, r0
 800f5cc:	9201      	str	r2, [sp, #4]
 800f5ce:	f000 fd01 	bl	800ffd4 <ucdr_buffer_alignment>
 800f5d2:	4601      	mov	r1, r0
 800f5d4:	4620      	mov	r0, r4
 800f5d6:	f894 8015 	ldrb.w	r8, [r4, #21]
 800f5da:	f000 fd3f 	bl	801005c <ucdr_advance_buffer>
 800f5de:	2104      	movs	r1, #4
 800f5e0:	4620      	mov	r0, r4
 800f5e2:	f000 fc97 	bl	800ff14 <ucdr_check_buffer_available_for>
 800f5e6:	2800      	cmp	r0, #0
 800f5e8:	d138      	bne.n	800f65c <ucdr_serialize_endian_uint32_t+0x9c>
 800f5ea:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800f5ee:	42b7      	cmp	r7, r6
 800f5f0:	d92f      	bls.n	800f652 <ucdr_serialize_endian_uint32_t+0x92>
 800f5f2:	6923      	ldr	r3, [r4, #16]
 800f5f4:	60a7      	str	r7, [r4, #8]
 800f5f6:	1bbf      	subs	r7, r7, r6
 800f5f8:	443b      	add	r3, r7
 800f5fa:	f1c7 0904 	rsb	r9, r7, #4
 800f5fe:	6123      	str	r3, [r4, #16]
 800f600:	4649      	mov	r1, r9
 800f602:	4620      	mov	r0, r4
 800f604:	f000 fc92 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f608:	2800      	cmp	r0, #0
 800f60a:	d04a      	beq.n	800f6a2 <ucdr_serialize_endian_uint32_t+0xe2>
 800f60c:	2d01      	cmp	r5, #1
 800f60e:	d063      	beq.n	800f6d8 <ucdr_serialize_endian_uint32_t+0x118>
 800f610:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f614:	7033      	strb	r3, [r6, #0]
 800f616:	2f00      	cmp	r7, #0
 800f618:	d051      	beq.n	800f6be <ucdr_serialize_endian_uint32_t+0xfe>
 800f61a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f61e:	7073      	strb	r3, [r6, #1]
 800f620:	2f01      	cmp	r7, #1
 800f622:	d050      	beq.n	800f6c6 <ucdr_serialize_endian_uint32_t+0x106>
 800f624:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800f628:	70b3      	strb	r3, [r6, #2]
 800f62a:	2f02      	cmp	r7, #2
 800f62c:	d04f      	beq.n	800f6ce <ucdr_serialize_endian_uint32_t+0x10e>
 800f62e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f632:	70f3      	strb	r3, [r6, #3]
 800f634:	6923      	ldr	r3, [r4, #16]
 800f636:	68a2      	ldr	r2, [r4, #8]
 800f638:	7da0      	ldrb	r0, [r4, #22]
 800f63a:	3304      	adds	r3, #4
 800f63c:	444a      	add	r2, r9
 800f63e:	1bdb      	subs	r3, r3, r7
 800f640:	2104      	movs	r1, #4
 800f642:	f080 0001 	eor.w	r0, r0, #1
 800f646:	60a2      	str	r2, [r4, #8]
 800f648:	6123      	str	r3, [r4, #16]
 800f64a:	7561      	strb	r1, [r4, #21]
 800f64c:	b003      	add	sp, #12
 800f64e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f652:	2104      	movs	r1, #4
 800f654:	4620      	mov	r0, r4
 800f656:	f000 fc69 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f65a:	b1c8      	cbz	r0, 800f690 <ucdr_serialize_endian_uint32_t+0xd0>
 800f65c:	2d01      	cmp	r5, #1
 800f65e:	68a3      	ldr	r3, [r4, #8]
 800f660:	d01c      	beq.n	800f69c <ucdr_serialize_endian_uint32_t+0xdc>
 800f662:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800f666:	701a      	strb	r2, [r3, #0]
 800f668:	68a3      	ldr	r3, [r4, #8]
 800f66a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f66e:	705a      	strb	r2, [r3, #1]
 800f670:	68a3      	ldr	r3, [r4, #8]
 800f672:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f676:	709a      	strb	r2, [r3, #2]
 800f678:	68a3      	ldr	r3, [r4, #8]
 800f67a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f67e:	70da      	strb	r2, [r3, #3]
 800f680:	68a2      	ldr	r2, [r4, #8]
 800f682:	6923      	ldr	r3, [r4, #16]
 800f684:	3204      	adds	r2, #4
 800f686:	3304      	adds	r3, #4
 800f688:	2104      	movs	r1, #4
 800f68a:	60a2      	str	r2, [r4, #8]
 800f68c:	6123      	str	r3, [r4, #16]
 800f68e:	7561      	strb	r1, [r4, #21]
 800f690:	7da0      	ldrb	r0, [r4, #22]
 800f692:	f080 0001 	eor.w	r0, r0, #1
 800f696:	b003      	add	sp, #12
 800f698:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f69c:	9a01      	ldr	r2, [sp, #4]
 800f69e:	601a      	str	r2, [r3, #0]
 800f6a0:	e7ee      	b.n	800f680 <ucdr_serialize_endian_uint32_t+0xc0>
 800f6a2:	68a2      	ldr	r2, [r4, #8]
 800f6a4:	6923      	ldr	r3, [r4, #16]
 800f6a6:	7da0      	ldrb	r0, [r4, #22]
 800f6a8:	f884 8015 	strb.w	r8, [r4, #21]
 800f6ac:	1bd2      	subs	r2, r2, r7
 800f6ae:	1bdb      	subs	r3, r3, r7
 800f6b0:	f080 0001 	eor.w	r0, r0, #1
 800f6b4:	60a2      	str	r2, [r4, #8]
 800f6b6:	6123      	str	r3, [r4, #16]
 800f6b8:	b003      	add	sp, #12
 800f6ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f6be:	68a3      	ldr	r3, [r4, #8]
 800f6c0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800f6c4:	701a      	strb	r2, [r3, #0]
 800f6c6:	68a3      	ldr	r3, [r4, #8]
 800f6c8:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800f6cc:	701a      	strb	r2, [r3, #0]
 800f6ce:	68a3      	ldr	r3, [r4, #8]
 800f6d0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f6d4:	701a      	strb	r2, [r3, #0]
 800f6d6:	e7ad      	b.n	800f634 <ucdr_serialize_endian_uint32_t+0x74>
 800f6d8:	ad01      	add	r5, sp, #4
 800f6da:	4629      	mov	r1, r5
 800f6dc:	463a      	mov	r2, r7
 800f6de:	4630      	mov	r0, r6
 800f6e0:	f009 fa03 	bl	8018aea <memcpy>
 800f6e4:	68a0      	ldr	r0, [r4, #8]
 800f6e6:	464a      	mov	r2, r9
 800f6e8:	19e9      	adds	r1, r5, r7
 800f6ea:	f009 f9fe 	bl	8018aea <memcpy>
 800f6ee:	e7a1      	b.n	800f634 <ucdr_serialize_endian_uint32_t+0x74>

0800f6f0 <ucdr_deserialize_uint32_t>:
 800f6f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f6f4:	460d      	mov	r5, r1
 800f6f6:	2104      	movs	r1, #4
 800f6f8:	4604      	mov	r4, r0
 800f6fa:	f000 fc6b 	bl	800ffd4 <ucdr_buffer_alignment>
 800f6fe:	4601      	mov	r1, r0
 800f700:	4620      	mov	r0, r4
 800f702:	f894 8015 	ldrb.w	r8, [r4, #21]
 800f706:	f000 fca9 	bl	801005c <ucdr_advance_buffer>
 800f70a:	2104      	movs	r1, #4
 800f70c:	4620      	mov	r0, r4
 800f70e:	f000 fc01 	bl	800ff14 <ucdr_check_buffer_available_for>
 800f712:	2800      	cmp	r0, #0
 800f714:	d138      	bne.n	800f788 <ucdr_deserialize_uint32_t+0x98>
 800f716:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800f71a:	42b7      	cmp	r7, r6
 800f71c:	d92f      	bls.n	800f77e <ucdr_deserialize_uint32_t+0x8e>
 800f71e:	6923      	ldr	r3, [r4, #16]
 800f720:	60a7      	str	r7, [r4, #8]
 800f722:	1bbf      	subs	r7, r7, r6
 800f724:	443b      	add	r3, r7
 800f726:	f1c7 0904 	rsb	r9, r7, #4
 800f72a:	6123      	str	r3, [r4, #16]
 800f72c:	4649      	mov	r1, r9
 800f72e:	4620      	mov	r0, r4
 800f730:	f000 fbfc 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f734:	2800      	cmp	r0, #0
 800f736:	d046      	beq.n	800f7c6 <ucdr_deserialize_uint32_t+0xd6>
 800f738:	7d23      	ldrb	r3, [r4, #20]
 800f73a:	2b01      	cmp	r3, #1
 800f73c:	d05c      	beq.n	800f7f8 <ucdr_deserialize_uint32_t+0x108>
 800f73e:	78f3      	ldrb	r3, [r6, #3]
 800f740:	702b      	strb	r3, [r5, #0]
 800f742:	2f00      	cmp	r7, #0
 800f744:	d04c      	beq.n	800f7e0 <ucdr_deserialize_uint32_t+0xf0>
 800f746:	78b3      	ldrb	r3, [r6, #2]
 800f748:	706b      	strb	r3, [r5, #1]
 800f74a:	2f01      	cmp	r7, #1
 800f74c:	f105 0302 	add.w	r3, r5, #2
 800f750:	d04a      	beq.n	800f7e8 <ucdr_deserialize_uint32_t+0xf8>
 800f752:	7873      	ldrb	r3, [r6, #1]
 800f754:	70ab      	strb	r3, [r5, #2]
 800f756:	2f02      	cmp	r7, #2
 800f758:	f105 0303 	add.w	r3, r5, #3
 800f75c:	d048      	beq.n	800f7f0 <ucdr_deserialize_uint32_t+0x100>
 800f75e:	7833      	ldrb	r3, [r6, #0]
 800f760:	70eb      	strb	r3, [r5, #3]
 800f762:	6923      	ldr	r3, [r4, #16]
 800f764:	68a2      	ldr	r2, [r4, #8]
 800f766:	7da0      	ldrb	r0, [r4, #22]
 800f768:	2104      	movs	r1, #4
 800f76a:	3304      	adds	r3, #4
 800f76c:	444a      	add	r2, r9
 800f76e:	1bdb      	subs	r3, r3, r7
 800f770:	7561      	strb	r1, [r4, #21]
 800f772:	60a2      	str	r2, [r4, #8]
 800f774:	6123      	str	r3, [r4, #16]
 800f776:	f080 0001 	eor.w	r0, r0, #1
 800f77a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f77e:	2104      	movs	r1, #4
 800f780:	4620      	mov	r0, r4
 800f782:	f000 fbd3 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f786:	b1b0      	cbz	r0, 800f7b6 <ucdr_deserialize_uint32_t+0xc6>
 800f788:	7d23      	ldrb	r3, [r4, #20]
 800f78a:	2b01      	cmp	r3, #1
 800f78c:	68a3      	ldr	r3, [r4, #8]
 800f78e:	d017      	beq.n	800f7c0 <ucdr_deserialize_uint32_t+0xd0>
 800f790:	78db      	ldrb	r3, [r3, #3]
 800f792:	702b      	strb	r3, [r5, #0]
 800f794:	68a3      	ldr	r3, [r4, #8]
 800f796:	789b      	ldrb	r3, [r3, #2]
 800f798:	706b      	strb	r3, [r5, #1]
 800f79a:	68a3      	ldr	r3, [r4, #8]
 800f79c:	785b      	ldrb	r3, [r3, #1]
 800f79e:	70ab      	strb	r3, [r5, #2]
 800f7a0:	68a3      	ldr	r3, [r4, #8]
 800f7a2:	781b      	ldrb	r3, [r3, #0]
 800f7a4:	70eb      	strb	r3, [r5, #3]
 800f7a6:	68a2      	ldr	r2, [r4, #8]
 800f7a8:	6923      	ldr	r3, [r4, #16]
 800f7aa:	3204      	adds	r2, #4
 800f7ac:	3304      	adds	r3, #4
 800f7ae:	2104      	movs	r1, #4
 800f7b0:	60a2      	str	r2, [r4, #8]
 800f7b2:	6123      	str	r3, [r4, #16]
 800f7b4:	7561      	strb	r1, [r4, #21]
 800f7b6:	7da0      	ldrb	r0, [r4, #22]
 800f7b8:	f080 0001 	eor.w	r0, r0, #1
 800f7bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	602b      	str	r3, [r5, #0]
 800f7c4:	e7ef      	b.n	800f7a6 <ucdr_deserialize_uint32_t+0xb6>
 800f7c6:	68a2      	ldr	r2, [r4, #8]
 800f7c8:	6923      	ldr	r3, [r4, #16]
 800f7ca:	7da0      	ldrb	r0, [r4, #22]
 800f7cc:	f884 8015 	strb.w	r8, [r4, #21]
 800f7d0:	1bd2      	subs	r2, r2, r7
 800f7d2:	1bdb      	subs	r3, r3, r7
 800f7d4:	60a2      	str	r2, [r4, #8]
 800f7d6:	6123      	str	r3, [r4, #16]
 800f7d8:	f080 0001 	eor.w	r0, r0, #1
 800f7dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7e0:	68a3      	ldr	r3, [r4, #8]
 800f7e2:	789b      	ldrb	r3, [r3, #2]
 800f7e4:	706b      	strb	r3, [r5, #1]
 800f7e6:	1cab      	adds	r3, r5, #2
 800f7e8:	68a2      	ldr	r2, [r4, #8]
 800f7ea:	7852      	ldrb	r2, [r2, #1]
 800f7ec:	f803 2b01 	strb.w	r2, [r3], #1
 800f7f0:	68a2      	ldr	r2, [r4, #8]
 800f7f2:	7812      	ldrb	r2, [r2, #0]
 800f7f4:	701a      	strb	r2, [r3, #0]
 800f7f6:	e7b4      	b.n	800f762 <ucdr_deserialize_uint32_t+0x72>
 800f7f8:	4631      	mov	r1, r6
 800f7fa:	463a      	mov	r2, r7
 800f7fc:	4628      	mov	r0, r5
 800f7fe:	f009 f974 	bl	8018aea <memcpy>
 800f802:	68a1      	ldr	r1, [r4, #8]
 800f804:	464a      	mov	r2, r9
 800f806:	19e8      	adds	r0, r5, r7
 800f808:	f009 f96f 	bl	8018aea <memcpy>
 800f80c:	e7a9      	b.n	800f762 <ucdr_deserialize_uint32_t+0x72>
 800f80e:	bf00      	nop

0800f810 <ucdr_deserialize_endian_uint32_t>:
 800f810:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f814:	460e      	mov	r6, r1
 800f816:	2104      	movs	r1, #4
 800f818:	4604      	mov	r4, r0
 800f81a:	4615      	mov	r5, r2
 800f81c:	f000 fbda 	bl	800ffd4 <ucdr_buffer_alignment>
 800f820:	4601      	mov	r1, r0
 800f822:	4620      	mov	r0, r4
 800f824:	f894 9015 	ldrb.w	r9, [r4, #21]
 800f828:	f000 fc18 	bl	801005c <ucdr_advance_buffer>
 800f82c:	2104      	movs	r1, #4
 800f82e:	4620      	mov	r0, r4
 800f830:	f000 fb70 	bl	800ff14 <ucdr_check_buffer_available_for>
 800f834:	2800      	cmp	r0, #0
 800f836:	d13c      	bne.n	800f8b2 <ucdr_deserialize_endian_uint32_t+0xa2>
 800f838:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800f83c:	42bb      	cmp	r3, r7
 800f83e:	d933      	bls.n	800f8a8 <ucdr_deserialize_endian_uint32_t+0x98>
 800f840:	eba3 0807 	sub.w	r8, r3, r7
 800f844:	60a3      	str	r3, [r4, #8]
 800f846:	6923      	ldr	r3, [r4, #16]
 800f848:	f1c8 0a04 	rsb	sl, r8, #4
 800f84c:	4443      	add	r3, r8
 800f84e:	6123      	str	r3, [r4, #16]
 800f850:	4651      	mov	r1, sl
 800f852:	4620      	mov	r0, r4
 800f854:	f000 fb6a 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f858:	2800      	cmp	r0, #0
 800f85a:	d048      	beq.n	800f8ee <ucdr_deserialize_endian_uint32_t+0xde>
 800f85c:	2e01      	cmp	r6, #1
 800f85e:	d061      	beq.n	800f924 <ucdr_deserialize_endian_uint32_t+0x114>
 800f860:	78fb      	ldrb	r3, [r7, #3]
 800f862:	702b      	strb	r3, [r5, #0]
 800f864:	f1b8 0f00 	cmp.w	r8, #0
 800f868:	d050      	beq.n	800f90c <ucdr_deserialize_endian_uint32_t+0xfc>
 800f86a:	78bb      	ldrb	r3, [r7, #2]
 800f86c:	706b      	strb	r3, [r5, #1]
 800f86e:	f1b8 0f01 	cmp.w	r8, #1
 800f872:	f105 0302 	add.w	r3, r5, #2
 800f876:	d04d      	beq.n	800f914 <ucdr_deserialize_endian_uint32_t+0x104>
 800f878:	787b      	ldrb	r3, [r7, #1]
 800f87a:	70ab      	strb	r3, [r5, #2]
 800f87c:	f1b8 0f02 	cmp.w	r8, #2
 800f880:	f105 0303 	add.w	r3, r5, #3
 800f884:	d04a      	beq.n	800f91c <ucdr_deserialize_endian_uint32_t+0x10c>
 800f886:	783b      	ldrb	r3, [r7, #0]
 800f888:	70eb      	strb	r3, [r5, #3]
 800f88a:	6923      	ldr	r3, [r4, #16]
 800f88c:	68a2      	ldr	r2, [r4, #8]
 800f88e:	7da0      	ldrb	r0, [r4, #22]
 800f890:	2104      	movs	r1, #4
 800f892:	3304      	adds	r3, #4
 800f894:	4452      	add	r2, sl
 800f896:	eba3 0308 	sub.w	r3, r3, r8
 800f89a:	7561      	strb	r1, [r4, #21]
 800f89c:	60a2      	str	r2, [r4, #8]
 800f89e:	6123      	str	r3, [r4, #16]
 800f8a0:	f080 0001 	eor.w	r0, r0, #1
 800f8a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8a8:	2104      	movs	r1, #4
 800f8aa:	4620      	mov	r0, r4
 800f8ac:	f000 fb3e 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f8b0:	b1a8      	cbz	r0, 800f8de <ucdr_deserialize_endian_uint32_t+0xce>
 800f8b2:	2e01      	cmp	r6, #1
 800f8b4:	68a3      	ldr	r3, [r4, #8]
 800f8b6:	d017      	beq.n	800f8e8 <ucdr_deserialize_endian_uint32_t+0xd8>
 800f8b8:	78db      	ldrb	r3, [r3, #3]
 800f8ba:	702b      	strb	r3, [r5, #0]
 800f8bc:	68a3      	ldr	r3, [r4, #8]
 800f8be:	789b      	ldrb	r3, [r3, #2]
 800f8c0:	706b      	strb	r3, [r5, #1]
 800f8c2:	68a3      	ldr	r3, [r4, #8]
 800f8c4:	785b      	ldrb	r3, [r3, #1]
 800f8c6:	70ab      	strb	r3, [r5, #2]
 800f8c8:	68a3      	ldr	r3, [r4, #8]
 800f8ca:	781b      	ldrb	r3, [r3, #0]
 800f8cc:	70eb      	strb	r3, [r5, #3]
 800f8ce:	68a2      	ldr	r2, [r4, #8]
 800f8d0:	6923      	ldr	r3, [r4, #16]
 800f8d2:	3204      	adds	r2, #4
 800f8d4:	3304      	adds	r3, #4
 800f8d6:	2104      	movs	r1, #4
 800f8d8:	60a2      	str	r2, [r4, #8]
 800f8da:	6123      	str	r3, [r4, #16]
 800f8dc:	7561      	strb	r1, [r4, #21]
 800f8de:	7da0      	ldrb	r0, [r4, #22]
 800f8e0:	f080 0001 	eor.w	r0, r0, #1
 800f8e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8e8:	681b      	ldr	r3, [r3, #0]
 800f8ea:	602b      	str	r3, [r5, #0]
 800f8ec:	e7ef      	b.n	800f8ce <ucdr_deserialize_endian_uint32_t+0xbe>
 800f8ee:	68a2      	ldr	r2, [r4, #8]
 800f8f0:	6923      	ldr	r3, [r4, #16]
 800f8f2:	7da0      	ldrb	r0, [r4, #22]
 800f8f4:	f884 9015 	strb.w	r9, [r4, #21]
 800f8f8:	eba2 0208 	sub.w	r2, r2, r8
 800f8fc:	eba3 0308 	sub.w	r3, r3, r8
 800f900:	60a2      	str	r2, [r4, #8]
 800f902:	6123      	str	r3, [r4, #16]
 800f904:	f080 0001 	eor.w	r0, r0, #1
 800f908:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f90c:	68a3      	ldr	r3, [r4, #8]
 800f90e:	789b      	ldrb	r3, [r3, #2]
 800f910:	706b      	strb	r3, [r5, #1]
 800f912:	1cab      	adds	r3, r5, #2
 800f914:	68a2      	ldr	r2, [r4, #8]
 800f916:	7852      	ldrb	r2, [r2, #1]
 800f918:	f803 2b01 	strb.w	r2, [r3], #1
 800f91c:	68a2      	ldr	r2, [r4, #8]
 800f91e:	7812      	ldrb	r2, [r2, #0]
 800f920:	701a      	strb	r2, [r3, #0]
 800f922:	e7b2      	b.n	800f88a <ucdr_deserialize_endian_uint32_t+0x7a>
 800f924:	4639      	mov	r1, r7
 800f926:	4642      	mov	r2, r8
 800f928:	4628      	mov	r0, r5
 800f92a:	f009 f8de 	bl	8018aea <memcpy>
 800f92e:	68a1      	ldr	r1, [r4, #8]
 800f930:	4652      	mov	r2, sl
 800f932:	eb05 0008 	add.w	r0, r5, r8
 800f936:	f009 f8d8 	bl	8018aea <memcpy>
 800f93a:	e7a6      	b.n	800f88a <ucdr_deserialize_endian_uint32_t+0x7a>

0800f93c <ucdr_serialize_uint64_t>:
 800f93c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f940:	2108      	movs	r1, #8
 800f942:	b082      	sub	sp, #8
 800f944:	4604      	mov	r4, r0
 800f946:	e9cd 2300 	strd	r2, r3, [sp]
 800f94a:	f000 fb43 	bl	800ffd4 <ucdr_buffer_alignment>
 800f94e:	4601      	mov	r1, r0
 800f950:	4620      	mov	r0, r4
 800f952:	7d67      	ldrb	r7, [r4, #21]
 800f954:	f000 fb82 	bl	801005c <ucdr_advance_buffer>
 800f958:	2108      	movs	r1, #8
 800f95a:	4620      	mov	r0, r4
 800f95c:	f000 fada 	bl	800ff14 <ucdr_check_buffer_available_for>
 800f960:	2800      	cmp	r0, #0
 800f962:	d14e      	bne.n	800fa02 <ucdr_serialize_uint64_t+0xc6>
 800f964:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800f968:	42ab      	cmp	r3, r5
 800f96a:	d945      	bls.n	800f9f8 <ucdr_serialize_uint64_t+0xbc>
 800f96c:	1b5e      	subs	r6, r3, r5
 800f96e:	60a3      	str	r3, [r4, #8]
 800f970:	6923      	ldr	r3, [r4, #16]
 800f972:	f1c6 0808 	rsb	r8, r6, #8
 800f976:	4433      	add	r3, r6
 800f978:	6123      	str	r3, [r4, #16]
 800f97a:	4641      	mov	r1, r8
 800f97c:	4620      	mov	r0, r4
 800f97e:	f000 fad5 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800f982:	2800      	cmp	r0, #0
 800f984:	d074      	beq.n	800fa70 <ucdr_serialize_uint64_t+0x134>
 800f986:	7d23      	ldrb	r3, [r4, #20]
 800f988:	2b01      	cmp	r3, #1
 800f98a:	f000 809b 	beq.w	800fac4 <ucdr_serialize_uint64_t+0x188>
 800f98e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800f992:	702b      	strb	r3, [r5, #0]
 800f994:	2e00      	cmp	r6, #0
 800f996:	d078      	beq.n	800fa8a <ucdr_serialize_uint64_t+0x14e>
 800f998:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f99c:	706b      	strb	r3, [r5, #1]
 800f99e:	2e01      	cmp	r6, #1
 800f9a0:	d077      	beq.n	800fa92 <ucdr_serialize_uint64_t+0x156>
 800f9a2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800f9a6:	70ab      	strb	r3, [r5, #2]
 800f9a8:	2e02      	cmp	r6, #2
 800f9aa:	d076      	beq.n	800fa9a <ucdr_serialize_uint64_t+0x15e>
 800f9ac:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f9b0:	70eb      	strb	r3, [r5, #3]
 800f9b2:	2e03      	cmp	r6, #3
 800f9b4:	d075      	beq.n	800faa2 <ucdr_serialize_uint64_t+0x166>
 800f9b6:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800f9ba:	712b      	strb	r3, [r5, #4]
 800f9bc:	2e04      	cmp	r6, #4
 800f9be:	d074      	beq.n	800faaa <ucdr_serialize_uint64_t+0x16e>
 800f9c0:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800f9c4:	716b      	strb	r3, [r5, #5]
 800f9c6:	2e05      	cmp	r6, #5
 800f9c8:	d073      	beq.n	800fab2 <ucdr_serialize_uint64_t+0x176>
 800f9ca:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800f9ce:	71ab      	strb	r3, [r5, #6]
 800f9d0:	2e06      	cmp	r6, #6
 800f9d2:	d072      	beq.n	800faba <ucdr_serialize_uint64_t+0x17e>
 800f9d4:	f89d 3000 	ldrb.w	r3, [sp]
 800f9d8:	71eb      	strb	r3, [r5, #7]
 800f9da:	6923      	ldr	r3, [r4, #16]
 800f9dc:	68a2      	ldr	r2, [r4, #8]
 800f9de:	7da0      	ldrb	r0, [r4, #22]
 800f9e0:	3308      	adds	r3, #8
 800f9e2:	1b9e      	subs	r6, r3, r6
 800f9e4:	4442      	add	r2, r8
 800f9e6:	2308      	movs	r3, #8
 800f9e8:	f080 0001 	eor.w	r0, r0, #1
 800f9ec:	60a2      	str	r2, [r4, #8]
 800f9ee:	6126      	str	r6, [r4, #16]
 800f9f0:	7563      	strb	r3, [r4, #21]
 800f9f2:	b002      	add	sp, #8
 800f9f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9f8:	2108      	movs	r1, #8
 800f9fa:	4620      	mov	r0, r4
 800f9fc:	f000 fa96 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800fa00:	b350      	cbz	r0, 800fa58 <ucdr_serialize_uint64_t+0x11c>
 800fa02:	7d23      	ldrb	r3, [r4, #20]
 800fa04:	2b01      	cmp	r3, #1
 800fa06:	d02d      	beq.n	800fa64 <ucdr_serialize_uint64_t+0x128>
 800fa08:	68a3      	ldr	r3, [r4, #8]
 800fa0a:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800fa0e:	701a      	strb	r2, [r3, #0]
 800fa10:	68a3      	ldr	r3, [r4, #8]
 800fa12:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fa16:	705a      	strb	r2, [r3, #1]
 800fa18:	68a3      	ldr	r3, [r4, #8]
 800fa1a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800fa1e:	709a      	strb	r2, [r3, #2]
 800fa20:	68a3      	ldr	r3, [r4, #8]
 800fa22:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800fa26:	70da      	strb	r2, [r3, #3]
 800fa28:	68a3      	ldr	r3, [r4, #8]
 800fa2a:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800fa2e:	711a      	strb	r2, [r3, #4]
 800fa30:	68a3      	ldr	r3, [r4, #8]
 800fa32:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800fa36:	715a      	strb	r2, [r3, #5]
 800fa38:	68a3      	ldr	r3, [r4, #8]
 800fa3a:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800fa3e:	719a      	strb	r2, [r3, #6]
 800fa40:	68a3      	ldr	r3, [r4, #8]
 800fa42:	f89d 2000 	ldrb.w	r2, [sp]
 800fa46:	71da      	strb	r2, [r3, #7]
 800fa48:	68a2      	ldr	r2, [r4, #8]
 800fa4a:	6923      	ldr	r3, [r4, #16]
 800fa4c:	3208      	adds	r2, #8
 800fa4e:	3308      	adds	r3, #8
 800fa50:	2108      	movs	r1, #8
 800fa52:	60a2      	str	r2, [r4, #8]
 800fa54:	6123      	str	r3, [r4, #16]
 800fa56:	7561      	strb	r1, [r4, #21]
 800fa58:	7da0      	ldrb	r0, [r4, #22]
 800fa5a:	f080 0001 	eor.w	r0, r0, #1
 800fa5e:	b002      	add	sp, #8
 800fa60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa64:	466b      	mov	r3, sp
 800fa66:	cb03      	ldmia	r3!, {r0, r1}
 800fa68:	68a3      	ldr	r3, [r4, #8]
 800fa6a:	6018      	str	r0, [r3, #0]
 800fa6c:	6059      	str	r1, [r3, #4]
 800fa6e:	e7eb      	b.n	800fa48 <ucdr_serialize_uint64_t+0x10c>
 800fa70:	68a2      	ldr	r2, [r4, #8]
 800fa72:	6923      	ldr	r3, [r4, #16]
 800fa74:	7da0      	ldrb	r0, [r4, #22]
 800fa76:	7567      	strb	r7, [r4, #21]
 800fa78:	1b92      	subs	r2, r2, r6
 800fa7a:	1b9b      	subs	r3, r3, r6
 800fa7c:	f080 0001 	eor.w	r0, r0, #1
 800fa80:	60a2      	str	r2, [r4, #8]
 800fa82:	6123      	str	r3, [r4, #16]
 800fa84:	b002      	add	sp, #8
 800fa86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa8a:	68a3      	ldr	r3, [r4, #8]
 800fa8c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fa90:	701a      	strb	r2, [r3, #0]
 800fa92:	68a3      	ldr	r3, [r4, #8]
 800fa94:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800fa98:	701a      	strb	r2, [r3, #0]
 800fa9a:	68a3      	ldr	r3, [r4, #8]
 800fa9c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800faa0:	701a      	strb	r2, [r3, #0]
 800faa2:	68a3      	ldr	r3, [r4, #8]
 800faa4:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800faa8:	701a      	strb	r2, [r3, #0]
 800faaa:	68a3      	ldr	r3, [r4, #8]
 800faac:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800fab0:	701a      	strb	r2, [r3, #0]
 800fab2:	68a3      	ldr	r3, [r4, #8]
 800fab4:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800fab8:	701a      	strb	r2, [r3, #0]
 800faba:	68a3      	ldr	r3, [r4, #8]
 800fabc:	f89d 2000 	ldrb.w	r2, [sp]
 800fac0:	701a      	strb	r2, [r3, #0]
 800fac2:	e78a      	b.n	800f9da <ucdr_serialize_uint64_t+0x9e>
 800fac4:	4628      	mov	r0, r5
 800fac6:	466d      	mov	r5, sp
 800fac8:	4629      	mov	r1, r5
 800faca:	4632      	mov	r2, r6
 800facc:	f009 f80d 	bl	8018aea <memcpy>
 800fad0:	68a0      	ldr	r0, [r4, #8]
 800fad2:	4642      	mov	r2, r8
 800fad4:	19a9      	adds	r1, r5, r6
 800fad6:	f009 f808 	bl	8018aea <memcpy>
 800fada:	e77e      	b.n	800f9da <ucdr_serialize_uint64_t+0x9e>

0800fadc <ucdr_serialize_int16_t>:
 800fadc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fae0:	b082      	sub	sp, #8
 800fae2:	460b      	mov	r3, r1
 800fae4:	2102      	movs	r1, #2
 800fae6:	4604      	mov	r4, r0
 800fae8:	f8ad 3006 	strh.w	r3, [sp, #6]
 800faec:	f000 fa72 	bl	800ffd4 <ucdr_buffer_alignment>
 800faf0:	4601      	mov	r1, r0
 800faf2:	4620      	mov	r0, r4
 800faf4:	7d67      	ldrb	r7, [r4, #21]
 800faf6:	f000 fab1 	bl	801005c <ucdr_advance_buffer>
 800fafa:	2102      	movs	r1, #2
 800fafc:	4620      	mov	r0, r4
 800fafe:	f000 fa09 	bl	800ff14 <ucdr_check_buffer_available_for>
 800fb02:	bb78      	cbnz	r0, 800fb64 <ucdr_serialize_int16_t+0x88>
 800fb04:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800fb08:	42ab      	cmp	r3, r5
 800fb0a:	d926      	bls.n	800fb5a <ucdr_serialize_int16_t+0x7e>
 800fb0c:	1b5e      	subs	r6, r3, r5
 800fb0e:	60a3      	str	r3, [r4, #8]
 800fb10:	6923      	ldr	r3, [r4, #16]
 800fb12:	f1c6 0802 	rsb	r8, r6, #2
 800fb16:	4433      	add	r3, r6
 800fb18:	6123      	str	r3, [r4, #16]
 800fb1a:	4641      	mov	r1, r8
 800fb1c:	4620      	mov	r0, r4
 800fb1e:	f000 fa05 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800fb22:	2800      	cmp	r0, #0
 800fb24:	d03b      	beq.n	800fb9e <ucdr_serialize_int16_t+0xc2>
 800fb26:	7d23      	ldrb	r3, [r4, #20]
 800fb28:	2b01      	cmp	r3, #1
 800fb2a:	d04a      	beq.n	800fbc2 <ucdr_serialize_int16_t+0xe6>
 800fb2c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800fb30:	702b      	strb	r3, [r5, #0]
 800fb32:	2e00      	cmp	r6, #0
 800fb34:	d040      	beq.n	800fbb8 <ucdr_serialize_int16_t+0xdc>
 800fb36:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800fb3a:	706b      	strb	r3, [r5, #1]
 800fb3c:	6923      	ldr	r3, [r4, #16]
 800fb3e:	68a2      	ldr	r2, [r4, #8]
 800fb40:	7da0      	ldrb	r0, [r4, #22]
 800fb42:	3302      	adds	r3, #2
 800fb44:	1b9e      	subs	r6, r3, r6
 800fb46:	4442      	add	r2, r8
 800fb48:	2302      	movs	r3, #2
 800fb4a:	f080 0001 	eor.w	r0, r0, #1
 800fb4e:	60a2      	str	r2, [r4, #8]
 800fb50:	6126      	str	r6, [r4, #16]
 800fb52:	7563      	strb	r3, [r4, #21]
 800fb54:	b002      	add	sp, #8
 800fb56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb5a:	2102      	movs	r1, #2
 800fb5c:	4620      	mov	r0, r4
 800fb5e:	f000 f9e5 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800fb62:	b190      	cbz	r0, 800fb8a <ucdr_serialize_int16_t+0xae>
 800fb64:	7d23      	ldrb	r3, [r4, #20]
 800fb66:	2b01      	cmp	r3, #1
 800fb68:	68a3      	ldr	r3, [r4, #8]
 800fb6a:	d014      	beq.n	800fb96 <ucdr_serialize_int16_t+0xba>
 800fb6c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800fb70:	701a      	strb	r2, [r3, #0]
 800fb72:	68a3      	ldr	r3, [r4, #8]
 800fb74:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fb78:	705a      	strb	r2, [r3, #1]
 800fb7a:	68a2      	ldr	r2, [r4, #8]
 800fb7c:	6923      	ldr	r3, [r4, #16]
 800fb7e:	3202      	adds	r2, #2
 800fb80:	3302      	adds	r3, #2
 800fb82:	2102      	movs	r1, #2
 800fb84:	60a2      	str	r2, [r4, #8]
 800fb86:	6123      	str	r3, [r4, #16]
 800fb88:	7561      	strb	r1, [r4, #21]
 800fb8a:	7da0      	ldrb	r0, [r4, #22]
 800fb8c:	f080 0001 	eor.w	r0, r0, #1
 800fb90:	b002      	add	sp, #8
 800fb92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb96:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800fb9a:	801a      	strh	r2, [r3, #0]
 800fb9c:	e7ed      	b.n	800fb7a <ucdr_serialize_int16_t+0x9e>
 800fb9e:	68a2      	ldr	r2, [r4, #8]
 800fba0:	6923      	ldr	r3, [r4, #16]
 800fba2:	7da0      	ldrb	r0, [r4, #22]
 800fba4:	7567      	strb	r7, [r4, #21]
 800fba6:	1b92      	subs	r2, r2, r6
 800fba8:	1b9b      	subs	r3, r3, r6
 800fbaa:	f080 0001 	eor.w	r0, r0, #1
 800fbae:	60a2      	str	r2, [r4, #8]
 800fbb0:	6123      	str	r3, [r4, #16]
 800fbb2:	b002      	add	sp, #8
 800fbb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbb8:	68a3      	ldr	r3, [r4, #8]
 800fbba:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fbbe:	701a      	strb	r2, [r3, #0]
 800fbc0:	e7bc      	b.n	800fb3c <ucdr_serialize_int16_t+0x60>
 800fbc2:	4628      	mov	r0, r5
 800fbc4:	f10d 0506 	add.w	r5, sp, #6
 800fbc8:	4629      	mov	r1, r5
 800fbca:	4632      	mov	r2, r6
 800fbcc:	f008 ff8d 	bl	8018aea <memcpy>
 800fbd0:	68a0      	ldr	r0, [r4, #8]
 800fbd2:	4642      	mov	r2, r8
 800fbd4:	19a9      	adds	r1, r5, r6
 800fbd6:	f008 ff88 	bl	8018aea <memcpy>
 800fbda:	e7af      	b.n	800fb3c <ucdr_serialize_int16_t+0x60>

0800fbdc <ucdr_deserialize_int16_t>:
 800fbdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbe0:	460d      	mov	r5, r1
 800fbe2:	2102      	movs	r1, #2
 800fbe4:	4604      	mov	r4, r0
 800fbe6:	f000 f9f5 	bl	800ffd4 <ucdr_buffer_alignment>
 800fbea:	4601      	mov	r1, r0
 800fbec:	4620      	mov	r0, r4
 800fbee:	f894 8015 	ldrb.w	r8, [r4, #21]
 800fbf2:	f000 fa33 	bl	801005c <ucdr_advance_buffer>
 800fbf6:	2102      	movs	r1, #2
 800fbf8:	4620      	mov	r0, r4
 800fbfa:	f000 f98b 	bl	800ff14 <ucdr_check_buffer_available_for>
 800fbfe:	bb60      	cbnz	r0, 800fc5a <ucdr_deserialize_int16_t+0x7e>
 800fc00:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800fc04:	42be      	cmp	r6, r7
 800fc06:	d923      	bls.n	800fc50 <ucdr_deserialize_int16_t+0x74>
 800fc08:	6923      	ldr	r3, [r4, #16]
 800fc0a:	60a6      	str	r6, [r4, #8]
 800fc0c:	1bf6      	subs	r6, r6, r7
 800fc0e:	4433      	add	r3, r6
 800fc10:	f1c6 0902 	rsb	r9, r6, #2
 800fc14:	6123      	str	r3, [r4, #16]
 800fc16:	4649      	mov	r1, r9
 800fc18:	4620      	mov	r0, r4
 800fc1a:	f000 f987 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800fc1e:	2800      	cmp	r0, #0
 800fc20:	d034      	beq.n	800fc8c <ucdr_deserialize_int16_t+0xb0>
 800fc22:	7d23      	ldrb	r3, [r4, #20]
 800fc24:	2b01      	cmp	r3, #1
 800fc26:	d042      	beq.n	800fcae <ucdr_deserialize_int16_t+0xd2>
 800fc28:	787b      	ldrb	r3, [r7, #1]
 800fc2a:	702b      	strb	r3, [r5, #0]
 800fc2c:	2e00      	cmp	r6, #0
 800fc2e:	d03a      	beq.n	800fca6 <ucdr_deserialize_int16_t+0xca>
 800fc30:	783b      	ldrb	r3, [r7, #0]
 800fc32:	706b      	strb	r3, [r5, #1]
 800fc34:	6923      	ldr	r3, [r4, #16]
 800fc36:	68a2      	ldr	r2, [r4, #8]
 800fc38:	7da0      	ldrb	r0, [r4, #22]
 800fc3a:	2102      	movs	r1, #2
 800fc3c:	3302      	adds	r3, #2
 800fc3e:	444a      	add	r2, r9
 800fc40:	1b9b      	subs	r3, r3, r6
 800fc42:	7561      	strb	r1, [r4, #21]
 800fc44:	60a2      	str	r2, [r4, #8]
 800fc46:	6123      	str	r3, [r4, #16]
 800fc48:	f080 0001 	eor.w	r0, r0, #1
 800fc4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc50:	2102      	movs	r1, #2
 800fc52:	4620      	mov	r0, r4
 800fc54:	f000 f96a 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800fc58:	b180      	cbz	r0, 800fc7c <ucdr_deserialize_int16_t+0xa0>
 800fc5a:	7d23      	ldrb	r3, [r4, #20]
 800fc5c:	2b01      	cmp	r3, #1
 800fc5e:	68a3      	ldr	r3, [r4, #8]
 800fc60:	d011      	beq.n	800fc86 <ucdr_deserialize_int16_t+0xaa>
 800fc62:	785b      	ldrb	r3, [r3, #1]
 800fc64:	702b      	strb	r3, [r5, #0]
 800fc66:	68a3      	ldr	r3, [r4, #8]
 800fc68:	781b      	ldrb	r3, [r3, #0]
 800fc6a:	706b      	strb	r3, [r5, #1]
 800fc6c:	68a2      	ldr	r2, [r4, #8]
 800fc6e:	6923      	ldr	r3, [r4, #16]
 800fc70:	3202      	adds	r2, #2
 800fc72:	3302      	adds	r3, #2
 800fc74:	2102      	movs	r1, #2
 800fc76:	60a2      	str	r2, [r4, #8]
 800fc78:	6123      	str	r3, [r4, #16]
 800fc7a:	7561      	strb	r1, [r4, #21]
 800fc7c:	7da0      	ldrb	r0, [r4, #22]
 800fc7e:	f080 0001 	eor.w	r0, r0, #1
 800fc82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc86:	881b      	ldrh	r3, [r3, #0]
 800fc88:	802b      	strh	r3, [r5, #0]
 800fc8a:	e7ef      	b.n	800fc6c <ucdr_deserialize_int16_t+0x90>
 800fc8c:	68a2      	ldr	r2, [r4, #8]
 800fc8e:	6923      	ldr	r3, [r4, #16]
 800fc90:	7da0      	ldrb	r0, [r4, #22]
 800fc92:	f884 8015 	strb.w	r8, [r4, #21]
 800fc96:	1b92      	subs	r2, r2, r6
 800fc98:	1b9b      	subs	r3, r3, r6
 800fc9a:	60a2      	str	r2, [r4, #8]
 800fc9c:	6123      	str	r3, [r4, #16]
 800fc9e:	f080 0001 	eor.w	r0, r0, #1
 800fca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fca6:	68a3      	ldr	r3, [r4, #8]
 800fca8:	781b      	ldrb	r3, [r3, #0]
 800fcaa:	706b      	strb	r3, [r5, #1]
 800fcac:	e7c2      	b.n	800fc34 <ucdr_deserialize_int16_t+0x58>
 800fcae:	4639      	mov	r1, r7
 800fcb0:	4632      	mov	r2, r6
 800fcb2:	4628      	mov	r0, r5
 800fcb4:	f008 ff19 	bl	8018aea <memcpy>
 800fcb8:	68a1      	ldr	r1, [r4, #8]
 800fcba:	464a      	mov	r2, r9
 800fcbc:	19a8      	adds	r0, r5, r6
 800fcbe:	f008 ff14 	bl	8018aea <memcpy>
 800fcc2:	e7b7      	b.n	800fc34 <ucdr_deserialize_int16_t+0x58>

0800fcc4 <ucdr_serialize_int32_t>:
 800fcc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcc8:	b082      	sub	sp, #8
 800fcca:	4604      	mov	r4, r0
 800fccc:	9101      	str	r1, [sp, #4]
 800fcce:	2104      	movs	r1, #4
 800fcd0:	f000 f980 	bl	800ffd4 <ucdr_buffer_alignment>
 800fcd4:	4601      	mov	r1, r0
 800fcd6:	4620      	mov	r0, r4
 800fcd8:	7d67      	ldrb	r7, [r4, #21]
 800fcda:	f000 f9bf 	bl	801005c <ucdr_advance_buffer>
 800fcde:	2104      	movs	r1, #4
 800fce0:	4620      	mov	r0, r4
 800fce2:	f000 f917 	bl	800ff14 <ucdr_check_buffer_available_for>
 800fce6:	2800      	cmp	r0, #0
 800fce8:	d139      	bne.n	800fd5e <ucdr_serialize_int32_t+0x9a>
 800fcea:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800fcee:	42ab      	cmp	r3, r5
 800fcf0:	d930      	bls.n	800fd54 <ucdr_serialize_int32_t+0x90>
 800fcf2:	1b5e      	subs	r6, r3, r5
 800fcf4:	60a3      	str	r3, [r4, #8]
 800fcf6:	6923      	ldr	r3, [r4, #16]
 800fcf8:	f1c6 0804 	rsb	r8, r6, #4
 800fcfc:	4433      	add	r3, r6
 800fcfe:	6123      	str	r3, [r4, #16]
 800fd00:	4641      	mov	r1, r8
 800fd02:	4620      	mov	r0, r4
 800fd04:	f000 f912 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800fd08:	2800      	cmp	r0, #0
 800fd0a:	d04c      	beq.n	800fda6 <ucdr_serialize_int32_t+0xe2>
 800fd0c:	7d23      	ldrb	r3, [r4, #20]
 800fd0e:	2b01      	cmp	r3, #1
 800fd10:	d063      	beq.n	800fdda <ucdr_serialize_int32_t+0x116>
 800fd12:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800fd16:	702b      	strb	r3, [r5, #0]
 800fd18:	2e00      	cmp	r6, #0
 800fd1a:	d051      	beq.n	800fdc0 <ucdr_serialize_int32_t+0xfc>
 800fd1c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800fd20:	706b      	strb	r3, [r5, #1]
 800fd22:	2e01      	cmp	r6, #1
 800fd24:	d050      	beq.n	800fdc8 <ucdr_serialize_int32_t+0x104>
 800fd26:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800fd2a:	70ab      	strb	r3, [r5, #2]
 800fd2c:	2e02      	cmp	r6, #2
 800fd2e:	d04f      	beq.n	800fdd0 <ucdr_serialize_int32_t+0x10c>
 800fd30:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800fd34:	70eb      	strb	r3, [r5, #3]
 800fd36:	6923      	ldr	r3, [r4, #16]
 800fd38:	68a2      	ldr	r2, [r4, #8]
 800fd3a:	7da0      	ldrb	r0, [r4, #22]
 800fd3c:	3304      	adds	r3, #4
 800fd3e:	1b9e      	subs	r6, r3, r6
 800fd40:	4442      	add	r2, r8
 800fd42:	2304      	movs	r3, #4
 800fd44:	f080 0001 	eor.w	r0, r0, #1
 800fd48:	60a2      	str	r2, [r4, #8]
 800fd4a:	6126      	str	r6, [r4, #16]
 800fd4c:	7563      	strb	r3, [r4, #21]
 800fd4e:	b002      	add	sp, #8
 800fd50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd54:	2104      	movs	r1, #4
 800fd56:	4620      	mov	r0, r4
 800fd58:	f000 f8e8 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800fd5c:	b1d0      	cbz	r0, 800fd94 <ucdr_serialize_int32_t+0xd0>
 800fd5e:	7d23      	ldrb	r3, [r4, #20]
 800fd60:	2b01      	cmp	r3, #1
 800fd62:	68a3      	ldr	r3, [r4, #8]
 800fd64:	d01c      	beq.n	800fda0 <ucdr_serialize_int32_t+0xdc>
 800fd66:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800fd6a:	701a      	strb	r2, [r3, #0]
 800fd6c:	68a3      	ldr	r3, [r4, #8]
 800fd6e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fd72:	705a      	strb	r2, [r3, #1]
 800fd74:	68a3      	ldr	r3, [r4, #8]
 800fd76:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800fd7a:	709a      	strb	r2, [r3, #2]
 800fd7c:	68a3      	ldr	r3, [r4, #8]
 800fd7e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800fd82:	70da      	strb	r2, [r3, #3]
 800fd84:	68a2      	ldr	r2, [r4, #8]
 800fd86:	6923      	ldr	r3, [r4, #16]
 800fd88:	3204      	adds	r2, #4
 800fd8a:	3304      	adds	r3, #4
 800fd8c:	2104      	movs	r1, #4
 800fd8e:	60a2      	str	r2, [r4, #8]
 800fd90:	6123      	str	r3, [r4, #16]
 800fd92:	7561      	strb	r1, [r4, #21]
 800fd94:	7da0      	ldrb	r0, [r4, #22]
 800fd96:	f080 0001 	eor.w	r0, r0, #1
 800fd9a:	b002      	add	sp, #8
 800fd9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fda0:	9a01      	ldr	r2, [sp, #4]
 800fda2:	601a      	str	r2, [r3, #0]
 800fda4:	e7ee      	b.n	800fd84 <ucdr_serialize_int32_t+0xc0>
 800fda6:	68a2      	ldr	r2, [r4, #8]
 800fda8:	6923      	ldr	r3, [r4, #16]
 800fdaa:	7da0      	ldrb	r0, [r4, #22]
 800fdac:	7567      	strb	r7, [r4, #21]
 800fdae:	1b92      	subs	r2, r2, r6
 800fdb0:	1b9b      	subs	r3, r3, r6
 800fdb2:	f080 0001 	eor.w	r0, r0, #1
 800fdb6:	60a2      	str	r2, [r4, #8]
 800fdb8:	6123      	str	r3, [r4, #16]
 800fdba:	b002      	add	sp, #8
 800fdbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdc0:	68a3      	ldr	r3, [r4, #8]
 800fdc2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800fdc6:	701a      	strb	r2, [r3, #0]
 800fdc8:	68a3      	ldr	r3, [r4, #8]
 800fdca:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800fdce:	701a      	strb	r2, [r3, #0]
 800fdd0:	68a3      	ldr	r3, [r4, #8]
 800fdd2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800fdd6:	701a      	strb	r2, [r3, #0]
 800fdd8:	e7ad      	b.n	800fd36 <ucdr_serialize_int32_t+0x72>
 800fdda:	4628      	mov	r0, r5
 800fddc:	ad01      	add	r5, sp, #4
 800fdde:	4629      	mov	r1, r5
 800fde0:	4632      	mov	r2, r6
 800fde2:	f008 fe82 	bl	8018aea <memcpy>
 800fde6:	68a0      	ldr	r0, [r4, #8]
 800fde8:	4642      	mov	r2, r8
 800fdea:	19a9      	adds	r1, r5, r6
 800fdec:	f008 fe7d 	bl	8018aea <memcpy>
 800fdf0:	e7a1      	b.n	800fd36 <ucdr_serialize_int32_t+0x72>
 800fdf2:	bf00      	nop

0800fdf4 <ucdr_deserialize_int32_t>:
 800fdf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fdf8:	460d      	mov	r5, r1
 800fdfa:	2104      	movs	r1, #4
 800fdfc:	4604      	mov	r4, r0
 800fdfe:	f000 f8e9 	bl	800ffd4 <ucdr_buffer_alignment>
 800fe02:	4601      	mov	r1, r0
 800fe04:	4620      	mov	r0, r4
 800fe06:	f894 8015 	ldrb.w	r8, [r4, #21]
 800fe0a:	f000 f927 	bl	801005c <ucdr_advance_buffer>
 800fe0e:	2104      	movs	r1, #4
 800fe10:	4620      	mov	r0, r4
 800fe12:	f000 f87f 	bl	800ff14 <ucdr_check_buffer_available_for>
 800fe16:	2800      	cmp	r0, #0
 800fe18:	d138      	bne.n	800fe8c <ucdr_deserialize_int32_t+0x98>
 800fe1a:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800fe1e:	42b7      	cmp	r7, r6
 800fe20:	d92f      	bls.n	800fe82 <ucdr_deserialize_int32_t+0x8e>
 800fe22:	6923      	ldr	r3, [r4, #16]
 800fe24:	60a7      	str	r7, [r4, #8]
 800fe26:	1bbf      	subs	r7, r7, r6
 800fe28:	443b      	add	r3, r7
 800fe2a:	f1c7 0904 	rsb	r9, r7, #4
 800fe2e:	6123      	str	r3, [r4, #16]
 800fe30:	4649      	mov	r1, r9
 800fe32:	4620      	mov	r0, r4
 800fe34:	f000 f87a 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800fe38:	2800      	cmp	r0, #0
 800fe3a:	d046      	beq.n	800feca <ucdr_deserialize_int32_t+0xd6>
 800fe3c:	7d23      	ldrb	r3, [r4, #20]
 800fe3e:	2b01      	cmp	r3, #1
 800fe40:	d05c      	beq.n	800fefc <ucdr_deserialize_int32_t+0x108>
 800fe42:	78f3      	ldrb	r3, [r6, #3]
 800fe44:	702b      	strb	r3, [r5, #0]
 800fe46:	2f00      	cmp	r7, #0
 800fe48:	d04c      	beq.n	800fee4 <ucdr_deserialize_int32_t+0xf0>
 800fe4a:	78b3      	ldrb	r3, [r6, #2]
 800fe4c:	706b      	strb	r3, [r5, #1]
 800fe4e:	2f01      	cmp	r7, #1
 800fe50:	f105 0302 	add.w	r3, r5, #2
 800fe54:	d04a      	beq.n	800feec <ucdr_deserialize_int32_t+0xf8>
 800fe56:	7873      	ldrb	r3, [r6, #1]
 800fe58:	70ab      	strb	r3, [r5, #2]
 800fe5a:	2f02      	cmp	r7, #2
 800fe5c:	f105 0303 	add.w	r3, r5, #3
 800fe60:	d048      	beq.n	800fef4 <ucdr_deserialize_int32_t+0x100>
 800fe62:	7833      	ldrb	r3, [r6, #0]
 800fe64:	70eb      	strb	r3, [r5, #3]
 800fe66:	6923      	ldr	r3, [r4, #16]
 800fe68:	68a2      	ldr	r2, [r4, #8]
 800fe6a:	7da0      	ldrb	r0, [r4, #22]
 800fe6c:	2104      	movs	r1, #4
 800fe6e:	3304      	adds	r3, #4
 800fe70:	444a      	add	r2, r9
 800fe72:	1bdb      	subs	r3, r3, r7
 800fe74:	7561      	strb	r1, [r4, #21]
 800fe76:	60a2      	str	r2, [r4, #8]
 800fe78:	6123      	str	r3, [r4, #16]
 800fe7a:	f080 0001 	eor.w	r0, r0, #1
 800fe7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fe82:	2104      	movs	r1, #4
 800fe84:	4620      	mov	r0, r4
 800fe86:	f000 f851 	bl	800ff2c <ucdr_check_final_buffer_behavior>
 800fe8a:	b1b0      	cbz	r0, 800feba <ucdr_deserialize_int32_t+0xc6>
 800fe8c:	7d23      	ldrb	r3, [r4, #20]
 800fe8e:	2b01      	cmp	r3, #1
 800fe90:	68a3      	ldr	r3, [r4, #8]
 800fe92:	d017      	beq.n	800fec4 <ucdr_deserialize_int32_t+0xd0>
 800fe94:	78db      	ldrb	r3, [r3, #3]
 800fe96:	702b      	strb	r3, [r5, #0]
 800fe98:	68a3      	ldr	r3, [r4, #8]
 800fe9a:	789b      	ldrb	r3, [r3, #2]
 800fe9c:	706b      	strb	r3, [r5, #1]
 800fe9e:	68a3      	ldr	r3, [r4, #8]
 800fea0:	785b      	ldrb	r3, [r3, #1]
 800fea2:	70ab      	strb	r3, [r5, #2]
 800fea4:	68a3      	ldr	r3, [r4, #8]
 800fea6:	781b      	ldrb	r3, [r3, #0]
 800fea8:	70eb      	strb	r3, [r5, #3]
 800feaa:	68a2      	ldr	r2, [r4, #8]
 800feac:	6923      	ldr	r3, [r4, #16]
 800feae:	3204      	adds	r2, #4
 800feb0:	3304      	adds	r3, #4
 800feb2:	2104      	movs	r1, #4
 800feb4:	60a2      	str	r2, [r4, #8]
 800feb6:	6123      	str	r3, [r4, #16]
 800feb8:	7561      	strb	r1, [r4, #21]
 800feba:	7da0      	ldrb	r0, [r4, #22]
 800febc:	f080 0001 	eor.w	r0, r0, #1
 800fec0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	602b      	str	r3, [r5, #0]
 800fec8:	e7ef      	b.n	800feaa <ucdr_deserialize_int32_t+0xb6>
 800feca:	68a2      	ldr	r2, [r4, #8]
 800fecc:	6923      	ldr	r3, [r4, #16]
 800fece:	7da0      	ldrb	r0, [r4, #22]
 800fed0:	f884 8015 	strb.w	r8, [r4, #21]
 800fed4:	1bd2      	subs	r2, r2, r7
 800fed6:	1bdb      	subs	r3, r3, r7
 800fed8:	60a2      	str	r2, [r4, #8]
 800feda:	6123      	str	r3, [r4, #16]
 800fedc:	f080 0001 	eor.w	r0, r0, #1
 800fee0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fee4:	68a3      	ldr	r3, [r4, #8]
 800fee6:	789b      	ldrb	r3, [r3, #2]
 800fee8:	706b      	strb	r3, [r5, #1]
 800feea:	1cab      	adds	r3, r5, #2
 800feec:	68a2      	ldr	r2, [r4, #8]
 800feee:	7852      	ldrb	r2, [r2, #1]
 800fef0:	f803 2b01 	strb.w	r2, [r3], #1
 800fef4:	68a2      	ldr	r2, [r4, #8]
 800fef6:	7812      	ldrb	r2, [r2, #0]
 800fef8:	701a      	strb	r2, [r3, #0]
 800fefa:	e7b4      	b.n	800fe66 <ucdr_deserialize_int32_t+0x72>
 800fefc:	4631      	mov	r1, r6
 800fefe:	463a      	mov	r2, r7
 800ff00:	4628      	mov	r0, r5
 800ff02:	f008 fdf2 	bl	8018aea <memcpy>
 800ff06:	68a1      	ldr	r1, [r4, #8]
 800ff08:	464a      	mov	r2, r9
 800ff0a:	19e8      	adds	r0, r5, r7
 800ff0c:	f008 fded 	bl	8018aea <memcpy>
 800ff10:	e7a9      	b.n	800fe66 <ucdr_deserialize_int32_t+0x72>
 800ff12:	bf00      	nop

0800ff14 <ucdr_check_buffer_available_for>:
 800ff14:	7d83      	ldrb	r3, [r0, #22]
 800ff16:	b93b      	cbnz	r3, 800ff28 <ucdr_check_buffer_available_for+0x14>
 800ff18:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800ff1c:	4419      	add	r1, r3
 800ff1e:	4288      	cmp	r0, r1
 800ff20:	bf34      	ite	cc
 800ff22:	2000      	movcc	r0, #0
 800ff24:	2001      	movcs	r0, #1
 800ff26:	4770      	bx	lr
 800ff28:	2000      	movs	r0, #0
 800ff2a:	4770      	bx	lr

0800ff2c <ucdr_check_final_buffer_behavior>:
 800ff2c:	7d83      	ldrb	r3, [r0, #22]
 800ff2e:	b943      	cbnz	r3, 800ff42 <ucdr_check_final_buffer_behavior+0x16>
 800ff30:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800ff34:	4291      	cmp	r1, r2
 800ff36:	b510      	push	{r4, lr}
 800ff38:	4604      	mov	r4, r0
 800ff3a:	d205      	bcs.n	800ff48 <ucdr_check_final_buffer_behavior+0x1c>
 800ff3c:	2301      	movs	r3, #1
 800ff3e:	4618      	mov	r0, r3
 800ff40:	bd10      	pop	{r4, pc}
 800ff42:	2300      	movs	r3, #0
 800ff44:	4618      	mov	r0, r3
 800ff46:	4770      	bx	lr
 800ff48:	6982      	ldr	r2, [r0, #24]
 800ff4a:	b13a      	cbz	r2, 800ff5c <ucdr_check_final_buffer_behavior+0x30>
 800ff4c:	69c1      	ldr	r1, [r0, #28]
 800ff4e:	4790      	blx	r2
 800ff50:	f080 0301 	eor.w	r3, r0, #1
 800ff54:	b2db      	uxtb	r3, r3
 800ff56:	75a0      	strb	r0, [r4, #22]
 800ff58:	4618      	mov	r0, r3
 800ff5a:	bd10      	pop	{r4, pc}
 800ff5c:	2001      	movs	r0, #1
 800ff5e:	75a0      	strb	r0, [r4, #22]
 800ff60:	e7fa      	b.n	800ff58 <ucdr_check_final_buffer_behavior+0x2c>
 800ff62:	bf00      	nop

0800ff64 <ucdr_set_on_full_buffer_callback>:
 800ff64:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800ff68:	4770      	bx	lr
 800ff6a:	bf00      	nop

0800ff6c <ucdr_init_buffer_origin_offset_endian>:
 800ff6c:	b410      	push	{r4}
 800ff6e:	9c01      	ldr	r4, [sp, #4]
 800ff70:	6001      	str	r1, [r0, #0]
 800ff72:	440a      	add	r2, r1
 800ff74:	6042      	str	r2, [r0, #4]
 800ff76:	190a      	adds	r2, r1, r4
 800ff78:	441c      	add	r4, r3
 800ff7a:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800ff7e:	6082      	str	r2, [r0, #8]
 800ff80:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800ff84:	7503      	strb	r3, [r0, #20]
 800ff86:	2200      	movs	r2, #0
 800ff88:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800ff8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ff90:	7542      	strb	r2, [r0, #21]
 800ff92:	7582      	strb	r2, [r0, #22]
 800ff94:	4770      	bx	lr
 800ff96:	bf00      	nop

0800ff98 <ucdr_init_buffer_origin_offset>:
 800ff98:	b510      	push	{r4, lr}
 800ff9a:	b082      	sub	sp, #8
 800ff9c:	9c04      	ldr	r4, [sp, #16]
 800ff9e:	9400      	str	r4, [sp, #0]
 800ffa0:	2401      	movs	r4, #1
 800ffa2:	9401      	str	r4, [sp, #4]
 800ffa4:	f7ff ffe2 	bl	800ff6c <ucdr_init_buffer_origin_offset_endian>
 800ffa8:	b002      	add	sp, #8
 800ffaa:	bd10      	pop	{r4, pc}

0800ffac <ucdr_init_buffer_origin>:
 800ffac:	b510      	push	{r4, lr}
 800ffae:	b082      	sub	sp, #8
 800ffb0:	2400      	movs	r4, #0
 800ffb2:	9400      	str	r4, [sp, #0]
 800ffb4:	f7ff fff0 	bl	800ff98 <ucdr_init_buffer_origin_offset>
 800ffb8:	b002      	add	sp, #8
 800ffba:	bd10      	pop	{r4, pc}

0800ffbc <ucdr_init_buffer>:
 800ffbc:	2300      	movs	r3, #0
 800ffbe:	f7ff bff5 	b.w	800ffac <ucdr_init_buffer_origin>
 800ffc2:	bf00      	nop

0800ffc4 <ucdr_alignment>:
 800ffc4:	fbb0 f3f1 	udiv	r3, r0, r1
 800ffc8:	fb03 0011 	mls	r0, r3, r1, r0
 800ffcc:	1a08      	subs	r0, r1, r0
 800ffce:	3901      	subs	r1, #1
 800ffd0:	4008      	ands	r0, r1
 800ffd2:	4770      	bx	lr

0800ffd4 <ucdr_buffer_alignment>:
 800ffd4:	7d43      	ldrb	r3, [r0, #21]
 800ffd6:	428b      	cmp	r3, r1
 800ffd8:	d208      	bcs.n	800ffec <ucdr_buffer_alignment+0x18>
 800ffda:	6900      	ldr	r0, [r0, #16]
 800ffdc:	fbb0 f3f1 	udiv	r3, r0, r1
 800ffe0:	fb01 0013 	mls	r0, r1, r3, r0
 800ffe4:	1a08      	subs	r0, r1, r0
 800ffe6:	3901      	subs	r1, #1
 800ffe8:	4008      	ands	r0, r1
 800ffea:	4770      	bx	lr
 800ffec:	2000      	movs	r0, #0
 800ffee:	4770      	bx	lr

0800fff0 <ucdr_align_to>:
 800fff0:	b538      	push	{r3, r4, r5, lr}
 800fff2:	4604      	mov	r4, r0
 800fff4:	460d      	mov	r5, r1
 800fff6:	f7ff ffed 	bl	800ffd4 <ucdr_buffer_alignment>
 800fffa:	68a3      	ldr	r3, [r4, #8]
 800fffc:	6921      	ldr	r1, [r4, #16]
 800fffe:	7565      	strb	r5, [r4, #21]
 8010000:	181a      	adds	r2, r3, r0
 8010002:	6863      	ldr	r3, [r4, #4]
 8010004:	4293      	cmp	r3, r2
 8010006:	4408      	add	r0, r1
 8010008:	bf28      	it	cs
 801000a:	4613      	movcs	r3, r2
 801000c:	6120      	str	r0, [r4, #16]
 801000e:	60a3      	str	r3, [r4, #8]
 8010010:	bd38      	pop	{r3, r4, r5, pc}
 8010012:	bf00      	nop

08010014 <ucdr_buffer_length>:
 8010014:	6882      	ldr	r2, [r0, #8]
 8010016:	6800      	ldr	r0, [r0, #0]
 8010018:	1a10      	subs	r0, r2, r0
 801001a:	4770      	bx	lr

0801001c <ucdr_buffer_remaining>:
 801001c:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 8010020:	1a10      	subs	r0, r2, r0
 8010022:	4770      	bx	lr

08010024 <ucdr_check_final_buffer_behavior_array>:
 8010024:	b538      	push	{r3, r4, r5, lr}
 8010026:	7d83      	ldrb	r3, [r0, #22]
 8010028:	b963      	cbnz	r3, 8010044 <ucdr_check_final_buffer_behavior_array+0x20>
 801002a:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 801002e:	429a      	cmp	r2, r3
 8010030:	4604      	mov	r4, r0
 8010032:	460d      	mov	r5, r1
 8010034:	d308      	bcc.n	8010048 <ucdr_check_final_buffer_behavior_array+0x24>
 8010036:	b139      	cbz	r1, 8010048 <ucdr_check_final_buffer_behavior_array+0x24>
 8010038:	6983      	ldr	r3, [r0, #24]
 801003a:	b163      	cbz	r3, 8010056 <ucdr_check_final_buffer_behavior_array+0x32>
 801003c:	69c1      	ldr	r1, [r0, #28]
 801003e:	4798      	blx	r3
 8010040:	75a0      	strb	r0, [r4, #22]
 8010042:	b108      	cbz	r0, 8010048 <ucdr_check_final_buffer_behavior_array+0x24>
 8010044:	2000      	movs	r0, #0
 8010046:	bd38      	pop	{r3, r4, r5, pc}
 8010048:	4620      	mov	r0, r4
 801004a:	f7ff ffe7 	bl	801001c <ucdr_buffer_remaining>
 801004e:	42a8      	cmp	r0, r5
 8010050:	bf28      	it	cs
 8010052:	4628      	movcs	r0, r5
 8010054:	bd38      	pop	{r3, r4, r5, pc}
 8010056:	2301      	movs	r3, #1
 8010058:	7583      	strb	r3, [r0, #22]
 801005a:	e7f3      	b.n	8010044 <ucdr_check_final_buffer_behavior_array+0x20>

0801005c <ucdr_advance_buffer>:
 801005c:	b538      	push	{r3, r4, r5, lr}
 801005e:	4604      	mov	r4, r0
 8010060:	460d      	mov	r5, r1
 8010062:	f7ff ff57 	bl	800ff14 <ucdr_check_buffer_available_for>
 8010066:	b178      	cbz	r0, 8010088 <ucdr_advance_buffer+0x2c>
 8010068:	6923      	ldr	r3, [r4, #16]
 801006a:	68a2      	ldr	r2, [r4, #8]
 801006c:	442b      	add	r3, r5
 801006e:	6123      	str	r3, [r4, #16]
 8010070:	2301      	movs	r3, #1
 8010072:	442a      	add	r2, r5
 8010074:	7563      	strb	r3, [r4, #21]
 8010076:	60a2      	str	r2, [r4, #8]
 8010078:	bd38      	pop	{r3, r4, r5, pc}
 801007a:	68a2      	ldr	r2, [r4, #8]
 801007c:	6923      	ldr	r3, [r4, #16]
 801007e:	4402      	add	r2, r0
 8010080:	4403      	add	r3, r0
 8010082:	1a2d      	subs	r5, r5, r0
 8010084:	60a2      	str	r2, [r4, #8]
 8010086:	6123      	str	r3, [r4, #16]
 8010088:	4629      	mov	r1, r5
 801008a:	2201      	movs	r2, #1
 801008c:	4620      	mov	r0, r4
 801008e:	f7ff ffc9 	bl	8010024 <ucdr_check_final_buffer_behavior_array>
 8010092:	2800      	cmp	r0, #0
 8010094:	d1f1      	bne.n	801007a <ucdr_advance_buffer+0x1e>
 8010096:	2301      	movs	r3, #1
 8010098:	7563      	strb	r3, [r4, #21]
 801009a:	bd38      	pop	{r3, r4, r5, pc}

0801009c <uxr_buffer_delete_entity>:
 801009c:	b510      	push	{r4, lr}
 801009e:	2300      	movs	r3, #0
 80100a0:	b08e      	sub	sp, #56	@ 0x38
 80100a2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80100a6:	2303      	movs	r3, #3
 80100a8:	9300      	str	r3, [sp, #0]
 80100aa:	2204      	movs	r2, #4
 80100ac:	ab06      	add	r3, sp, #24
 80100ae:	4604      	mov	r4, r0
 80100b0:	9103      	str	r1, [sp, #12]
 80100b2:	f001 fc71 	bl	8011998 <uxr_prepare_stream_to_write_submessage>
 80100b6:	b918      	cbnz	r0, 80100c0 <uxr_buffer_delete_entity+0x24>
 80100b8:	4604      	mov	r4, r0
 80100ba:	4620      	mov	r0, r4
 80100bc:	b00e      	add	sp, #56	@ 0x38
 80100be:	bd10      	pop	{r4, pc}
 80100c0:	9902      	ldr	r1, [sp, #8]
 80100c2:	aa05      	add	r2, sp, #20
 80100c4:	4620      	mov	r0, r4
 80100c6:	f001 fd9d 	bl	8011c04 <uxr_init_base_object_request>
 80100ca:	a905      	add	r1, sp, #20
 80100cc:	4604      	mov	r4, r0
 80100ce:	a806      	add	r0, sp, #24
 80100d0:	f003 fc94 	bl	80139fc <uxr_serialize_DELETE_Payload>
 80100d4:	4620      	mov	r0, r4
 80100d6:	b00e      	add	sp, #56	@ 0x38
 80100d8:	bd10      	pop	{r4, pc}
 80100da:	bf00      	nop

080100dc <uxr_common_create_entity>:
 80100dc:	b510      	push	{r4, lr}
 80100de:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 80100e2:	b08c      	sub	sp, #48	@ 0x30
 80100e4:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80100e8:	f1bc 0f01 	cmp.w	ip, #1
 80100ec:	bf0c      	ite	eq
 80100ee:	f003 0201 	andeq.w	r2, r3, #1
 80100f2:	2200      	movne	r2, #0
 80100f4:	330e      	adds	r3, #14
 80100f6:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 80100fa:	9101      	str	r1, [sp, #4]
 80100fc:	441a      	add	r2, r3
 80100fe:	2301      	movs	r3, #1
 8010100:	9300      	str	r3, [sp, #0]
 8010102:	9903      	ldr	r1, [sp, #12]
 8010104:	ab04      	add	r3, sp, #16
 8010106:	b292      	uxth	r2, r2
 8010108:	4604      	mov	r4, r0
 801010a:	f001 fc45 	bl	8011998 <uxr_prepare_stream_to_write_submessage>
 801010e:	b918      	cbnz	r0, 8010118 <uxr_common_create_entity+0x3c>
 8010110:	4604      	mov	r4, r0
 8010112:	4620      	mov	r0, r4
 8010114:	b00c      	add	sp, #48	@ 0x30
 8010116:	bd10      	pop	{r4, pc}
 8010118:	9902      	ldr	r1, [sp, #8]
 801011a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801011c:	4620      	mov	r0, r4
 801011e:	f001 fd71 	bl	8011c04 <uxr_init_base_object_request>
 8010122:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8010124:	4604      	mov	r4, r0
 8010126:	a804      	add	r0, sp, #16
 8010128:	f003 fbb0 	bl	801388c <uxr_serialize_CREATE_Payload>
 801012c:	4620      	mov	r0, r4
 801012e:	b00c      	add	sp, #48	@ 0x30
 8010130:	bd10      	pop	{r4, pc}
 8010132:	bf00      	nop

08010134 <uxr_buffer_create_participant_bin>:
 8010134:	b570      	push	{r4, r5, r6, lr}
 8010136:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 801013a:	ac11      	add	r4, sp, #68	@ 0x44
 801013c:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 8010140:	2303      	movs	r3, #3
 8010142:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8010146:	7223      	strb	r3, [r4, #8]
 8010148:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 801014a:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 801014e:	2201      	movs	r2, #1
 8010150:	2100      	movs	r1, #0
 8010152:	4605      	mov	r5, r0
 8010154:	7122      	strb	r2, [r4, #4]
 8010156:	f88d 1014 	strb.w	r1, [sp, #20]
 801015a:	b1cb      	cbz	r3, 8010190 <uxr_buffer_create_participant_bin+0x5c>
 801015c:	f88d 201c 	strb.w	r2, [sp, #28]
 8010160:	9308      	str	r3, [sp, #32]
 8010162:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010166:	a915      	add	r1, sp, #84	@ 0x54
 8010168:	a809      	add	r0, sp, #36	@ 0x24
 801016a:	f7ff ff27 	bl	800ffbc <ucdr_init_buffer>
 801016e:	a905      	add	r1, sp, #20
 8010170:	a809      	add	r0, sp, #36	@ 0x24
 8010172:	f002 ff6d 	bl	8013050 <uxr_serialize_OBJK_DomainParticipant_Binary>
 8010176:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010178:	9600      	str	r6, [sp, #0]
 801017a:	9401      	str	r4, [sp, #4]
 801017c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8010180:	60e3      	str	r3, [r4, #12]
 8010182:	4628      	mov	r0, r5
 8010184:	b29b      	uxth	r3, r3
 8010186:	f7ff ffa9 	bl	80100dc <uxr_common_create_entity>
 801018a:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 801018e:	bd70      	pop	{r4, r5, r6, pc}
 8010190:	f88d 301c 	strb.w	r3, [sp, #28]
 8010194:	e7e5      	b.n	8010162 <uxr_buffer_create_participant_bin+0x2e>
 8010196:	bf00      	nop

08010198 <uxr_buffer_create_topic_bin>:
 8010198:	b570      	push	{r4, r5, r6, lr}
 801019a:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 801019e:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80101a2:	9105      	str	r1, [sp, #20]
 80101a4:	4605      	mov	r5, r0
 80101a6:	a997      	add	r1, sp, #604	@ 0x25c
 80101a8:	4618      	mov	r0, r3
 80101aa:	2302      	movs	r3, #2
 80101ac:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 80101b0:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 80101b4:	f000 fa58 	bl	8010668 <uxr_object_id_to_raw>
 80101b8:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 80101ba:	9306      	str	r3, [sp, #24]
 80101bc:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 80101be:	930a      	str	r3, [sp, #40]	@ 0x28
 80101c0:	2303      	movs	r3, #3
 80101c2:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 80101c6:	2301      	movs	r3, #1
 80101c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80101cc:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 80101d0:	a917      	add	r1, sp, #92	@ 0x5c
 80101d2:	2300      	movs	r3, #0
 80101d4:	a80b      	add	r0, sp, #44	@ 0x2c
 80101d6:	f88d 301c 	strb.w	r3, [sp, #28]
 80101da:	f7ff feef 	bl	800ffbc <ucdr_init_buffer>
 80101de:	a906      	add	r1, sp, #24
 80101e0:	a80b      	add	r0, sp, #44	@ 0x2c
 80101e2:	f002 ff57 	bl	8013094 <uxr_serialize_OBJK_Topic_Binary>
 80101e6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80101e8:	9316      	str	r3, [sp, #88]	@ 0x58
 80101ea:	ac13      	add	r4, sp, #76	@ 0x4c
 80101ec:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80101f0:	9600      	str	r6, [sp, #0]
 80101f2:	9401      	str	r4, [sp, #4]
 80101f4:	b29b      	uxth	r3, r3
 80101f6:	4628      	mov	r0, r5
 80101f8:	f7ff ff70 	bl	80100dc <uxr_common_create_entity>
 80101fc:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 8010200:	bd70      	pop	{r4, r5, r6, pc}
 8010202:	bf00      	nop

08010204 <uxr_buffer_create_publisher_bin>:
 8010204:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010206:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 801020a:	4605      	mov	r5, r0
 801020c:	9105      	str	r1, [sp, #20]
 801020e:	4618      	mov	r0, r3
 8010210:	2603      	movs	r6, #3
 8010212:	a992      	add	r1, sp, #584	@ 0x248
 8010214:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8010218:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 801021c:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 8010220:	f000 fa22 	bl	8010668 <uxr_object_id_to_raw>
 8010224:	2300      	movs	r3, #0
 8010226:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801022a:	a912      	add	r1, sp, #72	@ 0x48
 801022c:	a806      	add	r0, sp, #24
 801022e:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8010232:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 8010236:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 801023a:	f7ff febf 	bl	800ffbc <ucdr_init_buffer>
 801023e:	a993      	add	r1, sp, #588	@ 0x24c
 8010240:	a806      	add	r0, sp, #24
 8010242:	f002 ffdb 	bl	80131fc <uxr_serialize_OBJK_Publisher_Binary>
 8010246:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010248:	9311      	str	r3, [sp, #68]	@ 0x44
 801024a:	ac0e      	add	r4, sp, #56	@ 0x38
 801024c:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010250:	9700      	str	r7, [sp, #0]
 8010252:	9401      	str	r4, [sp, #4]
 8010254:	b29b      	uxth	r3, r3
 8010256:	4628      	mov	r0, r5
 8010258:	f7ff ff40 	bl	80100dc <uxr_common_create_entity>
 801025c:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 8010260:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010262:	bf00      	nop

08010264 <uxr_buffer_create_subscriber_bin>:
 8010264:	b570      	push	{r4, r5, r6, lr}
 8010266:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 801026a:	e9cd 3203 	strd	r3, r2, [sp, #12]
 801026e:	9105      	str	r1, [sp, #20]
 8010270:	4605      	mov	r5, r0
 8010272:	a992      	add	r1, sp, #584	@ 0x248
 8010274:	4618      	mov	r0, r3
 8010276:	2304      	movs	r3, #4
 8010278:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 801027c:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 8010280:	f000 f9f2 	bl	8010668 <uxr_object_id_to_raw>
 8010284:	2300      	movs	r3, #0
 8010286:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801028a:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 801028e:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 8010292:	a912      	add	r1, sp, #72	@ 0x48
 8010294:	2303      	movs	r3, #3
 8010296:	a806      	add	r0, sp, #24
 8010298:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 801029c:	f7ff fe8e 	bl	800ffbc <ucdr_init_buffer>
 80102a0:	a993      	add	r1, sp, #588	@ 0x24c
 80102a2:	a806      	add	r0, sp, #24
 80102a4:	f003 f85a 	bl	801335c <uxr_serialize_OBJK_Subscriber_Binary>
 80102a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80102aa:	9311      	str	r3, [sp, #68]	@ 0x44
 80102ac:	ac0e      	add	r4, sp, #56	@ 0x38
 80102ae:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80102b2:	9600      	str	r6, [sp, #0]
 80102b4:	9401      	str	r4, [sp, #4]
 80102b6:	b29b      	uxth	r3, r3
 80102b8:	4628      	mov	r0, r5
 80102ba:	f7ff ff0f 	bl	80100dc <uxr_common_create_entity>
 80102be:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 80102c2:	bd70      	pop	{r4, r5, r6, pc}

080102c4 <uxr_buffer_create_datawriter_bin>:
 80102c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80102c8:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 80102cc:	ac1d      	add	r4, sp, #116	@ 0x74
 80102ce:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80102d2:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	@ 0x2a8
 80102d6:	9105      	str	r1, [sp, #20]
 80102d8:	4606      	mov	r6, r0
 80102da:	a9a1      	add	r1, sp, #644	@ 0x284
 80102dc:	4618      	mov	r0, r3
 80102de:	2305      	movs	r3, #5
 80102e0:	7123      	strb	r3, [r4, #4]
 80102e2:	f89d 82ac 	ldrb.w	r8, [sp, #684]	@ 0x2ac
 80102e6:	2703      	movs	r7, #3
 80102e8:	f000 f9be 	bl	8010668 <uxr_object_id_to_raw>
 80102ec:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 80102ee:	7227      	strb	r7, [r4, #8]
 80102f0:	a90e      	add	r1, sp, #56	@ 0x38
 80102f2:	f000 f9b9 	bl	8010668 <uxr_object_id_to_raw>
 80102f6:	2300      	movs	r3, #0
 80102f8:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 80102fc:	f89d 22a5 	ldrb.w	r2, [sp, #677]	@ 0x2a5
 8010300:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 8010304:	3d00      	subs	r5, #0
 8010306:	bf18      	it	ne
 8010308:	2501      	movne	r5, #1
 801030a:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 801030e:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 8010312:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8010316:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801031a:	2301      	movs	r3, #1
 801031c:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 8010320:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 8010324:	bb8a      	cbnz	r2, 801038a <uxr_buffer_create_datawriter_bin+0xc6>
 8010326:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801032a:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 801032e:	f04f 0c13 	mov.w	ip, #19
 8010332:	250b      	movs	r5, #11
 8010334:	2221      	movs	r2, #33	@ 0x21
 8010336:	2111      	movs	r1, #17
 8010338:	2009      	movs	r0, #9
 801033a:	f89d 32a6 	ldrb.w	r3, [sp, #678]	@ 0x2a6
 801033e:	b923      	cbnz	r3, 801034a <uxr_buffer_create_datawriter_bin+0x86>
 8010340:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 8010344:	4672      	mov	r2, lr
 8010346:	4661      	mov	r1, ip
 8010348:	4628      	mov	r0, r5
 801034a:	f89d 32a4 	ldrb.w	r3, [sp, #676]	@ 0x2a4
 801034e:	2b01      	cmp	r3, #1
 8010350:	d025      	beq.n	801039e <uxr_buffer_create_datawriter_bin+0xda>
 8010352:	2b03      	cmp	r3, #3
 8010354:	d029      	beq.n	80103aa <uxr_buffer_create_datawriter_bin+0xe6>
 8010356:	b32b      	cbz	r3, 80103a4 <uxr_buffer_create_datawriter_bin+0xe0>
 8010358:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801035c:	a921      	add	r1, sp, #132	@ 0x84
 801035e:	a806      	add	r0, sp, #24
 8010360:	f7ff fe2c 	bl	800ffbc <ucdr_init_buffer>
 8010364:	a90e      	add	r1, sp, #56	@ 0x38
 8010366:	a806      	add	r0, sp, #24
 8010368:	f003 f8aa 	bl	80134c0 <uxr_serialize_OBJK_DataWriter_Binary>
 801036c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801036e:	f8cd 8000 	str.w	r8, [sp]
 8010372:	9401      	str	r4, [sp, #4]
 8010374:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010378:	60e3      	str	r3, [r4, #12]
 801037a:	4630      	mov	r0, r6
 801037c:	b29b      	uxth	r3, r3
 801037e:	f7ff fead 	bl	80100dc <uxr_common_create_entity>
 8010382:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8010386:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801038a:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 801038e:	f04f 0c12 	mov.w	ip, #18
 8010392:	250a      	movs	r5, #10
 8010394:	2220      	movs	r2, #32
 8010396:	2110      	movs	r1, #16
 8010398:	2008      	movs	r0, #8
 801039a:	2702      	movs	r7, #2
 801039c:	e7cd      	b.n	801033a <uxr_buffer_create_datawriter_bin+0x76>
 801039e:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 80103a2:	e7d9      	b.n	8010358 <uxr_buffer_create_datawriter_bin+0x94>
 80103a4:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 80103a8:	e7d6      	b.n	8010358 <uxr_buffer_create_datawriter_bin+0x94>
 80103aa:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 80103ae:	e7d3      	b.n	8010358 <uxr_buffer_create_datawriter_bin+0x94>

080103b0 <uxr_buffer_create_datareader_bin>:
 80103b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80103b4:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 80103b8:	ac1f      	add	r4, sp, #124	@ 0x7c
 80103ba:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80103be:	f8bd 52b0 	ldrh.w	r5, [sp, #688]	@ 0x2b0
 80103c2:	9105      	str	r1, [sp, #20]
 80103c4:	4606      	mov	r6, r0
 80103c6:	a9a3      	add	r1, sp, #652	@ 0x28c
 80103c8:	4618      	mov	r0, r3
 80103ca:	2306      	movs	r3, #6
 80103cc:	7123      	strb	r3, [r4, #4]
 80103ce:	f89d 82b4 	ldrb.w	r8, [sp, #692]	@ 0x2b4
 80103d2:	2703      	movs	r7, #3
 80103d4:	f000 f948 	bl	8010668 <uxr_object_id_to_raw>
 80103d8:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 80103da:	7227      	strb	r7, [r4, #8]
 80103dc:	a90e      	add	r1, sp, #56	@ 0x38
 80103de:	f000 f943 	bl	8010668 <uxr_object_id_to_raw>
 80103e2:	2300      	movs	r3, #0
 80103e4:	f8ad 5044 	strh.w	r5, [sp, #68]	@ 0x44
 80103e8:	f89d 22ad 	ldrb.w	r2, [sp, #685]	@ 0x2ad
 80103ec:	f88d 3070 	strb.w	r3, [sp, #112]	@ 0x70
 80103f0:	3d00      	subs	r5, #0
 80103f2:	bf18      	it	ne
 80103f4:	2501      	movne	r5, #1
 80103f6:	f88d 3064 	strb.w	r3, [sp, #100]	@ 0x64
 80103fa:	f88d 3046 	strb.w	r3, [sp, #70]	@ 0x46
 80103fe:	f88d 304c 	strb.w	r3, [sp, #76]	@ 0x4c
 8010402:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 8010406:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801040a:	2301      	movs	r3, #1
 801040c:	f88d 5042 	strb.w	r5, [sp, #66]	@ 0x42
 8010410:	f88d 303a 	strb.w	r3, [sp, #58]	@ 0x3a
 8010414:	bb8a      	cbnz	r2, 801047a <uxr_buffer_create_datareader_bin+0xca>
 8010416:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801041a:	f04f 0e23 	mov.w	lr, #35	@ 0x23
 801041e:	f04f 0c13 	mov.w	ip, #19
 8010422:	250b      	movs	r5, #11
 8010424:	2221      	movs	r2, #33	@ 0x21
 8010426:	2111      	movs	r1, #17
 8010428:	2009      	movs	r0, #9
 801042a:	f89d 32ae 	ldrb.w	r3, [sp, #686]	@ 0x2ae
 801042e:	b923      	cbnz	r3, 801043a <uxr_buffer_create_datareader_bin+0x8a>
 8010430:	f8ad 7040 	strh.w	r7, [sp, #64]	@ 0x40
 8010434:	4672      	mov	r2, lr
 8010436:	4661      	mov	r1, ip
 8010438:	4628      	mov	r0, r5
 801043a:	f89d 32ac 	ldrb.w	r3, [sp, #684]	@ 0x2ac
 801043e:	2b01      	cmp	r3, #1
 8010440:	d025      	beq.n	801048e <uxr_buffer_create_datareader_bin+0xde>
 8010442:	2b03      	cmp	r3, #3
 8010444:	d029      	beq.n	801049a <uxr_buffer_create_datareader_bin+0xea>
 8010446:	b32b      	cbz	r3, 8010494 <uxr_buffer_create_datareader_bin+0xe4>
 8010448:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801044c:	a923      	add	r1, sp, #140	@ 0x8c
 801044e:	a806      	add	r0, sp, #24
 8010450:	f7ff fdb4 	bl	800ffbc <ucdr_init_buffer>
 8010454:	a90e      	add	r1, sp, #56	@ 0x38
 8010456:	a806      	add	r0, sp, #24
 8010458:	f002 fff6 	bl	8013448 <uxr_serialize_OBJK_DataReader_Binary>
 801045c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801045e:	f8cd 8000 	str.w	r8, [sp]
 8010462:	9401      	str	r4, [sp, #4]
 8010464:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8010468:	60e3      	str	r3, [r4, #12]
 801046a:	4630      	mov	r0, r6
 801046c:	b29b      	uxth	r3, r3
 801046e:	f7ff fe35 	bl	80100dc <uxr_common_create_entity>
 8010472:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 8010476:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801047a:	f04f 0e22 	mov.w	lr, #34	@ 0x22
 801047e:	f04f 0c12 	mov.w	ip, #18
 8010482:	250a      	movs	r5, #10
 8010484:	2220      	movs	r2, #32
 8010486:	2110      	movs	r1, #16
 8010488:	2008      	movs	r0, #8
 801048a:	2702      	movs	r7, #2
 801048c:	e7cd      	b.n	801042a <uxr_buffer_create_datareader_bin+0x7a>
 801048e:	f8ad 1040 	strh.w	r1, [sp, #64]	@ 0x40
 8010492:	e7d9      	b.n	8010448 <uxr_buffer_create_datareader_bin+0x98>
 8010494:	f8ad 0040 	strh.w	r0, [sp, #64]	@ 0x40
 8010498:	e7d6      	b.n	8010448 <uxr_buffer_create_datareader_bin+0x98>
 801049a:	f8ad 2040 	strh.w	r2, [sp, #64]	@ 0x40
 801049e:	e7d3      	b.n	8010448 <uxr_buffer_create_datareader_bin+0x98>

080104a0 <get_custom_error>:
 80104a0:	4b01      	ldr	r3, [pc, #4]	@ (80104a8 <get_custom_error+0x8>)
 80104a2:	7818      	ldrb	r0, [r3, #0]
 80104a4:	4770      	bx	lr
 80104a6:	bf00      	nop
 80104a8:	20010efc 	.word	0x20010efc

080104ac <recv_custom_msg>:
 80104ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104b0:	4693      	mov	fp, r2
 80104b2:	b089      	sub	sp, #36	@ 0x24
 80104b4:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 80104b8:	9305      	str	r3, [sp, #20]
 80104ba:	468a      	mov	sl, r1
 80104bc:	2100      	movs	r1, #0
 80104be:	4604      	mov	r4, r0
 80104c0:	f88d 101e 	strb.w	r1, [sp, #30]
 80104c4:	b322      	cbz	r2, 8010510 <recv_custom_msg+0x64>
 80104c6:	f200 2902 	addw	r9, r0, #514	@ 0x202
 80104ca:	f10d 081f 	add.w	r8, sp, #31
 80104ce:	af05      	add	r7, sp, #20
 80104d0:	f10d 061e 	add.w	r6, sp, #30
 80104d4:	f44f 7500 	mov.w	r5, #512	@ 0x200
 80104d8:	e002      	b.n	80104e0 <recv_custom_msg+0x34>
 80104da:	9b05      	ldr	r3, [sp, #20]
 80104dc:	2b00      	cmp	r3, #0
 80104de:	dd0f      	ble.n	8010500 <recv_custom_msg+0x54>
 80104e0:	f8d4 1274 	ldr.w	r1, [r4, #628]	@ 0x274
 80104e4:	4623      	mov	r3, r4
 80104e6:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80104ea:	e9cd 5600 	strd	r5, r6, [sp]
 80104ee:	4622      	mov	r2, r4
 80104f0:	4648      	mov	r0, r9
 80104f2:	f001 fdb5 	bl	8012060 <uxr_read_framed_msg>
 80104f6:	2800      	cmp	r0, #0
 80104f8:	d0ef      	beq.n	80104da <recv_custom_msg+0x2e>
 80104fa:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80104fe:	b1b3      	cbz	r3, 801052e <recv_custom_msg+0x82>
 8010500:	4b0f      	ldr	r3, [pc, #60]	@ (8010540 <recv_custom_msg+0x94>)
 8010502:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8010506:	701a      	strb	r2, [r3, #0]
 8010508:	2000      	movs	r0, #0
 801050a:	b009      	add	sp, #36	@ 0x24
 801050c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010510:	f10d 021f 	add.w	r2, sp, #31
 8010514:	9200      	str	r2, [sp, #0]
 8010516:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 801051a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801051e:	4601      	mov	r1, r0
 8010520:	47a8      	blx	r5
 8010522:	2800      	cmp	r0, #0
 8010524:	d0ec      	beq.n	8010500 <recv_custom_msg+0x54>
 8010526:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801052a:	2b00      	cmp	r3, #0
 801052c:	d1e8      	bne.n	8010500 <recv_custom_msg+0x54>
 801052e:	f8cb 0000 	str.w	r0, [fp]
 8010532:	2001      	movs	r0, #1
 8010534:	f8ca 4000 	str.w	r4, [sl]
 8010538:	b009      	add	sp, #36	@ 0x24
 801053a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801053e:	bf00      	nop
 8010540:	20010efc 	.word	0x20010efc

08010544 <send_custom_msg>:
 8010544:	b530      	push	{r4, r5, lr}
 8010546:	f890 4200 	ldrb.w	r4, [r0, #512]	@ 0x200
 801054a:	b087      	sub	sp, #28
 801054c:	4615      	mov	r5, r2
 801054e:	b974      	cbnz	r4, 801056e <send_custom_msg+0x2a>
 8010550:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 8010554:	f10d 0317 	add.w	r3, sp, #23
 8010558:	47a0      	blx	r4
 801055a:	b108      	cbz	r0, 8010560 <send_custom_msg+0x1c>
 801055c:	42a8      	cmp	r0, r5
 801055e:	d015      	beq.n	801058c <send_custom_msg+0x48>
 8010560:	4b0c      	ldr	r3, [pc, #48]	@ (8010594 <send_custom_msg+0x50>)
 8010562:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8010566:	701a      	strb	r2, [r3, #0]
 8010568:	2000      	movs	r0, #0
 801056a:	b007      	add	sp, #28
 801056c:	bd30      	pop	{r4, r5, pc}
 801056e:	460b      	mov	r3, r1
 8010570:	2200      	movs	r2, #0
 8010572:	f10d 0117 	add.w	r1, sp, #23
 8010576:	e9cd 2101 	strd	r2, r1, [sp, #4]
 801057a:	4602      	mov	r2, r0
 801057c:	f8d0 1270 	ldr.w	r1, [r0, #624]	@ 0x270
 8010580:	9500      	str	r5, [sp, #0]
 8010582:	f200 2002 	addw	r0, r0, #514	@ 0x202
 8010586:	f001 fb73 	bl	8011c70 <uxr_write_framed_msg>
 801058a:	e7e6      	b.n	801055a <send_custom_msg+0x16>
 801058c:	2001      	movs	r0, #1
 801058e:	b007      	add	sp, #28
 8010590:	bd30      	pop	{r4, r5, pc}
 8010592:	bf00      	nop
 8010594:	20010efc 	.word	0x20010efc

08010598 <uxr_set_custom_transport_callbacks>:
 8010598:	b410      	push	{r4}
 801059a:	9c01      	ldr	r4, [sp, #4]
 801059c:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 80105a0:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 80105a4:	9b02      	ldr	r3, [sp, #8]
 80105a6:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 80105aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80105ae:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 80105b2:	4770      	bx	lr

080105b4 <uxr_init_custom_transport>:
 80105b4:	b538      	push	{r3, r4, r5, lr}
 80105b6:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 80105ba:	b303      	cbz	r3, 80105fe <uxr_init_custom_transport+0x4a>
 80105bc:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 80105c0:	4604      	mov	r4, r0
 80105c2:	b1e2      	cbz	r2, 80105fe <uxr_init_custom_transport+0x4a>
 80105c4:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 80105c8:	b1ca      	cbz	r2, 80105fe <uxr_init_custom_transport+0x4a>
 80105ca:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 80105ce:	b1b2      	cbz	r2, 80105fe <uxr_init_custom_transport+0x4a>
 80105d0:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 80105d4:	4798      	blx	r3
 80105d6:	4605      	mov	r5, r0
 80105d8:	b188      	cbz	r0, 80105fe <uxr_init_custom_transport+0x4a>
 80105da:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 80105de:	b98b      	cbnz	r3, 8010604 <uxr_init_custom_transport+0x50>
 80105e0:	490b      	ldr	r1, [pc, #44]	@ (8010610 <uxr_init_custom_transport+0x5c>)
 80105e2:	4b0c      	ldr	r3, [pc, #48]	@ (8010614 <uxr_init_custom_transport+0x60>)
 80105e4:	4a0c      	ldr	r2, [pc, #48]	@ (8010618 <uxr_init_custom_transport+0x64>)
 80105e6:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 80105ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80105ee:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 80105f2:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 80105f6:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 80105fa:	4628      	mov	r0, r5
 80105fc:	bd38      	pop	{r3, r4, r5, pc}
 80105fe:	2500      	movs	r5, #0
 8010600:	4628      	mov	r0, r5
 8010602:	bd38      	pop	{r3, r4, r5, pc}
 8010604:	2100      	movs	r1, #0
 8010606:	f204 2002 	addw	r0, r4, #514	@ 0x202
 801060a:	f001 fb2b 	bl	8011c64 <uxr_init_framing_io>
 801060e:	e7e7      	b.n	80105e0 <uxr_init_custom_transport+0x2c>
 8010610:	08010545 	.word	0x08010545
 8010614:	080104ad 	.word	0x080104ad
 8010618:	080104a1 	.word	0x080104a1

0801061c <uxr_close_custom_transport>:
 801061c:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 8010620:	4718      	bx	r3
 8010622:	bf00      	nop

08010624 <uxr_object_id>:
 8010624:	b082      	sub	sp, #8
 8010626:	2300      	movs	r3, #0
 8010628:	f88d 1006 	strb.w	r1, [sp, #6]
 801062c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8010630:	f360 030f 	bfi	r3, r0, #0, #16
 8010634:	f362 431f 	bfi	r3, r2, #16, #16
 8010638:	4618      	mov	r0, r3
 801063a:	b002      	add	sp, #8
 801063c:	4770      	bx	lr
 801063e:	bf00      	nop

08010640 <uxr_object_id_from_raw>:
 8010640:	7843      	ldrb	r3, [r0, #1]
 8010642:	7801      	ldrb	r1, [r0, #0]
 8010644:	b082      	sub	sp, #8
 8010646:	f003 020f 	and.w	r2, r3, #15
 801064a:	f88d 2006 	strb.w	r2, [sp, #6]
 801064e:	091b      	lsrs	r3, r3, #4
 8010650:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8010654:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8010658:	2000      	movs	r0, #0
 801065a:	f363 000f 	bfi	r0, r3, #0, #16
 801065e:	f362 401f 	bfi	r0, r2, #16, #16
 8010662:	b002      	add	sp, #8
 8010664:	4770      	bx	lr
 8010666:	bf00      	nop

08010668 <uxr_object_id_to_raw>:
 8010668:	4602      	mov	r2, r0
 801066a:	f3c0 4303 	ubfx	r3, r0, #16, #4
 801066e:	b082      	sub	sp, #8
 8010670:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 8010674:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 8010678:	f881 c000 	strb.w	ip, [r1]
 801067c:	7048      	strb	r0, [r1, #1]
 801067e:	b002      	add	sp, #8
 8010680:	4770      	bx	lr
 8010682:	bf00      	nop

08010684 <uxr_ping_agent_session>:
 8010684:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010688:	4617      	mov	r7, r2
 801068a:	b091      	sub	sp, #68	@ 0x44
 801068c:	2210      	movs	r2, #16
 801068e:	4606      	mov	r6, r0
 8010690:	4688      	mov	r8, r1
 8010692:	a808      	add	r0, sp, #32
 8010694:	eb0d 0102 	add.w	r1, sp, r2
 8010698:	f7ff fc90 	bl	800ffbc <ucdr_init_buffer>
 801069c:	4b1e      	ldr	r3, [pc, #120]	@ (8010718 <uxr_ping_agent_session+0x94>)
 801069e:	2500      	movs	r5, #0
 80106a0:	881b      	ldrh	r3, [r3, #0]
 80106a2:	f8ad 300a 	strh.w	r3, [sp, #10]
 80106a6:	9500      	str	r5, [sp, #0]
 80106a8:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80106ac:	2402      	movs	r4, #2
 80106ae:	7831      	ldrb	r1, [r6, #0]
 80106b0:	f8ad 3008 	strh.w	r3, [sp, #8]
 80106b4:	462a      	mov	r2, r5
 80106b6:	a808      	add	r0, sp, #32
 80106b8:	462b      	mov	r3, r5
 80106ba:	9403      	str	r4, [sp, #12]
 80106bc:	f002 fa96 	bl	8012bec <uxr_serialize_message_header>
 80106c0:	4621      	mov	r1, r4
 80106c2:	462b      	mov	r3, r5
 80106c4:	2208      	movs	r2, #8
 80106c6:	a808      	add	r0, sp, #32
 80106c8:	f002 f896 	bl	80127f8 <uxr_buffer_submessage_header>
 80106cc:	a902      	add	r1, sp, #8
 80106ce:	4604      	mov	r4, r0
 80106d0:	a808      	add	r0, sp, #32
 80106d2:	f003 f96b 	bl	80139ac <uxr_serialize_GET_INFO_Payload>
 80106d6:	b104      	cbz	r4, 80106da <uxr_ping_agent_session+0x56>
 80106d8:	b918      	cbnz	r0, 80106e2 <uxr_ping_agent_session+0x5e>
 80106da:	2000      	movs	r0, #0
 80106dc:	b011      	add	sp, #68	@ 0x44
 80106de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80106e2:	a808      	add	r0, sp, #32
 80106e4:	f7ff fc96 	bl	8010014 <ucdr_buffer_length>
 80106e8:	4681      	mov	r9, r0
 80106ea:	e00d      	b.n	8010708 <uxr_ping_agent_session+0x84>
 80106ec:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80106ee:	e9d3 0400 	ldrd	r0, r4, [r3]
 80106f2:	47a0      	blx	r4
 80106f4:	4641      	mov	r1, r8
 80106f6:	4604      	mov	r4, r0
 80106f8:	4630      	mov	r0, r6
 80106fa:	f000 ff4d 	bl	8011598 <uxr_run_session_until_pong>
 80106fe:	ea04 0c00 	and.w	ip, r4, r0
 8010702:	f01c 00ff 	ands.w	r0, ip, #255	@ 0xff
 8010706:	d1e9      	bne.n	80106dc <uxr_ping_agent_session+0x58>
 8010708:	42af      	cmp	r7, r5
 801070a:	464a      	mov	r2, r9
 801070c:	a904      	add	r1, sp, #16
 801070e:	f105 0501 	add.w	r5, r5, #1
 8010712:	d1eb      	bne.n	80106ec <uxr_ping_agent_session+0x68>
 8010714:	e7e1      	b.n	80106da <uxr_ping_agent_session+0x56>
 8010716:	bf00      	nop
 8010718:	0801998c 	.word	0x0801998c

0801071c <uxr_ping_agent_attempts>:
 801071c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010720:	ed2d 8b02 	vpush	{d8}
 8010724:	b0d1      	sub	sp, #324	@ 0x144
 8010726:	4606      	mov	r6, r0
 8010728:	4688      	mov	r8, r1
 801072a:	a80e      	add	r0, sp, #56	@ 0x38
 801072c:	a90a      	add	r1, sp, #40	@ 0x28
 801072e:	4615      	mov	r5, r2
 8010730:	2210      	movs	r2, #16
 8010732:	f7ff fc43 	bl	800ffbc <ucdr_init_buffer>
 8010736:	4b54      	ldr	r3, [pc, #336]	@ (8010888 <uxr_ping_agent_attempts+0x16c>)
 8010738:	881b      	ldrh	r3, [r3, #0]
 801073a:	f8ad 307a 	strh.w	r3, [sp, #122]	@ 0x7a
 801073e:	2300      	movs	r3, #0
 8010740:	2402      	movs	r4, #2
 8010742:	461a      	mov	r2, r3
 8010744:	9300      	str	r3, [sp, #0]
 8010746:	2180      	movs	r1, #128	@ 0x80
 8010748:	a80e      	add	r0, sp, #56	@ 0x38
 801074a:	f44f 6720 	mov.w	r7, #2560	@ 0xa00
 801074e:	941f      	str	r4, [sp, #124]	@ 0x7c
 8010750:	f8ad 7078 	strh.w	r7, [sp, #120]	@ 0x78
 8010754:	f002 fa4a 	bl	8012bec <uxr_serialize_message_header>
 8010758:	4621      	mov	r1, r4
 801075a:	2300      	movs	r3, #0
 801075c:	2208      	movs	r2, #8
 801075e:	a80e      	add	r0, sp, #56	@ 0x38
 8010760:	f002 f84a 	bl	80127f8 <uxr_buffer_submessage_header>
 8010764:	a91e      	add	r1, sp, #120	@ 0x78
 8010766:	4604      	mov	r4, r0
 8010768:	a80e      	add	r0, sp, #56	@ 0x38
 801076a:	f003 f91f 	bl	80139ac <uxr_serialize_GET_INFO_Payload>
 801076e:	b104      	cbz	r4, 8010772 <uxr_ping_agent_attempts+0x56>
 8010770:	b938      	cbnz	r0, 8010782 <uxr_ping_agent_attempts+0x66>
 8010772:	f04f 0b00 	mov.w	fp, #0
 8010776:	4658      	mov	r0, fp
 8010778:	b051      	add	sp, #324	@ 0x144
 801077a:	ecbd 8b02 	vpop	{d8}
 801077e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010782:	a80e      	add	r0, sp, #56	@ 0x38
 8010784:	f7ff fc46 	bl	8010014 <ucdr_buffer_length>
 8010788:	1c6b      	adds	r3, r5, #1
 801078a:	ee08 0a10 	vmov	s16, r0
 801078e:	9303      	str	r3, [sp, #12]
 8010790:	f04f 0901 	mov.w	r9, #1
 8010794:	9b03      	ldr	r3, [sp, #12]
 8010796:	454b      	cmp	r3, r9
 8010798:	d0eb      	beq.n	8010772 <uxr_ping_agent_attempts+0x56>
 801079a:	e9d6 0300 	ldrd	r0, r3, [r6]
 801079e:	ee18 2a10 	vmov	r2, s16
 80107a2:	a90a      	add	r1, sp, #40	@ 0x28
 80107a4:	4798      	blx	r3
 80107a6:	f002 f86d 	bl	8012884 <uxr_millis>
 80107aa:	4645      	mov	r5, r8
 80107ac:	4604      	mov	r4, r0
 80107ae:	f04f 0a00 	mov.w	sl, #0
 80107b2:	68b7      	ldr	r7, [r6, #8]
 80107b4:	6830      	ldr	r0, [r6, #0]
 80107b6:	f8cd a018 	str.w	sl, [sp, #24]
 80107ba:	4643      	mov	r3, r8
 80107bc:	aa07      	add	r2, sp, #28
 80107be:	a906      	add	r1, sp, #24
 80107c0:	47b8      	blx	r7
 80107c2:	4607      	mov	r7, r0
 80107c4:	b958      	cbnz	r0, 80107de <uxr_ping_agent_attempts+0xc2>
 80107c6:	f002 f85d 	bl	8012884 <uxr_millis>
 80107ca:	1b00      	subs	r0, r0, r4
 80107cc:	1a2d      	subs	r5, r5, r0
 80107ce:	f002 f859 	bl	8012884 <uxr_millis>
 80107d2:	2d00      	cmp	r5, #0
 80107d4:	4604      	mov	r4, r0
 80107d6:	dcec      	bgt.n	80107b2 <uxr_ping_agent_attempts+0x96>
 80107d8:	f109 0901 	add.w	r9, r9, #1
 80107dc:	e7da      	b.n	8010794 <uxr_ping_agent_attempts+0x78>
 80107de:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 80107e2:	a816      	add	r0, sp, #88	@ 0x58
 80107e4:	f7ff fbea 	bl	800ffbc <ucdr_init_buffer>
 80107e8:	ab05      	add	r3, sp, #20
 80107ea:	f10d 0211 	add.w	r2, sp, #17
 80107ee:	a916      	add	r1, sp, #88	@ 0x58
 80107f0:	a808      	add	r0, sp, #32
 80107f2:	e9cd aa08 	strd	sl, sl, [sp, #32]
 80107f6:	f001 f9bb 	bl	8011b70 <uxr_read_session_header>
 80107fa:	22c8      	movs	r2, #200	@ 0xc8
 80107fc:	2100      	movs	r1, #0
 80107fe:	a81e      	add	r0, sp, #120	@ 0x78
 8010800:	f008 f84c 	bl	801889c <memset>
 8010804:	a816      	add	r0, sp, #88	@ 0x58
 8010806:	f7ff fc09 	bl	801001c <ucdr_buffer_remaining>
 801080a:	2804      	cmp	r0, #4
 801080c:	d814      	bhi.n	8010838 <uxr_ping_agent_attempts+0x11c>
 801080e:	f89d b12d 	ldrb.w	fp, [sp, #301]	@ 0x12d
 8010812:	f002 f837 	bl	8012884 <uxr_millis>
 8010816:	1b00      	subs	r0, r0, r4
 8010818:	1a2d      	subs	r5, r5, r0
 801081a:	f002 f833 	bl	8012884 <uxr_millis>
 801081e:	2d00      	cmp	r5, #0
 8010820:	4604      	mov	r4, r0
 8010822:	dd2a      	ble.n	801087a <uxr_ping_agent_attempts+0x15e>
 8010824:	f1bb 0f00 	cmp.w	fp, #0
 8010828:	d0c3      	beq.n	80107b2 <uxr_ping_agent_attempts+0x96>
 801082a:	46bb      	mov	fp, r7
 801082c:	4658      	mov	r0, fp
 801082e:	b051      	add	sp, #324	@ 0x144
 8010830:	ecbd 8b02 	vpop	{d8}
 8010834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010838:	f10d 0316 	add.w	r3, sp, #22
 801083c:	f10d 0213 	add.w	r2, sp, #19
 8010840:	f10d 0112 	add.w	r1, sp, #18
 8010844:	a816      	add	r0, sp, #88	@ 0x58
 8010846:	f88d a012 	strb.w	sl, [sp, #18]
 801084a:	f8ad a016 	strh.w	sl, [sp, #22]
 801084e:	f88d a013 	strb.w	sl, [sp, #19]
 8010852:	f002 fa1d 	bl	8012c90 <uxr_deserialize_submessage_header>
 8010856:	a816      	add	r0, sp, #88	@ 0x58
 8010858:	f7ff fbe0 	bl	801001c <ucdr_buffer_remaining>
 801085c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
 8010860:	4298      	cmp	r0, r3
 8010862:	d3d4      	bcc.n	801080e <uxr_ping_agent_attempts+0xf2>
 8010864:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8010868:	2b06      	cmp	r3, #6
 801086a:	d1d0      	bne.n	801080e <uxr_ping_agent_attempts+0xf2>
 801086c:	a916      	add	r1, sp, #88	@ 0x58
 801086e:	a81e      	add	r0, sp, #120	@ 0x78
 8010870:	f88d a12d 	strb.w	sl, [sp, #301]	@ 0x12d
 8010874:	f000 face 	bl	8010e14 <read_submessage_info>
 8010878:	e7c9      	b.n	801080e <uxr_ping_agent_attempts+0xf2>
 801087a:	f1bb 0f00 	cmp.w	fp, #0
 801087e:	d1d4      	bne.n	801082a <uxr_ping_agent_attempts+0x10e>
 8010880:	f109 0901 	add.w	r9, r9, #1
 8010884:	e786      	b.n	8010794 <uxr_ping_agent_attempts+0x78>
 8010886:	bf00      	nop
 8010888:	0801998c 	.word	0x0801998c

0801088c <uxr_buffer_request_data>:
 801088c:	b530      	push	{r4, r5, lr}
 801088e:	b095      	sub	sp, #84	@ 0x54
 8010890:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8010894:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 8010896:	9303      	str	r3, [sp, #12]
 8010898:	2200      	movs	r2, #0
 801089a:	2d00      	cmp	r5, #0
 801089c:	bf14      	ite	ne
 801089e:	2101      	movne	r1, #1
 80108a0:	4611      	moveq	r1, r2
 80108a2:	4604      	mov	r4, r0
 80108a4:	f88d 301c 	strb.w	r3, [sp, #28]
 80108a8:	f88d 201d 	strb.w	r2, [sp, #29]
 80108ac:	f88d 201e 	strb.w	r2, [sp, #30]
 80108b0:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 80108b4:	d021      	beq.n	80108fa <uxr_buffer_request_data+0x6e>
 80108b6:	682a      	ldr	r2, [r5, #0]
 80108b8:	686b      	ldr	r3, [r5, #4]
 80108ba:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 80108be:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 80108c2:	2210      	movs	r2, #16
 80108c4:	2308      	movs	r3, #8
 80108c6:	2100      	movs	r1, #0
 80108c8:	e9cd 3100 	strd	r3, r1, [sp]
 80108cc:	4620      	mov	r0, r4
 80108ce:	9905      	ldr	r1, [sp, #20]
 80108d0:	ab0c      	add	r3, sp, #48	@ 0x30
 80108d2:	f001 f861 	bl	8011998 <uxr_prepare_stream_to_write_submessage>
 80108d6:	b918      	cbnz	r0, 80108e0 <uxr_buffer_request_data+0x54>
 80108d8:	4604      	mov	r4, r0
 80108da:	4620      	mov	r0, r4
 80108dc:	b015      	add	sp, #84	@ 0x54
 80108de:	bd30      	pop	{r4, r5, pc}
 80108e0:	9904      	ldr	r1, [sp, #16]
 80108e2:	aa06      	add	r2, sp, #24
 80108e4:	4620      	mov	r0, r4
 80108e6:	f001 f98d 	bl	8011c04 <uxr_init_base_object_request>
 80108ea:	a906      	add	r1, sp, #24
 80108ec:	4604      	mov	r4, r0
 80108ee:	a80c      	add	r0, sp, #48	@ 0x30
 80108f0:	f003 f92e 	bl	8013b50 <uxr_serialize_READ_DATA_Payload>
 80108f4:	4620      	mov	r0, r4
 80108f6:	b015      	add	sp, #84	@ 0x54
 80108f8:	bd30      	pop	{r4, r5, pc}
 80108fa:	2208      	movs	r2, #8
 80108fc:	e7e2      	b.n	80108c4 <uxr_buffer_request_data+0x38>
 80108fe:	bf00      	nop

08010900 <uxr_buffer_cancel_data>:
 8010900:	b510      	push	{r4, lr}
 8010902:	b094      	sub	sp, #80	@ 0x50
 8010904:	2300      	movs	r3, #0
 8010906:	9202      	str	r2, [sp, #8]
 8010908:	9205      	str	r2, [sp, #20]
 801090a:	9301      	str	r3, [sp, #4]
 801090c:	2201      	movs	r2, #1
 801090e:	f8ad 301c 	strh.w	r3, [sp, #28]
 8010912:	f88d 301e 	strb.w	r3, [sp, #30]
 8010916:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 801091a:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 801091e:	2308      	movs	r3, #8
 8010920:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 8010924:	9300      	str	r3, [sp, #0]
 8010926:	2210      	movs	r2, #16
 8010928:	ab0c      	add	r3, sp, #48	@ 0x30
 801092a:	4604      	mov	r4, r0
 801092c:	9103      	str	r1, [sp, #12]
 801092e:	f001 f833 	bl	8011998 <uxr_prepare_stream_to_write_submessage>
 8010932:	b918      	cbnz	r0, 801093c <uxr_buffer_cancel_data+0x3c>
 8010934:	4604      	mov	r4, r0
 8010936:	4620      	mov	r0, r4
 8010938:	b014      	add	sp, #80	@ 0x50
 801093a:	bd10      	pop	{r4, pc}
 801093c:	9905      	ldr	r1, [sp, #20]
 801093e:	aa06      	add	r2, sp, #24
 8010940:	4620      	mov	r0, r4
 8010942:	f001 f95f 	bl	8011c04 <uxr_init_base_object_request>
 8010946:	a906      	add	r1, sp, #24
 8010948:	4604      	mov	r4, r0
 801094a:	a80c      	add	r0, sp, #48	@ 0x30
 801094c:	f003 f900 	bl	8013b50 <uxr_serialize_READ_DATA_Payload>
 8010950:	4620      	mov	r0, r4
 8010952:	b014      	add	sp, #80	@ 0x50
 8010954:	bd10      	pop	{r4, pc}
 8010956:	bf00      	nop

08010958 <read_submessage_format>:
 8010958:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801095c:	b095      	sub	sp, #84	@ 0x54
 801095e:	f8bd 6078 	ldrh.w	r6, [sp, #120]	@ 0x78
 8010962:	b113      	cbz	r3, 801096a <read_submessage_format+0x12>
 8010964:	b015      	add	sp, #84	@ 0x54
 8010966:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801096a:	460c      	mov	r4, r1
 801096c:	4615      	mov	r5, r2
 801096e:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8010972:	4607      	mov	r7, r0
 8010974:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8010976:	9004      	str	r0, [sp, #16]
 8010978:	981d      	ldr	r0, [sp, #116]	@ 0x74
 801097a:	9005      	str	r0, [sp, #20]
 801097c:	1a52      	subs	r2, r2, r1
 801097e:	a80c      	add	r0, sp, #48	@ 0x30
 8010980:	4699      	mov	r9, r3
 8010982:	f89d 8076 	ldrb.w	r8, [sp, #118]	@ 0x76
 8010986:	f7ff fb19 	bl	800ffbc <ucdr_init_buffer>
 801098a:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801098e:	a80c      	add	r0, sp, #48	@ 0x30
 8010990:	f7ff fae8 	bl	800ff64 <ucdr_set_on_full_buffer_callback>
 8010994:	69e2      	ldr	r2, [r4, #28]
 8010996:	b19a      	cbz	r2, 80109c0 <read_submessage_format+0x68>
 8010998:	f1b8 0f07 	cmp.w	r8, #7
 801099c:	f882 9014 	strb.w	r9, [r2, #20]
 80109a0:	d040      	beq.n	8010a24 <read_submessage_format+0xcc>
 80109a2:	f1b8 0f08 	cmp.w	r8, #8
 80109a6:	d02e      	beq.n	8010a06 <read_submessage_format+0xae>
 80109a8:	f1b8 0f06 	cmp.w	r8, #6
 80109ac:	d011      	beq.n	80109d2 <read_submessage_format+0x7a>
 80109ae:	2301      	movs	r3, #1
 80109b0:	7513      	strb	r3, [r2, #20]
 80109b2:	4629      	mov	r1, r5
 80109b4:	4620      	mov	r0, r4
 80109b6:	f7ff fb51 	bl	801005c <ucdr_advance_buffer>
 80109ba:	b015      	add	sp, #84	@ 0x54
 80109bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80109c0:	f1b8 0f07 	cmp.w	r8, #7
 80109c4:	d02e      	beq.n	8010a24 <read_submessage_format+0xcc>
 80109c6:	f1b8 0f08 	cmp.w	r8, #8
 80109ca:	d01c      	beq.n	8010a06 <read_submessage_format+0xae>
 80109cc:	f1b8 0f06 	cmp.w	r8, #6
 80109d0:	d1ef      	bne.n	80109b2 <read_submessage_format+0x5a>
 80109d2:	f8d7 8088 	ldr.w	r8, [r7, #136]	@ 0x88
 80109d6:	f1b8 0f00 	cmp.w	r8, #0
 80109da:	d011      	beq.n	8010a00 <read_submessage_format+0xa8>
 80109dc:	ab0c      	add	r3, sp, #48	@ 0x30
 80109de:	e9cd 3500 	strd	r3, r5, [sp]
 80109e2:	2306      	movs	r3, #6
 80109e4:	f88d 3016 	strb.w	r3, [sp, #22]
 80109e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80109ec:	9302      	str	r3, [sp, #8]
 80109ee:	4632      	mov	r2, r6
 80109f0:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 80109f4:	4638      	mov	r0, r7
 80109f6:	47c0      	blx	r8
 80109f8:	2301      	movs	r3, #1
 80109fa:	69e2      	ldr	r2, [r4, #28]
 80109fc:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8010a00:	2a00      	cmp	r2, #0
 8010a02:	d1d4      	bne.n	80109ae <read_submessage_format+0x56>
 8010a04:	e7d5      	b.n	80109b2 <read_submessage_format+0x5a>
 8010a06:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d0f8      	beq.n	8010a00 <read_submessage_format+0xa8>
 8010a0e:	a906      	add	r1, sp, #24
 8010a10:	a80c      	add	r0, sp, #48	@ 0x30
 8010a12:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 8010a16:	f003 f961 	bl	8013cdc <uxr_deserialize_SampleIdentity>
 8010a1a:	b9a0      	cbnz	r0, 8010a46 <read_submessage_format+0xee>
 8010a1c:	69e2      	ldr	r2, [r4, #28]
 8010a1e:	2a00      	cmp	r2, #0
 8010a20:	d1c5      	bne.n	80109ae <read_submessage_format+0x56>
 8010a22:	e7c6      	b.n	80109b2 <read_submessage_format+0x5a>
 8010a24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010a28:	b13b      	cbz	r3, 8010a3a <read_submessage_format+0xe2>
 8010a2a:	a906      	add	r1, sp, #24
 8010a2c:	a80c      	add	r0, sp, #48	@ 0x30
 8010a2e:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 8010a32:	f002 fe13 	bl	801365c <uxr_deserialize_BaseObjectRequest>
 8010a36:	bb60      	cbnz	r0, 8010a92 <read_submessage_format+0x13a>
 8010a38:	69e2      	ldr	r2, [r4, #28]
 8010a3a:	68a3      	ldr	r3, [r4, #8]
 8010a3c:	442b      	add	r3, r5
 8010a3e:	60a3      	str	r3, [r4, #8]
 8010a40:	2a00      	cmp	r2, #0
 8010a42:	d1b4      	bne.n	80109ae <read_submessage_format+0x56>
 8010a44:	e7b5      	b.n	80109b2 <read_submessage_format+0x5a>
 8010a46:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 8010a4a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010a4c:	1a52      	subs	r2, r2, r1
 8010a4e:	eba8 0803 	sub.w	r8, r8, r3
 8010a52:	a80c      	add	r0, sp, #48	@ 0x30
 8010a54:	f7ff fab2 	bl	800ffbc <ucdr_init_buffer>
 8010a58:	44a8      	add	r8, r5
 8010a5a:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8010a5e:	a80c      	add	r0, sp, #48	@ 0x30
 8010a60:	f7ff fa80 	bl	800ff64 <ucdr_set_on_full_buffer_callback>
 8010a64:	fa1f f888 	uxth.w	r8, r8
 8010a68:	ab0c      	add	r3, sp, #48	@ 0x30
 8010a6a:	9300      	str	r3, [sp, #0]
 8010a6c:	f8cd 8004 	str.w	r8, [sp, #4]
 8010a70:	2108      	movs	r1, #8
 8010a72:	f88d 1016 	strb.w	r1, [sp, #22]
 8010a76:	f8d7 10a8 	ldr.w	r1, [r7, #168]	@ 0xa8
 8010a7a:	9102      	str	r1, [sp, #8]
 8010a7c:	ab06      	add	r3, sp, #24
 8010a7e:	4632      	mov	r2, r6
 8010a80:	9905      	ldr	r1, [sp, #20]
 8010a82:	f8d7 60a4 	ldr.w	r6, [r7, #164]	@ 0xa4
 8010a86:	4638      	mov	r0, r7
 8010a88:	47b0      	blx	r6
 8010a8a:	2301      	movs	r3, #1
 8010a8c:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8010a90:	e7c4      	b.n	8010a1c <read_submessage_format+0xc4>
 8010a92:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 8010a96:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010a98:	1a52      	subs	r2, r2, r1
 8010a9a:	a80c      	add	r0, sp, #48	@ 0x30
 8010a9c:	eba8 0803 	sub.w	r8, r8, r3
 8010aa0:	f7ff fa8c 	bl	800ffbc <ucdr_init_buffer>
 8010aa4:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8010aa8:	a80c      	add	r0, sp, #48	@ 0x30
 8010aaa:	f7ff fa5b 	bl	800ff64 <ucdr_set_on_full_buffer_callback>
 8010aae:	ab0c      	add	r3, sp, #48	@ 0x30
 8010ab0:	9300      	str	r3, [sp, #0]
 8010ab2:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8010ab6:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8010aba:	44a8      	add	r8, r5
 8010abc:	fa1f f888 	uxth.w	r8, r8
 8010ac0:	f8cd 8004 	str.w	r8, [sp, #4]
 8010ac4:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8010ac8:	2107      	movs	r1, #7
 8010aca:	f88d 1016 	strb.w	r1, [sp, #22]
 8010ace:	f8d7 10b0 	ldr.w	r1, [r7, #176]	@ 0xb0
 8010ad2:	9102      	str	r1, [sp, #8]
 8010ad4:	4632      	mov	r2, r6
 8010ad6:	b29b      	uxth	r3, r3
 8010ad8:	f8d7 60ac 	ldr.w	r6, [r7, #172]	@ 0xac
 8010adc:	9905      	ldr	r1, [sp, #20]
 8010ade:	4638      	mov	r0, r7
 8010ae0:	47b0      	blx	r6
 8010ae2:	2301      	movs	r3, #1
 8010ae4:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 8010ae8:	e7a6      	b.n	8010a38 <read_submessage_format+0xe0>
 8010aea:	bf00      	nop

08010aec <on_get_fragmentation_info>:
 8010aec:	b500      	push	{lr}
 8010aee:	b08b      	sub	sp, #44	@ 0x2c
 8010af0:	4601      	mov	r1, r0
 8010af2:	2204      	movs	r2, #4
 8010af4:	a802      	add	r0, sp, #8
 8010af6:	f7ff fa61 	bl	800ffbc <ucdr_init_buffer>
 8010afa:	f10d 0305 	add.w	r3, sp, #5
 8010afe:	f10d 0206 	add.w	r2, sp, #6
 8010b02:	a901      	add	r1, sp, #4
 8010b04:	a802      	add	r0, sp, #8
 8010b06:	f001 fe91 	bl	801282c <uxr_read_submessage_header>
 8010b0a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8010b0e:	2b0d      	cmp	r3, #13
 8010b10:	d003      	beq.n	8010b1a <on_get_fragmentation_info+0x2e>
 8010b12:	2000      	movs	r0, #0
 8010b14:	b00b      	add	sp, #44	@ 0x2c
 8010b16:	f85d fb04 	ldr.w	pc, [sp], #4
 8010b1a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8010b1e:	f013 0f02 	tst.w	r3, #2
 8010b22:	bf14      	ite	ne
 8010b24:	2002      	movne	r0, #2
 8010b26:	2001      	moveq	r0, #1
 8010b28:	b00b      	add	sp, #44	@ 0x2c
 8010b2a:	f85d fb04 	ldr.w	pc, [sp], #4
 8010b2e:	bf00      	nop

08010b30 <read_submessage_get_info>:
 8010b30:	b570      	push	{r4, r5, r6, lr}
 8010b32:	2500      	movs	r5, #0
 8010b34:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 8010b38:	4604      	mov	r4, r0
 8010b3a:	f44f 7224 	mov.w	r2, #656	@ 0x290
 8010b3e:	460e      	mov	r6, r1
 8010b40:	a810      	add	r0, sp, #64	@ 0x40
 8010b42:	4629      	mov	r1, r5
 8010b44:	e9cd 5503 	strd	r5, r5, [sp, #12]
 8010b48:	f007 fea8 	bl	801889c <memset>
 8010b4c:	a903      	add	r1, sp, #12
 8010b4e:	4630      	mov	r0, r6
 8010b50:	f002 ff40 	bl	80139d4 <uxr_deserialize_GET_INFO_Payload>
 8010b54:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8010b58:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8010b5c:	4620      	mov	r0, r4
 8010b5e:	f001 f849 	bl	8011bf4 <uxr_session_header_offset>
 8010b62:	462b      	mov	r3, r5
 8010b64:	9000      	str	r0, [sp, #0]
 8010b66:	220c      	movs	r2, #12
 8010b68:	a905      	add	r1, sp, #20
 8010b6a:	a808      	add	r0, sp, #32
 8010b6c:	f7ff fa14 	bl	800ff98 <ucdr_init_buffer_origin_offset>
 8010b70:	a910      	add	r1, sp, #64	@ 0x40
 8010b72:	a808      	add	r0, sp, #32
 8010b74:	f002 ffa0 	bl	8013ab8 <uxr_serialize_INFO_Payload>
 8010b78:	9b08      	ldr	r3, [sp, #32]
 8010b7a:	462a      	mov	r2, r5
 8010b7c:	4629      	mov	r1, r5
 8010b7e:	4620      	mov	r0, r4
 8010b80:	f000 ffe2 	bl	8011b48 <uxr_stamp_session_header>
 8010b84:	a808      	add	r0, sp, #32
 8010b86:	f7ff fa45 	bl	8010014 <ucdr_buffer_length>
 8010b8a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010b8c:	4602      	mov	r2, r0
 8010b8e:	a905      	add	r1, sp, #20
 8010b90:	e9d3 0400 	ldrd	r0, r4, [r3]
 8010b94:	47a0      	blx	r4
 8010b96:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 8010b9a:	bd70      	pop	{r4, r5, r6, pc}

08010b9c <write_submessage_acknack.isra.0>:
 8010b9c:	b570      	push	{r4, r5, r6, lr}
 8010b9e:	b092      	sub	sp, #72	@ 0x48
 8010ba0:	4605      	mov	r5, r0
 8010ba2:	460e      	mov	r6, r1
 8010ba4:	4614      	mov	r4, r2
 8010ba6:	f001 f825 	bl	8011bf4 <uxr_session_header_offset>
 8010baa:	a905      	add	r1, sp, #20
 8010bac:	9000      	str	r0, [sp, #0]
 8010bae:	2300      	movs	r3, #0
 8010bb0:	a80a      	add	r0, sp, #40	@ 0x28
 8010bb2:	2211      	movs	r2, #17
 8010bb4:	f7ff f9f0 	bl	800ff98 <ucdr_init_buffer_origin_offset>
 8010bb8:	2218      	movs	r2, #24
 8010bba:	fb02 5404 	mla	r4, r2, r4, r5
 8010bbe:	2300      	movs	r3, #0
 8010bc0:	2205      	movs	r2, #5
 8010bc2:	3450      	adds	r4, #80	@ 0x50
 8010bc4:	210a      	movs	r1, #10
 8010bc6:	a80a      	add	r0, sp, #40	@ 0x28
 8010bc8:	f001 fe16 	bl	80127f8 <uxr_buffer_submessage_header>
 8010bcc:	a903      	add	r1, sp, #12
 8010bce:	4620      	mov	r0, r4
 8010bd0:	f006 fc44 	bl	801745c <uxr_compute_acknack>
 8010bd4:	ba40      	rev16	r0, r0
 8010bd6:	f8ad 000e 	strh.w	r0, [sp, #14]
 8010bda:	a903      	add	r1, sp, #12
 8010bdc:	a80a      	add	r0, sp, #40	@ 0x28
 8010bde:	f88d 6010 	strb.w	r6, [sp, #16]
 8010be2:	f002 ffd9 	bl	8013b98 <uxr_serialize_ACKNACK_Payload>
 8010be6:	2200      	movs	r2, #0
 8010be8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010bea:	4611      	mov	r1, r2
 8010bec:	4628      	mov	r0, r5
 8010bee:	f000 ffab 	bl	8011b48 <uxr_stamp_session_header>
 8010bf2:	a80a      	add	r0, sp, #40	@ 0x28
 8010bf4:	f7ff fa0e 	bl	8010014 <ucdr_buffer_length>
 8010bf8:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8010bfa:	4602      	mov	r2, r0
 8010bfc:	a905      	add	r1, sp, #20
 8010bfe:	e9d3 0400 	ldrd	r0, r4, [r3]
 8010c02:	47a0      	blx	r4
 8010c04:	b012      	add	sp, #72	@ 0x48
 8010c06:	bd70      	pop	{r4, r5, r6, pc}

08010c08 <uxr_init_session>:
 8010c08:	b510      	push	{r4, lr}
 8010c0a:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8010c40 <uxr_init_session+0x38>
 8010c0e:	2300      	movs	r3, #0
 8010c10:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 8010c14:	4604      	mov	r4, r0
 8010c16:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 8010c1a:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 8010c1e:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 8010c22:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 8010c26:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 8010c2a:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 8010c2e:	2181      	movs	r1, #129	@ 0x81
 8010c30:	f000 fef6 	bl	8011a20 <uxr_init_session_info>
 8010c34:	f104 0008 	add.w	r0, r4, #8
 8010c38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010c3c:	f001 bcf8 	b.w	8012630 <uxr_init_stream_storage>
	...

08010c48 <uxr_set_status_callback>:
 8010c48:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 8010c4c:	4770      	bx	lr
 8010c4e:	bf00      	nop

08010c50 <uxr_set_topic_callback>:
 8010c50:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 8010c54:	4770      	bx	lr
 8010c56:	bf00      	nop

08010c58 <uxr_set_request_callback>:
 8010c58:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 8010c5c:	4770      	bx	lr
 8010c5e:	bf00      	nop

08010c60 <uxr_set_reply_callback>:
 8010c60:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 8010c64:	4770      	bx	lr
 8010c66:	bf00      	nop

08010c68 <uxr_create_output_best_effort_stream>:
 8010c68:	b510      	push	{r4, lr}
 8010c6a:	b084      	sub	sp, #16
 8010c6c:	e9cd 2100 	strd	r2, r1, [sp]
 8010c70:	4604      	mov	r4, r0
 8010c72:	f000 ffbf 	bl	8011bf4 <uxr_session_header_offset>
 8010c76:	e9dd 2100 	ldrd	r2, r1, [sp]
 8010c7a:	4603      	mov	r3, r0
 8010c7c:	f104 0008 	add.w	r0, r4, #8
 8010c80:	b004      	add	sp, #16
 8010c82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010c86:	f001 bd1d 	b.w	80126c4 <uxr_add_output_best_effort_buffer>
 8010c8a:	bf00      	nop

08010c8c <uxr_create_output_reliable_stream>:
 8010c8c:	b510      	push	{r4, lr}
 8010c8e:	b088      	sub	sp, #32
 8010c90:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8010c94:	4604      	mov	r4, r0
 8010c96:	9303      	str	r3, [sp, #12]
 8010c98:	f000 ffac 	bl	8011bf4 <uxr_session_header_offset>
 8010c9c:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8010ca0:	9000      	str	r0, [sp, #0]
 8010ca2:	9905      	ldr	r1, [sp, #20]
 8010ca4:	f104 0008 	add.w	r0, r4, #8
 8010ca8:	f001 fd20 	bl	80126ec <uxr_add_output_reliable_buffer>
 8010cac:	2200      	movs	r2, #0
 8010cae:	b2c3      	uxtb	r3, r0
 8010cb0:	f363 0207 	bfi	r2, r3, #0, #8
 8010cb4:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8010cb8:	f363 220f 	bfi	r2, r3, #8, #8
 8010cbc:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8010cc0:	f363 4217 	bfi	r2, r3, #16, #8
 8010cc4:	0e03      	lsrs	r3, r0, #24
 8010cc6:	f363 621f 	bfi	r2, r3, #24, #8
 8010cca:	4610      	mov	r0, r2
 8010ccc:	b008      	add	sp, #32
 8010cce:	bd10      	pop	{r4, pc}

08010cd0 <uxr_create_input_best_effort_stream>:
 8010cd0:	b082      	sub	sp, #8
 8010cd2:	3008      	adds	r0, #8
 8010cd4:	b002      	add	sp, #8
 8010cd6:	f001 bd23 	b.w	8012720 <uxr_add_input_best_effort_buffer>
 8010cda:	bf00      	nop

08010cdc <uxr_create_input_reliable_stream>:
 8010cdc:	b510      	push	{r4, lr}
 8010cde:	b084      	sub	sp, #16
 8010ce0:	4c0b      	ldr	r4, [pc, #44]	@ (8010d10 <uxr_create_input_reliable_stream+0x34>)
 8010ce2:	9400      	str	r4, [sp, #0]
 8010ce4:	3008      	adds	r0, #8
 8010ce6:	f001 fd31 	bl	801274c <uxr_add_input_reliable_buffer>
 8010cea:	2200      	movs	r2, #0
 8010cec:	b2c3      	uxtb	r3, r0
 8010cee:	f363 0207 	bfi	r2, r3, #0, #8
 8010cf2:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8010cf6:	f363 220f 	bfi	r2, r3, #8, #8
 8010cfa:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8010cfe:	f363 4217 	bfi	r2, r3, #16, #8
 8010d02:	0e03      	lsrs	r3, r0, #24
 8010d04:	f363 621f 	bfi	r2, r3, #24, #8
 8010d08:	4610      	mov	r0, r2
 8010d0a:	b004      	add	sp, #16
 8010d0c:	bd10      	pop	{r4, pc}
 8010d0e:	bf00      	nop
 8010d10:	08010aed 	.word	0x08010aed

08010d14 <uxr_epoch_nanos>:
 8010d14:	b510      	push	{r4, lr}
 8010d16:	4604      	mov	r4, r0
 8010d18:	f001 fdce 	bl	80128b8 <uxr_nanos>
 8010d1c:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 8010d20:	1ac0      	subs	r0, r0, r3
 8010d22:	eb61 0102 	sbc.w	r1, r1, r2
 8010d26:	bd10      	pop	{r4, pc}

08010d28 <uxr_flash_output_streams>:
 8010d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d2c:	7e03      	ldrb	r3, [r0, #24]
 8010d2e:	b084      	sub	sp, #16
 8010d30:	4604      	mov	r4, r0
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d035      	beq.n	8010da2 <uxr_flash_output_streams+0x7a>
 8010d36:	f04f 0900 	mov.w	r9, #0
 8010d3a:	4648      	mov	r0, r9
 8010d3c:	f10d 0802 	add.w	r8, sp, #2
 8010d40:	af03      	add	r7, sp, #12
 8010d42:	ae02      	add	r6, sp, #8
 8010d44:	e006      	b.n	8010d54 <uxr_flash_output_streams+0x2c>
 8010d46:	7e23      	ldrb	r3, [r4, #24]
 8010d48:	f109 0901 	add.w	r9, r9, #1
 8010d4c:	fa5f f089 	uxtb.w	r0, r9
 8010d50:	4283      	cmp	r3, r0
 8010d52:	d926      	bls.n	8010da2 <uxr_flash_output_streams+0x7a>
 8010d54:	2201      	movs	r2, #1
 8010d56:	4611      	mov	r1, r2
 8010d58:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 8010d5c:	f001 fc14 	bl	8012588 <uxr_stream_id>
 8010d60:	3508      	adds	r5, #8
 8010d62:	4684      	mov	ip, r0
 8010d64:	4643      	mov	r3, r8
 8010d66:	463a      	mov	r2, r7
 8010d68:	4631      	mov	r1, r6
 8010d6a:	4628      	mov	r0, r5
 8010d6c:	f8cd c004 	str.w	ip, [sp, #4]
 8010d70:	f006 fbfa 	bl	8017568 <uxr_prepare_best_effort_buffer_to_send>
 8010d74:	2800      	cmp	r0, #0
 8010d76:	d0e6      	beq.n	8010d46 <uxr_flash_output_streams+0x1e>
 8010d78:	9b02      	ldr	r3, [sp, #8]
 8010d7a:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8010d7e:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8010d82:	4620      	mov	r0, r4
 8010d84:	f000 fee0 	bl	8011b48 <uxr_stamp_session_header>
 8010d88:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010d8a:	9a03      	ldr	r2, [sp, #12]
 8010d8c:	685d      	ldr	r5, [r3, #4]
 8010d8e:	6818      	ldr	r0, [r3, #0]
 8010d90:	9902      	ldr	r1, [sp, #8]
 8010d92:	47a8      	blx	r5
 8010d94:	f109 0901 	add.w	r9, r9, #1
 8010d98:	7e23      	ldrb	r3, [r4, #24]
 8010d9a:	fa5f f089 	uxtb.w	r0, r9
 8010d9e:	4283      	cmp	r3, r0
 8010da0:	d8d8      	bhi.n	8010d54 <uxr_flash_output_streams+0x2c>
 8010da2:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8010da6:	b38b      	cbz	r3, 8010e0c <uxr_flash_output_streams+0xe4>
 8010da8:	f04f 0900 	mov.w	r9, #0
 8010dac:	f10d 0802 	add.w	r8, sp, #2
 8010db0:	af03      	add	r7, sp, #12
 8010db2:	ae02      	add	r6, sp, #8
 8010db4:	4648      	mov	r0, r9
 8010db6:	2201      	movs	r2, #1
 8010db8:	2102      	movs	r1, #2
 8010dba:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 8010dbe:	f001 fbe3 	bl	8012588 <uxr_stream_id>
 8010dc2:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8010dc6:	3520      	adds	r5, #32
 8010dc8:	9001      	str	r0, [sp, #4]
 8010dca:	e00d      	b.n	8010de8 <uxr_flash_output_streams+0xc0>
 8010dcc:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8010dd0:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8010dd4:	9b02      	ldr	r3, [sp, #8]
 8010dd6:	f000 feb7 	bl	8011b48 <uxr_stamp_session_header>
 8010dda:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8010ddc:	9a03      	ldr	r2, [sp, #12]
 8010dde:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8010de2:	9902      	ldr	r1, [sp, #8]
 8010de4:	6818      	ldr	r0, [r3, #0]
 8010de6:	47d0      	blx	sl
 8010de8:	4643      	mov	r3, r8
 8010dea:	463a      	mov	r2, r7
 8010dec:	4631      	mov	r1, r6
 8010dee:	4628      	mov	r0, r5
 8010df0:	f006 fdd8 	bl	80179a4 <uxr_prepare_next_reliable_buffer_to_send>
 8010df4:	4603      	mov	r3, r0
 8010df6:	4620      	mov	r0, r4
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d1e7      	bne.n	8010dcc <uxr_flash_output_streams+0xa4>
 8010dfc:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8010e00:	f109 0901 	add.w	r9, r9, #1
 8010e04:	fa5f f089 	uxtb.w	r0, r9
 8010e08:	4283      	cmp	r3, r0
 8010e0a:	d8d4      	bhi.n	8010db6 <uxr_flash_output_streams+0x8e>
 8010e0c:	b004      	add	sp, #16
 8010e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e12:	bf00      	nop

08010e14 <read_submessage_info>:
 8010e14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e18:	460d      	mov	r5, r1
 8010e1a:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 8010e1e:	4669      	mov	r1, sp
 8010e20:	4607      	mov	r7, r0
 8010e22:	4628      	mov	r0, r5
 8010e24:	f002 fcd0 	bl	80137c8 <uxr_deserialize_BaseObjectReply>
 8010e28:	a902      	add	r1, sp, #8
 8010e2a:	4604      	mov	r4, r0
 8010e2c:	4628      	mov	r0, r5
 8010e2e:	f89d 8005 	ldrb.w	r8, [sp, #5]
 8010e32:	f7fe f8ff 	bl	800f034 <ucdr_deserialize_bool>
 8010e36:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8010e3a:	4004      	ands	r4, r0
 8010e3c:	b2e4      	uxtb	r4, r4
 8010e3e:	b95b      	cbnz	r3, 8010e58 <read_submessage_info+0x44>
 8010e40:	a987      	add	r1, sp, #540	@ 0x21c
 8010e42:	4628      	mov	r0, r5
 8010e44:	f7fe f8f6 	bl	800f034 <ucdr_deserialize_bool>
 8010e48:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 8010e4c:	4606      	mov	r6, r0
 8010e4e:	b94b      	cbnz	r3, 8010e64 <read_submessage_info+0x50>
 8010e50:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 8010e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e58:	a903      	add	r1, sp, #12
 8010e5a:	4628      	mov	r0, r5
 8010e5c:	f002 fb5c 	bl	8013518 <uxr_deserialize_ObjectVariant>
 8010e60:	4004      	ands	r4, r0
 8010e62:	e7ed      	b.n	8010e40 <read_submessage_info+0x2c>
 8010e64:	a988      	add	r1, sp, #544	@ 0x220
 8010e66:	4628      	mov	r0, r5
 8010e68:	f7fe f912 	bl	800f090 <ucdr_deserialize_uint8_t>
 8010e6c:	4234      	tst	r4, r6
 8010e6e:	d0ef      	beq.n	8010e50 <read_submessage_info+0x3c>
 8010e70:	2800      	cmp	r0, #0
 8010e72:	d0ed      	beq.n	8010e50 <read_submessage_info+0x3c>
 8010e74:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 8010e78:	2b0d      	cmp	r3, #13
 8010e7a:	d1e9      	bne.n	8010e50 <read_submessage_info+0x3c>
 8010e7c:	a98a      	add	r1, sp, #552	@ 0x228
 8010e7e:	4628      	mov	r0, r5
 8010e80:	f7fe feac 	bl	800fbdc <ucdr_deserialize_int16_t>
 8010e84:	b140      	cbz	r0, 8010e98 <read_submessage_info+0x84>
 8010e86:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	dd07      	ble.n	8010e9e <read_submessage_info+0x8a>
 8010e8e:	f1b8 0f00 	cmp.w	r8, #0
 8010e92:	bf14      	ite	ne
 8010e94:	2001      	movne	r0, #1
 8010e96:	2002      	moveq	r0, #2
 8010e98:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 8010e9c:	e7d8      	b.n	8010e50 <read_submessage_info+0x3c>
 8010e9e:	2000      	movs	r0, #0
 8010ea0:	e7fa      	b.n	8010e98 <read_submessage_info+0x84>
 8010ea2:	bf00      	nop

08010ea4 <read_submessage_list>:
 8010ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ea8:	b097      	sub	sp, #92	@ 0x5c
 8010eaa:	4ec1      	ldr	r6, [pc, #772]	@ (80111b0 <read_submessage_list+0x30c>)
 8010eac:	9209      	str	r2, [sp, #36]	@ 0x24
 8010eae:	4604      	mov	r4, r0
 8010eb0:	460d      	mov	r5, r1
 8010eb2:	f04f 0801 	mov.w	r8, #1
 8010eb6:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 8010eba:	aa0c      	add	r2, sp, #48	@ 0x30
 8010ebc:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 8010ec0:	4628      	mov	r0, r5
 8010ec2:	f001 fcb3 	bl	801282c <uxr_read_submessage_header>
 8010ec6:	2800      	cmp	r0, #0
 8010ec8:	f000 813e 	beq.w	8011148 <read_submessage_list+0x2a4>
 8010ecc:	f89d 302e 	ldrb.w	r3, [sp, #46]	@ 0x2e
 8010ed0:	f89d 2026 	ldrb.w	r2, [sp, #38]	@ 0x26
 8010ed4:	3b02      	subs	r3, #2
 8010ed6:	2b0d      	cmp	r3, #13
 8010ed8:	d8ed      	bhi.n	8010eb6 <read_submessage_list+0x12>
 8010eda:	a101      	add	r1, pc, #4	@ (adr r1, 8010ee0 <read_submessage_list+0x3c>)
 8010edc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010ee0:	0801113f 	.word	0x0801113f
 8010ee4:	08010eb7 	.word	0x08010eb7
 8010ee8:	0801112f 	.word	0x0801112f
 8010eec:	080110cd 	.word	0x080110cd
 8010ef0:	080110c3 	.word	0x080110c3
 8010ef4:	08010eb7 	.word	0x08010eb7
 8010ef8:	08010eb7 	.word	0x08010eb7
 8010efc:	08011023 	.word	0x08011023
 8010f00:	08010fb3 	.word	0x08010fb3
 8010f04:	08010f73 	.word	0x08010f73
 8010f08:	08010eb7 	.word	0x08010eb7
 8010f0c:	08010eb7 	.word	0x08010eb7
 8010f10:	08010eb7 	.word	0x08010eb7
 8010f14:	08010f19 	.word	0x08010f19
 8010f18:	a910      	add	r1, sp, #64	@ 0x40
 8010f1a:	4628      	mov	r0, r5
 8010f1c:	f002 fe8c 	bl	8013c38 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8010f20:	f8d4 9090 	ldr.w	r9, [r4, #144]	@ 0x90
 8010f24:	f1b9 0f00 	cmp.w	r9, #0
 8010f28:	f000 8116 	beq.w	8011158 <read_submessage_list+0x2b4>
 8010f2c:	f001 fcc4 	bl	80128b8 <uxr_nanos>
 8010f30:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8010f32:	4602      	mov	r2, r0
 8010f34:	460b      	mov	r3, r1
 8010f36:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8010f38:	2100      	movs	r1, #0
 8010f3a:	468c      	mov	ip, r1
 8010f3c:	fbc0 7c06 	smlal	r7, ip, r0, r6
 8010f40:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 8010f44:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8010f46:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 8010f48:	468c      	mov	ip, r1
 8010f4a:	fbc0 7c06 	smlal	r7, ip, r0, r6
 8010f4e:	46e2      	mov	sl, ip
 8010f50:	46bc      	mov	ip, r7
 8010f52:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 8010f56:	fbc0 7106 	smlal	r7, r1, r0, r6
 8010f5a:	e9cd ca02 	strd	ip, sl, [sp, #8]
 8010f5e:	e9cd 7100 	strd	r7, r1, [sp]
 8010f62:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8010f66:	9106      	str	r1, [sp, #24]
 8010f68:	4620      	mov	r0, r4
 8010f6a:	47c8      	blx	r9
 8010f6c:	f884 80a0 	strb.w	r8, [r4, #160]	@ 0xa0
 8010f70:	e7a1      	b.n	8010eb6 <read_submessage_list+0x12>
 8010f72:	a910      	add	r1, sp, #64	@ 0x40
 8010f74:	4628      	mov	r0, r5
 8010f76:	f002 fe4d 	bl	8013c14 <uxr_deserialize_HEARTBEAT_Payload>
 8010f7a:	2100      	movs	r1, #0
 8010f7c:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8010f80:	f001 fb2c 	bl	80125dc <uxr_stream_id_from_raw>
 8010f84:	f3c0 2707 	ubfx	r7, r0, #8, #8
 8010f88:	900f      	str	r0, [sp, #60]	@ 0x3c
 8010f8a:	4639      	mov	r1, r7
 8010f8c:	f104 0008 	add.w	r0, r4, #8
 8010f90:	f001 fc12 	bl	80127b8 <uxr_get_input_reliable_stream>
 8010f94:	2800      	cmp	r0, #0
 8010f96:	d08e      	beq.n	8010eb6 <read_submessage_list+0x12>
 8010f98:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 8010f9c:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 8010fa0:	f006 fa50 	bl	8017444 <uxr_process_heartbeat>
 8010fa4:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 8010fa8:	463a      	mov	r2, r7
 8010faa:	4620      	mov	r0, r4
 8010fac:	f7ff fdf6 	bl	8010b9c <write_submessage_acknack.isra.0>
 8010fb0:	e781      	b.n	8010eb6 <read_submessage_list+0x12>
 8010fb2:	a910      	add	r1, sp, #64	@ 0x40
 8010fb4:	4628      	mov	r0, r5
 8010fb6:	f002 fe05 	bl	8013bc4 <uxr_deserialize_ACKNACK_Payload>
 8010fba:	2100      	movs	r1, #0
 8010fbc:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 8010fc0:	f001 fb0c 	bl	80125dc <uxr_stream_id_from_raw>
 8010fc4:	900d      	str	r0, [sp, #52]	@ 0x34
 8010fc6:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8010fca:	f104 0008 	add.w	r0, r4, #8
 8010fce:	f001 fbdf 	bl	8012790 <uxr_get_output_reliable_stream>
 8010fd2:	4607      	mov	r7, r0
 8010fd4:	2800      	cmp	r0, #0
 8010fd6:	f43f af6e 	beq.w	8010eb6 <read_submessage_list+0x12>
 8010fda:	f89d 3042 	ldrb.w	r3, [sp, #66]	@ 0x42
 8010fde:	f89d 1043 	ldrb.w	r1, [sp, #67]	@ 0x43
 8010fe2:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 8010fe6:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 8010fea:	b289      	uxth	r1, r1
 8010fec:	f006 fd84 	bl	8017af8 <uxr_process_acknack>
 8010ff0:	4638      	mov	r0, r7
 8010ff2:	f006 fd41 	bl	8017a78 <uxr_begin_output_nack_buffer_it>
 8010ff6:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 8010ffa:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 8010ffe:	e006      	b.n	801100e <read_submessage_list+0x16a>
 8011000:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011002:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011004:	f8d3 9004 	ldr.w	r9, [r3, #4]
 8011008:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801100a:	6818      	ldr	r0, [r3, #0]
 801100c:	47c8      	blx	r9
 801100e:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 8011012:	aa0f      	add	r2, sp, #60	@ 0x3c
 8011014:	4651      	mov	r1, sl
 8011016:	4638      	mov	r0, r7
 8011018:	f006 fd30 	bl	8017a7c <uxr_next_reliable_nack_buffer_to_send>
 801101c:	2800      	cmp	r0, #0
 801101e:	d1ef      	bne.n	8011000 <read_submessage_list+0x15c>
 8011020:	e749      	b.n	8010eb6 <read_submessage_list+0x12>
 8011022:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 8011026:	f88d 3035 	strb.w	r3, [sp, #53]	@ 0x35
 801102a:	f10d 0a38 	add.w	sl, sp, #56	@ 0x38
 801102e:	f89d 3027 	ldrb.w	r3, [sp, #39]	@ 0x27
 8011032:	f88d 3037 	strb.w	r3, [sp, #55]	@ 0x37
 8011036:	4651      	mov	r1, sl
 8011038:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 801103c:	f8bd 7030 	ldrh.w	r7, [sp, #48]	@ 0x30
 8011040:	f89d 902f 	ldrb.w	r9, [sp, #47]	@ 0x2f
 8011044:	f88d 2036 	strb.w	r2, [sp, #54]	@ 0x36
 8011048:	4628      	mov	r0, r5
 801104a:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 801104e:	f002 fb05 	bl	801365c <uxr_deserialize_BaseObjectRequest>
 8011052:	4650      	mov	r0, sl
 8011054:	a90f      	add	r1, sp, #60	@ 0x3c
 8011056:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 801105a:	f000 fdf1 	bl	8011c40 <uxr_parse_base_object_request>
 801105e:	f8d4 b080 	ldr.w	fp, [r4, #128]	@ 0x80
 8011062:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8011064:	f8bd a032 	ldrh.w	sl, [sp, #50]	@ 0x32
 8011068:	9110      	str	r1, [sp, #64]	@ 0x40
 801106a:	3f04      	subs	r7, #4
 801106c:	f009 090e 	and.w	r9, r9, #14
 8011070:	b2bf      	uxth	r7, r7
 8011072:	f1bb 0f00 	cmp.w	fp, #0
 8011076:	d006      	beq.n	8011086 <read_submessage_list+0x1e2>
 8011078:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 801107c:	9300      	str	r3, [sp, #0]
 801107e:	4652      	mov	r2, sl
 8011080:	2300      	movs	r3, #0
 8011082:	4620      	mov	r0, r4
 8011084:	47d8      	blx	fp
 8011086:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8011088:	b16a      	cbz	r2, 80110a6 <read_submessage_list+0x202>
 801108a:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 801108c:	2100      	movs	r1, #0
 801108e:	3802      	subs	r0, #2
 8011090:	e002      	b.n	8011098 <read_submessage_list+0x1f4>
 8011092:	3101      	adds	r1, #1
 8011094:	4291      	cmp	r1, r2
 8011096:	d006      	beq.n	80110a6 <read_submessage_list+0x202>
 8011098:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 801109c:	4553      	cmp	r3, sl
 801109e:	d1f8      	bne.n	8011092 <read_submessage_list+0x1ee>
 80110a0:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 80110a2:	2200      	movs	r2, #0
 80110a4:	545a      	strb	r2, [r3, r1]
 80110a6:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 80110aa:	9102      	str	r1, [sp, #8]
 80110ac:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80110ae:	9101      	str	r1, [sp, #4]
 80110b0:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80110b2:	9100      	str	r1, [sp, #0]
 80110b4:	464b      	mov	r3, r9
 80110b6:	463a      	mov	r2, r7
 80110b8:	4629      	mov	r1, r5
 80110ba:	4620      	mov	r0, r4
 80110bc:	f7ff fc4c 	bl	8010958 <read_submessage_format>
 80110c0:	e6f9      	b.n	8010eb6 <read_submessage_list+0x12>
 80110c2:	4629      	mov	r1, r5
 80110c4:	4620      	mov	r0, r4
 80110c6:	f7ff fea5 	bl	8010e14 <read_submessage_info>
 80110ca:	e6f4      	b.n	8010eb6 <read_submessage_list+0x12>
 80110cc:	2a00      	cmp	r2, #0
 80110ce:	d03e      	beq.n	801114e <read_submessage_list+0x2aa>
 80110d0:	a910      	add	r1, sp, #64	@ 0x40
 80110d2:	4628      	mov	r0, r5
 80110d4:	f002 fcd2 	bl	8013a7c <uxr_deserialize_STATUS_Payload>
 80110d8:	a90e      	add	r1, sp, #56	@ 0x38
 80110da:	aa0d      	add	r2, sp, #52	@ 0x34
 80110dc:	a810      	add	r0, sp, #64	@ 0x40
 80110de:	f000 fdaf 	bl	8011c40 <uxr_parse_base_object_request>
 80110e2:	f8d4 a080 	ldr.w	sl, [r4, #128]	@ 0x80
 80110e6:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80110e8:	f89d 9044 	ldrb.w	r9, [sp, #68]	@ 0x44
 80110ec:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 80110f0:	910f      	str	r1, [sp, #60]	@ 0x3c
 80110f2:	f1ba 0f00 	cmp.w	sl, #0
 80110f6:	d006      	beq.n	8011106 <read_submessage_list+0x262>
 80110f8:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 80110fc:	9300      	str	r3, [sp, #0]
 80110fe:	463a      	mov	r2, r7
 8011100:	464b      	mov	r3, r9
 8011102:	4620      	mov	r0, r4
 8011104:	47d0      	blx	sl
 8011106:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8011108:	2a00      	cmp	r2, #0
 801110a:	f43f aed4 	beq.w	8010eb6 <read_submessage_list+0x12>
 801110e:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8011110:	2100      	movs	r1, #0
 8011112:	3802      	subs	r0, #2
 8011114:	e003      	b.n	801111e <read_submessage_list+0x27a>
 8011116:	3101      	adds	r1, #1
 8011118:	4291      	cmp	r1, r2
 801111a:	f43f aecc 	beq.w	8010eb6 <read_submessage_list+0x12>
 801111e:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 8011122:	42bb      	cmp	r3, r7
 8011124:	d1f7      	bne.n	8011116 <read_submessage_list+0x272>
 8011126:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8011128:	f803 9001 	strb.w	r9, [r3, r1]
 801112c:	e6c3      	b.n	8010eb6 <read_submessage_list+0x12>
 801112e:	2a00      	cmp	r2, #0
 8011130:	f47f aec1 	bne.w	8010eb6 <read_submessage_list+0x12>
 8011134:	4629      	mov	r1, r5
 8011136:	4620      	mov	r0, r4
 8011138:	f000 fcc8 	bl	8011acc <uxr_read_create_session_status>
 801113c:	e6bb      	b.n	8010eb6 <read_submessage_list+0x12>
 801113e:	4629      	mov	r1, r5
 8011140:	4620      	mov	r0, r4
 8011142:	f7ff fcf5 	bl	8010b30 <read_submessage_get_info>
 8011146:	e6b6      	b.n	8010eb6 <read_submessage_list+0x12>
 8011148:	b017      	add	sp, #92	@ 0x5c
 801114a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801114e:	4629      	mov	r1, r5
 8011150:	4620      	mov	r0, r4
 8011152:	f000 fcc7 	bl	8011ae4 <uxr_read_delete_session_status>
 8011156:	e6ae      	b.n	8010eb6 <read_submessage_list+0x12>
 8011158:	f001 fbae 	bl	80128b8 <uxr_nanos>
 801115c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801115e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8011160:	464f      	mov	r7, r9
 8011162:	fbc3 2706 	smlal	r2, r7, r3, r6
 8011166:	1812      	adds	r2, r2, r0
 8011168:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801116a:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 801116c:	eb47 0101 	adc.w	r1, r7, r1
 8011170:	464f      	mov	r7, r9
 8011172:	fbc3 0706 	smlal	r0, r7, r3, r6
 8011176:	463b      	mov	r3, r7
 8011178:	4684      	mov	ip, r0
 801117a:	e9dd 7010 	ldrd	r7, r0, [sp, #64]	@ 0x40
 801117e:	fbc7 0906 	smlal	r0, r9, r7, r6
 8011182:	eb1c 0c00 	adds.w	ip, ip, r0
 8011186:	464f      	mov	r7, r9
 8011188:	eb43 0307 	adc.w	r3, r3, r7
 801118c:	ebb2 0c0c 	subs.w	ip, r2, ip
 8011190:	eb61 0303 	sbc.w	r3, r1, r3
 8011194:	0fda      	lsrs	r2, r3, #31
 8011196:	eb12 020c 	adds.w	r2, r2, ip
 801119a:	f143 0300 	adc.w	r3, r3, #0
 801119e:	0852      	lsrs	r2, r2, #1
 80111a0:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 80111a4:	105b      	asrs	r3, r3, #1
 80111a6:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 80111aa:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 80111ae:	e6dd      	b.n	8010f6c <read_submessage_list+0xc8>
 80111b0:	3b9aca00 	.word	0x3b9aca00

080111b4 <listen_message_reliably>:
 80111b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80111b8:	1e0b      	subs	r3, r1, #0
 80111ba:	b09d      	sub	sp, #116	@ 0x74
 80111bc:	bfb8      	it	lt
 80111be:	f06f 4300 	mvnlt.w	r3, #2147483648	@ 0x80000000
 80111c2:	4680      	mov	r8, r0
 80111c4:	9305      	str	r3, [sp, #20]
 80111c6:	f001 fb5d 	bl	8012884 <uxr_millis>
 80111ca:	f898 2048 	ldrb.w	r2, [r8, #72]	@ 0x48
 80111ce:	4681      	mov	r9, r0
 80111d0:	2a00      	cmp	r2, #0
 80111d2:	f000 80a1 	beq.w	8011318 <listen_message_reliably+0x164>
 80111d6:	2600      	movs	r6, #0
 80111d8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80111dc:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80111e0:	9303      	str	r3, [sp, #12]
 80111e2:	4630      	mov	r0, r6
 80111e4:	460f      	mov	r7, r1
 80111e6:	e00f      	b.n	8011208 <listen_message_reliably+0x54>
 80111e8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80111ec:	9903      	ldr	r1, [sp, #12]
 80111ee:	455a      	cmp	r2, fp
 80111f0:	f106 0601 	add.w	r6, r6, #1
 80111f4:	eb73 0101 	sbcs.w	r1, r3, r1
 80111f8:	b2f0      	uxtb	r0, r6
 80111fa:	da01      	bge.n	8011200 <listen_message_reliably+0x4c>
 80111fc:	4693      	mov	fp, r2
 80111fe:	9303      	str	r3, [sp, #12]
 8011200:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 8011204:	4283      	cmp	r3, r0
 8011206:	d960      	bls.n	80112ca <listen_message_reliably+0x116>
 8011208:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 801120c:	2102      	movs	r1, #2
 801120e:	2201      	movs	r2, #1
 8011210:	f001 f9ba 	bl	8012588 <uxr_stream_id>
 8011214:	00e4      	lsls	r4, r4, #3
 8011216:	f104 0520 	add.w	r5, r4, #32
 801121a:	4445      	add	r5, r8
 801121c:	4601      	mov	r1, r0
 801121e:	463b      	mov	r3, r7
 8011220:	464a      	mov	r2, r9
 8011222:	4628      	mov	r0, r5
 8011224:	9109      	str	r1, [sp, #36]	@ 0x24
 8011226:	f006 fbfd 	bl	8017a24 <uxr_update_output_stream_heartbeat_timestamp>
 801122a:	eb08 0304 	add.w	r3, r8, r4
 801122e:	2800      	cmp	r0, #0
 8011230:	d0da      	beq.n	80111e8 <listen_message_reliably+0x34>
 8011232:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 8011236:	f89d 5025 	ldrb.w	r5, [sp, #37]	@ 0x25
 801123a:	9304      	str	r3, [sp, #16]
 801123c:	4640      	mov	r0, r8
 801123e:	f000 fcd9 	bl	8011bf4 <uxr_session_header_offset>
 8011242:	3501      	adds	r5, #1
 8011244:	f10d 0a50 	add.w	sl, sp, #80	@ 0x50
 8011248:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 801124c:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 8011250:	2300      	movs	r3, #0
 8011252:	2211      	movs	r2, #17
 8011254:	9000      	str	r0, [sp, #0]
 8011256:	a90c      	add	r1, sp, #48	@ 0x30
 8011258:	4650      	mov	r0, sl
 801125a:	f7fe fe9d 	bl	800ff98 <ucdr_init_buffer_origin_offset>
 801125e:	2300      	movs	r3, #0
 8011260:	2205      	movs	r2, #5
 8011262:	210b      	movs	r1, #11
 8011264:	4650      	mov	r0, sl
 8011266:	f001 fac7 	bl	80127f8 <uxr_buffer_submessage_header>
 801126a:	8968      	ldrh	r0, [r5, #10]
 801126c:	2101      	movs	r1, #1
 801126e:	f006 fc9b 	bl	8017ba8 <uxr_seq_num_add>
 8011272:	892b      	ldrh	r3, [r5, #8]
 8011274:	f8ad 302a 	strh.w	r3, [sp, #42]	@ 0x2a
 8011278:	4602      	mov	r2, r0
 801127a:	9b04      	ldr	r3, [sp, #16]
 801127c:	f8ad 2028 	strh.w	r2, [sp, #40]	@ 0x28
 8011280:	a90a      	add	r1, sp, #40	@ 0x28
 8011282:	4650      	mov	r0, sl
 8011284:	f88d 302c 	strb.w	r3, [sp, #44]	@ 0x2c
 8011288:	f002 fcb0 	bl	8013bec <uxr_serialize_HEARTBEAT_Payload>
 801128c:	2200      	movs	r2, #0
 801128e:	4611      	mov	r1, r2
 8011290:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8011292:	4640      	mov	r0, r8
 8011294:	f000 fc58 	bl	8011b48 <uxr_stamp_session_header>
 8011298:	4650      	mov	r0, sl
 801129a:	f7fe febb 	bl	8010014 <ucdr_buffer_length>
 801129e:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 80112a2:	4602      	mov	r2, r0
 80112a4:	a90c      	add	r1, sp, #48	@ 0x30
 80112a6:	e9d3 0500 	ldrd	r0, r5, [r3]
 80112aa:	4444      	add	r4, r8
 80112ac:	47a8      	blx	r5
 80112ae:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 80112b2:	9903      	ldr	r1, [sp, #12]
 80112b4:	455a      	cmp	r2, fp
 80112b6:	f106 0601 	add.w	r6, r6, #1
 80112ba:	eb73 0101 	sbcs.w	r1, r3, r1
 80112be:	b2f0      	uxtb	r0, r6
 80112c0:	db9c      	blt.n	80111fc <listen_message_reliably+0x48>
 80112c2:	f898 3048 	ldrb.w	r3, [r8, #72]	@ 0x48
 80112c6:	4283      	cmp	r3, r0
 80112c8:	d89e      	bhi.n	8011208 <listen_message_reliably+0x54>
 80112ca:	9a03      	ldr	r2, [sp, #12]
 80112cc:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80112d0:	429a      	cmp	r2, r3
 80112d2:	bf08      	it	eq
 80112d4:	f1bb 3fff 	cmpeq.w	fp, #4294967295	@ 0xffffffff
 80112d8:	d01e      	beq.n	8011318 <listen_message_reliably+0x164>
 80112da:	ebab 0309 	sub.w	r3, fp, r9
 80112de:	9905      	ldr	r1, [sp, #20]
 80112e0:	f8d8 2070 	ldr.w	r2, [r8, #112]	@ 0x70
 80112e4:	2b00      	cmp	r3, #0
 80112e6:	bf08      	it	eq
 80112e8:	2301      	moveq	r3, #1
 80112ea:	4299      	cmp	r1, r3
 80112ec:	bfa8      	it	ge
 80112ee:	4619      	movge	r1, r3
 80112f0:	6894      	ldr	r4, [r2, #8]
 80112f2:	6810      	ldr	r0, [r2, #0]
 80112f4:	4689      	mov	r9, r1
 80112f6:	460b      	mov	r3, r1
 80112f8:	aa08      	add	r2, sp, #32
 80112fa:	a907      	add	r1, sp, #28
 80112fc:	47a0      	blx	r4
 80112fe:	b968      	cbnz	r0, 801131c <listen_message_reliably+0x168>
 8011300:	9b05      	ldr	r3, [sp, #20]
 8011302:	eba3 0309 	sub.w	r3, r3, r9
 8011306:	2b00      	cmp	r3, #0
 8011308:	9305      	str	r3, [sp, #20]
 801130a:	f73f af5c 	bgt.w	80111c6 <listen_message_reliably+0x12>
 801130e:	4604      	mov	r4, r0
 8011310:	4620      	mov	r0, r4
 8011312:	b01d      	add	sp, #116	@ 0x74
 8011314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011318:	9b05      	ldr	r3, [sp, #20]
 801131a:	e7e0      	b.n	80112de <listen_message_reliably+0x12a>
 801131c:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8011320:	4604      	mov	r4, r0
 8011322:	a80c      	add	r0, sp, #48	@ 0x30
 8011324:	f7fe fe4a 	bl	800ffbc <ucdr_init_buffer>
 8011328:	2500      	movs	r5, #0
 801132a:	f10d 031a 	add.w	r3, sp, #26
 801132e:	aa06      	add	r2, sp, #24
 8011330:	a90c      	add	r1, sp, #48	@ 0x30
 8011332:	4640      	mov	r0, r8
 8011334:	f88d 5018 	strb.w	r5, [sp, #24]
 8011338:	f000 fc1a 	bl	8011b70 <uxr_read_session_header>
 801133c:	b918      	cbnz	r0, 8011346 <listen_message_reliably+0x192>
 801133e:	4620      	mov	r0, r4
 8011340:	b01d      	add	sp, #116	@ 0x74
 8011342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011346:	4629      	mov	r1, r5
 8011348:	f89d 0018 	ldrb.w	r0, [sp, #24]
 801134c:	f001 f946 	bl	80125dc <uxr_stream_id_from_raw>
 8011350:	f3c0 4507 	ubfx	r5, r0, #16, #8
 8011354:	2d01      	cmp	r5, #1
 8011356:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 801135a:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 801135e:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8011362:	d04b      	beq.n	80113fc <listen_message_reliably+0x248>
 8011364:	2d02      	cmp	r5, #2
 8011366:	d00f      	beq.n	8011388 <listen_message_reliably+0x1d4>
 8011368:	2d00      	cmp	r5, #0
 801136a:	d1e8      	bne.n	801133e <listen_message_reliably+0x18a>
 801136c:	4629      	mov	r1, r5
 801136e:	4628      	mov	r0, r5
 8011370:	f001 f934 	bl	80125dc <uxr_stream_id_from_raw>
 8011374:	a90c      	add	r1, sp, #48	@ 0x30
 8011376:	4602      	mov	r2, r0
 8011378:	4640      	mov	r0, r8
 801137a:	920a      	str	r2, [sp, #40]	@ 0x28
 801137c:	f7ff fd92 	bl	8010ea4 <read_submessage_list>
 8011380:	4620      	mov	r0, r4
 8011382:	b01d      	add	sp, #116	@ 0x74
 8011384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011388:	4631      	mov	r1, r6
 801138a:	f108 0008 	add.w	r0, r8, #8
 801138e:	f89d 9024 	ldrb.w	r9, [sp, #36]	@ 0x24
 8011392:	f001 fa11 	bl	80127b8 <uxr_get_input_reliable_stream>
 8011396:	4607      	mov	r7, r0
 8011398:	b338      	cbz	r0, 80113ea <listen_message_reliably+0x236>
 801139a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801139c:	9203      	str	r2, [sp, #12]
 801139e:	a80c      	add	r0, sp, #48	@ 0x30
 80113a0:	f7fe fe3c 	bl	801001c <ucdr_buffer_remaining>
 80113a4:	4603      	mov	r3, r0
 80113a6:	f10d 0019 	add.w	r0, sp, #25
 80113aa:	9000      	str	r0, [sp, #0]
 80113ac:	9a03      	ldr	r2, [sp, #12]
 80113ae:	4651      	mov	r1, sl
 80113b0:	4638      	mov	r0, r7
 80113b2:	f005 ff4d 	bl	8017250 <uxr_receive_reliable_message>
 80113b6:	b1c0      	cbz	r0, 80113ea <listen_message_reliably+0x236>
 80113b8:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80113bc:	b393      	cbz	r3, 8011424 <listen_message_reliably+0x270>
 80113be:	ad14      	add	r5, sp, #80	@ 0x50
 80113c0:	f04f 0a02 	mov.w	sl, #2
 80113c4:	e00a      	b.n	80113dc <listen_message_reliably+0x228>
 80113c6:	f88d 9028 	strb.w	r9, [sp, #40]	@ 0x28
 80113ca:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 80113ce:	f88d a02a 	strb.w	sl, [sp, #42]	@ 0x2a
 80113d2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80113d4:	4629      	mov	r1, r5
 80113d6:	4640      	mov	r0, r8
 80113d8:	f7ff fd64 	bl	8010ea4 <read_submessage_list>
 80113dc:	2204      	movs	r2, #4
 80113de:	4629      	mov	r1, r5
 80113e0:	4638      	mov	r0, r7
 80113e2:	f005 ffb5 	bl	8017350 <uxr_next_input_reliable_buffer_available>
 80113e6:	2800      	cmp	r0, #0
 80113e8:	d1ed      	bne.n	80113c6 <listen_message_reliably+0x212>
 80113ea:	4640      	mov	r0, r8
 80113ec:	4632      	mov	r2, r6
 80113ee:	4649      	mov	r1, r9
 80113f0:	f7ff fbd4 	bl	8010b9c <write_submessage_acknack.isra.0>
 80113f4:	4620      	mov	r0, r4
 80113f6:	b01d      	add	sp, #116	@ 0x74
 80113f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113fc:	4631      	mov	r1, r6
 80113fe:	f108 0008 	add.w	r0, r8, #8
 8011402:	f001 f9cf 	bl	80127a4 <uxr_get_input_best_effort_stream>
 8011406:	2800      	cmp	r0, #0
 8011408:	d099      	beq.n	801133e <listen_message_reliably+0x18a>
 801140a:	4651      	mov	r1, sl
 801140c:	f005 fe8c 	bl	8017128 <uxr_receive_best_effort_message>
 8011410:	2800      	cmp	r0, #0
 8011412:	d094      	beq.n	801133e <listen_message_reliably+0x18a>
 8011414:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8011418:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801141a:	a90c      	add	r1, sp, #48	@ 0x30
 801141c:	4640      	mov	r0, r8
 801141e:	f7ff fd41 	bl	8010ea4 <read_submessage_list>
 8011422:	e78c      	b.n	801133e <listen_message_reliably+0x18a>
 8011424:	f88d 502a 	strb.w	r5, [sp, #42]	@ 0x2a
 8011428:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801142a:	a90c      	add	r1, sp, #48	@ 0x30
 801142c:	4640      	mov	r0, r8
 801142e:	f7ff fd39 	bl	8010ea4 <read_submessage_list>
 8011432:	e7c4      	b.n	80113be <listen_message_reliably+0x20a>

08011434 <uxr_run_session_timeout>:
 8011434:	b570      	push	{r4, r5, r6, lr}
 8011436:	4604      	mov	r4, r0
 8011438:	460d      	mov	r5, r1
 801143a:	f001 fa23 	bl	8012884 <uxr_millis>
 801143e:	4606      	mov	r6, r0
 8011440:	4620      	mov	r0, r4
 8011442:	f7ff fc71 	bl	8010d28 <uxr_flash_output_streams>
 8011446:	4629      	mov	r1, r5
 8011448:	4620      	mov	r0, r4
 801144a:	f7ff feb3 	bl	80111b4 <listen_message_reliably>
 801144e:	f001 fa19 	bl	8012884 <uxr_millis>
 8011452:	1b83      	subs	r3, r0, r6
 8011454:	1ae9      	subs	r1, r5, r3
 8011456:	2900      	cmp	r1, #0
 8011458:	dcf6      	bgt.n	8011448 <uxr_run_session_timeout+0x14>
 801145a:	f104 0008 	add.w	r0, r4, #8
 801145e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011462:	f001 b9b3 	b.w	80127cc <uxr_output_streams_confirmed>
 8011466:	bf00      	nop

08011468 <uxr_run_session_until_data>:
 8011468:	b570      	push	{r4, r5, r6, lr}
 801146a:	4604      	mov	r4, r0
 801146c:	460d      	mov	r5, r1
 801146e:	f001 fa09 	bl	8012884 <uxr_millis>
 8011472:	4606      	mov	r6, r0
 8011474:	4620      	mov	r0, r4
 8011476:	f7ff fc57 	bl	8010d28 <uxr_flash_output_streams>
 801147a:	2300      	movs	r3, #0
 801147c:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 8011480:	4629      	mov	r1, r5
 8011482:	e005      	b.n	8011490 <uxr_run_session_until_data+0x28>
 8011484:	f001 f9fe 	bl	8012884 <uxr_millis>
 8011488:	1b83      	subs	r3, r0, r6
 801148a:	1ae9      	subs	r1, r5, r3
 801148c:	2900      	cmp	r1, #0
 801148e:	dd07      	ble.n	80114a0 <uxr_run_session_until_data+0x38>
 8011490:	4620      	mov	r0, r4
 8011492:	f7ff fe8f 	bl	80111b4 <listen_message_reliably>
 8011496:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 801149a:	2800      	cmp	r0, #0
 801149c:	d0f2      	beq.n	8011484 <uxr_run_session_until_data+0x1c>
 801149e:	bd70      	pop	{r4, r5, r6, pc}
 80114a0:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 80114a4:	bd70      	pop	{r4, r5, r6, pc}
 80114a6:	bf00      	nop

080114a8 <uxr_run_session_until_confirm_delivery>:
 80114a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114ac:	4606      	mov	r6, r0
 80114ae:	460d      	mov	r5, r1
 80114b0:	f001 f9e8 	bl	8012884 <uxr_millis>
 80114b4:	4607      	mov	r7, r0
 80114b6:	4630      	mov	r0, r6
 80114b8:	f7ff fc36 	bl	8010d28 <uxr_flash_output_streams>
 80114bc:	2d00      	cmp	r5, #0
 80114be:	f106 0808 	add.w	r8, r6, #8
 80114c2:	bfa8      	it	ge
 80114c4:	462c      	movge	r4, r5
 80114c6:	da07      	bge.n	80114d8 <uxr_run_session_until_confirm_delivery+0x30>
 80114c8:	e00e      	b.n	80114e8 <uxr_run_session_until_confirm_delivery+0x40>
 80114ca:	f7ff fe73 	bl	80111b4 <listen_message_reliably>
 80114ce:	f001 f9d9 	bl	8012884 <uxr_millis>
 80114d2:	1bc3      	subs	r3, r0, r7
 80114d4:	1aec      	subs	r4, r5, r3
 80114d6:	d407      	bmi.n	80114e8 <uxr_run_session_until_confirm_delivery+0x40>
 80114d8:	4640      	mov	r0, r8
 80114da:	f001 f977 	bl	80127cc <uxr_output_streams_confirmed>
 80114de:	4603      	mov	r3, r0
 80114e0:	4621      	mov	r1, r4
 80114e2:	4630      	mov	r0, r6
 80114e4:	2b00      	cmp	r3, #0
 80114e6:	d0f0      	beq.n	80114ca <uxr_run_session_until_confirm_delivery+0x22>
 80114e8:	4640      	mov	r0, r8
 80114ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80114ee:	f001 b96d 	b.w	80127cc <uxr_output_streams_confirmed>
 80114f2:	bf00      	nop

080114f4 <uxr_run_session_until_all_status>:
 80114f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80114f8:	9c08      	ldr	r4, [sp, #32]
 80114fa:	4606      	mov	r6, r0
 80114fc:	460f      	mov	r7, r1
 80114fe:	4691      	mov	r9, r2
 8011500:	461d      	mov	r5, r3
 8011502:	f7ff fc11 	bl	8010d28 <uxr_flash_output_streams>
 8011506:	b124      	cbz	r4, 8011512 <uxr_run_session_until_all_status+0x1e>
 8011508:	4622      	mov	r2, r4
 801150a:	21ff      	movs	r1, #255	@ 0xff
 801150c:	4628      	mov	r0, r5
 801150e:	f007 f9c5 	bl	801889c <memset>
 8011512:	e9c6 951d 	strd	r9, r5, [r6, #116]	@ 0x74
 8011516:	67f4      	str	r4, [r6, #124]	@ 0x7c
 8011518:	f001 f9b4 	bl	8012884 <uxr_millis>
 801151c:	3d01      	subs	r5, #1
 801151e:	f1a9 0902 	sub.w	r9, r9, #2
 8011522:	4680      	mov	r8, r0
 8011524:	4639      	mov	r1, r7
 8011526:	4630      	mov	r0, r6
 8011528:	f7ff fe44 	bl	80111b4 <listen_message_reliably>
 801152c:	f001 f9aa 	bl	8012884 <uxr_millis>
 8011530:	eba0 0008 	sub.w	r0, r0, r8
 8011534:	1a39      	subs	r1, r7, r0
 8011536:	b344      	cbz	r4, 801158a <uxr_run_session_until_all_status+0x96>
 8011538:	4628      	mov	r0, r5
 801153a:	46ac      	mov	ip, r5
 801153c:	2301      	movs	r3, #1
 801153e:	e002      	b.n	8011546 <uxr_run_session_until_all_status+0x52>
 8011540:	42a3      	cmp	r3, r4
 8011542:	d20d      	bcs.n	8011560 <uxr_run_session_until_all_status+0x6c>
 8011544:	3301      	adds	r3, #1
 8011546:	f81c ef01 	ldrb.w	lr, [ip, #1]!
 801154a:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 801154e:	d1f7      	bne.n	8011540 <uxr_run_session_until_all_status+0x4c>
 8011550:	42a3      	cmp	r3, r4
 8011552:	f839 2013 	ldrh.w	r2, [r9, r3, lsl #1]
 8011556:	d213      	bcs.n	8011580 <uxr_run_session_until_all_status+0x8c>
 8011558:	2a00      	cmp	r2, #0
 801155a:	d0f3      	beq.n	8011544 <uxr_run_session_until_all_status+0x50>
 801155c:	2900      	cmp	r1, #0
 801155e:	dce2      	bgt.n	8011526 <uxr_run_session_until_all_status+0x32>
 8011560:	2300      	movs	r3, #0
 8011562:	67f3      	str	r3, [r6, #124]	@ 0x7c
 8011564:	442c      	add	r4, r5
 8011566:	e001      	b.n	801156c <uxr_run_session_until_all_status+0x78>
 8011568:	2b01      	cmp	r3, #1
 801156a:	d812      	bhi.n	8011592 <uxr_run_session_until_all_status+0x9e>
 801156c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8011570:	4284      	cmp	r4, r0
 8011572:	d1f9      	bne.n	8011568 <uxr_run_session_until_all_status+0x74>
 8011574:	2b01      	cmp	r3, #1
 8011576:	bf8c      	ite	hi
 8011578:	2000      	movhi	r0, #0
 801157a:	2001      	movls	r0, #1
 801157c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011580:	2900      	cmp	r1, #0
 8011582:	dded      	ble.n	8011560 <uxr_run_session_until_all_status+0x6c>
 8011584:	2a00      	cmp	r2, #0
 8011586:	d1ce      	bne.n	8011526 <uxr_run_session_until_all_status+0x32>
 8011588:	e7ea      	b.n	8011560 <uxr_run_session_until_all_status+0x6c>
 801158a:	67f4      	str	r4, [r6, #124]	@ 0x7c
 801158c:	2001      	movs	r0, #1
 801158e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011592:	2000      	movs	r0, #0
 8011594:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08011598 <uxr_run_session_until_pong>:
 8011598:	b570      	push	{r4, r5, r6, lr}
 801159a:	4604      	mov	r4, r0
 801159c:	460d      	mov	r5, r1
 801159e:	f001 f971 	bl	8012884 <uxr_millis>
 80115a2:	4606      	mov	r6, r0
 80115a4:	4620      	mov	r0, r4
 80115a6:	f7ff fbbf 	bl	8010d28 <uxr_flash_output_streams>
 80115aa:	2300      	movs	r3, #0
 80115ac:	f884 30b5 	strb.w	r3, [r4, #181]	@ 0xb5
 80115b0:	4629      	mov	r1, r5
 80115b2:	e005      	b.n	80115c0 <uxr_run_session_until_pong+0x28>
 80115b4:	f001 f966 	bl	8012884 <uxr_millis>
 80115b8:	1b83      	subs	r3, r0, r6
 80115ba:	1ae9      	subs	r1, r5, r3
 80115bc:	2900      	cmp	r1, #0
 80115be:	dd0c      	ble.n	80115da <uxr_run_session_until_pong+0x42>
 80115c0:	4620      	mov	r0, r4
 80115c2:	f7ff fdf7 	bl	80111b4 <listen_message_reliably>
 80115c6:	f894 00b5 	ldrb.w	r0, [r4, #181]	@ 0xb5
 80115ca:	2800      	cmp	r0, #0
 80115cc:	d0f2      	beq.n	80115b4 <uxr_run_session_until_pong+0x1c>
 80115ce:	f1a0 0001 	sub.w	r0, r0, #1
 80115d2:	fab0 f080 	clz	r0, r0
 80115d6:	0940      	lsrs	r0, r0, #5
 80115d8:	bd70      	pop	{r4, r5, r6, pc}
 80115da:	f894 00b5 	ldrb.w	r0, [r4, #181]	@ 0xb5
 80115de:	f1a0 0001 	sub.w	r0, r0, #1
 80115e2:	fab0 f080 	clz	r0, r0
 80115e6:	0940      	lsrs	r0, r0, #5
 80115e8:	bd70      	pop	{r4, r5, r6, pc}
 80115ea:	bf00      	nop

080115ec <wait_session_status>:
 80115ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115f0:	4604      	mov	r4, r0
 80115f2:	b09d      	sub	sp, #116	@ 0x74
 80115f4:	20ff      	movs	r0, #255	@ 0xff
 80115f6:	7160      	strb	r0, [r4, #5]
 80115f8:	9303      	str	r3, [sp, #12]
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	f000 80b6 	beq.w	801176c <wait_session_status+0x180>
 8011600:	468a      	mov	sl, r1
 8011602:	4691      	mov	r9, r2
 8011604:	f04f 0b00 	mov.w	fp, #0
 8011608:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801160a:	464a      	mov	r2, r9
 801160c:	e9d3 0500 	ldrd	r0, r5, [r3]
 8011610:	4651      	mov	r1, sl
 8011612:	47a8      	blx	r5
 8011614:	f001 f936 	bl	8012884 <uxr_millis>
 8011618:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801161c:	4605      	mov	r5, r0
 801161e:	e009      	b.n	8011634 <wait_session_status+0x48>
 8011620:	f001 f930 	bl	8012884 <uxr_millis>
 8011624:	1b40      	subs	r0, r0, r5
 8011626:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 801162a:	2b00      	cmp	r3, #0
 801162c:	dd40      	ble.n	80116b0 <wait_session_status+0xc4>
 801162e:	7960      	ldrb	r0, [r4, #5]
 8011630:	28ff      	cmp	r0, #255	@ 0xff
 8011632:	d145      	bne.n	80116c0 <wait_session_status+0xd4>
 8011634:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8011636:	a908      	add	r1, sp, #32
 8011638:	6896      	ldr	r6, [r2, #8]
 801163a:	6810      	ldr	r0, [r2, #0]
 801163c:	aa09      	add	r2, sp, #36	@ 0x24
 801163e:	47b0      	blx	r6
 8011640:	2800      	cmp	r0, #0
 8011642:	d0ed      	beq.n	8011620 <wait_session_status+0x34>
 8011644:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8011648:	a80c      	add	r0, sp, #48	@ 0x30
 801164a:	f7fe fcb7 	bl	800ffbc <ucdr_init_buffer>
 801164e:	2600      	movs	r6, #0
 8011650:	f10d 031e 	add.w	r3, sp, #30
 8011654:	aa07      	add	r2, sp, #28
 8011656:	a90c      	add	r1, sp, #48	@ 0x30
 8011658:	4620      	mov	r0, r4
 801165a:	f88d 601c 	strb.w	r6, [sp, #28]
 801165e:	f000 fa87 	bl	8011b70 <uxr_read_session_header>
 8011662:	2800      	cmp	r0, #0
 8011664:	d0dc      	beq.n	8011620 <wait_session_status+0x34>
 8011666:	4631      	mov	r1, r6
 8011668:	f89d 001c 	ldrb.w	r0, [sp, #28]
 801166c:	f000 ffb6 	bl	80125dc <uxr_stream_id_from_raw>
 8011670:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8011674:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8011678:	9302      	str	r3, [sp, #8]
 801167a:	2f01      	cmp	r7, #1
 801167c:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
 8011680:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8011684:	d05c      	beq.n	8011740 <wait_session_status+0x154>
 8011686:	2f02      	cmp	r7, #2
 8011688:	d020      	beq.n	80116cc <wait_session_status+0xe0>
 801168a:	2f00      	cmp	r7, #0
 801168c:	d1c8      	bne.n	8011620 <wait_session_status+0x34>
 801168e:	4639      	mov	r1, r7
 8011690:	4638      	mov	r0, r7
 8011692:	f000 ffa3 	bl	80125dc <uxr_stream_id_from_raw>
 8011696:	a90c      	add	r1, sp, #48	@ 0x30
 8011698:	4602      	mov	r2, r0
 801169a:	900b      	str	r0, [sp, #44]	@ 0x2c
 801169c:	4620      	mov	r0, r4
 801169e:	f7ff fc01 	bl	8010ea4 <read_submessage_list>
 80116a2:	f001 f8ef 	bl	8012884 <uxr_millis>
 80116a6:	1b40      	subs	r0, r0, r5
 80116a8:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	dcbe      	bgt.n	801162e <wait_session_status+0x42>
 80116b0:	9b03      	ldr	r3, [sp, #12]
 80116b2:	7960      	ldrb	r0, [r4, #5]
 80116b4:	f10b 0b01 	add.w	fp, fp, #1
 80116b8:	455b      	cmp	r3, fp
 80116ba:	d001      	beq.n	80116c0 <wait_session_status+0xd4>
 80116bc:	28ff      	cmp	r0, #255	@ 0xff
 80116be:	d0a3      	beq.n	8011608 <wait_session_status+0x1c>
 80116c0:	38ff      	subs	r0, #255	@ 0xff
 80116c2:	bf18      	it	ne
 80116c4:	2001      	movne	r0, #1
 80116c6:	b01d      	add	sp, #116	@ 0x74
 80116c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116cc:	f89d 3028 	ldrb.w	r3, [sp, #40]	@ 0x28
 80116d0:	9304      	str	r3, [sp, #16]
 80116d2:	4631      	mov	r1, r6
 80116d4:	f104 0008 	add.w	r0, r4, #8
 80116d8:	f001 f86e 	bl	80127b8 <uxr_get_input_reliable_stream>
 80116dc:	4680      	mov	r8, r0
 80116de:	b348      	cbz	r0, 8011734 <wait_session_status+0x148>
 80116e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80116e2:	9205      	str	r2, [sp, #20]
 80116e4:	a80c      	add	r0, sp, #48	@ 0x30
 80116e6:	f7fe fc99 	bl	801001c <ucdr_buffer_remaining>
 80116ea:	4603      	mov	r3, r0
 80116ec:	f10d 001d 	add.w	r0, sp, #29
 80116f0:	9000      	str	r0, [sp, #0]
 80116f2:	9a05      	ldr	r2, [sp, #20]
 80116f4:	9902      	ldr	r1, [sp, #8]
 80116f6:	4640      	mov	r0, r8
 80116f8:	f005 fdaa 	bl	8017250 <uxr_receive_reliable_message>
 80116fc:	b1d0      	cbz	r0, 8011734 <wait_session_status+0x148>
 80116fe:	f89d 301d 	ldrb.w	r3, [sp, #29]
 8011702:	2b00      	cmp	r3, #0
 8011704:	d03a      	beq.n	801177c <wait_session_status+0x190>
 8011706:	9f04      	ldr	r7, [sp, #16]
 8011708:	e00a      	b.n	8011720 <wait_session_status+0x134>
 801170a:	f04f 0302 	mov.w	r3, #2
 801170e:	f88d 702c 	strb.w	r7, [sp, #44]	@ 0x2c
 8011712:	f88d 602d 	strb.w	r6, [sp, #45]	@ 0x2d
 8011716:	f88d 302e 	strb.w	r3, [sp, #46]	@ 0x2e
 801171a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 801171c:	f7ff fbc2 	bl	8010ea4 <read_submessage_list>
 8011720:	a914      	add	r1, sp, #80	@ 0x50
 8011722:	2204      	movs	r2, #4
 8011724:	4640      	mov	r0, r8
 8011726:	f005 fe13 	bl	8017350 <uxr_next_input_reliable_buffer_available>
 801172a:	4603      	mov	r3, r0
 801172c:	a914      	add	r1, sp, #80	@ 0x50
 801172e:	4620      	mov	r0, r4
 8011730:	2b00      	cmp	r3, #0
 8011732:	d1ea      	bne.n	801170a <wait_session_status+0x11e>
 8011734:	9904      	ldr	r1, [sp, #16]
 8011736:	4632      	mov	r2, r6
 8011738:	4620      	mov	r0, r4
 801173a:	f7ff fa2f 	bl	8010b9c <write_submessage_acknack.isra.0>
 801173e:	e76f      	b.n	8011620 <wait_session_status+0x34>
 8011740:	4631      	mov	r1, r6
 8011742:	f104 0008 	add.w	r0, r4, #8
 8011746:	f001 f82d 	bl	80127a4 <uxr_get_input_best_effort_stream>
 801174a:	2800      	cmp	r0, #0
 801174c:	f43f af68 	beq.w	8011620 <wait_session_status+0x34>
 8011750:	9902      	ldr	r1, [sp, #8]
 8011752:	f005 fce9 	bl	8017128 <uxr_receive_best_effort_message>
 8011756:	2800      	cmp	r0, #0
 8011758:	f43f af62 	beq.w	8011620 <wait_session_status+0x34>
 801175c:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 8011760:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8011762:	a90c      	add	r1, sp, #48	@ 0x30
 8011764:	4620      	mov	r0, r4
 8011766:	f7ff fb9d 	bl	8010ea4 <read_submessage_list>
 801176a:	e759      	b.n	8011620 <wait_session_status+0x34>
 801176c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801176e:	e9d3 0400 	ldrd	r0, r4, [r3]
 8011772:	47a0      	blx	r4
 8011774:	2001      	movs	r0, #1
 8011776:	b01d      	add	sp, #116	@ 0x74
 8011778:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801177c:	f88d 702e 	strb.w	r7, [sp, #46]	@ 0x2e
 8011780:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8011782:	a90c      	add	r1, sp, #48	@ 0x30
 8011784:	4620      	mov	r0, r4
 8011786:	f7ff fb8d 	bl	8010ea4 <read_submessage_list>
 801178a:	e7bc      	b.n	8011706 <wait_session_status+0x11a>

0801178c <uxr_delete_session_retries>:
 801178c:	b530      	push	{r4, r5, lr}
 801178e:	b08f      	sub	sp, #60	@ 0x3c
 8011790:	4604      	mov	r4, r0
 8011792:	460d      	mov	r5, r1
 8011794:	f000 fa2e 	bl	8011bf4 <uxr_session_header_offset>
 8011798:	2300      	movs	r3, #0
 801179a:	2210      	movs	r2, #16
 801179c:	9000      	str	r0, [sp, #0]
 801179e:	a902      	add	r1, sp, #8
 80117a0:	a806      	add	r0, sp, #24
 80117a2:	f7fe fbf9 	bl	800ff98 <ucdr_init_buffer_origin_offset>
 80117a6:	a906      	add	r1, sp, #24
 80117a8:	4620      	mov	r0, r4
 80117aa:	f000 f973 	bl	8011a94 <uxr_buffer_delete_session>
 80117ae:	2200      	movs	r2, #0
 80117b0:	4611      	mov	r1, r2
 80117b2:	9b06      	ldr	r3, [sp, #24]
 80117b4:	4620      	mov	r0, r4
 80117b6:	f000 f9c7 	bl	8011b48 <uxr_stamp_session_header>
 80117ba:	a806      	add	r0, sp, #24
 80117bc:	f7fe fc2a 	bl	8010014 <ucdr_buffer_length>
 80117c0:	462b      	mov	r3, r5
 80117c2:	4602      	mov	r2, r0
 80117c4:	a902      	add	r1, sp, #8
 80117c6:	4620      	mov	r0, r4
 80117c8:	f7ff ff10 	bl	80115ec <wait_session_status>
 80117cc:	b118      	cbz	r0, 80117d6 <uxr_delete_session_retries+0x4a>
 80117ce:	7960      	ldrb	r0, [r4, #5]
 80117d0:	fab0 f080 	clz	r0, r0
 80117d4:	0940      	lsrs	r0, r0, #5
 80117d6:	b00f      	add	sp, #60	@ 0x3c
 80117d8:	bd30      	pop	{r4, r5, pc}
 80117da:	bf00      	nop

080117dc <uxr_create_session>:
 80117dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117e0:	f100 0b08 	add.w	fp, r0, #8
 80117e4:	b0ab      	sub	sp, #172	@ 0xac
 80117e6:	4604      	mov	r4, r0
 80117e8:	4658      	mov	r0, fp
 80117ea:	f000 ff2b 	bl	8012644 <uxr_reset_stream_storage>
 80117ee:	4620      	mov	r0, r4
 80117f0:	f000 fa00 	bl	8011bf4 <uxr_session_header_offset>
 80117f4:	2300      	movs	r3, #0
 80117f6:	9000      	str	r0, [sp, #0]
 80117f8:	221c      	movs	r2, #28
 80117fa:	a90b      	add	r1, sp, #44	@ 0x2c
 80117fc:	a812      	add	r0, sp, #72	@ 0x48
 80117fe:	f7fe fbcb 	bl	800ff98 <ucdr_init_buffer_origin_offset>
 8011802:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011804:	8a1a      	ldrh	r2, [r3, #16]
 8011806:	3a04      	subs	r2, #4
 8011808:	b292      	uxth	r2, r2
 801180a:	a912      	add	r1, sp, #72	@ 0x48
 801180c:	4620      	mov	r0, r4
 801180e:	f000 f917 	bl	8011a40 <uxr_buffer_create_session>
 8011812:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8011814:	4620      	mov	r0, r4
 8011816:	f000 f983 	bl	8011b20 <uxr_stamp_create_session_header>
 801181a:	a812      	add	r0, sp, #72	@ 0x48
 801181c:	f7fe fbfa 	bl	8010014 <ucdr_buffer_length>
 8011820:	23ff      	movs	r3, #255	@ 0xff
 8011822:	7163      	strb	r3, [r4, #5]
 8011824:	230a      	movs	r3, #10
 8011826:	46da      	mov	sl, fp
 8011828:	9303      	str	r3, [sp, #12]
 801182a:	4683      	mov	fp, r0
 801182c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801182e:	465a      	mov	r2, fp
 8011830:	e9d3 0500 	ldrd	r0, r5, [r3]
 8011834:	a90b      	add	r1, sp, #44	@ 0x2c
 8011836:	47a8      	blx	r5
 8011838:	f001 f824 	bl	8012884 <uxr_millis>
 801183c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8011840:	4605      	mov	r5, r0
 8011842:	e009      	b.n	8011858 <uxr_create_session+0x7c>
 8011844:	f001 f81e 	bl	8012884 <uxr_millis>
 8011848:	1b40      	subs	r0, r0, r5
 801184a:	f5c0 737a 	rsb	r3, r0, #1000	@ 0x3e8
 801184e:	2b00      	cmp	r3, #0
 8011850:	7962      	ldrb	r2, [r4, #5]
 8011852:	dd38      	ble.n	80118c6 <uxr_create_session+0xea>
 8011854:	2aff      	cmp	r2, #255	@ 0xff
 8011856:	d13c      	bne.n	80118d2 <uxr_create_session+0xf6>
 8011858:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 801185a:	a907      	add	r1, sp, #28
 801185c:	6896      	ldr	r6, [r2, #8]
 801185e:	6810      	ldr	r0, [r2, #0]
 8011860:	aa08      	add	r2, sp, #32
 8011862:	47b0      	blx	r6
 8011864:	2800      	cmp	r0, #0
 8011866:	d0ed      	beq.n	8011844 <uxr_create_session+0x68>
 8011868:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 801186c:	a81a      	add	r0, sp, #104	@ 0x68
 801186e:	f7fe fba5 	bl	800ffbc <ucdr_init_buffer>
 8011872:	2600      	movs	r6, #0
 8011874:	f10d 031a 	add.w	r3, sp, #26
 8011878:	aa06      	add	r2, sp, #24
 801187a:	a91a      	add	r1, sp, #104	@ 0x68
 801187c:	4620      	mov	r0, r4
 801187e:	f88d 6018 	strb.w	r6, [sp, #24]
 8011882:	f000 f975 	bl	8011b70 <uxr_read_session_header>
 8011886:	2800      	cmp	r0, #0
 8011888:	d0dc      	beq.n	8011844 <uxr_create_session+0x68>
 801188a:	4631      	mov	r1, r6
 801188c:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8011890:	f000 fea4 	bl	80125dc <uxr_stream_id_from_raw>
 8011894:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8011898:	2e01      	cmp	r6, #1
 801189a:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 801189e:	f8bd 901a 	ldrh.w	r9, [sp, #26]
 80118a2:	f3c0 2707 	ubfx	r7, r0, #8, #8
 80118a6:	d053      	beq.n	8011950 <uxr_create_session+0x174>
 80118a8:	2e02      	cmp	r6, #2
 80118aa:	d018      	beq.n	80118de <uxr_create_session+0x102>
 80118ac:	2e00      	cmp	r6, #0
 80118ae:	d1c9      	bne.n	8011844 <uxr_create_session+0x68>
 80118b0:	4631      	mov	r1, r6
 80118b2:	4630      	mov	r0, r6
 80118b4:	f000 fe92 	bl	80125dc <uxr_stream_id_from_raw>
 80118b8:	a91a      	add	r1, sp, #104	@ 0x68
 80118ba:	4602      	mov	r2, r0
 80118bc:	900a      	str	r0, [sp, #40]	@ 0x28
 80118be:	4620      	mov	r0, r4
 80118c0:	f7ff faf0 	bl	8010ea4 <read_submessage_list>
 80118c4:	e7be      	b.n	8011844 <uxr_create_session+0x68>
 80118c6:	9b03      	ldr	r3, [sp, #12]
 80118c8:	3b01      	subs	r3, #1
 80118ca:	9303      	str	r3, [sp, #12]
 80118cc:	d001      	beq.n	80118d2 <uxr_create_session+0xf6>
 80118ce:	2aff      	cmp	r2, #255	@ 0xff
 80118d0:	d0ac      	beq.n	801182c <uxr_create_session+0x50>
 80118d2:	2a00      	cmp	r2, #0
 80118d4:	d051      	beq.n	801197a <uxr_create_session+0x19e>
 80118d6:	2000      	movs	r0, #0
 80118d8:	b02b      	add	sp, #172	@ 0xac
 80118da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118de:	f89d 3024 	ldrb.w	r3, [sp, #36]	@ 0x24
 80118e2:	9304      	str	r3, [sp, #16]
 80118e4:	4639      	mov	r1, r7
 80118e6:	4650      	mov	r0, sl
 80118e8:	f000 ff66 	bl	80127b8 <uxr_get_input_reliable_stream>
 80118ec:	4680      	mov	r8, r0
 80118ee:	b348      	cbz	r0, 8011944 <uxr_create_session+0x168>
 80118f0:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80118f2:	9205      	str	r2, [sp, #20]
 80118f4:	a81a      	add	r0, sp, #104	@ 0x68
 80118f6:	f7fe fb91 	bl	801001c <ucdr_buffer_remaining>
 80118fa:	4603      	mov	r3, r0
 80118fc:	f10d 0019 	add.w	r0, sp, #25
 8011900:	9000      	str	r0, [sp, #0]
 8011902:	9a05      	ldr	r2, [sp, #20]
 8011904:	4649      	mov	r1, r9
 8011906:	4640      	mov	r0, r8
 8011908:	f005 fca2 	bl	8017250 <uxr_receive_reliable_message>
 801190c:	b1d0      	cbz	r0, 8011944 <uxr_create_session+0x168>
 801190e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8011912:	2b00      	cmp	r3, #0
 8011914:	d038      	beq.n	8011988 <uxr_create_session+0x1ac>
 8011916:	9e04      	ldr	r6, [sp, #16]
 8011918:	e00a      	b.n	8011930 <uxr_create_session+0x154>
 801191a:	f04f 0302 	mov.w	r3, #2
 801191e:	f88d 6028 	strb.w	r6, [sp, #40]	@ 0x28
 8011922:	f88d 7029 	strb.w	r7, [sp, #41]	@ 0x29
 8011926:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801192a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801192c:	f7ff faba 	bl	8010ea4 <read_submessage_list>
 8011930:	a922      	add	r1, sp, #136	@ 0x88
 8011932:	2204      	movs	r2, #4
 8011934:	4640      	mov	r0, r8
 8011936:	f005 fd0b 	bl	8017350 <uxr_next_input_reliable_buffer_available>
 801193a:	4603      	mov	r3, r0
 801193c:	a922      	add	r1, sp, #136	@ 0x88
 801193e:	4620      	mov	r0, r4
 8011940:	2b00      	cmp	r3, #0
 8011942:	d1ea      	bne.n	801191a <uxr_create_session+0x13e>
 8011944:	9904      	ldr	r1, [sp, #16]
 8011946:	463a      	mov	r2, r7
 8011948:	4620      	mov	r0, r4
 801194a:	f7ff f927 	bl	8010b9c <write_submessage_acknack.isra.0>
 801194e:	e779      	b.n	8011844 <uxr_create_session+0x68>
 8011950:	4639      	mov	r1, r7
 8011952:	4650      	mov	r0, sl
 8011954:	f000 ff26 	bl	80127a4 <uxr_get_input_best_effort_stream>
 8011958:	2800      	cmp	r0, #0
 801195a:	f43f af73 	beq.w	8011844 <uxr_create_session+0x68>
 801195e:	4649      	mov	r1, r9
 8011960:	f005 fbe2 	bl	8017128 <uxr_receive_best_effort_message>
 8011964:	2800      	cmp	r0, #0
 8011966:	f43f af6d 	beq.w	8011844 <uxr_create_session+0x68>
 801196a:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 801196e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011970:	a91a      	add	r1, sp, #104	@ 0x68
 8011972:	4620      	mov	r0, r4
 8011974:	f7ff fa96 	bl	8010ea4 <read_submessage_list>
 8011978:	e764      	b.n	8011844 <uxr_create_session+0x68>
 801197a:	4650      	mov	r0, sl
 801197c:	f000 fe62 	bl	8012644 <uxr_reset_stream_storage>
 8011980:	2001      	movs	r0, #1
 8011982:	b02b      	add	sp, #172	@ 0xac
 8011984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011988:	f88d 602a 	strb.w	r6, [sp, #42]	@ 0x2a
 801198c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801198e:	a91a      	add	r1, sp, #104	@ 0x68
 8011990:	4620      	mov	r0, r4
 8011992:	f7ff fa87 	bl	8010ea4 <read_submessage_list>
 8011996:	e7be      	b.n	8011916 <uxr_create_session+0x13a>

08011998 <uxr_prepare_stream_to_write_submessage>:
 8011998:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801199c:	b082      	sub	sp, #8
 801199e:	4682      	mov	sl, r0
 80119a0:	4610      	mov	r0, r2
 80119a2:	4615      	mov	r5, r2
 80119a4:	461e      	mov	r6, r3
 80119a6:	f89d 7028 	ldrb.w	r7, [sp, #40]	@ 0x28
 80119aa:	f89d 802c 	ldrb.w	r8, [sp, #44]	@ 0x2c
 80119ae:	9101      	str	r1, [sp, #4]
 80119b0:	f3c1 2407 	ubfx	r4, r1, #8, #8
 80119b4:	f000 ff60 	bl	8012878 <uxr_submessage_padding>
 80119b8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80119bc:	f105 0904 	add.w	r9, r5, #4
 80119c0:	2b01      	cmp	r3, #1
 80119c2:	4481      	add	r9, r0
 80119c4:	d01d      	beq.n	8011a02 <uxr_prepare_stream_to_write_submessage+0x6a>
 80119c6:	2b02      	cmp	r3, #2
 80119c8:	d116      	bne.n	80119f8 <uxr_prepare_stream_to_write_submessage+0x60>
 80119ca:	4621      	mov	r1, r4
 80119cc:	f10a 0008 	add.w	r0, sl, #8
 80119d0:	f000 fede 	bl	8012790 <uxr_get_output_reliable_stream>
 80119d4:	4604      	mov	r4, r0
 80119d6:	b158      	cbz	r0, 80119f0 <uxr_prepare_stream_to_write_submessage+0x58>
 80119d8:	4649      	mov	r1, r9
 80119da:	4632      	mov	r2, r6
 80119dc:	f005 fe74 	bl	80176c8 <uxr_prepare_reliable_buffer_to_write>
 80119e0:	4604      	mov	r4, r0
 80119e2:	b12c      	cbz	r4, 80119f0 <uxr_prepare_stream_to_write_submessage+0x58>
 80119e4:	4643      	mov	r3, r8
 80119e6:	b2aa      	uxth	r2, r5
 80119e8:	4639      	mov	r1, r7
 80119ea:	4630      	mov	r0, r6
 80119ec:	f000 ff04 	bl	80127f8 <uxr_buffer_submessage_header>
 80119f0:	4620      	mov	r0, r4
 80119f2:	b002      	add	sp, #8
 80119f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80119f8:	2400      	movs	r4, #0
 80119fa:	4620      	mov	r0, r4
 80119fc:	b002      	add	sp, #8
 80119fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a02:	4621      	mov	r1, r4
 8011a04:	f10a 0008 	add.w	r0, sl, #8
 8011a08:	f000 feba 	bl	8012780 <uxr_get_output_best_effort_stream>
 8011a0c:	4604      	mov	r4, r0
 8011a0e:	2800      	cmp	r0, #0
 8011a10:	d0ee      	beq.n	80119f0 <uxr_prepare_stream_to_write_submessage+0x58>
 8011a12:	4649      	mov	r1, r9
 8011a14:	4632      	mov	r2, r6
 8011a16:	f005 fd87 	bl	8017528 <uxr_prepare_best_effort_buffer_to_write>
 8011a1a:	4604      	mov	r4, r0
 8011a1c:	e7e1      	b.n	80119e2 <uxr_prepare_stream_to_write_submessage+0x4a>
 8011a1e:	bf00      	nop

08011a20 <uxr_init_session_info>:
 8011a20:	0e13      	lsrs	r3, r2, #24
 8011a22:	7043      	strb	r3, [r0, #1]
 8011a24:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8011a28:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8011a2c:	7001      	strb	r1, [r0, #0]
 8011a2e:	70c3      	strb	r3, [r0, #3]
 8011a30:	2109      	movs	r1, #9
 8011a32:	23ff      	movs	r3, #255	@ 0xff
 8011a34:	f880 c002 	strb.w	ip, [r0, #2]
 8011a38:	7102      	strb	r2, [r0, #4]
 8011a3a:	80c1      	strh	r1, [r0, #6]
 8011a3c:	7143      	strb	r3, [r0, #5]
 8011a3e:	4770      	bx	lr

08011a40 <uxr_buffer_create_session>:
 8011a40:	b530      	push	{r4, r5, lr}
 8011a42:	b089      	sub	sp, #36	@ 0x24
 8011a44:	2300      	movs	r3, #0
 8011a46:	4d12      	ldr	r5, [pc, #72]	@ (8011a90 <uxr_buffer_create_session+0x50>)
 8011a48:	9307      	str	r3, [sp, #28]
 8011a4a:	f8ad 201c 	strh.w	r2, [sp, #28]
 8011a4e:	2201      	movs	r2, #1
 8011a50:	9301      	str	r3, [sp, #4]
 8011a52:	80c2      	strh	r2, [r0, #6]
 8011a54:	f88d 2004 	strb.w	r2, [sp, #4]
 8011a58:	682a      	ldr	r2, [r5, #0]
 8011a5a:	9200      	str	r2, [sp, #0]
 8011a5c:	88aa      	ldrh	r2, [r5, #4]
 8011a5e:	f8ad 2006 	strh.w	r2, [sp, #6]
 8011a62:	f8d0 2001 	ldr.w	r2, [r0, #1]
 8011a66:	9202      	str	r2, [sp, #8]
 8011a68:	460c      	mov	r4, r1
 8011a6a:	7802      	ldrb	r2, [r0, #0]
 8011a6c:	9303      	str	r3, [sp, #12]
 8011a6e:	4619      	mov	r1, r3
 8011a70:	f88d 200c 	strb.w	r2, [sp, #12]
 8011a74:	4620      	mov	r0, r4
 8011a76:	2210      	movs	r2, #16
 8011a78:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8011a7c:	9306      	str	r3, [sp, #24]
 8011a7e:	f000 febb 	bl	80127f8 <uxr_buffer_submessage_header>
 8011a82:	4669      	mov	r1, sp
 8011a84:	4620      	mov	r0, r4
 8011a86:	f001 feff 	bl	8013888 <uxr_serialize_CREATE_CLIENT_Payload>
 8011a8a:	b009      	add	sp, #36	@ 0x24
 8011a8c:	bd30      	pop	{r4, r5, pc}
 8011a8e:	bf00      	nop
 8011a90:	08019990 	.word	0x08019990

08011a94 <uxr_buffer_delete_session>:
 8011a94:	b510      	push	{r4, lr}
 8011a96:	4b0c      	ldr	r3, [pc, #48]	@ (8011ac8 <uxr_buffer_delete_session+0x34>)
 8011a98:	b082      	sub	sp, #8
 8011a9a:	f8b3 c008 	ldrh.w	ip, [r3, #8]
 8011a9e:	f8ad c006 	strh.w	ip, [sp, #6]
 8011aa2:	460c      	mov	r4, r1
 8011aa4:	2202      	movs	r2, #2
 8011aa6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011aaa:	80c2      	strh	r2, [r0, #6]
 8011aac:	f8ad 3004 	strh.w	r3, [sp, #4]
 8011ab0:	2204      	movs	r2, #4
 8011ab2:	2300      	movs	r3, #0
 8011ab4:	2103      	movs	r1, #3
 8011ab6:	4620      	mov	r0, r4
 8011ab8:	f000 fe9e 	bl	80127f8 <uxr_buffer_submessage_header>
 8011abc:	a901      	add	r1, sp, #4
 8011abe:	4620      	mov	r0, r4
 8011ac0:	f001 ff9c 	bl	80139fc <uxr_serialize_DELETE_Payload>
 8011ac4:	b002      	add	sp, #8
 8011ac6:	bd10      	pop	{r4, pc}
 8011ac8:	08019990 	.word	0x08019990

08011acc <uxr_read_create_session_status>:
 8011acc:	b510      	push	{r4, lr}
 8011ace:	b088      	sub	sp, #32
 8011ad0:	4604      	mov	r4, r0
 8011ad2:	4608      	mov	r0, r1
 8011ad4:	a901      	add	r1, sp, #4
 8011ad6:	f001 ffa1 	bl	8013a1c <uxr_deserialize_STATUS_AGENT_Payload>
 8011ada:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8011ade:	7163      	strb	r3, [r4, #5]
 8011ae0:	b008      	add	sp, #32
 8011ae2:	bd10      	pop	{r4, pc}

08011ae4 <uxr_read_delete_session_status>:
 8011ae4:	b510      	push	{r4, lr}
 8011ae6:	4604      	mov	r4, r0
 8011ae8:	b084      	sub	sp, #16
 8011aea:	4608      	mov	r0, r1
 8011aec:	a902      	add	r1, sp, #8
 8011aee:	f001 ffc5 	bl	8013a7c <uxr_deserialize_STATUS_Payload>
 8011af2:	88e3      	ldrh	r3, [r4, #6]
 8011af4:	2b02      	cmp	r3, #2
 8011af6:	d001      	beq.n	8011afc <uxr_read_delete_session_status+0x18>
 8011af8:	b004      	add	sp, #16
 8011afa:	bd10      	pop	{r4, pc}
 8011afc:	f10d 000a 	add.w	r0, sp, #10
 8011b00:	f7fe fd9e 	bl	8010640 <uxr_object_id_from_raw>
 8011b04:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8011b08:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8011b0c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8011b10:	b29b      	uxth	r3, r3
 8011b12:	2b02      	cmp	r3, #2
 8011b14:	bf04      	itt	eq
 8011b16:	f89d 300c 	ldrbeq.w	r3, [sp, #12]
 8011b1a:	7163      	strbeq	r3, [r4, #5]
 8011b1c:	b004      	add	sp, #16
 8011b1e:	bd10      	pop	{r4, pc}

08011b20 <uxr_stamp_create_session_header>:
 8011b20:	b510      	push	{r4, lr}
 8011b22:	2208      	movs	r2, #8
 8011b24:	b08a      	sub	sp, #40	@ 0x28
 8011b26:	4604      	mov	r4, r0
 8011b28:	eb0d 0002 	add.w	r0, sp, r2
 8011b2c:	f7fe fa46 	bl	800ffbc <ucdr_init_buffer>
 8011b30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b34:	9400      	str	r4, [sp, #0]
 8011b36:	2300      	movs	r3, #0
 8011b38:	461a      	mov	r2, r3
 8011b3a:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8011b3e:	a802      	add	r0, sp, #8
 8011b40:	f001 f854 	bl	8012bec <uxr_serialize_message_header>
 8011b44:	b00a      	add	sp, #40	@ 0x28
 8011b46:	bd10      	pop	{r4, pc}

08011b48 <uxr_stamp_session_header>:
 8011b48:	b530      	push	{r4, r5, lr}
 8011b4a:	b08d      	sub	sp, #52	@ 0x34
 8011b4c:	4604      	mov	r4, r0
 8011b4e:	460d      	mov	r5, r1
 8011b50:	9203      	str	r2, [sp, #12]
 8011b52:	4619      	mov	r1, r3
 8011b54:	a804      	add	r0, sp, #16
 8011b56:	2208      	movs	r2, #8
 8011b58:	f7fe fa30 	bl	800ffbc <ucdr_init_buffer>
 8011b5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b60:	9b03      	ldr	r3, [sp, #12]
 8011b62:	9400      	str	r4, [sp, #0]
 8011b64:	462a      	mov	r2, r5
 8011b66:	a804      	add	r0, sp, #16
 8011b68:	f001 f840 	bl	8012bec <uxr_serialize_message_header>
 8011b6c:	b00d      	add	sp, #52	@ 0x34
 8011b6e:	bd30      	pop	{r4, r5, pc}

08011b70 <uxr_read_session_header>:
 8011b70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011b74:	4607      	mov	r7, r0
 8011b76:	b084      	sub	sp, #16
 8011b78:	4608      	mov	r0, r1
 8011b7a:	460c      	mov	r4, r1
 8011b7c:	4615      	mov	r5, r2
 8011b7e:	461e      	mov	r6, r3
 8011b80:	f7fe fa4c 	bl	801001c <ucdr_buffer_remaining>
 8011b84:	2808      	cmp	r0, #8
 8011b86:	d803      	bhi.n	8011b90 <uxr_read_session_header+0x20>
 8011b88:	2000      	movs	r0, #0
 8011b8a:	b004      	add	sp, #16
 8011b8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b90:	f10d 080c 	add.w	r8, sp, #12
 8011b94:	4633      	mov	r3, r6
 8011b96:	462a      	mov	r2, r5
 8011b98:	f8cd 8000 	str.w	r8, [sp]
 8011b9c:	4620      	mov	r0, r4
 8011b9e:	f10d 010b 	add.w	r1, sp, #11
 8011ba2:	f001 f841 	bl	8012c28 <uxr_deserialize_message_header>
 8011ba6:	783a      	ldrb	r2, [r7, #0]
 8011ba8:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8011bac:	4293      	cmp	r3, r2
 8011bae:	d1eb      	bne.n	8011b88 <uxr_read_session_header+0x18>
 8011bb0:	061b      	lsls	r3, r3, #24
 8011bb2:	d41c      	bmi.n	8011bee <uxr_read_session_header+0x7e>
 8011bb4:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8011bb8:	787b      	ldrb	r3, [r7, #1]
 8011bba:	429a      	cmp	r2, r3
 8011bbc:	d003      	beq.n	8011bc6 <uxr_read_session_header+0x56>
 8011bbe:	2001      	movs	r0, #1
 8011bc0:	f080 0001 	eor.w	r0, r0, #1
 8011bc4:	e7e1      	b.n	8011b8a <uxr_read_session_header+0x1a>
 8011bc6:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8011bca:	78bb      	ldrb	r3, [r7, #2]
 8011bcc:	429a      	cmp	r2, r3
 8011bce:	f107 0102 	add.w	r1, r7, #2
 8011bd2:	d1f4      	bne.n	8011bbe <uxr_read_session_header+0x4e>
 8011bd4:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8011bd8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011bdc:	429a      	cmp	r2, r3
 8011bde:	d1ee      	bne.n	8011bbe <uxr_read_session_header+0x4e>
 8011be0:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8011be4:	784b      	ldrb	r3, [r1, #1]
 8011be6:	429a      	cmp	r2, r3
 8011be8:	d1e9      	bne.n	8011bbe <uxr_read_session_header+0x4e>
 8011bea:	2000      	movs	r0, #0
 8011bec:	e7e8      	b.n	8011bc0 <uxr_read_session_header+0x50>
 8011bee:	2001      	movs	r0, #1
 8011bf0:	e7cb      	b.n	8011b8a <uxr_read_session_header+0x1a>
 8011bf2:	bf00      	nop

08011bf4 <uxr_session_header_offset>:
 8011bf4:	f990 3000 	ldrsb.w	r3, [r0]
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	bfac      	ite	ge
 8011bfc:	2008      	movge	r0, #8
 8011bfe:	2004      	movlt	r0, #4
 8011c00:	4770      	bx	lr
 8011c02:	bf00      	nop

08011c04 <uxr_init_base_object_request>:
 8011c04:	b510      	push	{r4, lr}
 8011c06:	88c3      	ldrh	r3, [r0, #6]
 8011c08:	b082      	sub	sp, #8
 8011c0a:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 8011c0e:	9101      	str	r1, [sp, #4]
 8011c10:	f1a3 010a 	sub.w	r1, r3, #10
 8011c14:	b289      	uxth	r1, r1
 8011c16:	42a1      	cmp	r1, r4
 8011c18:	d80e      	bhi.n	8011c38 <uxr_init_base_object_request+0x34>
 8011c1a:	3301      	adds	r3, #1
 8011c1c:	b29c      	uxth	r4, r3
 8011c1e:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8011c22:	b2db      	uxtb	r3, r3
 8011c24:	80c4      	strh	r4, [r0, #6]
 8011c26:	9801      	ldr	r0, [sp, #4]
 8011c28:	7011      	strb	r1, [r2, #0]
 8011c2a:	7053      	strb	r3, [r2, #1]
 8011c2c:	1c91      	adds	r1, r2, #2
 8011c2e:	f7fe fd1b 	bl	8010668 <uxr_object_id_to_raw>
 8011c32:	4620      	mov	r0, r4
 8011c34:	b002      	add	sp, #8
 8011c36:	bd10      	pop	{r4, pc}
 8011c38:	230a      	movs	r3, #10
 8011c3a:	2100      	movs	r1, #0
 8011c3c:	461c      	mov	r4, r3
 8011c3e:	e7f1      	b.n	8011c24 <uxr_init_base_object_request+0x20>

08011c40 <uxr_parse_base_object_request>:
 8011c40:	b570      	push	{r4, r5, r6, lr}
 8011c42:	4604      	mov	r4, r0
 8011c44:	3002      	adds	r0, #2
 8011c46:	460d      	mov	r5, r1
 8011c48:	4616      	mov	r6, r2
 8011c4a:	f7fe fcf9 	bl	8010640 <uxr_object_id_from_raw>
 8011c4e:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8011c52:	8028      	strh	r0, [r5, #0]
 8011c54:	806b      	strh	r3, [r5, #2]
 8011c56:	7822      	ldrb	r2, [r4, #0]
 8011c58:	7863      	ldrb	r3, [r4, #1]
 8011c5a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8011c5e:	8033      	strh	r3, [r6, #0]
 8011c60:	bd70      	pop	{r4, r5, r6, pc}
 8011c62:	bf00      	nop

08011c64 <uxr_init_framing_io>:
 8011c64:	2300      	movs	r3, #0
 8011c66:	7041      	strb	r1, [r0, #1]
 8011c68:	7003      	strb	r3, [r0, #0]
 8011c6a:	8583      	strh	r3, [r0, #44]	@ 0x2c
 8011c6c:	4770      	bx	lr
 8011c6e:	bf00      	nop

08011c70 <uxr_write_framed_msg>:
 8011c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c74:	4617      	mov	r7, r2
 8011c76:	7842      	ldrb	r2, [r0, #1]
 8011c78:	b083      	sub	sp, #12
 8011c7a:	460e      	mov	r6, r1
 8011c7c:	f1a2 017d 	sub.w	r1, r2, #125	@ 0x7d
 8011c80:	469a      	mov	sl, r3
 8011c82:	2901      	cmp	r1, #1
 8011c84:	f04f 037e 	mov.w	r3, #126	@ 0x7e
 8011c88:	4604      	mov	r4, r0
 8011c8a:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
 8011c8e:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 8011c92:	f89d 0034 	ldrb.w	r0, [sp, #52]	@ 0x34
 8011c96:	f240 8137 	bls.w	8011f08 <uxr_write_framed_msg+0x298>
 8011c9a:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 8011c9e:	f884 2039 	strb.w	r2, [r4, #57]	@ 0x39
 8011ca2:	2901      	cmp	r1, #1
 8011ca4:	f04f 0202 	mov.w	r2, #2
 8011ca8:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011cac:	f240 808f 	bls.w	8011dce <uxr_write_framed_msg+0x15e>
 8011cb0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011cb2:	f884 003a 	strb.w	r0, [r4, #58]	@ 0x3a
 8011cb6:	b2dd      	uxtb	r5, r3
 8011cb8:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 8011cbc:	2203      	movs	r2, #3
 8011cbe:	2901      	cmp	r1, #1
 8011cc0:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011cc4:	f240 809a 	bls.w	8011dfc <uxr_write_framed_msg+0x18c>
 8011cc8:	18a1      	adds	r1, r4, r2
 8011cca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011ccc:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 8011cd0:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8011cd4:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 8011cd8:	3201      	adds	r2, #1
 8011cda:	2801      	cmp	r0, #1
 8011cdc:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011ce0:	f240 80a0 	bls.w	8011e24 <uxr_write_framed_msg+0x1b4>
 8011ce4:	18a0      	adds	r0, r4, r2
 8011ce6:	3201      	adds	r2, #1
 8011ce8:	b2d2      	uxtb	r2, r2
 8011cea:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 8011cee:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	f000 80a9 	beq.w	8011e4a <uxr_write_framed_msg+0x1da>
 8011cf8:	f04f 0900 	mov.w	r9, #0
 8011cfc:	46c8      	mov	r8, r9
 8011cfe:	f81a 3008 	ldrb.w	r3, [sl, r8]
 8011d02:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 8011d06:	2901      	cmp	r1, #1
 8011d08:	f240 80c3 	bls.w	8011e92 <uxr_write_framed_msg+0x222>
 8011d0c:	2a29      	cmp	r2, #41	@ 0x29
 8011d0e:	f200 809f 	bhi.w	8011e50 <uxr_write_framed_msg+0x1e0>
 8011d12:	18a1      	adds	r1, r4, r2
 8011d14:	3201      	adds	r2, #1
 8011d16:	b2d2      	uxtb	r2, r2
 8011d18:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 8011d1c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011d20:	ea89 0303 	eor.w	r3, r9, r3
 8011d24:	498c      	ldr	r1, [pc, #560]	@ (8011f58 <uxr_write_framed_msg+0x2e8>)
 8011d26:	b2db      	uxtb	r3, r3
 8011d28:	f108 0801 	add.w	r8, r8, #1
 8011d2c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8011d30:	ea83 2919 	eor.w	r9, r3, r9, lsr #8
 8011d34:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011d36:	4543      	cmp	r3, r8
 8011d38:	d8e1      	bhi.n	8011cfe <uxr_write_framed_msg+0x8e>
 8011d3a:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8011d3e:	fa5f f889 	uxtb.w	r8, r9
 8011d42:	9301      	str	r3, [sp, #4]
 8011d44:	f04f 0900 	mov.w	r9, #0
 8011d48:	f1a8 0a7d 	sub.w	sl, r8, #125	@ 0x7d
 8011d4c:	fa5f f18a 	uxtb.w	r1, sl
 8011d50:	2901      	cmp	r1, #1
 8011d52:	d921      	bls.n	8011d98 <uxr_write_framed_msg+0x128>
 8011d54:	2a29      	cmp	r2, #41	@ 0x29
 8011d56:	f240 80af 	bls.w	8011eb8 <uxr_write_framed_msg+0x248>
 8011d5a:	2500      	movs	r5, #0
 8011d5c:	e000      	b.n	8011d60 <uxr_write_framed_msg+0xf0>
 8011d5e:	b160      	cbz	r0, 8011d7a <uxr_write_framed_msg+0x10a>
 8011d60:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8011d64:	1b52      	subs	r2, r2, r5
 8011d66:	465b      	mov	r3, fp
 8011d68:	4421      	add	r1, r4
 8011d6a:	4638      	mov	r0, r7
 8011d6c:	47b0      	blx	r6
 8011d6e:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8011d72:	4405      	add	r5, r0
 8011d74:	4295      	cmp	r5, r2
 8011d76:	d3f2      	bcc.n	8011d5e <uxr_write_framed_msg+0xee>
 8011d78:	d003      	beq.n	8011d82 <uxr_write_framed_msg+0x112>
 8011d7a:	2000      	movs	r0, #0
 8011d7c:	b003      	add	sp, #12
 8011d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d82:	fa5f f18a 	uxtb.w	r1, sl
 8011d86:	f04f 0300 	mov.w	r3, #0
 8011d8a:	2901      	cmp	r1, #1
 8011d8c:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8011d90:	f04f 0200 	mov.w	r2, #0
 8011d94:	f200 8090 	bhi.w	8011eb8 <uxr_write_framed_msg+0x248>
 8011d98:	1c51      	adds	r1, r2, #1
 8011d9a:	b2c9      	uxtb	r1, r1
 8011d9c:	2929      	cmp	r1, #41	@ 0x29
 8011d9e:	d8dc      	bhi.n	8011d5a <uxr_write_framed_msg+0xea>
 8011da0:	18a5      	adds	r5, r4, r2
 8011da2:	4421      	add	r1, r4
 8011da4:	3202      	adds	r2, #2
 8011da6:	f088 0820 	eor.w	r8, r8, #32
 8011daa:	4648      	mov	r0, r9
 8011dac:	f04f 037d 	mov.w	r3, #125	@ 0x7d
 8011db0:	b2d2      	uxtb	r2, r2
 8011db2:	f885 3038 	strb.w	r3, [r5, #56]	@ 0x38
 8011db6:	f04f 0901 	mov.w	r9, #1
 8011dba:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 8011dbe:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011dc2:	2800      	cmp	r0, #0
 8011dc4:	f040 8085 	bne.w	8011ed2 <uxr_write_framed_msg+0x262>
 8011dc8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8011dcc:	e7bc      	b.n	8011d48 <uxr_write_framed_msg+0xd8>
 8011dce:	4611      	mov	r1, r2
 8011dd0:	f04f 0c03 	mov.w	ip, #3
 8011dd4:	2204      	movs	r2, #4
 8011dd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011dd8:	4421      	add	r1, r4
 8011dda:	b2dd      	uxtb	r5, r3
 8011ddc:	f04f 0e7d 	mov.w	lr, #125	@ 0x7d
 8011de0:	f881 e038 	strb.w	lr, [r1, #56]	@ 0x38
 8011de4:	44a4      	add	ip, r4
 8011de6:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 8011dea:	f080 0020 	eor.w	r0, r0, #32
 8011dee:	2901      	cmp	r1, #1
 8011df0:	f88c 0038 	strb.w	r0, [ip, #56]	@ 0x38
 8011df4:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011df8:	f63f af66 	bhi.w	8011cc8 <uxr_write_framed_msg+0x58>
 8011dfc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011dfe:	18a0      	adds	r0, r4, r2
 8011e00:	f085 0520 	eor.w	r5, r5, #32
 8011e04:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8011e08:	f3c3 2107 	ubfx	r1, r3, #8, #8
 8011e0c:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 8011e10:	f880 5039 	strb.w	r5, [r0, #57]	@ 0x39
 8011e14:	f1a1 007d 	sub.w	r0, r1, #125	@ 0x7d
 8011e18:	3202      	adds	r2, #2
 8011e1a:	2801      	cmp	r0, #1
 8011e1c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011e20:	f63f af60 	bhi.w	8011ce4 <uxr_write_framed_msg+0x74>
 8011e24:	1c50      	adds	r0, r2, #1
 8011e26:	18a5      	adds	r5, r4, r2
 8011e28:	fa54 f080 	uxtab	r0, r4, r0
 8011e2c:	3202      	adds	r2, #2
 8011e2e:	f081 0120 	eor.w	r1, r1, #32
 8011e32:	b2d2      	uxtb	r2, r2
 8011e34:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8011e38:	f885 c038 	strb.w	ip, [r5, #56]	@ 0x38
 8011e3c:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 8011e40:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	f47f af57 	bne.w	8011cf8 <uxr_write_framed_msg+0x88>
 8011e4a:	9301      	str	r3, [sp, #4]
 8011e4c:	4698      	mov	r8, r3
 8011e4e:	e779      	b.n	8011d44 <uxr_write_framed_msg+0xd4>
 8011e50:	2500      	movs	r5, #0
 8011e52:	e001      	b.n	8011e58 <uxr_write_framed_msg+0x1e8>
 8011e54:	2800      	cmp	r0, #0
 8011e56:	d090      	beq.n	8011d7a <uxr_write_framed_msg+0x10a>
 8011e58:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8011e5c:	1b52      	subs	r2, r2, r5
 8011e5e:	465b      	mov	r3, fp
 8011e60:	4421      	add	r1, r4
 8011e62:	4638      	mov	r0, r7
 8011e64:	47b0      	blx	r6
 8011e66:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8011e6a:	4405      	add	r5, r0
 8011e6c:	4295      	cmp	r5, r2
 8011e6e:	d3f1      	bcc.n	8011e54 <uxr_write_framed_msg+0x1e4>
 8011e70:	d183      	bne.n	8011d7a <uxr_write_framed_msg+0x10a>
 8011e72:	f04f 0300 	mov.w	r3, #0
 8011e76:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8011e7a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011e7c:	4543      	cmp	r3, r8
 8011e7e:	d964      	bls.n	8011f4a <uxr_write_framed_msg+0x2da>
 8011e80:	f81a 3008 	ldrb.w	r3, [sl, r8]
 8011e84:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 8011e88:	2901      	cmp	r1, #1
 8011e8a:	f04f 0200 	mov.w	r2, #0
 8011e8e:	f63f af3d 	bhi.w	8011d0c <uxr_write_framed_msg+0x9c>
 8011e92:	1c51      	adds	r1, r2, #1
 8011e94:	b2c9      	uxtb	r1, r1
 8011e96:	2929      	cmp	r1, #41	@ 0x29
 8011e98:	d8da      	bhi.n	8011e50 <uxr_write_framed_msg+0x1e0>
 8011e9a:	18a0      	adds	r0, r4, r2
 8011e9c:	4421      	add	r1, r4
 8011e9e:	f04f 057d 	mov.w	r5, #125	@ 0x7d
 8011ea2:	3202      	adds	r2, #2
 8011ea4:	f880 5038 	strb.w	r5, [r0, #56]	@ 0x38
 8011ea8:	b2d2      	uxtb	r2, r2
 8011eaa:	f083 0020 	eor.w	r0, r3, #32
 8011eae:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 8011eb2:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011eb6:	e733      	b.n	8011d20 <uxr_write_framed_msg+0xb0>
 8011eb8:	18a1      	adds	r1, r4, r2
 8011eba:	3201      	adds	r2, #1
 8011ebc:	4648      	mov	r0, r9
 8011ebe:	b2d2      	uxtb	r2, r2
 8011ec0:	f881 8038 	strb.w	r8, [r1, #56]	@ 0x38
 8011ec4:	f04f 0901 	mov.w	r9, #1
 8011ec8:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011ecc:	2800      	cmp	r0, #0
 8011ece:	f43f af7b 	beq.w	8011dc8 <uxr_write_framed_msg+0x158>
 8011ed2:	2500      	movs	r5, #0
 8011ed4:	e002      	b.n	8011edc <uxr_write_framed_msg+0x26c>
 8011ed6:	2800      	cmp	r0, #0
 8011ed8:	f43f af4f 	beq.w	8011d7a <uxr_write_framed_msg+0x10a>
 8011edc:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8011ee0:	1b52      	subs	r2, r2, r5
 8011ee2:	465b      	mov	r3, fp
 8011ee4:	4421      	add	r1, r4
 8011ee6:	4638      	mov	r0, r7
 8011ee8:	47b0      	blx	r6
 8011eea:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8011eee:	4405      	add	r5, r0
 8011ef0:	4295      	cmp	r5, r2
 8011ef2:	d3f0      	bcc.n	8011ed6 <uxr_write_framed_msg+0x266>
 8011ef4:	f47f af41 	bne.w	8011d7a <uxr_write_framed_msg+0x10a>
 8011ef8:	2300      	movs	r3, #0
 8011efa:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8011efe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011f00:	b298      	uxth	r0, r3
 8011f02:	b003      	add	sp, #12
 8011f04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f08:	217d      	movs	r1, #125	@ 0x7d
 8011f0a:	f082 0220 	eor.w	r2, r2, #32
 8011f0e:	f884 1039 	strb.w	r1, [r4, #57]	@ 0x39
 8011f12:	f1a0 017d 	sub.w	r1, r0, #125	@ 0x7d
 8011f16:	f884 203a 	strb.w	r2, [r4, #58]	@ 0x3a
 8011f1a:	2901      	cmp	r1, #1
 8011f1c:	f04f 0203 	mov.w	r2, #3
 8011f20:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011f24:	d804      	bhi.n	8011f30 <uxr_write_framed_msg+0x2c0>
 8011f26:	4611      	mov	r1, r2
 8011f28:	f04f 0c04 	mov.w	ip, #4
 8011f2c:	2205      	movs	r2, #5
 8011f2e:	e752      	b.n	8011dd6 <uxr_write_framed_msg+0x166>
 8011f30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011f32:	f884 003b 	strb.w	r0, [r4, #59]	@ 0x3b
 8011f36:	b2dd      	uxtb	r5, r3
 8011f38:	f1a5 017d 	sub.w	r1, r5, #125	@ 0x7d
 8011f3c:	2204      	movs	r2, #4
 8011f3e:	2901      	cmp	r1, #1
 8011f40:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8011f44:	f63f aec0 	bhi.w	8011cc8 <uxr_write_framed_msg+0x58>
 8011f48:	e758      	b.n	8011dfc <uxr_write_framed_msg+0x18c>
 8011f4a:	ea4f 2319 	mov.w	r3, r9, lsr #8
 8011f4e:	fa5f f889 	uxtb.w	r8, r9
 8011f52:	9301      	str	r3, [sp, #4]
 8011f54:	2200      	movs	r2, #0
 8011f56:	e6f5      	b.n	8011d44 <uxr_write_framed_msg+0xd4>
 8011f58:	0801a174 	.word	0x0801a174

08011f5c <uxr_framing_read_transport>:
 8011f5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f60:	4604      	mov	r4, r0
 8011f62:	b083      	sub	sp, #12
 8011f64:	461f      	mov	r7, r3
 8011f66:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 8011f6a:	4689      	mov	r9, r1
 8011f6c:	4692      	mov	sl, r2
 8011f6e:	f000 fc89 	bl	8012884 <uxr_millis>
 8011f72:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8011f76:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 8011f7a:	42b3      	cmp	r3, r6
 8011f7c:	4680      	mov	r8, r0
 8011f7e:	d061      	beq.n	8012044 <uxr_framing_read_transport+0xe8>
 8011f80:	d81c      	bhi.n	8011fbc <uxr_framing_read_transport+0x60>
 8011f82:	1e75      	subs	r5, r6, #1
 8011f84:	1aed      	subs	r5, r5, r3
 8011f86:	b2ed      	uxtb	r5, r5
 8011f88:	2600      	movs	r6, #0
 8011f8a:	455d      	cmp	r5, fp
 8011f8c:	d81f      	bhi.n	8011fce <uxr_framing_read_transport+0x72>
 8011f8e:	19ab      	adds	r3, r5, r6
 8011f90:	455b      	cmp	r3, fp
 8011f92:	bf84      	itt	hi
 8011f94:	ebab 0605 	subhi.w	r6, fp, r5
 8011f98:	b2f6      	uxtbhi	r6, r6
 8011f9a:	b9ed      	cbnz	r5, 8011fd8 <uxr_framing_read_transport+0x7c>
 8011f9c:	f04f 0b00 	mov.w	fp, #0
 8011fa0:	f000 fc70 	bl	8012884 <uxr_millis>
 8011fa4:	683b      	ldr	r3, [r7, #0]
 8011fa6:	eba0 0808 	sub.w	r8, r0, r8
 8011faa:	eba3 0308 	sub.w	r3, r3, r8
 8011fae:	4658      	mov	r0, fp
 8011fb0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8011fb4:	603b      	str	r3, [r7, #0]
 8011fb6:	b003      	add	sp, #12
 8011fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fbc:	2e00      	cmp	r6, #0
 8011fbe:	d049      	beq.n	8012054 <uxr_framing_read_transport+0xf8>
 8011fc0:	f1c3 052a 	rsb	r5, r3, #42	@ 0x2a
 8011fc4:	b2ed      	uxtb	r5, r5
 8011fc6:	3e01      	subs	r6, #1
 8011fc8:	455d      	cmp	r5, fp
 8011fca:	b2f6      	uxtb	r6, r6
 8011fcc:	d9df      	bls.n	8011f8e <uxr_framing_read_transport+0x32>
 8011fce:	fa5f f58b 	uxtb.w	r5, fp
 8011fd2:	2600      	movs	r6, #0
 8011fd4:	2d00      	cmp	r5, #0
 8011fd6:	d0e1      	beq.n	8011f9c <uxr_framing_read_transport+0x40>
 8011fd8:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8011fdc:	3102      	adds	r1, #2
 8011fde:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011fe0:	9300      	str	r3, [sp, #0]
 8011fe2:	683b      	ldr	r3, [r7, #0]
 8011fe4:	4421      	add	r1, r4
 8011fe6:	462a      	mov	r2, r5
 8011fe8:	4650      	mov	r0, sl
 8011fea:	47c8      	blx	r9
 8011fec:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8011ff0:	4a1a      	ldr	r2, [pc, #104]	@ (801205c <uxr_framing_read_transport+0x100>)
 8011ff2:	4403      	add	r3, r0
 8011ff4:	0859      	lsrs	r1, r3, #1
 8011ff6:	fba2 2101 	umull	r2, r1, r2, r1
 8011ffa:	0889      	lsrs	r1, r1, #2
 8011ffc:	222a      	movs	r2, #42	@ 0x2a
 8011ffe:	fb02 3111 	mls	r1, r2, r1, r3
 8012002:	4683      	mov	fp, r0
 8012004:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 8012008:	2800      	cmp	r0, #0
 801200a:	d0c7      	beq.n	8011f9c <uxr_framing_read_transport+0x40>
 801200c:	42a8      	cmp	r0, r5
 801200e:	d1c7      	bne.n	8011fa0 <uxr_framing_read_transport+0x44>
 8012010:	2e00      	cmp	r6, #0
 8012012:	d0c5      	beq.n	8011fa0 <uxr_framing_read_transport+0x44>
 8012014:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012016:	9300      	str	r3, [sp, #0]
 8012018:	3102      	adds	r1, #2
 801201a:	4632      	mov	r2, r6
 801201c:	4421      	add	r1, r4
 801201e:	2300      	movs	r3, #0
 8012020:	4650      	mov	r0, sl
 8012022:	47c8      	blx	r9
 8012024:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012028:	4a0c      	ldr	r2, [pc, #48]	@ (801205c <uxr_framing_read_transport+0x100>)
 801202a:	180b      	adds	r3, r1, r0
 801202c:	0859      	lsrs	r1, r3, #1
 801202e:	fba2 1201 	umull	r1, r2, r2, r1
 8012032:	0892      	lsrs	r2, r2, #2
 8012034:	212a      	movs	r1, #42	@ 0x2a
 8012036:	fb01 3312 	mls	r3, r1, r2, r3
 801203a:	eb00 0b05 	add.w	fp, r0, r5
 801203e:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 8012042:	e7ad      	b.n	8011fa0 <uxr_framing_read_transport+0x44>
 8012044:	2600      	movs	r6, #0
 8012046:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 801204a:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 801204c:	d9bf      	bls.n	8011fce <uxr_framing_read_transport+0x72>
 801204e:	2102      	movs	r1, #2
 8012050:	2529      	movs	r5, #41	@ 0x29
 8012052:	e7c4      	b.n	8011fde <uxr_framing_read_transport+0x82>
 8012054:	f1c3 0529 	rsb	r5, r3, #41	@ 0x29
 8012058:	b2ed      	uxtb	r5, r5
 801205a:	e796      	b.n	8011f8a <uxr_framing_read_transport+0x2e>
 801205c:	30c30c31 	.word	0x30c30c31

08012060 <uxr_read_framed_msg>:
 8012060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012064:	461e      	mov	r6, r3
 8012066:	f890 502c 	ldrb.w	r5, [r0, #44]	@ 0x2c
 801206a:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 801206e:	429d      	cmp	r5, r3
 8012070:	b083      	sub	sp, #12
 8012072:	4604      	mov	r4, r0
 8012074:	4688      	mov	r8, r1
 8012076:	4691      	mov	r9, r2
 8012078:	f000 8188 	beq.w	801238c <uxr_read_framed_msg+0x32c>
 801207c:	7823      	ldrb	r3, [r4, #0]
 801207e:	4dc1      	ldr	r5, [pc, #772]	@ (8012384 <uxr_read_framed_msg+0x324>)
 8012080:	4fc1      	ldr	r7, [pc, #772]	@ (8012388 <uxr_read_framed_msg+0x328>)
 8012082:	2b07      	cmp	r3, #7
 8012084:	d8fd      	bhi.n	8012082 <uxr_read_framed_msg+0x22>
 8012086:	e8df f013 	tbh	[pc, r3, lsl #1]
 801208a:	0115      	.short	0x0115
 801208c:	00d600f6 	.word	0x00d600f6
 8012090:	009000b9 	.word	0x009000b9
 8012094:	0030004d 	.word	0x0030004d
 8012098:	0008      	.short	0x0008
 801209a:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 801209e:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 80120a2:	4299      	cmp	r1, r3
 80120a4:	f000 814a 	beq.w	801233c <uxr_read_framed_msg+0x2dc>
 80120a8:	18e2      	adds	r2, r4, r3
 80120aa:	7892      	ldrb	r2, [r2, #2]
 80120ac:	2a7d      	cmp	r2, #125	@ 0x7d
 80120ae:	f000 8199 	beq.w	80123e4 <uxr_read_framed_msg+0x384>
 80120b2:	3301      	adds	r3, #1
 80120b4:	0858      	lsrs	r0, r3, #1
 80120b6:	fba5 1000 	umull	r1, r0, r5, r0
 80120ba:	0880      	lsrs	r0, r0, #2
 80120bc:	212a      	movs	r1, #42	@ 0x2a
 80120be:	fb01 3310 	mls	r3, r1, r0, r3
 80120c2:	2a7e      	cmp	r2, #126	@ 0x7e
 80120c4:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80120c8:	f000 8252 	beq.w	8012570 <uxr_read_framed_msg+0x510>
 80120cc:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 80120ce:	8ee1      	ldrh	r1, [r4, #54]	@ 0x36
 80120d0:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80120d4:	b29b      	uxth	r3, r3
 80120d6:	2200      	movs	r2, #0
 80120d8:	4299      	cmp	r1, r3
 80120da:	86a3      	strh	r3, [r4, #52]	@ 0x34
 80120dc:	7022      	strb	r2, [r4, #0]
 80120de:	f000 8179 	beq.w	80123d4 <uxr_read_framed_msg+0x374>
 80120e2:	2000      	movs	r0, #0
 80120e4:	b003      	add	sp, #12
 80120e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80120ea:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80120ee:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 80120f2:	4299      	cmp	r1, r3
 80120f4:	f000 8131 	beq.w	801235a <uxr_read_framed_msg+0x2fa>
 80120f8:	18e2      	adds	r2, r4, r3
 80120fa:	7890      	ldrb	r0, [r2, #2]
 80120fc:	287d      	cmp	r0, #125	@ 0x7d
 80120fe:	f000 8190 	beq.w	8012422 <uxr_read_framed_msg+0x3c2>
 8012102:	3301      	adds	r3, #1
 8012104:	085a      	lsrs	r2, r3, #1
 8012106:	fba5 1202 	umull	r1, r2, r5, r2
 801210a:	0892      	lsrs	r2, r2, #2
 801210c:	212a      	movs	r1, #42	@ 0x2a
 801210e:	fb01 3312 	mls	r3, r1, r2, r3
 8012112:	287e      	cmp	r0, #126	@ 0x7e
 8012114:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012118:	f000 821a 	beq.w	8012550 <uxr_read_framed_msg+0x4f0>
 801211c:	2307      	movs	r3, #7
 801211e:	86a0      	strh	r0, [r4, #52]	@ 0x34
 8012120:	7023      	strb	r3, [r4, #0]
 8012122:	e7ae      	b.n	8012082 <uxr_read_framed_msg+0x22>
 8012124:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8012126:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 801212a:	459e      	cmp	lr, r3
 801212c:	d938      	bls.n	80121a0 <uxr_read_framed_msg+0x140>
 801212e:	ee07 8a90 	vmov	s15, r8
 8012132:	212a      	movs	r1, #42	@ 0x2a
 8012134:	e020      	b.n	8012178 <uxr_read_framed_msg+0x118>
 8012136:	f89b c002 	ldrb.w	ip, [fp, #2]
 801213a:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 801213e:	f000 80d4 	beq.w	80122ea <uxr_read_framed_msg+0x28a>
 8012142:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8012146:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801214a:	f000 8219 	beq.w	8012580 <uxr_read_framed_msg+0x520>
 801214e:	f806 c003 	strb.w	ip, [r6, r3]
 8012152:	f8b4 a036 	ldrh.w	sl, [r4, #54]	@ 0x36
 8012156:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8012158:	f8b4 e030 	ldrh.w	lr, [r4, #48]	@ 0x30
 801215c:	ea8a 000c 	eor.w	r0, sl, ip
 8012160:	b2c0      	uxtb	r0, r0
 8012162:	3301      	adds	r3, #1
 8012164:	f837 2010 	ldrh.w	r2, [r7, r0, lsl #1]
 8012168:	b29b      	uxth	r3, r3
 801216a:	ea82 221a 	eor.w	r2, r2, sl, lsr #8
 801216e:	4573      	cmp	r3, lr
 8012170:	8663      	strh	r3, [r4, #50]	@ 0x32
 8012172:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8012174:	f080 8120 	bcs.w	80123b8 <uxr_read_framed_msg+0x358>
 8012178:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 801217c:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 8012180:	f100 0c01 	add.w	ip, r0, #1
 8012184:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8012188:	fba5 8202 	umull	r8, r2, r5, r2
 801218c:	0892      	lsrs	r2, r2, #2
 801218e:	4582      	cmp	sl, r0
 8012190:	eb04 0b00 	add.w	fp, r4, r0
 8012194:	fb01 c212 	mls	r2, r1, r2, ip
 8012198:	d1cd      	bne.n	8012136 <uxr_read_framed_msg+0xd6>
 801219a:	ee17 8a90 	vmov	r8, s15
 801219e:	459e      	cmp	lr, r3
 80121a0:	f040 8111 	bne.w	80123c6 <uxr_read_framed_msg+0x366>
 80121a4:	2306      	movs	r3, #6
 80121a6:	7023      	strb	r3, [r4, #0]
 80121a8:	e76b      	b.n	8012082 <uxr_read_framed_msg+0x22>
 80121aa:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 80121ae:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 80121b2:	4298      	cmp	r0, r3
 80121b4:	f000 80c2 	beq.w	801233c <uxr_read_framed_msg+0x2dc>
 80121b8:	18e2      	adds	r2, r4, r3
 80121ba:	7891      	ldrb	r1, [r2, #2]
 80121bc:	297d      	cmp	r1, #125	@ 0x7d
 80121be:	f000 814c 	beq.w	801245a <uxr_read_framed_msg+0x3fa>
 80121c2:	3301      	adds	r3, #1
 80121c4:	085a      	lsrs	r2, r3, #1
 80121c6:	fba5 0202 	umull	r0, r2, r5, r2
 80121ca:	0892      	lsrs	r2, r2, #2
 80121cc:	202a      	movs	r0, #42	@ 0x2a
 80121ce:	fb00 3312 	mls	r3, r0, r2, r3
 80121d2:	297e      	cmp	r1, #126	@ 0x7e
 80121d4:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80121d8:	f000 81ca 	beq.w	8012570 <uxr_read_framed_msg+0x510>
 80121dc:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 80121de:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 80121e2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80121e4:	b29b      	uxth	r3, r3
 80121e6:	2000      	movs	r0, #0
 80121e8:	428b      	cmp	r3, r1
 80121ea:	8623      	strh	r3, [r4, #48]	@ 0x30
 80121ec:	8660      	strh	r0, [r4, #50]	@ 0x32
 80121ee:	86e0      	strh	r0, [r4, #54]	@ 0x36
 80121f0:	f240 80df 	bls.w	80123b2 <uxr_read_framed_msg+0x352>
 80121f4:	7020      	strb	r0, [r4, #0]
 80121f6:	b003      	add	sp, #12
 80121f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121fc:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8012200:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8012204:	4299      	cmp	r1, r3
 8012206:	f000 80a8 	beq.w	801235a <uxr_read_framed_msg+0x2fa>
 801220a:	18e2      	adds	r2, r4, r3
 801220c:	7890      	ldrb	r0, [r2, #2]
 801220e:	287d      	cmp	r0, #125	@ 0x7d
 8012210:	f000 8164 	beq.w	80124dc <uxr_read_framed_msg+0x47c>
 8012214:	3301      	adds	r3, #1
 8012216:	085a      	lsrs	r2, r3, #1
 8012218:	fba5 1202 	umull	r1, r2, r5, r2
 801221c:	0892      	lsrs	r2, r2, #2
 801221e:	212a      	movs	r1, #42	@ 0x2a
 8012220:	fb01 3312 	mls	r3, r1, r2, r3
 8012224:	287e      	cmp	r0, #126	@ 0x7e
 8012226:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 801222a:	f000 8191 	beq.w	8012550 <uxr_read_framed_msg+0x4f0>
 801222e:	2304      	movs	r3, #4
 8012230:	8620      	strh	r0, [r4, #48]	@ 0x30
 8012232:	7023      	strb	r3, [r4, #0]
 8012234:	e725      	b.n	8012082 <uxr_read_framed_msg+0x22>
 8012236:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801223a:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801223e:	4290      	cmp	r0, r2
 8012240:	f000 80b3 	beq.w	80123aa <uxr_read_framed_msg+0x34a>
 8012244:	18a3      	adds	r3, r4, r2
 8012246:	7899      	ldrb	r1, [r3, #2]
 8012248:	297d      	cmp	r1, #125	@ 0x7d
 801224a:	f000 8164 	beq.w	8012516 <uxr_read_framed_msg+0x4b6>
 801224e:	3201      	adds	r2, #1
 8012250:	0850      	lsrs	r0, r2, #1
 8012252:	fba5 3000 	umull	r3, r0, r5, r0
 8012256:	0880      	lsrs	r0, r0, #2
 8012258:	232a      	movs	r3, #42	@ 0x2a
 801225a:	fb03 2210 	mls	r2, r3, r0, r2
 801225e:	297e      	cmp	r1, #126	@ 0x7e
 8012260:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8012264:	f000 8188 	beq.w	8012578 <uxr_read_framed_msg+0x518>
 8012268:	7863      	ldrb	r3, [r4, #1]
 801226a:	428b      	cmp	r3, r1
 801226c:	bf0c      	ite	eq
 801226e:	2303      	moveq	r3, #3
 8012270:	2300      	movne	r3, #0
 8012272:	7023      	strb	r3, [r4, #0]
 8012274:	e705      	b.n	8012082 <uxr_read_framed_msg+0x22>
 8012276:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 801227a:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 801227e:	2200      	movs	r2, #0
 8012280:	4299      	cmp	r1, r3
 8012282:	f884 202e 	strb.w	r2, [r4, #46]	@ 0x2e
 8012286:	d06c      	beq.n	8012362 <uxr_read_framed_msg+0x302>
 8012288:	18e2      	adds	r2, r4, r3
 801228a:	7890      	ldrb	r0, [r2, #2]
 801228c:	287d      	cmp	r0, #125	@ 0x7d
 801228e:	f000 8101 	beq.w	8012494 <uxr_read_framed_msg+0x434>
 8012292:	3301      	adds	r3, #1
 8012294:	085a      	lsrs	r2, r3, #1
 8012296:	fba5 1202 	umull	r1, r2, r5, r2
 801229a:	0892      	lsrs	r2, r2, #2
 801229c:	212a      	movs	r1, #42	@ 0x2a
 801229e:	fb01 3312 	mls	r3, r1, r2, r3
 80122a2:	287e      	cmp	r0, #126	@ 0x7e
 80122a4:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 80122a8:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80122ac:	d059      	beq.n	8012362 <uxr_read_framed_msg+0x302>
 80122ae:	2302      	movs	r3, #2
 80122b0:	7023      	strb	r3, [r4, #0]
 80122b2:	e6e6      	b.n	8012082 <uxr_read_framed_msg+0x22>
 80122b4:	f894 a02c 	ldrb.w	sl, [r4, #44]	@ 0x2c
 80122b8:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 80122bc:	f04f 0e2a 	mov.w	lr, #42	@ 0x2a
 80122c0:	1c51      	adds	r1, r2, #1
 80122c2:	084b      	lsrs	r3, r1, #1
 80122c4:	fba5 c303 	umull	ip, r3, r5, r3
 80122c8:	089b      	lsrs	r3, r3, #2
 80122ca:	fb0e 1313 	mls	r3, lr, r3, r1
 80122ce:	4592      	cmp	sl, r2
 80122d0:	eb04 0002 	add.w	r0, r4, r2
 80122d4:	b2da      	uxtb	r2, r3
 80122d6:	f43f af04 	beq.w	80120e2 <uxr_read_framed_msg+0x82>
 80122da:	7883      	ldrb	r3, [r0, #2]
 80122dc:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 80122e0:	2b7e      	cmp	r3, #126	@ 0x7e
 80122e2:	d1ed      	bne.n	80122c0 <uxr_read_framed_msg+0x260>
 80122e4:	2301      	movs	r3, #1
 80122e6:	7023      	strb	r3, [r4, #0]
 80122e8:	e6cb      	b.n	8012082 <uxr_read_framed_msg+0x22>
 80122ea:	f100 0c01 	add.w	ip, r0, #1
 80122ee:	ea4f 025c 	mov.w	r2, ip, lsr #1
 80122f2:	fba5 8202 	umull	r8, r2, r5, r2
 80122f6:	0892      	lsrs	r2, r2, #2
 80122f8:	fb01 c212 	mls	r2, r1, r2, ip
 80122fc:	eb04 0c02 	add.w	ip, r4, r2
 8012300:	b2d2      	uxtb	r2, r2
 8012302:	4592      	cmp	sl, r2
 8012304:	f100 0002 	add.w	r0, r0, #2
 8012308:	f43f af47 	beq.w	801219a <uxr_read_framed_msg+0x13a>
 801230c:	0842      	lsrs	r2, r0, #1
 801230e:	f89c a002 	ldrb.w	sl, [ip, #2]
 8012312:	fba5 8202 	umull	r8, r2, r5, r2
 8012316:	0892      	lsrs	r2, r2, #2
 8012318:	fb01 0012 	mls	r0, r1, r2, r0
 801231c:	f1ba 0f7e 	cmp.w	sl, #126	@ 0x7e
 8012320:	f08a 0c20 	eor.w	ip, sl, #32
 8012324:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 8012328:	f47f af11 	bne.w	801214e <uxr_read_framed_msg+0xee>
 801232c:	459e      	cmp	lr, r3
 801232e:	ee17 8a90 	vmov	r8, s15
 8012332:	f43f af37 	beq.w	80121a4 <uxr_read_framed_msg+0x144>
 8012336:	2301      	movs	r3, #1
 8012338:	7023      	strb	r3, [r4, #0]
 801233a:	e6a2      	b.n	8012082 <uxr_read_framed_msg+0x22>
 801233c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801233e:	9300      	str	r3, [sp, #0]
 8012340:	2301      	movs	r3, #1
 8012342:	9301      	str	r3, [sp, #4]
 8012344:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012346:	464a      	mov	r2, r9
 8012348:	4641      	mov	r1, r8
 801234a:	4620      	mov	r0, r4
 801234c:	f7ff fe06 	bl	8011f5c <uxr_framing_read_transport>
 8012350:	2800      	cmp	r0, #0
 8012352:	f43f aec6 	beq.w	80120e2 <uxr_read_framed_msg+0x82>
 8012356:	7823      	ldrb	r3, [r4, #0]
 8012358:	e693      	b.n	8012082 <uxr_read_framed_msg+0x22>
 801235a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801235c:	9300      	str	r3, [sp, #0]
 801235e:	2302      	movs	r3, #2
 8012360:	e7ef      	b.n	8012342 <uxr_read_framed_msg+0x2e2>
 8012362:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012364:	9300      	str	r3, [sp, #0]
 8012366:	2304      	movs	r3, #4
 8012368:	9301      	str	r3, [sp, #4]
 801236a:	464a      	mov	r2, r9
 801236c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801236e:	4641      	mov	r1, r8
 8012370:	4620      	mov	r0, r4
 8012372:	f7ff fdf3 	bl	8011f5c <uxr_framing_read_transport>
 8012376:	2800      	cmp	r0, #0
 8012378:	d1ed      	bne.n	8012356 <uxr_read_framed_msg+0x2f6>
 801237a:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 801237e:	2b7e      	cmp	r3, #126	@ 0x7e
 8012380:	d0e9      	beq.n	8012356 <uxr_read_framed_msg+0x2f6>
 8012382:	e6ae      	b.n	80120e2 <uxr_read_framed_msg+0x82>
 8012384:	30c30c31 	.word	0x30c30c31
 8012388:	0801a174 	.word	0x0801a174
 801238c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801238e:	9300      	str	r3, [sp, #0]
 8012390:	2305      	movs	r3, #5
 8012392:	9301      	str	r3, [sp, #4]
 8012394:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012396:	f7ff fde1 	bl	8011f5c <uxr_framing_read_transport>
 801239a:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801239e:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 80123a2:	429a      	cmp	r2, r3
 80123a4:	f43f ae9d 	beq.w	80120e2 <uxr_read_framed_msg+0x82>
 80123a8:	e668      	b.n	801207c <uxr_read_framed_msg+0x1c>
 80123aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80123ac:	9300      	str	r3, [sp, #0]
 80123ae:	2303      	movs	r3, #3
 80123b0:	e7c7      	b.n	8012342 <uxr_read_framed_msg+0x2e2>
 80123b2:	2305      	movs	r3, #5
 80123b4:	7023      	strb	r3, [r4, #0]
 80123b6:	e664      	b.n	8012082 <uxr_read_framed_msg+0x22>
 80123b8:	ee17 8a90 	vmov	r8, s15
 80123bc:	f43f aef2 	beq.w	80121a4 <uxr_read_framed_msg+0x144>
 80123c0:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 80123c4:	d08e      	beq.n	80122e4 <uxr_read_framed_msg+0x284>
 80123c6:	ebae 0303 	sub.w	r3, lr, r3
 80123ca:	3302      	adds	r3, #2
 80123cc:	9301      	str	r3, [sp, #4]
 80123ce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80123d0:	9300      	str	r3, [sp, #0]
 80123d2:	e7b7      	b.n	8012344 <uxr_read_framed_msg+0x2e4>
 80123d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80123d6:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 80123da:	7013      	strb	r3, [r2, #0]
 80123dc:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 80123de:	b003      	add	sp, #12
 80123e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80123e4:	f103 0c01 	add.w	ip, r3, #1
 80123e8:	ea4f 025c 	mov.w	r2, ip, lsr #1
 80123ec:	fba5 0202 	umull	r0, r2, r5, r2
 80123f0:	0892      	lsrs	r2, r2, #2
 80123f2:	202a      	movs	r0, #42	@ 0x2a
 80123f4:	fb00 c212 	mls	r2, r0, r2, ip
 80123f8:	fa5f fc82 	uxtb.w	ip, r2
 80123fc:	4561      	cmp	r1, ip
 80123fe:	d09d      	beq.n	801233c <uxr_read_framed_msg+0x2dc>
 8012400:	3302      	adds	r3, #2
 8012402:	4422      	add	r2, r4
 8012404:	0859      	lsrs	r1, r3, #1
 8012406:	7892      	ldrb	r2, [r2, #2]
 8012408:	fba5 c101 	umull	ip, r1, r5, r1
 801240c:	0889      	lsrs	r1, r1, #2
 801240e:	fb00 3311 	mls	r3, r0, r1, r3
 8012412:	2a7e      	cmp	r2, #126	@ 0x7e
 8012414:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012418:	f000 80aa 	beq.w	8012570 <uxr_read_framed_msg+0x510>
 801241c:	f082 0220 	eor.w	r2, r2, #32
 8012420:	e654      	b.n	80120cc <uxr_read_framed_msg+0x6c>
 8012422:	1c58      	adds	r0, r3, #1
 8012424:	0842      	lsrs	r2, r0, #1
 8012426:	fba5 c202 	umull	ip, r2, r5, r2
 801242a:	0892      	lsrs	r2, r2, #2
 801242c:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8012430:	fb0c 0212 	mls	r2, ip, r2, r0
 8012434:	b2d0      	uxtb	r0, r2
 8012436:	4281      	cmp	r1, r0
 8012438:	d08f      	beq.n	801235a <uxr_read_framed_msg+0x2fa>
 801243a:	4422      	add	r2, r4
 801243c:	3302      	adds	r3, #2
 801243e:	7890      	ldrb	r0, [r2, #2]
 8012440:	085a      	lsrs	r2, r3, #1
 8012442:	fba5 1202 	umull	r1, r2, r5, r2
 8012446:	0892      	lsrs	r2, r2, #2
 8012448:	fb0c 3312 	mls	r3, ip, r2, r3
 801244c:	287e      	cmp	r0, #126	@ 0x7e
 801244e:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 8012452:	d07d      	beq.n	8012550 <uxr_read_framed_msg+0x4f0>
 8012454:	f080 0020 	eor.w	r0, r0, #32
 8012458:	e660      	b.n	801211c <uxr_read_framed_msg+0xbc>
 801245a:	1c59      	adds	r1, r3, #1
 801245c:	084a      	lsrs	r2, r1, #1
 801245e:	fba5 c202 	umull	ip, r2, r5, r2
 8012462:	0892      	lsrs	r2, r2, #2
 8012464:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8012468:	fb0c 1212 	mls	r2, ip, r2, r1
 801246c:	b2d1      	uxtb	r1, r2
 801246e:	4288      	cmp	r0, r1
 8012470:	f43f af64 	beq.w	801233c <uxr_read_framed_msg+0x2dc>
 8012474:	4422      	add	r2, r4
 8012476:	3302      	adds	r3, #2
 8012478:	7891      	ldrb	r1, [r2, #2]
 801247a:	085a      	lsrs	r2, r3, #1
 801247c:	fba5 0202 	umull	r0, r2, r5, r2
 8012480:	0892      	lsrs	r2, r2, #2
 8012482:	fb0c 3312 	mls	r3, ip, r2, r3
 8012486:	297e      	cmp	r1, #126	@ 0x7e
 8012488:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 801248c:	d070      	beq.n	8012570 <uxr_read_framed_msg+0x510>
 801248e:	f081 0120 	eor.w	r1, r1, #32
 8012492:	e6a3      	b.n	80121dc <uxr_read_framed_msg+0x17c>
 8012494:	f103 0c01 	add.w	ip, r3, #1
 8012498:	ea4f 025c 	mov.w	r2, ip, lsr #1
 801249c:	fba5 0202 	umull	r0, r2, r5, r2
 80124a0:	0892      	lsrs	r2, r2, #2
 80124a2:	202a      	movs	r0, #42	@ 0x2a
 80124a4:	fb00 c212 	mls	r2, r0, r2, ip
 80124a8:	fa5f fc82 	uxtb.w	ip, r2
 80124ac:	4561      	cmp	r1, ip
 80124ae:	f43f af58 	beq.w	8012362 <uxr_read_framed_msg+0x302>
 80124b2:	4422      	add	r2, r4
 80124b4:	3302      	adds	r3, #2
 80124b6:	7891      	ldrb	r1, [r2, #2]
 80124b8:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 80124bc:	085a      	lsrs	r2, r3, #1
 80124be:	fba5 c202 	umull	ip, r2, r5, r2
 80124c2:	0892      	lsrs	r2, r2, #2
 80124c4:	fb00 3312 	mls	r3, r0, r2, r3
 80124c8:	297e      	cmp	r1, #126	@ 0x7e
 80124ca:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 80124ce:	f43f af48 	beq.w	8012362 <uxr_read_framed_msg+0x302>
 80124d2:	f081 0120 	eor.w	r1, r1, #32
 80124d6:	f884 102e 	strb.w	r1, [r4, #46]	@ 0x2e
 80124da:	e6e8      	b.n	80122ae <uxr_read_framed_msg+0x24e>
 80124dc:	1c58      	adds	r0, r3, #1
 80124de:	0842      	lsrs	r2, r0, #1
 80124e0:	fba5 c202 	umull	ip, r2, r5, r2
 80124e4:	0892      	lsrs	r2, r2, #2
 80124e6:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 80124ea:	fb0c 0212 	mls	r2, ip, r2, r0
 80124ee:	b2d0      	uxtb	r0, r2
 80124f0:	4281      	cmp	r1, r0
 80124f2:	f43f af32 	beq.w	801235a <uxr_read_framed_msg+0x2fa>
 80124f6:	4422      	add	r2, r4
 80124f8:	3302      	adds	r3, #2
 80124fa:	7890      	ldrb	r0, [r2, #2]
 80124fc:	085a      	lsrs	r2, r3, #1
 80124fe:	fba5 1202 	umull	r1, r2, r5, r2
 8012502:	0892      	lsrs	r2, r2, #2
 8012504:	fb0c 3312 	mls	r3, ip, r2, r3
 8012508:	287e      	cmp	r0, #126	@ 0x7e
 801250a:	f884 302d 	strb.w	r3, [r4, #45]	@ 0x2d
 801250e:	d01f      	beq.n	8012550 <uxr_read_framed_msg+0x4f0>
 8012510:	f080 0020 	eor.w	r0, r0, #32
 8012514:	e68b      	b.n	801222e <uxr_read_framed_msg+0x1ce>
 8012516:	1c51      	adds	r1, r2, #1
 8012518:	084b      	lsrs	r3, r1, #1
 801251a:	fba5 c303 	umull	ip, r3, r5, r3
 801251e:	089b      	lsrs	r3, r3, #2
 8012520:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8012524:	fb0c 1313 	mls	r3, ip, r3, r1
 8012528:	b2d9      	uxtb	r1, r3
 801252a:	4288      	cmp	r0, r1
 801252c:	f43f af3d 	beq.w	80123aa <uxr_read_framed_msg+0x34a>
 8012530:	3202      	adds	r2, #2
 8012532:	4423      	add	r3, r4
 8012534:	0850      	lsrs	r0, r2, #1
 8012536:	789b      	ldrb	r3, [r3, #2]
 8012538:	fba5 1000 	umull	r1, r0, r5, r0
 801253c:	0880      	lsrs	r0, r0, #2
 801253e:	fb0c 2210 	mls	r2, ip, r0, r2
 8012542:	2b7e      	cmp	r3, #126	@ 0x7e
 8012544:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8012548:	d016      	beq.n	8012578 <uxr_read_framed_msg+0x518>
 801254a:	f083 0120 	eor.w	r1, r3, #32
 801254e:	e68b      	b.n	8012268 <uxr_read_framed_msg+0x208>
 8012550:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012552:	9300      	str	r3, [sp, #0]
 8012554:	2302      	movs	r3, #2
 8012556:	9301      	str	r3, [sp, #4]
 8012558:	464a      	mov	r2, r9
 801255a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801255c:	4641      	mov	r1, r8
 801255e:	4620      	mov	r0, r4
 8012560:	f7ff fcfc 	bl	8011f5c <uxr_framing_read_transport>
 8012564:	2800      	cmp	r0, #0
 8012566:	f47f aef6 	bne.w	8012356 <uxr_read_framed_msg+0x2f6>
 801256a:	2301      	movs	r3, #1
 801256c:	7023      	strb	r3, [r4, #0]
 801256e:	e588      	b.n	8012082 <uxr_read_framed_msg+0x22>
 8012570:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012572:	9300      	str	r3, [sp, #0]
 8012574:	2301      	movs	r3, #1
 8012576:	e7ee      	b.n	8012556 <uxr_read_framed_msg+0x4f6>
 8012578:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801257a:	9300      	str	r3, [sp, #0]
 801257c:	2303      	movs	r3, #3
 801257e:	e7ea      	b.n	8012556 <uxr_read_framed_msg+0x4f6>
 8012580:	ee17 8a90 	vmov	r8, s15
 8012584:	e6ae      	b.n	80122e4 <uxr_read_framed_msg+0x284>
 8012586:	bf00      	nop

08012588 <uxr_stream_id>:
 8012588:	2901      	cmp	r1, #1
 801258a:	b082      	sub	sp, #8
 801258c:	d01d      	beq.n	80125ca <uxr_stream_id+0x42>
 801258e:	2902      	cmp	r1, #2
 8012590:	f04f 0c00 	mov.w	ip, #0
 8012594:	d01e      	beq.n	80125d4 <uxr_stream_id+0x4c>
 8012596:	2300      	movs	r3, #0
 8012598:	f36c 0307 	bfi	r3, ip, #0, #8
 801259c:	f360 230f 	bfi	r3, r0, #8, #8
 80125a0:	f361 4317 	bfi	r3, r1, #16, #8
 80125a4:	f362 631f 	bfi	r3, r2, #24, #8
 80125a8:	b2da      	uxtb	r2, r3
 80125aa:	2000      	movs	r0, #0
 80125ac:	f362 0007 	bfi	r0, r2, #0, #8
 80125b0:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80125b4:	f362 200f 	bfi	r0, r2, #8, #8
 80125b8:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80125bc:	f362 4017 	bfi	r0, r2, #16, #8
 80125c0:	0e1b      	lsrs	r3, r3, #24
 80125c2:	f363 601f 	bfi	r0, r3, #24, #8
 80125c6:	b002      	add	sp, #8
 80125c8:	4770      	bx	lr
 80125ca:	f100 0c01 	add.w	ip, r0, #1
 80125ce:	fa5f fc8c 	uxtb.w	ip, ip
 80125d2:	e7e0      	b.n	8012596 <uxr_stream_id+0xe>
 80125d4:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 80125d8:	e7dd      	b.n	8012596 <uxr_stream_id+0xe>
 80125da:	bf00      	nop

080125dc <uxr_stream_id_from_raw>:
 80125dc:	b082      	sub	sp, #8
 80125de:	b130      	cbz	r0, 80125ee <uxr_stream_id_from_raw+0x12>
 80125e0:	0603      	lsls	r3, r0, #24
 80125e2:	d420      	bmi.n	8012626 <uxr_stream_id_from_raw+0x4a>
 80125e4:	1e42      	subs	r2, r0, #1
 80125e6:	b2d2      	uxtb	r2, r2
 80125e8:	f04f 0c01 	mov.w	ip, #1
 80125ec:	e001      	b.n	80125f2 <uxr_stream_id_from_raw+0x16>
 80125ee:	4684      	mov	ip, r0
 80125f0:	4602      	mov	r2, r0
 80125f2:	2300      	movs	r3, #0
 80125f4:	f360 0307 	bfi	r3, r0, #0, #8
 80125f8:	f362 230f 	bfi	r3, r2, #8, #8
 80125fc:	f36c 4317 	bfi	r3, ip, #16, #8
 8012600:	f361 631f 	bfi	r3, r1, #24, #8
 8012604:	b2da      	uxtb	r2, r3
 8012606:	2000      	movs	r0, #0
 8012608:	f362 0007 	bfi	r0, r2, #0, #8
 801260c:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8012610:	f362 200f 	bfi	r0, r2, #8, #8
 8012614:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8012618:	f362 4017 	bfi	r0, r2, #16, #8
 801261c:	0e1b      	lsrs	r3, r3, #24
 801261e:	f363 601f 	bfi	r0, r3, #24, #8
 8012622:	b002      	add	sp, #8
 8012624:	4770      	bx	lr
 8012626:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 801262a:	f04f 0c02 	mov.w	ip, #2
 801262e:	e7e0      	b.n	80125f2 <uxr_stream_id_from_raw+0x16>

08012630 <uxr_init_stream_storage>:
 8012630:	2300      	movs	r3, #0
 8012632:	7403      	strb	r3, [r0, #16]
 8012634:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8012638:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 801263c:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 8012640:	4770      	bx	lr
 8012642:	bf00      	nop

08012644 <uxr_reset_stream_storage>:
 8012644:	b570      	push	{r4, r5, r6, lr}
 8012646:	7c03      	ldrb	r3, [r0, #16]
 8012648:	4604      	mov	r4, r0
 801264a:	b153      	cbz	r3, 8012662 <uxr_reset_stream_storage+0x1e>
 801264c:	4606      	mov	r6, r0
 801264e:	2500      	movs	r5, #0
 8012650:	4630      	mov	r0, r6
 8012652:	f004 ff63 	bl	801751c <uxr_reset_output_best_effort_stream>
 8012656:	7c23      	ldrb	r3, [r4, #16]
 8012658:	3501      	adds	r5, #1
 801265a:	42ab      	cmp	r3, r5
 801265c:	f106 0610 	add.w	r6, r6, #16
 8012660:	d8f6      	bhi.n	8012650 <uxr_reset_stream_storage+0xc>
 8012662:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8012666:	b163      	cbz	r3, 8012682 <uxr_reset_stream_storage+0x3e>
 8012668:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801266c:	2500      	movs	r5, #0
 801266e:	4630      	mov	r0, r6
 8012670:	f004 fd56 	bl	8017120 <uxr_reset_input_best_effort_stream>
 8012674:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8012678:	3501      	adds	r5, #1
 801267a:	42ab      	cmp	r3, r5
 801267c:	f106 0602 	add.w	r6, r6, #2
 8012680:	d8f5      	bhi.n	801266e <uxr_reset_stream_storage+0x2a>
 8012682:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8012686:	b163      	cbz	r3, 80126a2 <uxr_reset_stream_storage+0x5e>
 8012688:	f104 0618 	add.w	r6, r4, #24
 801268c:	2500      	movs	r5, #0
 801268e:	4630      	mov	r0, r6
 8012690:	f004 fff0 	bl	8017674 <uxr_reset_output_reliable_stream>
 8012694:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8012698:	3501      	adds	r5, #1
 801269a:	42ab      	cmp	r3, r5
 801269c:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 80126a0:	d8f5      	bhi.n	801268e <uxr_reset_stream_storage+0x4a>
 80126a2:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 80126a6:	b163      	cbz	r3, 80126c2 <uxr_reset_stream_storage+0x7e>
 80126a8:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 80126ac:	2500      	movs	r5, #0
 80126ae:	4630      	mov	r0, r6
 80126b0:	f004 fdaa 	bl	8017208 <uxr_reset_input_reliable_stream>
 80126b4:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 80126b8:	3501      	adds	r5, #1
 80126ba:	42ab      	cmp	r3, r5
 80126bc:	f106 0618 	add.w	r6, r6, #24
 80126c0:	d8f5      	bhi.n	80126ae <uxr_reset_stream_storage+0x6a>
 80126c2:	bd70      	pop	{r4, r5, r6, pc}

080126c4 <uxr_add_output_best_effort_buffer>:
 80126c4:	b510      	push	{r4, lr}
 80126c6:	7c04      	ldrb	r4, [r0, #16]
 80126c8:	f104 0c01 	add.w	ip, r4, #1
 80126cc:	b082      	sub	sp, #8
 80126ce:	f880 c010 	strb.w	ip, [r0, #16]
 80126d2:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 80126d6:	f004 ff17 	bl	8017508 <uxr_init_output_best_effort_stream>
 80126da:	2201      	movs	r2, #1
 80126dc:	4611      	mov	r1, r2
 80126de:	4620      	mov	r0, r4
 80126e0:	b002      	add	sp, #8
 80126e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80126e6:	f7ff bf4f 	b.w	8012588 <uxr_stream_id>
 80126ea:	bf00      	nop

080126ec <uxr_add_output_reliable_buffer>:
 80126ec:	b510      	push	{r4, lr}
 80126ee:	b084      	sub	sp, #16
 80126f0:	4684      	mov	ip, r0
 80126f2:	f89d 0018 	ldrb.w	r0, [sp, #24]
 80126f6:	9000      	str	r0, [sp, #0]
 80126f8:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 80126fc:	2028      	movs	r0, #40	@ 0x28
 80126fe:	fb00 c004 	mla	r0, r0, r4, ip
 8012702:	f104 0e01 	add.w	lr, r4, #1
 8012706:	3018      	adds	r0, #24
 8012708:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 801270c:	f004 ff7a 	bl	8017604 <uxr_init_output_reliable_stream>
 8012710:	2201      	movs	r2, #1
 8012712:	2102      	movs	r1, #2
 8012714:	4620      	mov	r0, r4
 8012716:	b004      	add	sp, #16
 8012718:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801271c:	f7ff bf34 	b.w	8012588 <uxr_stream_id>

08012720 <uxr_add_input_best_effort_buffer>:
 8012720:	b510      	push	{r4, lr}
 8012722:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 8012726:	4603      	mov	r3, r0
 8012728:	1c62      	adds	r2, r4, #1
 801272a:	f104 0021 	add.w	r0, r4, #33	@ 0x21
 801272e:	b082      	sub	sp, #8
 8012730:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8012734:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8012738:	f004 fcee 	bl	8017118 <uxr_init_input_best_effort_stream>
 801273c:	2200      	movs	r2, #0
 801273e:	2101      	movs	r1, #1
 8012740:	4620      	mov	r0, r4
 8012742:	b002      	add	sp, #8
 8012744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012748:	f7ff bf1e 	b.w	8012588 <uxr_stream_id>

0801274c <uxr_add_input_reliable_buffer>:
 801274c:	b510      	push	{r4, lr}
 801274e:	b084      	sub	sp, #16
 8012750:	4684      	mov	ip, r0
 8012752:	9806      	ldr	r0, [sp, #24]
 8012754:	9000      	str	r0, [sp, #0]
 8012756:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 801275a:	2018      	movs	r0, #24
 801275c:	fb00 c004 	mla	r0, r0, r4, ip
 8012760:	f104 0e01 	add.w	lr, r4, #1
 8012764:	3048      	adds	r0, #72	@ 0x48
 8012766:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 801276a:	f004 fd21 	bl	80171b0 <uxr_init_input_reliable_stream>
 801276e:	2200      	movs	r2, #0
 8012770:	2102      	movs	r1, #2
 8012772:	4620      	mov	r0, r4
 8012774:	b004      	add	sp, #16
 8012776:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801277a:	f7ff bf05 	b.w	8012588 <uxr_stream_id>
 801277e:	bf00      	nop

08012780 <uxr_get_output_best_effort_stream>:
 8012780:	7c03      	ldrb	r3, [r0, #16]
 8012782:	428b      	cmp	r3, r1
 8012784:	bf8c      	ite	hi
 8012786:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 801278a:	2000      	movls	r0, #0
 801278c:	4770      	bx	lr
 801278e:	bf00      	nop

08012790 <uxr_get_output_reliable_stream>:
 8012790:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8012794:	428b      	cmp	r3, r1
 8012796:	bf83      	ittte	hi
 8012798:	2328      	movhi	r3, #40	@ 0x28
 801279a:	fb03 0001 	mlahi	r0, r3, r1, r0
 801279e:	3018      	addhi	r0, #24
 80127a0:	2000      	movls	r0, #0
 80127a2:	4770      	bx	lr

080127a4 <uxr_get_input_best_effort_stream>:
 80127a4:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 80127a8:	428b      	cmp	r3, r1
 80127aa:	bf86      	itte	hi
 80127ac:	3121      	addhi	r1, #33	@ 0x21
 80127ae:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 80127b2:	2000      	movls	r0, #0
 80127b4:	4770      	bx	lr
 80127b6:	bf00      	nop

080127b8 <uxr_get_input_reliable_stream>:
 80127b8:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 80127bc:	428b      	cmp	r3, r1
 80127be:	bf83      	ittte	hi
 80127c0:	2318      	movhi	r3, #24
 80127c2:	fb03 0001 	mlahi	r0, r3, r1, r0
 80127c6:	3048      	addhi	r0, #72	@ 0x48
 80127c8:	2000      	movls	r0, #0
 80127ca:	4770      	bx	lr

080127cc <uxr_output_streams_confirmed>:
 80127cc:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80127d0:	b183      	cbz	r3, 80127f4 <uxr_output_streams_confirmed+0x28>
 80127d2:	b570      	push	{r4, r5, r6, lr}
 80127d4:	4606      	mov	r6, r0
 80127d6:	f100 0518 	add.w	r5, r0, #24
 80127da:	2400      	movs	r4, #0
 80127dc:	e001      	b.n	80127e2 <uxr_output_streams_confirmed+0x16>
 80127de:	3528      	adds	r5, #40	@ 0x28
 80127e0:	b138      	cbz	r0, 80127f2 <uxr_output_streams_confirmed+0x26>
 80127e2:	4628      	mov	r0, r5
 80127e4:	f005 f9b6 	bl	8017b54 <uxr_is_output_up_to_date>
 80127e8:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 80127ec:	3401      	adds	r4, #1
 80127ee:	42a3      	cmp	r3, r4
 80127f0:	d8f5      	bhi.n	80127de <uxr_output_streams_confirmed+0x12>
 80127f2:	bd70      	pop	{r4, r5, r6, pc}
 80127f4:	2001      	movs	r0, #1
 80127f6:	4770      	bx	lr

080127f8 <uxr_buffer_submessage_header>:
 80127f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80127fa:	4604      	mov	r4, r0
 80127fc:	460e      	mov	r6, r1
 80127fe:	2104      	movs	r1, #4
 8012800:	4615      	mov	r5, r2
 8012802:	461f      	mov	r7, r3
 8012804:	f7fd fbf4 	bl	800fff0 <ucdr_align_to>
 8012808:	2301      	movs	r3, #1
 801280a:	ea47 0203 	orr.w	r2, r7, r3
 801280e:	4631      	mov	r1, r6
 8012810:	7523      	strb	r3, [r4, #20]
 8012812:	4620      	mov	r0, r4
 8012814:	462b      	mov	r3, r5
 8012816:	f000 fa27 	bl	8012c68 <uxr_serialize_submessage_header>
 801281a:	4620      	mov	r0, r4
 801281c:	f7fd fbfe 	bl	801001c <ucdr_buffer_remaining>
 8012820:	42a8      	cmp	r0, r5
 8012822:	bf34      	ite	cc
 8012824:	2000      	movcc	r0, #0
 8012826:	2001      	movcs	r0, #1
 8012828:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801282a:	bf00      	nop

0801282c <uxr_read_submessage_header>:
 801282c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012830:	4604      	mov	r4, r0
 8012832:	460d      	mov	r5, r1
 8012834:	2104      	movs	r1, #4
 8012836:	4616      	mov	r6, r2
 8012838:	4698      	mov	r8, r3
 801283a:	f7fd fbd9 	bl	800fff0 <ucdr_align_to>
 801283e:	4620      	mov	r0, r4
 8012840:	f7fd fbec 	bl	801001c <ucdr_buffer_remaining>
 8012844:	2803      	cmp	r0, #3
 8012846:	bf8c      	ite	hi
 8012848:	2701      	movhi	r7, #1
 801284a:	2700      	movls	r7, #0
 801284c:	d802      	bhi.n	8012854 <uxr_read_submessage_header+0x28>
 801284e:	4638      	mov	r0, r7
 8012850:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012854:	4633      	mov	r3, r6
 8012856:	4642      	mov	r2, r8
 8012858:	4620      	mov	r0, r4
 801285a:	4629      	mov	r1, r5
 801285c:	f000 fa18 	bl	8012c90 <uxr_deserialize_submessage_header>
 8012860:	f898 3000 	ldrb.w	r3, [r8]
 8012864:	f003 0201 	and.w	r2, r3, #1
 8012868:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 801286c:	f888 3000 	strb.w	r3, [r8]
 8012870:	7522      	strb	r2, [r4, #20]
 8012872:	4638      	mov	r0, r7
 8012874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08012878 <uxr_submessage_padding>:
 8012878:	f010 0003 	ands.w	r0, r0, #3
 801287c:	bf18      	it	ne
 801287e:	f1c0 0004 	rsbne	r0, r0, #4
 8012882:	4770      	bx	lr

08012884 <uxr_millis>:
 8012884:	b510      	push	{r4, lr}
 8012886:	b084      	sub	sp, #16
 8012888:	4669      	mov	r1, sp
 801288a:	2001      	movs	r0, #1
 801288c:	f7f0 fccc 	bl	8003228 <clock_gettime>
 8012890:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 8012894:	4906      	ldr	r1, [pc, #24]	@ (80128b0 <uxr_millis+0x2c>)
 8012896:	fba0 0301 	umull	r0, r3, r0, r1
 801289a:	1900      	adds	r0, r0, r4
 801289c:	fb01 3102 	mla	r1, r1, r2, r3
 80128a0:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 80128a4:	4a03      	ldr	r2, [pc, #12]	@ (80128b4 <uxr_millis+0x30>)
 80128a6:	2300      	movs	r3, #0
 80128a8:	f7ee f938 	bl	8000b1c <__aeabi_ldivmod>
 80128ac:	b004      	add	sp, #16
 80128ae:	bd10      	pop	{r4, pc}
 80128b0:	3b9aca00 	.word	0x3b9aca00
 80128b4:	000f4240 	.word	0x000f4240

080128b8 <uxr_nanos>:
 80128b8:	b510      	push	{r4, lr}
 80128ba:	b084      	sub	sp, #16
 80128bc:	4669      	mov	r1, sp
 80128be:	2001      	movs	r0, #1
 80128c0:	f7f0 fcb2 	bl	8003228 <clock_gettime>
 80128c4:	4a06      	ldr	r2, [pc, #24]	@ (80128e0 <uxr_nanos+0x28>)
 80128c6:	9800      	ldr	r0, [sp, #0]
 80128c8:	9902      	ldr	r1, [sp, #8]
 80128ca:	9c01      	ldr	r4, [sp, #4]
 80128cc:	fba0 0302 	umull	r0, r3, r0, r2
 80128d0:	1840      	adds	r0, r0, r1
 80128d2:	fb02 3304 	mla	r3, r2, r4, r3
 80128d6:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 80128da:	b004      	add	sp, #16
 80128dc:	bd10      	pop	{r4, pc}
 80128de:	bf00      	nop
 80128e0:	3b9aca00 	.word	0x3b9aca00

080128e4 <on_full_output_buffer_fragmented>:
 80128e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128e8:	460c      	mov	r4, r1
 80128ea:	b08a      	sub	sp, #40	@ 0x28
 80128ec:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 80128f0:	4606      	mov	r6, r0
 80128f2:	f104 0008 	add.w	r0, r4, #8
 80128f6:	f7ff ff4b 	bl	8012790 <uxr_get_output_reliable_stream>
 80128fa:	4605      	mov	r5, r0
 80128fc:	f005 f934 	bl	8017b68 <get_available_free_slots>
 8012900:	b968      	cbnz	r0, 801291e <on_full_output_buffer_fragmented+0x3a>
 8012902:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 8012906:	4620      	mov	r0, r4
 8012908:	4798      	blx	r3
 801290a:	b918      	cbnz	r0, 8012914 <on_full_output_buffer_fragmented+0x30>
 801290c:	2001      	movs	r0, #1
 801290e:	b00a      	add	sp, #40	@ 0x28
 8012910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012914:	4628      	mov	r0, r5
 8012916:	f005 f927 	bl	8017b68 <get_available_free_slots>
 801291a:	2800      	cmp	r0, #0
 801291c:	d0f6      	beq.n	801290c <on_full_output_buffer_fragmented+0x28>
 801291e:	8929      	ldrh	r1, [r5, #8]
 8012920:	89eb      	ldrh	r3, [r5, #14]
 8012922:	7b28      	ldrb	r0, [r5, #12]
 8012924:	686a      	ldr	r2, [r5, #4]
 8012926:	fbb2 f8f1 	udiv	r8, r2, r1
 801292a:	fbb3 f2f1 	udiv	r2, r3, r1
 801292e:	fb01 3112 	mls	r1, r1, r2, r3
 8012932:	f5c0 407f 	rsb	r0, r0, #65280	@ 0xff00
 8012936:	b289      	uxth	r1, r1
 8012938:	fb08 f101 	mul.w	r1, r8, r1
 801293c:	30fc      	adds	r0, #252	@ 0xfc
 801293e:	f1a8 0804 	sub.w	r8, r8, #4
 8012942:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 8012946:	4440      	add	r0, r8
 8012948:	b287      	uxth	r7, r0
 801294a:	1bdb      	subs	r3, r3, r7
 801294c:	f8c4 30c4 	str.w	r3, [r4, #196]	@ 0xc4
 8012950:	682b      	ldr	r3, [r5, #0]
 8012952:	3104      	adds	r1, #4
 8012954:	4419      	add	r1, r3
 8012956:	4642      	mov	r2, r8
 8012958:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801295c:	9300      	str	r3, [sp, #0]
 801295e:	a802      	add	r0, sp, #8
 8012960:	2300      	movs	r3, #0
 8012962:	f7fd fb19 	bl	800ff98 <ucdr_init_buffer_origin_offset>
 8012966:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 801296a:	f102 0308 	add.w	r3, r2, #8
 801296e:	4543      	cmp	r3, r8
 8012970:	d928      	bls.n	80129c4 <on_full_output_buffer_fragmented+0xe0>
 8012972:	463a      	mov	r2, r7
 8012974:	2300      	movs	r3, #0
 8012976:	210d      	movs	r1, #13
 8012978:	a802      	add	r0, sp, #8
 801297a:	f7ff ff3d 	bl	80127f8 <uxr_buffer_submessage_header>
 801297e:	8929      	ldrh	r1, [r5, #8]
 8012980:	89eb      	ldrh	r3, [r5, #14]
 8012982:	fbb3 f2f1 	udiv	r2, r3, r1
 8012986:	fb01 3312 	mls	r3, r1, r2, r3
 801298a:	b29b      	uxth	r3, r3
 801298c:	686a      	ldr	r2, [r5, #4]
 801298e:	fbb2 f2f1 	udiv	r2, r2, r1
 8012992:	fb02 f303 	mul.w	r3, r2, r3
 8012996:	682a      	ldr	r2, [r5, #0]
 8012998:	f842 8003 	str.w	r8, [r2, r3]
 801299c:	89e8      	ldrh	r0, [r5, #14]
 801299e:	2101      	movs	r1, #1
 80129a0:	f005 f902 	bl	8017ba8 <uxr_seq_num_add>
 80129a4:	9904      	ldr	r1, [sp, #16]
 80129a6:	9a03      	ldr	r2, [sp, #12]
 80129a8:	81e8      	strh	r0, [r5, #14]
 80129aa:	1a52      	subs	r2, r2, r1
 80129ac:	4630      	mov	r0, r6
 80129ae:	f7fd fb05 	bl	800ffbc <ucdr_init_buffer>
 80129b2:	4630      	mov	r0, r6
 80129b4:	490f      	ldr	r1, [pc, #60]	@ (80129f4 <on_full_output_buffer_fragmented+0x110>)
 80129b6:	4622      	mov	r2, r4
 80129b8:	f7fd fad4 	bl	800ff64 <ucdr_set_on_full_buffer_callback>
 80129bc:	2000      	movs	r0, #0
 80129be:	b00a      	add	sp, #40	@ 0x28
 80129c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80129c4:	b292      	uxth	r2, r2
 80129c6:	2302      	movs	r3, #2
 80129c8:	210d      	movs	r1, #13
 80129ca:	a802      	add	r0, sp, #8
 80129cc:	f7ff ff14 	bl	80127f8 <uxr_buffer_submessage_header>
 80129d0:	8928      	ldrh	r0, [r5, #8]
 80129d2:	89eb      	ldrh	r3, [r5, #14]
 80129d4:	fbb3 f1f0 	udiv	r1, r3, r0
 80129d8:	fb00 3311 	mls	r3, r0, r1, r3
 80129dc:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 80129e0:	6869      	ldr	r1, [r5, #4]
 80129e2:	fbb1 f1f0 	udiv	r1, r1, r0
 80129e6:	b29b      	uxth	r3, r3
 80129e8:	fb01 f303 	mul.w	r3, r1, r3
 80129ec:	6829      	ldr	r1, [r5, #0]
 80129ee:	3208      	adds	r2, #8
 80129f0:	50ca      	str	r2, [r1, r3]
 80129f2:	e7d3      	b.n	801299c <on_full_output_buffer_fragmented+0xb8>
 80129f4:	080128e5 	.word	0x080128e5

080129f8 <uxr_prepare_output_stream>:
 80129f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80129fa:	b087      	sub	sp, #28
 80129fc:	2707      	movs	r7, #7
 80129fe:	9202      	str	r2, [sp, #8]
 8012a00:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012a02:	9103      	str	r1, [sp, #12]
 8012a04:	2500      	movs	r5, #0
 8012a06:	3204      	adds	r2, #4
 8012a08:	e9cd 7500 	strd	r7, r5, [sp]
 8012a0c:	461c      	mov	r4, r3
 8012a0e:	4606      	mov	r6, r0
 8012a10:	f7fe ffc2 	bl	8011998 <uxr_prepare_stream_to_write_submessage>
 8012a14:	f080 0201 	eor.w	r2, r0, #1
 8012a18:	b2d2      	uxtb	r2, r2
 8012a1a:	75a2      	strb	r2, [r4, #22]
 8012a1c:	b112      	cbz	r2, 8012a24 <uxr_prepare_output_stream+0x2c>
 8012a1e:	4628      	mov	r0, r5
 8012a20:	b007      	add	sp, #28
 8012a22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012a24:	aa05      	add	r2, sp, #20
 8012a26:	9902      	ldr	r1, [sp, #8]
 8012a28:	4630      	mov	r0, r6
 8012a2a:	f7ff f8eb 	bl	8011c04 <uxr_init_base_object_request>
 8012a2e:	a905      	add	r1, sp, #20
 8012a30:	4605      	mov	r5, r0
 8012a32:	4620      	mov	r0, r4
 8012a34:	f001 f8a0 	bl	8013b78 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012a38:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 8012a3c:	69a6      	ldr	r6, [r4, #24]
 8012a3e:	69e7      	ldr	r7, [r4, #28]
 8012a40:	1a52      	subs	r2, r2, r1
 8012a42:	4620      	mov	r0, r4
 8012a44:	f7fd faba 	bl	800ffbc <ucdr_init_buffer>
 8012a48:	4620      	mov	r0, r4
 8012a4a:	463a      	mov	r2, r7
 8012a4c:	4631      	mov	r1, r6
 8012a4e:	f7fd fa89 	bl	800ff64 <ucdr_set_on_full_buffer_callback>
 8012a52:	4628      	mov	r0, r5
 8012a54:	b007      	add	sp, #28
 8012a56:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012a58 <uxr_prepare_output_stream_fragmented>:
 8012a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a5c:	b091      	sub	sp, #68	@ 0x44
 8012a5e:	4605      	mov	r5, r0
 8012a60:	9105      	str	r1, [sp, #20]
 8012a62:	3008      	adds	r0, #8
 8012a64:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8012a68:	461e      	mov	r6, r3
 8012a6a:	9204      	str	r2, [sp, #16]
 8012a6c:	f7ff fe90 	bl	8012790 <uxr_get_output_reliable_stream>
 8012a70:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8012a74:	2b01      	cmp	r3, #1
 8012a76:	f000 8091 	beq.w	8012b9c <uxr_prepare_output_stream_fragmented+0x144>
 8012a7a:	4604      	mov	r4, r0
 8012a7c:	2800      	cmp	r0, #0
 8012a7e:	f000 808d 	beq.w	8012b9c <uxr_prepare_output_stream_fragmented+0x144>
 8012a82:	f005 f871 	bl	8017b68 <get_available_free_slots>
 8012a86:	2800      	cmp	r0, #0
 8012a88:	f000 8083 	beq.w	8012b92 <uxr_prepare_output_stream_fragmented+0x13a>
 8012a8c:	8922      	ldrh	r2, [r4, #8]
 8012a8e:	89e7      	ldrh	r7, [r4, #14]
 8012a90:	fbb7 f9f2 	udiv	r9, r7, r2
 8012a94:	fb02 7919 	mls	r9, r2, r9, r7
 8012a98:	fa1f f989 	uxth.w	r9, r9
 8012a9c:	6863      	ldr	r3, [r4, #4]
 8012a9e:	fbb3 f2f2 	udiv	r2, r3, r2
 8012aa2:	6823      	ldr	r3, [r4, #0]
 8012aa4:	9203      	str	r2, [sp, #12]
 8012aa6:	fb02 f909 	mul.w	r9, r2, r9
 8012aaa:	f109 0904 	add.w	r9, r9, #4
 8012aae:	4499      	add	r9, r3
 8012ab0:	7b23      	ldrb	r3, [r4, #12]
 8012ab2:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8012ab6:	4543      	cmp	r3, r8
 8012ab8:	f1a2 0b04 	sub.w	fp, r2, #4
 8012abc:	d37a      	bcc.n	8012bb4 <uxr_prepare_output_stream_fragmented+0x15c>
 8012abe:	f1ab 0a04 	sub.w	sl, fp, #4
 8012ac2:	ebaa 0a03 	sub.w	sl, sl, r3
 8012ac6:	465a      	mov	r2, fp
 8012ac8:	2300      	movs	r3, #0
 8012aca:	4649      	mov	r1, r9
 8012acc:	a808      	add	r0, sp, #32
 8012ace:	f8cd 8000 	str.w	r8, [sp]
 8012ad2:	f7fd fa61 	bl	800ff98 <ucdr_init_buffer_origin_offset>
 8012ad6:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8012ad8:	fa1f fa8a 	uxth.w	sl, sl
 8012adc:	4652      	mov	r2, sl
 8012ade:	f103 0a08 	add.w	sl, r3, #8
 8012ae2:	45da      	cmp	sl, fp
 8012ae4:	bf34      	ite	cc
 8012ae6:	2302      	movcc	r3, #2
 8012ae8:	2300      	movcs	r3, #0
 8012aea:	210d      	movs	r1, #13
 8012aec:	a808      	add	r0, sp, #32
 8012aee:	f7ff fe83 	bl	80127f8 <uxr_buffer_submessage_header>
 8012af2:	8921      	ldrh	r1, [r4, #8]
 8012af4:	fbb7 f2f1 	udiv	r2, r7, r1
 8012af8:	fb01 7212 	mls	r2, r1, r2, r7
 8012afc:	b292      	uxth	r2, r2
 8012afe:	6863      	ldr	r3, [r4, #4]
 8012b00:	fbb3 f3f1 	udiv	r3, r3, r1
 8012b04:	fb02 f303 	mul.w	r3, r2, r3
 8012b08:	6822      	ldr	r2, [r4, #0]
 8012b0a:	4638      	mov	r0, r7
 8012b0c:	f842 b003 	str.w	fp, [r2, r3]
 8012b10:	2101      	movs	r1, #1
 8012b12:	f005 f849 	bl	8017ba8 <uxr_seq_num_add>
 8012b16:	9b03      	ldr	r3, [sp, #12]
 8012b18:	f108 0104 	add.w	r1, r8, #4
 8012b1c:	f1a3 0208 	sub.w	r2, r3, #8
 8012b20:	eba2 0208 	sub.w	r2, r2, r8
 8012b24:	4449      	add	r1, r9
 8012b26:	4607      	mov	r7, r0
 8012b28:	4630      	mov	r0, r6
 8012b2a:	f7fd fa47 	bl	800ffbc <ucdr_init_buffer>
 8012b2e:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8012b30:	81e7      	strh	r7, [r4, #14]
 8012b32:	1d1a      	adds	r2, r3, #4
 8012b34:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8012b38:	bf28      	it	cs
 8012b3a:	2200      	movcs	r2, #0
 8012b3c:	2300      	movs	r3, #0
 8012b3e:	b292      	uxth	r2, r2
 8012b40:	2107      	movs	r1, #7
 8012b42:	4630      	mov	r0, r6
 8012b44:	f7ff fe58 	bl	80127f8 <uxr_buffer_submessage_header>
 8012b48:	9904      	ldr	r1, [sp, #16]
 8012b4a:	aa07      	add	r2, sp, #28
 8012b4c:	4628      	mov	r0, r5
 8012b4e:	f7ff f859 	bl	8011c04 <uxr_init_base_object_request>
 8012b52:	4604      	mov	r4, r0
 8012b54:	b318      	cbz	r0, 8012b9e <uxr_prepare_output_stream_fragmented+0x146>
 8012b56:	a907      	add	r1, sp, #28
 8012b58:	4630      	mov	r0, r6
 8012b5a:	f001 f80d 	bl	8013b78 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012b5e:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8012b62:	4630      	mov	r0, r6
 8012b64:	1a52      	subs	r2, r2, r1
 8012b66:	f7fd fa29 	bl	800ffbc <ucdr_init_buffer>
 8012b6a:	9b05      	ldr	r3, [sp, #20]
 8012b6c:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 8012b70:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8012b72:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 8012b76:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8012b78:	491b      	ldr	r1, [pc, #108]	@ (8012be8 <uxr_prepare_output_stream_fragmented+0x190>)
 8012b7a:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 8012b7e:	4630      	mov	r0, r6
 8012b80:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 8012b84:	462a      	mov	r2, r5
 8012b86:	f7fd f9ed 	bl	800ff64 <ucdr_set_on_full_buffer_callback>
 8012b8a:	4620      	mov	r0, r4
 8012b8c:	b011      	add	sp, #68	@ 0x44
 8012b8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b92:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8012b94:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8012b96:	4628      	mov	r0, r5
 8012b98:	4798      	blx	r3
 8012b9a:	b920      	cbnz	r0, 8012ba6 <uxr_prepare_output_stream_fragmented+0x14e>
 8012b9c:	2400      	movs	r4, #0
 8012b9e:	4620      	mov	r0, r4
 8012ba0:	b011      	add	sp, #68	@ 0x44
 8012ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ba6:	4620      	mov	r0, r4
 8012ba8:	f004 ffde 	bl	8017b68 <get_available_free_slots>
 8012bac:	2800      	cmp	r0, #0
 8012bae:	f47f af6d 	bne.w	8012a8c <uxr_prepare_output_stream_fragmented+0x34>
 8012bb2:	e7f3      	b.n	8012b9c <uxr_prepare_output_stream_fragmented+0x144>
 8012bb4:	4638      	mov	r0, r7
 8012bb6:	2101      	movs	r1, #1
 8012bb8:	f004 fff6 	bl	8017ba8 <uxr_seq_num_add>
 8012bbc:	8921      	ldrh	r1, [r4, #8]
 8012bbe:	fbb0 f2f1 	udiv	r2, r0, r1
 8012bc2:	fb01 0912 	mls	r9, r1, r2, r0
 8012bc6:	fa1f f289 	uxth.w	r2, r9
 8012bca:	6863      	ldr	r3, [r4, #4]
 8012bcc:	fbb3 f9f1 	udiv	r9, r3, r1
 8012bd0:	6823      	ldr	r3, [r4, #0]
 8012bd2:	fb02 f909 	mul.w	r9, r2, r9
 8012bd6:	f109 0904 	add.w	r9, r9, #4
 8012bda:	4499      	add	r9, r3
 8012bdc:	4607      	mov	r7, r0
 8012bde:	7b23      	ldrb	r3, [r4, #12]
 8012be0:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8012be4:	e76b      	b.n	8012abe <uxr_prepare_output_stream_fragmented+0x66>
 8012be6:	bf00      	nop
 8012be8:	080128e5 	.word	0x080128e5

08012bec <uxr_serialize_message_header>:
 8012bec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012bee:	b083      	sub	sp, #12
 8012bf0:	4616      	mov	r6, r2
 8012bf2:	4604      	mov	r4, r0
 8012bf4:	9301      	str	r3, [sp, #4]
 8012bf6:	460d      	mov	r5, r1
 8012bf8:	9f08      	ldr	r7, [sp, #32]
 8012bfa:	f7fc fa33 	bl	800f064 <ucdr_serialize_uint8_t>
 8012bfe:	4631      	mov	r1, r6
 8012c00:	4620      	mov	r0, r4
 8012c02:	f7fc fa2f 	bl	800f064 <ucdr_serialize_uint8_t>
 8012c06:	9a01      	ldr	r2, [sp, #4]
 8012c08:	2101      	movs	r1, #1
 8012c0a:	4620      	mov	r0, r4
 8012c0c:	f7fc fad6 	bl	800f1bc <ucdr_serialize_endian_uint16_t>
 8012c10:	062b      	lsls	r3, r5, #24
 8012c12:	d501      	bpl.n	8012c18 <uxr_serialize_message_header+0x2c>
 8012c14:	b003      	add	sp, #12
 8012c16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c18:	2204      	movs	r2, #4
 8012c1a:	4639      	mov	r1, r7
 8012c1c:	4620      	mov	r0, r4
 8012c1e:	b003      	add	sp, #12
 8012c20:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8012c24:	f004 b940 	b.w	8016ea8 <ucdr_serialize_array_uint8_t>

08012c28 <uxr_deserialize_message_header>:
 8012c28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012c2a:	b083      	sub	sp, #12
 8012c2c:	4616      	mov	r6, r2
 8012c2e:	4604      	mov	r4, r0
 8012c30:	9301      	str	r3, [sp, #4]
 8012c32:	460d      	mov	r5, r1
 8012c34:	9f08      	ldr	r7, [sp, #32]
 8012c36:	f7fc fa2b 	bl	800f090 <ucdr_deserialize_uint8_t>
 8012c3a:	4631      	mov	r1, r6
 8012c3c:	4620      	mov	r0, r4
 8012c3e:	f7fc fa27 	bl	800f090 <ucdr_deserialize_uint8_t>
 8012c42:	9a01      	ldr	r2, [sp, #4]
 8012c44:	2101      	movs	r1, #1
 8012c46:	4620      	mov	r0, r4
 8012c48:	f7fc fbac 	bl	800f3a4 <ucdr_deserialize_endian_uint16_t>
 8012c4c:	f995 3000 	ldrsb.w	r3, [r5]
 8012c50:	2b00      	cmp	r3, #0
 8012c52:	da01      	bge.n	8012c58 <uxr_deserialize_message_header+0x30>
 8012c54:	b003      	add	sp, #12
 8012c56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012c58:	2204      	movs	r2, #4
 8012c5a:	4639      	mov	r1, r7
 8012c5c:	4620      	mov	r0, r4
 8012c5e:	b003      	add	sp, #12
 8012c60:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8012c64:	f004 b984 	b.w	8016f70 <ucdr_deserialize_array_uint8_t>

08012c68 <uxr_serialize_submessage_header>:
 8012c68:	b530      	push	{r4, r5, lr}
 8012c6a:	b083      	sub	sp, #12
 8012c6c:	4615      	mov	r5, r2
 8012c6e:	4604      	mov	r4, r0
 8012c70:	9301      	str	r3, [sp, #4]
 8012c72:	f7fc f9f7 	bl	800f064 <ucdr_serialize_uint8_t>
 8012c76:	4629      	mov	r1, r5
 8012c78:	4620      	mov	r0, r4
 8012c7a:	f7fc f9f3 	bl	800f064 <ucdr_serialize_uint8_t>
 8012c7e:	9a01      	ldr	r2, [sp, #4]
 8012c80:	2101      	movs	r1, #1
 8012c82:	4620      	mov	r0, r4
 8012c84:	b003      	add	sp, #12
 8012c86:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012c8a:	f7fc ba97 	b.w	800f1bc <ucdr_serialize_endian_uint16_t>
 8012c8e:	bf00      	nop

08012c90 <uxr_deserialize_submessage_header>:
 8012c90:	b530      	push	{r4, r5, lr}
 8012c92:	b083      	sub	sp, #12
 8012c94:	4615      	mov	r5, r2
 8012c96:	4604      	mov	r4, r0
 8012c98:	9301      	str	r3, [sp, #4]
 8012c9a:	f7fc f9f9 	bl	800f090 <ucdr_deserialize_uint8_t>
 8012c9e:	4629      	mov	r1, r5
 8012ca0:	4620      	mov	r0, r4
 8012ca2:	f7fc f9f5 	bl	800f090 <ucdr_deserialize_uint8_t>
 8012ca6:	9a01      	ldr	r2, [sp, #4]
 8012ca8:	2101      	movs	r1, #1
 8012caa:	4620      	mov	r0, r4
 8012cac:	b003      	add	sp, #12
 8012cae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012cb2:	f7fc bb77 	b.w	800f3a4 <ucdr_deserialize_endian_uint16_t>
 8012cb6:	bf00      	nop

08012cb8 <uxr_serialize_CLIENT_Representation>:
 8012cb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012cbc:	2204      	movs	r2, #4
 8012cbe:	460e      	mov	r6, r1
 8012cc0:	4605      	mov	r5, r0
 8012cc2:	f004 f8f1 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8012cc6:	2202      	movs	r2, #2
 8012cc8:	4607      	mov	r7, r0
 8012cca:	1d31      	adds	r1, r6, #4
 8012ccc:	4628      	mov	r0, r5
 8012cce:	f004 f8eb 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8012cd2:	4038      	ands	r0, r7
 8012cd4:	2202      	movs	r2, #2
 8012cd6:	1db1      	adds	r1, r6, #6
 8012cd8:	b2c7      	uxtb	r7, r0
 8012cda:	4628      	mov	r0, r5
 8012cdc:	f004 f8e4 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8012ce0:	2204      	movs	r2, #4
 8012ce2:	4007      	ands	r7, r0
 8012ce4:	f106 0108 	add.w	r1, r6, #8
 8012ce8:	4628      	mov	r0, r5
 8012cea:	f004 f8dd 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8012cee:	7b31      	ldrb	r1, [r6, #12]
 8012cf0:	4007      	ands	r7, r0
 8012cf2:	4628      	mov	r0, r5
 8012cf4:	f7fc f9b6 	bl	800f064 <ucdr_serialize_uint8_t>
 8012cf8:	7b71      	ldrb	r1, [r6, #13]
 8012cfa:	4007      	ands	r7, r0
 8012cfc:	4628      	mov	r0, r5
 8012cfe:	f7fc f983 	bl	800f008 <ucdr_serialize_bool>
 8012d02:	7b73      	ldrb	r3, [r6, #13]
 8012d04:	ea07 0800 	and.w	r8, r7, r0
 8012d08:	b93b      	cbnz	r3, 8012d1a <uxr_serialize_CLIENT_Representation+0x62>
 8012d0a:	8bb1      	ldrh	r1, [r6, #28]
 8012d0c:	4628      	mov	r0, r5
 8012d0e:	f7fc f9d5 	bl	800f0bc <ucdr_serialize_uint16_t>
 8012d12:	ea08 0000 	and.w	r0, r8, r0
 8012d16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012d1a:	6931      	ldr	r1, [r6, #16]
 8012d1c:	4628      	mov	r0, r5
 8012d1e:	f7fc fbb7 	bl	800f490 <ucdr_serialize_uint32_t>
 8012d22:	6933      	ldr	r3, [r6, #16]
 8012d24:	b1e3      	cbz	r3, 8012d60 <uxr_serialize_CLIENT_Representation+0xa8>
 8012d26:	b1c0      	cbz	r0, 8012d5a <uxr_serialize_CLIENT_Representation+0xa2>
 8012d28:	4637      	mov	r7, r6
 8012d2a:	f04f 0900 	mov.w	r9, #0
 8012d2e:	e001      	b.n	8012d34 <uxr_serialize_CLIENT_Representation+0x7c>
 8012d30:	3708      	adds	r7, #8
 8012d32:	b194      	cbz	r4, 8012d5a <uxr_serialize_CLIENT_Representation+0xa2>
 8012d34:	6979      	ldr	r1, [r7, #20]
 8012d36:	4628      	mov	r0, r5
 8012d38:	f004 f9d6 	bl	80170e8 <ucdr_serialize_string>
 8012d3c:	69b9      	ldr	r1, [r7, #24]
 8012d3e:	4604      	mov	r4, r0
 8012d40:	4628      	mov	r0, r5
 8012d42:	f004 f9d1 	bl	80170e8 <ucdr_serialize_string>
 8012d46:	6933      	ldr	r3, [r6, #16]
 8012d48:	f109 0901 	add.w	r9, r9, #1
 8012d4c:	4004      	ands	r4, r0
 8012d4e:	4599      	cmp	r9, r3
 8012d50:	b2e4      	uxtb	r4, r4
 8012d52:	d3ed      	bcc.n	8012d30 <uxr_serialize_CLIENT_Representation+0x78>
 8012d54:	ea08 0804 	and.w	r8, r8, r4
 8012d58:	e7d7      	b.n	8012d0a <uxr_serialize_CLIENT_Representation+0x52>
 8012d5a:	f04f 0800 	mov.w	r8, #0
 8012d5e:	e7d4      	b.n	8012d0a <uxr_serialize_CLIENT_Representation+0x52>
 8012d60:	ea08 0800 	and.w	r8, r8, r0
 8012d64:	e7d1      	b.n	8012d0a <uxr_serialize_CLIENT_Representation+0x52>
 8012d66:	bf00      	nop

08012d68 <uxr_deserialize_CLIENT_Representation>:
 8012d68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012d6c:	2204      	movs	r2, #4
 8012d6e:	460c      	mov	r4, r1
 8012d70:	4605      	mov	r5, r0
 8012d72:	f004 f8fd 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 8012d76:	2202      	movs	r2, #2
 8012d78:	4607      	mov	r7, r0
 8012d7a:	1d21      	adds	r1, r4, #4
 8012d7c:	4628      	mov	r0, r5
 8012d7e:	f004 f8f7 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 8012d82:	4038      	ands	r0, r7
 8012d84:	2202      	movs	r2, #2
 8012d86:	1da1      	adds	r1, r4, #6
 8012d88:	b2c6      	uxtb	r6, r0
 8012d8a:	4628      	mov	r0, r5
 8012d8c:	f004 f8f0 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 8012d90:	2204      	movs	r2, #4
 8012d92:	4006      	ands	r6, r0
 8012d94:	f104 0108 	add.w	r1, r4, #8
 8012d98:	4628      	mov	r0, r5
 8012d9a:	f004 f8e9 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 8012d9e:	f104 010c 	add.w	r1, r4, #12
 8012da2:	4006      	ands	r6, r0
 8012da4:	4628      	mov	r0, r5
 8012da6:	f7fc f973 	bl	800f090 <ucdr_deserialize_uint8_t>
 8012daa:	f104 010d 	add.w	r1, r4, #13
 8012dae:	ea06 0700 	and.w	r7, r6, r0
 8012db2:	4628      	mov	r0, r5
 8012db4:	f7fc f93e 	bl	800f034 <ucdr_deserialize_bool>
 8012db8:	7b63      	ldrb	r3, [r4, #13]
 8012dba:	4007      	ands	r7, r0
 8012dbc:	b93b      	cbnz	r3, 8012dce <uxr_deserialize_CLIENT_Representation+0x66>
 8012dbe:	f104 011c 	add.w	r1, r4, #28
 8012dc2:	4628      	mov	r0, r5
 8012dc4:	f7fc fa7a 	bl	800f2bc <ucdr_deserialize_uint16_t>
 8012dc8:	4038      	ands	r0, r7
 8012dca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012dce:	f104 0110 	add.w	r1, r4, #16
 8012dd2:	4628      	mov	r0, r5
 8012dd4:	f7fc fc8c 	bl	800f6f0 <ucdr_deserialize_uint32_t>
 8012dd8:	6923      	ldr	r3, [r4, #16]
 8012dda:	2b01      	cmp	r3, #1
 8012ddc:	d903      	bls.n	8012de6 <uxr_deserialize_CLIENT_Representation+0x7e>
 8012dde:	2301      	movs	r3, #1
 8012de0:	75ab      	strb	r3, [r5, #22]
 8012de2:	2700      	movs	r7, #0
 8012de4:	e7eb      	b.n	8012dbe <uxr_deserialize_CLIENT_Representation+0x56>
 8012de6:	b30b      	cbz	r3, 8012e2c <uxr_deserialize_CLIENT_Representation+0xc4>
 8012de8:	2800      	cmp	r0, #0
 8012dea:	d0fa      	beq.n	8012de2 <uxr_deserialize_CLIENT_Representation+0x7a>
 8012dec:	46a0      	mov	r8, r4
 8012dee:	f04f 0900 	mov.w	r9, #0
 8012df2:	e001      	b.n	8012df8 <uxr_deserialize_CLIENT_Representation+0x90>
 8012df4:	2e00      	cmp	r6, #0
 8012df6:	d0f4      	beq.n	8012de2 <uxr_deserialize_CLIENT_Representation+0x7a>
 8012df8:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8012dfc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012e00:	4628      	mov	r0, r5
 8012e02:	f004 f981 	bl	8017108 <ucdr_deserialize_string>
 8012e06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012e0a:	4606      	mov	r6, r0
 8012e0c:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8012e10:	4628      	mov	r0, r5
 8012e12:	f004 f979 	bl	8017108 <ucdr_deserialize_string>
 8012e16:	6923      	ldr	r3, [r4, #16]
 8012e18:	f109 0901 	add.w	r9, r9, #1
 8012e1c:	4006      	ands	r6, r0
 8012e1e:	4599      	cmp	r9, r3
 8012e20:	f108 0808 	add.w	r8, r8, #8
 8012e24:	b2f6      	uxtb	r6, r6
 8012e26:	d3e5      	bcc.n	8012df4 <uxr_deserialize_CLIENT_Representation+0x8c>
 8012e28:	4037      	ands	r7, r6
 8012e2a:	e7c8      	b.n	8012dbe <uxr_deserialize_CLIENT_Representation+0x56>
 8012e2c:	4007      	ands	r7, r0
 8012e2e:	e7c6      	b.n	8012dbe <uxr_deserialize_CLIENT_Representation+0x56>

08012e30 <uxr_serialize_AGENT_Representation>:
 8012e30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012e34:	2204      	movs	r2, #4
 8012e36:	460f      	mov	r7, r1
 8012e38:	4605      	mov	r5, r0
 8012e3a:	f004 f835 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8012e3e:	2202      	movs	r2, #2
 8012e40:	4604      	mov	r4, r0
 8012e42:	1d39      	adds	r1, r7, #4
 8012e44:	4628      	mov	r0, r5
 8012e46:	f004 f82f 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8012e4a:	4020      	ands	r0, r4
 8012e4c:	2202      	movs	r2, #2
 8012e4e:	1db9      	adds	r1, r7, #6
 8012e50:	b2c4      	uxtb	r4, r0
 8012e52:	4628      	mov	r0, r5
 8012e54:	f004 f828 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8012e58:	7a39      	ldrb	r1, [r7, #8]
 8012e5a:	4004      	ands	r4, r0
 8012e5c:	4628      	mov	r0, r5
 8012e5e:	f7fc f8d3 	bl	800f008 <ucdr_serialize_bool>
 8012e62:	7a3b      	ldrb	r3, [r7, #8]
 8012e64:	ea00 0804 	and.w	r8, r0, r4
 8012e68:	b913      	cbnz	r3, 8012e70 <uxr_serialize_AGENT_Representation+0x40>
 8012e6a:	4640      	mov	r0, r8
 8012e6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012e70:	68f9      	ldr	r1, [r7, #12]
 8012e72:	4628      	mov	r0, r5
 8012e74:	f7fc fb0c 	bl	800f490 <ucdr_serialize_uint32_t>
 8012e78:	68fb      	ldr	r3, [r7, #12]
 8012e7a:	b303      	cbz	r3, 8012ebe <uxr_serialize_AGENT_Representation+0x8e>
 8012e7c:	b1d0      	cbz	r0, 8012eb4 <uxr_serialize_AGENT_Representation+0x84>
 8012e7e:	463e      	mov	r6, r7
 8012e80:	f04f 0900 	mov.w	r9, #0
 8012e84:	e001      	b.n	8012e8a <uxr_serialize_AGENT_Representation+0x5a>
 8012e86:	3608      	adds	r6, #8
 8012e88:	b1a4      	cbz	r4, 8012eb4 <uxr_serialize_AGENT_Representation+0x84>
 8012e8a:	6931      	ldr	r1, [r6, #16]
 8012e8c:	4628      	mov	r0, r5
 8012e8e:	f004 f92b 	bl	80170e8 <ucdr_serialize_string>
 8012e92:	6971      	ldr	r1, [r6, #20]
 8012e94:	4604      	mov	r4, r0
 8012e96:	4628      	mov	r0, r5
 8012e98:	f004 f926 	bl	80170e8 <ucdr_serialize_string>
 8012e9c:	68fb      	ldr	r3, [r7, #12]
 8012e9e:	f109 0901 	add.w	r9, r9, #1
 8012ea2:	4004      	ands	r4, r0
 8012ea4:	4599      	cmp	r9, r3
 8012ea6:	b2e4      	uxtb	r4, r4
 8012ea8:	d3ed      	bcc.n	8012e86 <uxr_serialize_AGENT_Representation+0x56>
 8012eaa:	ea08 0804 	and.w	r8, r8, r4
 8012eae:	4640      	mov	r0, r8
 8012eb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012eb4:	f04f 0800 	mov.w	r8, #0
 8012eb8:	4640      	mov	r0, r8
 8012eba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ebe:	ea08 0800 	and.w	r8, r8, r0
 8012ec2:	e7d2      	b.n	8012e6a <uxr_serialize_AGENT_Representation+0x3a>

08012ec4 <uxr_serialize_DATAWRITER_Representation>:
 8012ec4:	b570      	push	{r4, r5, r6, lr}
 8012ec6:	460d      	mov	r5, r1
 8012ec8:	7809      	ldrb	r1, [r1, #0]
 8012eca:	4606      	mov	r6, r0
 8012ecc:	f7fc f8ca 	bl	800f064 <ucdr_serialize_uint8_t>
 8012ed0:	4604      	mov	r4, r0
 8012ed2:	b130      	cbz	r0, 8012ee2 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012ed4:	782b      	ldrb	r3, [r5, #0]
 8012ed6:	2b02      	cmp	r3, #2
 8012ed8:	d00c      	beq.n	8012ef4 <uxr_serialize_DATAWRITER_Representation+0x30>
 8012eda:	2b03      	cmp	r3, #3
 8012edc:	d010      	beq.n	8012f00 <uxr_serialize_DATAWRITER_Representation+0x3c>
 8012ede:	2b01      	cmp	r3, #1
 8012ee0:	d008      	beq.n	8012ef4 <uxr_serialize_DATAWRITER_Representation+0x30>
 8012ee2:	2202      	movs	r2, #2
 8012ee4:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8012ee8:	4630      	mov	r0, r6
 8012eea:	f003 ffdd 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8012eee:	4020      	ands	r0, r4
 8012ef0:	b2c0      	uxtb	r0, r0
 8012ef2:	bd70      	pop	{r4, r5, r6, pc}
 8012ef4:	6869      	ldr	r1, [r5, #4]
 8012ef6:	4630      	mov	r0, r6
 8012ef8:	f004 f8f6 	bl	80170e8 <ucdr_serialize_string>
 8012efc:	4604      	mov	r4, r0
 8012efe:	e7f0      	b.n	8012ee2 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012f00:	4629      	mov	r1, r5
 8012f02:	4630      	mov	r0, r6
 8012f04:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8012f08:	3104      	adds	r1, #4
 8012f0a:	f004 f8c1 	bl	8017090 <ucdr_serialize_sequence_uint8_t>
 8012f0e:	4604      	mov	r4, r0
 8012f10:	e7e7      	b.n	8012ee2 <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012f12:	bf00      	nop

08012f14 <uxr_serialize_ObjectVariant.part.0>:
 8012f14:	b570      	push	{r4, r5, r6, lr}
 8012f16:	780b      	ldrb	r3, [r1, #0]
 8012f18:	3b01      	subs	r3, #1
 8012f1a:	460c      	mov	r4, r1
 8012f1c:	4605      	mov	r5, r0
 8012f1e:	2b0d      	cmp	r3, #13
 8012f20:	d854      	bhi.n	8012fcc <uxr_serialize_ObjectVariant.part.0+0xb8>
 8012f22:	e8df f003 	tbb	[pc, r3]
 8012f26:	0730      	.short	0x0730
 8012f28:	07071b1b 	.word	0x07071b1b
 8012f2c:	0c530707 	.word	0x0c530707
 8012f30:	494e0c0c 	.word	0x494e0c0c
 8012f34:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012f38:	3104      	adds	r1, #4
 8012f3a:	f7ff bfc3 	b.w	8012ec4 <uxr_serialize_DATAWRITER_Representation>
 8012f3e:	7909      	ldrb	r1, [r1, #4]
 8012f40:	f7fc f890 	bl	800f064 <ucdr_serialize_uint8_t>
 8012f44:	b1e8      	cbz	r0, 8012f82 <uxr_serialize_ObjectVariant.part.0+0x6e>
 8012f46:	7923      	ldrb	r3, [r4, #4]
 8012f48:	2b01      	cmp	r3, #1
 8012f4a:	d001      	beq.n	8012f50 <uxr_serialize_ObjectVariant.part.0+0x3c>
 8012f4c:	2b02      	cmp	r3, #2
 8012f4e:	d13d      	bne.n	8012fcc <uxr_serialize_ObjectVariant.part.0+0xb8>
 8012f50:	68a1      	ldr	r1, [r4, #8]
 8012f52:	4628      	mov	r0, r5
 8012f54:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012f58:	f004 b8c6 	b.w	80170e8 <ucdr_serialize_string>
 8012f5c:	7909      	ldrb	r1, [r1, #4]
 8012f5e:	f7fc f881 	bl	800f064 <ucdr_serialize_uint8_t>
 8012f62:	4606      	mov	r6, r0
 8012f64:	b120      	cbz	r0, 8012f70 <uxr_serialize_ObjectVariant.part.0+0x5c>
 8012f66:	7923      	ldrb	r3, [r4, #4]
 8012f68:	2b02      	cmp	r3, #2
 8012f6a:	d039      	beq.n	8012fe0 <uxr_serialize_ObjectVariant.part.0+0xcc>
 8012f6c:	2b03      	cmp	r3, #3
 8012f6e:	d02f      	beq.n	8012fd0 <uxr_serialize_ObjectVariant.part.0+0xbc>
 8012f70:	2202      	movs	r2, #2
 8012f72:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 8012f76:	4628      	mov	r0, r5
 8012f78:	f003 ff96 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8012f7c:	4030      	ands	r0, r6
 8012f7e:	b2c0      	uxtb	r0, r0
 8012f80:	bd70      	pop	{r4, r5, r6, pc}
 8012f82:	2000      	movs	r0, #0
 8012f84:	bd70      	pop	{r4, r5, r6, pc}
 8012f86:	7909      	ldrb	r1, [r1, #4]
 8012f88:	f7fc f86c 	bl	800f064 <ucdr_serialize_uint8_t>
 8012f8c:	4606      	mov	r6, r0
 8012f8e:	b158      	cbz	r0, 8012fa8 <uxr_serialize_ObjectVariant.part.0+0x94>
 8012f90:	7923      	ldrb	r3, [r4, #4]
 8012f92:	2b02      	cmp	r3, #2
 8012f94:	d003      	beq.n	8012f9e <uxr_serialize_ObjectVariant.part.0+0x8a>
 8012f96:	2b03      	cmp	r3, #3
 8012f98:	d028      	beq.n	8012fec <uxr_serialize_ObjectVariant.part.0+0xd8>
 8012f9a:	2b01      	cmp	r3, #1
 8012f9c:	d104      	bne.n	8012fa8 <uxr_serialize_ObjectVariant.part.0+0x94>
 8012f9e:	68a1      	ldr	r1, [r4, #8]
 8012fa0:	4628      	mov	r0, r5
 8012fa2:	f004 f8a1 	bl	80170e8 <ucdr_serialize_string>
 8012fa6:	4606      	mov	r6, r0
 8012fa8:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 8012fac:	4628      	mov	r0, r5
 8012fae:	f7fc fd95 	bl	800fadc <ucdr_serialize_int16_t>
 8012fb2:	4030      	ands	r0, r6
 8012fb4:	b2c0      	uxtb	r0, r0
 8012fb6:	bd70      	pop	{r4, r5, r6, pc}
 8012fb8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012fbc:	3104      	adds	r1, #4
 8012fbe:	f7ff be7b 	b.w	8012cb8 <uxr_serialize_CLIENT_Representation>
 8012fc2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012fc6:	3104      	adds	r1, #4
 8012fc8:	f7ff bf32 	b.w	8012e30 <uxr_serialize_AGENT_Representation>
 8012fcc:	2001      	movs	r0, #1
 8012fce:	bd70      	pop	{r4, r5, r6, pc}
 8012fd0:	68a2      	ldr	r2, [r4, #8]
 8012fd2:	f104 010c 	add.w	r1, r4, #12
 8012fd6:	4628      	mov	r0, r5
 8012fd8:	f004 f85a 	bl	8017090 <ucdr_serialize_sequence_uint8_t>
 8012fdc:	4606      	mov	r6, r0
 8012fde:	e7c7      	b.n	8012f70 <uxr_serialize_ObjectVariant.part.0+0x5c>
 8012fe0:	68a1      	ldr	r1, [r4, #8]
 8012fe2:	4628      	mov	r0, r5
 8012fe4:	f004 f880 	bl	80170e8 <ucdr_serialize_string>
 8012fe8:	4606      	mov	r6, r0
 8012fea:	e7c1      	b.n	8012f70 <uxr_serialize_ObjectVariant.part.0+0x5c>
 8012fec:	68a2      	ldr	r2, [r4, #8]
 8012fee:	f104 010c 	add.w	r1, r4, #12
 8012ff2:	4628      	mov	r0, r5
 8012ff4:	f004 f84c 	bl	8017090 <ucdr_serialize_sequence_uint8_t>
 8012ff8:	4606      	mov	r6, r0
 8012ffa:	e7d5      	b.n	8012fa8 <uxr_serialize_ObjectVariant.part.0+0x94>

08012ffc <uxr_deserialize_DATAWRITER_Representation>:
 8012ffc:	b570      	push	{r4, r5, r6, lr}
 8012ffe:	4606      	mov	r6, r0
 8013000:	460d      	mov	r5, r1
 8013002:	f7fc f845 	bl	800f090 <ucdr_deserialize_uint8_t>
 8013006:	4604      	mov	r4, r0
 8013008:	b130      	cbz	r0, 8013018 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801300a:	782b      	ldrb	r3, [r5, #0]
 801300c:	2b02      	cmp	r3, #2
 801300e:	d00c      	beq.n	801302a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8013010:	2b03      	cmp	r3, #3
 8013012:	d012      	beq.n	801303a <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8013014:	2b01      	cmp	r3, #1
 8013016:	d008      	beq.n	801302a <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8013018:	2202      	movs	r2, #2
 801301a:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 801301e:	4630      	mov	r0, r6
 8013020:	f003 ffa6 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 8013024:	4020      	ands	r0, r4
 8013026:	b2c0      	uxtb	r0, r0
 8013028:	bd70      	pop	{r4, r5, r6, pc}
 801302a:	6869      	ldr	r1, [r5, #4]
 801302c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013030:	4630      	mov	r0, r6
 8013032:	f004 f869 	bl	8017108 <ucdr_deserialize_string>
 8013036:	4604      	mov	r4, r0
 8013038:	e7ee      	b.n	8013018 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801303a:	1d2b      	adds	r3, r5, #4
 801303c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013040:	f105 0108 	add.w	r1, r5, #8
 8013044:	4630      	mov	r0, r6
 8013046:	f004 f835 	bl	80170b4 <ucdr_deserialize_sequence_uint8_t>
 801304a:	4604      	mov	r4, r0
 801304c:	e7e4      	b.n	8013018 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801304e:	bf00      	nop

08013050 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8013050:	b570      	push	{r4, r5, r6, lr}
 8013052:	460d      	mov	r5, r1
 8013054:	7809      	ldrb	r1, [r1, #0]
 8013056:	4606      	mov	r6, r0
 8013058:	f7fb ffd6 	bl	800f008 <ucdr_serialize_bool>
 801305c:	782b      	ldrb	r3, [r5, #0]
 801305e:	4604      	mov	r4, r0
 8013060:	b94b      	cbnz	r3, 8013076 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 8013062:	7a29      	ldrb	r1, [r5, #8]
 8013064:	4630      	mov	r0, r6
 8013066:	f7fb ffcf 	bl	800f008 <ucdr_serialize_bool>
 801306a:	7a2b      	ldrb	r3, [r5, #8]
 801306c:	4004      	ands	r4, r0
 801306e:	b2e4      	uxtb	r4, r4
 8013070:	b943      	cbnz	r3, 8013084 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 8013072:	4620      	mov	r0, r4
 8013074:	bd70      	pop	{r4, r5, r6, pc}
 8013076:	6869      	ldr	r1, [r5, #4]
 8013078:	4630      	mov	r0, r6
 801307a:	f004 f835 	bl	80170e8 <ucdr_serialize_string>
 801307e:	4004      	ands	r4, r0
 8013080:	b2e4      	uxtb	r4, r4
 8013082:	e7ee      	b.n	8013062 <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 8013084:	68e9      	ldr	r1, [r5, #12]
 8013086:	4630      	mov	r0, r6
 8013088:	f004 f82e 	bl	80170e8 <ucdr_serialize_string>
 801308c:	4004      	ands	r4, r0
 801308e:	4620      	mov	r0, r4
 8013090:	bd70      	pop	{r4, r5, r6, pc}
 8013092:	bf00      	nop

08013094 <uxr_serialize_OBJK_Topic_Binary>:
 8013094:	b570      	push	{r4, r5, r6, lr}
 8013096:	460d      	mov	r5, r1
 8013098:	6809      	ldr	r1, [r1, #0]
 801309a:	4606      	mov	r6, r0
 801309c:	f004 f824 	bl	80170e8 <ucdr_serialize_string>
 80130a0:	7929      	ldrb	r1, [r5, #4]
 80130a2:	4604      	mov	r4, r0
 80130a4:	4630      	mov	r0, r6
 80130a6:	f7fb ffaf 	bl	800f008 <ucdr_serialize_bool>
 80130aa:	792b      	ldrb	r3, [r5, #4]
 80130ac:	4004      	ands	r4, r0
 80130ae:	b2e4      	uxtb	r4, r4
 80130b0:	b943      	cbnz	r3, 80130c4 <uxr_serialize_OBJK_Topic_Binary+0x30>
 80130b2:	7b29      	ldrb	r1, [r5, #12]
 80130b4:	4630      	mov	r0, r6
 80130b6:	f7fb ffa7 	bl	800f008 <ucdr_serialize_bool>
 80130ba:	7b2b      	ldrb	r3, [r5, #12]
 80130bc:	4004      	ands	r4, r0
 80130be:	b93b      	cbnz	r3, 80130d0 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 80130c0:	4620      	mov	r0, r4
 80130c2:	bd70      	pop	{r4, r5, r6, pc}
 80130c4:	68a9      	ldr	r1, [r5, #8]
 80130c6:	4630      	mov	r0, r6
 80130c8:	f004 f80e 	bl	80170e8 <ucdr_serialize_string>
 80130cc:	4004      	ands	r4, r0
 80130ce:	e7f0      	b.n	80130b2 <uxr_serialize_OBJK_Topic_Binary+0x1e>
 80130d0:	6929      	ldr	r1, [r5, #16]
 80130d2:	4630      	mov	r0, r6
 80130d4:	f004 f808 	bl	80170e8 <ucdr_serialize_string>
 80130d8:	4004      	ands	r4, r0
 80130da:	b2e4      	uxtb	r4, r4
 80130dc:	4620      	mov	r0, r4
 80130de:	bd70      	pop	{r4, r5, r6, pc}

080130e0 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 80130e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80130e4:	460c      	mov	r4, r1
 80130e6:	7809      	ldrb	r1, [r1, #0]
 80130e8:	4606      	mov	r6, r0
 80130ea:	f7fb ff8d 	bl	800f008 <ucdr_serialize_bool>
 80130ee:	7823      	ldrb	r3, [r4, #0]
 80130f0:	4605      	mov	r5, r0
 80130f2:	b96b      	cbnz	r3, 8013110 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 80130f4:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 80130f8:	4630      	mov	r0, r6
 80130fa:	f7fb ff85 	bl	800f008 <ucdr_serialize_bool>
 80130fe:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8013102:	4005      	ands	r5, r0
 8013104:	b2ed      	uxtb	r5, r5
 8013106:	2b00      	cmp	r3, #0
 8013108:	d169      	bne.n	80131de <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 801310a:	4628      	mov	r0, r5
 801310c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013110:	6861      	ldr	r1, [r4, #4]
 8013112:	4630      	mov	r0, r6
 8013114:	f7fc f9bc 	bl	800f490 <ucdr_serialize_uint32_t>
 8013118:	6863      	ldr	r3, [r4, #4]
 801311a:	2b00      	cmp	r3, #0
 801311c:	d06b      	beq.n	80131f6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 801311e:	2800      	cmp	r0, #0
 8013120:	d067      	beq.n	80131f2 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013122:	68a1      	ldr	r1, [r4, #8]
 8013124:	4630      	mov	r0, r6
 8013126:	f003 ffdf 	bl	80170e8 <ucdr_serialize_string>
 801312a:	6863      	ldr	r3, [r4, #4]
 801312c:	2b01      	cmp	r3, #1
 801312e:	d953      	bls.n	80131d8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013130:	2800      	cmp	r0, #0
 8013132:	d05e      	beq.n	80131f2 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013134:	68e1      	ldr	r1, [r4, #12]
 8013136:	4630      	mov	r0, r6
 8013138:	f003 ffd6 	bl	80170e8 <ucdr_serialize_string>
 801313c:	6863      	ldr	r3, [r4, #4]
 801313e:	2b02      	cmp	r3, #2
 8013140:	d94a      	bls.n	80131d8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013142:	2800      	cmp	r0, #0
 8013144:	d055      	beq.n	80131f2 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013146:	6921      	ldr	r1, [r4, #16]
 8013148:	4630      	mov	r0, r6
 801314a:	f003 ffcd 	bl	80170e8 <ucdr_serialize_string>
 801314e:	6863      	ldr	r3, [r4, #4]
 8013150:	2b03      	cmp	r3, #3
 8013152:	d941      	bls.n	80131d8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013154:	2800      	cmp	r0, #0
 8013156:	d04c      	beq.n	80131f2 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8013158:	6961      	ldr	r1, [r4, #20]
 801315a:	4630      	mov	r0, r6
 801315c:	f003 ffc4 	bl	80170e8 <ucdr_serialize_string>
 8013160:	6863      	ldr	r3, [r4, #4]
 8013162:	2b04      	cmp	r3, #4
 8013164:	d938      	bls.n	80131d8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013166:	2800      	cmp	r0, #0
 8013168:	d043      	beq.n	80131f2 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801316a:	69a1      	ldr	r1, [r4, #24]
 801316c:	4630      	mov	r0, r6
 801316e:	f003 ffbb 	bl	80170e8 <ucdr_serialize_string>
 8013172:	6863      	ldr	r3, [r4, #4]
 8013174:	2b05      	cmp	r3, #5
 8013176:	d92f      	bls.n	80131d8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013178:	2800      	cmp	r0, #0
 801317a:	d03a      	beq.n	80131f2 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801317c:	69e1      	ldr	r1, [r4, #28]
 801317e:	4630      	mov	r0, r6
 8013180:	f003 ffb2 	bl	80170e8 <ucdr_serialize_string>
 8013184:	6863      	ldr	r3, [r4, #4]
 8013186:	2b06      	cmp	r3, #6
 8013188:	d926      	bls.n	80131d8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801318a:	b390      	cbz	r0, 80131f2 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801318c:	6a21      	ldr	r1, [r4, #32]
 801318e:	4630      	mov	r0, r6
 8013190:	f003 ffaa 	bl	80170e8 <ucdr_serialize_string>
 8013194:	6863      	ldr	r3, [r4, #4]
 8013196:	2b07      	cmp	r3, #7
 8013198:	d91e      	bls.n	80131d8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801319a:	b350      	cbz	r0, 80131f2 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801319c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 801319e:	4630      	mov	r0, r6
 80131a0:	f003 ffa2 	bl	80170e8 <ucdr_serialize_string>
 80131a4:	6863      	ldr	r3, [r4, #4]
 80131a6:	2b08      	cmp	r3, #8
 80131a8:	d916      	bls.n	80131d8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131aa:	b310      	cbz	r0, 80131f2 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80131ac:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80131ae:	4630      	mov	r0, r6
 80131b0:	f003 ff9a 	bl	80170e8 <ucdr_serialize_string>
 80131b4:	6863      	ldr	r3, [r4, #4]
 80131b6:	2b09      	cmp	r3, #9
 80131b8:	d90e      	bls.n	80131d8 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80131ba:	b1d0      	cbz	r0, 80131f2 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80131bc:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 80131c0:	2709      	movs	r7, #9
 80131c2:	e000      	b.n	80131c6 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 80131c4:	b1a8      	cbz	r0, 80131f2 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 80131c6:	f858 1b04 	ldr.w	r1, [r8], #4
 80131ca:	4630      	mov	r0, r6
 80131cc:	f003 ff8c 	bl	80170e8 <ucdr_serialize_string>
 80131d0:	6862      	ldr	r2, [r4, #4]
 80131d2:	3701      	adds	r7, #1
 80131d4:	4297      	cmp	r7, r2
 80131d6:	d3f5      	bcc.n	80131c4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 80131d8:	4005      	ands	r5, r0
 80131da:	b2ed      	uxtb	r5, r5
 80131dc:	e78a      	b.n	80130f4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 80131de:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80131e0:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 80131e4:	4630      	mov	r0, r6
 80131e6:	f003 ff53 	bl	8017090 <ucdr_serialize_sequence_uint8_t>
 80131ea:	4005      	ands	r5, r0
 80131ec:	4628      	mov	r0, r5
 80131ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80131f2:	2500      	movs	r5, #0
 80131f4:	e77e      	b.n	80130f4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 80131f6:	4028      	ands	r0, r5
 80131f8:	b2c5      	uxtb	r5, r0
 80131fa:	e77b      	b.n	80130f4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

080131fc <uxr_serialize_OBJK_Publisher_Binary>:
 80131fc:	b570      	push	{r4, r5, r6, lr}
 80131fe:	460d      	mov	r5, r1
 8013200:	7809      	ldrb	r1, [r1, #0]
 8013202:	4606      	mov	r6, r0
 8013204:	f7fb ff00 	bl	800f008 <ucdr_serialize_bool>
 8013208:	782b      	ldrb	r3, [r5, #0]
 801320a:	4604      	mov	r4, r0
 801320c:	b94b      	cbnz	r3, 8013222 <uxr_serialize_OBJK_Publisher_Binary+0x26>
 801320e:	7a29      	ldrb	r1, [r5, #8]
 8013210:	4630      	mov	r0, r6
 8013212:	f7fb fef9 	bl	800f008 <ucdr_serialize_bool>
 8013216:	7a2b      	ldrb	r3, [r5, #8]
 8013218:	4004      	ands	r4, r0
 801321a:	b2e4      	uxtb	r4, r4
 801321c:	b943      	cbnz	r3, 8013230 <uxr_serialize_OBJK_Publisher_Binary+0x34>
 801321e:	4620      	mov	r0, r4
 8013220:	bd70      	pop	{r4, r5, r6, pc}
 8013222:	6869      	ldr	r1, [r5, #4]
 8013224:	4630      	mov	r0, r6
 8013226:	f003 ff5f 	bl	80170e8 <ucdr_serialize_string>
 801322a:	4004      	ands	r4, r0
 801322c:	b2e4      	uxtb	r4, r4
 801322e:	e7ee      	b.n	801320e <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8013230:	f105 010c 	add.w	r1, r5, #12
 8013234:	4630      	mov	r0, r6
 8013236:	f7ff ff53 	bl	80130e0 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 801323a:	4004      	ands	r4, r0
 801323c:	4620      	mov	r0, r4
 801323e:	bd70      	pop	{r4, r5, r6, pc}

08013240 <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 8013240:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013244:	460c      	mov	r4, r1
 8013246:	7809      	ldrb	r1, [r1, #0]
 8013248:	4606      	mov	r6, r0
 801324a:	f7fb fedd 	bl	800f008 <ucdr_serialize_bool>
 801324e:	7823      	ldrb	r3, [r4, #0]
 8013250:	4605      	mov	r5, r0
 8013252:	b96b      	cbnz	r3, 8013270 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8013254:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8013258:	4630      	mov	r0, r6
 801325a:	f7fb fed5 	bl	800f008 <ucdr_serialize_bool>
 801325e:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8013262:	4005      	ands	r5, r0
 8013264:	b2ed      	uxtb	r5, r5
 8013266:	2b00      	cmp	r3, #0
 8013268:	d169      	bne.n	801333e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xfe>
 801326a:	4628      	mov	r0, r5
 801326c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013270:	6861      	ldr	r1, [r4, #4]
 8013272:	4630      	mov	r0, r6
 8013274:	f7fc f90c 	bl	800f490 <ucdr_serialize_uint32_t>
 8013278:	6863      	ldr	r3, [r4, #4]
 801327a:	2b00      	cmp	r3, #0
 801327c:	d06b      	beq.n	8013356 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x116>
 801327e:	2800      	cmp	r0, #0
 8013280:	d067      	beq.n	8013352 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8013282:	68a1      	ldr	r1, [r4, #8]
 8013284:	4630      	mov	r0, r6
 8013286:	f003 ff2f 	bl	80170e8 <ucdr_serialize_string>
 801328a:	6863      	ldr	r3, [r4, #4]
 801328c:	2b01      	cmp	r3, #1
 801328e:	d953      	bls.n	8013338 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013290:	2800      	cmp	r0, #0
 8013292:	d05e      	beq.n	8013352 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8013294:	68e1      	ldr	r1, [r4, #12]
 8013296:	4630      	mov	r0, r6
 8013298:	f003 ff26 	bl	80170e8 <ucdr_serialize_string>
 801329c:	6863      	ldr	r3, [r4, #4]
 801329e:	2b02      	cmp	r3, #2
 80132a0:	d94a      	bls.n	8013338 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80132a2:	2800      	cmp	r0, #0
 80132a4:	d055      	beq.n	8013352 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80132a6:	6921      	ldr	r1, [r4, #16]
 80132a8:	4630      	mov	r0, r6
 80132aa:	f003 ff1d 	bl	80170e8 <ucdr_serialize_string>
 80132ae:	6863      	ldr	r3, [r4, #4]
 80132b0:	2b03      	cmp	r3, #3
 80132b2:	d941      	bls.n	8013338 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80132b4:	2800      	cmp	r0, #0
 80132b6:	d04c      	beq.n	8013352 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80132b8:	6961      	ldr	r1, [r4, #20]
 80132ba:	4630      	mov	r0, r6
 80132bc:	f003 ff14 	bl	80170e8 <ucdr_serialize_string>
 80132c0:	6863      	ldr	r3, [r4, #4]
 80132c2:	2b04      	cmp	r3, #4
 80132c4:	d938      	bls.n	8013338 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80132c6:	2800      	cmp	r0, #0
 80132c8:	d043      	beq.n	8013352 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80132ca:	69a1      	ldr	r1, [r4, #24]
 80132cc:	4630      	mov	r0, r6
 80132ce:	f003 ff0b 	bl	80170e8 <ucdr_serialize_string>
 80132d2:	6863      	ldr	r3, [r4, #4]
 80132d4:	2b05      	cmp	r3, #5
 80132d6:	d92f      	bls.n	8013338 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80132d8:	2800      	cmp	r0, #0
 80132da:	d03a      	beq.n	8013352 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80132dc:	69e1      	ldr	r1, [r4, #28]
 80132de:	4630      	mov	r0, r6
 80132e0:	f003 ff02 	bl	80170e8 <ucdr_serialize_string>
 80132e4:	6863      	ldr	r3, [r4, #4]
 80132e6:	2b06      	cmp	r3, #6
 80132e8:	d926      	bls.n	8013338 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80132ea:	b390      	cbz	r0, 8013352 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80132ec:	6a21      	ldr	r1, [r4, #32]
 80132ee:	4630      	mov	r0, r6
 80132f0:	f003 fefa 	bl	80170e8 <ucdr_serialize_string>
 80132f4:	6863      	ldr	r3, [r4, #4]
 80132f6:	2b07      	cmp	r3, #7
 80132f8:	d91e      	bls.n	8013338 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80132fa:	b350      	cbz	r0, 8013352 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 80132fc:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80132fe:	4630      	mov	r0, r6
 8013300:	f003 fef2 	bl	80170e8 <ucdr_serialize_string>
 8013304:	6863      	ldr	r3, [r4, #4]
 8013306:	2b08      	cmp	r3, #8
 8013308:	d916      	bls.n	8013338 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801330a:	b310      	cbz	r0, 8013352 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801330c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 801330e:	4630      	mov	r0, r6
 8013310:	f003 feea 	bl	80170e8 <ucdr_serialize_string>
 8013314:	6863      	ldr	r3, [r4, #4]
 8013316:	2b09      	cmp	r3, #9
 8013318:	d90e      	bls.n	8013338 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801331a:	b1d0      	cbz	r0, 8013352 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801331c:	f104 082c 	add.w	r8, r4, #44	@ 0x2c
 8013320:	2709      	movs	r7, #9
 8013322:	e000      	b.n	8013326 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8013324:	b1a8      	cbz	r0, 8013352 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8013326:	f858 1b04 	ldr.w	r1, [r8], #4
 801332a:	4630      	mov	r0, r6
 801332c:	f003 fedc 	bl	80170e8 <ucdr_serialize_string>
 8013330:	6862      	ldr	r2, [r4, #4]
 8013332:	3701      	adds	r7, #1
 8013334:	4297      	cmp	r7, r2
 8013336:	d3f5      	bcc.n	8013324 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8013338:	4005      	ands	r5, r0
 801333a:	b2ed      	uxtb	r5, r5
 801333c:	e78a      	b.n	8013254 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 801333e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8013340:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8013344:	4630      	mov	r0, r6
 8013346:	f003 fea3 	bl	8017090 <ucdr_serialize_sequence_uint8_t>
 801334a:	4005      	ands	r5, r0
 801334c:	4628      	mov	r0, r5
 801334e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013352:	2500      	movs	r5, #0
 8013354:	e77e      	b.n	8013254 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8013356:	4028      	ands	r0, r5
 8013358:	b2c5      	uxtb	r5, r0
 801335a:	e77b      	b.n	8013254 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>

0801335c <uxr_serialize_OBJK_Subscriber_Binary>:
 801335c:	b570      	push	{r4, r5, r6, lr}
 801335e:	460d      	mov	r5, r1
 8013360:	7809      	ldrb	r1, [r1, #0]
 8013362:	4606      	mov	r6, r0
 8013364:	f7fb fe50 	bl	800f008 <ucdr_serialize_bool>
 8013368:	782b      	ldrb	r3, [r5, #0]
 801336a:	4604      	mov	r4, r0
 801336c:	b94b      	cbnz	r3, 8013382 <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 801336e:	7a29      	ldrb	r1, [r5, #8]
 8013370:	4630      	mov	r0, r6
 8013372:	f7fb fe49 	bl	800f008 <ucdr_serialize_bool>
 8013376:	7a2b      	ldrb	r3, [r5, #8]
 8013378:	4004      	ands	r4, r0
 801337a:	b2e4      	uxtb	r4, r4
 801337c:	b943      	cbnz	r3, 8013390 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 801337e:	4620      	mov	r0, r4
 8013380:	bd70      	pop	{r4, r5, r6, pc}
 8013382:	6869      	ldr	r1, [r5, #4]
 8013384:	4630      	mov	r0, r6
 8013386:	f003 feaf 	bl	80170e8 <ucdr_serialize_string>
 801338a:	4004      	ands	r4, r0
 801338c:	b2e4      	uxtb	r4, r4
 801338e:	e7ee      	b.n	801336e <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 8013390:	f105 010c 	add.w	r1, r5, #12
 8013394:	4630      	mov	r0, r6
 8013396:	f7ff ff53 	bl	8013240 <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 801339a:	4004      	ands	r4, r0
 801339c:	4620      	mov	r0, r4
 801339e:	bd70      	pop	{r4, r5, r6, pc}

080133a0 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 80133a0:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 80133a4:	4688      	mov	r8, r1
 80133a6:	8809      	ldrh	r1, [r1, #0]
 80133a8:	4681      	mov	r9, r0
 80133aa:	f7fb fe87 	bl	800f0bc <ucdr_serialize_uint16_t>
 80133ae:	f898 1002 	ldrb.w	r1, [r8, #2]
 80133b2:	4606      	mov	r6, r0
 80133b4:	4648      	mov	r0, r9
 80133b6:	f7fb fe27 	bl	800f008 <ucdr_serialize_bool>
 80133ba:	f898 3002 	ldrb.w	r3, [r8, #2]
 80133be:	4006      	ands	r6, r0
 80133c0:	b2f5      	uxtb	r5, r6
 80133c2:	b9eb      	cbnz	r3, 8013400 <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 80133c4:	f898 1006 	ldrb.w	r1, [r8, #6]
 80133c8:	4648      	mov	r0, r9
 80133ca:	f7fb fe1d 	bl	800f008 <ucdr_serialize_bool>
 80133ce:	f898 3006 	ldrb.w	r3, [r8, #6]
 80133d2:	4005      	ands	r5, r0
 80133d4:	bb7b      	cbnz	r3, 8013436 <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 80133d6:	f898 100c 	ldrb.w	r1, [r8, #12]
 80133da:	4648      	mov	r0, r9
 80133dc:	f7fb fe14 	bl	800f008 <ucdr_serialize_bool>
 80133e0:	f898 300c 	ldrb.w	r3, [r8, #12]
 80133e4:	4005      	ands	r5, r0
 80133e6:	b9f3      	cbnz	r3, 8013426 <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 80133e8:	f898 1014 	ldrb.w	r1, [r8, #20]
 80133ec:	4648      	mov	r0, r9
 80133ee:	f7fb fe0b 	bl	800f008 <ucdr_serialize_bool>
 80133f2:	f898 3014 	ldrb.w	r3, [r8, #20]
 80133f6:	4005      	ands	r5, r0
 80133f8:	b94b      	cbnz	r3, 801340e <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 80133fa:	4628      	mov	r0, r5
 80133fc:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8013400:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 8013404:	4648      	mov	r0, r9
 8013406:	f7fb fe59 	bl	800f0bc <ucdr_serialize_uint16_t>
 801340a:	4005      	ands	r5, r0
 801340c:	e7da      	b.n	80133c4 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 801340e:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8013412:	f108 011c 	add.w	r1, r8, #28
 8013416:	4648      	mov	r0, r9
 8013418:	f003 fe3a 	bl	8017090 <ucdr_serialize_sequence_uint8_t>
 801341c:	4028      	ands	r0, r5
 801341e:	b2c5      	uxtb	r5, r0
 8013420:	4628      	mov	r0, r5
 8013422:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8013426:	f8d8 1010 	ldr.w	r1, [r8, #16]
 801342a:	4648      	mov	r0, r9
 801342c:	f7fc f830 	bl	800f490 <ucdr_serialize_uint32_t>
 8013430:	4028      	ands	r0, r5
 8013432:	b2c5      	uxtb	r5, r0
 8013434:	e7d8      	b.n	80133e8 <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 8013436:	f8d8 1008 	ldr.w	r1, [r8, #8]
 801343a:	4648      	mov	r0, r9
 801343c:	f7fc f828 	bl	800f490 <ucdr_serialize_uint32_t>
 8013440:	4028      	ands	r0, r5
 8013442:	b2c5      	uxtb	r5, r0
 8013444:	e7c7      	b.n	80133d6 <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 8013446:	bf00      	nop

08013448 <uxr_serialize_OBJK_DataReader_Binary>:
 8013448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801344a:	2202      	movs	r2, #2
 801344c:	460c      	mov	r4, r1
 801344e:	4606      	mov	r6, r0
 8013450:	f003 fd2a 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8013454:	78a1      	ldrb	r1, [r4, #2]
 8013456:	4605      	mov	r5, r0
 8013458:	4630      	mov	r0, r6
 801345a:	f7fb fdd5 	bl	800f008 <ucdr_serialize_bool>
 801345e:	78a3      	ldrb	r3, [r4, #2]
 8013460:	4005      	ands	r5, r0
 8013462:	b2ed      	uxtb	r5, r5
 8013464:	b90b      	cbnz	r3, 801346a <uxr_serialize_OBJK_DataReader_Binary+0x22>
 8013466:	4628      	mov	r0, r5
 8013468:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801346a:	f104 0108 	add.w	r1, r4, #8
 801346e:	4630      	mov	r0, r6
 8013470:	f7ff ff96 	bl	80133a0 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8013474:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8013478:	4607      	mov	r7, r0
 801347a:	4630      	mov	r0, r6
 801347c:	f7fb fdc4 	bl	800f008 <ucdr_serialize_bool>
 8013480:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8013484:	4038      	ands	r0, r7
 8013486:	b2c7      	uxtb	r7, r0
 8013488:	b95b      	cbnz	r3, 80134a2 <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 801348a:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 801348e:	4630      	mov	r0, r6
 8013490:	f7fb fdba 	bl	800f008 <ucdr_serialize_bool>
 8013494:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 8013498:	4007      	ands	r7, r0
 801349a:	b94b      	cbnz	r3, 80134b0 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 801349c:	403d      	ands	r5, r7
 801349e:	4628      	mov	r0, r5
 80134a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80134a2:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 80134a6:	4630      	mov	r0, r6
 80134a8:	f7fc fa48 	bl	800f93c <ucdr_serialize_uint64_t>
 80134ac:	4007      	ands	r7, r0
 80134ae:	e7ec      	b.n	801348a <uxr_serialize_OBJK_DataReader_Binary+0x42>
 80134b0:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80134b2:	4630      	mov	r0, r6
 80134b4:	f003 fe18 	bl	80170e8 <ucdr_serialize_string>
 80134b8:	4007      	ands	r7, r0
 80134ba:	b2ff      	uxtb	r7, r7
 80134bc:	e7ee      	b.n	801349c <uxr_serialize_OBJK_DataReader_Binary+0x54>
 80134be:	bf00      	nop

080134c0 <uxr_serialize_OBJK_DataWriter_Binary>:
 80134c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134c2:	2202      	movs	r2, #2
 80134c4:	460d      	mov	r5, r1
 80134c6:	4606      	mov	r6, r0
 80134c8:	f003 fcee 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 80134cc:	78a9      	ldrb	r1, [r5, #2]
 80134ce:	4604      	mov	r4, r0
 80134d0:	4630      	mov	r0, r6
 80134d2:	f7fb fd99 	bl	800f008 <ucdr_serialize_bool>
 80134d6:	78ab      	ldrb	r3, [r5, #2]
 80134d8:	4004      	ands	r4, r0
 80134da:	b2e4      	uxtb	r4, r4
 80134dc:	b90b      	cbnz	r3, 80134e2 <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 80134de:	4620      	mov	r0, r4
 80134e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80134e2:	f105 0108 	add.w	r1, r5, #8
 80134e6:	4630      	mov	r0, r6
 80134e8:	f7ff ff5a 	bl	80133a0 <uxr_serialize_OBJK_Endpoint_QosBinary>
 80134ec:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 80134f0:	4607      	mov	r7, r0
 80134f2:	4630      	mov	r0, r6
 80134f4:	f7fb fd88 	bl	800f008 <ucdr_serialize_bool>
 80134f8:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 80134fc:	4038      	ands	r0, r7
 80134fe:	b2c7      	uxtb	r7, r0
 8013500:	b913      	cbnz	r3, 8013508 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8013502:	403c      	ands	r4, r7
 8013504:	4620      	mov	r0, r4
 8013506:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013508:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 801350c:	4630      	mov	r0, r6
 801350e:	f7fc fa15 	bl	800f93c <ucdr_serialize_uint64_t>
 8013512:	4007      	ands	r7, r0
 8013514:	e7f5      	b.n	8013502 <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8013516:	bf00      	nop

08013518 <uxr_deserialize_ObjectVariant>:
 8013518:	b570      	push	{r4, r5, r6, lr}
 801351a:	4605      	mov	r5, r0
 801351c:	460e      	mov	r6, r1
 801351e:	f7fb fdb7 	bl	800f090 <ucdr_deserialize_uint8_t>
 8013522:	b168      	cbz	r0, 8013540 <uxr_deserialize_ObjectVariant+0x28>
 8013524:	7833      	ldrb	r3, [r6, #0]
 8013526:	3b01      	subs	r3, #1
 8013528:	4604      	mov	r4, r0
 801352a:	2b0d      	cmp	r3, #13
 801352c:	d809      	bhi.n	8013542 <uxr_deserialize_ObjectVariant+0x2a>
 801352e:	e8df f003 	tbb	[pc, r3]
 8013532:	0a41      	.short	0x0a41
 8013534:	0a0a2323 	.word	0x0a0a2323
 8013538:	10080a0a 	.word	0x10080a0a
 801353c:	565c1010 	.word	0x565c1010
 8013540:	2400      	movs	r4, #0
 8013542:	4620      	mov	r0, r4
 8013544:	bd70      	pop	{r4, r5, r6, pc}
 8013546:	1d31      	adds	r1, r6, #4
 8013548:	4628      	mov	r0, r5
 801354a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801354e:	f7ff bd55 	b.w	8012ffc <uxr_deserialize_DATAWRITER_Representation>
 8013552:	1d31      	adds	r1, r6, #4
 8013554:	4628      	mov	r0, r5
 8013556:	f7fb fd9b 	bl	800f090 <ucdr_deserialize_uint8_t>
 801355a:	2800      	cmp	r0, #0
 801355c:	d0f0      	beq.n	8013540 <uxr_deserialize_ObjectVariant+0x28>
 801355e:	7933      	ldrb	r3, [r6, #4]
 8013560:	2b01      	cmp	r3, #1
 8013562:	d001      	beq.n	8013568 <uxr_deserialize_ObjectVariant+0x50>
 8013564:	2b02      	cmp	r3, #2
 8013566:	d1ec      	bne.n	8013542 <uxr_deserialize_ObjectVariant+0x2a>
 8013568:	68b1      	ldr	r1, [r6, #8]
 801356a:	4628      	mov	r0, r5
 801356c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013570:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013574:	f003 bdc8 	b.w	8017108 <ucdr_deserialize_string>
 8013578:	1d31      	adds	r1, r6, #4
 801357a:	4628      	mov	r0, r5
 801357c:	f7fb fd88 	bl	800f090 <ucdr_deserialize_uint8_t>
 8013580:	4604      	mov	r4, r0
 8013582:	b170      	cbz	r0, 80135a2 <uxr_deserialize_ObjectVariant+0x8a>
 8013584:	7933      	ldrb	r3, [r6, #4]
 8013586:	2b02      	cmp	r3, #2
 8013588:	d04c      	beq.n	8013624 <uxr_deserialize_ObjectVariant+0x10c>
 801358a:	2b03      	cmp	r3, #3
 801358c:	d109      	bne.n	80135a2 <uxr_deserialize_ObjectVariant+0x8a>
 801358e:	f106 0308 	add.w	r3, r6, #8
 8013592:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013596:	f106 010c 	add.w	r1, r6, #12
 801359a:	4628      	mov	r0, r5
 801359c:	f003 fd8a 	bl	80170b4 <ucdr_deserialize_sequence_uint8_t>
 80135a0:	4604      	mov	r4, r0
 80135a2:	2202      	movs	r2, #2
 80135a4:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 80135a8:	4628      	mov	r0, r5
 80135aa:	f003 fce1 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 80135ae:	4020      	ands	r0, r4
 80135b0:	b2c4      	uxtb	r4, r0
 80135b2:	e7c6      	b.n	8013542 <uxr_deserialize_ObjectVariant+0x2a>
 80135b4:	1d31      	adds	r1, r6, #4
 80135b6:	4628      	mov	r0, r5
 80135b8:	f7fb fd6a 	bl	800f090 <ucdr_deserialize_uint8_t>
 80135bc:	4604      	mov	r4, r0
 80135be:	b130      	cbz	r0, 80135ce <uxr_deserialize_ObjectVariant+0xb6>
 80135c0:	7933      	ldrb	r3, [r6, #4]
 80135c2:	2b02      	cmp	r3, #2
 80135c4:	d036      	beq.n	8013634 <uxr_deserialize_ObjectVariant+0x11c>
 80135c6:	2b03      	cmp	r3, #3
 80135c8:	d03c      	beq.n	8013644 <uxr_deserialize_ObjectVariant+0x12c>
 80135ca:	2b01      	cmp	r3, #1
 80135cc:	d032      	beq.n	8013634 <uxr_deserialize_ObjectVariant+0x11c>
 80135ce:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 80135d2:	4628      	mov	r0, r5
 80135d4:	f7fc fb02 	bl	800fbdc <ucdr_deserialize_int16_t>
 80135d8:	4020      	ands	r0, r4
 80135da:	b2c4      	uxtb	r4, r0
 80135dc:	e7b1      	b.n	8013542 <uxr_deserialize_ObjectVariant+0x2a>
 80135de:	1d31      	adds	r1, r6, #4
 80135e0:	4628      	mov	r0, r5
 80135e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80135e6:	f7ff bbbf 	b.w	8012d68 <uxr_deserialize_CLIENT_Representation>
 80135ea:	2204      	movs	r2, #4
 80135ec:	18b1      	adds	r1, r6, r2
 80135ee:	4628      	mov	r0, r5
 80135f0:	f003 fcbe 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 80135f4:	2202      	movs	r2, #2
 80135f6:	f106 0108 	add.w	r1, r6, #8
 80135fa:	4604      	mov	r4, r0
 80135fc:	4628      	mov	r0, r5
 80135fe:	f003 fcb7 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 8013602:	2202      	movs	r2, #2
 8013604:	4004      	ands	r4, r0
 8013606:	f106 010a 	add.w	r1, r6, #10
 801360a:	4628      	mov	r0, r5
 801360c:	f003 fcb0 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 8013610:	b2e4      	uxtb	r4, r4
 8013612:	4603      	mov	r3, r0
 8013614:	f106 010c 	add.w	r1, r6, #12
 8013618:	4628      	mov	r0, r5
 801361a:	401c      	ands	r4, r3
 801361c:	f7fb fd0a 	bl	800f034 <ucdr_deserialize_bool>
 8013620:	4004      	ands	r4, r0
 8013622:	e78e      	b.n	8013542 <uxr_deserialize_ObjectVariant+0x2a>
 8013624:	68b1      	ldr	r1, [r6, #8]
 8013626:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801362a:	4628      	mov	r0, r5
 801362c:	f003 fd6c 	bl	8017108 <ucdr_deserialize_string>
 8013630:	4604      	mov	r4, r0
 8013632:	e7b6      	b.n	80135a2 <uxr_deserialize_ObjectVariant+0x8a>
 8013634:	68b1      	ldr	r1, [r6, #8]
 8013636:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801363a:	4628      	mov	r0, r5
 801363c:	f003 fd64 	bl	8017108 <ucdr_deserialize_string>
 8013640:	4604      	mov	r4, r0
 8013642:	e7c4      	b.n	80135ce <uxr_deserialize_ObjectVariant+0xb6>
 8013644:	f106 0308 	add.w	r3, r6, #8
 8013648:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801364c:	f106 010c 	add.w	r1, r6, #12
 8013650:	4628      	mov	r0, r5
 8013652:	f003 fd2f 	bl	80170b4 <ucdr_deserialize_sequence_uint8_t>
 8013656:	4604      	mov	r4, r0
 8013658:	e7b9      	b.n	80135ce <uxr_deserialize_ObjectVariant+0xb6>
 801365a:	bf00      	nop

0801365c <uxr_deserialize_BaseObjectRequest>:
 801365c:	b570      	push	{r4, r5, r6, lr}
 801365e:	2202      	movs	r2, #2
 8013660:	4605      	mov	r5, r0
 8013662:	460e      	mov	r6, r1
 8013664:	f003 fc84 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 8013668:	2202      	movs	r2, #2
 801366a:	4604      	mov	r4, r0
 801366c:	18b1      	adds	r1, r6, r2
 801366e:	4628      	mov	r0, r5
 8013670:	f003 fc7e 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 8013674:	4020      	ands	r0, r4
 8013676:	b2c0      	uxtb	r0, r0
 8013678:	bd70      	pop	{r4, r5, r6, pc}
 801367a:	bf00      	nop

0801367c <uxr_serialize_ActivityInfoVariant>:
 801367c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013680:	460d      	mov	r5, r1
 8013682:	7809      	ldrb	r1, [r1, #0]
 8013684:	4607      	mov	r7, r0
 8013686:	f7fb fced 	bl	800f064 <ucdr_serialize_uint8_t>
 801368a:	4681      	mov	r9, r0
 801368c:	b138      	cbz	r0, 801369e <uxr_serialize_ActivityInfoVariant+0x22>
 801368e:	782b      	ldrb	r3, [r5, #0]
 8013690:	2b06      	cmp	r3, #6
 8013692:	f000 8082 	beq.w	801379a <uxr_serialize_ActivityInfoVariant+0x11e>
 8013696:	2b0d      	cmp	r3, #13
 8013698:	d016      	beq.n	80136c8 <uxr_serialize_ActivityInfoVariant+0x4c>
 801369a:	2b05      	cmp	r3, #5
 801369c:	d002      	beq.n	80136a4 <uxr_serialize_ActivityInfoVariant+0x28>
 801369e:	4648      	mov	r0, r9
 80136a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80136a4:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80136a8:	4638      	mov	r0, r7
 80136aa:	f7fc fa17 	bl	800fadc <ucdr_serialize_int16_t>
 80136ae:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 80136b2:	4681      	mov	r9, r0
 80136b4:	4638      	mov	r0, r7
 80136b6:	f7fc f941 	bl	800f93c <ucdr_serialize_uint64_t>
 80136ba:	ea09 0000 	and.w	r0, r9, r0
 80136be:	fa5f f980 	uxtb.w	r9, r0
 80136c2:	4648      	mov	r0, r9
 80136c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80136c8:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80136cc:	4638      	mov	r0, r7
 80136ce:	f7fc fa05 	bl	800fadc <ucdr_serialize_int16_t>
 80136d2:	68e9      	ldr	r1, [r5, #12]
 80136d4:	4681      	mov	r9, r0
 80136d6:	4638      	mov	r0, r7
 80136d8:	f7fb feda 	bl	800f490 <ucdr_serialize_uint32_t>
 80136dc:	68eb      	ldr	r3, [r5, #12]
 80136de:	2b00      	cmp	r3, #0
 80136e0:	d0eb      	beq.n	80136ba <uxr_serialize_ActivityInfoVariant+0x3e>
 80136e2:	b320      	cbz	r0, 801372e <uxr_serialize_ActivityInfoVariant+0xb2>
 80136e4:	f105 080c 	add.w	r8, r5, #12
 80136e8:	2600      	movs	r6, #0
 80136ea:	eb06 0a46 	add.w	sl, r6, r6, lsl #1
 80136ee:	eb05 0aca 	add.w	sl, r5, sl, lsl #3
 80136f2:	f89a 1010 	ldrb.w	r1, [sl, #16]
 80136f6:	4638      	mov	r0, r7
 80136f8:	f7fb fcb4 	bl	800f064 <ucdr_serialize_uint8_t>
 80136fc:	2800      	cmp	r0, #0
 80136fe:	d053      	beq.n	80137a8 <uxr_serialize_ActivityInfoVariant+0x12c>
 8013700:	f89a 3010 	ldrb.w	r3, [sl, #16]
 8013704:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8013708:	0074      	lsls	r4, r6, #1
 801370a:	00c9      	lsls	r1, r1, #3
 801370c:	2b03      	cmp	r3, #3
 801370e:	d854      	bhi.n	80137ba <uxr_serialize_ActivityInfoVariant+0x13e>
 8013710:	e8df f003 	tbb	[pc, r3]
 8013714:	02102132 	.word	0x02102132
 8013718:	4441      	add	r1, r8
 801371a:	4638      	mov	r0, r7
 801371c:	6889      	ldr	r1, [r1, #8]
 801371e:	f003 fce3 	bl	80170e8 <ucdr_serialize_string>
 8013722:	68ea      	ldr	r2, [r5, #12]
 8013724:	3601      	adds	r6, #1
 8013726:	4296      	cmp	r6, r2
 8013728:	d242      	bcs.n	80137b0 <uxr_serialize_ActivityInfoVariant+0x134>
 801372a:	2800      	cmp	r0, #0
 801372c:	d1dd      	bne.n	80136ea <uxr_serialize_ActivityInfoVariant+0x6e>
 801372e:	f04f 0900 	mov.w	r9, #0
 8013732:	e7b4      	b.n	801369e <uxr_serialize_ActivityInfoVariant+0x22>
 8013734:	3108      	adds	r1, #8
 8013736:	4441      	add	r1, r8
 8013738:	2210      	movs	r2, #16
 801373a:	4638      	mov	r0, r7
 801373c:	f003 fbb4 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8013740:	4434      	add	r4, r6
 8013742:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8013746:	4604      	mov	r4, r0
 8013748:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 801374a:	4638      	mov	r0, r7
 801374c:	f7fb fea0 	bl	800f490 <ucdr_serialize_uint32_t>
 8013750:	4020      	ands	r0, r4
 8013752:	b2c0      	uxtb	r0, r0
 8013754:	e7e5      	b.n	8013722 <uxr_serialize_ActivityInfoVariant+0xa6>
 8013756:	3108      	adds	r1, #8
 8013758:	4441      	add	r1, r8
 801375a:	2204      	movs	r2, #4
 801375c:	4638      	mov	r0, r7
 801375e:	f003 fba3 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8013762:	4434      	add	r4, r6
 8013764:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8013768:	4604      	mov	r4, r0
 801376a:	8b19      	ldrh	r1, [r3, #24]
 801376c:	4638      	mov	r0, r7
 801376e:	f7fb fca5 	bl	800f0bc <ucdr_serialize_uint16_t>
 8013772:	4020      	ands	r0, r4
 8013774:	b2c0      	uxtb	r0, r0
 8013776:	e7d4      	b.n	8013722 <uxr_serialize_ActivityInfoVariant+0xa6>
 8013778:	3108      	adds	r1, #8
 801377a:	4441      	add	r1, r8
 801377c:	2202      	movs	r2, #2
 801377e:	4638      	mov	r0, r7
 8013780:	f003 fb92 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8013784:	4434      	add	r4, r6
 8013786:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 801378a:	4604      	mov	r4, r0
 801378c:	7d99      	ldrb	r1, [r3, #22]
 801378e:	4638      	mov	r0, r7
 8013790:	f7fb fc68 	bl	800f064 <ucdr_serialize_uint8_t>
 8013794:	4020      	ands	r0, r4
 8013796:	b2c0      	uxtb	r0, r0
 8013798:	e7c3      	b.n	8013722 <uxr_serialize_ActivityInfoVariant+0xa6>
 801379a:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 801379e:	4638      	mov	r0, r7
 80137a0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80137a4:	f7fc b99a 	b.w	800fadc <ucdr_serialize_int16_t>
 80137a8:	68ea      	ldr	r2, [r5, #12]
 80137aa:	3601      	adds	r6, #1
 80137ac:	42b2      	cmp	r2, r6
 80137ae:	d8be      	bhi.n	801372e <uxr_serialize_ActivityInfoVariant+0xb2>
 80137b0:	ea09 0900 	and.w	r9, r9, r0
 80137b4:	fa5f f989 	uxtb.w	r9, r9
 80137b8:	e771      	b.n	801369e <uxr_serialize_ActivityInfoVariant+0x22>
 80137ba:	68eb      	ldr	r3, [r5, #12]
 80137bc:	3601      	adds	r6, #1
 80137be:	429e      	cmp	r6, r3
 80137c0:	f10a 0a18 	add.w	sl, sl, #24
 80137c4:	d395      	bcc.n	80136f2 <uxr_serialize_ActivityInfoVariant+0x76>
 80137c6:	e76a      	b.n	801369e <uxr_serialize_ActivityInfoVariant+0x22>

080137c8 <uxr_deserialize_BaseObjectReply>:
 80137c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80137cc:	2202      	movs	r2, #2
 80137ce:	4606      	mov	r6, r0
 80137d0:	460f      	mov	r7, r1
 80137d2:	f003 fbcd 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 80137d6:	2202      	movs	r2, #2
 80137d8:	18b9      	adds	r1, r7, r2
 80137da:	4605      	mov	r5, r0
 80137dc:	4630      	mov	r0, r6
 80137de:	f003 fbc7 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 80137e2:	1d39      	adds	r1, r7, #4
 80137e4:	4680      	mov	r8, r0
 80137e6:	4630      	mov	r0, r6
 80137e8:	f7fb fc52 	bl	800f090 <ucdr_deserialize_uint8_t>
 80137ec:	1d79      	adds	r1, r7, #5
 80137ee:	4604      	mov	r4, r0
 80137f0:	4630      	mov	r0, r6
 80137f2:	f7fb fc4d 	bl	800f090 <ucdr_deserialize_uint8_t>
 80137f6:	ea05 0508 	and.w	r5, r5, r8
 80137fa:	402c      	ands	r4, r5
 80137fc:	4020      	ands	r0, r4
 80137fe:	b2c0      	uxtb	r0, r0
 8013800:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013804 <uxr_serialize_ReadSpecification>:
 8013804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013808:	460e      	mov	r6, r1
 801380a:	7809      	ldrb	r1, [r1, #0]
 801380c:	4607      	mov	r7, r0
 801380e:	f7fb fc29 	bl	800f064 <ucdr_serialize_uint8_t>
 8013812:	7871      	ldrb	r1, [r6, #1]
 8013814:	4604      	mov	r4, r0
 8013816:	4638      	mov	r0, r7
 8013818:	f7fb fc24 	bl	800f064 <ucdr_serialize_uint8_t>
 801381c:	78b1      	ldrb	r1, [r6, #2]
 801381e:	4004      	ands	r4, r0
 8013820:	4638      	mov	r0, r7
 8013822:	f7fb fbf1 	bl	800f008 <ucdr_serialize_bool>
 8013826:	78b3      	ldrb	r3, [r6, #2]
 8013828:	b2e4      	uxtb	r4, r4
 801382a:	4004      	ands	r4, r0
 801382c:	b94b      	cbnz	r3, 8013842 <uxr_serialize_ReadSpecification+0x3e>
 801382e:	7a31      	ldrb	r1, [r6, #8]
 8013830:	4638      	mov	r0, r7
 8013832:	f7fb fbe9 	bl	800f008 <ucdr_serialize_bool>
 8013836:	7a33      	ldrb	r3, [r6, #8]
 8013838:	4004      	ands	r4, r0
 801383a:	b943      	cbnz	r3, 801384e <uxr_serialize_ReadSpecification+0x4a>
 801383c:	4620      	mov	r0, r4
 801383e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013842:	6871      	ldr	r1, [r6, #4]
 8013844:	4638      	mov	r0, r7
 8013846:	f003 fc4f 	bl	80170e8 <ucdr_serialize_string>
 801384a:	4004      	ands	r4, r0
 801384c:	e7ef      	b.n	801382e <uxr_serialize_ReadSpecification+0x2a>
 801384e:	8971      	ldrh	r1, [r6, #10]
 8013850:	4638      	mov	r0, r7
 8013852:	f7fb fc33 	bl	800f0bc <ucdr_serialize_uint16_t>
 8013856:	89b1      	ldrh	r1, [r6, #12]
 8013858:	4605      	mov	r5, r0
 801385a:	4638      	mov	r0, r7
 801385c:	f7fb fc2e 	bl	800f0bc <ucdr_serialize_uint16_t>
 8013860:	89f1      	ldrh	r1, [r6, #14]
 8013862:	4005      	ands	r5, r0
 8013864:	4638      	mov	r0, r7
 8013866:	f7fb fc29 	bl	800f0bc <ucdr_serialize_uint16_t>
 801386a:	8a31      	ldrh	r1, [r6, #16]
 801386c:	4680      	mov	r8, r0
 801386e:	4638      	mov	r0, r7
 8013870:	f7fb fc24 	bl	800f0bc <ucdr_serialize_uint16_t>
 8013874:	b2ed      	uxtb	r5, r5
 8013876:	4025      	ands	r5, r4
 8013878:	ea08 0505 	and.w	r5, r8, r5
 801387c:	ea00 0405 	and.w	r4, r0, r5
 8013880:	4620      	mov	r0, r4
 8013882:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013886:	bf00      	nop

08013888 <uxr_serialize_CREATE_CLIENT_Payload>:
 8013888:	f7ff ba16 	b.w	8012cb8 <uxr_serialize_CLIENT_Representation>

0801388c <uxr_serialize_CREATE_Payload>:
 801388c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801388e:	2202      	movs	r2, #2
 8013890:	4607      	mov	r7, r0
 8013892:	460e      	mov	r6, r1
 8013894:	f003 fb08 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8013898:	2202      	movs	r2, #2
 801389a:	18b1      	adds	r1, r6, r2
 801389c:	4605      	mov	r5, r0
 801389e:	4638      	mov	r0, r7
 80138a0:	f003 fb02 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 80138a4:	7931      	ldrb	r1, [r6, #4]
 80138a6:	4604      	mov	r4, r0
 80138a8:	4638      	mov	r0, r7
 80138aa:	f7fb fbdb 	bl	800f064 <ucdr_serialize_uint8_t>
 80138ae:	b170      	cbz	r0, 80138ce <uxr_serialize_CREATE_Payload+0x42>
 80138b0:	7933      	ldrb	r3, [r6, #4]
 80138b2:	402c      	ands	r4, r5
 80138b4:	3b01      	subs	r3, #1
 80138b6:	b2e4      	uxtb	r4, r4
 80138b8:	2b0d      	cmp	r3, #13
 80138ba:	d809      	bhi.n	80138d0 <uxr_serialize_CREATE_Payload+0x44>
 80138bc:	e8df f003 	tbb	[pc, r3]
 80138c0:	23230a4c 	.word	0x23230a4c
 80138c4:	0a0a0a0a 	.word	0x0a0a0a0a
 80138c8:	12121208 	.word	0x12121208
 80138cc:	3e45      	.short	0x3e45
 80138ce:	2400      	movs	r4, #0
 80138d0:	4620      	mov	r0, r4
 80138d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80138d4:	f106 0108 	add.w	r1, r6, #8
 80138d8:	4638      	mov	r0, r7
 80138da:	f7ff faf3 	bl	8012ec4 <uxr_serialize_DATAWRITER_Representation>
 80138de:	4004      	ands	r4, r0
 80138e0:	4620      	mov	r0, r4
 80138e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80138e4:	7a31      	ldrb	r1, [r6, #8]
 80138e6:	4638      	mov	r0, r7
 80138e8:	f7fb fbbc 	bl	800f064 <ucdr_serialize_uint8_t>
 80138ec:	2800      	cmp	r0, #0
 80138ee:	d0ee      	beq.n	80138ce <uxr_serialize_CREATE_Payload+0x42>
 80138f0:	7a33      	ldrb	r3, [r6, #8]
 80138f2:	2b01      	cmp	r3, #1
 80138f4:	d001      	beq.n	80138fa <uxr_serialize_CREATE_Payload+0x6e>
 80138f6:	2b02      	cmp	r3, #2
 80138f8:	d1ea      	bne.n	80138d0 <uxr_serialize_CREATE_Payload+0x44>
 80138fa:	68f1      	ldr	r1, [r6, #12]
 80138fc:	4638      	mov	r0, r7
 80138fe:	f003 fbf3 	bl	80170e8 <ucdr_serialize_string>
 8013902:	4004      	ands	r4, r0
 8013904:	e7e4      	b.n	80138d0 <uxr_serialize_CREATE_Payload+0x44>
 8013906:	7a31      	ldrb	r1, [r6, #8]
 8013908:	4638      	mov	r0, r7
 801390a:	f7fb fbab 	bl	800f064 <ucdr_serialize_uint8_t>
 801390e:	4605      	mov	r5, r0
 8013910:	b158      	cbz	r0, 801392a <uxr_serialize_CREATE_Payload+0x9e>
 8013912:	7a33      	ldrb	r3, [r6, #8]
 8013914:	2b02      	cmp	r3, #2
 8013916:	d034      	beq.n	8013982 <uxr_serialize_CREATE_Payload+0xf6>
 8013918:	2b03      	cmp	r3, #3
 801391a:	d106      	bne.n	801392a <uxr_serialize_CREATE_Payload+0x9e>
 801391c:	68f2      	ldr	r2, [r6, #12]
 801391e:	f106 0110 	add.w	r1, r6, #16
 8013922:	4638      	mov	r0, r7
 8013924:	f003 fbb4 	bl	8017090 <ucdr_serialize_sequence_uint8_t>
 8013928:	4605      	mov	r5, r0
 801392a:	2202      	movs	r2, #2
 801392c:	f506 7104 	add.w	r1, r6, #528	@ 0x210
 8013930:	4638      	mov	r0, r7
 8013932:	f003 fab9 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8013936:	4028      	ands	r0, r5
 8013938:	4004      	ands	r4, r0
 801393a:	e7c9      	b.n	80138d0 <uxr_serialize_CREATE_Payload+0x44>
 801393c:	f106 0108 	add.w	r1, r6, #8
 8013940:	4638      	mov	r0, r7
 8013942:	f7ff f9b9 	bl	8012cb8 <uxr_serialize_CLIENT_Representation>
 8013946:	4004      	ands	r4, r0
 8013948:	e7c2      	b.n	80138d0 <uxr_serialize_CREATE_Payload+0x44>
 801394a:	f106 0108 	add.w	r1, r6, #8
 801394e:	4638      	mov	r0, r7
 8013950:	f7ff fa6e 	bl	8012e30 <uxr_serialize_AGENT_Representation>
 8013954:	4004      	ands	r4, r0
 8013956:	e7bb      	b.n	80138d0 <uxr_serialize_CREATE_Payload+0x44>
 8013958:	7a31      	ldrb	r1, [r6, #8]
 801395a:	4638      	mov	r0, r7
 801395c:	f7fb fb82 	bl	800f064 <ucdr_serialize_uint8_t>
 8013960:	4605      	mov	r5, r0
 8013962:	b130      	cbz	r0, 8013972 <uxr_serialize_CREATE_Payload+0xe6>
 8013964:	7a33      	ldrb	r3, [r6, #8]
 8013966:	2b02      	cmp	r3, #2
 8013968:	d011      	beq.n	801398e <uxr_serialize_CREATE_Payload+0x102>
 801396a:	2b03      	cmp	r3, #3
 801396c:	d015      	beq.n	801399a <uxr_serialize_CREATE_Payload+0x10e>
 801396e:	2b01      	cmp	r3, #1
 8013970:	d00d      	beq.n	801398e <uxr_serialize_CREATE_Payload+0x102>
 8013972:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	@ 0x210
 8013976:	4638      	mov	r0, r7
 8013978:	f7fc f8b0 	bl	800fadc <ucdr_serialize_int16_t>
 801397c:	4028      	ands	r0, r5
 801397e:	4004      	ands	r4, r0
 8013980:	e7a6      	b.n	80138d0 <uxr_serialize_CREATE_Payload+0x44>
 8013982:	68f1      	ldr	r1, [r6, #12]
 8013984:	4638      	mov	r0, r7
 8013986:	f003 fbaf 	bl	80170e8 <ucdr_serialize_string>
 801398a:	4605      	mov	r5, r0
 801398c:	e7cd      	b.n	801392a <uxr_serialize_CREATE_Payload+0x9e>
 801398e:	68f1      	ldr	r1, [r6, #12]
 8013990:	4638      	mov	r0, r7
 8013992:	f003 fba9 	bl	80170e8 <ucdr_serialize_string>
 8013996:	4605      	mov	r5, r0
 8013998:	e7eb      	b.n	8013972 <uxr_serialize_CREATE_Payload+0xe6>
 801399a:	68f2      	ldr	r2, [r6, #12]
 801399c:	f106 0110 	add.w	r1, r6, #16
 80139a0:	4638      	mov	r0, r7
 80139a2:	f003 fb75 	bl	8017090 <ucdr_serialize_sequence_uint8_t>
 80139a6:	4605      	mov	r5, r0
 80139a8:	e7e3      	b.n	8013972 <uxr_serialize_CREATE_Payload+0xe6>
 80139aa:	bf00      	nop

080139ac <uxr_serialize_GET_INFO_Payload>:
 80139ac:	b570      	push	{r4, r5, r6, lr}
 80139ae:	2202      	movs	r2, #2
 80139b0:	4605      	mov	r5, r0
 80139b2:	460e      	mov	r6, r1
 80139b4:	f003 fa78 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 80139b8:	2202      	movs	r2, #2
 80139ba:	18b1      	adds	r1, r6, r2
 80139bc:	4604      	mov	r4, r0
 80139be:	4628      	mov	r0, r5
 80139c0:	f003 fa72 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 80139c4:	6871      	ldr	r1, [r6, #4]
 80139c6:	4004      	ands	r4, r0
 80139c8:	4628      	mov	r0, r5
 80139ca:	f7fb fd61 	bl	800f490 <ucdr_serialize_uint32_t>
 80139ce:	b2e4      	uxtb	r4, r4
 80139d0:	4020      	ands	r0, r4
 80139d2:	bd70      	pop	{r4, r5, r6, pc}

080139d4 <uxr_deserialize_GET_INFO_Payload>:
 80139d4:	b570      	push	{r4, r5, r6, lr}
 80139d6:	2202      	movs	r2, #2
 80139d8:	4605      	mov	r5, r0
 80139da:	460e      	mov	r6, r1
 80139dc:	f003 fac8 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 80139e0:	2202      	movs	r2, #2
 80139e2:	18b1      	adds	r1, r6, r2
 80139e4:	4604      	mov	r4, r0
 80139e6:	4628      	mov	r0, r5
 80139e8:	f003 fac2 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 80139ec:	1d31      	adds	r1, r6, #4
 80139ee:	4004      	ands	r4, r0
 80139f0:	4628      	mov	r0, r5
 80139f2:	f7fb fe7d 	bl	800f6f0 <ucdr_deserialize_uint32_t>
 80139f6:	b2e4      	uxtb	r4, r4
 80139f8:	4020      	ands	r0, r4
 80139fa:	bd70      	pop	{r4, r5, r6, pc}

080139fc <uxr_serialize_DELETE_Payload>:
 80139fc:	b570      	push	{r4, r5, r6, lr}
 80139fe:	2202      	movs	r2, #2
 8013a00:	4605      	mov	r5, r0
 8013a02:	460e      	mov	r6, r1
 8013a04:	f003 fa50 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8013a08:	2202      	movs	r2, #2
 8013a0a:	4604      	mov	r4, r0
 8013a0c:	18b1      	adds	r1, r6, r2
 8013a0e:	4628      	mov	r0, r5
 8013a10:	f003 fa4a 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8013a14:	4020      	ands	r0, r4
 8013a16:	b2c0      	uxtb	r0, r0
 8013a18:	bd70      	pop	{r4, r5, r6, pc}
 8013a1a:	bf00      	nop

08013a1c <uxr_deserialize_STATUS_AGENT_Payload>:
 8013a1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a20:	4605      	mov	r5, r0
 8013a22:	460e      	mov	r6, r1
 8013a24:	f7fb fb34 	bl	800f090 <ucdr_deserialize_uint8_t>
 8013a28:	1c71      	adds	r1, r6, #1
 8013a2a:	4604      	mov	r4, r0
 8013a2c:	4628      	mov	r0, r5
 8013a2e:	f7fb fb2f 	bl	800f090 <ucdr_deserialize_uint8_t>
 8013a32:	2204      	movs	r2, #4
 8013a34:	18b1      	adds	r1, r6, r2
 8013a36:	4680      	mov	r8, r0
 8013a38:	4628      	mov	r0, r5
 8013a3a:	f003 fa99 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 8013a3e:	f106 0108 	add.w	r1, r6, #8
 8013a42:	4607      	mov	r7, r0
 8013a44:	2202      	movs	r2, #2
 8013a46:	4628      	mov	r0, r5
 8013a48:	f003 fa92 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 8013a4c:	ea04 0308 	and.w	r3, r4, r8
 8013a50:	b2db      	uxtb	r3, r3
 8013a52:	ea03 0407 	and.w	r4, r3, r7
 8013a56:	2202      	movs	r2, #2
 8013a58:	4607      	mov	r7, r0
 8013a5a:	f106 010a 	add.w	r1, r6, #10
 8013a5e:	4628      	mov	r0, r5
 8013a60:	f003 fa86 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 8013a64:	f106 010c 	add.w	r1, r6, #12
 8013a68:	4603      	mov	r3, r0
 8013a6a:	4628      	mov	r0, r5
 8013a6c:	461d      	mov	r5, r3
 8013a6e:	f7fb fae1 	bl	800f034 <ucdr_deserialize_bool>
 8013a72:	403c      	ands	r4, r7
 8013a74:	4025      	ands	r5, r4
 8013a76:	4028      	ands	r0, r5
 8013a78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013a7c <uxr_deserialize_STATUS_Payload>:
 8013a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a80:	2202      	movs	r2, #2
 8013a82:	4606      	mov	r6, r0
 8013a84:	460f      	mov	r7, r1
 8013a86:	f003 fa73 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 8013a8a:	2202      	movs	r2, #2
 8013a8c:	18b9      	adds	r1, r7, r2
 8013a8e:	4605      	mov	r5, r0
 8013a90:	4630      	mov	r0, r6
 8013a92:	f003 fa6d 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 8013a96:	1d39      	adds	r1, r7, #4
 8013a98:	4680      	mov	r8, r0
 8013a9a:	4630      	mov	r0, r6
 8013a9c:	f7fb faf8 	bl	800f090 <ucdr_deserialize_uint8_t>
 8013aa0:	1d79      	adds	r1, r7, #5
 8013aa2:	4604      	mov	r4, r0
 8013aa4:	4630      	mov	r0, r6
 8013aa6:	f7fb faf3 	bl	800f090 <ucdr_deserialize_uint8_t>
 8013aaa:	ea05 0508 	and.w	r5, r5, r8
 8013aae:	402c      	ands	r4, r5
 8013ab0:	4020      	ands	r0, r4
 8013ab2:	b2c0      	uxtb	r0, r0
 8013ab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013ab8 <uxr_serialize_INFO_Payload>:
 8013ab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013abc:	2202      	movs	r2, #2
 8013abe:	460c      	mov	r4, r1
 8013ac0:	4605      	mov	r5, r0
 8013ac2:	f003 f9f1 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8013ac6:	2202      	movs	r2, #2
 8013ac8:	18a1      	adds	r1, r4, r2
 8013aca:	4680      	mov	r8, r0
 8013acc:	4628      	mov	r0, r5
 8013ace:	f003 f9eb 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8013ad2:	7921      	ldrb	r1, [r4, #4]
 8013ad4:	4607      	mov	r7, r0
 8013ad6:	4628      	mov	r0, r5
 8013ad8:	f7fb fac4 	bl	800f064 <ucdr_serialize_uint8_t>
 8013adc:	7961      	ldrb	r1, [r4, #5]
 8013ade:	4606      	mov	r6, r0
 8013ae0:	4628      	mov	r0, r5
 8013ae2:	f7fb fabf 	bl	800f064 <ucdr_serialize_uint8_t>
 8013ae6:	ea08 0807 	and.w	r8, r8, r7
 8013aea:	ea06 0608 	and.w	r6, r6, r8
 8013aee:	4006      	ands	r6, r0
 8013af0:	7a21      	ldrb	r1, [r4, #8]
 8013af2:	4628      	mov	r0, r5
 8013af4:	f7fb fa88 	bl	800f008 <ucdr_serialize_bool>
 8013af8:	7a23      	ldrb	r3, [r4, #8]
 8013afa:	b2f7      	uxtb	r7, r6
 8013afc:	4606      	mov	r6, r0
 8013afe:	b96b      	cbnz	r3, 8013b1c <uxr_serialize_INFO_Payload+0x64>
 8013b00:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 8013b04:	4628      	mov	r0, r5
 8013b06:	f7fb fa7f 	bl	800f008 <ucdr_serialize_bool>
 8013b0a:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 8013b0e:	4030      	ands	r0, r6
 8013b10:	b2c6      	uxtb	r6, r0
 8013b12:	b983      	cbnz	r3, 8013b36 <uxr_serialize_INFO_Payload+0x7e>
 8013b14:	ea06 0007 	and.w	r0, r6, r7
 8013b18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b1c:	7b21      	ldrb	r1, [r4, #12]
 8013b1e:	4628      	mov	r0, r5
 8013b20:	f7fb faa0 	bl	800f064 <ucdr_serialize_uint8_t>
 8013b24:	b188      	cbz	r0, 8013b4a <uxr_serialize_INFO_Payload+0x92>
 8013b26:	f104 010c 	add.w	r1, r4, #12
 8013b2a:	4628      	mov	r0, r5
 8013b2c:	f7ff f9f2 	bl	8012f14 <uxr_serialize_ObjectVariant.part.0>
 8013b30:	4030      	ands	r0, r6
 8013b32:	b2c6      	uxtb	r6, r0
 8013b34:	e7e4      	b.n	8013b00 <uxr_serialize_INFO_Payload+0x48>
 8013b36:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 8013b3a:	4628      	mov	r0, r5
 8013b3c:	f7ff fd9e 	bl	801367c <uxr_serialize_ActivityInfoVariant>
 8013b40:	4006      	ands	r6, r0
 8013b42:	ea06 0007 	and.w	r0, r6, r7
 8013b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b4a:	4606      	mov	r6, r0
 8013b4c:	e7d8      	b.n	8013b00 <uxr_serialize_INFO_Payload+0x48>
 8013b4e:	bf00      	nop

08013b50 <uxr_serialize_READ_DATA_Payload>:
 8013b50:	b570      	push	{r4, r5, r6, lr}
 8013b52:	2202      	movs	r2, #2
 8013b54:	4605      	mov	r5, r0
 8013b56:	460e      	mov	r6, r1
 8013b58:	f003 f9a6 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8013b5c:	2202      	movs	r2, #2
 8013b5e:	18b1      	adds	r1, r6, r2
 8013b60:	4604      	mov	r4, r0
 8013b62:	4628      	mov	r0, r5
 8013b64:	f003 f9a0 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8013b68:	1d31      	adds	r1, r6, #4
 8013b6a:	4004      	ands	r4, r0
 8013b6c:	4628      	mov	r0, r5
 8013b6e:	f7ff fe49 	bl	8013804 <uxr_serialize_ReadSpecification>
 8013b72:	b2e4      	uxtb	r4, r4
 8013b74:	4020      	ands	r0, r4
 8013b76:	bd70      	pop	{r4, r5, r6, pc}

08013b78 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8013b78:	b570      	push	{r4, r5, r6, lr}
 8013b7a:	2202      	movs	r2, #2
 8013b7c:	4605      	mov	r5, r0
 8013b7e:	460e      	mov	r6, r1
 8013b80:	f003 f992 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8013b84:	2202      	movs	r2, #2
 8013b86:	4604      	mov	r4, r0
 8013b88:	18b1      	adds	r1, r6, r2
 8013b8a:	4628      	mov	r0, r5
 8013b8c:	f003 f98c 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8013b90:	4020      	ands	r0, r4
 8013b92:	b2c0      	uxtb	r0, r0
 8013b94:	bd70      	pop	{r4, r5, r6, pc}
 8013b96:	bf00      	nop

08013b98 <uxr_serialize_ACKNACK_Payload>:
 8013b98:	b570      	push	{r4, r5, r6, lr}
 8013b9a:	460c      	mov	r4, r1
 8013b9c:	460e      	mov	r6, r1
 8013b9e:	f834 1b02 	ldrh.w	r1, [r4], #2
 8013ba2:	4605      	mov	r5, r0
 8013ba4:	f7fb fa8a 	bl	800f0bc <ucdr_serialize_uint16_t>
 8013ba8:	2202      	movs	r2, #2
 8013baa:	4621      	mov	r1, r4
 8013bac:	4604      	mov	r4, r0
 8013bae:	4628      	mov	r0, r5
 8013bb0:	f003 f97a 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8013bb4:	7931      	ldrb	r1, [r6, #4]
 8013bb6:	4004      	ands	r4, r0
 8013bb8:	4628      	mov	r0, r5
 8013bba:	f7fb fa53 	bl	800f064 <ucdr_serialize_uint8_t>
 8013bbe:	b2e4      	uxtb	r4, r4
 8013bc0:	4020      	ands	r0, r4
 8013bc2:	bd70      	pop	{r4, r5, r6, pc}

08013bc4 <uxr_deserialize_ACKNACK_Payload>:
 8013bc4:	b570      	push	{r4, r5, r6, lr}
 8013bc6:	4605      	mov	r5, r0
 8013bc8:	460e      	mov	r6, r1
 8013bca:	f7fb fb77 	bl	800f2bc <ucdr_deserialize_uint16_t>
 8013bce:	2202      	movs	r2, #2
 8013bd0:	18b1      	adds	r1, r6, r2
 8013bd2:	4604      	mov	r4, r0
 8013bd4:	4628      	mov	r0, r5
 8013bd6:	f003 f9cb 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 8013bda:	1d31      	adds	r1, r6, #4
 8013bdc:	4004      	ands	r4, r0
 8013bde:	4628      	mov	r0, r5
 8013be0:	f7fb fa56 	bl	800f090 <ucdr_deserialize_uint8_t>
 8013be4:	b2e4      	uxtb	r4, r4
 8013be6:	4020      	ands	r0, r4
 8013be8:	bd70      	pop	{r4, r5, r6, pc}
 8013bea:	bf00      	nop

08013bec <uxr_serialize_HEARTBEAT_Payload>:
 8013bec:	b570      	push	{r4, r5, r6, lr}
 8013bee:	460d      	mov	r5, r1
 8013bf0:	8809      	ldrh	r1, [r1, #0]
 8013bf2:	4606      	mov	r6, r0
 8013bf4:	f7fb fa62 	bl	800f0bc <ucdr_serialize_uint16_t>
 8013bf8:	8869      	ldrh	r1, [r5, #2]
 8013bfa:	4604      	mov	r4, r0
 8013bfc:	4630      	mov	r0, r6
 8013bfe:	f7fb fa5d 	bl	800f0bc <ucdr_serialize_uint16_t>
 8013c02:	7929      	ldrb	r1, [r5, #4]
 8013c04:	4004      	ands	r4, r0
 8013c06:	4630      	mov	r0, r6
 8013c08:	f7fb fa2c 	bl	800f064 <ucdr_serialize_uint8_t>
 8013c0c:	b2e4      	uxtb	r4, r4
 8013c0e:	4020      	ands	r0, r4
 8013c10:	bd70      	pop	{r4, r5, r6, pc}
 8013c12:	bf00      	nop

08013c14 <uxr_deserialize_HEARTBEAT_Payload>:
 8013c14:	b570      	push	{r4, r5, r6, lr}
 8013c16:	4605      	mov	r5, r0
 8013c18:	460e      	mov	r6, r1
 8013c1a:	f7fb fb4f 	bl	800f2bc <ucdr_deserialize_uint16_t>
 8013c1e:	1cb1      	adds	r1, r6, #2
 8013c20:	4604      	mov	r4, r0
 8013c22:	4628      	mov	r0, r5
 8013c24:	f7fb fb4a 	bl	800f2bc <ucdr_deserialize_uint16_t>
 8013c28:	1d31      	adds	r1, r6, #4
 8013c2a:	4004      	ands	r4, r0
 8013c2c:	4628      	mov	r0, r5
 8013c2e:	f7fb fa2f 	bl	800f090 <ucdr_deserialize_uint8_t>
 8013c32:	b2e4      	uxtb	r4, r4
 8013c34:	4020      	ands	r0, r4
 8013c36:	bd70      	pop	{r4, r5, r6, pc}

08013c38 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 8013c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c3c:	4605      	mov	r5, r0
 8013c3e:	460e      	mov	r6, r1
 8013c40:	f7fc f8d8 	bl	800fdf4 <ucdr_deserialize_int32_t>
 8013c44:	1d31      	adds	r1, r6, #4
 8013c46:	4607      	mov	r7, r0
 8013c48:	4628      	mov	r0, r5
 8013c4a:	f7fb fd51 	bl	800f6f0 <ucdr_deserialize_uint32_t>
 8013c4e:	f106 0108 	add.w	r1, r6, #8
 8013c52:	4680      	mov	r8, r0
 8013c54:	4628      	mov	r0, r5
 8013c56:	f7fc f8cd 	bl	800fdf4 <ucdr_deserialize_int32_t>
 8013c5a:	f106 010c 	add.w	r1, r6, #12
 8013c5e:	4604      	mov	r4, r0
 8013c60:	4628      	mov	r0, r5
 8013c62:	f7fb fd45 	bl	800f6f0 <ucdr_deserialize_uint32_t>
 8013c66:	ea07 0708 	and.w	r7, r7, r8
 8013c6a:	403c      	ands	r4, r7
 8013c6c:	f106 0110 	add.w	r1, r6, #16
 8013c70:	4004      	ands	r4, r0
 8013c72:	4628      	mov	r0, r5
 8013c74:	f7fc f8be 	bl	800fdf4 <ucdr_deserialize_int32_t>
 8013c78:	f106 0114 	add.w	r1, r6, #20
 8013c7c:	4607      	mov	r7, r0
 8013c7e:	4628      	mov	r0, r5
 8013c80:	f7fb fd36 	bl	800f6f0 <ucdr_deserialize_uint32_t>
 8013c84:	b2e4      	uxtb	r4, r4
 8013c86:	403c      	ands	r4, r7
 8013c88:	4020      	ands	r0, r4
 8013c8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c8e:	bf00      	nop

08013c90 <uxr_serialize_SampleIdentity>:
 8013c90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c94:	220c      	movs	r2, #12
 8013c96:	4604      	mov	r4, r0
 8013c98:	460d      	mov	r5, r1
 8013c9a:	f003 f905 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8013c9e:	2203      	movs	r2, #3
 8013ca0:	f105 010c 	add.w	r1, r5, #12
 8013ca4:	4607      	mov	r7, r0
 8013ca6:	4620      	mov	r0, r4
 8013ca8:	f003 f8fe 	bl	8016ea8 <ucdr_serialize_array_uint8_t>
 8013cac:	7be9      	ldrb	r1, [r5, #15]
 8013cae:	4680      	mov	r8, r0
 8013cb0:	4620      	mov	r0, r4
 8013cb2:	f7fb f9d7 	bl	800f064 <ucdr_serialize_uint8_t>
 8013cb6:	6929      	ldr	r1, [r5, #16]
 8013cb8:	4606      	mov	r6, r0
 8013cba:	4620      	mov	r0, r4
 8013cbc:	f7fc f802 	bl	800fcc4 <ucdr_serialize_int32_t>
 8013cc0:	6969      	ldr	r1, [r5, #20]
 8013cc2:	4603      	mov	r3, r0
 8013cc4:	4620      	mov	r0, r4
 8013cc6:	ea07 0708 	and.w	r7, r7, r8
 8013cca:	461c      	mov	r4, r3
 8013ccc:	f7fb fbe0 	bl	800f490 <ucdr_serialize_uint32_t>
 8013cd0:	403e      	ands	r6, r7
 8013cd2:	4034      	ands	r4, r6
 8013cd4:	4020      	ands	r0, r4
 8013cd6:	b2c0      	uxtb	r0, r0
 8013cd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013cdc <uxr_deserialize_SampleIdentity>:
 8013cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ce0:	220c      	movs	r2, #12
 8013ce2:	4604      	mov	r4, r0
 8013ce4:	460d      	mov	r5, r1
 8013ce6:	f003 f943 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 8013cea:	2203      	movs	r2, #3
 8013cec:	f105 010c 	add.w	r1, r5, #12
 8013cf0:	4607      	mov	r7, r0
 8013cf2:	4620      	mov	r0, r4
 8013cf4:	f003 f93c 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 8013cf8:	f105 010f 	add.w	r1, r5, #15
 8013cfc:	4680      	mov	r8, r0
 8013cfe:	4620      	mov	r0, r4
 8013d00:	f7fb f9c6 	bl	800f090 <ucdr_deserialize_uint8_t>
 8013d04:	f105 0110 	add.w	r1, r5, #16
 8013d08:	4606      	mov	r6, r0
 8013d0a:	4620      	mov	r0, r4
 8013d0c:	f7fc f872 	bl	800fdf4 <ucdr_deserialize_int32_t>
 8013d10:	f105 0114 	add.w	r1, r5, #20
 8013d14:	4603      	mov	r3, r0
 8013d16:	4620      	mov	r0, r4
 8013d18:	ea07 0708 	and.w	r7, r7, r8
 8013d1c:	461c      	mov	r4, r3
 8013d1e:	f7fb fce7 	bl	800f6f0 <ucdr_deserialize_uint32_t>
 8013d22:	403e      	ands	r6, r7
 8013d24:	4034      	ands	r4, r6
 8013d26:	4020      	ands	r0, r4
 8013d28:	b2c0      	uxtb	r0, r0
 8013d2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d2e:	bf00      	nop

08013d30 <rcl_client_get_rmw_handle>:
 8013d30:	b118      	cbz	r0, 8013d3a <rcl_client_get_rmw_handle+0xa>
 8013d32:	6800      	ldr	r0, [r0, #0]
 8013d34:	b108      	cbz	r0, 8013d3a <rcl_client_get_rmw_handle+0xa>
 8013d36:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8013d3a:	4770      	bx	lr

08013d3c <rcl_send_request>:
 8013d3c:	b570      	push	{r4, r5, r6, lr}
 8013d3e:	b082      	sub	sp, #8
 8013d40:	b1e8      	cbz	r0, 8013d7e <rcl_send_request+0x42>
 8013d42:	4604      	mov	r4, r0
 8013d44:	6800      	ldr	r0, [r0, #0]
 8013d46:	b1d0      	cbz	r0, 8013d7e <rcl_send_request+0x42>
 8013d48:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8013d4c:	b1bb      	cbz	r3, 8013d7e <rcl_send_request+0x42>
 8013d4e:	460e      	mov	r6, r1
 8013d50:	b1d1      	cbz	r1, 8013d88 <rcl_send_request+0x4c>
 8013d52:	4615      	mov	r5, r2
 8013d54:	b1c2      	cbz	r2, 8013d88 <rcl_send_request+0x4c>
 8013d56:	2105      	movs	r1, #5
 8013d58:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8013d5c:	f7f9 f9ca 	bl	800d0f4 <__atomic_load_8>
 8013d60:	6823      	ldr	r3, [r4, #0]
 8013d62:	e9c5 0100 	strd	r0, r1, [r5]
 8013d66:	462a      	mov	r2, r5
 8013d68:	4631      	mov	r1, r6
 8013d6a:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8013d6e:	f002 fcfd 	bl	801676c <rmw_send_request>
 8013d72:	4606      	mov	r6, r0
 8013d74:	b160      	cbz	r0, 8013d90 <rcl_send_request+0x54>
 8013d76:	2601      	movs	r6, #1
 8013d78:	4630      	mov	r0, r6
 8013d7a:	b002      	add	sp, #8
 8013d7c:	bd70      	pop	{r4, r5, r6, pc}
 8013d7e:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 8013d82:	4630      	mov	r0, r6
 8013d84:	b002      	add	sp, #8
 8013d86:	bd70      	pop	{r4, r5, r6, pc}
 8013d88:	260b      	movs	r6, #11
 8013d8a:	4630      	mov	r0, r6
 8013d8c:	b002      	add	sp, #8
 8013d8e:	bd70      	pop	{r4, r5, r6, pc}
 8013d90:	6820      	ldr	r0, [r4, #0]
 8013d92:	2105      	movs	r1, #5
 8013d94:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013d98:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8013d9c:	9100      	str	r1, [sp, #0]
 8013d9e:	f7f9 fa15 	bl	800d1cc <__atomic_exchange_8>
 8013da2:	4630      	mov	r0, r6
 8013da4:	b002      	add	sp, #8
 8013da6:	bd70      	pop	{r4, r5, r6, pc}

08013da8 <rcl_take_response>:
 8013da8:	b570      	push	{r4, r5, r6, lr}
 8013daa:	468e      	mov	lr, r1
 8013dac:	460c      	mov	r4, r1
 8013dae:	4616      	mov	r6, r2
 8013db0:	4605      	mov	r5, r0
 8013db2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013db6:	b08c      	sub	sp, #48	@ 0x30
 8013db8:	f10d 0c18 	add.w	ip, sp, #24
 8013dbc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013dc0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8013dc4:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013dc8:	b35d      	cbz	r5, 8013e22 <rcl_take_response+0x7a>
 8013dca:	682b      	ldr	r3, [r5, #0]
 8013dcc:	b34b      	cbz	r3, 8013e22 <rcl_take_response+0x7a>
 8013dce:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8013dd2:	b330      	cbz	r0, 8013e22 <rcl_take_response+0x7a>
 8013dd4:	b346      	cbz	r6, 8013e28 <rcl_take_response+0x80>
 8013dd6:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8013e30 <rcl_take_response+0x88>
 8013dda:	2300      	movs	r3, #0
 8013ddc:	f88d 3007 	strb.w	r3, [sp, #7]
 8013de0:	4632      	mov	r2, r6
 8013de2:	f10d 0307 	add.w	r3, sp, #7
 8013de6:	a902      	add	r1, sp, #8
 8013de8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013dec:	ed8d 7b04 	vstr	d7, [sp, #16]
 8013df0:	f002 fdc4 	bl	801697c <rmw_take_response>
 8013df4:	4605      	mov	r5, r0
 8013df6:	b9c8      	cbnz	r0, 8013e2c <rcl_take_response+0x84>
 8013df8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8013dfc:	f240 13f5 	movw	r3, #501	@ 0x1f5
 8013e00:	2a00      	cmp	r2, #0
 8013e02:	bf08      	it	eq
 8013e04:	461d      	moveq	r5, r3
 8013e06:	f10d 0e18 	add.w	lr, sp, #24
 8013e0a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013e0e:	46a4      	mov	ip, r4
 8013e10:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013e14:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8013e18:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013e1c:	4628      	mov	r0, r5
 8013e1e:	b00c      	add	sp, #48	@ 0x30
 8013e20:	bd70      	pop	{r4, r5, r6, pc}
 8013e22:	f44f 75fa 	mov.w	r5, #500	@ 0x1f4
 8013e26:	e7ee      	b.n	8013e06 <rcl_take_response+0x5e>
 8013e28:	250b      	movs	r5, #11
 8013e2a:	e7ec      	b.n	8013e06 <rcl_take_response+0x5e>
 8013e2c:	2501      	movs	r5, #1
 8013e2e:	e7ea      	b.n	8013e06 <rcl_take_response+0x5e>
	...

08013e38 <rcl_client_is_valid>:
 8013e38:	b130      	cbz	r0, 8013e48 <rcl_client_is_valid+0x10>
 8013e3a:	6800      	ldr	r0, [r0, #0]
 8013e3c:	b120      	cbz	r0, 8013e48 <rcl_client_is_valid+0x10>
 8013e3e:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8013e42:	3800      	subs	r0, #0
 8013e44:	bf18      	it	ne
 8013e46:	2001      	movne	r0, #1
 8013e48:	4770      	bx	lr
 8013e4a:	bf00      	nop

08013e4c <rcl_convert_rmw_ret_to_rcl_ret>:
 8013e4c:	280b      	cmp	r0, #11
 8013e4e:	dc0d      	bgt.n	8013e6c <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8013e50:	2800      	cmp	r0, #0
 8013e52:	db09      	blt.n	8013e68 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8013e54:	280b      	cmp	r0, #11
 8013e56:	d807      	bhi.n	8013e68 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8013e58:	e8df f000 	tbb	[pc, r0]
 8013e5c:	07060607 	.word	0x07060607
 8013e60:	06060606 	.word	0x06060606
 8013e64:	07070606 	.word	0x07070606
 8013e68:	2001      	movs	r0, #1
 8013e6a:	4770      	bx	lr
 8013e6c:	28cb      	cmp	r0, #203	@ 0xcb
 8013e6e:	bf18      	it	ne
 8013e70:	2001      	movne	r0, #1
 8013e72:	4770      	bx	lr

08013e74 <rcl_get_zero_initialized_guard_condition>:
 8013e74:	4a03      	ldr	r2, [pc, #12]	@ (8013e84 <rcl_get_zero_initialized_guard_condition+0x10>)
 8013e76:	4603      	mov	r3, r0
 8013e78:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013e7c:	e883 0003 	stmia.w	r3, {r0, r1}
 8013e80:	4618      	mov	r0, r3
 8013e82:	4770      	bx	lr
 8013e84:	0801a374 	.word	0x0801a374

08013e88 <rcl_guard_condition_init>:
 8013e88:	b082      	sub	sp, #8
 8013e8a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013e8c:	b087      	sub	sp, #28
 8013e8e:	ac0c      	add	r4, sp, #48	@ 0x30
 8013e90:	e884 000c 	stmia.w	r4, {r2, r3}
 8013e94:	46a6      	mov	lr, r4
 8013e96:	460d      	mov	r5, r1
 8013e98:	4604      	mov	r4, r0
 8013e9a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013e9e:	f10d 0c04 	add.w	ip, sp, #4
 8013ea2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013ea6:	f8de 3000 	ldr.w	r3, [lr]
 8013eaa:	f8cc 3000 	str.w	r3, [ip]
 8013eae:	a801      	add	r0, sp, #4
 8013eb0:	f7f9 f912 	bl	800d0d8 <rcutils_allocator_is_valid>
 8013eb4:	b338      	cbz	r0, 8013f06 <rcl_guard_condition_init+0x7e>
 8013eb6:	b334      	cbz	r4, 8013f06 <rcl_guard_condition_init+0x7e>
 8013eb8:	6866      	ldr	r6, [r4, #4]
 8013eba:	b9ee      	cbnz	r6, 8013ef8 <rcl_guard_condition_init+0x70>
 8013ebc:	b31d      	cbz	r5, 8013f06 <rcl_guard_condition_init+0x7e>
 8013ebe:	4628      	mov	r0, r5
 8013ec0:	f7f7 f874 	bl	800afac <rcl_context_is_valid>
 8013ec4:	b308      	cbz	r0, 8013f0a <rcl_guard_condition_init+0x82>
 8013ec6:	9b01      	ldr	r3, [sp, #4]
 8013ec8:	9905      	ldr	r1, [sp, #20]
 8013eca:	201c      	movs	r0, #28
 8013ecc:	4798      	blx	r3
 8013ece:	4607      	mov	r7, r0
 8013ed0:	6060      	str	r0, [r4, #4]
 8013ed2:	b310      	cbz	r0, 8013f1a <rcl_guard_condition_init+0x92>
 8013ed4:	6828      	ldr	r0, [r5, #0]
 8013ed6:	3028      	adds	r0, #40	@ 0x28
 8013ed8:	f002 fbae 	bl	8016638 <rmw_create_guard_condition>
 8013edc:	6038      	str	r0, [r7, #0]
 8013ede:	6860      	ldr	r0, [r4, #4]
 8013ee0:	6805      	ldr	r5, [r0, #0]
 8013ee2:	b1a5      	cbz	r5, 8013f0e <rcl_guard_condition_init+0x86>
 8013ee4:	2301      	movs	r3, #1
 8013ee6:	ac01      	add	r4, sp, #4
 8013ee8:	7103      	strb	r3, [r0, #4]
 8013eea:	f100 0708 	add.w	r7, r0, #8
 8013eee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013ef0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013ef2:	6823      	ldr	r3, [r4, #0]
 8013ef4:	603b      	str	r3, [r7, #0]
 8013ef6:	e000      	b.n	8013efa <rcl_guard_condition_init+0x72>
 8013ef8:	2664      	movs	r6, #100	@ 0x64
 8013efa:	4630      	mov	r0, r6
 8013efc:	b007      	add	sp, #28
 8013efe:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8013f02:	b002      	add	sp, #8
 8013f04:	4770      	bx	lr
 8013f06:	260b      	movs	r6, #11
 8013f08:	e7f7      	b.n	8013efa <rcl_guard_condition_init+0x72>
 8013f0a:	2665      	movs	r6, #101	@ 0x65
 8013f0c:	e7f5      	b.n	8013efa <rcl_guard_condition_init+0x72>
 8013f0e:	9b02      	ldr	r3, [sp, #8]
 8013f10:	9905      	ldr	r1, [sp, #20]
 8013f12:	4798      	blx	r3
 8013f14:	2601      	movs	r6, #1
 8013f16:	6065      	str	r5, [r4, #4]
 8013f18:	e7ef      	b.n	8013efa <rcl_guard_condition_init+0x72>
 8013f1a:	260a      	movs	r6, #10
 8013f1c:	e7ed      	b.n	8013efa <rcl_guard_condition_init+0x72>
 8013f1e:	bf00      	nop

08013f20 <rcl_guard_condition_init_from_rmw>:
 8013f20:	b082      	sub	sp, #8
 8013f22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f26:	b086      	sub	sp, #24
 8013f28:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 8013f2c:	4604      	mov	r4, r0
 8013f2e:	f84c 3f04 	str.w	r3, [ip, #4]!
 8013f32:	460e      	mov	r6, r1
 8013f34:	4617      	mov	r7, r2
 8013f36:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013f3a:	f10d 0e04 	add.w	lr, sp, #4
 8013f3e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013f42:	f8dc 3000 	ldr.w	r3, [ip]
 8013f46:	f8ce 3000 	str.w	r3, [lr]
 8013f4a:	a801      	add	r0, sp, #4
 8013f4c:	f7f9 f8c4 	bl	800d0d8 <rcutils_allocator_is_valid>
 8013f50:	b350      	cbz	r0, 8013fa8 <rcl_guard_condition_init_from_rmw+0x88>
 8013f52:	b34c      	cbz	r4, 8013fa8 <rcl_guard_condition_init_from_rmw+0x88>
 8013f54:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8013f58:	f1b8 0f00 	cmp.w	r8, #0
 8013f5c:	d11e      	bne.n	8013f9c <rcl_guard_condition_init_from_rmw+0x7c>
 8013f5e:	b31f      	cbz	r7, 8013fa8 <rcl_guard_condition_init_from_rmw+0x88>
 8013f60:	4638      	mov	r0, r7
 8013f62:	f7f7 f823 	bl	800afac <rcl_context_is_valid>
 8013f66:	b328      	cbz	r0, 8013fb4 <rcl_guard_condition_init_from_rmw+0x94>
 8013f68:	9b01      	ldr	r3, [sp, #4]
 8013f6a:	9905      	ldr	r1, [sp, #20]
 8013f6c:	201c      	movs	r0, #28
 8013f6e:	4798      	blx	r3
 8013f70:	4605      	mov	r5, r0
 8013f72:	6060      	str	r0, [r4, #4]
 8013f74:	b358      	cbz	r0, 8013fce <rcl_guard_condition_init_from_rmw+0xae>
 8013f76:	b1fe      	cbz	r6, 8013fb8 <rcl_guard_condition_init_from_rmw+0x98>
 8013f78:	6006      	str	r6, [r0, #0]
 8013f7a:	f880 8004 	strb.w	r8, [r0, #4]
 8013f7e:	ac01      	add	r4, sp, #4
 8013f80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013f82:	f105 0c08 	add.w	ip, r5, #8
 8013f86:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013f8a:	6823      	ldr	r3, [r4, #0]
 8013f8c:	f8cc 3000 	str.w	r3, [ip]
 8013f90:	2000      	movs	r0, #0
 8013f92:	b006      	add	sp, #24
 8013f94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013f98:	b002      	add	sp, #8
 8013f9a:	4770      	bx	lr
 8013f9c:	2064      	movs	r0, #100	@ 0x64
 8013f9e:	b006      	add	sp, #24
 8013fa0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013fa4:	b002      	add	sp, #8
 8013fa6:	4770      	bx	lr
 8013fa8:	200b      	movs	r0, #11
 8013faa:	b006      	add	sp, #24
 8013fac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013fb0:	b002      	add	sp, #8
 8013fb2:	4770      	bx	lr
 8013fb4:	2065      	movs	r0, #101	@ 0x65
 8013fb6:	e7f2      	b.n	8013f9e <rcl_guard_condition_init_from_rmw+0x7e>
 8013fb8:	6838      	ldr	r0, [r7, #0]
 8013fba:	3028      	adds	r0, #40	@ 0x28
 8013fbc:	f002 fb3c 	bl	8016638 <rmw_create_guard_condition>
 8013fc0:	6028      	str	r0, [r5, #0]
 8013fc2:	6865      	ldr	r5, [r4, #4]
 8013fc4:	682e      	ldr	r6, [r5, #0]
 8013fc6:	b126      	cbz	r6, 8013fd2 <rcl_guard_condition_init_from_rmw+0xb2>
 8013fc8:	2301      	movs	r3, #1
 8013fca:	712b      	strb	r3, [r5, #4]
 8013fcc:	e7d7      	b.n	8013f7e <rcl_guard_condition_init_from_rmw+0x5e>
 8013fce:	200a      	movs	r0, #10
 8013fd0:	e7e5      	b.n	8013f9e <rcl_guard_condition_init_from_rmw+0x7e>
 8013fd2:	4628      	mov	r0, r5
 8013fd4:	9b02      	ldr	r3, [sp, #8]
 8013fd6:	9905      	ldr	r1, [sp, #20]
 8013fd8:	4798      	blx	r3
 8013fda:	6066      	str	r6, [r4, #4]
 8013fdc:	2001      	movs	r0, #1
 8013fde:	e7de      	b.n	8013f9e <rcl_guard_condition_init_from_rmw+0x7e>

08013fe0 <rcl_guard_condition_fini>:
 8013fe0:	b570      	push	{r4, r5, r6, lr}
 8013fe2:	b082      	sub	sp, #8
 8013fe4:	b1f0      	cbz	r0, 8014024 <rcl_guard_condition_fini+0x44>
 8013fe6:	6843      	ldr	r3, [r0, #4]
 8013fe8:	4604      	mov	r4, r0
 8013fea:	b163      	cbz	r3, 8014006 <rcl_guard_condition_fini+0x26>
 8013fec:	6818      	ldr	r0, [r3, #0]
 8013fee:	68de      	ldr	r6, [r3, #12]
 8013ff0:	6999      	ldr	r1, [r3, #24]
 8013ff2:	b160      	cbz	r0, 801400e <rcl_guard_condition_fini+0x2e>
 8013ff4:	791d      	ldrb	r5, [r3, #4]
 8013ff6:	b965      	cbnz	r5, 8014012 <rcl_guard_condition_fini+0x32>
 8013ff8:	4618      	mov	r0, r3
 8013ffa:	47b0      	blx	r6
 8013ffc:	2300      	movs	r3, #0
 8013ffe:	4628      	mov	r0, r5
 8014000:	6063      	str	r3, [r4, #4]
 8014002:	b002      	add	sp, #8
 8014004:	bd70      	pop	{r4, r5, r6, pc}
 8014006:	461d      	mov	r5, r3
 8014008:	4628      	mov	r0, r5
 801400a:	b002      	add	sp, #8
 801400c:	bd70      	pop	{r4, r5, r6, pc}
 801400e:	4605      	mov	r5, r0
 8014010:	e7f2      	b.n	8013ff8 <rcl_guard_condition_fini+0x18>
 8014012:	9101      	str	r1, [sp, #4]
 8014014:	f002 fb24 	bl	8016660 <rmw_destroy_guard_condition>
 8014018:	1e05      	subs	r5, r0, #0
 801401a:	6863      	ldr	r3, [r4, #4]
 801401c:	9901      	ldr	r1, [sp, #4]
 801401e:	bf18      	it	ne
 8014020:	2501      	movne	r5, #1
 8014022:	e7e9      	b.n	8013ff8 <rcl_guard_condition_fini+0x18>
 8014024:	250b      	movs	r5, #11
 8014026:	4628      	mov	r0, r5
 8014028:	b002      	add	sp, #8
 801402a:	bd70      	pop	{r4, r5, r6, pc}

0801402c <rcl_guard_condition_get_default_options>:
 801402c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801402e:	b087      	sub	sp, #28
 8014030:	4606      	mov	r6, r0
 8014032:	4668      	mov	r0, sp
 8014034:	f7f9 f842 	bl	800d0bc <rcutils_get_default_allocator>
 8014038:	4b09      	ldr	r3, [pc, #36]	@ (8014060 <rcl_guard_condition_get_default_options+0x34>)
 801403a:	46ee      	mov	lr, sp
 801403c:	469c      	mov	ip, r3
 801403e:	461d      	mov	r5, r3
 8014040:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014044:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014048:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801404a:	4634      	mov	r4, r6
 801404c:	f8de 7000 	ldr.w	r7, [lr]
 8014050:	f8cc 7000 	str.w	r7, [ip]
 8014054:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014056:	4630      	mov	r0, r6
 8014058:	6027      	str	r7, [r4, #0]
 801405a:	b007      	add	sp, #28
 801405c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801405e:	bf00      	nop
 8014060:	20010f00 	.word	0x20010f00

08014064 <rcl_trigger_guard_condition>:
 8014064:	b148      	cbz	r0, 801407a <rcl_trigger_guard_condition+0x16>
 8014066:	b508      	push	{r3, lr}
 8014068:	6843      	ldr	r3, [r0, #4]
 801406a:	b143      	cbz	r3, 801407e <rcl_trigger_guard_condition+0x1a>
 801406c:	6818      	ldr	r0, [r3, #0]
 801406e:	f002 fccf 	bl	8016a10 <rmw_trigger_guard_condition>
 8014072:	3800      	subs	r0, #0
 8014074:	bf18      	it	ne
 8014076:	2001      	movne	r0, #1
 8014078:	bd08      	pop	{r3, pc}
 801407a:	200b      	movs	r0, #11
 801407c:	4770      	bx	lr
 801407e:	200b      	movs	r0, #11
 8014080:	bd08      	pop	{r3, pc}
 8014082:	bf00      	nop

08014084 <rcl_guard_condition_get_rmw_handle>:
 8014084:	b110      	cbz	r0, 801408c <rcl_guard_condition_get_rmw_handle+0x8>
 8014086:	6840      	ldr	r0, [r0, #4]
 8014088:	b100      	cbz	r0, 801408c <rcl_guard_condition_get_rmw_handle+0x8>
 801408a:	6800      	ldr	r0, [r0, #0]
 801408c:	4770      	bx	lr
 801408e:	bf00      	nop

08014090 <rcl_init>:
 8014090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014094:	1e05      	subs	r5, r0, #0
 8014096:	b09c      	sub	sp, #112	@ 0x70
 8014098:	460e      	mov	r6, r1
 801409a:	4690      	mov	r8, r2
 801409c:	461f      	mov	r7, r3
 801409e:	f340 8099 	ble.w	80141d4 <rcl_init+0x144>
 80140a2:	2900      	cmp	r1, #0
 80140a4:	f000 8099 	beq.w	80141da <rcl_init+0x14a>
 80140a8:	f1a1 0e04 	sub.w	lr, r1, #4
 80140ac:	f04f 0c00 	mov.w	ip, #0
 80140b0:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 80140b4:	f10c 0c01 	add.w	ip, ip, #1
 80140b8:	2c00      	cmp	r4, #0
 80140ba:	f000 808e 	beq.w	80141da <rcl_init+0x14a>
 80140be:	4565      	cmp	r5, ip
 80140c0:	d1f6      	bne.n	80140b0 <rcl_init+0x20>
 80140c2:	f1b8 0f00 	cmp.w	r8, #0
 80140c6:	f000 8088 	beq.w	80141da <rcl_init+0x14a>
 80140ca:	f8d8 4000 	ldr.w	r4, [r8]
 80140ce:	2c00      	cmp	r4, #0
 80140d0:	f000 8083 	beq.w	80141da <rcl_init+0x14a>
 80140d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80140d6:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 80140da:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80140de:	6823      	ldr	r3, [r4, #0]
 80140e0:	f8cc 3000 	str.w	r3, [ip]
 80140e4:	a817      	add	r0, sp, #92	@ 0x5c
 80140e6:	f7f8 fff7 	bl	800d0d8 <rcutils_allocator_is_valid>
 80140ea:	2800      	cmp	r0, #0
 80140ec:	d075      	beq.n	80141da <rcl_init+0x14a>
 80140ee:	2f00      	cmp	r7, #0
 80140f0:	d073      	beq.n	80141da <rcl_init+0x14a>
 80140f2:	683b      	ldr	r3, [r7, #0]
 80140f4:	2b00      	cmp	r3, #0
 80140f6:	d175      	bne.n	80141e4 <rcl_init+0x154>
 80140f8:	e9dd 321a 	ldrd	r3, r2, [sp, #104]	@ 0x68
 80140fc:	2178      	movs	r1, #120	@ 0x78
 80140fe:	2001      	movs	r0, #1
 8014100:	4798      	blx	r3
 8014102:	4604      	mov	r4, r0
 8014104:	6038      	str	r0, [r7, #0]
 8014106:	2800      	cmp	r0, #0
 8014108:	f000 80a0 	beq.w	801424c <rcl_init+0x1bc>
 801410c:	a802      	add	r0, sp, #8
 801410e:	f002 f833 	bl	8016178 <rmw_get_zero_initialized_context>
 8014112:	a902      	add	r1, sp, #8
 8014114:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8014118:	2250      	movs	r2, #80	@ 0x50
 801411a:	ac17      	add	r4, sp, #92	@ 0x5c
 801411c:	f004 fce5 	bl	8018aea <memcpy>
 8014120:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014122:	f8d7 e000 	ldr.w	lr, [r7]
 8014126:	46f4      	mov	ip, lr
 8014128:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801412c:	6823      	ldr	r3, [r4, #0]
 801412e:	f8cc 3000 	str.w	r3, [ip]
 8014132:	f10e 0114 	add.w	r1, lr, #20
 8014136:	4640      	mov	r0, r8
 8014138:	f7f7 f84a 	bl	800b1d0 <rcl_init_options_copy>
 801413c:	4604      	mov	r4, r0
 801413e:	2800      	cmp	r0, #0
 8014140:	d144      	bne.n	80141cc <rcl_init+0x13c>
 8014142:	f8d7 9000 	ldr.w	r9, [r7]
 8014146:	ea4f 78e5 	mov.w	r8, r5, asr #31
 801414a:	f8c9 0020 	str.w	r0, [r9, #32]
 801414e:	f8c9 5018 	str.w	r5, [r9, #24]
 8014152:	f8c9 801c 	str.w	r8, [r9, #28]
 8014156:	2d00      	cmp	r5, #0
 8014158:	d04b      	beq.n	80141f2 <rcl_init+0x162>
 801415a:	2e00      	cmp	r6, #0
 801415c:	d049      	beq.n	80141f2 <rcl_init+0x162>
 801415e:	e9dd 321a 	ldrd	r3, r2, [sp, #104]	@ 0x68
 8014162:	2104      	movs	r1, #4
 8014164:	4628      	mov	r0, r5
 8014166:	4798      	blx	r3
 8014168:	f8c9 0020 	str.w	r0, [r9, #32]
 801416c:	f8d7 9000 	ldr.w	r9, [r7]
 8014170:	f8d9 3020 	ldr.w	r3, [r9, #32]
 8014174:	46ca      	mov	sl, r9
 8014176:	b343      	cbz	r3, 80141ca <rcl_init+0x13a>
 8014178:	2d01      	cmp	r5, #1
 801417a:	f178 0300 	sbcs.w	r3, r8, #0
 801417e:	db38      	blt.n	80141f2 <rcl_init+0x162>
 8014180:	2400      	movs	r4, #0
 8014182:	3e04      	subs	r6, #4
 8014184:	46a1      	mov	r9, r4
 8014186:	e00b      	b.n	80141a0 <rcl_init+0x110>
 8014188:	6831      	ldr	r1, [r6, #0]
 801418a:	f004 fcae 	bl	8018aea <memcpy>
 801418e:	3401      	adds	r4, #1
 8014190:	f149 0900 	adc.w	r9, r9, #0
 8014194:	45c8      	cmp	r8, r9
 8014196:	bf08      	it	eq
 8014198:	42a5      	cmpeq	r5, r4
 801419a:	d028      	beq.n	80141ee <rcl_init+0x15e>
 801419c:	f8d7 a000 	ldr.w	sl, [r7]
 80141a0:	f856 0f04 	ldr.w	r0, [r6, #4]!
 80141a4:	f7ec f83e 	bl	8000224 <strlen>
 80141a8:	1c42      	adds	r2, r0, #1
 80141aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80141ac:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 80141ae:	f8da a020 	ldr.w	sl, [sl, #32]
 80141b2:	9201      	str	r2, [sp, #4]
 80141b4:	4610      	mov	r0, r2
 80141b6:	4798      	blx	r3
 80141b8:	683b      	ldr	r3, [r7, #0]
 80141ba:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 80141be:	6a1b      	ldr	r3, [r3, #32]
 80141c0:	9a01      	ldr	r2, [sp, #4]
 80141c2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80141c6:	2800      	cmp	r0, #0
 80141c8:	d1de      	bne.n	8014188 <rcl_init+0xf8>
 80141ca:	240a      	movs	r4, #10
 80141cc:	4638      	mov	r0, r7
 80141ce:	f7f6 fef9 	bl	800afc4 <__cleanup_context>
 80141d2:	e003      	b.n	80141dc <rcl_init+0x14c>
 80141d4:	2900      	cmp	r1, #0
 80141d6:	f43f af74 	beq.w	80140c2 <rcl_init+0x32>
 80141da:	240b      	movs	r4, #11
 80141dc:	4620      	mov	r0, r4
 80141de:	b01c      	add	sp, #112	@ 0x70
 80141e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80141e4:	2464      	movs	r4, #100	@ 0x64
 80141e6:	4620      	mov	r0, r4
 80141e8:	b01c      	add	sp, #112	@ 0x70
 80141ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80141ee:	f8d7 9000 	ldr.w	r9, [r7]
 80141f2:	491d      	ldr	r1, [pc, #116]	@ (8014268 <rcl_init+0x1d8>)
 80141f4:	680b      	ldr	r3, [r1, #0]
 80141f6:	3301      	adds	r3, #1
 80141f8:	d023      	beq.n	8014242 <rcl_init+0x1b2>
 80141fa:	600b      	str	r3, [r1, #0]
 80141fc:	461a      	mov	r2, r3
 80141fe:	2400      	movs	r4, #0
 8014200:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8014204:	607b      	str	r3, [r7, #4]
 8014206:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8014208:	6182      	str	r2, [r0, #24]
 801420a:	3301      	adds	r3, #1
 801420c:	61c4      	str	r4, [r0, #28]
 801420e:	d01f      	beq.n	8014250 <rcl_init+0x1c0>
 8014210:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 8014214:	b94b      	cbnz	r3, 801422a <rcl_init+0x19a>
 8014216:	3030      	adds	r0, #48	@ 0x30
 8014218:	f000 f846 	bl	80142a8 <rcl_get_localhost_only>
 801421c:	4604      	mov	r4, r0
 801421e:	2800      	cmp	r0, #0
 8014220:	d1d4      	bne.n	80141cc <rcl_init+0x13c>
 8014222:	f8d7 9000 	ldr.w	r9, [r7]
 8014226:	f8d9 0014 	ldr.w	r0, [r9, #20]
 801422a:	f109 0128 	add.w	r1, r9, #40	@ 0x28
 801422e:	3018      	adds	r0, #24
 8014230:	f7f9 fc82 	bl	800db38 <rmw_init>
 8014234:	4604      	mov	r4, r0
 8014236:	2800      	cmp	r0, #0
 8014238:	d0d0      	beq.n	80141dc <rcl_init+0x14c>
 801423a:	f7ff fe07 	bl	8013e4c <rcl_convert_rmw_ret_to_rcl_ret>
 801423e:	4604      	mov	r4, r0
 8014240:	e7c4      	b.n	80141cc <rcl_init+0x13c>
 8014242:	2201      	movs	r2, #1
 8014244:	461c      	mov	r4, r3
 8014246:	600a      	str	r2, [r1, #0]
 8014248:	4613      	mov	r3, r2
 801424a:	e7d9      	b.n	8014200 <rcl_init+0x170>
 801424c:	240a      	movs	r4, #10
 801424e:	e7c5      	b.n	80141dc <rcl_init+0x14c>
 8014250:	3024      	adds	r0, #36	@ 0x24
 8014252:	f003 fcc9 	bl	8017be8 <rcl_get_default_domain_id>
 8014256:	4604      	mov	r4, r0
 8014258:	2800      	cmp	r0, #0
 801425a:	d1b7      	bne.n	80141cc <rcl_init+0x13c>
 801425c:	f8d7 9000 	ldr.w	r9, [r7]
 8014260:	f8d9 0014 	ldr.w	r0, [r9, #20]
 8014264:	e7d4      	b.n	8014210 <rcl_init+0x180>
 8014266:	bf00      	nop
 8014268:	20010f14 	.word	0x20010f14

0801426c <rcl_shutdown>:
 801426c:	b1a8      	cbz	r0, 801429a <rcl_shutdown+0x2e>
 801426e:	6803      	ldr	r3, [r0, #0]
 8014270:	b510      	push	{r4, lr}
 8014272:	4604      	mov	r4, r0
 8014274:	b173      	cbz	r3, 8014294 <rcl_shutdown+0x28>
 8014276:	f7f6 fe99 	bl	800afac <rcl_context_is_valid>
 801427a:	b140      	cbz	r0, 801428e <rcl_shutdown+0x22>
 801427c:	6820      	ldr	r0, [r4, #0]
 801427e:	3028      	adds	r0, #40	@ 0x28
 8014280:	f7f9 fd90 	bl	800dda4 <rmw_shutdown>
 8014284:	4603      	mov	r3, r0
 8014286:	b958      	cbnz	r0, 80142a0 <rcl_shutdown+0x34>
 8014288:	6060      	str	r0, [r4, #4]
 801428a:	4618      	mov	r0, r3
 801428c:	bd10      	pop	{r4, pc}
 801428e:	236a      	movs	r3, #106	@ 0x6a
 8014290:	4618      	mov	r0, r3
 8014292:	bd10      	pop	{r4, pc}
 8014294:	230b      	movs	r3, #11
 8014296:	4618      	mov	r0, r3
 8014298:	bd10      	pop	{r4, pc}
 801429a:	230b      	movs	r3, #11
 801429c:	4618      	mov	r0, r3
 801429e:	4770      	bx	lr
 80142a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80142a4:	f7ff bdd2 	b.w	8013e4c <rcl_convert_rmw_ret_to_rcl_ret>

080142a8 <rcl_get_localhost_only>:
 80142a8:	b510      	push	{r4, lr}
 80142aa:	b082      	sub	sp, #8
 80142ac:	2300      	movs	r3, #0
 80142ae:	9301      	str	r3, [sp, #4]
 80142b0:	b1b8      	cbz	r0, 80142e2 <rcl_get_localhost_only+0x3a>
 80142b2:	4604      	mov	r4, r0
 80142b4:	a901      	add	r1, sp, #4
 80142b6:	480c      	ldr	r0, [pc, #48]	@ (80142e8 <rcl_get_localhost_only+0x40>)
 80142b8:	f7f8 ffc0 	bl	800d23c <rcutils_get_env>
 80142bc:	b110      	cbz	r0, 80142c4 <rcl_get_localhost_only+0x1c>
 80142be:	2001      	movs	r0, #1
 80142c0:	b002      	add	sp, #8
 80142c2:	bd10      	pop	{r4, pc}
 80142c4:	9b01      	ldr	r3, [sp, #4]
 80142c6:	b113      	cbz	r3, 80142ce <rcl_get_localhost_only+0x26>
 80142c8:	781a      	ldrb	r2, [r3, #0]
 80142ca:	2a31      	cmp	r2, #49	@ 0x31
 80142cc:	d004      	beq.n	80142d8 <rcl_get_localhost_only+0x30>
 80142ce:	2302      	movs	r3, #2
 80142d0:	2000      	movs	r0, #0
 80142d2:	7023      	strb	r3, [r4, #0]
 80142d4:	b002      	add	sp, #8
 80142d6:	bd10      	pop	{r4, pc}
 80142d8:	785b      	ldrb	r3, [r3, #1]
 80142da:	2b00      	cmp	r3, #0
 80142dc:	d1f7      	bne.n	80142ce <rcl_get_localhost_only+0x26>
 80142de:	2301      	movs	r3, #1
 80142e0:	e7f6      	b.n	80142d0 <rcl_get_localhost_only+0x28>
 80142e2:	200b      	movs	r0, #11
 80142e4:	b002      	add	sp, #8
 80142e6:	bd10      	pop	{r4, pc}
 80142e8:	08019e88 	.word	0x08019e88

080142ec <rcl_node_resolve_name>:
 80142ec:	b082      	sub	sp, #8
 80142ee:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142f2:	b091      	sub	sp, #68	@ 0x44
 80142f4:	ac1a      	add	r4, sp, #104	@ 0x68
 80142f6:	e884 000c 	stmia.w	r4, {r2, r3}
 80142fa:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 80142fe:	2800      	cmp	r0, #0
 8014300:	d03b      	beq.n	801437a <rcl_node_resolve_name+0x8e>
 8014302:	460c      	mov	r4, r1
 8014304:	4605      	mov	r5, r0
 8014306:	f7f7 f973 	bl	800b5f0 <rcl_node_get_options>
 801430a:	2800      	cmp	r0, #0
 801430c:	d037      	beq.n	801437e <rcl_node_resolve_name+0x92>
 801430e:	4628      	mov	r0, r5
 8014310:	f7f7 f95e 	bl	800b5d0 <rcl_node_get_name>
 8014314:	4606      	mov	r6, r0
 8014316:	4628      	mov	r0, r5
 8014318:	f7f7 f962 	bl	800b5e0 <rcl_node_get_namespace>
 801431c:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 8014320:	4681      	mov	r9, r0
 8014322:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014326:	ad0b      	add	r5, sp, #44	@ 0x2c
 8014328:	46ac      	mov	ip, r5
 801432a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801432e:	f8de 3000 	ldr.w	r3, [lr]
 8014332:	f8cc 3000 	str.w	r3, [ip]
 8014336:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014338:	b1fb      	cbz	r3, 801437a <rcl_node_resolve_name+0x8e>
 801433a:	468a      	mov	sl, r1
 801433c:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 8014340:	f001 fdee 	bl	8015f20 <rcutils_get_zero_initialized_string_map>
 8014344:	ab10      	add	r3, sp, #64	@ 0x40
 8014346:	9008      	str	r0, [sp, #32]
 8014348:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 801434c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014350:	2100      	movs	r1, #0
 8014352:	e895 000c 	ldmia.w	r5, {r2, r3}
 8014356:	a808      	add	r0, sp, #32
 8014358:	f001 fe5a 	bl	8016010 <rcutils_string_map_init>
 801435c:	4607      	mov	r7, r0
 801435e:	b180      	cbz	r0, 8014382 <rcl_node_resolve_name+0x96>
 8014360:	f7f8 ff84 	bl	800d26c <rcutils_get_error_string>
 8014364:	f7f8 ff98 	bl	800d298 <rcutils_reset_error>
 8014368:	2f0a      	cmp	r7, #10
 801436a:	bf18      	it	ne
 801436c:	2701      	movne	r7, #1
 801436e:	4638      	mov	r0, r7
 8014370:	b011      	add	sp, #68	@ 0x44
 8014372:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014376:	b002      	add	sp, #8
 8014378:	4770      	bx	lr
 801437a:	270b      	movs	r7, #11
 801437c:	e7f7      	b.n	801436e <rcl_node_resolve_name+0x82>
 801437e:	2701      	movs	r7, #1
 8014380:	e7f5      	b.n	801436e <rcl_node_resolve_name+0x82>
 8014382:	9009      	str	r0, [sp, #36]	@ 0x24
 8014384:	9007      	str	r0, [sp, #28]
 8014386:	a808      	add	r0, sp, #32
 8014388:	f003 fdc0 	bl	8017f0c <rcl_get_default_topic_name_substitutions>
 801438c:	4607      	mov	r7, r0
 801438e:	b1a8      	cbz	r0, 80143bc <rcl_node_resolve_name+0xd0>
 8014390:	280a      	cmp	r0, #10
 8014392:	9c07      	ldr	r4, [sp, #28]
 8014394:	d000      	beq.n	8014398 <rcl_node_resolve_name+0xac>
 8014396:	2701      	movs	r7, #1
 8014398:	a808      	add	r0, sp, #32
 801439a:	f001 fe79 	bl	8016090 <rcutils_string_map_fini>
 801439e:	2800      	cmp	r0, #0
 80143a0:	d13d      	bne.n	801441e <rcl_node_resolve_name+0x132>
 80143a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80143a4:	4659      	mov	r1, fp
 80143a6:	47d0      	blx	sl
 80143a8:	4659      	mov	r1, fp
 80143aa:	4620      	mov	r0, r4
 80143ac:	47d0      	blx	sl
 80143ae:	f1b8 0f00 	cmp.w	r8, #0
 80143b2:	d0dc      	beq.n	801436e <rcl_node_resolve_name+0x82>
 80143b4:	2f67      	cmp	r7, #103	@ 0x67
 80143b6:	bf08      	it	eq
 80143b8:	2768      	moveq	r7, #104	@ 0x68
 80143ba:	e7d8      	b.n	801436e <rcl_node_resolve_name+0x82>
 80143bc:	ab09      	add	r3, sp, #36	@ 0x24
 80143be:	9305      	str	r3, [sp, #20]
 80143c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80143c2:	46ec      	mov	ip, sp
 80143c4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80143c8:	682b      	ldr	r3, [r5, #0]
 80143ca:	f8cc 3000 	str.w	r3, [ip]
 80143ce:	464a      	mov	r2, r9
 80143d0:	4631      	mov	r1, r6
 80143d2:	4620      	mov	r0, r4
 80143d4:	ab08      	add	r3, sp, #32
 80143d6:	f003 fc3b 	bl	8017c50 <rcl_expand_topic_name>
 80143da:	4607      	mov	r7, r0
 80143dc:	b9b8      	cbnz	r0, 801440e <rcl_node_resolve_name+0x122>
 80143de:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 80143e0:	9009      	str	r0, [sp, #36]	@ 0x24
 80143e2:	4602      	mov	r2, r0
 80143e4:	a90a      	add	r1, sp, #40	@ 0x28
 80143e6:	4620      	mov	r0, r4
 80143e8:	f001 ff5a 	bl	80162a0 <rmw_validate_full_topic_name>
 80143ec:	b988      	cbnz	r0, 8014412 <rcl_node_resolve_name+0x126>
 80143ee:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80143f0:	b9d5      	cbnz	r5, 8014428 <rcl_node_resolve_name+0x13c>
 80143f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80143f4:	a808      	add	r0, sp, #32
 80143f6:	601c      	str	r4, [r3, #0]
 80143f8:	f001 fe4a 	bl	8016090 <rcutils_string_map_fini>
 80143fc:	4607      	mov	r7, r0
 80143fe:	b1a8      	cbz	r0, 801442c <rcl_node_resolve_name+0x140>
 8014400:	f7f8 ff34 	bl	800d26c <rcutils_get_error_string>
 8014404:	462c      	mov	r4, r5
 8014406:	f7f8 ff47 	bl	800d298 <rcutils_reset_error>
 801440a:	2701      	movs	r7, #1
 801440c:	e7c9      	b.n	80143a2 <rcl_node_resolve_name+0xb6>
 801440e:	9c07      	ldr	r4, [sp, #28]
 8014410:	e7c2      	b.n	8014398 <rcl_node_resolve_name+0xac>
 8014412:	f7f8 ff2b 	bl	800d26c <rcutils_get_error_string>
 8014416:	2701      	movs	r7, #1
 8014418:	f7f8 ff3e 	bl	800d298 <rcutils_reset_error>
 801441c:	e7bc      	b.n	8014398 <rcl_node_resolve_name+0xac>
 801441e:	f7f8 ff25 	bl	800d26c <rcutils_get_error_string>
 8014422:	f7f8 ff39 	bl	800d298 <rcutils_reset_error>
 8014426:	e7bc      	b.n	80143a2 <rcl_node_resolve_name+0xb6>
 8014428:	2767      	movs	r7, #103	@ 0x67
 801442a:	e7b5      	b.n	8014398 <rcl_node_resolve_name+0xac>
 801442c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801442e:	4659      	mov	r1, fp
 8014430:	47d0      	blx	sl
 8014432:	4659      	mov	r1, fp
 8014434:	4638      	mov	r0, r7
 8014436:	47d0      	blx	sl
 8014438:	e799      	b.n	801436e <rcl_node_resolve_name+0x82>
 801443a:	bf00      	nop

0801443c <rcl_service_get_rmw_handle>:
 801443c:	b118      	cbz	r0, 8014446 <rcl_service_get_rmw_handle+0xa>
 801443e:	6800      	ldr	r0, [r0, #0]
 8014440:	b108      	cbz	r0, 8014446 <rcl_service_get_rmw_handle+0xa>
 8014442:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014446:	4770      	bx	lr

08014448 <rcl_take_request>:
 8014448:	b570      	push	{r4, r5, r6, lr}
 801444a:	468e      	mov	lr, r1
 801444c:	460c      	mov	r4, r1
 801444e:	4616      	mov	r6, r2
 8014450:	4605      	mov	r5, r0
 8014452:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014456:	b08c      	sub	sp, #48	@ 0x30
 8014458:	f10d 0c18 	add.w	ip, sp, #24
 801445c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014460:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014464:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014468:	b30d      	cbz	r5, 80144ae <rcl_take_request+0x66>
 801446a:	682b      	ldr	r3, [r5, #0]
 801446c:	b1fb      	cbz	r3, 80144ae <rcl_take_request+0x66>
 801446e:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8014472:	b1e0      	cbz	r0, 80144ae <rcl_take_request+0x66>
 8014474:	b336      	cbz	r6, 80144c4 <rcl_take_request+0x7c>
 8014476:	2300      	movs	r3, #0
 8014478:	f88d 3007 	strb.w	r3, [sp, #7]
 801447c:	4632      	mov	r2, r6
 801447e:	f10d 0307 	add.w	r3, sp, #7
 8014482:	a902      	add	r1, sp, #8
 8014484:	f002 f9c0 	bl	8016808 <rmw_take_request>
 8014488:	4605      	mov	r5, r0
 801448a:	b198      	cbz	r0, 80144b4 <rcl_take_request+0x6c>
 801448c:	280a      	cmp	r0, #10
 801448e:	bf18      	it	ne
 8014490:	2501      	movne	r5, #1
 8014492:	f10d 0e18 	add.w	lr, sp, #24
 8014496:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801449a:	46a4      	mov	ip, r4
 801449c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80144a0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80144a4:	e88c 0003 	stmia.w	ip, {r0, r1}
 80144a8:	4628      	mov	r0, r5
 80144aa:	b00c      	add	sp, #48	@ 0x30
 80144ac:	bd70      	pop	{r4, r5, r6, pc}
 80144ae:	f44f 7516 	mov.w	r5, #600	@ 0x258
 80144b2:	e7ee      	b.n	8014492 <rcl_take_request+0x4a>
 80144b4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80144b8:	f240 2359 	movw	r3, #601	@ 0x259
 80144bc:	2a00      	cmp	r2, #0
 80144be:	bf08      	it	eq
 80144c0:	461d      	moveq	r5, r3
 80144c2:	e7e6      	b.n	8014492 <rcl_take_request+0x4a>
 80144c4:	250b      	movs	r5, #11
 80144c6:	e7e4      	b.n	8014492 <rcl_take_request+0x4a>

080144c8 <rcl_send_response>:
 80144c8:	b170      	cbz	r0, 80144e8 <rcl_send_response+0x20>
 80144ca:	6800      	ldr	r0, [r0, #0]
 80144cc:	b160      	cbz	r0, 80144e8 <rcl_send_response+0x20>
 80144ce:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 80144d2:	b148      	cbz	r0, 80144e8 <rcl_send_response+0x20>
 80144d4:	b159      	cbz	r1, 80144ee <rcl_send_response+0x26>
 80144d6:	b510      	push	{r4, lr}
 80144d8:	b15a      	cbz	r2, 80144f2 <rcl_send_response+0x2a>
 80144da:	f002 f9f3 	bl	80168c4 <rmw_send_response>
 80144de:	b110      	cbz	r0, 80144e6 <rcl_send_response+0x1e>
 80144e0:	2802      	cmp	r0, #2
 80144e2:	bf18      	it	ne
 80144e4:	2001      	movne	r0, #1
 80144e6:	bd10      	pop	{r4, pc}
 80144e8:	f44f 7016 	mov.w	r0, #600	@ 0x258
 80144ec:	4770      	bx	lr
 80144ee:	200b      	movs	r0, #11
 80144f0:	4770      	bx	lr
 80144f2:	200b      	movs	r0, #11
 80144f4:	bd10      	pop	{r4, pc}
 80144f6:	bf00      	nop

080144f8 <rcl_service_is_valid>:
 80144f8:	b130      	cbz	r0, 8014508 <rcl_service_is_valid+0x10>
 80144fa:	6800      	ldr	r0, [r0, #0]
 80144fc:	b120      	cbz	r0, 8014508 <rcl_service_is_valid+0x10>
 80144fe:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014502:	3800      	subs	r0, #0
 8014504:	bf18      	it	ne
 8014506:	2001      	movne	r0, #1
 8014508:	4770      	bx	lr
 801450a:	bf00      	nop

0801450c <rcl_get_system_time>:
 801450c:	4608      	mov	r0, r1
 801450e:	f7f9 b837 	b.w	800d580 <rcutils_system_time_now>
 8014512:	bf00      	nop

08014514 <rcl_get_steady_time>:
 8014514:	4608      	mov	r0, r1
 8014516:	f7f9 b85b 	b.w	800d5d0 <rcutils_steady_time_now>
 801451a:	bf00      	nop

0801451c <rcl_get_ros_time>:
 801451c:	7a03      	ldrb	r3, [r0, #8]
 801451e:	b510      	push	{r4, lr}
 8014520:	460c      	mov	r4, r1
 8014522:	b133      	cbz	r3, 8014532 <rcl_get_ros_time+0x16>
 8014524:	2105      	movs	r1, #5
 8014526:	f7f8 fde5 	bl	800d0f4 <__atomic_load_8>
 801452a:	e9c4 0100 	strd	r0, r1, [r4]
 801452e:	2000      	movs	r0, #0
 8014530:	bd10      	pop	{r4, pc}
 8014532:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014536:	4608      	mov	r0, r1
 8014538:	f7f9 b822 	b.w	800d580 <rcutils_system_time_now>

0801453c <rcl_clock_init>:
 801453c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801453e:	4605      	mov	r5, r0
 8014540:	4610      	mov	r0, r2
 8014542:	4614      	mov	r4, r2
 8014544:	460e      	mov	r6, r1
 8014546:	f7f8 fdc7 	bl	800d0d8 <rcutils_allocator_is_valid>
 801454a:	b128      	cbz	r0, 8014558 <rcl_clock_init+0x1c>
 801454c:	2d03      	cmp	r5, #3
 801454e:	d803      	bhi.n	8014558 <rcl_clock_init+0x1c>
 8014550:	e8df f005 	tbb	[pc, r5]
 8014554:	06532e1d 	.word	0x06532e1d
 8014558:	f04f 0c0b 	mov.w	ip, #11
 801455c:	4660      	mov	r0, ip
 801455e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014560:	2e00      	cmp	r6, #0
 8014562:	d0f9      	beq.n	8014558 <rcl_clock_init+0x1c>
 8014564:	2c00      	cmp	r4, #0
 8014566:	d0f7      	beq.n	8014558 <rcl_clock_init+0x1c>
 8014568:	2300      	movs	r3, #0
 801456a:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801456e:	f8df e0b4 	ldr.w	lr, [pc, #180]	@ 8014624 <rcl_clock_init+0xe8>
 8014572:	6133      	str	r3, [r6, #16]
 8014574:	f106 0514 	add.w	r5, r6, #20
 8014578:	469c      	mov	ip, r3
 801457a:	2703      	movs	r7, #3
 801457c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801457e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014580:	6823      	ldr	r3, [r4, #0]
 8014582:	602b      	str	r3, [r5, #0]
 8014584:	7037      	strb	r7, [r6, #0]
 8014586:	f8c6 e00c 	str.w	lr, [r6, #12]
 801458a:	4660      	mov	r0, ip
 801458c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801458e:	2e00      	cmp	r6, #0
 8014590:	d0e2      	beq.n	8014558 <rcl_clock_init+0x1c>
 8014592:	2300      	movs	r3, #0
 8014594:	7033      	strb	r3, [r6, #0]
 8014596:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801459a:	e9c6 3303 	strd	r3, r3, [r6, #12]
 801459e:	469c      	mov	ip, r3
 80145a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80145a2:	f106 0514 	add.w	r5, r6, #20
 80145a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80145a8:	6823      	ldr	r3, [r4, #0]
 80145aa:	602b      	str	r3, [r5, #0]
 80145ac:	4660      	mov	r0, ip
 80145ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80145b0:	2e00      	cmp	r6, #0
 80145b2:	d0d1      	beq.n	8014558 <rcl_clock_init+0x1c>
 80145b4:	2c00      	cmp	r4, #0
 80145b6:	d0cf      	beq.n	8014558 <rcl_clock_init+0x1c>
 80145b8:	2700      	movs	r7, #0
 80145ba:	7037      	strb	r7, [r6, #0]
 80145bc:	46a4      	mov	ip, r4
 80145be:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80145c2:	f106 0514 	add.w	r5, r6, #20
 80145c6:	e9c6 7701 	strd	r7, r7, [r6, #4]
 80145ca:	e9c6 7703 	strd	r7, r7, [r6, #12]
 80145ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80145d0:	f8dc 3000 	ldr.w	r3, [ip]
 80145d4:	602b      	str	r3, [r5, #0]
 80145d6:	6921      	ldr	r1, [r4, #16]
 80145d8:	6823      	ldr	r3, [r4, #0]
 80145da:	2010      	movs	r0, #16
 80145dc:	4798      	blx	r3
 80145de:	6130      	str	r0, [r6, #16]
 80145e0:	b1d0      	cbz	r0, 8014618 <rcl_clock_init+0xdc>
 80145e2:	2200      	movs	r2, #0
 80145e4:	2300      	movs	r3, #0
 80145e6:	e9c0 2300 	strd	r2, r3, [r0]
 80145ea:	2301      	movs	r3, #1
 80145ec:	7207      	strb	r7, [r0, #8]
 80145ee:	4a0c      	ldr	r2, [pc, #48]	@ (8014620 <rcl_clock_init+0xe4>)
 80145f0:	7033      	strb	r3, [r6, #0]
 80145f2:	46bc      	mov	ip, r7
 80145f4:	60f2      	str	r2, [r6, #12]
 80145f6:	4660      	mov	r0, ip
 80145f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80145fa:	2e00      	cmp	r6, #0
 80145fc:	d0ac      	beq.n	8014558 <rcl_clock_init+0x1c>
 80145fe:	2c00      	cmp	r4, #0
 8014600:	d0aa      	beq.n	8014558 <rcl_clock_init+0x1c>
 8014602:	2300      	movs	r3, #0
 8014604:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8014608:	f8df e01c 	ldr.w	lr, [pc, #28]	@ 8014628 <rcl_clock_init+0xec>
 801460c:	6133      	str	r3, [r6, #16]
 801460e:	f106 0514 	add.w	r5, r6, #20
 8014612:	469c      	mov	ip, r3
 8014614:	2702      	movs	r7, #2
 8014616:	e7b1      	b.n	801457c <rcl_clock_init+0x40>
 8014618:	f04f 0c0a 	mov.w	ip, #10
 801461c:	e79e      	b.n	801455c <rcl_clock_init+0x20>
 801461e:	bf00      	nop
 8014620:	0801451d 	.word	0x0801451d
 8014624:	08014515 	.word	0x08014515
 8014628:	0801450d 	.word	0x0801450d

0801462c <rcl_clock_fini>:
 801462c:	2800      	cmp	r0, #0
 801462e:	d02c      	beq.n	801468a <rcl_clock_fini+0x5e>
 8014630:	b538      	push	{r3, r4, r5, lr}
 8014632:	4604      	mov	r4, r0
 8014634:	3014      	adds	r0, #20
 8014636:	f7f8 fd4f 	bl	800d0d8 <rcutils_allocator_is_valid>
 801463a:	b140      	cbz	r0, 801464e <rcl_clock_fini+0x22>
 801463c:	7823      	ldrb	r3, [r4, #0]
 801463e:	2b02      	cmp	r3, #2
 8014640:	d007      	beq.n	8014652 <rcl_clock_fini+0x26>
 8014642:	2b03      	cmp	r3, #3
 8014644:	d005      	beq.n	8014652 <rcl_clock_fini+0x26>
 8014646:	2b01      	cmp	r3, #1
 8014648:	d00f      	beq.n	801466a <rcl_clock_fini+0x3e>
 801464a:	200b      	movs	r0, #11
 801464c:	bd38      	pop	{r3, r4, r5, pc}
 801464e:	2001      	movs	r0, #1
 8014650:	bd38      	pop	{r3, r4, r5, pc}
 8014652:	68a0      	ldr	r0, [r4, #8]
 8014654:	2800      	cmp	r0, #0
 8014656:	d0f9      	beq.n	801464c <rcl_clock_fini+0x20>
 8014658:	2500      	movs	r5, #0
 801465a:	6860      	ldr	r0, [r4, #4]
 801465c:	69a3      	ldr	r3, [r4, #24]
 801465e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8014660:	60a5      	str	r5, [r4, #8]
 8014662:	4798      	blx	r3
 8014664:	6065      	str	r5, [r4, #4]
 8014666:	4628      	mov	r0, r5
 8014668:	bd38      	pop	{r3, r4, r5, pc}
 801466a:	68a3      	ldr	r3, [r4, #8]
 801466c:	b133      	cbz	r3, 801467c <rcl_clock_fini+0x50>
 801466e:	2500      	movs	r5, #0
 8014670:	69a3      	ldr	r3, [r4, #24]
 8014672:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8014674:	6860      	ldr	r0, [r4, #4]
 8014676:	60a5      	str	r5, [r4, #8]
 8014678:	4798      	blx	r3
 801467a:	6065      	str	r5, [r4, #4]
 801467c:	6920      	ldr	r0, [r4, #16]
 801467e:	69a3      	ldr	r3, [r4, #24]
 8014680:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8014682:	4798      	blx	r3
 8014684:	2000      	movs	r0, #0
 8014686:	6120      	str	r0, [r4, #16]
 8014688:	bd38      	pop	{r3, r4, r5, pc}
 801468a:	200b      	movs	r0, #11
 801468c:	4770      	bx	lr
 801468e:	bf00      	nop

08014690 <rcl_clock_get_now>:
 8014690:	b140      	cbz	r0, 80146a4 <rcl_clock_get_now+0x14>
 8014692:	b139      	cbz	r1, 80146a4 <rcl_clock_get_now+0x14>
 8014694:	7803      	ldrb	r3, [r0, #0]
 8014696:	b11b      	cbz	r3, 80146a0 <rcl_clock_get_now+0x10>
 8014698:	68c3      	ldr	r3, [r0, #12]
 801469a:	b10b      	cbz	r3, 80146a0 <rcl_clock_get_now+0x10>
 801469c:	6900      	ldr	r0, [r0, #16]
 801469e:	4718      	bx	r3
 80146a0:	2001      	movs	r0, #1
 80146a2:	4770      	bx	lr
 80146a4:	200b      	movs	r0, #11
 80146a6:	4770      	bx	lr

080146a8 <rcl_clock_add_jump_callback>:
 80146a8:	b082      	sub	sp, #8
 80146aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80146ae:	a906      	add	r1, sp, #24
 80146b0:	e881 000c 	stmia.w	r1, {r2, r3}
 80146b4:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	@ 0x30
 80146b8:	b320      	cbz	r0, 8014704 <rcl_clock_add_jump_callback+0x5c>
 80146ba:	4604      	mov	r4, r0
 80146bc:	3014      	adds	r0, #20
 80146be:	f7f8 fd0b 	bl	800d0d8 <rcutils_allocator_is_valid>
 80146c2:	b1f8      	cbz	r0, 8014704 <rcl_clock_add_jump_callback+0x5c>
 80146c4:	b1f6      	cbz	r6, 8014704 <rcl_clock_add_jump_callback+0x5c>
 80146c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80146c8:	2b00      	cmp	r3, #0
 80146ca:	db1b      	blt.n	8014704 <rcl_clock_add_jump_callback+0x5c>
 80146cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 80146d0:	2a01      	cmp	r2, #1
 80146d2:	f173 0300 	sbcs.w	r3, r3, #0
 80146d6:	da15      	bge.n	8014704 <rcl_clock_add_jump_callback+0x5c>
 80146d8:	e9d4 0701 	ldrd	r0, r7, [r4, #4]
 80146dc:	2f00      	cmp	r7, #0
 80146de:	d042      	beq.n	8014766 <rcl_clock_add_jump_callback+0xbe>
 80146e0:	2300      	movs	r3, #0
 80146e2:	4602      	mov	r2, r0
 80146e4:	e003      	b.n	80146ee <rcl_clock_add_jump_callback+0x46>
 80146e6:	42bb      	cmp	r3, r7
 80146e8:	f102 0228 	add.w	r2, r2, #40	@ 0x28
 80146ec:	d011      	beq.n	8014712 <rcl_clock_add_jump_callback+0x6a>
 80146ee:	6811      	ldr	r1, [r2, #0]
 80146f0:	42b1      	cmp	r1, r6
 80146f2:	f103 0301 	add.w	r3, r3, #1
 80146f6:	d1f6      	bne.n	80146e6 <rcl_clock_add_jump_callback+0x3e>
 80146f8:	6a11      	ldr	r1, [r2, #32]
 80146fa:	42a9      	cmp	r1, r5
 80146fc:	d1f3      	bne.n	80146e6 <rcl_clock_add_jump_callback+0x3e>
 80146fe:	f04f 0e01 	mov.w	lr, #1
 8014702:	e001      	b.n	8014708 <rcl_clock_add_jump_callback+0x60>
 8014704:	f04f 0e0b 	mov.w	lr, #11
 8014708:	4670      	mov	r0, lr
 801470a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801470e:	b002      	add	sp, #8
 8014710:	4770      	bx	lr
 8014712:	3301      	adds	r3, #1
 8014714:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8014718:	00d9      	lsls	r1, r3, #3
 801471a:	69e3      	ldr	r3, [r4, #28]
 801471c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 801471e:	4798      	blx	r3
 8014720:	b1f0      	cbz	r0, 8014760 <rcl_clock_add_jump_callback+0xb8>
 8014722:	68a3      	ldr	r3, [r4, #8]
 8014724:	6060      	str	r0, [r4, #4]
 8014726:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 801472a:	f10d 0c18 	add.w	ip, sp, #24
 801472e:	f840 6032 	str.w	r6, [r0, r2, lsl #3]
 8014732:	f103 0801 	add.w	r8, r3, #1
 8014736:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 801473a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801473e:	f106 0708 	add.w	r7, r6, #8
 8014742:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8014744:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8014748:	f04f 0e00 	mov.w	lr, #0
 801474c:	e887 0003 	stmia.w	r7, {r0, r1}
 8014750:	6235      	str	r5, [r6, #32]
 8014752:	4670      	mov	r0, lr
 8014754:	f8c4 8008 	str.w	r8, [r4, #8]
 8014758:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801475c:	b002      	add	sp, #8
 801475e:	4770      	bx	lr
 8014760:	f04f 0e0a 	mov.w	lr, #10
 8014764:	e7d0      	b.n	8014708 <rcl_clock_add_jump_callback+0x60>
 8014766:	2128      	movs	r1, #40	@ 0x28
 8014768:	e7d7      	b.n	801471a <rcl_clock_add_jump_callback+0x72>
 801476a:	bf00      	nop

0801476c <rcl_clock_remove_jump_callback>:
 801476c:	2800      	cmp	r0, #0
 801476e:	d057      	beq.n	8014820 <rcl_clock_remove_jump_callback+0xb4>
 8014770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014774:	4605      	mov	r5, r0
 8014776:	3014      	adds	r0, #20
 8014778:	4688      	mov	r8, r1
 801477a:	4692      	mov	sl, r2
 801477c:	f7f8 fcac 	bl	800d0d8 <rcutils_allocator_is_valid>
 8014780:	2800      	cmp	r0, #0
 8014782:	d03b      	beq.n	80147fc <rcl_clock_remove_jump_callback+0x90>
 8014784:	f1b8 0f00 	cmp.w	r8, #0
 8014788:	d038      	beq.n	80147fc <rcl_clock_remove_jump_callback+0x90>
 801478a:	68ae      	ldr	r6, [r5, #8]
 801478c:	b166      	cbz	r6, 80147a8 <rcl_clock_remove_jump_callback+0x3c>
 801478e:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8014792:	eb06 0786 	add.w	r7, r6, r6, lsl #2
 8014796:	eb09 07c7 	add.w	r7, r9, r7, lsl #3
 801479a:	464c      	mov	r4, r9
 801479c:	6823      	ldr	r3, [r4, #0]
 801479e:	4543      	cmp	r3, r8
 80147a0:	d005      	beq.n	80147ae <rcl_clock_remove_jump_callback+0x42>
 80147a2:	3428      	adds	r4, #40	@ 0x28
 80147a4:	42a7      	cmp	r7, r4
 80147a6:	d1f9      	bne.n	801479c <rcl_clock_remove_jump_callback+0x30>
 80147a8:	2001      	movs	r0, #1
 80147aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80147ae:	6a23      	ldr	r3, [r4, #32]
 80147b0:	3428      	adds	r4, #40	@ 0x28
 80147b2:	42bc      	cmp	r4, r7
 80147b4:	d02d      	beq.n	8014812 <rcl_clock_remove_jump_callback+0xa6>
 80147b6:	4553      	cmp	r3, sl
 80147b8:	d1f0      	bne.n	801479c <rcl_clock_remove_jump_callback+0x30>
 80147ba:	46a6      	mov	lr, r4
 80147bc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80147c0:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 80147c4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80147c8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80147cc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80147d0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80147d4:	3428      	adds	r4, #40	@ 0x28
 80147d6:	42a7      	cmp	r7, r4
 80147d8:	e88c 0003 	stmia.w	ip, {r0, r1}
 80147dc:	d1ed      	bne.n	80147ba <rcl_clock_remove_jump_callback+0x4e>
 80147de:	3e01      	subs	r6, #1
 80147e0:	60ae      	str	r6, [r5, #8]
 80147e2:	b176      	cbz	r6, 8014802 <rcl_clock_remove_jump_callback+0x96>
 80147e4:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 80147e8:	69eb      	ldr	r3, [r5, #28]
 80147ea:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 80147ec:	00f1      	lsls	r1, r6, #3
 80147ee:	4648      	mov	r0, r9
 80147f0:	4798      	blx	r3
 80147f2:	b1b8      	cbz	r0, 8014824 <rcl_clock_remove_jump_callback+0xb8>
 80147f4:	6068      	str	r0, [r5, #4]
 80147f6:	2000      	movs	r0, #0
 80147f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80147fc:	200b      	movs	r0, #11
 80147fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014802:	4648      	mov	r0, r9
 8014804:	69ab      	ldr	r3, [r5, #24]
 8014806:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8014808:	4798      	blx	r3
 801480a:	606e      	str	r6, [r5, #4]
 801480c:	4630      	mov	r0, r6
 801480e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014812:	4553      	cmp	r3, sl
 8014814:	d1c8      	bne.n	80147a8 <rcl_clock_remove_jump_callback+0x3c>
 8014816:	3e01      	subs	r6, #1
 8014818:	60ae      	str	r6, [r5, #8]
 801481a:	2e00      	cmp	r6, #0
 801481c:	d1e2      	bne.n	80147e4 <rcl_clock_remove_jump_callback+0x78>
 801481e:	e7f0      	b.n	8014802 <rcl_clock_remove_jump_callback+0x96>
 8014820:	200b      	movs	r0, #11
 8014822:	4770      	bx	lr
 8014824:	200a      	movs	r0, #10
 8014826:	e7ea      	b.n	80147fe <rcl_clock_remove_jump_callback+0x92>

08014828 <rcl_get_zero_initialized_wait_set>:
 8014828:	b510      	push	{r4, lr}
 801482a:	4c08      	ldr	r4, [pc, #32]	@ (801484c <rcl_get_zero_initialized_wait_set+0x24>)
 801482c:	4686      	mov	lr, r0
 801482e:	4684      	mov	ip, r0
 8014830:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014832:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014836:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014838:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801483c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801483e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014842:	6823      	ldr	r3, [r4, #0]
 8014844:	f8cc 3000 	str.w	r3, [ip]
 8014848:	4670      	mov	r0, lr
 801484a:	bd10      	pop	{r4, pc}
 801484c:	0801a37c 	.word	0x0801a37c

08014850 <rcl_wait_set_is_valid>:
 8014850:	b118      	cbz	r0, 801485a <rcl_wait_set_is_valid+0xa>
 8014852:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8014854:	3800      	subs	r0, #0
 8014856:	bf18      	it	ne
 8014858:	2001      	movne	r0, #1
 801485a:	4770      	bx	lr

0801485c <rcl_wait_set_fini>:
 801485c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014860:	b082      	sub	sp, #8
 8014862:	2800      	cmp	r0, #0
 8014864:	f000 8095 	beq.w	8014992 <rcl_wait_set_fini+0x136>
 8014868:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 801486a:	4604      	mov	r4, r0
 801486c:	2e00      	cmp	r6, #0
 801486e:	f000 808c 	beq.w	801498a <rcl_wait_set_fini+0x12e>
 8014872:	6bf0      	ldr	r0, [r6, #60]	@ 0x3c
 8014874:	f002 fa5e 	bl	8016d34 <rmw_destroy_wait_set>
 8014878:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801487a:	1e06      	subs	r6, r0, #0
 801487c:	bf18      	it	ne
 801487e:	f44f 7661 	movne.w	r6, #900	@ 0x384
 8014882:	2d00      	cmp	r5, #0
 8014884:	f000 8081 	beq.w	801498a <rcl_wait_set_fini+0x12e>
 8014888:	6820      	ldr	r0, [r4, #0]
 801488a:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 801488e:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014890:	2700      	movs	r7, #0
 8014892:	6067      	str	r7, [r4, #4]
 8014894:	602f      	str	r7, [r5, #0]
 8014896:	b120      	cbz	r0, 80148a2 <rcl_wait_set_fini+0x46>
 8014898:	9101      	str	r1, [sp, #4]
 801489a:	47c0      	blx	r8
 801489c:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801489e:	9901      	ldr	r1, [sp, #4]
 80148a0:	6027      	str	r7, [r4, #0]
 80148a2:	68a8      	ldr	r0, [r5, #8]
 80148a4:	b120      	cbz	r0, 80148b0 <rcl_wait_set_fini+0x54>
 80148a6:	47c0      	blx	r8
 80148a8:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80148aa:	2300      	movs	r3, #0
 80148ac:	e9c5 3301 	strd	r3, r3, [r5, #4]
 80148b0:	68a0      	ldr	r0, [r4, #8]
 80148b2:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 80148b4:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80148b6:	f04f 0800 	mov.w	r8, #0
 80148ba:	f8c4 800c 	str.w	r8, [r4, #12]
 80148be:	f8c5 800c 	str.w	r8, [r5, #12]
 80148c2:	b128      	cbz	r0, 80148d0 <rcl_wait_set_fini+0x74>
 80148c4:	47b8      	blx	r7
 80148c6:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80148c8:	f8c4 8008 	str.w	r8, [r4, #8]
 80148cc:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 80148ce:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80148d0:	6968      	ldr	r0, [r5, #20]
 80148d2:	f04f 0800 	mov.w	r8, #0
 80148d6:	f8c5 8010 	str.w	r8, [r5, #16]
 80148da:	b128      	cbz	r0, 80148e8 <rcl_wait_set_fini+0x8c>
 80148dc:	47b8      	blx	r7
 80148de:	f8c5 8014 	str.w	r8, [r5, #20]
 80148e2:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80148e4:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 80148e6:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 80148e8:	6920      	ldr	r0, [r4, #16]
 80148ea:	f04f 0800 	mov.w	r8, #0
 80148ee:	f8c4 8014 	str.w	r8, [r4, #20]
 80148f2:	f8c5 8040 	str.w	r8, [r5, #64]	@ 0x40
 80148f6:	b128      	cbz	r0, 8014904 <rcl_wait_set_fini+0xa8>
 80148f8:	47b8      	blx	r7
 80148fa:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80148fc:	f8c4 8010 	str.w	r8, [r4, #16]
 8014900:	6cef      	ldr	r7, [r5, #76]	@ 0x4c
 8014902:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014904:	69a0      	ldr	r0, [r4, #24]
 8014906:	f04f 0800 	mov.w	r8, #0
 801490a:	f8c4 801c 	str.w	r8, [r4, #28]
 801490e:	f8c5 8018 	str.w	r8, [r5, #24]
 8014912:	b128      	cbz	r0, 8014920 <rcl_wait_set_fini+0xc4>
 8014914:	9101      	str	r1, [sp, #4]
 8014916:	47b8      	blx	r7
 8014918:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801491a:	9901      	ldr	r1, [sp, #4]
 801491c:	f8c4 8018 	str.w	r8, [r4, #24]
 8014920:	6a28      	ldr	r0, [r5, #32]
 8014922:	b120      	cbz	r0, 801492e <rcl_wait_set_fini+0xd2>
 8014924:	47b8      	blx	r7
 8014926:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014928:	2300      	movs	r3, #0
 801492a:	e9c5 3307 	strd	r3, r3, [r5, #28]
 801492e:	6a20      	ldr	r0, [r4, #32]
 8014930:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 8014934:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014936:	2700      	movs	r7, #0
 8014938:	6267      	str	r7, [r4, #36]	@ 0x24
 801493a:	626f      	str	r7, [r5, #36]	@ 0x24
 801493c:	b120      	cbz	r0, 8014948 <rcl_wait_set_fini+0xec>
 801493e:	9101      	str	r1, [sp, #4]
 8014940:	47c0      	blx	r8
 8014942:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014944:	9901      	ldr	r1, [sp, #4]
 8014946:	6227      	str	r7, [r4, #32]
 8014948:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 801494a:	b120      	cbz	r0, 8014956 <rcl_wait_set_fini+0xfa>
 801494c:	47c0      	blx	r8
 801494e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014950:	2300      	movs	r3, #0
 8014952:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 8014956:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8014958:	f8d5 804c 	ldr.w	r8, [r5, #76]	@ 0x4c
 801495c:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 801495e:	2700      	movs	r7, #0
 8014960:	62e7      	str	r7, [r4, #44]	@ 0x2c
 8014962:	632f      	str	r7, [r5, #48]	@ 0x30
 8014964:	b120      	cbz	r0, 8014970 <rcl_wait_set_fini+0x114>
 8014966:	9101      	str	r1, [sp, #4]
 8014968:	47c0      	blx	r8
 801496a:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 801496c:	9901      	ldr	r1, [sp, #4]
 801496e:	62a7      	str	r7, [r4, #40]	@ 0x28
 8014970:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8014972:	b120      	cbz	r0, 801497e <rcl_wait_set_fini+0x122>
 8014974:	47c0      	blx	r8
 8014976:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014978:	2300      	movs	r3, #0
 801497a:	e9c5 330d 	strd	r3, r3, [r5, #52]	@ 0x34
 801497e:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 8014980:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8014982:	4628      	mov	r0, r5
 8014984:	4798      	blx	r3
 8014986:	2300      	movs	r3, #0
 8014988:	6323      	str	r3, [r4, #48]	@ 0x30
 801498a:	4630      	mov	r0, r6
 801498c:	b002      	add	sp, #8
 801498e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014992:	260b      	movs	r6, #11
 8014994:	4630      	mov	r0, r6
 8014996:	b002      	add	sp, #8
 8014998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801499c <rcl_wait_set_add_subscription>:
 801499c:	b318      	cbz	r0, 80149e6 <rcl_wait_set_add_subscription+0x4a>
 801499e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80149a0:	b570      	push	{r4, r5, r6, lr}
 80149a2:	4604      	mov	r4, r0
 80149a4:	b30b      	cbz	r3, 80149ea <rcl_wait_set_add_subscription+0x4e>
 80149a6:	b319      	cbz	r1, 80149f0 <rcl_wait_set_add_subscription+0x54>
 80149a8:	681d      	ldr	r5, [r3, #0]
 80149aa:	6840      	ldr	r0, [r0, #4]
 80149ac:	4285      	cmp	r5, r0
 80149ae:	d217      	bcs.n	80149e0 <rcl_wait_set_add_subscription+0x44>
 80149b0:	6820      	ldr	r0, [r4, #0]
 80149b2:	1c6e      	adds	r6, r5, #1
 80149b4:	601e      	str	r6, [r3, #0]
 80149b6:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 80149ba:	b102      	cbz	r2, 80149be <rcl_wait_set_add_subscription+0x22>
 80149bc:	6015      	str	r5, [r2, #0]
 80149be:	4608      	mov	r0, r1
 80149c0:	f7f7 f91a 	bl	800bbf8 <rcl_subscription_get_rmw_handle>
 80149c4:	b150      	cbz	r0, 80149dc <rcl_wait_set_add_subscription+0x40>
 80149c6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80149c8:	6842      	ldr	r2, [r0, #4]
 80149ca:	689b      	ldr	r3, [r3, #8]
 80149cc:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80149d0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80149d2:	6853      	ldr	r3, [r2, #4]
 80149d4:	3301      	adds	r3, #1
 80149d6:	2000      	movs	r0, #0
 80149d8:	6053      	str	r3, [r2, #4]
 80149da:	bd70      	pop	{r4, r5, r6, pc}
 80149dc:	2001      	movs	r0, #1
 80149de:	bd70      	pop	{r4, r5, r6, pc}
 80149e0:	f240 3086 	movw	r0, #902	@ 0x386
 80149e4:	bd70      	pop	{r4, r5, r6, pc}
 80149e6:	200b      	movs	r0, #11
 80149e8:	4770      	bx	lr
 80149ea:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80149ee:	bd70      	pop	{r4, r5, r6, pc}
 80149f0:	200b      	movs	r0, #11
 80149f2:	bd70      	pop	{r4, r5, r6, pc}

080149f4 <rcl_wait_set_clear>:
 80149f4:	2800      	cmp	r0, #0
 80149f6:	d073      	beq.n	8014ae0 <rcl_wait_set_clear+0xec>
 80149f8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80149fa:	b510      	push	{r4, lr}
 80149fc:	4604      	mov	r4, r0
 80149fe:	2b00      	cmp	r3, #0
 8014a00:	d070      	beq.n	8014ae4 <rcl_wait_set_clear+0xf0>
 8014a02:	6800      	ldr	r0, [r0, #0]
 8014a04:	b138      	cbz	r0, 8014a16 <rcl_wait_set_clear+0x22>
 8014a06:	6862      	ldr	r2, [r4, #4]
 8014a08:	2100      	movs	r1, #0
 8014a0a:	0092      	lsls	r2, r2, #2
 8014a0c:	f003 ff46 	bl	801889c <memset>
 8014a10:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014a12:	2200      	movs	r2, #0
 8014a14:	601a      	str	r2, [r3, #0]
 8014a16:	68a0      	ldr	r0, [r4, #8]
 8014a18:	b138      	cbz	r0, 8014a2a <rcl_wait_set_clear+0x36>
 8014a1a:	68e2      	ldr	r2, [r4, #12]
 8014a1c:	2100      	movs	r1, #0
 8014a1e:	0092      	lsls	r2, r2, #2
 8014a20:	f003 ff3c 	bl	801889c <memset>
 8014a24:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014a26:	2200      	movs	r2, #0
 8014a28:	60da      	str	r2, [r3, #12]
 8014a2a:	69a0      	ldr	r0, [r4, #24]
 8014a2c:	b138      	cbz	r0, 8014a3e <rcl_wait_set_clear+0x4a>
 8014a2e:	69e2      	ldr	r2, [r4, #28]
 8014a30:	2100      	movs	r1, #0
 8014a32:	0092      	lsls	r2, r2, #2
 8014a34:	f003 ff32 	bl	801889c <memset>
 8014a38:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014a3a:	2200      	movs	r2, #0
 8014a3c:	619a      	str	r2, [r3, #24]
 8014a3e:	6a20      	ldr	r0, [r4, #32]
 8014a40:	b138      	cbz	r0, 8014a52 <rcl_wait_set_clear+0x5e>
 8014a42:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8014a44:	2100      	movs	r1, #0
 8014a46:	0092      	lsls	r2, r2, #2
 8014a48:	f003 ff28 	bl	801889c <memset>
 8014a4c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014a4e:	2200      	movs	r2, #0
 8014a50:	625a      	str	r2, [r3, #36]	@ 0x24
 8014a52:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8014a54:	b138      	cbz	r0, 8014a66 <rcl_wait_set_clear+0x72>
 8014a56:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8014a58:	2100      	movs	r1, #0
 8014a5a:	0092      	lsls	r2, r2, #2
 8014a5c:	f003 ff1e 	bl	801889c <memset>
 8014a60:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014a62:	2200      	movs	r2, #0
 8014a64:	631a      	str	r2, [r3, #48]	@ 0x30
 8014a66:	6920      	ldr	r0, [r4, #16]
 8014a68:	b138      	cbz	r0, 8014a7a <rcl_wait_set_clear+0x86>
 8014a6a:	6962      	ldr	r2, [r4, #20]
 8014a6c:	2100      	movs	r1, #0
 8014a6e:	0092      	lsls	r2, r2, #2
 8014a70:	f003 ff14 	bl	801889c <memset>
 8014a74:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014a76:	2200      	movs	r2, #0
 8014a78:	641a      	str	r2, [r3, #64]	@ 0x40
 8014a7a:	6898      	ldr	r0, [r3, #8]
 8014a7c:	b138      	cbz	r0, 8014a8e <rcl_wait_set_clear+0x9a>
 8014a7e:	685a      	ldr	r2, [r3, #4]
 8014a80:	2100      	movs	r1, #0
 8014a82:	0092      	lsls	r2, r2, #2
 8014a84:	f003 ff0a 	bl	801889c <memset>
 8014a88:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014a8a:	2200      	movs	r2, #0
 8014a8c:	605a      	str	r2, [r3, #4]
 8014a8e:	6958      	ldr	r0, [r3, #20]
 8014a90:	b138      	cbz	r0, 8014aa2 <rcl_wait_set_clear+0xae>
 8014a92:	691a      	ldr	r2, [r3, #16]
 8014a94:	2100      	movs	r1, #0
 8014a96:	0092      	lsls	r2, r2, #2
 8014a98:	f003 ff00 	bl	801889c <memset>
 8014a9c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014a9e:	2200      	movs	r2, #0
 8014aa0:	611a      	str	r2, [r3, #16]
 8014aa2:	6a18      	ldr	r0, [r3, #32]
 8014aa4:	b138      	cbz	r0, 8014ab6 <rcl_wait_set_clear+0xc2>
 8014aa6:	69da      	ldr	r2, [r3, #28]
 8014aa8:	2100      	movs	r1, #0
 8014aaa:	0092      	lsls	r2, r2, #2
 8014aac:	f003 fef6 	bl	801889c <memset>
 8014ab0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014ab2:	2200      	movs	r2, #0
 8014ab4:	61da      	str	r2, [r3, #28]
 8014ab6:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8014ab8:	b138      	cbz	r0, 8014aca <rcl_wait_set_clear+0xd6>
 8014aba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014abc:	2100      	movs	r1, #0
 8014abe:	0092      	lsls	r2, r2, #2
 8014ac0:	f003 feec 	bl	801889c <memset>
 8014ac4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014ac6:	2200      	movs	r2, #0
 8014ac8:	629a      	str	r2, [r3, #40]	@ 0x28
 8014aca:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8014acc:	b138      	cbz	r0, 8014ade <rcl_wait_set_clear+0xea>
 8014ace:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014ad0:	2100      	movs	r1, #0
 8014ad2:	0092      	lsls	r2, r2, #2
 8014ad4:	f003 fee2 	bl	801889c <memset>
 8014ad8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014ada:	2000      	movs	r0, #0
 8014adc:	6358      	str	r0, [r3, #52]	@ 0x34
 8014ade:	bd10      	pop	{r4, pc}
 8014ae0:	200b      	movs	r0, #11
 8014ae2:	4770      	bx	lr
 8014ae4:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8014ae8:	bd10      	pop	{r4, pc}
 8014aea:	bf00      	nop

08014aec <rcl_wait_set_resize>:
 8014aec:	2800      	cmp	r0, #0
 8014aee:	f000 8185 	beq.w	8014dfc <rcl_wait_set_resize+0x310>
 8014af2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014af6:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8014af8:	b083      	sub	sp, #12
 8014afa:	4605      	mov	r5, r0
 8014afc:	2c00      	cmp	r4, #0
 8014afe:	f000 817f 	beq.w	8014e00 <rcl_wait_set_resize+0x314>
 8014b02:	f04f 0900 	mov.w	r9, #0
 8014b06:	f8d4 a058 	ldr.w	sl, [r4, #88]	@ 0x58
 8014b0a:	461f      	mov	r7, r3
 8014b0c:	4688      	mov	r8, r1
 8014b0e:	e9d4 b313 	ldrd	fp, r3, [r4, #76]	@ 0x4c
 8014b12:	4616      	mov	r6, r2
 8014b14:	f8c0 9004 	str.w	r9, [r0, #4]
 8014b18:	f8c4 9000 	str.w	r9, [r4]
 8014b1c:	2900      	cmp	r1, #0
 8014b1e:	f000 80bd 	beq.w	8014c9c <rcl_wait_set_resize+0x1b0>
 8014b22:	008c      	lsls	r4, r1, #2
 8014b24:	6800      	ldr	r0, [r0, #0]
 8014b26:	9301      	str	r3, [sp, #4]
 8014b28:	4652      	mov	r2, sl
 8014b2a:	4621      	mov	r1, r4
 8014b2c:	4798      	blx	r3
 8014b2e:	9b01      	ldr	r3, [sp, #4]
 8014b30:	6028      	str	r0, [r5, #0]
 8014b32:	2800      	cmp	r0, #0
 8014b34:	f000 80cb 	beq.w	8014cce <rcl_wait_set_resize+0x1e2>
 8014b38:	4622      	mov	r2, r4
 8014b3a:	4649      	mov	r1, r9
 8014b3c:	9301      	str	r3, [sp, #4]
 8014b3e:	f003 fead 	bl	801889c <memset>
 8014b42:	f8c5 8004 	str.w	r8, [r5, #4]
 8014b46:	f8d5 8030 	ldr.w	r8, [r5, #48]	@ 0x30
 8014b4a:	9b01      	ldr	r3, [sp, #4]
 8014b4c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8014b50:	f8c8 9004 	str.w	r9, [r8, #4]
 8014b54:	4652      	mov	r2, sl
 8014b56:	4621      	mov	r1, r4
 8014b58:	4798      	blx	r3
 8014b5a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014b5c:	f8c8 0008 	str.w	r0, [r8, #8]
 8014b60:	689b      	ldr	r3, [r3, #8]
 8014b62:	2b00      	cmp	r3, #0
 8014b64:	f000 80ac 	beq.w	8014cc0 <rcl_wait_set_resize+0x1d4>
 8014b68:	4622      	mov	r2, r4
 8014b6a:	4649      	mov	r1, r9
 8014b6c:	4618      	mov	r0, r3
 8014b6e:	f003 fe95 	bl	801889c <memset>
 8014b72:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014b74:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014b78:	f04f 0800 	mov.w	r8, #0
 8014b7c:	e9d4 2313 	ldrd	r2, r3, [r4, #76]	@ 0x4c
 8014b80:	f8c5 800c 	str.w	r8, [r5, #12]
 8014b84:	f8c4 800c 	str.w	r8, [r4, #12]
 8014b88:	2e00      	cmp	r6, #0
 8014b8a:	f040 80a4 	bne.w	8014cd6 <rcl_wait_set_resize+0x1ea>
 8014b8e:	68a8      	ldr	r0, [r5, #8]
 8014b90:	b128      	cbz	r0, 8014b9e <rcl_wait_set_resize+0xb2>
 8014b92:	4649      	mov	r1, r9
 8014b94:	4790      	blx	r2
 8014b96:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014b98:	60ae      	str	r6, [r5, #8]
 8014b9a:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014b9e:	f04f 0800 	mov.w	r8, #0
 8014ba2:	19f6      	adds	r6, r6, r7
 8014ba4:	f8c4 8010 	str.w	r8, [r4, #16]
 8014ba8:	f040 80ac 	bne.w	8014d04 <rcl_wait_set_resize+0x218>
 8014bac:	6960      	ldr	r0, [r4, #20]
 8014bae:	b130      	cbz	r0, 8014bbe <rcl_wait_set_resize+0xd2>
 8014bb0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8014bb2:	4649      	mov	r1, r9
 8014bb4:	4798      	blx	r3
 8014bb6:	6166      	str	r6, [r4, #20]
 8014bb8:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014bba:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014bbe:	2600      	movs	r6, #0
 8014bc0:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8014bc4:	616e      	str	r6, [r5, #20]
 8014bc6:	6426      	str	r6, [r4, #64]	@ 0x40
 8014bc8:	2f00      	cmp	r7, #0
 8014bca:	f040 80ad 	bne.w	8014d28 <rcl_wait_set_resize+0x23c>
 8014bce:	6928      	ldr	r0, [r5, #16]
 8014bd0:	b138      	cbz	r0, 8014be2 <rcl_wait_set_resize+0xf6>
 8014bd2:	4649      	mov	r1, r9
 8014bd4:	47d0      	blx	sl
 8014bd6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014bd8:	612f      	str	r7, [r5, #16]
 8014bda:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8014bde:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014be2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014be4:	2600      	movs	r6, #0
 8014be6:	61ee      	str	r6, [r5, #28]
 8014be8:	61a6      	str	r6, [r4, #24]
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	f040 80af 	bne.w	8014d4e <rcl_wait_set_resize+0x262>
 8014bf0:	69a8      	ldr	r0, [r5, #24]
 8014bf2:	b120      	cbz	r0, 8014bfe <rcl_wait_set_resize+0x112>
 8014bf4:	4649      	mov	r1, r9
 8014bf6:	47d0      	blx	sl
 8014bf8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014bfa:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014bfc:	61ab      	str	r3, [r5, #24]
 8014bfe:	6a20      	ldr	r0, [r4, #32]
 8014c00:	b128      	cbz	r0, 8014c0e <rcl_wait_set_resize+0x122>
 8014c02:	4649      	mov	r1, r9
 8014c04:	47d0      	blx	sl
 8014c06:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014c08:	2300      	movs	r3, #0
 8014c0a:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8014c0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014c10:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8014c12:	2600      	movs	r6, #0
 8014c14:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 8014c18:	626e      	str	r6, [r5, #36]	@ 0x24
 8014c1a:	6266      	str	r6, [r4, #36]	@ 0x24
 8014c1c:	2b00      	cmp	r3, #0
 8014c1e:	f000 80b6 	beq.w	8014d8e <rcl_wait_set_resize+0x2a2>
 8014c22:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8014c26:	6a28      	ldr	r0, [r5, #32]
 8014c28:	463a      	mov	r2, r7
 8014c2a:	4651      	mov	r1, sl
 8014c2c:	47c8      	blx	r9
 8014c2e:	6228      	str	r0, [r5, #32]
 8014c30:	2800      	cmp	r0, #0
 8014c32:	d04c      	beq.n	8014cce <rcl_wait_set_resize+0x1e2>
 8014c34:	4652      	mov	r2, sl
 8014c36:	4631      	mov	r1, r6
 8014c38:	f003 fe30 	bl	801889c <memset>
 8014c3c:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014c3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014c40:	626b      	str	r3, [r5, #36]	@ 0x24
 8014c42:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8014c44:	62a6      	str	r6, [r4, #40]	@ 0x28
 8014c46:	463a      	mov	r2, r7
 8014c48:	4651      	mov	r1, sl
 8014c4a:	47c8      	blx	r9
 8014c4c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014c4e:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8014c50:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
 8014c52:	2c00      	cmp	r4, #0
 8014c54:	f000 80f0 	beq.w	8014e38 <rcl_wait_set_resize+0x34c>
 8014c58:	4620      	mov	r0, r4
 8014c5a:	4652      	mov	r2, sl
 8014c5c:	4631      	mov	r1, r6
 8014c5e:	f003 fe1d 	bl	801889c <memset>
 8014c62:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014c64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014c66:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8014c68:	2600      	movs	r6, #0
 8014c6a:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	@ 0x4c
 8014c6e:	62ee      	str	r6, [r5, #44]	@ 0x2c
 8014c70:	6326      	str	r6, [r4, #48]	@ 0x30
 8014c72:	2b00      	cmp	r3, #0
 8014c74:	f040 809d 	bne.w	8014db2 <rcl_wait_set_resize+0x2c6>
 8014c78:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8014c7a:	b120      	cbz	r0, 8014c86 <rcl_wait_set_resize+0x19a>
 8014c7c:	4639      	mov	r1, r7
 8014c7e:	47c0      	blx	r8
 8014c80:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014c82:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014c84:	62ab      	str	r3, [r5, #40]	@ 0x28
 8014c86:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8014c88:	b310      	cbz	r0, 8014cd0 <rcl_wait_set_resize+0x1e4>
 8014c8a:	4639      	mov	r1, r7
 8014c8c:	47c0      	blx	r8
 8014c8e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014c90:	2000      	movs	r0, #0
 8014c92:	e9c3 000d 	strd	r0, r0, [r3, #52]	@ 0x34
 8014c96:	b003      	add	sp, #12
 8014c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c9c:	6800      	ldr	r0, [r0, #0]
 8014c9e:	b120      	cbz	r0, 8014caa <rcl_wait_set_resize+0x1be>
 8014ca0:	4651      	mov	r1, sl
 8014ca2:	47d8      	blx	fp
 8014ca4:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014ca6:	f8c5 8000 	str.w	r8, [r5]
 8014caa:	68a0      	ldr	r0, [r4, #8]
 8014cac:	2800      	cmp	r0, #0
 8014cae:	f43f af61 	beq.w	8014b74 <rcl_wait_set_resize+0x88>
 8014cb2:	4651      	mov	r1, sl
 8014cb4:	47d8      	blx	fp
 8014cb6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014cb8:	2300      	movs	r3, #0
 8014cba:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8014cbe:	e759      	b.n	8014b74 <rcl_wait_set_resize+0x88>
 8014cc0:	6828      	ldr	r0, [r5, #0]
 8014cc2:	9301      	str	r3, [sp, #4]
 8014cc4:	4651      	mov	r1, sl
 8014cc6:	47d8      	blx	fp
 8014cc8:	9b01      	ldr	r3, [sp, #4]
 8014cca:	e9c5 3300 	strd	r3, r3, [r5]
 8014cce:	200a      	movs	r0, #10
 8014cd0:	b003      	add	sp, #12
 8014cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014cd6:	00b4      	lsls	r4, r6, #2
 8014cd8:	68a8      	ldr	r0, [r5, #8]
 8014cda:	464a      	mov	r2, r9
 8014cdc:	4621      	mov	r1, r4
 8014cde:	4798      	blx	r3
 8014ce0:	60a8      	str	r0, [r5, #8]
 8014ce2:	2800      	cmp	r0, #0
 8014ce4:	d0f3      	beq.n	8014cce <rcl_wait_set_resize+0x1e2>
 8014ce6:	4622      	mov	r2, r4
 8014ce8:	4641      	mov	r1, r8
 8014cea:	f003 fdd7 	bl	801889c <memset>
 8014cee:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014cf0:	60ee      	str	r6, [r5, #12]
 8014cf2:	f04f 0800 	mov.w	r8, #0
 8014cf6:	19f6      	adds	r6, r6, r7
 8014cf8:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014cfc:	f8c4 8010 	str.w	r8, [r4, #16]
 8014d00:	f43f af54 	beq.w	8014bac <rcl_wait_set_resize+0xc0>
 8014d04:	00b6      	lsls	r6, r6, #2
 8014d06:	464a      	mov	r2, r9
 8014d08:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8014d0a:	6960      	ldr	r0, [r4, #20]
 8014d0c:	4631      	mov	r1, r6
 8014d0e:	4798      	blx	r3
 8014d10:	4681      	mov	r9, r0
 8014d12:	6160      	str	r0, [r4, #20]
 8014d14:	2800      	cmp	r0, #0
 8014d16:	d076      	beq.n	8014e06 <rcl_wait_set_resize+0x31a>
 8014d18:	4632      	mov	r2, r6
 8014d1a:	4641      	mov	r1, r8
 8014d1c:	f003 fdbe 	bl	801889c <memset>
 8014d20:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014d22:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014d26:	e74a      	b.n	8014bbe <rcl_wait_set_resize+0xd2>
 8014d28:	00bc      	lsls	r4, r7, #2
 8014d2a:	6928      	ldr	r0, [r5, #16]
 8014d2c:	464a      	mov	r2, r9
 8014d2e:	4621      	mov	r1, r4
 8014d30:	47c0      	blx	r8
 8014d32:	6128      	str	r0, [r5, #16]
 8014d34:	2800      	cmp	r0, #0
 8014d36:	d0ca      	beq.n	8014cce <rcl_wait_set_resize+0x1e2>
 8014d38:	4622      	mov	r2, r4
 8014d3a:	4631      	mov	r1, r6
 8014d3c:	f003 fdae 	bl	801889c <memset>
 8014d40:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014d42:	616f      	str	r7, [r5, #20]
 8014d44:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	@ 0x4c
 8014d48:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8014d4c:	e749      	b.n	8014be2 <rcl_wait_set_resize+0xf6>
 8014d4e:	009c      	lsls	r4, r3, #2
 8014d50:	69a8      	ldr	r0, [r5, #24]
 8014d52:	464a      	mov	r2, r9
 8014d54:	4621      	mov	r1, r4
 8014d56:	47c0      	blx	r8
 8014d58:	61a8      	str	r0, [r5, #24]
 8014d5a:	2800      	cmp	r0, #0
 8014d5c:	d0b7      	beq.n	8014cce <rcl_wait_set_resize+0x1e2>
 8014d5e:	4622      	mov	r2, r4
 8014d60:	4631      	mov	r1, r6
 8014d62:	f003 fd9b 	bl	801889c <memset>
 8014d66:	6b2f      	ldr	r7, [r5, #48]	@ 0x30
 8014d68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014d6a:	61eb      	str	r3, [r5, #28]
 8014d6c:	6a38      	ldr	r0, [r7, #32]
 8014d6e:	61fe      	str	r6, [r7, #28]
 8014d70:	464a      	mov	r2, r9
 8014d72:	4621      	mov	r1, r4
 8014d74:	47c0      	blx	r8
 8014d76:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014d78:	6238      	str	r0, [r7, #32]
 8014d7a:	6a1f      	ldr	r7, [r3, #32]
 8014d7c:	2f00      	cmp	r7, #0
 8014d7e:	d054      	beq.n	8014e2a <rcl_wait_set_resize+0x33e>
 8014d80:	4622      	mov	r2, r4
 8014d82:	4631      	mov	r1, r6
 8014d84:	4638      	mov	r0, r7
 8014d86:	f003 fd89 	bl	801889c <memset>
 8014d8a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014d8c:	e73f      	b.n	8014c0e <rcl_wait_set_resize+0x122>
 8014d8e:	6a28      	ldr	r0, [r5, #32]
 8014d90:	b120      	cbz	r0, 8014d9c <rcl_wait_set_resize+0x2b0>
 8014d92:	4639      	mov	r1, r7
 8014d94:	47c0      	blx	r8
 8014d96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014d98:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014d9a:	622b      	str	r3, [r5, #32]
 8014d9c:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8014d9e:	2800      	cmp	r0, #0
 8014da0:	f43f af60 	beq.w	8014c64 <rcl_wait_set_resize+0x178>
 8014da4:	4639      	mov	r1, r7
 8014da6:	47c0      	blx	r8
 8014da8:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8014daa:	2300      	movs	r3, #0
 8014dac:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8014db0:	e758      	b.n	8014c64 <rcl_wait_set_resize+0x178>
 8014db2:	009c      	lsls	r4, r3, #2
 8014db4:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8014db6:	463a      	mov	r2, r7
 8014db8:	4621      	mov	r1, r4
 8014dba:	47c8      	blx	r9
 8014dbc:	62a8      	str	r0, [r5, #40]	@ 0x28
 8014dbe:	2800      	cmp	r0, #0
 8014dc0:	d085      	beq.n	8014cce <rcl_wait_set_resize+0x1e2>
 8014dc2:	4622      	mov	r2, r4
 8014dc4:	4631      	mov	r1, r6
 8014dc6:	f003 fd69 	bl	801889c <memset>
 8014dca:	f8d5 a030 	ldr.w	sl, [r5, #48]	@ 0x30
 8014dce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014dd0:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8014dd2:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8014dd6:	f8ca 6034 	str.w	r6, [sl, #52]	@ 0x34
 8014dda:	463a      	mov	r2, r7
 8014ddc:	4621      	mov	r1, r4
 8014dde:	47c8      	blx	r9
 8014de0:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014de2:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 8014de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014de8:	b36b      	cbz	r3, 8014e46 <rcl_wait_set_resize+0x35a>
 8014dea:	4622      	mov	r2, r4
 8014dec:	4631      	mov	r1, r6
 8014dee:	4618      	mov	r0, r3
 8014df0:	f003 fd54 	bl	801889c <memset>
 8014df4:	4630      	mov	r0, r6
 8014df6:	b003      	add	sp, #12
 8014df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014dfc:	200b      	movs	r0, #11
 8014dfe:	4770      	bx	lr
 8014e00:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8014e04:	e764      	b.n	8014cd0 <rcl_wait_set_resize+0x1e4>
 8014e06:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014e08:	68a8      	ldr	r0, [r5, #8]
 8014e0a:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8014e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014e0e:	4798      	blx	r3
 8014e10:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8014e12:	6928      	ldr	r0, [r5, #16]
 8014e14:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014e16:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8014e18:	f8c5 900c 	str.w	r9, [r5, #12]
 8014e1c:	f8c5 9008 	str.w	r9, [r5, #8]
 8014e20:	4790      	blx	r2
 8014e22:	e9c5 9904 	strd	r9, r9, [r5, #16]
 8014e26:	200a      	movs	r0, #10
 8014e28:	e752      	b.n	8014cd0 <rcl_wait_set_resize+0x1e4>
 8014e2a:	69a8      	ldr	r0, [r5, #24]
 8014e2c:	4649      	mov	r1, r9
 8014e2e:	47d0      	blx	sl
 8014e30:	e9c5 7706 	strd	r7, r7, [r5, #24]
 8014e34:	200a      	movs	r0, #10
 8014e36:	e74b      	b.n	8014cd0 <rcl_wait_set_resize+0x1e4>
 8014e38:	6a28      	ldr	r0, [r5, #32]
 8014e3a:	4639      	mov	r1, r7
 8014e3c:	47c0      	blx	r8
 8014e3e:	e9c5 4408 	strd	r4, r4, [r5, #32]
 8014e42:	200a      	movs	r0, #10
 8014e44:	e744      	b.n	8014cd0 <rcl_wait_set_resize+0x1e4>
 8014e46:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8014e48:	9301      	str	r3, [sp, #4]
 8014e4a:	4639      	mov	r1, r7
 8014e4c:	47c0      	blx	r8
 8014e4e:	9b01      	ldr	r3, [sp, #4]
 8014e50:	200a      	movs	r0, #10
 8014e52:	e9c5 330a 	strd	r3, r3, [r5, #40]	@ 0x28
 8014e56:	e73b      	b.n	8014cd0 <rcl_wait_set_resize+0x1e4>

08014e58 <rcl_wait_set_init>:
 8014e58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014e5c:	b084      	sub	sp, #16
 8014e5e:	4604      	mov	r4, r0
 8014e60:	a810      	add	r0, sp, #64	@ 0x40
 8014e62:	f8dd a03c 	ldr.w	sl, [sp, #60]	@ 0x3c
 8014e66:	460f      	mov	r7, r1
 8014e68:	4690      	mov	r8, r2
 8014e6a:	4699      	mov	r9, r3
 8014e6c:	f7f8 f934 	bl	800d0d8 <rcutils_allocator_is_valid>
 8014e70:	2800      	cmp	r0, #0
 8014e72:	d06b      	beq.n	8014f4c <rcl_wait_set_init+0xf4>
 8014e74:	2c00      	cmp	r4, #0
 8014e76:	d069      	beq.n	8014f4c <rcl_wait_set_init+0xf4>
 8014e78:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8014e7a:	b125      	cbz	r5, 8014e86 <rcl_wait_set_init+0x2e>
 8014e7c:	2564      	movs	r5, #100	@ 0x64
 8014e7e:	4628      	mov	r0, r5
 8014e80:	b004      	add	sp, #16
 8014e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014e86:	f1ba 0f00 	cmp.w	sl, #0
 8014e8a:	d05f      	beq.n	8014f4c <rcl_wait_set_init+0xf4>
 8014e8c:	4650      	mov	r0, sl
 8014e8e:	f7f6 f88d 	bl	800afac <rcl_context_is_valid>
 8014e92:	2800      	cmp	r0, #0
 8014e94:	d067      	beq.n	8014f66 <rcl_wait_set_init+0x10e>
 8014e96:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014e98:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8014e9a:	205c      	movs	r0, #92	@ 0x5c
 8014e9c:	4798      	blx	r3
 8014e9e:	6320      	str	r0, [r4, #48]	@ 0x30
 8014ea0:	2800      	cmp	r0, #0
 8014ea2:	d062      	beq.n	8014f6a <rcl_wait_set_init+0x112>
 8014ea4:	4629      	mov	r1, r5
 8014ea6:	225c      	movs	r2, #92	@ 0x5c
 8014ea8:	f003 fcf8 	bl	801889c <memset>
 8014eac:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 8014eb0:	eb03 0e02 	add.w	lr, r3, r2
 8014eb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014eb6:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 8014eb8:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8014ebc:	449e      	add	lr, r3
 8014ebe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014ec2:	e9c6 5501 	strd	r5, r5, [r6, #4]
 8014ec6:	e9c6 5504 	strd	r5, r5, [r6, #16]
 8014eca:	e9c6 5507 	strd	r5, r5, [r6, #28]
 8014ece:	e9c6 550a 	strd	r5, r5, [r6, #40]	@ 0x28
 8014ed2:	e9c6 550d 	strd	r5, r5, [r6, #52]	@ 0x34
 8014ed6:	f106 0548 	add.w	r5, r6, #72	@ 0x48
 8014eda:	f8c6 a044 	str.w	sl, [r6, #68]	@ 0x44
 8014ede:	f8da a000 	ldr.w	sl, [sl]
 8014ee2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014ee4:	44c6      	add	lr, r8
 8014ee6:	f8dc 3000 	ldr.w	r3, [ip]
 8014eea:	602b      	str	r3, [r5, #0]
 8014eec:	eb0e 0147 	add.w	r1, lr, r7, lsl #1
 8014ef0:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 8014ef4:	f001 ff14 	bl	8016d20 <rmw_create_wait_set>
 8014ef8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014efa:	63f0      	str	r0, [r6, #60]	@ 0x3c
 8014efc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8014efe:	b350      	cbz	r0, 8014f56 <rcl_wait_set_init+0xfe>
 8014f00:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014f02:	9302      	str	r3, [sp, #8]
 8014f04:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014f06:	9301      	str	r3, [sp, #4]
 8014f08:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014f0a:	9300      	str	r3, [sp, #0]
 8014f0c:	4642      	mov	r2, r8
 8014f0e:	464b      	mov	r3, r9
 8014f10:	4639      	mov	r1, r7
 8014f12:	4620      	mov	r0, r4
 8014f14:	f7ff fdea 	bl	8014aec <rcl_wait_set_resize>
 8014f18:	4605      	mov	r5, r0
 8014f1a:	2800      	cmp	r0, #0
 8014f1c:	d0af      	beq.n	8014e7e <rcl_wait_set_init+0x26>
 8014f1e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014f20:	bb2b      	cbnz	r3, 8014f6e <rcl_wait_set_init+0x116>
 8014f22:	2600      	movs	r6, #0
 8014f24:	e9cd 6601 	strd	r6, r6, [sp, #4]
 8014f28:	9600      	str	r6, [sp, #0]
 8014f2a:	4633      	mov	r3, r6
 8014f2c:	4632      	mov	r2, r6
 8014f2e:	4631      	mov	r1, r6
 8014f30:	4620      	mov	r0, r4
 8014f32:	f7ff fddb 	bl	8014aec <rcl_wait_set_resize>
 8014f36:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8014f38:	2800      	cmp	r0, #0
 8014f3a:	d0a0      	beq.n	8014e7e <rcl_wait_set_init+0x26>
 8014f3c:	6cc3      	ldr	r3, [r0, #76]	@ 0x4c
 8014f3e:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8014f40:	4798      	blx	r3
 8014f42:	4628      	mov	r0, r5
 8014f44:	6326      	str	r6, [r4, #48]	@ 0x30
 8014f46:	b004      	add	sp, #16
 8014f48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014f4c:	250b      	movs	r5, #11
 8014f4e:	4628      	mov	r0, r5
 8014f50:	b004      	add	sp, #16
 8014f52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014f56:	2501      	movs	r5, #1
 8014f58:	f001 feec 	bl	8016d34 <rmw_destroy_wait_set>
 8014f5c:	2800      	cmp	r0, #0
 8014f5e:	bf18      	it	ne
 8014f60:	f44f 7561 	movne.w	r5, #900	@ 0x384
 8014f64:	e7dd      	b.n	8014f22 <rcl_wait_set_init+0xca>
 8014f66:	2565      	movs	r5, #101	@ 0x65
 8014f68:	e789      	b.n	8014e7e <rcl_wait_set_init+0x26>
 8014f6a:	250a      	movs	r5, #10
 8014f6c:	e787      	b.n	8014e7e <rcl_wait_set_init+0x26>
 8014f6e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8014f70:	e7f2      	b.n	8014f58 <rcl_wait_set_init+0x100>
 8014f72:	bf00      	nop

08014f74 <rcl_wait_set_add_guard_condition>:
 8014f74:	b318      	cbz	r0, 8014fbe <rcl_wait_set_add_guard_condition+0x4a>
 8014f76:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8014f78:	b570      	push	{r4, r5, r6, lr}
 8014f7a:	4604      	mov	r4, r0
 8014f7c:	b30b      	cbz	r3, 8014fc2 <rcl_wait_set_add_guard_condition+0x4e>
 8014f7e:	b319      	cbz	r1, 8014fc8 <rcl_wait_set_add_guard_condition+0x54>
 8014f80:	68dd      	ldr	r5, [r3, #12]
 8014f82:	68c0      	ldr	r0, [r0, #12]
 8014f84:	4285      	cmp	r5, r0
 8014f86:	d217      	bcs.n	8014fb8 <rcl_wait_set_add_guard_condition+0x44>
 8014f88:	68a0      	ldr	r0, [r4, #8]
 8014f8a:	1c6e      	adds	r6, r5, #1
 8014f8c:	60de      	str	r6, [r3, #12]
 8014f8e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8014f92:	b102      	cbz	r2, 8014f96 <rcl_wait_set_add_guard_condition+0x22>
 8014f94:	6015      	str	r5, [r2, #0]
 8014f96:	4608      	mov	r0, r1
 8014f98:	f7ff f874 	bl	8014084 <rcl_guard_condition_get_rmw_handle>
 8014f9c:	b150      	cbz	r0, 8014fb4 <rcl_wait_set_add_guard_condition+0x40>
 8014f9e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014fa0:	6842      	ldr	r2, [r0, #4]
 8014fa2:	695b      	ldr	r3, [r3, #20]
 8014fa4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8014fa8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8014faa:	6913      	ldr	r3, [r2, #16]
 8014fac:	3301      	adds	r3, #1
 8014fae:	2000      	movs	r0, #0
 8014fb0:	6113      	str	r3, [r2, #16]
 8014fb2:	bd70      	pop	{r4, r5, r6, pc}
 8014fb4:	2001      	movs	r0, #1
 8014fb6:	bd70      	pop	{r4, r5, r6, pc}
 8014fb8:	f240 3086 	movw	r0, #902	@ 0x386
 8014fbc:	bd70      	pop	{r4, r5, r6, pc}
 8014fbe:	200b      	movs	r0, #11
 8014fc0:	4770      	bx	lr
 8014fc2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8014fc6:	bd70      	pop	{r4, r5, r6, pc}
 8014fc8:	200b      	movs	r0, #11
 8014fca:	bd70      	pop	{r4, r5, r6, pc}

08014fcc <rcl_wait_set_add_timer>:
 8014fcc:	b328      	cbz	r0, 801501a <rcl_wait_set_add_timer+0x4e>
 8014fce:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8014fd0:	b570      	push	{r4, r5, r6, lr}
 8014fd2:	4604      	mov	r4, r0
 8014fd4:	b31b      	cbz	r3, 801501e <rcl_wait_set_add_timer+0x52>
 8014fd6:	b329      	cbz	r1, 8015024 <rcl_wait_set_add_timer+0x58>
 8014fd8:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8014fda:	6965      	ldr	r5, [r4, #20]
 8014fdc:	42a8      	cmp	r0, r5
 8014fde:	d219      	bcs.n	8015014 <rcl_wait_set_add_timer+0x48>
 8014fe0:	6925      	ldr	r5, [r4, #16]
 8014fe2:	1c46      	adds	r6, r0, #1
 8014fe4:	641e      	str	r6, [r3, #64]	@ 0x40
 8014fe6:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 8014fea:	b102      	cbz	r2, 8014fee <rcl_wait_set_add_timer+0x22>
 8014fec:	6010      	str	r0, [r2, #0]
 8014fee:	4608      	mov	r0, r1
 8014ff0:	f7f7 f882 	bl	800c0f8 <rcl_timer_get_guard_condition>
 8014ff4:	b168      	cbz	r0, 8015012 <rcl_wait_set_add_timer+0x46>
 8014ff6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8014ff8:	68e3      	ldr	r3, [r4, #12]
 8014ffa:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 8014ffc:	3b01      	subs	r3, #1
 8014ffe:	441d      	add	r5, r3
 8015000:	f7ff f840 	bl	8014084 <rcl_guard_condition_get_rmw_handle>
 8015004:	b180      	cbz	r0, 8015028 <rcl_wait_set_add_timer+0x5c>
 8015006:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015008:	6842      	ldr	r2, [r0, #4]
 801500a:	695b      	ldr	r3, [r3, #20]
 801500c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015010:	2000      	movs	r0, #0
 8015012:	bd70      	pop	{r4, r5, r6, pc}
 8015014:	f240 3086 	movw	r0, #902	@ 0x386
 8015018:	bd70      	pop	{r4, r5, r6, pc}
 801501a:	200b      	movs	r0, #11
 801501c:	4770      	bx	lr
 801501e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015022:	bd70      	pop	{r4, r5, r6, pc}
 8015024:	200b      	movs	r0, #11
 8015026:	bd70      	pop	{r4, r5, r6, pc}
 8015028:	2001      	movs	r0, #1
 801502a:	bd70      	pop	{r4, r5, r6, pc}

0801502c <rcl_wait_set_add_client>:
 801502c:	b318      	cbz	r0, 8015076 <rcl_wait_set_add_client+0x4a>
 801502e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015030:	b570      	push	{r4, r5, r6, lr}
 8015032:	4604      	mov	r4, r0
 8015034:	b30b      	cbz	r3, 801507a <rcl_wait_set_add_client+0x4e>
 8015036:	b319      	cbz	r1, 8015080 <rcl_wait_set_add_client+0x54>
 8015038:	699d      	ldr	r5, [r3, #24]
 801503a:	69c0      	ldr	r0, [r0, #28]
 801503c:	4285      	cmp	r5, r0
 801503e:	d217      	bcs.n	8015070 <rcl_wait_set_add_client+0x44>
 8015040:	69a0      	ldr	r0, [r4, #24]
 8015042:	1c6e      	adds	r6, r5, #1
 8015044:	619e      	str	r6, [r3, #24]
 8015046:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801504a:	b102      	cbz	r2, 801504e <rcl_wait_set_add_client+0x22>
 801504c:	6015      	str	r5, [r2, #0]
 801504e:	4608      	mov	r0, r1
 8015050:	f7fe fe6e 	bl	8013d30 <rcl_client_get_rmw_handle>
 8015054:	b150      	cbz	r0, 801506c <rcl_wait_set_add_client+0x40>
 8015056:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015058:	6842      	ldr	r2, [r0, #4]
 801505a:	6a1b      	ldr	r3, [r3, #32]
 801505c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015060:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015062:	69d3      	ldr	r3, [r2, #28]
 8015064:	3301      	adds	r3, #1
 8015066:	2000      	movs	r0, #0
 8015068:	61d3      	str	r3, [r2, #28]
 801506a:	bd70      	pop	{r4, r5, r6, pc}
 801506c:	2001      	movs	r0, #1
 801506e:	bd70      	pop	{r4, r5, r6, pc}
 8015070:	f240 3086 	movw	r0, #902	@ 0x386
 8015074:	bd70      	pop	{r4, r5, r6, pc}
 8015076:	200b      	movs	r0, #11
 8015078:	4770      	bx	lr
 801507a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801507e:	bd70      	pop	{r4, r5, r6, pc}
 8015080:	200b      	movs	r0, #11
 8015082:	bd70      	pop	{r4, r5, r6, pc}

08015084 <rcl_wait_set_add_service>:
 8015084:	b318      	cbz	r0, 80150ce <rcl_wait_set_add_service+0x4a>
 8015086:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015088:	b570      	push	{r4, r5, r6, lr}
 801508a:	4604      	mov	r4, r0
 801508c:	b30b      	cbz	r3, 80150d2 <rcl_wait_set_add_service+0x4e>
 801508e:	b319      	cbz	r1, 80150d8 <rcl_wait_set_add_service+0x54>
 8015090:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 8015092:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8015094:	4285      	cmp	r5, r0
 8015096:	d217      	bcs.n	80150c8 <rcl_wait_set_add_service+0x44>
 8015098:	6a20      	ldr	r0, [r4, #32]
 801509a:	1c6e      	adds	r6, r5, #1
 801509c:	625e      	str	r6, [r3, #36]	@ 0x24
 801509e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 80150a2:	b102      	cbz	r2, 80150a6 <rcl_wait_set_add_service+0x22>
 80150a4:	6015      	str	r5, [r2, #0]
 80150a6:	4608      	mov	r0, r1
 80150a8:	f7ff f9c8 	bl	801443c <rcl_service_get_rmw_handle>
 80150ac:	b150      	cbz	r0, 80150c4 <rcl_wait_set_add_service+0x40>
 80150ae:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80150b0:	6842      	ldr	r2, [r0, #4]
 80150b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80150b4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80150b8:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80150ba:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80150bc:	3301      	adds	r3, #1
 80150be:	2000      	movs	r0, #0
 80150c0:	6293      	str	r3, [r2, #40]	@ 0x28
 80150c2:	bd70      	pop	{r4, r5, r6, pc}
 80150c4:	2001      	movs	r0, #1
 80150c6:	bd70      	pop	{r4, r5, r6, pc}
 80150c8:	f240 3086 	movw	r0, #902	@ 0x386
 80150cc:	bd70      	pop	{r4, r5, r6, pc}
 80150ce:	200b      	movs	r0, #11
 80150d0:	4770      	bx	lr
 80150d2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80150d6:	bd70      	pop	{r4, r5, r6, pc}
 80150d8:	200b      	movs	r0, #11
 80150da:	bd70      	pop	{r4, r5, r6, pc}
 80150dc:	0000      	movs	r0, r0
	...

080150e0 <rcl_wait>:
 80150e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80150e4:	ed2d 8b02 	vpush	{d8}
 80150e8:	b08d      	sub	sp, #52	@ 0x34
 80150ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80150ee:	2800      	cmp	r0, #0
 80150f0:	f000 8143 	beq.w	801537a <rcl_wait+0x29a>
 80150f4:	6b06      	ldr	r6, [r0, #48]	@ 0x30
 80150f6:	4605      	mov	r5, r0
 80150f8:	2e00      	cmp	r6, #0
 80150fa:	f000 8112 	beq.w	8015322 <rcl_wait+0x242>
 80150fe:	6843      	ldr	r3, [r0, #4]
 8015100:	b983      	cbnz	r3, 8015124 <rcl_wait+0x44>
 8015102:	68eb      	ldr	r3, [r5, #12]
 8015104:	b973      	cbnz	r3, 8015124 <rcl_wait+0x44>
 8015106:	696b      	ldr	r3, [r5, #20]
 8015108:	b963      	cbnz	r3, 8015124 <rcl_wait+0x44>
 801510a:	69eb      	ldr	r3, [r5, #28]
 801510c:	b953      	cbnz	r3, 8015124 <rcl_wait+0x44>
 801510e:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8015110:	b943      	cbnz	r3, 8015124 <rcl_wait+0x44>
 8015112:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8015114:	b933      	cbnz	r3, 8015124 <rcl_wait+0x44>
 8015116:	f240 3085 	movw	r0, #901	@ 0x385
 801511a:	b00d      	add	sp, #52	@ 0x34
 801511c:	ecbd 8b02 	vpop	{d8}
 8015120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015124:	9b04      	ldr	r3, [sp, #16]
 8015126:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 8015128:	2b01      	cmp	r3, #1
 801512a:	9b05      	ldr	r3, [sp, #20]
 801512c:	f173 0300 	sbcs.w	r3, r3, #0
 8015130:	f2c0 80f0 	blt.w	8015314 <rcl_wait+0x234>
 8015134:	e9dd 8704 	ldrd	r8, r7, [sp, #16]
 8015138:	4643      	mov	r3, r8
 801513a:	2a00      	cmp	r2, #0
 801513c:	f000 8133 	beq.w	80153a6 <rcl_wait+0x2c6>
 8015140:	2400      	movs	r4, #0
 8015142:	4613      	mov	r3, r2
 8015144:	ed9f 8b9c 	vldr	d8, [pc, #624]	@ 80153b8 <rcl_wait+0x2d8>
 8015148:	46a2      	mov	sl, r4
 801514a:	46a3      	mov	fp, r4
 801514c:	f240 3921 	movw	r9, #801	@ 0x321
 8015150:	4632      	mov	r2, r6
 8015152:	e014      	b.n	801517e <rcl_wait+0x9e>
 8015154:	2800      	cmp	r0, #0
 8015156:	d1e0      	bne.n	801511a <rcl_wait+0x3a>
 8015158:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801515c:	4542      	cmp	r2, r8
 801515e:	eb73 0107 	sbcs.w	r1, r3, r7
 8015162:	da03      	bge.n	801516c <rcl_wait+0x8c>
 8015164:	4690      	mov	r8, r2
 8015166:	461f      	mov	r7, r3
 8015168:	f04f 0b01 	mov.w	fp, #1
 801516c:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 801516e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8015170:	3401      	adds	r4, #1
 8015172:	f14a 0a00 	adc.w	sl, sl, #0
 8015176:	429c      	cmp	r4, r3
 8015178:	f17a 0100 	sbcs.w	r1, sl, #0
 801517c:	d228      	bcs.n	80151d0 <rcl_wait+0xf0>
 801517e:	6928      	ldr	r0, [r5, #16]
 8015180:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8015184:	a908      	add	r1, sp, #32
 8015186:	00a6      	lsls	r6, r4, #2
 8015188:	2800      	cmp	r0, #0
 801518a:	d0f1      	beq.n	8015170 <rcl_wait+0x90>
 801518c:	68eb      	ldr	r3, [r5, #12]
 801518e:	f8d2 c014 	ldr.w	ip, [r2, #20]
 8015192:	4423      	add	r3, r4
 8015194:	f85c e023 	ldr.w	lr, [ip, r3, lsl #2]
 8015198:	f1be 0f00 	cmp.w	lr, #0
 801519c:	d006      	beq.n	80151ac <rcl_wait+0xcc>
 801519e:	6913      	ldr	r3, [r2, #16]
 80151a0:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
 80151a4:	3301      	adds	r3, #1
 80151a6:	6113      	str	r3, [r2, #16]
 80151a8:	692b      	ldr	r3, [r5, #16]
 80151aa:	5998      	ldr	r0, [r3, r6]
 80151ac:	ed8d 8b08 	vstr	d8, [sp, #32]
 80151b0:	f7f6 ff70 	bl	800c094 <rcl_timer_get_time_until_next_call>
 80151b4:	4548      	cmp	r0, r9
 80151b6:	d1cd      	bne.n	8015154 <rcl_wait+0x74>
 80151b8:	692b      	ldr	r3, [r5, #16]
 80151ba:	6b2a      	ldr	r2, [r5, #48]	@ 0x30
 80151bc:	2100      	movs	r1, #0
 80151be:	5199      	str	r1, [r3, r6]
 80151c0:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80151c2:	3401      	adds	r4, #1
 80151c4:	f14a 0a00 	adc.w	sl, sl, #0
 80151c8:	429c      	cmp	r4, r3
 80151ca:	f17a 0100 	sbcs.w	r1, sl, #0
 80151ce:	d3d6      	bcc.n	801517e <rcl_wait+0x9e>
 80151d0:	4616      	mov	r6, r2
 80151d2:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80151d6:	4313      	orrs	r3, r2
 80151d8:	46d9      	mov	r9, fp
 80151da:	f040 80a9 	bne.w	8015330 <rcl_wait+0x250>
 80151de:	2300      	movs	r3, #0
 80151e0:	2200      	movs	r2, #0
 80151e2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80151e6:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 80151ea:	ab08      	add	r3, sp, #32
 80151ec:	9302      	str	r3, [sp, #8]
 80151ee:	6bf2      	ldr	r2, [r6, #60]	@ 0x3c
 80151f0:	f106 0334 	add.w	r3, r6, #52	@ 0x34
 80151f4:	e9cd 3200 	strd	r3, r2, [sp]
 80151f8:	f106 0110 	add.w	r1, r6, #16
 80151fc:	f106 031c 	add.w	r3, r6, #28
 8015200:	f106 0228 	add.w	r2, r6, #40	@ 0x28
 8015204:	1d30      	adds	r0, r6, #4
 8015206:	f001 fc13 	bl	8016a30 <rmw_wait>
 801520a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801520c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801520e:	4680      	mov	r8, r0
 8015210:	b1ca      	cbz	r2, 8015246 <rcl_wait+0x166>
 8015212:	2400      	movs	r4, #0
 8015214:	4627      	mov	r7, r4
 8015216:	692a      	ldr	r2, [r5, #16]
 8015218:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 801521c:	f10d 011f 	add.w	r1, sp, #31
 8015220:	00a6      	lsls	r6, r4, #2
 8015222:	b160      	cbz	r0, 801523e <rcl_wait+0x15e>
 8015224:	f88d 701f 	strb.w	r7, [sp, #31]
 8015228:	f7f6 fefa 	bl	800c020 <rcl_timer_is_ready>
 801522c:	2800      	cmp	r0, #0
 801522e:	f47f af74 	bne.w	801511a <rcl_wait+0x3a>
 8015232:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8015236:	b90b      	cbnz	r3, 801523c <rcl_wait+0x15c>
 8015238:	692a      	ldr	r2, [r5, #16]
 801523a:	5193      	str	r3, [r2, r6]
 801523c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801523e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8015240:	3401      	adds	r4, #1
 8015242:	42a2      	cmp	r2, r4
 8015244:	d8e7      	bhi.n	8015216 <rcl_wait+0x136>
 8015246:	f038 0002 	bics.w	r0, r8, #2
 801524a:	f040 8090 	bne.w	801536e <rcl_wait+0x28e>
 801524e:	686e      	ldr	r6, [r5, #4]
 8015250:	4602      	mov	r2, r0
 8015252:	b91e      	cbnz	r6, 801525c <rcl_wait+0x17c>
 8015254:	e00d      	b.n	8015272 <rcl_wait+0x192>
 8015256:	3201      	adds	r2, #1
 8015258:	42b2      	cmp	r2, r6
 801525a:	d00a      	beq.n	8015272 <rcl_wait+0x192>
 801525c:	6899      	ldr	r1, [r3, #8]
 801525e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015262:	2900      	cmp	r1, #0
 8015264:	d1f7      	bne.n	8015256 <rcl_wait+0x176>
 8015266:	682c      	ldr	r4, [r5, #0]
 8015268:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 801526c:	3201      	adds	r2, #1
 801526e:	42b2      	cmp	r2, r6
 8015270:	d1f4      	bne.n	801525c <rcl_wait+0x17c>
 8015272:	68ee      	ldr	r6, [r5, #12]
 8015274:	2200      	movs	r2, #0
 8015276:	b91e      	cbnz	r6, 8015280 <rcl_wait+0x1a0>
 8015278:	e00d      	b.n	8015296 <rcl_wait+0x1b6>
 801527a:	3201      	adds	r2, #1
 801527c:	42b2      	cmp	r2, r6
 801527e:	d00a      	beq.n	8015296 <rcl_wait+0x1b6>
 8015280:	6959      	ldr	r1, [r3, #20]
 8015282:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8015286:	2900      	cmp	r1, #0
 8015288:	d1f7      	bne.n	801527a <rcl_wait+0x19a>
 801528a:	68ac      	ldr	r4, [r5, #8]
 801528c:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 8015290:	3201      	adds	r2, #1
 8015292:	42b2      	cmp	r2, r6
 8015294:	d1f4      	bne.n	8015280 <rcl_wait+0x1a0>
 8015296:	69ee      	ldr	r6, [r5, #28]
 8015298:	2200      	movs	r2, #0
 801529a:	b91e      	cbnz	r6, 80152a4 <rcl_wait+0x1c4>
 801529c:	e00d      	b.n	80152ba <rcl_wait+0x1da>
 801529e:	3201      	adds	r2, #1
 80152a0:	42b2      	cmp	r2, r6
 80152a2:	d00a      	beq.n	80152ba <rcl_wait+0x1da>
 80152a4:	6a19      	ldr	r1, [r3, #32]
 80152a6:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80152aa:	2900      	cmp	r1, #0
 80152ac:	d1f7      	bne.n	801529e <rcl_wait+0x1be>
 80152ae:	69ac      	ldr	r4, [r5, #24]
 80152b0:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80152b4:	3201      	adds	r2, #1
 80152b6:	42b2      	cmp	r2, r6
 80152b8:	d1f4      	bne.n	80152a4 <rcl_wait+0x1c4>
 80152ba:	6a6e      	ldr	r6, [r5, #36]	@ 0x24
 80152bc:	2200      	movs	r2, #0
 80152be:	b91e      	cbnz	r6, 80152c8 <rcl_wait+0x1e8>
 80152c0:	e00d      	b.n	80152de <rcl_wait+0x1fe>
 80152c2:	3201      	adds	r2, #1
 80152c4:	4296      	cmp	r6, r2
 80152c6:	d00a      	beq.n	80152de <rcl_wait+0x1fe>
 80152c8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80152ca:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80152ce:	2900      	cmp	r1, #0
 80152d0:	d1f7      	bne.n	80152c2 <rcl_wait+0x1e2>
 80152d2:	6a2c      	ldr	r4, [r5, #32]
 80152d4:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80152d8:	3201      	adds	r2, #1
 80152da:	4296      	cmp	r6, r2
 80152dc:	d1f4      	bne.n	80152c8 <rcl_wait+0x1e8>
 80152de:	6aee      	ldr	r6, [r5, #44]	@ 0x2c
 80152e0:	2200      	movs	r2, #0
 80152e2:	b91e      	cbnz	r6, 80152ec <rcl_wait+0x20c>
 80152e4:	e00d      	b.n	8015302 <rcl_wait+0x222>
 80152e6:	3201      	adds	r2, #1
 80152e8:	42b2      	cmp	r2, r6
 80152ea:	d00a      	beq.n	8015302 <rcl_wait+0x222>
 80152ec:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80152ee:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80152f2:	2900      	cmp	r1, #0
 80152f4:	d1f7      	bne.n	80152e6 <rcl_wait+0x206>
 80152f6:	6aac      	ldr	r4, [r5, #40]	@ 0x28
 80152f8:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
 80152fc:	3201      	adds	r2, #1
 80152fe:	42b2      	cmp	r2, r6
 8015300:	d1f4      	bne.n	80152ec <rcl_wait+0x20c>
 8015302:	f1b8 0f02 	cmp.w	r8, #2
 8015306:	f47f af08 	bne.w	801511a <rcl_wait+0x3a>
 801530a:	464b      	mov	r3, r9
 801530c:	2b00      	cmp	r3, #0
 801530e:	bf08      	it	eq
 8015310:	2002      	moveq	r0, #2
 8015312:	e702      	b.n	801511a <rcl_wait+0x3a>
 8015314:	2a00      	cmp	r2, #0
 8015316:	d03a      	beq.n	801538e <rcl_wait+0x2ae>
 8015318:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 801531c:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8015320:	e70e      	b.n	8015140 <rcl_wait+0x60>
 8015322:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015326:	b00d      	add	sp, #52	@ 0x34
 8015328:	ecbd 8b02 	vpop	{d8}
 801532c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015330:	9b04      	ldr	r3, [sp, #16]
 8015332:	2b01      	cmp	r3, #1
 8015334:	9b05      	ldr	r3, [sp, #20]
 8015336:	f173 0300 	sbcs.w	r3, r3, #0
 801533a:	db24      	blt.n	8015386 <rcl_wait+0x2a6>
 801533c:	2f00      	cmp	r7, #0
 801533e:	bfbc      	itt	lt
 8015340:	f04f 0800 	movlt.w	r8, #0
 8015344:	4647      	movlt	r7, r8
 8015346:	a31e      	add	r3, pc, #120	@ (adr r3, 80153c0 <rcl_wait+0x2e0>)
 8015348:	e9d3 2300 	ldrd	r2, r3, [r3]
 801534c:	4640      	mov	r0, r8
 801534e:	4639      	mov	r1, r7
 8015350:	f7eb fbe4 	bl	8000b1c <__aeabi_ldivmod>
 8015354:	a31a      	add	r3, pc, #104	@ (adr r3, 80153c0 <rcl_wait+0x2e0>)
 8015356:	e9d3 2300 	ldrd	r2, r3, [r3]
 801535a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801535e:	4640      	mov	r0, r8
 8015360:	4639      	mov	r1, r7
 8015362:	f7eb fbdb 	bl	8000b1c <__aeabi_ldivmod>
 8015366:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 801536a:	ab08      	add	r3, sp, #32
 801536c:	e73e      	b.n	80151ec <rcl_wait+0x10c>
 801536e:	2001      	movs	r0, #1
 8015370:	b00d      	add	sp, #52	@ 0x34
 8015372:	ecbd 8b02 	vpop	{d8}
 8015376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801537a:	200b      	movs	r0, #11
 801537c:	b00d      	add	sp, #52	@ 0x34
 801537e:	ecbd 8b02 	vpop	{d8}
 8015382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015386:	465b      	mov	r3, fp
 8015388:	2b00      	cmp	r3, #0
 801538a:	d1d7      	bne.n	801533c <rcl_wait+0x25c>
 801538c:	e72e      	b.n	80151ec <rcl_wait+0x10c>
 801538e:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 8015392:	430b      	orrs	r3, r1
 8015394:	bf08      	it	eq
 8015396:	4691      	moveq	r9, r2
 8015398:	f43f af21 	beq.w	80151de <rcl_wait+0xfe>
 801539c:	9b04      	ldr	r3, [sp, #16]
 801539e:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80153a2:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 80153a6:	2b01      	cmp	r3, #1
 80153a8:	9b05      	ldr	r3, [sp, #20]
 80153aa:	f173 0300 	sbcs.w	r3, r3, #0
 80153ae:	f04f 0300 	mov.w	r3, #0
 80153b2:	4699      	mov	r9, r3
 80153b4:	dac2      	bge.n	801533c <rcl_wait+0x25c>
 80153b6:	e719      	b.n	80151ec <rcl_wait+0x10c>
 80153b8:	ffffffff 	.word	0xffffffff
 80153bc:	7fffffff 	.word	0x7fffffff
 80153c0:	3b9aca00 	.word	0x3b9aca00
 80153c4:	00000000 	.word	0x00000000

080153c8 <rcl_action_take_goal_response>:
 80153c8:	2800      	cmp	r0, #0
 80153ca:	d039      	beq.n	8015440 <rcl_action_take_goal_response+0x78>
 80153cc:	b570      	push	{r4, r5, r6, lr}
 80153ce:	4604      	mov	r4, r0
 80153d0:	6800      	ldr	r0, [r0, #0]
 80153d2:	b380      	cbz	r0, 8015436 <rcl_action_take_goal_response+0x6e>
 80153d4:	460d      	mov	r5, r1
 80153d6:	4616      	mov	r6, r2
 80153d8:	f7fe fd2e 	bl	8013e38 <rcl_client_is_valid>
 80153dc:	b330      	cbz	r0, 801542c <rcl_action_take_goal_response+0x64>
 80153de:	6820      	ldr	r0, [r4, #0]
 80153e0:	3004      	adds	r0, #4
 80153e2:	f7fe fd29 	bl	8013e38 <rcl_client_is_valid>
 80153e6:	b308      	cbz	r0, 801542c <rcl_action_take_goal_response+0x64>
 80153e8:	6820      	ldr	r0, [r4, #0]
 80153ea:	3008      	adds	r0, #8
 80153ec:	f7fe fd24 	bl	8013e38 <rcl_client_is_valid>
 80153f0:	b1e0      	cbz	r0, 801542c <rcl_action_take_goal_response+0x64>
 80153f2:	6820      	ldr	r0, [r4, #0]
 80153f4:	300c      	adds	r0, #12
 80153f6:	f7f6 fc05 	bl	800bc04 <rcl_subscription_is_valid>
 80153fa:	b1b8      	cbz	r0, 801542c <rcl_action_take_goal_response+0x64>
 80153fc:	6820      	ldr	r0, [r4, #0]
 80153fe:	3010      	adds	r0, #16
 8015400:	f7f6 fc00 	bl	800bc04 <rcl_subscription_is_valid>
 8015404:	b190      	cbz	r0, 801542c <rcl_action_take_goal_response+0x64>
 8015406:	b1cd      	cbz	r5, 801543c <rcl_action_take_goal_response+0x74>
 8015408:	b1c6      	cbz	r6, 801543c <rcl_action_take_goal_response+0x74>
 801540a:	6820      	ldr	r0, [r4, #0]
 801540c:	4632      	mov	r2, r6
 801540e:	4629      	mov	r1, r5
 8015410:	f7fe fcca 	bl	8013da8 <rcl_take_response>
 8015414:	b148      	cbz	r0, 801542a <rcl_action_take_goal_response+0x62>
 8015416:	280a      	cmp	r0, #10
 8015418:	d007      	beq.n	801542a <rcl_action_take_goal_response+0x62>
 801541a:	f240 12f5 	movw	r2, #501	@ 0x1f5
 801541e:	f640 0337 	movw	r3, #2103	@ 0x837
 8015422:	4290      	cmp	r0, r2
 8015424:	bf0c      	ite	eq
 8015426:	4618      	moveq	r0, r3
 8015428:	2001      	movne	r0, #1
 801542a:	bd70      	pop	{r4, r5, r6, pc}
 801542c:	f7f7 ff34 	bl	800d298 <rcutils_reset_error>
 8015430:	f640 0036 	movw	r0, #2102	@ 0x836
 8015434:	bd70      	pop	{r4, r5, r6, pc}
 8015436:	f640 0036 	movw	r0, #2102	@ 0x836
 801543a:	bd70      	pop	{r4, r5, r6, pc}
 801543c:	200b      	movs	r0, #11
 801543e:	bd70      	pop	{r4, r5, r6, pc}
 8015440:	f640 0036 	movw	r0, #2102	@ 0x836
 8015444:	4770      	bx	lr
 8015446:	bf00      	nop

08015448 <rcl_action_send_result_request>:
 8015448:	b390      	cbz	r0, 80154b0 <rcl_action_send_result_request+0x68>
 801544a:	b570      	push	{r4, r5, r6, lr}
 801544c:	4604      	mov	r4, r0
 801544e:	6800      	ldr	r0, [r0, #0]
 8015450:	b348      	cbz	r0, 80154a6 <rcl_action_send_result_request+0x5e>
 8015452:	460d      	mov	r5, r1
 8015454:	4616      	mov	r6, r2
 8015456:	f7fe fcef 	bl	8013e38 <rcl_client_is_valid>
 801545a:	b1f8      	cbz	r0, 801549c <rcl_action_send_result_request+0x54>
 801545c:	6820      	ldr	r0, [r4, #0]
 801545e:	3004      	adds	r0, #4
 8015460:	f7fe fcea 	bl	8013e38 <rcl_client_is_valid>
 8015464:	b1d0      	cbz	r0, 801549c <rcl_action_send_result_request+0x54>
 8015466:	6820      	ldr	r0, [r4, #0]
 8015468:	3008      	adds	r0, #8
 801546a:	f7fe fce5 	bl	8013e38 <rcl_client_is_valid>
 801546e:	b1a8      	cbz	r0, 801549c <rcl_action_send_result_request+0x54>
 8015470:	6820      	ldr	r0, [r4, #0]
 8015472:	300c      	adds	r0, #12
 8015474:	f7f6 fbc6 	bl	800bc04 <rcl_subscription_is_valid>
 8015478:	b180      	cbz	r0, 801549c <rcl_action_send_result_request+0x54>
 801547a:	6820      	ldr	r0, [r4, #0]
 801547c:	3010      	adds	r0, #16
 801547e:	f7f6 fbc1 	bl	800bc04 <rcl_subscription_is_valid>
 8015482:	b158      	cbz	r0, 801549c <rcl_action_send_result_request+0x54>
 8015484:	b195      	cbz	r5, 80154ac <rcl_action_send_result_request+0x64>
 8015486:	b18e      	cbz	r6, 80154ac <rcl_action_send_result_request+0x64>
 8015488:	6820      	ldr	r0, [r4, #0]
 801548a:	4632      	mov	r2, r6
 801548c:	4629      	mov	r1, r5
 801548e:	3008      	adds	r0, #8
 8015490:	f7fe fc54 	bl	8013d3c <rcl_send_request>
 8015494:	3800      	subs	r0, #0
 8015496:	bf18      	it	ne
 8015498:	2001      	movne	r0, #1
 801549a:	bd70      	pop	{r4, r5, r6, pc}
 801549c:	f7f7 fefc 	bl	800d298 <rcutils_reset_error>
 80154a0:	f640 0036 	movw	r0, #2102	@ 0x836
 80154a4:	bd70      	pop	{r4, r5, r6, pc}
 80154a6:	f640 0036 	movw	r0, #2102	@ 0x836
 80154aa:	bd70      	pop	{r4, r5, r6, pc}
 80154ac:	200b      	movs	r0, #11
 80154ae:	bd70      	pop	{r4, r5, r6, pc}
 80154b0:	f640 0036 	movw	r0, #2102	@ 0x836
 80154b4:	4770      	bx	lr
 80154b6:	bf00      	nop

080154b8 <rcl_action_take_result_response>:
 80154b8:	2800      	cmp	r0, #0
 80154ba:	d03a      	beq.n	8015532 <rcl_action_take_result_response+0x7a>
 80154bc:	b570      	push	{r4, r5, r6, lr}
 80154be:	4604      	mov	r4, r0
 80154c0:	6800      	ldr	r0, [r0, #0]
 80154c2:	b388      	cbz	r0, 8015528 <rcl_action_take_result_response+0x70>
 80154c4:	460d      	mov	r5, r1
 80154c6:	4616      	mov	r6, r2
 80154c8:	f7fe fcb6 	bl	8013e38 <rcl_client_is_valid>
 80154cc:	b338      	cbz	r0, 801551e <rcl_action_take_result_response+0x66>
 80154ce:	6820      	ldr	r0, [r4, #0]
 80154d0:	3004      	adds	r0, #4
 80154d2:	f7fe fcb1 	bl	8013e38 <rcl_client_is_valid>
 80154d6:	b310      	cbz	r0, 801551e <rcl_action_take_result_response+0x66>
 80154d8:	6820      	ldr	r0, [r4, #0]
 80154da:	3008      	adds	r0, #8
 80154dc:	f7fe fcac 	bl	8013e38 <rcl_client_is_valid>
 80154e0:	b1e8      	cbz	r0, 801551e <rcl_action_take_result_response+0x66>
 80154e2:	6820      	ldr	r0, [r4, #0]
 80154e4:	300c      	adds	r0, #12
 80154e6:	f7f6 fb8d 	bl	800bc04 <rcl_subscription_is_valid>
 80154ea:	b1c0      	cbz	r0, 801551e <rcl_action_take_result_response+0x66>
 80154ec:	6820      	ldr	r0, [r4, #0]
 80154ee:	3010      	adds	r0, #16
 80154f0:	f7f6 fb88 	bl	800bc04 <rcl_subscription_is_valid>
 80154f4:	b198      	cbz	r0, 801551e <rcl_action_take_result_response+0x66>
 80154f6:	b1d5      	cbz	r5, 801552e <rcl_action_take_result_response+0x76>
 80154f8:	b1ce      	cbz	r6, 801552e <rcl_action_take_result_response+0x76>
 80154fa:	6820      	ldr	r0, [r4, #0]
 80154fc:	4632      	mov	r2, r6
 80154fe:	4629      	mov	r1, r5
 8015500:	3008      	adds	r0, #8
 8015502:	f7fe fc51 	bl	8013da8 <rcl_take_response>
 8015506:	b148      	cbz	r0, 801551c <rcl_action_take_result_response+0x64>
 8015508:	280a      	cmp	r0, #10
 801550a:	d007      	beq.n	801551c <rcl_action_take_result_response+0x64>
 801550c:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8015510:	f640 0337 	movw	r3, #2103	@ 0x837
 8015514:	4290      	cmp	r0, r2
 8015516:	bf0c      	ite	eq
 8015518:	4618      	moveq	r0, r3
 801551a:	2001      	movne	r0, #1
 801551c:	bd70      	pop	{r4, r5, r6, pc}
 801551e:	f7f7 febb 	bl	800d298 <rcutils_reset_error>
 8015522:	f640 0036 	movw	r0, #2102	@ 0x836
 8015526:	bd70      	pop	{r4, r5, r6, pc}
 8015528:	f640 0036 	movw	r0, #2102	@ 0x836
 801552c:	bd70      	pop	{r4, r5, r6, pc}
 801552e:	200b      	movs	r0, #11
 8015530:	bd70      	pop	{r4, r5, r6, pc}
 8015532:	f640 0036 	movw	r0, #2102	@ 0x836
 8015536:	4770      	bx	lr

08015538 <rcl_action_take_cancel_response>:
 8015538:	2800      	cmp	r0, #0
 801553a:	d03a      	beq.n	80155b2 <rcl_action_take_cancel_response+0x7a>
 801553c:	b570      	push	{r4, r5, r6, lr}
 801553e:	4604      	mov	r4, r0
 8015540:	6800      	ldr	r0, [r0, #0]
 8015542:	b388      	cbz	r0, 80155a8 <rcl_action_take_cancel_response+0x70>
 8015544:	460d      	mov	r5, r1
 8015546:	4616      	mov	r6, r2
 8015548:	f7fe fc76 	bl	8013e38 <rcl_client_is_valid>
 801554c:	b338      	cbz	r0, 801559e <rcl_action_take_cancel_response+0x66>
 801554e:	6820      	ldr	r0, [r4, #0]
 8015550:	3004      	adds	r0, #4
 8015552:	f7fe fc71 	bl	8013e38 <rcl_client_is_valid>
 8015556:	b310      	cbz	r0, 801559e <rcl_action_take_cancel_response+0x66>
 8015558:	6820      	ldr	r0, [r4, #0]
 801555a:	3008      	adds	r0, #8
 801555c:	f7fe fc6c 	bl	8013e38 <rcl_client_is_valid>
 8015560:	b1e8      	cbz	r0, 801559e <rcl_action_take_cancel_response+0x66>
 8015562:	6820      	ldr	r0, [r4, #0]
 8015564:	300c      	adds	r0, #12
 8015566:	f7f6 fb4d 	bl	800bc04 <rcl_subscription_is_valid>
 801556a:	b1c0      	cbz	r0, 801559e <rcl_action_take_cancel_response+0x66>
 801556c:	6820      	ldr	r0, [r4, #0]
 801556e:	3010      	adds	r0, #16
 8015570:	f7f6 fb48 	bl	800bc04 <rcl_subscription_is_valid>
 8015574:	b198      	cbz	r0, 801559e <rcl_action_take_cancel_response+0x66>
 8015576:	b1d5      	cbz	r5, 80155ae <rcl_action_take_cancel_response+0x76>
 8015578:	b1ce      	cbz	r6, 80155ae <rcl_action_take_cancel_response+0x76>
 801557a:	6820      	ldr	r0, [r4, #0]
 801557c:	4632      	mov	r2, r6
 801557e:	4629      	mov	r1, r5
 8015580:	3004      	adds	r0, #4
 8015582:	f7fe fc11 	bl	8013da8 <rcl_take_response>
 8015586:	b148      	cbz	r0, 801559c <rcl_action_take_cancel_response+0x64>
 8015588:	280a      	cmp	r0, #10
 801558a:	d007      	beq.n	801559c <rcl_action_take_cancel_response+0x64>
 801558c:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8015590:	f640 0337 	movw	r3, #2103	@ 0x837
 8015594:	4290      	cmp	r0, r2
 8015596:	bf0c      	ite	eq
 8015598:	4618      	moveq	r0, r3
 801559a:	2001      	movne	r0, #1
 801559c:	bd70      	pop	{r4, r5, r6, pc}
 801559e:	f7f7 fe7b 	bl	800d298 <rcutils_reset_error>
 80155a2:	f640 0036 	movw	r0, #2102	@ 0x836
 80155a6:	bd70      	pop	{r4, r5, r6, pc}
 80155a8:	f640 0036 	movw	r0, #2102	@ 0x836
 80155ac:	bd70      	pop	{r4, r5, r6, pc}
 80155ae:	200b      	movs	r0, #11
 80155b0:	bd70      	pop	{r4, r5, r6, pc}
 80155b2:	f640 0036 	movw	r0, #2102	@ 0x836
 80155b6:	4770      	bx	lr

080155b8 <rcl_action_take_feedback>:
 80155b8:	2800      	cmp	r0, #0
 80155ba:	d038      	beq.n	801562e <rcl_action_take_feedback+0x76>
 80155bc:	b530      	push	{r4, r5, lr}
 80155be:	4604      	mov	r4, r0
 80155c0:	6800      	ldr	r0, [r0, #0]
 80155c2:	b091      	sub	sp, #68	@ 0x44
 80155c4:	b378      	cbz	r0, 8015626 <rcl_action_take_feedback+0x6e>
 80155c6:	460d      	mov	r5, r1
 80155c8:	f7fe fc36 	bl	8013e38 <rcl_client_is_valid>
 80155cc:	b328      	cbz	r0, 801561a <rcl_action_take_feedback+0x62>
 80155ce:	6820      	ldr	r0, [r4, #0]
 80155d0:	3004      	adds	r0, #4
 80155d2:	f7fe fc31 	bl	8013e38 <rcl_client_is_valid>
 80155d6:	b300      	cbz	r0, 801561a <rcl_action_take_feedback+0x62>
 80155d8:	6820      	ldr	r0, [r4, #0]
 80155da:	3008      	adds	r0, #8
 80155dc:	f7fe fc2c 	bl	8013e38 <rcl_client_is_valid>
 80155e0:	b1d8      	cbz	r0, 801561a <rcl_action_take_feedback+0x62>
 80155e2:	6820      	ldr	r0, [r4, #0]
 80155e4:	300c      	adds	r0, #12
 80155e6:	f7f6 fb0d 	bl	800bc04 <rcl_subscription_is_valid>
 80155ea:	b1b0      	cbz	r0, 801561a <rcl_action_take_feedback+0x62>
 80155ec:	6820      	ldr	r0, [r4, #0]
 80155ee:	3010      	adds	r0, #16
 80155f0:	f7f6 fb08 	bl	800bc04 <rcl_subscription_is_valid>
 80155f4:	b188      	cbz	r0, 801561a <rcl_action_take_feedback+0x62>
 80155f6:	b1ed      	cbz	r5, 8015634 <rcl_action_take_feedback+0x7c>
 80155f8:	6820      	ldr	r0, [r4, #0]
 80155fa:	2300      	movs	r3, #0
 80155fc:	466a      	mov	r2, sp
 80155fe:	4629      	mov	r1, r5
 8015600:	300c      	adds	r0, #12
 8015602:	f7f6 faa1 	bl	800bb48 <rcl_take>
 8015606:	b160      	cbz	r0, 8015622 <rcl_action_take_feedback+0x6a>
 8015608:	f240 1391 	movw	r3, #401	@ 0x191
 801560c:	4298      	cmp	r0, r3
 801560e:	d014      	beq.n	801563a <rcl_action_take_feedback+0x82>
 8015610:	280a      	cmp	r0, #10
 8015612:	bf18      	it	ne
 8015614:	2001      	movne	r0, #1
 8015616:	b011      	add	sp, #68	@ 0x44
 8015618:	bd30      	pop	{r4, r5, pc}
 801561a:	f7f7 fe3d 	bl	800d298 <rcutils_reset_error>
 801561e:	f640 0036 	movw	r0, #2102	@ 0x836
 8015622:	b011      	add	sp, #68	@ 0x44
 8015624:	bd30      	pop	{r4, r5, pc}
 8015626:	f640 0036 	movw	r0, #2102	@ 0x836
 801562a:	b011      	add	sp, #68	@ 0x44
 801562c:	bd30      	pop	{r4, r5, pc}
 801562e:	f640 0036 	movw	r0, #2102	@ 0x836
 8015632:	4770      	bx	lr
 8015634:	200b      	movs	r0, #11
 8015636:	b011      	add	sp, #68	@ 0x44
 8015638:	bd30      	pop	{r4, r5, pc}
 801563a:	f640 0037 	movw	r0, #2103	@ 0x837
 801563e:	e7f0      	b.n	8015622 <rcl_action_take_feedback+0x6a>

08015640 <rcl_action_wait_set_add_action_client>:
 8015640:	2800      	cmp	r0, #0
 8015642:	d048      	beq.n	80156d6 <rcl_action_wait_set_add_action_client+0x96>
 8015644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015646:	460c      	mov	r4, r1
 8015648:	2900      	cmp	r1, #0
 801564a:	d03c      	beq.n	80156c6 <rcl_action_wait_set_add_action_client+0x86>
 801564c:	4605      	mov	r5, r0
 801564e:	6808      	ldr	r0, [r1, #0]
 8015650:	2800      	cmp	r0, #0
 8015652:	d038      	beq.n	80156c6 <rcl_action_wait_set_add_action_client+0x86>
 8015654:	4617      	mov	r7, r2
 8015656:	461e      	mov	r6, r3
 8015658:	f7fe fbee 	bl	8013e38 <rcl_client_is_valid>
 801565c:	b3b0      	cbz	r0, 80156cc <rcl_action_wait_set_add_action_client+0x8c>
 801565e:	6820      	ldr	r0, [r4, #0]
 8015660:	3004      	adds	r0, #4
 8015662:	f7fe fbe9 	bl	8013e38 <rcl_client_is_valid>
 8015666:	b388      	cbz	r0, 80156cc <rcl_action_wait_set_add_action_client+0x8c>
 8015668:	6820      	ldr	r0, [r4, #0]
 801566a:	3008      	adds	r0, #8
 801566c:	f7fe fbe4 	bl	8013e38 <rcl_client_is_valid>
 8015670:	b360      	cbz	r0, 80156cc <rcl_action_wait_set_add_action_client+0x8c>
 8015672:	6820      	ldr	r0, [r4, #0]
 8015674:	300c      	adds	r0, #12
 8015676:	f7f6 fac5 	bl	800bc04 <rcl_subscription_is_valid>
 801567a:	b338      	cbz	r0, 80156cc <rcl_action_wait_set_add_action_client+0x8c>
 801567c:	6820      	ldr	r0, [r4, #0]
 801567e:	3010      	adds	r0, #16
 8015680:	f7f6 fac0 	bl	800bc04 <rcl_subscription_is_valid>
 8015684:	b310      	cbz	r0, 80156cc <rcl_action_wait_set_add_action_client+0x8c>
 8015686:	6821      	ldr	r1, [r4, #0]
 8015688:	4628      	mov	r0, r5
 801568a:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 801568e:	f7ff fccd 	bl	801502c <rcl_wait_set_add_client>
 8015692:	b9b8      	cbnz	r0, 80156c4 <rcl_action_wait_set_add_action_client+0x84>
 8015694:	6821      	ldr	r1, [r4, #0]
 8015696:	4628      	mov	r0, r5
 8015698:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 801569c:	3104      	adds	r1, #4
 801569e:	f7ff fcc5 	bl	801502c <rcl_wait_set_add_client>
 80156a2:	b978      	cbnz	r0, 80156c4 <rcl_action_wait_set_add_action_client+0x84>
 80156a4:	6821      	ldr	r1, [r4, #0]
 80156a6:	4628      	mov	r0, r5
 80156a8:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 80156ac:	3108      	adds	r1, #8
 80156ae:	f7ff fcbd 	bl	801502c <rcl_wait_set_add_client>
 80156b2:	b938      	cbnz	r0, 80156c4 <rcl_action_wait_set_add_action_client+0x84>
 80156b4:	6821      	ldr	r1, [r4, #0]
 80156b6:	4628      	mov	r0, r5
 80156b8:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 80156bc:	310c      	adds	r1, #12
 80156be:	f7ff f96d 	bl	801499c <rcl_wait_set_add_subscription>
 80156c2:	b158      	cbz	r0, 80156dc <rcl_action_wait_set_add_action_client+0x9c>
 80156c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80156c6:	f640 0036 	movw	r0, #2102	@ 0x836
 80156ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80156cc:	f7f7 fde4 	bl	800d298 <rcutils_reset_error>
 80156d0:	f640 0036 	movw	r0, #2102	@ 0x836
 80156d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80156d6:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80156da:	4770      	bx	lr
 80156dc:	6821      	ldr	r1, [r4, #0]
 80156de:	4628      	mov	r0, r5
 80156e0:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 80156e4:	3110      	adds	r1, #16
 80156e6:	f7ff f959 	bl	801499c <rcl_wait_set_add_subscription>
 80156ea:	2800      	cmp	r0, #0
 80156ec:	d1ea      	bne.n	80156c4 <rcl_action_wait_set_add_action_client+0x84>
 80156ee:	b11f      	cbz	r7, 80156f8 <rcl_action_wait_set_add_action_client+0xb8>
 80156f0:	6823      	ldr	r3, [r4, #0]
 80156f2:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 80156f6:	603b      	str	r3, [r7, #0]
 80156f8:	2e00      	cmp	r6, #0
 80156fa:	d0e3      	beq.n	80156c4 <rcl_action_wait_set_add_action_client+0x84>
 80156fc:	6823      	ldr	r3, [r4, #0]
 80156fe:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 8015702:	6033      	str	r3, [r6, #0]
 8015704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015706:	bf00      	nop

08015708 <rcl_action_client_wait_set_get_entities_ready>:
 8015708:	2800      	cmp	r0, #0
 801570a:	f000 808d 	beq.w	8015828 <rcl_action_client_wait_set_get_entities_ready+0x120>
 801570e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015712:	460c      	mov	r4, r1
 8015714:	2900      	cmp	r1, #0
 8015716:	d077      	beq.n	8015808 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8015718:	4605      	mov	r5, r0
 801571a:	6808      	ldr	r0, [r1, #0]
 801571c:	2800      	cmp	r0, #0
 801571e:	d073      	beq.n	8015808 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8015720:	4616      	mov	r6, r2
 8015722:	461f      	mov	r7, r3
 8015724:	f7fe fb88 	bl	8013e38 <rcl_client_is_valid>
 8015728:	2800      	cmp	r0, #0
 801572a:	d071      	beq.n	8015810 <rcl_action_client_wait_set_get_entities_ready+0x108>
 801572c:	6820      	ldr	r0, [r4, #0]
 801572e:	3004      	adds	r0, #4
 8015730:	f7fe fb82 	bl	8013e38 <rcl_client_is_valid>
 8015734:	2800      	cmp	r0, #0
 8015736:	d06b      	beq.n	8015810 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015738:	6820      	ldr	r0, [r4, #0]
 801573a:	3008      	adds	r0, #8
 801573c:	f7fe fb7c 	bl	8013e38 <rcl_client_is_valid>
 8015740:	2800      	cmp	r0, #0
 8015742:	d065      	beq.n	8015810 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015744:	6820      	ldr	r0, [r4, #0]
 8015746:	300c      	adds	r0, #12
 8015748:	f7f6 fa5c 	bl	800bc04 <rcl_subscription_is_valid>
 801574c:	2800      	cmp	r0, #0
 801574e:	d05f      	beq.n	8015810 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8015750:	6820      	ldr	r0, [r4, #0]
 8015752:	3010      	adds	r0, #16
 8015754:	f7f6 fa56 	bl	800bc04 <rcl_subscription_is_valid>
 8015758:	2800      	cmp	r0, #0
 801575a:	d059      	beq.n	8015810 <rcl_action_client_wait_set_get_entities_ready+0x108>
 801575c:	2e00      	cmp	r6, #0
 801575e:	d060      	beq.n	8015822 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8015760:	2f00      	cmp	r7, #0
 8015762:	d05e      	beq.n	8015822 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8015764:	9b06      	ldr	r3, [sp, #24]
 8015766:	2b00      	cmp	r3, #0
 8015768:	d05b      	beq.n	8015822 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 801576a:	9b07      	ldr	r3, [sp, #28]
 801576c:	2b00      	cmp	r3, #0
 801576e:	d058      	beq.n	8015822 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8015770:	9b08      	ldr	r3, [sp, #32]
 8015772:	2b00      	cmp	r3, #0
 8015774:	d055      	beq.n	8015822 <rcl_action_client_wait_set_get_entities_ready+0x11a>
 8015776:	6823      	ldr	r3, [r4, #0]
 8015778:	686a      	ldr	r2, [r5, #4]
 801577a:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 801577e:	428a      	cmp	r2, r1
 8015780:	d94c      	bls.n	801581c <rcl_action_client_wait_set_get_entities_ready+0x114>
 8015782:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 8015786:	4282      	cmp	r2, r0
 8015788:	d948      	bls.n	801581c <rcl_action_client_wait_set_get_entities_ready+0x114>
 801578a:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 801578e:	69ea      	ldr	r2, [r5, #28]
 8015790:	42a2      	cmp	r2, r4
 8015792:	d943      	bls.n	801581c <rcl_action_client_wait_set_get_entities_ready+0x114>
 8015794:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 8015798:	4562      	cmp	r2, ip
 801579a:	d93f      	bls.n	801581c <rcl_action_client_wait_set_get_entities_ready+0x114>
 801579c:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 80157a0:	4572      	cmp	r2, lr
 80157a2:	d93b      	bls.n	801581c <rcl_action_client_wait_set_get_entities_ready+0x114>
 80157a4:	69aa      	ldr	r2, [r5, #24]
 80157a6:	682d      	ldr	r5, [r5, #0]
 80157a8:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 80157ac:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 80157b0:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 80157b4:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 80157b8:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 80157bc:	f103 0c0c 	add.w	ip, r3, #12
 80157c0:	eba5 050c 	sub.w	r5, r5, ip
 80157c4:	fab5 f585 	clz	r5, r5
 80157c8:	096d      	lsrs	r5, r5, #5
 80157ca:	7035      	strb	r5, [r6, #0]
 80157cc:	f103 0510 	add.w	r5, r3, #16
 80157d0:	1b64      	subs	r4, r4, r5
 80157d2:	fab4 f484 	clz	r4, r4
 80157d6:	0964      	lsrs	r4, r4, #5
 80157d8:	703c      	strb	r4, [r7, #0]
 80157da:	eba3 0008 	sub.w	r0, r3, r8
 80157de:	1d1c      	adds	r4, r3, #4
 80157e0:	3308      	adds	r3, #8
 80157e2:	1ad3      	subs	r3, r2, r3
 80157e4:	fab0 f080 	clz	r0, r0
 80157e8:	9a06      	ldr	r2, [sp, #24]
 80157ea:	0940      	lsrs	r0, r0, #5
 80157ec:	1b09      	subs	r1, r1, r4
 80157ee:	7010      	strb	r0, [r2, #0]
 80157f0:	fab1 f181 	clz	r1, r1
 80157f4:	9a07      	ldr	r2, [sp, #28]
 80157f6:	0949      	lsrs	r1, r1, #5
 80157f8:	7011      	strb	r1, [r2, #0]
 80157fa:	fab3 f383 	clz	r3, r3
 80157fe:	9a08      	ldr	r2, [sp, #32]
 8015800:	095b      	lsrs	r3, r3, #5
 8015802:	2000      	movs	r0, #0
 8015804:	7013      	strb	r3, [r2, #0]
 8015806:	e001      	b.n	801580c <rcl_action_client_wait_set_get_entities_ready+0x104>
 8015808:	f640 0036 	movw	r0, #2102	@ 0x836
 801580c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015810:	f7f7 fd42 	bl	800d298 <rcutils_reset_error>
 8015814:	f640 0036 	movw	r0, #2102	@ 0x836
 8015818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801581c:	2001      	movs	r0, #1
 801581e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015822:	200b      	movs	r0, #11
 8015824:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015828:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801582c:	4770      	bx	lr
 801582e:	bf00      	nop

08015830 <rcl_action_take_goal_request>:
 8015830:	2800      	cmp	r0, #0
 8015832:	d039      	beq.n	80158a8 <rcl_action_take_goal_request+0x78>
 8015834:	b570      	push	{r4, r5, r6, lr}
 8015836:	4604      	mov	r4, r0
 8015838:	6800      	ldr	r0, [r0, #0]
 801583a:	b380      	cbz	r0, 801589e <rcl_action_take_goal_request+0x6e>
 801583c:	460d      	mov	r5, r1
 801583e:	4616      	mov	r6, r2
 8015840:	f7fe fe5a 	bl	80144f8 <rcl_service_is_valid>
 8015844:	b330      	cbz	r0, 8015894 <rcl_action_take_goal_request+0x64>
 8015846:	6820      	ldr	r0, [r4, #0]
 8015848:	3004      	adds	r0, #4
 801584a:	f7fe fe55 	bl	80144f8 <rcl_service_is_valid>
 801584e:	b308      	cbz	r0, 8015894 <rcl_action_take_goal_request+0x64>
 8015850:	6820      	ldr	r0, [r4, #0]
 8015852:	3008      	adds	r0, #8
 8015854:	f7fe fe50 	bl	80144f8 <rcl_service_is_valid>
 8015858:	b1e0      	cbz	r0, 8015894 <rcl_action_take_goal_request+0x64>
 801585a:	6820      	ldr	r0, [r4, #0]
 801585c:	300c      	adds	r0, #12
 801585e:	f7f6 f821 	bl	800b8a4 <rcl_publisher_is_valid>
 8015862:	b1b8      	cbz	r0, 8015894 <rcl_action_take_goal_request+0x64>
 8015864:	6820      	ldr	r0, [r4, #0]
 8015866:	3010      	adds	r0, #16
 8015868:	f7f6 f81c 	bl	800b8a4 <rcl_publisher_is_valid>
 801586c:	b190      	cbz	r0, 8015894 <rcl_action_take_goal_request+0x64>
 801586e:	b1cd      	cbz	r5, 80158a4 <rcl_action_take_goal_request+0x74>
 8015870:	b1c6      	cbz	r6, 80158a4 <rcl_action_take_goal_request+0x74>
 8015872:	6820      	ldr	r0, [r4, #0]
 8015874:	4632      	mov	r2, r6
 8015876:	4629      	mov	r1, r5
 8015878:	f7fe fde6 	bl	8014448 <rcl_take_request>
 801587c:	b148      	cbz	r0, 8015892 <rcl_action_take_goal_request+0x62>
 801587e:	280a      	cmp	r0, #10
 8015880:	d007      	beq.n	8015892 <rcl_action_take_goal_request+0x62>
 8015882:	f240 2259 	movw	r2, #601	@ 0x259
 8015886:	f640 0399 	movw	r3, #2201	@ 0x899
 801588a:	4290      	cmp	r0, r2
 801588c:	bf0c      	ite	eq
 801588e:	4618      	moveq	r0, r3
 8015890:	2001      	movne	r0, #1
 8015892:	bd70      	pop	{r4, r5, r6, pc}
 8015894:	f7f7 fd00 	bl	800d298 <rcutils_reset_error>
 8015898:	f640 0098 	movw	r0, #2200	@ 0x898
 801589c:	bd70      	pop	{r4, r5, r6, pc}
 801589e:	f640 0098 	movw	r0, #2200	@ 0x898
 80158a2:	bd70      	pop	{r4, r5, r6, pc}
 80158a4:	200b      	movs	r0, #11
 80158a6:	bd70      	pop	{r4, r5, r6, pc}
 80158a8:	f640 0098 	movw	r0, #2200	@ 0x898
 80158ac:	4770      	bx	lr
 80158ae:	bf00      	nop

080158b0 <rcl_action_send_goal_response>:
 80158b0:	b390      	cbz	r0, 8015918 <rcl_action_send_goal_response+0x68>
 80158b2:	b570      	push	{r4, r5, r6, lr}
 80158b4:	4604      	mov	r4, r0
 80158b6:	6800      	ldr	r0, [r0, #0]
 80158b8:	b348      	cbz	r0, 801590e <rcl_action_send_goal_response+0x5e>
 80158ba:	460d      	mov	r5, r1
 80158bc:	4616      	mov	r6, r2
 80158be:	f7fe fe1b 	bl	80144f8 <rcl_service_is_valid>
 80158c2:	b1f8      	cbz	r0, 8015904 <rcl_action_send_goal_response+0x54>
 80158c4:	6820      	ldr	r0, [r4, #0]
 80158c6:	3004      	adds	r0, #4
 80158c8:	f7fe fe16 	bl	80144f8 <rcl_service_is_valid>
 80158cc:	b1d0      	cbz	r0, 8015904 <rcl_action_send_goal_response+0x54>
 80158ce:	6820      	ldr	r0, [r4, #0]
 80158d0:	3008      	adds	r0, #8
 80158d2:	f7fe fe11 	bl	80144f8 <rcl_service_is_valid>
 80158d6:	b1a8      	cbz	r0, 8015904 <rcl_action_send_goal_response+0x54>
 80158d8:	6820      	ldr	r0, [r4, #0]
 80158da:	300c      	adds	r0, #12
 80158dc:	f7f5 ffe2 	bl	800b8a4 <rcl_publisher_is_valid>
 80158e0:	b180      	cbz	r0, 8015904 <rcl_action_send_goal_response+0x54>
 80158e2:	6820      	ldr	r0, [r4, #0]
 80158e4:	3010      	adds	r0, #16
 80158e6:	f7f5 ffdd 	bl	800b8a4 <rcl_publisher_is_valid>
 80158ea:	b158      	cbz	r0, 8015904 <rcl_action_send_goal_response+0x54>
 80158ec:	b195      	cbz	r5, 8015914 <rcl_action_send_goal_response+0x64>
 80158ee:	b18e      	cbz	r6, 8015914 <rcl_action_send_goal_response+0x64>
 80158f0:	6820      	ldr	r0, [r4, #0]
 80158f2:	4632      	mov	r2, r6
 80158f4:	4629      	mov	r1, r5
 80158f6:	f7fe fde7 	bl	80144c8 <rcl_send_response>
 80158fa:	b110      	cbz	r0, 8015902 <rcl_action_send_goal_response+0x52>
 80158fc:	2802      	cmp	r0, #2
 80158fe:	bf18      	it	ne
 8015900:	2001      	movne	r0, #1
 8015902:	bd70      	pop	{r4, r5, r6, pc}
 8015904:	f7f7 fcc8 	bl	800d298 <rcutils_reset_error>
 8015908:	f640 0098 	movw	r0, #2200	@ 0x898
 801590c:	bd70      	pop	{r4, r5, r6, pc}
 801590e:	f640 0098 	movw	r0, #2200	@ 0x898
 8015912:	bd70      	pop	{r4, r5, r6, pc}
 8015914:	200b      	movs	r0, #11
 8015916:	bd70      	pop	{r4, r5, r6, pc}
 8015918:	f640 0098 	movw	r0, #2200	@ 0x898
 801591c:	4770      	bx	lr
 801591e:	bf00      	nop

08015920 <rcl_action_take_result_request>:
 8015920:	2800      	cmp	r0, #0
 8015922:	d03a      	beq.n	801599a <rcl_action_take_result_request+0x7a>
 8015924:	b570      	push	{r4, r5, r6, lr}
 8015926:	4604      	mov	r4, r0
 8015928:	6800      	ldr	r0, [r0, #0]
 801592a:	b388      	cbz	r0, 8015990 <rcl_action_take_result_request+0x70>
 801592c:	460d      	mov	r5, r1
 801592e:	4616      	mov	r6, r2
 8015930:	f7fe fde2 	bl	80144f8 <rcl_service_is_valid>
 8015934:	b338      	cbz	r0, 8015986 <rcl_action_take_result_request+0x66>
 8015936:	6820      	ldr	r0, [r4, #0]
 8015938:	3004      	adds	r0, #4
 801593a:	f7fe fddd 	bl	80144f8 <rcl_service_is_valid>
 801593e:	b310      	cbz	r0, 8015986 <rcl_action_take_result_request+0x66>
 8015940:	6820      	ldr	r0, [r4, #0]
 8015942:	3008      	adds	r0, #8
 8015944:	f7fe fdd8 	bl	80144f8 <rcl_service_is_valid>
 8015948:	b1e8      	cbz	r0, 8015986 <rcl_action_take_result_request+0x66>
 801594a:	6820      	ldr	r0, [r4, #0]
 801594c:	300c      	adds	r0, #12
 801594e:	f7f5 ffa9 	bl	800b8a4 <rcl_publisher_is_valid>
 8015952:	b1c0      	cbz	r0, 8015986 <rcl_action_take_result_request+0x66>
 8015954:	6820      	ldr	r0, [r4, #0]
 8015956:	3010      	adds	r0, #16
 8015958:	f7f5 ffa4 	bl	800b8a4 <rcl_publisher_is_valid>
 801595c:	b198      	cbz	r0, 8015986 <rcl_action_take_result_request+0x66>
 801595e:	b1d5      	cbz	r5, 8015996 <rcl_action_take_result_request+0x76>
 8015960:	b1ce      	cbz	r6, 8015996 <rcl_action_take_result_request+0x76>
 8015962:	6820      	ldr	r0, [r4, #0]
 8015964:	4632      	mov	r2, r6
 8015966:	4629      	mov	r1, r5
 8015968:	3008      	adds	r0, #8
 801596a:	f7fe fd6d 	bl	8014448 <rcl_take_request>
 801596e:	b148      	cbz	r0, 8015984 <rcl_action_take_result_request+0x64>
 8015970:	280a      	cmp	r0, #10
 8015972:	d007      	beq.n	8015984 <rcl_action_take_result_request+0x64>
 8015974:	f240 2259 	movw	r2, #601	@ 0x259
 8015978:	f640 0399 	movw	r3, #2201	@ 0x899
 801597c:	4290      	cmp	r0, r2
 801597e:	bf0c      	ite	eq
 8015980:	4618      	moveq	r0, r3
 8015982:	2001      	movne	r0, #1
 8015984:	bd70      	pop	{r4, r5, r6, pc}
 8015986:	f7f7 fc87 	bl	800d298 <rcutils_reset_error>
 801598a:	f640 0098 	movw	r0, #2200	@ 0x898
 801598e:	bd70      	pop	{r4, r5, r6, pc}
 8015990:	f640 0098 	movw	r0, #2200	@ 0x898
 8015994:	bd70      	pop	{r4, r5, r6, pc}
 8015996:	200b      	movs	r0, #11
 8015998:	bd70      	pop	{r4, r5, r6, pc}
 801599a:	f640 0098 	movw	r0, #2200	@ 0x898
 801599e:	4770      	bx	lr

080159a0 <rcl_action_take_cancel_request>:
 80159a0:	2800      	cmp	r0, #0
 80159a2:	d03a      	beq.n	8015a1a <rcl_action_take_cancel_request+0x7a>
 80159a4:	b570      	push	{r4, r5, r6, lr}
 80159a6:	4604      	mov	r4, r0
 80159a8:	6800      	ldr	r0, [r0, #0]
 80159aa:	b388      	cbz	r0, 8015a10 <rcl_action_take_cancel_request+0x70>
 80159ac:	460d      	mov	r5, r1
 80159ae:	4616      	mov	r6, r2
 80159b0:	f7fe fda2 	bl	80144f8 <rcl_service_is_valid>
 80159b4:	b338      	cbz	r0, 8015a06 <rcl_action_take_cancel_request+0x66>
 80159b6:	6820      	ldr	r0, [r4, #0]
 80159b8:	3004      	adds	r0, #4
 80159ba:	f7fe fd9d 	bl	80144f8 <rcl_service_is_valid>
 80159be:	b310      	cbz	r0, 8015a06 <rcl_action_take_cancel_request+0x66>
 80159c0:	6820      	ldr	r0, [r4, #0]
 80159c2:	3008      	adds	r0, #8
 80159c4:	f7fe fd98 	bl	80144f8 <rcl_service_is_valid>
 80159c8:	b1e8      	cbz	r0, 8015a06 <rcl_action_take_cancel_request+0x66>
 80159ca:	6820      	ldr	r0, [r4, #0]
 80159cc:	300c      	adds	r0, #12
 80159ce:	f7f5 ff69 	bl	800b8a4 <rcl_publisher_is_valid>
 80159d2:	b1c0      	cbz	r0, 8015a06 <rcl_action_take_cancel_request+0x66>
 80159d4:	6820      	ldr	r0, [r4, #0]
 80159d6:	3010      	adds	r0, #16
 80159d8:	f7f5 ff64 	bl	800b8a4 <rcl_publisher_is_valid>
 80159dc:	b198      	cbz	r0, 8015a06 <rcl_action_take_cancel_request+0x66>
 80159de:	b1d5      	cbz	r5, 8015a16 <rcl_action_take_cancel_request+0x76>
 80159e0:	b1ce      	cbz	r6, 8015a16 <rcl_action_take_cancel_request+0x76>
 80159e2:	6820      	ldr	r0, [r4, #0]
 80159e4:	4632      	mov	r2, r6
 80159e6:	4629      	mov	r1, r5
 80159e8:	3004      	adds	r0, #4
 80159ea:	f7fe fd2d 	bl	8014448 <rcl_take_request>
 80159ee:	b148      	cbz	r0, 8015a04 <rcl_action_take_cancel_request+0x64>
 80159f0:	280a      	cmp	r0, #10
 80159f2:	d007      	beq.n	8015a04 <rcl_action_take_cancel_request+0x64>
 80159f4:	f240 2259 	movw	r2, #601	@ 0x259
 80159f8:	f640 0399 	movw	r3, #2201	@ 0x899
 80159fc:	4290      	cmp	r0, r2
 80159fe:	bf0c      	ite	eq
 8015a00:	4618      	moveq	r0, r3
 8015a02:	2001      	movne	r0, #1
 8015a04:	bd70      	pop	{r4, r5, r6, pc}
 8015a06:	f7f7 fc47 	bl	800d298 <rcutils_reset_error>
 8015a0a:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a0e:	bd70      	pop	{r4, r5, r6, pc}
 8015a10:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a14:	bd70      	pop	{r4, r5, r6, pc}
 8015a16:	200b      	movs	r0, #11
 8015a18:	bd70      	pop	{r4, r5, r6, pc}
 8015a1a:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a1e:	4770      	bx	lr

08015a20 <rcl_action_send_cancel_response>:
 8015a20:	b398      	cbz	r0, 8015a8a <rcl_action_send_cancel_response+0x6a>
 8015a22:	b570      	push	{r4, r5, r6, lr}
 8015a24:	4604      	mov	r4, r0
 8015a26:	6800      	ldr	r0, [r0, #0]
 8015a28:	b350      	cbz	r0, 8015a80 <rcl_action_send_cancel_response+0x60>
 8015a2a:	460d      	mov	r5, r1
 8015a2c:	4616      	mov	r6, r2
 8015a2e:	f7fe fd63 	bl	80144f8 <rcl_service_is_valid>
 8015a32:	b300      	cbz	r0, 8015a76 <rcl_action_send_cancel_response+0x56>
 8015a34:	6820      	ldr	r0, [r4, #0]
 8015a36:	3004      	adds	r0, #4
 8015a38:	f7fe fd5e 	bl	80144f8 <rcl_service_is_valid>
 8015a3c:	b1d8      	cbz	r0, 8015a76 <rcl_action_send_cancel_response+0x56>
 8015a3e:	6820      	ldr	r0, [r4, #0]
 8015a40:	3008      	adds	r0, #8
 8015a42:	f7fe fd59 	bl	80144f8 <rcl_service_is_valid>
 8015a46:	b1b0      	cbz	r0, 8015a76 <rcl_action_send_cancel_response+0x56>
 8015a48:	6820      	ldr	r0, [r4, #0]
 8015a4a:	300c      	adds	r0, #12
 8015a4c:	f7f5 ff2a 	bl	800b8a4 <rcl_publisher_is_valid>
 8015a50:	b188      	cbz	r0, 8015a76 <rcl_action_send_cancel_response+0x56>
 8015a52:	6820      	ldr	r0, [r4, #0]
 8015a54:	3010      	adds	r0, #16
 8015a56:	f7f5 ff25 	bl	800b8a4 <rcl_publisher_is_valid>
 8015a5a:	b160      	cbz	r0, 8015a76 <rcl_action_send_cancel_response+0x56>
 8015a5c:	b19d      	cbz	r5, 8015a86 <rcl_action_send_cancel_response+0x66>
 8015a5e:	b196      	cbz	r6, 8015a86 <rcl_action_send_cancel_response+0x66>
 8015a60:	6820      	ldr	r0, [r4, #0]
 8015a62:	4632      	mov	r2, r6
 8015a64:	4629      	mov	r1, r5
 8015a66:	3004      	adds	r0, #4
 8015a68:	f7fe fd2e 	bl	80144c8 <rcl_send_response>
 8015a6c:	b110      	cbz	r0, 8015a74 <rcl_action_send_cancel_response+0x54>
 8015a6e:	2802      	cmp	r0, #2
 8015a70:	bf18      	it	ne
 8015a72:	2001      	movne	r0, #1
 8015a74:	bd70      	pop	{r4, r5, r6, pc}
 8015a76:	f7f7 fc0f 	bl	800d298 <rcutils_reset_error>
 8015a7a:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a7e:	bd70      	pop	{r4, r5, r6, pc}
 8015a80:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a84:	bd70      	pop	{r4, r5, r6, pc}
 8015a86:	200b      	movs	r0, #11
 8015a88:	bd70      	pop	{r4, r5, r6, pc}
 8015a8a:	f640 0098 	movw	r0, #2200	@ 0x898
 8015a8e:	4770      	bx	lr

08015a90 <rcl_action_wait_set_add_action_server>:
 8015a90:	2800      	cmp	r0, #0
 8015a92:	d04d      	beq.n	8015b30 <rcl_action_wait_set_add_action_server+0xa0>
 8015a94:	b570      	push	{r4, r5, r6, lr}
 8015a96:	460c      	mov	r4, r1
 8015a98:	b159      	cbz	r1, 8015ab2 <rcl_action_wait_set_add_action_server+0x22>
 8015a9a:	4605      	mov	r5, r0
 8015a9c:	6808      	ldr	r0, [r1, #0]
 8015a9e:	b140      	cbz	r0, 8015ab2 <rcl_action_wait_set_add_action_server+0x22>
 8015aa0:	4616      	mov	r6, r2
 8015aa2:	f7fe fd29 	bl	80144f8 <rcl_service_is_valid>
 8015aa6:	b120      	cbz	r0, 8015ab2 <rcl_action_wait_set_add_action_server+0x22>
 8015aa8:	6820      	ldr	r0, [r4, #0]
 8015aaa:	3004      	adds	r0, #4
 8015aac:	f7fe fd24 	bl	80144f8 <rcl_service_is_valid>
 8015ab0:	b910      	cbnz	r0, 8015ab8 <rcl_action_wait_set_add_action_server+0x28>
 8015ab2:	f640 0098 	movw	r0, #2200	@ 0x898
 8015ab6:	bd70      	pop	{r4, r5, r6, pc}
 8015ab8:	6820      	ldr	r0, [r4, #0]
 8015aba:	3008      	adds	r0, #8
 8015abc:	f7fe fd1c 	bl	80144f8 <rcl_service_is_valid>
 8015ac0:	2800      	cmp	r0, #0
 8015ac2:	d0f6      	beq.n	8015ab2 <rcl_action_wait_set_add_action_server+0x22>
 8015ac4:	6820      	ldr	r0, [r4, #0]
 8015ac6:	300c      	adds	r0, #12
 8015ac8:	f7f5 ff04 	bl	800b8d4 <rcl_publisher_is_valid_except_context>
 8015acc:	2800      	cmp	r0, #0
 8015ace:	d0f0      	beq.n	8015ab2 <rcl_action_wait_set_add_action_server+0x22>
 8015ad0:	6820      	ldr	r0, [r4, #0]
 8015ad2:	3010      	adds	r0, #16
 8015ad4:	f7f5 fefe 	bl	800b8d4 <rcl_publisher_is_valid_except_context>
 8015ad8:	2800      	cmp	r0, #0
 8015ada:	d0ea      	beq.n	8015ab2 <rcl_action_wait_set_add_action_server+0x22>
 8015adc:	6821      	ldr	r1, [r4, #0]
 8015ade:	4628      	mov	r0, r5
 8015ae0:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 8015ae4:	f7ff face 	bl	8015084 <rcl_wait_set_add_service>
 8015ae8:	2800      	cmp	r0, #0
 8015aea:	d1e4      	bne.n	8015ab6 <rcl_action_wait_set_add_action_server+0x26>
 8015aec:	6821      	ldr	r1, [r4, #0]
 8015aee:	4628      	mov	r0, r5
 8015af0:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 8015af4:	3104      	adds	r1, #4
 8015af6:	f7ff fac5 	bl	8015084 <rcl_wait_set_add_service>
 8015afa:	2800      	cmp	r0, #0
 8015afc:	d1db      	bne.n	8015ab6 <rcl_action_wait_set_add_action_server+0x26>
 8015afe:	6821      	ldr	r1, [r4, #0]
 8015b00:	4628      	mov	r0, r5
 8015b02:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 8015b06:	3108      	adds	r1, #8
 8015b08:	f7ff fabc 	bl	8015084 <rcl_wait_set_add_service>
 8015b0c:	2800      	cmp	r0, #0
 8015b0e:	d1d2      	bne.n	8015ab6 <rcl_action_wait_set_add_action_server+0x26>
 8015b10:	6821      	ldr	r1, [r4, #0]
 8015b12:	4628      	mov	r0, r5
 8015b14:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 8015b18:	3114      	adds	r1, #20
 8015b1a:	f7ff fa57 	bl	8014fcc <rcl_wait_set_add_timer>
 8015b1e:	2800      	cmp	r0, #0
 8015b20:	d1c9      	bne.n	8015ab6 <rcl_action_wait_set_add_action_server+0x26>
 8015b22:	2e00      	cmp	r6, #0
 8015b24:	d0c7      	beq.n	8015ab6 <rcl_action_wait_set_add_action_server+0x26>
 8015b26:	6823      	ldr	r3, [r4, #0]
 8015b28:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8015b2c:	6033      	str	r3, [r6, #0]
 8015b2e:	bd70      	pop	{r4, r5, r6, pc}
 8015b30:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015b34:	4770      	bx	lr
 8015b36:	bf00      	nop

08015b38 <rcl_action_server_wait_set_get_entities_ready>:
 8015b38:	2800      	cmp	r0, #0
 8015b3a:	d05a      	beq.n	8015bf2 <rcl_action_server_wait_set_get_entities_ready+0xba>
 8015b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015b3e:	460c      	mov	r4, r1
 8015b40:	b161      	cbz	r1, 8015b5c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015b42:	4605      	mov	r5, r0
 8015b44:	6808      	ldr	r0, [r1, #0]
 8015b46:	b148      	cbz	r0, 8015b5c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015b48:	4616      	mov	r6, r2
 8015b4a:	461f      	mov	r7, r3
 8015b4c:	f7fe fcd4 	bl	80144f8 <rcl_service_is_valid>
 8015b50:	b120      	cbz	r0, 8015b5c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015b52:	6820      	ldr	r0, [r4, #0]
 8015b54:	3004      	adds	r0, #4
 8015b56:	f7fe fccf 	bl	80144f8 <rcl_service_is_valid>
 8015b5a:	b910      	cbnz	r0, 8015b62 <rcl_action_server_wait_set_get_entities_ready+0x2a>
 8015b5c:	f640 0098 	movw	r0, #2200	@ 0x898
 8015b60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015b62:	6820      	ldr	r0, [r4, #0]
 8015b64:	3008      	adds	r0, #8
 8015b66:	f7fe fcc7 	bl	80144f8 <rcl_service_is_valid>
 8015b6a:	2800      	cmp	r0, #0
 8015b6c:	d0f6      	beq.n	8015b5c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015b6e:	6820      	ldr	r0, [r4, #0]
 8015b70:	300c      	adds	r0, #12
 8015b72:	f7f5 feaf 	bl	800b8d4 <rcl_publisher_is_valid_except_context>
 8015b76:	2800      	cmp	r0, #0
 8015b78:	d0f0      	beq.n	8015b5c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015b7a:	6820      	ldr	r0, [r4, #0]
 8015b7c:	3010      	adds	r0, #16
 8015b7e:	f7f5 fea9 	bl	800b8d4 <rcl_publisher_is_valid_except_context>
 8015b82:	2800      	cmp	r0, #0
 8015b84:	d0ea      	beq.n	8015b5c <rcl_action_server_wait_set_get_entities_ready+0x24>
 8015b86:	b3be      	cbz	r6, 8015bf8 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015b88:	b3b7      	cbz	r7, 8015bf8 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015b8a:	9b06      	ldr	r3, [sp, #24]
 8015b8c:	b3a3      	cbz	r3, 8015bf8 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015b8e:	9b07      	ldr	r3, [sp, #28]
 8015b90:	b393      	cbz	r3, 8015bf8 <rcl_action_server_wait_set_get_entities_ready+0xc0>
 8015b92:	6821      	ldr	r1, [r4, #0]
 8015b94:	692a      	ldr	r2, [r5, #16]
 8015b96:	6a2c      	ldr	r4, [r5, #32]
 8015b98:	f8d1 51e8 	ldr.w	r5, [r1, #488]	@ 0x1e8
 8015b9c:	f8d1 31e0 	ldr.w	r3, [r1, #480]	@ 0x1e0
 8015ba0:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8015ba4:	f8d1 01e4 	ldr.w	r0, [r1, #484]	@ 0x1e4
 8015ba8:	f8d1 51dc 	ldr.w	r5, [r1, #476]	@ 0x1dc
 8015bac:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 8015bb0:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8015bb4:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 8015bb8:	1a64      	subs	r4, r4, r1
 8015bba:	fab4 f484 	clz	r4, r4
 8015bbe:	0964      	lsrs	r4, r4, #5
 8015bc0:	7034      	strb	r4, [r6, #0]
 8015bc2:	1d0c      	adds	r4, r1, #4
 8015bc4:	1b1b      	subs	r3, r3, r4
 8015bc6:	fab3 f383 	clz	r3, r3
 8015bca:	095b      	lsrs	r3, r3, #5
 8015bcc:	f101 0408 	add.w	r4, r1, #8
 8015bd0:	703b      	strb	r3, [r7, #0]
 8015bd2:	f101 0314 	add.w	r3, r1, #20
 8015bd6:	1b01      	subs	r1, r0, r4
 8015bd8:	1ad3      	subs	r3, r2, r3
 8015bda:	fab1 f181 	clz	r1, r1
 8015bde:	9a06      	ldr	r2, [sp, #24]
 8015be0:	0949      	lsrs	r1, r1, #5
 8015be2:	7011      	strb	r1, [r2, #0]
 8015be4:	fab3 f383 	clz	r3, r3
 8015be8:	9a07      	ldr	r2, [sp, #28]
 8015bea:	095b      	lsrs	r3, r3, #5
 8015bec:	2000      	movs	r0, #0
 8015bee:	7013      	strb	r3, [r2, #0]
 8015bf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015bf2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015bf6:	4770      	bx	lr
 8015bf8:	200b      	movs	r0, #11
 8015bfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015bfc <_execute_event_handler>:
 8015bfc:	2002      	movs	r0, #2
 8015bfe:	4770      	bx	lr

08015c00 <_cancel_goal_event_handler>:
 8015c00:	2003      	movs	r0, #3
 8015c02:	4770      	bx	lr

08015c04 <_succeed_event_handler>:
 8015c04:	2004      	movs	r0, #4
 8015c06:	4770      	bx	lr

08015c08 <_abort_event_handler>:
 8015c08:	2006      	movs	r0, #6
 8015c0a:	4770      	bx	lr

08015c0c <_canceled_event_handler>:
 8015c0c:	2005      	movs	r0, #5
 8015c0e:	4770      	bx	lr

08015c10 <rcl_action_transition_goal_state>:
 8015c10:	b2c2      	uxtb	r2, r0
 8015c12:	2a06      	cmp	r2, #6
 8015c14:	d80c      	bhi.n	8015c30 <rcl_action_transition_goal_state+0x20>
 8015c16:	2904      	cmp	r1, #4
 8015c18:	d80a      	bhi.n	8015c30 <rcl_action_transition_goal_state+0x20>
 8015c1a:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 8015c1e:	b410      	push	{r4}
 8015c20:	1853      	adds	r3, r2, r1
 8015c22:	4c06      	ldr	r4, [pc, #24]	@ (8015c3c <rcl_action_transition_goal_state+0x2c>)
 8015c24:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8015c28:	b123      	cbz	r3, 8015c34 <rcl_action_transition_goal_state+0x24>
 8015c2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015c2e:	4718      	bx	r3
 8015c30:	2000      	movs	r0, #0
 8015c32:	4770      	bx	lr
 8015c34:	2000      	movs	r0, #0
 8015c36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015c3a:	4770      	bx	lr
 8015c3c:	0801a3b0 	.word	0x0801a3b0

08015c40 <rcl_action_get_zero_initialized_cancel_response>:
 8015c40:	b510      	push	{r4, lr}
 8015c42:	4c07      	ldr	r4, [pc, #28]	@ (8015c60 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 8015c44:	4686      	mov	lr, r0
 8015c46:	4684      	mov	ip, r0
 8015c48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015c4a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015c4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015c50:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015c54:	6823      	ldr	r3, [r4, #0]
 8015c56:	f8cc 3000 	str.w	r3, [ip]
 8015c5a:	4670      	mov	r0, lr
 8015c5c:	bd10      	pop	{r4, pc}
 8015c5e:	bf00      	nop
 8015c60:	0801a43c 	.word	0x0801a43c

08015c64 <rclc_action_send_result_request>:
 8015c64:	b1d0      	cbz	r0, 8015c9c <rclc_action_send_result_request+0x38>
 8015c66:	b500      	push	{lr}
 8015c68:	4684      	mov	ip, r0
 8015c6a:	b087      	sub	sp, #28
 8015c6c:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8015c70:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8015c74:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8015c78:	f8dc 3015 	ldr.w	r3, [ip, #21]
 8015c7c:	f10d 0e08 	add.w	lr, sp, #8
 8015c80:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8015c84:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8015c88:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 8015c8c:	a902      	add	r1, sp, #8
 8015c8e:	3010      	adds	r0, #16
 8015c90:	f7ff fbda 	bl	8015448 <rcl_action_send_result_request>
 8015c94:	b920      	cbnz	r0, 8015ca0 <rclc_action_send_result_request+0x3c>
 8015c96:	b007      	add	sp, #28
 8015c98:	f85d fb04 	ldr.w	pc, [sp], #4
 8015c9c:	200b      	movs	r0, #11
 8015c9e:	4770      	bx	lr
 8015ca0:	9001      	str	r0, [sp, #4]
 8015ca2:	f7f7 faf9 	bl	800d298 <rcutils_reset_error>
 8015ca6:	9801      	ldr	r0, [sp, #4]
 8015ca8:	b007      	add	sp, #28
 8015caa:	f85d fb04 	ldr.w	pc, [sp], #4
 8015cae:	bf00      	nop

08015cb0 <rclc_action_take_goal_handle>:
 8015cb0:	b160      	cbz	r0, 8015ccc <rclc_action_take_goal_handle+0x1c>
 8015cb2:	6883      	ldr	r3, [r0, #8]
 8015cb4:	b143      	cbz	r3, 8015cc8 <rclc_action_take_goal_handle+0x18>
 8015cb6:	6819      	ldr	r1, [r3, #0]
 8015cb8:	6081      	str	r1, [r0, #8]
 8015cba:	2200      	movs	r2, #0
 8015cbc:	721a      	strb	r2, [r3, #8]
 8015cbe:	68c1      	ldr	r1, [r0, #12]
 8015cc0:	6019      	str	r1, [r3, #0]
 8015cc2:	621a      	str	r2, [r3, #32]
 8015cc4:	849a      	strh	r2, [r3, #36]	@ 0x24
 8015cc6:	60c3      	str	r3, [r0, #12]
 8015cc8:	4618      	mov	r0, r3
 8015cca:	4770      	bx	lr
 8015ccc:	4603      	mov	r3, r0
 8015cce:	e7fb      	b.n	8015cc8 <rclc_action_take_goal_handle+0x18>

08015cd0 <rclc_action_remove_used_goal_handle>:
 8015cd0:	b180      	cbz	r0, 8015cf4 <rclc_action_remove_used_goal_handle+0x24>
 8015cd2:	b179      	cbz	r1, 8015cf4 <rclc_action_remove_used_goal_handle+0x24>
 8015cd4:	68c3      	ldr	r3, [r0, #12]
 8015cd6:	4299      	cmp	r1, r3
 8015cd8:	d00d      	beq.n	8015cf6 <rclc_action_remove_used_goal_handle+0x26>
 8015cda:	b12b      	cbz	r3, 8015ce8 <rclc_action_remove_used_goal_handle+0x18>
 8015cdc:	681a      	ldr	r2, [r3, #0]
 8015cde:	4291      	cmp	r1, r2
 8015ce0:	d003      	beq.n	8015cea <rclc_action_remove_used_goal_handle+0x1a>
 8015ce2:	4613      	mov	r3, r2
 8015ce4:	2b00      	cmp	r3, #0
 8015ce6:	d1f9      	bne.n	8015cdc <rclc_action_remove_used_goal_handle+0xc>
 8015ce8:	4770      	bx	lr
 8015cea:	680a      	ldr	r2, [r1, #0]
 8015cec:	601a      	str	r2, [r3, #0]
 8015cee:	6883      	ldr	r3, [r0, #8]
 8015cf0:	600b      	str	r3, [r1, #0]
 8015cf2:	6081      	str	r1, [r0, #8]
 8015cf4:	4770      	bx	lr
 8015cf6:	680b      	ldr	r3, [r1, #0]
 8015cf8:	60c3      	str	r3, [r0, #12]
 8015cfa:	e7f8      	b.n	8015cee <rclc_action_remove_used_goal_handle+0x1e>

08015cfc <rclc_action_find_goal_handle_by_uuid>:
 8015cfc:	b538      	push	{r3, r4, r5, lr}
 8015cfe:	b180      	cbz	r0, 8015d22 <rclc_action_find_goal_handle_by_uuid+0x26>
 8015d00:	460d      	mov	r5, r1
 8015d02:	b181      	cbz	r1, 8015d26 <rclc_action_find_goal_handle_by_uuid+0x2a>
 8015d04:	68c4      	ldr	r4, [r0, #12]
 8015d06:	b914      	cbnz	r4, 8015d0e <rclc_action_find_goal_handle_by_uuid+0x12>
 8015d08:	e009      	b.n	8015d1e <rclc_action_find_goal_handle_by_uuid+0x22>
 8015d0a:	6824      	ldr	r4, [r4, #0]
 8015d0c:	b13c      	cbz	r4, 8015d1e <rclc_action_find_goal_handle_by_uuid+0x22>
 8015d0e:	f104 0009 	add.w	r0, r4, #9
 8015d12:	2210      	movs	r2, #16
 8015d14:	4629      	mov	r1, r5
 8015d16:	f002 fd97 	bl	8018848 <memcmp>
 8015d1a:	2800      	cmp	r0, #0
 8015d1c:	d1f5      	bne.n	8015d0a <rclc_action_find_goal_handle_by_uuid+0xe>
 8015d1e:	4620      	mov	r0, r4
 8015d20:	bd38      	pop	{r3, r4, r5, pc}
 8015d22:	4604      	mov	r4, r0
 8015d24:	e7fb      	b.n	8015d1e <rclc_action_find_goal_handle_by_uuid+0x22>
 8015d26:	460c      	mov	r4, r1
 8015d28:	e7f9      	b.n	8015d1e <rclc_action_find_goal_handle_by_uuid+0x22>
 8015d2a:	bf00      	nop

08015d2c <rclc_action_find_first_handle_by_status>:
 8015d2c:	b140      	cbz	r0, 8015d40 <rclc_action_find_first_handle_by_status+0x14>
 8015d2e:	68c0      	ldr	r0, [r0, #12]
 8015d30:	b910      	cbnz	r0, 8015d38 <rclc_action_find_first_handle_by_status+0xc>
 8015d32:	e005      	b.n	8015d40 <rclc_action_find_first_handle_by_status+0x14>
 8015d34:	6800      	ldr	r0, [r0, #0]
 8015d36:	b118      	cbz	r0, 8015d40 <rclc_action_find_first_handle_by_status+0x14>
 8015d38:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8015d3c:	428b      	cmp	r3, r1
 8015d3e:	d1f9      	bne.n	8015d34 <rclc_action_find_first_handle_by_status+0x8>
 8015d40:	4770      	bx	lr
 8015d42:	bf00      	nop

08015d44 <rclc_action_find_first_terminated_handle>:
 8015d44:	b140      	cbz	r0, 8015d58 <rclc_action_find_first_terminated_handle+0x14>
 8015d46:	68c0      	ldr	r0, [r0, #12]
 8015d48:	b910      	cbnz	r0, 8015d50 <rclc_action_find_first_terminated_handle+0xc>
 8015d4a:	e005      	b.n	8015d58 <rclc_action_find_first_terminated_handle+0x14>
 8015d4c:	6800      	ldr	r0, [r0, #0]
 8015d4e:	b118      	cbz	r0, 8015d58 <rclc_action_find_first_terminated_handle+0x14>
 8015d50:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8015d54:	2b03      	cmp	r3, #3
 8015d56:	ddf9      	ble.n	8015d4c <rclc_action_find_first_terminated_handle+0x8>
 8015d58:	4770      	bx	lr
 8015d5a:	bf00      	nop

08015d5c <rclc_action_find_handle_by_goal_request_sequence_number>:
 8015d5c:	b170      	cbz	r0, 8015d7c <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8015d5e:	68c0      	ldr	r0, [r0, #12]
 8015d60:	b160      	cbz	r0, 8015d7c <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8015d62:	b410      	push	{r4}
 8015d64:	e001      	b.n	8015d6a <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 8015d66:	6800      	ldr	r0, [r0, #0]
 8015d68:	b128      	cbz	r0, 8015d76 <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 8015d6a:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 8015d6e:	4299      	cmp	r1, r3
 8015d70:	bf08      	it	eq
 8015d72:	4294      	cmpeq	r4, r2
 8015d74:	d1f7      	bne.n	8015d66 <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 8015d76:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015d7a:	4770      	bx	lr
 8015d7c:	4770      	bx	lr
 8015d7e:	bf00      	nop

08015d80 <rclc_action_find_handle_by_result_request_sequence_number>:
 8015d80:	b170      	cbz	r0, 8015da0 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8015d82:	68c0      	ldr	r0, [r0, #12]
 8015d84:	b160      	cbz	r0, 8015da0 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8015d86:	b410      	push	{r4}
 8015d88:	e001      	b.n	8015d8e <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 8015d8a:	6800      	ldr	r0, [r0, #0]
 8015d8c:	b128      	cbz	r0, 8015d9a <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 8015d8e:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 8015d92:	4299      	cmp	r1, r3
 8015d94:	bf08      	it	eq
 8015d96:	4294      	cmpeq	r4, r2
 8015d98:	d1f7      	bne.n	8015d8a <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 8015d9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015d9e:	4770      	bx	lr
 8015da0:	4770      	bx	lr
 8015da2:	bf00      	nop

08015da4 <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8015da4:	b170      	cbz	r0, 8015dc4 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8015da6:	68c0      	ldr	r0, [r0, #12]
 8015da8:	b160      	cbz	r0, 8015dc4 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8015daa:	b410      	push	{r4}
 8015dac:	e001      	b.n	8015db2 <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 8015dae:	6800      	ldr	r0, [r0, #0]
 8015db0:	b128      	cbz	r0, 8015dbe <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8015db2:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 8015db6:	4299      	cmp	r1, r3
 8015db8:	bf08      	it	eq
 8015dba:	4294      	cmpeq	r4, r2
 8015dbc:	d1f7      	bne.n	8015dae <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 8015dbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015dc2:	4770      	bx	lr
 8015dc4:	4770      	bx	lr
 8015dc6:	bf00      	nop

08015dc8 <rclc_action_find_first_handle_with_goal_response>:
 8015dc8:	b140      	cbz	r0, 8015ddc <rclc_action_find_first_handle_with_goal_response+0x14>
 8015dca:	68c0      	ldr	r0, [r0, #12]
 8015dcc:	b910      	cbnz	r0, 8015dd4 <rclc_action_find_first_handle_with_goal_response+0xc>
 8015dce:	e005      	b.n	8015ddc <rclc_action_find_first_handle_with_goal_response+0x14>
 8015dd0:	6800      	ldr	r0, [r0, #0]
 8015dd2:	b118      	cbz	r0, 8015ddc <rclc_action_find_first_handle_with_goal_response+0x14>
 8015dd4:	f890 3020 	ldrb.w	r3, [r0, #32]
 8015dd8:	2b00      	cmp	r3, #0
 8015dda:	d0f9      	beq.n	8015dd0 <rclc_action_find_first_handle_with_goal_response+0x8>
 8015ddc:	4770      	bx	lr
 8015dde:	bf00      	nop

08015de0 <rclc_action_find_first_handle_with_result_response>:
 8015de0:	b140      	cbz	r0, 8015df4 <rclc_action_find_first_handle_with_result_response+0x14>
 8015de2:	68c0      	ldr	r0, [r0, #12]
 8015de4:	b910      	cbnz	r0, 8015dec <rclc_action_find_first_handle_with_result_response+0xc>
 8015de6:	e005      	b.n	8015df4 <rclc_action_find_first_handle_with_result_response+0x14>
 8015de8:	6800      	ldr	r0, [r0, #0]
 8015dea:	b118      	cbz	r0, 8015df4 <rclc_action_find_first_handle_with_result_response+0x14>
 8015dec:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 8015df0:	2b00      	cmp	r3, #0
 8015df2:	d0f9      	beq.n	8015de8 <rclc_action_find_first_handle_with_result_response+0x8>
 8015df4:	4770      	bx	lr
 8015df6:	bf00      	nop

08015df8 <rclc_action_server_response_goal_request>:
 8015df8:	b198      	cbz	r0, 8015e22 <rclc_action_server_response_goal_request+0x2a>
 8015dfa:	b510      	push	{r4, lr}
 8015dfc:	6844      	ldr	r4, [r0, #4]
 8015dfe:	b086      	sub	sp, #24
 8015e00:	2200      	movs	r2, #0
 8015e02:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8015e06:	460b      	mov	r3, r1
 8015e08:	9205      	str	r2, [sp, #20]
 8015e0a:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 8015e0e:	aa03      	add	r2, sp, #12
 8015e10:	f104 0010 	add.w	r0, r4, #16
 8015e14:	f88d 300c 	strb.w	r3, [sp, #12]
 8015e18:	f7ff fd4a 	bl	80158b0 <rcl_action_send_goal_response>
 8015e1c:	b918      	cbnz	r0, 8015e26 <rclc_action_server_response_goal_request+0x2e>
 8015e1e:	b006      	add	sp, #24
 8015e20:	bd10      	pop	{r4, pc}
 8015e22:	200b      	movs	r0, #11
 8015e24:	4770      	bx	lr
 8015e26:	9001      	str	r0, [sp, #4]
 8015e28:	f7f7 fa36 	bl	800d298 <rcutils_reset_error>
 8015e2c:	9801      	ldr	r0, [sp, #4]
 8015e2e:	b006      	add	sp, #24
 8015e30:	bd10      	pop	{r4, pc}
 8015e32:	bf00      	nop
 8015e34:	0000      	movs	r0, r0
	...

08015e38 <rclc_action_server_goal_cancel_accept>:
 8015e38:	b310      	cbz	r0, 8015e80 <rclc_action_server_goal_cancel_accept+0x48>
 8015e3a:	b510      	push	{r4, lr}
 8015e3c:	b090      	sub	sp, #64	@ 0x40
 8015e3e:	4604      	mov	r4, r0
 8015e40:	a806      	add	r0, sp, #24
 8015e42:	f7ff fefd 	bl	8015c40 <rcl_action_get_zero_initialized_cancel_response>
 8015e46:	2300      	movs	r3, #0
 8015e48:	f8d4 0009 	ldr.w	r0, [r4, #9]
 8015e4c:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8015e50:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8015e54:	f88d 3018 	strb.w	r3, [sp, #24]
 8015e58:	f8d4 3015 	ldr.w	r3, [r4, #21]
 8015e5c:	f8cd d01c 	str.w	sp, [sp, #28]
 8015e60:	46ec      	mov	ip, sp
 8015e62:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015e66:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8015e88 <rclc_action_server_goal_cancel_accept+0x50>
 8015e6a:	6860      	ldr	r0, [r4, #4]
 8015e6c:	aa06      	add	r2, sp, #24
 8015e6e:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 8015e72:	3010      	adds	r0, #16
 8015e74:	ed8d 7b08 	vstr	d7, [sp, #32]
 8015e78:	f7ff fdd2 	bl	8015a20 <rcl_action_send_cancel_response>
 8015e7c:	b010      	add	sp, #64	@ 0x40
 8015e7e:	bd10      	pop	{r4, pc}
 8015e80:	200b      	movs	r0, #11
 8015e82:	4770      	bx	lr
 8015e84:	f3af 8000 	nop.w
 8015e88:	00000001 	.word	0x00000001
 8015e8c:	00000001 	.word	0x00000001

08015e90 <rclc_action_server_goal_cancel_reject>:
 8015e90:	b082      	sub	sp, #8
 8015e92:	b530      	push	{r4, r5, lr}
 8015e94:	b08b      	sub	sp, #44	@ 0x2c
 8015e96:	ac0e      	add	r4, sp, #56	@ 0x38
 8015e98:	e884 000c 	stmia.w	r4, {r2, r3}
 8015e9c:	b188      	cbz	r0, 8015ec2 <rclc_action_server_goal_cancel_reject+0x32>
 8015e9e:	4604      	mov	r4, r0
 8015ea0:	a801      	add	r0, sp, #4
 8015ea2:	460d      	mov	r5, r1
 8015ea4:	f7ff fecc 	bl	8015c40 <rcl_action_get_zero_initialized_cancel_response>
 8015ea8:	aa01      	add	r2, sp, #4
 8015eaa:	a90e      	add	r1, sp, #56	@ 0x38
 8015eac:	f104 0010 	add.w	r0, r4, #16
 8015eb0:	f88d 5004 	strb.w	r5, [sp, #4]
 8015eb4:	f7ff fdb4 	bl	8015a20 <rcl_action_send_cancel_response>
 8015eb8:	b00b      	add	sp, #44	@ 0x2c
 8015eba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015ebe:	b002      	add	sp, #8
 8015ec0:	4770      	bx	lr
 8015ec2:	200b      	movs	r0, #11
 8015ec4:	b00b      	add	sp, #44	@ 0x2c
 8015ec6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015eca:	b002      	add	sp, #8
 8015ecc:	4770      	bx	lr
 8015ece:	bf00      	nop

08015ed0 <rcutils_string_array_fini>:
 8015ed0:	b320      	cbz	r0, 8015f1c <rcutils_string_array_fini+0x4c>
 8015ed2:	b570      	push	{r4, r5, r6, lr}
 8015ed4:	4604      	mov	r4, r0
 8015ed6:	6840      	ldr	r0, [r0, #4]
 8015ed8:	b1d8      	cbz	r0, 8015f12 <rcutils_string_array_fini+0x42>
 8015eda:	f104 0008 	add.w	r0, r4, #8
 8015ede:	f7f7 f8fb 	bl	800d0d8 <rcutils_allocator_is_valid>
 8015ee2:	b1b8      	cbz	r0, 8015f14 <rcutils_string_array_fini+0x44>
 8015ee4:	6823      	ldr	r3, [r4, #0]
 8015ee6:	b1bb      	cbz	r3, 8015f18 <rcutils_string_array_fini+0x48>
 8015ee8:	2500      	movs	r5, #0
 8015eea:	6860      	ldr	r0, [r4, #4]
 8015eec:	462e      	mov	r6, r5
 8015eee:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8015ef2:	68e3      	ldr	r3, [r4, #12]
 8015ef4:	69a1      	ldr	r1, [r4, #24]
 8015ef6:	4798      	blx	r3
 8015ef8:	e9d4 3000 	ldrd	r3, r0, [r4]
 8015efc:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 8015f00:	3501      	adds	r5, #1
 8015f02:	429d      	cmp	r5, r3
 8015f04:	d3f3      	bcc.n	8015eee <rcutils_string_array_fini+0x1e>
 8015f06:	68e3      	ldr	r3, [r4, #12]
 8015f08:	69a1      	ldr	r1, [r4, #24]
 8015f0a:	4798      	blx	r3
 8015f0c:	2000      	movs	r0, #0
 8015f0e:	e9c4 0000 	strd	r0, r0, [r4]
 8015f12:	bd70      	pop	{r4, r5, r6, pc}
 8015f14:	200b      	movs	r0, #11
 8015f16:	bd70      	pop	{r4, r5, r6, pc}
 8015f18:	6860      	ldr	r0, [r4, #4]
 8015f1a:	e7f4      	b.n	8015f06 <rcutils_string_array_fini+0x36>
 8015f1c:	200b      	movs	r0, #11
 8015f1e:	4770      	bx	lr

08015f20 <rcutils_get_zero_initialized_string_map>:
 8015f20:	4b01      	ldr	r3, [pc, #4]	@ (8015f28 <rcutils_get_zero_initialized_string_map+0x8>)
 8015f22:	2000      	movs	r0, #0
 8015f24:	6018      	str	r0, [r3, #0]
 8015f26:	4770      	bx	lr
 8015f28:	20010f18 	.word	0x20010f18

08015f2c <rcutils_string_map_reserve>:
 8015f2c:	2800      	cmp	r0, #0
 8015f2e:	d05f      	beq.n	8015ff0 <rcutils_string_map_reserve+0xc4>
 8015f30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015f34:	460c      	mov	r4, r1
 8015f36:	6801      	ldr	r1, [r0, #0]
 8015f38:	b082      	sub	sp, #8
 8015f3a:	4605      	mov	r5, r0
 8015f3c:	b129      	cbz	r1, 8015f4a <rcutils_string_map_reserve+0x1e>
 8015f3e:	68cb      	ldr	r3, [r1, #12]
 8015f40:	42a3      	cmp	r3, r4
 8015f42:	d906      	bls.n	8015f52 <rcutils_string_map_reserve+0x26>
 8015f44:	461c      	mov	r4, r3
 8015f46:	2900      	cmp	r1, #0
 8015f48:	d1f9      	bne.n	8015f3e <rcutils_string_map_reserve+0x12>
 8015f4a:	201f      	movs	r0, #31
 8015f4c:	b002      	add	sp, #8
 8015f4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015f52:	688b      	ldr	r3, [r1, #8]
 8015f54:	42a3      	cmp	r3, r4
 8015f56:	d047      	beq.n	8015fe8 <rcutils_string_map_reserve+0xbc>
 8015f58:	6a0e      	ldr	r6, [r1, #32]
 8015f5a:	2c00      	cmp	r4, #0
 8015f5c:	d034      	beq.n	8015fc8 <rcutils_string_map_reserve+0x9c>
 8015f5e:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8015f62:	d243      	bcs.n	8015fec <rcutils_string_map_reserve+0xc0>
 8015f64:	00a7      	lsls	r7, r4, #2
 8015f66:	f8d1 8018 	ldr.w	r8, [r1, #24]
 8015f6a:	6808      	ldr	r0, [r1, #0]
 8015f6c:	4632      	mov	r2, r6
 8015f6e:	4639      	mov	r1, r7
 8015f70:	47c0      	blx	r8
 8015f72:	2800      	cmp	r0, #0
 8015f74:	d03a      	beq.n	8015fec <rcutils_string_map_reserve+0xc0>
 8015f76:	682b      	ldr	r3, [r5, #0]
 8015f78:	4632      	mov	r2, r6
 8015f7a:	6018      	str	r0, [r3, #0]
 8015f7c:	4639      	mov	r1, r7
 8015f7e:	6858      	ldr	r0, [r3, #4]
 8015f80:	47c0      	blx	r8
 8015f82:	2800      	cmp	r0, #0
 8015f84:	d032      	beq.n	8015fec <rcutils_string_map_reserve+0xc0>
 8015f86:	682d      	ldr	r5, [r5, #0]
 8015f88:	68ab      	ldr	r3, [r5, #8]
 8015f8a:	6068      	str	r0, [r5, #4]
 8015f8c:	42a3      	cmp	r3, r4
 8015f8e:	d226      	bcs.n	8015fde <rcutils_string_map_reserve+0xb2>
 8015f90:	682a      	ldr	r2, [r5, #0]
 8015f92:	eb00 0c07 	add.w	ip, r0, r7
 8015f96:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 8015f9a:	45e6      	cmp	lr, ip
 8015f9c:	ea4f 0183 	mov.w	r1, r3, lsl #2
 8015fa0:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 8015fa4:	d203      	bcs.n	8015fae <rcutils_string_map_reserve+0x82>
 8015fa6:	eb02 0c07 	add.w	ip, r2, r7
 8015faa:	4566      	cmp	r6, ip
 8015fac:	d322      	bcc.n	8015ff4 <rcutils_string_map_reserve+0xc8>
 8015fae:	1ae3      	subs	r3, r4, r3
 8015fb0:	009a      	lsls	r2, r3, #2
 8015fb2:	4670      	mov	r0, lr
 8015fb4:	2100      	movs	r1, #0
 8015fb6:	9201      	str	r2, [sp, #4]
 8015fb8:	f002 fc70 	bl	801889c <memset>
 8015fbc:	9a01      	ldr	r2, [sp, #4]
 8015fbe:	2100      	movs	r1, #0
 8015fc0:	4630      	mov	r0, r6
 8015fc2:	f002 fc6b 	bl	801889c <memset>
 8015fc6:	e00a      	b.n	8015fde <rcutils_string_map_reserve+0xb2>
 8015fc8:	694f      	ldr	r7, [r1, #20]
 8015fca:	6808      	ldr	r0, [r1, #0]
 8015fcc:	4631      	mov	r1, r6
 8015fce:	47b8      	blx	r7
 8015fd0:	682b      	ldr	r3, [r5, #0]
 8015fd2:	4631      	mov	r1, r6
 8015fd4:	6858      	ldr	r0, [r3, #4]
 8015fd6:	601c      	str	r4, [r3, #0]
 8015fd8:	47b8      	blx	r7
 8015fda:	682d      	ldr	r5, [r5, #0]
 8015fdc:	606c      	str	r4, [r5, #4]
 8015fde:	2000      	movs	r0, #0
 8015fe0:	60ac      	str	r4, [r5, #8]
 8015fe2:	b002      	add	sp, #8
 8015fe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015fe8:	2000      	movs	r0, #0
 8015fea:	e7af      	b.n	8015f4c <rcutils_string_map_reserve+0x20>
 8015fec:	200a      	movs	r0, #10
 8015fee:	e7ad      	b.n	8015f4c <rcutils_string_map_reserve+0x20>
 8015ff0:	200b      	movs	r0, #11
 8015ff2:	4770      	bx	lr
 8015ff4:	1f0b      	subs	r3, r1, #4
 8015ff6:	4418      	add	r0, r3
 8015ff8:	4413      	add	r3, r2
 8015ffa:	3a04      	subs	r2, #4
 8015ffc:	4417      	add	r7, r2
 8015ffe:	2200      	movs	r2, #0
 8016000:	f843 2f04 	str.w	r2, [r3, #4]!
 8016004:	42bb      	cmp	r3, r7
 8016006:	f840 2f04 	str.w	r2, [r0, #4]!
 801600a:	d1f9      	bne.n	8016000 <rcutils_string_map_reserve+0xd4>
 801600c:	e7e7      	b.n	8015fde <rcutils_string_map_reserve+0xb2>
 801600e:	bf00      	nop

08016010 <rcutils_string_map_init>:
 8016010:	b082      	sub	sp, #8
 8016012:	b570      	push	{r4, r5, r6, lr}
 8016014:	ac04      	add	r4, sp, #16
 8016016:	e884 000c 	stmia.w	r4, {r2, r3}
 801601a:	b380      	cbz	r0, 801607e <rcutils_string_map_init+0x6e>
 801601c:	6806      	ldr	r6, [r0, #0]
 801601e:	4604      	mov	r4, r0
 8016020:	b12e      	cbz	r6, 801602e <rcutils_string_map_init+0x1e>
 8016022:	251e      	movs	r5, #30
 8016024:	4628      	mov	r0, r5
 8016026:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801602a:	b002      	add	sp, #8
 801602c:	4770      	bx	lr
 801602e:	a804      	add	r0, sp, #16
 8016030:	460d      	mov	r5, r1
 8016032:	f7f7 f851 	bl	800d0d8 <rcutils_allocator_is_valid>
 8016036:	b310      	cbz	r0, 801607e <rcutils_string_map_init+0x6e>
 8016038:	9b04      	ldr	r3, [sp, #16]
 801603a:	9908      	ldr	r1, [sp, #32]
 801603c:	2024      	movs	r0, #36	@ 0x24
 801603e:	4798      	blx	r3
 8016040:	6020      	str	r0, [r4, #0]
 8016042:	b310      	cbz	r0, 801608a <rcutils_string_map_init+0x7a>
 8016044:	f10d 0e10 	add.w	lr, sp, #16
 8016048:	e9c0 6600 	strd	r6, r6, [r0]
 801604c:	e9c0 6602 	strd	r6, r6, [r0, #8]
 8016050:	f100 0c10 	add.w	ip, r0, #16
 8016054:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8016058:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801605c:	f8de 3000 	ldr.w	r3, [lr]
 8016060:	f8cc 3000 	str.w	r3, [ip]
 8016064:	4629      	mov	r1, r5
 8016066:	4620      	mov	r0, r4
 8016068:	f7ff ff60 	bl	8015f2c <rcutils_string_map_reserve>
 801606c:	4605      	mov	r5, r0
 801606e:	2800      	cmp	r0, #0
 8016070:	d0d8      	beq.n	8016024 <rcutils_string_map_init+0x14>
 8016072:	9b05      	ldr	r3, [sp, #20]
 8016074:	9908      	ldr	r1, [sp, #32]
 8016076:	6820      	ldr	r0, [r4, #0]
 8016078:	4798      	blx	r3
 801607a:	6026      	str	r6, [r4, #0]
 801607c:	e7d2      	b.n	8016024 <rcutils_string_map_init+0x14>
 801607e:	250b      	movs	r5, #11
 8016080:	4628      	mov	r0, r5
 8016082:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016086:	b002      	add	sp, #8
 8016088:	4770      	bx	lr
 801608a:	250a      	movs	r5, #10
 801608c:	e7ca      	b.n	8016024 <rcutils_string_map_init+0x14>
 801608e:	bf00      	nop

08016090 <rcutils_string_map_fini>:
 8016090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016094:	b082      	sub	sp, #8
 8016096:	2800      	cmp	r0, #0
 8016098:	d03a      	beq.n	8016110 <rcutils_string_map_fini+0x80>
 801609a:	6804      	ldr	r4, [r0, #0]
 801609c:	4606      	mov	r6, r0
 801609e:	2c00      	cmp	r4, #0
 80160a0:	d032      	beq.n	8016108 <rcutils_string_map_fini+0x78>
 80160a2:	68a3      	ldr	r3, [r4, #8]
 80160a4:	b32b      	cbz	r3, 80160f2 <rcutils_string_map_fini+0x62>
 80160a6:	2500      	movs	r5, #0
 80160a8:	6822      	ldr	r2, [r4, #0]
 80160aa:	462f      	mov	r7, r5
 80160ac:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80160b0:	b1e0      	cbz	r0, 80160ec <rcutils_string_map_fini+0x5c>
 80160b2:	6a21      	ldr	r1, [r4, #32]
 80160b4:	f8d4 8014 	ldr.w	r8, [r4, #20]
 80160b8:	9101      	str	r1, [sp, #4]
 80160ba:	47c0      	blx	r8
 80160bc:	e9d4 2300 	ldrd	r2, r3, [r4]
 80160c0:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 80160c4:	9901      	ldr	r1, [sp, #4]
 80160c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80160ca:	47c0      	blx	r8
 80160cc:	68e3      	ldr	r3, [r4, #12]
 80160ce:	6862      	ldr	r2, [r4, #4]
 80160d0:	3b01      	subs	r3, #1
 80160d2:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 80160d6:	60e3      	str	r3, [r4, #12]
 80160d8:	6834      	ldr	r4, [r6, #0]
 80160da:	68a3      	ldr	r3, [r4, #8]
 80160dc:	3501      	adds	r5, #1
 80160de:	429d      	cmp	r5, r3
 80160e0:	d207      	bcs.n	80160f2 <rcutils_string_map_fini+0x62>
 80160e2:	6822      	ldr	r2, [r4, #0]
 80160e4:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 80160e8:	2800      	cmp	r0, #0
 80160ea:	d1e2      	bne.n	80160b2 <rcutils_string_map_fini+0x22>
 80160ec:	3501      	adds	r5, #1
 80160ee:	429d      	cmp	r5, r3
 80160f0:	d3dc      	bcc.n	80160ac <rcutils_string_map_fini+0x1c>
 80160f2:	2100      	movs	r1, #0
 80160f4:	4630      	mov	r0, r6
 80160f6:	f7ff ff19 	bl	8015f2c <rcutils_string_map_reserve>
 80160fa:	4604      	mov	r4, r0
 80160fc:	b920      	cbnz	r0, 8016108 <rcutils_string_map_fini+0x78>
 80160fe:	6830      	ldr	r0, [r6, #0]
 8016100:	6943      	ldr	r3, [r0, #20]
 8016102:	6a01      	ldr	r1, [r0, #32]
 8016104:	4798      	blx	r3
 8016106:	6034      	str	r4, [r6, #0]
 8016108:	4620      	mov	r0, r4
 801610a:	b002      	add	sp, #8
 801610c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016110:	240b      	movs	r4, #11
 8016112:	4620      	mov	r0, r4
 8016114:	b002      	add	sp, #8
 8016116:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801611a:	bf00      	nop

0801611c <rcutils_string_map_getn>:
 801611c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016120:	b300      	cbz	r0, 8016164 <rcutils_string_map_getn+0x48>
 8016122:	6807      	ldr	r7, [r0, #0]
 8016124:	b1ff      	cbz	r7, 8016166 <rcutils_string_map_getn+0x4a>
 8016126:	4688      	mov	r8, r1
 8016128:	b1e1      	cbz	r1, 8016164 <rcutils_string_map_getn+0x48>
 801612a:	f8d7 a008 	ldr.w	sl, [r7, #8]
 801612e:	683e      	ldr	r6, [r7, #0]
 8016130:	f1ba 0f00 	cmp.w	sl, #0
 8016134:	d016      	beq.n	8016164 <rcutils_string_map_getn+0x48>
 8016136:	4691      	mov	r9, r2
 8016138:	3e04      	subs	r6, #4
 801613a:	2400      	movs	r4, #0
 801613c:	f856 5f04 	ldr.w	r5, [r6, #4]!
 8016140:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8016144:	4628      	mov	r0, r5
 8016146:	3401      	adds	r4, #1
 8016148:	b155      	cbz	r5, 8016160 <rcutils_string_map_getn+0x44>
 801614a:	f7ea f86b 	bl	8000224 <strlen>
 801614e:	4548      	cmp	r0, r9
 8016150:	4602      	mov	r2, r0
 8016152:	4629      	mov	r1, r5
 8016154:	bf38      	it	cc
 8016156:	464a      	movcc	r2, r9
 8016158:	4640      	mov	r0, r8
 801615a:	f002 fbb4 	bl	80188c6 <strncmp>
 801615e:	b128      	cbz	r0, 801616c <rcutils_string_map_getn+0x50>
 8016160:	45a2      	cmp	sl, r4
 8016162:	d1eb      	bne.n	801613c <rcutils_string_map_getn+0x20>
 8016164:	2700      	movs	r7, #0
 8016166:	4638      	mov	r0, r7
 8016168:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801616c:	687b      	ldr	r3, [r7, #4]
 801616e:	f853 700b 	ldr.w	r7, [r3, fp]
 8016172:	4638      	mov	r0, r7
 8016174:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016178 <rmw_get_zero_initialized_context>:
 8016178:	b510      	push	{r4, lr}
 801617a:	4604      	mov	r4, r0
 801617c:	3010      	adds	r0, #16
 801617e:	f7f7 fa4f 	bl	800d620 <rmw_get_zero_initialized_init_options>
 8016182:	2300      	movs	r3, #0
 8016184:	2000      	movs	r0, #0
 8016186:	2100      	movs	r1, #0
 8016188:	e9c4 0100 	strd	r0, r1, [r4]
 801618c:	e9c4 3312 	strd	r3, r3, [r4, #72]	@ 0x48
 8016190:	60a3      	str	r3, [r4, #8]
 8016192:	4620      	mov	r0, r4
 8016194:	bd10      	pop	{r4, pc}
 8016196:	bf00      	nop

08016198 <rmw_time_equal>:
 8016198:	b4f0      	push	{r4, r5, r6, r7}
 801619a:	b084      	sub	sp, #16
 801619c:	ac04      	add	r4, sp, #16
 801619e:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 80161a2:	4603      	mov	r3, r0
 80161a4:	4924      	ldr	r1, [pc, #144]	@ (8016238 <rmw_time_equal+0xa0>)
 80161a6:	9e03      	ldr	r6, [sp, #12]
 80161a8:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 80161ac:	2202      	movs	r2, #2
 80161ae:	4299      	cmp	r1, r3
 80161b0:	41aa      	sbcs	r2, r5
 80161b2:	d330      	bcc.n	8016216 <rmw_time_equal+0x7e>
 80161b4:	4c21      	ldr	r4, [pc, #132]	@ (801623c <rmw_time_equal+0xa4>)
 80161b6:	fba3 3204 	umull	r3, r2, r3, r4
 80161ba:	fb04 2205 	mla	r2, r4, r5, r2
 80161be:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80161c2:	43dd      	mvns	r5, r3
 80161c4:	1a8c      	subs	r4, r1, r2
 80161c6:	4285      	cmp	r5, r0
 80161c8:	41b4      	sbcs	r4, r6
 80161ca:	d332      	bcc.n	8016232 <rmw_time_equal+0x9a>
 80161cc:	eb10 0c03 	adds.w	ip, r0, r3
 80161d0:	eb42 0106 	adc.w	r1, r2, r6
 80161d4:	e9dd 3608 	ldrd	r3, r6, [sp, #32]
 80161d8:	4817      	ldr	r0, [pc, #92]	@ (8016238 <rmw_time_equal+0xa0>)
 80161da:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80161dc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80161de:	2202      	movs	r2, #2
 80161e0:	4298      	cmp	r0, r3
 80161e2:	41b2      	sbcs	r2, r6
 80161e4:	d31c      	bcc.n	8016220 <rmw_time_equal+0x88>
 80161e6:	4c15      	ldr	r4, [pc, #84]	@ (801623c <rmw_time_equal+0xa4>)
 80161e8:	fba3 3204 	umull	r3, r2, r3, r4
 80161ec:	fb04 2206 	mla	r2, r4, r6, r2
 80161f0:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 80161f4:	43de      	mvns	r6, r3
 80161f6:	1a84      	subs	r4, r0, r2
 80161f8:	42ae      	cmp	r6, r5
 80161fa:	41bc      	sbcs	r4, r7
 80161fc:	d315      	bcc.n	801622a <rmw_time_equal+0x92>
 80161fe:	195b      	adds	r3, r3, r5
 8016200:	eb42 0207 	adc.w	r2, r2, r7
 8016204:	428a      	cmp	r2, r1
 8016206:	bf08      	it	eq
 8016208:	4563      	cmpeq	r3, ip
 801620a:	bf0c      	ite	eq
 801620c:	2001      	moveq	r0, #1
 801620e:	2000      	movne	r0, #0
 8016210:	b004      	add	sp, #16
 8016212:	bcf0      	pop	{r4, r5, r6, r7}
 8016214:	4770      	bx	lr
 8016216:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 801621a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801621e:	e7d9      	b.n	80161d4 <rmw_time_equal+0x3c>
 8016220:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016224:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8016228:	e7ec      	b.n	8016204 <rmw_time_equal+0x6c>
 801622a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801622e:	4602      	mov	r2, r0
 8016230:	e7e8      	b.n	8016204 <rmw_time_equal+0x6c>
 8016232:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8016236:	e7cd      	b.n	80161d4 <rmw_time_equal+0x3c>
 8016238:	25c17d04 	.word	0x25c17d04
 801623c:	3b9aca00 	.word	0x3b9aca00

08016240 <rmw_time_total_nsec>:
 8016240:	b470      	push	{r4, r5, r6}
 8016242:	b085      	sub	sp, #20
 8016244:	ac04      	add	r4, sp, #16
 8016246:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801624a:	4603      	mov	r3, r0
 801624c:	4912      	ldr	r1, [pc, #72]	@ (8016298 <rmw_time_total_nsec+0x58>)
 801624e:	9e03      	ldr	r6, [sp, #12]
 8016250:	e9dd 5001 	ldrd	r5, r0, [sp, #4]
 8016254:	2202      	movs	r2, #2
 8016256:	4299      	cmp	r1, r3
 8016258:	41aa      	sbcs	r2, r5
 801625a:	d311      	bcc.n	8016280 <rmw_time_total_nsec+0x40>
 801625c:	4c0f      	ldr	r4, [pc, #60]	@ (801629c <rmw_time_total_nsec+0x5c>)
 801625e:	fba3 3204 	umull	r3, r2, r3, r4
 8016262:	fb04 2205 	mla	r2, r4, r5, r2
 8016266:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801626a:	43dd      	mvns	r5, r3
 801626c:	1a8c      	subs	r4, r1, r2
 801626e:	4285      	cmp	r5, r0
 8016270:	41b4      	sbcs	r4, r6
 8016272:	d30c      	bcc.n	801628e <rmw_time_total_nsec+0x4e>
 8016274:	1818      	adds	r0, r3, r0
 8016276:	eb42 0106 	adc.w	r1, r2, r6
 801627a:	b005      	add	sp, #20
 801627c:	bc70      	pop	{r4, r5, r6}
 801627e:	4770      	bx	lr
 8016280:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016284:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8016288:	b005      	add	sp, #20
 801628a:	bc70      	pop	{r4, r5, r6}
 801628c:	4770      	bx	lr
 801628e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8016292:	b005      	add	sp, #20
 8016294:	bc70      	pop	{r4, r5, r6}
 8016296:	4770      	bx	lr
 8016298:	25c17d04 	.word	0x25c17d04
 801629c:	3b9aca00 	.word	0x3b9aca00

080162a0 <rmw_validate_full_topic_name>:
 80162a0:	2800      	cmp	r0, #0
 80162a2:	d057      	beq.n	8016354 <rmw_validate_full_topic_name+0xb4>
 80162a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80162a8:	460d      	mov	r5, r1
 80162aa:	2900      	cmp	r1, #0
 80162ac:	d054      	beq.n	8016358 <rmw_validate_full_topic_name+0xb8>
 80162ae:	4616      	mov	r6, r2
 80162b0:	4604      	mov	r4, r0
 80162b2:	f7e9 ffb7 	bl	8000224 <strlen>
 80162b6:	b148      	cbz	r0, 80162cc <rmw_validate_full_topic_name+0x2c>
 80162b8:	7823      	ldrb	r3, [r4, #0]
 80162ba:	2b2f      	cmp	r3, #47	@ 0x2f
 80162bc:	d00d      	beq.n	80162da <rmw_validate_full_topic_name+0x3a>
 80162be:	2302      	movs	r3, #2
 80162c0:	602b      	str	r3, [r5, #0]
 80162c2:	b13e      	cbz	r6, 80162d4 <rmw_validate_full_topic_name+0x34>
 80162c4:	2000      	movs	r0, #0
 80162c6:	6030      	str	r0, [r6, #0]
 80162c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80162cc:	2301      	movs	r3, #1
 80162ce:	602b      	str	r3, [r5, #0]
 80162d0:	2e00      	cmp	r6, #0
 80162d2:	d1f7      	bne.n	80162c4 <rmw_validate_full_topic_name+0x24>
 80162d4:	2000      	movs	r0, #0
 80162d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80162da:	1e43      	subs	r3, r0, #1
 80162dc:	5ce2      	ldrb	r2, [r4, r3]
 80162de:	2a2f      	cmp	r2, #47	@ 0x2f
 80162e0:	d03c      	beq.n	801635c <rmw_validate_full_topic_name+0xbc>
 80162e2:	1e63      	subs	r3, r4, #1
 80162e4:	eb03 0800 	add.w	r8, r3, r0
 80162e8:	f1c4 0e01 	rsb	lr, r4, #1
 80162ec:	eb0e 0703 	add.w	r7, lr, r3
 80162f0:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 80162f4:	f021 0220 	bic.w	r2, r1, #32
 80162f8:	3a41      	subs	r2, #65	@ 0x41
 80162fa:	2a19      	cmp	r2, #25
 80162fc:	f1a1 0c2f 	sub.w	ip, r1, #47	@ 0x2f
 8016300:	d90b      	bls.n	801631a <rmw_validate_full_topic_name+0x7a>
 8016302:	295f      	cmp	r1, #95	@ 0x5f
 8016304:	d009      	beq.n	801631a <rmw_validate_full_topic_name+0x7a>
 8016306:	f1bc 0f0a 	cmp.w	ip, #10
 801630a:	d906      	bls.n	801631a <rmw_validate_full_topic_name+0x7a>
 801630c:	2304      	movs	r3, #4
 801630e:	602b      	str	r3, [r5, #0]
 8016310:	2e00      	cmp	r6, #0
 8016312:	d0df      	beq.n	80162d4 <rmw_validate_full_topic_name+0x34>
 8016314:	6037      	str	r7, [r6, #0]
 8016316:	2000      	movs	r0, #0
 8016318:	e7d6      	b.n	80162c8 <rmw_validate_full_topic_name+0x28>
 801631a:	4543      	cmp	r3, r8
 801631c:	d1e6      	bne.n	80162ec <rmw_validate_full_topic_name+0x4c>
 801631e:	4f1a      	ldr	r7, [pc, #104]	@ (8016388 <rmw_validate_full_topic_name+0xe8>)
 8016320:	2301      	movs	r3, #1
 8016322:	e004      	b.n	801632e <rmw_validate_full_topic_name+0x8e>
 8016324:	4298      	cmp	r0, r3
 8016326:	f104 0401 	add.w	r4, r4, #1
 801632a:	d91c      	bls.n	8016366 <rmw_validate_full_topic_name+0xc6>
 801632c:	4613      	mov	r3, r2
 801632e:	4298      	cmp	r0, r3
 8016330:	f103 0201 	add.w	r2, r3, #1
 8016334:	d0f6      	beq.n	8016324 <rmw_validate_full_topic_name+0x84>
 8016336:	7821      	ldrb	r1, [r4, #0]
 8016338:	292f      	cmp	r1, #47	@ 0x2f
 801633a:	d1f3      	bne.n	8016324 <rmw_validate_full_topic_name+0x84>
 801633c:	7861      	ldrb	r1, [r4, #1]
 801633e:	292f      	cmp	r1, #47	@ 0x2f
 8016340:	d01c      	beq.n	801637c <rmw_validate_full_topic_name+0xdc>
 8016342:	5dc9      	ldrb	r1, [r1, r7]
 8016344:	0749      	lsls	r1, r1, #29
 8016346:	d5ed      	bpl.n	8016324 <rmw_validate_full_topic_name+0x84>
 8016348:	2206      	movs	r2, #6
 801634a:	602a      	str	r2, [r5, #0]
 801634c:	2e00      	cmp	r6, #0
 801634e:	d0c1      	beq.n	80162d4 <rmw_validate_full_topic_name+0x34>
 8016350:	6033      	str	r3, [r6, #0]
 8016352:	e7bf      	b.n	80162d4 <rmw_validate_full_topic_name+0x34>
 8016354:	200b      	movs	r0, #11
 8016356:	4770      	bx	lr
 8016358:	200b      	movs	r0, #11
 801635a:	e7b5      	b.n	80162c8 <rmw_validate_full_topic_name+0x28>
 801635c:	2203      	movs	r2, #3
 801635e:	602a      	str	r2, [r5, #0]
 8016360:	2e00      	cmp	r6, #0
 8016362:	d1f5      	bne.n	8016350 <rmw_validate_full_topic_name+0xb0>
 8016364:	e7b6      	b.n	80162d4 <rmw_validate_full_topic_name+0x34>
 8016366:	28f7      	cmp	r0, #247	@ 0xf7
 8016368:	d802      	bhi.n	8016370 <rmw_validate_full_topic_name+0xd0>
 801636a:	2000      	movs	r0, #0
 801636c:	6028      	str	r0, [r5, #0]
 801636e:	e7ab      	b.n	80162c8 <rmw_validate_full_topic_name+0x28>
 8016370:	2307      	movs	r3, #7
 8016372:	602b      	str	r3, [r5, #0]
 8016374:	2e00      	cmp	r6, #0
 8016376:	d0ad      	beq.n	80162d4 <rmw_validate_full_topic_name+0x34>
 8016378:	23f6      	movs	r3, #246	@ 0xf6
 801637a:	e7e9      	b.n	8016350 <rmw_validate_full_topic_name+0xb0>
 801637c:	2205      	movs	r2, #5
 801637e:	602a      	str	r2, [r5, #0]
 8016380:	2e00      	cmp	r6, #0
 8016382:	d1e5      	bne.n	8016350 <rmw_validate_full_topic_name+0xb0>
 8016384:	e7a6      	b.n	80162d4 <rmw_validate_full_topic_name+0x34>
 8016386:	bf00      	nop
 8016388:	0801a543 	.word	0x0801a543

0801638c <on_status>:
 801638c:	b082      	sub	sp, #8
 801638e:	b002      	add	sp, #8
 8016390:	4770      	bx	lr
 8016392:	bf00      	nop

08016394 <on_topic>:
 8016394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016398:	4a22      	ldr	r2, [pc, #136]	@ (8016424 <on_topic+0x90>)
 801639a:	b094      	sub	sp, #80	@ 0x50
 801639c:	6812      	ldr	r2, [r2, #0]
 801639e:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 80163a0:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 80163a4:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 80163a8:	b3c2      	cbz	r2, 801641c <on_topic+0x88>
 80163aa:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 80163ae:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 80163b2:	e001      	b.n	80163b8 <on_topic+0x24>
 80163b4:	6852      	ldr	r2, [r2, #4]
 80163b6:	b38a      	cbz	r2, 801641c <on_topic+0x88>
 80163b8:	6894      	ldr	r4, [r2, #8]
 80163ba:	8aa3      	ldrh	r3, [r4, #20]
 80163bc:	428b      	cmp	r3, r1
 80163be:	d1f9      	bne.n	80163b4 <on_topic+0x20>
 80163c0:	7da3      	ldrb	r3, [r4, #22]
 80163c2:	4283      	cmp	r3, r0
 80163c4:	d1f6      	bne.n	80163b4 <on_topic+0x20>
 80163c6:	2248      	movs	r2, #72	@ 0x48
 80163c8:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 80163cc:	4668      	mov	r0, sp
 80163ce:	f002 fb8c 	bl	8018aea <memcpy>
 80163d2:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 80163d6:	cb0c      	ldmia	r3, {r2, r3}
 80163d8:	4620      	mov	r0, r4
 80163da:	f7f8 fc2d 	bl	800ec38 <rmw_uxrce_get_static_input_buffer_for_entity>
 80163de:	4607      	mov	r7, r0
 80163e0:	b1e0      	cbz	r0, 801641c <on_topic+0x88>
 80163e2:	f8d0 8008 	ldr.w	r8, [r0, #8]
 80163e6:	4632      	mov	r2, r6
 80163e8:	4628      	mov	r0, r5
 80163ea:	f108 0110 	add.w	r1, r8, #16
 80163ee:	f000 fdbf 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 80163f2:	b930      	cbnz	r0, 8016402 <on_topic+0x6e>
 80163f4:	480c      	ldr	r0, [pc, #48]	@ (8016428 <on_topic+0x94>)
 80163f6:	4639      	mov	r1, r7
 80163f8:	b014      	add	sp, #80	@ 0x50
 80163fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80163fe:	f000 b8bd 	b.w	801657c <put_memory>
 8016402:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 8016406:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 801640a:	f000 fca7 	bl	8016d5c <rmw_uros_epoch_nanos>
 801640e:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 8016412:	2305      	movs	r3, #5
 8016414:	e942 0102 	strd	r0, r1, [r2, #-8]
 8016418:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 801641c:	b014      	add	sp, #80	@ 0x50
 801641e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016422:	bf00      	nop
 8016424:	20010ecc 	.word	0x20010ecc
 8016428:	20010ebc 	.word	0x20010ebc

0801642c <on_request>:
 801642c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016430:	4823      	ldr	r0, [pc, #140]	@ (80164c0 <on_request+0x94>)
 8016432:	b094      	sub	sp, #80	@ 0x50
 8016434:	6800      	ldr	r0, [r0, #0]
 8016436:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8016438:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801643c:	9113      	str	r1, [sp, #76]	@ 0x4c
 801643e:	2800      	cmp	r0, #0
 8016440:	d03b      	beq.n	80164ba <on_request+0x8e>
 8016442:	461d      	mov	r5, r3
 8016444:	e001      	b.n	801644a <on_request+0x1e>
 8016446:	6840      	ldr	r0, [r0, #4]
 8016448:	b3b8      	cbz	r0, 80164ba <on_request+0x8e>
 801644a:	6884      	ldr	r4, [r0, #8]
 801644c:	8b21      	ldrh	r1, [r4, #24]
 801644e:	4291      	cmp	r1, r2
 8016450:	d1f9      	bne.n	8016446 <on_request+0x1a>
 8016452:	2248      	movs	r2, #72	@ 0x48
 8016454:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8016458:	4668      	mov	r0, sp
 801645a:	f002 fb46 	bl	8018aea <memcpy>
 801645e:	f104 0320 	add.w	r3, r4, #32
 8016462:	cb0c      	ldmia	r3, {r2, r3}
 8016464:	4620      	mov	r0, r4
 8016466:	f7f8 fbe7 	bl	800ec38 <rmw_uxrce_get_static_input_buffer_for_entity>
 801646a:	4680      	mov	r8, r0
 801646c:	b328      	cbz	r0, 80164ba <on_request+0x8e>
 801646e:	4638      	mov	r0, r7
 8016470:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8016474:	4632      	mov	r2, r6
 8016476:	f107 0110 	add.w	r1, r7, #16
 801647a:	f000 fd79 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 801647e:	b930      	cbnz	r0, 801648e <on_request+0x62>
 8016480:	4810      	ldr	r0, [pc, #64]	@ (80164c4 <on_request+0x98>)
 8016482:	4641      	mov	r1, r8
 8016484:	b014      	add	sp, #80	@ 0x50
 8016486:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801648a:	f000 b877 	b.w	801657c <put_memory>
 801648e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016490:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 8016494:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8016498:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 801649c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80164a0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80164a4:	e88c 0003 	stmia.w	ip, {r0, r1}
 80164a8:	f000 fc58 	bl	8016d5c <rmw_uros_epoch_nanos>
 80164ac:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 80164b0:	2303      	movs	r3, #3
 80164b2:	e942 0102 	strd	r0, r1, [r2, #-8]
 80164b6:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 80164ba:	b014      	add	sp, #80	@ 0x50
 80164bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80164c0:	20010e9c 	.word	0x20010e9c
 80164c4:	20010ebc 	.word	0x20010ebc

080164c8 <on_reply>:
 80164c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80164cc:	4821      	ldr	r0, [pc, #132]	@ (8016554 <on_reply+0x8c>)
 80164ce:	b094      	sub	sp, #80	@ 0x50
 80164d0:	6800      	ldr	r0, [r0, #0]
 80164d2:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 80164d4:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 80164d8:	9113      	str	r1, [sp, #76]	@ 0x4c
 80164da:	b3b8      	cbz	r0, 801654c <on_reply+0x84>
 80164dc:	461d      	mov	r5, r3
 80164de:	e001      	b.n	80164e4 <on_reply+0x1c>
 80164e0:	6840      	ldr	r0, [r0, #4]
 80164e2:	b398      	cbz	r0, 801654c <on_reply+0x84>
 80164e4:	6884      	ldr	r4, [r0, #8]
 80164e6:	8b21      	ldrh	r1, [r4, #24]
 80164e8:	4291      	cmp	r1, r2
 80164ea:	d1f9      	bne.n	80164e0 <on_reply+0x18>
 80164ec:	2248      	movs	r2, #72	@ 0x48
 80164ee:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 80164f2:	4668      	mov	r0, sp
 80164f4:	f002 faf9 	bl	8018aea <memcpy>
 80164f8:	f104 0320 	add.w	r3, r4, #32
 80164fc:	cb0c      	ldmia	r3, {r2, r3}
 80164fe:	4620      	mov	r0, r4
 8016500:	f7f8 fb9a 	bl	800ec38 <rmw_uxrce_get_static_input_buffer_for_entity>
 8016504:	4680      	mov	r8, r0
 8016506:	b308      	cbz	r0, 801654c <on_reply+0x84>
 8016508:	4638      	mov	r0, r7
 801650a:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801650e:	4632      	mov	r2, r6
 8016510:	f107 0110 	add.w	r1, r7, #16
 8016514:	f000 fd2c 	bl	8016f70 <ucdr_deserialize_array_uint8_t>
 8016518:	b930      	cbnz	r0, 8016528 <on_reply+0x60>
 801651a:	480f      	ldr	r0, [pc, #60]	@ (8016558 <on_reply+0x90>)
 801651c:	4641      	mov	r1, r8
 801651e:	b014      	add	sp, #80	@ 0x50
 8016520:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016524:	f000 b82a 	b.w	801657c <put_memory>
 8016528:	2200      	movs	r2, #0
 801652a:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 801652e:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8016532:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8016536:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 801653a:	f000 fc0f 	bl	8016d5c <rmw_uros_epoch_nanos>
 801653e:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8016542:	2304      	movs	r3, #4
 8016544:	e942 0102 	strd	r0, r1, [r2, #-8]
 8016548:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 801654c:	b014      	add	sp, #80	@ 0x50
 801654e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016552:	bf00      	nop
 8016554:	2000c5ac 	.word	0x2000c5ac
 8016558:	20010ebc 	.word	0x20010ebc

0801655c <get_memory>:
 801655c:	4603      	mov	r3, r0
 801655e:	6840      	ldr	r0, [r0, #4]
 8016560:	b158      	cbz	r0, 801657a <get_memory+0x1e>
 8016562:	6842      	ldr	r2, [r0, #4]
 8016564:	605a      	str	r2, [r3, #4]
 8016566:	b10a      	cbz	r2, 801656c <get_memory+0x10>
 8016568:	2100      	movs	r1, #0
 801656a:	6011      	str	r1, [r2, #0]
 801656c:	681a      	ldr	r2, [r3, #0]
 801656e:	6042      	str	r2, [r0, #4]
 8016570:	b102      	cbz	r2, 8016574 <get_memory+0x18>
 8016572:	6010      	str	r0, [r2, #0]
 8016574:	2200      	movs	r2, #0
 8016576:	6002      	str	r2, [r0, #0]
 8016578:	6018      	str	r0, [r3, #0]
 801657a:	4770      	bx	lr

0801657c <put_memory>:
 801657c:	680b      	ldr	r3, [r1, #0]
 801657e:	b10b      	cbz	r3, 8016584 <put_memory+0x8>
 8016580:	684a      	ldr	r2, [r1, #4]
 8016582:	605a      	str	r2, [r3, #4]
 8016584:	684a      	ldr	r2, [r1, #4]
 8016586:	b102      	cbz	r2, 801658a <put_memory+0xe>
 8016588:	6013      	str	r3, [r2, #0]
 801658a:	6803      	ldr	r3, [r0, #0]
 801658c:	428b      	cmp	r3, r1
 801658e:	6843      	ldr	r3, [r0, #4]
 8016590:	bf08      	it	eq
 8016592:	6002      	streq	r2, [r0, #0]
 8016594:	604b      	str	r3, [r1, #4]
 8016596:	b103      	cbz	r3, 801659a <put_memory+0x1e>
 8016598:	6019      	str	r1, [r3, #0]
 801659a:	2300      	movs	r3, #0
 801659c:	600b      	str	r3, [r1, #0]
 801659e:	6041      	str	r1, [r0, #4]
 80165a0:	4770      	bx	lr
 80165a2:	bf00      	nop

080165a4 <rmw_destroy_client>:
 80165a4:	b570      	push	{r4, r5, r6, lr}
 80165a6:	b128      	cbz	r0, 80165b4 <rmw_destroy_client+0x10>
 80165a8:	4604      	mov	r4, r0
 80165aa:	6800      	ldr	r0, [r0, #0]
 80165ac:	460d      	mov	r5, r1
 80165ae:	f7f8 fcb9 	bl	800ef24 <is_uxrce_rmw_identifier_valid>
 80165b2:	b910      	cbnz	r0, 80165ba <rmw_destroy_client+0x16>
 80165b4:	2401      	movs	r4, #1
 80165b6:	4620      	mov	r0, r4
 80165b8:	bd70      	pop	{r4, r5, r6, pc}
 80165ba:	6863      	ldr	r3, [r4, #4]
 80165bc:	2b00      	cmp	r3, #0
 80165be:	d0f9      	beq.n	80165b4 <rmw_destroy_client+0x10>
 80165c0:	2d00      	cmp	r5, #0
 80165c2:	d0f7      	beq.n	80165b4 <rmw_destroy_client+0x10>
 80165c4:	6828      	ldr	r0, [r5, #0]
 80165c6:	f7f8 fcad 	bl	800ef24 <is_uxrce_rmw_identifier_valid>
 80165ca:	2800      	cmp	r0, #0
 80165cc:	d0f2      	beq.n	80165b4 <rmw_destroy_client+0x10>
 80165ce:	686e      	ldr	r6, [r5, #4]
 80165d0:	2e00      	cmp	r6, #0
 80165d2:	d0ef      	beq.n	80165b4 <rmw_destroy_client+0x10>
 80165d4:	6864      	ldr	r4, [r4, #4]
 80165d6:	6932      	ldr	r2, [r6, #16]
 80165d8:	6920      	ldr	r0, [r4, #16]
 80165da:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80165de:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80165e2:	6819      	ldr	r1, [r3, #0]
 80165e4:	f7fa f98c 	bl	8010900 <uxr_buffer_cancel_data>
 80165e8:	4602      	mov	r2, r0
 80165ea:	6920      	ldr	r0, [r4, #16]
 80165ec:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80165f0:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80165f4:	f7f8 fc16 	bl	800ee24 <run_xrce_session>
 80165f8:	6920      	ldr	r0, [r4, #16]
 80165fa:	6932      	ldr	r2, [r6, #16]
 80165fc:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8016600:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016604:	6819      	ldr	r1, [r3, #0]
 8016606:	f7f9 fd49 	bl	801009c <uxr_buffer_delete_entity>
 801660a:	4602      	mov	r2, r0
 801660c:	6920      	ldr	r0, [r4, #16]
 801660e:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8016612:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8016616:	f7f8 fc05 	bl	800ee24 <run_xrce_session>
 801661a:	2800      	cmp	r0, #0
 801661c:	4628      	mov	r0, r5
 801661e:	bf14      	ite	ne
 8016620:	2400      	movne	r4, #0
 8016622:	2402      	moveq	r4, #2
 8016624:	f7f8 fae6 	bl	800ebf4 <rmw_uxrce_fini_client_memory>
 8016628:	e7c5      	b.n	80165b6 <rmw_destroy_client+0x12>
 801662a:	bf00      	nop

0801662c <rmw_get_implementation_identifier>:
 801662c:	4b01      	ldr	r3, [pc, #4]	@ (8016634 <rmw_get_implementation_identifier+0x8>)
 801662e:	6818      	ldr	r0, [r3, #0]
 8016630:	4770      	bx	lr
 8016632:	bf00      	nop
 8016634:	0801a460 	.word	0x0801a460

08016638 <rmw_create_guard_condition>:
 8016638:	b538      	push	{r3, r4, r5, lr}
 801663a:	4605      	mov	r5, r0
 801663c:	4807      	ldr	r0, [pc, #28]	@ (801665c <rmw_create_guard_condition+0x24>)
 801663e:	f7ff ff8d 	bl	801655c <get_memory>
 8016642:	b148      	cbz	r0, 8016658 <rmw_create_guard_condition+0x20>
 8016644:	6884      	ldr	r4, [r0, #8]
 8016646:	2300      	movs	r3, #0
 8016648:	7423      	strb	r3, [r4, #16]
 801664a:	61e5      	str	r5, [r4, #28]
 801664c:	f7ff ffee 	bl	801662c <rmw_get_implementation_identifier>
 8016650:	e9c4 0405 	strd	r0, r4, [r4, #20]
 8016654:	f104 0014 	add.w	r0, r4, #20
 8016658:	bd38      	pop	{r3, r4, r5, pc}
 801665a:	bf00      	nop
 801665c:	20010e5c 	.word	0x20010e5c

08016660 <rmw_destroy_guard_condition>:
 8016660:	b508      	push	{r3, lr}
 8016662:	4b08      	ldr	r3, [pc, #32]	@ (8016684 <rmw_destroy_guard_condition+0x24>)
 8016664:	6819      	ldr	r1, [r3, #0]
 8016666:	b911      	cbnz	r1, 801666e <rmw_destroy_guard_condition+0xe>
 8016668:	e00a      	b.n	8016680 <rmw_destroy_guard_condition+0x20>
 801666a:	6849      	ldr	r1, [r1, #4]
 801666c:	b141      	cbz	r1, 8016680 <rmw_destroy_guard_condition+0x20>
 801666e:	688b      	ldr	r3, [r1, #8]
 8016670:	3314      	adds	r3, #20
 8016672:	4298      	cmp	r0, r3
 8016674:	d1f9      	bne.n	801666a <rmw_destroy_guard_condition+0xa>
 8016676:	4803      	ldr	r0, [pc, #12]	@ (8016684 <rmw_destroy_guard_condition+0x24>)
 8016678:	f7ff ff80 	bl	801657c <put_memory>
 801667c:	2000      	movs	r0, #0
 801667e:	bd08      	pop	{r3, pc}
 8016680:	2001      	movs	r0, #1
 8016682:	bd08      	pop	{r3, pc}
 8016684:	20010e5c 	.word	0x20010e5c

08016688 <create_topic>:
 8016688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801668c:	4605      	mov	r5, r0
 801668e:	b084      	sub	sp, #16
 8016690:	4822      	ldr	r0, [pc, #136]	@ (801671c <create_topic+0x94>)
 8016692:	460f      	mov	r7, r1
 8016694:	4616      	mov	r6, r2
 8016696:	f7ff ff61 	bl	801655c <get_memory>
 801669a:	4604      	mov	r4, r0
 801669c:	2800      	cmp	r0, #0
 801669e:	d039      	beq.n	8016714 <create_topic+0x8c>
 80166a0:	692b      	ldr	r3, [r5, #16]
 80166a2:	6884      	ldr	r4, [r0, #8]
 80166a4:	f8df 807c 	ldr.w	r8, [pc, #124]	@ 8016724 <create_topic+0x9c>
 80166a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80166ac:	e9c4 6505 	strd	r6, r5, [r4, #20]
 80166b0:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 80166b4:	1c42      	adds	r2, r0, #1
 80166b6:	2102      	movs	r1, #2
 80166b8:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 80166bc:	f7f9 ffb2 	bl	8010624 <uxr_object_id>
 80166c0:	223c      	movs	r2, #60	@ 0x3c
 80166c2:	6120      	str	r0, [r4, #16]
 80166c4:	4641      	mov	r1, r8
 80166c6:	4638      	mov	r0, r7
 80166c8:	f7f8 fc12 	bl	800eef0 <generate_topic_name>
 80166cc:	b1f0      	cbz	r0, 801670c <create_topic+0x84>
 80166ce:	4f14      	ldr	r7, [pc, #80]	@ (8016720 <create_topic+0x98>)
 80166d0:	4630      	mov	r0, r6
 80166d2:	2264      	movs	r2, #100	@ 0x64
 80166d4:	4639      	mov	r1, r7
 80166d6:	f7f8 fbdb 	bl	800ee90 <generate_type_name>
 80166da:	b1b8      	cbz	r0, 801670c <create_topic+0x84>
 80166dc:	6928      	ldr	r0, [r5, #16]
 80166de:	2306      	movs	r3, #6
 80166e0:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 80166e4:	f8cd 8000 	str.w	r8, [sp]
 80166e8:	e9cd 7301 	strd	r7, r3, [sp, #4]
 80166ec:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80166f0:	6811      	ldr	r1, [r2, #0]
 80166f2:	696b      	ldr	r3, [r5, #20]
 80166f4:	6922      	ldr	r2, [r4, #16]
 80166f6:	f7f9 fd4f 	bl	8010198 <uxr_buffer_create_topic_bin>
 80166fa:	4602      	mov	r2, r0
 80166fc:	6928      	ldr	r0, [r5, #16]
 80166fe:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8016702:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8016706:	f7f8 fb8d 	bl	800ee24 <run_xrce_session>
 801670a:	b918      	cbnz	r0, 8016714 <create_topic+0x8c>
 801670c:	4620      	mov	r0, r4
 801670e:	f7f8 fa87 	bl	800ec20 <rmw_uxrce_fini_topic_memory>
 8016712:	2400      	movs	r4, #0
 8016714:	4620      	mov	r0, r4
 8016716:	b004      	add	sp, #16
 8016718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801671c:	20010edc 	.word	0x20010edc
 8016720:	20010f58 	.word	0x20010f58
 8016724:	20010f1c 	.word	0x20010f1c

08016728 <destroy_topic>:
 8016728:	b538      	push	{r3, r4, r5, lr}
 801672a:	6985      	ldr	r5, [r0, #24]
 801672c:	b1d5      	cbz	r5, 8016764 <destroy_topic+0x3c>
 801672e:	4604      	mov	r4, r0
 8016730:	6928      	ldr	r0, [r5, #16]
 8016732:	6922      	ldr	r2, [r4, #16]
 8016734:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8016738:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801673c:	6819      	ldr	r1, [r3, #0]
 801673e:	f7f9 fcad 	bl	801009c <uxr_buffer_delete_entity>
 8016742:	4602      	mov	r2, r0
 8016744:	6928      	ldr	r0, [r5, #16]
 8016746:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801674a:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801674e:	f7f8 fb69 	bl	800ee24 <run_xrce_session>
 8016752:	2800      	cmp	r0, #0
 8016754:	4620      	mov	r0, r4
 8016756:	bf14      	ite	ne
 8016758:	2400      	movne	r4, #0
 801675a:	2402      	moveq	r4, #2
 801675c:	f7f8 fa60 	bl	800ec20 <rmw_uxrce_fini_topic_memory>
 8016760:	4620      	mov	r0, r4
 8016762:	bd38      	pop	{r3, r4, r5, pc}
 8016764:	2401      	movs	r4, #1
 8016766:	4620      	mov	r0, r4
 8016768:	bd38      	pop	{r3, r4, r5, pc}
 801676a:	bf00      	nop

0801676c <rmw_send_request>:
 801676c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016770:	4604      	mov	r4, r0
 8016772:	6800      	ldr	r0, [r0, #0]
 8016774:	b08b      	sub	sp, #44	@ 0x2c
 8016776:	460e      	mov	r6, r1
 8016778:	4615      	mov	r5, r2
 801677a:	b128      	cbz	r0, 8016788 <rmw_send_request+0x1c>
 801677c:	4b21      	ldr	r3, [pc, #132]	@ (8016804 <rmw_send_request+0x98>)
 801677e:	6819      	ldr	r1, [r3, #0]
 8016780:	f7e9 fd46 	bl	8000210 <strcmp>
 8016784:	2800      	cmp	r0, #0
 8016786:	d139      	bne.n	80167fc <rmw_send_request+0x90>
 8016788:	6864      	ldr	r4, [r4, #4]
 801678a:	6963      	ldr	r3, [r4, #20]
 801678c:	f8d4 8078 	ldr.w	r8, [r4, #120]	@ 0x78
 8016790:	689b      	ldr	r3, [r3, #8]
 8016792:	4798      	blx	r3
 8016794:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8016798:	4630      	mov	r0, r6
 801679a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801679e:	4798      	blx	r3
 80167a0:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80167a4:	9000      	str	r0, [sp, #0]
 80167a6:	6922      	ldr	r2, [r4, #16]
 80167a8:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 80167aa:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 80167ae:	ab02      	add	r3, sp, #8
 80167b0:	f7fc f922 	bl	80129f8 <uxr_prepare_output_stream>
 80167b4:	2700      	movs	r7, #0
 80167b6:	6028      	str	r0, [r5, #0]
 80167b8:	606f      	str	r7, [r5, #4]
 80167ba:	b198      	cbz	r0, 80167e4 <rmw_send_request+0x78>
 80167bc:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80167c0:	a902      	add	r1, sp, #8
 80167c2:	4630      	mov	r0, r6
 80167c4:	4798      	blx	r3
 80167c6:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 80167ca:	f8d8 0010 	ldr.w	r0, [r8, #16]
 80167ce:	2b01      	cmp	r3, #1
 80167d0:	d00c      	beq.n	80167ec <rmw_send_request+0x80>
 80167d2:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 80167d4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80167d8:	f7fa fe66 	bl	80114a8 <uxr_run_session_until_confirm_delivery>
 80167dc:	4638      	mov	r0, r7
 80167de:	b00b      	add	sp, #44	@ 0x2c
 80167e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80167e4:	2001      	movs	r0, #1
 80167e6:	b00b      	add	sp, #44	@ 0x2c
 80167e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80167ec:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80167f0:	f7fa fa9a 	bl	8010d28 <uxr_flash_output_streams>
 80167f4:	4638      	mov	r0, r7
 80167f6:	b00b      	add	sp, #44	@ 0x2c
 80167f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80167fc:	200c      	movs	r0, #12
 80167fe:	b00b      	add	sp, #44	@ 0x2c
 8016800:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016804:	0801a460 	.word	0x0801a460

08016808 <rmw_take_request>:
 8016808:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801680c:	4605      	mov	r5, r0
 801680e:	6800      	ldr	r0, [r0, #0]
 8016810:	b089      	sub	sp, #36	@ 0x24
 8016812:	460c      	mov	r4, r1
 8016814:	4690      	mov	r8, r2
 8016816:	461e      	mov	r6, r3
 8016818:	b128      	cbz	r0, 8016826 <rmw_take_request+0x1e>
 801681a:	4b28      	ldr	r3, [pc, #160]	@ (80168bc <rmw_take_request+0xb4>)
 801681c:	6819      	ldr	r1, [r3, #0]
 801681e:	f7e9 fcf7 	bl	8000210 <strcmp>
 8016822:	2800      	cmp	r0, #0
 8016824:	d146      	bne.n	80168b4 <rmw_take_request+0xac>
 8016826:	b10e      	cbz	r6, 801682c <rmw_take_request+0x24>
 8016828:	2300      	movs	r3, #0
 801682a:	7033      	strb	r3, [r6, #0]
 801682c:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8016830:	f7f8 fa7a 	bl	800ed28 <rmw_uxrce_clean_expired_static_input_buffer>
 8016834:	4648      	mov	r0, r9
 8016836:	f7f8 fa4f 	bl	800ecd8 <rmw_uxrce_find_static_input_buffer_by_owner>
 801683a:	4607      	mov	r7, r0
 801683c:	b3b0      	cbz	r0, 80168ac <rmw_take_request+0xa4>
 801683e:	6885      	ldr	r5, [r0, #8]
 8016840:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 8016844:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 8016848:	e9c4 2308 	strd	r2, r3, [r4, #32]
 801684c:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 8016850:	7423      	strb	r3, [r4, #16]
 8016852:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 8016856:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 801685a:	74e2      	strb	r2, [r4, #19]
 801685c:	f8a4 3011 	strh.w	r3, [r4, #17]
 8016860:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 8016864:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 8016868:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 801686c:	61e1      	str	r1, [r4, #28]
 801686e:	6162      	str	r2, [r4, #20]
 8016870:	61a3      	str	r3, [r4, #24]
 8016872:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8016876:	689b      	ldr	r3, [r3, #8]
 8016878:	4798      	blx	r3
 801687a:	6844      	ldr	r4, [r0, #4]
 801687c:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 8016880:	f105 0110 	add.w	r1, r5, #16
 8016884:	4668      	mov	r0, sp
 8016886:	f7f9 fb99 	bl	800ffbc <ucdr_init_buffer>
 801688a:	68e3      	ldr	r3, [r4, #12]
 801688c:	4641      	mov	r1, r8
 801688e:	4668      	mov	r0, sp
 8016890:	4798      	blx	r3
 8016892:	4639      	mov	r1, r7
 8016894:	4604      	mov	r4, r0
 8016896:	480a      	ldr	r0, [pc, #40]	@ (80168c0 <rmw_take_request+0xb8>)
 8016898:	f7ff fe70 	bl	801657c <put_memory>
 801689c:	b106      	cbz	r6, 80168a0 <rmw_take_request+0x98>
 801689e:	7034      	strb	r4, [r6, #0]
 80168a0:	f084 0001 	eor.w	r0, r4, #1
 80168a4:	b2c0      	uxtb	r0, r0
 80168a6:	b009      	add	sp, #36	@ 0x24
 80168a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80168ac:	2001      	movs	r0, #1
 80168ae:	b009      	add	sp, #36	@ 0x24
 80168b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80168b4:	200c      	movs	r0, #12
 80168b6:	b009      	add	sp, #36	@ 0x24
 80168b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80168bc:	0801a460 	.word	0x0801a460
 80168c0:	20010ebc 	.word	0x20010ebc

080168c4 <rmw_send_response>:
 80168c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80168c6:	4605      	mov	r5, r0
 80168c8:	6800      	ldr	r0, [r0, #0]
 80168ca:	b091      	sub	sp, #68	@ 0x44
 80168cc:	460c      	mov	r4, r1
 80168ce:	4616      	mov	r6, r2
 80168d0:	b128      	cbz	r0, 80168de <rmw_send_response+0x1a>
 80168d2:	4b29      	ldr	r3, [pc, #164]	@ (8016978 <rmw_send_response+0xb4>)
 80168d4:	6819      	ldr	r1, [r3, #0]
 80168d6:	f7e9 fc9b 	bl	8000210 <strcmp>
 80168da:	2800      	cmp	r0, #0
 80168dc:	d141      	bne.n	8016962 <rmw_send_response+0x9e>
 80168de:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 80168e2:	9306      	str	r3, [sp, #24]
 80168e4:	4623      	mov	r3, r4
 80168e6:	9207      	str	r2, [sp, #28]
 80168e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80168ec:	686d      	ldr	r5, [r5, #4]
 80168ee:	789b      	ldrb	r3, [r3, #2]
 80168f0:	68a1      	ldr	r1, [r4, #8]
 80168f2:	f88d 2017 	strb.w	r2, [sp, #23]
 80168f6:	f88d 3016 	strb.w	r3, [sp, #22]
 80168fa:	68e2      	ldr	r2, [r4, #12]
 80168fc:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 8016900:	6860      	ldr	r0, [r4, #4]
 8016902:	f8ad 3014 	strh.w	r3, [sp, #20]
 8016906:	ab02      	add	r3, sp, #8
 8016908:	c307      	stmia	r3!, {r0, r1, r2}
 801690a:	696b      	ldr	r3, [r5, #20]
 801690c:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 801690e:	68db      	ldr	r3, [r3, #12]
 8016910:	4798      	blx	r3
 8016912:	6844      	ldr	r4, [r0, #4]
 8016914:	4630      	mov	r0, r6
 8016916:	6923      	ldr	r3, [r4, #16]
 8016918:	4798      	blx	r3
 801691a:	f100 0318 	add.w	r3, r0, #24
 801691e:	6938      	ldr	r0, [r7, #16]
 8016920:	9300      	str	r3, [sp, #0]
 8016922:	692a      	ldr	r2, [r5, #16]
 8016924:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 8016926:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801692a:	ab08      	add	r3, sp, #32
 801692c:	f7fc f864 	bl	80129f8 <uxr_prepare_output_stream>
 8016930:	b910      	cbnz	r0, 8016938 <rmw_send_response+0x74>
 8016932:	2001      	movs	r0, #1
 8016934:	b011      	add	sp, #68	@ 0x44
 8016936:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016938:	a902      	add	r1, sp, #8
 801693a:	a808      	add	r0, sp, #32
 801693c:	f7fd f9a8 	bl	8013c90 <uxr_serialize_SampleIdentity>
 8016940:	68a3      	ldr	r3, [r4, #8]
 8016942:	a908      	add	r1, sp, #32
 8016944:	4630      	mov	r0, r6
 8016946:	4798      	blx	r3
 8016948:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 801694c:	6938      	ldr	r0, [r7, #16]
 801694e:	2b01      	cmp	r3, #1
 8016950:	d00a      	beq.n	8016968 <rmw_send_response+0xa4>
 8016952:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 8016954:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016958:	f7fa fda6 	bl	80114a8 <uxr_run_session_until_confirm_delivery>
 801695c:	2000      	movs	r0, #0
 801695e:	b011      	add	sp, #68	@ 0x44
 8016960:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016962:	200c      	movs	r0, #12
 8016964:	b011      	add	sp, #68	@ 0x44
 8016966:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016968:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801696c:	f7fa f9dc 	bl	8010d28 <uxr_flash_output_streams>
 8016970:	2000      	movs	r0, #0
 8016972:	b011      	add	sp, #68	@ 0x44
 8016974:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016976:	bf00      	nop
 8016978:	0801a460 	.word	0x0801a460

0801697c <rmw_take_response>:
 801697c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016980:	4604      	mov	r4, r0
 8016982:	6800      	ldr	r0, [r0, #0]
 8016984:	b088      	sub	sp, #32
 8016986:	4688      	mov	r8, r1
 8016988:	4617      	mov	r7, r2
 801698a:	461d      	mov	r5, r3
 801698c:	b120      	cbz	r0, 8016998 <rmw_take_response+0x1c>
 801698e:	4b1e      	ldr	r3, [pc, #120]	@ (8016a08 <rmw_take_response+0x8c>)
 8016990:	6819      	ldr	r1, [r3, #0]
 8016992:	f7e9 fc3d 	bl	8000210 <strcmp>
 8016996:	bb78      	cbnz	r0, 80169f8 <rmw_take_response+0x7c>
 8016998:	b10d      	cbz	r5, 801699e <rmw_take_response+0x22>
 801699a:	2300      	movs	r3, #0
 801699c:	702b      	strb	r3, [r5, #0]
 801699e:	6864      	ldr	r4, [r4, #4]
 80169a0:	f7f8 f9c2 	bl	800ed28 <rmw_uxrce_clean_expired_static_input_buffer>
 80169a4:	4620      	mov	r0, r4
 80169a6:	f7f8 f997 	bl	800ecd8 <rmw_uxrce_find_static_input_buffer_by_owner>
 80169aa:	4606      	mov	r6, r0
 80169ac:	b340      	cbz	r0, 8016a00 <rmw_take_response+0x84>
 80169ae:	6963      	ldr	r3, [r4, #20]
 80169b0:	6884      	ldr	r4, [r0, #8]
 80169b2:	68db      	ldr	r3, [r3, #12]
 80169b4:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 80169b8:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 80169bc:	e9c8 0108 	strd	r0, r1, [r8, #32]
 80169c0:	4798      	blx	r3
 80169c2:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80169c6:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 80169ca:	f104 0110 	add.w	r1, r4, #16
 80169ce:	4668      	mov	r0, sp
 80169d0:	f7f9 faf4 	bl	800ffbc <ucdr_init_buffer>
 80169d4:	4639      	mov	r1, r7
 80169d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80169da:	4668      	mov	r0, sp
 80169dc:	4798      	blx	r3
 80169de:	4631      	mov	r1, r6
 80169e0:	4604      	mov	r4, r0
 80169e2:	480a      	ldr	r0, [pc, #40]	@ (8016a0c <rmw_take_response+0x90>)
 80169e4:	f7ff fdca 	bl	801657c <put_memory>
 80169e8:	b105      	cbz	r5, 80169ec <rmw_take_response+0x70>
 80169ea:	702c      	strb	r4, [r5, #0]
 80169ec:	f084 0001 	eor.w	r0, r4, #1
 80169f0:	b2c0      	uxtb	r0, r0
 80169f2:	b008      	add	sp, #32
 80169f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80169f8:	200c      	movs	r0, #12
 80169fa:	b008      	add	sp, #32
 80169fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a00:	2001      	movs	r0, #1
 8016a02:	b008      	add	sp, #32
 8016a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a08:	0801a460 	.word	0x0801a460
 8016a0c:	20010ebc 	.word	0x20010ebc

08016a10 <rmw_trigger_guard_condition>:
 8016a10:	b160      	cbz	r0, 8016a2c <rmw_trigger_guard_condition+0x1c>
 8016a12:	b510      	push	{r4, lr}
 8016a14:	4604      	mov	r4, r0
 8016a16:	6800      	ldr	r0, [r0, #0]
 8016a18:	f7f8 fa84 	bl	800ef24 <is_uxrce_rmw_identifier_valid>
 8016a1c:	b908      	cbnz	r0, 8016a22 <rmw_trigger_guard_condition+0x12>
 8016a1e:	2001      	movs	r0, #1
 8016a20:	bd10      	pop	{r4, pc}
 8016a22:	6863      	ldr	r3, [r4, #4]
 8016a24:	2201      	movs	r2, #1
 8016a26:	741a      	strb	r2, [r3, #16]
 8016a28:	2000      	movs	r0, #0
 8016a2a:	bd10      	pop	{r4, pc}
 8016a2c:	2001      	movs	r0, #1
 8016a2e:	4770      	bx	lr

08016a30 <rmw_wait>:
 8016a30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8016a34:	b089      	sub	sp, #36	@ 0x24
 8016a36:	4605      	mov	r5, r0
 8016a38:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8016a3a:	460e      	mov	r6, r1
 8016a3c:	4698      	mov	r8, r3
 8016a3e:	4691      	mov	r9, r2
 8016a40:	2a00      	cmp	r2, #0
 8016a42:	f000 810a 	beq.w	8016c5a <rmw_wait+0x22a>
 8016a46:	b16c      	cbz	r4, 8016a64 <rmw_wait+0x34>
 8016a48:	4bae      	ldr	r3, [pc, #696]	@ (8016d04 <rmw_wait+0x2d4>)
 8016a4a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8016a4c:	af04      	add	r7, sp, #16
 8016a4e:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 8016a52:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8016a56:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8016a5a:	f7ff fb9d 	bl	8016198 <rmw_time_equal>
 8016a5e:	2800      	cmp	r0, #0
 8016a60:	f000 8127 	beq.w	8016cb2 <rmw_wait+0x282>
 8016a64:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8016a68:	f7f8 f95e 	bl	800ed28 <rmw_uxrce_clean_expired_static_input_buffer>
 8016a6c:	4ba6      	ldr	r3, [pc, #664]	@ (8016d08 <rmw_wait+0x2d8>)
 8016a6e:	681c      	ldr	r4, [r3, #0]
 8016a70:	b14c      	cbz	r4, 8016a86 <rmw_wait+0x56>
 8016a72:	4623      	mov	r3, r4
 8016a74:	2100      	movs	r1, #0
 8016a76:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 8016a7a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8016a7e:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 8016a82:	2b00      	cmp	r3, #0
 8016a84:	d1f7      	bne.n	8016a76 <rmw_wait+0x46>
 8016a86:	f1b9 0f00 	cmp.w	r9, #0
 8016a8a:	d011      	beq.n	8016ab0 <rmw_wait+0x80>
 8016a8c:	f8d9 1000 	ldr.w	r1, [r9]
 8016a90:	b171      	cbz	r1, 8016ab0 <rmw_wait+0x80>
 8016a92:	f8d9 c004 	ldr.w	ip, [r9, #4]
 8016a96:	2300      	movs	r3, #0
 8016a98:	2001      	movs	r0, #1
 8016a9a:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8016a9e:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8016aa0:	6912      	ldr	r2, [r2, #16]
 8016aa2:	3301      	adds	r3, #1
 8016aa4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8016aa8:	4299      	cmp	r1, r3
 8016aaa:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8016aae:	d1f4      	bne.n	8016a9a <rmw_wait+0x6a>
 8016ab0:	f1b8 0f00 	cmp.w	r8, #0
 8016ab4:	d011      	beq.n	8016ada <rmw_wait+0xaa>
 8016ab6:	f8d8 1000 	ldr.w	r1, [r8]
 8016aba:	b171      	cbz	r1, 8016ada <rmw_wait+0xaa>
 8016abc:	f8d8 c004 	ldr.w	ip, [r8, #4]
 8016ac0:	2300      	movs	r3, #0
 8016ac2:	2001      	movs	r0, #1
 8016ac4:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8016ac8:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 8016aca:	6912      	ldr	r2, [r2, #16]
 8016acc:	3301      	adds	r3, #1
 8016ace:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8016ad2:	4299      	cmp	r1, r3
 8016ad4:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8016ad8:	d1f4      	bne.n	8016ac4 <rmw_wait+0x94>
 8016ada:	b185      	cbz	r5, 8016afe <rmw_wait+0xce>
 8016adc:	6829      	ldr	r1, [r5, #0]
 8016ade:	b171      	cbz	r1, 8016afe <rmw_wait+0xce>
 8016ae0:	f8d5 c004 	ldr.w	ip, [r5, #4]
 8016ae4:	2300      	movs	r3, #0
 8016ae6:	2001      	movs	r0, #1
 8016ae8:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8016aec:	6a12      	ldr	r2, [r2, #32]
 8016aee:	6912      	ldr	r2, [r2, #16]
 8016af0:	3301      	adds	r3, #1
 8016af2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8016af6:	4299      	cmp	r1, r3
 8016af8:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8016afc:	d1f4      	bne.n	8016ae8 <rmw_wait+0xb8>
 8016afe:	b34c      	cbz	r4, 8016b54 <rmw_wait+0x124>
 8016b00:	4622      	mov	r2, r4
 8016b02:	2300      	movs	r3, #0
 8016b04:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 8016b08:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8016b0c:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 8016b10:	440b      	add	r3, r1
 8016b12:	b2db      	uxtb	r3, r3
 8016b14:	2a00      	cmp	r2, #0
 8016b16:	d1f5      	bne.n	8016b04 <rmw_wait+0xd4>
 8016b18:	2b00      	cmp	r3, #0
 8016b1a:	f000 8084 	beq.w	8016c26 <rmw_wait+0x1f6>
 8016b1e:	1c7a      	adds	r2, r7, #1
 8016b20:	d00d      	beq.n	8016b3e <rmw_wait+0x10e>
 8016b22:	ee07 7a90 	vmov	s15, r7
 8016b26:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8016b2a:	ee07 3a90 	vmov	s15, r3
 8016b2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016b32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8016b36:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8016b3a:	ee17 7a90 	vmov	r7, s15
 8016b3e:	68a0      	ldr	r0, [r4, #8]
 8016b40:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 8016b44:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 8016b48:	2b00      	cmp	r3, #0
 8016b4a:	f040 8090 	bne.w	8016c6e <rmw_wait+0x23e>
 8016b4e:	6864      	ldr	r4, [r4, #4]
 8016b50:	2c00      	cmp	r4, #0
 8016b52:	d1f4      	bne.n	8016b3e <rmw_wait+0x10e>
 8016b54:	f1b9 0f00 	cmp.w	r9, #0
 8016b58:	f000 80bc 	beq.w	8016cd4 <rmw_wait+0x2a4>
 8016b5c:	f8d9 7000 	ldr.w	r7, [r9]
 8016b60:	2f00      	cmp	r7, #0
 8016b62:	f000 808e 	beq.w	8016c82 <rmw_wait+0x252>
 8016b66:	2400      	movs	r4, #0
 8016b68:	4627      	mov	r7, r4
 8016b6a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8016b6e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016b72:	f7f8 f8b1 	bl	800ecd8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8016b76:	2800      	cmp	r0, #0
 8016b78:	d05f      	beq.n	8016c3a <rmw_wait+0x20a>
 8016b7a:	f8d9 3000 	ldr.w	r3, [r9]
 8016b7e:	3401      	adds	r4, #1
 8016b80:	42a3      	cmp	r3, r4
 8016b82:	f04f 0701 	mov.w	r7, #1
 8016b86:	d8f0      	bhi.n	8016b6a <rmw_wait+0x13a>
 8016b88:	f1b8 0f00 	cmp.w	r8, #0
 8016b8c:	d012      	beq.n	8016bb4 <rmw_wait+0x184>
 8016b8e:	f8d8 3000 	ldr.w	r3, [r8]
 8016b92:	b17b      	cbz	r3, 8016bb4 <rmw_wait+0x184>
 8016b94:	2400      	movs	r4, #0
 8016b96:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8016b9a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016b9e:	f7f8 f89b 	bl	800ecd8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8016ba2:	2800      	cmp	r0, #0
 8016ba4:	d051      	beq.n	8016c4a <rmw_wait+0x21a>
 8016ba6:	f8d8 3000 	ldr.w	r3, [r8]
 8016baa:	3401      	adds	r4, #1
 8016bac:	42a3      	cmp	r3, r4
 8016bae:	f04f 0701 	mov.w	r7, #1
 8016bb2:	d8f0      	bhi.n	8016b96 <rmw_wait+0x166>
 8016bb4:	b1dd      	cbz	r5, 8016bee <rmw_wait+0x1be>
 8016bb6:	682b      	ldr	r3, [r5, #0]
 8016bb8:	b1cb      	cbz	r3, 8016bee <rmw_wait+0x1be>
 8016bba:	2400      	movs	r4, #0
 8016bbc:	686b      	ldr	r3, [r5, #4]
 8016bbe:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016bc2:	f7f8 f889 	bl	800ecd8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8016bc6:	b158      	cbz	r0, 8016be0 <rmw_wait+0x1b0>
 8016bc8:	682b      	ldr	r3, [r5, #0]
 8016bca:	3401      	adds	r4, #1
 8016bcc:	42a3      	cmp	r3, r4
 8016bce:	d969      	bls.n	8016ca4 <rmw_wait+0x274>
 8016bd0:	686b      	ldr	r3, [r5, #4]
 8016bd2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8016bd6:	2701      	movs	r7, #1
 8016bd8:	f7f8 f87e 	bl	800ecd8 <rmw_uxrce_find_static_input_buffer_by_owner>
 8016bdc:	2800      	cmp	r0, #0
 8016bde:	d1f3      	bne.n	8016bc8 <rmw_wait+0x198>
 8016be0:	e9d5 3200 	ldrd	r3, r2, [r5]
 8016be4:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8016be8:	3401      	adds	r4, #1
 8016bea:	42a3      	cmp	r3, r4
 8016bec:	d8e6      	bhi.n	8016bbc <rmw_wait+0x18c>
 8016bee:	b1a6      	cbz	r6, 8016c1a <rmw_wait+0x1ea>
 8016bf0:	6834      	ldr	r4, [r6, #0]
 8016bf2:	b194      	cbz	r4, 8016c1a <rmw_wait+0x1ea>
 8016bf4:	2300      	movs	r3, #0
 8016bf6:	461d      	mov	r5, r3
 8016bf8:	e004      	b.n	8016c04 <rmw_wait+0x1d4>
 8016bfa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8016bfe:	3301      	adds	r3, #1
 8016c00:	42a3      	cmp	r3, r4
 8016c02:	d00a      	beq.n	8016c1a <rmw_wait+0x1ea>
 8016c04:	6870      	ldr	r0, [r6, #4]
 8016c06:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 8016c0a:	7c0a      	ldrb	r2, [r1, #16]
 8016c0c:	2a00      	cmp	r2, #0
 8016c0e:	d0f4      	beq.n	8016bfa <rmw_wait+0x1ca>
 8016c10:	3301      	adds	r3, #1
 8016c12:	42a3      	cmp	r3, r4
 8016c14:	740d      	strb	r5, [r1, #16]
 8016c16:	4617      	mov	r7, r2
 8016c18:	d1f4      	bne.n	8016c04 <rmw_wait+0x1d4>
 8016c1a:	2f00      	cmp	r7, #0
 8016c1c:	d03e      	beq.n	8016c9c <rmw_wait+0x26c>
 8016c1e:	2000      	movs	r0, #0
 8016c20:	b009      	add	sp, #36	@ 0x24
 8016c22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016c26:	68a0      	ldr	r0, [r4, #8]
 8016c28:	2100      	movs	r1, #0
 8016c2a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016c2e:	f7fa fc01 	bl	8011434 <uxr_run_session_timeout>
 8016c32:	6864      	ldr	r4, [r4, #4]
 8016c34:	2c00      	cmp	r4, #0
 8016c36:	d1f6      	bne.n	8016c26 <rmw_wait+0x1f6>
 8016c38:	e78c      	b.n	8016b54 <rmw_wait+0x124>
 8016c3a:	e9d9 3200 	ldrd	r3, r2, [r9]
 8016c3e:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8016c42:	3401      	adds	r4, #1
 8016c44:	42a3      	cmp	r3, r4
 8016c46:	d890      	bhi.n	8016b6a <rmw_wait+0x13a>
 8016c48:	e79e      	b.n	8016b88 <rmw_wait+0x158>
 8016c4a:	e9d8 3200 	ldrd	r3, r2, [r8]
 8016c4e:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8016c52:	3401      	adds	r4, #1
 8016c54:	429c      	cmp	r4, r3
 8016c56:	d39e      	bcc.n	8016b96 <rmw_wait+0x166>
 8016c58:	e7ac      	b.n	8016bb4 <rmw_wait+0x184>
 8016c5a:	2b00      	cmp	r3, #0
 8016c5c:	f47f aef3 	bne.w	8016a46 <rmw_wait+0x16>
 8016c60:	2800      	cmp	r0, #0
 8016c62:	f47f aef0 	bne.w	8016a46 <rmw_wait+0x16>
 8016c66:	2900      	cmp	r1, #0
 8016c68:	f47f aeed 	bne.w	8016a46 <rmw_wait+0x16>
 8016c6c:	e7d7      	b.n	8016c1e <rmw_wait+0x1ee>
 8016c6e:	4639      	mov	r1, r7
 8016c70:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016c74:	f7fa fbf8 	bl	8011468 <uxr_run_session_until_data>
 8016c78:	6864      	ldr	r4, [r4, #4]
 8016c7a:	2c00      	cmp	r4, #0
 8016c7c:	f47f af5f 	bne.w	8016b3e <rmw_wait+0x10e>
 8016c80:	e768      	b.n	8016b54 <rmw_wait+0x124>
 8016c82:	f1b8 0f00 	cmp.w	r8, #0
 8016c86:	d032      	beq.n	8016cee <rmw_wait+0x2be>
 8016c88:	f8d8 3000 	ldr.w	r3, [r8]
 8016c8c:	2b00      	cmp	r3, #0
 8016c8e:	d181      	bne.n	8016b94 <rmw_wait+0x164>
 8016c90:	461f      	mov	r7, r3
 8016c92:	2d00      	cmp	r5, #0
 8016c94:	d18f      	bne.n	8016bb6 <rmw_wait+0x186>
 8016c96:	462f      	mov	r7, r5
 8016c98:	2e00      	cmp	r6, #0
 8016c9a:	d1a9      	bne.n	8016bf0 <rmw_wait+0x1c0>
 8016c9c:	2002      	movs	r0, #2
 8016c9e:	b009      	add	sp, #36	@ 0x24
 8016ca0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016ca4:	2e00      	cmp	r6, #0
 8016ca6:	d0ba      	beq.n	8016c1e <rmw_wait+0x1ee>
 8016ca8:	6834      	ldr	r4, [r6, #0]
 8016caa:	2701      	movs	r7, #1
 8016cac:	2c00      	cmp	r4, #0
 8016cae:	d1a1      	bne.n	8016bf4 <rmw_wait+0x1c4>
 8016cb0:	e7b5      	b.n	8016c1e <rmw_wait+0x1ee>
 8016cb2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8016cb6:	f7ff fac3 	bl	8016240 <rmw_time_total_nsec>
 8016cba:	2300      	movs	r3, #0
 8016cbc:	4a13      	ldr	r2, [pc, #76]	@ (8016d0c <rmw_wait+0x2dc>)
 8016cbe:	f7e9 ff7d 	bl	8000bbc <__aeabi_uldivmod>
 8016cc2:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8016cc6:	f171 0300 	sbcs.w	r3, r1, #0
 8016cca:	4607      	mov	r7, r0
 8016ccc:	bfa8      	it	ge
 8016cce:	f06f 4700 	mvnge.w	r7, #2147483648	@ 0x80000000
 8016cd2:	e6c9      	b.n	8016a68 <rmw_wait+0x38>
 8016cd4:	f1b8 0f00 	cmp.w	r8, #0
 8016cd8:	d009      	beq.n	8016cee <rmw_wait+0x2be>
 8016cda:	f8d8 3000 	ldr.w	r3, [r8]
 8016cde:	464f      	mov	r7, r9
 8016ce0:	2b00      	cmp	r3, #0
 8016ce2:	f47f af57 	bne.w	8016b94 <rmw_wait+0x164>
 8016ce6:	2d00      	cmp	r5, #0
 8016ce8:	f47f af65 	bne.w	8016bb6 <rmw_wait+0x186>
 8016cec:	e7d3      	b.n	8016c96 <rmw_wait+0x266>
 8016cee:	b17d      	cbz	r5, 8016d10 <rmw_wait+0x2e0>
 8016cf0:	682b      	ldr	r3, [r5, #0]
 8016cf2:	4647      	mov	r7, r8
 8016cf4:	2b00      	cmp	r3, #0
 8016cf6:	f47f af60 	bne.w	8016bba <rmw_wait+0x18a>
 8016cfa:	2e00      	cmp	r6, #0
 8016cfc:	f47f af78 	bne.w	8016bf0 <rmw_wait+0x1c0>
 8016d00:	e7cc      	b.n	8016c9c <rmw_wait+0x26c>
 8016d02:	bf00      	nop
 8016d04:	080199a0 	.word	0x080199a0
 8016d08:	20010eac 	.word	0x20010eac
 8016d0c:	000f4240 	.word	0x000f4240
 8016d10:	2e00      	cmp	r6, #0
 8016d12:	d0c3      	beq.n	8016c9c <rmw_wait+0x26c>
 8016d14:	6834      	ldr	r4, [r6, #0]
 8016d16:	462f      	mov	r7, r5
 8016d18:	2c00      	cmp	r4, #0
 8016d1a:	f47f af6b 	bne.w	8016bf4 <rmw_wait+0x1c4>
 8016d1e:	e7bd      	b.n	8016c9c <rmw_wait+0x26c>

08016d20 <rmw_create_wait_set>:
 8016d20:	b508      	push	{r3, lr}
 8016d22:	4803      	ldr	r0, [pc, #12]	@ (8016d30 <rmw_create_wait_set+0x10>)
 8016d24:	f7ff fc1a 	bl	801655c <get_memory>
 8016d28:	b108      	cbz	r0, 8016d2e <rmw_create_wait_set+0xe>
 8016d2a:	6880      	ldr	r0, [r0, #8]
 8016d2c:	3010      	adds	r0, #16
 8016d2e:	bd08      	pop	{r3, pc}
 8016d30:	20010eec 	.word	0x20010eec

08016d34 <rmw_destroy_wait_set>:
 8016d34:	b508      	push	{r3, lr}
 8016d36:	4b08      	ldr	r3, [pc, #32]	@ (8016d58 <rmw_destroy_wait_set+0x24>)
 8016d38:	6819      	ldr	r1, [r3, #0]
 8016d3a:	b911      	cbnz	r1, 8016d42 <rmw_destroy_wait_set+0xe>
 8016d3c:	e00a      	b.n	8016d54 <rmw_destroy_wait_set+0x20>
 8016d3e:	6849      	ldr	r1, [r1, #4]
 8016d40:	b141      	cbz	r1, 8016d54 <rmw_destroy_wait_set+0x20>
 8016d42:	688b      	ldr	r3, [r1, #8]
 8016d44:	3310      	adds	r3, #16
 8016d46:	4298      	cmp	r0, r3
 8016d48:	d1f9      	bne.n	8016d3e <rmw_destroy_wait_set+0xa>
 8016d4a:	4803      	ldr	r0, [pc, #12]	@ (8016d58 <rmw_destroy_wait_set+0x24>)
 8016d4c:	f7ff fc16 	bl	801657c <put_memory>
 8016d50:	2000      	movs	r0, #0
 8016d52:	bd08      	pop	{r3, pc}
 8016d54:	2001      	movs	r0, #1
 8016d56:	bd08      	pop	{r3, pc}
 8016d58:	20010eec 	.word	0x20010eec

08016d5c <rmw_uros_epoch_nanos>:
 8016d5c:	4b05      	ldr	r3, [pc, #20]	@ (8016d74 <rmw_uros_epoch_nanos+0x18>)
 8016d5e:	681b      	ldr	r3, [r3, #0]
 8016d60:	b123      	cbz	r3, 8016d6c <rmw_uros_epoch_nanos+0x10>
 8016d62:	6898      	ldr	r0, [r3, #8]
 8016d64:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8016d68:	f7f9 bfd4 	b.w	8010d14 <uxr_epoch_nanos>
 8016d6c:	2000      	movs	r0, #0
 8016d6e:	2100      	movs	r1, #0
 8016d70:	4770      	bx	lr
 8016d72:	bf00      	nop
 8016d74:	20010eac 	.word	0x20010eac

08016d78 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 8016d78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016d7c:	6805      	ldr	r5, [r0, #0]
 8016d7e:	4604      	mov	r4, r0
 8016d80:	4628      	mov	r0, r5
 8016d82:	460e      	mov	r6, r1
 8016d84:	f7e9 fa44 	bl	8000210 <strcmp>
 8016d88:	b1c8      	cbz	r0, 8016dbe <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 8016d8a:	4b11      	ldr	r3, [pc, #68]	@ (8016dd0 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 8016d8c:	681b      	ldr	r3, [r3, #0]
 8016d8e:	429d      	cmp	r5, r3
 8016d90:	d112      	bne.n	8016db8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8016d92:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8016d96:	f8d8 4000 	ldr.w	r4, [r8]
 8016d9a:	b16c      	cbz	r4, 8016db8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 8016d9c:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8016da0:	2700      	movs	r7, #0
 8016da2:	3d04      	subs	r5, #4
 8016da4:	f855 0f04 	ldr.w	r0, [r5, #4]!
 8016da8:	4631      	mov	r1, r6
 8016daa:	f7e9 fa31 	bl	8000210 <strcmp>
 8016dae:	00bb      	lsls	r3, r7, #2
 8016db0:	b140      	cbz	r0, 8016dc4 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 8016db2:	3701      	adds	r7, #1
 8016db4:	42bc      	cmp	r4, r7
 8016db6:	d1f5      	bne.n	8016da4 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 8016db8:	2000      	movs	r0, #0
 8016dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016dbe:	4620      	mov	r0, r4
 8016dc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016dc4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8016dc8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016dcc:	58d3      	ldr	r3, [r2, r3]
 8016dce:	4718      	bx	r3
 8016dd0:	200000d8 	.word	0x200000d8

08016dd4 <std_msgs__msg__Int32__init>:
 8016dd4:	3800      	subs	r0, #0
 8016dd6:	bf18      	it	ne
 8016dd8:	2001      	movne	r0, #1
 8016dda:	4770      	bx	lr

08016ddc <std_msgs__msg__Int32__fini>:
 8016ddc:	4770      	bx	lr
 8016dde:	bf00      	nop

08016de0 <ucdr_serialize_endian_array_char>:
 8016de0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016de4:	4619      	mov	r1, r3
 8016de6:	461f      	mov	r7, r3
 8016de8:	4605      	mov	r5, r0
 8016dea:	4690      	mov	r8, r2
 8016dec:	f7f9 f892 	bl	800ff14 <ucdr_check_buffer_available_for>
 8016df0:	b9e0      	cbnz	r0, 8016e2c <ucdr_serialize_endian_array_char+0x4c>
 8016df2:	463e      	mov	r6, r7
 8016df4:	e009      	b.n	8016e0a <ucdr_serialize_endian_array_char+0x2a>
 8016df6:	68a8      	ldr	r0, [r5, #8]
 8016df8:	f001 fe77 	bl	8018aea <memcpy>
 8016dfc:	68ab      	ldr	r3, [r5, #8]
 8016dfe:	6928      	ldr	r0, [r5, #16]
 8016e00:	4423      	add	r3, r4
 8016e02:	4420      	add	r0, r4
 8016e04:	1b36      	subs	r6, r6, r4
 8016e06:	60ab      	str	r3, [r5, #8]
 8016e08:	6128      	str	r0, [r5, #16]
 8016e0a:	4631      	mov	r1, r6
 8016e0c:	2201      	movs	r2, #1
 8016e0e:	4628      	mov	r0, r5
 8016e10:	f7f9 f908 	bl	8010024 <ucdr_check_final_buffer_behavior_array>
 8016e14:	1bb9      	subs	r1, r7, r6
 8016e16:	4441      	add	r1, r8
 8016e18:	4604      	mov	r4, r0
 8016e1a:	4602      	mov	r2, r0
 8016e1c:	2800      	cmp	r0, #0
 8016e1e:	d1ea      	bne.n	8016df6 <ucdr_serialize_endian_array_char+0x16>
 8016e20:	2301      	movs	r3, #1
 8016e22:	7da8      	ldrb	r0, [r5, #22]
 8016e24:	756b      	strb	r3, [r5, #21]
 8016e26:	4058      	eors	r0, r3
 8016e28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016e2c:	463a      	mov	r2, r7
 8016e2e:	68a8      	ldr	r0, [r5, #8]
 8016e30:	4641      	mov	r1, r8
 8016e32:	f001 fe5a 	bl	8018aea <memcpy>
 8016e36:	68aa      	ldr	r2, [r5, #8]
 8016e38:	692b      	ldr	r3, [r5, #16]
 8016e3a:	443a      	add	r2, r7
 8016e3c:	443b      	add	r3, r7
 8016e3e:	60aa      	str	r2, [r5, #8]
 8016e40:	612b      	str	r3, [r5, #16]
 8016e42:	e7ed      	b.n	8016e20 <ucdr_serialize_endian_array_char+0x40>

08016e44 <ucdr_deserialize_endian_array_char>:
 8016e44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016e48:	4619      	mov	r1, r3
 8016e4a:	461f      	mov	r7, r3
 8016e4c:	4605      	mov	r5, r0
 8016e4e:	4690      	mov	r8, r2
 8016e50:	f7f9 f860 	bl	800ff14 <ucdr_check_buffer_available_for>
 8016e54:	b9e0      	cbnz	r0, 8016e90 <ucdr_deserialize_endian_array_char+0x4c>
 8016e56:	463e      	mov	r6, r7
 8016e58:	e009      	b.n	8016e6e <ucdr_deserialize_endian_array_char+0x2a>
 8016e5a:	68a9      	ldr	r1, [r5, #8]
 8016e5c:	f001 fe45 	bl	8018aea <memcpy>
 8016e60:	68ab      	ldr	r3, [r5, #8]
 8016e62:	6928      	ldr	r0, [r5, #16]
 8016e64:	4423      	add	r3, r4
 8016e66:	4420      	add	r0, r4
 8016e68:	1b36      	subs	r6, r6, r4
 8016e6a:	60ab      	str	r3, [r5, #8]
 8016e6c:	6128      	str	r0, [r5, #16]
 8016e6e:	2201      	movs	r2, #1
 8016e70:	4631      	mov	r1, r6
 8016e72:	4628      	mov	r0, r5
 8016e74:	f7f9 f8d6 	bl	8010024 <ucdr_check_final_buffer_behavior_array>
 8016e78:	4604      	mov	r4, r0
 8016e7a:	1bb8      	subs	r0, r7, r6
 8016e7c:	4440      	add	r0, r8
 8016e7e:	4622      	mov	r2, r4
 8016e80:	2c00      	cmp	r4, #0
 8016e82:	d1ea      	bne.n	8016e5a <ucdr_deserialize_endian_array_char+0x16>
 8016e84:	2301      	movs	r3, #1
 8016e86:	7da8      	ldrb	r0, [r5, #22]
 8016e88:	756b      	strb	r3, [r5, #21]
 8016e8a:	4058      	eors	r0, r3
 8016e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016e90:	463a      	mov	r2, r7
 8016e92:	68a9      	ldr	r1, [r5, #8]
 8016e94:	4640      	mov	r0, r8
 8016e96:	f001 fe28 	bl	8018aea <memcpy>
 8016e9a:	68aa      	ldr	r2, [r5, #8]
 8016e9c:	692b      	ldr	r3, [r5, #16]
 8016e9e:	443a      	add	r2, r7
 8016ea0:	443b      	add	r3, r7
 8016ea2:	60aa      	str	r2, [r5, #8]
 8016ea4:	612b      	str	r3, [r5, #16]
 8016ea6:	e7ed      	b.n	8016e84 <ucdr_deserialize_endian_array_char+0x40>

08016ea8 <ucdr_serialize_array_uint8_t>:
 8016ea8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016eac:	4688      	mov	r8, r1
 8016eae:	4611      	mov	r1, r2
 8016eb0:	4617      	mov	r7, r2
 8016eb2:	4605      	mov	r5, r0
 8016eb4:	f7f9 f82e 	bl	800ff14 <ucdr_check_buffer_available_for>
 8016eb8:	b9e0      	cbnz	r0, 8016ef4 <ucdr_serialize_array_uint8_t+0x4c>
 8016eba:	463e      	mov	r6, r7
 8016ebc:	e009      	b.n	8016ed2 <ucdr_serialize_array_uint8_t+0x2a>
 8016ebe:	68a8      	ldr	r0, [r5, #8]
 8016ec0:	f001 fe13 	bl	8018aea <memcpy>
 8016ec4:	68aa      	ldr	r2, [r5, #8]
 8016ec6:	692b      	ldr	r3, [r5, #16]
 8016ec8:	4422      	add	r2, r4
 8016eca:	4423      	add	r3, r4
 8016ecc:	1b36      	subs	r6, r6, r4
 8016ece:	60aa      	str	r2, [r5, #8]
 8016ed0:	612b      	str	r3, [r5, #16]
 8016ed2:	4631      	mov	r1, r6
 8016ed4:	2201      	movs	r2, #1
 8016ed6:	4628      	mov	r0, r5
 8016ed8:	f7f9 f8a4 	bl	8010024 <ucdr_check_final_buffer_behavior_array>
 8016edc:	1bb9      	subs	r1, r7, r6
 8016ede:	4441      	add	r1, r8
 8016ee0:	4604      	mov	r4, r0
 8016ee2:	4602      	mov	r2, r0
 8016ee4:	2800      	cmp	r0, #0
 8016ee6:	d1ea      	bne.n	8016ebe <ucdr_serialize_array_uint8_t+0x16>
 8016ee8:	2301      	movs	r3, #1
 8016eea:	7da8      	ldrb	r0, [r5, #22]
 8016eec:	756b      	strb	r3, [r5, #21]
 8016eee:	4058      	eors	r0, r3
 8016ef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ef4:	463a      	mov	r2, r7
 8016ef6:	68a8      	ldr	r0, [r5, #8]
 8016ef8:	4641      	mov	r1, r8
 8016efa:	f001 fdf6 	bl	8018aea <memcpy>
 8016efe:	68aa      	ldr	r2, [r5, #8]
 8016f00:	692b      	ldr	r3, [r5, #16]
 8016f02:	443a      	add	r2, r7
 8016f04:	443b      	add	r3, r7
 8016f06:	60aa      	str	r2, [r5, #8]
 8016f08:	612b      	str	r3, [r5, #16]
 8016f0a:	e7ed      	b.n	8016ee8 <ucdr_serialize_array_uint8_t+0x40>

08016f0c <ucdr_serialize_endian_array_uint8_t>:
 8016f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016f10:	4619      	mov	r1, r3
 8016f12:	461f      	mov	r7, r3
 8016f14:	4605      	mov	r5, r0
 8016f16:	4690      	mov	r8, r2
 8016f18:	f7f8 fffc 	bl	800ff14 <ucdr_check_buffer_available_for>
 8016f1c:	b9e0      	cbnz	r0, 8016f58 <ucdr_serialize_endian_array_uint8_t+0x4c>
 8016f1e:	463e      	mov	r6, r7
 8016f20:	e009      	b.n	8016f36 <ucdr_serialize_endian_array_uint8_t+0x2a>
 8016f22:	68a8      	ldr	r0, [r5, #8]
 8016f24:	f001 fde1 	bl	8018aea <memcpy>
 8016f28:	68ab      	ldr	r3, [r5, #8]
 8016f2a:	6928      	ldr	r0, [r5, #16]
 8016f2c:	4423      	add	r3, r4
 8016f2e:	4420      	add	r0, r4
 8016f30:	1b36      	subs	r6, r6, r4
 8016f32:	60ab      	str	r3, [r5, #8]
 8016f34:	6128      	str	r0, [r5, #16]
 8016f36:	4631      	mov	r1, r6
 8016f38:	2201      	movs	r2, #1
 8016f3a:	4628      	mov	r0, r5
 8016f3c:	f7f9 f872 	bl	8010024 <ucdr_check_final_buffer_behavior_array>
 8016f40:	1bb9      	subs	r1, r7, r6
 8016f42:	4441      	add	r1, r8
 8016f44:	4604      	mov	r4, r0
 8016f46:	4602      	mov	r2, r0
 8016f48:	2800      	cmp	r0, #0
 8016f4a:	d1ea      	bne.n	8016f22 <ucdr_serialize_endian_array_uint8_t+0x16>
 8016f4c:	2301      	movs	r3, #1
 8016f4e:	7da8      	ldrb	r0, [r5, #22]
 8016f50:	756b      	strb	r3, [r5, #21]
 8016f52:	4058      	eors	r0, r3
 8016f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016f58:	463a      	mov	r2, r7
 8016f5a:	68a8      	ldr	r0, [r5, #8]
 8016f5c:	4641      	mov	r1, r8
 8016f5e:	f001 fdc4 	bl	8018aea <memcpy>
 8016f62:	68aa      	ldr	r2, [r5, #8]
 8016f64:	692b      	ldr	r3, [r5, #16]
 8016f66:	443a      	add	r2, r7
 8016f68:	443b      	add	r3, r7
 8016f6a:	60aa      	str	r2, [r5, #8]
 8016f6c:	612b      	str	r3, [r5, #16]
 8016f6e:	e7ed      	b.n	8016f4c <ucdr_serialize_endian_array_uint8_t+0x40>

08016f70 <ucdr_deserialize_array_uint8_t>:
 8016f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016f74:	4688      	mov	r8, r1
 8016f76:	4611      	mov	r1, r2
 8016f78:	4617      	mov	r7, r2
 8016f7a:	4605      	mov	r5, r0
 8016f7c:	f7f8 ffca 	bl	800ff14 <ucdr_check_buffer_available_for>
 8016f80:	b9e0      	cbnz	r0, 8016fbc <ucdr_deserialize_array_uint8_t+0x4c>
 8016f82:	463e      	mov	r6, r7
 8016f84:	e009      	b.n	8016f9a <ucdr_deserialize_array_uint8_t+0x2a>
 8016f86:	68a9      	ldr	r1, [r5, #8]
 8016f88:	f001 fdaf 	bl	8018aea <memcpy>
 8016f8c:	68aa      	ldr	r2, [r5, #8]
 8016f8e:	692b      	ldr	r3, [r5, #16]
 8016f90:	4422      	add	r2, r4
 8016f92:	4423      	add	r3, r4
 8016f94:	1b36      	subs	r6, r6, r4
 8016f96:	60aa      	str	r2, [r5, #8]
 8016f98:	612b      	str	r3, [r5, #16]
 8016f9a:	2201      	movs	r2, #1
 8016f9c:	4631      	mov	r1, r6
 8016f9e:	4628      	mov	r0, r5
 8016fa0:	f7f9 f840 	bl	8010024 <ucdr_check_final_buffer_behavior_array>
 8016fa4:	4604      	mov	r4, r0
 8016fa6:	1bb8      	subs	r0, r7, r6
 8016fa8:	4440      	add	r0, r8
 8016faa:	4622      	mov	r2, r4
 8016fac:	2c00      	cmp	r4, #0
 8016fae:	d1ea      	bne.n	8016f86 <ucdr_deserialize_array_uint8_t+0x16>
 8016fb0:	2301      	movs	r3, #1
 8016fb2:	7da8      	ldrb	r0, [r5, #22]
 8016fb4:	756b      	strb	r3, [r5, #21]
 8016fb6:	4058      	eors	r0, r3
 8016fb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016fbc:	463a      	mov	r2, r7
 8016fbe:	68a9      	ldr	r1, [r5, #8]
 8016fc0:	4640      	mov	r0, r8
 8016fc2:	f001 fd92 	bl	8018aea <memcpy>
 8016fc6:	68aa      	ldr	r2, [r5, #8]
 8016fc8:	692b      	ldr	r3, [r5, #16]
 8016fca:	443a      	add	r2, r7
 8016fcc:	443b      	add	r3, r7
 8016fce:	60aa      	str	r2, [r5, #8]
 8016fd0:	612b      	str	r3, [r5, #16]
 8016fd2:	e7ed      	b.n	8016fb0 <ucdr_deserialize_array_uint8_t+0x40>

08016fd4 <ucdr_deserialize_endian_array_uint8_t>:
 8016fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016fd8:	4619      	mov	r1, r3
 8016fda:	461f      	mov	r7, r3
 8016fdc:	4605      	mov	r5, r0
 8016fde:	4690      	mov	r8, r2
 8016fe0:	f7f8 ff98 	bl	800ff14 <ucdr_check_buffer_available_for>
 8016fe4:	b9e0      	cbnz	r0, 8017020 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 8016fe6:	463e      	mov	r6, r7
 8016fe8:	e009      	b.n	8016ffe <ucdr_deserialize_endian_array_uint8_t+0x2a>
 8016fea:	68a9      	ldr	r1, [r5, #8]
 8016fec:	f001 fd7d 	bl	8018aea <memcpy>
 8016ff0:	68ab      	ldr	r3, [r5, #8]
 8016ff2:	6928      	ldr	r0, [r5, #16]
 8016ff4:	4423      	add	r3, r4
 8016ff6:	4420      	add	r0, r4
 8016ff8:	1b36      	subs	r6, r6, r4
 8016ffa:	60ab      	str	r3, [r5, #8]
 8016ffc:	6128      	str	r0, [r5, #16]
 8016ffe:	2201      	movs	r2, #1
 8017000:	4631      	mov	r1, r6
 8017002:	4628      	mov	r0, r5
 8017004:	f7f9 f80e 	bl	8010024 <ucdr_check_final_buffer_behavior_array>
 8017008:	4604      	mov	r4, r0
 801700a:	1bb8      	subs	r0, r7, r6
 801700c:	4440      	add	r0, r8
 801700e:	4622      	mov	r2, r4
 8017010:	2c00      	cmp	r4, #0
 8017012:	d1ea      	bne.n	8016fea <ucdr_deserialize_endian_array_uint8_t+0x16>
 8017014:	2301      	movs	r3, #1
 8017016:	7da8      	ldrb	r0, [r5, #22]
 8017018:	756b      	strb	r3, [r5, #21]
 801701a:	4058      	eors	r0, r3
 801701c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017020:	463a      	mov	r2, r7
 8017022:	68a9      	ldr	r1, [r5, #8]
 8017024:	4640      	mov	r0, r8
 8017026:	f001 fd60 	bl	8018aea <memcpy>
 801702a:	68aa      	ldr	r2, [r5, #8]
 801702c:	692b      	ldr	r3, [r5, #16]
 801702e:	443a      	add	r2, r7
 8017030:	443b      	add	r3, r7
 8017032:	60aa      	str	r2, [r5, #8]
 8017034:	612b      	str	r3, [r5, #16]
 8017036:	e7ed      	b.n	8017014 <ucdr_deserialize_endian_array_uint8_t+0x40>

08017038 <ucdr_serialize_sequence_char>:
 8017038:	b570      	push	{r4, r5, r6, lr}
 801703a:	4615      	mov	r5, r2
 801703c:	460e      	mov	r6, r1
 801703e:	7d01      	ldrb	r1, [r0, #20]
 8017040:	4604      	mov	r4, r0
 8017042:	f7f8 fabd 	bl	800f5c0 <ucdr_serialize_endian_uint32_t>
 8017046:	b90d      	cbnz	r5, 801704c <ucdr_serialize_sequence_char+0x14>
 8017048:	2001      	movs	r0, #1
 801704a:	bd70      	pop	{r4, r5, r6, pc}
 801704c:	7d21      	ldrb	r1, [r4, #20]
 801704e:	462b      	mov	r3, r5
 8017050:	4632      	mov	r2, r6
 8017052:	4620      	mov	r0, r4
 8017054:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017058:	f7ff bec2 	b.w	8016de0 <ucdr_serialize_endian_array_char>

0801705c <ucdr_deserialize_sequence_char>:
 801705c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017060:	461d      	mov	r5, r3
 8017062:	4616      	mov	r6, r2
 8017064:	460f      	mov	r7, r1
 8017066:	461a      	mov	r2, r3
 8017068:	7d01      	ldrb	r1, [r0, #20]
 801706a:	4604      	mov	r4, r0
 801706c:	f7f8 fbd0 	bl	800f810 <ucdr_deserialize_endian_uint32_t>
 8017070:	682b      	ldr	r3, [r5, #0]
 8017072:	429e      	cmp	r6, r3
 8017074:	bf3c      	itt	cc
 8017076:	2201      	movcc	r2, #1
 8017078:	75a2      	strbcc	r2, [r4, #22]
 801707a:	b913      	cbnz	r3, 8017082 <ucdr_deserialize_sequence_char+0x26>
 801707c:	2001      	movs	r0, #1
 801707e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017082:	7d21      	ldrb	r1, [r4, #20]
 8017084:	463a      	mov	r2, r7
 8017086:	4620      	mov	r0, r4
 8017088:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801708c:	f7ff beda 	b.w	8016e44 <ucdr_deserialize_endian_array_char>

08017090 <ucdr_serialize_sequence_uint8_t>:
 8017090:	b570      	push	{r4, r5, r6, lr}
 8017092:	4615      	mov	r5, r2
 8017094:	460e      	mov	r6, r1
 8017096:	7d01      	ldrb	r1, [r0, #20]
 8017098:	4604      	mov	r4, r0
 801709a:	f7f8 fa91 	bl	800f5c0 <ucdr_serialize_endian_uint32_t>
 801709e:	b90d      	cbnz	r5, 80170a4 <ucdr_serialize_sequence_uint8_t+0x14>
 80170a0:	2001      	movs	r0, #1
 80170a2:	bd70      	pop	{r4, r5, r6, pc}
 80170a4:	7d21      	ldrb	r1, [r4, #20]
 80170a6:	462b      	mov	r3, r5
 80170a8:	4632      	mov	r2, r6
 80170aa:	4620      	mov	r0, r4
 80170ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80170b0:	f7ff bf2c 	b.w	8016f0c <ucdr_serialize_endian_array_uint8_t>

080170b4 <ucdr_deserialize_sequence_uint8_t>:
 80170b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80170b8:	461d      	mov	r5, r3
 80170ba:	4616      	mov	r6, r2
 80170bc:	460f      	mov	r7, r1
 80170be:	461a      	mov	r2, r3
 80170c0:	7d01      	ldrb	r1, [r0, #20]
 80170c2:	4604      	mov	r4, r0
 80170c4:	f7f8 fba4 	bl	800f810 <ucdr_deserialize_endian_uint32_t>
 80170c8:	682b      	ldr	r3, [r5, #0]
 80170ca:	429e      	cmp	r6, r3
 80170cc:	bf3c      	itt	cc
 80170ce:	2201      	movcc	r2, #1
 80170d0:	75a2      	strbcc	r2, [r4, #22]
 80170d2:	b913      	cbnz	r3, 80170da <ucdr_deserialize_sequence_uint8_t+0x26>
 80170d4:	2001      	movs	r0, #1
 80170d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80170da:	7d21      	ldrb	r1, [r4, #20]
 80170dc:	463a      	mov	r2, r7
 80170de:	4620      	mov	r0, r4
 80170e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80170e4:	f7ff bf76 	b.w	8016fd4 <ucdr_deserialize_endian_array_uint8_t>

080170e8 <ucdr_serialize_string>:
 80170e8:	b510      	push	{r4, lr}
 80170ea:	b082      	sub	sp, #8
 80170ec:	4604      	mov	r4, r0
 80170ee:	4608      	mov	r0, r1
 80170f0:	9101      	str	r1, [sp, #4]
 80170f2:	f7e9 f897 	bl	8000224 <strlen>
 80170f6:	9901      	ldr	r1, [sp, #4]
 80170f8:	1c42      	adds	r2, r0, #1
 80170fa:	4620      	mov	r0, r4
 80170fc:	b002      	add	sp, #8
 80170fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017102:	f7ff bf99 	b.w	8017038 <ucdr_serialize_sequence_char>
 8017106:	bf00      	nop

08017108 <ucdr_deserialize_string>:
 8017108:	b500      	push	{lr}
 801710a:	b083      	sub	sp, #12
 801710c:	ab01      	add	r3, sp, #4
 801710e:	f7ff ffa5 	bl	801705c <ucdr_deserialize_sequence_char>
 8017112:	b003      	add	sp, #12
 8017114:	f85d fb04 	ldr.w	pc, [sp], #4

08017118 <uxr_init_input_best_effort_stream>:
 8017118:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801711c:	8003      	strh	r3, [r0, #0]
 801711e:	4770      	bx	lr

08017120 <uxr_reset_input_best_effort_stream>:
 8017120:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017124:	8003      	strh	r3, [r0, #0]
 8017126:	4770      	bx	lr

08017128 <uxr_receive_best_effort_message>:
 8017128:	b538      	push	{r3, r4, r5, lr}
 801712a:	4604      	mov	r4, r0
 801712c:	8800      	ldrh	r0, [r0, #0]
 801712e:	460d      	mov	r5, r1
 8017130:	f000 fd42 	bl	8017bb8 <uxr_seq_num_cmp>
 8017134:	4603      	mov	r3, r0
 8017136:	2b00      	cmp	r3, #0
 8017138:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 801713c:	bfb8      	it	lt
 801713e:	8025      	strhlt	r5, [r4, #0]
 8017140:	bd38      	pop	{r3, r4, r5, pc}
 8017142:	bf00      	nop

08017144 <on_full_input_buffer>:
 8017144:	b570      	push	{r4, r5, r6, lr}
 8017146:	4605      	mov	r5, r0
 8017148:	460c      	mov	r4, r1
 801714a:	682b      	ldr	r3, [r5, #0]
 801714c:	6809      	ldr	r1, [r1, #0]
 801714e:	8920      	ldrh	r0, [r4, #8]
 8017150:	6862      	ldr	r2, [r4, #4]
 8017152:	fbb2 f2f0 	udiv	r2, r2, r0
 8017156:	eba3 0c01 	sub.w	ip, r3, r1
 801715a:	fbbc fcf2 	udiv	ip, ip, r2
 801715e:	f10c 0c01 	add.w	ip, ip, #1
 8017162:	fa1f f38c 	uxth.w	r3, ip
 8017166:	fbb3 f6f0 	udiv	r6, r3, r0
 801716a:	fb00 3316 	mls	r3, r0, r6, r3
 801716e:	b29b      	uxth	r3, r3
 8017170:	fb02 f303 	mul.w	r3, r2, r3
 8017174:	1d18      	adds	r0, r3, #4
 8017176:	4408      	add	r0, r1
 8017178:	7d26      	ldrb	r6, [r4, #20]
 801717a:	f850 2c04 	ldr.w	r2, [r0, #-4]
 801717e:	b116      	cbz	r6, 8017186 <on_full_input_buffer+0x42>
 8017180:	2600      	movs	r6, #0
 8017182:	f840 6c04 	str.w	r6, [r0, #-4]
 8017186:	2a03      	cmp	r2, #3
 8017188:	d801      	bhi.n	801718e <on_full_input_buffer+0x4a>
 801718a:	2001      	movs	r0, #1
 801718c:	bd70      	pop	{r4, r5, r6, pc}
 801718e:	3308      	adds	r3, #8
 8017190:	4419      	add	r1, r3
 8017192:	4628      	mov	r0, r5
 8017194:	692b      	ldr	r3, [r5, #16]
 8017196:	3a04      	subs	r2, #4
 8017198:	f7f8 ff08 	bl	800ffac <ucdr_init_buffer_origin>
 801719c:	4628      	mov	r0, r5
 801719e:	4903      	ldr	r1, [pc, #12]	@ (80171ac <on_full_input_buffer+0x68>)
 80171a0:	4622      	mov	r2, r4
 80171a2:	f7f8 fedf 	bl	800ff64 <ucdr_set_on_full_buffer_callback>
 80171a6:	2000      	movs	r0, #0
 80171a8:	bd70      	pop	{r4, r5, r6, pc}
 80171aa:	bf00      	nop
 80171ac:	08017145 	.word	0x08017145

080171b0 <uxr_init_input_reliable_stream>:
 80171b0:	b500      	push	{lr}
 80171b2:	e9c0 1200 	strd	r1, r2, [r0]
 80171b6:	f04f 0e00 	mov.w	lr, #0
 80171ba:	9a01      	ldr	r2, [sp, #4]
 80171bc:	8103      	strh	r3, [r0, #8]
 80171be:	6102      	str	r2, [r0, #16]
 80171c0:	f880 e014 	strb.w	lr, [r0, #20]
 80171c4:	b1d3      	cbz	r3, 80171fc <uxr_init_input_reliable_stream+0x4c>
 80171c6:	f8c1 e000 	str.w	lr, [r1]
 80171ca:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 80171ce:	f1bc 0f01 	cmp.w	ip, #1
 80171d2:	d913      	bls.n	80171fc <uxr_init_input_reliable_stream+0x4c>
 80171d4:	2301      	movs	r3, #1
 80171d6:	fbb3 f1fc 	udiv	r1, r3, ip
 80171da:	fb0c 3111 	mls	r1, ip, r1, r3
 80171de:	b289      	uxth	r1, r1
 80171e0:	6842      	ldr	r2, [r0, #4]
 80171e2:	fbb2 f2fc 	udiv	r2, r2, ip
 80171e6:	fb01 f202 	mul.w	r2, r1, r2
 80171ea:	6801      	ldr	r1, [r0, #0]
 80171ec:	f841 e002 	str.w	lr, [r1, r2]
 80171f0:	3301      	adds	r3, #1
 80171f2:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 80171f6:	b29b      	uxth	r3, r3
 80171f8:	459c      	cmp	ip, r3
 80171fa:	d8ec      	bhi.n	80171d6 <uxr_init_input_reliable_stream+0x26>
 80171fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017200:	60c3      	str	r3, [r0, #12]
 8017202:	f85d fb04 	ldr.w	pc, [sp], #4
 8017206:	bf00      	nop

08017208 <uxr_reset_input_reliable_stream>:
 8017208:	8901      	ldrh	r1, [r0, #8]
 801720a:	b1e9      	cbz	r1, 8017248 <uxr_reset_input_reliable_stream+0x40>
 801720c:	f04f 0c00 	mov.w	ip, #0
 8017210:	b500      	push	{lr}
 8017212:	4663      	mov	r3, ip
 8017214:	46e6      	mov	lr, ip
 8017216:	fbb3 f2f1 	udiv	r2, r3, r1
 801721a:	fb01 3312 	mls	r3, r1, r2, r3
 801721e:	b29b      	uxth	r3, r3
 8017220:	6842      	ldr	r2, [r0, #4]
 8017222:	fbb2 f2f1 	udiv	r2, r2, r1
 8017226:	fb02 f303 	mul.w	r3, r2, r3
 801722a:	6802      	ldr	r2, [r0, #0]
 801722c:	f842 e003 	str.w	lr, [r2, r3]
 8017230:	f10c 0c01 	add.w	ip, ip, #1
 8017234:	8901      	ldrh	r1, [r0, #8]
 8017236:	fa1f f38c 	uxth.w	r3, ip
 801723a:	4299      	cmp	r1, r3
 801723c:	d8eb      	bhi.n	8017216 <uxr_reset_input_reliable_stream+0xe>
 801723e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8017242:	60c3      	str	r3, [r0, #12]
 8017244:	f85d fb04 	ldr.w	pc, [sp], #4
 8017248:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801724c:	60c3      	str	r3, [r0, #12]
 801724e:	4770      	bx	lr

08017250 <uxr_receive_reliable_message>:
 8017250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017254:	4604      	mov	r4, r0
 8017256:	460d      	mov	r5, r1
 8017258:	8901      	ldrh	r1, [r0, #8]
 801725a:	8980      	ldrh	r0, [r0, #12]
 801725c:	4690      	mov	r8, r2
 801725e:	461f      	mov	r7, r3
 8017260:	f000 fca2 	bl	8017ba8 <uxr_seq_num_add>
 8017264:	4629      	mov	r1, r5
 8017266:	4606      	mov	r6, r0
 8017268:	89a0      	ldrh	r0, [r4, #12]
 801726a:	f000 fca5 	bl	8017bb8 <uxr_seq_num_cmp>
 801726e:	2800      	cmp	r0, #0
 8017270:	db0a      	blt.n	8017288 <uxr_receive_reliable_message+0x38>
 8017272:	2600      	movs	r6, #0
 8017274:	89e0      	ldrh	r0, [r4, #14]
 8017276:	4629      	mov	r1, r5
 8017278:	f000 fc9e 	bl	8017bb8 <uxr_seq_num_cmp>
 801727c:	2800      	cmp	r0, #0
 801727e:	da00      	bge.n	8017282 <uxr_receive_reliable_message+0x32>
 8017280:	81e5      	strh	r5, [r4, #14]
 8017282:	4630      	mov	r0, r6
 8017284:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017288:	4630      	mov	r0, r6
 801728a:	4629      	mov	r1, r5
 801728c:	f000 fc94 	bl	8017bb8 <uxr_seq_num_cmp>
 8017290:	2800      	cmp	r0, #0
 8017292:	dbee      	blt.n	8017272 <uxr_receive_reliable_message+0x22>
 8017294:	6923      	ldr	r3, [r4, #16]
 8017296:	4640      	mov	r0, r8
 8017298:	4798      	blx	r3
 801729a:	2101      	movs	r1, #1
 801729c:	4681      	mov	r9, r0
 801729e:	89a0      	ldrh	r0, [r4, #12]
 80172a0:	f000 fc82 	bl	8017ba8 <uxr_seq_num_add>
 80172a4:	f1b9 0f00 	cmp.w	r9, #0
 80172a8:	d101      	bne.n	80172ae <uxr_receive_reliable_message+0x5e>
 80172aa:	4285      	cmp	r5, r0
 80172ac:	d047      	beq.n	801733e <uxr_receive_reliable_message+0xee>
 80172ae:	8922      	ldrh	r2, [r4, #8]
 80172b0:	fbb5 f0f2 	udiv	r0, r5, r2
 80172b4:	fb02 5010 	mls	r0, r2, r0, r5
 80172b8:	b280      	uxth	r0, r0
 80172ba:	6863      	ldr	r3, [r4, #4]
 80172bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80172c0:	fb00 f303 	mul.w	r3, r0, r3
 80172c4:	6820      	ldr	r0, [r4, #0]
 80172c6:	3304      	adds	r3, #4
 80172c8:	4418      	add	r0, r3
 80172ca:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80172ce:	2b00      	cmp	r3, #0
 80172d0:	d1cf      	bne.n	8017272 <uxr_receive_reliable_message+0x22>
 80172d2:	4641      	mov	r1, r8
 80172d4:	463a      	mov	r2, r7
 80172d6:	f001 fc08 	bl	8018aea <memcpy>
 80172da:	8921      	ldrh	r1, [r4, #8]
 80172dc:	fbb5 f2f1 	udiv	r2, r5, r1
 80172e0:	fb01 5212 	mls	r2, r1, r2, r5
 80172e4:	b292      	uxth	r2, r2
 80172e6:	6863      	ldr	r3, [r4, #4]
 80172e8:	fbb3 f3f1 	udiv	r3, r3, r1
 80172ec:	fb02 f303 	mul.w	r3, r2, r3
 80172f0:	6822      	ldr	r2, [r4, #0]
 80172f2:	50d7      	str	r7, [r2, r3]
 80172f4:	9a08      	ldr	r2, [sp, #32]
 80172f6:	2301      	movs	r3, #1
 80172f8:	7013      	strb	r3, [r2, #0]
 80172fa:	f1b9 0f00 	cmp.w	r9, #0
 80172fe:	d0b8      	beq.n	8017272 <uxr_receive_reliable_message+0x22>
 8017300:	89a6      	ldrh	r6, [r4, #12]
 8017302:	4630      	mov	r0, r6
 8017304:	2101      	movs	r1, #1
 8017306:	f000 fc4f 	bl	8017ba8 <uxr_seq_num_add>
 801730a:	8922      	ldrh	r2, [r4, #8]
 801730c:	6863      	ldr	r3, [r4, #4]
 801730e:	fbb3 f3f2 	udiv	r3, r3, r2
 8017312:	4606      	mov	r6, r0
 8017314:	fbb0 f0f2 	udiv	r0, r0, r2
 8017318:	fb02 6010 	mls	r0, r2, r0, r6
 801731c:	b280      	uxth	r0, r0
 801731e:	fb00 f303 	mul.w	r3, r0, r3
 8017322:	6820      	ldr	r0, [r4, #0]
 8017324:	3304      	adds	r3, #4
 8017326:	4418      	add	r0, r3
 8017328:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801732c:	2b00      	cmp	r3, #0
 801732e:	d0a0      	beq.n	8017272 <uxr_receive_reliable_message+0x22>
 8017330:	6923      	ldr	r3, [r4, #16]
 8017332:	4798      	blx	r3
 8017334:	2802      	cmp	r0, #2
 8017336:	d008      	beq.n	801734a <uxr_receive_reliable_message+0xfa>
 8017338:	2801      	cmp	r0, #1
 801733a:	d0e2      	beq.n	8017302 <uxr_receive_reliable_message+0xb2>
 801733c:	e799      	b.n	8017272 <uxr_receive_reliable_message+0x22>
 801733e:	9b08      	ldr	r3, [sp, #32]
 8017340:	81a5      	strh	r5, [r4, #12]
 8017342:	2601      	movs	r6, #1
 8017344:	f883 9000 	strb.w	r9, [r3]
 8017348:	e794      	b.n	8017274 <uxr_receive_reliable_message+0x24>
 801734a:	2601      	movs	r6, #1
 801734c:	e792      	b.n	8017274 <uxr_receive_reliable_message+0x24>
 801734e:	bf00      	nop

08017350 <uxr_next_input_reliable_buffer_available>:
 8017350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017354:	4604      	mov	r4, r0
 8017356:	460f      	mov	r7, r1
 8017358:	8980      	ldrh	r0, [r0, #12]
 801735a:	2101      	movs	r1, #1
 801735c:	4690      	mov	r8, r2
 801735e:	f000 fc23 	bl	8017ba8 <uxr_seq_num_add>
 8017362:	8922      	ldrh	r2, [r4, #8]
 8017364:	fbb0 f6f2 	udiv	r6, r0, r2
 8017368:	fb02 0616 	mls	r6, r2, r6, r0
 801736c:	b2b6      	uxth	r6, r6
 801736e:	6863      	ldr	r3, [r4, #4]
 8017370:	fbb3 f3f2 	udiv	r3, r3, r2
 8017374:	fb06 f303 	mul.w	r3, r6, r3
 8017378:	6826      	ldr	r6, [r4, #0]
 801737a:	3304      	adds	r3, #4
 801737c:	441e      	add	r6, r3
 801737e:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8017382:	f1b9 0f00 	cmp.w	r9, #0
 8017386:	d023      	beq.n	80173d0 <uxr_next_input_reliable_buffer_available+0x80>
 8017388:	6923      	ldr	r3, [r4, #16]
 801738a:	4605      	mov	r5, r0
 801738c:	4630      	mov	r0, r6
 801738e:	4798      	blx	r3
 8017390:	4682      	mov	sl, r0
 8017392:	b300      	cbz	r0, 80173d6 <uxr_next_input_reliable_buffer_available+0x86>
 8017394:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8017398:	2101      	movs	r1, #1
 801739a:	4650      	mov	r0, sl
 801739c:	f000 fc04 	bl	8017ba8 <uxr_seq_num_add>
 80173a0:	8921      	ldrh	r1, [r4, #8]
 80173a2:	fbb0 f2f1 	udiv	r2, r0, r1
 80173a6:	4682      	mov	sl, r0
 80173a8:	fb01 0212 	mls	r2, r1, r2, r0
 80173ac:	e9d4 0300 	ldrd	r0, r3, [r4]
 80173b0:	b292      	uxth	r2, r2
 80173b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80173b6:	fb02 f303 	mul.w	r3, r2, r3
 80173ba:	3304      	adds	r3, #4
 80173bc:	4418      	add	r0, r3
 80173be:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80173c2:	b12b      	cbz	r3, 80173d0 <uxr_next_input_reliable_buffer_available+0x80>
 80173c4:	6923      	ldr	r3, [r4, #16]
 80173c6:	4798      	blx	r3
 80173c8:	2802      	cmp	r0, #2
 80173ca:	d01b      	beq.n	8017404 <uxr_next_input_reliable_buffer_available+0xb4>
 80173cc:	2801      	cmp	r0, #1
 80173ce:	d0e3      	beq.n	8017398 <uxr_next_input_reliable_buffer_available+0x48>
 80173d0:	2000      	movs	r0, #0
 80173d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80173d6:	464a      	mov	r2, r9
 80173d8:	4631      	mov	r1, r6
 80173da:	4638      	mov	r0, r7
 80173dc:	f7f8 fdee 	bl	800ffbc <ucdr_init_buffer>
 80173e0:	8921      	ldrh	r1, [r4, #8]
 80173e2:	fbb5 f2f1 	udiv	r2, r5, r1
 80173e6:	fb01 5212 	mls	r2, r1, r2, r5
 80173ea:	b292      	uxth	r2, r2
 80173ec:	6863      	ldr	r3, [r4, #4]
 80173ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80173f2:	fb02 f303 	mul.w	r3, r2, r3
 80173f6:	6822      	ldr	r2, [r4, #0]
 80173f8:	f842 a003 	str.w	sl, [r2, r3]
 80173fc:	2001      	movs	r0, #1
 80173fe:	81a5      	strh	r5, [r4, #12]
 8017400:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017404:	8920      	ldrh	r0, [r4, #8]
 8017406:	fbb5 f3f0 	udiv	r3, r5, r0
 801740a:	fb00 5513 	mls	r5, r0, r3, r5
 801740e:	b2ad      	uxth	r5, r5
 8017410:	6863      	ldr	r3, [r4, #4]
 8017412:	fbb3 f3f0 	udiv	r3, r3, r0
 8017416:	fb03 f505 	mul.w	r5, r3, r5
 801741a:	6823      	ldr	r3, [r4, #0]
 801741c:	2000      	movs	r0, #0
 801741e:	5158      	str	r0, [r3, r5]
 8017420:	eb06 0108 	add.w	r1, r6, r8
 8017424:	eba9 0208 	sub.w	r2, r9, r8
 8017428:	4638      	mov	r0, r7
 801742a:	f7f8 fdc7 	bl	800ffbc <ucdr_init_buffer>
 801742e:	4638      	mov	r0, r7
 8017430:	4903      	ldr	r1, [pc, #12]	@ (8017440 <uxr_next_input_reliable_buffer_available+0xf0>)
 8017432:	4622      	mov	r2, r4
 8017434:	f7f8 fd96 	bl	800ff64 <ucdr_set_on_full_buffer_callback>
 8017438:	f8a4 a00c 	strh.w	sl, [r4, #12]
 801743c:	2001      	movs	r0, #1
 801743e:	e7c8      	b.n	80173d2 <uxr_next_input_reliable_buffer_available+0x82>
 8017440:	08017145 	.word	0x08017145

08017444 <uxr_process_heartbeat>:
 8017444:	b538      	push	{r3, r4, r5, lr}
 8017446:	4611      	mov	r1, r2
 8017448:	4604      	mov	r4, r0
 801744a:	89c0      	ldrh	r0, [r0, #14]
 801744c:	4615      	mov	r5, r2
 801744e:	f000 fbb3 	bl	8017bb8 <uxr_seq_num_cmp>
 8017452:	2800      	cmp	r0, #0
 8017454:	bfb8      	it	lt
 8017456:	81e5      	strhlt	r5, [r4, #14]
 8017458:	bd38      	pop	{r3, r4, r5, pc}
 801745a:	bf00      	nop

0801745c <uxr_compute_acknack>:
 801745c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017460:	8903      	ldrh	r3, [r0, #8]
 8017462:	8985      	ldrh	r5, [r0, #12]
 8017464:	4604      	mov	r4, r0
 8017466:	460e      	mov	r6, r1
 8017468:	b1d3      	cbz	r3, 80174a0 <uxr_compute_acknack+0x44>
 801746a:	4628      	mov	r0, r5
 801746c:	2701      	movs	r7, #1
 801746e:	e003      	b.n	8017478 <uxr_compute_acknack+0x1c>
 8017470:	4567      	cmp	r7, ip
 8017472:	d215      	bcs.n	80174a0 <uxr_compute_acknack+0x44>
 8017474:	89a0      	ldrh	r0, [r4, #12]
 8017476:	3701      	adds	r7, #1
 8017478:	b2b9      	uxth	r1, r7
 801747a:	f000 fb95 	bl	8017ba8 <uxr_seq_num_add>
 801747e:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8017482:	fbb0 f3fc 	udiv	r3, r0, ip
 8017486:	fb0c 0313 	mls	r3, ip, r3, r0
 801748a:	b29a      	uxth	r2, r3
 801748c:	e9d4 1300 	ldrd	r1, r3, [r4]
 8017490:	fbb3 f3fc 	udiv	r3, r3, ip
 8017494:	fb02 f303 	mul.w	r3, r2, r3
 8017498:	58cb      	ldr	r3, [r1, r3]
 801749a:	2b00      	cmp	r3, #0
 801749c:	d1e8      	bne.n	8017470 <uxr_compute_acknack+0x14>
 801749e:	4605      	mov	r5, r0
 80174a0:	8035      	strh	r5, [r6, #0]
 80174a2:	2101      	movs	r1, #1
 80174a4:	4628      	mov	r0, r5
 80174a6:	89e7      	ldrh	r7, [r4, #14]
 80174a8:	f000 fb82 	bl	8017bb0 <uxr_seq_num_sub>
 80174ac:	4601      	mov	r1, r0
 80174ae:	4638      	mov	r0, r7
 80174b0:	f000 fb7e 	bl	8017bb0 <uxr_seq_num_sub>
 80174b4:	4605      	mov	r5, r0
 80174b6:	b318      	cbz	r0, 8017500 <uxr_compute_acknack+0xa4>
 80174b8:	f04f 0900 	mov.w	r9, #0
 80174bc:	464f      	mov	r7, r9
 80174be:	f04f 0801 	mov.w	r8, #1
 80174c2:	fa1f f189 	uxth.w	r1, r9
 80174c6:	8830      	ldrh	r0, [r6, #0]
 80174c8:	f000 fb6e 	bl	8017ba8 <uxr_seq_num_add>
 80174cc:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 80174d0:	fbb0 f3fc 	udiv	r3, r0, ip
 80174d4:	e9d4 1200 	ldrd	r1, r2, [r4]
 80174d8:	fb03 001c 	mls	r0, r3, ip, r0
 80174dc:	b283      	uxth	r3, r0
 80174de:	fbb2 f2fc 	udiv	r2, r2, ip
 80174e2:	fb02 f303 	mul.w	r3, r2, r3
 80174e6:	fa08 f209 	lsl.w	r2, r8, r9
 80174ea:	58cb      	ldr	r3, [r1, r3]
 80174ec:	f109 0901 	add.w	r9, r9, #1
 80174f0:	b90b      	cbnz	r3, 80174f6 <uxr_compute_acknack+0x9a>
 80174f2:	4317      	orrs	r7, r2
 80174f4:	b2bf      	uxth	r7, r7
 80174f6:	454d      	cmp	r5, r9
 80174f8:	d1e3      	bne.n	80174c2 <uxr_compute_acknack+0x66>
 80174fa:	4638      	mov	r0, r7
 80174fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017500:	4607      	mov	r7, r0
 8017502:	4638      	mov	r0, r7
 8017504:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08017508 <uxr_init_output_best_effort_stream>:
 8017508:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 801750c:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8017510:	6001      	str	r1, [r0, #0]
 8017512:	7303      	strb	r3, [r0, #12]
 8017514:	f8a0 c00e 	strh.w	ip, [r0, #14]
 8017518:	4770      	bx	lr
 801751a:	bf00      	nop

0801751c <uxr_reset_output_best_effort_stream>:
 801751c:	7b02      	ldrb	r2, [r0, #12]
 801751e:	6042      	str	r2, [r0, #4]
 8017520:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017524:	81c3      	strh	r3, [r0, #14]
 8017526:	4770      	bx	lr

08017528 <uxr_prepare_best_effort_buffer_to_write>:
 8017528:	b5f0      	push	{r4, r5, r6, r7, lr}
 801752a:	4604      	mov	r4, r0
 801752c:	b083      	sub	sp, #12
 801752e:	6840      	ldr	r0, [r0, #4]
 8017530:	460d      	mov	r5, r1
 8017532:	4616      	mov	r6, r2
 8017534:	f7fb f9a0 	bl	8012878 <uxr_submessage_padding>
 8017538:	6863      	ldr	r3, [r4, #4]
 801753a:	4418      	add	r0, r3
 801753c:	68a3      	ldr	r3, [r4, #8]
 801753e:	1942      	adds	r2, r0, r5
 8017540:	4293      	cmp	r3, r2
 8017542:	bf2c      	ite	cs
 8017544:	2701      	movcs	r7, #1
 8017546:	2700      	movcc	r7, #0
 8017548:	d202      	bcs.n	8017550 <uxr_prepare_best_effort_buffer_to_write+0x28>
 801754a:	4638      	mov	r0, r7
 801754c:	b003      	add	sp, #12
 801754e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017550:	9000      	str	r0, [sp, #0]
 8017552:	6821      	ldr	r1, [r4, #0]
 8017554:	4630      	mov	r0, r6
 8017556:	2300      	movs	r3, #0
 8017558:	f7f8 fd1e 	bl	800ff98 <ucdr_init_buffer_origin_offset>
 801755c:	6861      	ldr	r1, [r4, #4]
 801755e:	4638      	mov	r0, r7
 8017560:	4429      	add	r1, r5
 8017562:	6061      	str	r1, [r4, #4]
 8017564:	b003      	add	sp, #12
 8017566:	bdf0      	pop	{r4, r5, r6, r7, pc}

08017568 <uxr_prepare_best_effort_buffer_to_send>:
 8017568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801756c:	4604      	mov	r4, r0
 801756e:	461d      	mov	r5, r3
 8017570:	6840      	ldr	r0, [r0, #4]
 8017572:	7b23      	ldrb	r3, [r4, #12]
 8017574:	4298      	cmp	r0, r3
 8017576:	bf8c      	ite	hi
 8017578:	2601      	movhi	r6, #1
 801757a:	2600      	movls	r6, #0
 801757c:	d802      	bhi.n	8017584 <uxr_prepare_best_effort_buffer_to_send+0x1c>
 801757e:	4630      	mov	r0, r6
 8017580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017584:	4688      	mov	r8, r1
 8017586:	89e0      	ldrh	r0, [r4, #14]
 8017588:	2101      	movs	r1, #1
 801758a:	4617      	mov	r7, r2
 801758c:	f000 fb0c 	bl	8017ba8 <uxr_seq_num_add>
 8017590:	6823      	ldr	r3, [r4, #0]
 8017592:	81e0      	strh	r0, [r4, #14]
 8017594:	8028      	strh	r0, [r5, #0]
 8017596:	f8c8 3000 	str.w	r3, [r8]
 801759a:	6863      	ldr	r3, [r4, #4]
 801759c:	603b      	str	r3, [r7, #0]
 801759e:	7b23      	ldrb	r3, [r4, #12]
 80175a0:	6063      	str	r3, [r4, #4]
 80175a2:	4630      	mov	r0, r6
 80175a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080175a8 <on_full_output_buffer>:
 80175a8:	b538      	push	{r3, r4, r5, lr}
 80175aa:	6802      	ldr	r2, [r0, #0]
 80175ac:	460c      	mov	r4, r1
 80175ae:	6809      	ldr	r1, [r1, #0]
 80175b0:	8923      	ldrh	r3, [r4, #8]
 80175b2:	eba2 0c01 	sub.w	ip, r2, r1
 80175b6:	6862      	ldr	r2, [r4, #4]
 80175b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80175bc:	fbbc fcf2 	udiv	ip, ip, r2
 80175c0:	f10c 0c01 	add.w	ip, ip, #1
 80175c4:	fa1f fc8c 	uxth.w	ip, ip
 80175c8:	fbbc fef3 	udiv	lr, ip, r3
 80175cc:	fb03 c31e 	mls	r3, r3, lr, ip
 80175d0:	b29b      	uxth	r3, r3
 80175d2:	fb02 f303 	mul.w	r3, r2, r3
 80175d6:	f894 c00c 	ldrb.w	ip, [r4, #12]
 80175da:	58ca      	ldr	r2, [r1, r3]
 80175dc:	4463      	add	r3, ip
 80175de:	eba2 020c 	sub.w	r2, r2, ip
 80175e2:	3308      	adds	r3, #8
 80175e4:	4605      	mov	r5, r0
 80175e6:	4419      	add	r1, r3
 80175e8:	3a04      	subs	r2, #4
 80175ea:	6903      	ldr	r3, [r0, #16]
 80175ec:	f7f8 fcde 	bl	800ffac <ucdr_init_buffer_origin>
 80175f0:	4628      	mov	r0, r5
 80175f2:	4903      	ldr	r1, [pc, #12]	@ (8017600 <on_full_output_buffer+0x58>)
 80175f4:	4622      	mov	r2, r4
 80175f6:	f7f8 fcb5 	bl	800ff64 <ucdr_set_on_full_buffer_callback>
 80175fa:	2000      	movs	r0, #0
 80175fc:	bd38      	pop	{r3, r4, r5, pc}
 80175fe:	bf00      	nop
 8017600:	080175a9 	.word	0x080175a9

08017604 <uxr_init_output_reliable_stream>:
 8017604:	b410      	push	{r4}
 8017606:	f89d c004 	ldrb.w	ip, [sp, #4]
 801760a:	8103      	strh	r3, [r0, #8]
 801760c:	e9c0 1200 	strd	r1, r2, [r0]
 8017610:	f880 c00c 	strb.w	ip, [r0, #12]
 8017614:	b1d3      	cbz	r3, 801764c <uxr_init_output_reliable_stream+0x48>
 8017616:	f8c1 c000 	str.w	ip, [r1]
 801761a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801761e:	f1bc 0f01 	cmp.w	ip, #1
 8017622:	d913      	bls.n	801764c <uxr_init_output_reliable_stream+0x48>
 8017624:	2301      	movs	r3, #1
 8017626:	fbb3 f1fc 	udiv	r1, r3, ip
 801762a:	fb0c 3111 	mls	r1, ip, r1, r3
 801762e:	b289      	uxth	r1, r1
 8017630:	6842      	ldr	r2, [r0, #4]
 8017632:	6804      	ldr	r4, [r0, #0]
 8017634:	fbb2 f2fc 	udiv	r2, r2, ip
 8017638:	fb01 f202 	mul.w	r2, r1, r2
 801763c:	7b01      	ldrb	r1, [r0, #12]
 801763e:	50a1      	str	r1, [r4, r2]
 8017640:	3301      	adds	r3, #1
 8017642:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8017646:	b29b      	uxth	r3, r3
 8017648:	459c      	cmp	ip, r3
 801764a:	d8ec      	bhi.n	8017626 <uxr_init_output_reliable_stream+0x22>
 801764c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8017650:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8017654:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8017658:	4905      	ldr	r1, [pc, #20]	@ (8017670 <uxr_init_output_reliable_stream+0x6c>)
 801765a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801765e:	f8c0 100e 	str.w	r1, [r0, #14]
 8017662:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017666:	2300      	movs	r3, #0
 8017668:	8242      	strh	r2, [r0, #18]
 801766a:	8403      	strh	r3, [r0, #32]
 801766c:	4770      	bx	lr
 801766e:	bf00      	nop
 8017670:	ffff0000 	.word	0xffff0000

08017674 <uxr_reset_output_reliable_stream>:
 8017674:	8901      	ldrh	r1, [r0, #8]
 8017676:	b1b1      	cbz	r1, 80176a6 <uxr_reset_output_reliable_stream+0x32>
 8017678:	f04f 0c00 	mov.w	ip, #0
 801767c:	4663      	mov	r3, ip
 801767e:	fbb3 f2f1 	udiv	r2, r3, r1
 8017682:	fb01 3312 	mls	r3, r1, r2, r3
 8017686:	b29b      	uxth	r3, r3
 8017688:	6842      	ldr	r2, [r0, #4]
 801768a:	fbb2 f2f1 	udiv	r2, r2, r1
 801768e:	6801      	ldr	r1, [r0, #0]
 8017690:	fb02 f303 	mul.w	r3, r2, r3
 8017694:	7b02      	ldrb	r2, [r0, #12]
 8017696:	50ca      	str	r2, [r1, r3]
 8017698:	f10c 0c01 	add.w	ip, ip, #1
 801769c:	8901      	ldrh	r1, [r0, #8]
 801769e:	fa1f f38c 	uxth.w	r3, ip
 80176a2:	4299      	cmp	r1, r3
 80176a4:	d8eb      	bhi.n	801767e <uxr_reset_output_reliable_stream+0xa>
 80176a6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80176aa:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80176ae:	e9c0 2306 	strd	r2, r3, [r0, #24]
 80176b2:	4904      	ldr	r1, [pc, #16]	@ (80176c4 <uxr_reset_output_reliable_stream+0x50>)
 80176b4:	f8c0 100e 	str.w	r1, [r0, #14]
 80176b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80176bc:	2300      	movs	r3, #0
 80176be:	8242      	strh	r2, [r0, #18]
 80176c0:	8403      	strh	r3, [r0, #32]
 80176c2:	4770      	bx	lr
 80176c4:	ffff0000 	.word	0xffff0000

080176c8 <uxr_prepare_reliable_buffer_to_write>:
 80176c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80176cc:	4604      	mov	r4, r0
 80176ce:	b091      	sub	sp, #68	@ 0x44
 80176d0:	8900      	ldrh	r0, [r0, #8]
 80176d2:	89e6      	ldrh	r6, [r4, #14]
 80176d4:	6823      	ldr	r3, [r4, #0]
 80176d6:	9204      	str	r2, [sp, #16]
 80176d8:	fbb6 f2f0 	udiv	r2, r6, r0
 80176dc:	fb00 6212 	mls	r2, r0, r2, r6
 80176e0:	b292      	uxth	r2, r2
 80176e2:	6865      	ldr	r5, [r4, #4]
 80176e4:	fbb5 f5f0 	udiv	r5, r5, r0
 80176e8:	fb05 3202 	mla	r2, r5, r2, r3
 80176ec:	3204      	adds	r2, #4
 80176ee:	f852 8c04 	ldr.w	r8, [r2, #-4]
 80176f2:	f894 900c 	ldrb.w	r9, [r4, #12]
 80176f6:	9203      	str	r2, [sp, #12]
 80176f8:	468b      	mov	fp, r1
 80176fa:	1f2f      	subs	r7, r5, #4
 80176fc:	2800      	cmp	r0, #0
 80176fe:	f000 814c 	beq.w	801799a <uxr_prepare_reliable_buffer_to_write+0x2d2>
 8017702:	f04f 0c00 	mov.w	ip, #0
 8017706:	46e2      	mov	sl, ip
 8017708:	4661      	mov	r1, ip
 801770a:	fbb1 f2f0 	udiv	r2, r1, r0
 801770e:	fb00 1212 	mls	r2, r0, r2, r1
 8017712:	b292      	uxth	r2, r2
 8017714:	fb05 f202 	mul.w	r2, r5, r2
 8017718:	f10c 0c01 	add.w	ip, ip, #1
 801771c:	589a      	ldr	r2, [r3, r2]
 801771e:	454a      	cmp	r2, r9
 8017720:	bf08      	it	eq
 8017722:	f10a 0a01 	addeq.w	sl, sl, #1
 8017726:	fa1f f18c 	uxth.w	r1, ip
 801772a:	bf08      	it	eq
 801772c:	fa1f fa8a 	uxtheq.w	sl, sl
 8017730:	4281      	cmp	r1, r0
 8017732:	d3ea      	bcc.n	801770a <uxr_prepare_reliable_buffer_to_write+0x42>
 8017734:	4640      	mov	r0, r8
 8017736:	2104      	movs	r1, #4
 8017738:	f8cd a014 	str.w	sl, [sp, #20]
 801773c:	f7f8 fc42 	bl	800ffc4 <ucdr_alignment>
 8017740:	4480      	add	r8, r0
 8017742:	eb08 020b 	add.w	r2, r8, fp
 8017746:	42ba      	cmp	r2, r7
 8017748:	f240 80cd 	bls.w	80178e6 <uxr_prepare_reliable_buffer_to_write+0x21e>
 801774c:	7b22      	ldrb	r2, [r4, #12]
 801774e:	445a      	add	r2, fp
 8017750:	42ba      	cmp	r2, r7
 8017752:	f240 80b5 	bls.w	80178c0 <uxr_prepare_reliable_buffer_to_write+0x1f8>
 8017756:	f5c9 437f 	rsb	r3, r9, #65280	@ 0xff00
 801775a:	33fc      	adds	r3, #252	@ 0xfc
 801775c:	b2ba      	uxth	r2, r7
 801775e:	4413      	add	r3, r2
 8017760:	b29b      	uxth	r3, r3
 8017762:	fb0a f903 	mul.w	r9, sl, r3
 8017766:	45d9      	cmp	r9, fp
 8017768:	9305      	str	r3, [sp, #20]
 801776a:	9306      	str	r3, [sp, #24]
 801776c:	f0c0 80b7 	bcc.w	80178de <uxr_prepare_reliable_buffer_to_write+0x216>
 8017770:	f108 0304 	add.w	r3, r8, #4
 8017774:	42bb      	cmp	r3, r7
 8017776:	f080 80db 	bcs.w	8017930 <uxr_prepare_reliable_buffer_to_write+0x268>
 801777a:	f1a2 0904 	sub.w	r9, r2, #4
 801777e:	eba9 0908 	sub.w	r9, r9, r8
 8017782:	9b05      	ldr	r3, [sp, #20]
 8017784:	fa1f f989 	uxth.w	r9, r9
 8017788:	ebab 0b09 	sub.w	fp, fp, r9
 801778c:	fbbb f2f3 	udiv	r2, fp, r3
 8017790:	fb03 b312 	mls	r3, r3, r2, fp
 8017794:	2b00      	cmp	r3, #0
 8017796:	f000 80c8 	beq.w	801792a <uxr_prepare_reliable_buffer_to_write+0x262>
 801779a:	3201      	adds	r2, #1
 801779c:	b292      	uxth	r2, r2
 801779e:	9306      	str	r3, [sp, #24]
 80177a0:	4552      	cmp	r2, sl
 80177a2:	f200 809c 	bhi.w	80178de <uxr_prepare_reliable_buffer_to_write+0x216>
 80177a6:	f10d 0b20 	add.w	fp, sp, #32
 80177aa:	2a00      	cmp	r2, #0
 80177ac:	d042      	beq.n	8017834 <uxr_prepare_reliable_buffer_to_write+0x16c>
 80177ae:	f8cd 801c 	str.w	r8, [sp, #28]
 80177b2:	f04f 0a00 	mov.w	sl, #0
 80177b6:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80177ba:	9505      	str	r5, [sp, #20]
 80177bc:	f10d 0b20 	add.w	fp, sp, #32
 80177c0:	4615      	mov	r5, r2
 80177c2:	e000      	b.n	80177c6 <uxr_prepare_reliable_buffer_to_write+0xfe>
 80177c4:	46c1      	mov	r9, r8
 80177c6:	8920      	ldrh	r0, [r4, #8]
 80177c8:	fbb6 f2f0 	udiv	r2, r6, r0
 80177cc:	fb00 6112 	mls	r1, r0, r2, r6
 80177d0:	b28a      	uxth	r2, r1
 80177d2:	6863      	ldr	r3, [r4, #4]
 80177d4:	fbb3 f1f0 	udiv	r1, r3, r0
 80177d8:	6823      	ldr	r3, [r4, #0]
 80177da:	fb02 f101 	mul.w	r1, r2, r1
 80177de:	3104      	adds	r1, #4
 80177e0:	4419      	add	r1, r3
 80177e2:	4658      	mov	r0, fp
 80177e4:	f851 2c04 	ldr.w	r2, [r1, #-4]
 80177e8:	9200      	str	r2, [sp, #0]
 80177ea:	2300      	movs	r3, #0
 80177ec:	463a      	mov	r2, r7
 80177ee:	f7f8 fbd3 	bl	800ff98 <ucdr_init_buffer_origin_offset>
 80177f2:	464a      	mov	r2, r9
 80177f4:	2300      	movs	r3, #0
 80177f6:	210d      	movs	r1, #13
 80177f8:	4658      	mov	r0, fp
 80177fa:	f7fa fffd 	bl	80127f8 <uxr_buffer_submessage_header>
 80177fe:	8921      	ldrh	r1, [r4, #8]
 8017800:	fbb6 f2f1 	udiv	r2, r6, r1
 8017804:	fb01 6212 	mls	r2, r1, r2, r6
 8017808:	b292      	uxth	r2, r2
 801780a:	6863      	ldr	r3, [r4, #4]
 801780c:	fbb3 f3f1 	udiv	r3, r3, r1
 8017810:	fb02 f303 	mul.w	r3, r2, r3
 8017814:	6822      	ldr	r2, [r4, #0]
 8017816:	4630      	mov	r0, r6
 8017818:	50d7      	str	r7, [r2, r3]
 801781a:	2101      	movs	r1, #1
 801781c:	f000 f9c4 	bl	8017ba8 <uxr_seq_num_add>
 8017820:	f10a 0a01 	add.w	sl, sl, #1
 8017824:	fa1f f38a 	uxth.w	r3, sl
 8017828:	429d      	cmp	r5, r3
 801782a:	4606      	mov	r6, r0
 801782c:	d8ca      	bhi.n	80177c4 <uxr_prepare_reliable_buffer_to_write+0xfc>
 801782e:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8017832:	9d05      	ldr	r5, [sp, #20]
 8017834:	8920      	ldrh	r0, [r4, #8]
 8017836:	fbb6 f3f0 	udiv	r3, r6, r0
 801783a:	fb00 6313 	mls	r3, r0, r3, r6
 801783e:	b299      	uxth	r1, r3
 8017840:	6863      	ldr	r3, [r4, #4]
 8017842:	fbb3 f3f0 	udiv	r3, r3, r0
 8017846:	fb01 f303 	mul.w	r3, r1, r3
 801784a:	6821      	ldr	r1, [r4, #0]
 801784c:	3304      	adds	r3, #4
 801784e:	4419      	add	r1, r3
 8017850:	463a      	mov	r2, r7
 8017852:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8017856:	9000      	str	r0, [sp, #0]
 8017858:	2300      	movs	r3, #0
 801785a:	4658      	mov	r0, fp
 801785c:	f7f8 fb9c 	bl	800ff98 <ucdr_init_buffer_origin_offset>
 8017860:	f8dd 9018 	ldr.w	r9, [sp, #24]
 8017864:	4658      	mov	r0, fp
 8017866:	fa1f f289 	uxth.w	r2, r9
 801786a:	2302      	movs	r3, #2
 801786c:	210d      	movs	r1, #13
 801786e:	f7fa ffc3 	bl	80127f8 <uxr_buffer_submessage_header>
 8017872:	9b03      	ldr	r3, [sp, #12]
 8017874:	8927      	ldrh	r7, [r4, #8]
 8017876:	7b20      	ldrb	r0, [r4, #12]
 8017878:	f108 0104 	add.w	r1, r8, #4
 801787c:	440b      	add	r3, r1
 801787e:	4619      	mov	r1, r3
 8017880:	fbb6 f3f7 	udiv	r3, r6, r7
 8017884:	fb07 6313 	mls	r3, r7, r3, r6
 8017888:	f1a5 0208 	sub.w	r2, r5, #8
 801788c:	b29d      	uxth	r5, r3
 801788e:	3004      	adds	r0, #4
 8017890:	6863      	ldr	r3, [r4, #4]
 8017892:	fbb3 f3f7 	udiv	r3, r3, r7
 8017896:	fb05 f303 	mul.w	r3, r5, r3
 801789a:	6825      	ldr	r5, [r4, #0]
 801789c:	4448      	add	r0, r9
 801789e:	50e8      	str	r0, [r5, r3]
 80178a0:	9d04      	ldr	r5, [sp, #16]
 80178a2:	eba2 0208 	sub.w	r2, r2, r8
 80178a6:	4628      	mov	r0, r5
 80178a8:	f7f8 fb88 	bl	800ffbc <ucdr_init_buffer>
 80178ac:	4628      	mov	r0, r5
 80178ae:	493c      	ldr	r1, [pc, #240]	@ (80179a0 <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 80178b0:	4622      	mov	r2, r4
 80178b2:	f7f8 fb57 	bl	800ff64 <ucdr_set_on_full_buffer_callback>
 80178b6:	2001      	movs	r0, #1
 80178b8:	81e6      	strh	r6, [r4, #14]
 80178ba:	b011      	add	sp, #68	@ 0x44
 80178bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80178c0:	2101      	movs	r1, #1
 80178c2:	89e0      	ldrh	r0, [r4, #14]
 80178c4:	f000 f970 	bl	8017ba8 <uxr_seq_num_add>
 80178c8:	8921      	ldrh	r1, [r4, #8]
 80178ca:	4605      	mov	r5, r0
 80178cc:	8a60      	ldrh	r0, [r4, #18]
 80178ce:	f000 f96b 	bl	8017ba8 <uxr_seq_num_add>
 80178d2:	4601      	mov	r1, r0
 80178d4:	4628      	mov	r0, r5
 80178d6:	f000 f96f 	bl	8017bb8 <uxr_seq_num_cmp>
 80178da:	2800      	cmp	r0, #0
 80178dc:	dd42      	ble.n	8017964 <uxr_prepare_reliable_buffer_to_write+0x29c>
 80178de:	2000      	movs	r0, #0
 80178e0:	b011      	add	sp, #68	@ 0x44
 80178e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80178e6:	8921      	ldrh	r1, [r4, #8]
 80178e8:	8a60      	ldrh	r0, [r4, #18]
 80178ea:	9205      	str	r2, [sp, #20]
 80178ec:	f000 f95c 	bl	8017ba8 <uxr_seq_num_add>
 80178f0:	4601      	mov	r1, r0
 80178f2:	4630      	mov	r0, r6
 80178f4:	f000 f960 	bl	8017bb8 <uxr_seq_num_cmp>
 80178f8:	2800      	cmp	r0, #0
 80178fa:	9a05      	ldr	r2, [sp, #20]
 80178fc:	dcef      	bgt.n	80178de <uxr_prepare_reliable_buffer_to_write+0x216>
 80178fe:	8927      	ldrh	r7, [r4, #8]
 8017900:	fbb6 f3f7 	udiv	r3, r6, r7
 8017904:	fb07 6313 	mls	r3, r7, r3, r6
 8017908:	b29d      	uxth	r5, r3
 801790a:	6863      	ldr	r3, [r4, #4]
 801790c:	6824      	ldr	r4, [r4, #0]
 801790e:	fbb3 f3f7 	udiv	r3, r3, r7
 8017912:	fb05 f303 	mul.w	r3, r5, r3
 8017916:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 801791a:	50e2      	str	r2, [r4, r3]
 801791c:	2300      	movs	r3, #0
 801791e:	f8cd 8000 	str.w	r8, [sp]
 8017922:	f7f8 fb39 	bl	800ff98 <ucdr_init_buffer_origin_offset>
 8017926:	2001      	movs	r0, #1
 8017928:	e7da      	b.n	80178e0 <uxr_prepare_reliable_buffer_to_write+0x218>
 801792a:	b293      	uxth	r3, r2
 801792c:	461a      	mov	r2, r3
 801792e:	e737      	b.n	80177a0 <uxr_prepare_reliable_buffer_to_write+0xd8>
 8017930:	4630      	mov	r0, r6
 8017932:	2101      	movs	r1, #1
 8017934:	9207      	str	r2, [sp, #28]
 8017936:	f000 f937 	bl	8017ba8 <uxr_seq_num_add>
 801793a:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801793e:	fbb0 f1fc 	udiv	r1, r0, ip
 8017942:	fb0c 0111 	mls	r1, ip, r1, r0
 8017946:	4606      	mov	r6, r0
 8017948:	b288      	uxth	r0, r1
 801794a:	6863      	ldr	r3, [r4, #4]
 801794c:	fbb3 f1fc 	udiv	r1, r3, ip
 8017950:	6823      	ldr	r3, [r4, #0]
 8017952:	9a07      	ldr	r2, [sp, #28]
 8017954:	fb00 f101 	mul.w	r1, r0, r1
 8017958:	3104      	adds	r1, #4
 801795a:	440b      	add	r3, r1
 801795c:	9303      	str	r3, [sp, #12]
 801795e:	f853 8c04 	ldr.w	r8, [r3, #-4]
 8017962:	e70a      	b.n	801777a <uxr_prepare_reliable_buffer_to_write+0xb2>
 8017964:	8921      	ldrh	r1, [r4, #8]
 8017966:	fbb5 f3f1 	udiv	r3, r5, r1
 801796a:	fb01 5313 	mls	r3, r1, r3, r5
 801796e:	b29a      	uxth	r2, r3
 8017970:	6863      	ldr	r3, [r4, #4]
 8017972:	fbb3 f3f1 	udiv	r3, r3, r1
 8017976:	6821      	ldr	r1, [r4, #0]
 8017978:	9804      	ldr	r0, [sp, #16]
 801797a:	fb02 f303 	mul.w	r3, r2, r3
 801797e:	3304      	adds	r3, #4
 8017980:	7b22      	ldrb	r2, [r4, #12]
 8017982:	4419      	add	r1, r3
 8017984:	445a      	add	r2, fp
 8017986:	f841 2c04 	str.w	r2, [r1, #-4]
 801798a:	7b23      	ldrb	r3, [r4, #12]
 801798c:	9300      	str	r3, [sp, #0]
 801798e:	2300      	movs	r3, #0
 8017990:	f7f8 fb02 	bl	800ff98 <ucdr_init_buffer_origin_offset>
 8017994:	81e5      	strh	r5, [r4, #14]
 8017996:	2001      	movs	r0, #1
 8017998:	e7a2      	b.n	80178e0 <uxr_prepare_reliable_buffer_to_write+0x218>
 801799a:	4682      	mov	sl, r0
 801799c:	e6ca      	b.n	8017734 <uxr_prepare_reliable_buffer_to_write+0x6c>
 801799e:	bf00      	nop
 80179a0:	080175a9 	.word	0x080175a9

080179a4 <uxr_prepare_next_reliable_buffer_to_send>:
 80179a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80179a6:	4604      	mov	r4, r0
 80179a8:	460f      	mov	r7, r1
 80179aa:	8a00      	ldrh	r0, [r0, #16]
 80179ac:	2101      	movs	r1, #1
 80179ae:	4616      	mov	r6, r2
 80179b0:	461d      	mov	r5, r3
 80179b2:	f000 f8f9 	bl	8017ba8 <uxr_seq_num_add>
 80179b6:	8028      	strh	r0, [r5, #0]
 80179b8:	8922      	ldrh	r2, [r4, #8]
 80179ba:	fbb0 f3f2 	udiv	r3, r0, r2
 80179be:	fb02 0c13 	mls	ip, r2, r3, r0
 80179c2:	fa1f fc8c 	uxth.w	ip, ip
 80179c6:	6863      	ldr	r3, [r4, #4]
 80179c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80179cc:	fb0c fc03 	mul.w	ip, ip, r3
 80179d0:	6823      	ldr	r3, [r4, #0]
 80179d2:	89e1      	ldrh	r1, [r4, #14]
 80179d4:	f10c 0c04 	add.w	ip, ip, #4
 80179d8:	4463      	add	r3, ip
 80179da:	603b      	str	r3, [r7, #0]
 80179dc:	6823      	ldr	r3, [r4, #0]
 80179de:	449c      	add	ip, r3
 80179e0:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 80179e4:	6033      	str	r3, [r6, #0]
 80179e6:	f000 f8e7 	bl	8017bb8 <uxr_seq_num_cmp>
 80179ea:	2800      	cmp	r0, #0
 80179ec:	dd01      	ble.n	80179f2 <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 80179ee:	2000      	movs	r0, #0
 80179f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80179f2:	7b23      	ldrb	r3, [r4, #12]
 80179f4:	6832      	ldr	r2, [r6, #0]
 80179f6:	429a      	cmp	r2, r3
 80179f8:	d9f9      	bls.n	80179ee <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 80179fa:	8a61      	ldrh	r1, [r4, #18]
 80179fc:	8a20      	ldrh	r0, [r4, #16]
 80179fe:	f000 f8d7 	bl	8017bb0 <uxr_seq_num_sub>
 8017a02:	8923      	ldrh	r3, [r4, #8]
 8017a04:	4283      	cmp	r3, r0
 8017a06:	d0f2      	beq.n	80179ee <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8017a08:	8828      	ldrh	r0, [r5, #0]
 8017a0a:	89e3      	ldrh	r3, [r4, #14]
 8017a0c:	8220      	strh	r0, [r4, #16]
 8017a0e:	4298      	cmp	r0, r3
 8017a10:	d001      	beq.n	8017a16 <uxr_prepare_next_reliable_buffer_to_send+0x72>
 8017a12:	2001      	movs	r0, #1
 8017a14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017a16:	2101      	movs	r1, #1
 8017a18:	f000 f8c6 	bl	8017ba8 <uxr_seq_num_add>
 8017a1c:	81e0      	strh	r0, [r4, #14]
 8017a1e:	2001      	movs	r0, #1
 8017a20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017a22:	bf00      	nop

08017a24 <uxr_update_output_stream_heartbeat_timestamp>:
 8017a24:	b570      	push	{r4, r5, r6, lr}
 8017a26:	8a01      	ldrh	r1, [r0, #16]
 8017a28:	4604      	mov	r4, r0
 8017a2a:	8a40      	ldrh	r0, [r0, #18]
 8017a2c:	4615      	mov	r5, r2
 8017a2e:	461e      	mov	r6, r3
 8017a30:	f000 f8c2 	bl	8017bb8 <uxr_seq_num_cmp>
 8017a34:	2800      	cmp	r0, #0
 8017a36:	db07      	blt.n	8017a48 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 8017a38:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8017a3c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8017a40:	e9c4 2306 	strd	r2, r3, [r4, #24]
 8017a44:	2000      	movs	r0, #0
 8017a46:	bd70      	pop	{r4, r5, r6, pc}
 8017a48:	f894 0020 	ldrb.w	r0, [r4, #32]
 8017a4c:	b940      	cbnz	r0, 8017a60 <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 8017a4e:	2301      	movs	r3, #1
 8017a50:	f884 3020 	strb.w	r3, [r4, #32]
 8017a54:	3564      	adds	r5, #100	@ 0x64
 8017a56:	f146 0600 	adc.w	r6, r6, #0
 8017a5a:	e9c4 5606 	strd	r5, r6, [r4, #24]
 8017a5e:	bd70      	pop	{r4, r5, r6, pc}
 8017a60:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8017a64:	4295      	cmp	r5, r2
 8017a66:	eb76 0303 	sbcs.w	r3, r6, r3
 8017a6a:	bfa5      	ittet	ge
 8017a6c:	3001      	addge	r0, #1
 8017a6e:	f884 0020 	strbge.w	r0, [r4, #32]
 8017a72:	2000      	movlt	r0, #0
 8017a74:	2001      	movge	r0, #1
 8017a76:	e7ed      	b.n	8017a54 <uxr_update_output_stream_heartbeat_timestamp+0x30>

08017a78 <uxr_begin_output_nack_buffer_it>:
 8017a78:	8a40      	ldrh	r0, [r0, #18]
 8017a7a:	4770      	bx	lr

08017a7c <uxr_next_reliable_nack_buffer_to_send>:
 8017a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017a80:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 8017a84:	b082      	sub	sp, #8
 8017a86:	f1b8 0f00 	cmp.w	r8, #0
 8017a8a:	d011      	beq.n	8017ab0 <uxr_next_reliable_nack_buffer_to_send+0x34>
 8017a8c:	4604      	mov	r4, r0
 8017a8e:	8818      	ldrh	r0, [r3, #0]
 8017a90:	460e      	mov	r6, r1
 8017a92:	4617      	mov	r7, r2
 8017a94:	461d      	mov	r5, r3
 8017a96:	2101      	movs	r1, #1
 8017a98:	f000 f886 	bl	8017ba8 <uxr_seq_num_add>
 8017a9c:	8028      	strh	r0, [r5, #0]
 8017a9e:	8a21      	ldrh	r1, [r4, #16]
 8017aa0:	f000 f88a 	bl	8017bb8 <uxr_seq_num_cmp>
 8017aa4:	2800      	cmp	r0, #0
 8017aa6:	dd07      	ble.n	8017ab8 <uxr_next_reliable_nack_buffer_to_send+0x3c>
 8017aa8:	f04f 0800 	mov.w	r8, #0
 8017aac:	f884 8021 	strb.w	r8, [r4, #33]	@ 0x21
 8017ab0:	4640      	mov	r0, r8
 8017ab2:	b002      	add	sp, #8
 8017ab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017ab8:	8921      	ldrh	r1, [r4, #8]
 8017aba:	8828      	ldrh	r0, [r5, #0]
 8017abc:	6823      	ldr	r3, [r4, #0]
 8017abe:	fbb0 f2f1 	udiv	r2, r0, r1
 8017ac2:	fb01 0c12 	mls	ip, r1, r2, r0
 8017ac6:	fa1f f28c 	uxth.w	r2, ip
 8017aca:	9301      	str	r3, [sp, #4]
 8017acc:	6863      	ldr	r3, [r4, #4]
 8017ace:	fbb3 fcf1 	udiv	ip, r3, r1
 8017ad2:	9b01      	ldr	r3, [sp, #4]
 8017ad4:	fb02 fc0c 	mul.w	ip, r2, ip
 8017ad8:	f10c 0c04 	add.w	ip, ip, #4
 8017adc:	4463      	add	r3, ip
 8017ade:	6033      	str	r3, [r6, #0]
 8017ae0:	6823      	ldr	r3, [r4, #0]
 8017ae2:	4463      	add	r3, ip
 8017ae4:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8017ae8:	603b      	str	r3, [r7, #0]
 8017aea:	7b22      	ldrb	r2, [r4, #12]
 8017aec:	429a      	cmp	r2, r3
 8017aee:	d0d2      	beq.n	8017a96 <uxr_next_reliable_nack_buffer_to_send+0x1a>
 8017af0:	4640      	mov	r0, r8
 8017af2:	b002      	add	sp, #8
 8017af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08017af8 <uxr_process_acknack>:
 8017af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017afa:	4604      	mov	r4, r0
 8017afc:	460e      	mov	r6, r1
 8017afe:	4610      	mov	r0, r2
 8017b00:	2101      	movs	r1, #1
 8017b02:	f000 f855 	bl	8017bb0 <uxr_seq_num_sub>
 8017b06:	8a61      	ldrh	r1, [r4, #18]
 8017b08:	f000 f852 	bl	8017bb0 <uxr_seq_num_sub>
 8017b0c:	b1c0      	cbz	r0, 8017b40 <uxr_process_acknack+0x48>
 8017b0e:	4605      	mov	r5, r0
 8017b10:	2700      	movs	r7, #0
 8017b12:	2101      	movs	r1, #1
 8017b14:	8a60      	ldrh	r0, [r4, #18]
 8017b16:	f000 f847 	bl	8017ba8 <uxr_seq_num_add>
 8017b1a:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8017b1e:	fbb0 f1fc 	udiv	r1, r0, ip
 8017b22:	e9d4 2300 	ldrd	r2, r3, [r4]
 8017b26:	fb0c 0111 	mls	r1, ip, r1, r0
 8017b2a:	b289      	uxth	r1, r1
 8017b2c:	3701      	adds	r7, #1
 8017b2e:	fbb3 f3fc 	udiv	r3, r3, ip
 8017b32:	fb01 f303 	mul.w	r3, r1, r3
 8017b36:	42bd      	cmp	r5, r7
 8017b38:	7b21      	ldrb	r1, [r4, #12]
 8017b3a:	8260      	strh	r0, [r4, #18]
 8017b3c:	50d1      	str	r1, [r2, r3]
 8017b3e:	d1e8      	bne.n	8017b12 <uxr_process_acknack+0x1a>
 8017b40:	3e00      	subs	r6, #0
 8017b42:	f04f 0300 	mov.w	r3, #0
 8017b46:	bf18      	it	ne
 8017b48:	2601      	movne	r6, #1
 8017b4a:	f884 3020 	strb.w	r3, [r4, #32]
 8017b4e:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 8017b52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08017b54 <uxr_is_output_up_to_date>:
 8017b54:	8a01      	ldrh	r1, [r0, #16]
 8017b56:	8a40      	ldrh	r0, [r0, #18]
 8017b58:	b508      	push	{r3, lr}
 8017b5a:	f000 f82d 	bl	8017bb8 <uxr_seq_num_cmp>
 8017b5e:	fab0 f080 	clz	r0, r0
 8017b62:	0940      	lsrs	r0, r0, #5
 8017b64:	bd08      	pop	{r3, pc}
 8017b66:	bf00      	nop

08017b68 <get_available_free_slots>:
 8017b68:	8902      	ldrh	r2, [r0, #8]
 8017b6a:	b1da      	cbz	r2, 8017ba4 <get_available_free_slots+0x3c>
 8017b6c:	b530      	push	{r4, r5, lr}
 8017b6e:	2100      	movs	r1, #0
 8017b70:	6843      	ldr	r3, [r0, #4]
 8017b72:	6805      	ldr	r5, [r0, #0]
 8017b74:	7b04      	ldrb	r4, [r0, #12]
 8017b76:	fbb3 fef2 	udiv	lr, r3, r2
 8017b7a:	4608      	mov	r0, r1
 8017b7c:	460b      	mov	r3, r1
 8017b7e:	fbb3 fcf2 	udiv	ip, r3, r2
 8017b82:	fb02 331c 	mls	r3, r2, ip, r3
 8017b86:	b29b      	uxth	r3, r3
 8017b88:	fb0e f303 	mul.w	r3, lr, r3
 8017b8c:	3101      	adds	r1, #1
 8017b8e:	f855 c003 	ldr.w	ip, [r5, r3]
 8017b92:	4564      	cmp	r4, ip
 8017b94:	bf08      	it	eq
 8017b96:	3001      	addeq	r0, #1
 8017b98:	b28b      	uxth	r3, r1
 8017b9a:	bf08      	it	eq
 8017b9c:	b280      	uxtheq	r0, r0
 8017b9e:	4293      	cmp	r3, r2
 8017ba0:	d3ed      	bcc.n	8017b7e <get_available_free_slots+0x16>
 8017ba2:	bd30      	pop	{r4, r5, pc}
 8017ba4:	4610      	mov	r0, r2
 8017ba6:	4770      	bx	lr

08017ba8 <uxr_seq_num_add>:
 8017ba8:	4408      	add	r0, r1
 8017baa:	b280      	uxth	r0, r0
 8017bac:	4770      	bx	lr
 8017bae:	bf00      	nop

08017bb0 <uxr_seq_num_sub>:
 8017bb0:	1a40      	subs	r0, r0, r1
 8017bb2:	b280      	uxth	r0, r0
 8017bb4:	4770      	bx	lr
 8017bb6:	bf00      	nop

08017bb8 <uxr_seq_num_cmp>:
 8017bb8:	4288      	cmp	r0, r1
 8017bba:	d011      	beq.n	8017be0 <uxr_seq_num_cmp+0x28>
 8017bbc:	d309      	bcc.n	8017bd2 <uxr_seq_num_cmp+0x1a>
 8017bbe:	4288      	cmp	r0, r1
 8017bc0:	d910      	bls.n	8017be4 <uxr_seq_num_cmp+0x2c>
 8017bc2:	1a40      	subs	r0, r0, r1
 8017bc4:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8017bc8:	bfd4      	ite	le
 8017bca:	2001      	movle	r0, #1
 8017bcc:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 8017bd0:	4770      	bx	lr
 8017bd2:	1a0b      	subs	r3, r1, r0
 8017bd4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8017bd8:	daf1      	bge.n	8017bbe <uxr_seq_num_cmp+0x6>
 8017bda:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017bde:	4770      	bx	lr
 8017be0:	2000      	movs	r0, #0
 8017be2:	4770      	bx	lr
 8017be4:	2001      	movs	r0, #1
 8017be6:	4770      	bx	lr

08017be8 <rcl_get_default_domain_id>:
 8017be8:	b530      	push	{r4, r5, lr}
 8017bea:	b083      	sub	sp, #12
 8017bec:	2300      	movs	r3, #0
 8017bee:	9300      	str	r3, [sp, #0]
 8017bf0:	b1d0      	cbz	r0, 8017c28 <rcl_get_default_domain_id+0x40>
 8017bf2:	4604      	mov	r4, r0
 8017bf4:	4669      	mov	r1, sp
 8017bf6:	4815      	ldr	r0, [pc, #84]	@ (8017c4c <rcl_get_default_domain_id+0x64>)
 8017bf8:	f7f5 fb20 	bl	800d23c <rcutils_get_env>
 8017bfc:	4602      	mov	r2, r0
 8017bfe:	b110      	cbz	r0, 8017c06 <rcl_get_default_domain_id+0x1e>
 8017c00:	2001      	movs	r0, #1
 8017c02:	b003      	add	sp, #12
 8017c04:	bd30      	pop	{r4, r5, pc}
 8017c06:	9b00      	ldr	r3, [sp, #0]
 8017c08:	b18b      	cbz	r3, 8017c2e <rcl_get_default_domain_id+0x46>
 8017c0a:	7818      	ldrb	r0, [r3, #0]
 8017c0c:	2800      	cmp	r0, #0
 8017c0e:	d0f8      	beq.n	8017c02 <rcl_get_default_domain_id+0x1a>
 8017c10:	a901      	add	r1, sp, #4
 8017c12:	4618      	mov	r0, r3
 8017c14:	9201      	str	r2, [sp, #4]
 8017c16:	f000 fc83 	bl	8018520 <strtoul>
 8017c1a:	4605      	mov	r5, r0
 8017c1c:	b150      	cbz	r0, 8017c34 <rcl_get_default_domain_id+0x4c>
 8017c1e:	1c43      	adds	r3, r0, #1
 8017c20:	d00d      	beq.n	8017c3e <rcl_get_default_domain_id+0x56>
 8017c22:	6025      	str	r5, [r4, #0]
 8017c24:	2000      	movs	r0, #0
 8017c26:	e7ec      	b.n	8017c02 <rcl_get_default_domain_id+0x1a>
 8017c28:	200b      	movs	r0, #11
 8017c2a:	b003      	add	sp, #12
 8017c2c:	bd30      	pop	{r4, r5, pc}
 8017c2e:	4618      	mov	r0, r3
 8017c30:	b003      	add	sp, #12
 8017c32:	bd30      	pop	{r4, r5, pc}
 8017c34:	9b01      	ldr	r3, [sp, #4]
 8017c36:	781b      	ldrb	r3, [r3, #0]
 8017c38:	2b00      	cmp	r3, #0
 8017c3a:	d0f2      	beq.n	8017c22 <rcl_get_default_domain_id+0x3a>
 8017c3c:	e7e0      	b.n	8017c00 <rcl_get_default_domain_id+0x18>
 8017c3e:	f000 ff1f 	bl	8018a80 <__errno>
 8017c42:	6803      	ldr	r3, [r0, #0]
 8017c44:	2b22      	cmp	r3, #34	@ 0x22
 8017c46:	d1ec      	bne.n	8017c22 <rcl_get_default_domain_id+0x3a>
 8017c48:	e7da      	b.n	8017c00 <rcl_get_default_domain_id+0x18>
 8017c4a:	bf00      	nop
 8017c4c:	08019ecc 	.word	0x08019ecc

08017c50 <rcl_expand_topic_name>:
 8017c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017c54:	b08b      	sub	sp, #44	@ 0x2c
 8017c56:	9306      	str	r3, [sp, #24]
 8017c58:	2800      	cmp	r0, #0
 8017c5a:	f000 80ad 	beq.w	8017db8 <rcl_expand_topic_name+0x168>
 8017c5e:	460e      	mov	r6, r1
 8017c60:	2900      	cmp	r1, #0
 8017c62:	f000 80a9 	beq.w	8017db8 <rcl_expand_topic_name+0x168>
 8017c66:	4617      	mov	r7, r2
 8017c68:	2a00      	cmp	r2, #0
 8017c6a:	f000 80a5 	beq.w	8017db8 <rcl_expand_topic_name+0x168>
 8017c6e:	2b00      	cmp	r3, #0
 8017c70:	f000 80a2 	beq.w	8017db8 <rcl_expand_topic_name+0x168>
 8017c74:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017c76:	2b00      	cmp	r3, #0
 8017c78:	f000 809e 	beq.w	8017db8 <rcl_expand_topic_name+0x168>
 8017c7c:	2200      	movs	r2, #0
 8017c7e:	a909      	add	r1, sp, #36	@ 0x24
 8017c80:	4680      	mov	r8, r0
 8017c82:	f000 f949 	bl	8017f18 <rcl_validate_topic_name>
 8017c86:	4604      	mov	r4, r0
 8017c88:	2800      	cmp	r0, #0
 8017c8a:	f040 8096 	bne.w	8017dba <rcl_expand_topic_name+0x16a>
 8017c8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017c90:	2b00      	cmp	r3, #0
 8017c92:	f040 809a 	bne.w	8017dca <rcl_expand_topic_name+0x17a>
 8017c96:	4602      	mov	r2, r0
 8017c98:	a909      	add	r1, sp, #36	@ 0x24
 8017c9a:	4630      	mov	r0, r6
 8017c9c:	f7f5 fd6c 	bl	800d778 <rmw_validate_node_name>
 8017ca0:	2800      	cmp	r0, #0
 8017ca2:	f040 808e 	bne.w	8017dc2 <rcl_expand_topic_name+0x172>
 8017ca6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017ca8:	2a00      	cmp	r2, #0
 8017caa:	f040 8093 	bne.w	8017dd4 <rcl_expand_topic_name+0x184>
 8017cae:	a909      	add	r1, sp, #36	@ 0x24
 8017cb0:	4638      	mov	r0, r7
 8017cb2:	f7f5 fd43 	bl	800d73c <rmw_validate_namespace>
 8017cb6:	2800      	cmp	r0, #0
 8017cb8:	f040 8083 	bne.w	8017dc2 <rcl_expand_topic_name+0x172>
 8017cbc:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8017cbe:	2c00      	cmp	r4, #0
 8017cc0:	f040 80ed 	bne.w	8017e9e <rcl_expand_topic_name+0x24e>
 8017cc4:	217b      	movs	r1, #123	@ 0x7b
 8017cc6:	4640      	mov	r0, r8
 8017cc8:	f000 fdf0 	bl	80188ac <strchr>
 8017ccc:	f898 3000 	ldrb.w	r3, [r8]
 8017cd0:	2b2f      	cmp	r3, #47	@ 0x2f
 8017cd2:	4605      	mov	r5, r0
 8017cd4:	f000 809e 	beq.w	8017e14 <rcl_expand_topic_name+0x1c4>
 8017cd8:	2b7e      	cmp	r3, #126	@ 0x7e
 8017cda:	f040 80a2 	bne.w	8017e22 <rcl_expand_topic_name+0x1d2>
 8017cde:	4638      	mov	r0, r7
 8017ce0:	f7e8 faa0 	bl	8000224 <strlen>
 8017ce4:	4a82      	ldr	r2, [pc, #520]	@ (8017ef0 <rcl_expand_topic_name+0x2a0>)
 8017ce6:	4b83      	ldr	r3, [pc, #524]	@ (8017ef4 <rcl_expand_topic_name+0x2a4>)
 8017ce8:	2801      	cmp	r0, #1
 8017cea:	bf18      	it	ne
 8017cec:	4613      	movne	r3, r2
 8017cee:	9302      	str	r3, [sp, #8]
 8017cf0:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8017cf2:	9300      	str	r3, [sp, #0]
 8017cf4:	e9cd 7603 	strd	r7, r6, [sp, #12]
 8017cf8:	f108 0301 	add.w	r3, r8, #1
 8017cfc:	9305      	str	r3, [sp, #20]
 8017cfe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8017d02:	9301      	str	r3, [sp, #4]
 8017d04:	ab14      	add	r3, sp, #80	@ 0x50
 8017d06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017d08:	f7f5 fae2 	bl	800d2d0 <rcutils_format_string_limit>
 8017d0c:	4682      	mov	sl, r0
 8017d0e:	2800      	cmp	r0, #0
 8017d10:	f000 80c7 	beq.w	8017ea2 <rcl_expand_topic_name+0x252>
 8017d14:	2d00      	cmp	r5, #0
 8017d16:	f000 80a2 	beq.w	8017e5e <rcl_expand_topic_name+0x20e>
 8017d1a:	217b      	movs	r1, #123	@ 0x7b
 8017d1c:	f000 fdc6 	bl	80188ac <strchr>
 8017d20:	46d1      	mov	r9, sl
 8017d22:	4605      	mov	r5, r0
 8017d24:	9407      	str	r4, [sp, #28]
 8017d26:	46d3      	mov	fp, sl
 8017d28:	464c      	mov	r4, r9
 8017d2a:	2d00      	cmp	r5, #0
 8017d2c:	f000 80be 	beq.w	8017eac <rcl_expand_topic_name+0x25c>
 8017d30:	217d      	movs	r1, #125	@ 0x7d
 8017d32:	4620      	mov	r0, r4
 8017d34:	f000 fdba 	bl	80188ac <strchr>
 8017d38:	eba0 0905 	sub.w	r9, r0, r5
 8017d3c:	f109 0a01 	add.w	sl, r9, #1
 8017d40:	486d      	ldr	r0, [pc, #436]	@ (8017ef8 <rcl_expand_topic_name+0x2a8>)
 8017d42:	4652      	mov	r2, sl
 8017d44:	4629      	mov	r1, r5
 8017d46:	f000 fdbe 	bl	80188c6 <strncmp>
 8017d4a:	2800      	cmp	r0, #0
 8017d4c:	d067      	beq.n	8017e1e <rcl_expand_topic_name+0x1ce>
 8017d4e:	486b      	ldr	r0, [pc, #428]	@ (8017efc <rcl_expand_topic_name+0x2ac>)
 8017d50:	4652      	mov	r2, sl
 8017d52:	4629      	mov	r1, r5
 8017d54:	f000 fdb7 	bl	80188c6 <strncmp>
 8017d58:	b130      	cbz	r0, 8017d68 <rcl_expand_topic_name+0x118>
 8017d5a:	4869      	ldr	r0, [pc, #420]	@ (8017f00 <rcl_expand_topic_name+0x2b0>)
 8017d5c:	4652      	mov	r2, sl
 8017d5e:	4629      	mov	r1, r5
 8017d60:	f000 fdb1 	bl	80188c6 <strncmp>
 8017d64:	2800      	cmp	r0, #0
 8017d66:	d137      	bne.n	8017dd8 <rcl_expand_topic_name+0x188>
 8017d68:	46b9      	mov	r9, r7
 8017d6a:	ab16      	add	r3, sp, #88	@ 0x58
 8017d6c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8017d70:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8017d74:	ab14      	add	r3, sp, #80	@ 0x50
 8017d76:	4628      	mov	r0, r5
 8017d78:	cb0c      	ldmia	r3, {r2, r3}
 8017d7a:	4651      	mov	r1, sl
 8017d7c:	f7f5 fbe4 	bl	800d548 <rcutils_strndup>
 8017d80:	4605      	mov	r5, r0
 8017d82:	2800      	cmp	r0, #0
 8017d84:	f000 809c 	beq.w	8017ec0 <rcl_expand_topic_name+0x270>
 8017d88:	464a      	mov	r2, r9
 8017d8a:	4620      	mov	r0, r4
 8017d8c:	ab14      	add	r3, sp, #80	@ 0x50
 8017d8e:	4629      	mov	r1, r5
 8017d90:	f7f5 fad8 	bl	800d344 <rcutils_repl_str>
 8017d94:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8017d96:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017d98:	4604      	mov	r4, r0
 8017d9a:	4628      	mov	r0, r5
 8017d9c:	4798      	blx	r3
 8017d9e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017da0:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8017da2:	4658      	mov	r0, fp
 8017da4:	4798      	blx	r3
 8017da6:	2c00      	cmp	r4, #0
 8017da8:	d07b      	beq.n	8017ea2 <rcl_expand_topic_name+0x252>
 8017daa:	217b      	movs	r1, #123	@ 0x7b
 8017dac:	4620      	mov	r0, r4
 8017dae:	f000 fd7d 	bl	80188ac <strchr>
 8017db2:	46a3      	mov	fp, r4
 8017db4:	4605      	mov	r5, r0
 8017db6:	e7b8      	b.n	8017d2a <rcl_expand_topic_name+0xda>
 8017db8:	240b      	movs	r4, #11
 8017dba:	4620      	mov	r0, r4
 8017dbc:	b00b      	add	sp, #44	@ 0x2c
 8017dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017dc2:	f7fc f843 	bl	8013e4c <rcl_convert_rmw_ret_to_rcl_ret>
 8017dc6:	4604      	mov	r4, r0
 8017dc8:	e7f7      	b.n	8017dba <rcl_expand_topic_name+0x16a>
 8017dca:	2467      	movs	r4, #103	@ 0x67
 8017dcc:	4620      	mov	r0, r4
 8017dce:	b00b      	add	sp, #44	@ 0x2c
 8017dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017dd4:	24c9      	movs	r4, #201	@ 0xc9
 8017dd6:	e7f0      	b.n	8017dba <rcl_expand_topic_name+0x16a>
 8017dd8:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 8017ddc:	9806      	ldr	r0, [sp, #24]
 8017dde:	1c69      	adds	r1, r5, #1
 8017de0:	f7fe f99c 	bl	801611c <rcutils_string_map_getn>
 8017de4:	4681      	mov	r9, r0
 8017de6:	2800      	cmp	r0, #0
 8017de8:	d1bf      	bne.n	8017d6a <rcl_expand_topic_name+0x11a>
 8017dea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017dec:	aa16      	add	r2, sp, #88	@ 0x58
 8017dee:	6018      	str	r0, [r3, #0]
 8017df0:	ca07      	ldmia	r2, {r0, r1, r2}
 8017df2:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8017df6:	ab14      	add	r3, sp, #80	@ 0x50
 8017df8:	cb0c      	ldmia	r3, {r2, r3}
 8017dfa:	4651      	mov	r1, sl
 8017dfc:	4628      	mov	r0, r5
 8017dfe:	f7f5 fba3 	bl	800d548 <rcutils_strndup>
 8017e02:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8017e04:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017e06:	4798      	blx	r3
 8017e08:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017e0a:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8017e0c:	4658      	mov	r0, fp
 8017e0e:	2469      	movs	r4, #105	@ 0x69
 8017e10:	4798      	blx	r3
 8017e12:	e7d2      	b.n	8017dba <rcl_expand_topic_name+0x16a>
 8017e14:	2800      	cmp	r0, #0
 8017e16:	d05b      	beq.n	8017ed0 <rcl_expand_topic_name+0x280>
 8017e18:	46c1      	mov	r9, r8
 8017e1a:	46a2      	mov	sl, r4
 8017e1c:	e782      	b.n	8017d24 <rcl_expand_topic_name+0xd4>
 8017e1e:	46b1      	mov	r9, r6
 8017e20:	e7a3      	b.n	8017d6a <rcl_expand_topic_name+0x11a>
 8017e22:	2800      	cmp	r0, #0
 8017e24:	d1f8      	bne.n	8017e18 <rcl_expand_topic_name+0x1c8>
 8017e26:	4638      	mov	r0, r7
 8017e28:	f7e8 f9fc 	bl	8000224 <strlen>
 8017e2c:	4a35      	ldr	r2, [pc, #212]	@ (8017f04 <rcl_expand_topic_name+0x2b4>)
 8017e2e:	4b36      	ldr	r3, [pc, #216]	@ (8017f08 <rcl_expand_topic_name+0x2b8>)
 8017e30:	f8cd 8010 	str.w	r8, [sp, #16]
 8017e34:	2801      	cmp	r0, #1
 8017e36:	bf18      	it	ne
 8017e38:	4613      	movne	r3, r2
 8017e3a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8017e3e:	e9cd 1301 	strd	r1, r3, [sp, #4]
 8017e42:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8017e44:	9703      	str	r7, [sp, #12]
 8017e46:	9200      	str	r2, [sp, #0]
 8017e48:	ab14      	add	r3, sp, #80	@ 0x50
 8017e4a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017e4c:	f7f5 fa40 	bl	800d2d0 <rcutils_format_string_limit>
 8017e50:	4682      	mov	sl, r0
 8017e52:	4653      	mov	r3, sl
 8017e54:	b32b      	cbz	r3, 8017ea2 <rcl_expand_topic_name+0x252>
 8017e56:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017e58:	f8c3 a000 	str.w	sl, [r3]
 8017e5c:	e7ad      	b.n	8017dba <rcl_expand_topic_name+0x16a>
 8017e5e:	f89a 3000 	ldrb.w	r3, [sl]
 8017e62:	2b2f      	cmp	r3, #47	@ 0x2f
 8017e64:	d0f7      	beq.n	8017e56 <rcl_expand_topic_name+0x206>
 8017e66:	4638      	mov	r0, r7
 8017e68:	f7e8 f9dc 	bl	8000224 <strlen>
 8017e6c:	4a25      	ldr	r2, [pc, #148]	@ (8017f04 <rcl_expand_topic_name+0x2b4>)
 8017e6e:	4b26      	ldr	r3, [pc, #152]	@ (8017f08 <rcl_expand_topic_name+0x2b8>)
 8017e70:	f8cd a010 	str.w	sl, [sp, #16]
 8017e74:	2801      	cmp	r0, #1
 8017e76:	bf18      	it	ne
 8017e78:	4613      	movne	r3, r2
 8017e7a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8017e7e:	e9cd 1301 	strd	r1, r3, [sp, #4]
 8017e82:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8017e84:	9703      	str	r7, [sp, #12]
 8017e86:	9200      	str	r2, [sp, #0]
 8017e88:	ab14      	add	r3, sp, #80	@ 0x50
 8017e8a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8017e8c:	f7f5 fa20 	bl	800d2d0 <rcutils_format_string_limit>
 8017e90:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017e92:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8017e94:	4605      	mov	r5, r0
 8017e96:	4650      	mov	r0, sl
 8017e98:	4798      	blx	r3
 8017e9a:	46aa      	mov	sl, r5
 8017e9c:	e7d9      	b.n	8017e52 <rcl_expand_topic_name+0x202>
 8017e9e:	24ca      	movs	r4, #202	@ 0xca
 8017ea0:	e78b      	b.n	8017dba <rcl_expand_topic_name+0x16a>
 8017ea2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017ea4:	2300      	movs	r3, #0
 8017ea6:	6013      	str	r3, [r2, #0]
 8017ea8:	240a      	movs	r4, #10
 8017eaa:	e786      	b.n	8017dba <rcl_expand_topic_name+0x16a>
 8017eac:	465b      	mov	r3, fp
 8017eae:	9c07      	ldr	r4, [sp, #28]
 8017eb0:	46da      	mov	sl, fp
 8017eb2:	2b00      	cmp	r3, #0
 8017eb4:	d1d3      	bne.n	8017e5e <rcl_expand_topic_name+0x20e>
 8017eb6:	f898 3000 	ldrb.w	r3, [r8]
 8017eba:	2b2f      	cmp	r3, #47	@ 0x2f
 8017ebc:	d0cb      	beq.n	8017e56 <rcl_expand_topic_name+0x206>
 8017ebe:	e7b2      	b.n	8017e26 <rcl_expand_topic_name+0x1d6>
 8017ec0:	e9dd 1218 	ldrd	r1, r2, [sp, #96]	@ 0x60
 8017ec4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8017ec6:	6015      	str	r5, [r2, #0]
 8017ec8:	4658      	mov	r0, fp
 8017eca:	4798      	blx	r3
 8017ecc:	240a      	movs	r4, #10
 8017ece:	e774      	b.n	8017dba <rcl_expand_topic_name+0x16a>
 8017ed0:	ab17      	add	r3, sp, #92	@ 0x5c
 8017ed2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8017ed6:	e88d 0003 	stmia.w	sp, {r0, r1}
 8017eda:	ab14      	add	r3, sp, #80	@ 0x50
 8017edc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8017ede:	4640      	mov	r0, r8
 8017ee0:	f7f5 fb10 	bl	800d504 <rcutils_strdup>
 8017ee4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017ee6:	2800      	cmp	r0, #0
 8017ee8:	6018      	str	r0, [r3, #0]
 8017eea:	bf08      	it	eq
 8017eec:	240a      	moveq	r4, #10
 8017eee:	e764      	b.n	8017dba <rcl_expand_topic_name+0x16a>
 8017ef0:	08019edc 	.word	0x08019edc
 8017ef4:	08019d68 	.word	0x08019d68
 8017ef8:	08019ee4 	.word	0x08019ee4
 8017efc:	08019eec 	.word	0x08019eec
 8017f00:	08019ef4 	.word	0x08019ef4
 8017f04:	08019a10 	.word	0x08019a10
 8017f08:	08019a08 	.word	0x08019a08

08017f0c <rcl_get_default_topic_name_substitutions>:
 8017f0c:	2800      	cmp	r0, #0
 8017f0e:	bf0c      	ite	eq
 8017f10:	200b      	moveq	r0, #11
 8017f12:	2000      	movne	r0, #0
 8017f14:	4770      	bx	lr
 8017f16:	bf00      	nop

08017f18 <rcl_validate_topic_name>:
 8017f18:	2800      	cmp	r0, #0
 8017f1a:	d07a      	beq.n	8018012 <rcl_validate_topic_name+0xfa>
 8017f1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017f20:	460e      	mov	r6, r1
 8017f22:	2900      	cmp	r1, #0
 8017f24:	d07c      	beq.n	8018020 <rcl_validate_topic_name+0x108>
 8017f26:	4617      	mov	r7, r2
 8017f28:	4605      	mov	r5, r0
 8017f2a:	f7e8 f97b 	bl	8000224 <strlen>
 8017f2e:	b1b0      	cbz	r0, 8017f5e <rcl_validate_topic_name+0x46>
 8017f30:	f895 9000 	ldrb.w	r9, [r5]
 8017f34:	f8df c180 	ldr.w	ip, [pc, #384]	@ 80180b8 <rcl_validate_topic_name+0x1a0>
 8017f38:	f81c 3009 	ldrb.w	r3, [ip, r9]
 8017f3c:	f013 0304 	ands.w	r3, r3, #4
 8017f40:	d169      	bne.n	8018016 <rcl_validate_topic_name+0xfe>
 8017f42:	f100 38ff 	add.w	r8, r0, #4294967295	@ 0xffffffff
 8017f46:	f815 2008 	ldrb.w	r2, [r5, r8]
 8017f4a:	2a2f      	cmp	r2, #47	@ 0x2f
 8017f4c:	d10e      	bne.n	8017f6c <rcl_validate_topic_name+0x54>
 8017f4e:	2202      	movs	r2, #2
 8017f50:	6032      	str	r2, [r6, #0]
 8017f52:	b36f      	cbz	r7, 8017fb0 <rcl_validate_topic_name+0x98>
 8017f54:	f8c7 8000 	str.w	r8, [r7]
 8017f58:	4618      	mov	r0, r3
 8017f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017f5e:	2301      	movs	r3, #1
 8017f60:	6033      	str	r3, [r6, #0]
 8017f62:	b32f      	cbz	r7, 8017fb0 <rcl_validate_topic_name+0x98>
 8017f64:	2000      	movs	r0, #0
 8017f66:	6038      	str	r0, [r7, #0]
 8017f68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017f6c:	f105 3aff 	add.w	sl, r5, #4294967295	@ 0xffffffff
 8017f70:	461c      	mov	r4, r3
 8017f72:	4619      	mov	r1, r3
 8017f74:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 8017f78:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8017f7c:	f1be 0f09 	cmp.w	lr, #9
 8017f80:	d919      	bls.n	8017fb6 <rcl_validate_topic_name+0x9e>
 8017f82:	f022 0e20 	bic.w	lr, r2, #32
 8017f86:	f1ae 0e41 	sub.w	lr, lr, #65	@ 0x41
 8017f8a:	f1be 0f19 	cmp.w	lr, #25
 8017f8e:	d912      	bls.n	8017fb6 <rcl_validate_topic_name+0x9e>
 8017f90:	2a5f      	cmp	r2, #95	@ 0x5f
 8017f92:	d019      	beq.n	8017fc8 <rcl_validate_topic_name+0xb0>
 8017f94:	2a2f      	cmp	r2, #47	@ 0x2f
 8017f96:	d051      	beq.n	801803c <rcl_validate_topic_name+0x124>
 8017f98:	2a7e      	cmp	r2, #126	@ 0x7e
 8017f9a:	d048      	beq.n	801802e <rcl_validate_topic_name+0x116>
 8017f9c:	2a7b      	cmp	r2, #123	@ 0x7b
 8017f9e:	d054      	beq.n	801804a <rcl_validate_topic_name+0x132>
 8017fa0:	2a7d      	cmp	r2, #125	@ 0x7d
 8017fa2:	d161      	bne.n	8018068 <rcl_validate_topic_name+0x150>
 8017fa4:	2c00      	cmp	r4, #0
 8017fa6:	d155      	bne.n	8018054 <rcl_validate_topic_name+0x13c>
 8017fa8:	2305      	movs	r3, #5
 8017faa:	6033      	str	r3, [r6, #0]
 8017fac:	b107      	cbz	r7, 8017fb0 <rcl_validate_topic_name+0x98>
 8017fae:	6039      	str	r1, [r7, #0]
 8017fb0:	2000      	movs	r0, #0
 8017fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017fb6:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8017fba:	0752      	lsls	r2, r2, #29
 8017fbc:	d504      	bpl.n	8017fc8 <rcl_validate_topic_name+0xb0>
 8017fbe:	b11c      	cbz	r4, 8017fc8 <rcl_validate_topic_name+0xb0>
 8017fc0:	b111      	cbz	r1, 8017fc8 <rcl_validate_topic_name+0xb0>
 8017fc2:	1e4a      	subs	r2, r1, #1
 8017fc4:	429a      	cmp	r2, r3
 8017fc6:	d02d      	beq.n	8018024 <rcl_validate_topic_name+0x10c>
 8017fc8:	3101      	adds	r1, #1
 8017fca:	4288      	cmp	r0, r1
 8017fcc:	d1d2      	bne.n	8017f74 <rcl_validate_topic_name+0x5c>
 8017fce:	2c00      	cmp	r4, #0
 8017fd0:	d145      	bne.n	801805e <rcl_validate_topic_name+0x146>
 8017fd2:	f1b9 0f7e 	cmp.w	r9, #126	@ 0x7e
 8017fd6:	d04f      	beq.n	8018078 <rcl_validate_topic_name+0x160>
 8017fd8:	4620      	mov	r0, r4
 8017fda:	2301      	movs	r3, #1
 8017fdc:	e006      	b.n	8017fec <rcl_validate_topic_name+0xd4>
 8017fde:	428b      	cmp	r3, r1
 8017fe0:	f105 0501 	add.w	r5, r5, #1
 8017fe4:	f103 0201 	add.w	r2, r3, #1
 8017fe8:	d236      	bcs.n	8018058 <rcl_validate_topic_name+0x140>
 8017fea:	4613      	mov	r3, r2
 8017fec:	4580      	cmp	r8, r0
 8017fee:	f100 0001 	add.w	r0, r0, #1
 8017ff2:	d0f4      	beq.n	8017fde <rcl_validate_topic_name+0xc6>
 8017ff4:	782a      	ldrb	r2, [r5, #0]
 8017ff6:	2a2f      	cmp	r2, #47	@ 0x2f
 8017ff8:	d1f1      	bne.n	8017fde <rcl_validate_topic_name+0xc6>
 8017ffa:	786a      	ldrb	r2, [r5, #1]
 8017ffc:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8018000:	0754      	lsls	r4, r2, #29
 8018002:	d5ec      	bpl.n	8017fde <rcl_validate_topic_name+0xc6>
 8018004:	2204      	movs	r2, #4
 8018006:	6032      	str	r2, [r6, #0]
 8018008:	2f00      	cmp	r7, #0
 801800a:	d0d1      	beq.n	8017fb0 <rcl_validate_topic_name+0x98>
 801800c:	603b      	str	r3, [r7, #0]
 801800e:	2000      	movs	r0, #0
 8018010:	e7aa      	b.n	8017f68 <rcl_validate_topic_name+0x50>
 8018012:	200b      	movs	r0, #11
 8018014:	4770      	bx	lr
 8018016:	2304      	movs	r3, #4
 8018018:	6033      	str	r3, [r6, #0]
 801801a:	2f00      	cmp	r7, #0
 801801c:	d1a2      	bne.n	8017f64 <rcl_validate_topic_name+0x4c>
 801801e:	e7c7      	b.n	8017fb0 <rcl_validate_topic_name+0x98>
 8018020:	200b      	movs	r0, #11
 8018022:	e7a1      	b.n	8017f68 <rcl_validate_topic_name+0x50>
 8018024:	2309      	movs	r3, #9
 8018026:	6033      	str	r3, [r6, #0]
 8018028:	2f00      	cmp	r7, #0
 801802a:	d1c0      	bne.n	8017fae <rcl_validate_topic_name+0x96>
 801802c:	e7c0      	b.n	8017fb0 <rcl_validate_topic_name+0x98>
 801802e:	2900      	cmp	r1, #0
 8018030:	d0ca      	beq.n	8017fc8 <rcl_validate_topic_name+0xb0>
 8018032:	2306      	movs	r3, #6
 8018034:	6033      	str	r3, [r6, #0]
 8018036:	2f00      	cmp	r7, #0
 8018038:	d1b9      	bne.n	8017fae <rcl_validate_topic_name+0x96>
 801803a:	e7b9      	b.n	8017fb0 <rcl_validate_topic_name+0x98>
 801803c:	2c00      	cmp	r4, #0
 801803e:	d0c3      	beq.n	8017fc8 <rcl_validate_topic_name+0xb0>
 8018040:	2308      	movs	r3, #8
 8018042:	6033      	str	r3, [r6, #0]
 8018044:	2f00      	cmp	r7, #0
 8018046:	d1b2      	bne.n	8017fae <rcl_validate_topic_name+0x96>
 8018048:	e7b2      	b.n	8017fb0 <rcl_validate_topic_name+0x98>
 801804a:	2c00      	cmp	r4, #0
 801804c:	d1f8      	bne.n	8018040 <rcl_validate_topic_name+0x128>
 801804e:	460b      	mov	r3, r1
 8018050:	2401      	movs	r4, #1
 8018052:	e7b9      	b.n	8017fc8 <rcl_validate_topic_name+0xb0>
 8018054:	2400      	movs	r4, #0
 8018056:	e7b7      	b.n	8017fc8 <rcl_validate_topic_name+0xb0>
 8018058:	2000      	movs	r0, #0
 801805a:	6030      	str	r0, [r6, #0]
 801805c:	e784      	b.n	8017f68 <rcl_validate_topic_name+0x50>
 801805e:	2205      	movs	r2, #5
 8018060:	6032      	str	r2, [r6, #0]
 8018062:	2f00      	cmp	r7, #0
 8018064:	d1d2      	bne.n	801800c <rcl_validate_topic_name+0xf4>
 8018066:	e7a3      	b.n	8017fb0 <rcl_validate_topic_name+0x98>
 8018068:	2c00      	cmp	r4, #0
 801806a:	bf14      	ite	ne
 801806c:	2308      	movne	r3, #8
 801806e:	2303      	moveq	r3, #3
 8018070:	6033      	str	r3, [r6, #0]
 8018072:	2f00      	cmp	r7, #0
 8018074:	d19b      	bne.n	8017fae <rcl_validate_topic_name+0x96>
 8018076:	e79b      	b.n	8017fb0 <rcl_validate_topic_name+0x98>
 8018078:	2301      	movs	r3, #1
 801807a:	e00a      	b.n	8018092 <rcl_validate_topic_name+0x17a>
 801807c:	2c01      	cmp	r4, #1
 801807e:	d013      	beq.n	80180a8 <rcl_validate_topic_name+0x190>
 8018080:	4299      	cmp	r1, r3
 8018082:	f104 0401 	add.w	r4, r4, #1
 8018086:	f105 0501 	add.w	r5, r5, #1
 801808a:	f103 0201 	add.w	r2, r3, #1
 801808e:	d9e3      	bls.n	8018058 <rcl_validate_topic_name+0x140>
 8018090:	4613      	mov	r3, r2
 8018092:	45a0      	cmp	r8, r4
 8018094:	d0f4      	beq.n	8018080 <rcl_validate_topic_name+0x168>
 8018096:	782a      	ldrb	r2, [r5, #0]
 8018098:	2a2f      	cmp	r2, #47	@ 0x2f
 801809a:	d1ef      	bne.n	801807c <rcl_validate_topic_name+0x164>
 801809c:	786a      	ldrb	r2, [r5, #1]
 801809e:	f81c 2002 	ldrb.w	r2, [ip, r2]
 80180a2:	0752      	lsls	r2, r2, #29
 80180a4:	d5ec      	bpl.n	8018080 <rcl_validate_topic_name+0x168>
 80180a6:	e7ad      	b.n	8018004 <rcl_validate_topic_name+0xec>
 80180a8:	2307      	movs	r3, #7
 80180aa:	6033      	str	r3, [r6, #0]
 80180ac:	2f00      	cmp	r7, #0
 80180ae:	f43f af7f 	beq.w	8017fb0 <rcl_validate_topic_name+0x98>
 80180b2:	603c      	str	r4, [r7, #0]
 80180b4:	2000      	movs	r0, #0
 80180b6:	e757      	b.n	8017f68 <rcl_validate_topic_name+0x50>
 80180b8:	0801a543 	.word	0x0801a543

080180bc <calloc>:
 80180bc:	4b02      	ldr	r3, [pc, #8]	@ (80180c8 <calloc+0xc>)
 80180be:	460a      	mov	r2, r1
 80180c0:	4601      	mov	r1, r0
 80180c2:	6818      	ldr	r0, [r3, #0]
 80180c4:	f000 b802 	b.w	80180cc <_calloc_r>
 80180c8:	200000ec 	.word	0x200000ec

080180cc <_calloc_r>:
 80180cc:	b570      	push	{r4, r5, r6, lr}
 80180ce:	fba1 5402 	umull	r5, r4, r1, r2
 80180d2:	b934      	cbnz	r4, 80180e2 <_calloc_r+0x16>
 80180d4:	4629      	mov	r1, r5
 80180d6:	f000 f887 	bl	80181e8 <_malloc_r>
 80180da:	4606      	mov	r6, r0
 80180dc:	b928      	cbnz	r0, 80180ea <_calloc_r+0x1e>
 80180de:	4630      	mov	r0, r6
 80180e0:	bd70      	pop	{r4, r5, r6, pc}
 80180e2:	220c      	movs	r2, #12
 80180e4:	6002      	str	r2, [r0, #0]
 80180e6:	2600      	movs	r6, #0
 80180e8:	e7f9      	b.n	80180de <_calloc_r+0x12>
 80180ea:	462a      	mov	r2, r5
 80180ec:	4621      	mov	r1, r4
 80180ee:	f000 fbd5 	bl	801889c <memset>
 80180f2:	e7f4      	b.n	80180de <_calloc_r+0x12>

080180f4 <getenv>:
 80180f4:	b507      	push	{r0, r1, r2, lr}
 80180f6:	4b04      	ldr	r3, [pc, #16]	@ (8018108 <getenv+0x14>)
 80180f8:	4601      	mov	r1, r0
 80180fa:	aa01      	add	r2, sp, #4
 80180fc:	6818      	ldr	r0, [r3, #0]
 80180fe:	f000 f805 	bl	801810c <_findenv_r>
 8018102:	b003      	add	sp, #12
 8018104:	f85d fb04 	ldr.w	pc, [sp], #4
 8018108:	200000ec 	.word	0x200000ec

0801810c <_findenv_r>:
 801810c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018110:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8018180 <_findenv_r+0x74>
 8018114:	4606      	mov	r6, r0
 8018116:	4689      	mov	r9, r1
 8018118:	4617      	mov	r7, r2
 801811a:	f000 fd13 	bl	8018b44 <__env_lock>
 801811e:	f8da 4000 	ldr.w	r4, [sl]
 8018122:	b134      	cbz	r4, 8018132 <_findenv_r+0x26>
 8018124:	464b      	mov	r3, r9
 8018126:	4698      	mov	r8, r3
 8018128:	f813 2b01 	ldrb.w	r2, [r3], #1
 801812c:	b13a      	cbz	r2, 801813e <_findenv_r+0x32>
 801812e:	2a3d      	cmp	r2, #61	@ 0x3d
 8018130:	d1f9      	bne.n	8018126 <_findenv_r+0x1a>
 8018132:	4630      	mov	r0, r6
 8018134:	f000 fd0c 	bl	8018b50 <__env_unlock>
 8018138:	2000      	movs	r0, #0
 801813a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801813e:	eba8 0809 	sub.w	r8, r8, r9
 8018142:	46a3      	mov	fp, r4
 8018144:	f854 0b04 	ldr.w	r0, [r4], #4
 8018148:	2800      	cmp	r0, #0
 801814a:	d0f2      	beq.n	8018132 <_findenv_r+0x26>
 801814c:	4642      	mov	r2, r8
 801814e:	4649      	mov	r1, r9
 8018150:	f000 fbb9 	bl	80188c6 <strncmp>
 8018154:	2800      	cmp	r0, #0
 8018156:	d1f4      	bne.n	8018142 <_findenv_r+0x36>
 8018158:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801815c:	eb03 0508 	add.w	r5, r3, r8
 8018160:	f813 3008 	ldrb.w	r3, [r3, r8]
 8018164:	2b3d      	cmp	r3, #61	@ 0x3d
 8018166:	d1ec      	bne.n	8018142 <_findenv_r+0x36>
 8018168:	f8da 3000 	ldr.w	r3, [sl]
 801816c:	ebab 0303 	sub.w	r3, fp, r3
 8018170:	109b      	asrs	r3, r3, #2
 8018172:	4630      	mov	r0, r6
 8018174:	603b      	str	r3, [r7, #0]
 8018176:	f000 fceb 	bl	8018b50 <__env_unlock>
 801817a:	1c68      	adds	r0, r5, #1
 801817c:	e7dd      	b.n	801813a <_findenv_r+0x2e>
 801817e:	bf00      	nop
 8018180:	2000002c 	.word	0x2000002c

08018184 <malloc>:
 8018184:	4b02      	ldr	r3, [pc, #8]	@ (8018190 <malloc+0xc>)
 8018186:	4601      	mov	r1, r0
 8018188:	6818      	ldr	r0, [r3, #0]
 801818a:	f000 b82d 	b.w	80181e8 <_malloc_r>
 801818e:	bf00      	nop
 8018190:	200000ec 	.word	0x200000ec

08018194 <free>:
 8018194:	4b02      	ldr	r3, [pc, #8]	@ (80181a0 <free+0xc>)
 8018196:	4601      	mov	r1, r0
 8018198:	6818      	ldr	r0, [r3, #0]
 801819a:	f000 bcdf 	b.w	8018b5c <_free_r>
 801819e:	bf00      	nop
 80181a0:	200000ec 	.word	0x200000ec

080181a4 <sbrk_aligned>:
 80181a4:	b570      	push	{r4, r5, r6, lr}
 80181a6:	4e0f      	ldr	r6, [pc, #60]	@ (80181e4 <sbrk_aligned+0x40>)
 80181a8:	460c      	mov	r4, r1
 80181aa:	6831      	ldr	r1, [r6, #0]
 80181ac:	4605      	mov	r5, r0
 80181ae:	b911      	cbnz	r1, 80181b6 <sbrk_aligned+0x12>
 80181b0:	f000 fc44 	bl	8018a3c <_sbrk_r>
 80181b4:	6030      	str	r0, [r6, #0]
 80181b6:	4621      	mov	r1, r4
 80181b8:	4628      	mov	r0, r5
 80181ba:	f000 fc3f 	bl	8018a3c <_sbrk_r>
 80181be:	1c43      	adds	r3, r0, #1
 80181c0:	d103      	bne.n	80181ca <sbrk_aligned+0x26>
 80181c2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80181c6:	4620      	mov	r0, r4
 80181c8:	bd70      	pop	{r4, r5, r6, pc}
 80181ca:	1cc4      	adds	r4, r0, #3
 80181cc:	f024 0403 	bic.w	r4, r4, #3
 80181d0:	42a0      	cmp	r0, r4
 80181d2:	d0f8      	beq.n	80181c6 <sbrk_aligned+0x22>
 80181d4:	1a21      	subs	r1, r4, r0
 80181d6:	4628      	mov	r0, r5
 80181d8:	f000 fc30 	bl	8018a3c <_sbrk_r>
 80181dc:	3001      	adds	r0, #1
 80181de:	d1f2      	bne.n	80181c6 <sbrk_aligned+0x22>
 80181e0:	e7ef      	b.n	80181c2 <sbrk_aligned+0x1e>
 80181e2:	bf00      	nop
 80181e4:	20010fbc 	.word	0x20010fbc

080181e8 <_malloc_r>:
 80181e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80181ec:	1ccd      	adds	r5, r1, #3
 80181ee:	f025 0503 	bic.w	r5, r5, #3
 80181f2:	3508      	adds	r5, #8
 80181f4:	2d0c      	cmp	r5, #12
 80181f6:	bf38      	it	cc
 80181f8:	250c      	movcc	r5, #12
 80181fa:	2d00      	cmp	r5, #0
 80181fc:	4606      	mov	r6, r0
 80181fe:	db01      	blt.n	8018204 <_malloc_r+0x1c>
 8018200:	42a9      	cmp	r1, r5
 8018202:	d904      	bls.n	801820e <_malloc_r+0x26>
 8018204:	230c      	movs	r3, #12
 8018206:	6033      	str	r3, [r6, #0]
 8018208:	2000      	movs	r0, #0
 801820a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801820e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80182e4 <_malloc_r+0xfc>
 8018212:	f000 f869 	bl	80182e8 <__malloc_lock>
 8018216:	f8d8 3000 	ldr.w	r3, [r8]
 801821a:	461c      	mov	r4, r3
 801821c:	bb44      	cbnz	r4, 8018270 <_malloc_r+0x88>
 801821e:	4629      	mov	r1, r5
 8018220:	4630      	mov	r0, r6
 8018222:	f7ff ffbf 	bl	80181a4 <sbrk_aligned>
 8018226:	1c43      	adds	r3, r0, #1
 8018228:	4604      	mov	r4, r0
 801822a:	d158      	bne.n	80182de <_malloc_r+0xf6>
 801822c:	f8d8 4000 	ldr.w	r4, [r8]
 8018230:	4627      	mov	r7, r4
 8018232:	2f00      	cmp	r7, #0
 8018234:	d143      	bne.n	80182be <_malloc_r+0xd6>
 8018236:	2c00      	cmp	r4, #0
 8018238:	d04b      	beq.n	80182d2 <_malloc_r+0xea>
 801823a:	6823      	ldr	r3, [r4, #0]
 801823c:	4639      	mov	r1, r7
 801823e:	4630      	mov	r0, r6
 8018240:	eb04 0903 	add.w	r9, r4, r3
 8018244:	f000 fbfa 	bl	8018a3c <_sbrk_r>
 8018248:	4581      	cmp	r9, r0
 801824a:	d142      	bne.n	80182d2 <_malloc_r+0xea>
 801824c:	6821      	ldr	r1, [r4, #0]
 801824e:	1a6d      	subs	r5, r5, r1
 8018250:	4629      	mov	r1, r5
 8018252:	4630      	mov	r0, r6
 8018254:	f7ff ffa6 	bl	80181a4 <sbrk_aligned>
 8018258:	3001      	adds	r0, #1
 801825a:	d03a      	beq.n	80182d2 <_malloc_r+0xea>
 801825c:	6823      	ldr	r3, [r4, #0]
 801825e:	442b      	add	r3, r5
 8018260:	6023      	str	r3, [r4, #0]
 8018262:	f8d8 3000 	ldr.w	r3, [r8]
 8018266:	685a      	ldr	r2, [r3, #4]
 8018268:	bb62      	cbnz	r2, 80182c4 <_malloc_r+0xdc>
 801826a:	f8c8 7000 	str.w	r7, [r8]
 801826e:	e00f      	b.n	8018290 <_malloc_r+0xa8>
 8018270:	6822      	ldr	r2, [r4, #0]
 8018272:	1b52      	subs	r2, r2, r5
 8018274:	d420      	bmi.n	80182b8 <_malloc_r+0xd0>
 8018276:	2a0b      	cmp	r2, #11
 8018278:	d917      	bls.n	80182aa <_malloc_r+0xc2>
 801827a:	1961      	adds	r1, r4, r5
 801827c:	42a3      	cmp	r3, r4
 801827e:	6025      	str	r5, [r4, #0]
 8018280:	bf18      	it	ne
 8018282:	6059      	strne	r1, [r3, #4]
 8018284:	6863      	ldr	r3, [r4, #4]
 8018286:	bf08      	it	eq
 8018288:	f8c8 1000 	streq.w	r1, [r8]
 801828c:	5162      	str	r2, [r4, r5]
 801828e:	604b      	str	r3, [r1, #4]
 8018290:	4630      	mov	r0, r6
 8018292:	f000 f82f 	bl	80182f4 <__malloc_unlock>
 8018296:	f104 000b 	add.w	r0, r4, #11
 801829a:	1d23      	adds	r3, r4, #4
 801829c:	f020 0007 	bic.w	r0, r0, #7
 80182a0:	1ac2      	subs	r2, r0, r3
 80182a2:	bf1c      	itt	ne
 80182a4:	1a1b      	subne	r3, r3, r0
 80182a6:	50a3      	strne	r3, [r4, r2]
 80182a8:	e7af      	b.n	801820a <_malloc_r+0x22>
 80182aa:	6862      	ldr	r2, [r4, #4]
 80182ac:	42a3      	cmp	r3, r4
 80182ae:	bf0c      	ite	eq
 80182b0:	f8c8 2000 	streq.w	r2, [r8]
 80182b4:	605a      	strne	r2, [r3, #4]
 80182b6:	e7eb      	b.n	8018290 <_malloc_r+0xa8>
 80182b8:	4623      	mov	r3, r4
 80182ba:	6864      	ldr	r4, [r4, #4]
 80182bc:	e7ae      	b.n	801821c <_malloc_r+0x34>
 80182be:	463c      	mov	r4, r7
 80182c0:	687f      	ldr	r7, [r7, #4]
 80182c2:	e7b6      	b.n	8018232 <_malloc_r+0x4a>
 80182c4:	461a      	mov	r2, r3
 80182c6:	685b      	ldr	r3, [r3, #4]
 80182c8:	42a3      	cmp	r3, r4
 80182ca:	d1fb      	bne.n	80182c4 <_malloc_r+0xdc>
 80182cc:	2300      	movs	r3, #0
 80182ce:	6053      	str	r3, [r2, #4]
 80182d0:	e7de      	b.n	8018290 <_malloc_r+0xa8>
 80182d2:	230c      	movs	r3, #12
 80182d4:	6033      	str	r3, [r6, #0]
 80182d6:	4630      	mov	r0, r6
 80182d8:	f000 f80c 	bl	80182f4 <__malloc_unlock>
 80182dc:	e794      	b.n	8018208 <_malloc_r+0x20>
 80182de:	6005      	str	r5, [r0, #0]
 80182e0:	e7d6      	b.n	8018290 <_malloc_r+0xa8>
 80182e2:	bf00      	nop
 80182e4:	20010fc0 	.word	0x20010fc0

080182e8 <__malloc_lock>:
 80182e8:	4801      	ldr	r0, [pc, #4]	@ (80182f0 <__malloc_lock+0x8>)
 80182ea:	f000 bbf4 	b.w	8018ad6 <__retarget_lock_acquire_recursive>
 80182ee:	bf00      	nop
 80182f0:	20011105 	.word	0x20011105

080182f4 <__malloc_unlock>:
 80182f4:	4801      	ldr	r0, [pc, #4]	@ (80182fc <__malloc_unlock+0x8>)
 80182f6:	f000 bbef 	b.w	8018ad8 <__retarget_lock_release_recursive>
 80182fa:	bf00      	nop
 80182fc:	20011105 	.word	0x20011105

08018300 <srand>:
 8018300:	b538      	push	{r3, r4, r5, lr}
 8018302:	4b10      	ldr	r3, [pc, #64]	@ (8018344 <srand+0x44>)
 8018304:	681d      	ldr	r5, [r3, #0]
 8018306:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8018308:	4604      	mov	r4, r0
 801830a:	b9b3      	cbnz	r3, 801833a <srand+0x3a>
 801830c:	2018      	movs	r0, #24
 801830e:	f7ff ff39 	bl	8018184 <malloc>
 8018312:	4602      	mov	r2, r0
 8018314:	6328      	str	r0, [r5, #48]	@ 0x30
 8018316:	b920      	cbnz	r0, 8018322 <srand+0x22>
 8018318:	4b0b      	ldr	r3, [pc, #44]	@ (8018348 <srand+0x48>)
 801831a:	480c      	ldr	r0, [pc, #48]	@ (801834c <srand+0x4c>)
 801831c:	2146      	movs	r1, #70	@ 0x46
 801831e:	f000 fbf3 	bl	8018b08 <__assert_func>
 8018322:	490b      	ldr	r1, [pc, #44]	@ (8018350 <srand+0x50>)
 8018324:	4b0b      	ldr	r3, [pc, #44]	@ (8018354 <srand+0x54>)
 8018326:	e9c0 1300 	strd	r1, r3, [r0]
 801832a:	4b0b      	ldr	r3, [pc, #44]	@ (8018358 <srand+0x58>)
 801832c:	6083      	str	r3, [r0, #8]
 801832e:	230b      	movs	r3, #11
 8018330:	8183      	strh	r3, [r0, #12]
 8018332:	2100      	movs	r1, #0
 8018334:	2001      	movs	r0, #1
 8018336:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801833a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801833c:	2200      	movs	r2, #0
 801833e:	611c      	str	r4, [r3, #16]
 8018340:	615a      	str	r2, [r3, #20]
 8018342:	bd38      	pop	{r3, r4, r5, pc}
 8018344:	200000ec 	.word	0x200000ec
 8018348:	0801a464 	.word	0x0801a464
 801834c:	0801a47b 	.word	0x0801a47b
 8018350:	abcd330e 	.word	0xabcd330e
 8018354:	e66d1234 	.word	0xe66d1234
 8018358:	0005deec 	.word	0x0005deec

0801835c <rand>:
 801835c:	4b16      	ldr	r3, [pc, #88]	@ (80183b8 <rand+0x5c>)
 801835e:	b510      	push	{r4, lr}
 8018360:	681c      	ldr	r4, [r3, #0]
 8018362:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8018364:	b9b3      	cbnz	r3, 8018394 <rand+0x38>
 8018366:	2018      	movs	r0, #24
 8018368:	f7ff ff0c 	bl	8018184 <malloc>
 801836c:	4602      	mov	r2, r0
 801836e:	6320      	str	r0, [r4, #48]	@ 0x30
 8018370:	b920      	cbnz	r0, 801837c <rand+0x20>
 8018372:	4b12      	ldr	r3, [pc, #72]	@ (80183bc <rand+0x60>)
 8018374:	4812      	ldr	r0, [pc, #72]	@ (80183c0 <rand+0x64>)
 8018376:	2152      	movs	r1, #82	@ 0x52
 8018378:	f000 fbc6 	bl	8018b08 <__assert_func>
 801837c:	4911      	ldr	r1, [pc, #68]	@ (80183c4 <rand+0x68>)
 801837e:	4b12      	ldr	r3, [pc, #72]	@ (80183c8 <rand+0x6c>)
 8018380:	e9c0 1300 	strd	r1, r3, [r0]
 8018384:	4b11      	ldr	r3, [pc, #68]	@ (80183cc <rand+0x70>)
 8018386:	6083      	str	r3, [r0, #8]
 8018388:	230b      	movs	r3, #11
 801838a:	8183      	strh	r3, [r0, #12]
 801838c:	2100      	movs	r1, #0
 801838e:	2001      	movs	r0, #1
 8018390:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8018394:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8018396:	480e      	ldr	r0, [pc, #56]	@ (80183d0 <rand+0x74>)
 8018398:	690b      	ldr	r3, [r1, #16]
 801839a:	694c      	ldr	r4, [r1, #20]
 801839c:	4a0d      	ldr	r2, [pc, #52]	@ (80183d4 <rand+0x78>)
 801839e:	4358      	muls	r0, r3
 80183a0:	fb02 0004 	mla	r0, r2, r4, r0
 80183a4:	fba3 3202 	umull	r3, r2, r3, r2
 80183a8:	3301      	adds	r3, #1
 80183aa:	eb40 0002 	adc.w	r0, r0, r2
 80183ae:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80183b2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80183b6:	bd10      	pop	{r4, pc}
 80183b8:	200000ec 	.word	0x200000ec
 80183bc:	0801a464 	.word	0x0801a464
 80183c0:	0801a47b 	.word	0x0801a47b
 80183c4:	abcd330e 	.word	0xabcd330e
 80183c8:	e66d1234 	.word	0xe66d1234
 80183cc:	0005deec 	.word	0x0005deec
 80183d0:	5851f42d 	.word	0x5851f42d
 80183d4:	4c957f2d 	.word	0x4c957f2d

080183d8 <realloc>:
 80183d8:	4b02      	ldr	r3, [pc, #8]	@ (80183e4 <realloc+0xc>)
 80183da:	460a      	mov	r2, r1
 80183dc:	4601      	mov	r1, r0
 80183de:	6818      	ldr	r0, [r3, #0]
 80183e0:	f000 b802 	b.w	80183e8 <_realloc_r>
 80183e4:	200000ec 	.word	0x200000ec

080183e8 <_realloc_r>:
 80183e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80183ec:	4607      	mov	r7, r0
 80183ee:	4614      	mov	r4, r2
 80183f0:	460d      	mov	r5, r1
 80183f2:	b921      	cbnz	r1, 80183fe <_realloc_r+0x16>
 80183f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80183f8:	4611      	mov	r1, r2
 80183fa:	f7ff bef5 	b.w	80181e8 <_malloc_r>
 80183fe:	b92a      	cbnz	r2, 801840c <_realloc_r+0x24>
 8018400:	f000 fbac 	bl	8018b5c <_free_r>
 8018404:	4625      	mov	r5, r4
 8018406:	4628      	mov	r0, r5
 8018408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801840c:	f000 fbf0 	bl	8018bf0 <_malloc_usable_size_r>
 8018410:	4284      	cmp	r4, r0
 8018412:	4606      	mov	r6, r0
 8018414:	d802      	bhi.n	801841c <_realloc_r+0x34>
 8018416:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801841a:	d8f4      	bhi.n	8018406 <_realloc_r+0x1e>
 801841c:	4621      	mov	r1, r4
 801841e:	4638      	mov	r0, r7
 8018420:	f7ff fee2 	bl	80181e8 <_malloc_r>
 8018424:	4680      	mov	r8, r0
 8018426:	b908      	cbnz	r0, 801842c <_realloc_r+0x44>
 8018428:	4645      	mov	r5, r8
 801842a:	e7ec      	b.n	8018406 <_realloc_r+0x1e>
 801842c:	42b4      	cmp	r4, r6
 801842e:	4622      	mov	r2, r4
 8018430:	4629      	mov	r1, r5
 8018432:	bf28      	it	cs
 8018434:	4632      	movcs	r2, r6
 8018436:	f000 fb58 	bl	8018aea <memcpy>
 801843a:	4629      	mov	r1, r5
 801843c:	4638      	mov	r0, r7
 801843e:	f000 fb8d 	bl	8018b5c <_free_r>
 8018442:	e7f1      	b.n	8018428 <_realloc_r+0x40>

08018444 <_strtoul_l.isra.0>:
 8018444:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018448:	4e34      	ldr	r6, [pc, #208]	@ (801851c <_strtoul_l.isra.0+0xd8>)
 801844a:	4686      	mov	lr, r0
 801844c:	460d      	mov	r5, r1
 801844e:	4628      	mov	r0, r5
 8018450:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018454:	5d37      	ldrb	r7, [r6, r4]
 8018456:	f017 0708 	ands.w	r7, r7, #8
 801845a:	d1f8      	bne.n	801844e <_strtoul_l.isra.0+0xa>
 801845c:	2c2d      	cmp	r4, #45	@ 0x2d
 801845e:	d110      	bne.n	8018482 <_strtoul_l.isra.0+0x3e>
 8018460:	782c      	ldrb	r4, [r5, #0]
 8018462:	2701      	movs	r7, #1
 8018464:	1c85      	adds	r5, r0, #2
 8018466:	f033 0010 	bics.w	r0, r3, #16
 801846a:	d115      	bne.n	8018498 <_strtoul_l.isra.0+0x54>
 801846c:	2c30      	cmp	r4, #48	@ 0x30
 801846e:	d10d      	bne.n	801848c <_strtoul_l.isra.0+0x48>
 8018470:	7828      	ldrb	r0, [r5, #0]
 8018472:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8018476:	2858      	cmp	r0, #88	@ 0x58
 8018478:	d108      	bne.n	801848c <_strtoul_l.isra.0+0x48>
 801847a:	786c      	ldrb	r4, [r5, #1]
 801847c:	3502      	adds	r5, #2
 801847e:	2310      	movs	r3, #16
 8018480:	e00a      	b.n	8018498 <_strtoul_l.isra.0+0x54>
 8018482:	2c2b      	cmp	r4, #43	@ 0x2b
 8018484:	bf04      	itt	eq
 8018486:	782c      	ldrbeq	r4, [r5, #0]
 8018488:	1c85      	addeq	r5, r0, #2
 801848a:	e7ec      	b.n	8018466 <_strtoul_l.isra.0+0x22>
 801848c:	2b00      	cmp	r3, #0
 801848e:	d1f6      	bne.n	801847e <_strtoul_l.isra.0+0x3a>
 8018490:	2c30      	cmp	r4, #48	@ 0x30
 8018492:	bf14      	ite	ne
 8018494:	230a      	movne	r3, #10
 8018496:	2308      	moveq	r3, #8
 8018498:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 801849c:	2600      	movs	r6, #0
 801849e:	fbb8 f8f3 	udiv	r8, r8, r3
 80184a2:	fb03 f908 	mul.w	r9, r3, r8
 80184a6:	ea6f 0909 	mvn.w	r9, r9
 80184aa:	4630      	mov	r0, r6
 80184ac:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80184b0:	f1bc 0f09 	cmp.w	ip, #9
 80184b4:	d810      	bhi.n	80184d8 <_strtoul_l.isra.0+0x94>
 80184b6:	4664      	mov	r4, ip
 80184b8:	42a3      	cmp	r3, r4
 80184ba:	dd1e      	ble.n	80184fa <_strtoul_l.isra.0+0xb6>
 80184bc:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 80184c0:	d007      	beq.n	80184d2 <_strtoul_l.isra.0+0x8e>
 80184c2:	4580      	cmp	r8, r0
 80184c4:	d316      	bcc.n	80184f4 <_strtoul_l.isra.0+0xb0>
 80184c6:	d101      	bne.n	80184cc <_strtoul_l.isra.0+0x88>
 80184c8:	45a1      	cmp	r9, r4
 80184ca:	db13      	blt.n	80184f4 <_strtoul_l.isra.0+0xb0>
 80184cc:	fb00 4003 	mla	r0, r0, r3, r4
 80184d0:	2601      	movs	r6, #1
 80184d2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80184d6:	e7e9      	b.n	80184ac <_strtoul_l.isra.0+0x68>
 80184d8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80184dc:	f1bc 0f19 	cmp.w	ip, #25
 80184e0:	d801      	bhi.n	80184e6 <_strtoul_l.isra.0+0xa2>
 80184e2:	3c37      	subs	r4, #55	@ 0x37
 80184e4:	e7e8      	b.n	80184b8 <_strtoul_l.isra.0+0x74>
 80184e6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80184ea:	f1bc 0f19 	cmp.w	ip, #25
 80184ee:	d804      	bhi.n	80184fa <_strtoul_l.isra.0+0xb6>
 80184f0:	3c57      	subs	r4, #87	@ 0x57
 80184f2:	e7e1      	b.n	80184b8 <_strtoul_l.isra.0+0x74>
 80184f4:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 80184f8:	e7eb      	b.n	80184d2 <_strtoul_l.isra.0+0x8e>
 80184fa:	1c73      	adds	r3, r6, #1
 80184fc:	d106      	bne.n	801850c <_strtoul_l.isra.0+0xc8>
 80184fe:	2322      	movs	r3, #34	@ 0x22
 8018500:	f8ce 3000 	str.w	r3, [lr]
 8018504:	4630      	mov	r0, r6
 8018506:	b932      	cbnz	r2, 8018516 <_strtoul_l.isra.0+0xd2>
 8018508:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801850c:	b107      	cbz	r7, 8018510 <_strtoul_l.isra.0+0xcc>
 801850e:	4240      	negs	r0, r0
 8018510:	2a00      	cmp	r2, #0
 8018512:	d0f9      	beq.n	8018508 <_strtoul_l.isra.0+0xc4>
 8018514:	b106      	cbz	r6, 8018518 <_strtoul_l.isra.0+0xd4>
 8018516:	1e69      	subs	r1, r5, #1
 8018518:	6011      	str	r1, [r2, #0]
 801851a:	e7f5      	b.n	8018508 <_strtoul_l.isra.0+0xc4>
 801851c:	0801a543 	.word	0x0801a543

08018520 <strtoul>:
 8018520:	4613      	mov	r3, r2
 8018522:	460a      	mov	r2, r1
 8018524:	4601      	mov	r1, r0
 8018526:	4802      	ldr	r0, [pc, #8]	@ (8018530 <strtoul+0x10>)
 8018528:	6800      	ldr	r0, [r0, #0]
 801852a:	f7ff bf8b 	b.w	8018444 <_strtoul_l.isra.0>
 801852e:	bf00      	nop
 8018530:	200000ec 	.word	0x200000ec

08018534 <std>:
 8018534:	2300      	movs	r3, #0
 8018536:	b510      	push	{r4, lr}
 8018538:	4604      	mov	r4, r0
 801853a:	e9c0 3300 	strd	r3, r3, [r0]
 801853e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018542:	6083      	str	r3, [r0, #8]
 8018544:	8181      	strh	r1, [r0, #12]
 8018546:	6643      	str	r3, [r0, #100]	@ 0x64
 8018548:	81c2      	strh	r2, [r0, #14]
 801854a:	6183      	str	r3, [r0, #24]
 801854c:	4619      	mov	r1, r3
 801854e:	2208      	movs	r2, #8
 8018550:	305c      	adds	r0, #92	@ 0x5c
 8018552:	f000 f9a3 	bl	801889c <memset>
 8018556:	4b0d      	ldr	r3, [pc, #52]	@ (801858c <std+0x58>)
 8018558:	6263      	str	r3, [r4, #36]	@ 0x24
 801855a:	4b0d      	ldr	r3, [pc, #52]	@ (8018590 <std+0x5c>)
 801855c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801855e:	4b0d      	ldr	r3, [pc, #52]	@ (8018594 <std+0x60>)
 8018560:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8018562:	4b0d      	ldr	r3, [pc, #52]	@ (8018598 <std+0x64>)
 8018564:	6323      	str	r3, [r4, #48]	@ 0x30
 8018566:	4b0d      	ldr	r3, [pc, #52]	@ (801859c <std+0x68>)
 8018568:	6224      	str	r4, [r4, #32]
 801856a:	429c      	cmp	r4, r3
 801856c:	d006      	beq.n	801857c <std+0x48>
 801856e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8018572:	4294      	cmp	r4, r2
 8018574:	d002      	beq.n	801857c <std+0x48>
 8018576:	33d0      	adds	r3, #208	@ 0xd0
 8018578:	429c      	cmp	r4, r3
 801857a:	d105      	bne.n	8018588 <std+0x54>
 801857c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8018580:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018584:	f000 baa6 	b.w	8018ad4 <__retarget_lock_init_recursive>
 8018588:	bd10      	pop	{r4, pc}
 801858a:	bf00      	nop
 801858c:	08018749 	.word	0x08018749
 8018590:	0801876b 	.word	0x0801876b
 8018594:	080187a3 	.word	0x080187a3
 8018598:	080187c7 	.word	0x080187c7
 801859c:	20010fc4 	.word	0x20010fc4

080185a0 <stdio_exit_handler>:
 80185a0:	4a02      	ldr	r2, [pc, #8]	@ (80185ac <stdio_exit_handler+0xc>)
 80185a2:	4903      	ldr	r1, [pc, #12]	@ (80185b0 <stdio_exit_handler+0x10>)
 80185a4:	4803      	ldr	r0, [pc, #12]	@ (80185b4 <stdio_exit_handler+0x14>)
 80185a6:	f000 b869 	b.w	801867c <_fwalk_sglue>
 80185aa:	bf00      	nop
 80185ac:	200000e0 	.word	0x200000e0
 80185b0:	08019555 	.word	0x08019555
 80185b4:	200000f0 	.word	0x200000f0

080185b8 <cleanup_stdio>:
 80185b8:	6841      	ldr	r1, [r0, #4]
 80185ba:	4b0c      	ldr	r3, [pc, #48]	@ (80185ec <cleanup_stdio+0x34>)
 80185bc:	4299      	cmp	r1, r3
 80185be:	b510      	push	{r4, lr}
 80185c0:	4604      	mov	r4, r0
 80185c2:	d001      	beq.n	80185c8 <cleanup_stdio+0x10>
 80185c4:	f000 ffc6 	bl	8019554 <_fflush_r>
 80185c8:	68a1      	ldr	r1, [r4, #8]
 80185ca:	4b09      	ldr	r3, [pc, #36]	@ (80185f0 <cleanup_stdio+0x38>)
 80185cc:	4299      	cmp	r1, r3
 80185ce:	d002      	beq.n	80185d6 <cleanup_stdio+0x1e>
 80185d0:	4620      	mov	r0, r4
 80185d2:	f000 ffbf 	bl	8019554 <_fflush_r>
 80185d6:	68e1      	ldr	r1, [r4, #12]
 80185d8:	4b06      	ldr	r3, [pc, #24]	@ (80185f4 <cleanup_stdio+0x3c>)
 80185da:	4299      	cmp	r1, r3
 80185dc:	d004      	beq.n	80185e8 <cleanup_stdio+0x30>
 80185de:	4620      	mov	r0, r4
 80185e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80185e4:	f000 bfb6 	b.w	8019554 <_fflush_r>
 80185e8:	bd10      	pop	{r4, pc}
 80185ea:	bf00      	nop
 80185ec:	20010fc4 	.word	0x20010fc4
 80185f0:	2001102c 	.word	0x2001102c
 80185f4:	20011094 	.word	0x20011094

080185f8 <global_stdio_init.part.0>:
 80185f8:	b510      	push	{r4, lr}
 80185fa:	4b0b      	ldr	r3, [pc, #44]	@ (8018628 <global_stdio_init.part.0+0x30>)
 80185fc:	4c0b      	ldr	r4, [pc, #44]	@ (801862c <global_stdio_init.part.0+0x34>)
 80185fe:	4a0c      	ldr	r2, [pc, #48]	@ (8018630 <global_stdio_init.part.0+0x38>)
 8018600:	601a      	str	r2, [r3, #0]
 8018602:	4620      	mov	r0, r4
 8018604:	2200      	movs	r2, #0
 8018606:	2104      	movs	r1, #4
 8018608:	f7ff ff94 	bl	8018534 <std>
 801860c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8018610:	2201      	movs	r2, #1
 8018612:	2109      	movs	r1, #9
 8018614:	f7ff ff8e 	bl	8018534 <std>
 8018618:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801861c:	2202      	movs	r2, #2
 801861e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018622:	2112      	movs	r1, #18
 8018624:	f7ff bf86 	b.w	8018534 <std>
 8018628:	200110fc 	.word	0x200110fc
 801862c:	20010fc4 	.word	0x20010fc4
 8018630:	080185a1 	.word	0x080185a1

08018634 <__sfp_lock_acquire>:
 8018634:	4801      	ldr	r0, [pc, #4]	@ (801863c <__sfp_lock_acquire+0x8>)
 8018636:	f000 ba4e 	b.w	8018ad6 <__retarget_lock_acquire_recursive>
 801863a:	bf00      	nop
 801863c:	20011106 	.word	0x20011106

08018640 <__sfp_lock_release>:
 8018640:	4801      	ldr	r0, [pc, #4]	@ (8018648 <__sfp_lock_release+0x8>)
 8018642:	f000 ba49 	b.w	8018ad8 <__retarget_lock_release_recursive>
 8018646:	bf00      	nop
 8018648:	20011106 	.word	0x20011106

0801864c <__sinit>:
 801864c:	b510      	push	{r4, lr}
 801864e:	4604      	mov	r4, r0
 8018650:	f7ff fff0 	bl	8018634 <__sfp_lock_acquire>
 8018654:	6a23      	ldr	r3, [r4, #32]
 8018656:	b11b      	cbz	r3, 8018660 <__sinit+0x14>
 8018658:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801865c:	f7ff bff0 	b.w	8018640 <__sfp_lock_release>
 8018660:	4b04      	ldr	r3, [pc, #16]	@ (8018674 <__sinit+0x28>)
 8018662:	6223      	str	r3, [r4, #32]
 8018664:	4b04      	ldr	r3, [pc, #16]	@ (8018678 <__sinit+0x2c>)
 8018666:	681b      	ldr	r3, [r3, #0]
 8018668:	2b00      	cmp	r3, #0
 801866a:	d1f5      	bne.n	8018658 <__sinit+0xc>
 801866c:	f7ff ffc4 	bl	80185f8 <global_stdio_init.part.0>
 8018670:	e7f2      	b.n	8018658 <__sinit+0xc>
 8018672:	bf00      	nop
 8018674:	080185b9 	.word	0x080185b9
 8018678:	200110fc 	.word	0x200110fc

0801867c <_fwalk_sglue>:
 801867c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018680:	4607      	mov	r7, r0
 8018682:	4688      	mov	r8, r1
 8018684:	4614      	mov	r4, r2
 8018686:	2600      	movs	r6, #0
 8018688:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801868c:	f1b9 0901 	subs.w	r9, r9, #1
 8018690:	d505      	bpl.n	801869e <_fwalk_sglue+0x22>
 8018692:	6824      	ldr	r4, [r4, #0]
 8018694:	2c00      	cmp	r4, #0
 8018696:	d1f7      	bne.n	8018688 <_fwalk_sglue+0xc>
 8018698:	4630      	mov	r0, r6
 801869a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801869e:	89ab      	ldrh	r3, [r5, #12]
 80186a0:	2b01      	cmp	r3, #1
 80186a2:	d907      	bls.n	80186b4 <_fwalk_sglue+0x38>
 80186a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80186a8:	3301      	adds	r3, #1
 80186aa:	d003      	beq.n	80186b4 <_fwalk_sglue+0x38>
 80186ac:	4629      	mov	r1, r5
 80186ae:	4638      	mov	r0, r7
 80186b0:	47c0      	blx	r8
 80186b2:	4306      	orrs	r6, r0
 80186b4:	3568      	adds	r5, #104	@ 0x68
 80186b6:	e7e9      	b.n	801868c <_fwalk_sglue+0x10>

080186b8 <iprintf>:
 80186b8:	b40f      	push	{r0, r1, r2, r3}
 80186ba:	b507      	push	{r0, r1, r2, lr}
 80186bc:	4906      	ldr	r1, [pc, #24]	@ (80186d8 <iprintf+0x20>)
 80186be:	ab04      	add	r3, sp, #16
 80186c0:	6808      	ldr	r0, [r1, #0]
 80186c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80186c6:	6881      	ldr	r1, [r0, #8]
 80186c8:	9301      	str	r3, [sp, #4]
 80186ca:	f000 fc1b 	bl	8018f04 <_vfiprintf_r>
 80186ce:	b003      	add	sp, #12
 80186d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80186d4:	b004      	add	sp, #16
 80186d6:	4770      	bx	lr
 80186d8:	200000ec 	.word	0x200000ec

080186dc <sniprintf>:
 80186dc:	b40c      	push	{r2, r3}
 80186de:	b530      	push	{r4, r5, lr}
 80186e0:	4b18      	ldr	r3, [pc, #96]	@ (8018744 <sniprintf+0x68>)
 80186e2:	1e0c      	subs	r4, r1, #0
 80186e4:	681d      	ldr	r5, [r3, #0]
 80186e6:	b09d      	sub	sp, #116	@ 0x74
 80186e8:	da08      	bge.n	80186fc <sniprintf+0x20>
 80186ea:	238b      	movs	r3, #139	@ 0x8b
 80186ec:	602b      	str	r3, [r5, #0]
 80186ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80186f2:	b01d      	add	sp, #116	@ 0x74
 80186f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80186f8:	b002      	add	sp, #8
 80186fa:	4770      	bx	lr
 80186fc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8018700:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018704:	f04f 0300 	mov.w	r3, #0
 8018708:	931b      	str	r3, [sp, #108]	@ 0x6c
 801870a:	bf14      	ite	ne
 801870c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8018710:	4623      	moveq	r3, r4
 8018712:	9304      	str	r3, [sp, #16]
 8018714:	9307      	str	r3, [sp, #28]
 8018716:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801871a:	9002      	str	r0, [sp, #8]
 801871c:	9006      	str	r0, [sp, #24]
 801871e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8018722:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8018724:	ab21      	add	r3, sp, #132	@ 0x84
 8018726:	a902      	add	r1, sp, #8
 8018728:	4628      	mov	r0, r5
 801872a:	9301      	str	r3, [sp, #4]
 801872c:	f000 fac4 	bl	8018cb8 <_svfiprintf_r>
 8018730:	1c43      	adds	r3, r0, #1
 8018732:	bfbc      	itt	lt
 8018734:	238b      	movlt	r3, #139	@ 0x8b
 8018736:	602b      	strlt	r3, [r5, #0]
 8018738:	2c00      	cmp	r4, #0
 801873a:	d0da      	beq.n	80186f2 <sniprintf+0x16>
 801873c:	9b02      	ldr	r3, [sp, #8]
 801873e:	2200      	movs	r2, #0
 8018740:	701a      	strb	r2, [r3, #0]
 8018742:	e7d6      	b.n	80186f2 <sniprintf+0x16>
 8018744:	200000ec 	.word	0x200000ec

08018748 <__sread>:
 8018748:	b510      	push	{r4, lr}
 801874a:	460c      	mov	r4, r1
 801874c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018750:	f000 f962 	bl	8018a18 <_read_r>
 8018754:	2800      	cmp	r0, #0
 8018756:	bfab      	itete	ge
 8018758:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801875a:	89a3      	ldrhlt	r3, [r4, #12]
 801875c:	181b      	addge	r3, r3, r0
 801875e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8018762:	bfac      	ite	ge
 8018764:	6563      	strge	r3, [r4, #84]	@ 0x54
 8018766:	81a3      	strhlt	r3, [r4, #12]
 8018768:	bd10      	pop	{r4, pc}

0801876a <__swrite>:
 801876a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801876e:	461f      	mov	r7, r3
 8018770:	898b      	ldrh	r3, [r1, #12]
 8018772:	05db      	lsls	r3, r3, #23
 8018774:	4605      	mov	r5, r0
 8018776:	460c      	mov	r4, r1
 8018778:	4616      	mov	r6, r2
 801877a:	d505      	bpl.n	8018788 <__swrite+0x1e>
 801877c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018780:	2302      	movs	r3, #2
 8018782:	2200      	movs	r2, #0
 8018784:	f000 f936 	bl	80189f4 <_lseek_r>
 8018788:	89a3      	ldrh	r3, [r4, #12]
 801878a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801878e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8018792:	81a3      	strh	r3, [r4, #12]
 8018794:	4632      	mov	r2, r6
 8018796:	463b      	mov	r3, r7
 8018798:	4628      	mov	r0, r5
 801879a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801879e:	f000 b95d 	b.w	8018a5c <_write_r>

080187a2 <__sseek>:
 80187a2:	b510      	push	{r4, lr}
 80187a4:	460c      	mov	r4, r1
 80187a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80187aa:	f000 f923 	bl	80189f4 <_lseek_r>
 80187ae:	1c43      	adds	r3, r0, #1
 80187b0:	89a3      	ldrh	r3, [r4, #12]
 80187b2:	bf15      	itete	ne
 80187b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80187b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80187ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80187be:	81a3      	strheq	r3, [r4, #12]
 80187c0:	bf18      	it	ne
 80187c2:	81a3      	strhne	r3, [r4, #12]
 80187c4:	bd10      	pop	{r4, pc}

080187c6 <__sclose>:
 80187c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80187ca:	f000 b8a5 	b.w	8018918 <_close_r>

080187ce <_vsniprintf_r>:
 80187ce:	b530      	push	{r4, r5, lr}
 80187d0:	4614      	mov	r4, r2
 80187d2:	2c00      	cmp	r4, #0
 80187d4:	b09b      	sub	sp, #108	@ 0x6c
 80187d6:	4605      	mov	r5, r0
 80187d8:	461a      	mov	r2, r3
 80187da:	da05      	bge.n	80187e8 <_vsniprintf_r+0x1a>
 80187dc:	238b      	movs	r3, #139	@ 0x8b
 80187de:	6003      	str	r3, [r0, #0]
 80187e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80187e4:	b01b      	add	sp, #108	@ 0x6c
 80187e6:	bd30      	pop	{r4, r5, pc}
 80187e8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80187ec:	f8ad 300c 	strh.w	r3, [sp, #12]
 80187f0:	f04f 0300 	mov.w	r3, #0
 80187f4:	9319      	str	r3, [sp, #100]	@ 0x64
 80187f6:	bf14      	ite	ne
 80187f8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80187fc:	4623      	moveq	r3, r4
 80187fe:	9302      	str	r3, [sp, #8]
 8018800:	9305      	str	r3, [sp, #20]
 8018802:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8018806:	9100      	str	r1, [sp, #0]
 8018808:	9104      	str	r1, [sp, #16]
 801880a:	f8ad 300e 	strh.w	r3, [sp, #14]
 801880e:	4669      	mov	r1, sp
 8018810:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8018812:	f000 fa51 	bl	8018cb8 <_svfiprintf_r>
 8018816:	1c43      	adds	r3, r0, #1
 8018818:	bfbc      	itt	lt
 801881a:	238b      	movlt	r3, #139	@ 0x8b
 801881c:	602b      	strlt	r3, [r5, #0]
 801881e:	2c00      	cmp	r4, #0
 8018820:	d0e0      	beq.n	80187e4 <_vsniprintf_r+0x16>
 8018822:	9b00      	ldr	r3, [sp, #0]
 8018824:	2200      	movs	r2, #0
 8018826:	701a      	strb	r2, [r3, #0]
 8018828:	e7dc      	b.n	80187e4 <_vsniprintf_r+0x16>
	...

0801882c <vsniprintf>:
 801882c:	b507      	push	{r0, r1, r2, lr}
 801882e:	9300      	str	r3, [sp, #0]
 8018830:	4613      	mov	r3, r2
 8018832:	460a      	mov	r2, r1
 8018834:	4601      	mov	r1, r0
 8018836:	4803      	ldr	r0, [pc, #12]	@ (8018844 <vsniprintf+0x18>)
 8018838:	6800      	ldr	r0, [r0, #0]
 801883a:	f7ff ffc8 	bl	80187ce <_vsniprintf_r>
 801883e:	b003      	add	sp, #12
 8018840:	f85d fb04 	ldr.w	pc, [sp], #4
 8018844:	200000ec 	.word	0x200000ec

08018848 <memcmp>:
 8018848:	b510      	push	{r4, lr}
 801884a:	3901      	subs	r1, #1
 801884c:	4402      	add	r2, r0
 801884e:	4290      	cmp	r0, r2
 8018850:	d101      	bne.n	8018856 <memcmp+0xe>
 8018852:	2000      	movs	r0, #0
 8018854:	e005      	b.n	8018862 <memcmp+0x1a>
 8018856:	7803      	ldrb	r3, [r0, #0]
 8018858:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801885c:	42a3      	cmp	r3, r4
 801885e:	d001      	beq.n	8018864 <memcmp+0x1c>
 8018860:	1b18      	subs	r0, r3, r4
 8018862:	bd10      	pop	{r4, pc}
 8018864:	3001      	adds	r0, #1
 8018866:	e7f2      	b.n	801884e <memcmp+0x6>

08018868 <memmove>:
 8018868:	4288      	cmp	r0, r1
 801886a:	b510      	push	{r4, lr}
 801886c:	eb01 0402 	add.w	r4, r1, r2
 8018870:	d902      	bls.n	8018878 <memmove+0x10>
 8018872:	4284      	cmp	r4, r0
 8018874:	4623      	mov	r3, r4
 8018876:	d807      	bhi.n	8018888 <memmove+0x20>
 8018878:	1e43      	subs	r3, r0, #1
 801887a:	42a1      	cmp	r1, r4
 801887c:	d008      	beq.n	8018890 <memmove+0x28>
 801887e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018882:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018886:	e7f8      	b.n	801887a <memmove+0x12>
 8018888:	4402      	add	r2, r0
 801888a:	4601      	mov	r1, r0
 801888c:	428a      	cmp	r2, r1
 801888e:	d100      	bne.n	8018892 <memmove+0x2a>
 8018890:	bd10      	pop	{r4, pc}
 8018892:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018896:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801889a:	e7f7      	b.n	801888c <memmove+0x24>

0801889c <memset>:
 801889c:	4402      	add	r2, r0
 801889e:	4603      	mov	r3, r0
 80188a0:	4293      	cmp	r3, r2
 80188a2:	d100      	bne.n	80188a6 <memset+0xa>
 80188a4:	4770      	bx	lr
 80188a6:	f803 1b01 	strb.w	r1, [r3], #1
 80188aa:	e7f9      	b.n	80188a0 <memset+0x4>

080188ac <strchr>:
 80188ac:	b2c9      	uxtb	r1, r1
 80188ae:	4603      	mov	r3, r0
 80188b0:	4618      	mov	r0, r3
 80188b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80188b6:	b112      	cbz	r2, 80188be <strchr+0x12>
 80188b8:	428a      	cmp	r2, r1
 80188ba:	d1f9      	bne.n	80188b0 <strchr+0x4>
 80188bc:	4770      	bx	lr
 80188be:	2900      	cmp	r1, #0
 80188c0:	bf18      	it	ne
 80188c2:	2000      	movne	r0, #0
 80188c4:	4770      	bx	lr

080188c6 <strncmp>:
 80188c6:	b510      	push	{r4, lr}
 80188c8:	b16a      	cbz	r2, 80188e6 <strncmp+0x20>
 80188ca:	3901      	subs	r1, #1
 80188cc:	1884      	adds	r4, r0, r2
 80188ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80188d2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80188d6:	429a      	cmp	r2, r3
 80188d8:	d103      	bne.n	80188e2 <strncmp+0x1c>
 80188da:	42a0      	cmp	r0, r4
 80188dc:	d001      	beq.n	80188e2 <strncmp+0x1c>
 80188de:	2a00      	cmp	r2, #0
 80188e0:	d1f5      	bne.n	80188ce <strncmp+0x8>
 80188e2:	1ad0      	subs	r0, r2, r3
 80188e4:	bd10      	pop	{r4, pc}
 80188e6:	4610      	mov	r0, r2
 80188e8:	e7fc      	b.n	80188e4 <strncmp+0x1e>

080188ea <strstr>:
 80188ea:	780a      	ldrb	r2, [r1, #0]
 80188ec:	b570      	push	{r4, r5, r6, lr}
 80188ee:	b96a      	cbnz	r2, 801890c <strstr+0x22>
 80188f0:	bd70      	pop	{r4, r5, r6, pc}
 80188f2:	429a      	cmp	r2, r3
 80188f4:	d109      	bne.n	801890a <strstr+0x20>
 80188f6:	460c      	mov	r4, r1
 80188f8:	4605      	mov	r5, r0
 80188fa:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80188fe:	2b00      	cmp	r3, #0
 8018900:	d0f6      	beq.n	80188f0 <strstr+0x6>
 8018902:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8018906:	429e      	cmp	r6, r3
 8018908:	d0f7      	beq.n	80188fa <strstr+0x10>
 801890a:	3001      	adds	r0, #1
 801890c:	7803      	ldrb	r3, [r0, #0]
 801890e:	2b00      	cmp	r3, #0
 8018910:	d1ef      	bne.n	80188f2 <strstr+0x8>
 8018912:	4618      	mov	r0, r3
 8018914:	e7ec      	b.n	80188f0 <strstr+0x6>
	...

08018918 <_close_r>:
 8018918:	b538      	push	{r3, r4, r5, lr}
 801891a:	4d06      	ldr	r5, [pc, #24]	@ (8018934 <_close_r+0x1c>)
 801891c:	2300      	movs	r3, #0
 801891e:	4604      	mov	r4, r0
 8018920:	4608      	mov	r0, r1
 8018922:	602b      	str	r3, [r5, #0]
 8018924:	f7eb f8ec 	bl	8003b00 <_close>
 8018928:	1c43      	adds	r3, r0, #1
 801892a:	d102      	bne.n	8018932 <_close_r+0x1a>
 801892c:	682b      	ldr	r3, [r5, #0]
 801892e:	b103      	cbz	r3, 8018932 <_close_r+0x1a>
 8018930:	6023      	str	r3, [r4, #0]
 8018932:	bd38      	pop	{r3, r4, r5, pc}
 8018934:	20011100 	.word	0x20011100

08018938 <_reclaim_reent>:
 8018938:	4b2d      	ldr	r3, [pc, #180]	@ (80189f0 <_reclaim_reent+0xb8>)
 801893a:	681b      	ldr	r3, [r3, #0]
 801893c:	4283      	cmp	r3, r0
 801893e:	b570      	push	{r4, r5, r6, lr}
 8018940:	4604      	mov	r4, r0
 8018942:	d053      	beq.n	80189ec <_reclaim_reent+0xb4>
 8018944:	69c3      	ldr	r3, [r0, #28]
 8018946:	b31b      	cbz	r3, 8018990 <_reclaim_reent+0x58>
 8018948:	68db      	ldr	r3, [r3, #12]
 801894a:	b163      	cbz	r3, 8018966 <_reclaim_reent+0x2e>
 801894c:	2500      	movs	r5, #0
 801894e:	69e3      	ldr	r3, [r4, #28]
 8018950:	68db      	ldr	r3, [r3, #12]
 8018952:	5959      	ldr	r1, [r3, r5]
 8018954:	b9b1      	cbnz	r1, 8018984 <_reclaim_reent+0x4c>
 8018956:	3504      	adds	r5, #4
 8018958:	2d80      	cmp	r5, #128	@ 0x80
 801895a:	d1f8      	bne.n	801894e <_reclaim_reent+0x16>
 801895c:	69e3      	ldr	r3, [r4, #28]
 801895e:	4620      	mov	r0, r4
 8018960:	68d9      	ldr	r1, [r3, #12]
 8018962:	f000 f8fb 	bl	8018b5c <_free_r>
 8018966:	69e3      	ldr	r3, [r4, #28]
 8018968:	6819      	ldr	r1, [r3, #0]
 801896a:	b111      	cbz	r1, 8018972 <_reclaim_reent+0x3a>
 801896c:	4620      	mov	r0, r4
 801896e:	f000 f8f5 	bl	8018b5c <_free_r>
 8018972:	69e3      	ldr	r3, [r4, #28]
 8018974:	689d      	ldr	r5, [r3, #8]
 8018976:	b15d      	cbz	r5, 8018990 <_reclaim_reent+0x58>
 8018978:	4629      	mov	r1, r5
 801897a:	4620      	mov	r0, r4
 801897c:	682d      	ldr	r5, [r5, #0]
 801897e:	f000 f8ed 	bl	8018b5c <_free_r>
 8018982:	e7f8      	b.n	8018976 <_reclaim_reent+0x3e>
 8018984:	680e      	ldr	r6, [r1, #0]
 8018986:	4620      	mov	r0, r4
 8018988:	f000 f8e8 	bl	8018b5c <_free_r>
 801898c:	4631      	mov	r1, r6
 801898e:	e7e1      	b.n	8018954 <_reclaim_reent+0x1c>
 8018990:	6961      	ldr	r1, [r4, #20]
 8018992:	b111      	cbz	r1, 801899a <_reclaim_reent+0x62>
 8018994:	4620      	mov	r0, r4
 8018996:	f000 f8e1 	bl	8018b5c <_free_r>
 801899a:	69e1      	ldr	r1, [r4, #28]
 801899c:	b111      	cbz	r1, 80189a4 <_reclaim_reent+0x6c>
 801899e:	4620      	mov	r0, r4
 80189a0:	f000 f8dc 	bl	8018b5c <_free_r>
 80189a4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80189a6:	b111      	cbz	r1, 80189ae <_reclaim_reent+0x76>
 80189a8:	4620      	mov	r0, r4
 80189aa:	f000 f8d7 	bl	8018b5c <_free_r>
 80189ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80189b0:	b111      	cbz	r1, 80189b8 <_reclaim_reent+0x80>
 80189b2:	4620      	mov	r0, r4
 80189b4:	f000 f8d2 	bl	8018b5c <_free_r>
 80189b8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80189ba:	b111      	cbz	r1, 80189c2 <_reclaim_reent+0x8a>
 80189bc:	4620      	mov	r0, r4
 80189be:	f000 f8cd 	bl	8018b5c <_free_r>
 80189c2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80189c4:	b111      	cbz	r1, 80189cc <_reclaim_reent+0x94>
 80189c6:	4620      	mov	r0, r4
 80189c8:	f000 f8c8 	bl	8018b5c <_free_r>
 80189cc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80189ce:	b111      	cbz	r1, 80189d6 <_reclaim_reent+0x9e>
 80189d0:	4620      	mov	r0, r4
 80189d2:	f000 f8c3 	bl	8018b5c <_free_r>
 80189d6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80189d8:	b111      	cbz	r1, 80189e0 <_reclaim_reent+0xa8>
 80189da:	4620      	mov	r0, r4
 80189dc:	f000 f8be 	bl	8018b5c <_free_r>
 80189e0:	6a23      	ldr	r3, [r4, #32]
 80189e2:	b11b      	cbz	r3, 80189ec <_reclaim_reent+0xb4>
 80189e4:	4620      	mov	r0, r4
 80189e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80189ea:	4718      	bx	r3
 80189ec:	bd70      	pop	{r4, r5, r6, pc}
 80189ee:	bf00      	nop
 80189f0:	200000ec 	.word	0x200000ec

080189f4 <_lseek_r>:
 80189f4:	b538      	push	{r3, r4, r5, lr}
 80189f6:	4d07      	ldr	r5, [pc, #28]	@ (8018a14 <_lseek_r+0x20>)
 80189f8:	4604      	mov	r4, r0
 80189fa:	4608      	mov	r0, r1
 80189fc:	4611      	mov	r1, r2
 80189fe:	2200      	movs	r2, #0
 8018a00:	602a      	str	r2, [r5, #0]
 8018a02:	461a      	mov	r2, r3
 8018a04:	f7eb f8a3 	bl	8003b4e <_lseek>
 8018a08:	1c43      	adds	r3, r0, #1
 8018a0a:	d102      	bne.n	8018a12 <_lseek_r+0x1e>
 8018a0c:	682b      	ldr	r3, [r5, #0]
 8018a0e:	b103      	cbz	r3, 8018a12 <_lseek_r+0x1e>
 8018a10:	6023      	str	r3, [r4, #0]
 8018a12:	bd38      	pop	{r3, r4, r5, pc}
 8018a14:	20011100 	.word	0x20011100

08018a18 <_read_r>:
 8018a18:	b538      	push	{r3, r4, r5, lr}
 8018a1a:	4d07      	ldr	r5, [pc, #28]	@ (8018a38 <_read_r+0x20>)
 8018a1c:	4604      	mov	r4, r0
 8018a1e:	4608      	mov	r0, r1
 8018a20:	4611      	mov	r1, r2
 8018a22:	2200      	movs	r2, #0
 8018a24:	602a      	str	r2, [r5, #0]
 8018a26:	461a      	mov	r2, r3
 8018a28:	f7eb f831 	bl	8003a8e <_read>
 8018a2c:	1c43      	adds	r3, r0, #1
 8018a2e:	d102      	bne.n	8018a36 <_read_r+0x1e>
 8018a30:	682b      	ldr	r3, [r5, #0]
 8018a32:	b103      	cbz	r3, 8018a36 <_read_r+0x1e>
 8018a34:	6023      	str	r3, [r4, #0]
 8018a36:	bd38      	pop	{r3, r4, r5, pc}
 8018a38:	20011100 	.word	0x20011100

08018a3c <_sbrk_r>:
 8018a3c:	b538      	push	{r3, r4, r5, lr}
 8018a3e:	4d06      	ldr	r5, [pc, #24]	@ (8018a58 <_sbrk_r+0x1c>)
 8018a40:	2300      	movs	r3, #0
 8018a42:	4604      	mov	r4, r0
 8018a44:	4608      	mov	r0, r1
 8018a46:	602b      	str	r3, [r5, #0]
 8018a48:	f7eb f88e 	bl	8003b68 <_sbrk>
 8018a4c:	1c43      	adds	r3, r0, #1
 8018a4e:	d102      	bne.n	8018a56 <_sbrk_r+0x1a>
 8018a50:	682b      	ldr	r3, [r5, #0]
 8018a52:	b103      	cbz	r3, 8018a56 <_sbrk_r+0x1a>
 8018a54:	6023      	str	r3, [r4, #0]
 8018a56:	bd38      	pop	{r3, r4, r5, pc}
 8018a58:	20011100 	.word	0x20011100

08018a5c <_write_r>:
 8018a5c:	b538      	push	{r3, r4, r5, lr}
 8018a5e:	4d07      	ldr	r5, [pc, #28]	@ (8018a7c <_write_r+0x20>)
 8018a60:	4604      	mov	r4, r0
 8018a62:	4608      	mov	r0, r1
 8018a64:	4611      	mov	r1, r2
 8018a66:	2200      	movs	r2, #0
 8018a68:	602a      	str	r2, [r5, #0]
 8018a6a:	461a      	mov	r2, r3
 8018a6c:	f7eb f82c 	bl	8003ac8 <_write>
 8018a70:	1c43      	adds	r3, r0, #1
 8018a72:	d102      	bne.n	8018a7a <_write_r+0x1e>
 8018a74:	682b      	ldr	r3, [r5, #0]
 8018a76:	b103      	cbz	r3, 8018a7a <_write_r+0x1e>
 8018a78:	6023      	str	r3, [r4, #0]
 8018a7a:	bd38      	pop	{r3, r4, r5, pc}
 8018a7c:	20011100 	.word	0x20011100

08018a80 <__errno>:
 8018a80:	4b01      	ldr	r3, [pc, #4]	@ (8018a88 <__errno+0x8>)
 8018a82:	6818      	ldr	r0, [r3, #0]
 8018a84:	4770      	bx	lr
 8018a86:	bf00      	nop
 8018a88:	200000ec 	.word	0x200000ec

08018a8c <__libc_init_array>:
 8018a8c:	b570      	push	{r4, r5, r6, lr}
 8018a8e:	4d0d      	ldr	r5, [pc, #52]	@ (8018ac4 <__libc_init_array+0x38>)
 8018a90:	4c0d      	ldr	r4, [pc, #52]	@ (8018ac8 <__libc_init_array+0x3c>)
 8018a92:	1b64      	subs	r4, r4, r5
 8018a94:	10a4      	asrs	r4, r4, #2
 8018a96:	2600      	movs	r6, #0
 8018a98:	42a6      	cmp	r6, r4
 8018a9a:	d109      	bne.n	8018ab0 <__libc_init_array+0x24>
 8018a9c:	4d0b      	ldr	r5, [pc, #44]	@ (8018acc <__libc_init_array+0x40>)
 8018a9e:	4c0c      	ldr	r4, [pc, #48]	@ (8018ad0 <__libc_init_array+0x44>)
 8018aa0:	f000 fef6 	bl	8019890 <_init>
 8018aa4:	1b64      	subs	r4, r4, r5
 8018aa6:	10a4      	asrs	r4, r4, #2
 8018aa8:	2600      	movs	r6, #0
 8018aaa:	42a6      	cmp	r6, r4
 8018aac:	d105      	bne.n	8018aba <__libc_init_array+0x2e>
 8018aae:	bd70      	pop	{r4, r5, r6, pc}
 8018ab0:	f855 3b04 	ldr.w	r3, [r5], #4
 8018ab4:	4798      	blx	r3
 8018ab6:	3601      	adds	r6, #1
 8018ab8:	e7ee      	b.n	8018a98 <__libc_init_array+0xc>
 8018aba:	f855 3b04 	ldr.w	r3, [r5], #4
 8018abe:	4798      	blx	r3
 8018ac0:	3601      	adds	r6, #1
 8018ac2:	e7f2      	b.n	8018aaa <__libc_init_array+0x1e>
 8018ac4:	0801a64c 	.word	0x0801a64c
 8018ac8:	0801a64c 	.word	0x0801a64c
 8018acc:	0801a64c 	.word	0x0801a64c
 8018ad0:	0801a658 	.word	0x0801a658

08018ad4 <__retarget_lock_init_recursive>:
 8018ad4:	4770      	bx	lr

08018ad6 <__retarget_lock_acquire_recursive>:
 8018ad6:	4770      	bx	lr

08018ad8 <__retarget_lock_release_recursive>:
 8018ad8:	4770      	bx	lr

08018ada <strcpy>:
 8018ada:	4603      	mov	r3, r0
 8018adc:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018ae0:	f803 2b01 	strb.w	r2, [r3], #1
 8018ae4:	2a00      	cmp	r2, #0
 8018ae6:	d1f9      	bne.n	8018adc <strcpy+0x2>
 8018ae8:	4770      	bx	lr

08018aea <memcpy>:
 8018aea:	440a      	add	r2, r1
 8018aec:	4291      	cmp	r1, r2
 8018aee:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8018af2:	d100      	bne.n	8018af6 <memcpy+0xc>
 8018af4:	4770      	bx	lr
 8018af6:	b510      	push	{r4, lr}
 8018af8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018afc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018b00:	4291      	cmp	r1, r2
 8018b02:	d1f9      	bne.n	8018af8 <memcpy+0xe>
 8018b04:	bd10      	pop	{r4, pc}
	...

08018b08 <__assert_func>:
 8018b08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8018b0a:	4614      	mov	r4, r2
 8018b0c:	461a      	mov	r2, r3
 8018b0e:	4b09      	ldr	r3, [pc, #36]	@ (8018b34 <__assert_func+0x2c>)
 8018b10:	681b      	ldr	r3, [r3, #0]
 8018b12:	4605      	mov	r5, r0
 8018b14:	68d8      	ldr	r0, [r3, #12]
 8018b16:	b14c      	cbz	r4, 8018b2c <__assert_func+0x24>
 8018b18:	4b07      	ldr	r3, [pc, #28]	@ (8018b38 <__assert_func+0x30>)
 8018b1a:	9100      	str	r1, [sp, #0]
 8018b1c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8018b20:	4906      	ldr	r1, [pc, #24]	@ (8018b3c <__assert_func+0x34>)
 8018b22:	462b      	mov	r3, r5
 8018b24:	f000 fd3e 	bl	80195a4 <fiprintf>
 8018b28:	f000 fde2 	bl	80196f0 <abort>
 8018b2c:	4b04      	ldr	r3, [pc, #16]	@ (8018b40 <__assert_func+0x38>)
 8018b2e:	461c      	mov	r4, r3
 8018b30:	e7f3      	b.n	8018b1a <__assert_func+0x12>
 8018b32:	bf00      	nop
 8018b34:	200000ec 	.word	0x200000ec
 8018b38:	0801a4d3 	.word	0x0801a4d3
 8018b3c:	0801a4e0 	.word	0x0801a4e0
 8018b40:	0801a50e 	.word	0x0801a50e

08018b44 <__env_lock>:
 8018b44:	4801      	ldr	r0, [pc, #4]	@ (8018b4c <__env_lock+0x8>)
 8018b46:	f7ff bfc6 	b.w	8018ad6 <__retarget_lock_acquire_recursive>
 8018b4a:	bf00      	nop
 8018b4c:	20011104 	.word	0x20011104

08018b50 <__env_unlock>:
 8018b50:	4801      	ldr	r0, [pc, #4]	@ (8018b58 <__env_unlock+0x8>)
 8018b52:	f7ff bfc1 	b.w	8018ad8 <__retarget_lock_release_recursive>
 8018b56:	bf00      	nop
 8018b58:	20011104 	.word	0x20011104

08018b5c <_free_r>:
 8018b5c:	b538      	push	{r3, r4, r5, lr}
 8018b5e:	4605      	mov	r5, r0
 8018b60:	2900      	cmp	r1, #0
 8018b62:	d041      	beq.n	8018be8 <_free_r+0x8c>
 8018b64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018b68:	1f0c      	subs	r4, r1, #4
 8018b6a:	2b00      	cmp	r3, #0
 8018b6c:	bfb8      	it	lt
 8018b6e:	18e4      	addlt	r4, r4, r3
 8018b70:	f7ff fbba 	bl	80182e8 <__malloc_lock>
 8018b74:	4a1d      	ldr	r2, [pc, #116]	@ (8018bec <_free_r+0x90>)
 8018b76:	6813      	ldr	r3, [r2, #0]
 8018b78:	b933      	cbnz	r3, 8018b88 <_free_r+0x2c>
 8018b7a:	6063      	str	r3, [r4, #4]
 8018b7c:	6014      	str	r4, [r2, #0]
 8018b7e:	4628      	mov	r0, r5
 8018b80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018b84:	f7ff bbb6 	b.w	80182f4 <__malloc_unlock>
 8018b88:	42a3      	cmp	r3, r4
 8018b8a:	d908      	bls.n	8018b9e <_free_r+0x42>
 8018b8c:	6820      	ldr	r0, [r4, #0]
 8018b8e:	1821      	adds	r1, r4, r0
 8018b90:	428b      	cmp	r3, r1
 8018b92:	bf01      	itttt	eq
 8018b94:	6819      	ldreq	r1, [r3, #0]
 8018b96:	685b      	ldreq	r3, [r3, #4]
 8018b98:	1809      	addeq	r1, r1, r0
 8018b9a:	6021      	streq	r1, [r4, #0]
 8018b9c:	e7ed      	b.n	8018b7a <_free_r+0x1e>
 8018b9e:	461a      	mov	r2, r3
 8018ba0:	685b      	ldr	r3, [r3, #4]
 8018ba2:	b10b      	cbz	r3, 8018ba8 <_free_r+0x4c>
 8018ba4:	42a3      	cmp	r3, r4
 8018ba6:	d9fa      	bls.n	8018b9e <_free_r+0x42>
 8018ba8:	6811      	ldr	r1, [r2, #0]
 8018baa:	1850      	adds	r0, r2, r1
 8018bac:	42a0      	cmp	r0, r4
 8018bae:	d10b      	bne.n	8018bc8 <_free_r+0x6c>
 8018bb0:	6820      	ldr	r0, [r4, #0]
 8018bb2:	4401      	add	r1, r0
 8018bb4:	1850      	adds	r0, r2, r1
 8018bb6:	4283      	cmp	r3, r0
 8018bb8:	6011      	str	r1, [r2, #0]
 8018bba:	d1e0      	bne.n	8018b7e <_free_r+0x22>
 8018bbc:	6818      	ldr	r0, [r3, #0]
 8018bbe:	685b      	ldr	r3, [r3, #4]
 8018bc0:	6053      	str	r3, [r2, #4]
 8018bc2:	4408      	add	r0, r1
 8018bc4:	6010      	str	r0, [r2, #0]
 8018bc6:	e7da      	b.n	8018b7e <_free_r+0x22>
 8018bc8:	d902      	bls.n	8018bd0 <_free_r+0x74>
 8018bca:	230c      	movs	r3, #12
 8018bcc:	602b      	str	r3, [r5, #0]
 8018bce:	e7d6      	b.n	8018b7e <_free_r+0x22>
 8018bd0:	6820      	ldr	r0, [r4, #0]
 8018bd2:	1821      	adds	r1, r4, r0
 8018bd4:	428b      	cmp	r3, r1
 8018bd6:	bf04      	itt	eq
 8018bd8:	6819      	ldreq	r1, [r3, #0]
 8018bda:	685b      	ldreq	r3, [r3, #4]
 8018bdc:	6063      	str	r3, [r4, #4]
 8018bde:	bf04      	itt	eq
 8018be0:	1809      	addeq	r1, r1, r0
 8018be2:	6021      	streq	r1, [r4, #0]
 8018be4:	6054      	str	r4, [r2, #4]
 8018be6:	e7ca      	b.n	8018b7e <_free_r+0x22>
 8018be8:	bd38      	pop	{r3, r4, r5, pc}
 8018bea:	bf00      	nop
 8018bec:	20010fc0 	.word	0x20010fc0

08018bf0 <_malloc_usable_size_r>:
 8018bf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018bf4:	1f18      	subs	r0, r3, #4
 8018bf6:	2b00      	cmp	r3, #0
 8018bf8:	bfbc      	itt	lt
 8018bfa:	580b      	ldrlt	r3, [r1, r0]
 8018bfc:	18c0      	addlt	r0, r0, r3
 8018bfe:	4770      	bx	lr

08018c00 <__ssputs_r>:
 8018c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018c04:	688e      	ldr	r6, [r1, #8]
 8018c06:	461f      	mov	r7, r3
 8018c08:	42be      	cmp	r6, r7
 8018c0a:	680b      	ldr	r3, [r1, #0]
 8018c0c:	4682      	mov	sl, r0
 8018c0e:	460c      	mov	r4, r1
 8018c10:	4690      	mov	r8, r2
 8018c12:	d82d      	bhi.n	8018c70 <__ssputs_r+0x70>
 8018c14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8018c18:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8018c1c:	d026      	beq.n	8018c6c <__ssputs_r+0x6c>
 8018c1e:	6965      	ldr	r5, [r4, #20]
 8018c20:	6909      	ldr	r1, [r1, #16]
 8018c22:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018c26:	eba3 0901 	sub.w	r9, r3, r1
 8018c2a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018c2e:	1c7b      	adds	r3, r7, #1
 8018c30:	444b      	add	r3, r9
 8018c32:	106d      	asrs	r5, r5, #1
 8018c34:	429d      	cmp	r5, r3
 8018c36:	bf38      	it	cc
 8018c38:	461d      	movcc	r5, r3
 8018c3a:	0553      	lsls	r3, r2, #21
 8018c3c:	d527      	bpl.n	8018c8e <__ssputs_r+0x8e>
 8018c3e:	4629      	mov	r1, r5
 8018c40:	f7ff fad2 	bl	80181e8 <_malloc_r>
 8018c44:	4606      	mov	r6, r0
 8018c46:	b360      	cbz	r0, 8018ca2 <__ssputs_r+0xa2>
 8018c48:	6921      	ldr	r1, [r4, #16]
 8018c4a:	464a      	mov	r2, r9
 8018c4c:	f7ff ff4d 	bl	8018aea <memcpy>
 8018c50:	89a3      	ldrh	r3, [r4, #12]
 8018c52:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8018c56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018c5a:	81a3      	strh	r3, [r4, #12]
 8018c5c:	6126      	str	r6, [r4, #16]
 8018c5e:	6165      	str	r5, [r4, #20]
 8018c60:	444e      	add	r6, r9
 8018c62:	eba5 0509 	sub.w	r5, r5, r9
 8018c66:	6026      	str	r6, [r4, #0]
 8018c68:	60a5      	str	r5, [r4, #8]
 8018c6a:	463e      	mov	r6, r7
 8018c6c:	42be      	cmp	r6, r7
 8018c6e:	d900      	bls.n	8018c72 <__ssputs_r+0x72>
 8018c70:	463e      	mov	r6, r7
 8018c72:	6820      	ldr	r0, [r4, #0]
 8018c74:	4632      	mov	r2, r6
 8018c76:	4641      	mov	r1, r8
 8018c78:	f7ff fdf6 	bl	8018868 <memmove>
 8018c7c:	68a3      	ldr	r3, [r4, #8]
 8018c7e:	1b9b      	subs	r3, r3, r6
 8018c80:	60a3      	str	r3, [r4, #8]
 8018c82:	6823      	ldr	r3, [r4, #0]
 8018c84:	4433      	add	r3, r6
 8018c86:	6023      	str	r3, [r4, #0]
 8018c88:	2000      	movs	r0, #0
 8018c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018c8e:	462a      	mov	r2, r5
 8018c90:	f7ff fbaa 	bl	80183e8 <_realloc_r>
 8018c94:	4606      	mov	r6, r0
 8018c96:	2800      	cmp	r0, #0
 8018c98:	d1e0      	bne.n	8018c5c <__ssputs_r+0x5c>
 8018c9a:	6921      	ldr	r1, [r4, #16]
 8018c9c:	4650      	mov	r0, sl
 8018c9e:	f7ff ff5d 	bl	8018b5c <_free_r>
 8018ca2:	230c      	movs	r3, #12
 8018ca4:	f8ca 3000 	str.w	r3, [sl]
 8018ca8:	89a3      	ldrh	r3, [r4, #12]
 8018caa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018cae:	81a3      	strh	r3, [r4, #12]
 8018cb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018cb4:	e7e9      	b.n	8018c8a <__ssputs_r+0x8a>
	...

08018cb8 <_svfiprintf_r>:
 8018cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018cbc:	4698      	mov	r8, r3
 8018cbe:	898b      	ldrh	r3, [r1, #12]
 8018cc0:	061b      	lsls	r3, r3, #24
 8018cc2:	b09d      	sub	sp, #116	@ 0x74
 8018cc4:	4607      	mov	r7, r0
 8018cc6:	460d      	mov	r5, r1
 8018cc8:	4614      	mov	r4, r2
 8018cca:	d510      	bpl.n	8018cee <_svfiprintf_r+0x36>
 8018ccc:	690b      	ldr	r3, [r1, #16]
 8018cce:	b973      	cbnz	r3, 8018cee <_svfiprintf_r+0x36>
 8018cd0:	2140      	movs	r1, #64	@ 0x40
 8018cd2:	f7ff fa89 	bl	80181e8 <_malloc_r>
 8018cd6:	6028      	str	r0, [r5, #0]
 8018cd8:	6128      	str	r0, [r5, #16]
 8018cda:	b930      	cbnz	r0, 8018cea <_svfiprintf_r+0x32>
 8018cdc:	230c      	movs	r3, #12
 8018cde:	603b      	str	r3, [r7, #0]
 8018ce0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018ce4:	b01d      	add	sp, #116	@ 0x74
 8018ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018cea:	2340      	movs	r3, #64	@ 0x40
 8018cec:	616b      	str	r3, [r5, #20]
 8018cee:	2300      	movs	r3, #0
 8018cf0:	9309      	str	r3, [sp, #36]	@ 0x24
 8018cf2:	2320      	movs	r3, #32
 8018cf4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018cf8:	f8cd 800c 	str.w	r8, [sp, #12]
 8018cfc:	2330      	movs	r3, #48	@ 0x30
 8018cfe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8018e9c <_svfiprintf_r+0x1e4>
 8018d02:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018d06:	f04f 0901 	mov.w	r9, #1
 8018d0a:	4623      	mov	r3, r4
 8018d0c:	469a      	mov	sl, r3
 8018d0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018d12:	b10a      	cbz	r2, 8018d18 <_svfiprintf_r+0x60>
 8018d14:	2a25      	cmp	r2, #37	@ 0x25
 8018d16:	d1f9      	bne.n	8018d0c <_svfiprintf_r+0x54>
 8018d18:	ebba 0b04 	subs.w	fp, sl, r4
 8018d1c:	d00b      	beq.n	8018d36 <_svfiprintf_r+0x7e>
 8018d1e:	465b      	mov	r3, fp
 8018d20:	4622      	mov	r2, r4
 8018d22:	4629      	mov	r1, r5
 8018d24:	4638      	mov	r0, r7
 8018d26:	f7ff ff6b 	bl	8018c00 <__ssputs_r>
 8018d2a:	3001      	adds	r0, #1
 8018d2c:	f000 80a7 	beq.w	8018e7e <_svfiprintf_r+0x1c6>
 8018d30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018d32:	445a      	add	r2, fp
 8018d34:	9209      	str	r2, [sp, #36]	@ 0x24
 8018d36:	f89a 3000 	ldrb.w	r3, [sl]
 8018d3a:	2b00      	cmp	r3, #0
 8018d3c:	f000 809f 	beq.w	8018e7e <_svfiprintf_r+0x1c6>
 8018d40:	2300      	movs	r3, #0
 8018d42:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018d46:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018d4a:	f10a 0a01 	add.w	sl, sl, #1
 8018d4e:	9304      	str	r3, [sp, #16]
 8018d50:	9307      	str	r3, [sp, #28]
 8018d52:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018d56:	931a      	str	r3, [sp, #104]	@ 0x68
 8018d58:	4654      	mov	r4, sl
 8018d5a:	2205      	movs	r2, #5
 8018d5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018d60:	484e      	ldr	r0, [pc, #312]	@ (8018e9c <_svfiprintf_r+0x1e4>)
 8018d62:	f7e7 fa6d 	bl	8000240 <memchr>
 8018d66:	9a04      	ldr	r2, [sp, #16]
 8018d68:	b9d8      	cbnz	r0, 8018da2 <_svfiprintf_r+0xea>
 8018d6a:	06d0      	lsls	r0, r2, #27
 8018d6c:	bf44      	itt	mi
 8018d6e:	2320      	movmi	r3, #32
 8018d70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018d74:	0711      	lsls	r1, r2, #28
 8018d76:	bf44      	itt	mi
 8018d78:	232b      	movmi	r3, #43	@ 0x2b
 8018d7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018d7e:	f89a 3000 	ldrb.w	r3, [sl]
 8018d82:	2b2a      	cmp	r3, #42	@ 0x2a
 8018d84:	d015      	beq.n	8018db2 <_svfiprintf_r+0xfa>
 8018d86:	9a07      	ldr	r2, [sp, #28]
 8018d88:	4654      	mov	r4, sl
 8018d8a:	2000      	movs	r0, #0
 8018d8c:	f04f 0c0a 	mov.w	ip, #10
 8018d90:	4621      	mov	r1, r4
 8018d92:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018d96:	3b30      	subs	r3, #48	@ 0x30
 8018d98:	2b09      	cmp	r3, #9
 8018d9a:	d94b      	bls.n	8018e34 <_svfiprintf_r+0x17c>
 8018d9c:	b1b0      	cbz	r0, 8018dcc <_svfiprintf_r+0x114>
 8018d9e:	9207      	str	r2, [sp, #28]
 8018da0:	e014      	b.n	8018dcc <_svfiprintf_r+0x114>
 8018da2:	eba0 0308 	sub.w	r3, r0, r8
 8018da6:	fa09 f303 	lsl.w	r3, r9, r3
 8018daa:	4313      	orrs	r3, r2
 8018dac:	9304      	str	r3, [sp, #16]
 8018dae:	46a2      	mov	sl, r4
 8018db0:	e7d2      	b.n	8018d58 <_svfiprintf_r+0xa0>
 8018db2:	9b03      	ldr	r3, [sp, #12]
 8018db4:	1d19      	adds	r1, r3, #4
 8018db6:	681b      	ldr	r3, [r3, #0]
 8018db8:	9103      	str	r1, [sp, #12]
 8018dba:	2b00      	cmp	r3, #0
 8018dbc:	bfbb      	ittet	lt
 8018dbe:	425b      	neglt	r3, r3
 8018dc0:	f042 0202 	orrlt.w	r2, r2, #2
 8018dc4:	9307      	strge	r3, [sp, #28]
 8018dc6:	9307      	strlt	r3, [sp, #28]
 8018dc8:	bfb8      	it	lt
 8018dca:	9204      	strlt	r2, [sp, #16]
 8018dcc:	7823      	ldrb	r3, [r4, #0]
 8018dce:	2b2e      	cmp	r3, #46	@ 0x2e
 8018dd0:	d10a      	bne.n	8018de8 <_svfiprintf_r+0x130>
 8018dd2:	7863      	ldrb	r3, [r4, #1]
 8018dd4:	2b2a      	cmp	r3, #42	@ 0x2a
 8018dd6:	d132      	bne.n	8018e3e <_svfiprintf_r+0x186>
 8018dd8:	9b03      	ldr	r3, [sp, #12]
 8018dda:	1d1a      	adds	r2, r3, #4
 8018ddc:	681b      	ldr	r3, [r3, #0]
 8018dde:	9203      	str	r2, [sp, #12]
 8018de0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018de4:	3402      	adds	r4, #2
 8018de6:	9305      	str	r3, [sp, #20]
 8018de8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8018eac <_svfiprintf_r+0x1f4>
 8018dec:	7821      	ldrb	r1, [r4, #0]
 8018dee:	2203      	movs	r2, #3
 8018df0:	4650      	mov	r0, sl
 8018df2:	f7e7 fa25 	bl	8000240 <memchr>
 8018df6:	b138      	cbz	r0, 8018e08 <_svfiprintf_r+0x150>
 8018df8:	9b04      	ldr	r3, [sp, #16]
 8018dfa:	eba0 000a 	sub.w	r0, r0, sl
 8018dfe:	2240      	movs	r2, #64	@ 0x40
 8018e00:	4082      	lsls	r2, r0
 8018e02:	4313      	orrs	r3, r2
 8018e04:	3401      	adds	r4, #1
 8018e06:	9304      	str	r3, [sp, #16]
 8018e08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018e0c:	4824      	ldr	r0, [pc, #144]	@ (8018ea0 <_svfiprintf_r+0x1e8>)
 8018e0e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018e12:	2206      	movs	r2, #6
 8018e14:	f7e7 fa14 	bl	8000240 <memchr>
 8018e18:	2800      	cmp	r0, #0
 8018e1a:	d036      	beq.n	8018e8a <_svfiprintf_r+0x1d2>
 8018e1c:	4b21      	ldr	r3, [pc, #132]	@ (8018ea4 <_svfiprintf_r+0x1ec>)
 8018e1e:	bb1b      	cbnz	r3, 8018e68 <_svfiprintf_r+0x1b0>
 8018e20:	9b03      	ldr	r3, [sp, #12]
 8018e22:	3307      	adds	r3, #7
 8018e24:	f023 0307 	bic.w	r3, r3, #7
 8018e28:	3308      	adds	r3, #8
 8018e2a:	9303      	str	r3, [sp, #12]
 8018e2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018e2e:	4433      	add	r3, r6
 8018e30:	9309      	str	r3, [sp, #36]	@ 0x24
 8018e32:	e76a      	b.n	8018d0a <_svfiprintf_r+0x52>
 8018e34:	fb0c 3202 	mla	r2, ip, r2, r3
 8018e38:	460c      	mov	r4, r1
 8018e3a:	2001      	movs	r0, #1
 8018e3c:	e7a8      	b.n	8018d90 <_svfiprintf_r+0xd8>
 8018e3e:	2300      	movs	r3, #0
 8018e40:	3401      	adds	r4, #1
 8018e42:	9305      	str	r3, [sp, #20]
 8018e44:	4619      	mov	r1, r3
 8018e46:	f04f 0c0a 	mov.w	ip, #10
 8018e4a:	4620      	mov	r0, r4
 8018e4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018e50:	3a30      	subs	r2, #48	@ 0x30
 8018e52:	2a09      	cmp	r2, #9
 8018e54:	d903      	bls.n	8018e5e <_svfiprintf_r+0x1a6>
 8018e56:	2b00      	cmp	r3, #0
 8018e58:	d0c6      	beq.n	8018de8 <_svfiprintf_r+0x130>
 8018e5a:	9105      	str	r1, [sp, #20]
 8018e5c:	e7c4      	b.n	8018de8 <_svfiprintf_r+0x130>
 8018e5e:	fb0c 2101 	mla	r1, ip, r1, r2
 8018e62:	4604      	mov	r4, r0
 8018e64:	2301      	movs	r3, #1
 8018e66:	e7f0      	b.n	8018e4a <_svfiprintf_r+0x192>
 8018e68:	ab03      	add	r3, sp, #12
 8018e6a:	9300      	str	r3, [sp, #0]
 8018e6c:	462a      	mov	r2, r5
 8018e6e:	4b0e      	ldr	r3, [pc, #56]	@ (8018ea8 <_svfiprintf_r+0x1f0>)
 8018e70:	a904      	add	r1, sp, #16
 8018e72:	4638      	mov	r0, r7
 8018e74:	f3af 8000 	nop.w
 8018e78:	1c42      	adds	r2, r0, #1
 8018e7a:	4606      	mov	r6, r0
 8018e7c:	d1d6      	bne.n	8018e2c <_svfiprintf_r+0x174>
 8018e7e:	89ab      	ldrh	r3, [r5, #12]
 8018e80:	065b      	lsls	r3, r3, #25
 8018e82:	f53f af2d 	bmi.w	8018ce0 <_svfiprintf_r+0x28>
 8018e86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018e88:	e72c      	b.n	8018ce4 <_svfiprintf_r+0x2c>
 8018e8a:	ab03      	add	r3, sp, #12
 8018e8c:	9300      	str	r3, [sp, #0]
 8018e8e:	462a      	mov	r2, r5
 8018e90:	4b05      	ldr	r3, [pc, #20]	@ (8018ea8 <_svfiprintf_r+0x1f0>)
 8018e92:	a904      	add	r1, sp, #16
 8018e94:	4638      	mov	r0, r7
 8018e96:	f000 f9bb 	bl	8019210 <_printf_i>
 8018e9a:	e7ed      	b.n	8018e78 <_svfiprintf_r+0x1c0>
 8018e9c:	0801a50f 	.word	0x0801a50f
 8018ea0:	0801a519 	.word	0x0801a519
 8018ea4:	00000000 	.word	0x00000000
 8018ea8:	08018c01 	.word	0x08018c01
 8018eac:	0801a515 	.word	0x0801a515

08018eb0 <__sfputc_r>:
 8018eb0:	6893      	ldr	r3, [r2, #8]
 8018eb2:	3b01      	subs	r3, #1
 8018eb4:	2b00      	cmp	r3, #0
 8018eb6:	b410      	push	{r4}
 8018eb8:	6093      	str	r3, [r2, #8]
 8018eba:	da08      	bge.n	8018ece <__sfputc_r+0x1e>
 8018ebc:	6994      	ldr	r4, [r2, #24]
 8018ebe:	42a3      	cmp	r3, r4
 8018ec0:	db01      	blt.n	8018ec6 <__sfputc_r+0x16>
 8018ec2:	290a      	cmp	r1, #10
 8018ec4:	d103      	bne.n	8018ece <__sfputc_r+0x1e>
 8018ec6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018eca:	f000 bb7d 	b.w	80195c8 <__swbuf_r>
 8018ece:	6813      	ldr	r3, [r2, #0]
 8018ed0:	1c58      	adds	r0, r3, #1
 8018ed2:	6010      	str	r0, [r2, #0]
 8018ed4:	7019      	strb	r1, [r3, #0]
 8018ed6:	4608      	mov	r0, r1
 8018ed8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018edc:	4770      	bx	lr

08018ede <__sfputs_r>:
 8018ede:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018ee0:	4606      	mov	r6, r0
 8018ee2:	460f      	mov	r7, r1
 8018ee4:	4614      	mov	r4, r2
 8018ee6:	18d5      	adds	r5, r2, r3
 8018ee8:	42ac      	cmp	r4, r5
 8018eea:	d101      	bne.n	8018ef0 <__sfputs_r+0x12>
 8018eec:	2000      	movs	r0, #0
 8018eee:	e007      	b.n	8018f00 <__sfputs_r+0x22>
 8018ef0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018ef4:	463a      	mov	r2, r7
 8018ef6:	4630      	mov	r0, r6
 8018ef8:	f7ff ffda 	bl	8018eb0 <__sfputc_r>
 8018efc:	1c43      	adds	r3, r0, #1
 8018efe:	d1f3      	bne.n	8018ee8 <__sfputs_r+0xa>
 8018f00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08018f04 <_vfiprintf_r>:
 8018f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018f08:	460d      	mov	r5, r1
 8018f0a:	b09d      	sub	sp, #116	@ 0x74
 8018f0c:	4614      	mov	r4, r2
 8018f0e:	4698      	mov	r8, r3
 8018f10:	4606      	mov	r6, r0
 8018f12:	b118      	cbz	r0, 8018f1c <_vfiprintf_r+0x18>
 8018f14:	6a03      	ldr	r3, [r0, #32]
 8018f16:	b90b      	cbnz	r3, 8018f1c <_vfiprintf_r+0x18>
 8018f18:	f7ff fb98 	bl	801864c <__sinit>
 8018f1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018f1e:	07d9      	lsls	r1, r3, #31
 8018f20:	d405      	bmi.n	8018f2e <_vfiprintf_r+0x2a>
 8018f22:	89ab      	ldrh	r3, [r5, #12]
 8018f24:	059a      	lsls	r2, r3, #22
 8018f26:	d402      	bmi.n	8018f2e <_vfiprintf_r+0x2a>
 8018f28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018f2a:	f7ff fdd4 	bl	8018ad6 <__retarget_lock_acquire_recursive>
 8018f2e:	89ab      	ldrh	r3, [r5, #12]
 8018f30:	071b      	lsls	r3, r3, #28
 8018f32:	d501      	bpl.n	8018f38 <_vfiprintf_r+0x34>
 8018f34:	692b      	ldr	r3, [r5, #16]
 8018f36:	b99b      	cbnz	r3, 8018f60 <_vfiprintf_r+0x5c>
 8018f38:	4629      	mov	r1, r5
 8018f3a:	4630      	mov	r0, r6
 8018f3c:	f000 fb82 	bl	8019644 <__swsetup_r>
 8018f40:	b170      	cbz	r0, 8018f60 <_vfiprintf_r+0x5c>
 8018f42:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8018f44:	07dc      	lsls	r4, r3, #31
 8018f46:	d504      	bpl.n	8018f52 <_vfiprintf_r+0x4e>
 8018f48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018f4c:	b01d      	add	sp, #116	@ 0x74
 8018f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018f52:	89ab      	ldrh	r3, [r5, #12]
 8018f54:	0598      	lsls	r0, r3, #22
 8018f56:	d4f7      	bmi.n	8018f48 <_vfiprintf_r+0x44>
 8018f58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8018f5a:	f7ff fdbd 	bl	8018ad8 <__retarget_lock_release_recursive>
 8018f5e:	e7f3      	b.n	8018f48 <_vfiprintf_r+0x44>
 8018f60:	2300      	movs	r3, #0
 8018f62:	9309      	str	r3, [sp, #36]	@ 0x24
 8018f64:	2320      	movs	r3, #32
 8018f66:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018f6a:	f8cd 800c 	str.w	r8, [sp, #12]
 8018f6e:	2330      	movs	r3, #48	@ 0x30
 8018f70:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8019120 <_vfiprintf_r+0x21c>
 8018f74:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018f78:	f04f 0901 	mov.w	r9, #1
 8018f7c:	4623      	mov	r3, r4
 8018f7e:	469a      	mov	sl, r3
 8018f80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018f84:	b10a      	cbz	r2, 8018f8a <_vfiprintf_r+0x86>
 8018f86:	2a25      	cmp	r2, #37	@ 0x25
 8018f88:	d1f9      	bne.n	8018f7e <_vfiprintf_r+0x7a>
 8018f8a:	ebba 0b04 	subs.w	fp, sl, r4
 8018f8e:	d00b      	beq.n	8018fa8 <_vfiprintf_r+0xa4>
 8018f90:	465b      	mov	r3, fp
 8018f92:	4622      	mov	r2, r4
 8018f94:	4629      	mov	r1, r5
 8018f96:	4630      	mov	r0, r6
 8018f98:	f7ff ffa1 	bl	8018ede <__sfputs_r>
 8018f9c:	3001      	adds	r0, #1
 8018f9e:	f000 80a7 	beq.w	80190f0 <_vfiprintf_r+0x1ec>
 8018fa2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018fa4:	445a      	add	r2, fp
 8018fa6:	9209      	str	r2, [sp, #36]	@ 0x24
 8018fa8:	f89a 3000 	ldrb.w	r3, [sl]
 8018fac:	2b00      	cmp	r3, #0
 8018fae:	f000 809f 	beq.w	80190f0 <_vfiprintf_r+0x1ec>
 8018fb2:	2300      	movs	r3, #0
 8018fb4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018fb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018fbc:	f10a 0a01 	add.w	sl, sl, #1
 8018fc0:	9304      	str	r3, [sp, #16]
 8018fc2:	9307      	str	r3, [sp, #28]
 8018fc4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018fc8:	931a      	str	r3, [sp, #104]	@ 0x68
 8018fca:	4654      	mov	r4, sl
 8018fcc:	2205      	movs	r2, #5
 8018fce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018fd2:	4853      	ldr	r0, [pc, #332]	@ (8019120 <_vfiprintf_r+0x21c>)
 8018fd4:	f7e7 f934 	bl	8000240 <memchr>
 8018fd8:	9a04      	ldr	r2, [sp, #16]
 8018fda:	b9d8      	cbnz	r0, 8019014 <_vfiprintf_r+0x110>
 8018fdc:	06d1      	lsls	r1, r2, #27
 8018fde:	bf44      	itt	mi
 8018fe0:	2320      	movmi	r3, #32
 8018fe2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018fe6:	0713      	lsls	r3, r2, #28
 8018fe8:	bf44      	itt	mi
 8018fea:	232b      	movmi	r3, #43	@ 0x2b
 8018fec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018ff0:	f89a 3000 	ldrb.w	r3, [sl]
 8018ff4:	2b2a      	cmp	r3, #42	@ 0x2a
 8018ff6:	d015      	beq.n	8019024 <_vfiprintf_r+0x120>
 8018ff8:	9a07      	ldr	r2, [sp, #28]
 8018ffa:	4654      	mov	r4, sl
 8018ffc:	2000      	movs	r0, #0
 8018ffe:	f04f 0c0a 	mov.w	ip, #10
 8019002:	4621      	mov	r1, r4
 8019004:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019008:	3b30      	subs	r3, #48	@ 0x30
 801900a:	2b09      	cmp	r3, #9
 801900c:	d94b      	bls.n	80190a6 <_vfiprintf_r+0x1a2>
 801900e:	b1b0      	cbz	r0, 801903e <_vfiprintf_r+0x13a>
 8019010:	9207      	str	r2, [sp, #28]
 8019012:	e014      	b.n	801903e <_vfiprintf_r+0x13a>
 8019014:	eba0 0308 	sub.w	r3, r0, r8
 8019018:	fa09 f303 	lsl.w	r3, r9, r3
 801901c:	4313      	orrs	r3, r2
 801901e:	9304      	str	r3, [sp, #16]
 8019020:	46a2      	mov	sl, r4
 8019022:	e7d2      	b.n	8018fca <_vfiprintf_r+0xc6>
 8019024:	9b03      	ldr	r3, [sp, #12]
 8019026:	1d19      	adds	r1, r3, #4
 8019028:	681b      	ldr	r3, [r3, #0]
 801902a:	9103      	str	r1, [sp, #12]
 801902c:	2b00      	cmp	r3, #0
 801902e:	bfbb      	ittet	lt
 8019030:	425b      	neglt	r3, r3
 8019032:	f042 0202 	orrlt.w	r2, r2, #2
 8019036:	9307      	strge	r3, [sp, #28]
 8019038:	9307      	strlt	r3, [sp, #28]
 801903a:	bfb8      	it	lt
 801903c:	9204      	strlt	r2, [sp, #16]
 801903e:	7823      	ldrb	r3, [r4, #0]
 8019040:	2b2e      	cmp	r3, #46	@ 0x2e
 8019042:	d10a      	bne.n	801905a <_vfiprintf_r+0x156>
 8019044:	7863      	ldrb	r3, [r4, #1]
 8019046:	2b2a      	cmp	r3, #42	@ 0x2a
 8019048:	d132      	bne.n	80190b0 <_vfiprintf_r+0x1ac>
 801904a:	9b03      	ldr	r3, [sp, #12]
 801904c:	1d1a      	adds	r2, r3, #4
 801904e:	681b      	ldr	r3, [r3, #0]
 8019050:	9203      	str	r2, [sp, #12]
 8019052:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019056:	3402      	adds	r4, #2
 8019058:	9305      	str	r3, [sp, #20]
 801905a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8019130 <_vfiprintf_r+0x22c>
 801905e:	7821      	ldrb	r1, [r4, #0]
 8019060:	2203      	movs	r2, #3
 8019062:	4650      	mov	r0, sl
 8019064:	f7e7 f8ec 	bl	8000240 <memchr>
 8019068:	b138      	cbz	r0, 801907a <_vfiprintf_r+0x176>
 801906a:	9b04      	ldr	r3, [sp, #16]
 801906c:	eba0 000a 	sub.w	r0, r0, sl
 8019070:	2240      	movs	r2, #64	@ 0x40
 8019072:	4082      	lsls	r2, r0
 8019074:	4313      	orrs	r3, r2
 8019076:	3401      	adds	r4, #1
 8019078:	9304      	str	r3, [sp, #16]
 801907a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801907e:	4829      	ldr	r0, [pc, #164]	@ (8019124 <_vfiprintf_r+0x220>)
 8019080:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019084:	2206      	movs	r2, #6
 8019086:	f7e7 f8db 	bl	8000240 <memchr>
 801908a:	2800      	cmp	r0, #0
 801908c:	d03f      	beq.n	801910e <_vfiprintf_r+0x20a>
 801908e:	4b26      	ldr	r3, [pc, #152]	@ (8019128 <_vfiprintf_r+0x224>)
 8019090:	bb1b      	cbnz	r3, 80190da <_vfiprintf_r+0x1d6>
 8019092:	9b03      	ldr	r3, [sp, #12]
 8019094:	3307      	adds	r3, #7
 8019096:	f023 0307 	bic.w	r3, r3, #7
 801909a:	3308      	adds	r3, #8
 801909c:	9303      	str	r3, [sp, #12]
 801909e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80190a0:	443b      	add	r3, r7
 80190a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80190a4:	e76a      	b.n	8018f7c <_vfiprintf_r+0x78>
 80190a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80190aa:	460c      	mov	r4, r1
 80190ac:	2001      	movs	r0, #1
 80190ae:	e7a8      	b.n	8019002 <_vfiprintf_r+0xfe>
 80190b0:	2300      	movs	r3, #0
 80190b2:	3401      	adds	r4, #1
 80190b4:	9305      	str	r3, [sp, #20]
 80190b6:	4619      	mov	r1, r3
 80190b8:	f04f 0c0a 	mov.w	ip, #10
 80190bc:	4620      	mov	r0, r4
 80190be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80190c2:	3a30      	subs	r2, #48	@ 0x30
 80190c4:	2a09      	cmp	r2, #9
 80190c6:	d903      	bls.n	80190d0 <_vfiprintf_r+0x1cc>
 80190c8:	2b00      	cmp	r3, #0
 80190ca:	d0c6      	beq.n	801905a <_vfiprintf_r+0x156>
 80190cc:	9105      	str	r1, [sp, #20]
 80190ce:	e7c4      	b.n	801905a <_vfiprintf_r+0x156>
 80190d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80190d4:	4604      	mov	r4, r0
 80190d6:	2301      	movs	r3, #1
 80190d8:	e7f0      	b.n	80190bc <_vfiprintf_r+0x1b8>
 80190da:	ab03      	add	r3, sp, #12
 80190dc:	9300      	str	r3, [sp, #0]
 80190de:	462a      	mov	r2, r5
 80190e0:	4b12      	ldr	r3, [pc, #72]	@ (801912c <_vfiprintf_r+0x228>)
 80190e2:	a904      	add	r1, sp, #16
 80190e4:	4630      	mov	r0, r6
 80190e6:	f3af 8000 	nop.w
 80190ea:	4607      	mov	r7, r0
 80190ec:	1c78      	adds	r0, r7, #1
 80190ee:	d1d6      	bne.n	801909e <_vfiprintf_r+0x19a>
 80190f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80190f2:	07d9      	lsls	r1, r3, #31
 80190f4:	d405      	bmi.n	8019102 <_vfiprintf_r+0x1fe>
 80190f6:	89ab      	ldrh	r3, [r5, #12]
 80190f8:	059a      	lsls	r2, r3, #22
 80190fa:	d402      	bmi.n	8019102 <_vfiprintf_r+0x1fe>
 80190fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80190fe:	f7ff fceb 	bl	8018ad8 <__retarget_lock_release_recursive>
 8019102:	89ab      	ldrh	r3, [r5, #12]
 8019104:	065b      	lsls	r3, r3, #25
 8019106:	f53f af1f 	bmi.w	8018f48 <_vfiprintf_r+0x44>
 801910a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801910c:	e71e      	b.n	8018f4c <_vfiprintf_r+0x48>
 801910e:	ab03      	add	r3, sp, #12
 8019110:	9300      	str	r3, [sp, #0]
 8019112:	462a      	mov	r2, r5
 8019114:	4b05      	ldr	r3, [pc, #20]	@ (801912c <_vfiprintf_r+0x228>)
 8019116:	a904      	add	r1, sp, #16
 8019118:	4630      	mov	r0, r6
 801911a:	f000 f879 	bl	8019210 <_printf_i>
 801911e:	e7e4      	b.n	80190ea <_vfiprintf_r+0x1e6>
 8019120:	0801a50f 	.word	0x0801a50f
 8019124:	0801a519 	.word	0x0801a519
 8019128:	00000000 	.word	0x00000000
 801912c:	08018edf 	.word	0x08018edf
 8019130:	0801a515 	.word	0x0801a515

08019134 <_printf_common>:
 8019134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019138:	4616      	mov	r6, r2
 801913a:	4698      	mov	r8, r3
 801913c:	688a      	ldr	r2, [r1, #8]
 801913e:	690b      	ldr	r3, [r1, #16]
 8019140:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019144:	4293      	cmp	r3, r2
 8019146:	bfb8      	it	lt
 8019148:	4613      	movlt	r3, r2
 801914a:	6033      	str	r3, [r6, #0]
 801914c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019150:	4607      	mov	r7, r0
 8019152:	460c      	mov	r4, r1
 8019154:	b10a      	cbz	r2, 801915a <_printf_common+0x26>
 8019156:	3301      	adds	r3, #1
 8019158:	6033      	str	r3, [r6, #0]
 801915a:	6823      	ldr	r3, [r4, #0]
 801915c:	0699      	lsls	r1, r3, #26
 801915e:	bf42      	ittt	mi
 8019160:	6833      	ldrmi	r3, [r6, #0]
 8019162:	3302      	addmi	r3, #2
 8019164:	6033      	strmi	r3, [r6, #0]
 8019166:	6825      	ldr	r5, [r4, #0]
 8019168:	f015 0506 	ands.w	r5, r5, #6
 801916c:	d106      	bne.n	801917c <_printf_common+0x48>
 801916e:	f104 0a19 	add.w	sl, r4, #25
 8019172:	68e3      	ldr	r3, [r4, #12]
 8019174:	6832      	ldr	r2, [r6, #0]
 8019176:	1a9b      	subs	r3, r3, r2
 8019178:	42ab      	cmp	r3, r5
 801917a:	dc26      	bgt.n	80191ca <_printf_common+0x96>
 801917c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019180:	6822      	ldr	r2, [r4, #0]
 8019182:	3b00      	subs	r3, #0
 8019184:	bf18      	it	ne
 8019186:	2301      	movne	r3, #1
 8019188:	0692      	lsls	r2, r2, #26
 801918a:	d42b      	bmi.n	80191e4 <_printf_common+0xb0>
 801918c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019190:	4641      	mov	r1, r8
 8019192:	4638      	mov	r0, r7
 8019194:	47c8      	blx	r9
 8019196:	3001      	adds	r0, #1
 8019198:	d01e      	beq.n	80191d8 <_printf_common+0xa4>
 801919a:	6823      	ldr	r3, [r4, #0]
 801919c:	6922      	ldr	r2, [r4, #16]
 801919e:	f003 0306 	and.w	r3, r3, #6
 80191a2:	2b04      	cmp	r3, #4
 80191a4:	bf02      	ittt	eq
 80191a6:	68e5      	ldreq	r5, [r4, #12]
 80191a8:	6833      	ldreq	r3, [r6, #0]
 80191aa:	1aed      	subeq	r5, r5, r3
 80191ac:	68a3      	ldr	r3, [r4, #8]
 80191ae:	bf0c      	ite	eq
 80191b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80191b4:	2500      	movne	r5, #0
 80191b6:	4293      	cmp	r3, r2
 80191b8:	bfc4      	itt	gt
 80191ba:	1a9b      	subgt	r3, r3, r2
 80191bc:	18ed      	addgt	r5, r5, r3
 80191be:	2600      	movs	r6, #0
 80191c0:	341a      	adds	r4, #26
 80191c2:	42b5      	cmp	r5, r6
 80191c4:	d11a      	bne.n	80191fc <_printf_common+0xc8>
 80191c6:	2000      	movs	r0, #0
 80191c8:	e008      	b.n	80191dc <_printf_common+0xa8>
 80191ca:	2301      	movs	r3, #1
 80191cc:	4652      	mov	r2, sl
 80191ce:	4641      	mov	r1, r8
 80191d0:	4638      	mov	r0, r7
 80191d2:	47c8      	blx	r9
 80191d4:	3001      	adds	r0, #1
 80191d6:	d103      	bne.n	80191e0 <_printf_common+0xac>
 80191d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80191dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80191e0:	3501      	adds	r5, #1
 80191e2:	e7c6      	b.n	8019172 <_printf_common+0x3e>
 80191e4:	18e1      	adds	r1, r4, r3
 80191e6:	1c5a      	adds	r2, r3, #1
 80191e8:	2030      	movs	r0, #48	@ 0x30
 80191ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80191ee:	4422      	add	r2, r4
 80191f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80191f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80191f8:	3302      	adds	r3, #2
 80191fa:	e7c7      	b.n	801918c <_printf_common+0x58>
 80191fc:	2301      	movs	r3, #1
 80191fe:	4622      	mov	r2, r4
 8019200:	4641      	mov	r1, r8
 8019202:	4638      	mov	r0, r7
 8019204:	47c8      	blx	r9
 8019206:	3001      	adds	r0, #1
 8019208:	d0e6      	beq.n	80191d8 <_printf_common+0xa4>
 801920a:	3601      	adds	r6, #1
 801920c:	e7d9      	b.n	80191c2 <_printf_common+0x8e>
	...

08019210 <_printf_i>:
 8019210:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019214:	7e0f      	ldrb	r7, [r1, #24]
 8019216:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019218:	2f78      	cmp	r7, #120	@ 0x78
 801921a:	4691      	mov	r9, r2
 801921c:	4680      	mov	r8, r0
 801921e:	460c      	mov	r4, r1
 8019220:	469a      	mov	sl, r3
 8019222:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8019226:	d807      	bhi.n	8019238 <_printf_i+0x28>
 8019228:	2f62      	cmp	r7, #98	@ 0x62
 801922a:	d80a      	bhi.n	8019242 <_printf_i+0x32>
 801922c:	2f00      	cmp	r7, #0
 801922e:	f000 80d1 	beq.w	80193d4 <_printf_i+0x1c4>
 8019232:	2f58      	cmp	r7, #88	@ 0x58
 8019234:	f000 80b8 	beq.w	80193a8 <_printf_i+0x198>
 8019238:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801923c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019240:	e03a      	b.n	80192b8 <_printf_i+0xa8>
 8019242:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019246:	2b15      	cmp	r3, #21
 8019248:	d8f6      	bhi.n	8019238 <_printf_i+0x28>
 801924a:	a101      	add	r1, pc, #4	@ (adr r1, 8019250 <_printf_i+0x40>)
 801924c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019250:	080192a9 	.word	0x080192a9
 8019254:	080192bd 	.word	0x080192bd
 8019258:	08019239 	.word	0x08019239
 801925c:	08019239 	.word	0x08019239
 8019260:	08019239 	.word	0x08019239
 8019264:	08019239 	.word	0x08019239
 8019268:	080192bd 	.word	0x080192bd
 801926c:	08019239 	.word	0x08019239
 8019270:	08019239 	.word	0x08019239
 8019274:	08019239 	.word	0x08019239
 8019278:	08019239 	.word	0x08019239
 801927c:	080193bb 	.word	0x080193bb
 8019280:	080192e7 	.word	0x080192e7
 8019284:	08019375 	.word	0x08019375
 8019288:	08019239 	.word	0x08019239
 801928c:	08019239 	.word	0x08019239
 8019290:	080193dd 	.word	0x080193dd
 8019294:	08019239 	.word	0x08019239
 8019298:	080192e7 	.word	0x080192e7
 801929c:	08019239 	.word	0x08019239
 80192a0:	08019239 	.word	0x08019239
 80192a4:	0801937d 	.word	0x0801937d
 80192a8:	6833      	ldr	r3, [r6, #0]
 80192aa:	1d1a      	adds	r2, r3, #4
 80192ac:	681b      	ldr	r3, [r3, #0]
 80192ae:	6032      	str	r2, [r6, #0]
 80192b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80192b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80192b8:	2301      	movs	r3, #1
 80192ba:	e09c      	b.n	80193f6 <_printf_i+0x1e6>
 80192bc:	6833      	ldr	r3, [r6, #0]
 80192be:	6820      	ldr	r0, [r4, #0]
 80192c0:	1d19      	adds	r1, r3, #4
 80192c2:	6031      	str	r1, [r6, #0]
 80192c4:	0606      	lsls	r6, r0, #24
 80192c6:	d501      	bpl.n	80192cc <_printf_i+0xbc>
 80192c8:	681d      	ldr	r5, [r3, #0]
 80192ca:	e003      	b.n	80192d4 <_printf_i+0xc4>
 80192cc:	0645      	lsls	r5, r0, #25
 80192ce:	d5fb      	bpl.n	80192c8 <_printf_i+0xb8>
 80192d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80192d4:	2d00      	cmp	r5, #0
 80192d6:	da03      	bge.n	80192e0 <_printf_i+0xd0>
 80192d8:	232d      	movs	r3, #45	@ 0x2d
 80192da:	426d      	negs	r5, r5
 80192dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80192e0:	4858      	ldr	r0, [pc, #352]	@ (8019444 <_printf_i+0x234>)
 80192e2:	230a      	movs	r3, #10
 80192e4:	e011      	b.n	801930a <_printf_i+0xfa>
 80192e6:	6821      	ldr	r1, [r4, #0]
 80192e8:	6833      	ldr	r3, [r6, #0]
 80192ea:	0608      	lsls	r0, r1, #24
 80192ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80192f0:	d402      	bmi.n	80192f8 <_printf_i+0xe8>
 80192f2:	0649      	lsls	r1, r1, #25
 80192f4:	bf48      	it	mi
 80192f6:	b2ad      	uxthmi	r5, r5
 80192f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80192fa:	4852      	ldr	r0, [pc, #328]	@ (8019444 <_printf_i+0x234>)
 80192fc:	6033      	str	r3, [r6, #0]
 80192fe:	bf14      	ite	ne
 8019300:	230a      	movne	r3, #10
 8019302:	2308      	moveq	r3, #8
 8019304:	2100      	movs	r1, #0
 8019306:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801930a:	6866      	ldr	r6, [r4, #4]
 801930c:	60a6      	str	r6, [r4, #8]
 801930e:	2e00      	cmp	r6, #0
 8019310:	db05      	blt.n	801931e <_printf_i+0x10e>
 8019312:	6821      	ldr	r1, [r4, #0]
 8019314:	432e      	orrs	r6, r5
 8019316:	f021 0104 	bic.w	r1, r1, #4
 801931a:	6021      	str	r1, [r4, #0]
 801931c:	d04b      	beq.n	80193b6 <_printf_i+0x1a6>
 801931e:	4616      	mov	r6, r2
 8019320:	fbb5 f1f3 	udiv	r1, r5, r3
 8019324:	fb03 5711 	mls	r7, r3, r1, r5
 8019328:	5dc7      	ldrb	r7, [r0, r7]
 801932a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801932e:	462f      	mov	r7, r5
 8019330:	42bb      	cmp	r3, r7
 8019332:	460d      	mov	r5, r1
 8019334:	d9f4      	bls.n	8019320 <_printf_i+0x110>
 8019336:	2b08      	cmp	r3, #8
 8019338:	d10b      	bne.n	8019352 <_printf_i+0x142>
 801933a:	6823      	ldr	r3, [r4, #0]
 801933c:	07df      	lsls	r7, r3, #31
 801933e:	d508      	bpl.n	8019352 <_printf_i+0x142>
 8019340:	6923      	ldr	r3, [r4, #16]
 8019342:	6861      	ldr	r1, [r4, #4]
 8019344:	4299      	cmp	r1, r3
 8019346:	bfde      	ittt	le
 8019348:	2330      	movle	r3, #48	@ 0x30
 801934a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801934e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8019352:	1b92      	subs	r2, r2, r6
 8019354:	6122      	str	r2, [r4, #16]
 8019356:	f8cd a000 	str.w	sl, [sp]
 801935a:	464b      	mov	r3, r9
 801935c:	aa03      	add	r2, sp, #12
 801935e:	4621      	mov	r1, r4
 8019360:	4640      	mov	r0, r8
 8019362:	f7ff fee7 	bl	8019134 <_printf_common>
 8019366:	3001      	adds	r0, #1
 8019368:	d14a      	bne.n	8019400 <_printf_i+0x1f0>
 801936a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801936e:	b004      	add	sp, #16
 8019370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019374:	6823      	ldr	r3, [r4, #0]
 8019376:	f043 0320 	orr.w	r3, r3, #32
 801937a:	6023      	str	r3, [r4, #0]
 801937c:	4832      	ldr	r0, [pc, #200]	@ (8019448 <_printf_i+0x238>)
 801937e:	2778      	movs	r7, #120	@ 0x78
 8019380:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8019384:	6823      	ldr	r3, [r4, #0]
 8019386:	6831      	ldr	r1, [r6, #0]
 8019388:	061f      	lsls	r7, r3, #24
 801938a:	f851 5b04 	ldr.w	r5, [r1], #4
 801938e:	d402      	bmi.n	8019396 <_printf_i+0x186>
 8019390:	065f      	lsls	r7, r3, #25
 8019392:	bf48      	it	mi
 8019394:	b2ad      	uxthmi	r5, r5
 8019396:	6031      	str	r1, [r6, #0]
 8019398:	07d9      	lsls	r1, r3, #31
 801939a:	bf44      	itt	mi
 801939c:	f043 0320 	orrmi.w	r3, r3, #32
 80193a0:	6023      	strmi	r3, [r4, #0]
 80193a2:	b11d      	cbz	r5, 80193ac <_printf_i+0x19c>
 80193a4:	2310      	movs	r3, #16
 80193a6:	e7ad      	b.n	8019304 <_printf_i+0xf4>
 80193a8:	4826      	ldr	r0, [pc, #152]	@ (8019444 <_printf_i+0x234>)
 80193aa:	e7e9      	b.n	8019380 <_printf_i+0x170>
 80193ac:	6823      	ldr	r3, [r4, #0]
 80193ae:	f023 0320 	bic.w	r3, r3, #32
 80193b2:	6023      	str	r3, [r4, #0]
 80193b4:	e7f6      	b.n	80193a4 <_printf_i+0x194>
 80193b6:	4616      	mov	r6, r2
 80193b8:	e7bd      	b.n	8019336 <_printf_i+0x126>
 80193ba:	6833      	ldr	r3, [r6, #0]
 80193bc:	6825      	ldr	r5, [r4, #0]
 80193be:	6961      	ldr	r1, [r4, #20]
 80193c0:	1d18      	adds	r0, r3, #4
 80193c2:	6030      	str	r0, [r6, #0]
 80193c4:	062e      	lsls	r6, r5, #24
 80193c6:	681b      	ldr	r3, [r3, #0]
 80193c8:	d501      	bpl.n	80193ce <_printf_i+0x1be>
 80193ca:	6019      	str	r1, [r3, #0]
 80193cc:	e002      	b.n	80193d4 <_printf_i+0x1c4>
 80193ce:	0668      	lsls	r0, r5, #25
 80193d0:	d5fb      	bpl.n	80193ca <_printf_i+0x1ba>
 80193d2:	8019      	strh	r1, [r3, #0]
 80193d4:	2300      	movs	r3, #0
 80193d6:	6123      	str	r3, [r4, #16]
 80193d8:	4616      	mov	r6, r2
 80193da:	e7bc      	b.n	8019356 <_printf_i+0x146>
 80193dc:	6833      	ldr	r3, [r6, #0]
 80193de:	1d1a      	adds	r2, r3, #4
 80193e0:	6032      	str	r2, [r6, #0]
 80193e2:	681e      	ldr	r6, [r3, #0]
 80193e4:	6862      	ldr	r2, [r4, #4]
 80193e6:	2100      	movs	r1, #0
 80193e8:	4630      	mov	r0, r6
 80193ea:	f7e6 ff29 	bl	8000240 <memchr>
 80193ee:	b108      	cbz	r0, 80193f4 <_printf_i+0x1e4>
 80193f0:	1b80      	subs	r0, r0, r6
 80193f2:	6060      	str	r0, [r4, #4]
 80193f4:	6863      	ldr	r3, [r4, #4]
 80193f6:	6123      	str	r3, [r4, #16]
 80193f8:	2300      	movs	r3, #0
 80193fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80193fe:	e7aa      	b.n	8019356 <_printf_i+0x146>
 8019400:	6923      	ldr	r3, [r4, #16]
 8019402:	4632      	mov	r2, r6
 8019404:	4649      	mov	r1, r9
 8019406:	4640      	mov	r0, r8
 8019408:	47d0      	blx	sl
 801940a:	3001      	adds	r0, #1
 801940c:	d0ad      	beq.n	801936a <_printf_i+0x15a>
 801940e:	6823      	ldr	r3, [r4, #0]
 8019410:	079b      	lsls	r3, r3, #30
 8019412:	d413      	bmi.n	801943c <_printf_i+0x22c>
 8019414:	68e0      	ldr	r0, [r4, #12]
 8019416:	9b03      	ldr	r3, [sp, #12]
 8019418:	4298      	cmp	r0, r3
 801941a:	bfb8      	it	lt
 801941c:	4618      	movlt	r0, r3
 801941e:	e7a6      	b.n	801936e <_printf_i+0x15e>
 8019420:	2301      	movs	r3, #1
 8019422:	4632      	mov	r2, r6
 8019424:	4649      	mov	r1, r9
 8019426:	4640      	mov	r0, r8
 8019428:	47d0      	blx	sl
 801942a:	3001      	adds	r0, #1
 801942c:	d09d      	beq.n	801936a <_printf_i+0x15a>
 801942e:	3501      	adds	r5, #1
 8019430:	68e3      	ldr	r3, [r4, #12]
 8019432:	9903      	ldr	r1, [sp, #12]
 8019434:	1a5b      	subs	r3, r3, r1
 8019436:	42ab      	cmp	r3, r5
 8019438:	dcf2      	bgt.n	8019420 <_printf_i+0x210>
 801943a:	e7eb      	b.n	8019414 <_printf_i+0x204>
 801943c:	2500      	movs	r5, #0
 801943e:	f104 0619 	add.w	r6, r4, #25
 8019442:	e7f5      	b.n	8019430 <_printf_i+0x220>
 8019444:	0801a520 	.word	0x0801a520
 8019448:	0801a531 	.word	0x0801a531

0801944c <__sflush_r>:
 801944c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019454:	0716      	lsls	r6, r2, #28
 8019456:	4605      	mov	r5, r0
 8019458:	460c      	mov	r4, r1
 801945a:	d454      	bmi.n	8019506 <__sflush_r+0xba>
 801945c:	684b      	ldr	r3, [r1, #4]
 801945e:	2b00      	cmp	r3, #0
 8019460:	dc02      	bgt.n	8019468 <__sflush_r+0x1c>
 8019462:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8019464:	2b00      	cmp	r3, #0
 8019466:	dd48      	ble.n	80194fa <__sflush_r+0xae>
 8019468:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801946a:	2e00      	cmp	r6, #0
 801946c:	d045      	beq.n	80194fa <__sflush_r+0xae>
 801946e:	2300      	movs	r3, #0
 8019470:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8019474:	682f      	ldr	r7, [r5, #0]
 8019476:	6a21      	ldr	r1, [r4, #32]
 8019478:	602b      	str	r3, [r5, #0]
 801947a:	d030      	beq.n	80194de <__sflush_r+0x92>
 801947c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801947e:	89a3      	ldrh	r3, [r4, #12]
 8019480:	0759      	lsls	r1, r3, #29
 8019482:	d505      	bpl.n	8019490 <__sflush_r+0x44>
 8019484:	6863      	ldr	r3, [r4, #4]
 8019486:	1ad2      	subs	r2, r2, r3
 8019488:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801948a:	b10b      	cbz	r3, 8019490 <__sflush_r+0x44>
 801948c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801948e:	1ad2      	subs	r2, r2, r3
 8019490:	2300      	movs	r3, #0
 8019492:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019494:	6a21      	ldr	r1, [r4, #32]
 8019496:	4628      	mov	r0, r5
 8019498:	47b0      	blx	r6
 801949a:	1c43      	adds	r3, r0, #1
 801949c:	89a3      	ldrh	r3, [r4, #12]
 801949e:	d106      	bne.n	80194ae <__sflush_r+0x62>
 80194a0:	6829      	ldr	r1, [r5, #0]
 80194a2:	291d      	cmp	r1, #29
 80194a4:	d82b      	bhi.n	80194fe <__sflush_r+0xb2>
 80194a6:	4a2a      	ldr	r2, [pc, #168]	@ (8019550 <__sflush_r+0x104>)
 80194a8:	40ca      	lsrs	r2, r1
 80194aa:	07d6      	lsls	r6, r2, #31
 80194ac:	d527      	bpl.n	80194fe <__sflush_r+0xb2>
 80194ae:	2200      	movs	r2, #0
 80194b0:	6062      	str	r2, [r4, #4]
 80194b2:	04d9      	lsls	r1, r3, #19
 80194b4:	6922      	ldr	r2, [r4, #16]
 80194b6:	6022      	str	r2, [r4, #0]
 80194b8:	d504      	bpl.n	80194c4 <__sflush_r+0x78>
 80194ba:	1c42      	adds	r2, r0, #1
 80194bc:	d101      	bne.n	80194c2 <__sflush_r+0x76>
 80194be:	682b      	ldr	r3, [r5, #0]
 80194c0:	b903      	cbnz	r3, 80194c4 <__sflush_r+0x78>
 80194c2:	6560      	str	r0, [r4, #84]	@ 0x54
 80194c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80194c6:	602f      	str	r7, [r5, #0]
 80194c8:	b1b9      	cbz	r1, 80194fa <__sflush_r+0xae>
 80194ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80194ce:	4299      	cmp	r1, r3
 80194d0:	d002      	beq.n	80194d8 <__sflush_r+0x8c>
 80194d2:	4628      	mov	r0, r5
 80194d4:	f7ff fb42 	bl	8018b5c <_free_r>
 80194d8:	2300      	movs	r3, #0
 80194da:	6363      	str	r3, [r4, #52]	@ 0x34
 80194dc:	e00d      	b.n	80194fa <__sflush_r+0xae>
 80194de:	2301      	movs	r3, #1
 80194e0:	4628      	mov	r0, r5
 80194e2:	47b0      	blx	r6
 80194e4:	4602      	mov	r2, r0
 80194e6:	1c50      	adds	r0, r2, #1
 80194e8:	d1c9      	bne.n	801947e <__sflush_r+0x32>
 80194ea:	682b      	ldr	r3, [r5, #0]
 80194ec:	2b00      	cmp	r3, #0
 80194ee:	d0c6      	beq.n	801947e <__sflush_r+0x32>
 80194f0:	2b1d      	cmp	r3, #29
 80194f2:	d001      	beq.n	80194f8 <__sflush_r+0xac>
 80194f4:	2b16      	cmp	r3, #22
 80194f6:	d11e      	bne.n	8019536 <__sflush_r+0xea>
 80194f8:	602f      	str	r7, [r5, #0]
 80194fa:	2000      	movs	r0, #0
 80194fc:	e022      	b.n	8019544 <__sflush_r+0xf8>
 80194fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019502:	b21b      	sxth	r3, r3
 8019504:	e01b      	b.n	801953e <__sflush_r+0xf2>
 8019506:	690f      	ldr	r7, [r1, #16]
 8019508:	2f00      	cmp	r7, #0
 801950a:	d0f6      	beq.n	80194fa <__sflush_r+0xae>
 801950c:	0793      	lsls	r3, r2, #30
 801950e:	680e      	ldr	r6, [r1, #0]
 8019510:	bf08      	it	eq
 8019512:	694b      	ldreq	r3, [r1, #20]
 8019514:	600f      	str	r7, [r1, #0]
 8019516:	bf18      	it	ne
 8019518:	2300      	movne	r3, #0
 801951a:	eba6 0807 	sub.w	r8, r6, r7
 801951e:	608b      	str	r3, [r1, #8]
 8019520:	f1b8 0f00 	cmp.w	r8, #0
 8019524:	dde9      	ble.n	80194fa <__sflush_r+0xae>
 8019526:	6a21      	ldr	r1, [r4, #32]
 8019528:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801952a:	4643      	mov	r3, r8
 801952c:	463a      	mov	r2, r7
 801952e:	4628      	mov	r0, r5
 8019530:	47b0      	blx	r6
 8019532:	2800      	cmp	r0, #0
 8019534:	dc08      	bgt.n	8019548 <__sflush_r+0xfc>
 8019536:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801953a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801953e:	81a3      	strh	r3, [r4, #12]
 8019540:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019548:	4407      	add	r7, r0
 801954a:	eba8 0800 	sub.w	r8, r8, r0
 801954e:	e7e7      	b.n	8019520 <__sflush_r+0xd4>
 8019550:	20400001 	.word	0x20400001

08019554 <_fflush_r>:
 8019554:	b538      	push	{r3, r4, r5, lr}
 8019556:	690b      	ldr	r3, [r1, #16]
 8019558:	4605      	mov	r5, r0
 801955a:	460c      	mov	r4, r1
 801955c:	b913      	cbnz	r3, 8019564 <_fflush_r+0x10>
 801955e:	2500      	movs	r5, #0
 8019560:	4628      	mov	r0, r5
 8019562:	bd38      	pop	{r3, r4, r5, pc}
 8019564:	b118      	cbz	r0, 801956e <_fflush_r+0x1a>
 8019566:	6a03      	ldr	r3, [r0, #32]
 8019568:	b90b      	cbnz	r3, 801956e <_fflush_r+0x1a>
 801956a:	f7ff f86f 	bl	801864c <__sinit>
 801956e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019572:	2b00      	cmp	r3, #0
 8019574:	d0f3      	beq.n	801955e <_fflush_r+0xa>
 8019576:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8019578:	07d0      	lsls	r0, r2, #31
 801957a:	d404      	bmi.n	8019586 <_fflush_r+0x32>
 801957c:	0599      	lsls	r1, r3, #22
 801957e:	d402      	bmi.n	8019586 <_fflush_r+0x32>
 8019580:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019582:	f7ff faa8 	bl	8018ad6 <__retarget_lock_acquire_recursive>
 8019586:	4628      	mov	r0, r5
 8019588:	4621      	mov	r1, r4
 801958a:	f7ff ff5f 	bl	801944c <__sflush_r>
 801958e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019590:	07da      	lsls	r2, r3, #31
 8019592:	4605      	mov	r5, r0
 8019594:	d4e4      	bmi.n	8019560 <_fflush_r+0xc>
 8019596:	89a3      	ldrh	r3, [r4, #12]
 8019598:	059b      	lsls	r3, r3, #22
 801959a:	d4e1      	bmi.n	8019560 <_fflush_r+0xc>
 801959c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801959e:	f7ff fa9b 	bl	8018ad8 <__retarget_lock_release_recursive>
 80195a2:	e7dd      	b.n	8019560 <_fflush_r+0xc>

080195a4 <fiprintf>:
 80195a4:	b40e      	push	{r1, r2, r3}
 80195a6:	b503      	push	{r0, r1, lr}
 80195a8:	4601      	mov	r1, r0
 80195aa:	ab03      	add	r3, sp, #12
 80195ac:	4805      	ldr	r0, [pc, #20]	@ (80195c4 <fiprintf+0x20>)
 80195ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80195b2:	6800      	ldr	r0, [r0, #0]
 80195b4:	9301      	str	r3, [sp, #4]
 80195b6:	f7ff fca5 	bl	8018f04 <_vfiprintf_r>
 80195ba:	b002      	add	sp, #8
 80195bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80195c0:	b003      	add	sp, #12
 80195c2:	4770      	bx	lr
 80195c4:	200000ec 	.word	0x200000ec

080195c8 <__swbuf_r>:
 80195c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80195ca:	460e      	mov	r6, r1
 80195cc:	4614      	mov	r4, r2
 80195ce:	4605      	mov	r5, r0
 80195d0:	b118      	cbz	r0, 80195da <__swbuf_r+0x12>
 80195d2:	6a03      	ldr	r3, [r0, #32]
 80195d4:	b90b      	cbnz	r3, 80195da <__swbuf_r+0x12>
 80195d6:	f7ff f839 	bl	801864c <__sinit>
 80195da:	69a3      	ldr	r3, [r4, #24]
 80195dc:	60a3      	str	r3, [r4, #8]
 80195de:	89a3      	ldrh	r3, [r4, #12]
 80195e0:	071a      	lsls	r2, r3, #28
 80195e2:	d501      	bpl.n	80195e8 <__swbuf_r+0x20>
 80195e4:	6923      	ldr	r3, [r4, #16]
 80195e6:	b943      	cbnz	r3, 80195fa <__swbuf_r+0x32>
 80195e8:	4621      	mov	r1, r4
 80195ea:	4628      	mov	r0, r5
 80195ec:	f000 f82a 	bl	8019644 <__swsetup_r>
 80195f0:	b118      	cbz	r0, 80195fa <__swbuf_r+0x32>
 80195f2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80195f6:	4638      	mov	r0, r7
 80195f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80195fa:	6823      	ldr	r3, [r4, #0]
 80195fc:	6922      	ldr	r2, [r4, #16]
 80195fe:	1a98      	subs	r0, r3, r2
 8019600:	6963      	ldr	r3, [r4, #20]
 8019602:	b2f6      	uxtb	r6, r6
 8019604:	4283      	cmp	r3, r0
 8019606:	4637      	mov	r7, r6
 8019608:	dc05      	bgt.n	8019616 <__swbuf_r+0x4e>
 801960a:	4621      	mov	r1, r4
 801960c:	4628      	mov	r0, r5
 801960e:	f7ff ffa1 	bl	8019554 <_fflush_r>
 8019612:	2800      	cmp	r0, #0
 8019614:	d1ed      	bne.n	80195f2 <__swbuf_r+0x2a>
 8019616:	68a3      	ldr	r3, [r4, #8]
 8019618:	3b01      	subs	r3, #1
 801961a:	60a3      	str	r3, [r4, #8]
 801961c:	6823      	ldr	r3, [r4, #0]
 801961e:	1c5a      	adds	r2, r3, #1
 8019620:	6022      	str	r2, [r4, #0]
 8019622:	701e      	strb	r6, [r3, #0]
 8019624:	6962      	ldr	r2, [r4, #20]
 8019626:	1c43      	adds	r3, r0, #1
 8019628:	429a      	cmp	r2, r3
 801962a:	d004      	beq.n	8019636 <__swbuf_r+0x6e>
 801962c:	89a3      	ldrh	r3, [r4, #12]
 801962e:	07db      	lsls	r3, r3, #31
 8019630:	d5e1      	bpl.n	80195f6 <__swbuf_r+0x2e>
 8019632:	2e0a      	cmp	r6, #10
 8019634:	d1df      	bne.n	80195f6 <__swbuf_r+0x2e>
 8019636:	4621      	mov	r1, r4
 8019638:	4628      	mov	r0, r5
 801963a:	f7ff ff8b 	bl	8019554 <_fflush_r>
 801963e:	2800      	cmp	r0, #0
 8019640:	d0d9      	beq.n	80195f6 <__swbuf_r+0x2e>
 8019642:	e7d6      	b.n	80195f2 <__swbuf_r+0x2a>

08019644 <__swsetup_r>:
 8019644:	b538      	push	{r3, r4, r5, lr}
 8019646:	4b29      	ldr	r3, [pc, #164]	@ (80196ec <__swsetup_r+0xa8>)
 8019648:	4605      	mov	r5, r0
 801964a:	6818      	ldr	r0, [r3, #0]
 801964c:	460c      	mov	r4, r1
 801964e:	b118      	cbz	r0, 8019658 <__swsetup_r+0x14>
 8019650:	6a03      	ldr	r3, [r0, #32]
 8019652:	b90b      	cbnz	r3, 8019658 <__swsetup_r+0x14>
 8019654:	f7fe fffa 	bl	801864c <__sinit>
 8019658:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801965c:	0719      	lsls	r1, r3, #28
 801965e:	d422      	bmi.n	80196a6 <__swsetup_r+0x62>
 8019660:	06da      	lsls	r2, r3, #27
 8019662:	d407      	bmi.n	8019674 <__swsetup_r+0x30>
 8019664:	2209      	movs	r2, #9
 8019666:	602a      	str	r2, [r5, #0]
 8019668:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801966c:	81a3      	strh	r3, [r4, #12]
 801966e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019672:	e033      	b.n	80196dc <__swsetup_r+0x98>
 8019674:	0758      	lsls	r0, r3, #29
 8019676:	d512      	bpl.n	801969e <__swsetup_r+0x5a>
 8019678:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801967a:	b141      	cbz	r1, 801968e <__swsetup_r+0x4a>
 801967c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019680:	4299      	cmp	r1, r3
 8019682:	d002      	beq.n	801968a <__swsetup_r+0x46>
 8019684:	4628      	mov	r0, r5
 8019686:	f7ff fa69 	bl	8018b5c <_free_r>
 801968a:	2300      	movs	r3, #0
 801968c:	6363      	str	r3, [r4, #52]	@ 0x34
 801968e:	89a3      	ldrh	r3, [r4, #12]
 8019690:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8019694:	81a3      	strh	r3, [r4, #12]
 8019696:	2300      	movs	r3, #0
 8019698:	6063      	str	r3, [r4, #4]
 801969a:	6923      	ldr	r3, [r4, #16]
 801969c:	6023      	str	r3, [r4, #0]
 801969e:	89a3      	ldrh	r3, [r4, #12]
 80196a0:	f043 0308 	orr.w	r3, r3, #8
 80196a4:	81a3      	strh	r3, [r4, #12]
 80196a6:	6923      	ldr	r3, [r4, #16]
 80196a8:	b94b      	cbnz	r3, 80196be <__swsetup_r+0x7a>
 80196aa:	89a3      	ldrh	r3, [r4, #12]
 80196ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80196b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80196b4:	d003      	beq.n	80196be <__swsetup_r+0x7a>
 80196b6:	4621      	mov	r1, r4
 80196b8:	4628      	mov	r0, r5
 80196ba:	f000 f846 	bl	801974a <__smakebuf_r>
 80196be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80196c2:	f013 0201 	ands.w	r2, r3, #1
 80196c6:	d00a      	beq.n	80196de <__swsetup_r+0x9a>
 80196c8:	2200      	movs	r2, #0
 80196ca:	60a2      	str	r2, [r4, #8]
 80196cc:	6962      	ldr	r2, [r4, #20]
 80196ce:	4252      	negs	r2, r2
 80196d0:	61a2      	str	r2, [r4, #24]
 80196d2:	6922      	ldr	r2, [r4, #16]
 80196d4:	b942      	cbnz	r2, 80196e8 <__swsetup_r+0xa4>
 80196d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80196da:	d1c5      	bne.n	8019668 <__swsetup_r+0x24>
 80196dc:	bd38      	pop	{r3, r4, r5, pc}
 80196de:	0799      	lsls	r1, r3, #30
 80196e0:	bf58      	it	pl
 80196e2:	6962      	ldrpl	r2, [r4, #20]
 80196e4:	60a2      	str	r2, [r4, #8]
 80196e6:	e7f4      	b.n	80196d2 <__swsetup_r+0x8e>
 80196e8:	2000      	movs	r0, #0
 80196ea:	e7f7      	b.n	80196dc <__swsetup_r+0x98>
 80196ec:	200000ec 	.word	0x200000ec

080196f0 <abort>:
 80196f0:	b508      	push	{r3, lr}
 80196f2:	2006      	movs	r0, #6
 80196f4:	f000 f88e 	bl	8019814 <raise>
 80196f8:	2001      	movs	r0, #1
 80196fa:	f7ea f9bd 	bl	8003a78 <_exit>

080196fe <__swhatbuf_r>:
 80196fe:	b570      	push	{r4, r5, r6, lr}
 8019700:	460c      	mov	r4, r1
 8019702:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019706:	2900      	cmp	r1, #0
 8019708:	b096      	sub	sp, #88	@ 0x58
 801970a:	4615      	mov	r5, r2
 801970c:	461e      	mov	r6, r3
 801970e:	da0d      	bge.n	801972c <__swhatbuf_r+0x2e>
 8019710:	89a3      	ldrh	r3, [r4, #12]
 8019712:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8019716:	f04f 0100 	mov.w	r1, #0
 801971a:	bf14      	ite	ne
 801971c:	2340      	movne	r3, #64	@ 0x40
 801971e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8019722:	2000      	movs	r0, #0
 8019724:	6031      	str	r1, [r6, #0]
 8019726:	602b      	str	r3, [r5, #0]
 8019728:	b016      	add	sp, #88	@ 0x58
 801972a:	bd70      	pop	{r4, r5, r6, pc}
 801972c:	466a      	mov	r2, sp
 801972e:	f000 f879 	bl	8019824 <_fstat_r>
 8019732:	2800      	cmp	r0, #0
 8019734:	dbec      	blt.n	8019710 <__swhatbuf_r+0x12>
 8019736:	9901      	ldr	r1, [sp, #4]
 8019738:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801973c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8019740:	4259      	negs	r1, r3
 8019742:	4159      	adcs	r1, r3
 8019744:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8019748:	e7eb      	b.n	8019722 <__swhatbuf_r+0x24>

0801974a <__smakebuf_r>:
 801974a:	898b      	ldrh	r3, [r1, #12]
 801974c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801974e:	079d      	lsls	r5, r3, #30
 8019750:	4606      	mov	r6, r0
 8019752:	460c      	mov	r4, r1
 8019754:	d507      	bpl.n	8019766 <__smakebuf_r+0x1c>
 8019756:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801975a:	6023      	str	r3, [r4, #0]
 801975c:	6123      	str	r3, [r4, #16]
 801975e:	2301      	movs	r3, #1
 8019760:	6163      	str	r3, [r4, #20]
 8019762:	b003      	add	sp, #12
 8019764:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019766:	ab01      	add	r3, sp, #4
 8019768:	466a      	mov	r2, sp
 801976a:	f7ff ffc8 	bl	80196fe <__swhatbuf_r>
 801976e:	9f00      	ldr	r7, [sp, #0]
 8019770:	4605      	mov	r5, r0
 8019772:	4639      	mov	r1, r7
 8019774:	4630      	mov	r0, r6
 8019776:	f7fe fd37 	bl	80181e8 <_malloc_r>
 801977a:	b948      	cbnz	r0, 8019790 <__smakebuf_r+0x46>
 801977c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019780:	059a      	lsls	r2, r3, #22
 8019782:	d4ee      	bmi.n	8019762 <__smakebuf_r+0x18>
 8019784:	f023 0303 	bic.w	r3, r3, #3
 8019788:	f043 0302 	orr.w	r3, r3, #2
 801978c:	81a3      	strh	r3, [r4, #12]
 801978e:	e7e2      	b.n	8019756 <__smakebuf_r+0xc>
 8019790:	89a3      	ldrh	r3, [r4, #12]
 8019792:	6020      	str	r0, [r4, #0]
 8019794:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019798:	81a3      	strh	r3, [r4, #12]
 801979a:	9b01      	ldr	r3, [sp, #4]
 801979c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80197a0:	b15b      	cbz	r3, 80197ba <__smakebuf_r+0x70>
 80197a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80197a6:	4630      	mov	r0, r6
 80197a8:	f000 f84e 	bl	8019848 <_isatty_r>
 80197ac:	b128      	cbz	r0, 80197ba <__smakebuf_r+0x70>
 80197ae:	89a3      	ldrh	r3, [r4, #12]
 80197b0:	f023 0303 	bic.w	r3, r3, #3
 80197b4:	f043 0301 	orr.w	r3, r3, #1
 80197b8:	81a3      	strh	r3, [r4, #12]
 80197ba:	89a3      	ldrh	r3, [r4, #12]
 80197bc:	431d      	orrs	r5, r3
 80197be:	81a5      	strh	r5, [r4, #12]
 80197c0:	e7cf      	b.n	8019762 <__smakebuf_r+0x18>

080197c2 <_raise_r>:
 80197c2:	291f      	cmp	r1, #31
 80197c4:	b538      	push	{r3, r4, r5, lr}
 80197c6:	4605      	mov	r5, r0
 80197c8:	460c      	mov	r4, r1
 80197ca:	d904      	bls.n	80197d6 <_raise_r+0x14>
 80197cc:	2316      	movs	r3, #22
 80197ce:	6003      	str	r3, [r0, #0]
 80197d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80197d4:	bd38      	pop	{r3, r4, r5, pc}
 80197d6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80197d8:	b112      	cbz	r2, 80197e0 <_raise_r+0x1e>
 80197da:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80197de:	b94b      	cbnz	r3, 80197f4 <_raise_r+0x32>
 80197e0:	4628      	mov	r0, r5
 80197e2:	f000 f853 	bl	801988c <_getpid_r>
 80197e6:	4622      	mov	r2, r4
 80197e8:	4601      	mov	r1, r0
 80197ea:	4628      	mov	r0, r5
 80197ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80197f0:	f000 b83a 	b.w	8019868 <_kill_r>
 80197f4:	2b01      	cmp	r3, #1
 80197f6:	d00a      	beq.n	801980e <_raise_r+0x4c>
 80197f8:	1c59      	adds	r1, r3, #1
 80197fa:	d103      	bne.n	8019804 <_raise_r+0x42>
 80197fc:	2316      	movs	r3, #22
 80197fe:	6003      	str	r3, [r0, #0]
 8019800:	2001      	movs	r0, #1
 8019802:	e7e7      	b.n	80197d4 <_raise_r+0x12>
 8019804:	2100      	movs	r1, #0
 8019806:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801980a:	4620      	mov	r0, r4
 801980c:	4798      	blx	r3
 801980e:	2000      	movs	r0, #0
 8019810:	e7e0      	b.n	80197d4 <_raise_r+0x12>
	...

08019814 <raise>:
 8019814:	4b02      	ldr	r3, [pc, #8]	@ (8019820 <raise+0xc>)
 8019816:	4601      	mov	r1, r0
 8019818:	6818      	ldr	r0, [r3, #0]
 801981a:	f7ff bfd2 	b.w	80197c2 <_raise_r>
 801981e:	bf00      	nop
 8019820:	200000ec 	.word	0x200000ec

08019824 <_fstat_r>:
 8019824:	b538      	push	{r3, r4, r5, lr}
 8019826:	4d07      	ldr	r5, [pc, #28]	@ (8019844 <_fstat_r+0x20>)
 8019828:	2300      	movs	r3, #0
 801982a:	4604      	mov	r4, r0
 801982c:	4608      	mov	r0, r1
 801982e:	4611      	mov	r1, r2
 8019830:	602b      	str	r3, [r5, #0]
 8019832:	f7ea f971 	bl	8003b18 <_fstat>
 8019836:	1c43      	adds	r3, r0, #1
 8019838:	d102      	bne.n	8019840 <_fstat_r+0x1c>
 801983a:	682b      	ldr	r3, [r5, #0]
 801983c:	b103      	cbz	r3, 8019840 <_fstat_r+0x1c>
 801983e:	6023      	str	r3, [r4, #0]
 8019840:	bd38      	pop	{r3, r4, r5, pc}
 8019842:	bf00      	nop
 8019844:	20011100 	.word	0x20011100

08019848 <_isatty_r>:
 8019848:	b538      	push	{r3, r4, r5, lr}
 801984a:	4d06      	ldr	r5, [pc, #24]	@ (8019864 <_isatty_r+0x1c>)
 801984c:	2300      	movs	r3, #0
 801984e:	4604      	mov	r4, r0
 8019850:	4608      	mov	r0, r1
 8019852:	602b      	str	r3, [r5, #0]
 8019854:	f7ea f970 	bl	8003b38 <_isatty>
 8019858:	1c43      	adds	r3, r0, #1
 801985a:	d102      	bne.n	8019862 <_isatty_r+0x1a>
 801985c:	682b      	ldr	r3, [r5, #0]
 801985e:	b103      	cbz	r3, 8019862 <_isatty_r+0x1a>
 8019860:	6023      	str	r3, [r4, #0]
 8019862:	bd38      	pop	{r3, r4, r5, pc}
 8019864:	20011100 	.word	0x20011100

08019868 <_kill_r>:
 8019868:	b538      	push	{r3, r4, r5, lr}
 801986a:	4d07      	ldr	r5, [pc, #28]	@ (8019888 <_kill_r+0x20>)
 801986c:	2300      	movs	r3, #0
 801986e:	4604      	mov	r4, r0
 8019870:	4608      	mov	r0, r1
 8019872:	4611      	mov	r1, r2
 8019874:	602b      	str	r3, [r5, #0]
 8019876:	f7ea f8ef 	bl	8003a58 <_kill>
 801987a:	1c43      	adds	r3, r0, #1
 801987c:	d102      	bne.n	8019884 <_kill_r+0x1c>
 801987e:	682b      	ldr	r3, [r5, #0]
 8019880:	b103      	cbz	r3, 8019884 <_kill_r+0x1c>
 8019882:	6023      	str	r3, [r4, #0]
 8019884:	bd38      	pop	{r3, r4, r5, pc}
 8019886:	bf00      	nop
 8019888:	20011100 	.word	0x20011100

0801988c <_getpid_r>:
 801988c:	f7ea b8dc 	b.w	8003a48 <_getpid>

08019890 <_init>:
 8019890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019892:	bf00      	nop
 8019894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019896:	bc08      	pop	{r3}
 8019898:	469e      	mov	lr, r3
 801989a:	4770      	bx	lr

0801989c <_fini>:
 801989c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801989e:	bf00      	nop
 80198a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80198a2:	bc08      	pop	{r3}
 80198a4:	469e      	mov	lr, r3
 80198a6:	4770      	bx	lr
