Due to a lack of time, this folder is completly dead.

Two FUN very partial implementations have been made by the same GitHub user.
However not the entire project is going to be implemented in VHDL.
