/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * eYs3D eCV5546 SoC DRM register define
 *
 * Author: hammer.hsieh<eys3d@eys3d.com>
 */

#ifndef __eCV5546_DRM_REGS_H__
#define __eCV5546_DRM_REGS_H__

/*
 *  <VPP Layer>
 *  IMGREAD(G185)--VSCL(G186/187)--VPOST(G188)-->|--------|
 *  <OSD Layer>                                  |  TGEN  |
 *  OSD3(G192)--------------------GPOST3(G196)-->| (G197) |--TCON(G199-203)--MIPITX(G204/205)
 *  OSD2(G191)--------------------GPOST2(G195)-->|  DMIX  |
 *  OSD1(G190)--------------------GPOST1(G194)-->| (G198) |
 *  OSD0(G189)--------------------GPOST0(G193)-->|--------|
 */
/* ecv5546_drm_crtc.c */
#define eCV5546_REG_OFFSET_IMGREAD_G185			0x00 /* G185 */
#define eCV5546_REG_OFFSET_VSCL_G186			    0x01 /* G186 */
#define eCV5546_REG_OFFSET_VSCL_G187			    0x02 /* G187 */
#define eCV5546_REG_OFFSET_VPOST_G188			0x03 /* G188 */
#define eCV5546_REG_OFFSET_OSD0_G189			    0x04 /* G189 */
#define eCV5546_REG_OFFSET_OSD1_G190			    0x05 /* G190 */
#define eCV5546_REG_OFFSET_OSD2_G191			    0x06 /* G191 */
#define eCV5546_REG_OFFSET_OSD3_G192			    0x07 /* G192 */
#define eCV5546_REG_OFFSET_GPOST0_G193			0x08 /* G193 */
#define eCV5546_REG_OFFSET_GPOST1_G194			0x09 /* G194 */
#define eCV5546_REG_OFFSET_GPOST2_G195			0x0a /* G195 */
#define eCV5546_REG_OFFSET_GPOST3_G196			0x0b /* G196 */
#define eCV5546_REG_OFFSET_TGEN_G197			    0x0c /* G197 */
#define eCV5546_REG_OFFSET_DMIX_G198			    0x0d /* G198 */
#define eCV5546_REG_OFFSET_TCON_G199			    0x0e /* G199 */
#define eCV5546_REG_OFFSET_TCON_G200			    0x0f /* G200 */
#define eCV5546_REG_OFFSET_TCON_G201			    0x10 /* G201 */
#define eCV5546_REG_OFFSET_TCON_G202_RESERVED	0x11 /* G202 */
#define eCV5546_REG_OFFSET_TCON_G203			    0x12 /* G203 */
/* ecv5546_drm_dsi.c */
#define eCV5546_REG_OFFSET_MIPITX_G204			0x00 /* G204 */
#define eCV5546_REG_OFFSET_MIPITX_G205			0x01 /* G205 */
#define eCV5546_REG_OFFSET_MIPITX_AO_MOON3		0x00 /* AO_G3 */

#define eCV5546_DISP_IMGREAD_G185_REG	(eCV5546_REG_OFFSET_IMGREAD_G185 << 7)
#define IMGREAD_VERSION				    (eCV5546_DISP_IMGREAD_G185_REG + (0 << 2))
#define IMGREAD_GLOBAL_CONTROL			(eCV5546_DISP_IMGREAD_G185_REG + (1 << 2))
#define IMGREAD_CONFIG				    (eCV5546_DISP_IMGREAD_G185_REG + (2 << 2))
#define IMGREAD_FRAME_SIZE			    (eCV5546_DISP_IMGREAD_G185_REG + (3 << 2))
#define IMGREAD_CROP_START			    (eCV5546_DISP_IMGREAD_G185_REG + (4 << 2))
#define IMGREAD_LINE_STRIDE_SIZE		(eCV5546_DISP_IMGREAD_G185_REG + (5 << 2))
#define IMGREAD_DATA_ADDRESS_1			(eCV5546_DISP_IMGREAD_G185_REG + (6 << 2))
#define IMGREAD_DATA_ADDRESS_2			(eCV5546_DISP_IMGREAD_G185_REG + (7 << 2))
#define IMGREAD_RESERVED_G185_08		(eCV5546_DISP_IMGREAD_G185_REG + (8 << 2))
#define IMGREAD_RESERVED_G185_09		(eCV5546_DISP_IMGREAD_G185_REG + (9 << 2))
#define IMGREAD_RESERVED_G185_10		(eCV5546_DISP_IMGREAD_G185_REG + (10 << 2))
#define IMGREAD_RESERVED_G185_11		(eCV5546_DISP_IMGREAD_G185_REG + (11 << 2))
#define IMGREAD_LUMA_CHECKSUM			(eCV5546_DISP_IMGREAD_G185_REG + (12 << 2))
#define IMGREAD_CHROMA_CHECKSUM			(eCV5546_DISP_IMGREAD_G185_REG + (13 << 2))
#define IMGREAD_ARBITER_CONFIG			(eCV5546_DISP_IMGREAD_G185_REG + (14 << 2))
#define IMGREAD_ARBITER_M1_PRR			(eCV5546_DISP_IMGREAD_G185_REG + (15 << 2))
#define IMGREAD_ARBITER_M2_PRR			(eCV5546_DISP_IMGREAD_G185_REG + (16 << 2))

#define eCV5546_DISP_VSCL_G186_REG	(eCV5546_REG_OFFSET_VSCL_G186 << 7)
#define VSCL_CONFIG				    (eCV5546_DISP_VSCL_G186_REG +  (0 << 2))
#define VSCL_CONFIG2				(eCV5546_DISP_VSCL_G186_REG +  (1 << 2))
#define VSCL_RESERVED_G186_02		(eCV5546_DISP_VSCL_G186_REG +  (2 << 2))
#define VSCL_ACTRL_I_XLEN			(eCV5546_DISP_VSCL_G186_REG +  (3 << 2))
#define VSCL_ACTRL_I_YLEN			(eCV5546_DISP_VSCL_G186_REG +  (4 << 2))
#define VSCL_ACTRL_S_XSTART			(eCV5546_DISP_VSCL_G186_REG +  (5 << 2))
#define VSCL_ACTRL_S_YSTART			(eCV5546_DISP_VSCL_G186_REG +  (6 << 2))
#define VSCL_ACTRL_S_XLEN			(eCV5546_DISP_VSCL_G186_REG +  (7 << 2))
#define VSCL_ACTRL_S_YLEN			(eCV5546_DISP_VSCL_G186_REG +  (8 << 2))
#define VSCL_DCTRL_O_XLEN			(eCV5546_DISP_VSCL_G186_REG +  (9 << 2))
#define VSCL_DCTRL_O_YLEN			(eCV5546_DISP_VSCL_G186_REG +  (10 << 2))
#define VSCL_DCTRL_D_XSTART			(eCV5546_DISP_VSCL_G186_REG +  (11 << 2))
#define VSCL_DCTRL_D_YSTART			(eCV5546_DISP_VSCL_G186_REG +  (12 << 2))
#define VSCL_DCTRL_D_XLEN			(eCV5546_DISP_VSCL_G186_REG +  (13 << 2))
#define VSCL_DCTRL_D_YLEN			(eCV5546_DISP_VSCL_G186_REG +  (14 << 2))
#define VSCL_DCTRL_BGC_C			(eCV5546_DISP_VSCL_G186_REG +  (15 << 2))
#define VSCL_DCTRL_BGC_Y			(eCV5546_DISP_VSCL_G186_REG +  (16 << 2))
#define VSCL_RESERVED_G186_17		(eCV5546_DISP_VSCL_G186_REG +  (17 << 2))
#define VSCL_HINT_CTRL				(eCV5546_DISP_VSCL_G186_REG +  (18 << 2))
#define VSCL_HINT_HFACTOR_LOW		(eCV5546_DISP_VSCL_G186_REG +  (19 << 2))
#define VSCL_HINT_HFACTOR_HIGH		(eCV5546_DISP_VSCL_G186_REG +  (20 << 2))
#define VSCL_HINT_INITF_LOW			(eCV5546_DISP_VSCL_G186_REG +  (21 << 2))
#define VSCL_HINT_INITF_HIGH		(eCV5546_DISP_VSCL_G186_REG +  (22 << 2))
#define VSCL_RESERVED_G186_23		(eCV5546_DISP_VSCL_G186_REG +  (23 << 2))
#define VSCL_RESERVED_G186_24		(eCV5546_DISP_VSCL_G186_REG +  (24 << 2))
#define VSCL_RESERVED_G186_25		(eCV5546_DISP_VSCL_G186_REG +  (25 << 2))
#define VSCL_RESERVED_G186_26		(eCV5546_DISP_VSCL_G186_REG +  (26 << 2))
#define VSCL_RESERVED_G186_27		(eCV5546_DISP_VSCL_G186_REG +  (27 << 2))
#define VSCL_SRAM_CTRL				(eCV5546_DISP_VSCL_G186_REG +  (28 << 2))
#define VSCL_SRAM_ADDR				(eCV5546_DISP_VSCL_G186_REG +  (29 << 2))
#define VSCL_SRAM_WRITE_DATA		(eCV5546_DISP_VSCL_G186_REG +  (30 << 2))
#define VSCL_SRAM_READ_DATA			(eCV5546_DISP_VSCL_G186_REG +  (31 << 2))

#define eCV5546_DISP_VSCL_G187_REG	(eCV5546_REG_OFFSET_VSCL_G187 << 7)
#define VSCL_VINT_CTRL				(eCV5546_DISP_VSCL_G187_REG +  (0 << 2))
#define VSCL_VINT_VFACTOR_LOW		(eCV5546_DISP_VSCL_G187_REG +  (1 << 2))
#define VSCL_VINT_VFACTOR_HIGH		(eCV5546_DISP_VSCL_G187_REG +  (2 << 2))
#define VSCL_VINT_INITF_LOW			(eCV5546_DISP_VSCL_G187_REG +  (3 << 2))
#define VSCL_VINT_INITF_HIGH		(eCV5546_DISP_VSCL_G187_REG +  (4 << 2))
#define VSCL_RESERVED_G187_05		(eCV5546_DISP_VSCL_G187_REG +  (5 << 2))
#define VSCL_RESERVED_G187_06		(eCV5546_DISP_VSCL_G187_REG +  (6 << 2))
#define VSCL_RESERVED_G187_07		(eCV5546_DISP_VSCL_G187_REG +  (7 << 2))
#define VSCL_RESERVED_G187_08		(eCV5546_DISP_VSCL_G187_REG +  (8 << 2))
#define VSCL_RESERVED_G187_09		(eCV5546_DISP_VSCL_G187_REG +  (9 << 2))
#define VSCL_RESERVED_G187_10		(eCV5546_DISP_VSCL_G187_REG +  (10 << 2))
#define VSCL_RESERVED_G187_11		(eCV5546_DISP_VSCL_G187_REG +  (11 << 2))
#define VSCL_RESERVED_G187_12		(eCV5546_DISP_VSCL_G187_REG +  (12 << 2))
#define VSCL_RESERVED_G187_13		(eCV5546_DISP_VSCL_G187_REG +  (13 << 2))
#define VSCL_RESERVED_G187_14		(eCV5546_DISP_VSCL_G187_REG +  (14 << 2))
#define VSCL_RESERVED_G187_15		(eCV5546_DISP_VSCL_G187_REG +  (15 << 2))
#define VSCL_RESERVED_G187_16		(eCV5546_DISP_VSCL_G187_REG +  (16 << 2))
#define VSCL_RESERVED_G187_17		(eCV5546_DISP_VSCL_G187_REG +  (17 << 2))
#define VSCL_RESERVED_G187_18		(eCV5546_DISP_VSCL_G187_REG +  (18 << 2))
#define VSCL_RESERVED_G187_19		(eCV5546_DISP_VSCL_G187_REG +  (19 << 2))
#define VSCL_RESERVED_G187_20		(eCV5546_DISP_VSCL_G187_REG +  (20 << 2))
#define VSCL_RESERVED_G187_21		(eCV5546_DISP_VSCL_G187_REG +  (21 << 2))
#define VSCL_CHECKSUM				(eCV5546_DISP_VSCL_G187_REG +  (22 << 2))
#define VSCL_RESERVED_G187_23		(eCV5546_DISP_VSCL_G187_REG +  (23 << 2))
#define VSCL_RESERVED_G187_24		(eCV5546_DISP_VSCL_G187_REG +  (24 << 2))
#define VSCL_RESERVED_G187_25		(eCV5546_DISP_VSCL_G187_REG +  (25 << 2))
#define VSCL_RESERVED_G187_26		(eCV5546_DISP_VSCL_G187_REG +  (26 << 2))
#define VSCL_RESERVED_G187_27		(eCV5546_DISP_VSCL_G187_REG +  (27 << 2))
#define VSCL_RESERVED_G187_28		(eCV5546_DISP_VSCL_G187_REG +  (28 << 2))
#define VSCL_RESERVED_G187_29		(eCV5546_DISP_VSCL_G187_REG +  (29 << 2))
#define VSCL_RESERVED_G187_30		(eCV5546_DISP_VSCL_G187_REG +  (30 << 2))
#define VSCL_RESERVED_G187_31		(eCV5546_DISP_VSCL_G187_REG +  (31 << 2))

#define eCV5546_DISP_VPOST_G188_REG	(eCV5546_REG_OFFSET_VPOST_G188 << 7)
#define VPOST_CONFIG				(eCV5546_DISP_VPOST_G188_REG + (0 << 2))
#define VPOST_ADJ_CONFIG			(eCV5546_DISP_VPOST_G188_REG + (1 << 2))
#define VPOST_ADJ_SRC				(eCV5546_DISP_VPOST_G188_REG + (2 << 2))
#define VPOST_ADJ_DES				(eCV5546_DISP_VPOST_G188_REG + (3 << 2))
#define VPOST_ADJ_SLOPE0			(eCV5546_DISP_VPOST_G188_REG + (4 << 2))
#define VPOST_ADJ_SLOPE1			(eCV5546_DISP_VPOST_G188_REG + (5 << 2))
#define VPOST_ADJ_SLOPE2			(eCV5546_DISP_VPOST_G188_REG + (6 << 2))
#define VPOST_ADJ_BOUND				(eCV5546_DISP_VPOST_G188_REG + (7 << 2))
#define VPOST_CSPACE_CONFIG			(eCV5546_DISP_VPOST_G188_REG + (8 << 2))
#define VPOST_OPIF_CONFIG			(eCV5546_DISP_VPOST_G188_REG + (9 << 2))
#define VPOST_OPIF_BGY				(eCV5546_DISP_VPOST_G188_REG + (10 << 2))
#define VPOST_OPIF_BGUV				(eCV5546_DISP_VPOST_G188_REG + (11 << 2))
#define VPOST_OPIF_ALPHA			(eCV5546_DISP_VPOST_G188_REG + (12 << 2))
#define VPOST_OPIF_MSKTOP			(eCV5546_DISP_VPOST_G188_REG + (13 << 2))
#define VPOST_OPIF_MSKBOT			(eCV5546_DISP_VPOST_G188_REG + (14 << 2))
#define VPOST_OPIF_MSKLEFT			(eCV5546_DISP_VPOST_G188_REG + (15 << 2))
#define VPOST_OPIF_MSKRIGHT			(eCV5546_DISP_VPOST_G188_REG + (16 << 2))
#define VPOST_CHECKSUM				(eCV5546_DISP_VPOST_G188_REG + (17 << 2))
#define VPOST_VPP_XSTART			(eCV5546_DISP_VPOST_G188_REG + (18 << 2))
#define VPOST_VPP_YSTART			(eCV5546_DISP_VPOST_G188_REG + (19 << 2))
#define VPOST_VERSION_ID			(eCV5546_DISP_VPOST_G188_REG + (20 << 2))
#define VPOST_RESERVED_G188_21		(eCV5546_DISP_VPOST_G188_REG + (21 << 2))
#define VPOST_RESERVED_G188_22		(eCV5546_DISP_VPOST_G188_REG + (22 << 2))
#define VPOST_RESERVED_G188_23		(eCV5546_DISP_VPOST_G188_REG + (23 << 2))
#define VPOST_RESERVED_G188_24		(eCV5546_DISP_VPOST_G188_REG + (24 << 2))
#define VPOST_RESERVED_G188_25		(eCV5546_DISP_VPOST_G188_REG + (25 << 2))
#define VPOST_RESERVED_G188_26		(eCV5546_DISP_VPOST_G188_REG + (26 << 2))
#define VPOST_RESERVED_G188_27		(eCV5546_DISP_VPOST_G188_REG + (27 << 2))
#define VPOST_RESERVED_G188_28		(eCV5546_DISP_VPOST_G188_REG + (28 << 2))
#define VPOST_RESERVED_G188_29		(eCV5546_DISP_VPOST_G188_REG + (29 << 2))
#define VPOST_RESERVED_G188_30		(eCV5546_DISP_VPOST_G188_REG + (30 << 2))
#define VPOST_RESERVED_G188_31		(eCV5546_DISP_VPOST_G188_REG + (31 << 2))

#define eCV5546_DISP_OSD_REG	(eCV5546_REG_OFFSET_OSD0_G189 << 7)
#define OSD_CTRL				    (eCV5546_DISP_OSD_REG + (0 << 2))
#define OSD_EN					    (eCV5546_DISP_OSD_REG + (1 << 2))
#define OSD_BASE_ADDR				(eCV5546_DISP_OSD_REG + (2 << 2))
#define OSD_BUS_MONITOR_L			(eCV5546_DISP_OSD_REG + (6 << 2))
#define OSD_BUS_MONITOR_H			(eCV5546_DISP_OSD_REG + (7 << 2))
#define OSD_REG_CTRL				(eCV5546_DISP_OSD_REG + (8 << 2))
#define OSD_DEBUG_CMD_LOCK			(eCV5546_DISP_OSD_REG + (9 << 2))
#define OSD_DEBUG_BURST_LOCK		(eCV5546_DISP_OSD_REG + (10 << 2))
#define OSD_DEBUG_XLEN_LOCK			(eCV5546_DISP_OSD_REG + (11 << 2))
#define OSD_DEBUG_YLEN_LOCK			(eCV5546_DISP_OSD_REG + (12 << 2))
#define OSD_DEBUG_QUEUE_LOCK		(eCV5546_DISP_OSD_REG + (13 << 2))
#define OSD_CRC_CHKSUM				(eCV5546_DISP_OSD_REG + (14 << 2))
#define OSD_HVLD_OFFSET				(eCV5546_DISP_OSD_REG + (16 << 2))
#define OSD_HVLD_WIDTH				(eCV5546_DISP_OSD_REG + (17 << 2))
#define OSD_VVLD_OFFSET				(eCV5546_DISP_OSD_REG + (18 << 2))
#define OSD_VVLD_HEIGHT				(eCV5546_DISP_OSD_REG + (19 << 2))
#define OSD_DATA_FETCH_CTRL			(eCV5546_DISP_OSD_REG + (20 << 2))
#define OSD_BIST_CTRL				(eCV5546_DISP_OSD_REG + (21 << 2))
#define OSD_NON_FETCH_0				(eCV5546_DISP_OSD_REG + (22 << 2))
#define OSD_NON_FETCH_1				(eCV5546_DISP_OSD_REG + (23 << 2))
#define OSD_NON_FETCH_2				(eCV5546_DISP_OSD_REG + (24 << 2))
#define OSD_NON_FETCH_3				(eCV5546_DISP_OSD_REG + (25 << 2))
#define OSD_BUS_STATUS				(eCV5546_DISP_OSD_REG + (26 << 2))
#define OSD_3D_H_OFFSET				(eCV5546_DISP_OSD_REG + (27 << 2))
#define OSD_SRC_DECIMATION_SEL		(eCV5546_DISP_OSD_REG + (29 << 2))
#define OSD_BUS_TIME_0				(eCV5546_DISP_OSD_REG + (30 << 2))
#define OSD_BUS_TIME_1				(eCV5546_DISP_OSD_REG + (31 << 2))

#define eCV5546_DISP_GPOST_REG	    (eCV5546_REG_OFFSET_GPOST0_G193 << 7)
#define GPOST_CONFIG				(eCV5546_DISP_GPOST_REG + (0 << 2))
#define GPOST_MSKL				    (eCV5546_DISP_GPOST_REG + (1 << 2))
#define GPOST_MSKR				    (eCV5546_DISP_GPOST_REG + (2 << 2))
#define GPOST_MSKT				    (eCV5546_DISP_GPOST_REG + (3 << 2))
#define GPOST_MSKB				    (eCV5546_DISP_GPOST_REG + (4 << 2))
#define GPOST_BG1				    (eCV5546_DISP_GPOST_REG + (5 << 2))
#define GPOST_BG2				    (eCV5546_DISP_GPOST_REG + (6 << 2))
#define GPOST_CONTRAST_CONFIG		(eCV5546_DISP_GPOST_REG + (7 << 2))
#define GPOST_ADJ_SRC				(eCV5546_DISP_GPOST_REG + (8 << 2))
#define GPOST_ADJ_DES				(eCV5546_DISP_GPOST_REG + (9 << 2))
#define GPOST_ADJ_SLOPE0			(eCV5546_DISP_GPOST_REG + (10 << 2))
#define GPOST_ADJ_SLOPE1			(eCV5546_DISP_GPOST_REG + (11 << 2))
#define GPOST_ADJ_SLOPE2			(eCV5546_DISP_GPOST_REG + (12 << 2))
#define GPOST_ADJ_BOUND			    (eCV5546_DISP_GPOST_REG + (13 << 2))
#define GPOST_BRI_VALUE			    (eCV5546_DISP_GPOST_REG + (14 << 2))
#define GPOST_HUE_SAT_EN			(eCV5546_DISP_GPOST_REG + (15 << 2))
#define GPOST_CHROMA_SATSIN			(eCV5546_DISP_GPOST_REG + (16 << 2))
#define GPOST_CHROMA_SATCOS			(eCV5546_DISP_GPOST_REG + (17 << 2))
#define GPOST_MASTER_EN			    (eCV5546_DISP_GPOST_REG + (18 << 2))
#define GPOST_MASTER_HORIZONTAL		(eCV5546_DISP_GPOST_REG + (19 << 2))
#define GPOST_MASTER_VERTICAL		(eCV5546_DISP_GPOST_REG + (20 << 2))
#define GPOST_VERSION			(eCV5546_DISP_GPOST_REG + (21 << 2))

#define eCV5546_DISP_TGEN_REG	(eCV5546_REG_OFFSET_TGEN_G197 << 7)
#define TGEN_CONFIG				    (eCV5546_DISP_TGEN_REG + (0 << 2))
#define TGEN_RESET				    (eCV5546_DISP_TGEN_REG + (1 << 2))
#define TGEN_USER_INT1_CONFIG			(eCV5546_DISP_TGEN_REG + (2 << 2))
#define TGEN_USER_INT2_CONFIG			(eCV5546_DISP_TGEN_REG + (3 << 2))
#define TGEN_DTG_CONFIG				(eCV5546_DISP_TGEN_REG + (4 << 2))
#define TGEN_DTG_CLK_CONV_THR			(eCV5546_DISP_TGEN_REG + (5 << 2))
#define TGEN_DTG_DELAY_FIELD_START_LCNT		(eCV5546_DISP_TGEN_REG + (6 << 2))
#define TGEN_DTG_VENC_LINE_RST_CNT		(eCV5546_DISP_TGEN_REG + (7 << 2))
#define TGEN_DTG_TOTAL_PIXEL			(eCV5546_DISP_TGEN_REG + (8 << 2))
#define TGEN_DTG_DS_LINE_START_CD_POINT		(eCV5546_DISP_TGEN_REG + (9 << 2))
#define TGEN_DTG_TOTAL_LINE			(eCV5546_DISP_TGEN_REG + (10 << 2))
#define TGEN_DTG_FIELD_END_LINE			(eCV5546_DISP_TGEN_REG + (11 << 2))
#define TGEN_DTG_START_LINE			(eCV5546_DISP_TGEN_REG + (12 << 2))
#define TGEN_DTG_STATUS1			(eCV5546_DISP_TGEN_REG + (13 << 2))
#define TGEN_DTG_STATUS2			(eCV5546_DISP_TGEN_REG + (14 << 2))
#define TGEN_DTG_STATUS3			(eCV5546_DISP_TGEN_REG + (15 << 2))
#define TGEN_DTG_STATUS4			(eCV5546_DISP_TGEN_REG + (16 << 2))
#define TGEN_DTG_STATUS5			(eCV5546_DISP_TGEN_REG + (17 << 2))
#define TGEN_DTG_CLK_RATIO			(eCV5546_DISP_TGEN_REG + (18 << 2))
#define TGEN_DTG_ADJUST1			(eCV5546_DISP_TGEN_REG + (23 << 2))
#define TGEN_DTG_ADJUST2			(eCV5546_DISP_TGEN_REG + (24 << 2))
#define TGEN_DTG_ADJUST3			(eCV5546_DISP_TGEN_REG + (25 << 2))
#define TGEN_DTG_ADJUST4			(eCV5546_DISP_TGEN_REG + (26 << 2))
#define TGEN_DTG_ADJUST5			(eCV5546_DISP_TGEN_REG + (27 << 2))
#define TGEN_SOURCE_SEL				(eCV5546_DISP_TGEN_REG + (29 << 2))
#define TGEN_DTG_FIELD_START_ADJ_LCNT		(eCV5546_DISP_TGEN_REG + (30 << 2))
#define TGEN_DTG_TGEN_VERSION			(eCV5546_DISP_TGEN_REG + (31 << 2))

#define eCV5546_DISP_DMIX_REG	(eCV5546_REG_OFFSET_DMIX_G198 << 7)
#define DMIX_LAYER_CONFIG_0			(eCV5546_DISP_DMIX_REG + (0 << 2))
#define DMIX_LAYER_CONFIG_1			(eCV5546_DISP_DMIX_REG + (1 << 2))
#define DMIX_PLANE_ALPHA_CONFIG_0		(eCV5546_DISP_DMIX_REG + (2 << 2))
#define DMIX_PLANE_ALPHA_CONFIG_1		(eCV5546_DISP_DMIX_REG + (3 << 2))
#define DMIX_ADJUST_CONFIG_0			(eCV5546_DISP_DMIX_REG + (4 << 2))
#define DMIX_ADJUST_CONFIG_1			(eCV5546_DISP_DMIX_REG + (5 << 2))
#define DMIX_ADJUST_CONFIG_2			(eCV5546_DISP_DMIX_REG + (6 << 2))
#define DMIX_ADJUST_CONFIG_3			(eCV5546_DISP_DMIX_REG + (7 << 2))
#define DMIX_ADJUST_CONFIG_4			(eCV5546_DISP_DMIX_REG + (8 << 2))
#define DMIX_PTG_CONFIG_0			(eCV5546_DISP_DMIX_REG + (9 << 2))
#define DMIX_PTG_CONFIG_1			(eCV5546_DISP_DMIX_REG + (10 << 2))
#define DMIX_PTG_CONFIG_2			(eCV5546_DISP_DMIX_REG + (11 << 2))
#define DMIX_PTG_CONFIG_3			(eCV5546_DISP_DMIX_REG + (12 << 2))
#define DMIX_PTG_CONFIG_4			(eCV5546_DISP_DMIX_REG + (13 << 2))
#define DMIX_DTG_CONFIG_0			(eCV5546_DISP_DMIX_REG + (14 << 2))
#define DMIX_DTG_CONFIG_1			(eCV5546_DISP_DMIX_REG + (15 << 2))
#define DMIX_DTG_CONFIG_2			(eCV5546_DISP_DMIX_REG + (16 << 2))
#define DMIX_DTG_CONFIG_3			(eCV5546_DISP_DMIX_REG + (17 << 2))
#define DMIX_EXP_CONFIG_0			(eCV5546_DISP_DMIX_REG + (18 << 2))
#define DMIX_EXP_CONFIG_1			(eCV5546_DISP_DMIX_REG + (19 << 2))
#define DMIX_SOURCE_SEL				(eCV5546_DISP_DMIX_REG + (20 << 2))
#define DMIX_CHKSUM				    (eCV5546_DISP_DMIX_REG + (21 << 2))
#define DMIX_VERSION				(eCV5546_DISP_DMIX_REG + (22 << 2))
#define DMIX_TIME_DETECT_0			(eCV5546_DISP_DMIX_REG + (23 << 2))
#define DMIX_TIME_DETECT_1			(eCV5546_DISP_DMIX_REG + (24 << 2))
#define DMIX_TIME_DETECT_2			(eCV5546_DISP_DMIX_REG + (25 << 2))
#define DMIX_DISP_ERROR_FLAG_0		(eCV5546_DISP_DMIX_REG + (26 << 2))
#define DMIX_DISP_ERROR_FLAG_1		(eCV5546_DISP_DMIX_REG + (27 << 2))
#define DMIX_DISP_ERROR_FLAG_2		(eCV5546_DISP_DMIX_REG + (28 << 2))

#define eCV5546_DISP_TCON_G199_REG	(eCV5546_REG_OFFSET_TCON_G199 << 7)
#define TCON_TCON0				    (eCV5546_DISP_TCON_G199_REG + (0 << 2))
#define TCON_TCON1				    (eCV5546_DISP_TCON_G199_REG + (1 << 2))
#define TCON_TCON2				    (eCV5546_DISP_TCON_G199_REG + (2 << 2))
#define TCON_TCON3				    (eCV5546_DISP_TCON_G199_REG + (3 << 2))
#define TCON_STR_LINE				(eCV5546_DISP_TCON_G199_REG + (4 << 2))
#define TCON_RESERVED_5				(eCV5546_DISP_TCON_G199_REG + (5 << 2))
#define TCON_END_LINE				(eCV5546_DISP_TCON_G199_REG + (6 << 2))
#define TCON_RESERVED_7				(eCV5546_DISP_TCON_G199_REG + (7 << 2))
#define TCON_STV_SLINE				(eCV5546_DISP_TCON_G199_REG + (8 << 2))
#define TCON_RESERVED_9				(eCV5546_DISP_TCON_G199_REG + (9 << 2))
#define TCON_OEH_START				(eCV5546_DISP_TCON_G199_REG + (10 << 2))
#define TCON_OEH_END				(eCV5546_DISP_TCON_G199_REG + (11 << 2))
#define TCON_OEV_START				(eCV5546_DISP_TCON_G199_REG + (12 << 2))
#define TCON_OEV_END				(eCV5546_DISP_TCON_G199_REG + (13 << 2))
#define TCON_RESERVED_14			(eCV5546_DISP_TCON_G199_REG + (14 << 2))
#define TCON_RESERVED_15			(eCV5546_DISP_TCON_G199_REG + (15 << 2))
#define TCON_VCOM_START				(eCV5546_DISP_TCON_G199_REG + (16 << 2))
#define TCON_VCOM_END				(eCV5546_DISP_TCON_G199_REG + (17 << 2))
#define TCON_CKV_START				(eCV5546_DISP_TCON_G199_REG + (18 << 2))
#define TCON_CKV_END				(eCV5546_DISP_TCON_G199_REG + (19 << 2))
#define TCON_STVU_START				(eCV5546_DISP_TCON_G199_REG + (20 << 2))
#define TCON_STVU_END				(eCV5546_DISP_TCON_G199_REG + (21 << 2))
#define TCON_STHL_END				(eCV5546_DISP_TCON_G199_REG + (22 << 2))
#define TCON_HSYNC_START			(eCV5546_DISP_TCON_G199_REG + (23 << 2))
#define TCON_HSYNC_END				(eCV5546_DISP_TCON_G199_REG + (24 << 2))
#define TCON_DE_HSTART				(eCV5546_DISP_TCON_G199_REG + (25 << 2))
#define TCON_DE_HEND				(eCV5546_DISP_TCON_G199_REG + (26 << 2))
#define TCON_DE_VSTART				(eCV5546_DISP_TCON_G199_REG + (27 << 2))
#define TCON_DE_VEND				(eCV5546_DISP_TCON_G199_REG + (28 << 2))
#define TCON_RESERVED_29			(eCV5546_DISP_TCON_G199_REG + (29 << 2))
#define TCON_RESERVED_30			(eCV5546_DISP_TCON_G199_REG + (30 << 2))
#define TCON_STHL_START				(eCV5546_DISP_TCON_G199_REG + (31 << 2))

#define eCV5546_DISP_TCON_G200_REG	(eCV5546_REG_OFFSET_TCON_G200 << 7)
#define TCON_GAMMA0				    (eCV5546_DISP_TCON_G200_REG + (0 << 2))
#define TCON_RESERVED_200_01		(eCV5546_DISP_TCON_G200_REG + (1 << 2))
#define TCON_RESERVED_200_02		(eCV5546_DISP_TCON_G200_REG + (2 << 2))
#define TCON_RESERVED_200_03		(eCV5546_DISP_TCON_G200_REG + (3 << 2))
#define TCON_F_RST_LINE				(eCV5546_DISP_TCON_G200_REG + (4 << 2))
#define TCON_RESERVED_200_05		(eCV5546_DISP_TCON_G200_REG + (5 << 2))
#define TCON_TPG_CTRL				(eCV5546_DISP_TCON_G200_REG + (6 << 2))
#define TCON_TPG_HCOUNT				(eCV5546_DISP_TCON_G200_REG + (7 << 2))
#define TCON_TPG_VCOUNT				(eCV5546_DISP_TCON_G200_REG + (8 << 2))
#define TCON_TPG_HACT_COUNT			(eCV5546_DISP_TCON_G200_REG + (9 << 2))
#define TCON_TPG_VACT_COUNT			(eCV5546_DISP_TCON_G200_REG + (10 << 2))
#define TCON_DET_BP_LCNT			(eCV5546_DISP_TCON_G200_REG + (11 << 2))
#define TCON_DET_FP_LCNT			(eCV5546_DISP_TCON_G200_REG + (12 << 2))
#define TCON_RESERVED_200_13		(eCV5546_DISP_TCON_G200_REG + (13 << 2))
#define TCON_DET_HCOUNT				(eCV5546_DISP_TCON_G200_REG + (14 << 2))
#define TCON_TCON4				    (eCV5546_DISP_TCON_G200_REG + (15 << 2))
#define TCON_RESERVED_200_16		(eCV5546_DISP_TCON_G200_REG + (16 << 2))
#define TCON_RESERVED_200_17		(eCV5546_DISP_TCON_G200_REG + (17 << 2))
#define TCON_RESERVED_200_18		(eCV5546_DISP_TCON_G200_REG + (18 << 2))
#define TCON_TPG_RGB_DATA			(eCV5546_DISP_TCON_G200_REG + (19 << 2))
#define TCON_TPG_RGB_DATA_2			(eCV5546_DISP_TCON_G200_REG + (20 << 2))
#define TCON_TPG_ALINE_START		(eCV5546_DISP_TCON_G200_REG + (21 << 2))
#define TCON_DITHER_TVOUT			(eCV5546_DISP_TCON_G200_REG + (22 << 2))
#define TCON_HACT_LATCH				(eCV5546_DISP_TCON_G200_REG + (23 << 2))
#define TCON_VTOTAL				    (eCV5546_DISP_TCON_G200_REG + (24 << 2))
#define TCON_RESERVED_200_25		(eCV5546_DISP_TCON_G200_REG + (25 << 2))
#define TCON_TCON5				    (eCV5546_DISP_TCON_G200_REG + (26 << 2))
#define TCON_GAMMA1				    (eCV5546_DISP_TCON_G200_REG + (27 << 2))
#define TCON_GAMMA2				    (eCV5546_DISP_TCON_G200_REG + (28 << 2))
#define TCON_CHECKSUM				(eCV5546_DISP_TCON_G200_REG + (29 << 2))
#define TCON_RESERVED_200_30		(eCV5546_DISP_TCON_G200_REG + (30 << 2))
#define TCON_RESERVED_200_31		(eCV5546_DISP_TCON_G200_REG + (31 << 2))

#define eCV5546_DISP_TCON_G201_REG	(eCV5546_REG_OFFSET_TCON_G201 << 7)
#define TCON_RESERVED_201_00		(eCV5546_DISP_TCON_G201_REG + (0 << 2))
#define TCON_RESERVED_201_01		(eCV5546_DISP_TCON_G201_REG + (1 << 2))
#define TCON_RESERVED_201_02		(eCV5546_DISP_TCON_G201_REG + (2 << 2))
#define TCON_RESERVED_201_03		(eCV5546_DISP_TCON_G201_REG + (3 << 2))
#define TCON_RESERVED_201_04		(eCV5546_DISP_TCON_G201_REG + (4 << 2))
#define TCON_RESERVED_201_05		(eCV5546_DISP_TCON_G201_REG + (5 << 2))
#define TCON_RESERVED_201_06		(eCV5546_DISP_TCON_G201_REG + (6 << 2))
#define TCON_RESERVED_201_07		(eCV5546_DISP_TCON_G201_REG + (7 << 2))
#define TCON_RESERVED_201_08		(eCV5546_DISP_TCON_G201_REG + (8 << 2))
#define TCON_RESERVED_201_09		(eCV5546_DISP_TCON_G201_REG + (9 << 2))
#define TCON_RESERVED_201_10		(eCV5546_DISP_TCON_G201_REG + (10 << 2))
#define TCON_RESERVED_201_11		(eCV5546_DISP_TCON_G201_REG + (11 << 2))
#define TCON_RESERVED_201_12		(eCV5546_DISP_TCON_G201_REG + (12 << 2))
#define TCON_BIT_SWAP_CFG			(eCV5546_DISP_TCON_G201_REG + (13 << 2))
#define TCON_BIT_SWAP_G0			(eCV5546_DISP_TCON_G201_REG + (14 << 2))
#define TCON_BIT_SWAP_G1			(eCV5546_DISP_TCON_G201_REG + (15 << 2))
#define TCON_BIT_SWAP_G2			(eCV5546_DISP_TCON_G201_REG + (16 << 2))
#define TCON_BIT_SWAP_G3			(eCV5546_DISP_TCON_G201_REG + (17 << 2))
#define TCON_BIT_SWAP_G4			(eCV5546_DISP_TCON_G201_REG + (18 << 2))
#define TCON_BIT_SWAP_G5			(eCV5546_DISP_TCON_G201_REG + (19 << 2))
#define TCON_BIT_SWAP_G6			(eCV5546_DISP_TCON_G201_REG + (20 << 2))
#define TCON_BIT_SWAP_G7			(eCV5546_DISP_TCON_G201_REG + (21 << 2))
#define TCON_RESERVED_201_22		(eCV5546_DISP_TCON_G201_REG + (22 << 2))
#define TCON_RESERVED_201_23		(eCV5546_DISP_TCON_G201_REG + (23 << 2))
#define TCON_RESERVED_201_24		(eCV5546_DISP_TCON_G201_REG + (24 << 2))
#define TCON_RESERVED_201_25		(eCV5546_DISP_TCON_G201_REG + (25 << 2))
#define TCON_RESERVED_201_26		(eCV5546_DISP_TCON_G201_REG + (26 << 2))
#define TCON_RESERVED_201_27		(eCV5546_DISP_TCON_G201_REG + (27 << 2))
#define TCON_RESERVED_201_28		(eCV5546_DISP_TCON_G201_REG + (28 << 2))
#define TCON_RESERVED_201_29		(eCV5546_DISP_TCON_G201_REG + (29 << 2))
#define TCON_RESERVED_201_30		(eCV5546_DISP_TCON_G201_REG + (30 << 2))
#define TCON_RESERVED_201_31		(eCV5546_DISP_TCON_G201_REG + (31 << 2))

#define DISP_TCON_G202_REG	(eCV5546_REG_OFFSET_TCON_G202_RESERVED << 7)
/* reserved */

#define eCV5546_DISP_TCON_G203_REG	(eCV5546_REG_OFFSET_TCON_G203 << 7)
#define TCON_RGB_ADJ_CTRL			(eCV5546_DISP_TCON_G203_REG + (0 << 2))
#define TCON_R_ADJ_CP1				(eCV5546_DISP_TCON_G203_REG + (1 << 2))
#define TCON_R_ADJ_CP2				(eCV5546_DISP_TCON_G203_REG + (2 << 2))
#define TCON_R_ADJ_CP3				(eCV5546_DISP_TCON_G203_REG + (3 << 2))
#define TCON_R_ADJ_SLOPE0			(eCV5546_DISP_TCON_G203_REG + (4 << 2))
#define TCON_R_ADJ_SLOPE1			(eCV5546_DISP_TCON_G203_REG + (5 << 2))
#define TCON_R_ADJ_SLOPE2			(eCV5546_DISP_TCON_G203_REG + (6 << 2))
#define TCON_R_ADJ_SLOPE3			(eCV5546_DISP_TCON_G203_REG + (7 << 2))
#define TCON_G_ADJ_CP1				(eCV5546_DISP_TCON_G203_REG + (8 << 2))
#define TCON_G_ADJ_CP2				(eCV5546_DISP_TCON_G203_REG + (9 << 2))
#define TCON_G_ADJ_CP3				(eCV5546_DISP_TCON_G203_REG + (10 << 2))
#define TCON_G_ADJ_SLOPE0			(eCV5546_DISP_TCON_G203_REG + (11 << 2))
#define TCON_G_ADJ_SLOPE1			(eCV5546_DISP_TCON_G203_REG + (12 << 2))
#define TCON_G_ADJ_SLOPE2			(eCV5546_DISP_TCON_G203_REG + (13 << 2))
#define TCON_G_ADJ_SLOPE3			(eCV5546_DISP_TCON_G203_REG + (14 << 2))
#define TCON_B_ADJ_CP1				(eCV5546_DISP_TCON_G203_REG + (15 << 2))
#define TCON_B_ADJ_CP2				(eCV5546_DISP_TCON_G203_REG + (16 << 2))
#define TCON_B_ADJ_CP3				(eCV5546_DISP_TCON_G203_REG + (17 << 2))
#define TCON_B_ADJ_SLOPE0			(eCV5546_DISP_TCON_G203_REG + (18 << 2))
#define TCON_B_ADJ_SLOPE1			(eCV5546_DISP_TCON_G203_REG + (19 << 2))
#define TCON_B_ADJ_SLOPE2			(eCV5546_DISP_TCON_G203_REG + (20 << 2))
#define TCON_B_ADJ_SLOPE3			(eCV5546_DISP_TCON_G203_REG + (21 << 2))
#define TCON_RESERVED_203_22		(eCV5546_DISP_TCON_G203_REG + (22 << 2))
#define TCON_RESERVED_203_23		(eCV5546_DISP_TCON_G203_REG + (23 << 2))
#define TCON_RESERVED_203_24		(eCV5546_DISP_TCON_G203_REG + (24 << 2))
#define TCON_RESERVED_203_25		(eCV5546_DISP_TCON_G203_REG + (25 << 2))
#define TCON_RESERVED_203_26		(eCV5546_DISP_TCON_G203_REG + (26 << 2))
#define TCON_RESERVED_203_27		(eCV5546_DISP_TCON_G203_REG + (27 << 2))
#define TCON_RESERVED_203_28		(eCV5546_DISP_TCON_G203_REG + (28 << 2))
#define TCON_RESERVED_203_29		(eCV5546_DISP_TCON_G203_REG + (29 << 2))
#define TCON_RESERVED_203_30		(eCV5546_DISP_TCON_G203_REG + (30 << 2))
#define TCON_RESERVED_203_31		(eCV5546_DISP_TCON_G203_REG + (31 << 2))


#define eCV5546_DISP_MIPITX_G204_REG	(eCV5546_REG_OFFSET_MIPITX_G204 << 7)
#define MIPITX_VM_HT_CTRL			(eCV5546_DISP_MIPITX_G204_REG + (0 << 2))
#define MIPITX_VM_VT0_CTRL			(eCV5546_DISP_MIPITX_G204_REG + (1 << 2))
#define MIPITX_VM_VT1_CTRL			(eCV5546_DISP_MIPITX_G204_REG + (2 << 2))
#define MIPITX_RESERVED_204_03			(eCV5546_DISP_MIPITX_G204_REG + (3 << 2))
#define MIPITX_LP_CK				(eCV5546_DISP_MIPITX_G204_REG + (4 << 2))
#define MIPITX_LANE_TIME_CTRL			(eCV5546_DISP_MIPITX_G204_REG + (5 << 2))
#define MIPITX_CLK_TIME_CTRL0			(eCV5546_DISP_MIPITX_G204_REG + (6 << 2))
#define MIPITX_CLK_TIME_CTRL1			(eCV5546_DISP_MIPITX_G204_REG + (7 << 2))
#define MIPITX_DATA_TIME_CTRL0			(eCV5546_DISP_MIPITX_G204_REG + (8 << 2))
#define MIPITX_SPKT_HEAD			(eCV5546_DISP_MIPITX_G204_REG + (9 << 2))
#define MIPITX_LPKT_HEAD			(eCV5546_DISP_MIPITX_G204_REG + (10 << 2))
#define MIPITX_LPKT_PAYLOAD			(eCV5546_DISP_MIPITX_G204_REG + (11 << 2))
#define MIPITX_FORMAT_CTRL			(eCV5546_DISP_MIPITX_G204_REG + (12 << 2))
#define MIPITX_BLANK_POWER_CTRL			(eCV5546_DISP_MIPITX_G204_REG + (13 << 2))
#define MIPITX_OP_CTRL				(eCV5546_DISP_MIPITX_G204_REG + (14 << 2))
#define MIPITX_CORE_CTRL			(eCV5546_DISP_MIPITX_G204_REG + (15 << 2))
#define MIPITX_CMD_FIFO				(eCV5546_DISP_MIPITX_G204_REG + (16 << 2))
#define MIPITX_BTA_CTRL				(eCV5546_DISP_MIPITX_G204_REG + (17 << 2))
#define MIPITX_LANE_CTRL			(eCV5546_DISP_MIPITX_G204_REG + (18 << 2))
#define MIPITX_WORD_CNT				(eCV5546_DISP_MIPITX_G204_REG + (19 << 2))
#define MIPITX_RETURN_DATA			(eCV5546_DISP_MIPITX_G204_REG + (20 << 2))
#define MIPITX_ACT_ERROR			(eCV5546_DISP_MIPITX_G204_REG + (21 << 2))
#define MIPITX_RETURN_CNT			(eCV5546_DISP_MIPITX_G204_REG + (22 << 2))
#define MIPITX_AUTO_DELAY			(eCV5546_DISP_MIPITX_G204_REG + (23 << 2))
#define MIPITX_INT_STATUS			(eCV5546_DISP_MIPITX_G204_REG + (24 << 2))
#define MIPITX_INT_ENABLE			(eCV5546_DISP_MIPITX_G204_REG + (25 << 2))
#define MIPITX_ERROR_STATUS			(eCV5546_DISP_MIPITX_G204_REG + (26 << 2))
#define MIPITX_RESERVED_204_27			(eCV5546_DISP_MIPITX_G204_REG + (27 << 2))
#define MIPITX_INFO_STATUS			(eCV5546_DISP_MIPITX_G204_REG + (28 << 2))
#define MIPITX_ULPS_DELAY			(eCV5546_DISP_MIPITX_G204_REG + (29 << 2))
#define MIPITX_CLK_CTRL				(eCV5546_DISP_MIPITX_G204_REG + (30 << 2))
#define MIPITX_RESERVED_204_31			(eCV5546_DISP_MIPITX_G204_REG + (31 << 2))

#define eCV5546_DISP_MIPITX_G205_REG	(eCV5546_REG_OFFSET_MIPITX_G205 << 7)
#define MIPITX_DEBUG_STATUS0			(eCV5546_DISP_MIPITX_G205_REG + (0 << 2))
#define MIPITX_DEBUG_STATUS1			(eCV5546_DISP_MIPITX_G205_REG + (1 << 2))
#define MIPITX_RESERVED_205_02			(eCV5546_DISP_MIPITX_G205_REG + (2 << 2))
#define MIPITX_RESERVED_205_03			(eCV5546_DISP_MIPITX_G205_REG + (3 << 2))
#define MIPITX_ANALOG_CTRL1			(eCV5546_DISP_MIPITX_G205_REG + (4 << 2))
#define MIPITX_DEBUG_CTRL			(eCV5546_DISP_MIPITX_G205_REG + (5 << 2))
#define MIPITX_ANALOG_CTRL2			(eCV5546_DISP_MIPITX_G205_REG + (6 << 2))
#define MIPITX_ANALOG_CTRL3			(eCV5546_DISP_MIPITX_G205_REG + (7 << 2))
#define MIPITX_CTRL				(eCV5546_DISP_MIPITX_G205_REG + (8 << 2))
#define MIPITX_ANALOG_CTRL4			(eCV5546_DISP_MIPITX_G205_REG + (9 << 2))
#define MIPITX_ANALOG_CTRL5			(eCV5546_DISP_MIPITX_G205_REG + (10 << 2))
#define MIPITX_ANALOG_CTRL6			(eCV5546_DISP_MIPITX_G205_REG + (11 << 2))
#define MIPITX_ANALOG_CTRL7			(eCV5546_DISP_MIPITX_G205_REG + (12 << 2))
#define MIPITX_ANALOG_CTRL8			(eCV5546_DISP_MIPITX_G205_REG + (13 << 2))
#define MIPITX_ANALOG_CTRL9			(eCV5546_DISP_MIPITX_G205_REG + (14 << 2))
#define MIPITX_RESERVED_205_15			(eCV5546_DISP_MIPITX_G205_REG + (15 << 2))
#define MIPITX_RESERVED_205_16			(eCV5546_DISP_MIPITX_G205_REG + (16 << 2))
#define MIPITX_RESERVED_205_17			(eCV5546_DISP_MIPITX_G205_REG + (17 << 2))
#define MIPITX_RESERVED_205_18			(eCV5546_DISP_MIPITX_G205_REG + (18 << 2))
#define MIPITX_RESERVED_205_19			(eCV5546_DISP_MIPITX_G205_REG + (19 << 2))
#define MIPITX_RESERVED_205_20			(eCV5546_DISP_MIPITX_G205_REG + (20 << 2))
#define MIPITX_RESERVED_205_21			(eCV5546_DISP_MIPITX_G205_REG + (21 << 2))
#define MIPITX_RESERVED_205_22			(eCV5546_DISP_MIPITX_G205_REG + (22 << 2))
#define MIPITX_RESERVED_205_23			(eCV5546_DISP_MIPITX_G205_REG + (23 << 2))
#define MIPITX_RESERVED_205_24			(eCV5546_DISP_MIPITX_G205_REG + (24 << 2))
#define MIPITX_RESERVED_205_25			(eCV5546_DISP_MIPITX_G205_REG + (25 << 2))
#define MIPITX_RESERVED_205_26			(eCV5546_DISP_MIPITX_G205_REG + (26 << 2))
#define MIPITX_RESERVED_205_27			(eCV5546_DISP_MIPITX_G205_REG + (27 << 2))
#define MIPITX_RESERVED_205_28			(eCV5546_DISP_MIPITX_G205_REG + (28 << 2))
#define MIPITX_RESERVED_205_29			(eCV5546_DISP_MIPITX_G205_REG + (29 << 2))
#define MIPITX_RESERVED_205_30			(eCV5546_DISP_MIPITX_G205_REG + (30 << 2))
#define MIPITX_RESERVED_205_31			(eCV5546_DISP_MIPITX_G205_REG + (31 << 2))

#define eCV5546_DISP_MIPITX_AO_MOON3_REG	(eCV5546_REG_OFFSET_MIPITX_AO_MOON3 << 7)
#define MIPITX_AO_MOON3_00_RESERVED		(eCV5546_DISP_MIPITX_AO_MOON3_REG + (0 << 2))
#define MIPITX_AO_MOON3_01_RESERVED		(eCV5546_DISP_MIPITX_AO_MOON3_REG + (1 << 2))
#define MIPITX_AO_MOON3_02_RESERVED		(eCV5546_DISP_MIPITX_AO_MOON3_REG + (2 << 2))
#define MIPITX_AO_MOON3_03_RESERVED		(eCV5546_DISP_MIPITX_AO_MOON3_REG + (3 << 2))
#define MIPITX_AO_MOON3_04_RESERVED	    (eCV5546_DISP_MIPITX_AO_MOON3_REG + (4 << 2))
#define MIPITX_AO_MOON3_05_RESERVED	    (eCV5546_DISP_MIPITX_AO_MOON3_REG + (5 << 2))
#define MIPITX_AO_MOON3_06_RESERVED	    (eCV5546_DISP_MIPITX_AO_MOON3_REG + (6 << 2))
#define MIPITX_AO_MOON3_07_RESERVED	    (eCV5546_DISP_MIPITX_AO_MOON3_REG + (7 << 2))
#define MIPITX_AO_MOON3_08_RESERVED	    (eCV5546_DISP_MIPITX_AO_MOON3_REG + (8 << 2))
#define MIPITX_AO_MOON3_09_RESERVED	    (eCV5546_DISP_MIPITX_AO_MOON3_REG + (9 << 2))
#define MIPITX_AO_MOON3_10_RESERVED	    (eCV5546_DISP_MIPITX_AO_MOON3_REG + (10 << 2))
#define MIPITX_AO_MOON3_11_RESERVED	    (eCV5546_DISP_MIPITX_AO_MOON3_REG + (11 << 2))
#define MIPITX_AO_MOON3_12_RESERVED	    (eCV5546_DISP_MIPITX_AO_MOON3_REG + (12 << 2))
#define MIPITX_AO_MOON3_13_RESERVED	    (eCV5546_DISP_MIPITX_AO_MOON3_REG + (13 << 2))
#define MIPITX_AO_MOON3_14			    (eCV5546_DISP_MIPITX_AO_MOON3_REG + (14 << 2))
#define MIPITX_AO_MOON3_15			    (eCV5546_DISP_MIPITX_AO_MOON3_REG + (15 << 2))
#define MIPITX_AO_MOON3_16			    (eCV5546_DISP_MIPITX_AO_MOON3_REG + (16 << 2))
#define MIPITX_AO_MOON3_17_RESERVED		(eCV5546_DISP_MIPITX_AO_MOON3_REG + (17 << 2))
#define MIPITX_AO_MOON3_18_RESERVED		(eCV5546_DISP_MIPITX_AO_MOON3_REG + (18 << 2))
#define MIPITX_AO_MOON3_19_RESERVED		(eCV5546_DISP_MIPITX_AO_MOON3_REG + (19 << 2))
#define MIPITX_AO_MOON3_20_RESERVED		(eCV5546_DISP_MIPITX_AO_MOON3_REG + (20 << 2))
#define MIPITX_AO_MOON3_21_RESERVED		(eCV5546_DISP_MIPITX_AO_MOON3_REG + (21 << 2))
#define MIPITX_AO_MOON3_22_RESERVED		(eCV5546_DISP_MIPITX_AO_MOON3_REG + (22 << 2))
#define MIPITX_AO_MOON3_23_RESERVED		(eCV5546_DISP_MIPITX_AO_MOON3_REG + (23 << 2))
#define MIPITX_AO_MOON3_24_RESERVED		(eCV5546_DISP_MIPITX_AO_MOON3_REG + (24 << 2))
#define MIPITX_AO_MOON3_25			    (eCV5546_DISP_MIPITX_AO_MOON3_REG + (25 << 2))
#define MIPITX_AO_MOON3_26_RESERVED		(eCV5546_DISP_MIPITX_AO_MOON3_REG + (26 << 2))
#define MIPITX_AO_MOON3_27_RESERVED		(eCV5546_DISP_MIPITX_AO_MOON3_REG + (27 << 2))
#define MIPITX_AO_MOON3_28_RESERVED		(eCV5546_DISP_MIPITX_AO_MOON3_REG + (28 << 2))
#define MIPITX_AO_MOON3_29_RESERVED		(eCV5546_DISP_MIPITX_AO_MOON3_REG + (29 << 2))
#define MIPITX_AO_MOON3_30_RESERVED		(eCV5546_DISP_MIPITX_AO_MOON3_REG + (30 << 2))
#define MIPITX_AO_MOON3_31_RESERVED		(eCV5546_DISP_MIPITX_AO_MOON3_REG + (31 << 2))

/*
 * define for all display register details
 */

/*IMGREAD_GLOBAL_CONTROL*/
#define eCV5546_VPP_IMGREAD_FETCH_EN             BIT(31)

/*IMGREAD_CONFIG*/
#define eCV5546_VPP_IMGREAD_HDS_LPF              BIT(24)
#define eCV5546_VPP_IMGREAD_CRMA_REPEAT          BIT(20)
#define eCV5546_VPP_IMGREAD_DATA_FMT             GENMASK(18, 16)
#define eCV5546_VPP_IMGREAD_DATA_FMT_SEL(fmt)    FIELD_PREP(GENMASK(18, 16), fmt)
#define eCV5546_VPP_IMGREAD_DATA_FMT_UYVY        0x1
#define eCV5546_VPP_IMGREAD_DATA_FMT_YUY2        0x2
#define eCV5546_VPP_IMGREAD_DATA_FMT_NV16		0x3
#define eCV5546_VPP_IMGREAD_DATA_FMT_NV24		0x6
#define eCV5546_VPP_IMGREAD_DATA_FMT_NV12		0x7

#define eCV5546_VPP_IMGREAD_YC_SWAP              BIT(12)
#define eCV5546_VPP_IMGREAD_UV_SWAP              BIT(11)
#define eCV5546_VPP_IMGREAD_UPDN_FLIP            BIT(7)
#define eCV5546_VPP_IMGREAD_BIST_MASK            GENMASK(5, 4)
#define eCV5546_VPP_IMGREAD_BIST_EN              BIT(5)
#define eCV5546_VPP_IMGREAD_BIST_MODE            BIT(4)
#define eCV5546_VPP_IMGREAD_FM_MODE              BIT(1)
#define eCV5546_VPP_IMGREAD_FIELD_ID             BIT(0)

/*VSCL_CONFIG2*/
#define eCV5546_VPP_VSCL_BUFR_BW_LIMIT	        BIT(9)

#define eCV5546_VPP_VSCL_BIST_MASK	        GENMASK(8, 7)
#define eCV5546_VPP_VSCL_BIST_MODE	        BIT(8)
#define eCV5546_VPP_VSCL_BIST_EN		        BIT(7)

#define eCV5546_VPP_VSCL_CHKSUM_EN	        BIT(6)
#define eCV5546_VPP_VSCL_BUFR_EN		        BIT(4)

#define eCV5546_VPP_VSCL_VINT_EN		        BIT(3)
#define eCV5546_VPP_VSCL_HINT_EN		        BIT(2)
#define eCV5546_VPP_VSCL_DCTRL_EN	        BIT(1)
#define eCV5546_VPP_VSCL_ACTRL_EN	        BIT(0)

/*VSCL_HINT_CTRL*/
#define eCV5546_VPP_VSCL_HINT_FLT_EN	        BIT(1)
/*VSCL_HINT_HFACTOR_HIGH*/
#define eCV5546_VPP_VSCL_HINT_HFACTOR_HIGH	GENMASK(8, 0)
/*VSCL_HINT_HFACTOR_LOW*/
#define eCV5546_VPP_VSCL_HINT_HFACTOR_LOW	GENMASK(15, 0)
/*VSCL_HINT_INITF_HIGH*/
#define eCV5546_VPP_VSCL_HINT_INITF_PN	        BIT(6)
#define eCV5546_VPP_VSCL_HINT_INITF_HIGH	        GENMASK(5, 0)
/*VSCL_HINT_INITF_LOW*/
#define eCV5546_VPP_VSCL_HINT_INITF_LOW	        GENMASK(15, 0)

/*VSCL_VINT_CTRL*/
#define eCV5546_VPP_VSCL_VINT_FLT_EN	        BIT(1)
/*VSCL_VINT_VFACTOR_HIGH*/
#define eCV5546_VPP_VSCL_VINT_VFACTOR_HIGH	GENMASK(8, 0)
/*VSCL_VINT_VFACTOR_LOW*/
#define eCV5546_VPP_VSCL_VINT_VFACTOR_LOW	GENMASK(15, 0)
/*VSCL_VINT_INITF_HIGH*/
#define eCV5546_VPP_VSCL_VINT_INITF_PN	        BIT(6)
#define eCV5546_VPP_VSCL_VINT_INITF_HIGH	        GENMASK(5, 0)
/*VSCL_VINT_INITF_LOW*/
#define eCV5546_VPP_VSCL_VINT_INITF_LOW	        GENMASK(15, 0)

/*VPOST_CONFIG*/
#define eCV5546_VPP_VPOST_ADJ_EN	                BIT(1)
#define eCV5546_VPP_VPOST_CSPACE_EN	        BIT(2)
#define eCV5546_VPP_VPOST_OPIF_EN	        BIT(3)
/*VPOST_CSPACE_CONFIG*/
#define eCV5546_VPP_VPOST_CSPACE_MASK            GENMASK(2, 0)
#define eCV5546_VPP_VPOST_CSPACE_BYPASS          0x0
#define eCV5546_VPP_VPOST_CSPACE_601_TO_709      0x1
#define eCV5546_VPP_VPOST_CSPACE_709_TO_601      0x2
#define eCV5546_VPP_VPOST_CSPACE_JPG_TO_709      0x3
#define eCV5546_VPP_VPOST_CSPACE_JPG_TO_601      0x4
/*VPOST_OPIF_CONFIG*/
#define eCV5546_VPP_VPOST_MODE_MASK              GENMASK(5, 4)
#define eCV5546_VPP_VPOST_MODE_COLORBAR          0x0
#define eCV5546_VPP_VPOST_MODE_BORDER            0x1
#define eCV5546_VPP_VPOST_MODE_BGCOLOR           0x2
#define eCV5546_VPP_VPOST_MODE_GRAY_FADING       0x3
#define eCV5546_VPP_VPOST_WIN_ALPHA_EN	        BIT(1)
#define eCV5546_VPP_VPOST_WIN_YUV_EN	        BIT(0)
/*VPOST_OPIF_ALPHA*/
#define eCV5546_VPP_VPOST_WIN_ALPHA_MASK         GENMASK(15, 8)
#define eCV5546_VPP_VPOST_WIN_ALPHA_SET(val)     FIELD_PREP(GENMASK(15, 8), val)
#define eCV5546_VPP_VPOST_VPP_ALPHA_MASK         GENMASK(7, 0)
#define eCV5546_VPP_VPOST_VPP_ALPHA_SET(val)     FIELD_PREP(GENMASK(7, 0), val)
/*VPOST_OPIF_MSKTOP*/
#define eCV5546_VPP_VPOST_OPIF_TOP_MASK          GENMASK(11, 0)
#define eCV5546_VPP_VPOST_OPIF_TOP_SET(val)      FIELD_PREP(GENMASK(11, 0), val)
/*VPOST_OPIF_MSKBOT*/
#define eCV5546_VPP_VPOST_OPIF_BOT_MASK          GENMASK(11, 0)
#define eCV5546_VPP_VPOST_OPIF_BOT_SET(val)      FIELD_PREP(GENMASK(11, 0), val)
/*VPOST_OPIF_MSKLEFT*/
#define eCV5546_VPP_VPOST_OPIF_LEFT_MASK         GENMASK(12, 0)
#define eCV5546_VPP_VPOST_OPIF_LEFT_SET(val)     FIELD_PREP(GENMASK(12, 0), val)
/*VPOST_OPIF_MSKRIGHT*/
#define eCV5546_VPP_VPOST_OPIF_RIGHT_MASK        GENMASK(12, 0)
#define eCV5546_VPP_VPOST_OPIF_RIGHT_SET(val)    FIELD_PREP(GENMASK(12, 0), val)

/*OSD_CTRL*/
#define OSD_CTRL_COLOR_MODE_RGB			BIT(10)
#define OSD_CTRL_NOT_FETCH_EN			BIT(8)
#define OSD_CTRL_CLUT_FMT_ARGB			BIT(7)
#define OSD_CTRL_LATCH_EN				BIT(5)
#define OSD_CTRL_A32B32_EN				BIT(4)
#define OSD_CTRL_FIFO_DEPTH				GENMASK(2, 0)

/*OSD_BIST_CTRL*/
#define eCV5546_OSD_BIST_MASK			GENMASK(7, 6)
#define eCV5546_OSD_BIST_EN(en)			FIELD_PREP(GENMASK(7, 7), en)
#define eCV5546_OSD_BIST_TYPE(sel)		FIELD_PREP(GENMASK(6, 6), sel)

/*OSD_EN*/
#define eCV5546_OSD_EN_MASK				GENMASK(0, 0)
#define eCV5546_OSD_EN(en)				FIELD_PREP(GENMASK(0, 0), en)

/*TGEN_DTG_CONFIG*/
#define eCV5546_TGEN_FORMAT          GENMASK(10, 8)
#define eCV5546_TGEN_FORMAT_SET(fmt) FIELD_PREP(GENMASK(10, 8), fmt)
#define eCV5546_TGEN_FORMAT_480P           0x0
#define eCV5546_TGEN_FORMAT_576P           0x1
#define eCV5546_TGEN_FORMAT_720P           0x2
#define eCV5546_TGEN_FORMAT_1080P          0x3
#define eCV5546_TGEN_FORMAT_64X64_360X100  0x6
#define eCV5546_TGEN_FORMAT_64X64_144X100  0x7
#define eCV5546_TGEN_FPS          GENMASK(5, 4)
#define eCV5546_TGEN_FPS_SET(fps) FIELD_PREP(GENMASK(5, 4), fps)
#define eCV5546_TGEN_FPS_59P94HZ  0x0
#define eCV5546_TGEN_FPS_50HZ     0x1
#define eCV5546_TGEN_FPS_24HZ     0x2
#define eCV5546_TGEN_USER_MODE    BIT(0)
#define eCV5546_TGEN_INTERNAL     0x0
#define eCV5546_TGEN_USER_DEF     0x1

/*TGEN_DTG_ADJUST*/
#define eCV5546_TGEN_DTG_ADJ_MASKA           GENMASK(13, 8)
#define eCV5546_TGEN_DTG_ADJ_MASKB           GENMASK(5, 0)
#define eCV5546_TGEN_DTG_ADJ_MASKA_SET(adj)  FIELD_PREP(GENMASK(13, 8), adj)
#define eCV5546_TGEN_DTG_ADJ_MASKB_SET(adj)  FIELD_PREP(GENMASK(5, 0), adj)
/*TGEN_DTG_ADJUST CONFIG by DMIX*/
#define eCV5546_TGEN_DTG_ADJ_DMIX_L1 0x10 /* Default DTG adjust value for DMIX L1 */
#define eCV5546_TGEN_DTG_ADJ_DMIX_L2 0x0D /* Default DTG adjust value for DMIX L2 */
#define eCV5546_TGEN_DTG_ADJ_DMIX_L3 0x0C /* Default DTG adjust value for DMIX L3 */
#define eCV5546_TGEN_DTG_ADJ_DMIX_L4 0x0A /* Default DTG adjust value for DMIX L4 */
#define eCV5546_TGEN_DTG_ADJ_DMIX_L5 0x08 /* Default DTG adjust value for DMIX L5 */
#define eCV5546_TGEN_DTG_ADJ_DMIX_L6 0x06 /* Default DTG adjust value for DMIX L6 */
#define eCV5546_TGEN_DTG_ADJ_DMIX_BG 0x10 /* Default DTG adjust value for DMIX BG */

/*DMIX_LAYER_CONFIG_0*/
#define eCV5546_DMIX_L6_FG_SEL           GENMASK(31, 28)
#define eCV5546_DMIX_L6_FG_SEL_SET(sel)  FIELD_PREP(GENMASK(31, 28), sel)
#define eCV5546_DMIX_L5_FG_SEL           GENMASK(27, 24)
#define eCV5546_DMIX_L5_FG_SEL_SET(sel)  FIELD_PREP(GENMASK(27, 24), sel)
#define eCV5546_DMIX_L4_FG_SEL           GENMASK(23, 20)
#define eCV5546_DMIX_L4_FG_SEL_SET(sel)  FIELD_PREP(GENMASK(23, 20), sel)
#define eCV5546_DMIX_L3_FG_SEL           GENMASK(19, 16)
#define eCV5546_DMIX_L3_FG_SEL_SET(sel)  FIELD_PREP(GENMASK(19, 16), sel)
#define eCV5546_DMIX_L2_FG_SEL           GENMASK(15, 12)
#define eCV5546_DMIX_L2_FG_SEL_SET(sel)  FIELD_PREP(GENMASK(15, 12), sel)
#define eCV5546_DMIX_L1_FG_SEL           GENMASK(11, 8)
#define eCV5546_DMIX_L1_FG_SEL_SET(sel)  FIELD_PREP(GENMASK(11, 8), sel)
#define eCV5546_DMIX_BG_FG_SEL           GENMASK(7, 4)
#define eCV5546_DMIX_BG_FG_SEL_SET(sel)  FIELD_PREP(GENMASK(7, 4), sel)
#define eCV5546_DMIX_VPP0_SEL		0x0
#define eCV5546_DMIX_VPP1_SEL		0x1
#define eCV5546_DMIX_VPP2_SEL		0x2
#define eCV5546_DMIX_OSD0_SEL		0x3
#define eCV5546_DMIX_OSD1_SEL		0x4
#define eCV5546_DMIX_OSD2_SEL		0x5
#define eCV5546_DMIX_OSD3_SEL		0x6
#define eCV5546_DMIX_PTG_SEL		0x7
/*DMIX_LAYER_CONFIG_1*/
#define eCV5546_DMIX_L6_MODE_SEL(sel)	FIELD_PREP(GENMASK(11, 10), sel)
#define eCV5546_DMIX_L5_MODE_SEL(sel)	FIELD_PREP(GENMASK(9, 8), sel)
#define eCV5546_DMIX_L4_MODE_SEL(sel)	FIELD_PREP(GENMASK(7, 6), sel)
#define eCV5546_DMIX_L3_MODE_SEL(sel)	FIELD_PREP(GENMASK(5, 4), sel)
#define eCV5546_DMIX_L2_MODE_SEL(sel)	FIELD_PREP(GENMASK(3, 2), sel)
#define eCV5546_DMIX_L1_MODE_SEL(sel)	FIELD_PREP(GENMASK(1, 0), sel)
#define eCV5546_DMIX_BLENDING		0x0
#define eCV5546_DMIX_TRANSPARENT		0x1
#define eCV5546_DMIX_OPACITY		0x2

/*DMIX_PTG_CONFIG_0*/
#define eCV5546_DMIX_PTG_COLOR_BAR_ROTATE	BIT(15)
#define eCV5546_DMIX_PTG_COLOR_BAR_SNOW		BIT(14)
#define eCV5546_DMIX_PTG_BORDER_PATTERN(sel)	FIELD_PREP(GENMASK(13, 12), sel)
#define eCV5546_DMIX_PTG_COLOR_BAR	0x0
#define eCV5546_DMIX_PTG_BORDER		0x2
#define eCV5546_DMIX_PTG_REGION		0x3
#define eCV5546_DMIX_PTG_BORDER_PIX(sel)		FIELD_PREP(GENMASK(2, 0), sel)
#define eCV5546_DMIX_PTG_BORDER_PIX_00	0x0
#define eCV5546_DMIX_PTG_BORDER_PIX_01	0x1
#define eCV5546_DMIX_PTG_BORDER_PIX_02	0x2
#define eCV5546_DMIX_PTG_BORDER_PIX_03	0x3
#define eCV5546_DMIX_PTG_BORDER_PIX_04	0x4
#define eCV5546_DMIX_PTG_BORDER_PIX_05	0x5
#define eCV5546_DMIX_PTG_BORDER_PIX_06	0x6
#define eCV5546_DMIX_PTG_BORDER_PIX_07	0x7

/*DMIX_PTG_CONFIG_1*/
#define eCV5546_DMIX_PTG_V_DOT_SET(sel)		FIELD_PREP(GENMASK(7, 4), sel)
#define eCV5546_DMIX_PTG_H_DOT_SET(sel)		FIELD_PREP(GENMASK(3, 0), sel)
#define eCV5546_DMIX_PTG_DOT_00	0x0
#define eCV5546_DMIX_PTG_DOT_01	0x1
#define eCV5546_DMIX_PTG_DOT_02	0x2
#define eCV5546_DMIX_PTG_DOT_03	0x3
#define eCV5546_DMIX_PTG_DOT_04	0x4
#define eCV5546_DMIX_PTG_DOT_05	0x5
#define eCV5546_DMIX_PTG_DOT_06	0x6
#define eCV5546_DMIX_PTG_DOT_07	0x7
#define eCV5546_DMIX_PTG_DOT_08	0x8
#define eCV5546_DMIX_PTG_DOT_09	0x9
#define eCV5546_DMIX_PTG_DOT_10	0xa
#define eCV5546_DMIX_PTG_DOT_11	0xb
#define eCV5546_DMIX_PTG_DOT_12	0xc
#define eCV5546_DMIX_PTG_DOT_13	0xd
#define eCV5546_DMIX_PTG_DOT_14	0xe
#define eCV5546_DMIX_PTG_DOT_15	0xf

/*DMIX_PTG_CONFIG_2*/
#define eCV5546_DMIX_PTG_BLACK  0x108080
#define eCV5546_DMIX_PTG_RED    0x4040f0
#define eCV5546_DMIX_PTG_GREEN  0x101010
#define eCV5546_DMIX_PTG_BLUE   0x29f06e

/*DMIX_SOURCE_SEL*/
#define eCV5546_DMIX_SOURCE_SEL(sel)		FIELD_PREP(GENMASK(2, 0), sel)
#define eCV5546_DMIX_TCON0_DMIX		0x2

/*DMIX_ADJUST_CONFIG_0*/
#define eCV5546_DMIX_LUMA_ADJ_EN		BIT(17)
#define eCV5546_DMIX_CRMA_ADJ_EN		BIT(16)

#define DMIX_LUMA_OFFSET_MIN	(-50)
#define DMIX_LUMA_OFFSET_MAX	(50)
#define DMIX_LUMA_SLOPE_MIN	(0.60)
#define DMIX_LUMA_SLOPE_MAX	(1.40)

/* TCON_GAMMA0_CTRL && TCON_GAMMA1_CTRL  && TCON_GAMMA2_CTRL */
#define eCV5546_TCON_GM_UPD_SCHEME                  BIT(15)
#define eCV5546_TCON_GM_S2D_ODD_ORDER_MASK          GENMASK(14, 12)
#define eCV5546_TCON_GM_S2D_ODD_ORDER_SET(order)    FIELD_PREP(GENMASK(14, 12), order)
#define eCV5546_TCON_GM_S2D_EVEN_ORDER_MASK         GENMASK(11, 9)
#define eCV5546_TCON_GM_S2D_EVEN_ORDER_SET(order)   FIELD_PREP(GENMASK(11, 9), order)
#define eCV5546_TCON_GM_S2D_EN                      BIT(8)
#define eCV5546_TCON_GM_BYPASS                      BIT(5)
#define eCV5546_TCON_GM_UPDWE                       BIT(4)
#define eCV5546_TCON_GM_UPDDEL_RGB_MASK             GENMASK(3, 2)
#define eCV5546_TCON_GM_UPDDEL_RGB_SET(sel)         FIELD_PREP(GENMASK(3, 2), sel)
#define eCV5546_TCON_GM_UPDDEL_RGB_ALL              0x0
#define eCV5546_TCON_GM_UPDDEL_RGB_R                0x1
#define eCV5546_TCON_GM_UPDDEL_RGB_G                0x2
#define eCV5546_TCON_GM_UPDDEL_RGB_B                0x3
#define eCV5546_TCON_GM_UPDEN                       BIT(1)
#define eCV5546_TCON_GM_EN                          BIT(0)

/*
 * define for ecv5546_drm_debugfs.c use
 */
#define eCV5546_DISP_IMGREAD_G185_00 ((0 << 2))
#define eCV5546_DISP_IMGREAD_G185_01 ((1 << 2))
#define eCV5546_DISP_IMGREAD_G185_02 ((2 << 2))
#define eCV5546_DISP_IMGREAD_G185_03 ((3 << 2))
#define eCV5546_DISP_IMGREAD_G185_04 ((4 << 2))
#define eCV5546_DISP_IMGREAD_G185_05 ((5 << 2))
#define eCV5546_DISP_IMGREAD_G185_06 ((6 << 2))
#define eCV5546_DISP_IMGREAD_G185_07 ((7 << 2))
#define eCV5546_DISP_IMGREAD_G185_08 ((8 << 2))
#define eCV5546_DISP_IMGREAD_G185_09 ((9 << 2))
#define eCV5546_DISP_IMGREAD_G185_10 ((10 << 2))
#define eCV5546_DISP_IMGREAD_G185_11 ((11 << 2))
#define eCV5546_DISP_IMGREAD_G185_12 ((12 << 2))
#define eCV5546_DISP_IMGREAD_G185_13 ((13 << 2))
#define eCV5546_DISP_IMGREAD_G185_14 ((14 << 2))
#define eCV5546_DISP_IMGREAD_G185_15 ((15 << 2))
#define eCV5546_DISP_IMGREAD_G185_16 ((16 << 2))
#define eCV5546_DISP_IMGREAD_G185_17 ((17 << 2))
#define eCV5546_DISP_IMGREAD_G185_18 ((18 << 2))
#define eCV5546_DISP_IMGREAD_G185_19 ((19 << 2))
#define eCV5546_DISP_IMGREAD_G185_20 ((20 << 2))
#define eCV5546_DISP_IMGREAD_G185_21 ((21 << 2))
#define eCV5546_DISP_IMGREAD_G185_22 ((22 << 2))
#define eCV5546_DISP_IMGREAD_G185_23 ((23 << 2))
#define eCV5546_DISP_IMGREAD_G185_24 ((24 << 2))
#define eCV5546_DISP_IMGREAD_G185_25 ((25 << 2))
#define eCV5546_DISP_IMGREAD_G185_26 ((26 << 2))
#define eCV5546_DISP_IMGREAD_G185_27 ((27 << 2))
#define eCV5546_DISP_IMGREAD_G185_28 ((28 << 2))
#define eCV5546_DISP_IMGREAD_G185_29 ((29 << 2))
#define eCV5546_DISP_IMGREAD_G185_30 ((30 << 2))
#define eCV5546_DISP_IMGREAD_G185_31 ((31 << 2))

#define eCV5546_DISP_VSCL0_G1_G187_00 ((0 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_01 ((1 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_02 ((2 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_03 ((3 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_04 ((4 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_05 ((5 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_06 ((6 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_07 ((7 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_08 ((8 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_09 ((9 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_10 ((10 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_11 ((11 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_12 ((12 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_13 ((13 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_14 ((14 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_15 ((15 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_16 ((16 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_17 ((17 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_18 ((18 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_19 ((19 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_20 ((20 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_21 ((21 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_22 ((22 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_23 ((23 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_24 ((24 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_25 ((25 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_26 ((26 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_27 ((27 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_28 ((28 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_29 ((29 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_30 ((30 << 2))
#define eCV5546_DISP_VSCL0_G1_G187_31 ((31 << 2))

#define eCV5546_DISP_VSCL0_G0_G186_00 ((0 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_01 ((1 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_02 ((2 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_03 ((3 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_04 ((4 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_05 ((5 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_06 ((6 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_07 ((7 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_08 ((8 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_09 ((9 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_10 ((10 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_11 ((11 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_12 ((12 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_13 ((13 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_14 ((14 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_15 ((15 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_16 ((16 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_17 ((17 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_18 ((18 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_19 ((19 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_20 ((20 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_21 ((21 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_22 ((22 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_23 ((23 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_24 ((24 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_25 ((25 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_26 ((26 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_27 ((27 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_28 ((28 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_29 ((29 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_30 ((30 << 2))
#define eCV5546_DISP_VSCL0_G0_G186_31 ((31 << 2))

#define eCV5546_DISP_VPOST0_G188_00 ((0 << 2))
#define eCV5546_DISP_VPOST0_G188_01 ((1 << 2))
#define eCV5546_DISP_VPOST0_G188_02 ((2 << 2))
#define eCV5546_DISP_VPOST0_G188_03 ((3 << 2))
#define eCV5546_DISP_VPOST0_G188_04 ((4 << 2))
#define eCV5546_DISP_VPOST0_G188_05 ((5 << 2))
#define eCV5546_DISP_VPOST0_G188_06 ((6 << 2))
#define eCV5546_DISP_VPOST0_G188_07 ((7 << 2))
#define eCV5546_DISP_VPOST0_G188_08 ((8 << 2))
#define eCV5546_DISP_VPOST0_G188_09 ((9 << 2))
#define eCV5546_DISP_VPOST0_G188_10 ((10 << 2))
#define eCV5546_DISP_VPOST0_G188_11 ((11 << 2))
#define eCV5546_DISP_VPOST0_G188_12 ((12 << 2))
#define eCV5546_DISP_VPOST0_G188_13 ((13 << 2))
#define eCV5546_DISP_VPOST0_G188_14 ((14 << 2))
#define eCV5546_DISP_VPOST0_G188_15 ((15 << 2))
#define eCV5546_DISP_VPOST0_G188_16 ((16 << 2))
#define eCV5546_DISP_VPOST0_G188_17 ((17 << 2))
#define eCV5546_DISP_VPOST0_G188_18 ((18 << 2))
#define eCV5546_DISP_VPOST0_G188_19 ((19 << 2))
#define eCV5546_DISP_VPOST0_G188_20 ((20 << 2))
#define eCV5546_DISP_VPOST0_G188_21 ((21 << 2))
#define eCV5546_DISP_VPOST0_G188_22 ((22 << 2))
#define eCV5546_DISP_VPOST0_G188_23 ((23 << 2))
#define eCV5546_DISP_VPOST0_G188_24 ((24 << 2))
#define eCV5546_DISP_VPOST0_G188_25 ((25 << 2))
#define eCV5546_DISP_VPOST0_G188_26 ((26 << 2))
#define eCV5546_DISP_VPOST0_G188_27 ((27 << 2))
#define eCV5546_DISP_VPOST0_G188_28 ((28 << 2))
#define eCV5546_DISP_VPOST0_G188_29 ((29 << 2))
#define eCV5546_DISP_VPOST0_G188_30 ((30 << 2))
#define eCV5546_DISP_VPOST0_G188_31 ((31 << 2))

#define eCV5546_DISP_OSD0_G189_00 ((0 << 2))
#define eCV5546_DISP_OSD0_G189_01 ((1 << 2))
#define eCV5546_DISP_OSD0_G189_02 ((2 << 2))
#define eCV5546_DISP_OSD0_G189_03 ((3 << 2))
#define eCV5546_DISP_OSD0_G189_04 ((4 << 2))
#define eCV5546_DISP_OSD0_G189_05 ((5 << 2))
#define eCV5546_DISP_OSD0_G189_06 ((6 << 2))
#define eCV5546_DISP_OSD0_G189_07 ((7 << 2))
#define eCV5546_DISP_OSD0_G189_08 ((8 << 2))
#define eCV5546_DISP_OSD0_G189_09 ((9 << 2))
#define eCV5546_DISP_OSD0_G189_10 ((10 << 2))
#define eCV5546_DISP_OSD0_G189_11 ((11 << 2))
#define eCV5546_DISP_OSD0_G189_12 ((12 << 2))
#define eCV5546_DISP_OSD0_G189_13 ((13 << 2))
#define eCV5546_DISP_OSD0_G189_14 ((14 << 2))
#define eCV5546_DISP_OSD0_G189_15 ((15 << 2))
#define eCV5546_DISP_OSD0_G189_16 ((16 << 2))
#define eCV5546_DISP_OSD0_G189_17 ((17 << 2))
#define eCV5546_DISP_OSD0_G189_18 ((18 << 2))
#define eCV5546_DISP_OSD0_G189_19 ((19 << 2))
#define eCV5546_DISP_OSD0_G189_20 ((20 << 2))
#define eCV5546_DISP_OSD0_G189_21 ((21 << 2))
#define eCV5546_DISP_OSD0_G189_22 ((22 << 2))
#define eCV5546_DISP_OSD0_G189_23 ((23 << 2))
#define eCV5546_DISP_OSD0_G189_24 ((24 << 2))
#define eCV5546_DISP_OSD0_G189_25 ((25 << 2))
#define eCV5546_DISP_OSD0_G189_26 ((26 << 2))
#define eCV5546_DISP_OSD0_G189_27 ((27 << 2))
#define eCV5546_DISP_OSD0_G189_28 ((28 << 2))
#define eCV5546_DISP_OSD0_G189_29 ((29 << 2))
#define eCV5546_DISP_OSD0_G189_30 ((30 << 2))
#define eCV5546_DISP_OSD0_G189_31 ((31 << 2))

#define eCV5546_DISP_OSD1_G190_00 ((0 << 2))
#define eCV5546_DISP_OSD1_G190_01 ((1 << 2))
#define eCV5546_DISP_OSD1_G190_02 ((2 << 2))
#define eCV5546_DISP_OSD1_G190_03 ((3 << 2))
#define eCV5546_DISP_OSD1_G190_04 ((4 << 2))
#define eCV5546_DISP_OSD1_G190_05 ((5 << 2))
#define eCV5546_DISP_OSD1_G190_06 ((6 << 2))
#define eCV5546_DISP_OSD1_G190_07 ((7 << 2))
#define eCV5546_DISP_OSD1_G190_08 ((8 << 2))
#define eCV5546_DISP_OSD1_G190_09 ((9 << 2))
#define eCV5546_DISP_OSD1_G190_10 ((10 << 2))
#define eCV5546_DISP_OSD1_G190_11 ((11 << 2))
#define eCV5546_DISP_OSD1_G190_12 ((12 << 2))
#define eCV5546_DISP_OSD1_G190_13 ((13 << 2))
#define eCV5546_DISP_OSD1_G190_14 ((14 << 2))
#define eCV5546_DISP_OSD1_G190_15 ((15 << 2))
#define eCV5546_DISP_OSD1_G190_16 ((16 << 2))
#define eCV5546_DISP_OSD1_G190_17 ((17 << 2))
#define eCV5546_DISP_OSD1_G190_18 ((18 << 2))
#define eCV5546_DISP_OSD1_G190_19 ((19 << 2))
#define eCV5546_DISP_OSD1_G190_20 ((20 << 2))
#define eCV5546_DISP_OSD1_G190_21 ((21 << 2))
#define eCV5546_DISP_OSD1_G190_22 ((22 << 2))
#define eCV5546_DISP_OSD1_G190_23 ((23 << 2))
#define eCV5546_DISP_OSD1_G190_24 ((24 << 2))
#define eCV5546_DISP_OSD1_G190_25 ((25 << 2))
#define eCV5546_DISP_OSD1_G190_26 ((26 << 2))
#define eCV5546_DISP_OSD1_G190_27 ((27 << 2))
#define eCV5546_DISP_OSD1_G190_28 ((28 << 2))
#define eCV5546_DISP_OSD1_G190_29 ((29 << 2))
#define eCV5546_DISP_OSD1_G190_30 ((30 << 2))
#define eCV5546_DISP_OSD1_G190_31 ((31 << 2))

#define eCV5546_DISP_OSD2_G191_00 ((0 << 2))
#define eCV5546_DISP_OSD2_G191_01 ((1 << 2))
#define eCV5546_DISP_OSD2_G191_02 ((2 << 2))
#define eCV5546_DISP_OSD2_G191_03 ((3 << 2))
#define eCV5546_DISP_OSD2_G191_04 ((4 << 2))
#define eCV5546_DISP_OSD2_G191_05 ((5 << 2))
#define eCV5546_DISP_OSD2_G191_06 ((6 << 2))
#define eCV5546_DISP_OSD2_G191_07 ((7 << 2))
#define eCV5546_DISP_OSD2_G191_08 ((8 << 2))
#define eCV5546_DISP_OSD2_G191_09 ((9 << 2))
#define eCV5546_DISP_OSD2_G191_10 ((10 << 2))
#define eCV5546_DISP_OSD2_G191_11 ((11 << 2))
#define eCV5546_DISP_OSD2_G191_12 ((12 << 2))
#define eCV5546_DISP_OSD2_G191_13 ((13 << 2))
#define eCV5546_DISP_OSD2_G191_14 ((14 << 2))
#define eCV5546_DISP_OSD2_G191_15 ((15 << 2))
#define eCV5546_DISP_OSD2_G191_16 ((16 << 2))
#define eCV5546_DISP_OSD2_G191_17 ((17 << 2))
#define eCV5546_DISP_OSD2_G191_18 ((18 << 2))
#define eCV5546_DISP_OSD2_G191_19 ((19 << 2))
#define eCV5546_DISP_OSD2_G191_20 ((20 << 2))
#define eCV5546_DISP_OSD2_G191_21 ((21 << 2))
#define eCV5546_DISP_OSD2_G191_22 ((22 << 2))
#define eCV5546_DISP_OSD2_G191_23 ((23 << 2))
#define eCV5546_DISP_OSD2_G191_24 ((24 << 2))
#define eCV5546_DISP_OSD2_G191_25 ((25 << 2))
#define eCV5546_DISP_OSD2_G191_26 ((26 << 2))
#define eCV5546_DISP_OSD2_G191_27 ((27 << 2))
#define eCV5546_DISP_OSD2_G191_28 ((28 << 2))
#define eCV5546_DISP_OSD2_G191_29 ((29 << 2))
#define eCV5546_DISP_OSD2_G191_30 ((30 << 2))
#define eCV5546_DISP_OSD2_G191_31 ((31 << 2))

#define eCV5546_DISP_OSD3_G192_00 ((0 << 2))
#define eCV5546_DISP_OSD3_G192_01 ((1 << 2))
#define eCV5546_DISP_OSD3_G192_02 ((2 << 2))
#define eCV5546_DISP_OSD3_G192_03 ((3 << 2))
#define eCV5546_DISP_OSD3_G192_04 ((4 << 2))
#define eCV5546_DISP_OSD3_G192_05 ((5 << 2))
#define eCV5546_DISP_OSD3_G192_06 ((6 << 2))
#define eCV5546_DISP_OSD3_G192_07 ((7 << 2))
#define eCV5546_DISP_OSD3_G192_08 ((8 << 2))
#define eCV5546_DISP_OSD3_G192_09 ((9 << 2))
#define eCV5546_DISP_OSD3_G192_10 ((10 << 2))
#define eCV5546_DISP_OSD3_G192_11 ((11 << 2))
#define eCV5546_DISP_OSD3_G192_12 ((12 << 2))
#define eCV5546_DISP_OSD3_G192_13 ((13 << 2))
#define eCV5546_DISP_OSD3_G192_14 ((14 << 2))
#define eCV5546_DISP_OSD3_G192_15 ((15 << 2))
#define eCV5546_DISP_OSD3_G192_16 ((16 << 2))
#define eCV5546_DISP_OSD3_G192_17 ((17 << 2))
#define eCV5546_DISP_OSD3_G192_18 ((18 << 2))
#define eCV5546_DISP_OSD3_G192_19 ((19 << 2))
#define eCV5546_DISP_OSD3_G192_20 ((20 << 2))
#define eCV5546_DISP_OSD3_G192_21 ((21 << 2))
#define eCV5546_DISP_OSD3_G192_22 ((22 << 2))
#define eCV5546_DISP_OSD3_G192_23 ((23 << 2))
#define eCV5546_DISP_OSD3_G192_24 ((24 << 2))
#define eCV5546_DISP_OSD3_G192_25 ((25 << 2))
#define eCV5546_DISP_OSD3_G192_26 ((26 << 2))
#define eCV5546_DISP_OSD3_G192_27 ((27 << 2))
#define eCV5546_DISP_OSD3_G192_28 ((28 << 2))
#define eCV5546_DISP_OSD3_G192_29 ((29 << 2))
#define eCV5546_DISP_OSD3_G192_30 ((30 << 2))
#define eCV5546_DISP_OSD3_G192_31 ((31 << 2))

#define eCV5546_DISP_GPOST0_G193_00 ((0 << 2))
#define eCV5546_DISP_GPOST0_G193_01 ((1 << 2))
#define eCV5546_DISP_GPOST0_G193_02 ((2 << 2))
#define eCV5546_DISP_GPOST0_G193_03 ((3 << 2))
#define eCV5546_DISP_GPOST0_G193_04 ((4 << 2))
#define eCV5546_DISP_GPOST0_G193_05 ((5 << 2))
#define eCV5546_DISP_GPOST0_G193_06 ((6 << 2))
#define eCV5546_DISP_GPOST0_G193_07 ((7 << 2))
#define eCV5546_DISP_GPOST0_G193_08 ((8 << 2))
#define eCV5546_DISP_GPOST0_G193_09 ((9 << 2))
#define eCV5546_DISP_GPOST0_G193_10 ((10 << 2))
#define eCV5546_DISP_GPOST0_G193_11 ((11 << 2))
#define eCV5546_DISP_GPOST0_G193_12 ((12 << 2))
#define eCV5546_DISP_GPOST0_G193_13 ((13 << 2))
#define eCV5546_DISP_GPOST0_G193_14 ((14 << 2))
#define eCV5546_DISP_GPOST0_G193_15 ((15 << 2))
#define eCV5546_DISP_GPOST0_G193_16 ((16 << 2))
#define eCV5546_DISP_GPOST0_G193_17 ((17 << 2))
#define eCV5546_DISP_GPOST0_G193_18 ((18 << 2))
#define eCV5546_DISP_GPOST0_G193_19 ((19 << 2))
#define eCV5546_DISP_GPOST0_G193_20 ((20 << 2))
#define eCV5546_DISP_GPOST0_G193_21 ((21 << 2))
#define eCV5546_DISP_GPOST0_G193_22 ((22 << 2))
#define eCV5546_DISP_GPOST0_G193_23 ((23 << 2))
#define eCV5546_DISP_GPOST0_G193_24 ((24 << 2))
#define eCV5546_DISP_GPOST0_G193_25 ((25 << 2))
#define eCV5546_DISP_GPOST0_G193_26 ((26 << 2))
#define eCV5546_DISP_GPOST0_G193_27 ((27 << 2))
#define eCV5546_DISP_GPOST0_G193_28 ((28 << 2))
#define eCV5546_DISP_GPOST0_G193_29 ((29 << 2))
#define eCV5546_DISP_GPOST0_G193_30 ((30 << 2))
#define eCV5546_DISP_GPOST0_G193_31 ((31 << 2))

#define eCV5546_DISP_GPOST1_G194_00 ((0 << 2))
#define eCV5546_DISP_GPOST1_G194_01 ((1 << 2))
#define eCV5546_DISP_GPOST1_G194_02 ((2 << 2))
#define eCV5546_DISP_GPOST1_G194_03 ((3 << 2))
#define eCV5546_DISP_GPOST1_G194_04 ((4 << 2))
#define eCV5546_DISP_GPOST1_G194_05 ((5 << 2))
#define eCV5546_DISP_GPOST1_G194_06 ((6 << 2))
#define eCV5546_DISP_GPOST1_G194_07 ((7 << 2))
#define eCV5546_DISP_GPOST1_G194_08 ((8 << 2))
#define eCV5546_DISP_GPOST1_G194_09 ((9 << 2))
#define eCV5546_DISP_GPOST1_G194_10 ((10 << 2))
#define eCV5546_DISP_GPOST1_G194_11 ((11 << 2))
#define eCV5546_DISP_GPOST1_G194_12 ((12 << 2))
#define eCV5546_DISP_GPOST1_G194_13 ((13 << 2))
#define eCV5546_DISP_GPOST1_G194_14 ((14 << 2))
#define eCV5546_DISP_GPOST1_G194_15 ((15 << 2))
#define eCV5546_DISP_GPOST1_G194_16 ((16 << 2))
#define eCV5546_DISP_GPOST1_G194_17 ((17 << 2))
#define eCV5546_DISP_GPOST1_G194_18 ((18 << 2))
#define eCV5546_DISP_GPOST1_G194_19 ((19 << 2))
#define eCV5546_DISP_GPOST1_G194_20 ((20 << 2))
#define eCV5546_DISP_GPOST1_G194_21 ((21 << 2))
#define eCV5546_DISP_GPOST1_G194_22 ((22 << 2))
#define eCV5546_DISP_GPOST1_G194_23 ((23 << 2))
#define eCV5546_DISP_GPOST1_G194_24 ((24 << 2))
#define eCV5546_DISP_GPOST1_G194_25 ((25 << 2))
#define eCV5546_DISP_GPOST1_G194_26 ((26 << 2))
#define eCV5546_DISP_GPOST1_G194_27 ((27 << 2))
#define eCV5546_DISP_GPOST1_G194_28 ((28 << 2))
#define eCV5546_DISP_GPOST1_G194_29 ((29 << 2))
#define eCV5546_DISP_GPOST1_G194_30 ((30 << 2))
#define eCV5546_DISP_GPOST1_G194_31 ((31 << 2))

#define eCV5546_DISP_GPOST2_G195_00 ((0 << 2))
#define eCV5546_DISP_GPOST2_G195_01 ((1 << 2))
#define eCV5546_DISP_GPOST2_G195_02 ((2 << 2))
#define eCV5546_DISP_GPOST2_G195_03 ((3 << 2))
#define eCV5546_DISP_GPOST2_G195_04 ((4 << 2))
#define eCV5546_DISP_GPOST2_G195_05 ((5 << 2))
#define eCV5546_DISP_GPOST2_G195_06 ((6 << 2))
#define eCV5546_DISP_GPOST2_G195_07 ((7 << 2))
#define eCV5546_DISP_GPOST2_G195_08 ((8 << 2))
#define eCV5546_DISP_GPOST2_G195_09 ((9 << 2))
#define eCV5546_DISP_GPOST2_G195_10 ((10 << 2))
#define eCV5546_DISP_GPOST2_G195_11 ((11 << 2))
#define eCV5546_DISP_GPOST2_G195_12 ((12 << 2))
#define eCV5546_DISP_GPOST2_G195_13 ((13 << 2))
#define eCV5546_DISP_GPOST2_G195_14 ((14 << 2))
#define eCV5546_DISP_GPOST2_G195_15 ((15 << 2))
#define eCV5546_DISP_GPOST2_G195_16 ((16 << 2))
#define eCV5546_DISP_GPOST2_G195_17 ((17 << 2))
#define eCV5546_DISP_GPOST2_G195_18 ((18 << 2))
#define eCV5546_DISP_GPOST2_G195_19 ((19 << 2))
#define eCV5546_DISP_GPOST2_G195_20 ((20 << 2))
#define eCV5546_DISP_GPOST2_G195_21 ((21 << 2))
#define eCV5546_DISP_GPOST2_G195_22 ((22 << 2))
#define eCV5546_DISP_GPOST2_G195_23 ((23 << 2))
#define eCV5546_DISP_GPOST2_G195_24 ((24 << 2))
#define eCV5546_DISP_GPOST2_G195_25 ((25 << 2))
#define eCV5546_DISP_GPOST2_G195_26 ((26 << 2))
#define eCV5546_DISP_GPOST2_G195_27 ((27 << 2))
#define eCV5546_DISP_GPOST2_G195_28 ((28 << 2))
#define eCV5546_DISP_GPOST2_G195_29 ((29 << 2))
#define eCV5546_DISP_GPOST2_G195_30 ((30 << 2))
#define eCV5546_DISP_GPOST2_G195_31 ((31 << 2))

#define eCV5546_DISP_GPOST3_G196_00 ((0 << 2))
#define eCV5546_DISP_GPOST3_G196_01 ((1 << 2))
#define eCV5546_DISP_GPOST3_G196_02 ((2 << 2))
#define eCV5546_DISP_GPOST3_G196_03 ((3 << 2))
#define eCV5546_DISP_GPOST3_G196_04 ((4 << 2))
#define eCV5546_DISP_GPOST3_G196_05 ((5 << 2))
#define eCV5546_DISP_GPOST3_G196_06 ((6 << 2))
#define eCV5546_DISP_GPOST3_G196_07 ((7 << 2))
#define eCV5546_DISP_GPOST3_G196_08 ((8 << 2))
#define eCV5546_DISP_GPOST3_G196_09 ((9 << 2))
#define eCV5546_DISP_GPOST3_G196_10 ((10 << 2))
#define eCV5546_DISP_GPOST3_G196_11 ((11 << 2))
#define eCV5546_DISP_GPOST3_G196_12 ((12 << 2))
#define eCV5546_DISP_GPOST3_G196_13 ((13 << 2))
#define eCV5546_DISP_GPOST3_G196_14 ((14 << 2))
#define eCV5546_DISP_GPOST3_G196_15 ((15 << 2))
#define eCV5546_DISP_GPOST3_G196_16 ((16 << 2))
#define eCV5546_DISP_GPOST3_G196_17 ((17 << 2))
#define eCV5546_DISP_GPOST3_G196_18 ((18 << 2))
#define eCV5546_DISP_GPOST3_G196_19 ((19 << 2))
#define eCV5546_DISP_GPOST3_G196_20 ((20 << 2))
#define eCV5546_DISP_GPOST3_G196_21 ((21 << 2))
#define eCV5546_DISP_GPOST3_G196_22 ((22 << 2))
#define eCV5546_DISP_GPOST3_G196_23 ((23 << 2))
#define eCV5546_DISP_GPOST3_G196_24 ((24 << 2))
#define eCV5546_DISP_GPOST3_G196_25 ((25 << 2))
#define eCV5546_DISP_GPOST3_G196_26 ((26 << 2))
#define eCV5546_DISP_GPOST3_G196_27 ((27 << 2))
#define eCV5546_DISP_GPOST3_G196_28 ((28 << 2))
#define eCV5546_DISP_GPOST3_G196_29 ((29 << 2))
#define eCV5546_DISP_GPOST3_G196_30 ((30 << 2))
#define eCV5546_DISP_GPOST3_G196_31 ((31 << 2))

#define eCV5546_DISP_TGEN_G197_00 ((0 << 2))
#define eCV5546_DISP_TGEN_G197_01 ((1 << 2))
#define eCV5546_DISP_TGEN_G197_02 ((2 << 2))
#define eCV5546_DISP_TGEN_G197_03 ((3 << 2))
#define eCV5546_DISP_TGEN_G197_04 ((4 << 2))
#define eCV5546_DISP_TGEN_G197_05 ((5 << 2))
#define eCV5546_DISP_TGEN_G197_06 ((6 << 2))
#define eCV5546_DISP_TGEN_G197_07 ((7 << 2))
#define eCV5546_DISP_TGEN_G197_08 ((8 << 2))
#define eCV5546_DISP_TGEN_G197_09 ((9 << 2))
#define eCV5546_DISP_TGEN_G197_10 ((10 << 2))
#define eCV5546_DISP_TGEN_G197_11 ((11 << 2))
#define eCV5546_DISP_TGEN_G197_12 ((12 << 2))
#define eCV5546_DISP_TGEN_G197_13 ((13 << 2))
#define eCV5546_DISP_TGEN_G197_14 ((14 << 2))
#define eCV5546_DISP_TGEN_G197_15 ((15 << 2))
#define eCV5546_DISP_TGEN_G197_16 ((16 << 2))
#define eCV5546_DISP_TGEN_G197_17 ((17 << 2))
#define eCV5546_DISP_TGEN_G197_18 ((18 << 2))
#define eCV5546_DISP_TGEN_G197_19 ((19 << 2))
#define eCV5546_DISP_TGEN_G197_20 ((20 << 2))
#define eCV5546_DISP_TGEN_G197_21 ((21 << 2))
#define eCV5546_DISP_TGEN_G197_22 ((22 << 2))
#define eCV5546_DISP_TGEN_G197_23 ((23 << 2))
#define eCV5546_DISP_TGEN_G197_24 ((24 << 2))
#define eCV5546_DISP_TGEN_G197_25 ((25 << 2))
#define eCV5546_DISP_TGEN_G197_26 ((26 << 2))
#define eCV5546_DISP_TGEN_G197_27 ((27 << 2))
#define eCV5546_DISP_TGEN_G197_28 ((28 << 2))
#define eCV5546_DISP_TGEN_G197_29 ((29 << 2))
#define eCV5546_DISP_TGEN_G197_30 ((30 << 2))
#define eCV5546_DISP_TGEN_G197_31 ((31 << 2))

#define eCV5546_DISP_DMIX0_G198_00 ((0 << 2))
#define eCV5546_DISP_DMIX0_G198_01 ((1 << 2))
#define eCV5546_DISP_DMIX0_G198_02 ((2 << 2))
#define eCV5546_DISP_DMIX0_G198_03 ((3 << 2))
#define eCV5546_DISP_DMIX0_G198_04 ((4 << 2))
#define eCV5546_DISP_DMIX0_G198_05 ((5 << 2))
#define eCV5546_DISP_DMIX0_G198_06 ((6 << 2))
#define eCV5546_DISP_DMIX0_G198_07 ((7 << 2))
#define eCV5546_DISP_DMIX0_G198_08 ((8 << 2))
#define eCV5546_DISP_DMIX0_G198_09 ((9 << 2))
#define eCV5546_DISP_DMIX0_G198_10 ((10 << 2))
#define eCV5546_DISP_DMIX0_G198_11 ((11 << 2))
#define eCV5546_DISP_DMIX0_G198_12 ((12 << 2))
#define eCV5546_DISP_DMIX0_G198_13 ((13 << 2))
#define eCV5546_DISP_DMIX0_G198_14 ((14 << 2))
#define eCV5546_DISP_DMIX0_G198_15 ((15 << 2))
#define eCV5546_DISP_DMIX0_G198_16 ((16 << 2))
#define eCV5546_DISP_DMIX0_G198_17 ((17 << 2))
#define eCV5546_DISP_DMIX0_G198_18 ((18 << 2))
#define eCV5546_DISP_DMIX0_G198_19 ((19 << 2))
#define eCV5546_DISP_DMIX0_G198_20 ((20 << 2))
#define eCV5546_DISP_DMIX0_G198_21 ((21 << 2))
#define eCV5546_DISP_DMIX0_G198_22 ((22 << 2))
#define eCV5546_DISP_DMIX0_G198_23 ((23 << 2))
#define eCV5546_DISP_DMIX0_G198_24 ((24 << 2))
#define eCV5546_DISP_DMIX0_G198_25 ((25 << 2))
#define eCV5546_DISP_DMIX0_G198_26 ((26 << 2))
#define eCV5546_DISP_DMIX0_G198_27 ((27 << 2))
#define eCV5546_DISP_DMIX0_G198_28 ((28 << 2))
#define eCV5546_DISP_DMIX0_G198_29 ((29 << 2))
#define eCV5546_DISP_DMIX0_G198_30 ((30 << 2))
#define eCV5546_DISP_DMIX0_G198_31 ((31 << 2))

#define eCV5546_DISP_TCON_G199_00 ((0 << 2))
#define eCV5546_DISP_TCON_G199_01 ((1 << 2))
#define eCV5546_DISP_TCON_G199_02 ((2 << 2))
#define eCV5546_DISP_TCON_G199_03 ((3 << 2))
#define eCV5546_DISP_TCON_G199_04 ((4 << 2))
#define eCV5546_DISP_TCON_G199_05 ((5 << 2))
#define eCV5546_DISP_TCON_G199_06 ((6 << 2))
#define eCV5546_DISP_TCON_G199_07 ((7 << 2))
#define eCV5546_DISP_TCON_G199_08 ((8 << 2))
#define eCV5546_DISP_TCON_G199_09 ((9 << 2))
#define eCV5546_DISP_TCON_G199_10 ((10 << 2))
#define eCV5546_DISP_TCON_G199_11 ((11 << 2))
#define eCV5546_DISP_TCON_G199_12 ((12 << 2))
#define eCV5546_DISP_TCON_G199_13 ((13 << 2))
#define eCV5546_DISP_TCON_G199_14 ((14 << 2))
#define eCV5546_DISP_TCON_G199_15 ((15 << 2))
#define eCV5546_DISP_TCON_G199_16 ((16 << 2))
#define eCV5546_DISP_TCON_G199_17 ((17 << 2))
#define eCV5546_DISP_TCON_G199_18 ((18 << 2))
#define eCV5546_DISP_TCON_G199_19 ((19 << 2))
#define eCV5546_DISP_TCON_G199_20 ((20 << 2))
#define eCV5546_DISP_TCON_G199_21 ((21 << 2))
#define eCV5546_DISP_TCON_G199_22 ((22 << 2))
#define eCV5546_DISP_TCON_G199_23 ((23 << 2))
#define eCV5546_DISP_TCON_G199_24 ((24 << 2))
#define eCV5546_DISP_TCON_G199_25 ((25 << 2))
#define eCV5546_DISP_TCON_G199_26 ((26 << 2))
#define eCV5546_DISP_TCON_G199_27 ((27 << 2))
#define eCV5546_DISP_TCON_G199_28 ((28 << 2))
#define eCV5546_DISP_TCON_G199_29 ((29 << 2))
#define eCV5546_DISP_TCON_G199_30 ((30 << 2))
#define eCV5546_DISP_TCON_G199_31 ((31 << 2))

#define eCV5546_DISP_TCON_G200_00 ((0 << 2))
#define eCV5546_DISP_TCON_G200_01 ((1 << 2))
#define eCV5546_DISP_TCON_G200_02 ((2 << 2))
#define eCV5546_DISP_TCON_G200_03 ((3 << 2))
#define eCV5546_DISP_TCON_G200_04 ((4 << 2))
#define eCV5546_DISP_TCON_G200_05 ((5 << 2))
#define eCV5546_DISP_TCON_G200_06 ((6 << 2))
#define eCV5546_DISP_TCON_G200_07 ((7 << 2))
#define eCV5546_DISP_TCON_G200_08 ((8 << 2))
#define eCV5546_DISP_TCON_G200_09 ((9 << 2))
#define eCV5546_DISP_TCON_G200_10 ((10 << 2))
#define eCV5546_DISP_TCON_G200_11 ((11 << 2))
#define eCV5546_DISP_TCON_G200_12 ((12 << 2))
#define eCV5546_DISP_TCON_G200_13 ((13 << 2))
#define eCV5546_DISP_TCON_G200_14 ((14 << 2))
#define eCV5546_DISP_TCON_G200_15 ((15 << 2))
#define eCV5546_DISP_TCON_G200_16 ((16 << 2))
#define eCV5546_DISP_TCON_G200_17 ((17 << 2))
#define eCV5546_DISP_TCON_G200_18 ((18 << 2))
#define eCV5546_DISP_TCON_G200_19 ((19 << 2))
#define eCV5546_DISP_TCON_G200_20 ((20 << 2))
#define eCV5546_DISP_TCON_G200_21 ((21 << 2))
#define eCV5546_DISP_TCON_G200_22 ((22 << 2))
#define eCV5546_DISP_TCON_G200_23 ((23 << 2))
#define eCV5546_DISP_TCON_G200_24 ((24 << 2))
#define eCV5546_DISP_TCON_G200_25 ((25 << 2))
#define eCV5546_DISP_TCON_G200_26 ((26 << 2))
#define eCV5546_DISP_TCON_G200_27 ((27 << 2))
#define eCV5546_DISP_TCON_G200_28 ((28 << 2))
#define eCV5546_DISP_TCON_G200_29 ((29 << 2))
#define eCV5546_DISP_TCON_G200_30 ((30 << 2))
#define eCV5546_DISP_TCON_G200_31 ((31 << 2))

#define eCV5546_DISP_TCON_G201_00 ((0 << 2))
#define eCV5546_DISP_TCON_G201_01 ((1 << 2))
#define eCV5546_DISP_TCON_G201_02 ((2 << 2))
#define eCV5546_DISP_TCON_G201_03 ((3 << 2))
#define eCV5546_DISP_TCON_G201_04 ((4 << 2))
#define eCV5546_DISP_TCON_G201_05 ((5 << 2))
#define eCV5546_DISP_TCON_G201_06 ((6 << 2))
#define eCV5546_DISP_TCON_G201_07 ((7 << 2))
#define eCV5546_DISP_TCON_G201_08 ((8 << 2))
#define eCV5546_DISP_TCON_G201_09 ((9 << 2))
#define eCV5546_DISP_TCON_G201_10 ((10 << 2))
#define eCV5546_DISP_TCON_G201_11 ((11 << 2))
#define eCV5546_DISP_TCON_G201_12 ((12 << 2))
#define eCV5546_DISP_TCON_G201_13 ((13 << 2))
#define eCV5546_DISP_TCON_G201_14 ((14 << 2))
#define eCV5546_DISP_TCON_G201_15 ((15 << 2))
#define eCV5546_DISP_TCON_G201_16 ((16 << 2))
#define eCV5546_DISP_TCON_G201_17 ((17 << 2))
#define eCV5546_DISP_TCON_G201_18 ((18 << 2))
#define eCV5546_DISP_TCON_G201_19 ((19 << 2))
#define eCV5546_DISP_TCON_G201_20 ((20 << 2))
#define eCV5546_DISP_TCON_G201_21 ((21 << 2))
#define eCV5546_DISP_TCON_G201_22 ((22 << 2))
#define eCV5546_DISP_TCON_G201_23 ((23 << 2))
#define eCV5546_DISP_TCON_G201_24 ((24 << 2))
#define eCV5546_DISP_TCON_G201_25 ((25 << 2))
#define eCV5546_DISP_TCON_G201_26 ((26 << 2))
#define eCV5546_DISP_TCON_G201_27 ((27 << 2))
#define eCV5546_DISP_TCON_G201_28 ((28 << 2))
#define eCV5546_DISP_TCON_G201_29 ((29 << 2))
#define eCV5546_DISP_TCON_G201_30 ((30 << 2))
#define eCV5546_DISP_TCON_G201_31 ((31 << 2))

#define eCV5546_DISP_TCON_G202_00 ((0 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_01 ((1 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_02 ((2 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_03 ((3 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_04 ((4 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_05 ((5 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_06 ((6 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_07 ((7 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_08 ((8 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_09 ((9 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_10 ((10 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_11 ((11 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_12 ((12 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_13 ((13 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_14 ((14 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_15 ((15 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_16 ((16 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_17 ((17 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_18 ((18 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_19 ((19 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_20 ((20 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_21 ((21 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_22 ((22 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_23 ((23 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_24 ((24 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_25 ((25 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_26 ((26 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_27 ((27 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_28 ((28 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_29 ((29 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_30 ((30 << 2)) /* reserved */
#define eCV5546_DISP_TCON_G202_31 ((31 << 2)) /* reserved */

#define eCV5546_DISP_TCON_G203_00 ((0 << 2))
#define eCV5546_DISP_TCON_G203_01 ((1 << 2))
#define eCV5546_DISP_TCON_G203_02 ((2 << 2))
#define eCV5546_DISP_TCON_G203_03 ((3 << 2))
#define eCV5546_DISP_TCON_G203_04 ((4 << 2))
#define eCV5546_DISP_TCON_G203_05 ((5 << 2))
#define eCV5546_DISP_TCON_G203_06 ((6 << 2))
#define eCV5546_DISP_TCON_G203_07 ((7 << 2))
#define eCV5546_DISP_TCON_G203_08 ((8 << 2))
#define eCV5546_DISP_TCON_G203_09 ((9 << 2))
#define eCV5546_DISP_TCON_G203_10 ((10 << 2))
#define eCV5546_DISP_TCON_G203_11 ((11 << 2))
#define eCV5546_DISP_TCON_G203_12 ((12 << 2))
#define eCV5546_DISP_TCON_G203_13 ((13 << 2))
#define eCV5546_DISP_TCON_G203_14 ((14 << 2))
#define eCV5546_DISP_TCON_G203_15 ((15 << 2))
#define eCV5546_DISP_TCON_G203_16 ((16 << 2))
#define eCV5546_DISP_TCON_G203_17 ((17 << 2))
#define eCV5546_DISP_TCON_G203_18 ((18 << 2))
#define eCV5546_DISP_TCON_G203_19 ((19 << 2))
#define eCV5546_DISP_TCON_G203_20 ((20 << 2))
#define eCV5546_DISP_TCON_G203_21 ((21 << 2))
#define eCV5546_DISP_TCON_G203_22 ((22 << 2))
#define eCV5546_DISP_TCON_G203_23 ((23 << 2))
#define eCV5546_DISP_TCON_G203_24 ((24 << 2))
#define eCV5546_DISP_TCON_G203_25 ((25 << 2))
#define eCV5546_DISP_TCON_G203_26 ((26 << 2))
#define eCV5546_DISP_TCON_G203_27 ((27 << 2))
#define eCV5546_DISP_TCON_G203_28 ((28 << 2))
#define eCV5546_DISP_TCON_G203_29 ((29 << 2))
#define eCV5546_DISP_TCON_G203_30 ((30 << 2))
#define eCV5546_DISP_TCON_G203_31 ((31 << 2))

#define eCV5546_DISP_MIPITX_G0_G204_00 ((0 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_01 ((1 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_02 ((2 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_03 ((3 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_04 ((4 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_05 ((5 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_06 ((6 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_07 ((7 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_08 ((8 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_09 ((9 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_10 ((10 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_11 ((11 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_12 ((12 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_13 ((13 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_14 ((14 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_15 ((15 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_16 ((16 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_17 ((17 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_18 ((18 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_19 ((19 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_20 ((20 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_21 ((21 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_22 ((22 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_23 ((23 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_24 ((24 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_25 ((25 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_26 ((26 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_27 ((27 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_28 ((28 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_29 ((29 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_30 ((30 << 2))
#define eCV5546_DISP_MIPITX_G0_G204_31 ((31 << 2))

#define eCV5546_DISP_MIPITX_G1_G205_00 ((0 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_01 ((1 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_02 ((2 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_03 ((3 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_04 ((4 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_05 ((5 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_06 ((6 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_07 ((7 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_08 ((8 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_09 ((9 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_10 ((10 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_11 ((11 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_12 ((12 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_13 ((13 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_14 ((14 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_15 ((15 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_16 ((16 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_17 ((17 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_18 ((18 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_19 ((19 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_20 ((20 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_21 ((21 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_22 ((22 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_23 ((23 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_24 ((24 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_25 ((25 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_26 ((26 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_27 ((27 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_28 ((28 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_29 ((29 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_30 ((30 << 2))
#define eCV5546_DISP_MIPITX_G1_G205_31 ((31 << 2))

#define eCV5546_DISP_MIPITX_AO_MOON3_00 ((0 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_01 ((1 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_02 ((2 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_03 ((3 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_04 ((4 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_05 ((5 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_06 ((6 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_07 ((7 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_08 ((8 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_09 ((9 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_10 ((10 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_11 ((11 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_12 ((12 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_13 ((13 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_14 ((14 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_15 ((15 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_16 ((16 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_17 ((17 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_18 ((18 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_19 ((19 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_20 ((20 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_21 ((21 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_22 ((22 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_23 ((23 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_24 ((24 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_25 ((25 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_26 ((26 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_27 ((27 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_28 ((28 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_29 ((29 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_30 ((30 << 2))
#define eCV5546_DISP_MIPITX_AO_MOON3_31 ((31 << 2))

#endif /* __eCV5546_DRM_REGS_H__ */
