# Spartan6---DSP48A1
My work focused on implementing the DSP48A1 block using verilog HDL. 
it consist of the desgin and testbench to be checked in qustasim by simulating the testbench to check the desgin functionality. The design was subsequently synthesized and deployed using Xilinx Vivado, ensuring timing closure and hardware compatibility.

This project highlights my expertise in FPGA-based digital signal processing and my capability to transform complex hardware concepts into fully functional designs through systematic simulation, verification, and implementation. Completing this design demonstrates my strong skills in high-performance FPGA development and paves the way for advanced applications in real-time, compute-heavy DSP environments. Taking the design from initial architecture to a reliable, deployable solution has been both a technically enriching and professionally rewarding experience



 <img width="502" height="693" alt="image" src="https://github.com/user-attachments/assets/60e8d0c4-2a24-404a-93d5-bc18fd514d65" />



   <img width="662" height="411" alt="image" src="https://github.com/user-attachments/assets/476c4d1b-ac11-4a24-85dd-dd92ce5f04f5" />
