// Seed: 903660463
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input id_5
);
  always @(1'd0 or posedge id_2) id_4 <= 1;
endmodule
