
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//grn_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015f0 <.init>:
  4015f0:	stp	x29, x30, [sp, #-16]!
  4015f4:	mov	x29, sp
  4015f8:	bl	401a50 <printf@plt+0x60>
  4015fc:	ldp	x29, x30, [sp], #16
  401600:	ret

Disassembly of section .plt:

0000000000401610 <_Znam@plt-0x20>:
  401610:	stp	x16, x30, [sp, #-16]!
  401614:	adrp	x16, 424000 <_ZdlPvm@@Base+0x15cd0>
  401618:	ldr	x17, [x16, #4088]
  40161c:	add	x16, x16, #0xff8
  401620:	br	x17
  401624:	nop
  401628:	nop
  40162c:	nop

0000000000401630 <_Znam@plt>:
  401630:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16]
  401638:	add	x16, x16, #0x0
  40163c:	br	x17

0000000000401640 <fputs@plt>:
  401640:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #8]
  401648:	add	x16, x16, #0x8
  40164c:	br	x17

0000000000401650 <frexp@plt>:
  401650:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401654:	ldr	x17, [x16, #16]
  401658:	add	x16, x16, #0x10
  40165c:	br	x17

0000000000401660 <memcpy@plt>:
  401660:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16, #24]
  401668:	add	x16, x16, #0x18
  40166c:	br	x17

0000000000401670 <hypot@plt>:
  401670:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #32]
  401678:	add	x16, x16, #0x20
  40167c:	br	x17

0000000000401680 <puts@plt>:
  401680:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16, #40]
  401688:	add	x16, x16, #0x28
  40168c:	br	x17

0000000000401690 <tolower@plt>:
  401690:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #48]
  401698:	add	x16, x16, #0x30
  40169c:	br	x17

00000000004016a0 <isalnum@plt>:
  4016a0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16, #56]
  4016a8:	add	x16, x16, #0x38
  4016ac:	br	x17

00000000004016b0 <strlen@plt>:
  4016b0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #64]
  4016b8:	add	x16, x16, #0x40
  4016bc:	br	x17

00000000004016c0 <fprintf@plt>:
  4016c0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #72]
  4016c8:	add	x16, x16, #0x48
  4016cc:	br	x17

00000000004016d0 <putc@plt>:
  4016d0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #80]
  4016d8:	add	x16, x16, #0x50
  4016dc:	br	x17

00000000004016e0 <islower@plt>:
  4016e0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #88]
  4016e8:	add	x16, x16, #0x58
  4016ec:	br	x17

00000000004016f0 <fclose@plt>:
  4016f0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #96]
  4016f8:	add	x16, x16, #0x60
  4016fc:	br	x17

0000000000401700 <isspace@plt>:
  401700:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #104]
  401708:	add	x16, x16, #0x68
  40170c:	br	x17

0000000000401710 <strtol@plt>:
  401710:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #112]
  401718:	add	x16, x16, #0x70
  40171c:	br	x17

0000000000401720 <free@plt>:
  401720:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #120]
  401728:	add	x16, x16, #0x78
  40172c:	br	x17

0000000000401730 <strchr@plt>:
  401730:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #128]
  401738:	add	x16, x16, #0x80
  40173c:	br	x17

0000000000401740 <__isoc99_fscanf@plt>:
  401740:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #136]
  401748:	add	x16, x16, #0x88
  40174c:	br	x17

0000000000401750 <realloc@plt>:
  401750:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #144]
  401758:	add	x16, x16, #0x90
  40175c:	br	x17

0000000000401760 <_exit@plt>:
  401760:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #152]
  401768:	add	x16, x16, #0x98
  40176c:	br	x17

0000000000401770 <strcpy@plt>:
  401770:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #160]
  401778:	add	x16, x16, #0xa0
  40177c:	br	x17

0000000000401780 <strtok@plt>:
  401780:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #168]
  401788:	add	x16, x16, #0xa8
  40178c:	br	x17

0000000000401790 <sprintf@plt>:
  401790:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #176]
  401798:	add	x16, x16, #0xb0
  40179c:	br	x17

00000000004017a0 <isxdigit@plt>:
  4017a0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4017a4:	ldr	x17, [x16, #184]
  4017a8:	add	x16, x16, #0xb8
  4017ac:	br	x17

00000000004017b0 <putchar@plt>:
  4017b0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4017b4:	ldr	x17, [x16, #192]
  4017b8:	add	x16, x16, #0xc0
  4017bc:	br	x17

00000000004017c0 <atof@plt>:
  4017c0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4017c4:	ldr	x17, [x16, #200]
  4017c8:	add	x16, x16, #0xc8
  4017cc:	br	x17

00000000004017d0 <atoi@plt>:
  4017d0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4017d4:	ldr	x17, [x16, #208]
  4017d8:	add	x16, x16, #0xd0
  4017dc:	br	x17

00000000004017e0 <__libc_start_main@plt>:
  4017e0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4017e4:	ldr	x17, [x16, #216]
  4017e8:	add	x16, x16, #0xd8
  4017ec:	br	x17

00000000004017f0 <isgraph@plt>:
  4017f0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4017f4:	ldr	x17, [x16, #224]
  4017f8:	add	x16, x16, #0xe0
  4017fc:	br	x17

0000000000401800 <setlocale@plt>:
  401800:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401804:	ldr	x17, [x16, #232]
  401808:	add	x16, x16, #0xe8
  40180c:	br	x17

0000000000401810 <getc@plt>:
  401810:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401814:	ldr	x17, [x16, #240]
  401818:	add	x16, x16, #0xf0
  40181c:	br	x17

0000000000401820 <isprint@plt>:
  401820:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401824:	ldr	x17, [x16, #248]
  401828:	add	x16, x16, #0xf8
  40182c:	br	x17

0000000000401830 <isupper@plt>:
  401830:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16, #256]
  401838:	add	x16, x16, #0x100
  40183c:	br	x17

0000000000401840 <fputc@plt>:
  401840:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #264]
  401848:	add	x16, x16, #0x108
  40184c:	br	x17

0000000000401850 <__isoc99_sscanf@plt>:
  401850:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #272]
  401858:	add	x16, x16, #0x110
  40185c:	br	x17

0000000000401860 <__cxa_atexit@plt>:
  401860:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #280]
  401868:	add	x16, x16, #0x118
  40186c:	br	x17

0000000000401870 <fflush@plt>:
  401870:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #288]
  401878:	add	x16, x16, #0x120
  40187c:	br	x17

0000000000401880 <isalpha@plt>:
  401880:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #296]
  401888:	add	x16, x16, #0x128
  40188c:	br	x17

0000000000401890 <_ZdaPv@plt>:
  401890:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #304]
  401898:	add	x16, x16, #0x130
  40189c:	br	x17

00000000004018a0 <__errno_location@plt>:
  4018a0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #312]
  4018a8:	add	x16, x16, #0x138
  4018ac:	br	x17

00000000004018b0 <wcwidth@plt>:
  4018b0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #320]
  4018b8:	add	x16, x16, #0x140
  4018bc:	br	x17

00000000004018c0 <fopen@plt>:
  4018c0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #328]
  4018c8:	add	x16, x16, #0x148
  4018cc:	br	x17

00000000004018d0 <__cxa_throw_bad_array_new_length@plt>:
  4018d0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #336]
  4018d8:	add	x16, x16, #0x150
  4018dc:	br	x17

00000000004018e0 <strcmp@plt>:
  4018e0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #344]
  4018e8:	add	x16, x16, #0x158
  4018ec:	br	x17

00000000004018f0 <fgets@plt>:
  4018f0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #352]
  4018f8:	add	x16, x16, #0x160
  4018fc:	br	x17

0000000000401900 <write@plt>:
  401900:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #360]
  401908:	add	x16, x16, #0x168
  40190c:	br	x17

0000000000401910 <malloc@plt>:
  401910:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #368]
  401918:	add	x16, x16, #0x170
  40191c:	br	x17

0000000000401920 <ispunct@plt>:
  401920:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #376]
  401928:	add	x16, x16, #0x178
  40192c:	br	x17

0000000000401930 <iscntrl@plt>:
  401930:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #384]
  401938:	add	x16, x16, #0x180
  40193c:	br	x17

0000000000401940 <abort@plt>:
  401940:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #392]
  401948:	add	x16, x16, #0x188
  40194c:	br	x17

0000000000401950 <getenv@plt>:
  401950:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #400]
  401958:	add	x16, x16, #0x190
  40195c:	br	x17

0000000000401960 <strcasecmp@plt>:
  401960:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #408]
  401968:	add	x16, x16, #0x198
  40196c:	br	x17

0000000000401970 <__gxx_personality_v0@plt>:
  401970:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #416]
  401978:	add	x16, x16, #0x1a0
  40197c:	br	x17

0000000000401980 <tan@plt>:
  401980:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #424]
  401988:	add	x16, x16, #0x1a8
  40198c:	br	x17

0000000000401990 <exit@plt>:
  401990:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #432]
  401998:	add	x16, x16, #0x1b0
  40199c:	br	x17

00000000004019a0 <pow@plt>:
  4019a0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #440]
  4019a8:	add	x16, x16, #0x1b8
  4019ac:	br	x17

00000000004019b0 <fwrite@plt>:
  4019b0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #448]
  4019b8:	add	x16, x16, #0x1c0
  4019bc:	br	x17

00000000004019c0 <_Unwind_Resume@plt>:
  4019c0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #456]
  4019c8:	add	x16, x16, #0x1c8
  4019cc:	br	x17

00000000004019d0 <__gmon_start__@plt>:
  4019d0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #464]
  4019d8:	add	x16, x16, #0x1d0
  4019dc:	br	x17

00000000004019e0 <strcat@plt>:
  4019e0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #472]
  4019e8:	add	x16, x16, #0x1d8
  4019ec:	br	x17

00000000004019f0 <printf@plt>:
  4019f0:	adrp	x16, 425000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #480]
  4019f8:	add	x16, x16, #0x1e0
  4019fc:	br	x17

Disassembly of section .text:

0000000000401a00 <_Znwm@@Base-0xc874>:
  401a00:	mov	x29, #0x0                   	// #0
  401a04:	mov	x30, #0x0                   	// #0
  401a08:	mov	x5, x0
  401a0c:	ldr	x1, [sp]
  401a10:	add	x2, sp, #0x8
  401a14:	mov	x6, sp
  401a18:	movz	x0, #0x0, lsl #48
  401a1c:	movk	x0, #0x0, lsl #32
  401a20:	movk	x0, #0x40, lsl #16
  401a24:	movk	x0, #0x4e0c
  401a28:	movz	x3, #0x0, lsl #48
  401a2c:	movk	x3, #0x0, lsl #32
  401a30:	movk	x3, #0x40, lsl #16
  401a34:	movk	x3, #0xfbc0
  401a38:	movz	x4, #0x0, lsl #48
  401a3c:	movk	x4, #0x0, lsl #32
  401a40:	movk	x4, #0x40, lsl #16
  401a44:	movk	x4, #0xfc40
  401a48:	bl	4017e0 <__libc_start_main@plt>
  401a4c:	bl	401940 <abort@plt>
  401a50:	adrp	x0, 424000 <_ZdlPvm@@Base+0x15cd0>
  401a54:	ldr	x0, [x0, #4064]
  401a58:	cbz	x0, 401a60 <printf@plt+0x70>
  401a5c:	b	4019d0 <__gmon_start__@plt>
  401a60:	ret
  401a64:	stp	x29, x30, [sp, #-32]!
  401a68:	mov	x29, sp
  401a6c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401a70:	add	x0, x0, #0x8
  401a74:	str	x0, [sp, #24]
  401a78:	ldr	x0, [sp, #24]
  401a7c:	str	x0, [sp, #24]
  401a80:	ldr	x1, [sp, #24]
  401a84:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401a88:	add	x0, x0, #0x8
  401a8c:	cmp	x1, x0
  401a90:	b.eq	401acc <printf@plt+0xdc>  // b.none
  401a94:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  401a98:	add	x0, x0, #0xc60
  401a9c:	ldr	x0, [x0]
  401aa0:	str	x0, [sp, #16]
  401aa4:	ldr	x0, [sp, #16]
  401aa8:	str	x0, [sp, #16]
  401aac:	ldr	x0, [sp, #16]
  401ab0:	cmp	x0, #0x0
  401ab4:	b.eq	401ad0 <printf@plt+0xe0>  // b.none
  401ab8:	ldr	x1, [sp, #16]
  401abc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401ac0:	add	x0, x0, #0x8
  401ac4:	blr	x1
  401ac8:	b	401ad0 <printf@plt+0xe0>
  401acc:	nop
  401ad0:	ldp	x29, x30, [sp], #32
  401ad4:	ret
  401ad8:	stp	x29, x30, [sp, #-48]!
  401adc:	mov	x29, sp
  401ae0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401ae4:	add	x0, x0, #0x8
  401ae8:	str	x0, [sp, #40]
  401aec:	ldr	x0, [sp, #40]
  401af0:	str	x0, [sp, #40]
  401af4:	ldr	x1, [sp, #40]
  401af8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401afc:	add	x0, x0, #0x8
  401b00:	sub	x0, x1, x0
  401b04:	asr	x0, x0, #3
  401b08:	lsr	x1, x0, #63
  401b0c:	add	x0, x1, x0
  401b10:	asr	x0, x0, #1
  401b14:	str	x0, [sp, #32]
  401b18:	ldr	x0, [sp, #32]
  401b1c:	cmp	x0, #0x0
  401b20:	b.eq	401b60 <printf@plt+0x170>  // b.none
  401b24:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  401b28:	add	x0, x0, #0xc68
  401b2c:	ldr	x0, [x0]
  401b30:	str	x0, [sp, #24]
  401b34:	ldr	x0, [sp, #24]
  401b38:	str	x0, [sp, #24]
  401b3c:	ldr	x0, [sp, #24]
  401b40:	cmp	x0, #0x0
  401b44:	b.eq	401b64 <printf@plt+0x174>  // b.none
  401b48:	ldr	x2, [sp, #24]
  401b4c:	ldr	x1, [sp, #32]
  401b50:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401b54:	add	x0, x0, #0x8
  401b58:	blr	x2
  401b5c:	b	401b64 <printf@plt+0x174>
  401b60:	nop
  401b64:	ldp	x29, x30, [sp], #48
  401b68:	ret
  401b6c:	stp	x29, x30, [sp, #-16]!
  401b70:	mov	x29, sp
  401b74:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401b78:	add	x0, x0, #0x20
  401b7c:	ldrb	w0, [x0]
  401b80:	and	x0, x0, #0xff
  401b84:	cmp	x0, #0x0
  401b88:	b.ne	401ba4 <printf@plt+0x1b4>  // b.any
  401b8c:	bl	401a64 <printf@plt+0x74>
  401b90:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401b94:	add	x0, x0, #0x20
  401b98:	mov	w1, #0x1                   	// #1
  401b9c:	strb	w1, [x0]
  401ba0:	b	401ba8 <printf@plt+0x1b8>
  401ba4:	nop
  401ba8:	ldp	x29, x30, [sp], #16
  401bac:	ret
  401bb0:	stp	x29, x30, [sp, #-16]!
  401bb4:	mov	x29, sp
  401bb8:	bl	401ad8 <printf@plt+0xe8>
  401bbc:	nop
  401bc0:	ldp	x29, x30, [sp], #16
  401bc4:	ret
  401bc8:	mov	x0, #0x0                   	// #0
  401bcc:	ret
  401bd0:	stp	x29, x30, [sp, #-80]!
  401bd4:	mov	x29, sp
  401bd8:	str	x19, [sp, #16]
  401bdc:	str	w0, [sp, #76]
  401be0:	str	x1, [sp, #64]
  401be4:	str	w2, [sp, #72]
  401be8:	str	w3, [sp, #60]
  401bec:	str	x4, [sp, #48]
  401bf0:	str	x5, [sp, #40]
  401bf4:	mov	x0, #0x30                  	// #48
  401bf8:	bl	401910 <malloc@plt>
  401bfc:	mov	x19, x0
  401c00:	ldr	x0, [sp, #40]
  401c04:	ldr	x0, [x0]
  401c08:	str	x0, [x19, #32]
  401c0c:	ldr	w0, [sp, #76]
  401c10:	str	w0, [x19]
  401c14:	ldr	x0, [sp, #64]
  401c18:	str	x0, [x19, #24]
  401c1c:	ldr	w0, [sp, #72]
  401c20:	str	w0, [x19, #4]
  401c24:	ldr	w0, [sp, #60]
  401c28:	str	w0, [x19, #8]
  401c2c:	ldr	x0, [sp, #48]
  401c30:	str	x0, [x19, #16]
  401c34:	ldr	x0, [sp, #40]
  401c38:	str	x19, [x0]
  401c3c:	mov	x0, x19
  401c40:	ldr	x19, [sp, #16]
  401c44:	ldp	x29, x30, [sp], #80
  401c48:	ret
  401c4c:	stp	x29, x30, [sp, #-288]!
  401c50:	mov	x29, sp
  401c54:	stp	x19, x20, [sp, #16]
  401c58:	str	x21, [sp, #32]
  401c5c:	str	d8, [sp, #40]
  401c60:	mov	x19, x0
  401c64:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401c68:	add	x0, x0, #0x2cc
  401c6c:	str	wzr, [x0]
  401c70:	bl	401bc8 <printf@plt+0x1d8>
  401c74:	str	x0, [sp, #224]
  401c78:	add	x0, sp, #0x58
  401c7c:	mov	x2, x0
  401c80:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  401c84:	add	x1, x0, #0xc70
  401c88:	mov	x0, x19
  401c8c:	bl	401740 <__isoc99_fscanf@plt>
  401c90:	add	x2, sp, #0x58
  401c94:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  401c98:	add	x1, x0, #0xc80
  401c9c:	mov	x0, x2
  401ca0:	bl	4018e0 <strcmp@plt>
  401ca4:	cmp	w0, #0x0
  401ca8:	b.eq	401d14 <printf@plt+0x324>  // b.none
  401cac:	add	x2, sp, #0x58
  401cb0:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  401cb4:	add	x1, x0, #0xc90
  401cb8:	mov	x0, x2
  401cbc:	bl	4018e0 <strcmp@plt>
  401cc0:	cmp	w0, #0x0
  401cc4:	b.eq	401d04 <printf@plt+0x314>  // b.none
  401cc8:	add	x2, sp, #0xe8
  401ccc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401cd0:	add	x1, x0, #0x268
  401cd4:	mov	x0, x2
  401cd8:	bl	406a6c <printf@plt+0x507c>
  401cdc:	add	x1, sp, #0xe8
  401ce0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401ce4:	add	x3, x0, #0x2e0
  401ce8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401cec:	add	x2, x0, #0x2e0
  401cf0:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  401cf4:	add	x0, x0, #0xca0
  401cf8:	bl	407234 <printf@plt+0x5844>
  401cfc:	ldr	x0, [sp, #224]
  401d00:	b	4020f0 <printf@plt+0x700>
  401d04:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401d08:	add	x0, x0, #0x2cc
  401d0c:	mov	w1, #0x1                   	// #1
  401d10:	str	w1, [x0]
  401d14:	add	x2, sp, #0x48
  401d18:	add	x1, sp, #0x50
  401d1c:	add	x0, sp, #0x3c
  401d20:	mov	x4, x2
  401d24:	mov	x3, x1
  401d28:	mov	x2, x0
  401d2c:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  401d30:	add	x1, x0, #0xcc0
  401d34:	mov	x0, x19
  401d38:	bl	401740 <__isoc99_fscanf@plt>
  401d3c:	mov	w21, #0x0                   	// #0
  401d40:	cmp	w21, #0x0
  401d44:	b.ne	4020ec <printf@plt+0x6fc>  // b.any
  401d48:	add	x0, sp, #0x58
  401d4c:	mov	x2, x0
  401d50:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  401d54:	add	x1, x0, #0xcd0
  401d58:	mov	x0, x19
  401d5c:	bl	401740 <__isoc99_fscanf@plt>
  401d60:	cmn	w0, #0x1
  401d64:	cset	w0, eq  // eq = none
  401d68:	and	w0, w0, #0xff
  401d6c:	cmp	w0, #0x0
  401d70:	b.eq	401db0 <printf@plt+0x3c0>  // b.none
  401d74:	add	x2, sp, #0xf8
  401d78:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401d7c:	add	x1, x0, #0x268
  401d80:	mov	x0, x2
  401d84:	bl	406a6c <printf@plt+0x507c>
  401d88:	add	x1, sp, #0xf8
  401d8c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401d90:	add	x3, x0, #0x2e0
  401d94:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401d98:	add	x2, x0, #0x2e0
  401d9c:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  401da0:	add	x0, x0, #0xce8
  401da4:	bl	407234 <printf@plt+0x5844>
  401da8:	ldr	x0, [sp, #224]
  401dac:	b	4020f0 <printf@plt+0x700>
  401db0:	add	x0, sp, #0x58
  401db4:	bl	402104 <printf@plt+0x714>
  401db8:	str	w0, [sp, #280]
  401dbc:	ldr	w0, [sp, #280]
  401dc0:	cmp	w0, #0x0
  401dc4:	b.ge	401dd0 <printf@plt+0x3e0>  // b.tcont
  401dc8:	mov	w21, #0x1                   	// #1
  401dcc:	b	401d40 <printf@plt+0x350>
  401dd0:	add	x1, sp, #0x48
  401dd4:	add	x0, sp, #0x50
  401dd8:	mov	x3, x1
  401ddc:	mov	x2, x0
  401de0:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  401de4:	add	x1, x0, #0xd08
  401de8:	mov	x0, x19
  401dec:	bl	401740 <__isoc99_fscanf@plt>
  401df0:	bl	402394 <printf@plt+0x9a4>
  401df4:	str	x0, [sp, #216]
  401df8:	ldr	w0, [sp, #280]
  401dfc:	cmp	w0, #0x2
  401e00:	b.le	401e10 <printf@plt+0x420>
  401e04:	ldr	w0, [sp, #280]
  401e08:	cmp	w0, #0x9
  401e0c:	b.le	401f28 <printf@plt+0x538>
  401e10:	ldr	d8, [sp, #80]
  401e14:	ldr	d0, [sp, #72]
  401e18:	mov	x0, #0xf00000000000        	// #263882790666240
  401e1c:	movk	x0, #0x407f, lsl #48
  401e20:	fmov	d1, x0
  401e24:	fsub	d0, d1, d0
  401e28:	str	d0, [sp, #72]
  401e2c:	ldr	d0, [sp, #72]
  401e30:	add	x0, sp, #0xd8
  401e34:	fmov	d1, d0
  401e38:	fmov	d0, d8
  401e3c:	bl	40239c <printf@plt+0x9ac>
  401e40:	ldr	d0, [sp, #72]
  401e44:	fmov	d1, d0
  401e48:	fmov	d0, d8
  401e4c:	bl	40602c <printf@plt+0x463c>
  401e50:	str	wzr, [sp, #284]
  401e54:	add	x0, sp, #0x58
  401e58:	mov	x2, x19
  401e5c:	mov	w1, #0x80                  	// #128
  401e60:	bl	4018f0 <fgets@plt>
  401e64:	ldrb	w0, [sp, #88]
  401e68:	cmp	w0, #0x2a
  401e6c:	b.ne	401e7c <printf@plt+0x48c>  // b.any
  401e70:	mov	w0, #0x1                   	// #1
  401e74:	str	w0, [sp, #284]
  401e78:	b	401f18 <printf@plt+0x528>
  401e7c:	add	x1, sp, #0x48
  401e80:	add	x0, sp, #0x50
  401e84:	add	x4, sp, #0x58
  401e88:	mov	x3, x1
  401e8c:	mov	x2, x0
  401e90:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  401e94:	add	x1, x0, #0xd10
  401e98:	mov	x0, x4
  401e9c:	bl	401850 <__isoc99_sscanf@plt>
  401ea0:	ldr	d1, [sp, #80]
  401ea4:	fmov	d0, #-1.000000000000000000e+00
  401ea8:	fcmp	d1, d0
  401eac:	b.ne	401ee0 <printf@plt+0x4f0>  // b.any
  401eb0:	ldr	d1, [sp, #72]
  401eb4:	fmov	d0, #-1.000000000000000000e+00
  401eb8:	fcmp	d1, d0
  401ebc:	b.ne	401ee0 <printf@plt+0x4f0>  // b.any
  401ec0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401ec4:	add	x0, x0, #0x2cc
  401ec8:	ldr	w0, [x0]
  401ecc:	cmp	w0, #0x0
  401ed0:	b.ne	401ee0 <printf@plt+0x4f0>  // b.any
  401ed4:	mov	w0, #0x1                   	// #1
  401ed8:	str	w0, [sp, #284]
  401edc:	b	401f18 <printf@plt+0x528>
  401ee0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401ee4:	add	x0, x0, #0x2d0
  401ee8:	ldr	w0, [x0]
  401eec:	cmp	w0, #0x0
  401ef0:	b.eq	401f18 <printf@plt+0x528>  // b.none
  401ef4:	ldr	d2, [sp, #80]
  401ef8:	ldr	d0, [sp, #72]
  401efc:	mov	x0, #0xf00000000000        	// #263882790666240
  401f00:	movk	x0, #0x407f, lsl #48
  401f04:	fmov	d1, x0
  401f08:	fsub	d0, d1, d0
  401f0c:	fmov	d1, d0
  401f10:	fmov	d0, d2
  401f14:	bl	40602c <printf@plt+0x463c>
  401f18:	ldr	w0, [sp, #284]
  401f1c:	cmp	w0, #0x0
  401f20:	b.ne	402004 <printf@plt+0x614>  // b.any
  401f24:	b	401e54 <printf@plt+0x464>
  401f28:	str	wzr, [sp, #284]
  401f2c:	ldr	w0, [sp, #284]
  401f30:	cmp	w0, #0x0
  401f34:	b.ne	402008 <printf@plt+0x618>  // b.any
  401f38:	ldr	d8, [sp, #80]
  401f3c:	ldr	d0, [sp, #72]
  401f40:	mov	x0, #0xf00000000000        	// #263882790666240
  401f44:	movk	x0, #0x407f, lsl #48
  401f48:	fmov	d1, x0
  401f4c:	fsub	d0, d1, d0
  401f50:	str	d0, [sp, #72]
  401f54:	ldr	d0, [sp, #72]
  401f58:	add	x0, sp, #0xd8
  401f5c:	fmov	d1, d0
  401f60:	fmov	d0, d8
  401f64:	bl	40239c <printf@plt+0x9ac>
  401f68:	ldr	d0, [sp, #72]
  401f6c:	fmov	d1, d0
  401f70:	fmov	d0, d8
  401f74:	bl	40602c <printf@plt+0x463c>
  401f78:	add	x0, sp, #0x58
  401f7c:	mov	x2, x19
  401f80:	mov	w1, #0x80                  	// #128
  401f84:	bl	4018f0 <fgets@plt>
  401f88:	ldrb	w0, [sp, #88]
  401f8c:	cmp	w0, #0x2a
  401f90:	b.ne	401fa0 <printf@plt+0x5b0>  // b.any
  401f94:	mov	w0, #0x1                   	// #1
  401f98:	str	w0, [sp, #284]
  401f9c:	b	401f2c <printf@plt+0x53c>
  401fa0:	add	x1, sp, #0x48
  401fa4:	add	x0, sp, #0x50
  401fa8:	add	x4, sp, #0x58
  401fac:	mov	x3, x1
  401fb0:	mov	x2, x0
  401fb4:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  401fb8:	add	x1, x0, #0xd10
  401fbc:	mov	x0, x4
  401fc0:	bl	401850 <__isoc99_sscanf@plt>
  401fc4:	ldr	d1, [sp, #80]
  401fc8:	fmov	d0, #-1.000000000000000000e+00
  401fcc:	fcmp	d1, d0
  401fd0:	b.ne	401f2c <printf@plt+0x53c>  // b.any
  401fd4:	ldr	d1, [sp, #72]
  401fd8:	fmov	d0, #-1.000000000000000000e+00
  401fdc:	fcmp	d1, d0
  401fe0:	b.ne	401f2c <printf@plt+0x53c>  // b.any
  401fe4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  401fe8:	add	x0, x0, #0x2cc
  401fec:	ldr	w0, [x0]
  401ff0:	cmp	w0, #0x0
  401ff4:	b.ne	401f2c <printf@plt+0x53c>  // b.any
  401ff8:	mov	w0, #0x1                   	// #1
  401ffc:	str	w0, [sp, #284]
  402000:	b	401f2c <printf@plt+0x53c>
  402004:	nop
  402008:	add	x1, sp, #0x3c
  40200c:	add	x0, sp, #0x40
  402010:	mov	x3, x1
  402014:	mov	x2, x0
  402018:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  40201c:	add	x1, x0, #0xd18
  402020:	mov	x0, x19
  402024:	bl	401740 <__isoc99_fscanf@plt>
  402028:	add	x0, sp, #0x44
  40202c:	mov	x2, x0
  402030:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  402034:	add	x1, x0, #0xd20
  402038:	mov	x0, x19
  40203c:	bl	401740 <__isoc99_fscanf@plt>
  402040:	mov	x0, x19
  402044:	bl	401810 <getc@plt>
  402048:	ldr	w0, [sp, #68]
  40204c:	add	w0, w0, #0x1
  402050:	mov	w0, w0
  402054:	bl	401910 <malloc@plt>
  402058:	str	x0, [sp, #272]
  40205c:	mov	w20, #0x0                   	// #0
  402060:	ldr	w0, [sp, #68]
  402064:	cmp	w20, w0
  402068:	b.ge	4020a8 <printf@plt+0x6b8>  // b.tcont
  40206c:	mov	x0, x19
  402070:	bl	401810 <getc@plt>
  402074:	str	w0, [sp, #268]
  402078:	ldr	w0, [sp, #268]
  40207c:	cmn	w0, #0x1
  402080:	b.eq	4020a4 <printf@plt+0x6b4>  // b.none
  402084:	sxtw	x0, w20
  402088:	ldr	x1, [sp, #272]
  40208c:	add	x0, x1, x0
  402090:	ldr	w1, [sp, #268]
  402094:	and	w1, w1, #0xff
  402098:	strb	w1, [x0]
  40209c:	add	w20, w20, #0x1
  4020a0:	b	402060 <printf@plt+0x670>
  4020a4:	nop
  4020a8:	ldr	w0, [sp, #68]
  4020ac:	sxtw	x0, w0
  4020b0:	ldr	x1, [sp, #272]
  4020b4:	add	x0, x1, x0
  4020b8:	strb	wzr, [x0]
  4020bc:	ldr	x0, [sp, #216]
  4020c0:	ldr	w1, [sp, #64]
  4020c4:	ldr	w2, [sp, #60]
  4020c8:	add	x3, sp, #0xe0
  4020cc:	mov	x5, x3
  4020d0:	ldr	x4, [sp, #272]
  4020d4:	mov	w3, w2
  4020d8:	mov	w2, w1
  4020dc:	mov	x1, x0
  4020e0:	ldr	w0, [sp, #280]
  4020e4:	bl	401bd0 <printf@plt+0x1e0>
  4020e8:	b	401d40 <printf@plt+0x350>
  4020ec:	ldr	x0, [sp, #224]
  4020f0:	ldp	x19, x20, [sp, #16]
  4020f4:	ldr	x21, [sp, #32]
  4020f8:	ldr	d8, [sp, #40]
  4020fc:	ldp	x29, x30, [sp], #288
  402100:	ret
  402104:	stp	x29, x30, [sp, #-32]!
  402108:	mov	x29, sp
  40210c:	str	x19, [sp, #16]
  402110:	mov	x19, x0
  402114:	ldrb	w0, [x19]
  402118:	sub	w0, w0, #0x30
  40211c:	cmp	w0, #0x9
  402120:	cset	w0, ls  // ls = plast
  402124:	and	w0, w0, #0xff
  402128:	cmp	w0, #0x0
  40212c:	b.ne	40213c <printf@plt+0x74c>  // b.any
  402130:	ldrb	w0, [x19]
  402134:	cmp	w0, #0x2d
  402138:	b.ne	402148 <printf@plt+0x758>  // b.any
  40213c:	mov	x0, x19
  402140:	bl	4017d0 <atoi@plt>
  402144:	b	402388 <printf@plt+0x998>
  402148:	ldrb	w0, [x19]
  40214c:	cmp	w0, #0x56
  402150:	b.eq	4021a8 <printf@plt+0x7b8>  // b.none
  402154:	cmp	w0, #0x56
  402158:	b.gt	402360 <printf@plt+0x970>
  40215c:	cmp	w0, #0x54
  402160:	b.eq	4022fc <printf@plt+0x90c>  // b.none
  402164:	cmp	w0, #0x54
  402168:	b.gt	402360 <printf@plt+0x970>
  40216c:	cmp	w0, #0x50
  402170:	b.eq	4021a0 <printf@plt+0x7b0>  // b.none
  402174:	cmp	w0, #0x50
  402178:	b.gt	402360 <printf@plt+0x970>
  40217c:	cmp	w0, #0x43
  402180:	b.eq	4021b8 <printf@plt+0x7c8>  // b.none
  402184:	cmp	w0, #0x43
  402188:	b.gt	402360 <printf@plt+0x970>
  40218c:	cmp	w0, #0x41
  402190:	b.eq	4021b0 <printf@plt+0x7c0>  // b.none
  402194:	cmp	w0, #0x42
  402198:	b.eq	402298 <printf@plt+0x8a8>  // b.none
  40219c:	b	402360 <printf@plt+0x970>
  4021a0:	mov	w0, #0x6                   	// #6
  4021a4:	b	402388 <printf@plt+0x998>
  4021a8:	mov	w0, #0x3                   	// #3
  4021ac:	b	402388 <printf@plt+0x998>
  4021b0:	mov	w0, #0x4                   	// #4
  4021b4:	b	402388 <printf@plt+0x998>
  4021b8:	add	x0, x19, #0x1
  4021bc:	ldrb	w0, [x0]
  4021c0:	cmp	w0, #0x55
  4021c4:	b.ne	402234 <printf@plt+0x844>  // b.any
  4021c8:	add	x0, x19, #0x5
  4021cc:	ldrb	w0, [x0]
  4021d0:	cmp	w0, #0xa
  4021d4:	b.ne	4021e0 <printf@plt+0x7f0>  // b.any
  4021d8:	mov	w0, #0x5                   	// #5
  4021dc:	b	402388 <printf@plt+0x998>
  4021e0:	add	x0, x19, #0x7
  4021e4:	ldrb	w0, [x0]
  4021e8:	cmp	w0, #0x45
  4021ec:	b.eq	402200 <printf@plt+0x810>  // b.none
  4021f0:	cmp	w0, #0x53
  4021f4:	b.ne	40222c <printf@plt+0x83c>  // b.any
  4021f8:	mov	w0, #0x7                   	// #7
  4021fc:	b	402388 <printf@plt+0x998>
  402200:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402204:	add	x0, x0, #0x18
  402208:	ldr	x0, [x0]
  40220c:	mov	x3, x0
  402210:	mov	x2, #0x34                  	// #52
  402214:	mov	x1, #0x1                   	// #1
  402218:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  40221c:	add	x0, x0, #0xd28
  402220:	bl	4019b0 <fwrite@plt>
  402224:	mov	w0, #0x7                   	// #7
  402228:	b	402388 <printf@plt+0x998>
  40222c:	mov	w0, #0x5                   	// #5
  402230:	b	402388 <printf@plt+0x998>
  402234:	add	x0, x19, #0x4
  402238:	ldrb	w0, [x0]
  40223c:	cmp	w0, #0x52
  402240:	b.eq	40226c <printf@plt+0x87c>  // b.none
  402244:	cmp	w0, #0x52
  402248:	b.gt	402274 <printf@plt+0x884>
  40224c:	cmp	w0, #0x43
  402250:	b.eq	402264 <printf@plt+0x874>  // b.none
  402254:	cmp	w0, #0x4c
  402258:	b.ne	402274 <printf@plt+0x884>  // b.any
  40225c:	mov	w0, #0xd                   	// #13
  402260:	b	402388 <printf@plt+0x998>
  402264:	mov	w0, #0x2                   	// #2
  402268:	b	402388 <printf@plt+0x998>
  40226c:	mov	w0, #0xe                   	// #14
  402270:	b	402388 <printf@plt+0x998>
  402274:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402278:	add	x3, x0, #0x2e0
  40227c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402280:	add	x2, x0, #0x2e0
  402284:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402288:	add	x1, x0, #0x2e0
  40228c:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  402290:	add	x0, x0, #0xd60
  402294:	bl	4072ac <printf@plt+0x58bc>
  402298:	add	x0, x19, #0x3
  40229c:	ldrb	w0, [x0]
  4022a0:	cmp	w0, #0x52
  4022a4:	b.eq	4022d0 <printf@plt+0x8e0>  // b.none
  4022a8:	cmp	w0, #0x52
  4022ac:	b.gt	4022d8 <printf@plt+0x8e8>
  4022b0:	cmp	w0, #0x43
  4022b4:	b.eq	4022c8 <printf@plt+0x8d8>  // b.none
  4022b8:	cmp	w0, #0x4c
  4022bc:	b.ne	4022d8 <printf@plt+0x8e8>  // b.any
  4022c0:	mov	w0, #0x0                   	// #0
  4022c4:	b	402388 <printf@plt+0x998>
  4022c8:	mov	w0, #0xf                   	// #15
  4022cc:	b	402388 <printf@plt+0x998>
  4022d0:	mov	w0, #0x1                   	// #1
  4022d4:	b	402388 <printf@plt+0x998>
  4022d8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4022dc:	add	x3, x0, #0x2e0
  4022e0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4022e4:	add	x2, x0, #0x2e0
  4022e8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4022ec:	add	x1, x0, #0x2e0
  4022f0:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  4022f4:	add	x0, x0, #0xd60
  4022f8:	bl	4072ac <printf@plt+0x58bc>
  4022fc:	add	x0, x19, #0x3
  402300:	ldrb	w0, [x0]
  402304:	cmp	w0, #0x52
  402308:	b.eq	402334 <printf@plt+0x944>  // b.none
  40230c:	cmp	w0, #0x52
  402310:	b.gt	40233c <printf@plt+0x94c>
  402314:	cmp	w0, #0x43
  402318:	b.eq	40232c <printf@plt+0x93c>  // b.none
  40231c:	cmp	w0, #0x4c
  402320:	b.ne	40233c <printf@plt+0x94c>  // b.any
  402324:	mov	w0, #0xa                   	// #10
  402328:	b	402388 <printf@plt+0x998>
  40232c:	mov	w0, #0xb                   	// #11
  402330:	b	402388 <printf@plt+0x998>
  402334:	mov	w0, #0xc                   	// #12
  402338:	b	402388 <printf@plt+0x998>
  40233c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402340:	add	x3, x0, #0x2e0
  402344:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402348:	add	x2, x0, #0x2e0
  40234c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402350:	add	x1, x0, #0x2e0
  402354:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  402358:	add	x0, x0, #0xd60
  40235c:	bl	4072ac <printf@plt+0x58bc>
  402360:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402364:	add	x3, x0, #0x2e0
  402368:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40236c:	add	x2, x0, #0x2e0
  402370:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402374:	add	x1, x0, #0x2e0
  402378:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  40237c:	add	x0, x0, #0xd60
  402380:	bl	4072ac <printf@plt+0x58bc>
  402384:	mov	w0, #0x0                   	// #0
  402388:	ldr	x19, [sp, #16]
  40238c:	ldp	x29, x30, [sp], #32
  402390:	ret
  402394:	mov	x0, #0x0                   	// #0
  402398:	ret
  40239c:	stp	x29, x30, [sp, #-64]!
  4023a0:	mov	x29, sp
  4023a4:	str	x19, [sp, #16]
  4023a8:	str	d0, [sp, #56]
  4023ac:	str	d1, [sp, #48]
  4023b0:	str	x0, [sp, #40]
  4023b4:	ldr	x0, [sp, #40]
  4023b8:	ldr	x19, [x0]
  4023bc:	cmp	x19, #0x0
  4023c0:	cset	w0, eq  // eq = none
  4023c4:	and	w0, w0, #0xff
  4023c8:	cmp	w0, #0x0
  4023cc:	b.eq	4023f0 <printf@plt+0xa00>  // b.none
  4023d0:	mov	x0, #0x18                  	// #24
  4023d4:	bl	401910 <malloc@plt>
  4023d8:	mov	x1, x0
  4023dc:	ldr	x0, [sp, #40]
  4023e0:	str	x1, [x0]
  4023e4:	ldr	x0, [sp, #40]
  4023e8:	ldr	x19, [x0]
  4023ec:	b	402414 <printf@plt+0xa24>
  4023f0:	ldr	x0, [x19, #16]
  4023f4:	cmp	x0, #0x0
  4023f8:	b.eq	402404 <printf@plt+0xa14>  // b.none
  4023fc:	ldr	x19, [x19, #16]
  402400:	b	4023f0 <printf@plt+0xa00>
  402404:	mov	x0, #0x18                  	// #24
  402408:	bl	401910 <malloc@plt>
  40240c:	str	x0, [x19, #16]
  402410:	ldr	x19, [x19, #16]
  402414:	ldr	d0, [sp, #56]
  402418:	str	d0, [x19]
  40241c:	ldr	d0, [sp, #48]
  402420:	str	d0, [x19, #8]
  402424:	bl	402394 <printf@plt+0x9a4>
  402428:	str	x0, [x19, #16]
  40242c:	mov	x0, x19
  402430:	ldr	x19, [sp, #16]
  402434:	ldp	x29, x30, [sp], #64
  402438:	ret
  40243c:	stp	x29, x30, [sp, #-160]!
  402440:	mov	x29, sp
  402444:	stp	x19, x20, [sp, #16]
  402448:	str	x21, [sp, #32]
  40244c:	str	x0, [sp, #120]
  402450:	str	w1, [sp, #116]
  402454:	ldr	x0, [sp, #120]
  402458:	cmp	x0, #0x0
  40245c:	b.eq	402478 <printf@plt+0xa88>  // b.none
  402460:	ldr	x0, [sp, #120]
  402464:	ldr	x19, [x0, #24]
  402468:	cmp	x19, #0x0
  40246c:	b.eq	402478 <printf@plt+0xa88>  // b.none
  402470:	mov	w0, #0x1                   	// #1
  402474:	b	40247c <printf@plt+0xa8c>
  402478:	mov	w0, #0x0                   	// #0
  40247c:	cmp	w0, #0x0
  402480:	b.eq	402a70 <printf@plt+0x1080>  // b.none
  402484:	ldr	x0, [sp, #120]
  402488:	ldr	w0, [x0]
  40248c:	cmp	w0, #0x2
  402490:	b.le	4024a4 <printf@plt+0xab4>
  402494:	ldr	x0, [sp, #120]
  402498:	ldr	w0, [x0]
  40249c:	cmp	w0, #0x9
  4024a0:	b.le	4025b0 <printf@plt+0xbc0>
  4024a4:	ldr	x0, [sp, #120]
  4024a8:	ldr	w2, [x0, #4]
  4024ac:	ldr	x0, [sp, #120]
  4024b0:	ldr	w0, [x0, #8]
  4024b4:	mov	w1, w0
  4024b8:	mov	w0, w2
  4024bc:	bl	402d5c <printf@plt+0x136c>
  4024c0:	ldr	x0, [sp, #120]
  4024c4:	ldr	w0, [x0, #8]
  4024c8:	cmp	w0, #0x4
  4024cc:	b.eq	402550 <printf@plt+0xb60>  // b.none
  4024d0:	cmp	w0, #0x4
  4024d4:	b.gt	40256c <printf@plt+0xb7c>
  4024d8:	cmp	w0, #0x3
  4024dc:	b.eq	402534 <printf@plt+0xb44>  // b.none
  4024e0:	cmp	w0, #0x3
  4024e4:	b.gt	40256c <printf@plt+0xb7c>
  4024e8:	cmp	w0, #0x1
  4024ec:	b.eq	4024fc <printf@plt+0xb0c>  // b.none
  4024f0:	cmp	w0, #0x2
  4024f4:	b.eq	402518 <printf@plt+0xb28>  // b.none
  4024f8:	b	40256c <printf@plt+0xb7c>
  4024fc:	ldr	d1, [x19, #8]
  402500:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402504:	add	x0, x0, #0x60
  402508:	ldr	d0, [x0]
  40250c:	fadd	d0, d1, d0
  402510:	str	d0, [x19, #8]
  402514:	b	402570 <printf@plt+0xb80>
  402518:	ldr	d1, [x19, #8]
  40251c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402520:	add	x0, x0, #0x68
  402524:	ldr	d0, [x0]
  402528:	fadd	d0, d1, d0
  40252c:	str	d0, [x19, #8]
  402530:	b	402570 <printf@plt+0xb80>
  402534:	ldr	d1, [x19, #8]
  402538:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40253c:	add	x0, x0, #0x70
  402540:	ldr	d0, [x0]
  402544:	fadd	d0, d1, d0
  402548:	str	d0, [x19, #8]
  40254c:	b	402570 <printf@plt+0xb80>
  402550:	ldr	d1, [x19, #8]
  402554:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402558:	add	x0, x0, #0x78
  40255c:	ldr	d0, [x0]
  402560:	fadd	d0, d1, d0
  402564:	str	d0, [x19, #8]
  402568:	b	402570 <printf@plt+0xb80>
  40256c:	nop
  402570:	ldr	x0, [sp, #120]
  402574:	ldr	w4, [x0]
  402578:	ldr	x0, [sp, #120]
  40257c:	ldr	x5, [x0, #16]
  402580:	add	x2, sp, #0x50
  402584:	mov	x3, x19
  402588:	ldp	x0, x1, [x3]
  40258c:	stp	x0, x1, [x2]
  402590:	ldr	x0, [x3, #16]
  402594:	str	x0, [x2, #16]
  402598:	add	x0, sp, #0x50
  40259c:	mov	x2, x5
  4025a0:	mov	x1, x0
  4025a4:	mov	w0, w4
  4025a8:	bl	402a84 <printf@plt+0x1094>
  4025ac:	b	402a70 <printf@plt+0x1080>
  4025b0:	ldr	x0, [sp, #120]
  4025b4:	ldr	w0, [x0, #4]
  4025b8:	cmp	w0, #0x0
  4025bc:	b.eq	4025cc <printf@plt+0xbdc>  // b.none
  4025c0:	ldr	x0, [sp, #120]
  4025c4:	ldr	w0, [x0, #4]
  4025c8:	bl	402dcc <printf@plt+0x13dc>
  4025cc:	ldr	x0, [sp, #120]
  4025d0:	ldr	w0, [x0]
  4025d4:	cmp	w0, #0x7
  4025d8:	b.eq	402688 <printf@plt+0xc98>  // b.none
  4025dc:	cmp	w0, #0x7
  4025e0:	b.gt	402a70 <printf@plt+0x1080>
  4025e4:	cmp	w0, #0x6
  4025e8:	b.eq	402738 <printf@plt+0xd48>  // b.none
  4025ec:	cmp	w0, #0x6
  4025f0:	b.gt	402a70 <printf@plt+0x1080>
  4025f4:	cmp	w0, #0x5
  4025f8:	b.eq	402670 <printf@plt+0xc80>  // b.none
  4025fc:	cmp	w0, #0x5
  402600:	b.gt	402a70 <printf@plt+0x1080>
  402604:	cmp	w0, #0x3
  402608:	b.eq	4026a0 <printf@plt+0xcb0>  // b.none
  40260c:	cmp	w0, #0x4
  402610:	b.ne	402a70 <printf@plt+0x1080>  // b.any
  402614:	ldr	x20, [x19, #16]
  402618:	mov	x0, x20
  40261c:	bl	403054 <printf@plt+0x1664>
  402620:	ldr	x0, [sp, #120]
  402624:	ldr	w4, [x0, #8]
  402628:	add	x2, sp, #0x50
  40262c:	mov	x3, x19
  402630:	ldp	x0, x1, [x3]
  402634:	stp	x0, x1, [x2]
  402638:	ldr	x0, [x3, #16]
  40263c:	str	x0, [x2, #16]
  402640:	add	x2, sp, #0x30
  402644:	mov	x3, x20
  402648:	ldp	x0, x1, [x3]
  40264c:	stp	x0, x1, [x2]
  402650:	ldr	x0, [x3, #16]
  402654:	str	x0, [x2, #16]
  402658:	add	x1, sp, #0x30
  40265c:	add	x0, sp, #0x50
  402660:	mov	w2, w4
  402664:	bl	402c44 <printf@plt+0x1254>
  402668:	bl	40314c <printf@plt+0x175c>
  40266c:	b	402a70 <printf@plt+0x1080>
  402670:	mov	w21, #0x0                   	// #0
  402674:	mov	w1, #0x5                   	// #5
  402678:	mov	x0, x19
  40267c:	bl	40322c <printf@plt+0x183c>
  402680:	bl	40314c <printf@plt+0x175c>
  402684:	b	402a70 <printf@plt+0x1080>
  402688:	mov	w21, #0x0                   	// #0
  40268c:	mov	w1, #0x7                   	// #7
  402690:	mov	x0, x19
  402694:	bl	40322c <printf@plt+0x183c>
  402698:	bl	40314c <printf@plt+0x175c>
  40269c:	b	402a70 <printf@plt+0x1080>
  4026a0:	mov	w21, #0x0                   	// #0
  4026a4:	mov	x0, x19
  4026a8:	bl	403054 <printf@plt+0x1664>
  4026ac:	ldr	x19, [x19, #16]
  4026b0:	cmp	x19, #0x0
  4026b4:	cset	w0, ne  // ne = any
  4026b8:	and	w0, w0, #0xff
  4026bc:	cmp	w0, #0x0
  4026c0:	b.eq	402730 <printf@plt+0xd40>  // b.none
  4026c4:	ldr	d1, [x19]
  4026c8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4026cc:	add	x0, x0, #0x138
  4026d0:	ldr	d0, [x0]
  4026d4:	fmul	d0, d1, d0
  4026d8:	fcvtzs	w2, d0
  4026dc:	ldr	d1, [x19, #8]
  4026e0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4026e4:	add	x0, x0, #0x138
  4026e8:	ldr	d0, [x0]
  4026ec:	fmul	d0, d1, d0
  4026f0:	fcvtzs	w0, d0
  4026f4:	mov	w1, w0
  4026f8:	mov	w0, w2
  4026fc:	bl	404ac4 <printf@plt+0x30d4>
  402700:	mov	w0, w21
  402704:	add	w21, w0, #0x1
  402708:	cmp	w0, #0x1
  40270c:	cset	w0, gt
  402710:	and	w0, w0, #0xff
  402714:	cmp	w0, #0x0
  402718:	b.eq	4026ac <printf@plt+0xcbc>  // b.none
  40271c:	mov	w21, #0x0                   	// #0
  402720:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  402724:	add	x0, x0, #0xd80
  402728:	bl	401680 <puts@plt>
  40272c:	b	4026ac <printf@plt+0xcbc>
  402730:	bl	40314c <printf@plt+0x175c>
  402734:	b	402a70 <printf@plt+0x1080>
  402738:	ldr	d0, [x19]
  40273c:	str	d0, [sp, #152]
  402740:	ldr	d0, [x19, #8]
  402744:	str	d0, [sp, #144]
  402748:	mov	w21, #0x0                   	// #0
  40274c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402750:	add	x0, x0, #0x58
  402754:	ldr	w0, [x0]
  402758:	cmp	w0, #0x1
  40275c:	b.eq	402774 <printf@plt+0xd84>  // b.none
  402760:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402764:	add	x0, x0, #0x58
  402768:	ldr	w0, [x0]
  40276c:	cmp	w0, #0x2
  402770:	b.ne	402968 <printf@plt+0xf78>  // b.any
  402774:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402778:	add	x0, x0, #0x58
  40277c:	ldr	w0, [x0]
  402780:	cmp	w0, #0x2
  402784:	b.ne	4027a0 <printf@plt+0xdb0>  // b.any
  402788:	ldr	x0, [sp, #120]
  40278c:	ldr	w0, [x0, #4]
  402790:	cmp	w0, #0x0
  402794:	b.eq	4027a0 <printf@plt+0xdb0>  // b.none
  402798:	mov	w0, #0x70                  	// #112
  40279c:	b	4027a4 <printf@plt+0xdb4>
  4027a0:	mov	w0, #0x50                  	// #80
  4027a4:	strb	w0, [sp, #143]
  4027a8:	ldr	x0, [sp, #120]
  4027ac:	ldr	w0, [x0, #8]
  4027b0:	cmp	w0, #0x17
  4027b4:	b.eq	40285c <printf@plt+0xe6c>  // b.none
  4027b8:	cmp	w0, #0x17
  4027bc:	b.gt	402864 <printf@plt+0xe74>
  4027c0:	cmp	w0, #0x15
  4027c4:	b.eq	402854 <printf@plt+0xe64>  // b.none
  4027c8:	cmp	w0, #0x15
  4027cc:	b.gt	402864 <printf@plt+0xe74>
  4027d0:	cmp	w0, #0x13
  4027d4:	b.eq	40284c <printf@plt+0xe5c>  // b.none
  4027d8:	cmp	w0, #0x13
  4027dc:	b.gt	402864 <printf@plt+0xe74>
  4027e0:	cmp	w0, #0x10
  4027e4:	b.eq	402844 <printf@plt+0xe54>  // b.none
  4027e8:	cmp	w0, #0x10
  4027ec:	b.gt	402864 <printf@plt+0xe74>
  4027f0:	cmp	w0, #0xe
  4027f4:	b.eq	40283c <printf@plt+0xe4c>  // b.none
  4027f8:	cmp	w0, #0xe
  4027fc:	b.gt	402864 <printf@plt+0xe74>
  402800:	cmp	w0, #0xc
  402804:	b.eq	402834 <printf@plt+0xe44>  // b.none
  402808:	cmp	w0, #0xc
  40280c:	b.gt	402864 <printf@plt+0xe74>
  402810:	cmp	w0, #0x1
  402814:	b.eq	402824 <printf@plt+0xe34>  // b.none
  402818:	cmp	w0, #0x3
  40281c:	b.eq	40282c <printf@plt+0xe3c>  // b.none
  402820:	b	402864 <printf@plt+0xe74>
  402824:	mov	w20, #0x1                   	// #1
  402828:	b	40286c <printf@plt+0xe7c>
  40282c:	mov	w20, #0x2                   	// #2
  402830:	b	40286c <printf@plt+0xe7c>
  402834:	mov	w20, #0x3                   	// #3
  402838:	b	40286c <printf@plt+0xe7c>
  40283c:	mov	w20, #0x4                   	// #4
  402840:	b	40286c <printf@plt+0xe7c>
  402844:	mov	w20, #0x5                   	// #5
  402848:	b	40286c <printf@plt+0xe7c>
  40284c:	mov	w20, #0x6                   	// #6
  402850:	b	40286c <printf@plt+0xe7c>
  402854:	mov	w20, #0x7                   	// #7
  402858:	b	40286c <printf@plt+0xe7c>
  40285c:	mov	w20, #0x8                   	// #8
  402860:	b	40286c <printf@plt+0xe7c>
  402864:	mov	w20, #0x10                  	// #16
  402868:	nop
  40286c:	cmp	w20, #0x0
  402870:	b.lt	402a64 <printf@plt+0x1074>  // b.tstop
  402874:	cmp	w20, #0x10
  402878:	b.le	402880 <printf@plt+0xe90>
  40287c:	mov	w20, #0x10                  	// #16
  402880:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402884:	add	x0, x0, #0xe0
  402888:	sxtw	x1, w20
  40288c:	ldr	w0, [x0, x1, lsl #2]
  402890:	mov	w1, #0x3e8                 	// #1000
  402894:	sub	w0, w1, w0
  402898:	scvtf	d0, w0
  40289c:	mov	x0, #0x400000000000        	// #70368744177664
  4028a0:	movk	x0, #0x408f, lsl #48
  4028a4:	fmov	d1, x0
  4028a8:	fdiv	d0, d0, d1
  4028ac:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  4028b0:	add	x0, x0, #0xd88
  4028b4:	bl	4019f0 <printf@plt>
  4028b8:	bl	40314c <printf@plt+0x175c>
  4028bc:	mov	x0, x19
  4028c0:	bl	403054 <printf@plt+0x1664>
  4028c4:	ldrb	w0, [sp, #143]
  4028c8:	mov	w1, w0
  4028cc:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  4028d0:	add	x0, x0, #0xd98
  4028d4:	bl	4019f0 <printf@plt>
  4028d8:	ldr	x0, [x19, #16]
  4028dc:	cmp	x0, #0x0
  4028e0:	b.eq	402928 <printf@plt+0xf38>  // b.none
  4028e4:	ldr	x19, [x19, #16]
  4028e8:	ldr	d0, [x19]
  4028ec:	bl	402ec0 <printf@plt+0x14d0>
  4028f0:	ldr	d0, [x19, #8]
  4028f4:	bl	402f24 <printf@plt+0x1534>
  4028f8:	mov	w0, w21
  4028fc:	add	w21, w0, #0x1
  402900:	cmp	w0, #0x1
  402904:	cset	w0, gt
  402908:	and	w0, w0, #0xff
  40290c:	cmp	w0, #0x0
  402910:	b.eq	4028d8 <printf@plt+0xee8>  // b.none
  402914:	mov	w21, #0x0                   	// #0
  402918:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  40291c:	add	x0, x0, #0xd80
  402920:	bl	401680 <puts@plt>
  402924:	b	4028d8 <printf@plt+0xee8>
  402928:	ldr	d0, [x19]
  40292c:	ldr	d1, [sp, #152]
  402930:	fcmp	d1, d0
  402934:	b.ne	402948 <printf@plt+0xf58>  // b.any
  402938:	ldr	d0, [x19, #8]
  40293c:	ldr	d1, [sp, #144]
  402940:	fcmp	d1, d0
  402944:	b.eq	402958 <printf@plt+0xf68>  // b.none
  402948:	ldr	d0, [sp, #152]
  40294c:	bl	402ec0 <printf@plt+0x14d0>
  402950:	ldr	d0, [sp, #144]
  402954:	bl	402f24 <printf@plt+0x1534>
  402958:	mov	w0, #0x27                  	// #39
  40295c:	bl	4017b0 <putchar@plt>
  402960:	bl	40314c <printf@plt+0x175c>
  402964:	b	402a70 <printf@plt+0x1080>
  402968:	ldr	x0, [sp, #120]
  40296c:	ldr	w0, [x0, #4]
  402970:	cmp	w0, #0x0
  402974:	b.eq	402a6c <printf@plt+0x107c>  // b.none
  402978:	mov	w21, #0x0                   	// #0
  40297c:	mov	x0, x19
  402980:	bl	403054 <printf@plt+0x1664>
  402984:	ldr	x0, [x19, #16]
  402988:	cmp	x0, #0x0
  40298c:	b.eq	402a00 <printf@plt+0x1010>  // b.none
  402990:	ldr	x19, [x19, #16]
  402994:	ldr	d1, [x19]
  402998:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40299c:	add	x0, x0, #0x138
  4029a0:	ldr	d0, [x0]
  4029a4:	fmul	d0, d1, d0
  4029a8:	fcvtzs	w2, d0
  4029ac:	ldr	d1, [x19, #8]
  4029b0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4029b4:	add	x0, x0, #0x138
  4029b8:	ldr	d0, [x0]
  4029bc:	fmul	d0, d1, d0
  4029c0:	fcvtzs	w0, d0
  4029c4:	mov	w1, w0
  4029c8:	mov	w0, w2
  4029cc:	bl	404ac4 <printf@plt+0x30d4>
  4029d0:	mov	w0, w21
  4029d4:	add	w21, w0, #0x1
  4029d8:	cmp	w0, #0x1
  4029dc:	cset	w0, gt
  4029e0:	and	w0, w0, #0xff
  4029e4:	cmp	w0, #0x0
  4029e8:	b.eq	402984 <printf@plt+0xf94>  // b.none
  4029ec:	mov	w21, #0x0                   	// #0
  4029f0:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  4029f4:	add	x0, x0, #0xd80
  4029f8:	bl	401680 <puts@plt>
  4029fc:	b	402984 <printf@plt+0xf94>
  402a00:	ldr	d0, [x19]
  402a04:	ldr	d1, [sp, #152]
  402a08:	fcmp	d1, d0
  402a0c:	b.ne	402a20 <printf@plt+0x1030>  // b.any
  402a10:	ldr	d0, [x19, #8]
  402a14:	ldr	d1, [sp, #144]
  402a18:	fcmp	d1, d0
  402a1c:	b.eq	402a5c <printf@plt+0x106c>  // b.none
  402a20:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402a24:	add	x0, x0, #0x138
  402a28:	ldr	d1, [x0]
  402a2c:	ldr	d0, [sp, #152]
  402a30:	fmul	d0, d1, d0
  402a34:	fcvtzs	w2, d0
  402a38:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402a3c:	add	x0, x0, #0x138
  402a40:	ldr	d1, [x0]
  402a44:	ldr	d0, [sp, #144]
  402a48:	fmul	d0, d1, d0
  402a4c:	fcvtzs	w0, d0
  402a50:	mov	w1, w0
  402a54:	mov	w0, w2
  402a58:	bl	404ac4 <printf@plt+0x30d4>
  402a5c:	bl	40314c <printf@plt+0x175c>
  402a60:	b	402a70 <printf@plt+0x1080>
  402a64:	nop
  402a68:	b	402a70 <printf@plt+0x1080>
  402a6c:	nop
  402a70:	nop
  402a74:	ldp	x19, x20, [sp, #16]
  402a78:	ldr	x21, [sp, #32]
  402a7c:	ldp	x29, x30, [sp], #160
  402a80:	ret
  402a84:	stp	x29, x30, [sp, #-64]!
  402a88:	mov	x29, sp
  402a8c:	stp	x19, x20, [sp, #16]
  402a90:	str	w0, [sp, #44]
  402a94:	mov	x20, x1
  402a98:	mov	x19, x2
  402a9c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402aa0:	add	x0, x0, #0x40
  402aa4:	ldr	w0, [x0]
  402aa8:	str	w0, [sp, #60]
  402aac:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  402ab0:	add	x0, x0, #0xda0
  402ab4:	bl	401680 <puts@plt>
  402ab8:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  402abc:	add	x0, x0, #0xdb0
  402ac0:	bl	4019f0 <printf@plt>
  402ac4:	ldrb	w0, [x19]
  402ac8:	cmp	w0, #0x0
  402acc:	b.eq	402b10 <printf@plt+0x1120>  // b.none
  402ad0:	ldrb	w0, [x19]
  402ad4:	cmp	w0, #0x5c
  402ad8:	b.ne	402afc <printf@plt+0x110c>  // b.any
  402adc:	add	x0, x19, #0x1
  402ae0:	ldrb	w0, [x0]
  402ae4:	cmp	w0, #0x5c
  402ae8:	b.ne	402afc <printf@plt+0x110c>  // b.any
  402aec:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  402af0:	add	x0, x0, #0xdc0
  402af4:	bl	4019f0 <printf@plt>
  402af8:	add	x19, x19, #0x1
  402afc:	mov	x0, x19
  402b00:	add	x19, x0, #0x1
  402b04:	ldrb	w0, [x0]
  402b08:	bl	4017b0 <putchar@plt>
  402b0c:	b	402ac4 <printf@plt+0x10d4>
  402b10:	mov	w0, #0xa                   	// #10
  402b14:	bl	4017b0 <putchar@plt>
  402b18:	mov	x0, x20
  402b1c:	bl	403054 <printf@plt+0x1664>
  402b20:	ldr	w0, [sp, #44]
  402b24:	cmp	w0, #0xe
  402b28:	b.gt	402b80 <printf@plt+0x1190>
  402b2c:	ldr	w0, [sp, #44]
  402b30:	cmp	w0, #0xd
  402b34:	b.ge	402b64 <printf@plt+0x1174>  // b.tcont
  402b38:	ldr	w0, [sp, #44]
  402b3c:	cmp	w0, #0x2
  402b40:	b.eq	402b64 <printf@plt+0x1174>  // b.none
  402b44:	ldr	w0, [sp, #44]
  402b48:	cmp	w0, #0x2
  402b4c:	b.lt	402b80 <printf@plt+0x1190>  // b.tstop
  402b50:	ldr	w0, [sp, #44]
  402b54:	sub	w0, w0, #0xa
  402b58:	cmp	w0, #0x2
  402b5c:	b.hi	402b80 <printf@plt+0x1190>  // b.pmore
  402b60:	b	402b74 <printf@plt+0x1184>
  402b64:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  402b68:	add	x0, x0, #0xdc8
  402b6c:	bl	4019f0 <printf@plt>
  402b70:	b	402b80 <printf@plt+0x1190>
  402b74:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  402b78:	add	x0, x0, #0xdd8
  402b7c:	bl	4019f0 <printf@plt>
  402b80:	ldr	w0, [sp, #44]
  402b84:	cmp	w0, #0xf
  402b88:	cset	w1, hi  // hi = pmore
  402b8c:	and	w1, w1, #0xff
  402b90:	cmp	w1, #0x0
  402b94:	b.ne	402bf4 <printf@plt+0x1204>  // b.any
  402b98:	mov	x1, #0x1                   	// #1
  402b9c:	lsl	x0, x1, x0
  402ba0:	mov	x1, #0x5002                	// #20482
  402ba4:	and	x1, x0, x1
  402ba8:	cmp	x1, #0x0
  402bac:	cset	w1, ne  // ne = any
  402bb0:	and	w1, w1, #0xff
  402bb4:	cmp	w1, #0x0
  402bb8:	b.ne	402be8 <printf@plt+0x11f8>  // b.any
  402bbc:	mov	x1, #0x8804                	// #34820
  402bc0:	and	x0, x0, x1
  402bc4:	cmp	x0, #0x0
  402bc8:	cset	w0, ne  // ne = any
  402bcc:	and	w0, w0, #0xff
  402bd0:	cmp	w0, #0x0
  402bd4:	b.eq	402bf4 <printf@plt+0x1204>  // b.none
  402bd8:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  402bdc:	add	x0, x0, #0xde8
  402be0:	bl	4019f0 <printf@plt>
  402be4:	b	402bf4 <printf@plt+0x1204>
  402be8:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  402bec:	add	x0, x0, #0xe00
  402bf0:	bl	4019f0 <printf@plt>
  402bf4:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  402bf8:	add	x0, x0, #0xe10
  402bfc:	bl	401680 <puts@plt>
  402c00:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  402c04:	add	x0, x0, #0xe18
  402c08:	bl	401680 <puts@plt>
  402c0c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402c10:	add	x0, x0, #0x40
  402c14:	ldr	w1, [sp, #60]
  402c18:	str	w1, [x0]
  402c1c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402c20:	add	x0, x0, #0x188
  402c24:	ldr	w1, [x0]
  402c28:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402c2c:	add	x0, x0, #0x3c
  402c30:	str	w1, [x0]
  402c34:	nop
  402c38:	ldp	x19, x20, [sp, #16]
  402c3c:	ldp	x29, x30, [sp], #64
  402c40:	ret
  402c44:	stp	x29, x30, [sp, #-48]!
  402c48:	mov	x29, sp
  402c4c:	stp	x19, x20, [sp, #16]
  402c50:	mov	x20, x0
  402c54:	mov	x19, x1
  402c58:	str	w2, [sp, #44]
  402c5c:	ldr	w0, [sp, #44]
  402c60:	cmp	w0, #0x0
  402c64:	b.eq	402cdc <printf@plt+0x12ec>  // b.none
  402c68:	ldr	d1, [x20]
  402c6c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402c70:	add	x0, x0, #0x138
  402c74:	ldr	d0, [x0]
  402c78:	fmul	d0, d1, d0
  402c7c:	fcvtzs	w5, d0
  402c80:	ldr	d1, [x20, #8]
  402c84:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402c88:	add	x0, x0, #0x138
  402c8c:	ldr	d0, [x0]
  402c90:	fmul	d0, d1, d0
  402c94:	fcvtzs	w1, d0
  402c98:	ldr	d1, [x19]
  402c9c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402ca0:	add	x0, x0, #0x138
  402ca4:	ldr	d0, [x0]
  402ca8:	fmul	d0, d1, d0
  402cac:	fcvtzs	w2, d0
  402cb0:	ldr	d1, [x19, #8]
  402cb4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402cb8:	add	x0, x0, #0x138
  402cbc:	ldr	d0, [x0]
  402cc0:	fmul	d0, d1, d0
  402cc4:	fcvtzs	w0, d0
  402cc8:	ldr	w4, [sp, #44]
  402ccc:	mov	w3, w0
  402cd0:	mov	w0, w5
  402cd4:	bl	40331c <printf@plt+0x192c>
  402cd8:	b	402d4c <printf@plt+0x135c>
  402cdc:	ldr	d1, [x20]
  402ce0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402ce4:	add	x0, x0, #0x138
  402ce8:	ldr	d0, [x0]
  402cec:	fmul	d0, d1, d0
  402cf0:	fcvtzs	w5, d0
  402cf4:	ldr	d1, [x20, #8]
  402cf8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402cfc:	add	x0, x0, #0x138
  402d00:	ldr	d0, [x0]
  402d04:	fmul	d0, d1, d0
  402d08:	fcvtzs	w1, d0
  402d0c:	ldr	d1, [x19]
  402d10:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402d14:	add	x0, x0, #0x138
  402d18:	ldr	d0, [x0]
  402d1c:	fmul	d0, d1, d0
  402d20:	fcvtzs	w2, d0
  402d24:	ldr	d1, [x19, #8]
  402d28:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402d2c:	add	x0, x0, #0x138
  402d30:	ldr	d0, [x0]
  402d34:	fmul	d0, d1, d0
  402d38:	fcvtzs	w0, d0
  402d3c:	mov	w4, #0x0                   	// #0
  402d40:	mov	w3, w0
  402d44:	mov	w0, w5
  402d48:	bl	40331c <printf@plt+0x192c>
  402d4c:	nop
  402d50:	ldp	x19, x20, [sp, #16]
  402d54:	ldp	x29, x30, [sp], #48
  402d58:	ret
  402d5c:	stp	x29, x30, [sp, #-32]!
  402d60:	mov	x29, sp
  402d64:	str	w0, [sp, #28]
  402d68:	str	w1, [sp, #24]
  402d6c:	ldr	w0, [sp, #28]
  402d70:	sub	w1, w0, #0x1
  402d74:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402d78:	add	x0, x0, #0xb0
  402d7c:	sxtw	x1, w1
  402d80:	ldr	x3, [x0, x1, lsl #3]
  402d84:	ldr	w0, [sp, #24]
  402d88:	sub	w1, w0, #0x1
  402d8c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402d90:	add	x0, x0, #0xd0
  402d94:	sxtw	x1, w1
  402d98:	ldr	w0, [x0, x1, lsl #2]
  402d9c:	mov	w2, w0
  402da0:	mov	x1, x3
  402da4:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  402da8:	add	x0, x0, #0xe28
  402dac:	bl	4019f0 <printf@plt>
  402db0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402db4:	add	x0, x0, #0x30
  402db8:	fmov	d0, #-1.000000000000000000e+00
  402dbc:	str	d0, [x0]
  402dc0:	nop
  402dc4:	ldp	x29, x30, [sp], #32
  402dc8:	ret
  402dcc:	stp	x29, x30, [sp, #-48]!
  402dd0:	mov	x29, sp
  402dd4:	str	x19, [sp, #16]
  402dd8:	str	w0, [sp, #44]
  402ddc:	mov	w19, #0x0                   	// #0
  402de0:	ldr	w0, [sp, #44]
  402de4:	sub	w0, w0, #0x1
  402de8:	str	w0, [sp, #44]
  402dec:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  402df0:	add	x0, x0, #0x2f0
  402df4:	ldrsw	x1, [sp, #44]
  402df8:	ldr	w1, [x0, x1, lsl #2]
  402dfc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402e00:	add	x0, x0, #0x38
  402e04:	ldr	w0, [x0]
  402e08:	cmp	w1, w0
  402e0c:	cset	w0, ne  // ne = any
  402e10:	and	w0, w0, #0xff
  402e14:	cmp	w0, #0x0
  402e18:	b.eq	402e3c <printf@plt+0x144c>  // b.none
  402e1c:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  402e20:	add	x0, x0, #0x2f0
  402e24:	ldrsw	x1, [sp, #44]
  402e28:	ldr	w1, [x0, x1, lsl #2]
  402e2c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402e30:	add	x0, x0, #0x38
  402e34:	str	w1, [x0]
  402e38:	mov	w19, #0x1                   	// #1
  402e3c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402e40:	add	x0, x0, #0x80
  402e44:	ldrsw	x1, [sp, #44]
  402e48:	ldr	d1, [x0, x1, lsl #3]
  402e4c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402e50:	add	x0, x0, #0x30
  402e54:	ldr	d0, [x0]
  402e58:	fcmp	d1, d0
  402e5c:	b.eq	402ea4 <printf@plt+0x14b4>  // b.none
  402e60:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402e64:	add	x0, x0, #0x80
  402e68:	ldrsw	x1, [sp, #44]
  402e6c:	ldr	d0, [x0, x1, lsl #3]
  402e70:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402e74:	add	x0, x0, #0x30
  402e78:	str	d0, [x0]
  402e7c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402e80:	add	x0, x0, #0x30
  402e84:	ldr	d0, [x0]
  402e88:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402e8c:	add	x0, x0, #0x30
  402e90:	ldr	d1, [x0]
  402e94:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  402e98:	add	x0, x0, #0xe38
  402e9c:	bl	4019f0 <printf@plt>
  402ea0:	mov	w19, #0x1                   	// #1
  402ea4:	cmp	w19, #0x0
  402ea8:	b.eq	402eb0 <printf@plt+0x14c0>  // b.none
  402eac:	bl	40314c <printf@plt+0x175c>
  402eb0:	nop
  402eb4:	ldr	x19, [sp, #16]
  402eb8:	ldp	x29, x30, [sp], #48
  402ebc:	ret
  402ec0:	stp	x29, x30, [sp, #-48]!
  402ec4:	mov	x29, sp
  402ec8:	str	x19, [sp, #16]
  402ecc:	str	d0, [sp, #40]
  402ed0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402ed4:	add	x0, x0, #0x138
  402ed8:	ldr	d1, [x0]
  402edc:	ldr	d0, [sp, #40]
  402ee0:	fmul	d0, d1, d0
  402ee4:	fcvtzs	w19, d0
  402ee8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402eec:	add	x0, x0, #0x3c
  402ef0:	ldr	w0, [x0]
  402ef4:	sub	w0, w19, w0
  402ef8:	mov	w1, w0
  402efc:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  402f00:	add	x0, x0, #0xe50
  402f04:	bl	4019f0 <printf@plt>
  402f08:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402f0c:	add	x0, x0, #0x3c
  402f10:	str	w19, [x0]
  402f14:	nop
  402f18:	ldr	x19, [sp, #16]
  402f1c:	ldp	x29, x30, [sp], #48
  402f20:	ret
  402f24:	stp	x29, x30, [sp, #-48]!
  402f28:	mov	x29, sp
  402f2c:	str	x19, [sp, #16]
  402f30:	str	d0, [sp, #40]
  402f34:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402f38:	add	x0, x0, #0x138
  402f3c:	ldr	d1, [x0]
  402f40:	ldr	d0, [sp, #40]
  402f44:	fmul	d0, d1, d0
  402f48:	fcvtzs	w19, d0
  402f4c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402f50:	add	x0, x0, #0x44
  402f54:	ldr	w0, [x0]
  402f58:	sub	w0, w19, w0
  402f5c:	mov	w1, w0
  402f60:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  402f64:	add	x0, x0, #0xe50
  402f68:	bl	4019f0 <printf@plt>
  402f6c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402f70:	add	x0, x0, #0x44
  402f74:	str	w19, [x0]
  402f78:	nop
  402f7c:	ldr	x19, [sp, #16]
  402f80:	ldp	x29, x30, [sp], #48
  402f84:	ret
  402f88:	stp	x29, x30, [sp, #-48]!
  402f8c:	mov	x29, sp
  402f90:	str	x19, [sp, #16]
  402f94:	str	w0, [sp, #44]
  402f98:	str	w1, [sp, #40]
  402f9c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402fa0:	add	x0, x0, #0x40
  402fa4:	ldr	w0, [x0]
  402fa8:	ldr	w1, [sp, #40]
  402fac:	sub	w19, w1, w0
  402fb0:	cmp	w19, #0x0
  402fb4:	cset	w0, ne  // ne = any
  402fb8:	and	w0, w0, #0xff
  402fbc:	cmp	w0, #0x0
  402fc0:	b.eq	402fd4 <printf@plt+0x15e4>  // b.none
  402fc4:	mov	w1, w19
  402fc8:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  402fcc:	add	x0, x0, #0xe58
  402fd0:	bl	4019f0 <printf@plt>
  402fd4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402fd8:	add	x0, x0, #0x40
  402fdc:	ldr	w1, [sp, #40]
  402fe0:	str	w1, [x0]
  402fe4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402fe8:	add	x0, x0, #0x40
  402fec:	ldr	w1, [x0]
  402ff0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  402ff4:	add	x0, x0, #0x44
  402ff8:	str	w1, [x0]
  402ffc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  403000:	add	x0, x0, #0x3c
  403004:	ldr	w0, [x0]
  403008:	ldr	w1, [sp, #44]
  40300c:	sub	w19, w1, w0
  403010:	cmp	w19, #0x0
  403014:	cset	w0, ne  // ne = any
  403018:	and	w0, w0, #0xff
  40301c:	cmp	w0, #0x0
  403020:	b.eq	403044 <printf@plt+0x1654>  // b.none
  403024:	mov	w1, w19
  403028:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  40302c:	add	x0, x0, #0xe60
  403030:	bl	4019f0 <printf@plt>
  403034:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  403038:	add	x0, x0, #0x3c
  40303c:	ldr	w1, [sp, #44]
  403040:	str	w1, [x0]
  403044:	nop
  403048:	ldr	x19, [sp, #16]
  40304c:	ldp	x29, x30, [sp], #48
  403050:	ret
  403054:	stp	x29, x30, [sp, #-64]!
  403058:	mov	x29, sp
  40305c:	stp	x19, x20, [sp, #16]
  403060:	str	x21, [sp, #32]
  403064:	str	x0, [sp, #56]
  403068:	ldr	x0, [sp, #56]
  40306c:	ldr	d1, [x0]
  403070:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  403074:	add	x0, x0, #0x138
  403078:	ldr	d0, [x0]
  40307c:	fmul	d0, d1, d0
  403080:	fcvtzs	w19, d0
  403084:	ldr	x0, [sp, #56]
  403088:	ldr	d1, [x0, #8]
  40308c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  403090:	add	x0, x0, #0x138
  403094:	ldr	d0, [x0]
  403098:	fmul	d0, d1, d0
  40309c:	fcvtzs	w20, d0
  4030a0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4030a4:	add	x0, x0, #0x40
  4030a8:	ldr	w0, [x0]
  4030ac:	sub	w21, w20, w0
  4030b0:	cmp	w21, #0x0
  4030b4:	cset	w0, ne  // ne = any
  4030b8:	and	w0, w0, #0xff
  4030bc:	cmp	w0, #0x0
  4030c0:	b.eq	4030d4 <printf@plt+0x16e4>  // b.none
  4030c4:	mov	w1, w21
  4030c8:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  4030cc:	add	x0, x0, #0xe68
  4030d0:	bl	4019f0 <printf@plt>
  4030d4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4030d8:	add	x0, x0, #0x40
  4030dc:	str	w20, [x0]
  4030e0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4030e4:	add	x0, x0, #0x40
  4030e8:	ldr	w1, [x0]
  4030ec:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4030f0:	add	x0, x0, #0x44
  4030f4:	str	w1, [x0]
  4030f8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4030fc:	add	x0, x0, #0x3c
  403100:	ldr	w0, [x0]
  403104:	sub	w20, w19, w0
  403108:	cmp	w20, #0x0
  40310c:	cset	w0, ne  // ne = any
  403110:	and	w0, w0, #0xff
  403114:	cmp	w0, #0x0
  403118:	b.eq	403138 <printf@plt+0x1748>  // b.none
  40311c:	mov	w1, w20
  403120:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  403124:	add	x0, x0, #0xe60
  403128:	bl	4019f0 <printf@plt>
  40312c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  403130:	add	x0, x0, #0x3c
  403134:	str	w19, [x0]
  403138:	nop
  40313c:	ldp	x19, x20, [sp, #16]
  403140:	ldr	x21, [sp, #32]
  403144:	ldp	x29, x30, [sp], #64
  403148:	ret
  40314c:	stp	x29, x30, [sp, #-16]!
  403150:	mov	x29, sp
  403154:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  403158:	add	x0, x0, #0xe78
  40315c:	bl	401680 <puts@plt>
  403160:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  403164:	add	x0, x0, #0x188
  403168:	ldr	w1, [x0]
  40316c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  403170:	add	x0, x0, #0x3c
  403174:	str	w1, [x0]
  403178:	nop
  40317c:	ldp	x29, x30, [sp], #16
  403180:	ret
  403184:	stp	x29, x30, [sp, #-32]!
  403188:	mov	x29, sp
  40318c:	str	w0, [sp, #28]
  403190:	str	w1, [sp, #24]
  403194:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  403198:	add	x0, x0, #0xe80
  40319c:	bl	4019f0 <printf@plt>
  4031a0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4031a4:	add	x0, x0, #0x3c
  4031a8:	ldr	w0, [x0]
  4031ac:	ldr	w1, [sp, #28]
  4031b0:	sub	w0, w1, w0
  4031b4:	mov	w1, w0
  4031b8:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  4031bc:	add	x0, x0, #0xe50
  4031c0:	bl	4019f0 <printf@plt>
  4031c4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4031c8:	add	x0, x0, #0x44
  4031cc:	ldr	w0, [x0]
  4031d0:	ldr	w1, [sp, #24]
  4031d4:	sub	w0, w1, w0
  4031d8:	mov	w1, w0
  4031dc:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  4031e0:	add	x0, x0, #0xe88
  4031e4:	bl	4019f0 <printf@plt>
  4031e8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4031ec:	add	x0, x0, #0x3c
  4031f0:	ldr	w1, [sp, #28]
  4031f4:	str	w1, [x0]
  4031f8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4031fc:	add	x0, x0, #0x40
  403200:	ldr	w1, [sp, #24]
  403204:	str	w1, [x0]
  403208:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40320c:	add	x0, x0, #0x40
  403210:	ldr	w1, [x0]
  403214:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  403218:	add	x0, x0, #0x44
  40321c:	str	w1, [x0]
  403220:	nop
  403224:	ldp	x29, x30, [sp], #32
  403228:	ret
  40322c:	sub	sp, sp, #0x670
  403230:	stp	x29, x30, [sp]
  403234:	mov	x29, sp
  403238:	str	x19, [sp, #16]
  40323c:	str	x0, [sp, #40]
  403240:	str	w1, [sp, #36]
  403244:	mov	w19, #0x1                   	// #1
  403248:	ldr	x0, [sp, #40]
  40324c:	cmp	x0, #0x0
  403250:	b.eq	4032c0 <printf@plt+0x18d0>  // b.none
  403254:	ldr	x0, [sp, #40]
  403258:	ldr	d1, [x0]
  40325c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  403260:	add	x0, x0, #0x138
  403264:	ldr	d0, [x0]
  403268:	fmul	d0, d1, d0
  40326c:	fcvtzs	w2, d0
  403270:	sxtw	x0, w19
  403274:	lsl	x0, x0, #2
  403278:	add	x1, sp, #0x350
  40327c:	str	w2, [x1, x0]
  403280:	ldr	x0, [sp, #40]
  403284:	ldr	d1, [x0, #8]
  403288:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40328c:	add	x0, x0, #0x138
  403290:	ldr	d0, [x0]
  403294:	fmul	d0, d1, d0
  403298:	fcvtzs	w2, d0
  40329c:	sxtw	x0, w19
  4032a0:	lsl	x0, x0, #2
  4032a4:	add	x1, sp, #0x30
  4032a8:	str	w2, [x1, x0]
  4032ac:	ldr	x0, [sp, #40]
  4032b0:	ldr	x0, [x0, #16]
  4032b4:	str	x0, [sp, #40]
  4032b8:	add	w19, w19, #0x1
  4032bc:	b	403248 <printf@plt+0x1858>
  4032c0:	sub	w19, w19, #0x1
  4032c4:	cmp	w19, #0x0
  4032c8:	cset	w0, ne  // ne = any
  4032cc:	and	w0, w0, #0xff
  4032d0:	cmp	w0, #0x0
  4032d4:	b.eq	403308 <printf@plt+0x1918>  // b.none
  4032d8:	ldr	w0, [sp, #36]
  4032dc:	cmp	w0, #0x5
  4032e0:	b.ne	4032f8 <printf@plt+0x1908>  // b.any
  4032e4:	add	x1, sp, #0x30
  4032e8:	add	x0, sp, #0x350
  4032ec:	mov	w2, w19
  4032f0:	bl	4038b4 <printf@plt+0x1ec4>
  4032f4:	b	403308 <printf@plt+0x1918>
  4032f8:	add	x1, sp, #0x30
  4032fc:	add	x0, sp, #0x350
  403300:	mov	w2, w19
  403304:	bl	40350c <printf@plt+0x1b1c>
  403308:	nop
  40330c:	ldr	x19, [sp, #16]
  403310:	ldp	x29, x30, [sp]
  403314:	add	sp, sp, #0x670
  403318:	ret
  40331c:	stp	x29, x30, [sp, #-144]!
  403320:	mov	x29, sp
  403324:	stp	x19, x20, [sp, #16]
  403328:	stp	x21, x22, [sp, #32]
  40332c:	stp	x23, x24, [sp, #48]
  403330:	str	x25, [sp, #64]
  403334:	str	d8, [sp, #72]
  403338:	mov	w21, w0
  40333c:	mov	w22, w1
  403340:	str	w2, [sp, #92]
  403344:	str	w3, [sp, #88]
  403348:	str	w4, [sp, #84]
  40334c:	ldr	w0, [sp, #92]
  403350:	sub	w0, w0, w21
  403354:	scvtf	d0, w0
  403358:	str	d0, [sp, #136]
  40335c:	ldr	w0, [sp, #88]
  403360:	sub	w0, w0, w22
  403364:	scvtf	d0, w0
  403368:	str	d0, [sp, #128]
  40336c:	mov	w23, #0x0                   	// #0
  403370:	ldr	d1, [sp, #128]
  403374:	ldr	d0, [sp, #136]
  403378:	bl	40c948 <printf@plt+0xaf58>
  40337c:	fmov	d1, d0
  403380:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  403384:	add	x0, x0, #0x28
  403388:	ldr	w0, [x0]
  40338c:	scvtf	d0, w0
  403390:	fdiv	d1, d1, d0
  403394:	fmov	d0, #1.000000000000000000e+00
  403398:	fadd	d0, d1, d0
  40339c:	mov	x0, #0x4050000000000000    	// #4634204016564240384
  4033a0:	fmov	d1, x0
  4033a4:	fmul	d0, d0, d1
  4033a8:	str	d0, [sp, #120]
  4033ac:	add	x0, sp, #0x6c
  4033b0:	ldr	d0, [sp, #120]
  4033b4:	bl	401650 <frexp@plt>
  4033b8:	mov	w19, #0x1                   	// #1
  4033bc:	ldr	w0, [sp, #108]
  4033c0:	cmp	w19, w0
  4033c4:	b.ge	4033d0 <printf@plt+0x19e0>  // b.tcont
  4033c8:	lsl	w19, w19, #1
  4033cc:	b	4033bc <printf@plt+0x19cc>
  4033d0:	sub	w19, w19, #0x1
  4033d4:	ldr	d0, [sp, #120]
  4033d8:	fmov	d1, #1.000000000000000000e+00
  4033dc:	fdiv	d8, d1, d0
  4033e0:	ldr	d0, [sp, #120]
  4033e4:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  4033e8:	ldr	d1, [x0, #3728]
  4033ec:	fmul	d0, d0, d1
  4033f0:	str	d0, [sp, #112]
  4033f4:	ldr	w0, [sp, #84]
  4033f8:	cmp	w0, #0x0
  4033fc:	b.ne	40340c <printf@plt+0x1a1c>  // b.any
  403400:	ldr	d0, [sp, #112]
  403404:	fcvtzs	w20, d0
  403408:	b	403430 <printf@plt+0x1a40>
  40340c:	ldr	w0, [sp, #84]
  403410:	scvtf	d1, w0
  403414:	ldr	d0, [sp, #112]
  403418:	fmul	d0, d1, d0
  40341c:	mov	x0, #0x800000000000        	// #140737488355328
  403420:	movk	x0, #0x4076, lsl #48
  403424:	fmov	d1, x0
  403428:	fdiv	d0, d0, d1
  40342c:	fcvtzs	w20, d0
  403430:	ldr	w1, [sp, #88]
  403434:	ldr	w0, [sp, #92]
  403438:	bl	404ac4 <printf@plt+0x30d4>
  40343c:	sub	w20, w20, #0x1
  403440:	mvn	w0, w20
  403444:	lsr	w0, w0, #31
  403448:	and	w0, w0, #0xff
  40344c:	cmp	w0, #0x0
  403450:	b.eq	4034ec <printf@plt+0x1afc>  // b.none
  403454:	ldr	d0, [sp, #128]
  403458:	fmul	d0, d8, d0
  40345c:	ldr	d1, [sp, #136]
  403460:	fadd	d0, d1, d0
  403464:	str	d0, [sp, #136]
  403468:	ldr	d1, [sp, #136]
  40346c:	fmov	d0, #5.000000000000000000e-01
  403470:	fadd	d0, d1, d0
  403474:	fcvtzs	w0, d0
  403478:	add	w24, w21, w0
  40347c:	ldr	d0, [sp, #136]
  403480:	fmul	d0, d8, d0
  403484:	ldr	d1, [sp, #128]
  403488:	fsub	d0, d1, d0
  40348c:	str	d0, [sp, #128]
  403490:	ldr	d1, [sp, #128]
  403494:	fmov	d0, #5.000000000000000000e-01
  403498:	fadd	d0, d1, d0
  40349c:	fcvtzs	w0, d0
  4034a0:	add	w25, w22, w0
  4034a4:	and	w0, w20, w19
  4034a8:	cmp	w0, #0x0
  4034ac:	b.ne	40343c <printf@plt+0x1a4c>  // b.any
  4034b0:	mov	w1, w25
  4034b4:	mov	w0, w24
  4034b8:	bl	404ac4 <printf@plt+0x30d4>
  4034bc:	mov	w0, w23
  4034c0:	add	w23, w0, #0x1
  4034c4:	cmp	w0, #0x1
  4034c8:	cset	w0, gt
  4034cc:	and	w0, w0, #0xff
  4034d0:	cmp	w0, #0x0
  4034d4:	b.eq	40343c <printf@plt+0x1a4c>  // b.none
  4034d8:	mov	w23, #0x0                   	// #0
  4034dc:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  4034e0:	add	x0, x0, #0xd80
  4034e4:	bl	401680 <puts@plt>
  4034e8:	b	40343c <printf@plt+0x1a4c>
  4034ec:	nop
  4034f0:	ldp	x19, x20, [sp, #16]
  4034f4:	ldp	x21, x22, [sp, #32]
  4034f8:	ldp	x23, x24, [sp, #48]
  4034fc:	ldr	x25, [sp, #64]
  403500:	ldr	d8, [sp, #72]
  403504:	ldp	x29, x30, [sp], #144
  403508:	ret
  40350c:	stp	x29, x30, [sp, #-128]!
  403510:	mov	x29, sp
  403514:	stp	x19, x20, [sp, #16]
  403518:	stp	x21, x22, [sp, #32]
  40351c:	str	x23, [sp, #48]
  403520:	mov	x20, x0
  403524:	mov	x19, x1
  403528:	str	w2, [sp, #76]
  40352c:	str	wzr, [sp, #120]
  403530:	add	x0, x20, #0x4
  403534:	ldr	w1, [x0]
  403538:	ldrsw	x0, [sp, #76]
  40353c:	lsl	x0, x0, #2
  403540:	add	x0, x20, x0
  403544:	ldr	w0, [x0]
  403548:	cmp	w1, w0
  40354c:	b.ne	4035d4 <printf@plt+0x1be4>  // b.any
  403550:	add	x0, x19, #0x4
  403554:	ldr	w1, [x0]
  403558:	ldrsw	x0, [sp, #76]
  40355c:	lsl	x0, x0, #2
  403560:	add	x0, x19, x0
  403564:	ldr	w0, [x0]
  403568:	cmp	w1, w0
  40356c:	b.ne	4035d4 <printf@plt+0x1be4>  // b.any
  403570:	ldrsw	x0, [sp, #76]
  403574:	lsl	x0, x0, #2
  403578:	sub	x0, x0, #0x4
  40357c:	add	x0, x20, x0
  403580:	ldr	w0, [x0]
  403584:	str	w0, [x20]
  403588:	ldrsw	x0, [sp, #76]
  40358c:	lsl	x0, x0, #2
  403590:	sub	x0, x0, #0x4
  403594:	add	x0, x19, x0
  403598:	ldr	w0, [x0]
  40359c:	str	w0, [x19]
  4035a0:	ldrsw	x0, [sp, #76]
  4035a4:	add	x0, x0, #0x1
  4035a8:	lsl	x0, x0, #2
  4035ac:	add	x0, x20, x0
  4035b0:	ldr	w1, [x20, #8]
  4035b4:	str	w1, [x0]
  4035b8:	ldrsw	x0, [sp, #76]
  4035bc:	add	x0, x0, #0x1
  4035c0:	lsl	x0, x0, #2
  4035c4:	add	x0, x19, x0
  4035c8:	ldr	w1, [x19, #8]
  4035cc:	str	w1, [x0]
  4035d0:	b	40362c <printf@plt+0x1c3c>
  4035d4:	ldr	w0, [x20, #4]
  4035d8:	str	w0, [x20]
  4035dc:	ldr	w0, [x19, #4]
  4035e0:	str	w0, [x19]
  4035e4:	ldrsw	x0, [sp, #76]
  4035e8:	lsl	x0, x0, #2
  4035ec:	add	x1, x20, x0
  4035f0:	ldrsw	x0, [sp, #76]
  4035f4:	add	x0, x0, #0x1
  4035f8:	lsl	x0, x0, #2
  4035fc:	add	x0, x20, x0
  403600:	ldr	w1, [x1]
  403604:	str	w1, [x0]
  403608:	ldrsw	x0, [sp, #76]
  40360c:	lsl	x0, x0, #2
  403610:	add	x1, x19, x0
  403614:	ldrsw	x0, [sp, #76]
  403618:	add	x0, x0, #0x1
  40361c:	lsl	x0, x0, #2
  403620:	add	x0, x19, x0
  403624:	ldr	w1, [x1]
  403628:	str	w1, [x0]
  40362c:	ldr	w1, [x20]
  403630:	add	x0, x20, #0x4
  403634:	ldr	w0, [x0]
  403638:	add	w0, w1, w0
  40363c:	lsr	w1, w0, #31
  403640:	add	w0, w1, w0
  403644:	asr	w0, w0, #1
  403648:	str	w0, [sp, #116]
  40364c:	ldr	w1, [x19]
  403650:	add	x0, x19, #0x4
  403654:	ldr	w0, [x0]
  403658:	add	w0, w1, w0
  40365c:	lsr	w1, w0, #31
  403660:	add	w0, w1, w0
  403664:	asr	w0, w0, #1
  403668:	str	w0, [sp, #112]
  40366c:	ldr	w1, [sp, #112]
  403670:	ldr	w0, [sp, #116]
  403674:	bl	402f88 <printf@plt+0x1598>
  403678:	ldr	w0, [sp, #76]
  40367c:	sub	w1, w0, #0x1
  403680:	str	w1, [sp, #76]
  403684:	cmp	w0, #0x0
  403688:	cset	w0, ne  // ne = any
  40368c:	and	w0, w0, #0xff
  403690:	cmp	w0, #0x0
  403694:	b.eq	40389c <printf@plt+0x1eac>  // b.none
  403698:	ldr	w1, [x20]
  40369c:	add	x0, x20, #0x4
  4036a0:	ldr	w0, [x0]
  4036a4:	sub	w22, w1, w0
  4036a8:	ldr	w1, [x19]
  4036ac:	add	x0, x19, #0x4
  4036b0:	ldr	w0, [x0]
  4036b4:	sub	w23, w1, w0
  4036b8:	scvtf	d0, w22
  4036bc:	scvtf	d1, w23
  4036c0:	bl	40c948 <printf@plt+0xaf58>
  4036c4:	fcvtzs	w21, d0
  4036c8:	add	x0, x20, #0x4
  4036cc:	ldr	w1, [x0]
  4036d0:	add	x0, x20, #0x8
  4036d4:	ldr	w0, [x0]
  4036d8:	sub	w22, w1, w0
  4036dc:	add	x0, x19, #0x4
  4036e0:	ldr	w1, [x0]
  4036e4:	add	x0, x19, #0x8
  4036e8:	ldr	w0, [x0]
  4036ec:	sub	w23, w1, w0
  4036f0:	scvtf	d0, w22
  4036f4:	scvtf	d1, w23
  4036f8:	bl	40c948 <printf@plt+0xaf58>
  4036fc:	fcvtzs	w0, d0
  403700:	add	w0, w21, w0
  403704:	scvtf	d1, w0
  403708:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40370c:	add	x0, x0, #0x28
  403710:	ldr	w0, [x0]
  403714:	scvtf	d0, w0
  403718:	fdiv	d0, d1, d0
  40371c:	mov	x0, #0x4050000000000000    	// #4634204016564240384
  403720:	fmov	d1, x0
  403724:	fmul	d0, d0, d1
  403728:	fcvtzs	w21, d0
  40372c:	mov	w0, #0x1                   	// #1
  403730:	str	w0, [sp, #124]
  403734:	ldr	w0, [sp, #124]
  403738:	cmp	w0, w21
  40373c:	b.ge	403890 <printf@plt+0x1ea0>  // b.tcont
  403740:	ldr	w0, [sp, #124]
  403744:	scvtf	d1, w0
  403748:	scvtf	d0, w21
  40374c:	fdiv	d0, d1, d0
  403750:	str	d0, [sp, #104]
  403754:	ldr	d0, [sp, #104]
  403758:	fmul	d0, d0, d0
  40375c:	str	d0, [sp, #96]
  403760:	ldr	d1, [sp, #96]
  403764:	fmov	d0, #1.000000000000000000e+00
  403768:	fadd	d1, d1, d0
  40376c:	ldr	d0, [sp, #104]
  403770:	fadd	d0, d0, d0
  403774:	fsub	d0, d1, d0
  403778:	str	d0, [sp, #88]
  40377c:	ldr	d1, [sp, #88]
  403780:	ldr	d0, [sp, #96]
  403784:	fadd	d0, d1, d0
  403788:	fmov	d1, #2.000000000000000000e+00
  40378c:	fsub	d0, d1, d0
  403790:	str	d0, [sp, #80]
  403794:	add	x0, x20, #0x8
  403798:	ldr	w0, [x0]
  40379c:	scvtf	d1, w0
  4037a0:	ldr	d0, [sp, #96]
  4037a4:	fmul	d1, d1, d0
  4037a8:	add	x0, x20, #0x4
  4037ac:	ldr	w0, [x0]
  4037b0:	scvtf	d2, w0
  4037b4:	ldr	d0, [sp, #80]
  4037b8:	fmul	d0, d2, d0
  4037bc:	fadd	d1, d1, d0
  4037c0:	ldr	w0, [x20]
  4037c4:	scvtf	d2, w0
  4037c8:	ldr	d0, [sp, #88]
  4037cc:	fmul	d0, d2, d0
  4037d0:	fadd	d0, d1, d0
  4037d4:	fcvtzs	w0, d0
  4037d8:	add	w0, w0, #0x1
  4037dc:	lsr	w1, w0, #31
  4037e0:	add	w0, w1, w0
  4037e4:	asr	w0, w0, #1
  4037e8:	mov	w22, w0
  4037ec:	add	x0, x19, #0x8
  4037f0:	ldr	w0, [x0]
  4037f4:	scvtf	d1, w0
  4037f8:	ldr	d0, [sp, #96]
  4037fc:	fmul	d1, d1, d0
  403800:	add	x0, x19, #0x4
  403804:	ldr	w0, [x0]
  403808:	scvtf	d2, w0
  40380c:	ldr	d0, [sp, #80]
  403810:	fmul	d0, d2, d0
  403814:	fadd	d1, d1, d0
  403818:	ldr	w0, [x19]
  40381c:	scvtf	d2, w0
  403820:	ldr	d0, [sp, #88]
  403824:	fmul	d0, d2, d0
  403828:	fadd	d0, d1, d0
  40382c:	fcvtzs	w0, d0
  403830:	add	w0, w0, #0x1
  403834:	lsr	w1, w0, #31
  403838:	add	w0, w1, w0
  40383c:	asr	w0, w0, #1
  403840:	mov	w23, w0
  403844:	mov	w1, w23
  403848:	mov	w0, w22
  40384c:	bl	404ac4 <printf@plt+0x30d4>
  403850:	ldr	w0, [sp, #120]
  403854:	add	w1, w0, #0x1
  403858:	str	w1, [sp, #120]
  40385c:	cmp	w0, #0x1
  403860:	cset	w0, gt
  403864:	and	w0, w0, #0xff
  403868:	cmp	w0, #0x0
  40386c:	b.eq	403880 <printf@plt+0x1e90>  // b.none
  403870:	str	wzr, [sp, #120]
  403874:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  403878:	add	x0, x0, #0xd80
  40387c:	bl	401680 <puts@plt>
  403880:	ldr	w0, [sp, #124]
  403884:	add	w0, w0, #0x1
  403888:	str	w0, [sp, #124]
  40388c:	b	403734 <printf@plt+0x1d44>
  403890:	add	x20, x20, #0x4
  403894:	add	x19, x19, #0x4
  403898:	b	403678 <printf@plt+0x1c88>
  40389c:	nop
  4038a0:	ldp	x19, x20, [sp, #16]
  4038a4:	ldp	x21, x22, [sp, #32]
  4038a8:	ldr	x23, [sp, #48]
  4038ac:	ldp	x29, x30, [sp], #128
  4038b0:	ret
  4038b4:	mov	x12, #0x2c40                	// #11328
  4038b8:	sub	sp, sp, x12
  4038bc:	stp	x29, x30, [sp]
  4038c0:	mov	x29, sp
  4038c4:	stp	x19, x20, [sp, #16]
  4038c8:	stp	x21, x22, [sp, #32]
  4038cc:	str	x0, [sp, #72]
  4038d0:	str	x1, [sp, #64]
  4038d4:	str	w2, [sp, #60]
  4038d8:	str	wzr, [sp, #11324]
  4038dc:	ldr	x0, [sp, #72]
  4038e0:	ldr	w0, [x0, #4]
  4038e4:	str	w0, [sp, #11320]
  4038e8:	ldr	x0, [sp, #64]
  4038ec:	ldr	w0, [x0, #4]
  4038f0:	str	w0, [sp, #11316]
  4038f4:	ldr	w1, [sp, #11316]
  4038f8:	ldr	w0, [sp, #11320]
  4038fc:	bl	402f88 <printf@plt+0x1598>
  403900:	add	x0, sp, #0x2, lsl #12
  403904:	add	x0, x0, #0x5d8
  403908:	ldr	w3, [sp, #60]
  40390c:	mov	x2, x0
  403910:	ldr	x1, [sp, #64]
  403914:	ldr	x0, [sp, #72]
  403918:	bl	403c78 <printf@plt+0x2288>
  40391c:	ldr	x0, [sp, #72]
  403920:	add	x0, x0, #0x4
  403924:	ldr	w1, [x0]
  403928:	ldrsw	x0, [sp, #60]
  40392c:	lsl	x0, x0, #2
  403930:	ldr	x2, [sp, #72]
  403934:	add	x0, x2, x0
  403938:	ldr	w0, [x0]
  40393c:	cmp	w1, w0
  403940:	b.ne	4039d4 <printf@plt+0x1fe4>  // b.any
  403944:	ldr	x0, [sp, #64]
  403948:	add	x0, x0, #0x4
  40394c:	ldr	w1, [x0]
  403950:	ldrsw	x0, [sp, #60]
  403954:	lsl	x0, x0, #2
  403958:	ldr	x2, [sp, #64]
  40395c:	add	x0, x2, x0
  403960:	ldr	w0, [x0]
  403964:	cmp	w1, w0
  403968:	b.ne	4039d4 <printf@plt+0x1fe4>  // b.any
  40396c:	add	x3, sp, #0x698
  403970:	add	x2, sp, #0x1, lsl #12
  403974:	add	x2, x2, #0x318
  403978:	add	x1, sp, #0x1, lsl #12
  40397c:	add	x1, x1, #0xf98
  403980:	add	x0, sp, #0x2, lsl #12
  403984:	add	x0, x0, #0x5d8
  403988:	ldr	w5, [sp, #60]
  40398c:	mov	x4, x3
  403990:	mov	x3, x2
  403994:	mov	x2, x1
  403998:	ldr	x1, [sp, #72]
  40399c:	bl	403dd8 <printf@plt+0x23e8>
  4039a0:	add	x3, sp, #0x58
  4039a4:	add	x2, sp, #0xcd8
  4039a8:	add	x1, sp, #0x1, lsl #12
  4039ac:	add	x1, x1, #0x958
  4039b0:	add	x0, sp, #0x2, lsl #12
  4039b4:	add	x0, x0, #0x5d8
  4039b8:	ldr	w5, [sp, #60]
  4039bc:	mov	x4, x3
  4039c0:	mov	x3, x2
  4039c4:	mov	x2, x1
  4039c8:	ldr	x1, [sp, #64]
  4039cc:	bl	403dd8 <printf@plt+0x23e8>
  4039d0:	b	403a38 <printf@plt+0x2048>
  4039d4:	add	x3, sp, #0x698
  4039d8:	add	x2, sp, #0x1, lsl #12
  4039dc:	add	x2, x2, #0x318
  4039e0:	add	x1, sp, #0x1, lsl #12
  4039e4:	add	x1, x1, #0xf98
  4039e8:	add	x0, sp, #0x2, lsl #12
  4039ec:	add	x0, x0, #0x5d8
  4039f0:	ldr	w5, [sp, #60]
  4039f4:	mov	x4, x3
  4039f8:	mov	x3, x2
  4039fc:	mov	x2, x1
  403a00:	ldr	x1, [sp, #72]
  403a04:	bl	404578 <printf@plt+0x2b88>
  403a08:	add	x3, sp, #0x58
  403a0c:	add	x2, sp, #0xcd8
  403a10:	add	x1, sp, #0x1, lsl #12
  403a14:	add	x1, x1, #0x958
  403a18:	add	x0, sp, #0x2, lsl #12
  403a1c:	add	x0, x0, #0x5d8
  403a20:	ldr	w5, [sp, #60]
  403a24:	mov	x4, x3
  403a28:	mov	x3, x2
  403a2c:	mov	x2, x1
  403a30:	ldr	x1, [sp, #64]
  403a34:	bl	404578 <printf@plt+0x2b88>
  403a38:	mov	w19, #0x1                   	// #1
  403a3c:	ldr	w0, [sp, #60]
  403a40:	cmp	w19, w0
  403a44:	b.ge	403c5c <printf@plt+0x226c>  // b.tcont
  403a48:	sxtw	x0, w19
  403a4c:	lsl	x0, x0, #2
  403a50:	ldr	x1, [sp, #72]
  403a54:	add	x0, x1, x0
  403a58:	ldr	w1, [x0]
  403a5c:	sxtw	x0, w19
  403a60:	add	x0, x0, #0x1
  403a64:	lsl	x0, x0, #2
  403a68:	ldr	x2, [sp, #72]
  403a6c:	add	x0, x2, x0
  403a70:	ldr	w0, [x0]
  403a74:	cmp	w1, w0
  403a78:	b.ne	403ab0 <printf@plt+0x20c0>  // b.any
  403a7c:	sxtw	x0, w19
  403a80:	lsl	x0, x0, #2
  403a84:	ldr	x1, [sp, #64]
  403a88:	add	x0, x1, x0
  403a8c:	ldr	w1, [x0]
  403a90:	sxtw	x0, w19
  403a94:	add	x0, x0, #0x1
  403a98:	lsl	x0, x0, #2
  403a9c:	ldr	x2, [sp, #64]
  403aa0:	add	x0, x2, x0
  403aa4:	ldr	w0, [x0]
  403aa8:	cmp	w1, w0
  403aac:	b.eq	403c50 <printf@plt+0x2260>  // b.none
  403ab0:	mov	w20, #0x0                   	// #0
  403ab4:	cmp	w20, #0x40
  403ab8:	b.gt	403c54 <printf@plt+0x2264>
  403abc:	scvtf	d1, w20
  403ac0:	sxtw	x0, w19
  403ac4:	lsl	x0, x0, #3
  403ac8:	add	x1, sp, #0x2, lsl #12
  403acc:	add	x1, x1, #0x5d8
  403ad0:	ldr	d0, [x1, x0]
  403ad4:	fmul	d0, d1, d0
  403ad8:	mov	x0, #0x4050000000000000    	// #4634204016564240384
  403adc:	fmov	d1, x0
  403ae0:	fdiv	d0, d0, d1
  403ae4:	str	d0, [sp, #11304]
  403ae8:	ldr	d0, [sp, #11304]
  403aec:	fmul	d0, d0, d0
  403af0:	str	d0, [sp, #11296]
  403af4:	ldr	d0, [sp, #11304]
  403af8:	fmul	d0, d0, d0
  403afc:	ldr	d1, [sp, #11304]
  403b00:	fmul	d0, d1, d0
  403b04:	str	d0, [sp, #11288]
  403b08:	sxtw	x0, w19
  403b0c:	lsl	x0, x0, #2
  403b10:	ldr	x1, [sp, #72]
  403b14:	add	x0, x1, x0
  403b18:	ldr	w1, [x0]
  403b1c:	sxtw	x0, w19
  403b20:	lsl	x0, x0, #3
  403b24:	add	x2, sp, #0x1, lsl #12
  403b28:	add	x2, x2, #0xf98
  403b2c:	ldr	d1, [x2, x0]
  403b30:	ldr	d0, [sp, #11304]
  403b34:	fmul	d1, d1, d0
  403b38:	sxtw	x0, w19
  403b3c:	lsl	x0, x0, #3
  403b40:	add	x2, sp, #0x1, lsl #12
  403b44:	add	x2, x2, #0x318
  403b48:	ldr	d2, [x2, x0]
  403b4c:	ldr	d0, [sp, #11296]
  403b50:	fmul	d2, d2, d0
  403b54:	fmov	d0, #2.000000000000000000e+00
  403b58:	fdiv	d0, d2, d0
  403b5c:	fadd	d1, d1, d0
  403b60:	sxtw	x0, w19
  403b64:	lsl	x0, x0, #3
  403b68:	add	x2, sp, #0x698
  403b6c:	ldr	d2, [x2, x0]
  403b70:	ldr	d0, [sp, #11288]
  403b74:	fmul	d2, d2, d0
  403b78:	fmov	d0, #6.000000000000000000e+00
  403b7c:	fdiv	d0, d2, d0
  403b80:	fadd	d0, d1, d0
  403b84:	fcvtzs	w0, d0
  403b88:	add	w21, w1, w0
  403b8c:	sxtw	x0, w19
  403b90:	lsl	x0, x0, #2
  403b94:	ldr	x1, [sp, #64]
  403b98:	add	x0, x1, x0
  403b9c:	ldr	w1, [x0]
  403ba0:	sxtw	x0, w19
  403ba4:	lsl	x0, x0, #3
  403ba8:	add	x2, sp, #0x1, lsl #12
  403bac:	add	x2, x2, #0x958
  403bb0:	ldr	d1, [x2, x0]
  403bb4:	ldr	d0, [sp, #11304]
  403bb8:	fmul	d1, d1, d0
  403bbc:	sxtw	x0, w19
  403bc0:	lsl	x0, x0, #3
  403bc4:	add	x2, sp, #0xcd8
  403bc8:	ldr	d2, [x2, x0]
  403bcc:	ldr	d0, [sp, #11296]
  403bd0:	fmul	d2, d2, d0
  403bd4:	fmov	d0, #2.000000000000000000e+00
  403bd8:	fdiv	d0, d2, d0
  403bdc:	fadd	d1, d1, d0
  403be0:	sxtw	x0, w19
  403be4:	lsl	x0, x0, #3
  403be8:	add	x2, sp, #0x58
  403bec:	ldr	d2, [x2, x0]
  403bf0:	ldr	d0, [sp, #11288]
  403bf4:	fmul	d2, d2, d0
  403bf8:	fmov	d0, #6.000000000000000000e+00
  403bfc:	fdiv	d0, d2, d0
  403c00:	fadd	d0, d1, d0
  403c04:	fcvtzs	w0, d0
  403c08:	add	w22, w1, w0
  403c0c:	mov	w1, w22
  403c10:	mov	w0, w21
  403c14:	bl	404ac4 <printf@plt+0x30d4>
  403c18:	ldr	w0, [sp, #11324]
  403c1c:	add	w1, w0, #0x1
  403c20:	str	w1, [sp, #11324]
  403c24:	cmp	w0, #0x1
  403c28:	cset	w0, gt
  403c2c:	and	w0, w0, #0xff
  403c30:	cmp	w0, #0x0
  403c34:	b.eq	403c48 <printf@plt+0x2258>  // b.none
  403c38:	str	wzr, [sp, #11324]
  403c3c:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  403c40:	add	x0, x0, #0xd80
  403c44:	bl	401680 <puts@plt>
  403c48:	add	w20, w20, #0x1
  403c4c:	b	403ab4 <printf@plt+0x20c4>
  403c50:	nop
  403c54:	add	w19, w19, #0x1
  403c58:	b	403a3c <printf@plt+0x204c>
  403c5c:	nop
  403c60:	ldp	x19, x20, [sp, #16]
  403c64:	ldp	x21, x22, [sp, #32]
  403c68:	ldp	x29, x30, [sp]
  403c6c:	mov	x12, #0x2c40                	// #11328
  403c70:	add	sp, sp, x12
  403c74:	ret
  403c78:	sub	sp, sp, #0x690
  403c7c:	stp	x29, x30, [sp]
  403c80:	mov	x29, sp
  403c84:	stp	x19, x20, [sp, #16]
  403c88:	stp	x21, x22, [sp, #32]
  403c8c:	str	x0, [sp, #72]
  403c90:	str	x1, [sp, #64]
  403c94:	str	x2, [sp, #56]
  403c98:	str	w3, [sp, #52]
  403c9c:	mov	w19, #0x1                   	// #1
  403ca0:	ldr	w0, [sp, #52]
  403ca4:	cmp	w19, w0
  403ca8:	b.gt	403d6c <printf@plt+0x237c>
  403cac:	sxtw	x0, w19
  403cb0:	lsl	x0, x0, #3
  403cb4:	add	x1, sp, #0x50
  403cb8:	str	xzr, [x1, x0]
  403cbc:	mov	w20, #0x1                   	// #1
  403cc0:	cmp	w20, w19
  403cc4:	b.ge	403d64 <printf@plt+0x2374>  // b.tcont
  403cc8:	sxtw	x0, w20
  403ccc:	add	x0, x0, #0x1
  403cd0:	lsl	x0, x0, #2
  403cd4:	ldr	x1, [sp, #72]
  403cd8:	add	x0, x1, x0
  403cdc:	ldr	w1, [x0]
  403ce0:	sxtw	x0, w20
  403ce4:	lsl	x0, x0, #2
  403ce8:	ldr	x2, [sp, #72]
  403cec:	add	x0, x2, x0
  403cf0:	ldr	w0, [x0]
  403cf4:	sub	w22, w1, w0
  403cf8:	sxtw	x0, w20
  403cfc:	add	x0, x0, #0x1
  403d00:	lsl	x0, x0, #2
  403d04:	ldr	x1, [sp, #64]
  403d08:	add	x0, x1, x0
  403d0c:	ldr	w1, [x0]
  403d10:	sxtw	x0, w20
  403d14:	lsl	x0, x0, #2
  403d18:	ldr	x2, [sp, #64]
  403d1c:	add	x0, x2, x0
  403d20:	ldr	w0, [x0]
  403d24:	sub	w21, w1, w0
  403d28:	scvtf	d0, w22
  403d2c:	scvtf	d1, w21
  403d30:	bl	40c948 <printf@plt+0xaf58>
  403d34:	fmov	d1, d0
  403d38:	sxtw	x0, w19
  403d3c:	lsl	x0, x0, #3
  403d40:	add	x1, sp, #0x50
  403d44:	ldr	d0, [x1, x0]
  403d48:	fadd	d0, d1, d0
  403d4c:	sxtw	x0, w19
  403d50:	lsl	x0, x0, #3
  403d54:	add	x1, sp, #0x50
  403d58:	str	d0, [x1, x0]
  403d5c:	add	w20, w20, #0x1
  403d60:	b	403cc0 <printf@plt+0x22d0>
  403d64:	add	w19, w19, #0x1
  403d68:	b	403ca0 <printf@plt+0x22b0>
  403d6c:	mov	w19, #0x1                   	// #1
  403d70:	ldr	w0, [sp, #52]
  403d74:	cmp	w19, w0
  403d78:	b.ge	403dc0 <printf@plt+0x23d0>  // b.tcont
  403d7c:	add	w0, w19, #0x1
  403d80:	sxtw	x0, w0
  403d84:	lsl	x0, x0, #3
  403d88:	add	x1, sp, #0x50
  403d8c:	ldr	d1, [x1, x0]
  403d90:	sxtw	x0, w19
  403d94:	lsl	x0, x0, #3
  403d98:	add	x1, sp, #0x50
  403d9c:	ldr	d0, [x1, x0]
  403da0:	sxtw	x0, w19
  403da4:	lsl	x0, x0, #3
  403da8:	ldr	x1, [sp, #56]
  403dac:	add	x0, x1, x0
  403db0:	fsub	d0, d1, d0
  403db4:	str	d0, [x0]
  403db8:	add	w19, w19, #0x1
  403dbc:	b	403d70 <printf@plt+0x2380>
  403dc0:	nop
  403dc4:	ldp	x19, x20, [sp, #16]
  403dc8:	ldp	x21, x22, [sp, #32]
  403dcc:	ldp	x29, x30, [sp]
  403dd0:	add	sp, sp, #0x690
  403dd4:	ret
  403dd8:	mov	x12, #0x2c20                	// #11296
  403ddc:	sub	sp, sp, x12
  403de0:	stp	x29, x30, [sp]
  403de4:	mov	x29, sp
  403de8:	str	d8, [sp, #16]
  403dec:	str	x0, [sp, #72]
  403df0:	str	x1, [sp, #64]
  403df4:	str	x2, [sp, #56]
  403df8:	str	x3, [sp, #48]
  403dfc:	str	x4, [sp, #40]
  403e00:	str	w5, [sp, #36]
  403e04:	mov	w0, #0x1                   	// #1
  403e08:	str	w0, [sp, #11292]
  403e0c:	ldr	w1, [sp, #11292]
  403e10:	ldr	w0, [sp, #36]
  403e14:	cmp	w1, w0
  403e18:	b.ge	403eb0 <printf@plt+0x24c0>  // b.tcont
  403e1c:	ldrsw	x0, [sp, #11292]
  403e20:	lsl	x0, x0, #3
  403e24:	ldr	x1, [sp, #72]
  403e28:	add	x0, x1, x0
  403e2c:	ldr	d0, [x0]
  403e30:	fcmp	d0, #0.0
  403e34:	b.eq	403e88 <printf@plt+0x2498>  // b.none
  403e38:	ldrsw	x0, [sp, #11292]
  403e3c:	add	x0, x0, #0x1
  403e40:	lsl	x0, x0, #2
  403e44:	ldr	x1, [sp, #64]
  403e48:	add	x0, x1, x0
  403e4c:	ldr	w1, [x0]
  403e50:	ldrsw	x0, [sp, #11292]
  403e54:	lsl	x0, x0, #2
  403e58:	ldr	x2, [sp, #64]
  403e5c:	add	x0, x2, x0
  403e60:	ldr	w0, [x0]
  403e64:	sub	w0, w1, w0
  403e68:	scvtf	d1, w0
  403e6c:	ldrsw	x0, [sp, #11292]
  403e70:	lsl	x0, x0, #3
  403e74:	ldr	x1, [sp, #72]
  403e78:	add	x0, x1, x0
  403e7c:	ldr	d0, [x0]
  403e80:	fdiv	d0, d1, d0
  403e84:	b	403e8c <printf@plt+0x249c>
  403e88:	movi	d0, #0x0
  403e8c:	ldrsw	x0, [sp, #11292]
  403e90:	lsl	x0, x0, #3
  403e94:	add	x1, sp, #0x1, lsl #12
  403e98:	add	x1, x1, #0xf98
  403e9c:	str	d0, [x1, x0]
  403ea0:	ldr	w0, [sp, #11292]
  403ea4:	add	w0, w0, #0x1
  403ea8:	str	w0, [sp, #11292]
  403eac:	b	403e0c <printf@plt+0x241c>
  403eb0:	ldrsw	x0, [sp, #36]
  403eb4:	lsl	x0, x0, #3
  403eb8:	sub	x0, x0, #0x8
  403ebc:	ldr	x1, [sp, #72]
  403ec0:	add	x0, x1, x0
  403ec4:	ldr	d0, [x0]
  403ec8:	ldr	x0, [sp, #72]
  403ecc:	str	d0, [x0]
  403ed0:	ldr	w0, [sp, #36]
  403ed4:	sub	w0, w0, #0x1
  403ed8:	sxtw	x0, w0
  403edc:	lsl	x0, x0, #3
  403ee0:	add	x1, sp, #0x1, lsl #12
  403ee4:	add	x1, x1, #0xf98
  403ee8:	ldr	d0, [x1, x0]
  403eec:	str	d0, [sp, #8088]
  403ef0:	mov	w0, #0x1                   	// #1
  403ef4:	str	w0, [sp, #11292]
  403ef8:	ldr	w0, [sp, #36]
  403efc:	sub	w0, w0, #0x1
  403f00:	ldr	w1, [sp, #11292]
  403f04:	cmp	w1, w0
  403f08:	b.ge	403f64 <printf@plt+0x2574>  // b.tcont
  403f0c:	ldr	w0, [sp, #11292]
  403f10:	add	w0, w0, #0x1
  403f14:	sxtw	x0, w0
  403f18:	lsl	x0, x0, #3
  403f1c:	add	x1, sp, #0x1, lsl #12
  403f20:	add	x1, x1, #0xf98
  403f24:	ldr	d1, [x1, x0]
  403f28:	ldrsw	x0, [sp, #11292]
  403f2c:	lsl	x0, x0, #3
  403f30:	add	x1, sp, #0x1, lsl #12
  403f34:	add	x1, x1, #0xf98
  403f38:	ldr	d0, [x1, x0]
  403f3c:	fsub	d0, d1, d0
  403f40:	ldrsw	x0, [sp, #11292]
  403f44:	lsl	x0, x0, #3
  403f48:	add	x1, sp, #0x2, lsl #12
  403f4c:	add	x1, x1, #0x5d8
  403f50:	str	d0, [x1, x0]
  403f54:	ldr	w0, [sp, #11292]
  403f58:	add	w0, w0, #0x1
  403f5c:	str	w0, [sp, #11292]
  403f60:	b	403ef8 <printf@plt+0x2508>
  403f64:	ldr	d1, [sp, #8096]
  403f68:	ldr	d0, [sp, #8088]
  403f6c:	fsub	d0, d1, d0
  403f70:	str	d0, [sp, #9688]
  403f74:	ldr	x0, [sp, #72]
  403f78:	ldr	d1, [x0]
  403f7c:	ldr	x0, [sp, #72]
  403f80:	add	x0, x0, #0x8
  403f84:	ldr	d0, [x0]
  403f88:	fadd	d0, d1, d0
  403f8c:	fadd	d0, d0, d0
  403f90:	str	d0, [sp, #6496]
  403f94:	ldr	d0, [sp, #9688]
  403f98:	str	d0, [sp, #4896]
  403f9c:	ldr	x0, [sp, #72]
  403fa0:	ldr	d0, [x0]
  403fa4:	str	d0, [sp, #3296]
  403fa8:	mov	w0, #0x2                   	// #2
  403fac:	str	w0, [sp, #11292]
  403fb0:	ldr	w0, [sp, #36]
  403fb4:	sub	w0, w0, #0x1
  403fb8:	ldr	w1, [sp, #11292]
  403fbc:	cmp	w1, w0
  403fc0:	b.ge	404158 <printf@plt+0x2768>  // b.tcont
  403fc4:	ldrsw	x0, [sp, #11292]
  403fc8:	lsl	x0, x0, #3
  403fcc:	sub	x0, x0, #0x8
  403fd0:	ldr	x1, [sp, #72]
  403fd4:	add	x0, x1, x0
  403fd8:	ldr	d1, [x0]
  403fdc:	ldrsw	x0, [sp, #11292]
  403fe0:	lsl	x0, x0, #3
  403fe4:	ldr	x1, [sp, #72]
  403fe8:	add	x0, x1, x0
  403fec:	ldr	d0, [x0]
  403ff0:	fadd	d0, d1, d0
  403ff4:	fadd	d8, d0, d0
  403ff8:	ldrsw	x0, [sp, #11292]
  403ffc:	lsl	x0, x0, #3
  404000:	sub	x0, x0, #0x8
  404004:	ldr	x1, [sp, #72]
  404008:	add	x0, x1, x0
  40400c:	ldr	d0, [x0]
  404010:	fmov	d1, #2.000000000000000000e+00
  404014:	bl	4019a0 <pow@plt>
  404018:	fmov	d1, d0
  40401c:	ldr	w0, [sp, #11292]
  404020:	sub	w0, w0, #0x1
  404024:	sxtw	x0, w0
  404028:	lsl	x0, x0, #3
  40402c:	add	x1, sp, #0x1, lsl #12
  404030:	add	x1, x1, #0x958
  404034:	ldr	d0, [x1, x0]
  404038:	fdiv	d0, d1, d0
  40403c:	fsub	d0, d8, d0
  404040:	ldrsw	x0, [sp, #11292]
  404044:	lsl	x0, x0, #3
  404048:	add	x1, sp, #0x1, lsl #12
  40404c:	add	x1, x1, #0x958
  404050:	str	d0, [x1, x0]
  404054:	ldr	w0, [sp, #11292]
  404058:	sub	w0, w0, #0x1
  40405c:	sxtw	x0, w0
  404060:	lsl	x0, x0, #3
  404064:	add	x1, sp, #0x2, lsl #12
  404068:	add	x1, x1, #0x5d8
  40406c:	ldr	d1, [x1, x0]
  404070:	ldrsw	x0, [sp, #11292]
  404074:	lsl	x0, x0, #3
  404078:	sub	x0, x0, #0x8
  40407c:	ldr	x1, [sp, #72]
  404080:	add	x0, x1, x0
  404084:	ldr	d2, [x0]
  404088:	ldr	w0, [sp, #11292]
  40408c:	sub	w0, w0, #0x1
  404090:	sxtw	x0, w0
  404094:	lsl	x0, x0, #3
  404098:	add	x1, sp, #0x1, lsl #12
  40409c:	add	x1, x1, #0x318
  4040a0:	ldr	d0, [x1, x0]
  4040a4:	fmul	d2, d2, d0
  4040a8:	ldr	w0, [sp, #11292]
  4040ac:	sub	w0, w0, #0x1
  4040b0:	sxtw	x0, w0
  4040b4:	lsl	x0, x0, #3
  4040b8:	add	x1, sp, #0x1, lsl #12
  4040bc:	add	x1, x1, #0x958
  4040c0:	ldr	d0, [x1, x0]
  4040c4:	fdiv	d0, d2, d0
  4040c8:	fsub	d0, d1, d0
  4040cc:	ldrsw	x0, [sp, #11292]
  4040d0:	lsl	x0, x0, #3
  4040d4:	add	x1, sp, #0x1, lsl #12
  4040d8:	add	x1, x1, #0x318
  4040dc:	str	d0, [x1, x0]
  4040e0:	ldrsw	x0, [sp, #11292]
  4040e4:	lsl	x0, x0, #3
  4040e8:	sub	x0, x0, #0x8
  4040ec:	ldr	x1, [sp, #72]
  4040f0:	add	x0, x1, x0
  4040f4:	ldr	d0, [x0]
  4040f8:	fneg	d1, d0
  4040fc:	ldr	w0, [sp, #11292]
  404100:	sub	w0, w0, #0x1
  404104:	sxtw	x0, w0
  404108:	lsl	x0, x0, #3
  40410c:	add	x1, sp, #0xcd8
  404110:	ldr	d0, [x1, x0]
  404114:	fmul	d1, d1, d0
  404118:	ldr	w0, [sp, #11292]
  40411c:	sub	w0, w0, #0x1
  404120:	sxtw	x0, w0
  404124:	lsl	x0, x0, #3
  404128:	add	x1, sp, #0x1, lsl #12
  40412c:	add	x1, x1, #0x958
  404130:	ldr	d0, [x1, x0]
  404134:	fdiv	d0, d1, d0
  404138:	ldrsw	x0, [sp, #11292]
  40413c:	lsl	x0, x0, #3
  404140:	add	x1, sp, #0xcd8
  404144:	str	d0, [x1, x0]
  404148:	ldr	w0, [sp, #11292]
  40414c:	add	w0, w0, #0x1
  404150:	str	w0, [sp, #11292]
  404154:	b	403fb0 <printf@plt+0x25c0>
  404158:	ldr	w0, [sp, #36]
  40415c:	sub	w0, w0, #0x1
  404160:	sxtw	x0, w0
  404164:	lsl	x0, x0, #3
  404168:	add	x1, sp, #0x698
  40416c:	fmov	d0, #1.000000000000000000e+00
  404170:	str	d0, [x1, x0]
  404174:	ldr	w0, [sp, #36]
  404178:	sub	w0, w0, #0x1
  40417c:	sxtw	x0, w0
  404180:	lsl	x0, x0, #3
  404184:	add	x1, sp, #0x58
  404188:	str	xzr, [x1, x0]
  40418c:	ldr	w0, [sp, #36]
  404190:	sub	w0, w0, #0x2
  404194:	str	w0, [sp, #11292]
  404198:	ldr	w0, [sp, #11292]
  40419c:	cmp	w0, #0x0
  4041a0:	b.le	40429c <printf@plt+0x28ac>
  4041a4:	ldrsw	x0, [sp, #11292]
  4041a8:	lsl	x0, x0, #3
  4041ac:	ldr	x1, [sp, #72]
  4041b0:	add	x0, x1, x0
  4041b4:	ldr	d1, [x0]
  4041b8:	ldr	w0, [sp, #11292]
  4041bc:	add	w0, w0, #0x1
  4041c0:	sxtw	x0, w0
  4041c4:	lsl	x0, x0, #3
  4041c8:	add	x1, sp, #0x698
  4041cc:	ldr	d0, [x1, x0]
  4041d0:	fmul	d1, d1, d0
  4041d4:	ldrsw	x0, [sp, #11292]
  4041d8:	lsl	x0, x0, #3
  4041dc:	add	x1, sp, #0xcd8
  4041e0:	ldr	d0, [x1, x0]
  4041e4:	fadd	d0, d1, d0
  4041e8:	fneg	d1, d0
  4041ec:	ldrsw	x0, [sp, #11292]
  4041f0:	lsl	x0, x0, #3
  4041f4:	add	x1, sp, #0x1, lsl #12
  4041f8:	add	x1, x1, #0x958
  4041fc:	ldr	d0, [x1, x0]
  404200:	fdiv	d0, d1, d0
  404204:	ldrsw	x0, [sp, #11292]
  404208:	lsl	x0, x0, #3
  40420c:	add	x1, sp, #0x698
  404210:	str	d0, [x1, x0]
  404214:	ldrsw	x0, [sp, #11292]
  404218:	lsl	x0, x0, #3
  40421c:	add	x1, sp, #0x1, lsl #12
  404220:	add	x1, x1, #0x318
  404224:	ldr	d1, [x1, x0]
  404228:	fmov	d0, #6.000000000000000000e+00
  40422c:	fmul	d1, d1, d0
  404230:	ldrsw	x0, [sp, #11292]
  404234:	lsl	x0, x0, #3
  404238:	ldr	x1, [sp, #72]
  40423c:	add	x0, x1, x0
  404240:	ldr	d2, [x0]
  404244:	ldr	w0, [sp, #11292]
  404248:	add	w0, w0, #0x1
  40424c:	sxtw	x0, w0
  404250:	lsl	x0, x0, #3
  404254:	add	x1, sp, #0x58
  404258:	ldr	d0, [x1, x0]
  40425c:	fmul	d0, d2, d0
  404260:	fsub	d1, d1, d0
  404264:	ldrsw	x0, [sp, #11292]
  404268:	lsl	x0, x0, #3
  40426c:	add	x1, sp, #0x1, lsl #12
  404270:	add	x1, x1, #0x958
  404274:	ldr	d0, [x1, x0]
  404278:	fdiv	d0, d1, d0
  40427c:	ldrsw	x0, [sp, #11292]
  404280:	lsl	x0, x0, #3
  404284:	add	x1, sp, #0x58
  404288:	str	d0, [x1, x0]
  40428c:	ldr	w0, [sp, #11292]
  404290:	sub	w0, w0, #0x1
  404294:	str	w0, [sp, #11292]
  404298:	b	404198 <printf@plt+0x27a8>
  40429c:	ldr	w0, [sp, #36]
  4042a0:	sub	w0, w0, #0x2
  4042a4:	sxtw	x0, w0
  4042a8:	lsl	x0, x0, #3
  4042ac:	add	x1, sp, #0x2, lsl #12
  4042b0:	add	x1, x1, #0x5d8
  4042b4:	ldr	d1, [x1, x0]
  4042b8:	fmov	d0, #6.000000000000000000e+00
  4042bc:	fmul	d1, d1, d0
  4042c0:	ldr	x0, [sp, #72]
  4042c4:	ldr	d2, [x0]
  4042c8:	ldr	d0, [sp, #96]
  4042cc:	fmul	d0, d2, d0
  4042d0:	fsub	d1, d1, d0
  4042d4:	ldrsw	x0, [sp, #36]
  4042d8:	lsl	x0, x0, #3
  4042dc:	sub	x0, x0, #0x8
  4042e0:	ldr	x1, [sp, #72]
  4042e4:	add	x0, x1, x0
  4042e8:	ldr	d2, [x0]
  4042ec:	ldr	w0, [sp, #36]
  4042f0:	sub	w0, w0, #0x2
  4042f4:	sxtw	x0, w0
  4042f8:	lsl	x0, x0, #3
  4042fc:	add	x1, sp, #0x58
  404300:	ldr	d0, [x1, x0]
  404304:	fmul	d0, d2, d0
  404308:	fsub	d1, d1, d0
  40430c:	ldr	x0, [sp, #72]
  404310:	ldr	d2, [x0]
  404314:	ldr	d0, [sp, #1696]
  404318:	fmul	d2, d2, d0
  40431c:	ldrsw	x0, [sp, #36]
  404320:	lsl	x0, x0, #3
  404324:	sub	x0, x0, #0x8
  404328:	ldr	x1, [sp, #72]
  40432c:	add	x0, x1, x0
  404330:	ldr	d3, [x0]
  404334:	ldr	w0, [sp, #36]
  404338:	sub	w0, w0, #0x2
  40433c:	sxtw	x0, w0
  404340:	lsl	x0, x0, #3
  404344:	add	x1, sp, #0x698
  404348:	ldr	d0, [x1, x0]
  40434c:	fmul	d0, d3, d0
  404350:	fadd	d2, d2, d0
  404354:	ldrsw	x0, [sp, #36]
  404358:	lsl	x0, x0, #3
  40435c:	sub	x0, x0, #0x10
  404360:	ldr	x1, [sp, #72]
  404364:	add	x0, x1, x0
  404368:	ldr	d3, [x0]
  40436c:	ldr	x0, [sp, #72]
  404370:	ldr	d0, [x0]
  404374:	fadd	d0, d3, d0
  404378:	fadd	d0, d0, d0
  40437c:	fadd	d0, d2, d0
  404380:	ldrsw	x0, [sp, #36]
  404384:	lsl	x0, x0, #3
  404388:	sub	x0, x0, #0x8
  40438c:	ldr	x1, [sp, #48]
  404390:	add	x0, x1, x0
  404394:	fdiv	d0, d1, d0
  404398:	str	d0, [x0]
  40439c:	mov	w0, #0x1                   	// #1
  4043a0:	str	w0, [sp, #11292]
  4043a4:	ldr	w0, [sp, #36]
  4043a8:	sub	w0, w0, #0x1
  4043ac:	ldr	w1, [sp, #11292]
  4043b0:	cmp	w1, w0
  4043b4:	b.ge	40441c <printf@plt+0x2a2c>  // b.tcont
  4043b8:	ldrsw	x0, [sp, #11292]
  4043bc:	lsl	x0, x0, #3
  4043c0:	add	x1, sp, #0x698
  4043c4:	ldr	d1, [x1, x0]
  4043c8:	ldrsw	x0, [sp, #36]
  4043cc:	lsl	x0, x0, #3
  4043d0:	sub	x0, x0, #0x8
  4043d4:	ldr	x1, [sp, #48]
  4043d8:	add	x0, x1, x0
  4043dc:	ldr	d0, [x0]
  4043e0:	fmul	d1, d1, d0
  4043e4:	ldrsw	x0, [sp, #11292]
  4043e8:	lsl	x0, x0, #3
  4043ec:	add	x1, sp, #0x58
  4043f0:	ldr	d0, [x1, x0]
  4043f4:	ldrsw	x0, [sp, #11292]
  4043f8:	lsl	x0, x0, #3
  4043fc:	ldr	x1, [sp, #48]
  404400:	add	x0, x1, x0
  404404:	fadd	d0, d1, d0
  404408:	str	d0, [x0]
  40440c:	ldr	w0, [sp, #11292]
  404410:	add	w0, w0, #0x1
  404414:	str	w0, [sp, #11292]
  404418:	b	4043a4 <printf@plt+0x29b4>
  40441c:	ldrsw	x0, [sp, #36]
  404420:	lsl	x0, x0, #3
  404424:	ldr	x1, [sp, #48]
  404428:	add	x0, x1, x0
  40442c:	ldr	x1, [sp, #48]
  404430:	ldr	d0, [x1, #8]
  404434:	str	d0, [x0]
  404438:	mov	w0, #0x1                   	// #1
  40443c:	str	w0, [sp, #11292]
  404440:	ldr	w1, [sp, #11292]
  404444:	ldr	w0, [sp, #36]
  404448:	cmp	w1, w0
  40444c:	b.ge	404560 <printf@plt+0x2b70>  // b.tcont
  404450:	ldrsw	x0, [sp, #11292]
  404454:	lsl	x0, x0, #3
  404458:	add	x1, sp, #0x1, lsl #12
  40445c:	add	x1, x1, #0xf98
  404460:	ldr	d1, [x1, x0]
  404464:	ldrsw	x0, [sp, #11292]
  404468:	lsl	x0, x0, #3
  40446c:	ldr	x1, [sp, #72]
  404470:	add	x0, x1, x0
  404474:	ldr	d2, [x0]
  404478:	ldrsw	x0, [sp, #11292]
  40447c:	lsl	x0, x0, #3
  404480:	ldr	x1, [sp, #48]
  404484:	add	x0, x1, x0
  404488:	ldr	d0, [x0]
  40448c:	fadd	d3, d0, d0
  404490:	ldrsw	x0, [sp, #11292]
  404494:	add	x0, x0, #0x1
  404498:	lsl	x0, x0, #3
  40449c:	ldr	x1, [sp, #48]
  4044a0:	add	x0, x1, x0
  4044a4:	ldr	d0, [x0]
  4044a8:	fadd	d0, d3, d0
  4044ac:	fmul	d2, d2, d0
  4044b0:	fmov	d0, #6.000000000000000000e+00
  4044b4:	fdiv	d0, d2, d0
  4044b8:	ldrsw	x0, [sp, #11292]
  4044bc:	lsl	x0, x0, #3
  4044c0:	ldr	x1, [sp, #56]
  4044c4:	add	x0, x1, x0
  4044c8:	fsub	d0, d1, d0
  4044cc:	str	d0, [x0]
  4044d0:	ldrsw	x0, [sp, #11292]
  4044d4:	lsl	x0, x0, #3
  4044d8:	ldr	x1, [sp, #72]
  4044dc:	add	x0, x1, x0
  4044e0:	ldr	d0, [x0]
  4044e4:	fcmp	d0, #0.0
  4044e8:	b.eq	404538 <printf@plt+0x2b48>  // b.none
  4044ec:	ldrsw	x0, [sp, #11292]
  4044f0:	add	x0, x0, #0x1
  4044f4:	lsl	x0, x0, #3
  4044f8:	ldr	x1, [sp, #48]
  4044fc:	add	x0, x1, x0
  404500:	ldr	d1, [x0]
  404504:	ldrsw	x0, [sp, #11292]
  404508:	lsl	x0, x0, #3
  40450c:	ldr	x1, [sp, #48]
  404510:	add	x0, x1, x0
  404514:	ldr	d0, [x0]
  404518:	fsub	d1, d1, d0
  40451c:	ldrsw	x0, [sp, #11292]
  404520:	lsl	x0, x0, #3
  404524:	ldr	x1, [sp, #72]
  404528:	add	x0, x1, x0
  40452c:	ldr	d0, [x0]
  404530:	fdiv	d0, d1, d0
  404534:	b	40453c <printf@plt+0x2b4c>
  404538:	movi	d0, #0x0
  40453c:	ldrsw	x0, [sp, #11292]
  404540:	lsl	x0, x0, #3
  404544:	ldr	x1, [sp, #40]
  404548:	add	x0, x1, x0
  40454c:	str	d0, [x0]
  404550:	ldr	w0, [sp, #11292]
  404554:	add	w0, w0, #0x1
  404558:	str	w0, [sp, #11292]
  40455c:	b	404440 <printf@plt+0x2a50>
  404560:	nop
  404564:	ldp	x29, x30, [sp]
  404568:	ldr	d8, [sp, #16]
  40456c:	mov	x12, #0x2c20                	// #11296
  404570:	add	sp, sp, x12
  404574:	ret
  404578:	mov	x12, #0x1960                	// #6496
  40457c:	sub	sp, sp, x12
  404580:	stp	x29, x30, [sp]
  404584:	mov	x29, sp
  404588:	str	d8, [sp, #16]
  40458c:	str	x0, [sp, #72]
  404590:	str	x1, [sp, #64]
  404594:	str	x2, [sp, #56]
  404598:	str	x3, [sp, #48]
  40459c:	str	x4, [sp, #40]
  4045a0:	str	w5, [sp, #36]
  4045a4:	mov	w0, #0x1                   	// #1
  4045a8:	str	w0, [sp, #6492]
  4045ac:	ldr	w1, [sp, #6492]
  4045b0:	ldr	w0, [sp, #36]
  4045b4:	cmp	w1, w0
  4045b8:	b.ge	40464c <printf@plt+0x2c5c>  // b.tcont
  4045bc:	ldrsw	x0, [sp, #6492]
  4045c0:	lsl	x0, x0, #3
  4045c4:	ldr	x1, [sp, #72]
  4045c8:	add	x0, x1, x0
  4045cc:	ldr	d0, [x0]
  4045d0:	fcmp	d0, #0.0
  4045d4:	b.eq	404628 <printf@plt+0x2c38>  // b.none
  4045d8:	ldrsw	x0, [sp, #6492]
  4045dc:	add	x0, x0, #0x1
  4045e0:	lsl	x0, x0, #2
  4045e4:	ldr	x1, [sp, #64]
  4045e8:	add	x0, x1, x0
  4045ec:	ldr	w1, [x0]
  4045f0:	ldrsw	x0, [sp, #6492]
  4045f4:	lsl	x0, x0, #2
  4045f8:	ldr	x2, [sp, #64]
  4045fc:	add	x0, x2, x0
  404600:	ldr	w0, [x0]
  404604:	sub	w0, w1, w0
  404608:	scvtf	d1, w0
  40460c:	ldrsw	x0, [sp, #6492]
  404610:	lsl	x0, x0, #3
  404614:	ldr	x1, [sp, #72]
  404618:	add	x0, x1, x0
  40461c:	ldr	d0, [x0]
  404620:	fdiv	d0, d1, d0
  404624:	b	40462c <printf@plt+0x2c3c>
  404628:	movi	d0, #0x0
  40462c:	ldrsw	x0, [sp, #6492]
  404630:	lsl	x0, x0, #3
  404634:	add	x1, sp, #0xcd8
  404638:	str	d0, [x1, x0]
  40463c:	ldr	w0, [sp, #6492]
  404640:	add	w0, w0, #0x1
  404644:	str	w0, [sp, #6492]
  404648:	b	4045ac <printf@plt+0x2bbc>
  40464c:	ldr	w0, [sp, #36]
  404650:	sub	w0, w0, #0x1
  404654:	sxtw	x0, w0
  404658:	lsl	x0, x0, #3
  40465c:	add	x1, sp, #0xcd8
  404660:	ldr	d0, [x1, x0]
  404664:	str	d0, [sp, #3288]
  404668:	mov	w0, #0x1                   	// #1
  40466c:	str	w0, [sp, #6492]
  404670:	ldr	w0, [sp, #36]
  404674:	sub	w0, w0, #0x1
  404678:	ldr	w1, [sp, #6492]
  40467c:	cmp	w1, w0
  404680:	b.ge	4046d4 <printf@plt+0x2ce4>  // b.tcont
  404684:	ldr	w0, [sp, #6492]
  404688:	add	w0, w0, #0x1
  40468c:	sxtw	x0, w0
  404690:	lsl	x0, x0, #3
  404694:	add	x1, sp, #0xcd8
  404698:	ldr	d1, [x1, x0]
  40469c:	ldrsw	x0, [sp, #6492]
  4046a0:	lsl	x0, x0, #3
  4046a4:	add	x1, sp, #0xcd8
  4046a8:	ldr	d0, [x1, x0]
  4046ac:	fsub	d0, d1, d0
  4046b0:	ldrsw	x0, [sp, #6492]
  4046b4:	lsl	x0, x0, #3
  4046b8:	add	x1, sp, #0x1, lsl #12
  4046bc:	add	x1, x1, #0x318
  4046c0:	str	d0, [x1, x0]
  4046c4:	ldr	w0, [sp, #6492]
  4046c8:	add	w0, w0, #0x1
  4046cc:	str	w0, [sp, #6492]
  4046d0:	b	404670 <printf@plt+0x2c80>
  4046d4:	ldr	d1, [sp, #3296]
  4046d8:	ldr	d0, [sp, #3288]
  4046dc:	fsub	d0, d1, d0
  4046e0:	str	d0, [sp, #4888]
  4046e4:	ldr	x0, [sp, #72]
  4046e8:	add	x0, x0, #0x10
  4046ec:	ldr	d1, [x0]
  4046f0:	ldr	x0, [sp, #72]
  4046f4:	add	x0, x0, #0x8
  4046f8:	ldr	d0, [x0]
  4046fc:	fadd	d0, d1, d0
  404700:	fadd	d0, d0, d0
  404704:	str	d0, [sp, #1688]
  404708:	ldr	d0, [sp, #4896]
  40470c:	str	d0, [sp, #88]
  404710:	mov	w0, #0x1                   	// #1
  404714:	str	w0, [sp, #6492]
  404718:	ldr	w0, [sp, #36]
  40471c:	sub	w0, w0, #0x2
  404720:	ldr	w1, [sp, #6492]
  404724:	cmp	w1, w0
  404728:	b.ge	404848 <printf@plt+0x2e58>  // b.tcont
  40472c:	ldrsw	x0, [sp, #6492]
  404730:	add	x0, x0, #0x1
  404734:	lsl	x0, x0, #3
  404738:	ldr	x1, [sp, #72]
  40473c:	add	x0, x1, x0
  404740:	ldr	d1, [x0]
  404744:	ldrsw	x0, [sp, #6492]
  404748:	add	x0, x0, #0x2
  40474c:	lsl	x0, x0, #3
  404750:	ldr	x1, [sp, #72]
  404754:	add	x0, x1, x0
  404758:	ldr	d0, [x0]
  40475c:	fadd	d0, d1, d0
  404760:	fadd	d8, d0, d0
  404764:	ldrsw	x0, [sp, #6492]
  404768:	add	x0, x0, #0x1
  40476c:	lsl	x0, x0, #3
  404770:	ldr	x1, [sp, #72]
  404774:	add	x0, x1, x0
  404778:	ldr	d0, [x0]
  40477c:	fmov	d1, #2.000000000000000000e+00
  404780:	bl	4019a0 <pow@plt>
  404784:	fmov	d1, d0
  404788:	ldr	w0, [sp, #6492]
  40478c:	sub	w0, w0, #0x1
  404790:	sxtw	x0, w0
  404794:	lsl	x0, x0, #3
  404798:	add	x1, sp, #0x698
  40479c:	ldr	d0, [x1, x0]
  4047a0:	fdiv	d0, d1, d0
  4047a4:	fsub	d0, d8, d0
  4047a8:	ldrsw	x0, [sp, #6492]
  4047ac:	lsl	x0, x0, #3
  4047b0:	add	x1, sp, #0x698
  4047b4:	str	d0, [x1, x0]
  4047b8:	ldr	w0, [sp, #6492]
  4047bc:	add	w0, w0, #0x1
  4047c0:	sxtw	x0, w0
  4047c4:	lsl	x0, x0, #3
  4047c8:	add	x1, sp, #0x1, lsl #12
  4047cc:	add	x1, x1, #0x318
  4047d0:	ldr	d1, [x1, x0]
  4047d4:	ldrsw	x0, [sp, #6492]
  4047d8:	add	x0, x0, #0x1
  4047dc:	lsl	x0, x0, #3
  4047e0:	ldr	x1, [sp, #72]
  4047e4:	add	x0, x1, x0
  4047e8:	ldr	d2, [x0]
  4047ec:	ldr	w0, [sp, #6492]
  4047f0:	sub	w0, w0, #0x1
  4047f4:	sxtw	x0, w0
  4047f8:	lsl	x0, x0, #3
  4047fc:	add	x1, sp, #0x58
  404800:	ldr	d0, [x1, x0]
  404804:	fmul	d2, d2, d0
  404808:	ldr	w0, [sp, #6492]
  40480c:	sub	w0, w0, #0x1
  404810:	sxtw	x0, w0
  404814:	lsl	x0, x0, #3
  404818:	add	x1, sp, #0x698
  40481c:	ldr	d0, [x1, x0]
  404820:	fdiv	d0, d2, d0
  404824:	fsub	d0, d1, d0
  404828:	ldrsw	x0, [sp, #6492]
  40482c:	lsl	x0, x0, #3
  404830:	add	x1, sp, #0x58
  404834:	str	d0, [x1, x0]
  404838:	ldr	w0, [sp, #6492]
  40483c:	add	w0, w0, #0x1
  404840:	str	w0, [sp, #6492]
  404844:	b	404718 <printf@plt+0x2d28>
  404848:	ldr	x0, [sp, #48]
  40484c:	add	x0, x0, #0x8
  404850:	str	xzr, [x0]
  404854:	ldrsw	x1, [sp, #36]
  404858:	lsl	x1, x1, #3
  40485c:	ldr	x2, [sp, #48]
  404860:	add	x1, x2, x1
  404864:	ldr	d0, [x0]
  404868:	str	d0, [x1]
  40486c:	ldr	w0, [sp, #36]
  404870:	sub	w0, w0, #0x1
  404874:	str	w0, [sp, #6492]
  404878:	ldr	w0, [sp, #6492]
  40487c:	cmp	w0, #0x1
  404880:	b.le	404918 <printf@plt+0x2f28>
  404884:	ldr	w0, [sp, #6492]
  404888:	sub	w0, w0, #0x2
  40488c:	sxtw	x0, w0
  404890:	lsl	x0, x0, #3
  404894:	add	x1, sp, #0x58
  404898:	ldr	d1, [x1, x0]
  40489c:	fmov	d0, #6.000000000000000000e+00
  4048a0:	fmul	d1, d1, d0
  4048a4:	ldrsw	x0, [sp, #6492]
  4048a8:	lsl	x0, x0, #3
  4048ac:	ldr	x1, [sp, #72]
  4048b0:	add	x0, x1, x0
  4048b4:	ldr	d2, [x0]
  4048b8:	ldrsw	x0, [sp, #6492]
  4048bc:	add	x0, x0, #0x1
  4048c0:	lsl	x0, x0, #3
  4048c4:	ldr	x1, [sp, #48]
  4048c8:	add	x0, x1, x0
  4048cc:	ldr	d0, [x0]
  4048d0:	fmul	d0, d2, d0
  4048d4:	fsub	d1, d1, d0
  4048d8:	ldr	w0, [sp, #6492]
  4048dc:	sub	w0, w0, #0x2
  4048e0:	sxtw	x0, w0
  4048e4:	lsl	x0, x0, #3
  4048e8:	add	x1, sp, #0x698
  4048ec:	ldr	d0, [x1, x0]
  4048f0:	ldrsw	x0, [sp, #6492]
  4048f4:	lsl	x0, x0, #3
  4048f8:	ldr	x1, [sp, #48]
  4048fc:	add	x0, x1, x0
  404900:	fdiv	d0, d1, d0
  404904:	str	d0, [x0]
  404908:	ldr	w0, [sp, #6492]
  40490c:	sub	w0, w0, #0x1
  404910:	str	w0, [sp, #6492]
  404914:	b	404878 <printf@plt+0x2e88>
  404918:	mov	w0, #0x1                   	// #1
  40491c:	str	w0, [sp, #6492]
  404920:	ldr	w1, [sp, #6492]
  404924:	ldr	w0, [sp, #36]
  404928:	cmp	w1, w0
  40492c:	b.ge	404a3c <printf@plt+0x304c>  // b.tcont
  404930:	ldrsw	x0, [sp, #6492]
  404934:	lsl	x0, x0, #3
  404938:	add	x1, sp, #0xcd8
  40493c:	ldr	d1, [x1, x0]
  404940:	ldrsw	x0, [sp, #6492]
  404944:	lsl	x0, x0, #3
  404948:	ldr	x1, [sp, #72]
  40494c:	add	x0, x1, x0
  404950:	ldr	d2, [x0]
  404954:	ldrsw	x0, [sp, #6492]
  404958:	lsl	x0, x0, #3
  40495c:	ldr	x1, [sp, #48]
  404960:	add	x0, x1, x0
  404964:	ldr	d0, [x0]
  404968:	fadd	d3, d0, d0
  40496c:	ldrsw	x0, [sp, #6492]
  404970:	add	x0, x0, #0x1
  404974:	lsl	x0, x0, #3
  404978:	ldr	x1, [sp, #48]
  40497c:	add	x0, x1, x0
  404980:	ldr	d0, [x0]
  404984:	fadd	d0, d3, d0
  404988:	fmul	d2, d2, d0
  40498c:	fmov	d0, #6.000000000000000000e+00
  404990:	fdiv	d0, d2, d0
  404994:	ldrsw	x0, [sp, #6492]
  404998:	lsl	x0, x0, #3
  40499c:	ldr	x1, [sp, #56]
  4049a0:	add	x0, x1, x0
  4049a4:	fsub	d0, d1, d0
  4049a8:	str	d0, [x0]
  4049ac:	ldrsw	x0, [sp, #6492]
  4049b0:	lsl	x0, x0, #3
  4049b4:	ldr	x1, [sp, #72]
  4049b8:	add	x0, x1, x0
  4049bc:	ldr	d0, [x0]
  4049c0:	fcmp	d0, #0.0
  4049c4:	b.eq	404a14 <printf@plt+0x3024>  // b.none
  4049c8:	ldrsw	x0, [sp, #6492]
  4049cc:	add	x0, x0, #0x1
  4049d0:	lsl	x0, x0, #3
  4049d4:	ldr	x1, [sp, #48]
  4049d8:	add	x0, x1, x0
  4049dc:	ldr	d1, [x0]
  4049e0:	ldrsw	x0, [sp, #6492]
  4049e4:	lsl	x0, x0, #3
  4049e8:	ldr	x1, [sp, #48]
  4049ec:	add	x0, x1, x0
  4049f0:	ldr	d0, [x0]
  4049f4:	fsub	d1, d1, d0
  4049f8:	ldrsw	x0, [sp, #6492]
  4049fc:	lsl	x0, x0, #3
  404a00:	ldr	x1, [sp, #72]
  404a04:	add	x0, x1, x0
  404a08:	ldr	d0, [x0]
  404a0c:	fdiv	d0, d1, d0
  404a10:	b	404a18 <printf@plt+0x3028>
  404a14:	movi	d0, #0x0
  404a18:	ldrsw	x0, [sp, #6492]
  404a1c:	lsl	x0, x0, #3
  404a20:	ldr	x1, [sp, #40]
  404a24:	add	x0, x1, x0
  404a28:	str	d0, [x0]
  404a2c:	ldr	w0, [sp, #6492]
  404a30:	add	w0, w0, #0x1
  404a34:	str	w0, [sp, #6492]
  404a38:	b	404920 <printf@plt+0x2f30>
  404a3c:	nop
  404a40:	ldp	x29, x30, [sp]
  404a44:	ldr	d8, [sp, #16]
  404a48:	mov	x12, #0x1960                	// #6496
  404a4c:	add	sp, sp, x12
  404a50:	ret
  404a54:	stp	x29, x30, [sp, #-16]!
  404a58:	mov	x29, sp
  404a5c:	cmp	w2, #0x0
  404a60:	b.eq	404ab4 <printf@plt+0x30c4>  // b.none
  404a64:	bl	403184 <printf@plt+0x1794>
  404a68:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  404a6c:	add	x0, x0, #0x24
  404a70:	ldr	w0, [x0]
  404a74:	add	w2, w0, #0x1
  404a78:	adrp	x1, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  404a7c:	add	x1, x1, #0x24
  404a80:	str	w2, [x1]
  404a84:	cmp	w0, #0x1
  404a88:	cset	w0, gt
  404a8c:	and	w0, w0, #0xff
  404a90:	cmp	w0, #0x0
  404a94:	b.eq	404ab8 <printf@plt+0x30c8>  // b.none
  404a98:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  404a9c:	add	x0, x0, #0x24
  404aa0:	str	wzr, [x0]
  404aa4:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  404aa8:	add	x0, x0, #0xd80
  404aac:	bl	401680 <puts@plt>
  404ab0:	b	404ab8 <printf@plt+0x30c8>
  404ab4:	bl	402f88 <printf@plt+0x1598>
  404ab8:	nop
  404abc:	ldp	x29, x30, [sp], #16
  404ac0:	ret
  404ac4:	stp	x29, x30, [sp, #-112]!
  404ac8:	mov	x29, sp
  404acc:	stp	x19, x20, [sp, #16]
  404ad0:	stp	x21, x22, [sp, #32]
  404ad4:	stp	x23, x24, [sp, #48]
  404ad8:	stp	x25, x26, [sp, #64]
  404adc:	stp	x27, x28, [sp, #80]
  404ae0:	str	w0, [sp, #108]
  404ae4:	str	w1, [sp, #104]
  404ae8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  404aec:	add	x0, x0, #0x3c
  404af0:	ldr	w20, [x0]
  404af4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  404af8:	add	x0, x0, #0x40
  404afc:	ldr	w19, [x0]
  404b00:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  404b04:	add	x0, x0, #0x38
  404b08:	ldr	w0, [x0]
  404b0c:	cmn	w0, #0x1
  404b10:	b.ne	404b24 <printf@plt+0x3134>  // b.any
  404b14:	ldr	w1, [sp, #104]
  404b18:	ldr	w0, [sp, #108]
  404b1c:	bl	403184 <printf@plt+0x1794>
  404b20:	b	404ce4 <printf@plt+0x32f4>
  404b24:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  404b28:	add	x0, x0, #0x38
  404b2c:	ldr	w1, [x0]
  404b30:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  404b34:	add	x0, x0, #0x2c
  404b38:	ldr	w0, [x0]
  404b3c:	lsl	w28, w1, w0
  404b40:	mov	w27, #0x1                   	// #1
  404b44:	mov	w26, #0x1                   	// #1
  404b48:	ldr	w0, [sp, #108]
  404b4c:	sub	w23, w0, w20
  404b50:	lsr	w0, w23, #31
  404b54:	and	w0, w0, #0xff
  404b58:	cmp	w0, #0x0
  404b5c:	b.eq	404b68 <printf@plt+0x3178>  // b.none
  404b60:	neg	w27, w27
  404b64:	neg	w23, w23
  404b68:	ldr	w0, [sp, #104]
  404b6c:	sub	w24, w0, w19
  404b70:	lsr	w0, w24, #31
  404b74:	and	w0, w0, #0xff
  404b78:	cmp	w0, #0x0
  404b7c:	b.eq	404b88 <printf@plt+0x3198>  // b.none
  404b80:	neg	w26, w26
  404b84:	neg	w24, w24
  404b88:	mov	w21, #0x0                   	// #0
  404b8c:	mov	w25, #0x0                   	// #0
  404b90:	mov	w22, #0x0                   	// #0
  404b94:	cmp	w23, w24
  404b98:	b.lt	404c28 <printf@plt+0x3238>  // b.tstop
  404b9c:	str	w19, [sp, #100]
  404ba0:	ldr	w0, [sp, #108]
  404ba4:	cmp	w20, w0
  404ba8:	b.eq	404cb8 <printf@plt+0x32c8>  // b.none
  404bac:	and	w0, w20, w28
  404bb0:	cmp	w0, #0x0
  404bb4:	b.eq	404bd8 <printf@plt+0x31e8>  // b.none
  404bb8:	cmp	w22, #0x0
  404bbc:	b.ne	404bd8 <printf@plt+0x31e8>  // b.any
  404bc0:	mov	w2, #0x0                   	// #0
  404bc4:	mov	w1, w19
  404bc8:	mov	w0, w20
  404bcc:	bl	404a54 <printf@plt+0x3064>
  404bd0:	mov	w22, #0x1                   	// #1
  404bd4:	b	404c00 <printf@plt+0x3210>
  404bd8:	cmp	w22, #0x0
  404bdc:	b.eq	404c00 <printf@plt+0x3210>  // b.none
  404be0:	and	w0, w20, w28
  404be4:	cmp	w0, #0x0
  404be8:	b.ne	404c00 <printf@plt+0x3210>  // b.any
  404bec:	sub	w0, w20, w27
  404bf0:	mov	w2, #0x1                   	// #1
  404bf4:	ldr	w1, [sp, #100]
  404bf8:	bl	404a54 <printf@plt+0x3064>
  404bfc:	mov	w22, #0x0                   	// #0
  404c00:	cmp	w21, w25
  404c04:	b.le	404c1c <printf@plt+0x322c>
  404c08:	str	w19, [sp, #100]
  404c0c:	sub	w0, w23, w21
  404c10:	add	w25, w25, w0
  404c14:	mov	w21, #0x0                   	// #0
  404c18:	add	w19, w19, w26
  404c1c:	add	w21, w21, w24
  404c20:	add	w20, w20, w27
  404c24:	b	404ba0 <printf@plt+0x31b0>
  404c28:	str	w20, [sp, #100]
  404c2c:	ldr	w0, [sp, #104]
  404c30:	cmp	w19, w0
  404c34:	b.eq	404cb8 <printf@plt+0x32c8>  // b.none
  404c38:	and	w0, w19, w28
  404c3c:	cmp	w0, #0x0
  404c40:	b.eq	404c64 <printf@plt+0x3274>  // b.none
  404c44:	cmp	w22, #0x0
  404c48:	b.ne	404c64 <printf@plt+0x3274>  // b.any
  404c4c:	mov	w2, #0x0                   	// #0
  404c50:	mov	w1, w19
  404c54:	mov	w0, w20
  404c58:	bl	404a54 <printf@plt+0x3064>
  404c5c:	mov	w22, #0x1                   	// #1
  404c60:	b	404c90 <printf@plt+0x32a0>
  404c64:	cmp	w22, #0x0
  404c68:	b.eq	404c90 <printf@plt+0x32a0>  // b.none
  404c6c:	and	w0, w19, w28
  404c70:	cmp	w0, #0x0
  404c74:	b.ne	404c90 <printf@plt+0x32a0>  // b.any
  404c78:	sub	w0, w19, w26
  404c7c:	mov	w2, #0x1                   	// #1
  404c80:	mov	w1, w0
  404c84:	ldr	w0, [sp, #100]
  404c88:	bl	404a54 <printf@plt+0x3064>
  404c8c:	mov	w22, #0x0                   	// #0
  404c90:	cmp	w21, w25
  404c94:	b.le	404cac <printf@plt+0x32bc>
  404c98:	str	w20, [sp, #100]
  404c9c:	sub	w0, w24, w21
  404ca0:	add	w25, w25, w0
  404ca4:	mov	w21, #0x0                   	// #0
  404ca8:	add	w20, w20, w27
  404cac:	add	w21, w21, w23
  404cb0:	add	w19, w19, w26
  404cb4:	b	404c2c <printf@plt+0x323c>
  404cb8:	cmp	w22, #0x0
  404cbc:	b.eq	404cd4 <printf@plt+0x32e4>  // b.none
  404cc0:	mov	w2, #0x1                   	// #1
  404cc4:	ldr	w1, [sp, #104]
  404cc8:	ldr	w0, [sp, #108]
  404ccc:	bl	404a54 <printf@plt+0x3064>
  404cd0:	b	404ce4 <printf@plt+0x32f4>
  404cd4:	mov	w2, #0x0                   	// #0
  404cd8:	ldr	w1, [sp, #104]
  404cdc:	ldr	w0, [sp, #108]
  404ce0:	bl	404a54 <printf@plt+0x3064>
  404ce4:	ldp	x19, x20, [sp, #16]
  404ce8:	ldp	x21, x22, [sp, #32]
  404cec:	ldp	x23, x24, [sp, #48]
  404cf0:	ldp	x25, x26, [sp, #64]
  404cf4:	ldp	x27, x28, [sp, #80]
  404cf8:	ldp	x29, x30, [sp], #112
  404cfc:	ret
  404d00:	stp	x29, x30, [sp, #-32]!
  404d04:	mov	x29, sp
  404d08:	str	x0, [sp, #24]
  404d0c:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  404d10:	add	x0, x0, #0x818
  404d14:	ldr	x0, [x0]
  404d18:	mov	x2, x0
  404d1c:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  404d20:	add	x1, x0, #0xec0
  404d24:	ldr	x0, [sp, #24]
  404d28:	bl	4016c0 <fprintf@plt>
  404d2c:	nop
  404d30:	ldp	x29, x30, [sp], #32
  404d34:	ret
  404d38:	stp	x29, x30, [sp, #-48]!
  404d3c:	mov	x29, sp
  404d40:	str	x0, [sp, #40]
  404d44:	str	x1, [sp, #32]
  404d48:	str	x2, [sp, #24]
  404d4c:	str	x3, [sp, #16]
  404d50:	ldr	x0, [sp, #24]
  404d54:	ldr	w1, [x0]
  404d58:	ldr	x0, [sp, #16]
  404d5c:	ldr	w0, [x0]
  404d60:	cmp	w1, w0
  404d64:	b.lt	404dcc <printf@plt+0x33dc>  // b.tstop
  404d68:	ldr	x0, [sp, #16]
  404d6c:	ldr	w0, [x0]
  404d70:	add	w1, w0, #0x32
  404d74:	ldr	x0, [sp, #16]
  404d78:	str	w1, [x0]
  404d7c:	ldr	x0, [sp, #16]
  404d80:	ldr	w0, [x0]
  404d84:	sxtw	x0, w0
  404d88:	lsl	x0, x0, #3
  404d8c:	mov	x1, x0
  404d90:	ldr	x0, [sp, #40]
  404d94:	bl	401750 <realloc@plt>
  404d98:	str	x0, [sp, #40]
  404d9c:	ldr	x0, [sp, #40]
  404da0:	cmp	x0, #0x0
  404da4:	b.ne	404dcc <printf@plt+0x33dc>  // b.any
  404da8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  404dac:	add	x3, x0, #0x2e0
  404db0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  404db4:	add	x2, x0, #0x2e0
  404db8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  404dbc:	add	x1, x0, #0x2e0
  404dc0:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  404dc4:	add	x0, x0, #0xf00
  404dc8:	bl	4072ac <printf@plt+0x58bc>
  404dcc:	ldr	x0, [sp, #24]
  404dd0:	ldr	w0, [x0]
  404dd4:	sxtw	x0, w0
  404dd8:	lsl	x0, x0, #3
  404ddc:	ldr	x1, [sp, #40]
  404de0:	add	x0, x1, x0
  404de4:	ldr	x1, [sp, #32]
  404de8:	str	x1, [x0]
  404dec:	ldr	x0, [sp, #24]
  404df0:	ldr	w0, [x0]
  404df4:	add	w1, w0, #0x1
  404df8:	ldr	x0, [sp, #24]
  404dfc:	str	w1, [x0]
  404e00:	ldr	x0, [sp, #40]
  404e04:	ldp	x29, x30, [sp], #48
  404e08:	ret
  404e0c:	stp	x29, x30, [sp, #-96]!
  404e10:	mov	x29, sp
  404e14:	stp	x19, x20, [sp, #16]
  404e18:	str	w0, [sp, #44]
  404e1c:	str	x1, [sp, #32]
  404e20:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  404e24:	add	x1, x0, #0xf20
  404e28:	mov	w0, #0x1                   	// #1
  404e2c:	bl	401800 <setlocale@plt>
  404e30:	ldr	x0, [sp, #32]
  404e34:	ldr	x1, [x0]
  404e38:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  404e3c:	add	x0, x0, #0x818
  404e40:	str	x1, [x0]
  404e44:	str	wzr, [sp, #52]
  404e48:	str	xzr, [sp, #88]
  404e4c:	mov	w0, #0x32                  	// #50
  404e50:	str	w0, [sp, #48]
  404e54:	ldr	w0, [sp, #48]
  404e58:	sxtw	x0, w0
  404e5c:	lsl	x0, x0, #3
  404e60:	bl	401910 <malloc@plt>
  404e64:	str	x0, [sp, #88]
  404e68:	ldr	x0, [sp, #88]
  404e6c:	cmp	x0, #0x0
  404e70:	cset	w0, eq  // eq = none
  404e74:	and	w0, w0, #0xff
  404e78:	cmp	w0, #0x0
  404e7c:	b.eq	404ea4 <printf@plt+0x34b4>  // b.none
  404e80:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  404e84:	add	x3, x0, #0x2e0
  404e88:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  404e8c:	add	x2, x0, #0x2e0
  404e90:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  404e94:	add	x1, x0, #0x2e0
  404e98:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  404e9c:	add	x0, x0, #0xf28
  404ea0:	bl	4072ac <printf@plt+0x58bc>
  404ea4:	ldr	w0, [sp, #44]
  404ea8:	sub	w0, w0, #0x1
  404eac:	str	w0, [sp, #44]
  404eb0:	ldr	w0, [sp, #44]
  404eb4:	cmp	w0, #0x0
  404eb8:	cset	w0, ne  // ne = any
  404ebc:	and	w0, w0, #0xff
  404ec0:	cmp	w0, #0x0
  404ec4:	b.eq	405118 <printf@plt+0x3728>  // b.none
  404ec8:	ldr	x0, [sp, #32]
  404ecc:	add	x0, x0, #0x8
  404ed0:	str	x0, [sp, #32]
  404ed4:	ldr	x0, [sp, #32]
  404ed8:	ldr	x0, [x0]
  404edc:	ldrb	w0, [x0]
  404ee0:	cmp	w0, #0x2d
  404ee4:	cset	w0, ne  // ne = any
  404ee8:	and	w0, w0, #0xff
  404eec:	cmp	w0, #0x0
  404ef0:	b.eq	404f20 <printf@plt+0x3530>  // b.none
  404ef4:	ldr	x0, [sp, #32]
  404ef8:	ldr	x0, [x0]
  404efc:	add	x2, sp, #0x30
  404f00:	add	x1, sp, #0x34
  404f04:	mov	x3, x2
  404f08:	mov	x2, x1
  404f0c:	mov	x1, x0
  404f10:	ldr	x0, [sp, #88]
  404f14:	bl	404d38 <printf@plt+0x3348>
  404f18:	str	x0, [sp, #88]
  404f1c:	b	404ea4 <printf@plt+0x34b4>
  404f20:	ldr	x0, [sp, #32]
  404f24:	ldr	x0, [x0]
  404f28:	ldrb	w19, [x0, #1]
  404f2c:	mov	w0, w19
  404f30:	cmp	w0, #0x76
  404f34:	b.eq	405074 <printf@plt+0x3684>  // b.none
  404f38:	cmp	w0, #0x76
  404f3c:	b.gt	4050d0 <printf@plt+0x36e0>
  404f40:	cmp	w0, #0x73
  404f44:	b.eq	405040 <printf@plt+0x3650>  // b.none
  404f48:	cmp	w0, #0x73
  404f4c:	b.gt	4050d0 <printf@plt+0x36e0>
  404f50:	cmp	w0, #0x54
  404f54:	b.eq	405000 <printf@plt+0x3610>  // b.none
  404f58:	cmp	w0, #0x54
  404f5c:	b.gt	4050d0 <printf@plt+0x36e0>
  404f60:	cmp	w0, #0x4d
  404f64:	b.eq	405020 <printf@plt+0x3630>  // b.none
  404f68:	cmp	w0, #0x4d
  404f6c:	b.gt	4050d0 <printf@plt+0x36e0>
  404f70:	cmp	w0, #0x46
  404f74:	b.eq	404fec <printf@plt+0x35fc>  // b.none
  404f78:	cmp	w0, #0x46
  404f7c:	b.gt	4050d0 <printf@plt+0x36e0>
  404f80:	cmp	w0, #0x43
  404f84:	b.eq	404fd8 <printf@plt+0x35e8>  // b.none
  404f88:	cmp	w0, #0x43
  404f8c:	b.gt	4050d0 <printf@plt+0x36e0>
  404f90:	cmp	w0, #0x3f
  404f94:	b.eq	4050b8 <printf@plt+0x36c8>  // b.none
  404f98:	cmp	w0, #0x3f
  404f9c:	b.gt	4050d0 <printf@plt+0x36e0>
  404fa0:	cmp	w0, #0x0
  404fa4:	b.eq	404fb4 <printf@plt+0x35c4>  // b.none
  404fa8:	cmp	w0, #0x2d
  404fac:	b.eq	405054 <printf@plt+0x3664>  // b.none
  404fb0:	b	4050d0 <printf@plt+0x36e0>
  404fb4:	add	x1, sp, #0x30
  404fb8:	add	x0, sp, #0x34
  404fbc:	mov	x3, x1
  404fc0:	mov	x2, x0
  404fc4:	mov	x1, #0x0                   	// #0
  404fc8:	ldr	x0, [sp, #88]
  404fcc:	bl	404d38 <printf@plt+0x3348>
  404fd0:	str	x0, [sp, #88]
  404fd4:	b	405114 <printf@plt+0x3724>
  404fd8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  404fdc:	add	x0, x0, #0x2d0
  404fe0:	mov	w1, #0x1                   	// #1
  404fe4:	str	w1, [x0]
  404fe8:	b	405114 <printf@plt+0x3724>
  404fec:	add	x1, sp, #0x20
  404ff0:	add	x0, sp, #0x2c
  404ff4:	bl	405324 <printf@plt+0x3934>
  404ff8:	bl	40bdf8 <printf@plt+0xa408>
  404ffc:	b	405114 <printf@plt+0x3724>
  405000:	add	x1, sp, #0x20
  405004:	add	x0, sp, #0x2c
  405008:	bl	405324 <printf@plt+0x3934>
  40500c:	mov	x1, x0
  405010:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  405014:	add	x0, x0, #0x330
  405018:	str	x1, [x0]
  40501c:	b	405114 <printf@plt+0x3724>
  405020:	add	x1, sp, #0x20
  405024:	add	x0, sp, #0x2c
  405028:	bl	405324 <printf@plt+0x3934>
  40502c:	mov	x1, x0
  405030:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405034:	add	x0, x0, #0x3d8
  405038:	bl	40eb44 <_ZdlPvm@@Base+0x814>
  40503c:	b	405114 <printf@plt+0x3724>
  405040:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405044:	add	x0, x0, #0x158
  405048:	mov	w1, #0x1                   	// #1
  40504c:	str	w1, [x0]
  405050:	b	405114 <printf@plt+0x3724>
  405054:	ldr	x0, [sp, #32]
  405058:	ldr	x2, [x0]
  40505c:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  405060:	add	x1, x0, #0xf48
  405064:	mov	x0, x2
  405068:	bl	4018e0 <strcmp@plt>
  40506c:	cmp	w0, #0x0
  405070:	b.ne	405098 <printf@plt+0x36a8>  // b.any
  405074:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405078:	add	x0, x0, #0x0
  40507c:	ldr	x0, [x0]
  405080:	mov	x1, x0
  405084:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  405088:	add	x0, x0, #0xf58
  40508c:	bl	4019f0 <printf@plt>
  405090:	mov	w0, #0x0                   	// #0
  405094:	bl	401990 <exit@plt>
  405098:	ldr	x0, [sp, #32]
  40509c:	ldr	x2, [x0]
  4050a0:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  4050a4:	add	x1, x0, #0xf78
  4050a8:	mov	x0, x2
  4050ac:	bl	4018e0 <strcmp@plt>
  4050b0:	cmp	w0, #0x0
  4050b4:	b.ne	4050d0 <printf@plt+0x36e0>  // b.any
  4050b8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4050bc:	add	x0, x0, #0x10
  4050c0:	ldr	x0, [x0]
  4050c4:	bl	404d00 <printf@plt+0x3310>
  4050c8:	mov	w0, #0x0                   	// #0
  4050cc:	bl	401990 <exit@plt>
  4050d0:	add	x0, sp, #0x38
  4050d4:	mov	w1, w19
  4050d8:	bl	406b30 <printf@plt+0x5140>
  4050dc:	add	x1, sp, #0x38
  4050e0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4050e4:	add	x3, x0, #0x2e0
  4050e8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4050ec:	add	x2, x0, #0x2e0
  4050f0:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  4050f4:	add	x0, x0, #0xf80
  4050f8:	bl	407234 <printf@plt+0x5844>
  4050fc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405100:	add	x0, x0, #0x18
  405104:	ldr	x0, [x0]
  405108:	bl	404d00 <printf@plt+0x3310>
  40510c:	mov	w0, #0x1                   	// #1
  405110:	bl	401990 <exit@plt>
  405114:	b	404ea4 <printf@plt+0x34b4>
  405118:	bl	4053e8 <printf@plt+0x39f8>
  40511c:	ldr	w0, [sp, #52]
  405120:	cmp	w0, #0x0
  405124:	b.ne	40513c <printf@plt+0x374c>  // b.any
  405128:	ldr	x0, [sp, #88]
  40512c:	str	xzr, [x0]
  405130:	ldr	w0, [sp, #52]
  405134:	add	w0, w0, #0x1
  405138:	str	w0, [sp, #52]
  40513c:	mov	w19, #0x0                   	// #0
  405140:	ldr	w0, [sp, #52]
  405144:	cmp	w19, w0
  405148:	b.ge	405314 <printf@plt+0x3924>  // b.tcont
  40514c:	sxtw	x0, w19
  405150:	lsl	x0, x0, #3
  405154:	ldr	x1, [sp, #88]
  405158:	add	x0, x1, x0
  40515c:	ldr	x0, [x0]
  405160:	cmp	x0, #0x0
  405164:	b.eq	4051e4 <printf@plt+0x37f4>  // b.none
  405168:	sxtw	x0, w19
  40516c:	lsl	x0, x0, #3
  405170:	ldr	x1, [sp, #88]
  405174:	add	x0, x1, x0
  405178:	ldr	x2, [x0]
  40517c:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  405180:	add	x1, x0, #0xf98
  405184:	mov	x0, x2
  405188:	bl	4018c0 <fopen@plt>
  40518c:	mov	x20, x0
  405190:	cmp	x20, #0x0
  405194:	cset	w0, eq  // eq = none
  405198:	and	w0, w0, #0xff
  40519c:	cmp	w0, #0x0
  4051a0:	b.eq	4051f0 <printf@plt+0x3800>  // b.none
  4051a4:	sxtw	x0, w19
  4051a8:	lsl	x0, x0, #3
  4051ac:	ldr	x1, [sp, #88]
  4051b0:	add	x0, x1, x0
  4051b4:	ldr	x1, [x0]
  4051b8:	add	x0, sp, #0x48
  4051bc:	bl	406a6c <printf@plt+0x507c>
  4051c0:	add	x1, sp, #0x48
  4051c4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4051c8:	add	x3, x0, #0x2e0
  4051cc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4051d0:	add	x2, x0, #0x2e0
  4051d4:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  4051d8:	add	x0, x0, #0xfa0
  4051dc:	bl	4072ac <printf@plt+0x58bc>
  4051e0:	b	4051f0 <printf@plt+0x3800>
  4051e4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4051e8:	add	x0, x0, #0x8
  4051ec:	ldr	x20, [x0]
  4051f0:	mov	x0, x20
  4051f4:	bl	4054a8 <printf@plt+0x3ab8>
  4051f8:	cmp	w0, #0x0
  4051fc:	cset	w0, ne  // ne = any
  405200:	and	w0, w0, #0xff
  405204:	cmp	w0, #0x0
  405208:	b.eq	40530c <printf@plt+0x391c>  // b.none
  40520c:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  405210:	add	x0, x0, #0x310
  405214:	ldr	x0, [x0]
  405218:	ldrb	w0, [x0]
  40521c:	cmp	w0, #0x2e
  405220:	b.ne	4052ec <printf@plt+0x38fc>  // b.any
  405224:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  405228:	add	x0, x0, #0x318
  40522c:	ldr	x0, [x0]
  405230:	ldrb	w0, [x0]
  405234:	cmp	w0, #0x47
  405238:	b.ne	4052ec <printf@plt+0x38fc>  // b.any
  40523c:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  405240:	add	x0, x0, #0x320
  405244:	ldr	x0, [x0]
  405248:	ldrb	w0, [x0]
  40524c:	cmp	w0, #0x53
  405250:	b.ne	4052ec <printf@plt+0x38fc>  // b.any
  405254:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405258:	add	x0, x0, #0x2d0
  40525c:	ldr	w0, [x0]
  405260:	cmp	w0, #0x0
  405264:	b.ne	4052b0 <printf@plt+0x38c0>  // b.any
  405268:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40526c:	add	x0, x0, #0x328
  405270:	ldr	x0, [x0]
  405274:	ldrb	w0, [x0]
  405278:	cmp	w0, #0xa
  40527c:	b.eq	4052b0 <printf@plt+0x38c0>  // b.none
  405280:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  405284:	add	x0, x0, #0x328
  405288:	ldr	x0, [x0]
  40528c:	ldrb	w0, [x0]
  405290:	cmp	w0, #0x20
  405294:	b.eq	4052b0 <printf@plt+0x38c0>  // b.none
  405298:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40529c:	add	x0, x0, #0x328
  4052a0:	ldr	x0, [x0]
  4052a4:	ldrb	w0, [x0]
  4052a8:	cmp	w0, #0x0
  4052ac:	b.ne	4052cc <printf@plt+0x38dc>  // b.any
  4052b0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4052b4:	add	x0, x0, #0x190
  4052b8:	ldr	w0, [x0]
  4052bc:	mov	w1, w0
  4052c0:	mov	x0, x20
  4052c4:	bl	4056f8 <printf@plt+0x3d08>
  4052c8:	b	405308 <printf@plt+0x3918>
  4052cc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4052d0:	add	x0, x0, #0x10
  4052d4:	ldr	x0, [x0]
  4052d8:	mov	x1, x0
  4052dc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4052e0:	add	x0, x0, #0x198
  4052e4:	bl	401640 <fputs@plt>
  4052e8:	b	405308 <printf@plt+0x3918>
  4052ec:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4052f0:	add	x0, x0, #0x10
  4052f4:	ldr	x0, [x0]
  4052f8:	mov	x1, x0
  4052fc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405300:	add	x0, x0, #0x198
  405304:	bl	401640 <fputs@plt>
  405308:	b	4051f0 <printf@plt+0x3800>
  40530c:	add	w19, w19, #0x1
  405310:	b	405140 <printf@plt+0x3750>
  405314:	mov	w0, #0x0                   	// #0
  405318:	ldp	x19, x20, [sp, #16]
  40531c:	ldp	x29, x30, [sp], #96
  405320:	ret
  405324:	stp	x29, x30, [sp, #-32]!
  405328:	mov	x29, sp
  40532c:	str	x0, [sp, #24]
  405330:	str	x1, [sp, #16]
  405334:	ldr	x0, [sp, #16]
  405338:	ldr	x0, [x0]
  40533c:	ldr	x0, [x0]
  405340:	add	x0, x0, #0x2
  405344:	ldrb	w0, [x0]
  405348:	cmp	w0, #0x0
  40534c:	b.eq	405364 <printf@plt+0x3974>  // b.none
  405350:	ldr	x0, [sp, #16]
  405354:	ldr	x0, [x0]
  405358:	ldr	x0, [x0]
  40535c:	add	x0, x0, #0x2
  405360:	b	4053e0 <printf@plt+0x39f0>
  405364:	ldr	x0, [sp, #24]
  405368:	ldr	w0, [x0]
  40536c:	sub	w1, w0, #0x1
  405370:	ldr	x0, [sp, #24]
  405374:	str	w1, [x0]
  405378:	ldr	x0, [sp, #24]
  40537c:	ldr	w0, [x0]
  405380:	cmp	w0, #0x0
  405384:	cset	w0, le
  405388:	and	w0, w0, #0xff
  40538c:	cmp	w0, #0x0
  405390:	b.eq	4053c0 <printf@plt+0x39d0>  // b.none
  405394:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405398:	add	x3, x0, #0x2e0
  40539c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4053a0:	add	x2, x0, #0x2e0
  4053a4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4053a8:	add	x1, x0, #0x2e0
  4053ac:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  4053b0:	add	x0, x0, #0xfb0
  4053b4:	bl	407234 <printf@plt+0x5844>
  4053b8:	mov	w0, #0x8                   	// #8
  4053bc:	bl	401990 <exit@plt>
  4053c0:	ldr	x0, [sp, #16]
  4053c4:	ldr	x0, [x0]
  4053c8:	add	x1, x0, #0x8
  4053cc:	ldr	x0, [sp, #16]
  4053d0:	str	x1, [x0]
  4053d4:	ldr	x0, [sp, #16]
  4053d8:	ldr	x0, [x0]
  4053dc:	ldr	x0, [x0]
  4053e0:	ldp	x29, x30, [sp], #32
  4053e4:	ret
  4053e8:	stp	x29, x30, [sp, #-32]!
  4053ec:	mov	x29, sp
  4053f0:	bl	40ac1c <printf@plt+0x922c>
  4053f4:	cmp	w0, #0x0
  4053f8:	cset	w0, eq  // eq = none
  4053fc:	and	w0, w0, #0xff
  405400:	cmp	w0, #0x0
  405404:	b.eq	40542c <printf@plt+0x3a3c>  // b.none
  405408:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40540c:	add	x3, x0, #0x2e0
  405410:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405414:	add	x2, x0, #0x2e0
  405418:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40541c:	add	x1, x0, #0x2e0
  405420:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  405424:	add	x0, x0, #0xfd8
  405428:	bl	4072ac <printf@plt+0x58bc>
  40542c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405430:	add	x0, x0, #0x310
  405434:	ldr	w1, [x0]
  405438:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40543c:	add	x0, x0, #0x28
  405440:	str	w1, [x0]
  405444:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405448:	add	x0, x0, #0x28
  40544c:	ldr	w0, [x0]
  405450:	asr	w0, w0, #9
  405454:	str	w0, [sp, #28]
  405458:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40545c:	add	x0, x0, #0x2c
  405460:	str	wzr, [x0]
  405464:	ldr	w0, [sp, #28]
  405468:	cmp	w0, #0x0
  40546c:	b.eq	40549c <printf@plt+0x3aac>  // b.none
  405470:	ldr	w0, [sp, #28]
  405474:	asr	w0, w0, #1
  405478:	str	w0, [sp, #28]
  40547c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405480:	add	x0, x0, #0x2c
  405484:	ldr	w0, [x0]
  405488:	add	w1, w0, #0x1
  40548c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405490:	add	x0, x0, #0x2c
  405494:	str	w1, [x0]
  405498:	b	405464 <printf@plt+0x3a74>
  40549c:	nop
  4054a0:	ldp	x29, x30, [sp], #32
  4054a4:	ret
  4054a8:	stp	x29, x30, [sp, #-32]!
  4054ac:	mov	x29, sp
  4054b0:	str	x0, [sp, #24]
  4054b4:	ldr	x2, [sp, #24]
  4054b8:	mov	w1, #0x64                  	// #100
  4054bc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4054c0:	add	x0, x0, #0x198
  4054c4:	bl	4018f0 <fgets@plt>
  4054c8:	cmp	x0, #0x0
  4054cc:	cset	w0, eq  // eq = none
  4054d0:	and	w0, w0, #0xff
  4054d4:	cmp	w0, #0x0
  4054d8:	b.eq	4054e4 <printf@plt+0x3af4>  // b.none
  4054dc:	mov	w0, #0x0                   	// #0
  4054e0:	b	40551c <printf@plt+0x3b2c>
  4054e4:	mov	w1, #0xa                   	// #10
  4054e8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4054ec:	add	x0, x0, #0x198
  4054f0:	bl	401730 <strchr@plt>
  4054f4:	cmp	x0, #0x0
  4054f8:	b.eq	405518 <printf@plt+0x3b28>  // b.none
  4054fc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405500:	add	x0, x0, #0x190
  405504:	ldr	w0, [x0]
  405508:	add	w1, w0, #0x1
  40550c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405510:	add	x0, x0, #0x190
  405514:	str	w1, [x0]
  405518:	mov	w0, #0x1                   	// #1
  40551c:	ldp	x29, x30, [sp], #32
  405520:	ret
  405524:	str	x19, [sp, #-16]!
  405528:	mov	w19, #0x0                   	// #0
  40552c:	cmp	w19, #0x5
  405530:	b.gt	40555c <printf@plt+0x3b6c>
  405534:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  405538:	add	x0, x0, #0x228
  40553c:	sxtw	x1, w19
  405540:	ldr	d0, [x0, x1, lsl #3]
  405544:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405548:	add	x0, x0, #0x80
  40554c:	sxtw	x1, w19
  405550:	str	d0, [x0, x1, lsl #3]
  405554:	add	w19, w19, #0x1
  405558:	b	40552c <printf@plt+0x3b3c>
  40555c:	mov	w19, #0x0                   	// #0
  405560:	cmp	w19, #0x3
  405564:	b.gt	405590 <printf@plt+0x3ba0>
  405568:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40556c:	add	x0, x0, #0x1f8
  405570:	sxtw	x1, w19
  405574:	ldr	x2, [x0, x1, lsl #3]
  405578:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40557c:	add	x0, x0, #0xb0
  405580:	sxtw	x1, w19
  405584:	str	x2, [x0, x1, lsl #3]
  405588:	add	w19, w19, #0x1
  40558c:	b	405560 <printf@plt+0x3b70>
  405590:	mov	w19, #0x0                   	// #0
  405594:	cmp	w19, #0x3
  405598:	b.gt	4055c4 <printf@plt+0x3bd4>
  40559c:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  4055a0:	add	x0, x0, #0x218
  4055a4:	sxtw	x1, w19
  4055a8:	ldr	w2, [x0, x1, lsl #2]
  4055ac:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4055b0:	add	x0, x0, #0xd0
  4055b4:	sxtw	x1, w19
  4055b8:	str	w2, [x0, x1, lsl #2]
  4055bc:	add	w19, w19, #0x1
  4055c0:	b	405594 <printf@plt+0x3ba4>
  4055c4:	mov	w19, #0x0                   	// #0
  4055c8:	cmp	w19, #0x10
  4055cc:	b.gt	405604 <printf@plt+0x3c14>
  4055d0:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  4055d4:	add	x0, x0, #0x2e8
  4055d8:	ldr	x1, [x0]
  4055dc:	sxtw	x0, w19
  4055e0:	lsl	x0, x0, #2
  4055e4:	add	x0, x1, x0
  4055e8:	ldr	w2, [x0]
  4055ec:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4055f0:	add	x0, x0, #0xe0
  4055f4:	sxtw	x1, w19
  4055f8:	str	w2, [x0, x1, lsl #2]
  4055fc:	add	w19, w19, #0x1
  405600:	b	4055c8 <printf@plt+0x3bd8>
  405604:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405608:	add	x0, x0, #0x50
  40560c:	ldr	x1, [x0]
  405610:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405614:	add	x0, x0, #0x128
  405618:	str	x1, [x0]
  40561c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405620:	add	x0, x0, #0x268
  405624:	strb	wzr, [x0]
  405628:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40562c:	add	x0, x0, #0x154
  405630:	str	wzr, [x0]
  405634:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405638:	add	x0, x0, #0x160
  40563c:	adrp	x1, 410000 <_ZdlPvm@@Base+0x1cd0>
  405640:	ldr	d0, [x1, #464]
  405644:	str	d0, [x0]
  405648:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40564c:	add	x0, x0, #0x168
  405650:	adrp	x1, 410000 <_ZdlPvm@@Base+0x1cd0>
  405654:	ldr	d0, [x1, #472]
  405658:	str	d0, [x0]
  40565c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405660:	add	x0, x0, #0x170
  405664:	adrp	x1, 410000 <_ZdlPvm@@Base+0x1cd0>
  405668:	ldr	d0, [x1, #464]
  40566c:	str	d0, [x0]
  405670:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405674:	add	x0, x0, #0x178
  405678:	adrp	x1, 410000 <_ZdlPvm@@Base+0x1cd0>
  40567c:	ldr	d0, [x1, #472]
  405680:	str	d0, [x0]
  405684:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405688:	add	x0, x0, #0x48
  40568c:	ldr	w1, [x0]
  405690:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405694:	add	x0, x0, #0x150
  405698:	str	w1, [x0]
  40569c:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  4056a0:	add	x0, x0, #0x308
  4056a4:	ldr	d0, [x0]
  4056a8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4056ac:	add	x0, x0, #0x130
  4056b0:	str	d0, [x0]
  4056b4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4056b8:	add	x0, x0, #0x140
  4056bc:	str	xzr, [x0]
  4056c0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4056c4:	add	x0, x0, #0x148
  4056c8:	str	xzr, [x0]
  4056cc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4056d0:	add	x0, x0, #0x30
  4056d4:	fmov	d0, #-1.000000000000000000e+00
  4056d8:	str	d0, [x0]
  4056dc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4056e0:	add	x0, x0, #0x38
  4056e4:	mov	w1, #0xffffffff            	// #-1
  4056e8:	str	w1, [x0]
  4056ec:	nop
  4056f0:	ldr	x19, [sp], #16
  4056f4:	ret
  4056f8:	stp	x29, x30, [sp, #-112]!
  4056fc:	mov	x29, sp
  405700:	stp	x19, x20, [sp, #16]
  405704:	str	x21, [sp, #32]
  405708:	mov	x21, x0
  40570c:	str	w1, [sp, #60]
  405710:	mov	x19, #0x0                   	// #0
  405714:	mov	w20, #0x0                   	// #0
  405718:	bl	405524 <printf@plt+0x3b34>
  40571c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405720:	add	x1, x0, #0x198
  405724:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405728:	add	x0, x0, #0x200
  40572c:	bl	401770 <strcpy@plt>
  405730:	mov	x0, x21
  405734:	bl	4054a8 <printf@plt+0x3ab8>
  405738:	cmp	w0, #0x0
  40573c:	cset	w0, eq  // eq = none
  405740:	and	w0, w0, #0xff
  405744:	mov	w20, w0
  405748:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40574c:	add	x0, x0, #0x320
  405750:	ldr	x0, [x0]
  405754:	ldrb	w0, [x0]
  405758:	cmp	w0, #0x46
  40575c:	cset	w0, eq  // eq = none
  405760:	and	w0, w0, #0xff
  405764:	str	w0, [sp, #100]
  405768:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40576c:	add	x0, x0, #0x2d0
  405770:	ldr	w0, [x0]
  405774:	cmp	w0, #0x0
  405778:	b.ne	4057c4 <printf@plt+0x3dd4>  // b.any
  40577c:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  405780:	add	x0, x0, #0x328
  405784:	ldr	x0, [x0]
  405788:	ldrb	w0, [x0]
  40578c:	cmp	w0, #0xa
  405790:	b.eq	4057c4 <printf@plt+0x3dd4>  // b.none
  405794:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  405798:	add	x0, x0, #0x328
  40579c:	ldr	x0, [x0]
  4057a0:	ldrb	w0, [x0]
  4057a4:	cmp	w0, #0x20
  4057a8:	b.eq	4057c4 <printf@plt+0x3dd4>  // b.none
  4057ac:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  4057b0:	add	x0, x0, #0x328
  4057b4:	ldr	x0, [x0]
  4057b8:	ldrb	w0, [x0]
  4057bc:	cmp	w0, #0x0
  4057c0:	b.ne	4057cc <printf@plt+0x3ddc>  // b.any
  4057c4:	mov	w0, #0x1                   	// #1
  4057c8:	b	4057d0 <printf@plt+0x3de0>
  4057cc:	mov	w0, #0x0                   	// #0
  4057d0:	str	w0, [sp, #96]
  4057d4:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  4057d8:	add	x0, x0, #0x310
  4057dc:	ldr	x0, [x0]
  4057e0:	ldrb	w0, [x0]
  4057e4:	cmp	w0, #0x2e
  4057e8:	b.ne	40583c <printf@plt+0x3e4c>  // b.any
  4057ec:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  4057f0:	add	x0, x0, #0x318
  4057f4:	ldr	x0, [x0]
  4057f8:	ldrb	w0, [x0]
  4057fc:	cmp	w0, #0x47
  405800:	b.ne	40583c <printf@plt+0x3e4c>  // b.any
  405804:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  405808:	add	x0, x0, #0x320
  40580c:	ldr	x0, [x0]
  405810:	ldrb	w0, [x0]
  405814:	cmp	w0, #0x45
  405818:	b.eq	405828 <printf@plt+0x3e38>  // b.none
  40581c:	ldr	w0, [sp, #100]
  405820:	cmp	w0, #0x0
  405824:	b.eq	40583c <printf@plt+0x3e4c>  // b.none
  405828:	ldr	w0, [sp, #96]
  40582c:	cmp	w0, #0x0
  405830:	b.eq	40583c <printf@plt+0x3e4c>  // b.none
  405834:	mov	w0, #0x1                   	// #1
  405838:	b	405840 <printf@plt+0x3e50>
  40583c:	mov	w0, #0x0                   	// #0
  405840:	orr	w20, w20, w0
  405844:	cmp	w20, #0x0
  405848:	b.eq	405eac <printf@plt+0x44bc>  // b.none
  40584c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405850:	add	x0, x0, #0x154
  405854:	ldr	w0, [x0]
  405858:	cmp	w0, #0x0
  40585c:	b.eq	405864 <printf@plt+0x3e74>  // b.none
  405860:	bl	405ee8 <printf@plt+0x44f8>
  405864:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405868:	add	x0, x0, #0x268
  40586c:	ldrb	w0, [x0]
  405870:	cmp	w0, #0x0
  405874:	b.ne	4058bc <printf@plt+0x3ecc>  // b.any
  405878:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40587c:	add	x0, x0, #0x154
  405880:	ldr	w0, [x0]
  405884:	cmp	w0, #0x0
  405888:	b.ne	405ec4 <printf@plt+0x44d4>  // b.any
  40588c:	add	x0, sp, #0x48
  405890:	ldr	w1, [sp, #60]
  405894:	bl	406ad0 <printf@plt+0x50e0>
  405898:	add	x1, sp, #0x48
  40589c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4058a0:	add	x3, x0, #0x2e0
  4058a4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4058a8:	add	x2, x0, #0x2e0
  4058ac:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xcd0>
  4058b0:	add	x0, x0, #0xff0
  4058b4:	bl	407234 <printf@plt+0x5844>
  4058b8:	b	405ec4 <printf@plt+0x44d4>
  4058bc:	add	x0, sp, #0x40
  4058c0:	mov	x2, x0
  4058c4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4058c8:	add	x1, x0, #0x268
  4058cc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4058d0:	add	x0, x0, #0x3d8
  4058d4:	bl	40ecdc <_ZdlPvm@@Base+0x9ac>
  4058d8:	mov	x19, x0
  4058dc:	cmp	x19, #0x0
  4058e0:	b.eq	405ecc <printf@plt+0x44dc>  // b.none
  4058e4:	mov	x0, x19
  4058e8:	bl	401c4c <printf@plt+0x25c>
  4058ec:	str	x0, [sp, #88]
  4058f0:	mov	x0, x19
  4058f4:	bl	4016f0 <fclose@plt>
  4058f8:	ldr	x0, [sp, #64]
  4058fc:	bl	401720 <free@plt>
  405900:	ldr	x0, [sp, #88]
  405904:	cmp	x0, #0x0
  405908:	b.eq	405ed4 <printf@plt+0x44e4>  // b.none
  40590c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405910:	add	x0, x0, #0x128
  405914:	ldr	x0, [x0]
  405918:	cmp	x0, #0x0
  40591c:	b.ne	405950 <printf@plt+0x3f60>  // b.any
  405920:	ldr	x0, [sp, #88]
  405924:	bl	40699c <printf@plt+0x4fac>
  405928:	cmp	w0, #0x0
  40592c:	cset	w0, ne  // ne = any
  405930:	and	w0, w0, #0xff
  405934:	cmp	w0, #0x0
  405938:	b.eq	405950 <printf@plt+0x3f60>  // b.none
  40593c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405940:	add	x0, x0, #0x128
  405944:	adrp	x1, 410000 <_ZdlPvm@@Base+0x1cd0>
  405948:	add	x1, x1, #0x18
  40594c:	str	x1, [x0]
  405950:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405954:	add	x0, x0, #0x168
  405958:	ldr	d1, [x0]
  40595c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405960:	add	x0, x0, #0x160
  405964:	ldr	d0, [x0]
  405968:	fsub	d0, d1, d0
  40596c:	str	d0, [sp, #104]
  405970:	ldr	d0, [sp, #104]
  405974:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  405978:	ldr	d1, [x0, #480]
  40597c:	fcmpe	d0, d1
  405980:	cset	w0, mi  // mi = first
  405984:	and	w0, w0, #0xff
  405988:	cmp	w0, #0x0
  40598c:	b.eq	40599c <printf@plt+0x3fac>  // b.none
  405990:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  405994:	ldr	d0, [x0, #480]
  405998:	str	d0, [sp, #104]
  40599c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4059a0:	add	x0, x0, #0x148
  4059a4:	ldr	d0, [x0]
  4059a8:	fcmp	d0, #0.0
  4059ac:	b.eq	4059d4 <printf@plt+0x3fe4>  // b.none
  4059b0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4059b4:	add	x0, x0, #0x148
  4059b8:	ldr	d1, [x0]
  4059bc:	ldr	d0, [sp, #104]
  4059c0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  4059c4:	ldr	d2, [x0, #488]
  4059c8:	fmul	d0, d0, d2
  4059cc:	fdiv	d0, d1, d0
  4059d0:	b	4059dc <printf@plt+0x3fec>
  4059d4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  4059d8:	ldr	d0, [x0, #464]
  4059dc:	str	d0, [sp, #104]
  4059e0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4059e4:	add	x0, x0, #0x178
  4059e8:	ldr	d1, [x0]
  4059ec:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4059f0:	add	x0, x0, #0x170
  4059f4:	ldr	d0, [x0]
  4059f8:	fsub	d0, d1, d0
  4059fc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405a00:	add	x0, x0, #0x138
  405a04:	str	d0, [x0]
  405a08:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405a0c:	add	x0, x0, #0x138
  405a10:	ldr	d0, [x0]
  405a14:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  405a18:	ldr	d1, [x0, #480]
  405a1c:	fcmpe	d0, d1
  405a20:	cset	w0, mi  // mi = first
  405a24:	and	w0, w0, #0xff
  405a28:	cmp	w0, #0x0
  405a2c:	b.eq	405a44 <printf@plt+0x4054>  // b.none
  405a30:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405a34:	add	x0, x0, #0x138
  405a38:	adrp	x1, 410000 <_ZdlPvm@@Base+0x1cd0>
  405a3c:	ldr	d0, [x1, #480]
  405a40:	str	d0, [x0]
  405a44:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405a48:	add	x0, x0, #0x140
  405a4c:	ldr	d0, [x0]
  405a50:	fcmp	d0, #0.0
  405a54:	b.eq	405a84 <printf@plt+0x4094>  // b.none
  405a58:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405a5c:	add	x0, x0, #0x140
  405a60:	ldr	d1, [x0]
  405a64:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405a68:	add	x0, x0, #0x138
  405a6c:	ldr	d0, [x0]
  405a70:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  405a74:	ldr	d2, [x0, #488]
  405a78:	fmul	d0, d0, d2
  405a7c:	fdiv	d0, d1, d0
  405a80:	b	405a8c <printf@plt+0x409c>
  405a84:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  405a88:	ldr	d0, [x0, #464]
  405a8c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405a90:	add	x0, x0, #0x138
  405a94:	str	d0, [x0]
  405a98:	ldr	d0, [sp, #104]
  405a9c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  405aa0:	ldr	d1, [x0, #464]
  405aa4:	fcmp	d0, d1
  405aa8:	b.ne	405ae4 <printf@plt+0x40f4>  // b.any
  405aac:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405ab0:	add	x0, x0, #0x138
  405ab4:	ldr	d0, [x0]
  405ab8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  405abc:	ldr	d1, [x0, #464]
  405ac0:	fcmp	d0, d1
  405ac4:	b.ne	405ae4 <printf@plt+0x40f4>  // b.any
  405ac8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405acc:	add	x0, x0, #0x130
  405ad0:	ldr	d0, [x0]
  405ad4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405ad8:	add	x0, x0, #0x138
  405adc:	str	d0, [x0]
  405ae0:	b	405b0c <printf@plt+0x411c>
  405ae4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405ae8:	add	x0, x0, #0x138
  405aec:	ldr	d0, [x0]
  405af0:	ldr	d1, [sp, #104]
  405af4:	fcmpe	d1, d0
  405af8:	b.pl	405b0c <printf@plt+0x411c>  // b.nfrst
  405afc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405b00:	add	x0, x0, #0x138
  405b04:	ldr	d0, [sp, #104]
  405b08:	str	d0, [x0]
  405b0c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405b10:	add	x0, x0, #0x150
  405b14:	ldr	w0, [x0]
  405b18:	cmp	w0, #0x0
  405b1c:	b.eq	405b74 <printf@plt+0x4184>  // b.none
  405b20:	mov	w19, #0x0                   	// #0
  405b24:	cmp	w19, #0x3
  405b28:	b.gt	405b74 <printf@plt+0x4184>
  405b2c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405b30:	add	x0, x0, #0xd0
  405b34:	sxtw	x1, w19
  405b38:	ldr	w0, [x0, x1, lsl #2]
  405b3c:	scvtf	d1, w0
  405b40:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405b44:	add	x0, x0, #0x138
  405b48:	ldr	d0, [x0]
  405b4c:	fmul	d1, d1, d0
  405b50:	fmov	d0, #5.000000000000000000e-01
  405b54:	fadd	d0, d1, d0
  405b58:	fcvtzs	w2, d0
  405b5c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405b60:	add	x0, x0, #0xd0
  405b64:	sxtw	x1, w19
  405b68:	str	w2, [x0, x1, lsl #2]
  405b6c:	add	w19, w19, #0x1
  405b70:	b	405b24 <printf@plt+0x4134>
  405b74:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405b78:	add	x0, x0, #0x28
  405b7c:	ldr	w0, [x0]
  405b80:	scvtf	d0, w0
  405b84:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  405b88:	ldr	d1, [x0, #488]
  405b8c:	fmul	d1, d0, d1
  405b90:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405b94:	add	x0, x0, #0x138
  405b98:	ldr	d0, [x0]
  405b9c:	fmul	d0, d1, d0
  405ba0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405ba4:	add	x0, x0, #0x138
  405ba8:	str	d0, [x0]
  405bac:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405bb0:	add	x0, x0, #0x160
  405bb4:	ldr	d1, [x0]
  405bb8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405bbc:	add	x0, x0, #0x138
  405bc0:	ldr	d0, [x0]
  405bc4:	fmul	d0, d1, d0
  405bc8:	fcvtzs	w1, d0
  405bcc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405bd0:	add	x0, x0, #0x180
  405bd4:	str	w1, [x0]
  405bd8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405bdc:	add	x0, x0, #0x168
  405be0:	ldr	d1, [x0]
  405be4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405be8:	add	x0, x0, #0x138
  405bec:	ldr	d0, [x0]
  405bf0:	fmul	d0, d1, d0
  405bf4:	fcvtzs	w1, d0
  405bf8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405bfc:	add	x0, x0, #0x184
  405c00:	str	w1, [x0]
  405c04:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405c08:	add	x0, x0, #0x170
  405c0c:	ldr	d1, [x0]
  405c10:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405c14:	add	x0, x0, #0x138
  405c18:	ldr	d0, [x0]
  405c1c:	fmul	d0, d1, d0
  405c20:	fcvtzs	w1, d0
  405c24:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405c28:	add	x0, x0, #0x188
  405c2c:	str	w1, [x0]
  405c30:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405c34:	add	x0, x0, #0x178
  405c38:	ldr	d1, [x0]
  405c3c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405c40:	add	x0, x0, #0x138
  405c44:	ldr	d0, [x0]
  405c48:	fmul	d0, d1, d0
  405c4c:	fcvtzs	w1, d0
  405c50:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405c54:	add	x0, x0, #0x18c
  405c58:	str	w1, [x0]
  405c5c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405c60:	add	x0, x0, #0x18c
  405c64:	ldr	w1, [x0]
  405c68:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405c6c:	add	x0, x0, #0x188
  405c70:	ldr	w0, [x0]
  405c74:	sub	w4, w1, w0
  405c78:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405c7c:	add	x0, x0, #0x184
  405c80:	ldr	w1, [x0]
  405c84:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405c88:	add	x0, x0, #0x180
  405c8c:	ldr	w0, [x0]
  405c90:	sub	w1, w1, w0
  405c94:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405c98:	add	x3, x0, #0x200
  405c9c:	mov	w2, w1
  405ca0:	mov	w1, w4
  405ca4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  405ca8:	add	x0, x0, #0x20
  405cac:	bl	4019f0 <printf@plt>
  405cb0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405cb4:	add	x0, x0, #0x188
  405cb8:	ldr	w1, [x0]
  405cbc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405cc0:	add	x0, x0, #0x3c
  405cc4:	str	w1, [x0]
  405cc8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405ccc:	add	x0, x0, #0x180
  405cd0:	ldr	w1, [x0]
  405cd4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405cd8:	add	x0, x0, #0x40
  405cdc:	str	w1, [x0]
  405ce0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405ce4:	add	x0, x0, #0x40
  405ce8:	ldr	w1, [x0]
  405cec:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405cf0:	add	x0, x0, #0x44
  405cf4:	str	w1, [x0]
  405cf8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405cfc:	add	x0, x0, #0x158
  405d00:	ldr	w0, [x0]
  405d04:	cmp	w0, #0x0
  405d08:	b.ne	405da8 <printf@plt+0x43b8>  // b.any
  405d0c:	ldr	x19, [sp, #88]
  405d10:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405d14:	add	x0, x0, #0x58
  405d18:	mov	w1, #0x1                   	// #1
  405d1c:	str	w1, [x0]
  405d20:	cmp	x19, #0x0
  405d24:	b.eq	405da8 <printf@plt+0x43b8>  // b.none
  405d28:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  405d2c:	add	x0, x0, #0x68
  405d30:	bl	401680 <puts@plt>
  405d34:	ldr	w0, [x19]
  405d38:	cmp	w0, #0x6
  405d3c:	b.ne	405d4c <printf@plt+0x435c>  // b.any
  405d40:	ldr	w1, [sp, #60]
  405d44:	mov	x0, x19
  405d48:	bl	40243c <printf@plt+0xa4c>
  405d4c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  405d50:	add	x0, x0, #0x70
  405d54:	bl	401680 <puts@plt>
  405d58:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405d5c:	add	x0, x0, #0x188
  405d60:	ldr	w1, [x0]
  405d64:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405d68:	add	x0, x0, #0x3c
  405d6c:	str	w1, [x0]
  405d70:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405d74:	add	x0, x0, #0x180
  405d78:	ldr	w1, [x0]
  405d7c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405d80:	add	x0, x0, #0x40
  405d84:	str	w1, [x0]
  405d88:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405d8c:	add	x0, x0, #0x40
  405d90:	ldr	w1, [x0]
  405d94:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405d98:	add	x0, x0, #0x44
  405d9c:	str	w1, [x0]
  405da0:	ldr	x19, [x19, #32]
  405da4:	b	405d20 <printf@plt+0x4330>
  405da8:	ldr	x19, [sp, #88]
  405dac:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405db0:	add	x0, x0, #0x158
  405db4:	ldr	w0, [x0]
  405db8:	cmp	w0, #0x0
  405dbc:	b.eq	405dc8 <printf@plt+0x43d8>  // b.none
  405dc0:	mov	w0, #0x2                   	// #2
  405dc4:	b	405dcc <printf@plt+0x43dc>
  405dc8:	mov	w0, #0x0                   	// #0
  405dcc:	adrp	x1, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405dd0:	add	x1, x1, #0x58
  405dd4:	str	w0, [x1]
  405dd8:	cmp	x19, #0x0
  405ddc:	b.eq	405e54 <printf@plt+0x4464>  // b.none
  405de0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  405de4:	add	x0, x0, #0x68
  405de8:	bl	401680 <puts@plt>
  405dec:	ldr	w1, [sp, #60]
  405df0:	mov	x0, x19
  405df4:	bl	40243c <printf@plt+0xa4c>
  405df8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  405dfc:	add	x0, x0, #0x70
  405e00:	bl	401680 <puts@plt>
  405e04:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405e08:	add	x0, x0, #0x188
  405e0c:	ldr	w1, [x0]
  405e10:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405e14:	add	x0, x0, #0x3c
  405e18:	str	w1, [x0]
  405e1c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405e20:	add	x0, x0, #0x180
  405e24:	ldr	w1, [x0]
  405e28:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405e2c:	add	x0, x0, #0x40
  405e30:	str	w1, [x0]
  405e34:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405e38:	add	x0, x0, #0x40
  405e3c:	ldr	w1, [x0]
  405e40:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405e44:	add	x0, x0, #0x44
  405e48:	str	w1, [x0]
  405e4c:	ldr	x19, [x19, #32]
  405e50:	b	405dd8 <printf@plt+0x43e8>
  405e54:	ldr	w0, [sp, #100]
  405e58:	cmp	w0, #0x0
  405e5c:	b.ne	405e6c <printf@plt+0x447c>  // b.any
  405e60:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  405e64:	add	x0, x0, #0x78
  405e68:	bl	401680 <puts@plt>
  405e6c:	mov	w1, #0xffffffff            	// #-1
  405e70:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  405e74:	add	x0, x0, #0x88
  405e78:	bl	4019f0 <printf@plt>
  405e7c:	ldr	w0, [sp, #100]
  405e80:	cmp	w0, #0x0
  405e84:	b.eq	405e94 <printf@plt+0x44a4>  // b.none
  405e88:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  405e8c:	add	x0, x0, #0x98
  405e90:	bl	401680 <puts@plt>
  405e94:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405e98:	add	x1, x0, #0x198
  405e9c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  405ea0:	add	x0, x0, #0xa0
  405ea4:	bl	4019f0 <printf@plt>
  405ea8:	b	405eb8 <printf@plt+0x44c8>
  405eac:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405eb0:	add	x0, x0, #0x198
  405eb4:	bl	4060e8 <printf@plt+0x46f8>
  405eb8:	cmp	w20, #0x0
  405ebc:	b.ne	405ed8 <printf@plt+0x44e8>  // b.any
  405ec0:	b	405730 <printf@plt+0x3d40>
  405ec4:	nop
  405ec8:	b	405ed8 <printf@plt+0x44e8>
  405ecc:	nop
  405ed0:	b	405ed8 <printf@plt+0x44e8>
  405ed4:	nop
  405ed8:	ldp	x19, x20, [sp, #16]
  405edc:	ldr	x21, [sp, #32]
  405ee0:	ldp	x29, x30, [sp], #112
  405ee4:	ret
  405ee8:	str	x19, [sp, #-16]!
  405eec:	mov	w19, #0x0                   	// #0
  405ef0:	cmp	w19, #0x5
  405ef4:	b.gt	405f20 <printf@plt+0x4530>
  405ef8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405efc:	add	x0, x0, #0x80
  405f00:	sxtw	x1, w19
  405f04:	ldr	d0, [x0, x1, lsl #3]
  405f08:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  405f0c:	add	x0, x0, #0x228
  405f10:	sxtw	x1, w19
  405f14:	str	d0, [x0, x1, lsl #3]
  405f18:	add	w19, w19, #0x1
  405f1c:	b	405ef0 <printf@plt+0x4500>
  405f20:	mov	w19, #0x0                   	// #0
  405f24:	cmp	w19, #0x3
  405f28:	b.gt	405f54 <printf@plt+0x4564>
  405f2c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405f30:	add	x0, x0, #0xb0
  405f34:	sxtw	x1, w19
  405f38:	ldr	x2, [x0, x1, lsl #3]
  405f3c:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  405f40:	add	x0, x0, #0x1f8
  405f44:	sxtw	x1, w19
  405f48:	str	x2, [x0, x1, lsl #3]
  405f4c:	add	w19, w19, #0x1
  405f50:	b	405f24 <printf@plt+0x4534>
  405f54:	mov	w19, #0x0                   	// #0
  405f58:	cmp	w19, #0x3
  405f5c:	b.gt	405f88 <printf@plt+0x4598>
  405f60:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405f64:	add	x0, x0, #0xd0
  405f68:	sxtw	x1, w19
  405f6c:	ldr	w2, [x0, x1, lsl #2]
  405f70:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  405f74:	add	x0, x0, #0x218
  405f78:	sxtw	x1, w19
  405f7c:	str	w2, [x0, x1, lsl #2]
  405f80:	add	w19, w19, #0x1
  405f84:	b	405f58 <printf@plt+0x4568>
  405f88:	mov	w19, #0x0                   	// #0
  405f8c:	cmp	w19, #0x10
  405f90:	b.gt	405fc8 <printf@plt+0x45d8>
  405f94:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  405f98:	add	x0, x0, #0x2e8
  405f9c:	ldr	x1, [x0]
  405fa0:	sxtw	x0, w19
  405fa4:	lsl	x0, x0, #2
  405fa8:	add	x0, x1, x0
  405fac:	adrp	x1, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405fb0:	add	x1, x1, #0xe0
  405fb4:	sxtw	x2, w19
  405fb8:	ldr	w1, [x1, x2, lsl #2]
  405fbc:	str	w1, [x0]
  405fc0:	add	w19, w19, #0x1
  405fc4:	b	405f8c <printf@plt+0x459c>
  405fc8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405fcc:	add	x0, x0, #0x128
  405fd0:	ldr	x1, [x0]
  405fd4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405fd8:	add	x0, x0, #0x50
  405fdc:	str	x1, [x0]
  405fe0:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  405fe4:	add	x0, x0, #0x308
  405fe8:	ldr	d1, [x0]
  405fec:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  405ff0:	add	x0, x0, #0x130
  405ff4:	ldr	d0, [x0]
  405ff8:	fmul	d0, d1, d0
  405ffc:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  406000:	add	x0, x0, #0x308
  406004:	str	d0, [x0]
  406008:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40600c:	add	x0, x0, #0x150
  406010:	ldr	w1, [x0]
  406014:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406018:	add	x0, x0, #0x48
  40601c:	str	w1, [x0]
  406020:	nop
  406024:	ldr	x19, [sp], #16
  406028:	ret
  40602c:	sub	sp, sp, #0x10
  406030:	str	d0, [sp, #8]
  406034:	str	d1, [sp]
  406038:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40603c:	add	x0, x0, #0x170
  406040:	ldr	d0, [x0]
  406044:	ldr	d1, [sp, #8]
  406048:	fcmpe	d1, d0
  40604c:	b.pl	406060 <printf@plt+0x4670>  // b.nfrst
  406050:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406054:	add	x0, x0, #0x170
  406058:	ldr	d0, [sp, #8]
  40605c:	str	d0, [x0]
  406060:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406064:	add	x0, x0, #0x178
  406068:	ldr	d0, [x0]
  40606c:	ldr	d1, [sp, #8]
  406070:	fcmpe	d1, d0
  406074:	b.le	406088 <printf@plt+0x4698>
  406078:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40607c:	add	x0, x0, #0x178
  406080:	ldr	d0, [sp, #8]
  406084:	str	d0, [x0]
  406088:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40608c:	add	x0, x0, #0x160
  406090:	ldr	d0, [x0]
  406094:	ldr	d1, [sp]
  406098:	fcmpe	d1, d0
  40609c:	b.pl	4060b0 <printf@plt+0x46c0>  // b.nfrst
  4060a0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4060a4:	add	x0, x0, #0x160
  4060a8:	ldr	d0, [sp]
  4060ac:	str	d0, [x0]
  4060b0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4060b4:	add	x0, x0, #0x168
  4060b8:	ldr	d0, [x0]
  4060bc:	ldr	d1, [sp]
  4060c0:	fcmpe	d1, d0
  4060c4:	b.gt	4060cc <printf@plt+0x46dc>
  4060c8:	b	4060dc <printf@plt+0x46ec>
  4060cc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4060d0:	add	x0, x0, #0x168
  4060d4:	ldr	d0, [sp]
  4060d8:	str	d0, [x0]
  4060dc:	nop
  4060e0:	add	sp, sp, #0x10
  4060e4:	ret
  4060e8:	stp	x29, x30, [sp, #-416]!
  4060ec:	mov	x29, sp
  4060f0:	str	x19, [sp, #16]
  4060f4:	str	d8, [sp, #24]
  4060f8:	str	x0, [sp, #40]
  4060fc:	strb	wzr, [sp, #48]
  406100:	add	x1, sp, #0x30
  406104:	add	x0, sp, #0x98
  406108:	mov	x3, x1
  40610c:	mov	x2, x0
  406110:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  406114:	add	x1, x0, #0xc0
  406118:	ldr	x0, [sp, #40]
  40611c:	bl	401850 <__isoc99_sscanf@plt>
  406120:	add	x19, sp, #0x98
  406124:	ldrb	w0, [x19]
  406128:	cmp	w0, #0x0
  40612c:	b.eq	406158 <printf@plt+0x4768>  // b.none
  406130:	ldrb	w0, [x19]
  406134:	bl	401830 <isupper@plt>
  406138:	cmp	w0, #0x0
  40613c:	b.eq	406150 <printf@plt+0x4760>  // b.none
  406140:	ldrb	w0, [x19]
  406144:	bl	401690 <tolower@plt>
  406148:	and	w0, w0, #0xff
  40614c:	strb	w0, [x19]
  406150:	add	x19, x19, #0x1
  406154:	b	406124 <printf@plt+0x4734>
  406158:	ldrb	w0, [sp, #152]
  40615c:	cmp	w0, #0x78
  406160:	b.eq	4067c8 <printf@plt+0x4dd8>  // b.none
  406164:	cmp	w0, #0x78
  406168:	b.gt	406940 <printf@plt+0x4f50>
  40616c:	cmp	w0, #0x77
  406170:	b.eq	406854 <printf@plt+0x4e64>  // b.none
  406174:	cmp	w0, #0x77
  406178:	b.gt	406940 <printf@plt+0x4f50>
  40617c:	cmp	w0, #0x74
  406180:	b.eq	406704 <printf@plt+0x4d14>  // b.none
  406184:	cmp	w0, #0x74
  406188:	b.gt	406940 <printf@plt+0x4f50>
  40618c:	cmp	w0, #0x73
  406190:	b.eq	406398 <printf@plt+0x49a8>  // b.none
  406194:	cmp	w0, #0x73
  406198:	b.gt	406940 <printf@plt+0x4f50>
  40619c:	cmp	w0, #0x72
  4061a0:	b.eq	4062cc <printf@plt+0x48dc>  // b.none
  4061a4:	cmp	w0, #0x72
  4061a8:	b.gt	406940 <printf@plt+0x4f50>
  4061ac:	cmp	w0, #0x70
  4061b0:	b.eq	406900 <printf@plt+0x4f10>  // b.none
  4061b4:	cmp	w0, #0x70
  4061b8:	b.gt	406940 <printf@plt+0x4f50>
  4061bc:	cmp	w0, #0x6e
  4061c0:	b.eq	406754 <printf@plt+0x4d64>  // b.none
  4061c4:	cmp	w0, #0x6e
  4061c8:	b.gt	406940 <printf@plt+0x4f50>
  4061cc:	cmp	w0, #0x6d
  4061d0:	b.eq	40672c <printf@plt+0x4d3c>  // b.none
  4061d4:	cmp	w0, #0x6d
  4061d8:	b.gt	406940 <printf@plt+0x4f50>
  4061dc:	cmp	w0, #0x6c
  4061e0:	b.eq	406444 <printf@plt+0x4a54>  // b.none
  4061e4:	cmp	w0, #0x6c
  4061e8:	b.gt	406940 <printf@plt+0x4f50>
  4061ec:	cmp	w0, #0x69
  4061f0:	b.eq	406310 <printf@plt+0x4920>  // b.none
  4061f4:	cmp	w0, #0x69
  4061f8:	b.gt	406940 <printf@plt+0x4f50>
  4061fc:	cmp	w0, #0x68
  406200:	b.eq	4068a0 <printf@plt+0x4eb0>  // b.none
  406204:	cmp	w0, #0x68
  406208:	b.gt	406940 <printf@plt+0x4f50>
  40620c:	cmp	w0, #0x66
  406210:	b.eq	40683c <printf@plt+0x4e4c>  // b.none
  406214:	cmp	w0, #0x66
  406218:	b.gt	406940 <printf@plt+0x4f50>
  40621c:	cmp	w0, #0x64
  406220:	b.eq	4068ec <printf@plt+0x4efc>  // b.none
  406224:	cmp	w0, #0x64
  406228:	b.gt	406940 <printf@plt+0x4f50>
  40622c:	cmp	w0, #0x62
  406230:	b.eq	406354 <printf@plt+0x4964>  // b.none
  406234:	cmp	w0, #0x62
  406238:	b.gt	406940 <printf@plt+0x4f50>
  40623c:	cmp	w0, #0x34
  406240:	b.gt	406250 <printf@plt+0x4860>
  406244:	cmp	w0, #0x31
  406248:	b.ge	40625c <printf@plt+0x486c>  // b.tcont
  40624c:	b	406940 <printf@plt+0x4f50>
  406250:	cmp	w0, #0x61
  406254:	b.eq	406634 <printf@plt+0x4c44>  // b.none
  406258:	b	406940 <printf@plt+0x4f50>
  40625c:	add	x0, sp, #0x30
  406260:	bl	4017d0 <atoi@plt>
  406264:	mov	w19, w0
  406268:	cmp	w19, #0x0
  40626c:	b.le	406294 <printf@plt+0x48a4>
  406270:	cmp	w19, #0x3e7
  406274:	b.gt	406294 <printf@plt+0x48a4>
  406278:	ldrb	w0, [sp, #152]
  40627c:	sub	w1, w0, #0x31
  406280:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406284:	add	x0, x0, #0xd0
  406288:	sxtw	x1, w1
  40628c:	str	w19, [x0, x1, lsl #2]
  406290:	b	406988 <printf@plt+0x4f98>
  406294:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406298:	add	x0, x0, #0x190
  40629c:	ldr	w1, [x0]
  4062a0:	add	x0, sp, #0x100
  4062a4:	bl	406ad0 <printf@plt+0x50e0>
  4062a8:	add	x1, sp, #0x100
  4062ac:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4062b0:	add	x3, x0, #0x2e0
  4062b4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4062b8:	add	x2, x0, #0x2e0
  4062bc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  4062c0:	add	x0, x0, #0xd0
  4062c4:	bl	407234 <printf@plt+0x5844>
  4062c8:	b	406988 <printf@plt+0x4f98>
  4062cc:	ldrb	w0, [sp, #48]
  4062d0:	cmp	w0, #0x2f
  4062d4:	b.ls	4063b4 <printf@plt+0x49c4>  // b.plast
  4062d8:	add	x0, sp, #0x30
  4062dc:	bl	4016b0 <strlen@plt>
  4062e0:	add	x0, x0, #0x1
  4062e4:	bl	401910 <malloc@plt>
  4062e8:	mov	x1, x0
  4062ec:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4062f0:	add	x0, x0, #0xb0
  4062f4:	str	x1, [x0]
  4062f8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4062fc:	add	x0, x0, #0xb0
  406300:	ldr	x0, [x0]
  406304:	add	x1, sp, #0x30
  406308:	bl	401770 <strcpy@plt>
  40630c:	b	406988 <printf@plt+0x4f98>
  406310:	ldrb	w0, [sp, #48]
  406314:	cmp	w0, #0x2f
  406318:	b.ls	4063bc <printf@plt+0x49cc>  // b.plast
  40631c:	add	x0, sp, #0x30
  406320:	bl	4016b0 <strlen@plt>
  406324:	add	x0, x0, #0x1
  406328:	bl	401910 <malloc@plt>
  40632c:	mov	x1, x0
  406330:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406334:	add	x0, x0, #0xb0
  406338:	str	x1, [x0, #8]
  40633c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406340:	add	x0, x0, #0xb0
  406344:	ldr	x0, [x0, #8]
  406348:	add	x1, sp, #0x30
  40634c:	bl	401770 <strcpy@plt>
  406350:	b	406988 <printf@plt+0x4f98>
  406354:	ldrb	w0, [sp, #48]
  406358:	cmp	w0, #0x2f
  40635c:	b.ls	4063c4 <printf@plt+0x49d4>  // b.plast
  406360:	add	x0, sp, #0x30
  406364:	bl	4016b0 <strlen@plt>
  406368:	add	x0, x0, #0x1
  40636c:	bl	401910 <malloc@plt>
  406370:	mov	x1, x0
  406374:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406378:	add	x0, x0, #0xb0
  40637c:	str	x1, [x0, #16]
  406380:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406384:	add	x0, x0, #0xb0
  406388:	ldr	x0, [x0, #16]
  40638c:	add	x1, sp, #0x30
  406390:	bl	401770 <strcpy@plt>
  406394:	b	406988 <printf@plt+0x4f98>
  406398:	ldrb	w0, [sp, #153]
  40639c:	cmp	w0, #0x63
  4063a0:	b.eq	4067c4 <printf@plt+0x4dd4>  // b.none
  4063a4:	ldrb	w0, [sp, #48]
  4063a8:	cmp	w0, #0x2f
  4063ac:	b.hi	406400 <printf@plt+0x4a10>  // b.pmore
  4063b0:	b	4063c8 <printf@plt+0x49d8>
  4063b4:	nop
  4063b8:	b	4063c8 <printf@plt+0x49d8>
  4063bc:	nop
  4063c0:	b	4063c8 <printf@plt+0x49d8>
  4063c4:	nop
  4063c8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4063cc:	add	x0, x0, #0x190
  4063d0:	ldr	w1, [x0]
  4063d4:	add	x0, sp, #0x110
  4063d8:	bl	406ad0 <printf@plt+0x50e0>
  4063dc:	add	x1, sp, #0x110
  4063e0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4063e4:	add	x3, x0, #0x2e0
  4063e8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4063ec:	add	x2, x0, #0x2e0
  4063f0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  4063f4:	add	x0, x0, #0xf0
  4063f8:	bl	407234 <printf@plt+0x5844>
  4063fc:	b	406988 <printf@plt+0x4f98>
  406400:	ldrb	w0, [sp, #153]
  406404:	cmp	w0, #0x74
  406408:	b.eq	406564 <printf@plt+0x4b74>  // b.none
  40640c:	add	x0, sp, #0x30
  406410:	bl	4016b0 <strlen@plt>
  406414:	add	x0, x0, #0x1
  406418:	bl	401910 <malloc@plt>
  40641c:	mov	x1, x0
  406420:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406424:	add	x0, x0, #0xb0
  406428:	str	x1, [x0, #24]
  40642c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406430:	add	x0, x0, #0xb0
  406434:	ldr	x0, [x0, #24]
  406438:	add	x1, sp, #0x30
  40643c:	bl	401770 <strcpy@plt>
  406440:	b	406988 <printf@plt+0x4f98>
  406444:	ldrb	w0, [sp, #153]
  406448:	sub	w0, w0, #0x30
  40644c:	cmp	w0, #0x9
  406450:	cset	w0, ls  // ls = plast
  406454:	and	w0, w0, #0xff
  406458:	cmp	w0, #0x0
  40645c:	b.eq	40656c <printf@plt+0x4b7c>  // b.none
  406460:	add	x0, sp, #0x98
  406464:	add	x0, x0, #0x1
  406468:	bl	4017d0 <atoi@plt>
  40646c:	str	w0, [sp, #404]
  406470:	ldr	w0, [sp, #404]
  406474:	cmp	w0, #0x0
  406478:	b.lt	406488 <printf@plt+0x4a98>  // b.tstop
  40647c:	ldr	w0, [sp, #404]
  406480:	cmp	w0, #0x10
  406484:	b.le	4064c8 <printf@plt+0x4ad8>
  406488:	add	x0, sp, #0x120
  40648c:	ldr	w1, [sp, #404]
  406490:	bl	406ad0 <printf@plt+0x50e0>
  406494:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406498:	add	x0, x0, #0x190
  40649c:	ldr	w1, [x0]
  4064a0:	add	x0, sp, #0x130
  4064a4:	bl	406ad0 <printf@plt+0x50e0>
  4064a8:	add	x2, sp, #0x130
  4064ac:	add	x1, sp, #0x120
  4064b0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4064b4:	add	x3, x0, #0x2e0
  4064b8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  4064bc:	add	x0, x0, #0x118
  4064c0:	bl	407234 <printf@plt+0x5844>
  4064c4:	b	406988 <printf@plt+0x4f98>
  4064c8:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  4064cc:	add	x0, x0, #0x2e8
  4064d0:	ldr	x0, [x0]
  4064d4:	cmp	x0, #0x0
  4064d8:	b.ne	4064f0 <printf@plt+0x4b00>  // b.any
  4064dc:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  4064e0:	add	x0, x0, #0x2e8
  4064e4:	adrp	x1, 425000 <_Znam@GLIBCXX_3.4>
  4064e8:	add	x1, x1, #0x2a0
  4064ec:	str	x1, [x0]
  4064f0:	add	x0, sp, #0x30
  4064f4:	bl	4017d0 <atoi@plt>
  4064f8:	str	w0, [sp, #400]
  4064fc:	ldr	w0, [sp, #400]
  406500:	cmp	w0, #0x0
  406504:	b.lt	40652c <printf@plt+0x4b3c>  // b.tstop
  406508:	ldr	w0, [sp, #400]
  40650c:	cmp	w0, #0xff
  406510:	b.gt	40652c <printf@plt+0x4b3c>
  406514:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406518:	add	x0, x0, #0xe0
  40651c:	ldrsw	x1, [sp, #404]
  406520:	ldr	w2, [sp, #400]
  406524:	str	w2, [x0, x1, lsl #2]
  406528:	b	406988 <printf@plt+0x4f98>
  40652c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406530:	add	x0, x0, #0x190
  406534:	ldr	w1, [x0]
  406538:	add	x0, sp, #0x140
  40653c:	bl	406ad0 <printf@plt+0x50e0>
  406540:	add	x1, sp, #0x140
  406544:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406548:	add	x3, x0, #0x2e0
  40654c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406550:	add	x2, x0, #0x2e0
  406554:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  406558:	add	x0, x0, #0x140
  40655c:	bl	407234 <printf@plt+0x5844>
  406560:	b	406988 <printf@plt+0x4f98>
  406564:	nop
  406568:	b	406570 <printf@plt+0x4b80>
  40656c:	nop
  406570:	add	x0, sp, #0x30
  406574:	bl	4016b0 <strlen@plt>
  406578:	add	x0, x0, #0x1
  40657c:	bl	401910 <malloc@plt>
  406580:	mov	x1, x0
  406584:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406588:	add	x0, x0, #0x128
  40658c:	str	x1, [x0]
  406590:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406594:	add	x0, x0, #0x128
  406598:	ldr	x0, [x0]
  40659c:	add	x1, sp, #0x30
  4065a0:	bl	401770 <strcpy@plt>
  4065a4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4065a8:	add	x0, x0, #0x128
  4065ac:	ldr	x2, [x0]
  4065b0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  4065b4:	add	x1, x0, #0x18
  4065b8:	mov	x0, x2
  4065bc:	bl	4018e0 <strcmp@plt>
  4065c0:	cmp	w0, #0x0
  4065c4:	b.ne	4065e0 <printf@plt+0x4bf0>  // b.any
  4065c8:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  4065cc:	add	x0, x0, #0x2e8
  4065d0:	adrp	x1, 425000 <_Znam@GLIBCXX_3.4>
  4065d4:	add	x1, x1, #0x258
  4065d8:	str	x1, [x0]
  4065dc:	b	4065f4 <printf@plt+0x4c04>
  4065e0:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  4065e4:	add	x0, x0, #0x2e8
  4065e8:	adrp	x1, 425000 <_Znam@GLIBCXX_3.4>
  4065ec:	add	x1, x1, #0x2a0
  4065f0:	str	x1, [x0]
  4065f4:	mov	w19, #0x0                   	// #0
  4065f8:	cmp	w19, #0x10
  4065fc:	b.gt	406984 <printf@plt+0x4f94>
  406600:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  406604:	add	x0, x0, #0x2e8
  406608:	ldr	x1, [x0]
  40660c:	sxtw	x0, w19
  406610:	lsl	x0, x0, #2
  406614:	add	x0, x1, x0
  406618:	ldr	w2, [x0]
  40661c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406620:	add	x0, x0, #0xe0
  406624:	sxtw	x1, w19
  406628:	str	w2, [x0, x1, lsl #2]
  40662c:	add	w19, w19, #0x1
  406630:	b	4065f8 <printf@plt+0x4c08>
  406634:	add	x0, sp, #0x30
  406638:	bl	4017c0 <atof@plt>
  40663c:	str	d0, [sp, #408]
  406640:	ldrb	w0, [sp, #153]
  406644:	cmp	w0, #0x34
  406648:	b.eq	4066b4 <printf@plt+0x4cc4>  // b.none
  40664c:	cmp	w0, #0x34
  406650:	b.gt	4066c8 <printf@plt+0x4cd8>
  406654:	cmp	w0, #0x33
  406658:	b.eq	4066a0 <printf@plt+0x4cb0>  // b.none
  40665c:	cmp	w0, #0x33
  406660:	b.gt	4066c8 <printf@plt+0x4cd8>
  406664:	cmp	w0, #0x31
  406668:	b.eq	406678 <printf@plt+0x4c88>  // b.none
  40666c:	cmp	w0, #0x32
  406670:	b.eq	40668c <printf@plt+0x4c9c>  // b.none
  406674:	b	4066c8 <printf@plt+0x4cd8>
  406678:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40667c:	add	x0, x0, #0x60
  406680:	ldr	d0, [sp, #408]
  406684:	str	d0, [x0]
  406688:	b	406700 <printf@plt+0x4d10>
  40668c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406690:	add	x0, x0, #0x68
  406694:	ldr	d0, [sp, #408]
  406698:	str	d0, [x0]
  40669c:	b	406700 <printf@plt+0x4d10>
  4066a0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4066a4:	add	x0, x0, #0x70
  4066a8:	ldr	d0, [sp, #408]
  4066ac:	str	d0, [x0]
  4066b0:	b	406700 <printf@plt+0x4d10>
  4066b4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4066b8:	add	x0, x0, #0x78
  4066bc:	ldr	d0, [sp, #408]
  4066c0:	str	d0, [x0]
  4066c4:	b	406700 <printf@plt+0x4d10>
  4066c8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4066cc:	add	x0, x0, #0x190
  4066d0:	ldr	w1, [x0]
  4066d4:	add	x0, sp, #0x150
  4066d8:	bl	406ad0 <printf@plt+0x50e0>
  4066dc:	add	x1, sp, #0x150
  4066e0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4066e4:	add	x3, x0, #0x2e0
  4066e8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4066ec:	add	x2, x0, #0x2e0
  4066f0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  4066f4:	add	x0, x0, #0x168
  4066f8:	bl	407234 <printf@plt+0x5844>
  4066fc:	nop
  406700:	b	406988 <printf@plt+0x4f98>
  406704:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  406708:	add	x0, x0, #0x228
  40670c:	ldr	d8, [x0]
  406710:	add	x0, sp, #0x30
  406714:	bl	4017c0 <atof@plt>
  406718:	fmul	d0, d8, d0
  40671c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406720:	add	x0, x0, #0x80
  406724:	str	d0, [x0, #16]
  406728:	b	406988 <printf@plt+0x4f98>
  40672c:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  406730:	add	x0, x0, #0x228
  406734:	ldr	d8, [x0]
  406738:	add	x0, sp, #0x30
  40673c:	bl	4017c0 <atof@plt>
  406740:	fmul	d0, d8, d0
  406744:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406748:	add	x0, x0, #0x80
  40674c:	str	d0, [x0, #40]
  406750:	b	406988 <printf@plt+0x4f98>
  406754:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  406758:	add	x0, x0, #0x228
  40675c:	ldr	d8, [x0]
  406760:	add	x0, sp, #0x30
  406764:	bl	4017c0 <atof@plt>
  406768:	fmul	d0, d8, d0
  40676c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406770:	add	x0, x0, #0x80
  406774:	str	d0, [x0, #32]
  406778:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40677c:	add	x0, x0, #0x80
  406780:	ldr	d0, [x0, #32]
  406784:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406788:	add	x0, x0, #0x80
  40678c:	str	d0, [x0, #24]
  406790:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406794:	add	x0, x0, #0x80
  406798:	ldr	d0, [x0, #24]
  40679c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4067a0:	add	x0, x0, #0x80
  4067a4:	str	d0, [x0, #8]
  4067a8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4067ac:	add	x0, x0, #0x80
  4067b0:	ldr	d0, [x0, #8]
  4067b4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4067b8:	add	x0, x0, #0x80
  4067bc:	str	d0, [x0]
  4067c0:	b	406988 <printf@plt+0x4f98>
  4067c4:	nop
  4067c8:	add	x0, sp, #0x30
  4067cc:	bl	4017c0 <atof@plt>
  4067d0:	str	d0, [sp, #408]
  4067d4:	ldr	d0, [sp, #408]
  4067d8:	fcmpe	d0, #0.0
  4067dc:	b.le	406804 <printf@plt+0x4e14>
  4067e0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4067e4:	add	x0, x0, #0x130
  4067e8:	ldr	d1, [x0]
  4067ec:	ldr	d0, [sp, #408]
  4067f0:	fmul	d0, d1, d0
  4067f4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4067f8:	add	x0, x0, #0x130
  4067fc:	str	d0, [x0]
  406800:	b	406988 <printf@plt+0x4f98>
  406804:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406808:	add	x0, x0, #0x190
  40680c:	ldr	w1, [x0]
  406810:	add	x0, sp, #0x160
  406814:	bl	406ad0 <printf@plt+0x50e0>
  406818:	add	x1, sp, #0x160
  40681c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406820:	add	x3, x0, #0x2e0
  406824:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406828:	add	x2, x0, #0x2e0
  40682c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  406830:	add	x0, x0, #0x188
  406834:	bl	407234 <printf@plt+0x5844>
  406838:	b	406988 <printf@plt+0x4f98>
  40683c:	add	x0, sp, #0x30
  406840:	mov	x1, x0
  406844:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406848:	add	x0, x0, #0x268
  40684c:	bl	401770 <strcpy@plt>
  406850:	b	406988 <printf@plt+0x4f98>
  406854:	add	x0, sp, #0x30
  406858:	bl	4017c0 <atof@plt>
  40685c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406860:	add	x0, x0, #0x140
  406864:	str	d0, [x0]
  406868:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40686c:	add	x0, x0, #0x140
  406870:	ldr	d0, [x0]
  406874:	fcmpe	d0, #0.0
  406878:	b.mi	406880 <printf@plt+0x4e90>  // b.first
  40687c:	b	406988 <printf@plt+0x4f98>
  406880:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406884:	add	x0, x0, #0x140
  406888:	ldr	d0, [x0]
  40688c:	fneg	d0, d0
  406890:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406894:	add	x0, x0, #0x140
  406898:	str	d0, [x0]
  40689c:	b	406988 <printf@plt+0x4f98>
  4068a0:	add	x0, sp, #0x30
  4068a4:	bl	4017c0 <atof@plt>
  4068a8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4068ac:	add	x0, x0, #0x148
  4068b0:	str	d0, [x0]
  4068b4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4068b8:	add	x0, x0, #0x148
  4068bc:	ldr	d0, [x0]
  4068c0:	fcmpe	d0, #0.0
  4068c4:	b.mi	4068cc <printf@plt+0x4edc>  // b.first
  4068c8:	b	406988 <printf@plt+0x4f98>
  4068cc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4068d0:	add	x0, x0, #0x148
  4068d4:	ldr	d0, [x0]
  4068d8:	fneg	d0, d0
  4068dc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4068e0:	add	x0, x0, #0x148
  4068e4:	str	d0, [x0]
  4068e8:	b	406988 <printf@plt+0x4f98>
  4068ec:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4068f0:	add	x0, x0, #0x154
  4068f4:	mov	w1, #0x1                   	// #1
  4068f8:	str	w1, [x0]
  4068fc:	b	406988 <printf@plt+0x4f98>
  406900:	add	x0, sp, #0x30
  406904:	mov	x1, x0
  406908:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40690c:	add	x0, x0, #0x1a8
  406910:	bl	4018e0 <strcmp@plt>
  406914:	cmp	w0, #0x0
  406918:	b.eq	406930 <printf@plt+0x4f40>  // b.none
  40691c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406920:	add	x0, x0, #0x150
  406924:	mov	w1, #0x1                   	// #1
  406928:	str	w1, [x0]
  40692c:	b	406988 <printf@plt+0x4f98>
  406930:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406934:	add	x0, x0, #0x150
  406938:	str	wzr, [x0]
  40693c:	b	406988 <printf@plt+0x4f98>
  406940:	add	x1, sp, #0x98
  406944:	add	x0, sp, #0x170
  406948:	bl	406a6c <printf@plt+0x507c>
  40694c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406950:	add	x0, x0, #0x190
  406954:	ldr	w1, [x0]
  406958:	add	x0, sp, #0x180
  40695c:	bl	406ad0 <printf@plt+0x50e0>
  406960:	add	x2, sp, #0x180
  406964:	add	x1, sp, #0x170
  406968:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40696c:	add	x3, x0, #0x2e0
  406970:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  406974:	add	x0, x0, #0x1b0
  406978:	bl	407234 <printf@plt+0x5844>
  40697c:	mov	w0, #0x8                   	// #8
  406980:	bl	401990 <exit@plt>
  406984:	nop
  406988:	nop
  40698c:	ldr	x19, [sp, #16]
  406990:	ldr	d8, [sp, #24]
  406994:	ldp	x29, x30, [sp], #416
  406998:	ret
  40699c:	cmp	x0, #0x0
  4069a0:	b.eq	4069c0 <printf@plt+0x4fd0>  // b.none
  4069a4:	ldr	w1, [x0]
  4069a8:	cmp	w1, #0x6
  4069ac:	b.ne	4069b8 <printf@plt+0x4fc8>  // b.any
  4069b0:	mov	w0, #0x1                   	// #1
  4069b4:	b	4069c4 <printf@plt+0x4fd4>
  4069b8:	ldr	x0, [x0, #32]
  4069bc:	b	40699c <printf@plt+0x4fac>
  4069c0:	mov	w0, #0x0                   	// #0
  4069c4:	ret
  4069c8:	stp	x29, x30, [sp, #-48]!
  4069cc:	mov	x29, sp
  4069d0:	str	x0, [sp, #24]
  4069d4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  4069d8:	add	x0, x0, #0x1f8
  4069dc:	bl	401950 <getenv@plt>
  4069e0:	str	x0, [sp, #40]
  4069e4:	ldr	x0, [sp, #40]
  4069e8:	cmp	x0, #0x0
  4069ec:	b.eq	406a00 <printf@plt+0x5010>  // b.none
  4069f0:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  4069f4:	add	x0, x0, #0x330
  4069f8:	ldr	x1, [sp, #40]
  4069fc:	str	x1, [x0]
  406a00:	nop
  406a04:	ldp	x29, x30, [sp], #48
  406a08:	ret
  406a0c:	stp	x29, x30, [sp, #-32]!
  406a10:	mov	x29, sp
  406a14:	str	w0, [sp, #28]
  406a18:	str	w1, [sp, #24]
  406a1c:	ldr	w0, [sp, #28]
  406a20:	cmp	w0, #0x1
  406a24:	b.ne	406a44 <printf@plt+0x5054>  // b.any
  406a28:	ldr	w1, [sp, #24]
  406a2c:	mov	w0, #0xffff                	// #65535
  406a30:	cmp	w1, w0
  406a34:	b.ne	406a44 <printf@plt+0x5054>  // b.any
  406a38:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406a3c:	add	x0, x0, #0x2d8
  406a40:	bl	4069c8 <printf@plt+0x4fd8>
  406a44:	nop
  406a48:	ldp	x29, x30, [sp], #32
  406a4c:	ret
  406a50:	stp	x29, x30, [sp, #-16]!
  406a54:	mov	x29, sp
  406a58:	mov	w1, #0xffff                	// #65535
  406a5c:	mov	w0, #0x1                   	// #1
  406a60:	bl	406a0c <printf@plt+0x501c>
  406a64:	ldp	x29, x30, [sp], #16
  406a68:	ret
  406a6c:	sub	sp, sp, #0x10
  406a70:	str	x0, [sp, #8]
  406a74:	str	x1, [sp]
  406a78:	ldr	x0, [sp, #8]
  406a7c:	mov	w1, #0x1                   	// #1
  406a80:	str	w1, [x0]
  406a84:	ldr	x0, [sp]
  406a88:	cmp	x0, #0x0
  406a8c:	b.eq	406a98 <printf@plt+0x50a8>  // b.none
  406a90:	ldr	x0, [sp]
  406a94:	b	406aa0 <printf@plt+0x50b0>
  406a98:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  406a9c:	add	x0, x0, #0x210
  406aa0:	ldr	x1, [sp, #8]
  406aa4:	str	x0, [x1, #8]
  406aa8:	nop
  406aac:	add	sp, sp, #0x10
  406ab0:	ret
  406ab4:	sub	sp, sp, #0x10
  406ab8:	str	x0, [sp, #8]
  406abc:	ldr	x0, [sp, #8]
  406ac0:	str	wzr, [x0]
  406ac4:	nop
  406ac8:	add	sp, sp, #0x10
  406acc:	ret
  406ad0:	sub	sp, sp, #0x10
  406ad4:	str	x0, [sp, #8]
  406ad8:	str	w1, [sp, #4]
  406adc:	ldr	x0, [sp, #8]
  406ae0:	mov	w1, #0x3                   	// #3
  406ae4:	str	w1, [x0]
  406ae8:	ldr	x0, [sp, #8]
  406aec:	ldr	w1, [sp, #4]
  406af0:	str	w1, [x0, #8]
  406af4:	nop
  406af8:	add	sp, sp, #0x10
  406afc:	ret
  406b00:	sub	sp, sp, #0x10
  406b04:	str	x0, [sp, #8]
  406b08:	str	w1, [sp, #4]
  406b0c:	ldr	x0, [sp, #8]
  406b10:	mov	w1, #0x4                   	// #4
  406b14:	str	w1, [x0]
  406b18:	ldr	x0, [sp, #8]
  406b1c:	ldr	w1, [sp, #4]
  406b20:	str	w1, [x0, #8]
  406b24:	nop
  406b28:	add	sp, sp, #0x10
  406b2c:	ret
  406b30:	sub	sp, sp, #0x10
  406b34:	str	x0, [sp, #8]
  406b38:	strb	w1, [sp, #7]
  406b3c:	ldr	x0, [sp, #8]
  406b40:	mov	w1, #0x2                   	// #2
  406b44:	str	w1, [x0]
  406b48:	ldr	x0, [sp, #8]
  406b4c:	ldrb	w1, [sp, #7]
  406b50:	strb	w1, [x0, #8]
  406b54:	nop
  406b58:	add	sp, sp, #0x10
  406b5c:	ret
  406b60:	sub	sp, sp, #0x10
  406b64:	str	x0, [sp, #8]
  406b68:	strb	w1, [sp, #7]
  406b6c:	ldr	x0, [sp, #8]
  406b70:	mov	w1, #0x2                   	// #2
  406b74:	str	w1, [x0]
  406b78:	ldr	x0, [sp, #8]
  406b7c:	ldrb	w1, [sp, #7]
  406b80:	strb	w1, [x0, #8]
  406b84:	nop
  406b88:	add	sp, sp, #0x10
  406b8c:	ret
  406b90:	sub	sp, sp, #0x10
  406b94:	str	x0, [sp, #8]
  406b98:	str	d0, [sp]
  406b9c:	ldr	x0, [sp, #8]
  406ba0:	mov	w1, #0x5                   	// #5
  406ba4:	str	w1, [x0]
  406ba8:	ldr	x0, [sp, #8]
  406bac:	ldr	d0, [sp]
  406bb0:	str	d0, [x0, #8]
  406bb4:	nop
  406bb8:	add	sp, sp, #0x10
  406bbc:	ret
  406bc0:	sub	sp, sp, #0x10
  406bc4:	str	x0, [sp, #8]
  406bc8:	ldr	x0, [sp, #8]
  406bcc:	ldr	w0, [x0]
  406bd0:	cmp	w0, #0x0
  406bd4:	cset	w0, eq  // eq = none
  406bd8:	and	w0, w0, #0xff
  406bdc:	add	sp, sp, #0x10
  406be0:	ret
  406be4:	stp	x29, x30, [sp, #-32]!
  406be8:	mov	x29, sp
  406bec:	str	x0, [sp, #24]
  406bf0:	ldr	x0, [sp, #24]
  406bf4:	ldr	w0, [x0]
  406bf8:	cmp	w0, #0x5
  406bfc:	b.eq	406cf0 <printf@plt+0x5300>  // b.none
  406c00:	cmp	w0, #0x5
  406c04:	b.gt	406d1c <printf@plt+0x532c>
  406c08:	cmp	w0, #0x4
  406c0c:	b.eq	406c78 <printf@plt+0x5288>  // b.none
  406c10:	cmp	w0, #0x4
  406c14:	b.gt	406d1c <printf@plt+0x532c>
  406c18:	cmp	w0, #0x3
  406c1c:	b.eq	406c4c <printf@plt+0x525c>  // b.none
  406c20:	cmp	w0, #0x3
  406c24:	b.gt	406d1c <printf@plt+0x532c>
  406c28:	cmp	w0, #0x2
  406c2c:	b.eq	406ca4 <printf@plt+0x52b4>  // b.none
  406c30:	cmp	w0, #0x2
  406c34:	b.gt	406d1c <printf@plt+0x532c>
  406c38:	cmp	w0, #0x0
  406c3c:	b.eq	406d18 <printf@plt+0x5328>  // b.none
  406c40:	cmp	w0, #0x1
  406c44:	b.eq	406ccc <printf@plt+0x52dc>  // b.none
  406c48:	b	406d1c <printf@plt+0x532c>
  406c4c:	ldr	x0, [sp, #24]
  406c50:	ldr	w0, [x0, #8]
  406c54:	bl	40c974 <printf@plt+0xaf84>
  406c58:	mov	x2, x0
  406c5c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406c60:	add	x0, x0, #0x18
  406c64:	ldr	x0, [x0]
  406c68:	mov	x1, x0
  406c6c:	mov	x0, x2
  406c70:	bl	401640 <fputs@plt>
  406c74:	b	406d1c <printf@plt+0x532c>
  406c78:	ldr	x0, [sp, #24]
  406c7c:	ldr	w0, [x0, #8]
  406c80:	bl	40cacc <printf@plt+0xb0dc>
  406c84:	mov	x2, x0
  406c88:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406c8c:	add	x0, x0, #0x18
  406c90:	ldr	x0, [x0]
  406c94:	mov	x1, x0
  406c98:	mov	x0, x2
  406c9c:	bl	401640 <fputs@plt>
  406ca0:	b	406d1c <printf@plt+0x532c>
  406ca4:	ldr	x0, [sp, #24]
  406ca8:	ldrb	w0, [x0, #8]
  406cac:	mov	w2, w0
  406cb0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406cb4:	add	x0, x0, #0x18
  406cb8:	ldr	x0, [x0]
  406cbc:	mov	x1, x0
  406cc0:	mov	w0, w2
  406cc4:	bl	4016d0 <putc@plt>
  406cc8:	b	406d1c <printf@plt+0x532c>
  406ccc:	ldr	x0, [sp, #24]
  406cd0:	ldr	x2, [x0, #8]
  406cd4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406cd8:	add	x0, x0, #0x18
  406cdc:	ldr	x0, [x0]
  406ce0:	mov	x1, x0
  406ce4:	mov	x0, x2
  406ce8:	bl	401640 <fputs@plt>
  406cec:	b	406d1c <printf@plt+0x532c>
  406cf0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406cf4:	add	x0, x0, #0x18
  406cf8:	ldr	x2, [x0]
  406cfc:	ldr	x0, [sp, #24]
  406d00:	ldr	d0, [x0, #8]
  406d04:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  406d08:	add	x1, x0, #0x218
  406d0c:	mov	x0, x2
  406d10:	bl	4016c0 <fprintf@plt>
  406d14:	b	406d1c <printf@plt+0x532c>
  406d18:	nop
  406d1c:	nop
  406d20:	ldp	x29, x30, [sp], #32
  406d24:	ret
  406d28:	stp	x29, x30, [sp, #-64]!
  406d2c:	mov	x29, sp
  406d30:	str	x0, [sp, #40]
  406d34:	str	x1, [sp, #32]
  406d38:	str	x2, [sp, #24]
  406d3c:	str	x3, [sp, #16]
  406d40:	ldr	x0, [sp, #40]
  406d44:	cmp	x0, #0x0
  406d48:	cset	w0, ne  // ne = any
  406d4c:	and	w0, w0, #0xff
  406d50:	mov	w3, w0
  406d54:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  406d58:	add	x2, x0, #0x220
  406d5c:	mov	w1, #0x62                  	// #98
  406d60:	mov	w0, w3
  406d64:	bl	406f54 <printf@plt+0x5564>
  406d68:	ldr	x0, [sp, #40]
  406d6c:	add	x1, x0, #0x1
  406d70:	str	x1, [sp, #40]
  406d74:	ldrb	w0, [x0]
  406d78:	strb	w0, [sp, #63]
  406d7c:	ldrb	w0, [sp, #63]
  406d80:	cmp	w0, #0x0
  406d84:	cset	w0, ne  // ne = any
  406d88:	and	w0, w0, #0xff
  406d8c:	cmp	w0, #0x0
  406d90:	b.eq	406ee8 <printf@plt+0x54f8>  // b.none
  406d94:	ldrb	w0, [sp, #63]
  406d98:	cmp	w0, #0x25
  406d9c:	b.ne	406ec8 <printf@plt+0x54d8>  // b.any
  406da0:	ldr	x0, [sp, #40]
  406da4:	add	x1, x0, #0x1
  406da8:	str	x1, [sp, #40]
  406dac:	ldrb	w0, [x0]
  406db0:	strb	w0, [sp, #63]
  406db4:	ldrb	w0, [sp, #63]
  406db8:	cmp	w0, #0x33
  406dbc:	b.eq	406e78 <printf@plt+0x5488>  // b.none
  406dc0:	cmp	w0, #0x33
  406dc4:	b.gt	406eb0 <printf@plt+0x54c0>
  406dc8:	cmp	w0, #0x32
  406dcc:	b.eq	406e40 <printf@plt+0x5450>  // b.none
  406dd0:	cmp	w0, #0x32
  406dd4:	b.gt	406eb0 <printf@plt+0x54c0>
  406dd8:	cmp	w0, #0x25
  406ddc:	b.eq	406dec <printf@plt+0x53fc>  // b.none
  406de0:	cmp	w0, #0x31
  406de4:	b.eq	406e08 <printf@plt+0x5418>  // b.none
  406de8:	b	406eb0 <printf@plt+0x54c0>
  406dec:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406df0:	add	x0, x0, #0x18
  406df4:	ldr	x0, [x0]
  406df8:	mov	x1, x0
  406dfc:	mov	w0, #0x25                  	// #37
  406e00:	bl	401840 <fputc@plt>
  406e04:	b	406ee4 <printf@plt+0x54f4>
  406e08:	ldr	x0, [sp, #32]
  406e0c:	bl	406bc0 <printf@plt+0x51d0>
  406e10:	cmp	w0, #0x0
  406e14:	cset	w0, eq  // eq = none
  406e18:	and	w0, w0, #0xff
  406e1c:	mov	w3, w0
  406e20:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  406e24:	add	x2, x0, #0x220
  406e28:	mov	w1, #0x6c                  	// #108
  406e2c:	mov	w0, w3
  406e30:	bl	406f54 <printf@plt+0x5564>
  406e34:	ldr	x0, [sp, #32]
  406e38:	bl	406be4 <printf@plt+0x51f4>
  406e3c:	b	406ee4 <printf@plt+0x54f4>
  406e40:	ldr	x0, [sp, #24]
  406e44:	bl	406bc0 <printf@plt+0x51d0>
  406e48:	cmp	w0, #0x0
  406e4c:	cset	w0, eq  // eq = none
  406e50:	and	w0, w0, #0xff
  406e54:	mov	w3, w0
  406e58:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  406e5c:	add	x2, x0, #0x220
  406e60:	mov	w1, #0x70                  	// #112
  406e64:	mov	w0, w3
  406e68:	bl	406f54 <printf@plt+0x5564>
  406e6c:	ldr	x0, [sp, #24]
  406e70:	bl	406be4 <printf@plt+0x51f4>
  406e74:	b	406ee4 <printf@plt+0x54f4>
  406e78:	ldr	x0, [sp, #16]
  406e7c:	bl	406bc0 <printf@plt+0x51d0>
  406e80:	cmp	w0, #0x0
  406e84:	cset	w0, eq  // eq = none
  406e88:	and	w0, w0, #0xff
  406e8c:	mov	w3, w0
  406e90:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  406e94:	add	x2, x0, #0x220
  406e98:	mov	w1, #0x74                  	// #116
  406e9c:	mov	w0, w3
  406ea0:	bl	406f54 <printf@plt+0x5564>
  406ea4:	ldr	x0, [sp, #16]
  406ea8:	bl	406be4 <printf@plt+0x51f4>
  406eac:	b	406ee4 <printf@plt+0x54f4>
  406eb0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  406eb4:	add	x2, x0, #0x220
  406eb8:	mov	w1, #0x78                  	// #120
  406ebc:	mov	w0, #0x0                   	// #0
  406ec0:	bl	406f54 <printf@plt+0x5564>
  406ec4:	b	406d68 <printf@plt+0x5378>
  406ec8:	ldrb	w2, [sp, #63]
  406ecc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406ed0:	add	x0, x0, #0x18
  406ed4:	ldr	x0, [x0]
  406ed8:	mov	x1, x0
  406edc:	mov	w0, w2
  406ee0:	bl	4016d0 <putc@plt>
  406ee4:	b	406d68 <printf@plt+0x5378>
  406ee8:	nop
  406eec:	ldp	x29, x30, [sp], #64
  406ef0:	ret
  406ef4:	stp	x29, x30, [sp, #-32]!
  406ef8:	mov	x29, sp
  406efc:	str	w0, [sp, #28]
  406f00:	str	w1, [sp, #24]
  406f04:	ldr	w0, [sp, #28]
  406f08:	cmp	w0, #0x1
  406f0c:	b.ne	406f2c <printf@plt+0x553c>  // b.any
  406f10:	ldr	w1, [sp, #24]
  406f14:	mov	w0, #0xffff                	// #65535
  406f18:	cmp	w1, w0
  406f1c:	b.ne	406f2c <printf@plt+0x553c>  // b.any
  406f20:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406f24:	add	x0, x0, #0x2e0
  406f28:	bl	406ab4 <printf@plt+0x50c4>
  406f2c:	nop
  406f30:	ldp	x29, x30, [sp], #32
  406f34:	ret
  406f38:	stp	x29, x30, [sp, #-16]!
  406f3c:	mov	x29, sp
  406f40:	mov	w1, #0xffff                	// #65535
  406f44:	mov	w0, #0x1                   	// #1
  406f48:	bl	406ef4 <printf@plt+0x5504>
  406f4c:	ldp	x29, x30, [sp], #16
  406f50:	ret
  406f54:	stp	x29, x30, [sp, #-32]!
  406f58:	mov	x29, sp
  406f5c:	str	w0, [sp, #28]
  406f60:	str	w1, [sp, #24]
  406f64:	str	x2, [sp, #16]
  406f68:	ldr	w0, [sp, #28]
  406f6c:	cmp	w0, #0x0
  406f70:	b.ne	406f80 <printf@plt+0x5590>  // b.any
  406f74:	ldr	x1, [sp, #16]
  406f78:	ldr	w0, [sp, #24]
  406f7c:	bl	40f570 <_ZdlPvm@@Base+0x1240>
  406f80:	nop
  406f84:	ldp	x29, x30, [sp], #32
  406f88:	ret
  406f8c:	stp	x29, x30, [sp, #-96]!
  406f90:	mov	x29, sp
  406f94:	str	x0, [sp, #72]
  406f98:	str	x1, [sp, #64]
  406f9c:	str	w2, [sp, #60]
  406fa0:	str	w3, [sp, #56]
  406fa4:	str	x4, [sp, #48]
  406fa8:	str	x5, [sp, #40]
  406fac:	str	x6, [sp, #32]
  406fb0:	str	x7, [sp, #24]
  406fb4:	str	wzr, [sp, #92]
  406fb8:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  406fbc:	add	x0, x0, #0x818
  406fc0:	ldr	x0, [x0]
  406fc4:	cmp	x0, #0x0
  406fc8:	b.eq	407000 <printf@plt+0x5610>  // b.none
  406fcc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  406fd0:	add	x0, x0, #0x18
  406fd4:	ldr	x3, [x0]
  406fd8:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  406fdc:	add	x0, x0, #0x818
  406fe0:	ldr	x0, [x0]
  406fe4:	mov	x2, x0
  406fe8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  406fec:	add	x1, x0, #0x240
  406ff0:	mov	x0, x3
  406ff4:	bl	4016c0 <fprintf@plt>
  406ff8:	mov	w0, #0x1                   	// #1
  406ffc:	str	w0, [sp, #92]
  407000:	ldr	w0, [sp, #60]
  407004:	cmp	w0, #0x0
  407008:	b.lt	4070a0 <printf@plt+0x56b0>  // b.tstop
  40700c:	ldr	x0, [sp, #72]
  407010:	cmp	x0, #0x0
  407014:	b.eq	4070a0 <printf@plt+0x56b0>  // b.none
  407018:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40701c:	add	x1, x0, #0x248
  407020:	ldr	x0, [sp, #72]
  407024:	bl	4018e0 <strcmp@plt>
  407028:	cmp	w0, #0x0
  40702c:	b.ne	40703c <printf@plt+0x564c>  // b.any
  407030:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  407034:	add	x0, x0, #0x250
  407038:	str	x0, [sp, #72]
  40703c:	ldr	x0, [sp, #64]
  407040:	cmp	x0, #0x0
  407044:	b.eq	407074 <printf@plt+0x5684>  // b.none
  407048:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40704c:	add	x0, x0, #0x18
  407050:	ldr	x5, [x0]
  407054:	ldr	w4, [sp, #60]
  407058:	ldr	x3, [sp, #64]
  40705c:	ldr	x2, [sp, #72]
  407060:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  407064:	add	x1, x0, #0x268
  407068:	mov	x0, x5
  40706c:	bl	4016c0 <fprintf@plt>
  407070:	b	407098 <printf@plt+0x56a8>
  407074:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  407078:	add	x0, x0, #0x18
  40707c:	ldr	x4, [x0]
  407080:	ldr	w3, [sp, #60]
  407084:	ldr	x2, [sp, #72]
  407088:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40708c:	add	x1, x0, #0x278
  407090:	mov	x0, x4
  407094:	bl	4016c0 <fprintf@plt>
  407098:	mov	w0, #0x1                   	// #1
  40709c:	str	w0, [sp, #92]
  4070a0:	ldr	w0, [sp, #92]
  4070a4:	cmp	w0, #0x0
  4070a8:	b.eq	4070c8 <printf@plt+0x56d8>  // b.none
  4070ac:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4070b0:	add	x0, x0, #0x18
  4070b4:	ldr	x0, [x0]
  4070b8:	mov	x1, x0
  4070bc:	mov	w0, #0x20                  	// #32
  4070c0:	bl	401840 <fputc@plt>
  4070c4:	str	wzr, [sp, #92]
  4070c8:	ldr	w0, [sp, #56]
  4070cc:	cmp	w0, #0x2
  4070d0:	b.eq	4070ec <printf@plt+0x56fc>  // b.none
  4070d4:	cmp	w0, #0x2
  4070d8:	b.gt	40714c <printf@plt+0x575c>
  4070dc:	cmp	w0, #0x0
  4070e0:	b.eq	40711c <printf@plt+0x572c>  // b.none
  4070e4:	cmp	w0, #0x1
  4070e8:	b	40714c <printf@plt+0x575c>
  4070ec:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4070f0:	add	x0, x0, #0x18
  4070f4:	ldr	x0, [x0]
  4070f8:	mov	x3, x0
  4070fc:	mov	x2, #0xc                   	// #12
  407100:	mov	x1, #0x1                   	// #1
  407104:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  407108:	add	x0, x0, #0x280
  40710c:	bl	4019b0 <fwrite@plt>
  407110:	mov	w0, #0x1                   	// #1
  407114:	str	w0, [sp, #92]
  407118:	b	40714c <printf@plt+0x575c>
  40711c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  407120:	add	x0, x0, #0x18
  407124:	ldr	x0, [x0]
  407128:	mov	x3, x0
  40712c:	mov	x2, #0x8                   	// #8
  407130:	mov	x1, #0x1                   	// #1
  407134:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  407138:	add	x0, x0, #0x290
  40713c:	bl	4019b0 <fwrite@plt>
  407140:	mov	w0, #0x1                   	// #1
  407144:	str	w0, [sp, #92]
  407148:	nop
  40714c:	ldr	w0, [sp, #92]
  407150:	cmp	w0, #0x0
  407154:	b.eq	407170 <printf@plt+0x5780>  // b.none
  407158:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40715c:	add	x0, x0, #0x18
  407160:	ldr	x0, [x0]
  407164:	mov	x1, x0
  407168:	mov	w0, #0x20                  	// #32
  40716c:	bl	401840 <fputc@plt>
  407170:	ldr	x3, [sp, #24]
  407174:	ldr	x2, [sp, #32]
  407178:	ldr	x1, [sp, #40]
  40717c:	ldr	x0, [sp, #48]
  407180:	bl	406d28 <printf@plt+0x5338>
  407184:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  407188:	add	x0, x0, #0x18
  40718c:	ldr	x0, [x0]
  407190:	mov	x1, x0
  407194:	mov	w0, #0xa                   	// #10
  407198:	bl	401840 <fputc@plt>
  40719c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4071a0:	add	x0, x0, #0x18
  4071a4:	ldr	x0, [x0]
  4071a8:	bl	401870 <fflush@plt>
  4071ac:	ldr	w0, [sp, #56]
  4071b0:	cmp	w0, #0x2
  4071b4:	b.ne	4071bc <printf@plt+0x57cc>  // b.any
  4071b8:	bl	4073d8 <printf@plt+0x59e8>
  4071bc:	nop
  4071c0:	ldp	x29, x30, [sp], #96
  4071c4:	ret
  4071c8:	stp	x29, x30, [sp, #-64]!
  4071cc:	mov	x29, sp
  4071d0:	str	w0, [sp, #60]
  4071d4:	str	x1, [sp, #48]
  4071d8:	str	x2, [sp, #40]
  4071dc:	str	x3, [sp, #32]
  4071e0:	str	x4, [sp, #24]
  4071e4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4071e8:	add	x0, x0, #0x2f0
  4071ec:	ldr	x8, [x0]
  4071f0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4071f4:	add	x0, x0, #0x2f8
  4071f8:	ldr	x1, [x0]
  4071fc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  407200:	add	x0, x0, #0x3d0
  407204:	ldr	w0, [x0]
  407208:	ldr	x7, [sp, #24]
  40720c:	ldr	x6, [sp, #32]
  407210:	ldr	x5, [sp, #40]
  407214:	ldr	x4, [sp, #48]
  407218:	ldr	w3, [sp, #60]
  40721c:	mov	w2, w0
  407220:	mov	x0, x8
  407224:	bl	406f8c <printf@plt+0x559c>
  407228:	nop
  40722c:	ldp	x29, x30, [sp], #64
  407230:	ret
  407234:	stp	x29, x30, [sp, #-48]!
  407238:	mov	x29, sp
  40723c:	str	x0, [sp, #40]
  407240:	str	x1, [sp, #32]
  407244:	str	x2, [sp, #24]
  407248:	str	x3, [sp, #16]
  40724c:	ldr	x4, [sp, #16]
  407250:	ldr	x3, [sp, #24]
  407254:	ldr	x2, [sp, #32]
  407258:	ldr	x1, [sp, #40]
  40725c:	mov	w0, #0x1                   	// #1
  407260:	bl	4071c8 <printf@plt+0x57d8>
  407264:	nop
  407268:	ldp	x29, x30, [sp], #48
  40726c:	ret
  407270:	stp	x29, x30, [sp, #-48]!
  407274:	mov	x29, sp
  407278:	str	x0, [sp, #40]
  40727c:	str	x1, [sp, #32]
  407280:	str	x2, [sp, #24]
  407284:	str	x3, [sp, #16]
  407288:	ldr	x4, [sp, #16]
  40728c:	ldr	x3, [sp, #24]
  407290:	ldr	x2, [sp, #32]
  407294:	ldr	x1, [sp, #40]
  407298:	mov	w0, #0x0                   	// #0
  40729c:	bl	4071c8 <printf@plt+0x57d8>
  4072a0:	nop
  4072a4:	ldp	x29, x30, [sp], #48
  4072a8:	ret
  4072ac:	stp	x29, x30, [sp, #-48]!
  4072b0:	mov	x29, sp
  4072b4:	str	x0, [sp, #40]
  4072b8:	str	x1, [sp, #32]
  4072bc:	str	x2, [sp, #24]
  4072c0:	str	x3, [sp, #16]
  4072c4:	ldr	x4, [sp, #16]
  4072c8:	ldr	x3, [sp, #24]
  4072cc:	ldr	x2, [sp, #32]
  4072d0:	ldr	x1, [sp, #40]
  4072d4:	mov	w0, #0x2                   	// #2
  4072d8:	bl	4071c8 <printf@plt+0x57d8>
  4072dc:	nop
  4072e0:	ldp	x29, x30, [sp], #48
  4072e4:	ret
  4072e8:	stp	x29, x30, [sp, #-64]!
  4072ec:	mov	x29, sp
  4072f0:	str	x0, [sp, #56]
  4072f4:	str	w1, [sp, #52]
  4072f8:	str	x2, [sp, #40]
  4072fc:	str	x3, [sp, #32]
  407300:	str	x4, [sp, #24]
  407304:	str	x5, [sp, #16]
  407308:	ldr	x7, [sp, #16]
  40730c:	ldr	x6, [sp, #24]
  407310:	ldr	x5, [sp, #32]
  407314:	ldr	x4, [sp, #40]
  407318:	mov	w3, #0x1                   	// #1
  40731c:	ldr	w2, [sp, #52]
  407320:	mov	x1, #0x0                   	// #0
  407324:	ldr	x0, [sp, #56]
  407328:	bl	406f8c <printf@plt+0x559c>
  40732c:	nop
  407330:	ldp	x29, x30, [sp], #64
  407334:	ret
  407338:	stp	x29, x30, [sp, #-64]!
  40733c:	mov	x29, sp
  407340:	str	x0, [sp, #56]
  407344:	str	w1, [sp, #52]
  407348:	str	x2, [sp, #40]
  40734c:	str	x3, [sp, #32]
  407350:	str	x4, [sp, #24]
  407354:	str	x5, [sp, #16]
  407358:	ldr	x7, [sp, #16]
  40735c:	ldr	x6, [sp, #24]
  407360:	ldr	x5, [sp, #32]
  407364:	ldr	x4, [sp, #40]
  407368:	mov	w3, #0x0                   	// #0
  40736c:	ldr	w2, [sp, #52]
  407370:	mov	x1, #0x0                   	// #0
  407374:	ldr	x0, [sp, #56]
  407378:	bl	406f8c <printf@plt+0x559c>
  40737c:	nop
  407380:	ldp	x29, x30, [sp], #64
  407384:	ret
  407388:	stp	x29, x30, [sp, #-64]!
  40738c:	mov	x29, sp
  407390:	str	x0, [sp, #56]
  407394:	str	w1, [sp, #52]
  407398:	str	x2, [sp, #40]
  40739c:	str	x3, [sp, #32]
  4073a0:	str	x4, [sp, #24]
  4073a4:	str	x5, [sp, #16]
  4073a8:	ldr	x7, [sp, #16]
  4073ac:	ldr	x6, [sp, #24]
  4073b0:	ldr	x5, [sp, #32]
  4073b4:	ldr	x4, [sp, #40]
  4073b8:	mov	w3, #0x2                   	// #2
  4073bc:	ldr	w2, [sp, #52]
  4073c0:	mov	x1, #0x0                   	// #0
  4073c4:	ldr	x0, [sp, #56]
  4073c8:	bl	406f8c <printf@plt+0x559c>
  4073cc:	nop
  4073d0:	ldp	x29, x30, [sp], #64
  4073d4:	ret
  4073d8:	stp	x29, x30, [sp, #-16]!
  4073dc:	mov	x29, sp
  4073e0:	mov	w0, #0x3                   	// #3
  4073e4:	bl	401990 <exit@plt>
  4073e8:	sub	sp, sp, #0x20
  4073ec:	str	x0, [sp, #24]
  4073f0:	str	x1, [sp, #16]
  4073f4:	str	x2, [sp, #8]
  4073f8:	ldr	x0, [sp, #24]
  4073fc:	ldr	x1, [sp, #16]
  407400:	str	x1, [x0]
  407404:	ldr	x0, [sp, #24]
  407408:	ldr	x1, [sp, #8]
  40740c:	str	x1, [x0, #8]
  407410:	ldr	x0, [sp, #24]
  407414:	str	wzr, [x0, #16]
  407418:	ldr	x0, [sp, #24]
  40741c:	str	wzr, [x0, #20]
  407420:	ldr	x0, [sp, #24]
  407424:	mov	w1, #0x1                   	// #1
  407428:	str	w1, [x0, #24]
  40742c:	ldr	x0, [sp, #24]
  407430:	str	wzr, [x0, #28]
  407434:	ldr	x0, [sp, #24]
  407438:	str	xzr, [x0, #32]
  40743c:	nop
  407440:	add	sp, sp, #0x20
  407444:	ret
  407448:	stp	x29, x30, [sp, #-32]!
  40744c:	mov	x29, sp
  407450:	str	x0, [sp, #24]
  407454:	ldr	x0, [sp, #24]
  407458:	ldr	x0, [x0, #32]
  40745c:	cmp	x0, #0x0
  407460:	b.eq	407470 <printf@plt+0x5a80>  // b.none
  407464:	ldr	x0, [sp, #24]
  407468:	ldr	x0, [x0, #32]
  40746c:	bl	401890 <_ZdaPv@plt>
  407470:	ldr	x0, [sp, #24]
  407474:	ldr	x0, [x0, #8]
  407478:	bl	401720 <free@plt>
  40747c:	ldr	x0, [sp, #24]
  407480:	ldr	x0, [x0]
  407484:	cmp	x0, #0x0
  407488:	b.eq	407498 <printf@plt+0x5aa8>  // b.none
  40748c:	ldr	x0, [sp, #24]
  407490:	ldr	x0, [x0]
  407494:	bl	4016f0 <fclose@plt>
  407498:	nop
  40749c:	ldp	x29, x30, [sp], #32
  4074a0:	ret
  4074a4:	stp	x29, x30, [sp, #-80]!
  4074a8:	mov	x29, sp
  4074ac:	str	x0, [sp, #24]
  4074b0:	ldr	x0, [sp, #24]
  4074b4:	ldr	x0, [x0]
  4074b8:	cmp	x0, #0x0
  4074bc:	b.ne	4074c8 <printf@plt+0x5ad8>  // b.any
  4074c0:	mov	w0, #0x0                   	// #0
  4074c4:	b	4076fc <printf@plt+0x5d0c>
  4074c8:	ldr	x0, [sp, #24]
  4074cc:	ldr	x0, [x0, #32]
  4074d0:	cmp	x0, #0x0
  4074d4:	b.ne	4074f8 <printf@plt+0x5b08>  // b.any
  4074d8:	mov	x0, #0x80                  	// #128
  4074dc:	bl	401630 <_Znam@plt>
  4074e0:	mov	x1, x0
  4074e4:	ldr	x0, [sp, #24]
  4074e8:	str	x1, [x0, #32]
  4074ec:	ldr	x0, [sp, #24]
  4074f0:	mov	w1, #0x80                  	// #128
  4074f4:	str	w1, [x0, #20]
  4074f8:	str	wzr, [sp, #76]
  4074fc:	ldr	x0, [sp, #24]
  407500:	ldr	x0, [x0]
  407504:	bl	401810 <getc@plt>
  407508:	str	w0, [sp, #60]
  40750c:	ldr	w0, [sp, #60]
  407510:	cmn	w0, #0x1
  407514:	b.eq	407634 <printf@plt+0x5c44>  // b.none
  407518:	ldr	w0, [sp, #60]
  40751c:	bl	40bc58 <printf@plt+0xa268>
  407520:	cmp	w0, #0x0
  407524:	cset	w0, ne  // ne = any
  407528:	and	w0, w0, #0xff
  40752c:	cmp	w0, #0x0
  407530:	b.eq	40756c <printf@plt+0x5b7c>  // b.none
  407534:	add	x0, sp, #0x20
  407538:	ldr	w1, [sp, #60]
  40753c:	bl	406ad0 <printf@plt+0x50e0>
  407540:	add	x1, sp, #0x20
  407544:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  407548:	add	x4, x0, #0x2e0
  40754c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  407550:	add	x3, x0, #0x2e0
  407554:	mov	x2, x1
  407558:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40755c:	add	x1, x0, #0x2b8
  407560:	ldr	x0, [sp, #24]
  407564:	bl	407704 <printf@plt+0x5d14>
  407568:	b	4074fc <printf@plt+0x5b0c>
  40756c:	ldr	w0, [sp, #76]
  407570:	add	w1, w0, #0x1
  407574:	ldr	x0, [sp, #24]
  407578:	ldr	w0, [x0, #20]
  40757c:	cmp	w1, w0
  407580:	b.lt	4075fc <printf@plt+0x5c0c>  // b.tstop
  407584:	ldr	x0, [sp, #24]
  407588:	ldr	x0, [x0, #32]
  40758c:	str	x0, [sp, #48]
  407590:	ldr	x0, [sp, #24]
  407594:	ldr	w0, [x0, #20]
  407598:	lsl	w0, w0, #1
  40759c:	sxtw	x0, w0
  4075a0:	bl	401630 <_Znam@plt>
  4075a4:	mov	x1, x0
  4075a8:	ldr	x0, [sp, #24]
  4075ac:	str	x1, [x0, #32]
  4075b0:	ldr	x0, [sp, #24]
  4075b4:	ldr	x3, [x0, #32]
  4075b8:	ldr	x0, [sp, #24]
  4075bc:	ldr	w0, [x0, #20]
  4075c0:	sxtw	x0, w0
  4075c4:	mov	x2, x0
  4075c8:	ldr	x1, [sp, #48]
  4075cc:	mov	x0, x3
  4075d0:	bl	401660 <memcpy@plt>
  4075d4:	ldr	x0, [sp, #48]
  4075d8:	cmp	x0, #0x0
  4075dc:	b.eq	4075e8 <printf@plt+0x5bf8>  // b.none
  4075e0:	ldr	x0, [sp, #48]
  4075e4:	bl	401890 <_ZdaPv@plt>
  4075e8:	ldr	x0, [sp, #24]
  4075ec:	ldr	w0, [x0, #20]
  4075f0:	lsl	w1, w0, #1
  4075f4:	ldr	x0, [sp, #24]
  4075f8:	str	w1, [x0, #20]
  4075fc:	ldr	x0, [sp, #24]
  407600:	ldr	x1, [x0, #32]
  407604:	ldr	w0, [sp, #76]
  407608:	add	w2, w0, #0x1
  40760c:	str	w2, [sp, #76]
  407610:	sxtw	x0, w0
  407614:	add	x0, x1, x0
  407618:	ldr	w1, [sp, #60]
  40761c:	and	w1, w1, #0xff
  407620:	strb	w1, [x0]
  407624:	ldr	w0, [sp, #60]
  407628:	cmp	w0, #0xa
  40762c:	b.eq	40763c <printf@plt+0x5c4c>  // b.none
  407630:	b	4074fc <printf@plt+0x5b0c>
  407634:	nop
  407638:	b	407640 <printf@plt+0x5c50>
  40763c:	nop
  407640:	ldr	w0, [sp, #76]
  407644:	cmp	w0, #0x0
  407648:	b.eq	4076f4 <printf@plt+0x5d04>  // b.none
  40764c:	ldr	x0, [sp, #24]
  407650:	ldr	x1, [x0, #32]
  407654:	ldrsw	x0, [sp, #76]
  407658:	add	x0, x1, x0
  40765c:	strb	wzr, [x0]
  407660:	ldr	x0, [sp, #24]
  407664:	ldr	w0, [x0, #16]
  407668:	add	w1, w0, #0x1
  40766c:	ldr	x0, [sp, #24]
  407670:	str	w1, [x0, #16]
  407674:	ldr	x0, [sp, #24]
  407678:	ldr	x0, [x0, #32]
  40767c:	str	x0, [sp, #64]
  407680:	ldr	x0, [sp, #64]
  407684:	ldrb	w0, [x0]
  407688:	mov	w1, w0
  40768c:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  407690:	add	x0, x0, #0xd28
  407694:	bl	40bc98 <printf@plt+0xa2a8>
  407698:	cmp	w0, #0x0
  40769c:	cset	w0, ne  // ne = any
  4076a0:	and	w0, w0, #0xff
  4076a4:	cmp	w0, #0x0
  4076a8:	b.eq	4076bc <printf@plt+0x5ccc>  // b.none
  4076ac:	ldr	x0, [sp, #64]
  4076b0:	add	x0, x0, #0x1
  4076b4:	str	x0, [sp, #64]
  4076b8:	b	407680 <printf@plt+0x5c90>
  4076bc:	ldr	x0, [sp, #64]
  4076c0:	ldrb	w0, [x0]
  4076c4:	cmp	w0, #0x0
  4076c8:	b.eq	4074f8 <printf@plt+0x5b08>  // b.none
  4076cc:	ldr	x0, [sp, #24]
  4076d0:	ldr	w0, [x0, #24]
  4076d4:	cmp	w0, #0x0
  4076d8:	b.eq	4076ec <printf@plt+0x5cfc>  // b.none
  4076dc:	ldr	x0, [sp, #64]
  4076e0:	ldrb	w0, [x0]
  4076e4:	cmp	w0, #0x23
  4076e8:	b.eq	4074f8 <printf@plt+0x5b08>  // b.none
  4076ec:	mov	w0, #0x1                   	// #1
  4076f0:	b	4076fc <printf@plt+0x5d0c>
  4076f4:	nop
  4076f8:	mov	w0, #0x0                   	// #0
  4076fc:	ldp	x29, x30, [sp], #80
  407700:	ret
  407704:	stp	x29, x30, [sp, #-64]!
  407708:	mov	x29, sp
  40770c:	str	x0, [sp, #56]
  407710:	str	x1, [sp, #48]
  407714:	str	x2, [sp, #40]
  407718:	str	x3, [sp, #32]
  40771c:	str	x4, [sp, #24]
  407720:	ldr	x0, [sp, #56]
  407724:	ldr	w0, [x0, #28]
  407728:	cmp	w0, #0x0
  40772c:	b.ne	40775c <printf@plt+0x5d6c>  // b.any
  407730:	ldr	x0, [sp, #56]
  407734:	ldr	x6, [x0, #8]
  407738:	ldr	x0, [sp, #56]
  40773c:	ldr	w0, [x0, #16]
  407740:	ldr	x5, [sp, #24]
  407744:	ldr	x4, [sp, #32]
  407748:	ldr	x3, [sp, #40]
  40774c:	ldr	x2, [sp, #48]
  407750:	mov	w1, w0
  407754:	mov	x0, x6
  407758:	bl	4072e8 <printf@plt+0x58f8>
  40775c:	nop
  407760:	ldp	x29, x30, [sp], #64
  407764:	ret
  407768:	stp	x29, x30, [sp, #-80]!
  40776c:	mov	x29, sp
  407770:	str	x0, [sp, #24]
  407774:	ldr	x0, [sp, #24]
  407778:	bl	40df28 <printf@plt+0xc538>
  40777c:	str	x0, [sp, #72]
  407780:	ldr	x0, [sp, #72]
  407784:	cmp	x0, #0x0
  407788:	b.eq	4079ec <printf@plt+0x5ffc>  // b.none
  40778c:	ldr	x0, [sp, #72]
  407790:	ldrb	w0, [x0]
  407794:	cmp	w0, #0x63
  407798:	b.ne	407930 <printf@plt+0x5f40>  // b.any
  40779c:	ldr	x0, [sp, #72]
  4077a0:	add	x0, x0, #0x1
  4077a4:	ldrb	w0, [x0]
  4077a8:	cmp	w0, #0x68
  4077ac:	b.ne	407930 <printf@plt+0x5f40>  // b.any
  4077b0:	ldr	x0, [sp, #72]
  4077b4:	add	x0, x0, #0x2
  4077b8:	ldrb	w0, [x0]
  4077bc:	cmp	w0, #0x61
  4077c0:	b.ne	407930 <printf@plt+0x5f40>  // b.any
  4077c4:	ldr	x0, [sp, #72]
  4077c8:	add	x0, x0, #0x3
  4077cc:	ldrb	w0, [x0]
  4077d0:	cmp	w0, #0x72
  4077d4:	b.ne	407930 <printf@plt+0x5f40>  // b.any
  4077d8:	ldr	x0, [sp, #72]
  4077dc:	add	x0, x0, #0x4
  4077e0:	ldrb	w0, [x0]
  4077e4:	cmp	w0, #0x2f
  4077e8:	b.ls	407930 <printf@plt+0x5f40>  // b.plast
  4077ec:	ldr	x0, [sp, #72]
  4077f0:	add	x0, x0, #0x4
  4077f4:	ldrb	w0, [x0]
  4077f8:	cmp	w0, #0x39
  4077fc:	b.hi	407930 <printf@plt+0x5f40>  // b.pmore
  407800:	ldr	x0, [sp, #72]
  407804:	add	x0, x0, #0x4
  407808:	ldrb	w0, [x0]
  40780c:	sub	w0, w0, #0x30
  407810:	str	w0, [sp, #68]
  407814:	ldr	x0, [sp, #72]
  407818:	add	x0, x0, #0x5
  40781c:	ldrb	w0, [x0]
  407820:	cmp	w0, #0x0
  407824:	b.ne	407830 <printf@plt+0x5e40>  // b.any
  407828:	ldr	w0, [sp, #68]
  40782c:	b	4079f0 <printf@plt+0x6000>
  407830:	ldr	w0, [sp, #68]
  407834:	cmp	w0, #0x0
  407838:	b.le	407930 <printf@plt+0x5f40>
  40783c:	ldr	x0, [sp, #72]
  407840:	add	x0, x0, #0x5
  407844:	ldrb	w0, [x0]
  407848:	cmp	w0, #0x2f
  40784c:	b.ls	407930 <printf@plt+0x5f40>  // b.plast
  407850:	ldr	x0, [sp, #72]
  407854:	add	x0, x0, #0x5
  407858:	ldrb	w0, [x0]
  40785c:	cmp	w0, #0x39
  407860:	b.hi	407930 <printf@plt+0x5f40>  // b.pmore
  407864:	ldr	w1, [sp, #68]
  407868:	mov	w0, w1
  40786c:	lsl	w0, w0, #2
  407870:	add	w0, w0, w1
  407874:	lsl	w0, w0, #1
  407878:	mov	w1, w0
  40787c:	ldr	x0, [sp, #72]
  407880:	add	x0, x0, #0x5
  407884:	ldrb	w0, [x0]
  407888:	sub	w0, w0, #0x30
  40788c:	add	w0, w1, w0
  407890:	str	w0, [sp, #68]
  407894:	ldr	x0, [sp, #72]
  407898:	add	x0, x0, #0x6
  40789c:	ldrb	w0, [x0]
  4078a0:	cmp	w0, #0x0
  4078a4:	b.ne	4078b0 <printf@plt+0x5ec0>  // b.any
  4078a8:	ldr	w0, [sp, #68]
  4078ac:	b	4079f0 <printf@plt+0x6000>
  4078b0:	ldr	x0, [sp, #72]
  4078b4:	add	x0, x0, #0x6
  4078b8:	ldrb	w0, [x0]
  4078bc:	cmp	w0, #0x2f
  4078c0:	b.ls	407930 <printf@plt+0x5f40>  // b.plast
  4078c4:	ldr	x0, [sp, #72]
  4078c8:	add	x0, x0, #0x6
  4078cc:	ldrb	w0, [x0]
  4078d0:	cmp	w0, #0x39
  4078d4:	b.hi	407930 <printf@plt+0x5f40>  // b.pmore
  4078d8:	ldr	w1, [sp, #68]
  4078dc:	mov	w0, w1
  4078e0:	lsl	w0, w0, #2
  4078e4:	add	w0, w0, w1
  4078e8:	lsl	w0, w0, #1
  4078ec:	mov	w1, w0
  4078f0:	ldr	x0, [sp, #72]
  4078f4:	add	x0, x0, #0x6
  4078f8:	ldrb	w0, [x0]
  4078fc:	sub	w0, w0, #0x30
  407900:	add	w0, w1, w0
  407904:	str	w0, [sp, #68]
  407908:	ldr	x0, [sp, #72]
  40790c:	add	x0, x0, #0x7
  407910:	ldrb	w0, [x0]
  407914:	cmp	w0, #0x0
  407918:	b.ne	407930 <printf@plt+0x5f40>  // b.any
  40791c:	ldr	w0, [sp, #68]
  407920:	cmp	w0, #0x7f
  407924:	b.gt	407930 <printf@plt+0x5f40>
  407928:	ldr	w0, [sp, #68]
  40792c:	b	4079f0 <printf@plt+0x6000>
  407930:	ldr	x0, [sp, #72]
  407934:	bl	40f2f4 <_ZdlPvm@@Base+0xfc4>
  407938:	cmp	x0, #0x0
  40793c:	cset	w0, ne  // ne = any
  407940:	and	w0, w0, #0xff
  407944:	cmp	w0, #0x0
  407948:	b.eq	407964 <printf@plt+0x5f74>  // b.none
  40794c:	ldr	x0, [sp, #72]
  407950:	add	x0, x0, #0x1
  407954:	add	x1, sp, #0x28
  407958:	mov	w2, #0x10                  	// #16
  40795c:	bl	401710 <strtol@plt>
  407960:	b	4079f0 <printf@plt+0x6000>
  407964:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  407968:	add	x1, x0, #0x2e0
  40796c:	add	x0, sp, #0x30
  407970:	ldrh	w2, [x1]
  407974:	strh	w2, [x0]
  407978:	ldrb	w1, [x1, #2]
  40797c:	strb	w1, [x0, #2]
  407980:	ldr	x0, [sp, #72]
  407984:	add	x0, x0, #0x1
  407988:	ldrb	w0, [x0]
  40798c:	cmp	w0, #0x0
  407990:	b.ne	4079a8 <printf@plt+0x5fb8>  // b.any
  407994:	ldr	x0, [sp, #72]
  407998:	ldrb	w0, [x0]
  40799c:	strb	w0, [sp, #49]
  4079a0:	add	x0, sp, #0x30
  4079a4:	str	x0, [sp, #72]
  4079a8:	ldr	x0, [sp, #72]
  4079ac:	bl	40c87c <printf@plt+0xae8c>
  4079b0:	str	x0, [sp, #56]
  4079b4:	ldr	x0, [sp, #56]
  4079b8:	cmp	x0, #0x0
  4079bc:	b.eq	4079ec <printf@plt+0x5ffc>  // b.none
  4079c0:	mov	w1, #0x5f                  	// #95
  4079c4:	ldr	x0, [sp, #56]
  4079c8:	bl	401730 <strchr@plt>
  4079cc:	cmp	x0, #0x0
  4079d0:	b.ne	4079ec <printf@plt+0x5ffc>  // b.any
  4079d4:	add	x0, sp, #0x20
  4079d8:	mov	w2, #0x10                  	// #16
  4079dc:	mov	x1, x0
  4079e0:	ldr	x0, [sp, #56]
  4079e4:	bl	401710 <strtol@plt>
  4079e8:	b	4079f0 <printf@plt+0x6000>
  4079ec:	mov	w0, #0xffffffff            	// #-1
  4079f0:	ldp	x29, x30, [sp], #80
  4079f4:	ret
  4079f8:	stp	x29, x30, [sp, #-32]!
  4079fc:	mov	x29, sp
  407a00:	str	x0, [sp, #24]
  407a04:	str	x1, [sp, #16]
  407a08:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  407a0c:	add	x1, x0, #0xa68
  407a10:	ldr	x0, [sp, #24]
  407a14:	str	x1, [x0]
  407a18:	ldr	x0, [sp, #24]
  407a1c:	str	wzr, [x0, #8]
  407a20:	ldr	x0, [sp, #24]
  407a24:	str	xzr, [x0, #16]
  407a28:	ldr	x0, [sp, #24]
  407a2c:	str	wzr, [x0, #24]
  407a30:	ldr	x0, [sp, #24]
  407a34:	str	wzr, [x0, #28]
  407a38:	ldr	x0, [sp, #24]
  407a3c:	str	xzr, [x0, #64]
  407a40:	ldr	x0, [sp, #24]
  407a44:	str	wzr, [x0, #72]
  407a48:	ldr	x0, [sp, #24]
  407a4c:	str	xzr, [x0, #80]
  407a50:	ldr	x0, [sp, #24]
  407a54:	str	wzr, [x0, #88]
  407a58:	ldr	x0, [sp, #24]
  407a5c:	str	wzr, [x0, #92]
  407a60:	ldr	x0, [sp, #24]
  407a64:	str	xzr, [x0, #96]
  407a68:	ldr	x0, [sp, #16]
  407a6c:	bl	4016b0 <strlen@plt>
  407a70:	add	x0, x0, #0x1
  407a74:	bl	401630 <_Znam@plt>
  407a78:	mov	x1, x0
  407a7c:	ldr	x0, [sp, #24]
  407a80:	str	x1, [x0, #32]
  407a84:	ldr	x0, [sp, #24]
  407a88:	ldr	x0, [x0, #32]
  407a8c:	ldr	x1, [sp, #16]
  407a90:	bl	401770 <strcpy@plt>
  407a94:	ldr	x0, [sp, #24]
  407a98:	str	xzr, [x0, #40]
  407a9c:	ldr	x0, [sp, #24]
  407aa0:	str	xzr, [x0, #48]
  407aa4:	ldr	x0, [sp, #24]
  407aa8:	str	wzr, [x0, #56]
  407aac:	nop
  407ab0:	ldp	x29, x30, [sp], #32
  407ab4:	ret
  407ab8:	stp	x29, x30, [sp, #-80]!
  407abc:	mov	x29, sp
  407ac0:	str	x19, [sp, #16]
  407ac4:	str	x0, [sp, #40]
  407ac8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  407acc:	add	x1, x0, #0xa68
  407ad0:	ldr	x0, [sp, #40]
  407ad4:	str	x1, [x0]
  407ad8:	str	wzr, [sp, #76]
  407adc:	ldr	x0, [sp, #40]
  407ae0:	ldr	w0, [x0, #88]
  407ae4:	ldr	w1, [sp, #76]
  407ae8:	cmp	w1, w0
  407aec:	b.ge	407b80 <printf@plt+0x6190>  // b.tcont
  407af0:	ldr	x0, [sp, #40]
  407af4:	ldr	x2, [x0, #80]
  407af8:	ldrsw	x1, [sp, #76]
  407afc:	mov	x0, x1
  407b00:	lsl	x0, x0, #2
  407b04:	add	x0, x0, x1
  407b08:	lsl	x0, x0, #3
  407b0c:	add	x0, x2, x0
  407b10:	ldr	x0, [x0, #32]
  407b14:	cmp	x0, #0x0
  407b18:	b.eq	407b70 <printf@plt+0x6180>  // b.none
  407b1c:	ldr	x0, [sp, #40]
  407b20:	ldr	x2, [x0, #80]
  407b24:	ldrsw	x1, [sp, #76]
  407b28:	mov	x0, x1
  407b2c:	lsl	x0, x0, #2
  407b30:	add	x0, x0, x1
  407b34:	lsl	x0, x0, #3
  407b38:	add	x0, x2, x0
  407b3c:	ldr	x0, [x0, #32]
  407b40:	cmp	x0, #0x0
  407b44:	b.eq	407b70 <printf@plt+0x6180>  // b.none
  407b48:	ldr	x0, [sp, #40]
  407b4c:	ldr	x2, [x0, #80]
  407b50:	ldrsw	x1, [sp, #76]
  407b54:	mov	x0, x1
  407b58:	lsl	x0, x0, #2
  407b5c:	add	x0, x0, x1
  407b60:	lsl	x0, x0, #3
  407b64:	add	x0, x2, x0
  407b68:	ldr	x0, [x0, #32]
  407b6c:	bl	401890 <_ZdaPv@plt>
  407b70:	ldr	w0, [sp, #76]
  407b74:	add	w0, w0, #0x1
  407b78:	str	w0, [sp, #76]
  407b7c:	b	407adc <printf@plt+0x60ec>
  407b80:	ldr	x0, [sp, #40]
  407b84:	ldr	x0, [x0, #80]
  407b88:	cmp	x0, #0x0
  407b8c:	b.eq	407b9c <printf@plt+0x61ac>  // b.none
  407b90:	ldr	x0, [sp, #40]
  407b94:	ldr	x0, [x0, #80]
  407b98:	bl	401890 <_ZdaPv@plt>
  407b9c:	ldr	x0, [sp, #40]
  407ba0:	ldr	x0, [x0, #64]
  407ba4:	cmp	x0, #0x0
  407ba8:	b.eq	407bb8 <printf@plt+0x61c8>  // b.none
  407bac:	ldr	x0, [sp, #40]
  407bb0:	ldr	x0, [x0, #64]
  407bb4:	bl	401890 <_ZdaPv@plt>
  407bb8:	ldr	x0, [sp, #40]
  407bbc:	ldr	x0, [x0, #16]
  407bc0:	cmp	x0, #0x0
  407bc4:	b.eq	407c58 <printf@plt+0x6268>  // b.none
  407bc8:	str	wzr, [sp, #72]
  407bcc:	ldr	w0, [sp, #72]
  407bd0:	cmp	w0, #0x1f6
  407bd4:	b.gt	407c3c <printf@plt+0x624c>
  407bd8:	ldr	x0, [sp, #40]
  407bdc:	ldr	x1, [x0, #16]
  407be0:	ldrsw	x0, [sp, #72]
  407be4:	lsl	x0, x0, #3
  407be8:	add	x0, x1, x0
  407bec:	ldr	x0, [x0]
  407bf0:	str	x0, [sp, #64]
  407bf4:	ldr	x0, [sp, #64]
  407bf8:	cmp	x0, #0x0
  407bfc:	b.eq	407c2c <printf@plt+0x623c>  // b.none
  407c00:	ldr	x0, [sp, #64]
  407c04:	str	x0, [sp, #56]
  407c08:	ldr	x0, [sp, #64]
  407c0c:	ldr	x0, [x0, #24]
  407c10:	str	x0, [sp, #64]
  407c14:	ldr	x0, [sp, #56]
  407c18:	cmp	x0, #0x0
  407c1c:	b.eq	407bf4 <printf@plt+0x6204>  // b.none
  407c20:	mov	x1, #0x20                  	// #32
  407c24:	bl	40e330 <_ZdlPvm@@Base>
  407c28:	b	407bf4 <printf@plt+0x6204>
  407c2c:	ldr	w0, [sp, #72]
  407c30:	add	w0, w0, #0x1
  407c34:	str	w0, [sp, #72]
  407c38:	b	407bcc <printf@plt+0x61dc>
  407c3c:	ldr	x0, [sp, #40]
  407c40:	ldr	x0, [x0, #16]
  407c44:	cmp	x0, #0x0
  407c48:	b.eq	407c58 <printf@plt+0x6268>  // b.none
  407c4c:	ldr	x0, [sp, #40]
  407c50:	ldr	x0, [x0, #16]
  407c54:	bl	401890 <_ZdaPv@plt>
  407c58:	ldr	x0, [sp, #40]
  407c5c:	ldr	x0, [x0, #32]
  407c60:	cmp	x0, #0x0
  407c64:	b.eq	407c74 <printf@plt+0x6284>  // b.none
  407c68:	ldr	x0, [sp, #40]
  407c6c:	ldr	x0, [x0, #32]
  407c70:	bl	401890 <_ZdaPv@plt>
  407c74:	ldr	x0, [sp, #40]
  407c78:	ldr	x0, [x0, #40]
  407c7c:	cmp	x0, #0x0
  407c80:	b.eq	407c90 <printf@plt+0x62a0>  // b.none
  407c84:	ldr	x0, [sp, #40]
  407c88:	ldr	x0, [x0, #40]
  407c8c:	bl	401890 <_ZdaPv@plt>
  407c90:	ldr	x0, [sp, #40]
  407c94:	ldr	x0, [x0, #96]
  407c98:	cmp	x0, #0x0
  407c9c:	b.eq	407ce4 <printf@plt+0x62f4>  // b.none
  407ca0:	ldr	x0, [sp, #40]
  407ca4:	ldr	x0, [x0, #96]
  407ca8:	str	x0, [sp, #48]
  407cac:	ldr	x0, [sp, #40]
  407cb0:	ldr	x0, [x0, #96]
  407cb4:	ldr	x1, [x0]
  407cb8:	ldr	x0, [sp, #40]
  407cbc:	str	x1, [x0, #96]
  407cc0:	ldr	x19, [sp, #48]
  407cc4:	cmp	x19, #0x0
  407cc8:	b.eq	407c90 <printf@plt+0x62a0>  // b.none
  407ccc:	mov	x0, x19
  407cd0:	bl	4082a8 <printf@plt+0x68b8>
  407cd4:	mov	x1, #0x18                  	// #24
  407cd8:	mov	x0, x19
  407cdc:	bl	40e330 <_ZdlPvm@@Base>
  407ce0:	b	407c90 <printf@plt+0x62a0>
  407ce4:	nop
  407ce8:	ldr	x19, [sp, #16]
  407cec:	ldp	x29, x30, [sp], #80
  407cf0:	ret
  407cf4:	stp	x29, x30, [sp, #-32]!
  407cf8:	mov	x29, sp
  407cfc:	str	x0, [sp, #24]
  407d00:	ldr	x0, [sp, #24]
  407d04:	bl	407ab8 <printf@plt+0x60c8>
  407d08:	mov	x1, #0x68                  	// #104
  407d0c:	ldr	x0, [sp, #24]
  407d10:	bl	40e330 <_ZdlPvm@@Base>
  407d14:	ldp	x29, x30, [sp], #32
  407d18:	ret
  407d1c:	stp	x29, x30, [sp, #-48]!
  407d20:	mov	x29, sp
  407d24:	str	w0, [sp, #28]
  407d28:	str	w1, [sp, #24]
  407d2c:	str	w2, [sp, #20]
  407d30:	ldr	w0, [sp, #24]
  407d34:	cmp	w0, #0x0
  407d38:	b.lt	407d50 <printf@plt+0x6360>  // b.tstop
  407d3c:	ldr	w0, [sp, #20]
  407d40:	cmp	w0, #0x0
  407d44:	b.le	407d50 <printf@plt+0x6360>
  407d48:	mov	w0, #0x1                   	// #1
  407d4c:	b	407d54 <printf@plt+0x6364>
  407d50:	mov	w0, #0x0                   	// #0
  407d54:	mov	w3, w0
  407d58:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  407d5c:	add	x2, x0, #0x2e8
  407d60:	mov	w1, #0xea                  	// #234
  407d64:	mov	w0, w3
  407d68:	bl	406f54 <printf@plt+0x5564>
  407d6c:	ldr	w0, [sp, #20]
  407d70:	lsr	w1, w0, #31
  407d74:	add	w0, w1, w0
  407d78:	asr	w0, w0, #1
  407d7c:	str	w0, [sp, #44]
  407d80:	ldr	w0, [sp, #24]
  407d84:	cmp	w0, #0x0
  407d88:	b.ne	407d94 <printf@plt+0x63a4>  // b.any
  407d8c:	mov	w0, #0x0                   	// #0
  407d90:	b	407e80 <printf@plt+0x6490>
  407d94:	ldr	w0, [sp, #28]
  407d98:	cmp	w0, #0x0
  407d9c:	b.lt	407e10 <printf@plt+0x6420>  // b.tstop
  407da0:	mov	w1, #0x7fffffff            	// #2147483647
  407da4:	ldr	w0, [sp, #44]
  407da8:	sub	w1, w1, w0
  407dac:	ldr	w0, [sp, #24]
  407db0:	sdiv	w0, w1, w0
  407db4:	ldr	w1, [sp, #28]
  407db8:	cmp	w1, w0
  407dbc:	b.gt	407de0 <printf@plt+0x63f0>
  407dc0:	ldr	w1, [sp, #28]
  407dc4:	ldr	w0, [sp, #24]
  407dc8:	mul	w1, w1, w0
  407dcc:	ldr	w0, [sp, #44]
  407dd0:	add	w1, w1, w0
  407dd4:	ldr	w0, [sp, #20]
  407dd8:	sdiv	w0, w1, w0
  407ddc:	b	407e80 <printf@plt+0x6490>
  407de0:	ldr	w0, [sp, #28]
  407de4:	scvtf	d1, w0
  407de8:	ldr	w0, [sp, #24]
  407dec:	scvtf	d0, w0
  407df0:	fmul	d1, d1, d0
  407df4:	ldr	w0, [sp, #20]
  407df8:	scvtf	d0, w0
  407dfc:	fdiv	d1, d1, d0
  407e00:	fmov	d0, #5.000000000000000000e-01
  407e04:	fadd	d0, d1, d0
  407e08:	fcvtzs	w0, d0
  407e0c:	b	407e80 <printf@plt+0x6490>
  407e10:	ldr	w0, [sp, #28]
  407e14:	neg	w1, w0
  407e18:	ldr	w0, [sp, #44]
  407e1c:	mov	w2, #0x80000000            	// #-2147483648
  407e20:	sub	w2, w2, w0
  407e24:	ldr	w0, [sp, #24]
  407e28:	udiv	w0, w2, w0
  407e2c:	cmp	w1, w0
  407e30:	b.hi	407e54 <printf@plt+0x6464>  // b.pmore
  407e34:	ldr	w1, [sp, #28]
  407e38:	ldr	w0, [sp, #24]
  407e3c:	mul	w1, w1, w0
  407e40:	ldr	w0, [sp, #44]
  407e44:	sub	w1, w1, w0
  407e48:	ldr	w0, [sp, #20]
  407e4c:	sdiv	w0, w1, w0
  407e50:	b	407e80 <printf@plt+0x6490>
  407e54:	ldr	w0, [sp, #28]
  407e58:	scvtf	d1, w0
  407e5c:	ldr	w0, [sp, #24]
  407e60:	scvtf	d0, w0
  407e64:	fmul	d1, d1, d0
  407e68:	ldr	w0, [sp, #20]
  407e6c:	scvtf	d0, w0
  407e70:	fdiv	d1, d1, d0
  407e74:	fmov	d0, #5.000000000000000000e-01
  407e78:	fsub	d0, d1, d0
  407e7c:	fcvtzs	w0, d0
  407e80:	ldp	x29, x30, [sp], #48
  407e84:	ret
  407e88:	stp	x29, x30, [sp, #-32]!
  407e8c:	mov	x29, sp
  407e90:	str	w0, [sp, #28]
  407e94:	str	w1, [sp, #24]
  407e98:	str	w2, [sp, #20]
  407e9c:	str	w3, [sp, #16]
  407ea0:	ldr	w0, [sp, #24]
  407ea4:	cmp	w0, #0x0
  407ea8:	b.lt	407ecc <printf@plt+0x64dc>  // b.tstop
  407eac:	ldr	w0, [sp, #20]
  407eb0:	cmp	w0, #0x0
  407eb4:	b.le	407ecc <printf@plt+0x64dc>
  407eb8:	ldr	w0, [sp, #16]
  407ebc:	cmp	w0, #0x0
  407ec0:	b.le	407ecc <printf@plt+0x64dc>
  407ec4:	mov	w0, #0x1                   	// #1
  407ec8:	b	407ed0 <printf@plt+0x64e0>
  407ecc:	mov	w0, #0x0                   	// #0
  407ed0:	mov	w3, w0
  407ed4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  407ed8:	add	x2, x0, #0x2e8
  407edc:	mov	w1, #0xfc                  	// #252
  407ee0:	mov	w0, w3
  407ee4:	bl	406f54 <printf@plt+0x5564>
  407ee8:	ldr	w0, [sp, #24]
  407eec:	cmp	w0, #0x0
  407ef0:	b.ne	407efc <printf@plt+0x650c>  // b.any
  407ef4:	mov	w0, #0x0                   	// #0
  407ef8:	b	407f9c <printf@plt+0x65ac>
  407efc:	ldr	w0, [sp, #28]
  407f00:	cmp	w0, #0x0
  407f04:	b.lt	407f54 <printf@plt+0x6564>  // b.tstop
  407f08:	ldr	w0, [sp, #28]
  407f0c:	scvtf	d1, w0
  407f10:	ldr	w0, [sp, #24]
  407f14:	scvtf	d0, w0
  407f18:	fmul	d1, d1, d0
  407f1c:	ldr	w0, [sp, #20]
  407f20:	scvtf	d0, w0
  407f24:	fdiv	d1, d1, d0
  407f28:	ldr	w0, [sp, #16]
  407f2c:	scvtf	d0, w0
  407f30:	mov	x0, #0x400000000000        	// #70368744177664
  407f34:	movk	x0, #0x408f, lsl #48
  407f38:	fmov	d2, x0
  407f3c:	fdiv	d0, d0, d2
  407f40:	fmul	d1, d1, d0
  407f44:	fmov	d0, #5.000000000000000000e-01
  407f48:	fadd	d0, d1, d0
  407f4c:	fcvtzs	w0, d0
  407f50:	b	407f9c <printf@plt+0x65ac>
  407f54:	ldr	w0, [sp, #28]
  407f58:	scvtf	d1, w0
  407f5c:	ldr	w0, [sp, #24]
  407f60:	scvtf	d0, w0
  407f64:	fmul	d1, d1, d0
  407f68:	ldr	w0, [sp, #20]
  407f6c:	scvtf	d0, w0
  407f70:	fdiv	d1, d1, d0
  407f74:	ldr	w0, [sp, #16]
  407f78:	scvtf	d0, w0
  407f7c:	mov	x0, #0x400000000000        	// #70368744177664
  407f80:	movk	x0, #0x408f, lsl #48
  407f84:	fmov	d2, x0
  407f88:	fdiv	d0, d0, d2
  407f8c:	fmul	d1, d1, d0
  407f90:	fmov	d0, #5.000000000000000000e-01
  407f94:	fsub	d0, d1, d0
  407f98:	fcvtzs	w0, d0
  407f9c:	ldp	x29, x30, [sp], #32
  407fa0:	ret
  407fa4:	stp	x29, x30, [sp, #-48]!
  407fa8:	mov	x29, sp
  407fac:	str	x0, [sp, #24]
  407fb0:	strb	w1, [sp, #23]
  407fb4:	str	xzr, [sp, #40]
  407fb8:	ldrb	w0, [sp, #23]
  407fbc:	cmp	w0, #0x70
  407fc0:	b.eq	407ffc <printf@plt+0x660c>  // b.none
  407fc4:	cmp	w0, #0x70
  407fc8:	b.gt	408028 <printf@plt+0x6638>
  407fcc:	cmp	w0, #0x69
  407fd0:	b.eq	407ff0 <printf@plt+0x6600>  // b.none
  407fd4:	cmp	w0, #0x69
  407fd8:	b.gt	408028 <printf@plt+0x6638>
  407fdc:	cmp	w0, #0x50
  407fe0:	b.eq	40800c <printf@plt+0x661c>  // b.none
  407fe4:	cmp	w0, #0x63
  407fe8:	b.eq	408018 <printf@plt+0x6628>  // b.none
  407fec:	b	408028 <printf@plt+0x6638>
  407ff0:	fmov	d0, #1.000000000000000000e+00
  407ff4:	str	d0, [sp, #40]
  407ff8:	b	408040 <printf@plt+0x6650>
  407ffc:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  408000:	fmov	d0, x0
  408004:	str	d0, [sp, #40]
  408008:	b	408040 <printf@plt+0x6650>
  40800c:	fmov	d0, #6.000000000000000000e+00
  408010:	str	d0, [sp, #40]
  408014:	b	408040 <printf@plt+0x6650>
  408018:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40801c:	ldr	d0, [x0, #2632]
  408020:	str	d0, [sp, #40]
  408024:	b	408040 <printf@plt+0x6650>
  408028:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40802c:	add	x2, x0, #0x2e8
  408030:	mov	w1, #0x11f                 	// #287
  408034:	mov	w0, #0x0                   	// #0
  408038:	bl	406f54 <printf@plt+0x5564>
  40803c:	nop
  408040:	ldr	d0, [sp, #40]
  408044:	fcmp	d0, #0.0
  408048:	b.eq	40806c <printf@plt+0x667c>  // b.none
  40804c:	ldr	x0, [sp, #24]
  408050:	ldr	d1, [x0]
  408054:	ldr	d0, [sp, #40]
  408058:	fdiv	d0, d1, d0
  40805c:	ldr	x0, [sp, #24]
  408060:	str	d0, [x0]
  408064:	mov	w0, #0x1                   	// #1
  408068:	b	408070 <printf@plt+0x6680>
  40806c:	mov	w0, #0x0                   	// #0
  408070:	ldp	x29, x30, [sp], #48
  408074:	ret
  408078:	stp	x29, x30, [sp, #-80]!
  40807c:	mov	x29, sp
  408080:	str	d8, [sp, #16]
  408084:	str	x0, [sp, #56]
  408088:	str	x1, [sp, #48]
  40808c:	str	w2, [sp, #44]
  408090:	str	w3, [sp, #40]
  408094:	ldr	w2, [sp, #44]
  408098:	ldr	x1, [sp, #48]
  40809c:	ldr	x0, [sp, #56]
  4080a0:	bl	4086f0 <printf@plt+0x6d00>
  4080a4:	str	w0, [sp, #76]
  4080a8:	ldr	w0, [sp, #76]
  4080ac:	scvtf	d8, w0
  4080b0:	ldr	x0, [sp, #56]
  4080b4:	ldr	d1, [x0, #48]
  4080b8:	ldr	w0, [sp, #40]
  4080bc:	scvtf	d0, w0
  4080c0:	fadd	d0, d1, d0
  4080c4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  4080c8:	ldr	d1, [x0, #2640]
  4080cc:	fmul	d0, d0, d1
  4080d0:	mov	x0, #0x800000000000        	// #140737488355328
  4080d4:	movk	x0, #0x4066, lsl #48
  4080d8:	fmov	d1, x0
  4080dc:	fdiv	d0, d0, d1
  4080e0:	bl	401980 <tan@plt>
  4080e4:	fmul	d1, d8, d0
  4080e8:	fmov	d0, #5.000000000000000000e-01
  4080ec:	fadd	d0, d1, d0
  4080f0:	fcvtzs	w0, d0
  4080f4:	ldr	d8, [sp, #16]
  4080f8:	ldp	x29, x30, [sp], #80
  4080fc:	ret
  408100:	stp	x29, x30, [sp, #-48]!
  408104:	mov	x29, sp
  408108:	str	x0, [sp, #24]
  40810c:	str	x1, [sp, #16]
  408110:	ldr	x0, [sp, #16]
  408114:	bl	40bcd4 <printf@plt+0xa2e4>
  408118:	str	w0, [sp, #44]
  40811c:	ldr	w0, [sp, #44]
  408120:	mvn	w0, w0
  408124:	lsr	w0, w0, #31
  408128:	and	w0, w0, #0xff
  40812c:	mov	w3, w0
  408130:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  408134:	add	x2, x0, #0x2e8
  408138:	mov	w1, #0x132                 	// #306
  40813c:	mov	w0, w3
  408140:	bl	406f54 <printf@plt+0x5564>
  408144:	ldr	x0, [sp, #24]
  408148:	ldr	w0, [x0, #72]
  40814c:	ldr	w1, [sp, #44]
  408150:	cmp	w1, w0
  408154:	b.ge	408180 <printf@plt+0x6790>  // b.tcont
  408158:	ldr	x0, [sp, #24]
  40815c:	ldr	x1, [x0, #64]
  408160:	ldrsw	x0, [sp, #44]
  408164:	lsl	x0, x0, #2
  408168:	add	x0, x1, x0
  40816c:	ldr	w0, [x0]
  408170:	cmp	w0, #0x0
  408174:	b.lt	408180 <printf@plt+0x6790>  // b.tstop
  408178:	mov	w0, #0x1                   	// #1
  40817c:	b	4081e0 <printf@plt+0x67f0>
  408180:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  408184:	add	x0, x0, #0x340
  408188:	ldr	w0, [x0]
  40818c:	cmp	w0, #0x0
  408190:	b.eq	4081dc <printf@plt+0x67ec>  // b.none
  408194:	ldr	x0, [sp, #16]
  408198:	bl	407768 <printf@plt+0x5d78>
  40819c:	mvn	w0, w0
  4081a0:	lsr	w0, w0, #31
  4081a4:	and	w0, w0, #0xff
  4081a8:	cmp	w0, #0x0
  4081ac:	b.eq	4081b8 <printf@plt+0x67c8>  // b.none
  4081b0:	mov	w0, #0x1                   	// #1
  4081b4:	b	4081e0 <printf@plt+0x67f0>
  4081b8:	ldr	x0, [sp, #16]
  4081bc:	bl	40bcbc <printf@plt+0xa2cc>
  4081c0:	mvn	w0, w0
  4081c4:	lsr	w0, w0, #31
  4081c8:	and	w0, w0, #0xff
  4081cc:	cmp	w0, #0x0
  4081d0:	b.eq	4081dc <printf@plt+0x67ec>  // b.none
  4081d4:	mov	w0, #0x1                   	// #1
  4081d8:	b	4081e0 <printf@plt+0x67f0>
  4081dc:	mov	w0, #0x0                   	// #0
  4081e0:	ldp	x29, x30, [sp], #48
  4081e4:	ret
  4081e8:	sub	sp, sp, #0x10
  4081ec:	str	x0, [sp, #8]
  4081f0:	ldr	x0, [sp, #8]
  4081f4:	ldr	w0, [x0, #28]
  4081f8:	add	sp, sp, #0x10
  4081fc:	ret
  408200:	stp	x29, x30, [sp, #-64]!
  408204:	mov	x29, sp
  408208:	str	x0, [sp, #40]
  40820c:	str	w1, [sp, #36]
  408210:	str	w2, [sp, #32]
  408214:	str	x3, [sp, #24]
  408218:	ldr	x0, [sp, #40]
  40821c:	ldr	x1, [sp, #24]
  408220:	str	x1, [x0]
  408224:	ldr	x0, [sp, #40]
  408228:	ldr	w1, [sp, #36]
  40822c:	str	w1, [x0, #8]
  408230:	ldrsw	x0, [sp, #32]
  408234:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  408238:	cmp	x0, x1
  40823c:	b.hi	40825c <printf@plt+0x686c>  // b.pmore
  408240:	lsl	x0, x0, #2
  408244:	bl	401630 <_Znam@plt>
  408248:	mov	x1, x0
  40824c:	ldr	x0, [sp, #40]
  408250:	str	x1, [x0, #16]
  408254:	str	wzr, [sp, #60]
  408258:	b	408260 <printf@plt+0x6870>
  40825c:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  408260:	ldr	w1, [sp, #60]
  408264:	ldr	w0, [sp, #32]
  408268:	cmp	w1, w0
  40826c:	b.ge	40829c <printf@plt+0x68ac>  // b.tcont
  408270:	ldr	x0, [sp, #40]
  408274:	ldr	x1, [x0, #16]
  408278:	ldrsw	x0, [sp, #60]
  40827c:	lsl	x0, x0, #2
  408280:	add	x0, x1, x0
  408284:	mov	w1, #0xffffffff            	// #-1
  408288:	str	w1, [x0]
  40828c:	ldr	w0, [sp, #60]
  408290:	add	w0, w0, #0x1
  408294:	str	w0, [sp, #60]
  408298:	b	408260 <printf@plt+0x6870>
  40829c:	nop
  4082a0:	ldp	x29, x30, [sp], #64
  4082a4:	ret
  4082a8:	stp	x29, x30, [sp, #-32]!
  4082ac:	mov	x29, sp
  4082b0:	str	x0, [sp, #24]
  4082b4:	ldr	x0, [sp, #24]
  4082b8:	ldr	x0, [x0, #16]
  4082bc:	cmp	x0, #0x0
  4082c0:	b.eq	4082d0 <printf@plt+0x68e0>  // b.none
  4082c4:	ldr	x0, [sp, #24]
  4082c8:	ldr	x0, [x0, #16]
  4082cc:	bl	401890 <_ZdaPv@plt>
  4082d0:	nop
  4082d4:	ldp	x29, x30, [sp], #32
  4082d8:	ret
  4082dc:	stp	x29, x30, [sp, #-128]!
  4082e0:	mov	x29, sp
  4082e4:	stp	x19, x20, [sp, #16]
  4082e8:	str	x0, [sp, #56]
  4082ec:	str	x1, [sp, #48]
  4082f0:	str	w2, [sp, #44]
  4082f4:	ldr	x0, [sp, #48]
  4082f8:	bl	40bcd4 <printf@plt+0xa2e4>
  4082fc:	str	w0, [sp, #104]
  408300:	ldr	w0, [sp, #104]
  408304:	mvn	w0, w0
  408308:	lsr	w0, w0, #31
  40830c:	and	w0, w0, #0xff
  408310:	mov	w3, w0
  408314:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  408318:	add	x2, x0, #0x2e8
  40831c:	mov	w1, #0x158                 	// #344
  408320:	mov	w0, w3
  408324:	bl	406f54 <printf@plt+0x5564>
  408328:	ldr	x0, [sp, #56]
  40832c:	ldr	w0, [x0, #56]
  408330:	cmp	w0, #0x0
  408334:	b.ne	408344 <printf@plt+0x6954>  // b.any
  408338:	ldr	w0, [sp, #44]
  40833c:	str	w0, [sp, #124]
  408340:	b	4083d4 <printf@plt+0x69e4>
  408344:	ldr	x0, [sp, #56]
  408348:	ldr	w0, [x0, #56]
  40834c:	mov	w1, #0xfe0b                	// #65035
  408350:	movk	w1, #0x7fff, lsl #16
  408354:	sdiv	w0, w1, w0
  408358:	ldr	w1, [sp, #44]
  40835c:	cmp	w1, w0
  408360:	b.gt	40839c <printf@plt+0x69ac>
  408364:	ldr	x0, [sp, #56]
  408368:	ldr	w1, [x0, #56]
  40836c:	ldr	w0, [sp, #44]
  408370:	mul	w0, w1, w0
  408374:	add	w0, w0, #0x1f4
  408378:	mov	w1, #0x4dd3                	// #19923
  40837c:	movk	w1, #0x1062, lsl #16
  408380:	smull	x1, w0, w1
  408384:	lsr	x1, x1, #32
  408388:	asr	w1, w1, #6
  40838c:	asr	w0, w0, #31
  408390:	sub	w0, w1, w0
  408394:	str	w0, [sp, #124]
  408398:	b	4083d4 <printf@plt+0x69e4>
  40839c:	ldr	w0, [sp, #44]
  4083a0:	scvtf	d1, w0
  4083a4:	ldr	x0, [sp, #56]
  4083a8:	ldr	w0, [x0, #56]
  4083ac:	scvtf	d0, w0
  4083b0:	fmul	d0, d1, d0
  4083b4:	mov	x0, #0x400000000000        	// #70368744177664
  4083b8:	movk	x0, #0x408f, lsl #48
  4083bc:	fmov	d1, x0
  4083c0:	fdiv	d1, d0, d1
  4083c4:	fmov	d0, #5.000000000000000000e-01
  4083c8:	fadd	d0, d1, d0
  4083cc:	fcvtzs	w0, d0
  4083d0:	str	w0, [sp, #124]
  4083d4:	ldr	x0, [sp, #56]
  4083d8:	ldr	w0, [x0, #72]
  4083dc:	ldr	w1, [sp, #104]
  4083e0:	cmp	w1, w0
  4083e4:	b.ge	40861c <printf@plt+0x6c2c>  // b.tcont
  4083e8:	ldr	x0, [sp, #56]
  4083ec:	ldr	x1, [x0, #64]
  4083f0:	ldrsw	x0, [sp, #104]
  4083f4:	lsl	x0, x0, #2
  4083f8:	add	x0, x1, x0
  4083fc:	ldr	w0, [x0]
  408400:	cmp	w0, #0x0
  408404:	b.lt	40861c <printf@plt+0x6c2c>  // b.tstop
  408408:	ldr	x0, [sp, #56]
  40840c:	ldr	x1, [x0, #64]
  408410:	ldrsw	x0, [sp, #104]
  408414:	lsl	x0, x0, #2
  408418:	add	x0, x1, x0
  40841c:	ldr	w0, [x0]
  408420:	str	w0, [sp, #100]
  408424:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  408428:	add	x0, x0, #0x314
  40842c:	ldr	w0, [x0]
  408430:	ldr	w1, [sp, #124]
  408434:	cmp	w1, w0
  408438:	b.eq	408450 <printf@plt+0x6a60>  // b.none
  40843c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  408440:	add	x0, x0, #0x338
  408444:	ldr	w0, [x0]
  408448:	cmp	w0, #0x0
  40844c:	b.eq	408478 <printf@plt+0x6a88>  // b.none
  408450:	ldr	x0, [sp, #56]
  408454:	ldr	x2, [x0, #80]
  408458:	ldrsw	x1, [sp, #100]
  40845c:	mov	x0, x1
  408460:	lsl	x0, x0, #2
  408464:	add	x0, x0, x1
  408468:	lsl	x0, x0, #3
  40846c:	add	x0, x2, x0
  408470:	ldr	w0, [x0, #8]
  408474:	b	4086e4 <printf@plt+0x6cf4>
  408478:	ldr	x0, [sp, #56]
  40847c:	ldr	x0, [x0, #96]
  408480:	cmp	x0, #0x0
  408484:	b.ne	4084bc <printf@plt+0x6acc>  // b.any
  408488:	mov	x0, #0x18                  	// #24
  40848c:	bl	40e274 <_Znwm@@Base>
  408490:	mov	x19, x0
  408494:	ldr	x0, [sp, #56]
  408498:	ldr	w0, [x0, #92]
  40849c:	mov	x3, #0x0                   	// #0
  4084a0:	mov	w2, w0
  4084a4:	ldr	w1, [sp, #124]
  4084a8:	mov	x0, x19
  4084ac:	bl	408200 <printf@plt+0x6810>
  4084b0:	ldr	x0, [sp, #56]
  4084b4:	str	x19, [x0, #96]
  4084b8:	b	4085a4 <printf@plt+0x6bb4>
  4084bc:	ldr	x0, [sp, #56]
  4084c0:	ldr	x0, [x0, #96]
  4084c4:	ldr	w0, [x0, #8]
  4084c8:	ldr	w1, [sp, #124]
  4084cc:	cmp	w1, w0
  4084d0:	b.eq	4085a4 <printf@plt+0x6bb4>  // b.none
  4084d4:	ldr	x0, [sp, #56]
  4084d8:	add	x0, x0, #0x60
  4084dc:	str	x0, [sp, #112]
  4084e0:	ldr	x0, [sp, #112]
  4084e4:	ldr	x0, [x0]
  4084e8:	cmp	x0, #0x0
  4084ec:	b.eq	40851c <printf@plt+0x6b2c>  // b.none
  4084f0:	ldr	x0, [sp, #112]
  4084f4:	ldr	x0, [x0]
  4084f8:	ldr	w0, [x0, #8]
  4084fc:	ldr	w1, [sp, #124]
  408500:	cmp	w1, w0
  408504:	b.eq	408518 <printf@plt+0x6b28>  // b.none
  408508:	ldr	x0, [sp, #112]
  40850c:	ldr	x0, [x0]
  408510:	str	x0, [sp, #112]
  408514:	b	4084e0 <printf@plt+0x6af0>
  408518:	nop
  40851c:	ldr	x0, [sp, #112]
  408520:	ldr	x0, [x0]
  408524:	cmp	x0, #0x0
  408528:	b.eq	40856c <printf@plt+0x6b7c>  // b.none
  40852c:	ldr	x0, [sp, #112]
  408530:	ldr	x0, [x0]
  408534:	str	x0, [sp, #88]
  408538:	ldr	x0, [sp, #112]
  40853c:	ldr	x0, [x0]
  408540:	ldr	x1, [x0]
  408544:	ldr	x0, [sp, #112]
  408548:	str	x1, [x0]
  40854c:	ldr	x0, [sp, #56]
  408550:	ldr	x1, [x0, #96]
  408554:	ldr	x0, [sp, #88]
  408558:	str	x1, [x0]
  40855c:	ldr	x0, [sp, #56]
  408560:	ldr	x1, [sp, #88]
  408564:	str	x1, [x0, #96]
  408568:	b	4085a4 <printf@plt+0x6bb4>
  40856c:	mov	x0, #0x18                  	// #24
  408570:	bl	40e274 <_Znwm@@Base>
  408574:	mov	x19, x0
  408578:	ldr	x0, [sp, #56]
  40857c:	ldr	w1, [x0, #92]
  408580:	ldr	x0, [sp, #56]
  408584:	ldr	x0, [x0, #96]
  408588:	mov	x3, x0
  40858c:	mov	w2, w1
  408590:	ldr	w1, [sp, #124]
  408594:	mov	x0, x19
  408598:	bl	408200 <printf@plt+0x6810>
  40859c:	ldr	x0, [sp, #56]
  4085a0:	str	x19, [x0, #96]
  4085a4:	ldr	x0, [sp, #56]
  4085a8:	ldr	x0, [x0, #96]
  4085ac:	ldr	x1, [x0, #16]
  4085b0:	ldrsw	x0, [sp, #100]
  4085b4:	lsl	x0, x0, #2
  4085b8:	add	x0, x1, x0
  4085bc:	str	x0, [sp, #80]
  4085c0:	ldr	x0, [sp, #80]
  4085c4:	ldr	w0, [x0]
  4085c8:	cmp	w0, #0x0
  4085cc:	b.ge	408610 <printf@plt+0x6c20>  // b.tcont
  4085d0:	ldr	x0, [sp, #56]
  4085d4:	ldr	x2, [x0, #80]
  4085d8:	ldrsw	x1, [sp, #100]
  4085dc:	mov	x0, x1
  4085e0:	lsl	x0, x0, #2
  4085e4:	add	x0, x0, x1
  4085e8:	lsl	x0, x0, #3
  4085ec:	add	x0, x2, x0
  4085f0:	ldr	w0, [x0, #8]
  4085f4:	ldr	w2, [sp, #44]
  4085f8:	mov	w1, w0
  4085fc:	ldr	x0, [sp, #56]
  408600:	bl	40bcec <printf@plt+0xa2fc>
  408604:	mov	w1, w0
  408608:	ldr	x0, [sp, #80]
  40860c:	str	w1, [x0]
  408610:	ldr	x0, [sp, #80]
  408614:	ldr	w0, [x0]
  408618:	b	4086e4 <printf@plt+0x6cf4>
  40861c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  408620:	add	x0, x0, #0x340
  408624:	ldr	w0, [x0]
  408628:	cmp	w0, #0x0
  40862c:	b.eq	4086b0 <printf@plt+0x6cc0>  // b.none
  408630:	mov	w0, #0x18                  	// #24
  408634:	str	w0, [sp, #108]
  408638:	ldr	x1, [sp, #48]
  40863c:	ldr	x0, [sp, #56]
  408640:	bl	408f60 <printf@plt+0x7570>
  408644:	bl	4018b0 <wcwidth@plt>
  408648:	str	w0, [sp, #76]
  40864c:	ldr	w0, [sp, #76]
  408650:	cmp	w0, #0x1
  408654:	b.le	408668 <printf@plt+0x6c78>
  408658:	ldr	w1, [sp, #108]
  40865c:	ldr	w0, [sp, #76]
  408660:	mul	w0, w1, w0
  408664:	str	w0, [sp, #108]
  408668:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40866c:	add	x0, x0, #0x314
  408670:	ldr	w0, [x0]
  408674:	ldr	w1, [sp, #124]
  408678:	cmp	w1, w0
  40867c:	b.eq	408694 <printf@plt+0x6ca4>  // b.none
  408680:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  408684:	add	x0, x0, #0x338
  408688:	ldr	w0, [x0]
  40868c:	cmp	w0, #0x0
  408690:	b.eq	40869c <printf@plt+0x6cac>  // b.none
  408694:	ldr	w0, [sp, #108]
  408698:	b	4086e4 <printf@plt+0x6cf4>
  40869c:	ldr	w2, [sp, #44]
  4086a0:	ldr	w1, [sp, #108]
  4086a4:	ldr	x0, [sp, #56]
  4086a8:	bl	40bcec <printf@plt+0xa2fc>
  4086ac:	b	4086e4 <printf@plt+0x6cf4>
  4086b0:	bl	401940 <abort@plt>
  4086b4:	mov	x20, x0
  4086b8:	mov	x1, #0x18                  	// #24
  4086bc:	mov	x0, x19
  4086c0:	bl	40e330 <_ZdlPvm@@Base>
  4086c4:	mov	x0, x20
  4086c8:	bl	4019c0 <_Unwind_Resume@plt>
  4086cc:	mov	x20, x0
  4086d0:	mov	x1, #0x18                  	// #24
  4086d4:	mov	x0, x19
  4086d8:	bl	40e330 <_ZdlPvm@@Base>
  4086dc:	mov	x0, x20
  4086e0:	bl	4019c0 <_Unwind_Resume@plt>
  4086e4:	ldp	x19, x20, [sp, #16]
  4086e8:	ldp	x29, x30, [sp], #128
  4086ec:	ret
  4086f0:	stp	x29, x30, [sp, #-64]!
  4086f4:	mov	x29, sp
  4086f8:	str	x0, [sp, #40]
  4086fc:	str	x1, [sp, #32]
  408700:	str	w2, [sp, #28]
  408704:	ldr	x0, [sp, #32]
  408708:	bl	40bcd4 <printf@plt+0xa2e4>
  40870c:	str	w0, [sp, #60]
  408710:	ldr	w0, [sp, #60]
  408714:	mvn	w0, w0
  408718:	lsr	w0, w0, #31
  40871c:	and	w0, w0, #0xff
  408720:	mov	w3, w0
  408724:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  408728:	add	x2, x0, #0x2e8
  40872c:	mov	w1, #0x190                 	// #400
  408730:	mov	w0, w3
  408734:	bl	406f54 <printf@plt+0x5564>
  408738:	ldr	x0, [sp, #40]
  40873c:	ldr	w0, [x0, #72]
  408740:	ldr	w1, [sp, #60]
  408744:	cmp	w1, w0
  408748:	b.ge	4087bc <printf@plt+0x6dcc>  // b.tcont
  40874c:	ldr	x0, [sp, #40]
  408750:	ldr	x1, [x0, #64]
  408754:	ldrsw	x0, [sp, #60]
  408758:	lsl	x0, x0, #2
  40875c:	add	x0, x1, x0
  408760:	ldr	w0, [x0]
  408764:	cmp	w0, #0x0
  408768:	b.lt	4087bc <printf@plt+0x6dcc>  // b.tstop
  40876c:	ldr	x0, [sp, #40]
  408770:	ldr	x2, [x0, #80]
  408774:	ldr	x0, [sp, #40]
  408778:	ldr	x1, [x0, #64]
  40877c:	ldrsw	x0, [sp, #60]
  408780:	lsl	x0, x0, #2
  408784:	add	x0, x1, x0
  408788:	ldr	w0, [x0]
  40878c:	sxtw	x1, w0
  408790:	mov	x0, x1
  408794:	lsl	x0, x0, #2
  408798:	add	x0, x0, x1
  40879c:	lsl	x0, x0, #3
  4087a0:	add	x0, x2, x0
  4087a4:	ldr	w0, [x0, #12]
  4087a8:	ldr	w2, [sp, #28]
  4087ac:	mov	w1, w0
  4087b0:	ldr	x0, [sp, #40]
  4087b4:	bl	40bcec <printf@plt+0xa2fc>
  4087b8:	b	4087dc <printf@plt+0x6dec>
  4087bc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4087c0:	add	x0, x0, #0x340
  4087c4:	ldr	w0, [x0]
  4087c8:	cmp	w0, #0x0
  4087cc:	b.eq	4087d8 <printf@plt+0x6de8>  // b.none
  4087d0:	mov	w0, #0x0                   	// #0
  4087d4:	b	4087dc <printf@plt+0x6dec>
  4087d8:	bl	401940 <abort@plt>
  4087dc:	ldp	x29, x30, [sp], #64
  4087e0:	ret
  4087e4:	stp	x29, x30, [sp, #-64]!
  4087e8:	mov	x29, sp
  4087ec:	str	x0, [sp, #40]
  4087f0:	str	x1, [sp, #32]
  4087f4:	str	w2, [sp, #28]
  4087f8:	ldr	x0, [sp, #32]
  4087fc:	bl	40bcd4 <printf@plt+0xa2e4>
  408800:	str	w0, [sp, #60]
  408804:	ldr	w0, [sp, #60]
  408808:	mvn	w0, w0
  40880c:	lsr	w0, w0, #31
  408810:	and	w0, w0, #0xff
  408814:	mov	w3, w0
  408818:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40881c:	add	x2, x0, #0x2e8
  408820:	mov	w1, #0x19f                 	// #415
  408824:	mov	w0, w3
  408828:	bl	406f54 <printf@plt+0x5564>
  40882c:	ldr	x0, [sp, #40]
  408830:	ldr	w0, [x0, #72]
  408834:	ldr	w1, [sp, #60]
  408838:	cmp	w1, w0
  40883c:	b.ge	4088b0 <printf@plt+0x6ec0>  // b.tcont
  408840:	ldr	x0, [sp, #40]
  408844:	ldr	x1, [x0, #64]
  408848:	ldrsw	x0, [sp, #60]
  40884c:	lsl	x0, x0, #2
  408850:	add	x0, x1, x0
  408854:	ldr	w0, [x0]
  408858:	cmp	w0, #0x0
  40885c:	b.lt	4088b0 <printf@plt+0x6ec0>  // b.tstop
  408860:	ldr	x0, [sp, #40]
  408864:	ldr	x2, [x0, #80]
  408868:	ldr	x0, [sp, #40]
  40886c:	ldr	x1, [x0, #64]
  408870:	ldrsw	x0, [sp, #60]
  408874:	lsl	x0, x0, #2
  408878:	add	x0, x1, x0
  40887c:	ldr	w0, [x0]
  408880:	sxtw	x1, w0
  408884:	mov	x0, x1
  408888:	lsl	x0, x0, #2
  40888c:	add	x0, x0, x1
  408890:	lsl	x0, x0, #3
  408894:	add	x0, x2, x0
  408898:	ldr	w0, [x0, #16]
  40889c:	ldr	w2, [sp, #28]
  4088a0:	mov	w1, w0
  4088a4:	ldr	x0, [sp, #40]
  4088a8:	bl	40bcec <printf@plt+0xa2fc>
  4088ac:	b	4088d0 <printf@plt+0x6ee0>
  4088b0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4088b4:	add	x0, x0, #0x340
  4088b8:	ldr	w0, [x0]
  4088bc:	cmp	w0, #0x0
  4088c0:	b.eq	4088cc <printf@plt+0x6edc>  // b.none
  4088c4:	mov	w0, #0x0                   	// #0
  4088c8:	b	4088d0 <printf@plt+0x6ee0>
  4088cc:	bl	401940 <abort@plt>
  4088d0:	ldp	x29, x30, [sp], #64
  4088d4:	ret
  4088d8:	stp	x29, x30, [sp, #-64]!
  4088dc:	mov	x29, sp
  4088e0:	str	x0, [sp, #40]
  4088e4:	str	x1, [sp, #32]
  4088e8:	str	w2, [sp, #28]
  4088ec:	ldr	x0, [sp, #32]
  4088f0:	bl	40bcd4 <printf@plt+0xa2e4>
  4088f4:	str	w0, [sp, #60]
  4088f8:	ldr	w0, [sp, #60]
  4088fc:	mvn	w0, w0
  408900:	lsr	w0, w0, #31
  408904:	and	w0, w0, #0xff
  408908:	mov	w3, w0
  40890c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  408910:	add	x2, x0, #0x2e8
  408914:	mov	w1, #0x1ae                 	// #430
  408918:	mov	w0, w3
  40891c:	bl	406f54 <printf@plt+0x5564>
  408920:	ldr	x0, [sp, #40]
  408924:	ldr	w0, [x0, #72]
  408928:	ldr	w1, [sp, #60]
  40892c:	cmp	w1, w0
  408930:	b.ge	4089a4 <printf@plt+0x6fb4>  // b.tcont
  408934:	ldr	x0, [sp, #40]
  408938:	ldr	x1, [x0, #64]
  40893c:	ldrsw	x0, [sp, #60]
  408940:	lsl	x0, x0, #2
  408944:	add	x0, x1, x0
  408948:	ldr	w0, [x0]
  40894c:	cmp	w0, #0x0
  408950:	b.lt	4089a4 <printf@plt+0x6fb4>  // b.tstop
  408954:	ldr	x0, [sp, #40]
  408958:	ldr	x2, [x0, #80]
  40895c:	ldr	x0, [sp, #40]
  408960:	ldr	x1, [x0, #64]
  408964:	ldrsw	x0, [sp, #60]
  408968:	lsl	x0, x0, #2
  40896c:	add	x0, x1, x0
  408970:	ldr	w0, [x0]
  408974:	sxtw	x1, w0
  408978:	mov	x0, x1
  40897c:	lsl	x0, x0, #2
  408980:	add	x0, x0, x1
  408984:	lsl	x0, x0, #3
  408988:	add	x0, x2, x0
  40898c:	ldr	w0, [x0, #24]
  408990:	ldr	w2, [sp, #28]
  408994:	mov	w1, w0
  408998:	ldr	x0, [sp, #40]
  40899c:	bl	40bcec <printf@plt+0xa2fc>
  4089a0:	b	4089c4 <printf@plt+0x6fd4>
  4089a4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  4089a8:	add	x0, x0, #0x340
  4089ac:	ldr	w0, [x0]
  4089b0:	cmp	w0, #0x0
  4089b4:	b.eq	4089c0 <printf@plt+0x6fd0>  // b.none
  4089b8:	mov	w0, #0x0                   	// #0
  4089bc:	b	4089c4 <printf@plt+0x6fd4>
  4089c0:	bl	401940 <abort@plt>
  4089c4:	ldp	x29, x30, [sp], #64
  4089c8:	ret
  4089cc:	stp	x29, x30, [sp, #-64]!
  4089d0:	mov	x29, sp
  4089d4:	str	x0, [sp, #40]
  4089d8:	str	x1, [sp, #32]
  4089dc:	str	w2, [sp, #28]
  4089e0:	ldr	x0, [sp, #32]
  4089e4:	bl	40bcd4 <printf@plt+0xa2e4>
  4089e8:	str	w0, [sp, #60]
  4089ec:	ldr	w0, [sp, #60]
  4089f0:	mvn	w0, w0
  4089f4:	lsr	w0, w0, #31
  4089f8:	and	w0, w0, #0xff
  4089fc:	mov	w3, w0
  408a00:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  408a04:	add	x2, x0, #0x2e8
  408a08:	mov	w1, #0x1bd                 	// #445
  408a0c:	mov	w0, w3
  408a10:	bl	406f54 <printf@plt+0x5564>
  408a14:	ldr	x0, [sp, #40]
  408a18:	ldr	w0, [x0, #72]
  408a1c:	ldr	w1, [sp, #60]
  408a20:	cmp	w1, w0
  408a24:	b.ge	408a98 <printf@plt+0x70a8>  // b.tcont
  408a28:	ldr	x0, [sp, #40]
  408a2c:	ldr	x1, [x0, #64]
  408a30:	ldrsw	x0, [sp, #60]
  408a34:	lsl	x0, x0, #2
  408a38:	add	x0, x1, x0
  408a3c:	ldr	w0, [x0]
  408a40:	cmp	w0, #0x0
  408a44:	b.lt	408a98 <printf@plt+0x70a8>  // b.tstop
  408a48:	ldr	x0, [sp, #40]
  408a4c:	ldr	x2, [x0, #80]
  408a50:	ldr	x0, [sp, #40]
  408a54:	ldr	x1, [x0, #64]
  408a58:	ldrsw	x0, [sp, #60]
  408a5c:	lsl	x0, x0, #2
  408a60:	add	x0, x1, x0
  408a64:	ldr	w0, [x0]
  408a68:	sxtw	x1, w0
  408a6c:	mov	x0, x1
  408a70:	lsl	x0, x0, #2
  408a74:	add	x0, x0, x1
  408a78:	lsl	x0, x0, #3
  408a7c:	add	x0, x2, x0
  408a80:	ldr	w0, [x0, #20]
  408a84:	ldr	w2, [sp, #28]
  408a88:	mov	w1, w0
  408a8c:	ldr	x0, [sp, #40]
  408a90:	bl	40bcec <printf@plt+0xa2fc>
  408a94:	b	408ab8 <printf@plt+0x70c8>
  408a98:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  408a9c:	add	x0, x0, #0x340
  408aa0:	ldr	w0, [x0]
  408aa4:	cmp	w0, #0x0
  408aa8:	b.eq	408ab4 <printf@plt+0x70c4>  // b.none
  408aac:	mov	w0, #0x0                   	// #0
  408ab0:	b	408ab8 <printf@plt+0x70c8>
  408ab4:	bl	401940 <abort@plt>
  408ab8:	ldp	x29, x30, [sp], #64
  408abc:	ret
  408ac0:	stp	x29, x30, [sp, #-64]!
  408ac4:	mov	x29, sp
  408ac8:	str	x0, [sp, #40]
  408acc:	str	x1, [sp, #32]
  408ad0:	str	w2, [sp, #28]
  408ad4:	ldr	x0, [sp, #32]
  408ad8:	bl	40bcd4 <printf@plt+0xa2e4>
  408adc:	str	w0, [sp, #60]
  408ae0:	ldr	w0, [sp, #60]
  408ae4:	mvn	w0, w0
  408ae8:	lsr	w0, w0, #31
  408aec:	and	w0, w0, #0xff
  408af0:	mov	w3, w0
  408af4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  408af8:	add	x2, x0, #0x2e8
  408afc:	mov	w1, #0x1cc                 	// #460
  408b00:	mov	w0, w3
  408b04:	bl	406f54 <printf@plt+0x5564>
  408b08:	ldr	x0, [sp, #40]
  408b0c:	ldr	w0, [x0, #72]
  408b10:	ldr	w1, [sp, #60]
  408b14:	cmp	w1, w0
  408b18:	b.ge	408b8c <printf@plt+0x719c>  // b.tcont
  408b1c:	ldr	x0, [sp, #40]
  408b20:	ldr	x1, [x0, #64]
  408b24:	ldrsw	x0, [sp, #60]
  408b28:	lsl	x0, x0, #2
  408b2c:	add	x0, x1, x0
  408b30:	ldr	w0, [x0]
  408b34:	cmp	w0, #0x0
  408b38:	b.lt	408b8c <printf@plt+0x719c>  // b.tstop
  408b3c:	ldr	x0, [sp, #40]
  408b40:	ldr	x2, [x0, #80]
  408b44:	ldr	x0, [sp, #40]
  408b48:	ldr	x1, [x0, #64]
  408b4c:	ldrsw	x0, [sp, #60]
  408b50:	lsl	x0, x0, #2
  408b54:	add	x0, x1, x0
  408b58:	ldr	w0, [x0]
  408b5c:	sxtw	x1, w0
  408b60:	mov	x0, x1
  408b64:	lsl	x0, x0, #2
  408b68:	add	x0, x0, x1
  408b6c:	lsl	x0, x0, #3
  408b70:	add	x0, x2, x0
  408b74:	ldr	w0, [x0, #28]
  408b78:	ldr	w2, [sp, #28]
  408b7c:	mov	w1, w0
  408b80:	ldr	x0, [sp, #40]
  408b84:	bl	40bcec <printf@plt+0xa2fc>
  408b88:	b	408bac <printf@plt+0x71bc>
  408b8c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  408b90:	add	x0, x0, #0x340
  408b94:	ldr	w0, [x0]
  408b98:	cmp	w0, #0x0
  408b9c:	b.eq	408ba8 <printf@plt+0x71b8>  // b.none
  408ba0:	mov	w0, #0x0                   	// #0
  408ba4:	b	408bac <printf@plt+0x71bc>
  408ba8:	bl	401940 <abort@plt>
  408bac:	ldp	x29, x30, [sp], #64
  408bb0:	ret
  408bb4:	stp	x29, x30, [sp, #-32]!
  408bb8:	mov	x29, sp
  408bbc:	str	x0, [sp, #24]
  408bc0:	str	w1, [sp, #20]
  408bc4:	ldr	w0, [sp, #20]
  408bc8:	mvn	w0, w0
  408bcc:	lsr	w0, w0, #31
  408bd0:	and	w0, w0, #0xff
  408bd4:	mov	w3, w0
  408bd8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  408bdc:	add	x2, x0, #0x2e8
  408be0:	mov	w1, #0x1da                 	// #474
  408be4:	mov	w0, w3
  408be8:	bl	406f54 <printf@plt+0x5564>
  408bec:	ldr	w0, [sp, #20]
  408bf0:	cmp	w0, #0x3e8
  408bf4:	b.ne	408c04 <printf@plt+0x7214>  // b.any
  408bf8:	ldr	x0, [sp, #24]
  408bfc:	str	wzr, [x0, #56]
  408c00:	b	408c10 <printf@plt+0x7220>
  408c04:	ldr	x0, [sp, #24]
  408c08:	ldr	w1, [sp, #20]
  408c0c:	str	w1, [x0, #56]
  408c10:	nop
  408c14:	ldp	x29, x30, [sp], #32
  408c18:	ret
  408c1c:	sub	sp, sp, #0x10
  408c20:	str	x0, [sp, #8]
  408c24:	ldr	x0, [sp, #8]
  408c28:	ldr	w0, [x0, #56]
  408c2c:	add	sp, sp, #0x10
  408c30:	ret
  408c34:	stp	x29, x30, [sp, #-32]!
  408c38:	mov	x29, sp
  408c3c:	str	x0, [sp, #24]
  408c40:	str	w1, [sp, #20]
  408c44:	ldr	x0, [sp, #24]
  408c48:	ldr	w0, [x0, #24]
  408c4c:	ldr	w2, [sp, #20]
  408c50:	mov	w1, w0
  408c54:	ldr	x0, [sp, #24]
  408c58:	bl	40bcec <printf@plt+0xa2fc>
  408c5c:	ldp	x29, x30, [sp], #32
  408c60:	ret
  408c64:	sub	sp, sp, #0x30
  408c68:	str	x0, [sp, #40]
  408c6c:	str	x1, [sp, #32]
  408c70:	str	x2, [sp, #24]
  408c74:	str	w3, [sp, #20]
  408c78:	str	x4, [sp, #8]
  408c7c:	ldr	x0, [sp, #40]
  408c80:	ldr	x1, [sp, #32]
  408c84:	str	x1, [x0]
  408c88:	ldr	x0, [sp, #40]
  408c8c:	ldr	x1, [sp, #24]
  408c90:	str	x1, [x0, #8]
  408c94:	ldr	x0, [sp, #40]
  408c98:	ldr	w1, [sp, #20]
  408c9c:	str	w1, [x0, #16]
  408ca0:	ldr	x0, [sp, #40]
  408ca4:	ldr	x1, [sp, #8]
  408ca8:	str	x1, [x0, #24]
  408cac:	nop
  408cb0:	add	sp, sp, #0x30
  408cb4:	ret
  408cb8:	stp	x29, x30, [sp, #-80]!
  408cbc:	mov	x29, sp
  408cc0:	str	x19, [sp, #16]
  408cc4:	str	x0, [sp, #56]
  408cc8:	str	x1, [sp, #48]
  408ccc:	str	x2, [sp, #40]
  408cd0:	str	w3, [sp, #36]
  408cd4:	ldr	x0, [sp, #56]
  408cd8:	ldr	x0, [x0, #16]
  408cdc:	cmp	x0, #0x0
  408ce0:	b.ne	408d30 <printf@plt+0x7340>  // b.any
  408ce4:	mov	x0, #0xfb8                 	// #4024
  408ce8:	bl	401630 <_Znam@plt>
  408cec:	mov	x1, x0
  408cf0:	ldr	x0, [sp, #56]
  408cf4:	str	x1, [x0, #16]
  408cf8:	str	wzr, [sp, #76]
  408cfc:	ldr	w0, [sp, #76]
  408d00:	cmp	w0, #0x1f6
  408d04:	b.gt	408d30 <printf@plt+0x7340>
  408d08:	ldr	x0, [sp, #56]
  408d0c:	ldr	x1, [x0, #16]
  408d10:	ldrsw	x0, [sp, #76]
  408d14:	lsl	x0, x0, #3
  408d18:	add	x0, x1, x0
  408d1c:	str	xzr, [x0]
  408d20:	ldr	w0, [sp, #76]
  408d24:	add	w0, w0, #0x1
  408d28:	str	w0, [sp, #76]
  408d2c:	b	408cfc <printf@plt+0x730c>
  408d30:	ldr	x0, [sp, #56]
  408d34:	ldr	x19, [x0, #16]
  408d38:	ldr	x1, [sp, #40]
  408d3c:	ldr	x0, [sp, #48]
  408d40:	bl	40bd84 <printf@plt+0xa394>
  408d44:	sxtw	x0, w0
  408d48:	lsl	x0, x0, #3
  408d4c:	add	x0, x19, x0
  408d50:	str	x0, [sp, #64]
  408d54:	mov	x0, #0x20                  	// #32
  408d58:	bl	40e274 <_Znwm@@Base>
  408d5c:	mov	x19, x0
  408d60:	ldr	x0, [sp, #64]
  408d64:	ldr	x0, [x0]
  408d68:	mov	x4, x0
  408d6c:	ldr	w3, [sp, #36]
  408d70:	ldr	x2, [sp, #40]
  408d74:	ldr	x1, [sp, #48]
  408d78:	mov	x0, x19
  408d7c:	bl	408c64 <printf@plt+0x7274>
  408d80:	ldr	x0, [sp, #64]
  408d84:	str	x19, [x0]
  408d88:	nop
  408d8c:	ldr	x19, [sp, #16]
  408d90:	ldp	x29, x30, [sp], #80
  408d94:	ret
  408d98:	stp	x29, x30, [sp, #-80]!
  408d9c:	mov	x29, sp
  408da0:	str	x19, [sp, #16]
  408da4:	str	x0, [sp, #56]
  408da8:	str	x1, [sp, #48]
  408dac:	str	x2, [sp, #40]
  408db0:	str	w3, [sp, #36]
  408db4:	ldr	x0, [sp, #56]
  408db8:	ldr	x0, [x0, #16]
  408dbc:	cmp	x0, #0x0
  408dc0:	b.eq	408e4c <printf@plt+0x745c>  // b.none
  408dc4:	ldr	x0, [sp, #56]
  408dc8:	ldr	x19, [x0, #16]
  408dcc:	ldr	x1, [sp, #40]
  408dd0:	ldr	x0, [sp, #48]
  408dd4:	bl	40bd84 <printf@plt+0xa394>
  408dd8:	sxtw	x0, w0
  408ddc:	lsl	x0, x0, #3
  408de0:	add	x0, x19, x0
  408de4:	ldr	x0, [x0]
  408de8:	str	x0, [sp, #72]
  408dec:	ldr	x0, [sp, #72]
  408df0:	cmp	x0, #0x0
  408df4:	b.eq	408e4c <printf@plt+0x745c>  // b.none
  408df8:	ldr	x0, [sp, #72]
  408dfc:	ldr	x0, [x0]
  408e00:	ldr	x1, [sp, #48]
  408e04:	cmp	x1, x0
  408e08:	b.ne	408e3c <printf@plt+0x744c>  // b.any
  408e0c:	ldr	x0, [sp, #72]
  408e10:	ldr	x0, [x0, #8]
  408e14:	ldr	x1, [sp, #40]
  408e18:	cmp	x1, x0
  408e1c:	b.ne	408e3c <printf@plt+0x744c>  // b.any
  408e20:	ldr	x0, [sp, #72]
  408e24:	ldr	w0, [x0, #16]
  408e28:	ldr	w2, [sp, #36]
  408e2c:	mov	w1, w0
  408e30:	ldr	x0, [sp, #56]
  408e34:	bl	40bcec <printf@plt+0xa2fc>
  408e38:	b	408e50 <printf@plt+0x7460>
  408e3c:	ldr	x0, [sp, #72]
  408e40:	ldr	x0, [x0, #24]
  408e44:	str	x0, [sp, #72]
  408e48:	b	408dec <printf@plt+0x73fc>
  408e4c:	mov	w0, #0x0                   	// #0
  408e50:	ldr	x19, [sp, #16]
  408e54:	ldp	x29, x30, [sp], #80
  408e58:	ret
  408e5c:	sub	sp, sp, #0x10
  408e60:	str	x0, [sp, #8]
  408e64:	str	w1, [sp, #4]
  408e68:	ldr	x0, [sp, #8]
  408e6c:	ldr	w1, [x0, #8]
  408e70:	ldr	w0, [sp, #4]
  408e74:	and	w0, w1, w0
  408e78:	add	sp, sp, #0x10
  408e7c:	ret
  408e80:	stp	x29, x30, [sp, #-48]!
  408e84:	mov	x29, sp
  408e88:	str	x0, [sp, #24]
  408e8c:	str	x1, [sp, #16]
  408e90:	ldr	x0, [sp, #16]
  408e94:	bl	40bcd4 <printf@plt+0xa2e4>
  408e98:	str	w0, [sp, #44]
  408e9c:	ldr	w0, [sp, #44]
  408ea0:	mvn	w0, w0
  408ea4:	lsr	w0, w0, #31
  408ea8:	and	w0, w0, #0xff
  408eac:	mov	w3, w0
  408eb0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  408eb4:	add	x2, x0, #0x2e8
  408eb8:	mov	w1, #0x215                 	// #533
  408ebc:	mov	w0, w3
  408ec0:	bl	406f54 <printf@plt+0x5564>
  408ec4:	ldr	x0, [sp, #24]
  408ec8:	ldr	w0, [x0, #72]
  408ecc:	ldr	w1, [sp, #44]
  408ed0:	cmp	w1, w0
  408ed4:	b.ge	408f38 <printf@plt+0x7548>  // b.tcont
  408ed8:	ldr	x0, [sp, #24]
  408edc:	ldr	x1, [x0, #64]
  408ee0:	ldrsw	x0, [sp, #44]
  408ee4:	lsl	x0, x0, #2
  408ee8:	add	x0, x1, x0
  408eec:	ldr	w0, [x0]
  408ef0:	cmp	w0, #0x0
  408ef4:	b.lt	408f38 <printf@plt+0x7548>  // b.tstop
  408ef8:	ldr	x0, [sp, #24]
  408efc:	ldr	x2, [x0, #80]
  408f00:	ldr	x0, [sp, #24]
  408f04:	ldr	x1, [x0, #64]
  408f08:	ldrsw	x0, [sp, #44]
  408f0c:	lsl	x0, x0, #2
  408f10:	add	x0, x1, x0
  408f14:	ldr	w0, [x0]
  408f18:	sxtw	x1, w0
  408f1c:	mov	x0, x1
  408f20:	lsl	x0, x0, #2
  408f24:	add	x0, x0, x1
  408f28:	lsl	x0, x0, #3
  408f2c:	add	x0, x2, x0
  408f30:	ldrb	w0, [x0]
  408f34:	b	408f58 <printf@plt+0x7568>
  408f38:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  408f3c:	add	x0, x0, #0x340
  408f40:	ldr	w0, [x0]
  408f44:	cmp	w0, #0x0
  408f48:	b.eq	408f54 <printf@plt+0x7564>  // b.none
  408f4c:	mov	w0, #0x0                   	// #0
  408f50:	b	408f58 <printf@plt+0x7568>
  408f54:	bl	401940 <abort@plt>
  408f58:	ldp	x29, x30, [sp], #48
  408f5c:	ret
  408f60:	stp	x29, x30, [sp, #-48]!
  408f64:	mov	x29, sp
  408f68:	str	x0, [sp, #24]
  408f6c:	str	x1, [sp, #16]
  408f70:	ldr	x0, [sp, #16]
  408f74:	bl	40bcd4 <printf@plt+0xa2e4>
  408f78:	str	w0, [sp, #44]
  408f7c:	ldr	w0, [sp, #44]
  408f80:	mvn	w0, w0
  408f84:	lsr	w0, w0, #31
  408f88:	and	w0, w0, #0xff
  408f8c:	mov	w3, w0
  408f90:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  408f94:	add	x2, x0, #0x2e8
  408f98:	mov	w1, #0x224                 	// #548
  408f9c:	mov	w0, w3
  408fa0:	bl	406f54 <printf@plt+0x5564>
  408fa4:	ldr	x0, [sp, #24]
  408fa8:	ldr	w0, [x0, #72]
  408fac:	ldr	w1, [sp, #44]
  408fb0:	cmp	w1, w0
  408fb4:	b.ge	409018 <printf@plt+0x7628>  // b.tcont
  408fb8:	ldr	x0, [sp, #24]
  408fbc:	ldr	x1, [x0, #64]
  408fc0:	ldrsw	x0, [sp, #44]
  408fc4:	lsl	x0, x0, #2
  408fc8:	add	x0, x1, x0
  408fcc:	ldr	w0, [x0]
  408fd0:	cmp	w0, #0x0
  408fd4:	b.lt	409018 <printf@plt+0x7628>  // b.tstop
  408fd8:	ldr	x0, [sp, #24]
  408fdc:	ldr	x2, [x0, #80]
  408fe0:	ldr	x0, [sp, #24]
  408fe4:	ldr	x1, [x0, #64]
  408fe8:	ldrsw	x0, [sp, #44]
  408fec:	lsl	x0, x0, #2
  408ff0:	add	x0, x1, x0
  408ff4:	ldr	w0, [x0]
  408ff8:	sxtw	x1, w0
  408ffc:	mov	x0, x1
  409000:	lsl	x0, x0, #2
  409004:	add	x0, x0, x1
  409008:	lsl	x0, x0, #3
  40900c:	add	x0, x2, x0
  409010:	ldr	w0, [x0, #4]
  409014:	b	409070 <printf@plt+0x7680>
  409018:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40901c:	add	x0, x0, #0x340
  409020:	ldr	w0, [x0]
  409024:	cmp	w0, #0x0
  409028:	b.eq	40906c <printf@plt+0x767c>  // b.none
  40902c:	ldr	x0, [sp, #16]
  409030:	bl	407768 <printf@plt+0x5d78>
  409034:	str	w0, [sp, #40]
  409038:	ldr	w0, [sp, #40]
  40903c:	cmp	w0, #0x0
  409040:	b.lt	40904c <printf@plt+0x765c>  // b.tstop
  409044:	ldr	w0, [sp, #40]
  409048:	b	409070 <printf@plt+0x7680>
  40904c:	ldr	x0, [sp, #16]
  409050:	bl	40bcbc <printf@plt+0xa2cc>
  409054:	str	w0, [sp, #36]
  409058:	ldr	w0, [sp, #36]
  40905c:	cmp	w0, #0x0
  409060:	b.lt	40906c <printf@plt+0x767c>  // b.tstop
  409064:	ldr	w0, [sp, #36]
  409068:	b	409070 <printf@plt+0x7680>
  40906c:	bl	401940 <abort@plt>
  409070:	ldp	x29, x30, [sp], #48
  409074:	ret
  409078:	sub	sp, sp, #0x10
  40907c:	str	x0, [sp, #8]
  409080:	ldr	x0, [sp, #8]
  409084:	ldr	x0, [x0, #32]
  409088:	add	sp, sp, #0x10
  40908c:	ret
  409090:	sub	sp, sp, #0x10
  409094:	str	x0, [sp, #8]
  409098:	ldr	x0, [sp, #8]
  40909c:	ldr	x0, [x0, #40]
  4090a0:	add	sp, sp, #0x10
  4090a4:	ret
  4090a8:	stp	x29, x30, [sp, #-48]!
  4090ac:	mov	x29, sp
  4090b0:	str	x0, [sp, #24]
  4090b4:	str	x1, [sp, #16]
  4090b8:	ldr	x0, [sp, #16]
  4090bc:	bl	40bcd4 <printf@plt+0xa2e4>
  4090c0:	str	w0, [sp, #44]
  4090c4:	ldr	w0, [sp, #44]
  4090c8:	mvn	w0, w0
  4090cc:	lsr	w0, w0, #31
  4090d0:	and	w0, w0, #0xff
  4090d4:	mov	w3, w0
  4090d8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  4090dc:	add	x2, x0, #0x2e8
  4090e0:	mov	w1, #0x245                 	// #581
  4090e4:	mov	w0, w3
  4090e8:	bl	406f54 <printf@plt+0x5564>
  4090ec:	ldr	x0, [sp, #24]
  4090f0:	ldr	w0, [x0, #72]
  4090f4:	ldr	w1, [sp, #44]
  4090f8:	cmp	w1, w0
  4090fc:	b.ge	409160 <printf@plt+0x7770>  // b.tcont
  409100:	ldr	x0, [sp, #24]
  409104:	ldr	x1, [x0, #64]
  409108:	ldrsw	x0, [sp, #44]
  40910c:	lsl	x0, x0, #2
  409110:	add	x0, x1, x0
  409114:	ldr	w0, [x0]
  409118:	cmp	w0, #0x0
  40911c:	b.lt	409160 <printf@plt+0x7770>  // b.tstop
  409120:	ldr	x0, [sp, #24]
  409124:	ldr	x2, [x0, #80]
  409128:	ldr	x0, [sp, #24]
  40912c:	ldr	x1, [x0, #64]
  409130:	ldrsw	x0, [sp, #44]
  409134:	lsl	x0, x0, #2
  409138:	add	x0, x1, x0
  40913c:	ldr	w0, [x0]
  409140:	sxtw	x1, w0
  409144:	mov	x0, x1
  409148:	lsl	x0, x0, #2
  40914c:	add	x0, x0, x1
  409150:	lsl	x0, x0, #3
  409154:	add	x0, x2, x0
  409158:	ldr	x0, [x0, #32]
  40915c:	b	409180 <printf@plt+0x7790>
  409160:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  409164:	add	x0, x0, #0x340
  409168:	ldr	w0, [x0]
  40916c:	cmp	w0, #0x0
  409170:	b.eq	40917c <printf@plt+0x778c>  // b.none
  409174:	mov	x0, #0x0                   	// #0
  409178:	b	409180 <printf@plt+0x7790>
  40917c:	bl	401940 <abort@plt>
  409180:	ldp	x29, x30, [sp], #48
  409184:	ret
  409188:	sub	sp, sp, #0x10
  40918c:	str	x0, [sp, #8]
  409190:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  409194:	add	x0, x0, #0x348
  409198:	ldr	x0, [x0]
  40919c:	add	sp, sp, #0x10
  4091a0:	ret
  4091a4:	stp	x29, x30, [sp, #-64]!
  4091a8:	mov	x29, sp
  4091ac:	str	x0, [sp, #24]
  4091b0:	str	w1, [sp, #20]
  4091b4:	ldr	x0, [sp, #24]
  4091b8:	ldr	w0, [x0, #72]
  4091bc:	cmp	w0, #0x0
  4091c0:	b.ne	40926c <printf@plt+0x787c>  // b.any
  4091c4:	ldr	x0, [sp, #24]
  4091c8:	mov	w1, #0x80                  	// #128
  4091cc:	str	w1, [x0, #72]
  4091d0:	ldr	x0, [sp, #24]
  4091d4:	ldr	w0, [x0, #72]
  4091d8:	ldr	w1, [sp, #20]
  4091dc:	cmp	w1, w0
  4091e0:	b.lt	4091f4 <printf@plt+0x7804>  // b.tstop
  4091e4:	ldr	w0, [sp, #20]
  4091e8:	add	w1, w0, #0xa
  4091ec:	ldr	x0, [sp, #24]
  4091f0:	str	w1, [x0, #72]
  4091f4:	ldr	x0, [sp, #24]
  4091f8:	ldr	w0, [x0, #72]
  4091fc:	sxtw	x0, w0
  409200:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  409204:	cmp	x0, x1
  409208:	b.hi	409228 <printf@plt+0x7838>  // b.pmore
  40920c:	lsl	x0, x0, #2
  409210:	bl	401630 <_Znam@plt>
  409214:	mov	x1, x0
  409218:	ldr	x0, [sp, #24]
  40921c:	str	x1, [x0, #64]
  409220:	str	wzr, [sp, #60]
  409224:	b	40922c <printf@plt+0x783c>
  409228:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  40922c:	ldr	x0, [sp, #24]
  409230:	ldr	w0, [x0, #72]
  409234:	ldr	w1, [sp, #60]
  409238:	cmp	w1, w0
  40923c:	b.ge	40936c <printf@plt+0x797c>  // b.tcont
  409240:	ldr	x0, [sp, #24]
  409244:	ldr	x1, [x0, #64]
  409248:	ldrsw	x0, [sp, #60]
  40924c:	lsl	x0, x0, #2
  409250:	add	x0, x1, x0
  409254:	mov	w1, #0xffffffff            	// #-1
  409258:	str	w1, [x0]
  40925c:	ldr	w0, [sp, #60]
  409260:	add	w0, w0, #0x1
  409264:	str	w0, [sp, #60]
  409268:	b	40922c <printf@plt+0x783c>
  40926c:	ldr	x0, [sp, #24]
  409270:	ldr	w0, [x0, #72]
  409274:	str	w0, [sp, #52]
  409278:	ldr	x0, [sp, #24]
  40927c:	ldr	w0, [x0, #72]
  409280:	lsl	w1, w0, #1
  409284:	ldr	x0, [sp, #24]
  409288:	str	w1, [x0, #72]
  40928c:	ldr	x0, [sp, #24]
  409290:	ldr	w0, [x0, #72]
  409294:	ldr	w1, [sp, #20]
  409298:	cmp	w1, w0
  40929c:	b.lt	4092b0 <printf@plt+0x78c0>  // b.tstop
  4092a0:	ldr	w0, [sp, #20]
  4092a4:	add	w1, w0, #0xa
  4092a8:	ldr	x0, [sp, #24]
  4092ac:	str	w1, [x0, #72]
  4092b0:	ldr	x0, [sp, #24]
  4092b4:	ldr	x0, [x0, #64]
  4092b8:	str	x0, [sp, #40]
  4092bc:	ldr	x0, [sp, #24]
  4092c0:	ldr	w0, [x0, #72]
  4092c4:	sxtw	x0, w0
  4092c8:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  4092cc:	cmp	x0, x1
  4092d0:	b.hi	409314 <printf@plt+0x7924>  // b.pmore
  4092d4:	lsl	x0, x0, #2
  4092d8:	bl	401630 <_Znam@plt>
  4092dc:	mov	x1, x0
  4092e0:	ldr	x0, [sp, #24]
  4092e4:	str	x1, [x0, #64]
  4092e8:	ldr	x0, [sp, #24]
  4092ec:	ldr	x3, [x0, #64]
  4092f0:	ldrsw	x0, [sp, #52]
  4092f4:	lsl	x0, x0, #2
  4092f8:	mov	x2, x0
  4092fc:	ldr	x1, [sp, #40]
  409300:	mov	x0, x3
  409304:	bl	401660 <memcpy@plt>
  409308:	ldr	w0, [sp, #52]
  40930c:	str	w0, [sp, #56]
  409310:	b	409318 <printf@plt+0x7928>
  409314:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  409318:	ldr	x0, [sp, #24]
  40931c:	ldr	w0, [x0, #72]
  409320:	ldr	w1, [sp, #56]
  409324:	cmp	w1, w0
  409328:	b.ge	409358 <printf@plt+0x7968>  // b.tcont
  40932c:	ldr	x0, [sp, #24]
  409330:	ldr	x1, [x0, #64]
  409334:	ldrsw	x0, [sp, #56]
  409338:	lsl	x0, x0, #2
  40933c:	add	x0, x1, x0
  409340:	mov	w1, #0xffffffff            	// #-1
  409344:	str	w1, [x0]
  409348:	ldr	w0, [sp, #56]
  40934c:	add	w0, w0, #0x1
  409350:	str	w0, [sp, #56]
  409354:	b	409318 <printf@plt+0x7928>
  409358:	ldr	x0, [sp, #40]
  40935c:	cmp	x0, #0x0
  409360:	b.eq	40936c <printf@plt+0x797c>  // b.none
  409364:	ldr	x0, [sp, #40]
  409368:	bl	401890 <_ZdaPv@plt>
  40936c:	nop
  409370:	ldp	x29, x30, [sp], #64
  409374:	ret
  409378:	stp	x29, x30, [sp, #-48]!
  40937c:	mov	x29, sp
  409380:	str	x0, [sp, #24]
  409384:	ldr	x0, [sp, #24]
  409388:	ldr	x0, [x0, #80]
  40938c:	cmp	x0, #0x0
  409390:	b.ne	4093dc <printf@plt+0x79ec>  // b.any
  409394:	ldr	x0, [sp, #24]
  409398:	mov	w1, #0x10                  	// #16
  40939c:	str	w1, [x0, #92]
  4093a0:	mov	x1, #0x10                  	// #16
  4093a4:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  4093a8:	movk	x0, #0x333, lsl #48
  4093ac:	cmp	x1, x0
  4093b0:	b.hi	4093d8 <printf@plt+0x79e8>  // b.pmore
  4093b4:	mov	x0, x1
  4093b8:	lsl	x0, x0, #2
  4093bc:	add	x0, x0, x1
  4093c0:	lsl	x0, x0, #3
  4093c4:	bl	401630 <_Znam@plt>
  4093c8:	mov	x1, x0
  4093cc:	ldr	x0, [sp, #24]
  4093d0:	str	x1, [x0, #80]
  4093d4:	b	40948c <printf@plt+0x7a9c>
  4093d8:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  4093dc:	ldr	x0, [sp, #24]
  4093e0:	ldr	w0, [x0, #92]
  4093e4:	str	w0, [sp, #44]
  4093e8:	ldr	x0, [sp, #24]
  4093ec:	ldr	w0, [x0, #92]
  4093f0:	lsl	w1, w0, #1
  4093f4:	ldr	x0, [sp, #24]
  4093f8:	str	w1, [x0, #92]
  4093fc:	ldr	x0, [sp, #24]
  409400:	ldr	x0, [x0, #80]
  409404:	str	x0, [sp, #32]
  409408:	ldr	x0, [sp, #24]
  40940c:	ldr	w0, [x0, #92]
  409410:	sxtw	x1, w0
  409414:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  409418:	movk	x0, #0x333, lsl #48
  40941c:	cmp	x1, x0
  409420:	b.hi	409480 <printf@plt+0x7a90>  // b.pmore
  409424:	mov	x0, x1
  409428:	lsl	x0, x0, #2
  40942c:	add	x0, x0, x1
  409430:	lsl	x0, x0, #3
  409434:	bl	401630 <_Znam@plt>
  409438:	mov	x1, x0
  40943c:	ldr	x0, [sp, #24]
  409440:	str	x1, [x0, #80]
  409444:	ldr	x0, [sp, #24]
  409448:	ldr	x3, [x0, #80]
  40944c:	ldrsw	x1, [sp, #44]
  409450:	mov	x0, x1
  409454:	lsl	x0, x0, #2
  409458:	add	x0, x0, x1
  40945c:	lsl	x0, x0, #3
  409460:	mov	x2, x0
  409464:	ldr	x1, [sp, #32]
  409468:	mov	x0, x3
  40946c:	bl	401660 <memcpy@plt>
  409470:	ldr	x0, [sp, #32]
  409474:	cmp	x0, #0x0
  409478:	b.eq	40948c <printf@plt+0x7a9c>  // b.none
  40947c:	b	409484 <printf@plt+0x7a94>
  409480:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  409484:	ldr	x0, [sp, #32]
  409488:	bl	401890 <_ZdaPv@plt>
  40948c:	nop
  409490:	ldp	x29, x30, [sp], #48
  409494:	ret
  409498:	stp	x29, x30, [sp, #-64]!
  40949c:	mov	x29, sp
  4094a0:	str	x0, [sp, #24]
  4094a4:	ldr	x0, [sp, #24]
  4094a8:	ldr	w0, [x0, #72]
  4094ac:	sub	w0, w0, #0x1
  4094b0:	str	w0, [sp, #60]
  4094b4:	ldr	w0, [sp, #60]
  4094b8:	cmp	w0, #0x0
  4094bc:	b.lt	4094f4 <printf@plt+0x7b04>  // b.tstop
  4094c0:	ldr	x0, [sp, #24]
  4094c4:	ldr	x1, [x0, #64]
  4094c8:	ldrsw	x0, [sp, #60]
  4094cc:	lsl	x0, x0, #2
  4094d0:	add	x0, x1, x0
  4094d4:	ldr	w0, [x0]
  4094d8:	cmp	w0, #0x0
  4094dc:	b.ge	4094f0 <printf@plt+0x7b00>  // b.tcont
  4094e0:	ldr	w0, [sp, #60]
  4094e4:	sub	w0, w0, #0x1
  4094e8:	str	w0, [sp, #60]
  4094ec:	b	4094b4 <printf@plt+0x7ac4>
  4094f0:	nop
  4094f4:	ldr	w0, [sp, #60]
  4094f8:	add	w0, w0, #0x1
  4094fc:	str	w0, [sp, #60]
  409500:	ldr	x0, [sp, #24]
  409504:	ldr	w0, [x0, #72]
  409508:	ldr	w1, [sp, #60]
  40950c:	cmp	w1, w0
  409510:	b.ge	40958c <printf@plt+0x7b9c>  // b.tcont
  409514:	ldr	x0, [sp, #24]
  409518:	ldr	x0, [x0, #64]
  40951c:	str	x0, [sp, #48]
  409520:	ldrsw	x0, [sp, #60]
  409524:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  409528:	cmp	x0, x1
  40952c:	b.hi	409574 <printf@plt+0x7b84>  // b.pmore
  409530:	lsl	x0, x0, #2
  409534:	bl	401630 <_Znam@plt>
  409538:	mov	x1, x0
  40953c:	ldr	x0, [sp, #24]
  409540:	str	x1, [x0, #64]
  409544:	ldr	x0, [sp, #24]
  409548:	ldr	x3, [x0, #64]
  40954c:	ldrsw	x0, [sp, #60]
  409550:	lsl	x0, x0, #2
  409554:	mov	x2, x0
  409558:	ldr	x1, [sp, #48]
  40955c:	mov	x0, x3
  409560:	bl	401660 <memcpy@plt>
  409564:	ldr	x0, [sp, #48]
  409568:	cmp	x0, #0x0
  40956c:	b.eq	409580 <printf@plt+0x7b90>  // b.none
  409570:	b	409578 <printf@plt+0x7b88>
  409574:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  409578:	ldr	x0, [sp, #48]
  40957c:	bl	401890 <_ZdaPv@plt>
  409580:	ldr	x0, [sp, #24]
  409584:	ldr	w1, [sp, #60]
  409588:	str	w1, [x0, #72]
  40958c:	ldr	x0, [sp, #24]
  409590:	ldr	w1, [x0, #88]
  409594:	ldr	x0, [sp, #24]
  409598:	ldr	w0, [x0, #92]
  40959c:	cmp	w1, w0
  4095a0:	b.ge	40964c <printf@plt+0x7c5c>  // b.tcont
  4095a4:	ldr	x0, [sp, #24]
  4095a8:	ldr	x0, [x0, #80]
  4095ac:	str	x0, [sp, #40]
  4095b0:	ldr	x0, [sp, #24]
  4095b4:	ldr	w0, [x0, #88]
  4095b8:	sxtw	x1, w0
  4095bc:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  4095c0:	movk	x0, #0x333, lsl #48
  4095c4:	cmp	x1, x0
  4095c8:	b.hi	409630 <printf@plt+0x7c40>  // b.pmore
  4095cc:	mov	x0, x1
  4095d0:	lsl	x0, x0, #2
  4095d4:	add	x0, x0, x1
  4095d8:	lsl	x0, x0, #3
  4095dc:	bl	401630 <_Znam@plt>
  4095e0:	mov	x1, x0
  4095e4:	ldr	x0, [sp, #24]
  4095e8:	str	x1, [x0, #80]
  4095ec:	ldr	x0, [sp, #24]
  4095f0:	ldr	x3, [x0, #80]
  4095f4:	ldr	x0, [sp, #24]
  4095f8:	ldr	w0, [x0, #88]
  4095fc:	sxtw	x1, w0
  409600:	mov	x0, x1
  409604:	lsl	x0, x0, #2
  409608:	add	x0, x0, x1
  40960c:	lsl	x0, x0, #3
  409610:	mov	x2, x0
  409614:	ldr	x1, [sp, #40]
  409618:	mov	x0, x3
  40961c:	bl	401660 <memcpy@plt>
  409620:	ldr	x0, [sp, #40]
  409624:	cmp	x0, #0x0
  409628:	b.eq	40963c <printf@plt+0x7c4c>  // b.none
  40962c:	b	409634 <printf@plt+0x7c44>
  409630:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  409634:	ldr	x0, [sp, #40]
  409638:	bl	401890 <_ZdaPv@plt>
  40963c:	ldr	x0, [sp, #24]
  409640:	ldr	w1, [x0, #88]
  409644:	ldr	x0, [sp, #24]
  409648:	str	w1, [x0, #92]
  40964c:	nop
  409650:	ldp	x29, x30, [sp], #64
  409654:	ret
  409658:	stp	x29, x30, [sp, #-64]!
  40965c:	mov	x29, sp
  409660:	str	x0, [sp, #40]
  409664:	str	x1, [sp, #32]
  409668:	str	x2, [sp, #24]
  40966c:	ldr	x0, [sp, #32]
  409670:	bl	40bcd4 <printf@plt+0xa2e4>
  409674:	str	w0, [sp, #60]
  409678:	ldr	w0, [sp, #60]
  40967c:	mvn	w0, w0
  409680:	lsr	w0, w0, #31
  409684:	and	w0, w0, #0xff
  409688:	mov	w3, w0
  40968c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  409690:	add	x2, x0, #0x2e8
  409694:	mov	w1, #0x296                 	// #662
  409698:	mov	w0, w3
  40969c:	bl	406f54 <printf@plt+0x5564>
  4096a0:	ldr	x0, [sp, #40]
  4096a4:	ldr	w0, [x0, #72]
  4096a8:	ldr	w1, [sp, #60]
  4096ac:	cmp	w1, w0
  4096b0:	b.lt	4096c0 <printf@plt+0x7cd0>  // b.tstop
  4096b4:	ldr	w1, [sp, #60]
  4096b8:	ldr	x0, [sp, #40]
  4096bc:	bl	4091a4 <printf@plt+0x77b4>
  4096c0:	ldr	x0, [sp, #40]
  4096c4:	ldr	w0, [x0, #72]
  4096c8:	ldr	w1, [sp, #60]
  4096cc:	cmp	w1, w0
  4096d0:	cset	w0, lt  // lt = tstop
  4096d4:	and	w0, w0, #0xff
  4096d8:	mov	w3, w0
  4096dc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  4096e0:	add	x2, x0, #0x2e8
  4096e4:	mov	w1, #0x299                 	// #665
  4096e8:	mov	w0, w3
  4096ec:	bl	406f54 <printf@plt+0x5564>
  4096f0:	ldr	x0, [sp, #40]
  4096f4:	ldr	w0, [x0, #88]
  4096f8:	add	w1, w0, #0x1
  4096fc:	ldr	x0, [sp, #40]
  409700:	ldr	w0, [x0, #92]
  409704:	cmp	w1, w0
  409708:	b.lt	409714 <printf@plt+0x7d24>  // b.tstop
  40970c:	ldr	x0, [sp, #40]
  409710:	bl	409378 <printf@plt+0x7988>
  409714:	ldr	x0, [sp, #40]
  409718:	ldr	w0, [x0, #88]
  40971c:	add	w1, w0, #0x1
  409720:	ldr	x0, [sp, #40]
  409724:	ldr	w0, [x0, #92]
  409728:	cmp	w1, w0
  40972c:	cset	w0, lt  // lt = tstop
  409730:	and	w0, w0, #0xff
  409734:	mov	w3, w0
  409738:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40973c:	add	x2, x0, #0x2e8
  409740:	mov	w1, #0x29c                 	// #668
  409744:	mov	w0, w3
  409748:	bl	406f54 <printf@plt+0x5564>
  40974c:	ldr	x0, [sp, #40]
  409750:	ldr	x1, [x0, #64]
  409754:	ldrsw	x0, [sp, #60]
  409758:	lsl	x0, x0, #2
  40975c:	add	x0, x1, x0
  409760:	ldr	x1, [sp, #40]
  409764:	ldr	w1, [x1, #88]
  409768:	str	w1, [x0]
  40976c:	ldr	x0, [sp, #40]
  409770:	ldr	x2, [x0, #80]
  409774:	ldr	x0, [sp, #40]
  409778:	ldr	w0, [x0, #88]
  40977c:	add	w3, w0, #0x1
  409780:	ldr	x1, [sp, #40]
  409784:	str	w3, [x1, #88]
  409788:	sxtw	x1, w0
  40978c:	mov	x0, x1
  409790:	lsl	x0, x0, #2
  409794:	add	x0, x0, x1
  409798:	lsl	x0, x0, #3
  40979c:	add	x0, x2, x0
  4097a0:	ldr	x1, [sp, #24]
  4097a4:	ldp	x2, x3, [x1]
  4097a8:	stp	x2, x3, [x0]
  4097ac:	ldp	x2, x3, [x1, #16]
  4097b0:	stp	x2, x3, [x0, #16]
  4097b4:	ldr	x1, [x1, #32]
  4097b8:	str	x1, [x0, #32]
  4097bc:	nop
  4097c0:	ldp	x29, x30, [sp], #64
  4097c4:	ret
  4097c8:	stp	x29, x30, [sp, #-64]!
  4097cc:	mov	x29, sp
  4097d0:	str	x0, [sp, #40]
  4097d4:	str	x1, [sp, #32]
  4097d8:	str	x2, [sp, #24]
  4097dc:	ldr	x0, [sp, #32]
  4097e0:	bl	40bcd4 <printf@plt+0xa2e4>
  4097e4:	str	w0, [sp, #60]
  4097e8:	ldr	x0, [sp, #24]
  4097ec:	bl	40bcd4 <printf@plt+0xa2e4>
  4097f0:	str	w0, [sp, #56]
  4097f4:	ldr	w0, [sp, #60]
  4097f8:	cmp	w0, #0x0
  4097fc:	b.lt	409828 <printf@plt+0x7e38>  // b.tstop
  409800:	ldr	w0, [sp, #56]
  409804:	cmp	w0, #0x0
  409808:	b.lt	409828 <printf@plt+0x7e38>  // b.tstop
  40980c:	ldr	x0, [sp, #40]
  409810:	ldr	w0, [x0, #72]
  409814:	ldr	w1, [sp, #56]
  409818:	cmp	w1, w0
  40981c:	b.ge	409828 <printf@plt+0x7e38>  // b.tcont
  409820:	mov	w0, #0x1                   	// #1
  409824:	b	40982c <printf@plt+0x7e3c>
  409828:	mov	w0, #0x0                   	// #0
  40982c:	mov	w3, w0
  409830:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  409834:	add	x2, x0, #0x2e8
  409838:	mov	w1, #0x2a5                 	// #677
  40983c:	mov	w0, w3
  409840:	bl	406f54 <printf@plt+0x5564>
  409844:	ldr	x0, [sp, #40]
  409848:	ldr	w0, [x0, #72]
  40984c:	ldr	w1, [sp, #60]
  409850:	cmp	w1, w0
  409854:	b.lt	409864 <printf@plt+0x7e74>  // b.tstop
  409858:	ldr	w1, [sp, #60]
  40985c:	ldr	x0, [sp, #40]
  409860:	bl	4091a4 <printf@plt+0x77b4>
  409864:	ldr	x0, [sp, #40]
  409868:	ldr	x1, [x0, #64]
  40986c:	ldrsw	x0, [sp, #56]
  409870:	lsl	x0, x0, #2
  409874:	add	x1, x1, x0
  409878:	ldr	x0, [sp, #40]
  40987c:	ldr	x2, [x0, #64]
  409880:	ldrsw	x0, [sp, #60]
  409884:	lsl	x0, x0, #2
  409888:	add	x0, x2, x0
  40988c:	ldr	w1, [x1]
  409890:	str	w1, [x0]
  409894:	nop
  409898:	ldp	x29, x30, [sp], #64
  40989c:	ret
  4098a0:	stp	x29, x30, [sp, #-80]!
  4098a4:	mov	x29, sp
  4098a8:	stp	x19, x20, [sp, #16]
  4098ac:	str	x0, [sp, #56]
  4098b0:	str	x1, [sp, #48]
  4098b4:	str	w2, [sp, #44]
  4098b8:	mov	x0, #0x68                  	// #104
  4098bc:	bl	40e274 <_Znwm@@Base>
  4098c0:	mov	x19, x0
  4098c4:	ldr	x1, [sp, #56]
  4098c8:	mov	x0, x19
  4098cc:	bl	4079f8 <printf@plt+0x6008>
  4098d0:	str	x19, [sp, #72]
  4098d4:	ldr	w2, [sp, #44]
  4098d8:	ldr	x1, [sp, #48]
  4098dc:	ldr	x0, [sp, #72]
  4098e0:	bl	409cf8 <printf@plt+0x8308>
  4098e4:	cmp	w0, #0x0
  4098e8:	cset	w0, eq  // eq = none
  4098ec:	and	w0, w0, #0xff
  4098f0:	cmp	w0, #0x0
  4098f4:	b.eq	40991c <printf@plt+0x7f2c>  // b.none
  4098f8:	ldr	x0, [sp, #72]
  4098fc:	cmp	x0, #0x0
  409900:	b.eq	409914 <printf@plt+0x7f24>  // b.none
  409904:	ldr	x1, [x0]
  409908:	add	x1, x1, #0x8
  40990c:	ldr	x1, [x1]
  409910:	blr	x1
  409914:	mov	x0, #0x0                   	// #0
  409918:	b	40993c <printf@plt+0x7f4c>
  40991c:	ldr	x0, [sp, #72]
  409920:	b	40993c <printf@plt+0x7f4c>
  409924:	mov	x20, x0
  409928:	mov	x1, #0x68                  	// #104
  40992c:	mov	x0, x19
  409930:	bl	40e330 <_ZdlPvm@@Base>
  409934:	mov	x0, x20
  409938:	bl	4019c0 <_Unwind_Resume@plt>
  40993c:	ldp	x19, x20, [sp, #16]
  409940:	ldp	x29, x30, [sp], #80
  409944:	ret
  409948:	stp	x29, x30, [sp, #-48]!
  40994c:	mov	x29, sp
  409950:	str	x0, [sp, #24]
  409954:	ldr	x0, [sp, #24]
  409958:	cmp	x0, #0x0
  40995c:	b.ne	409968 <printf@plt+0x7f78>  // b.any
  409960:	mov	x0, #0x0                   	// #0
  409964:	b	409a18 <printf@plt+0x8028>
  409968:	ldr	x0, [sp, #24]
  40996c:	ldrb	w0, [x0]
  409970:	mov	w1, w0
  409974:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  409978:	add	x0, x0, #0xd28
  40997c:	bl	40bc98 <printf@plt+0xa2a8>
  409980:	cmp	w0, #0x0
  409984:	cset	w0, ne  // ne = any
  409988:	and	w0, w0, #0xff
  40998c:	cmp	w0, #0x0
  409990:	b.eq	4099a4 <printf@plt+0x7fb4>  // b.none
  409994:	ldr	x0, [sp, #24]
  409998:	add	x0, x0, #0x1
  40999c:	str	x0, [sp, #24]
  4099a0:	b	409968 <printf@plt+0x7f78>
  4099a4:	mov	w1, #0x0                   	// #0
  4099a8:	ldr	x0, [sp, #24]
  4099ac:	bl	401730 <strchr@plt>
  4099b0:	str	x0, [sp, #40]
  4099b4:	ldr	x1, [sp, #40]
  4099b8:	ldr	x0, [sp, #24]
  4099bc:	cmp	x1, x0
  4099c0:	b.ls	4099f0 <printf@plt+0x8000>  // b.plast
  4099c4:	ldr	x0, [sp, #40]
  4099c8:	sub	x0, x0, #0x1
  4099cc:	ldrb	w0, [x0]
  4099d0:	mov	w1, w0
  4099d4:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  4099d8:	add	x0, x0, #0xd28
  4099dc:	bl	40bc98 <printf@plt+0xa2a8>
  4099e0:	cmp	w0, #0x0
  4099e4:	b.eq	4099f0 <printf@plt+0x8000>  // b.none
  4099e8:	mov	w0, #0x1                   	// #1
  4099ec:	b	4099f4 <printf@plt+0x8004>
  4099f0:	mov	w0, #0x0                   	// #0
  4099f4:	cmp	w0, #0x0
  4099f8:	b.eq	409a0c <printf@plt+0x801c>  // b.none
  4099fc:	ldr	x0, [sp, #40]
  409a00:	sub	x0, x0, #0x1
  409a04:	str	x0, [sp, #40]
  409a08:	b	4099b4 <printf@plt+0x7fc4>
  409a0c:	ldr	x0, [sp, #40]
  409a10:	strb	wzr, [x0]
  409a14:	ldr	x0, [sp, #24]
  409a18:	ldp	x29, x30, [sp], #48
  409a1c:	ret
  409a20:	stp	x29, x30, [sp, #-368]!
  409a24:	mov	x29, sp
  409a28:	str	x0, [sp, #40]
  409a2c:	str	x1, [sp, #32]
  409a30:	str	x2, [sp, #24]
  409a34:	str	x3, [sp, #16]
  409a38:	ldr	x0, [sp, #40]
  409a3c:	str	x0, [sp, #360]
  409a40:	mov	w0, #0x1                   	// #1
  409a44:	str	w0, [sp, #356]
  409a48:	ldr	x0, [sp, #360]
  409a4c:	ldrb	w0, [x0]
  409a50:	mov	w1, w0
  409a54:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  409a58:	add	x0, x0, #0xb28
  409a5c:	bl	40bc98 <printf@plt+0xa2a8>
  409a60:	cmp	w0, #0x0
  409a64:	cset	w0, ne  // ne = any
  409a68:	and	w0, w0, #0xff
  409a6c:	cmp	w0, #0x0
  409a70:	b.eq	409b54 <printf@plt+0x8164>  // b.none
  409a74:	add	x3, sp, #0x130
  409a78:	add	x2, sp, #0x140
  409a7c:	add	x1, sp, #0x138
  409a80:	add	x0, sp, #0x148
  409a84:	mov	x5, x3
  409a88:	mov	x4, x2
  409a8c:	mov	x3, x1
  409a90:	mov	x2, x0
  409a94:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  409a98:	add	x1, x0, #0x308
  409a9c:	ldr	x0, [sp, #360]
  409aa0:	bl	401850 <__isoc99_sscanf@plt>
  409aa4:	cmp	w0, #0x4
  409aa8:	b.ne	409af4 <printf@plt+0x8104>  // b.any
  409aac:	ldr	d0, [sp, #328]
  409ab0:	fcmpe	d0, #0.0
  409ab4:	b.le	409af4 <printf@plt+0x8104>
  409ab8:	ldr	d0, [sp, #320]
  409abc:	fcmpe	d0, #0.0
  409ac0:	b.le	409af4 <printf@plt+0x8104>
  409ac4:	ldrb	w1, [sp, #312]
  409ac8:	add	x0, sp, #0x148
  409acc:	bl	407fa4 <printf@plt+0x65b4>
  409ad0:	cmp	w0, #0x0
  409ad4:	b.eq	409af4 <printf@plt+0x8104>  // b.none
  409ad8:	ldrb	w1, [sp, #304]
  409adc:	add	x0, sp, #0x140
  409ae0:	bl	407fa4 <printf@plt+0x65b4>
  409ae4:	cmp	w0, #0x0
  409ae8:	b.eq	409af4 <printf@plt+0x8104>  // b.none
  409aec:	mov	w0, #0x1                   	// #1
  409af0:	b	409af8 <printf@plt+0x8108>
  409af4:	mov	w0, #0x0                   	// #0
  409af8:	cmp	w0, #0x0
  409afc:	b.eq	409cec <printf@plt+0x82fc>  // b.none
  409b00:	ldr	x0, [sp, #24]
  409b04:	cmp	x0, #0x0
  409b08:	b.eq	409b18 <printf@plt+0x8128>  // b.none
  409b0c:	ldr	d0, [sp, #328]
  409b10:	ldr	x0, [sp, #24]
  409b14:	str	d0, [x0]
  409b18:	ldr	x0, [sp, #16]
  409b1c:	cmp	x0, #0x0
  409b20:	b.eq	409b30 <printf@plt+0x8140>  // b.none
  409b24:	ldr	d0, [sp, #320]
  409b28:	ldr	x0, [sp, #16]
  409b2c:	str	d0, [x0]
  409b30:	ldr	x0, [sp, #32]
  409b34:	cmp	x0, #0x0
  409b38:	b.eq	409b4c <printf@plt+0x815c>  // b.none
  409b3c:	ldr	x0, [sp, #32]
  409b40:	adrp	x1, 410000 <_ZdlPvm@@Base+0x1cd0>
  409b44:	add	x1, x1, #0x320
  409b48:	str	x1, [x0]
  409b4c:	mov	w0, #0x1                   	// #1
  409b50:	b	409cf0 <printf@plt+0x8300>
  409b54:	str	wzr, [sp, #352]
  409b58:	ldr	w0, [sp, #352]
  409b5c:	cmp	w0, #0x28
  409b60:	b.gt	409c58 <printf@plt+0x8268>
  409b64:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  409b68:	add	x2, x0, #0x430
  409b6c:	ldrsw	x1, [sp, #352]
  409b70:	mov	x0, x1
  409b74:	lsl	x0, x0, #1
  409b78:	add	x0, x0, x1
  409b7c:	lsl	x0, x0, #3
  409b80:	add	x0, x2, x0
  409b84:	ldr	x0, [x0]
  409b88:	ldr	x1, [sp, #360]
  409b8c:	bl	401960 <strcasecmp@plt>
  409b90:	cmp	w0, #0x0
  409b94:	b.ne	409c48 <printf@plt+0x8258>  // b.any
  409b98:	ldr	x0, [sp, #24]
  409b9c:	cmp	x0, #0x0
  409ba0:	b.eq	409bd0 <printf@plt+0x81e0>  // b.none
  409ba4:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  409ba8:	add	x2, x0, #0x430
  409bac:	ldrsw	x1, [sp, #352]
  409bb0:	mov	x0, x1
  409bb4:	lsl	x0, x0, #1
  409bb8:	add	x0, x0, x1
  409bbc:	lsl	x0, x0, #3
  409bc0:	add	x0, x2, x0
  409bc4:	ldr	d0, [x0, #8]
  409bc8:	ldr	x0, [sp, #24]
  409bcc:	str	d0, [x0]
  409bd0:	ldr	x0, [sp, #16]
  409bd4:	cmp	x0, #0x0
  409bd8:	b.eq	409c08 <printf@plt+0x8218>  // b.none
  409bdc:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  409be0:	add	x2, x0, #0x430
  409be4:	ldrsw	x1, [sp, #352]
  409be8:	mov	x0, x1
  409bec:	lsl	x0, x0, #1
  409bf0:	add	x0, x0, x1
  409bf4:	lsl	x0, x0, #3
  409bf8:	add	x0, x2, x0
  409bfc:	ldr	d0, [x0, #16]
  409c00:	ldr	x0, [sp, #16]
  409c04:	str	d0, [x0]
  409c08:	ldr	x0, [sp, #32]
  409c0c:	cmp	x0, #0x0
  409c10:	b.eq	409c40 <printf@plt+0x8250>  // b.none
  409c14:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  409c18:	add	x2, x0, #0x430
  409c1c:	ldrsw	x1, [sp, #352]
  409c20:	mov	x0, x1
  409c24:	lsl	x0, x0, #1
  409c28:	add	x0, x0, x1
  409c2c:	lsl	x0, x0, #3
  409c30:	add	x0, x2, x0
  409c34:	ldr	x1, [x0]
  409c38:	ldr	x0, [sp, #32]
  409c3c:	str	x1, [x0]
  409c40:	mov	w0, #0x1                   	// #1
  409c44:	b	409cf0 <printf@plt+0x8300>
  409c48:	ldr	w0, [sp, #352]
  409c4c:	add	w0, w0, #0x1
  409c50:	str	w0, [sp, #352]
  409c54:	b	409b58 <printf@plt+0x8168>
  409c58:	ldr	w0, [sp, #356]
  409c5c:	cmp	w0, #0x0
  409c60:	b.eq	409cec <printf@plt+0x82fc>  // b.none
  409c64:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  409c68:	add	x1, x0, #0x328
  409c6c:	ldr	x0, [sp, #40]
  409c70:	bl	4018c0 <fopen@plt>
  409c74:	str	x0, [sp, #344]
  409c78:	ldr	x0, [sp, #344]
  409c7c:	cmp	x0, #0x0
  409c80:	b.eq	409cec <printf@plt+0x82fc>  // b.none
  409c84:	add	x0, sp, #0x30
  409c88:	ldr	x2, [sp, #344]
  409c8c:	mov	w1, #0xfe                  	// #254
  409c90:	bl	4018f0 <fgets@plt>
  409c94:	ldr	x0, [sp, #344]
  409c98:	bl	4016f0 <fclose@plt>
  409c9c:	str	wzr, [sp, #356]
  409ca0:	add	x0, sp, #0x30
  409ca4:	mov	w1, #0x0                   	// #0
  409ca8:	bl	401730 <strchr@plt>
  409cac:	str	x0, [sp, #336]
  409cb0:	ldr	x0, [sp, #336]
  409cb4:	sub	x0, x0, #0x1
  409cb8:	str	x0, [sp, #336]
  409cbc:	ldr	x0, [sp, #336]
  409cc0:	ldrb	w0, [x0]
  409cc4:	cmp	w0, #0xa
  409cc8:	cset	w0, eq  // eq = none
  409ccc:	and	w0, w0, #0xff
  409cd0:	cmp	w0, #0x0
  409cd4:	b.eq	409ce0 <printf@plt+0x82f0>  // b.none
  409cd8:	ldr	x0, [sp, #336]
  409cdc:	strb	wzr, [x0]
  409ce0:	add	x0, sp, #0x30
  409ce4:	str	x0, [sp, #360]
  409ce8:	b	409a48 <printf@plt+0x8058>
  409cec:	mov	w0, #0x0                   	// #0
  409cf0:	ldp	x29, x30, [sp], #368
  409cf4:	ret
  409cf8:	stp	x29, x30, [sp, #-496]!
  409cfc:	mov	x29, sp
  409d00:	str	x19, [sp, #16]
  409d04:	str	x0, [sp, #56]
  409d08:	str	x1, [sp, #48]
  409d0c:	str	w2, [sp, #44]
  409d10:	ldr	x0, [sp, #56]
  409d14:	ldr	x2, [x0, #32]
  409d18:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  409d1c:	add	x1, x0, #0x330
  409d20:	mov	x0, x2
  409d24:	bl	4018e0 <strcmp@plt>
  409d28:	cmp	w0, #0x0
  409d2c:	b.ne	409d78 <printf@plt+0x8388>  // b.any
  409d30:	ldr	x0, [sp, #48]
  409d34:	cmp	x0, #0x0
  409d38:	b.eq	409d4c <printf@plt+0x835c>  // b.none
  409d3c:	ldr	x0, [sp, #48]
  409d40:	mov	w1, #0x1                   	// #1
  409d44:	str	w1, [x0]
  409d48:	b	409d70 <printf@plt+0x8380>
  409d4c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  409d50:	add	x3, x0, #0x2e0
  409d54:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  409d58:	add	x2, x0, #0x2e0
  409d5c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  409d60:	add	x1, x0, #0x2e0
  409d64:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  409d68:	add	x0, x0, #0x338
  409d6c:	bl	407234 <printf@plt+0x5844>
  409d70:	mov	w19, #0x0                   	// #0
  409d74:	b	40abf4 <printf@plt+0x9204>
  409d78:	ldr	x0, [sp, #56]
  409d7c:	ldr	x0, [x0, #32]
  409d80:	add	x1, sp, #0xb8
  409d84:	bl	40be20 <printf@plt+0xa430>
  409d88:	str	x0, [sp, #456]
  409d8c:	ldr	x0, [sp, #456]
  409d90:	cmp	x0, #0x0
  409d94:	cset	w0, eq  // eq = none
  409d98:	and	w0, w0, #0xff
  409d9c:	cmp	w0, #0x0
  409da0:	b.eq	409df8 <printf@plt+0x8408>  // b.none
  409da4:	ldr	x0, [sp, #48]
  409da8:	cmp	x0, #0x0
  409dac:	b.eq	409dc0 <printf@plt+0x83d0>  // b.none
  409db0:	ldr	x0, [sp, #48]
  409db4:	mov	w1, #0x1                   	// #1
  409db8:	str	w1, [x0]
  409dbc:	b	409df0 <printf@plt+0x8400>
  409dc0:	ldr	x0, [sp, #56]
  409dc4:	ldr	x1, [x0, #32]
  409dc8:	add	x0, sp, #0xc0
  409dcc:	bl	406a6c <printf@plt+0x507c>
  409dd0:	add	x1, sp, #0xc0
  409dd4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  409dd8:	add	x3, x0, #0x2e0
  409ddc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  409de0:	add	x2, x0, #0x2e0
  409de4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  409de8:	add	x0, x0, #0x360
  409dec:	bl	407234 <printf@plt+0x5844>
  409df0:	mov	w19, #0x0                   	// #0
  409df4:	b	40abf4 <printf@plt+0x9204>
  409df8:	ldr	x1, [sp, #184]
  409dfc:	add	x0, sp, #0x90
  409e00:	mov	x2, x1
  409e04:	ldr	x1, [sp, #456]
  409e08:	bl	4073e8 <printf@plt+0x59f8>
  409e0c:	mov	w0, #0x1                   	// #1
  409e10:	str	w0, [sp, #168]
  409e14:	ldr	w0, [sp, #44]
  409e18:	str	w0, [sp, #172]
  409e1c:	add	x0, sp, #0x90
  409e20:	bl	4074a4 <printf@plt+0x5ab4>
  409e24:	cmp	w0, #0x0
  409e28:	cset	w0, eq  // eq = none
  409e2c:	and	w0, w0, #0xff
  409e30:	cmp	w0, #0x0
  409e34:	b.eq	409e40 <printf@plt+0x8450>  // b.none
  409e38:	str	xzr, [sp, #488]
  409e3c:	b	40a2e4 <printf@plt+0x88f4>
  409e40:	ldr	x2, [sp, #176]
  409e44:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  409e48:	add	x1, x0, #0x2a8
  409e4c:	mov	x0, x2
  409e50:	bl	401780 <strtok@plt>
  409e54:	str	x0, [sp, #488]
  409e58:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  409e5c:	add	x1, x0, #0x380
  409e60:	ldr	x0, [sp, #488]
  409e64:	bl	4018e0 <strcmp@plt>
  409e68:	cmp	w0, #0x0
  409e6c:	b.eq	409e1c <printf@plt+0x842c>  // b.none
  409e70:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  409e74:	add	x1, x0, #0x388
  409e78:	ldr	x0, [sp, #488]
  409e7c:	bl	4018e0 <strcmp@plt>
  409e80:	cmp	w0, #0x0
  409e84:	b.ne	409f2c <printf@plt+0x853c>  // b.any
  409e88:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  409e8c:	add	x1, x0, #0x2a8
  409e90:	mov	x0, #0x0                   	// #0
  409e94:	bl	401780 <strtok@plt>
  409e98:	str	x0, [sp, #488]
  409e9c:	ldr	x0, [sp, #488]
  409ea0:	cmp	x0, #0x0
  409ea4:	b.eq	409ed4 <printf@plt+0x84e4>  // b.none
  409ea8:	add	x0, sp, #0x8c
  409eac:	mov	x2, x0
  409eb0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  409eb4:	add	x1, x0, #0x398
  409eb8:	ldr	x0, [sp, #488]
  409ebc:	bl	401850 <__isoc99_sscanf@plt>
  409ec0:	cmp	w0, #0x1
  409ec4:	b.ne	409ed4 <printf@plt+0x84e4>  // b.any
  409ec8:	ldr	w0, [sp, #140]
  409ecc:	cmp	w0, #0x0
  409ed0:	b.gt	409edc <printf@plt+0x84ec>
  409ed4:	mov	w0, #0x1                   	// #1
  409ed8:	b	409ee0 <printf@plt+0x84f0>
  409edc:	mov	w0, #0x0                   	// #0
  409ee0:	cmp	w0, #0x0
  409ee4:	b.eq	409f1c <printf@plt+0x852c>  // b.none
  409ee8:	add	x5, sp, #0x90
  409eec:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  409ef0:	add	x4, x0, #0x2e0
  409ef4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  409ef8:	add	x3, x0, #0x2e0
  409efc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  409f00:	add	x2, x0, #0x2e0
  409f04:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  409f08:	add	x1, x0, #0x3a0
  409f0c:	mov	x0, x5
  409f10:	bl	407704 <printf@plt+0x5d14>
  409f14:	mov	w19, #0x0                   	// #0
  409f18:	b	40abec <printf@plt+0x91fc>
  409f1c:	ldr	w1, [sp, #140]
  409f20:	ldr	x0, [sp, #56]
  409f24:	str	w1, [x0, #24]
  409f28:	b	409e1c <printf@plt+0x842c>
  409f2c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  409f30:	add	x1, x0, #0x3c8
  409f34:	ldr	x0, [sp, #488]
  409f38:	bl	4018e0 <strcmp@plt>
  409f3c:	cmp	w0, #0x0
  409f40:	b.ne	40a018 <printf@plt+0x8628>  // b.any
  409f44:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  409f48:	add	x1, x0, #0x2a8
  409f4c:	mov	x0, #0x0                   	// #0
  409f50:	bl	401780 <strtok@plt>
  409f54:	str	x0, [sp, #488]
  409f58:	ldr	x0, [sp, #488]
  409f5c:	cmp	x0, #0x0
  409f60:	b.eq	409fb4 <printf@plt+0x85c4>  // b.none
  409f64:	add	x0, sp, #0x80
  409f68:	mov	x2, x0
  409f6c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  409f70:	add	x1, x0, #0x3d0
  409f74:	ldr	x0, [sp, #488]
  409f78:	bl	401850 <__isoc99_sscanf@plt>
  409f7c:	cmp	w0, #0x1
  409f80:	b.ne	409fb4 <printf@plt+0x85c4>  // b.any
  409f84:	ldr	d0, [sp, #128]
  409f88:	mov	x0, #0x800000000000        	// #140737488355328
  409f8c:	movk	x0, #0x4056, lsl #48
  409f90:	fmov	d1, x0
  409f94:	fcmpe	d0, d1
  409f98:	b.ge	409fb4 <printf@plt+0x85c4>  // b.tcont
  409f9c:	ldr	d0, [sp, #128]
  409fa0:	mov	x0, #0x800000000000        	// #140737488355328
  409fa4:	movk	x0, #0xc056, lsl #48
  409fa8:	fmov	d1, x0
  409fac:	fcmpe	d0, d1
  409fb0:	b.hi	409fbc <printf@plt+0x85cc>  // b.pmore
  409fb4:	mov	w0, #0x1                   	// #1
  409fb8:	b	409fc0 <printf@plt+0x85d0>
  409fbc:	mov	w0, #0x0                   	// #0
  409fc0:	cmp	w0, #0x0
  409fc4:	b.eq	40a008 <printf@plt+0x8618>  // b.none
  409fc8:	add	x0, sp, #0xd0
  409fcc:	ldr	x1, [sp, #488]
  409fd0:	bl	406a6c <printf@plt+0x507c>
  409fd4:	add	x1, sp, #0xd0
  409fd8:	add	x5, sp, #0x90
  409fdc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  409fe0:	add	x4, x0, #0x2e0
  409fe4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  409fe8:	add	x3, x0, #0x2e0
  409fec:	mov	x2, x1
  409ff0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  409ff4:	add	x1, x0, #0x3d8
  409ff8:	mov	x0, x5
  409ffc:	bl	407704 <printf@plt+0x5d14>
  40a000:	mov	w19, #0x0                   	// #0
  40a004:	b	40abec <printf@plt+0x91fc>
  40a008:	ldr	d0, [sp, #128]
  40a00c:	ldr	x0, [sp, #56]
  40a010:	str	d0, [x0, #48]
  40a014:	b	409e1c <printf@plt+0x842c>
  40a018:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a01c:	add	x1, x0, #0x400
  40a020:	ldr	x0, [sp, #488]
  40a024:	bl	4018e0 <strcmp@plt>
  40a028:	cmp	w0, #0x0
  40a02c:	b.ne	40a198 <printf@plt+0x87a8>  // b.any
  40a030:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a034:	add	x1, x0, #0x2a8
  40a038:	mov	x0, #0x0                   	// #0
  40a03c:	bl	401780 <strtok@plt>
  40a040:	str	x0, [sp, #488]
  40a044:	ldr	x0, [sp, #488]
  40a048:	cmp	x0, #0x0
  40a04c:	b.eq	409e1c <printf@plt+0x842c>  // b.none
  40a050:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a054:	add	x1, x0, #0x410
  40a058:	ldr	x0, [sp, #488]
  40a05c:	bl	4018e0 <strcmp@plt>
  40a060:	cmp	w0, #0x0
  40a064:	b.eq	409e1c <printf@plt+0x842c>  // b.none
  40a068:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a06c:	add	x1, x0, #0x418
  40a070:	ldr	x0, [sp, #488]
  40a074:	bl	4018e0 <strcmp@plt>
  40a078:	cmp	w0, #0x0
  40a07c:	b.ne	40a098 <printf@plt+0x86a8>  // b.any
  40a080:	ldr	x0, [sp, #56]
  40a084:	ldr	w0, [x0, #8]
  40a088:	orr	w1, w0, #0x1
  40a08c:	ldr	x0, [sp, #56]
  40a090:	str	w1, [x0, #8]
  40a094:	b	40a030 <printf@plt+0x8640>
  40a098:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a09c:	add	x1, x0, #0x420
  40a0a0:	ldr	x0, [sp, #488]
  40a0a4:	bl	4018e0 <strcmp@plt>
  40a0a8:	cmp	w0, #0x0
  40a0ac:	b.ne	40a0c8 <printf@plt+0x86d8>  // b.any
  40a0b0:	ldr	x0, [sp, #56]
  40a0b4:	ldr	w0, [x0, #8]
  40a0b8:	orr	w1, w0, #0x2
  40a0bc:	ldr	x0, [sp, #56]
  40a0c0:	str	w1, [x0, #8]
  40a0c4:	b	40a030 <printf@plt+0x8640>
  40a0c8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a0cc:	add	x1, x0, #0x428
  40a0d0:	ldr	x0, [sp, #488]
  40a0d4:	bl	4018e0 <strcmp@plt>
  40a0d8:	cmp	w0, #0x0
  40a0dc:	b.ne	40a0f8 <printf@plt+0x8708>  // b.any
  40a0e0:	ldr	x0, [sp, #56]
  40a0e4:	ldr	w0, [x0, #8]
  40a0e8:	orr	w1, w0, #0x4
  40a0ec:	ldr	x0, [sp, #56]
  40a0f0:	str	w1, [x0, #8]
  40a0f4:	b	40a030 <printf@plt+0x8640>
  40a0f8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a0fc:	add	x1, x0, #0x430
  40a100:	ldr	x0, [sp, #488]
  40a104:	bl	4018e0 <strcmp@plt>
  40a108:	cmp	w0, #0x0
  40a10c:	b.ne	40a128 <printf@plt+0x8738>  // b.any
  40a110:	ldr	x0, [sp, #56]
  40a114:	ldr	w0, [x0, #8]
  40a118:	orr	w1, w0, #0x8
  40a11c:	ldr	x0, [sp, #56]
  40a120:	str	w1, [x0, #8]
  40a124:	b	40a030 <printf@plt+0x8640>
  40a128:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a12c:	add	x1, x0, #0x438
  40a130:	ldr	x0, [sp, #488]
  40a134:	bl	4018e0 <strcmp@plt>
  40a138:	cmp	w0, #0x0
  40a13c:	b.ne	40a158 <printf@plt+0x8768>  // b.any
  40a140:	ldr	x0, [sp, #56]
  40a144:	ldr	w0, [x0, #8]
  40a148:	orr	w1, w0, #0x10
  40a14c:	ldr	x0, [sp, #56]
  40a150:	str	w1, [x0, #8]
  40a154:	b	40a030 <printf@plt+0x8640>
  40a158:	add	x0, sp, #0xe0
  40a15c:	ldr	x1, [sp, #488]
  40a160:	bl	406a6c <printf@plt+0x507c>
  40a164:	add	x1, sp, #0xe0
  40a168:	add	x5, sp, #0x90
  40a16c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a170:	add	x4, x0, #0x2e0
  40a174:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a178:	add	x3, x0, #0x2e0
  40a17c:	mov	x2, x1
  40a180:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a184:	add	x1, x0, #0x440
  40a188:	mov	x0, x5
  40a18c:	bl	407704 <printf@plt+0x5d14>
  40a190:	mov	w19, #0x0                   	// #0
  40a194:	b	40abec <printf@plt+0x91fc>
  40a198:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a19c:	add	x1, x0, #0x460
  40a1a0:	ldr	x0, [sp, #488]
  40a1a4:	bl	4018e0 <strcmp@plt>
  40a1a8:	cmp	w0, #0x0
  40a1ac:	b.ne	40a234 <printf@plt+0x8844>  // b.any
  40a1b0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a1b4:	add	x1, x0, #0x2a8
  40a1b8:	mov	x0, #0x0                   	// #0
  40a1bc:	bl	401780 <strtok@plt>
  40a1c0:	str	x0, [sp, #488]
  40a1c4:	ldr	x0, [sp, #488]
  40a1c8:	cmp	x0, #0x0
  40a1cc:	b.ne	40a204 <printf@plt+0x8814>  // b.any
  40a1d0:	add	x5, sp, #0x90
  40a1d4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a1d8:	add	x4, x0, #0x2e0
  40a1dc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a1e0:	add	x3, x0, #0x2e0
  40a1e4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a1e8:	add	x2, x0, #0x2e0
  40a1ec:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a1f0:	add	x1, x0, #0x470
  40a1f4:	mov	x0, x5
  40a1f8:	bl	407704 <printf@plt+0x5d14>
  40a1fc:	mov	w19, #0x0                   	// #0
  40a200:	b	40abec <printf@plt+0x91fc>
  40a204:	ldr	x0, [sp, #488]
  40a208:	bl	4016b0 <strlen@plt>
  40a20c:	add	x0, x0, #0x1
  40a210:	bl	401630 <_Znam@plt>
  40a214:	mov	x1, x0
  40a218:	ldr	x0, [sp, #56]
  40a21c:	str	x1, [x0, #40]
  40a220:	ldr	x0, [sp, #56]
  40a224:	ldr	x0, [x0, #40]
  40a228:	ldr	x1, [sp, #488]
  40a22c:	bl	401770 <strcpy@plt>
  40a230:	b	409e1c <printf@plt+0x842c>
  40a234:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a238:	add	x1, x0, #0x4a0
  40a23c:	ldr	x0, [sp, #488]
  40a240:	bl	4018e0 <strcmp@plt>
  40a244:	cmp	w0, #0x0
  40a248:	b.ne	40a25c <printf@plt+0x886c>  // b.any
  40a24c:	ldr	x0, [sp, #56]
  40a250:	mov	w1, #0x1                   	// #1
  40a254:	str	w1, [x0, #28]
  40a258:	b	409e1c <printf@plt+0x842c>
  40a25c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a260:	add	x1, x0, #0x4a8
  40a264:	ldr	x0, [sp, #488]
  40a268:	bl	4018e0 <strcmp@plt>
  40a26c:	cmp	w0, #0x0
  40a270:	b.eq	40a2e4 <printf@plt+0x88f4>  // b.none
  40a274:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a278:	add	x1, x0, #0x4b8
  40a27c:	ldr	x0, [sp, #488]
  40a280:	bl	4018e0 <strcmp@plt>
  40a284:	cmp	w0, #0x0
  40a288:	b.eq	40a2e4 <printf@plt+0x88f4>  // b.none
  40a28c:	ldr	x0, [sp, #488]
  40a290:	str	x0, [sp, #448]
  40a294:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a298:	add	x1, x0, #0x4c0
  40a29c:	mov	x0, #0x0                   	// #0
  40a2a0:	bl	401780 <strtok@plt>
  40a2a4:	str	x0, [sp, #488]
  40a2a8:	ldr	x0, [sp, #56]
  40a2ac:	ldr	x0, [x0]
  40a2b0:	add	x0, x0, #0x10
  40a2b4:	ldr	x19, [x0]
  40a2b8:	ldr	x0, [sp, #488]
  40a2bc:	bl	409948 <printf@plt+0x7f58>
  40a2c0:	mov	x2, x0
  40a2c4:	ldr	x0, [sp, #152]
  40a2c8:	ldr	w1, [sp, #160]
  40a2cc:	mov	w4, w1
  40a2d0:	mov	x3, x0
  40a2d4:	ldr	x1, [sp, #448]
  40a2d8:	ldr	x0, [sp, #56]
  40a2dc:	blr	x19
  40a2e0:	b	409e1c <printf@plt+0x842c>
  40a2e4:	str	wzr, [sp, #484]
  40a2e8:	ldr	x0, [sp, #488]
  40a2ec:	cmp	x0, #0x0
  40a2f0:	b.ne	40a33c <printf@plt+0x894c>  // b.any
  40a2f4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a2f8:	add	x0, x0, #0x340
  40a2fc:	ldr	w0, [x0]
  40a300:	cmp	w0, #0x0
  40a304:	b.ne	40aad4 <printf@plt+0x90e4>  // b.any
  40a308:	add	x5, sp, #0x90
  40a30c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a310:	add	x4, x0, #0x2e0
  40a314:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a318:	add	x3, x0, #0x2e0
  40a31c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a320:	add	x2, x0, #0x2e0
  40a324:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a328:	add	x1, x0, #0x4c8
  40a32c:	mov	x0, x5
  40a330:	bl	407704 <printf@plt+0x5d14>
  40a334:	mov	w19, #0x0                   	// #0
  40a338:	b	40abec <printf@plt+0x91fc>
  40a33c:	ldr	x0, [sp, #488]
  40a340:	str	x0, [sp, #472]
  40a344:	str	wzr, [sp, #168]
  40a348:	ldr	x0, [sp, #472]
  40a34c:	cmp	x0, #0x0
  40a350:	b.eq	40aacc <printf@plt+0x90dc>  // b.none
  40a354:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a358:	add	x1, x0, #0x4a8
  40a35c:	ldr	x0, [sp, #472]
  40a360:	bl	4018e0 <strcmp@plt>
  40a364:	cmp	w0, #0x0
  40a368:	b.ne	40a4f0 <printf@plt+0x8b00>  // b.any
  40a36c:	ldr	w0, [sp, #44]
  40a370:	cmp	w0, #0x0
  40a374:	b.eq	40a380 <printf@plt+0x8990>  // b.none
  40a378:	mov	w19, #0x1                   	// #1
  40a37c:	b	40abec <printf@plt+0x91fc>
  40a380:	add	x0, sp, #0x90
  40a384:	bl	4074a4 <printf@plt+0x5ab4>
  40a388:	cmp	w0, #0x0
  40a38c:	cset	w0, eq  // eq = none
  40a390:	and	w0, w0, #0xff
  40a394:	cmp	w0, #0x0
  40a398:	b.eq	40a3a4 <printf@plt+0x89b4>  // b.none
  40a39c:	str	xzr, [sp, #472]
  40a3a0:	b	40aac8 <printf@plt+0x90d8>
  40a3a4:	ldr	x2, [sp, #176]
  40a3a8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a3ac:	add	x1, x0, #0x2a8
  40a3b0:	mov	x0, x2
  40a3b4:	bl	401780 <strtok@plt>
  40a3b8:	str	x0, [sp, #408]
  40a3bc:	ldr	x0, [sp, #408]
  40a3c0:	cmp	x0, #0x0
  40a3c4:	b.eq	40a4e8 <printf@plt+0x8af8>  // b.none
  40a3c8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a3cc:	add	x1, x0, #0x2a8
  40a3d0:	mov	x0, #0x0                   	// #0
  40a3d4:	bl	401780 <strtok@plt>
  40a3d8:	str	x0, [sp, #400]
  40a3dc:	ldr	x0, [sp, #400]
  40a3e0:	cmp	x0, #0x0
  40a3e4:	b.ne	40a3f4 <printf@plt+0x8a04>  // b.any
  40a3e8:	ldr	x0, [sp, #408]
  40a3ec:	str	x0, [sp, #472]
  40a3f0:	b	40aac8 <printf@plt+0x90d8>
  40a3f4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a3f8:	add	x1, x0, #0x2a8
  40a3fc:	mov	x0, #0x0                   	// #0
  40a400:	bl	401780 <strtok@plt>
  40a404:	str	x0, [sp, #488]
  40a408:	ldr	x0, [sp, #488]
  40a40c:	cmp	x0, #0x0
  40a410:	b.ne	40a448 <printf@plt+0x8a58>  // b.any
  40a414:	add	x5, sp, #0x90
  40a418:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a41c:	add	x4, x0, #0x2e0
  40a420:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a424:	add	x3, x0, #0x2e0
  40a428:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a42c:	add	x2, x0, #0x2e0
  40a430:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a434:	add	x1, x0, #0x4e0
  40a438:	mov	x0, x5
  40a43c:	bl	407704 <printf@plt+0x5d14>
  40a440:	mov	w19, #0x0                   	// #0
  40a444:	b	40abec <printf@plt+0x91fc>
  40a448:	add	x0, sp, #0x7c
  40a44c:	mov	x2, x0
  40a450:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a454:	add	x1, x0, #0x398
  40a458:	ldr	x0, [sp, #488]
  40a45c:	bl	401850 <__isoc99_sscanf@plt>
  40a460:	cmp	w0, #0x1
  40a464:	cset	w0, ne  // ne = any
  40a468:	and	w0, w0, #0xff
  40a46c:	cmp	w0, #0x0
  40a470:	b.eq	40a4b4 <printf@plt+0x8ac4>  // b.none
  40a474:	add	x0, sp, #0xf0
  40a478:	ldr	x1, [sp, #488]
  40a47c:	bl	406a6c <printf@plt+0x507c>
  40a480:	add	x1, sp, #0xf0
  40a484:	add	x5, sp, #0x90
  40a488:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a48c:	add	x4, x0, #0x2e0
  40a490:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a494:	add	x3, x0, #0x2e0
  40a498:	mov	x2, x1
  40a49c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a4a0:	add	x1, x0, #0x4f8
  40a4a4:	mov	x0, x5
  40a4a8:	bl	407704 <printf@plt+0x5d14>
  40a4ac:	mov	w19, #0x0                   	// #0
  40a4b0:	b	40abec <printf@plt+0x91fc>
  40a4b4:	ldr	x0, [sp, #408]
  40a4b8:	bl	40de80 <printf@plt+0xc490>
  40a4bc:	str	x0, [sp, #392]
  40a4c0:	ldr	x0, [sp, #400]
  40a4c4:	bl	40de80 <printf@plt+0xc490>
  40a4c8:	str	x0, [sp, #384]
  40a4cc:	ldr	w0, [sp, #124]
  40a4d0:	mov	w3, w0
  40a4d4:	ldr	x2, [sp, #384]
  40a4d8:	ldr	x1, [sp, #392]
  40a4dc:	ldr	x0, [sp, #56]
  40a4e0:	bl	408cb8 <printf@plt+0x72c8>
  40a4e4:	b	40a380 <printf@plt+0x8990>
  40a4e8:	nop
  40a4ec:	b	40a380 <printf@plt+0x8990>
  40a4f0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a4f4:	add	x1, x0, #0x4b8
  40a4f8:	ldr	x0, [sp, #472]
  40a4fc:	bl	4018e0 <strcmp@plt>
  40a500:	cmp	w0, #0x0
  40a504:	b.ne	40aa88 <printf@plt+0x9098>  // b.any
  40a508:	ldr	w0, [sp, #44]
  40a50c:	cmp	w0, #0x0
  40a510:	b.eq	40a51c <printf@plt+0x8b2c>  // b.none
  40a514:	mov	w19, #0x1                   	// #1
  40a518:	b	40abec <printf@plt+0x91fc>
  40a51c:	mov	w0, #0x1                   	// #1
  40a520:	str	w0, [sp, #484]
  40a524:	str	xzr, [sp, #464]
  40a528:	add	x0, sp, #0x90
  40a52c:	bl	4074a4 <printf@plt+0x5ab4>
  40a530:	cmp	w0, #0x0
  40a534:	cset	w0, eq  // eq = none
  40a538:	and	w0, w0, #0xff
  40a53c:	cmp	w0, #0x0
  40a540:	b.eq	40a54c <printf@plt+0x8b5c>  // b.none
  40a544:	str	xzr, [sp, #472]
  40a548:	b	40aa48 <printf@plt+0x9058>
  40a54c:	ldr	x2, [sp, #176]
  40a550:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a554:	add	x1, x0, #0x2a8
  40a558:	mov	x0, x2
  40a55c:	bl	401780 <strtok@plt>
  40a560:	str	x0, [sp, #440]
  40a564:	ldr	x0, [sp, #440]
  40a568:	cmp	x0, #0x0
  40a56c:	b.eq	40aa40 <printf@plt+0x9050>  // b.none
  40a570:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a574:	add	x1, x0, #0x2a8
  40a578:	mov	x0, #0x0                   	// #0
  40a57c:	bl	401780 <strtok@plt>
  40a580:	str	x0, [sp, #488]
  40a584:	ldr	x0, [sp, #488]
  40a588:	cmp	x0, #0x0
  40a58c:	b.ne	40a59c <printf@plt+0x8bac>  // b.any
  40a590:	ldr	x0, [sp, #440]
  40a594:	str	x0, [sp, #472]
  40a598:	b	40aa48 <printf@plt+0x9058>
  40a59c:	ldr	x0, [sp, #488]
  40a5a0:	ldrb	w0, [x0]
  40a5a4:	cmp	w0, #0x22
  40a5a8:	b.ne	40a658 <printf@plt+0x8c68>  // b.any
  40a5ac:	ldr	x0, [sp, #464]
  40a5b0:	cmp	x0, #0x0
  40a5b4:	b.ne	40a5ec <printf@plt+0x8bfc>  // b.any
  40a5b8:	add	x5, sp, #0x90
  40a5bc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a5c0:	add	x4, x0, #0x2e0
  40a5c4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a5c8:	add	x3, x0, #0x2e0
  40a5cc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a5d0:	add	x2, x0, #0x2e0
  40a5d4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a5d8:	add	x1, x0, #0x510
  40a5dc:	mov	x0, x5
  40a5e0:	bl	407704 <printf@plt+0x5d14>
  40a5e4:	mov	w19, #0x0                   	// #0
  40a5e8:	b	40abec <printf@plt+0x91fc>
  40a5ec:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a5f0:	add	x1, x0, #0x538
  40a5f4:	ldr	x0, [sp, #440]
  40a5f8:	bl	4018e0 <strcmp@plt>
  40a5fc:	cmp	w0, #0x0
  40a600:	b.ne	40a638 <printf@plt+0x8c48>  // b.any
  40a604:	add	x5, sp, #0x90
  40a608:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a60c:	add	x4, x0, #0x2e0
  40a610:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a614:	add	x3, x0, #0x2e0
  40a618:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a61c:	add	x2, x0, #0x2e0
  40a620:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a624:	add	x1, x0, #0x540
  40a628:	mov	x0, x5
  40a62c:	bl	407704 <printf@plt+0x5d14>
  40a630:	mov	w19, #0x0                   	// #0
  40a634:	b	40abec <printf@plt+0x91fc>
  40a638:	ldr	x0, [sp, #440]
  40a63c:	bl	40de80 <printf@plt+0xc490>
  40a640:	str	x0, [sp, #416]
  40a644:	ldr	x2, [sp, #464]
  40a648:	ldr	x1, [sp, #416]
  40a64c:	ldr	x0, [sp, #56]
  40a650:	bl	4097c8 <printf@plt+0x7dd8>
  40a654:	b	40aa44 <printf@plt+0x9054>
  40a658:	str	wzr, [sp, #84]
  40a65c:	str	wzr, [sp, #88]
  40a660:	str	wzr, [sp, #92]
  40a664:	str	wzr, [sp, #96]
  40a668:	str	wzr, [sp, #100]
  40a66c:	add	x0, sp, #0x48
  40a670:	add	x5, x0, #0x1c
  40a674:	add	x0, sp, #0x48
  40a678:	add	x4, x0, #0x14
  40a67c:	add	x0, sp, #0x48
  40a680:	add	x3, x0, #0x18
  40a684:	add	x0, sp, #0x48
  40a688:	add	x2, x0, #0x10
  40a68c:	add	x0, sp, #0x48
  40a690:	add	x1, x0, #0xc
  40a694:	add	x0, sp, #0x48
  40a698:	add	x0, x0, #0x8
  40a69c:	mov	x7, x5
  40a6a0:	mov	x6, x4
  40a6a4:	mov	x5, x3
  40a6a8:	mov	x4, x2
  40a6ac:	mov	x3, x1
  40a6b0:	mov	x2, x0
  40a6b4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a6b8:	add	x1, x0, #0x568
  40a6bc:	ldr	x0, [sp, #488]
  40a6c0:	bl	401850 <__isoc99_sscanf@plt>
  40a6c4:	str	w0, [sp, #436]
  40a6c8:	ldr	w0, [sp, #436]
  40a6cc:	cmp	w0, #0x0
  40a6d0:	b.gt	40a714 <printf@plt+0x8d24>
  40a6d4:	add	x0, sp, #0x100
  40a6d8:	ldr	x1, [sp, #440]
  40a6dc:	bl	406a6c <printf@plt+0x507c>
  40a6e0:	add	x1, sp, #0x100
  40a6e4:	add	x5, sp, #0x90
  40a6e8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a6ec:	add	x4, x0, #0x2e0
  40a6f0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a6f4:	add	x3, x0, #0x2e0
  40a6f8:	mov	x2, x1
  40a6fc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a700:	add	x1, x0, #0x580
  40a704:	mov	x0, x5
  40a708:	bl	407704 <printf@plt+0x5d14>
  40a70c:	mov	w19, #0x0                   	// #0
  40a710:	b	40abec <printf@plt+0x91fc>
  40a714:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a718:	add	x1, x0, #0x2a8
  40a71c:	mov	x0, #0x0                   	// #0
  40a720:	bl	401780 <strtok@plt>
  40a724:	str	x0, [sp, #488]
  40a728:	ldr	x0, [sp, #488]
  40a72c:	cmp	x0, #0x0
  40a730:	b.ne	40a774 <printf@plt+0x8d84>  // b.any
  40a734:	add	x0, sp, #0x110
  40a738:	ldr	x1, [sp, #440]
  40a73c:	bl	406a6c <printf@plt+0x507c>
  40a740:	add	x1, sp, #0x110
  40a744:	add	x5, sp, #0x90
  40a748:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a74c:	add	x4, x0, #0x2e0
  40a750:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a754:	add	x3, x0, #0x2e0
  40a758:	mov	x2, x1
  40a75c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a760:	add	x1, x0, #0x598
  40a764:	mov	x0, x5
  40a768:	bl	407704 <printf@plt+0x5d14>
  40a76c:	mov	w19, #0x0                   	// #0
  40a770:	b	40abec <printf@plt+0x91fc>
  40a774:	add	x0, sp, #0x78
  40a778:	mov	x2, x0
  40a77c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a780:	add	x1, x0, #0x398
  40a784:	ldr	x0, [sp, #488]
  40a788:	bl	401850 <__isoc99_sscanf@plt>
  40a78c:	cmp	w0, #0x1
  40a790:	cset	w0, ne  // ne = any
  40a794:	and	w0, w0, #0xff
  40a798:	cmp	w0, #0x0
  40a79c:	b.eq	40a7e0 <printf@plt+0x8df0>  // b.none
  40a7a0:	add	x0, sp, #0x120
  40a7a4:	ldr	x1, [sp, #440]
  40a7a8:	bl	406a6c <printf@plt+0x507c>
  40a7ac:	add	x1, sp, #0x120
  40a7b0:	add	x5, sp, #0x90
  40a7b4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a7b8:	add	x4, x0, #0x2e0
  40a7bc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a7c0:	add	x3, x0, #0x2e0
  40a7c4:	mov	x2, x1
  40a7c8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a7cc:	add	x1, x0, #0x5b8
  40a7d0:	mov	x0, x5
  40a7d4:	bl	407704 <printf@plt+0x5d14>
  40a7d8:	mov	w19, #0x0                   	// #0
  40a7dc:	b	40abec <printf@plt+0x91fc>
  40a7e0:	ldr	w0, [sp, #120]
  40a7e4:	cmp	w0, #0x0
  40a7e8:	b.lt	40a7f8 <printf@plt+0x8e08>  // b.tstop
  40a7ec:	ldr	w0, [sp, #120]
  40a7f0:	cmp	w0, #0xff
  40a7f4:	b.le	40a838 <printf@plt+0x8e48>
  40a7f8:	ldr	w1, [sp, #120]
  40a7fc:	add	x0, sp, #0x130
  40a800:	bl	406ad0 <printf@plt+0x50e0>
  40a804:	add	x1, sp, #0x130
  40a808:	add	x5, sp, #0x90
  40a80c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a810:	add	x4, x0, #0x2e0
  40a814:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a818:	add	x3, x0, #0x2e0
  40a81c:	mov	x2, x1
  40a820:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a824:	add	x1, x0, #0x5d8
  40a828:	mov	x0, x5
  40a82c:	bl	407704 <printf@plt+0x5d14>
  40a830:	mov	w19, #0x0                   	// #0
  40a834:	b	40abec <printf@plt+0x91fc>
  40a838:	ldr	w0, [sp, #120]
  40a83c:	and	w0, w0, #0xff
  40a840:	strb	w0, [sp, #72]
  40a844:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a848:	add	x1, x0, #0x2a8
  40a84c:	mov	x0, #0x0                   	// #0
  40a850:	bl	401780 <strtok@plt>
  40a854:	str	x0, [sp, #488]
  40a858:	ldr	x0, [sp, #488]
  40a85c:	cmp	x0, #0x0
  40a860:	b.ne	40a8a4 <printf@plt+0x8eb4>  // b.any
  40a864:	add	x0, sp, #0x140
  40a868:	ldr	x1, [sp, #440]
  40a86c:	bl	406a6c <printf@plt+0x507c>
  40a870:	add	x1, sp, #0x140
  40a874:	add	x5, sp, #0x90
  40a878:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a87c:	add	x4, x0, #0x2e0
  40a880:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a884:	add	x3, x0, #0x2e0
  40a888:	mov	x2, x1
  40a88c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a890:	add	x1, x0, #0x600
  40a894:	mov	x0, x5
  40a898:	bl	407704 <printf@plt+0x5d14>
  40a89c:	mov	w19, #0x0                   	// #0
  40a8a0:	b	40abec <printf@plt+0x91fc>
  40a8a4:	add	x0, sp, #0x70
  40a8a8:	mov	w2, #0x0                   	// #0
  40a8ac:	mov	x1, x0
  40a8b0:	ldr	x0, [sp, #488]
  40a8b4:	bl	401710 <strtol@plt>
  40a8b8:	str	w0, [sp, #76]
  40a8bc:	ldr	w0, [sp, #76]
  40a8c0:	cmp	w0, #0x0
  40a8c4:	b.ne	40a924 <printf@plt+0x8f34>  // b.any
  40a8c8:	ldr	x0, [sp, #112]
  40a8cc:	ldr	x1, [sp, #488]
  40a8d0:	cmp	x1, x0
  40a8d4:	b.ne	40a924 <printf@plt+0x8f34>  // b.any
  40a8d8:	add	x0, sp, #0x150
  40a8dc:	ldr	x1, [sp, #488]
  40a8e0:	bl	406a6c <printf@plt+0x507c>
  40a8e4:	add	x0, sp, #0x160
  40a8e8:	ldr	x1, [sp, #440]
  40a8ec:	bl	406a6c <printf@plt+0x507c>
  40a8f0:	add	x2, sp, #0x160
  40a8f4:	add	x1, sp, #0x150
  40a8f8:	add	x5, sp, #0x90
  40a8fc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a900:	add	x4, x0, #0x2e0
  40a904:	mov	x3, x2
  40a908:	mov	x2, x1
  40a90c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a910:	add	x1, x0, #0x618
  40a914:	mov	x0, x5
  40a918:	bl	407704 <printf@plt+0x5d14>
  40a91c:	mov	w19, #0x0                   	// #0
  40a920:	b	40abec <printf@plt+0x91fc>
  40a924:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40a928:	add	x0, x0, #0x340
  40a92c:	ldr	w0, [x0]
  40a930:	cmp	w0, #0x0
  40a934:	b.eq	40a960 <printf@plt+0x8f70>  // b.none
  40a938:	ldr	w0, [sp, #76]
  40a93c:	bl	4018b0 <wcwidth@plt>
  40a940:	str	w0, [sp, #432]
  40a944:	ldr	w0, [sp, #432]
  40a948:	cmp	w0, #0x1
  40a94c:	b.le	40a960 <printf@plt+0x8f70>
  40a950:	ldr	w1, [sp, #80]
  40a954:	ldr	w0, [sp, #432]
  40a958:	mul	w0, w1, w0
  40a95c:	str	w0, [sp, #80]
  40a960:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a964:	add	x1, x0, #0x2a8
  40a968:	mov	x0, #0x0                   	// #0
  40a96c:	bl	401780 <strtok@plt>
  40a970:	str	x0, [sp, #488]
  40a974:	ldr	x0, [sp, #488]
  40a978:	cmp	x0, #0x0
  40a97c:	b.eq	40a998 <printf@plt+0x8fa8>  // b.none
  40a980:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a984:	add	x1, x0, #0x640
  40a988:	ldr	x0, [sp, #488]
  40a98c:	bl	4018e0 <strcmp@plt>
  40a990:	cmp	w0, #0x0
  40a994:	b.ne	40a9a0 <printf@plt+0x8fb0>  // b.any
  40a998:	str	xzr, [sp, #104]
  40a99c:	b	40a9c8 <printf@plt+0x8fd8>
  40a9a0:	ldr	x0, [sp, #488]
  40a9a4:	bl	4016b0 <strlen@plt>
  40a9a8:	add	x0, x0, #0x1
  40a9ac:	bl	401630 <_Znam@plt>
  40a9b0:	str	x0, [sp, #424]
  40a9b4:	ldr	x1, [sp, #488]
  40a9b8:	ldr	x0, [sp, #424]
  40a9bc:	bl	401770 <strcpy@plt>
  40a9c0:	ldr	x0, [sp, #424]
  40a9c4:	str	x0, [sp, #104]
  40a9c8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40a9cc:	add	x1, x0, #0x538
  40a9d0:	ldr	x0, [sp, #440]
  40a9d4:	bl	4018e0 <strcmp@plt>
  40a9d8:	cmp	w0, #0x0
  40a9dc:	b.ne	40aa04 <printf@plt+0x9014>  // b.any
  40a9e0:	ldr	w0, [sp, #76]
  40a9e4:	bl	40de5c <printf@plt+0xc46c>
  40a9e8:	str	x0, [sp, #464]
  40a9ec:	add	x0, sp, #0x48
  40a9f0:	mov	x2, x0
  40a9f4:	ldr	x1, [sp, #464]
  40a9f8:	ldr	x0, [sp, #56]
  40a9fc:	bl	409658 <printf@plt+0x7c68>
  40aa00:	b	40aa44 <printf@plt+0x9054>
  40aa04:	ldr	x0, [sp, #440]
  40aa08:	bl	40de80 <printf@plt+0xc490>
  40aa0c:	str	x0, [sp, #464]
  40aa10:	add	x0, sp, #0x48
  40aa14:	mov	x2, x0
  40aa18:	ldr	x1, [sp, #464]
  40aa1c:	ldr	x0, [sp, #56]
  40aa20:	bl	409658 <printf@plt+0x7c68>
  40aa24:	ldr	w0, [sp, #76]
  40aa28:	bl	40de5c <printf@plt+0xc46c>
  40aa2c:	ldr	x2, [sp, #464]
  40aa30:	mov	x1, x0
  40aa34:	ldr	x0, [sp, #56]
  40aa38:	bl	4097c8 <printf@plt+0x7dd8>
  40aa3c:	b	40a528 <printf@plt+0x8b38>
  40aa40:	nop
  40aa44:	b	40a528 <printf@plt+0x8b38>
  40aa48:	ldr	x0, [sp, #464]
  40aa4c:	cmp	x0, #0x0
  40aa50:	b.ne	40a348 <printf@plt+0x8958>  // b.any
  40aa54:	add	x5, sp, #0x90
  40aa58:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40aa5c:	add	x4, x0, #0x2e0
  40aa60:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40aa64:	add	x3, x0, #0x2e0
  40aa68:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40aa6c:	add	x2, x0, #0x2e0
  40aa70:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40aa74:	add	x1, x0, #0x648
  40aa78:	mov	x0, x5
  40aa7c:	bl	407704 <printf@plt+0x5d14>
  40aa80:	mov	w19, #0x0                   	// #0
  40aa84:	b	40abec <printf@plt+0x91fc>
  40aa88:	add	x0, sp, #0x170
  40aa8c:	ldr	x1, [sp, #472]
  40aa90:	bl	406a6c <printf@plt+0x507c>
  40aa94:	add	x1, sp, #0x170
  40aa98:	add	x5, sp, #0x90
  40aa9c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40aaa0:	add	x4, x0, #0x2e0
  40aaa4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40aaa8:	add	x3, x0, #0x2e0
  40aaac:	mov	x2, x1
  40aab0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40aab4:	add	x1, x0, #0x670
  40aab8:	mov	x0, x5
  40aabc:	bl	407704 <printf@plt+0x5d14>
  40aac0:	mov	w19, #0x0                   	// #0
  40aac4:	b	40abec <printf@plt+0x91fc>
  40aac8:	b	40a348 <printf@plt+0x8958>
  40aacc:	ldr	x0, [sp, #56]
  40aad0:	bl	409498 <printf@plt+0x7aa8>
  40aad4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40aad8:	add	x0, x0, #0x340
  40aadc:	ldr	w0, [x0]
  40aae0:	cmp	w0, #0x0
  40aae4:	b.ne	40ab28 <printf@plt+0x9138>  // b.any
  40aae8:	ldr	w0, [sp, #484]
  40aaec:	cmp	w0, #0x0
  40aaf0:	b.ne	40ab28 <printf@plt+0x9138>  // b.any
  40aaf4:	add	x5, sp, #0x90
  40aaf8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40aafc:	add	x4, x0, #0x2e0
  40ab00:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ab04:	add	x3, x0, #0x2e0
  40ab08:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ab0c:	add	x2, x0, #0x2e0
  40ab10:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40ab14:	add	x1, x0, #0x6b8
  40ab18:	mov	x0, x5
  40ab1c:	bl	407704 <printf@plt+0x5d14>
  40ab20:	mov	w19, #0x0                   	// #0
  40ab24:	b	40abec <printf@plt+0x91fc>
  40ab28:	ldr	x0, [sp, #56]
  40ab2c:	ldr	w0, [x0, #24]
  40ab30:	cmp	w0, #0x0
  40ab34:	b.ne	40abe8 <printf@plt+0x91f8>  // b.any
  40ab38:	ldr	x0, [sp, #56]
  40ab3c:	ldr	w0, [x0, #56]
  40ab40:	cmp	w0, #0x0
  40ab44:	b.eq	40aba0 <printf@plt+0x91b0>  // b.none
  40ab48:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ab4c:	add	x0, x0, #0x314
  40ab50:	ldr	w4, [x0]
  40ab54:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ab58:	add	x0, x0, #0x310
  40ab5c:	ldr	w5, [x0]
  40ab60:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40ab64:	add	x0, x0, #0x3e8
  40ab68:	ldr	w1, [x0]
  40ab6c:	mov	w0, #0xd8                  	// #216
  40ab70:	mul	w1, w1, w0
  40ab74:	ldr	x0, [sp, #56]
  40ab78:	ldr	w0, [x0, #56]
  40ab7c:	mov	w3, w0
  40ab80:	mov	w2, w1
  40ab84:	mov	w1, w5
  40ab88:	mov	w0, w4
  40ab8c:	bl	407e88 <printf@plt+0x6498>
  40ab90:	mov	w1, w0
  40ab94:	ldr	x0, [sp, #56]
  40ab98:	str	w1, [x0, #24]
  40ab9c:	b	40abe8 <printf@plt+0x91f8>
  40aba0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40aba4:	add	x0, x0, #0x314
  40aba8:	ldr	w3, [x0]
  40abac:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40abb0:	add	x0, x0, #0x310
  40abb4:	ldr	w4, [x0]
  40abb8:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40abbc:	add	x0, x0, #0x3e8
  40abc0:	ldr	w1, [x0]
  40abc4:	mov	w0, #0xd8                  	// #216
  40abc8:	mul	w0, w1, w0
  40abcc:	mov	w2, w0
  40abd0:	mov	w1, w4
  40abd4:	mov	w0, w3
  40abd8:	bl	407d1c <printf@plt+0x632c>
  40abdc:	mov	w1, w0
  40abe0:	ldr	x0, [sp, #56]
  40abe4:	str	w1, [x0, #24]
  40abe8:	mov	w19, #0x1                   	// #1
  40abec:	add	x0, sp, #0x90
  40abf0:	bl	407448 <printf@plt+0x5a58>
  40abf4:	mov	w0, w19
  40abf8:	b	40ac10 <printf@plt+0x9220>
  40abfc:	mov	x19, x0
  40ac00:	add	x0, sp, #0x90
  40ac04:	bl	407448 <printf@plt+0x5a58>
  40ac08:	mov	x0, x19
  40ac0c:	bl	4019c0 <_Unwind_Resume@plt>
  40ac10:	ldr	x19, [sp, #16]
  40ac14:	ldp	x29, x30, [sp], #496
  40ac18:	ret
  40ac1c:	stp	x29, x30, [sp, #-304]!
  40ac20:	mov	x29, sp
  40ac24:	str	x19, [sp, #16]
  40ac28:	str	wzr, [sp, #116]
  40ac2c:	add	x0, sp, #0x68
  40ac30:	mov	x1, x0
  40ac34:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40ac38:	add	x0, x0, #0x330
  40ac3c:	bl	40be20 <printf@plt+0xa430>
  40ac40:	str	x0, [sp, #248]
  40ac44:	ldr	x0, [sp, #248]
  40ac48:	cmp	x0, #0x0
  40ac4c:	cset	w0, eq  // eq = none
  40ac50:	and	w0, w0, #0xff
  40ac54:	cmp	w0, #0x0
  40ac58:	b.eq	40ac88 <printf@plt+0x9298>  // b.none
  40ac5c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ac60:	add	x3, x0, #0x2e0
  40ac64:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ac68:	add	x2, x0, #0x2e0
  40ac6c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ac70:	add	x1, x0, #0x2e0
  40ac74:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40ac78:	add	x0, x0, #0x750
  40ac7c:	bl	407234 <printf@plt+0x5844>
  40ac80:	mov	w19, #0x0                   	// #0
  40ac84:	b	40bb6c <printf@plt+0xa17c>
  40ac88:	ldr	x1, [sp, #104]
  40ac8c:	add	x0, sp, #0x40
  40ac90:	mov	x2, x1
  40ac94:	ldr	x1, [sp, #248]
  40ac98:	bl	4073e8 <printf@plt+0x59f8>
  40ac9c:	mov	w0, #0x1                   	// #1
  40aca0:	str	w0, [sp, #88]
  40aca4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40aca8:	add	x0, x0, #0x310
  40acac:	str	wzr, [x0]
  40acb0:	add	x0, sp, #0x40
  40acb4:	bl	4074a4 <printf@plt+0x5ab4>
  40acb8:	cmp	w0, #0x0
  40acbc:	cset	w0, ne  // ne = any
  40acc0:	and	w0, w0, #0xff
  40acc4:	cmp	w0, #0x0
  40acc8:	b.eq	40b968 <printf@plt+0x9f78>  // b.none
  40accc:	ldr	x2, [sp, #96]
  40acd0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40acd4:	add	x1, x0, #0x2a8
  40acd8:	mov	x0, x2
  40acdc:	bl	401780 <strtok@plt>
  40ace0:	str	x0, [sp, #296]
  40ace4:	str	wzr, [sp, #292]
  40ace8:	str	wzr, [sp, #288]
  40acec:	ldr	w0, [sp, #292]
  40acf0:	cmp	w0, #0x0
  40acf4:	b.ne	40ad44 <printf@plt+0x9354>  // b.any
  40acf8:	ldr	w0, [sp, #288]
  40acfc:	cmp	w0, #0x9
  40ad00:	b.hi	40ad44 <printf@plt+0x9354>  // b.pmore
  40ad04:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40ad08:	add	x1, x0, #0x338
  40ad0c:	ldr	w0, [sp, #288]
  40ad10:	lsl	x0, x0, #4
  40ad14:	add	x0, x1, x0
  40ad18:	ldr	x0, [x0]
  40ad1c:	ldr	x1, [sp, #296]
  40ad20:	bl	4018e0 <strcmp@plt>
  40ad24:	cmp	w0, #0x0
  40ad28:	b.ne	40ad34 <printf@plt+0x9344>  // b.any
  40ad2c:	mov	w0, #0x1                   	// #1
  40ad30:	str	w0, [sp, #292]
  40ad34:	ldr	w0, [sp, #288]
  40ad38:	add	w0, w0, #0x1
  40ad3c:	str	w0, [sp, #288]
  40ad40:	b	40acec <printf@plt+0x92fc>
  40ad44:	ldr	w0, [sp, #292]
  40ad48:	cmp	w0, #0x0
  40ad4c:	b.eq	40ae3c <printf@plt+0x944c>  // b.none
  40ad50:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40ad54:	add	x1, x0, #0x2a8
  40ad58:	mov	x0, #0x0                   	// #0
  40ad5c:	bl	401780 <strtok@plt>
  40ad60:	str	x0, [sp, #192]
  40ad64:	ldr	x0, [sp, #192]
  40ad68:	cmp	x0, #0x0
  40ad6c:	b.ne	40adb0 <printf@plt+0x93c0>  // b.any
  40ad70:	add	x0, sp, #0x78
  40ad74:	ldr	x1, [sp, #296]
  40ad78:	bl	406a6c <printf@plt+0x507c>
  40ad7c:	add	x1, sp, #0x78
  40ad80:	add	x5, sp, #0x40
  40ad84:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ad88:	add	x4, x0, #0x2e0
  40ad8c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ad90:	add	x3, x0, #0x2e0
  40ad94:	mov	x2, x1
  40ad98:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40ad9c:	add	x1, x0, #0x768
  40ada0:	mov	x0, x5
  40ada4:	bl	407704 <printf@plt+0x5d14>
  40ada8:	mov	w19, #0x0                   	// #0
  40adac:	b	40bb64 <printf@plt+0xa174>
  40adb0:	ldr	w0, [sp, #288]
  40adb4:	sub	w2, w0, #0x1
  40adb8:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40adbc:	add	x1, x0, #0x338
  40adc0:	mov	w0, w2
  40adc4:	lsl	x0, x0, #4
  40adc8:	add	x0, x1, x0
  40adcc:	ldr	x0, [x0, #8]
  40add0:	str	x0, [sp, #184]
  40add4:	ldr	x2, [sp, #184]
  40add8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40addc:	add	x1, x0, #0x398
  40ade0:	ldr	x0, [sp, #192]
  40ade4:	bl	401850 <__isoc99_sscanf@plt>
  40ade8:	cmp	w0, #0x1
  40adec:	cset	w0, ne  // ne = any
  40adf0:	and	w0, w0, #0xff
  40adf4:	cmp	w0, #0x0
  40adf8:	b.eq	40acb0 <printf@plt+0x92c0>  // b.none
  40adfc:	add	x0, sp, #0x88
  40ae00:	ldr	x1, [sp, #192]
  40ae04:	bl	406a6c <printf@plt+0x507c>
  40ae08:	add	x1, sp, #0x88
  40ae0c:	add	x5, sp, #0x40
  40ae10:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ae14:	add	x4, x0, #0x2e0
  40ae18:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ae1c:	add	x3, x0, #0x2e0
  40ae20:	mov	x2, x1
  40ae24:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40ae28:	add	x1, x0, #0x788
  40ae2c:	mov	x0, x5
  40ae30:	bl	407704 <printf@plt+0x5d14>
  40ae34:	mov	w19, #0x0                   	// #0
  40ae38:	b	40bb64 <printf@plt+0xa174>
  40ae3c:	ldr	x1, [sp, #296]
  40ae40:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40ae44:	add	x0, x0, #0x798
  40ae48:	bl	4018e0 <strcmp@plt>
  40ae4c:	cmp	w0, #0x0
  40ae50:	b.ne	40aedc <printf@plt+0x94ec>  // b.any
  40ae54:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40ae58:	add	x1, x0, #0x2a8
  40ae5c:	mov	x0, #0x0                   	// #0
  40ae60:	bl	401780 <strtok@plt>
  40ae64:	str	x0, [sp, #296]
  40ae68:	ldr	x0, [sp, #296]
  40ae6c:	cmp	x0, #0x0
  40ae70:	b.ne	40aea8 <printf@plt+0x94b8>  // b.any
  40ae74:	add	x5, sp, #0x40
  40ae78:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ae7c:	add	x4, x0, #0x2e0
  40ae80:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ae84:	add	x3, x0, #0x2e0
  40ae88:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ae8c:	add	x2, x0, #0x2e0
  40ae90:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40ae94:	add	x1, x0, #0x7a0
  40ae98:	mov	x0, x5
  40ae9c:	bl	407704 <printf@plt+0x5d14>
  40aea0:	mov	w19, #0x0                   	// #0
  40aea4:	b	40bb64 <printf@plt+0xa174>
  40aea8:	ldr	x0, [sp, #296]
  40aeac:	bl	4016b0 <strlen@plt>
  40aeb0:	add	x0, x0, #0x1
  40aeb4:	bl	401630 <_Znam@plt>
  40aeb8:	str	x0, [sp, #200]
  40aebc:	ldr	x1, [sp, #296]
  40aec0:	ldr	x0, [sp, #200]
  40aec4:	bl	401770 <strcpy@plt>
  40aec8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40aecc:	add	x0, x0, #0x360
  40aed0:	ldr	x1, [sp, #200]
  40aed4:	str	x1, [x0]
  40aed8:	b	40acb0 <printf@plt+0x92c0>
  40aedc:	ldr	x1, [sp, #296]
  40aee0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40aee4:	add	x0, x0, #0x7c8
  40aee8:	bl	4018e0 <strcmp@plt>
  40aeec:	cmp	w0, #0x0
  40aef0:	b.ne	40b134 <printf@plt+0x9744>  // b.any
  40aef4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40aef8:	add	x1, x0, #0x2a8
  40aefc:	mov	x0, #0x0                   	// #0
  40af00:	bl	401780 <strtok@plt>
  40af04:	str	x0, [sp, #296]
  40af08:	ldr	x0, [sp, #296]
  40af0c:	cmp	x0, #0x0
  40af10:	b.eq	40af40 <printf@plt+0x9550>  // b.none
  40af14:	add	x0, sp, #0x74
  40af18:	mov	x2, x0
  40af1c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40af20:	add	x1, x0, #0x398
  40af24:	ldr	x0, [sp, #296]
  40af28:	bl	401850 <__isoc99_sscanf@plt>
  40af2c:	cmp	w0, #0x1
  40af30:	b.ne	40af40 <printf@plt+0x9550>  // b.any
  40af34:	ldr	w0, [sp, #116]
  40af38:	cmp	w0, #0x0
  40af3c:	b.gt	40af48 <printf@plt+0x9558>
  40af40:	mov	w0, #0x1                   	// #1
  40af44:	b	40af4c <printf@plt+0x955c>
  40af48:	mov	w0, #0x0                   	// #0
  40af4c:	cmp	w0, #0x0
  40af50:	b.eq	40af94 <printf@plt+0x95a4>  // b.none
  40af54:	add	x0, sp, #0x98
  40af58:	ldr	x1, [sp, #296]
  40af5c:	bl	406a6c <printf@plt+0x507c>
  40af60:	add	x1, sp, #0x98
  40af64:	add	x5, sp, #0x40
  40af68:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40af6c:	add	x4, x0, #0x2e0
  40af70:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40af74:	add	x3, x0, #0x2e0
  40af78:	mov	x2, x1
  40af7c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40af80:	add	x1, x0, #0x7d0
  40af84:	mov	x0, x5
  40af88:	bl	407704 <printf@plt+0x5d14>
  40af8c:	mov	w19, #0x0                   	// #0
  40af90:	b	40bb64 <printf@plt+0xa174>
  40af94:	ldr	w0, [sp, #116]
  40af98:	add	w0, w0, #0x1
  40af9c:	sxtw	x0, w0
  40afa0:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40afa4:	cmp	x0, x1
  40afa8:	b.hi	40afb8 <printf@plt+0x95c8>  // b.pmore
  40afac:	lsl	x0, x0, #3
  40afb0:	bl	401630 <_Znam@plt>
  40afb4:	b	40afbc <printf@plt+0x95cc>
  40afb8:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  40afbc:	mov	x1, x0
  40afc0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40afc4:	add	x0, x0, #0x350
  40afc8:	str	x1, [x0]
  40afcc:	str	wzr, [sp, #284]
  40afd0:	ldr	w0, [sp, #116]
  40afd4:	ldr	w1, [sp, #284]
  40afd8:	cmp	w1, w0
  40afdc:	b.ge	40b0bc <printf@plt+0x96cc>  // b.tcont
  40afe0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40afe4:	add	x1, x0, #0x2a8
  40afe8:	mov	x0, #0x0                   	// #0
  40afec:	bl	401780 <strtok@plt>
  40aff0:	str	x0, [sp, #296]
  40aff4:	ldr	x0, [sp, #296]
  40aff8:	cmp	x0, #0x0
  40affc:	b.ne	40b06c <printf@plt+0x967c>  // b.any
  40b000:	add	x0, sp, #0x40
  40b004:	bl	4074a4 <printf@plt+0x5ab4>
  40b008:	cmp	w0, #0x0
  40b00c:	cset	w0, eq  // eq = none
  40b010:	and	w0, w0, #0xff
  40b014:	cmp	w0, #0x0
  40b018:	b.eq	40b050 <printf@plt+0x9660>  // b.none
  40b01c:	add	x5, sp, #0x40
  40b020:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b024:	add	x4, x0, #0x2e0
  40b028:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b02c:	add	x3, x0, #0x2e0
  40b030:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b034:	add	x2, x0, #0x2e0
  40b038:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b03c:	add	x1, x0, #0x7f0
  40b040:	mov	x0, x5
  40b044:	bl	407704 <printf@plt+0x5d14>
  40b048:	mov	w19, #0x0                   	// #0
  40b04c:	b	40bb64 <printf@plt+0xa174>
  40b050:	ldr	x2, [sp, #96]
  40b054:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b058:	add	x1, x0, #0x2a8
  40b05c:	mov	x0, x2
  40b060:	bl	401780 <strtok@plt>
  40b064:	str	x0, [sp, #296]
  40b068:	b	40aff4 <printf@plt+0x9604>
  40b06c:	ldr	x0, [sp, #296]
  40b070:	bl	4016b0 <strlen@plt>
  40b074:	add	x0, x0, #0x1
  40b078:	bl	401630 <_Znam@plt>
  40b07c:	str	x0, [sp, #208]
  40b080:	ldr	x1, [sp, #296]
  40b084:	ldr	x0, [sp, #208]
  40b088:	bl	401770 <strcpy@plt>
  40b08c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b090:	add	x0, x0, #0x350
  40b094:	ldr	x1, [x0]
  40b098:	ldrsw	x0, [sp, #284]
  40b09c:	lsl	x0, x0, #3
  40b0a0:	add	x0, x1, x0
  40b0a4:	ldr	x1, [sp, #208]
  40b0a8:	str	x1, [x0]
  40b0ac:	ldr	w0, [sp, #284]
  40b0b0:	add	w0, w0, #0x1
  40b0b4:	str	w0, [sp, #284]
  40b0b8:	b	40afd0 <printf@plt+0x95e0>
  40b0bc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b0c0:	add	x1, x0, #0x2a8
  40b0c4:	mov	x0, #0x0                   	// #0
  40b0c8:	bl	401780 <strtok@plt>
  40b0cc:	str	x0, [sp, #296]
  40b0d0:	ldr	x0, [sp, #296]
  40b0d4:	cmp	x0, #0x0
  40b0d8:	b.eq	40b110 <printf@plt+0x9720>  // b.none
  40b0dc:	add	x5, sp, #0x40
  40b0e0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b0e4:	add	x4, x0, #0x2e0
  40b0e8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b0ec:	add	x3, x0, #0x2e0
  40b0f0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b0f4:	add	x2, x0, #0x2e0
  40b0f8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b0fc:	add	x1, x0, #0x818
  40b100:	mov	x0, x5
  40b104:	bl	407704 <printf@plt+0x5d14>
  40b108:	mov	w19, #0x0                   	// #0
  40b10c:	b	40bb64 <printf@plt+0xa174>
  40b110:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b114:	add	x0, x0, #0x350
  40b118:	ldr	x1, [x0]
  40b11c:	ldr	w0, [sp, #116]
  40b120:	sxtw	x0, w0
  40b124:	lsl	x0, x0, #3
  40b128:	add	x0, x1, x0
  40b12c:	str	xzr, [x0]
  40b130:	b	40acb0 <printf@plt+0x92c0>
  40b134:	ldr	x1, [sp, #296]
  40b138:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b13c:	add	x0, x0, #0x848
  40b140:	bl	4018e0 <strcmp@plt>
  40b144:	cmp	w0, #0x0
  40b148:	b.ne	40b2a8 <printf@plt+0x98b8>  // b.any
  40b14c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b150:	add	x1, x0, #0x2a8
  40b154:	mov	x0, #0x0                   	// #0
  40b158:	bl	401780 <strtok@plt>
  40b15c:	str	x0, [sp, #296]
  40b160:	ldr	x0, [sp, #296]
  40b164:	cmp	x0, #0x0
  40b168:	b.ne	40b1a0 <printf@plt+0x97b0>  // b.any
  40b16c:	add	x5, sp, #0x40
  40b170:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b174:	add	x4, x0, #0x2e0
  40b178:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b17c:	add	x3, x0, #0x2e0
  40b180:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b184:	add	x2, x0, #0x2e0
  40b188:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b18c:	add	x1, x0, #0x858
  40b190:	mov	x0, x5
  40b194:	bl	407704 <printf@plt+0x5d14>
  40b198:	mov	w19, #0x0                   	// #0
  40b19c:	b	40bb64 <printf@plt+0xa174>
  40b1a0:	str	wzr, [sp, #280]
  40b1a4:	ldr	x0, [sp, #296]
  40b1a8:	cmp	x0, #0x0
  40b1ac:	b.eq	40b268 <printf@plt+0x9878>  // b.none
  40b1b0:	add	x1, sp, #0x38
  40b1b4:	add	x0, sp, #0x30
  40b1b8:	mov	x3, x1
  40b1bc:	mov	x2, x0
  40b1c0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b1c4:	add	x1, x0, #0x320
  40b1c8:	ldr	x0, [sp, #296]
  40b1cc:	bl	409a20 <printf@plt+0x8030>
  40b1d0:	cmp	w0, #0x0
  40b1d4:	cset	w0, ne  // ne = any
  40b1d8:	and	w0, w0, #0xff
  40b1dc:	cmp	w0, #0x0
  40b1e0:	b.eq	40b250 <printf@plt+0x9860>  // b.none
  40b1e4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b1e8:	add	x0, x0, #0x310
  40b1ec:	ldr	w0, [x0]
  40b1f0:	scvtf	d1, w0
  40b1f4:	ldr	d0, [sp, #56]
  40b1f8:	fmul	d1, d1, d0
  40b1fc:	fmov	d0, #5.000000000000000000e-01
  40b200:	fadd	d0, d1, d0
  40b204:	fcvtzs	w1, d0
  40b208:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b20c:	add	x0, x0, #0x318
  40b210:	str	w1, [x0]
  40b214:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b218:	add	x0, x0, #0x310
  40b21c:	ldr	w0, [x0]
  40b220:	scvtf	d1, w0
  40b224:	ldr	d0, [sp, #48]
  40b228:	fmul	d1, d1, d0
  40b22c:	fmov	d0, #5.000000000000000000e-01
  40b230:	fadd	d0, d1, d0
  40b234:	fcvtzs	w1, d0
  40b238:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b23c:	add	x0, x0, #0x31c
  40b240:	str	w1, [x0]
  40b244:	mov	w0, #0x1                   	// #1
  40b248:	str	w0, [sp, #280]
  40b24c:	b	40b268 <printf@plt+0x9878>
  40b250:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b254:	add	x1, x0, #0x2a8
  40b258:	mov	x0, #0x0                   	// #0
  40b25c:	bl	401780 <strtok@plt>
  40b260:	str	x0, [sp, #296]
  40b264:	b	40b1a4 <printf@plt+0x97b4>
  40b268:	ldr	w0, [sp, #280]
  40b26c:	cmp	w0, #0x0
  40b270:	b.ne	40acb0 <printf@plt+0x92c0>  // b.any
  40b274:	add	x5, sp, #0x40
  40b278:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b27c:	add	x4, x0, #0x2e0
  40b280:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b284:	add	x3, x0, #0x2e0
  40b288:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b28c:	add	x2, x0, #0x2e0
  40b290:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b294:	add	x1, x0, #0x880
  40b298:	mov	x0, x5
  40b29c:	bl	407704 <printf@plt+0x5d14>
  40b2a0:	mov	w19, #0x0                   	// #0
  40b2a4:	b	40bb64 <printf@plt+0xa174>
  40b2a8:	ldr	x1, [sp, #296]
  40b2ac:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b2b0:	add	x0, x0, #0x890
  40b2b4:	bl	4018e0 <strcmp@plt>
  40b2b8:	cmp	w0, #0x0
  40b2bc:	b.ne	40b2d4 <printf@plt+0x98e4>  // b.any
  40b2c0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b2c4:	add	x0, x0, #0x338
  40b2c8:	mov	w1, #0x1                   	// #1
  40b2cc:	str	w1, [x0]
  40b2d0:	b	40acb0 <printf@plt+0x92c0>
  40b2d4:	ldr	x1, [sp, #296]
  40b2d8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b2dc:	add	x0, x0, #0x8a8
  40b2e0:	bl	4018e0 <strcmp@plt>
  40b2e4:	cmp	w0, #0x0
  40b2e8:	b.ne	40b300 <printf@plt+0x9910>  // b.any
  40b2ec:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b2f0:	add	x0, x0, #0x334
  40b2f4:	mov	w1, #0x1                   	// #1
  40b2f8:	str	w1, [x0]
  40b2fc:	b	40acb0 <printf@plt+0x92c0>
  40b300:	ldr	x1, [sp, #296]
  40b304:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b308:	add	x0, x0, #0x8b8
  40b30c:	bl	4018e0 <strcmp@plt>
  40b310:	cmp	w0, #0x0
  40b314:	b.ne	40b5c8 <printf@plt+0x9bd8>  // b.any
  40b318:	mov	w0, #0x10                  	// #16
  40b31c:	str	w0, [sp, #276]
  40b320:	ldrsw	x0, [sp, #276]
  40b324:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40b328:	cmp	x0, x1
  40b32c:	b.hi	40b33c <printf@plt+0x994c>  // b.pmore
  40b330:	lsl	x0, x0, #2
  40b334:	bl	401630 <_Znam@plt>
  40b338:	b	40b340 <printf@plt+0x9950>
  40b33c:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  40b340:	mov	x1, x0
  40b344:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b348:	add	x0, x0, #0x358
  40b34c:	str	x1, [x0]
  40b350:	str	wzr, [sp, #272]
  40b354:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b358:	add	x1, x0, #0x2a8
  40b35c:	mov	x0, #0x0                   	// #0
  40b360:	bl	401780 <strtok@plt>
  40b364:	str	x0, [sp, #296]
  40b368:	ldr	x0, [sp, #296]
  40b36c:	cmp	x0, #0x0
  40b370:	b.ne	40b3e0 <printf@plt+0x99f0>  // b.any
  40b374:	add	x0, sp, #0x40
  40b378:	bl	4074a4 <printf@plt+0x5ab4>
  40b37c:	cmp	w0, #0x0
  40b380:	cset	w0, eq  // eq = none
  40b384:	and	w0, w0, #0xff
  40b388:	cmp	w0, #0x0
  40b38c:	b.eq	40b3c4 <printf@plt+0x99d4>  // b.none
  40b390:	add	x5, sp, #0x40
  40b394:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b398:	add	x4, x0, #0x2e0
  40b39c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b3a0:	add	x3, x0, #0x2e0
  40b3a4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b3a8:	add	x2, x0, #0x2e0
  40b3ac:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b3b0:	add	x1, x0, #0x8c0
  40b3b4:	mov	x0, x5
  40b3b8:	bl	407704 <printf@plt+0x5d14>
  40b3bc:	mov	w19, #0x0                   	// #0
  40b3c0:	b	40bb64 <printf@plt+0xa174>
  40b3c4:	ldr	x2, [sp, #96]
  40b3c8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b3cc:	add	x1, x0, #0x2a8
  40b3d0:	mov	x0, x2
  40b3d4:	bl	401780 <strtok@plt>
  40b3d8:	str	x0, [sp, #296]
  40b3dc:	b	40b368 <printf@plt+0x9978>
  40b3e0:	add	x1, sp, #0x28
  40b3e4:	add	x0, sp, #0x2c
  40b3e8:	mov	x3, x1
  40b3ec:	mov	x2, x0
  40b3f0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b3f4:	add	x1, x0, #0x8e8
  40b3f8:	ldr	x0, [sp, #296]
  40b3fc:	bl	401850 <__isoc99_sscanf@plt>
  40b400:	cmp	w0, #0x1
  40b404:	b.eq	40b414 <printf@plt+0x9a24>  // b.none
  40b408:	cmp	w0, #0x2
  40b40c:	b.eq	40b41c <printf@plt+0x9a2c>  // b.none
  40b410:	b	40b438 <printf@plt+0x9a48>
  40b414:	ldr	w0, [sp, #44]
  40b418:	str	w0, [sp, #40]
  40b41c:	ldr	w1, [sp, #44]
  40b420:	ldr	w0, [sp, #40]
  40b424:	cmp	w1, w0
  40b428:	b.gt	40b438 <printf@plt+0x9a48>
  40b42c:	ldr	w0, [sp, #44]
  40b430:	cmp	w0, #0x0
  40b434:	b.ge	40b478 <printf@plt+0x9a88>  // b.tcont
  40b438:	add	x0, sp, #0xa8
  40b43c:	ldr	x1, [sp, #296]
  40b440:	bl	406a6c <printf@plt+0x507c>
  40b444:	add	x1, sp, #0xa8
  40b448:	add	x5, sp, #0x40
  40b44c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b450:	add	x4, x0, #0x2e0
  40b454:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b458:	add	x3, x0, #0x2e0
  40b45c:	mov	x2, x1
  40b460:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b464:	add	x1, x0, #0x8f0
  40b468:	mov	x0, x5
  40b46c:	bl	407704 <printf@plt+0x5d14>
  40b470:	mov	w19, #0x0                   	// #0
  40b474:	b	40bb64 <printf@plt+0xa174>
  40b478:	nop
  40b47c:	ldr	w0, [sp, #272]
  40b480:	add	w0, w0, #0x1
  40b484:	ldr	w1, [sp, #276]
  40b488:	cmp	w1, w0
  40b48c:	b.gt	40b51c <printf@plt+0x9b2c>
  40b490:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b494:	add	x0, x0, #0x358
  40b498:	ldr	x0, [x0]
  40b49c:	str	x0, [sp, #216]
  40b4a0:	ldr	w0, [sp, #276]
  40b4a4:	lsl	w0, w0, #1
  40b4a8:	sxtw	x0, w0
  40b4ac:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  40b4b0:	cmp	x0, x1
  40b4b4:	b.hi	40b4c4 <printf@plt+0x9ad4>  // b.pmore
  40b4b8:	lsl	x0, x0, #2
  40b4bc:	bl	401630 <_Znam@plt>
  40b4c0:	b	40b4c8 <printf@plt+0x9ad8>
  40b4c4:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  40b4c8:	mov	x1, x0
  40b4cc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b4d0:	add	x0, x0, #0x358
  40b4d4:	str	x1, [x0]
  40b4d8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b4dc:	add	x0, x0, #0x358
  40b4e0:	ldr	x3, [x0]
  40b4e4:	ldrsw	x0, [sp, #276]
  40b4e8:	lsl	x0, x0, #2
  40b4ec:	mov	x2, x0
  40b4f0:	ldr	x1, [sp, #216]
  40b4f4:	mov	x0, x3
  40b4f8:	bl	401660 <memcpy@plt>
  40b4fc:	ldr	w0, [sp, #276]
  40b500:	lsl	w0, w0, #1
  40b504:	str	w0, [sp, #276]
  40b508:	ldr	x0, [sp, #216]
  40b50c:	cmp	x0, #0x0
  40b510:	b.eq	40b51c <printf@plt+0x9b2c>  // b.none
  40b514:	ldr	x0, [sp, #216]
  40b518:	bl	401890 <_ZdaPv@plt>
  40b51c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b520:	add	x0, x0, #0x358
  40b524:	ldr	x1, [x0]
  40b528:	ldr	w0, [sp, #272]
  40b52c:	add	w2, w0, #0x1
  40b530:	str	w2, [sp, #272]
  40b534:	sxtw	x0, w0
  40b538:	lsl	x0, x0, #2
  40b53c:	add	x0, x1, x0
  40b540:	ldr	w1, [sp, #44]
  40b544:	str	w1, [x0]
  40b548:	ldr	w0, [sp, #44]
  40b54c:	cmp	w0, #0x0
  40b550:	b.ne	40b564 <printf@plt+0x9b74>  // b.any
  40b554:	ldr	w0, [sp, #272]
  40b558:	cmp	w0, #0x1
  40b55c:	b.eq	40b594 <printf@plt+0x9ba4>  // b.none
  40b560:	b	40acb0 <printf@plt+0x92c0>
  40b564:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b568:	add	x0, x0, #0x358
  40b56c:	ldr	x1, [x0]
  40b570:	ldr	w0, [sp, #272]
  40b574:	add	w2, w0, #0x1
  40b578:	str	w2, [sp, #272]
  40b57c:	sxtw	x0, w0
  40b580:	lsl	x0, x0, #2
  40b584:	add	x0, x1, x0
  40b588:	ldr	w1, [sp, #40]
  40b58c:	str	w1, [x0]
  40b590:	b	40b354 <printf@plt+0x9964>
  40b594:	add	x5, sp, #0x40
  40b598:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b59c:	add	x4, x0, #0x2e0
  40b5a0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b5a4:	add	x3, x0, #0x2e0
  40b5a8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b5ac:	add	x2, x0, #0x2e0
  40b5b0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b5b4:	add	x1, x0, #0x908
  40b5b8:	mov	x0, x5
  40b5bc:	bl	407704 <printf@plt+0x5d14>
  40b5c0:	mov	w19, #0x0                   	// #0
  40b5c4:	b	40bb64 <printf@plt+0xa174>
  40b5c8:	ldr	x1, [sp, #296]
  40b5cc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b5d0:	add	x0, x0, #0x920
  40b5d4:	bl	4018e0 <strcmp@plt>
  40b5d8:	cmp	w0, #0x0
  40b5dc:	b.ne	40b7d0 <printf@plt+0x9de0>  // b.any
  40b5e0:	mov	w0, #0x5                   	// #5
  40b5e4:	str	w0, [sp, #268]
  40b5e8:	ldrsw	x0, [sp, #268]
  40b5ec:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40b5f0:	cmp	x0, x1
  40b5f4:	b.hi	40b604 <printf@plt+0x9c14>  // b.pmore
  40b5f8:	lsl	x0, x0, #3
  40b5fc:	bl	401630 <_Znam@plt>
  40b600:	b	40b608 <printf@plt+0x9c18>
  40b604:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  40b608:	mov	x1, x0
  40b60c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b610:	add	x0, x0, #0x368
  40b614:	str	x1, [x0]
  40b618:	str	wzr, [sp, #264]
  40b61c:	ldr	w1, [sp, #264]
  40b620:	ldr	w0, [sp, #268]
  40b624:	cmp	w1, w0
  40b628:	b.ge	40b658 <printf@plt+0x9c68>  // b.tcont
  40b62c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b630:	add	x0, x0, #0x368
  40b634:	ldr	x1, [x0]
  40b638:	ldrsw	x0, [sp, #264]
  40b63c:	lsl	x0, x0, #3
  40b640:	add	x0, x1, x0
  40b644:	str	xzr, [x0]
  40b648:	ldr	w0, [sp, #264]
  40b64c:	add	w0, w0, #0x1
  40b650:	str	w0, [sp, #264]
  40b654:	b	40b61c <printf@plt+0x9c2c>
  40b658:	str	wzr, [sp, #260]
  40b65c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b660:	add	x1, x0, #0x2a8
  40b664:	mov	x0, #0x0                   	// #0
  40b668:	bl	401780 <strtok@plt>
  40b66c:	str	x0, [sp, #296]
  40b670:	ldr	x0, [sp, #296]
  40b674:	cmp	x0, #0x0
  40b678:	b.eq	40b95c <printf@plt+0x9f6c>  // b.none
  40b67c:	ldr	w0, [sp, #260]
  40b680:	add	w0, w0, #0x1
  40b684:	ldr	w1, [sp, #268]
  40b688:	cmp	w1, w0
  40b68c:	b.gt	40b780 <printf@plt+0x9d90>
  40b690:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b694:	add	x0, x0, #0x368
  40b698:	ldr	x0, [x0]
  40b69c:	str	x0, [sp, #232]
  40b6a0:	ldr	w0, [sp, #268]
  40b6a4:	lsl	w0, w0, #1
  40b6a8:	str	w0, [sp, #268]
  40b6ac:	ldrsw	x0, [sp, #268]
  40b6b0:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40b6b4:	cmp	x0, x1
  40b6b8:	b.hi	40b6c8 <printf@plt+0x9cd8>  // b.pmore
  40b6bc:	lsl	x0, x0, #3
  40b6c0:	bl	401630 <_Znam@plt>
  40b6c4:	b	40b6cc <printf@plt+0x9cdc>
  40b6c8:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  40b6cc:	mov	x1, x0
  40b6d0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b6d4:	add	x0, x0, #0x368
  40b6d8:	str	x1, [x0]
  40b6dc:	str	wzr, [sp, #264]
  40b6e0:	ldr	w1, [sp, #264]
  40b6e4:	ldr	w0, [sp, #260]
  40b6e8:	cmp	w1, w0
  40b6ec:	b.ge	40b730 <printf@plt+0x9d40>  // b.tcont
  40b6f0:	ldrsw	x0, [sp, #264]
  40b6f4:	lsl	x0, x0, #3
  40b6f8:	ldr	x1, [sp, #232]
  40b6fc:	add	x1, x1, x0
  40b700:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b704:	add	x0, x0, #0x368
  40b708:	ldr	x2, [x0]
  40b70c:	ldrsw	x0, [sp, #264]
  40b710:	lsl	x0, x0, #3
  40b714:	add	x0, x2, x0
  40b718:	ldr	x1, [x1]
  40b71c:	str	x1, [x0]
  40b720:	ldr	w0, [sp, #264]
  40b724:	add	w0, w0, #0x1
  40b728:	str	w0, [sp, #264]
  40b72c:	b	40b6e0 <printf@plt+0x9cf0>
  40b730:	ldr	w1, [sp, #264]
  40b734:	ldr	w0, [sp, #268]
  40b738:	cmp	w1, w0
  40b73c:	b.ge	40b76c <printf@plt+0x9d7c>  // b.tcont
  40b740:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b744:	add	x0, x0, #0x368
  40b748:	ldr	x1, [x0]
  40b74c:	ldrsw	x0, [sp, #264]
  40b750:	lsl	x0, x0, #3
  40b754:	add	x0, x1, x0
  40b758:	str	xzr, [x0]
  40b75c:	ldr	w0, [sp, #264]
  40b760:	add	w0, w0, #0x1
  40b764:	str	w0, [sp, #264]
  40b768:	b	40b730 <printf@plt+0x9d40>
  40b76c:	ldr	x0, [sp, #232]
  40b770:	cmp	x0, #0x0
  40b774:	b.eq	40b780 <printf@plt+0x9d90>  // b.none
  40b778:	ldr	x0, [sp, #232]
  40b77c:	bl	401890 <_ZdaPv@plt>
  40b780:	ldr	x0, [sp, #296]
  40b784:	bl	4016b0 <strlen@plt>
  40b788:	add	x0, x0, #0x1
  40b78c:	bl	401630 <_Znam@plt>
  40b790:	str	x0, [sp, #224]
  40b794:	ldr	x1, [sp, #296]
  40b798:	ldr	x0, [sp, #224]
  40b79c:	bl	401770 <strcpy@plt>
  40b7a0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b7a4:	add	x0, x0, #0x368
  40b7a8:	ldr	x1, [x0]
  40b7ac:	ldr	w0, [sp, #260]
  40b7b0:	add	w2, w0, #0x1
  40b7b4:	str	w2, [sp, #260]
  40b7b8:	sxtw	x0, w0
  40b7bc:	lsl	x0, x0, #3
  40b7c0:	add	x0, x1, x0
  40b7c4:	ldr	x1, [sp, #224]
  40b7c8:	str	x1, [x0]
  40b7cc:	b	40b65c <printf@plt+0x9c6c>
  40b7d0:	ldr	x1, [sp, #296]
  40b7d4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b7d8:	add	x0, x0, #0x928
  40b7dc:	bl	4018e0 <strcmp@plt>
  40b7e0:	cmp	w0, #0x0
  40b7e4:	b.ne	40b7fc <printf@plt+0x9e0c>  // b.any
  40b7e8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b7ec:	add	x0, x0, #0x330
  40b7f0:	mov	w1, #0x1                   	// #1
  40b7f4:	str	w1, [x0]
  40b7f8:	b	40acb0 <printf@plt+0x92c0>
  40b7fc:	ldr	x1, [sp, #296]
  40b800:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b804:	add	x0, x0, #0x938
  40b808:	bl	4018e0 <strcmp@plt>
  40b80c:	cmp	w0, #0x0
  40b810:	b.ne	40b828 <printf@plt+0x9e38>  // b.any
  40b814:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b818:	add	x0, x0, #0x33c
  40b81c:	mov	w1, #0x1                   	// #1
  40b820:	str	w1, [x0]
  40b824:	b	40acb0 <printf@plt+0x92c0>
  40b828:	ldr	x1, [sp, #296]
  40b82c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b830:	add	x0, x0, #0x958
  40b834:	bl	4018e0 <strcmp@plt>
  40b838:	cmp	w0, #0x0
  40b83c:	b.ne	40b854 <printf@plt+0x9e64>  // b.any
  40b840:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b844:	add	x0, x0, #0x340
  40b848:	mov	w1, #0x1                   	// #1
  40b84c:	str	w1, [x0]
  40b850:	b	40acb0 <printf@plt+0x92c0>
  40b854:	ldr	x1, [sp, #296]
  40b858:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b85c:	add	x0, x0, #0x960
  40b860:	bl	4018e0 <strcmp@plt>
  40b864:	cmp	w0, #0x0
  40b868:	b.ne	40b8dc <printf@plt+0x9eec>  // b.any
  40b86c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b870:	add	x1, x0, #0x2a8
  40b874:	mov	x0, #0x0                   	// #0
  40b878:	bl	401780 <strtok@plt>
  40b87c:	str	x0, [sp, #296]
  40b880:	ldr	x0, [sp, #296]
  40b884:	cmp	x0, #0x0
  40b888:	b.ne	40b8c0 <printf@plt+0x9ed0>  // b.any
  40b88c:	add	x5, sp, #0x40
  40b890:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b894:	add	x4, x0, #0x2e0
  40b898:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b89c:	add	x3, x0, #0x2e0
  40b8a0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b8a4:	add	x2, x0, #0x2e0
  40b8a8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b8ac:	add	x1, x0, #0x970
  40b8b0:	mov	x0, x5
  40b8b4:	bl	407704 <printf@plt+0x5d14>
  40b8b8:	mov	w19, #0x0                   	// #0
  40b8bc:	b	40bb64 <printf@plt+0xa174>
  40b8c0:	ldr	x0, [sp, #296]
  40b8c4:	bl	40f2a8 <_ZdlPvm@@Base+0xf78>
  40b8c8:	mov	x1, x0
  40b8cc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b8d0:	add	x0, x0, #0x348
  40b8d4:	str	x1, [x0]
  40b8d8:	b	40acb0 <printf@plt+0x92c0>
  40b8dc:	ldr	x1, [sp, #296]
  40b8e0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b8e4:	add	x0, x0, #0x4b8
  40b8e8:	bl	4018e0 <strcmp@plt>
  40b8ec:	cmp	w0, #0x0
  40b8f0:	b.eq	40b964 <printf@plt+0x9f74>  // b.none
  40b8f4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b8f8:	add	x0, x0, #0x370
  40b8fc:	ldr	x0, [x0]
  40b900:	cmp	x0, #0x0
  40b904:	b.eq	40acb0 <printf@plt+0x92c0>  // b.none
  40b908:	ldr	x0, [sp, #296]
  40b90c:	str	x0, [sp, #240]
  40b910:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b914:	add	x1, x0, #0x4c0
  40b918:	mov	x0, #0x0                   	// #0
  40b91c:	bl	401780 <strtok@plt>
  40b920:	str	x0, [sp, #296]
  40b924:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b928:	add	x0, x0, #0x370
  40b92c:	ldr	x19, [x0]
  40b930:	ldr	x0, [sp, #296]
  40b934:	bl	409948 <printf@plt+0x7f58>
  40b938:	mov	x4, x0
  40b93c:	ldr	x0, [sp, #72]
  40b940:	ldr	w1, [sp, #80]
  40b944:	mov	w3, w1
  40b948:	mov	x2, x0
  40b94c:	mov	x1, x4
  40b950:	ldr	x0, [sp, #240]
  40b954:	blr	x19
  40b958:	b	40acb0 <printf@plt+0x92c0>
  40b95c:	nop
  40b960:	b	40acb0 <printf@plt+0x92c0>
  40b964:	nop
  40b968:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b96c:	add	x0, x0, #0x310
  40b970:	ldr	w0, [x0]
  40b974:	cmp	w0, #0x0
  40b978:	b.ne	40b9b0 <printf@plt+0x9fc0>  // b.any
  40b97c:	add	x5, sp, #0x40
  40b980:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b984:	add	x4, x0, #0x2e0
  40b988:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b98c:	add	x3, x0, #0x2e0
  40b990:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b994:	add	x2, x0, #0x2e0
  40b998:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b99c:	add	x1, x0, #0x9a0
  40b9a0:	mov	x0, x5
  40b9a4:	bl	407704 <printf@plt+0x5d14>
  40b9a8:	mov	w19, #0x0                   	// #0
  40b9ac:	b	40bb64 <printf@plt+0xa174>
  40b9b0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b9b4:	add	x0, x0, #0x314
  40b9b8:	ldr	w0, [x0]
  40b9bc:	cmp	w0, #0x0
  40b9c0:	b.ne	40b9f8 <printf@plt+0xa008>  // b.any
  40b9c4:	add	x5, sp, #0x40
  40b9c8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b9cc:	add	x4, x0, #0x2e0
  40b9d0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b9d4:	add	x3, x0, #0x2e0
  40b9d8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b9dc:	add	x2, x0, #0x2e0
  40b9e0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40b9e4:	add	x1, x0, #0x9b8
  40b9e8:	mov	x0, x5
  40b9ec:	bl	407704 <printf@plt+0x5d14>
  40b9f0:	mov	w19, #0x0                   	// #0
  40b9f4:	b	40bb64 <printf@plt+0xa174>
  40b9f8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40b9fc:	add	x0, x0, #0x350
  40ba00:	ldr	x0, [x0]
  40ba04:	cmp	x0, #0x0
  40ba08:	b.ne	40ba40 <printf@plt+0xa050>  // b.any
  40ba0c:	add	x5, sp, #0x40
  40ba10:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ba14:	add	x4, x0, #0x2e0
  40ba18:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ba1c:	add	x3, x0, #0x2e0
  40ba20:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ba24:	add	x2, x0, #0x2e0
  40ba28:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40ba2c:	add	x1, x0, #0x9d8
  40ba30:	mov	x0, x5
  40ba34:	bl	407704 <printf@plt+0x5d14>
  40ba38:	mov	w19, #0x0                   	// #0
  40ba3c:	b	40bb64 <printf@plt+0xa174>
  40ba40:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ba44:	add	x0, x0, #0x358
  40ba48:	ldr	x0, [x0]
  40ba4c:	cmp	x0, #0x0
  40ba50:	b.ne	40ba88 <printf@plt+0xa098>  // b.any
  40ba54:	add	x5, sp, #0x40
  40ba58:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ba5c:	add	x4, x0, #0x2e0
  40ba60:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ba64:	add	x3, x0, #0x2e0
  40ba68:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40ba6c:	add	x2, x0, #0x2e0
  40ba70:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40ba74:	add	x1, x0, #0x9f0
  40ba78:	mov	x0, x5
  40ba7c:	bl	407704 <printf@plt+0x5d14>
  40ba80:	mov	w19, #0x0                   	// #0
  40ba84:	b	40bb64 <printf@plt+0xa174>
  40ba88:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40ba8c:	add	x0, x0, #0x3e8
  40ba90:	ldr	w0, [x0]
  40ba94:	cmp	w0, #0x0
  40ba98:	b.gt	40bad0 <printf@plt+0xa0e0>
  40ba9c:	add	x5, sp, #0x40
  40baa0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40baa4:	add	x4, x0, #0x2e0
  40baa8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40baac:	add	x3, x0, #0x2e0
  40bab0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40bab4:	add	x2, x0, #0x2e0
  40bab8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40babc:	add	x1, x0, #0xa08
  40bac0:	mov	x0, x5
  40bac4:	bl	407704 <printf@plt+0x5d14>
  40bac8:	mov	w19, #0x0                   	// #0
  40bacc:	b	40bb64 <printf@plt+0xa174>
  40bad0:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40bad4:	add	x0, x0, #0x3e0
  40bad8:	ldr	w0, [x0]
  40badc:	cmp	w0, #0x0
  40bae0:	b.gt	40bb18 <printf@plt+0xa128>
  40bae4:	add	x5, sp, #0x40
  40bae8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40baec:	add	x4, x0, #0x2e0
  40baf0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40baf4:	add	x3, x0, #0x2e0
  40baf8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40bafc:	add	x2, x0, #0x2e0
  40bb00:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40bb04:	add	x1, x0, #0xa20
  40bb08:	mov	x0, x5
  40bb0c:	bl	407704 <printf@plt+0x5d14>
  40bb10:	mov	w19, #0x0                   	// #0
  40bb14:	b	40bb64 <printf@plt+0xa174>
  40bb18:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40bb1c:	add	x0, x0, #0x3e4
  40bb20:	ldr	w0, [x0]
  40bb24:	cmp	w0, #0x0
  40bb28:	b.gt	40bb60 <printf@plt+0xa170>
  40bb2c:	add	x5, sp, #0x40
  40bb30:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40bb34:	add	x4, x0, #0x2e0
  40bb38:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40bb3c:	add	x3, x0, #0x2e0
  40bb40:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40bb44:	add	x2, x0, #0x2e0
  40bb48:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40bb4c:	add	x1, x0, #0xa30
  40bb50:	mov	x0, x5
  40bb54:	bl	407704 <printf@plt+0x5d14>
  40bb58:	mov	w19, #0x0                   	// #0
  40bb5c:	b	40bb64 <printf@plt+0xa174>
  40bb60:	mov	w19, #0x1                   	// #1
  40bb64:	add	x0, sp, #0x40
  40bb68:	bl	407448 <printf@plt+0x5a58>
  40bb6c:	mov	w0, w19
  40bb70:	b	40bb88 <printf@plt+0xa198>
  40bb74:	mov	x19, x0
  40bb78:	add	x0, sp, #0x40
  40bb7c:	bl	407448 <printf@plt+0x5a58>
  40bb80:	mov	x0, x19
  40bb84:	bl	4019c0 <_Unwind_Resume@plt>
  40bb88:	ldr	x19, [sp, #16]
  40bb8c:	ldp	x29, x30, [sp], #304
  40bb90:	ret
  40bb94:	sub	sp, sp, #0x30
  40bb98:	str	x0, [sp, #40]
  40bb9c:	str	x1, [sp, #32]
  40bba0:	str	x2, [sp, #24]
  40bba4:	str	x3, [sp, #16]
  40bba8:	str	w4, [sp, #12]
  40bbac:	nop
  40bbb0:	add	sp, sp, #0x30
  40bbb4:	ret
  40bbb8:	sub	sp, sp, #0x20
  40bbbc:	str	x0, [sp, #8]
  40bbc0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40bbc4:	add	x0, x0, #0x370
  40bbc8:	ldr	x0, [x0]
  40bbcc:	str	x0, [sp, #24]
  40bbd0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40bbd4:	add	x0, x0, #0x370
  40bbd8:	ldr	x1, [sp, #8]
  40bbdc:	str	x1, [x0]
  40bbe0:	ldr	x0, [sp, #24]
  40bbe4:	add	sp, sp, #0x20
  40bbe8:	ret
  40bbec:	stp	x29, x30, [sp, #-32]!
  40bbf0:	mov	x29, sp
  40bbf4:	str	w0, [sp, #28]
  40bbf8:	str	w1, [sp, #24]
  40bbfc:	ldr	w0, [sp, #28]
  40bc00:	cmp	w0, #0x1
  40bc04:	b.ne	40bc30 <printf@plt+0xa240>  // b.any
  40bc08:	ldr	w1, [sp, #24]
  40bc0c:	mov	w0, #0xffff                	// #65535
  40bc10:	cmp	w1, w0
  40bc14:	b.ne	40bc30 <printf@plt+0xa240>  // b.any
  40bc18:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40bc1c:	add	x0, x0, #0x300
  40bc20:	bl	40f788 <_ZdlPvm@@Base+0x1458>
  40bc24:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40bc28:	add	x0, x0, #0x308
  40bc2c:	bl	40e598 <_ZdlPvm@@Base+0x268>
  40bc30:	nop
  40bc34:	ldp	x29, x30, [sp], #32
  40bc38:	ret
  40bc3c:	stp	x29, x30, [sp, #-16]!
  40bc40:	mov	x29, sp
  40bc44:	mov	w1, #0xffff                	// #65535
  40bc48:	mov	w0, #0x1                   	// #1
  40bc4c:	bl	40bbec <printf@plt+0xa1fc>
  40bc50:	ldp	x29, x30, [sp], #16
  40bc54:	ret
  40bc58:	sub	sp, sp, #0x10
  40bc5c:	str	w0, [sp, #12]
  40bc60:	ldr	w0, [sp, #12]
  40bc64:	cmp	w0, #0x0
  40bc68:	b.lt	40bc8c <printf@plt+0xa29c>  // b.tstop
  40bc6c:	adrp	x0, 426000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bc70:	add	x1, x0, #0xef0
  40bc74:	ldrsw	x0, [sp, #12]
  40bc78:	ldrb	w0, [x1, x0]
  40bc7c:	cmp	w0, #0x0
  40bc80:	b.eq	40bc8c <printf@plt+0xa29c>  // b.none
  40bc84:	mov	w0, #0x1                   	// #1
  40bc88:	b	40bc90 <printf@plt+0xa2a0>
  40bc8c:	mov	w0, #0x0                   	// #0
  40bc90:	add	sp, sp, #0x10
  40bc94:	ret
  40bc98:	sub	sp, sp, #0x10
  40bc9c:	str	x0, [sp, #8]
  40bca0:	strb	w1, [sp, #7]
  40bca4:	ldrb	w0, [sp, #7]
  40bca8:	ldr	x1, [sp, #8]
  40bcac:	sxtw	x0, w0
  40bcb0:	ldrb	w0, [x1, x0]
  40bcb4:	add	sp, sp, #0x10
  40bcb8:	ret
  40bcbc:	sub	sp, sp, #0x10
  40bcc0:	str	x0, [sp, #8]
  40bcc4:	ldr	x0, [sp, #8]
  40bcc8:	ldr	w0, [x0, #4]
  40bccc:	add	sp, sp, #0x10
  40bcd0:	ret
  40bcd4:	sub	sp, sp, #0x10
  40bcd8:	str	x0, [sp, #8]
  40bcdc:	ldr	x0, [sp, #8]
  40bce0:	ldr	w0, [x0]
  40bce4:	add	sp, sp, #0x10
  40bce8:	ret
  40bcec:	stp	x29, x30, [sp, #-32]!
  40bcf0:	mov	x29, sp
  40bcf4:	str	x0, [sp, #24]
  40bcf8:	str	w1, [sp, #20]
  40bcfc:	str	w2, [sp, #16]
  40bd00:	ldr	x0, [sp, #24]
  40bd04:	ldr	w0, [x0, #56]
  40bd08:	cmp	w0, #0x0
  40bd0c:	b.eq	40bd3c <printf@plt+0xa34c>  // b.none
  40bd10:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40bd14:	add	x0, x0, #0x314
  40bd18:	ldr	w1, [x0]
  40bd1c:	ldr	x0, [sp, #24]
  40bd20:	ldr	w0, [x0, #56]
  40bd24:	mov	w3, w0
  40bd28:	mov	w2, w1
  40bd2c:	ldr	w1, [sp, #16]
  40bd30:	ldr	w0, [sp, #20]
  40bd34:	bl	407e88 <printf@plt+0x6498>
  40bd38:	b	40bd7c <printf@plt+0xa38c>
  40bd3c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40bd40:	add	x0, x0, #0x314
  40bd44:	ldr	w0, [x0]
  40bd48:	ldr	w1, [sp, #16]
  40bd4c:	cmp	w1, w0
  40bd50:	b.eq	40bd74 <printf@plt+0xa384>  // b.none
  40bd54:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40bd58:	add	x0, x0, #0x314
  40bd5c:	ldr	w0, [x0]
  40bd60:	mov	w2, w0
  40bd64:	ldr	w1, [sp, #16]
  40bd68:	ldr	w0, [sp, #20]
  40bd6c:	bl	407d1c <printf@plt+0x632c>
  40bd70:	b	40bd78 <printf@plt+0xa388>
  40bd74:	ldr	w0, [sp, #20]
  40bd78:	nop
  40bd7c:	ldp	x29, x30, [sp], #32
  40bd80:	ret
  40bd84:	stp	x29, x30, [sp, #-64]!
  40bd88:	mov	x29, sp
  40bd8c:	str	x19, [sp, #16]
  40bd90:	str	x0, [sp, #40]
  40bd94:	str	x1, [sp, #32]
  40bd98:	ldr	x0, [sp, #40]
  40bd9c:	bl	40bcd4 <printf@plt+0xa2e4>
  40bda0:	lsl	w19, w0, #10
  40bda4:	ldr	x0, [sp, #32]
  40bda8:	bl	40bcd4 <printf@plt+0xa2e4>
  40bdac:	add	w0, w19, w0
  40bdb0:	mov	w1, #0x4e61                	// #20065
  40bdb4:	movk	w1, #0x824a, lsl #16
  40bdb8:	smull	x1, w0, w1
  40bdbc:	lsr	x1, x1, #32
  40bdc0:	add	w1, w0, w1
  40bdc4:	asr	w2, w1, #8
  40bdc8:	asr	w1, w0, #31
  40bdcc:	sub	w2, w2, w1
  40bdd0:	mov	w1, #0x1f7                 	// #503
  40bdd4:	mul	w1, w2, w1
  40bdd8:	sub	w0, w0, w1
  40bddc:	str	w0, [sp, #60]
  40bde0:	ldr	w0, [sp, #60]
  40bde4:	cmp	w0, #0x0
  40bde8:	cneg	w0, w0, lt  // lt = tstop
  40bdec:	ldr	x19, [sp, #16]
  40bdf0:	ldp	x29, x30, [sp], #64
  40bdf4:	ret
  40bdf8:	stp	x29, x30, [sp, #-32]!
  40bdfc:	mov	x29, sp
  40be00:	str	x0, [sp, #24]
  40be04:	ldr	x1, [sp, #24]
  40be08:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40be0c:	add	x0, x0, #0x378
  40be10:	bl	40eb44 <_ZdlPvm@@Base+0x814>
  40be14:	nop
  40be18:	ldp	x29, x30, [sp], #32
  40be1c:	ret
  40be20:	stp	x29, x30, [sp, #-64]!
  40be24:	mov	x29, sp
  40be28:	str	x19, [sp, #16]
  40be2c:	str	x0, [sp, #40]
  40be30:	str	x1, [sp, #32]
  40be34:	ldr	x0, [sp, #40]
  40be38:	bl	4016b0 <strlen@plt>
  40be3c:	mov	x19, x0
  40be40:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40be44:	add	x0, x0, #0x330
  40be48:	ldr	x0, [x0]
  40be4c:	bl	4016b0 <strlen@plt>
  40be50:	add	x0, x19, x0
  40be54:	add	x0, x0, #0x5
  40be58:	bl	401630 <_Znam@plt>
  40be5c:	str	x0, [sp, #56]
  40be60:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40be64:	add	x0, x0, #0x330
  40be68:	ldr	x0, [x0]
  40be6c:	ldr	x3, [sp, #40]
  40be70:	mov	x2, x0
  40be74:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40be78:	add	x1, x0, #0xab8
  40be7c:	ldr	x0, [sp, #56]
  40be80:	bl	401790 <sprintf@plt>
  40be84:	ldr	x2, [sp, #32]
  40be88:	ldr	x1, [sp, #56]
  40be8c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40be90:	add	x0, x0, #0x378
  40be94:	bl	40ecdc <_ZdlPvm@@Base+0x9ac>
  40be98:	str	x0, [sp, #48]
  40be9c:	ldr	x0, [sp, #56]
  40bea0:	cmp	x0, #0x0
  40bea4:	b.eq	40beb0 <printf@plt+0xa4c0>  // b.none
  40bea8:	ldr	x0, [sp, #56]
  40beac:	bl	401890 <_ZdaPv@plt>
  40beb0:	ldr	x0, [sp, #48]
  40beb4:	ldr	x19, [sp, #16]
  40beb8:	ldp	x29, x30, [sp], #64
  40bebc:	ret
  40bec0:	stp	x29, x30, [sp, #-32]!
  40bec4:	mov	x29, sp
  40bec8:	str	w0, [sp, #28]
  40becc:	str	w1, [sp, #24]
  40bed0:	ldr	w0, [sp, #28]
  40bed4:	cmp	w0, #0x1
  40bed8:	b.ne	40bf2c <printf@plt+0xa53c>  // b.any
  40bedc:	ldr	w1, [sp, #24]
  40bee0:	mov	w0, #0xffff                	// #65535
  40bee4:	cmp	w1, w0
  40bee8:	b.ne	40bf2c <printf@plt+0xa53c>  // b.any
  40beec:	mov	w4, #0x0                   	// #0
  40bef0:	mov	w3, #0x0                   	// #0
  40bef4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40bef8:	add	x2, x0, #0xac8
  40befc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40bf00:	add	x1, x0, #0xaa0
  40bf04:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40bf08:	add	x0, x0, #0x378
  40bf0c:	bl	40e8bc <_ZdlPvm@@Base+0x58c>
  40bf10:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40bf14:	add	x2, x0, #0x1f0
  40bf18:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40bf1c:	add	x1, x0, #0x378
  40bf20:	adrp	x0, 40e000 <printf@plt+0xc610>
  40bf24:	add	x0, x0, #0xb10
  40bf28:	bl	401860 <__cxa_atexit@plt>
  40bf2c:	nop
  40bf30:	ldp	x29, x30, [sp], #32
  40bf34:	ret
  40bf38:	stp	x29, x30, [sp, #-16]!
  40bf3c:	mov	x29, sp
  40bf40:	mov	w1, #0xffff                	// #65535
  40bf44:	mov	w0, #0x1                   	// #1
  40bf48:	bl	40bec0 <printf@plt+0xa4d0>
  40bf4c:	ldp	x29, x30, [sp], #16
  40bf50:	ret
  40bf54:	sub	sp, sp, #0x10
  40bf58:	str	x0, [sp, #8]
  40bf5c:	ldr	x0, [sp, #8]
  40bf60:	str	xzr, [x0]
  40bf64:	ldr	x0, [sp, #8]
  40bf68:	str	xzr, [x0, #8]
  40bf6c:	nop
  40bf70:	add	sp, sp, #0x10
  40bf74:	ret
  40bf78:	stp	x29, x30, [sp, #-64]!
  40bf7c:	mov	x29, sp
  40bf80:	stp	x19, x20, [sp, #16]
  40bf84:	str	x21, [sp, #32]
  40bf88:	str	x0, [sp, #56]
  40bf8c:	ldr	x0, [sp, #56]
  40bf90:	mov	w1, #0x11                  	// #17
  40bf94:	str	w1, [x0, #8]
  40bf98:	mov	x19, #0x11                  	// #17
  40bf9c:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40bfa0:	cmp	x19, x0
  40bfa4:	b.hi	40bfc4 <printf@plt+0xa5d4>  // b.pmore
  40bfa8:	lsl	x0, x19, #4
  40bfac:	bl	401630 <_Znam@plt>
  40bfb0:	mov	x21, x0
  40bfb4:	mov	x20, x21
  40bfb8:	sub	x0, x19, #0x1
  40bfbc:	mov	x19, x0
  40bfc0:	b	40bfc8 <printf@plt+0xa5d8>
  40bfc4:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  40bfc8:	cmp	x19, #0x0
  40bfcc:	b.lt	40bfe4 <printf@plt+0xa5f4>  // b.tstop
  40bfd0:	mov	x0, x20
  40bfd4:	bl	40bf54 <printf@plt+0xa564>
  40bfd8:	add	x20, x20, #0x10
  40bfdc:	sub	x19, x19, #0x1
  40bfe0:	b	40bfc8 <printf@plt+0xa5d8>
  40bfe4:	ldr	x0, [sp, #56]
  40bfe8:	str	x21, [x0]
  40bfec:	ldr	x0, [sp, #56]
  40bff0:	str	wzr, [x0, #12]
  40bff4:	nop
  40bff8:	ldp	x19, x20, [sp, #16]
  40bffc:	ldr	x21, [sp, #32]
  40c000:	ldp	x29, x30, [sp], #64
  40c004:	ret
  40c008:	stp	x29, x30, [sp, #-48]!
  40c00c:	mov	x29, sp
  40c010:	str	x0, [sp, #24]
  40c014:	str	wzr, [sp, #44]
  40c018:	ldr	x0, [sp, #24]
  40c01c:	ldr	w0, [x0, #8]
  40c020:	ldr	w1, [sp, #44]
  40c024:	cmp	w1, w0
  40c028:	b.cs	40c058 <printf@plt+0xa668>  // b.hs, b.nlast
  40c02c:	ldr	x0, [sp, #24]
  40c030:	ldr	x1, [x0]
  40c034:	ldr	w0, [sp, #44]
  40c038:	lsl	x0, x0, #4
  40c03c:	add	x0, x1, x0
  40c040:	ldr	x0, [x0]
  40c044:	bl	401720 <free@plt>
  40c048:	ldr	w0, [sp, #44]
  40c04c:	add	w0, w0, #0x1
  40c050:	str	w0, [sp, #44]
  40c054:	b	40c018 <printf@plt+0xa628>
  40c058:	ldr	x0, [sp, #24]
  40c05c:	ldr	x0, [x0]
  40c060:	cmp	x0, #0x0
  40c064:	b.eq	40c074 <printf@plt+0xa684>  // b.none
  40c068:	ldr	x0, [sp, #24]
  40c06c:	ldr	x0, [x0]
  40c070:	bl	401890 <_ZdaPv@plt>
  40c074:	nop
  40c078:	ldp	x29, x30, [sp], #48
  40c07c:	ret
  40c080:	stp	x29, x30, [sp, #-128]!
  40c084:	mov	x29, sp
  40c088:	stp	x19, x20, [sp, #16]
  40c08c:	str	x21, [sp, #32]
  40c090:	str	x0, [sp, #72]
  40c094:	str	x1, [sp, #64]
  40c098:	str	x2, [sp, #56]
  40c09c:	ldr	x0, [sp, #64]
  40c0a0:	cmp	x0, #0x0
  40c0a4:	cset	w0, ne  // ne = any
  40c0a8:	and	w0, w0, #0xff
  40c0ac:	mov	w3, w0
  40c0b0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40c0b4:	add	x2, x0, #0xb18
  40c0b8:	mov	w1, #0x1f                  	// #31
  40c0bc:	mov	w0, w3
  40c0c0:	bl	406f54 <printf@plt+0x5564>
  40c0c4:	ldr	x0, [sp, #64]
  40c0c8:	bl	40e770 <_ZdlPvm@@Base+0x440>
  40c0cc:	str	x0, [sp, #104]
  40c0d0:	ldr	x0, [sp, #72]
  40c0d4:	ldr	w0, [x0, #8]
  40c0d8:	mov	w1, w0
  40c0dc:	ldr	x0, [sp, #104]
  40c0e0:	udiv	x2, x0, x1
  40c0e4:	mul	x1, x2, x1
  40c0e8:	sub	x0, x0, x1
  40c0ec:	str	w0, [sp, #124]
  40c0f0:	ldr	x0, [sp, #72]
  40c0f4:	ldr	x1, [x0]
  40c0f8:	ldr	w0, [sp, #124]
  40c0fc:	lsl	x0, x0, #4
  40c100:	add	x0, x1, x0
  40c104:	ldr	x0, [x0]
  40c108:	cmp	x0, #0x0
  40c10c:	b.eq	40c19c <printf@plt+0xa7ac>  // b.none
  40c110:	ldr	x0, [sp, #72]
  40c114:	ldr	x1, [x0]
  40c118:	ldr	w0, [sp, #124]
  40c11c:	lsl	x0, x0, #4
  40c120:	add	x0, x1, x0
  40c124:	ldr	x0, [x0]
  40c128:	ldr	x1, [sp, #64]
  40c12c:	bl	4018e0 <strcmp@plt>
  40c130:	cmp	w0, #0x0
  40c134:	b.ne	40c170 <printf@plt+0xa780>  // b.any
  40c138:	ldr	x0, [sp, #72]
  40c13c:	ldr	x1, [x0]
  40c140:	ldr	w0, [sp, #124]
  40c144:	lsl	x0, x0, #4
  40c148:	add	x0, x1, x0
  40c14c:	ldr	x1, [sp, #56]
  40c150:	str	x1, [x0, #8]
  40c154:	ldr	x0, [sp, #72]
  40c158:	ldr	x1, [x0]
  40c15c:	ldr	w0, [sp, #124]
  40c160:	lsl	x0, x0, #4
  40c164:	add	x0, x1, x0
  40c168:	ldr	x0, [x0]
  40c16c:	b	40c49c <printf@plt+0xaaac>
  40c170:	ldr	w0, [sp, #124]
  40c174:	cmp	w0, #0x0
  40c178:	b.ne	40c18c <printf@plt+0xa79c>  // b.any
  40c17c:	ldr	x0, [sp, #72]
  40c180:	ldr	w0, [x0, #8]
  40c184:	sub	w0, w0, #0x1
  40c188:	b	40c194 <printf@plt+0xa7a4>
  40c18c:	ldr	w0, [sp, #124]
  40c190:	sub	w0, w0, #0x1
  40c194:	str	w0, [sp, #124]
  40c198:	b	40c0f0 <printf@plt+0xa700>
  40c19c:	ldr	x0, [sp, #56]
  40c1a0:	cmp	x0, #0x0
  40c1a4:	b.ne	40c1b0 <printf@plt+0xa7c0>  // b.any
  40c1a8:	mov	x0, #0x0                   	// #0
  40c1ac:	b	40c49c <printf@plt+0xaaac>
  40c1b0:	ldr	x0, [sp, #72]
  40c1b4:	ldr	w0, [x0, #12]
  40c1b8:	lsl	w1, w0, #2
  40c1bc:	ldr	x0, [sp, #72]
  40c1c0:	ldr	w0, [x0, #8]
  40c1c4:	cmp	w1, w0
  40c1c8:	b.cc	40c42c <printf@plt+0xaa3c>  // b.lo, b.ul, b.last
  40c1cc:	ldr	x0, [sp, #72]
  40c1d0:	ldr	x0, [x0]
  40c1d4:	str	x0, [sp, #96]
  40c1d8:	ldr	x0, [sp, #72]
  40c1dc:	ldr	w0, [x0, #8]
  40c1e0:	str	w0, [sp, #92]
  40c1e4:	ldr	x0, [sp, #72]
  40c1e8:	ldr	w0, [x0, #8]
  40c1ec:	bl	40e83c <_ZdlPvm@@Base+0x50c>
  40c1f0:	mov	w1, w0
  40c1f4:	ldr	x0, [sp, #72]
  40c1f8:	str	w1, [x0, #8]
  40c1fc:	ldr	x0, [sp, #72]
  40c200:	ldr	w0, [x0, #8]
  40c204:	mov	w19, w0
  40c208:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40c20c:	cmp	x19, x0
  40c210:	b.hi	40c230 <printf@plt+0xa840>  // b.pmore
  40c214:	lsl	x0, x19, #4
  40c218:	bl	401630 <_Znam@plt>
  40c21c:	mov	x21, x0
  40c220:	mov	x20, x21
  40c224:	sub	x0, x19, #0x1
  40c228:	mov	x19, x0
  40c22c:	b	40c234 <printf@plt+0xa844>
  40c230:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  40c234:	cmp	x19, #0x0
  40c238:	b.lt	40c250 <printf@plt+0xa860>  // b.tstop
  40c23c:	mov	x0, x20
  40c240:	bl	40bf54 <printf@plt+0xa564>
  40c244:	add	x20, x20, #0x10
  40c248:	sub	x19, x19, #0x1
  40c24c:	b	40c234 <printf@plt+0xa844>
  40c250:	ldr	x0, [sp, #72]
  40c254:	str	x21, [x0]
  40c258:	str	wzr, [sp, #120]
  40c25c:	ldr	w1, [sp, #120]
  40c260:	ldr	w0, [sp, #92]
  40c264:	cmp	w1, w0
  40c268:	b.cs	40c3ac <printf@plt+0xa9bc>  // b.hs, b.nlast
  40c26c:	ldr	w0, [sp, #120]
  40c270:	lsl	x0, x0, #4
  40c274:	ldr	x1, [sp, #96]
  40c278:	add	x0, x1, x0
  40c27c:	ldr	x0, [x0]
  40c280:	cmp	x0, #0x0
  40c284:	b.eq	40c39c <printf@plt+0xa9ac>  // b.none
  40c288:	ldr	w0, [sp, #120]
  40c28c:	lsl	x0, x0, #4
  40c290:	ldr	x1, [sp, #96]
  40c294:	add	x0, x1, x0
  40c298:	ldr	x0, [x0, #8]
  40c29c:	cmp	x0, #0x0
  40c2a0:	b.ne	40c2c0 <printf@plt+0xa8d0>  // b.any
  40c2a4:	ldr	w0, [sp, #120]
  40c2a8:	lsl	x0, x0, #4
  40c2ac:	ldr	x1, [sp, #96]
  40c2b0:	add	x0, x1, x0
  40c2b4:	ldr	x0, [x0]
  40c2b8:	bl	401720 <free@plt>
  40c2bc:	b	40c39c <printf@plt+0xa9ac>
  40c2c0:	ldr	w0, [sp, #120]
  40c2c4:	lsl	x0, x0, #4
  40c2c8:	ldr	x1, [sp, #96]
  40c2cc:	add	x0, x1, x0
  40c2d0:	ldr	x0, [x0]
  40c2d4:	bl	40e770 <_ZdlPvm@@Base+0x440>
  40c2d8:	mov	x1, x0
  40c2dc:	ldr	x0, [sp, #72]
  40c2e0:	ldr	w0, [x0, #8]
  40c2e4:	mov	w0, w0
  40c2e8:	udiv	x2, x1, x0
  40c2ec:	mul	x0, x2, x0
  40c2f0:	sub	x0, x1, x0
  40c2f4:	str	w0, [sp, #116]
  40c2f8:	ldr	x0, [sp, #72]
  40c2fc:	ldr	x1, [x0]
  40c300:	ldr	w0, [sp, #116]
  40c304:	lsl	x0, x0, #4
  40c308:	add	x0, x1, x0
  40c30c:	ldr	x0, [x0]
  40c310:	cmp	x0, #0x0
  40c314:	b.eq	40c344 <printf@plt+0xa954>  // b.none
  40c318:	ldr	w0, [sp, #116]
  40c31c:	cmp	w0, #0x0
  40c320:	b.ne	40c334 <printf@plt+0xa944>  // b.any
  40c324:	ldr	x0, [sp, #72]
  40c328:	ldr	w0, [x0, #8]
  40c32c:	sub	w0, w0, #0x1
  40c330:	b	40c33c <printf@plt+0xa94c>
  40c334:	ldr	w0, [sp, #116]
  40c338:	sub	w0, w0, #0x1
  40c33c:	str	w0, [sp, #116]
  40c340:	b	40c2f8 <printf@plt+0xa908>
  40c344:	ldr	w0, [sp, #120]
  40c348:	lsl	x0, x0, #4
  40c34c:	ldr	x1, [sp, #96]
  40c350:	add	x1, x1, x0
  40c354:	ldr	x0, [sp, #72]
  40c358:	ldr	x2, [x0]
  40c35c:	ldr	w0, [sp, #116]
  40c360:	lsl	x0, x0, #4
  40c364:	add	x0, x2, x0
  40c368:	ldr	x1, [x1]
  40c36c:	str	x1, [x0]
  40c370:	ldr	w0, [sp, #120]
  40c374:	lsl	x0, x0, #4
  40c378:	ldr	x1, [sp, #96]
  40c37c:	add	x1, x1, x0
  40c380:	ldr	x0, [sp, #72]
  40c384:	ldr	x2, [x0]
  40c388:	ldr	w0, [sp, #116]
  40c38c:	lsl	x0, x0, #4
  40c390:	add	x0, x2, x0
  40c394:	ldr	x1, [x1, #8]
  40c398:	str	x1, [x0, #8]
  40c39c:	ldr	w0, [sp, #120]
  40c3a0:	add	w0, w0, #0x1
  40c3a4:	str	w0, [sp, #120]
  40c3a8:	b	40c25c <printf@plt+0xa86c>
  40c3ac:	ldr	x0, [sp, #72]
  40c3b0:	ldr	w0, [x0, #8]
  40c3b4:	mov	w1, w0
  40c3b8:	ldr	x0, [sp, #104]
  40c3bc:	udiv	x2, x0, x1
  40c3c0:	mul	x1, x2, x1
  40c3c4:	sub	x0, x0, x1
  40c3c8:	str	w0, [sp, #124]
  40c3cc:	ldr	x0, [sp, #72]
  40c3d0:	ldr	x1, [x0]
  40c3d4:	ldr	w0, [sp, #124]
  40c3d8:	lsl	x0, x0, #4
  40c3dc:	add	x0, x1, x0
  40c3e0:	ldr	x0, [x0]
  40c3e4:	cmp	x0, #0x0
  40c3e8:	b.eq	40c418 <printf@plt+0xaa28>  // b.none
  40c3ec:	ldr	w0, [sp, #124]
  40c3f0:	cmp	w0, #0x0
  40c3f4:	b.ne	40c408 <printf@plt+0xaa18>  // b.any
  40c3f8:	ldr	x0, [sp, #72]
  40c3fc:	ldr	w0, [x0, #8]
  40c400:	sub	w0, w0, #0x1
  40c404:	b	40c410 <printf@plt+0xaa20>
  40c408:	ldr	w0, [sp, #124]
  40c40c:	sub	w0, w0, #0x1
  40c410:	str	w0, [sp, #124]
  40c414:	b	40c3cc <printf@plt+0xa9dc>
  40c418:	ldr	x0, [sp, #96]
  40c41c:	cmp	x0, #0x0
  40c420:	b.eq	40c42c <printf@plt+0xaa3c>  // b.none
  40c424:	ldr	x0, [sp, #96]
  40c428:	bl	401890 <_ZdaPv@plt>
  40c42c:	ldr	x0, [sp, #64]
  40c430:	bl	4016b0 <strlen@plt>
  40c434:	add	x0, x0, #0x1
  40c438:	bl	401910 <malloc@plt>
  40c43c:	str	x0, [sp, #80]
  40c440:	ldr	x1, [sp, #64]
  40c444:	ldr	x0, [sp, #80]
  40c448:	bl	401770 <strcpy@plt>
  40c44c:	ldr	x0, [sp, #72]
  40c450:	ldr	x1, [x0]
  40c454:	ldr	w0, [sp, #124]
  40c458:	lsl	x0, x0, #4
  40c45c:	add	x0, x1, x0
  40c460:	ldr	x1, [sp, #80]
  40c464:	str	x1, [x0]
  40c468:	ldr	x0, [sp, #72]
  40c46c:	ldr	x1, [x0]
  40c470:	ldr	w0, [sp, #124]
  40c474:	lsl	x0, x0, #4
  40c478:	add	x0, x1, x0
  40c47c:	ldr	x1, [sp, #56]
  40c480:	str	x1, [x0, #8]
  40c484:	ldr	x0, [sp, #72]
  40c488:	ldr	w0, [x0, #12]
  40c48c:	add	w1, w0, #0x1
  40c490:	ldr	x0, [sp, #72]
  40c494:	str	w1, [x0, #12]
  40c498:	ldr	x0, [sp, #80]
  40c49c:	ldp	x19, x20, [sp, #16]
  40c4a0:	ldr	x21, [sp, #32]
  40c4a4:	ldp	x29, x30, [sp], #128
  40c4a8:	ret
  40c4ac:	stp	x29, x30, [sp, #-48]!
  40c4b0:	mov	x29, sp
  40c4b4:	str	x0, [sp, #24]
  40c4b8:	str	x1, [sp, #16]
  40c4bc:	ldr	x0, [sp, #16]
  40c4c0:	cmp	x0, #0x0
  40c4c4:	cset	w0, ne  // ne = any
  40c4c8:	and	w0, w0, #0xff
  40c4cc:	mov	w3, w0
  40c4d0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40c4d4:	add	x2, x0, #0xb18
  40c4d8:	mov	w1, #0x1f                  	// #31
  40c4dc:	mov	w0, w3
  40c4e0:	bl	406f54 <printf@plt+0x5564>
  40c4e4:	ldr	x0, [sp, #16]
  40c4e8:	bl	40e770 <_ZdlPvm@@Base+0x440>
  40c4ec:	mov	x1, x0
  40c4f0:	ldr	x0, [sp, #24]
  40c4f4:	ldr	w0, [x0, #8]
  40c4f8:	mov	w0, w0
  40c4fc:	udiv	x2, x1, x0
  40c500:	mul	x0, x2, x0
  40c504:	sub	x0, x1, x0
  40c508:	str	w0, [sp, #44]
  40c50c:	ldr	x0, [sp, #24]
  40c510:	ldr	x1, [x0]
  40c514:	ldr	w0, [sp, #44]
  40c518:	lsl	x0, x0, #4
  40c51c:	add	x0, x1, x0
  40c520:	ldr	x0, [x0]
  40c524:	cmp	x0, #0x0
  40c528:	b.eq	40c59c <printf@plt+0xabac>  // b.none
  40c52c:	ldr	x0, [sp, #24]
  40c530:	ldr	x1, [x0]
  40c534:	ldr	w0, [sp, #44]
  40c538:	lsl	x0, x0, #4
  40c53c:	add	x0, x1, x0
  40c540:	ldr	x0, [x0]
  40c544:	ldr	x1, [sp, #16]
  40c548:	bl	4018e0 <strcmp@plt>
  40c54c:	cmp	w0, #0x0
  40c550:	b.ne	40c570 <printf@plt+0xab80>  // b.any
  40c554:	ldr	x0, [sp, #24]
  40c558:	ldr	x1, [x0]
  40c55c:	ldr	w0, [sp, #44]
  40c560:	lsl	x0, x0, #4
  40c564:	add	x0, x1, x0
  40c568:	ldr	x0, [x0, #8]
  40c56c:	b	40c5a0 <printf@plt+0xabb0>
  40c570:	ldr	w0, [sp, #44]
  40c574:	cmp	w0, #0x0
  40c578:	b.ne	40c58c <printf@plt+0xab9c>  // b.any
  40c57c:	ldr	x0, [sp, #24]
  40c580:	ldr	w0, [x0, #8]
  40c584:	sub	w0, w0, #0x1
  40c588:	b	40c594 <printf@plt+0xaba4>
  40c58c:	ldr	w0, [sp, #44]
  40c590:	sub	w0, w0, #0x1
  40c594:	str	w0, [sp, #44]
  40c598:	b	40c50c <printf@plt+0xab1c>
  40c59c:	mov	x0, #0x0                   	// #0
  40c5a0:	ldp	x29, x30, [sp], #48
  40c5a4:	ret
  40c5a8:	stp	x29, x30, [sp, #-48]!
  40c5ac:	mov	x29, sp
  40c5b0:	str	x0, [sp, #24]
  40c5b4:	str	x1, [sp, #16]
  40c5b8:	ldr	x0, [sp, #16]
  40c5bc:	ldr	x0, [x0]
  40c5c0:	str	x0, [sp, #32]
  40c5c4:	ldr	x0, [sp, #32]
  40c5c8:	cmp	x0, #0x0
  40c5cc:	cset	w0, ne  // ne = any
  40c5d0:	and	w0, w0, #0xff
  40c5d4:	mov	w3, w0
  40c5d8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1cd0>
  40c5dc:	add	x2, x0, #0xb18
  40c5e0:	mov	w1, #0x1f                  	// #31
  40c5e4:	mov	w0, w3
  40c5e8:	bl	406f54 <printf@plt+0x5564>
  40c5ec:	ldr	x0, [sp, #32]
  40c5f0:	bl	40e770 <_ZdlPvm@@Base+0x440>
  40c5f4:	mov	x1, x0
  40c5f8:	ldr	x0, [sp, #24]
  40c5fc:	ldr	w0, [x0, #8]
  40c600:	mov	w0, w0
  40c604:	udiv	x2, x1, x0
  40c608:	mul	x0, x2, x0
  40c60c:	sub	x0, x1, x0
  40c610:	str	w0, [sp, #44]
  40c614:	ldr	x0, [sp, #24]
  40c618:	ldr	x1, [x0]
  40c61c:	ldr	w0, [sp, #44]
  40c620:	lsl	x0, x0, #4
  40c624:	add	x0, x1, x0
  40c628:	ldr	x0, [x0]
  40c62c:	cmp	x0, #0x0
  40c630:	b.eq	40c6c4 <printf@plt+0xacd4>  // b.none
  40c634:	ldr	x0, [sp, #24]
  40c638:	ldr	x1, [x0]
  40c63c:	ldr	w0, [sp, #44]
  40c640:	lsl	x0, x0, #4
  40c644:	add	x0, x1, x0
  40c648:	ldr	x0, [x0]
  40c64c:	ldr	x1, [sp, #32]
  40c650:	bl	4018e0 <strcmp@plt>
  40c654:	cmp	w0, #0x0
  40c658:	b.ne	40c698 <printf@plt+0xaca8>  // b.any
  40c65c:	ldr	x0, [sp, #24]
  40c660:	ldr	x1, [x0]
  40c664:	ldr	w0, [sp, #44]
  40c668:	lsl	x0, x0, #4
  40c66c:	add	x0, x1, x0
  40c670:	ldr	x1, [x0]
  40c674:	ldr	x0, [sp, #16]
  40c678:	str	x1, [x0]
  40c67c:	ldr	x0, [sp, #24]
  40c680:	ldr	x1, [x0]
  40c684:	ldr	w0, [sp, #44]
  40c688:	lsl	x0, x0, #4
  40c68c:	add	x0, x1, x0
  40c690:	ldr	x0, [x0, #8]
  40c694:	b	40c6c8 <printf@plt+0xacd8>
  40c698:	ldr	w0, [sp, #44]
  40c69c:	cmp	w0, #0x0
  40c6a0:	b.ne	40c6b4 <printf@plt+0xacc4>  // b.any
  40c6a4:	ldr	x0, [sp, #24]
  40c6a8:	ldr	w0, [x0, #8]
  40c6ac:	sub	w0, w0, #0x1
  40c6b0:	b	40c6bc <printf@plt+0xaccc>
  40c6b4:	ldr	w0, [sp, #44]
  40c6b8:	sub	w0, w0, #0x1
  40c6bc:	str	w0, [sp, #44]
  40c6c0:	b	40c614 <printf@plt+0xac24>
  40c6c4:	mov	x0, #0x0                   	// #0
  40c6c8:	ldp	x29, x30, [sp], #48
  40c6cc:	ret
  40c6d0:	sub	sp, sp, #0x10
  40c6d4:	str	x0, [sp, #8]
  40c6d8:	str	x1, [sp]
  40c6dc:	ldr	x0, [sp, #8]
  40c6e0:	ldr	x1, [sp]
  40c6e4:	str	x1, [x0]
  40c6e8:	ldr	x0, [sp, #8]
  40c6ec:	str	wzr, [x0, #8]
  40c6f0:	nop
  40c6f4:	add	sp, sp, #0x10
  40c6f8:	ret
  40c6fc:	sub	sp, sp, #0x30
  40c700:	str	x0, [sp, #24]
  40c704:	str	x1, [sp, #16]
  40c708:	str	x2, [sp, #8]
  40c70c:	ldr	x0, [sp, #24]
  40c710:	ldr	x0, [x0]
  40c714:	ldr	w0, [x0, #8]
  40c718:	str	w0, [sp, #44]
  40c71c:	ldr	x0, [sp, #24]
  40c720:	ldr	x0, [x0]
  40c724:	ldr	x0, [x0]
  40c728:	str	x0, [sp, #32]
  40c72c:	ldr	x0, [sp, #24]
  40c730:	ldr	w0, [x0, #8]
  40c734:	ldr	w1, [sp, #44]
  40c738:	cmp	w1, w0
  40c73c:	b.ls	40c7e0 <printf@plt+0xadf0>  // b.plast
  40c740:	ldr	x0, [sp, #24]
  40c744:	ldr	w0, [x0, #8]
  40c748:	mov	w0, w0
  40c74c:	lsl	x0, x0, #4
  40c750:	ldr	x1, [sp, #32]
  40c754:	add	x0, x1, x0
  40c758:	ldr	x0, [x0]
  40c75c:	cmp	x0, #0x0
  40c760:	b.eq	40c7c8 <printf@plt+0xadd8>  // b.none
  40c764:	ldr	x0, [sp, #24]
  40c768:	ldr	w0, [x0, #8]
  40c76c:	mov	w0, w0
  40c770:	lsl	x0, x0, #4
  40c774:	ldr	x1, [sp, #32]
  40c778:	add	x0, x1, x0
  40c77c:	ldr	x1, [x0]
  40c780:	ldr	x0, [sp, #16]
  40c784:	str	x1, [x0]
  40c788:	ldr	x0, [sp, #24]
  40c78c:	ldr	w0, [x0, #8]
  40c790:	mov	w0, w0
  40c794:	lsl	x0, x0, #4
  40c798:	ldr	x1, [sp, #32]
  40c79c:	add	x0, x1, x0
  40c7a0:	ldr	x1, [x0, #8]
  40c7a4:	ldr	x0, [sp, #8]
  40c7a8:	str	x1, [x0]
  40c7ac:	ldr	x0, [sp, #24]
  40c7b0:	ldr	w0, [x0, #8]
  40c7b4:	add	w1, w0, #0x1
  40c7b8:	ldr	x0, [sp, #24]
  40c7bc:	str	w1, [x0, #8]
  40c7c0:	mov	w0, #0x1                   	// #1
  40c7c4:	b	40c7e4 <printf@plt+0xadf4>
  40c7c8:	ldr	x0, [sp, #24]
  40c7cc:	ldr	w0, [x0, #8]
  40c7d0:	add	w1, w0, #0x1
  40c7d4:	ldr	x0, [sp, #24]
  40c7d8:	str	w1, [x0, #8]
  40c7dc:	b	40c72c <printf@plt+0xad3c>
  40c7e0:	mov	w0, #0x0                   	// #0
  40c7e4:	add	sp, sp, #0x30
  40c7e8:	ret
  40c7ec:	stp	x29, x30, [sp, #-48]!
  40c7f0:	mov	x29, sp
  40c7f4:	str	x0, [sp, #24]
  40c7f8:	str	wzr, [sp, #44]
  40c7fc:	ldr	w0, [sp, #44]
  40c800:	cmp	w0, #0x1af
  40c804:	b.hi	40c870 <printf@plt+0xae80>  // b.pmore
  40c808:	mov	x0, #0x8                   	// #8
  40c80c:	bl	401630 <_Znam@plt>
  40c810:	str	x0, [sp, #32]
  40c814:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40c818:	add	x1, x0, #0x3f0
  40c81c:	ldr	w0, [sp, #44]
  40c820:	lsl	x0, x0, #4
  40c824:	add	x0, x1, x0
  40c828:	ldr	x1, [x0, #8]
  40c82c:	ldr	x0, [sp, #32]
  40c830:	str	x1, [x0]
  40c834:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40c838:	add	x1, x0, #0x3f0
  40c83c:	ldr	w0, [sp, #44]
  40c840:	lsl	x0, x0, #4
  40c844:	add	x0, x1, x0
  40c848:	ldr	x0, [x0]
  40c84c:	ldr	x2, [sp, #32]
  40c850:	mov	x1, x0
  40c854:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40c858:	add	x0, x0, #0x388
  40c85c:	bl	40c080 <printf@plt+0xa690>
  40c860:	ldr	w0, [sp, #44]
  40c864:	add	w0, w0, #0x1
  40c868:	str	w0, [sp, #44]
  40c86c:	b	40c7fc <printf@plt+0xae0c>
  40c870:	nop
  40c874:	ldp	x29, x30, [sp], #48
  40c878:	ret
  40c87c:	stp	x29, x30, [sp, #-48]!
  40c880:	mov	x29, sp
  40c884:	str	x0, [sp, #24]
  40c888:	ldr	x1, [sp, #24]
  40c88c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40c890:	add	x0, x0, #0x388
  40c894:	bl	40c4ac <printf@plt+0xaabc>
  40c898:	str	x0, [sp, #40]
  40c89c:	ldr	x0, [sp, #40]
  40c8a0:	cmp	x0, #0x0
  40c8a4:	b.eq	40c8b4 <printf@plt+0xaec4>  // b.none
  40c8a8:	ldr	x0, [sp, #40]
  40c8ac:	ldr	x0, [x0]
  40c8b0:	b	40c8b8 <printf@plt+0xaec8>
  40c8b4:	mov	x0, #0x0                   	// #0
  40c8b8:	ldp	x29, x30, [sp], #48
  40c8bc:	ret
  40c8c0:	stp	x29, x30, [sp, #-32]!
  40c8c4:	mov	x29, sp
  40c8c8:	str	w0, [sp, #28]
  40c8cc:	str	w1, [sp, #24]
  40c8d0:	ldr	w0, [sp, #28]
  40c8d4:	cmp	w0, #0x1
  40c8d8:	b.ne	40c920 <printf@plt+0xaf30>  // b.any
  40c8dc:	ldr	w1, [sp, #24]
  40c8e0:	mov	w0, #0xffff                	// #65535
  40c8e4:	cmp	w1, w0
  40c8e8:	b.ne	40c920 <printf@plt+0xaf30>  // b.any
  40c8ec:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40c8f0:	add	x0, x0, #0x388
  40c8f4:	bl	40bf78 <printf@plt+0xa588>
  40c8f8:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40c8fc:	add	x2, x0, #0x1f0
  40c900:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40c904:	add	x1, x0, #0x388
  40c908:	adrp	x0, 40c000 <printf@plt+0xa610>
  40c90c:	add	x0, x0, #0x8
  40c910:	bl	401860 <__cxa_atexit@plt>
  40c914:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40c918:	add	x0, x0, #0x398
  40c91c:	bl	40c7ec <printf@plt+0xadfc>
  40c920:	nop
  40c924:	ldp	x29, x30, [sp], #32
  40c928:	ret
  40c92c:	stp	x29, x30, [sp, #-16]!
  40c930:	mov	x29, sp
  40c934:	mov	w1, #0xffff                	// #65535
  40c938:	mov	w0, #0x1                   	// #1
  40c93c:	bl	40c8c0 <printf@plt+0xaed0>
  40c940:	ldp	x29, x30, [sp], #16
  40c944:	ret
  40c948:	stp	x29, x30, [sp, #-48]!
  40c94c:	mov	x29, sp
  40c950:	str	d0, [sp, #24]
  40c954:	str	d1, [sp, #16]
  40c958:	ldr	d1, [sp, #16]
  40c95c:	ldr	d0, [sp, #24]
  40c960:	bl	401670 <hypot@plt>
  40c964:	str	d0, [sp, #40]
  40c968:	ldr	d0, [sp, #40]
  40c96c:	ldp	x29, x30, [sp], #48
  40c970:	ret
  40c974:	sub	sp, sp, #0x20
  40c978:	str	w0, [sp, #12]
  40c97c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40c980:	add	x0, x0, #0x3b4
  40c984:	str	x0, [sp, #24]
  40c988:	ldr	w0, [sp, #12]
  40c98c:	cmp	w0, #0x0
  40c990:	b.lt	40ca20 <printf@plt+0xb030>  // b.tstop
  40c994:	ldr	w1, [sp, #12]
  40c998:	mov	w0, #0x6667                	// #26215
  40c99c:	movk	w0, #0x6666, lsl #16
  40c9a0:	smull	x0, w1, w0
  40c9a4:	lsr	x0, x0, #32
  40c9a8:	asr	w2, w0, #2
  40c9ac:	asr	w0, w1, #31
  40c9b0:	sub	w2, w2, w0
  40c9b4:	mov	w0, w2
  40c9b8:	lsl	w0, w0, #2
  40c9bc:	add	w0, w0, w2
  40c9c0:	lsl	w0, w0, #1
  40c9c4:	sub	w2, w1, w0
  40c9c8:	and	w0, w2, #0xff
  40c9cc:	ldr	x1, [sp, #24]
  40c9d0:	sub	x1, x1, #0x1
  40c9d4:	str	x1, [sp, #24]
  40c9d8:	add	w0, w0, #0x30
  40c9dc:	and	w1, w0, #0xff
  40c9e0:	ldr	x0, [sp, #24]
  40c9e4:	strb	w1, [x0]
  40c9e8:	ldr	w0, [sp, #12]
  40c9ec:	mov	w1, #0x6667                	// #26215
  40c9f0:	movk	w1, #0x6666, lsl #16
  40c9f4:	smull	x1, w0, w1
  40c9f8:	lsr	x1, x1, #32
  40c9fc:	asr	w1, w1, #2
  40ca00:	asr	w0, w0, #31
  40ca04:	sub	w0, w1, w0
  40ca08:	str	w0, [sp, #12]
  40ca0c:	ldr	w0, [sp, #12]
  40ca10:	cmp	w0, #0x0
  40ca14:	b.ne	40c994 <printf@plt+0xafa4>  // b.any
  40ca18:	ldr	x0, [sp, #24]
  40ca1c:	b	40cac4 <printf@plt+0xb0d4>
  40ca20:	ldr	w1, [sp, #12]
  40ca24:	mov	w0, #0x6667                	// #26215
  40ca28:	movk	w0, #0x6666, lsl #16
  40ca2c:	smull	x0, w1, w0
  40ca30:	lsr	x0, x0, #32
  40ca34:	asr	w2, w0, #2
  40ca38:	asr	w0, w1, #31
  40ca3c:	sub	w2, w2, w0
  40ca40:	mov	w0, w2
  40ca44:	lsl	w0, w0, #2
  40ca48:	add	w0, w0, w2
  40ca4c:	lsl	w0, w0, #1
  40ca50:	sub	w2, w1, w0
  40ca54:	and	w0, w2, #0xff
  40ca58:	ldr	x1, [sp, #24]
  40ca5c:	sub	x1, x1, #0x1
  40ca60:	str	x1, [sp, #24]
  40ca64:	mov	w1, #0x30                  	// #48
  40ca68:	sub	w0, w1, w0
  40ca6c:	and	w1, w0, #0xff
  40ca70:	ldr	x0, [sp, #24]
  40ca74:	strb	w1, [x0]
  40ca78:	ldr	w0, [sp, #12]
  40ca7c:	mov	w1, #0x6667                	// #26215
  40ca80:	movk	w1, #0x6666, lsl #16
  40ca84:	smull	x1, w0, w1
  40ca88:	lsr	x1, x1, #32
  40ca8c:	asr	w1, w1, #2
  40ca90:	asr	w0, w0, #31
  40ca94:	sub	w0, w1, w0
  40ca98:	str	w0, [sp, #12]
  40ca9c:	ldr	w0, [sp, #12]
  40caa0:	cmp	w0, #0x0
  40caa4:	b.ne	40ca20 <printf@plt+0xb030>  // b.any
  40caa8:	ldr	x0, [sp, #24]
  40caac:	sub	x0, x0, #0x1
  40cab0:	str	x0, [sp, #24]
  40cab4:	ldr	x0, [sp, #24]
  40cab8:	mov	w1, #0x2d                  	// #45
  40cabc:	strb	w1, [x0]
  40cac0:	ldr	x0, [sp, #24]
  40cac4:	add	sp, sp, #0x20
  40cac8:	ret
  40cacc:	sub	sp, sp, #0x20
  40cad0:	str	w0, [sp, #12]
  40cad4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40cad8:	add	x0, x0, #0x3cc
  40cadc:	str	x0, [sp, #24]
  40cae0:	ldr	w2, [sp, #12]
  40cae4:	mov	w0, #0xcccd                	// #52429
  40cae8:	movk	w0, #0xcccc, lsl #16
  40caec:	umull	x0, w2, w0
  40caf0:	lsr	x0, x0, #32
  40caf4:	lsr	w1, w0, #3
  40caf8:	mov	w0, w1
  40cafc:	lsl	w0, w0, #2
  40cb00:	add	w0, w0, w1
  40cb04:	lsl	w0, w0, #1
  40cb08:	sub	w1, w2, w0
  40cb0c:	and	w0, w1, #0xff
  40cb10:	ldr	x1, [sp, #24]
  40cb14:	sub	x1, x1, #0x1
  40cb18:	str	x1, [sp, #24]
  40cb1c:	add	w0, w0, #0x30
  40cb20:	and	w1, w0, #0xff
  40cb24:	ldr	x0, [sp, #24]
  40cb28:	strb	w1, [x0]
  40cb2c:	ldr	w1, [sp, #12]
  40cb30:	mov	w0, #0xcccd                	// #52429
  40cb34:	movk	w0, #0xcccc, lsl #16
  40cb38:	umull	x0, w1, w0
  40cb3c:	lsr	x0, x0, #32
  40cb40:	lsr	w0, w0, #3
  40cb44:	str	w0, [sp, #12]
  40cb48:	ldr	w0, [sp, #12]
  40cb4c:	cmp	w0, #0x0
  40cb50:	b.ne	40cae0 <printf@plt+0xb0f0>  // b.any
  40cb54:	ldr	x0, [sp, #24]
  40cb58:	add	sp, sp, #0x20
  40cb5c:	ret
  40cb60:	stp	x29, x30, [sp, #-32]!
  40cb64:	mov	x29, sp
  40cb68:	str	w0, [sp, #28]
  40cb6c:	str	w1, [sp, #24]
  40cb70:	ldr	w0, [sp, #28]
  40cb74:	cmp	w0, #0x1
  40cb78:	b.ne	40cc4c <printf@plt+0xb25c>  // b.any
  40cb7c:	ldr	w1, [sp, #24]
  40cb80:	mov	w0, #0xffff                	// #65535
  40cb84:	cmp	w1, w0
  40cb88:	b.ne	40cc4c <printf@plt+0xb25c>  // b.any
  40cb8c:	mov	w4, #0x1                   	// #1
  40cb90:	mov	w3, #0x1                   	// #1
  40cb94:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40cb98:	add	x2, x0, #0x5e0
  40cb9c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40cba0:	add	x1, x0, #0x638
  40cba4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40cba8:	add	x0, x0, #0x3d8
  40cbac:	bl	40e8bc <_ZdlPvm@@Base+0x58c>
  40cbb0:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40cbb4:	add	x2, x0, #0x1f0
  40cbb8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40cbbc:	add	x1, x0, #0x3d8
  40cbc0:	adrp	x0, 40e000 <printf@plt+0xc610>
  40cbc4:	add	x0, x0, #0xb10
  40cbc8:	bl	401860 <__cxa_atexit@plt>
  40cbcc:	mov	w4, #0x0                   	// #0
  40cbd0:	mov	w3, #0x1                   	// #1
  40cbd4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40cbd8:	add	x2, x0, #0x5e0
  40cbdc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40cbe0:	add	x1, x0, #0x638
  40cbe4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40cbe8:	add	x0, x0, #0x3e8
  40cbec:	bl	40e8bc <_ZdlPvm@@Base+0x58c>
  40cbf0:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40cbf4:	add	x2, x0, #0x1f0
  40cbf8:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40cbfc:	add	x1, x0, #0x3e8
  40cc00:	adrp	x0, 40e000 <printf@plt+0xc610>
  40cc04:	add	x0, x0, #0xb10
  40cc08:	bl	401860 <__cxa_atexit@plt>
  40cc0c:	mov	w4, #0x0                   	// #0
  40cc10:	mov	w3, #0x0                   	// #0
  40cc14:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40cc18:	add	x2, x0, #0x5e0
  40cc1c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40cc20:	add	x1, x0, #0x638
  40cc24:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40cc28:	add	x0, x0, #0x3f8
  40cc2c:	bl	40e8bc <_ZdlPvm@@Base+0x58c>
  40cc30:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40cc34:	add	x2, x0, #0x1f0
  40cc38:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40cc3c:	add	x1, x0, #0x3f8
  40cc40:	adrp	x0, 40e000 <printf@plt+0xc610>
  40cc44:	add	x0, x0, #0xb10
  40cc48:	bl	401860 <__cxa_atexit@plt>
  40cc4c:	nop
  40cc50:	ldp	x29, x30, [sp], #32
  40cc54:	ret
  40cc58:	stp	x29, x30, [sp, #-16]!
  40cc5c:	mov	x29, sp
  40cc60:	mov	w1, #0xffff                	// #65535
  40cc64:	mov	w0, #0x1                   	// #1
  40cc68:	bl	40cb60 <printf@plt+0xb170>
  40cc6c:	ldp	x29, x30, [sp], #16
  40cc70:	ret
  40cc74:	sub	sp, sp, #0x10
  40cc78:	str	x0, [sp, #8]
  40cc7c:	ldr	x0, [sp, #8]
  40cc80:	str	xzr, [x0]
  40cc84:	ldr	x0, [sp, #8]
  40cc88:	str	xzr, [x0, #8]
  40cc8c:	nop
  40cc90:	add	sp, sp, #0x10
  40cc94:	ret
  40cc98:	stp	x29, x30, [sp, #-64]!
  40cc9c:	mov	x29, sp
  40cca0:	stp	x19, x20, [sp, #16]
  40cca4:	str	x21, [sp, #32]
  40cca8:	str	x0, [sp, #56]
  40ccac:	ldr	x0, [sp, #56]
  40ccb0:	mov	w1, #0x11                  	// #17
  40ccb4:	str	w1, [x0, #8]
  40ccb8:	mov	x19, #0x11                  	// #17
  40ccbc:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40ccc0:	cmp	x19, x0
  40ccc4:	b.hi	40cce4 <printf@plt+0xb2f4>  // b.pmore
  40ccc8:	lsl	x0, x19, #4
  40cccc:	bl	401630 <_Znam@plt>
  40ccd0:	mov	x21, x0
  40ccd4:	mov	x20, x21
  40ccd8:	sub	x0, x19, #0x1
  40ccdc:	mov	x19, x0
  40cce0:	b	40cce8 <printf@plt+0xb2f8>
  40cce4:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  40cce8:	cmp	x19, #0x0
  40ccec:	b.lt	40cd04 <printf@plt+0xb314>  // b.tstop
  40ccf0:	mov	x0, x20
  40ccf4:	bl	40cc74 <printf@plt+0xb284>
  40ccf8:	add	x20, x20, #0x10
  40ccfc:	sub	x19, x19, #0x1
  40cd00:	b	40cce8 <printf@plt+0xb2f8>
  40cd04:	ldr	x0, [sp, #56]
  40cd08:	str	x21, [x0]
  40cd0c:	ldr	x0, [sp, #56]
  40cd10:	str	wzr, [x0, #12]
  40cd14:	nop
  40cd18:	ldp	x19, x20, [sp, #16]
  40cd1c:	ldr	x21, [sp, #32]
  40cd20:	ldp	x29, x30, [sp], #64
  40cd24:	ret
  40cd28:	stp	x29, x30, [sp, #-48]!
  40cd2c:	mov	x29, sp
  40cd30:	str	x0, [sp, #24]
  40cd34:	str	wzr, [sp, #44]
  40cd38:	ldr	x0, [sp, #24]
  40cd3c:	ldr	w0, [x0, #8]
  40cd40:	ldr	w1, [sp, #44]
  40cd44:	cmp	w1, w0
  40cd48:	b.cs	40cd78 <printf@plt+0xb388>  // b.hs, b.nlast
  40cd4c:	ldr	x0, [sp, #24]
  40cd50:	ldr	x1, [x0]
  40cd54:	ldr	w0, [sp, #44]
  40cd58:	lsl	x0, x0, #4
  40cd5c:	add	x0, x1, x0
  40cd60:	ldr	x0, [x0]
  40cd64:	bl	401720 <free@plt>
  40cd68:	ldr	w0, [sp, #44]
  40cd6c:	add	w0, w0, #0x1
  40cd70:	str	w0, [sp, #44]
  40cd74:	b	40cd38 <printf@plt+0xb348>
  40cd78:	ldr	x0, [sp, #24]
  40cd7c:	ldr	x0, [x0]
  40cd80:	cmp	x0, #0x0
  40cd84:	b.eq	40cd94 <printf@plt+0xb3a4>  // b.none
  40cd88:	ldr	x0, [sp, #24]
  40cd8c:	ldr	x0, [x0]
  40cd90:	bl	401890 <_ZdaPv@plt>
  40cd94:	nop
  40cd98:	ldp	x29, x30, [sp], #48
  40cd9c:	ret
  40cda0:	stp	x29, x30, [sp, #-128]!
  40cda4:	mov	x29, sp
  40cda8:	stp	x19, x20, [sp, #16]
  40cdac:	str	x21, [sp, #32]
  40cdb0:	str	x0, [sp, #72]
  40cdb4:	str	x1, [sp, #64]
  40cdb8:	str	x2, [sp, #56]
  40cdbc:	ldr	x0, [sp, #64]
  40cdc0:	cmp	x0, #0x0
  40cdc4:	cset	w0, ne  // ne = any
  40cdc8:	and	w0, w0, #0xff
  40cdcc:	mov	w3, w0
  40cdd0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40cdd4:	add	x2, x0, #0x650
  40cdd8:	mov	w1, #0x28                  	// #40
  40cddc:	mov	w0, w3
  40cde0:	bl	406f54 <printf@plt+0x5564>
  40cde4:	ldr	x0, [sp, #64]
  40cde8:	bl	40e770 <_ZdlPvm@@Base+0x440>
  40cdec:	str	x0, [sp, #104]
  40cdf0:	ldr	x0, [sp, #72]
  40cdf4:	ldr	w0, [x0, #8]
  40cdf8:	mov	w1, w0
  40cdfc:	ldr	x0, [sp, #104]
  40ce00:	udiv	x2, x0, x1
  40ce04:	mul	x1, x2, x1
  40ce08:	sub	x0, x0, x1
  40ce0c:	str	w0, [sp, #124]
  40ce10:	ldr	x0, [sp, #72]
  40ce14:	ldr	x1, [x0]
  40ce18:	ldr	w0, [sp, #124]
  40ce1c:	lsl	x0, x0, #4
  40ce20:	add	x0, x1, x0
  40ce24:	ldr	x0, [x0]
  40ce28:	cmp	x0, #0x0
  40ce2c:	b.eq	40cebc <printf@plt+0xb4cc>  // b.none
  40ce30:	ldr	x0, [sp, #72]
  40ce34:	ldr	x1, [x0]
  40ce38:	ldr	w0, [sp, #124]
  40ce3c:	lsl	x0, x0, #4
  40ce40:	add	x0, x1, x0
  40ce44:	ldr	x0, [x0]
  40ce48:	ldr	x1, [sp, #64]
  40ce4c:	bl	4018e0 <strcmp@plt>
  40ce50:	cmp	w0, #0x0
  40ce54:	b.ne	40ce90 <printf@plt+0xb4a0>  // b.any
  40ce58:	ldr	x0, [sp, #72]
  40ce5c:	ldr	x1, [x0]
  40ce60:	ldr	w0, [sp, #124]
  40ce64:	lsl	x0, x0, #4
  40ce68:	add	x0, x1, x0
  40ce6c:	ldr	x1, [sp, #56]
  40ce70:	str	x1, [x0, #8]
  40ce74:	ldr	x0, [sp, #72]
  40ce78:	ldr	x1, [x0]
  40ce7c:	ldr	w0, [sp, #124]
  40ce80:	lsl	x0, x0, #4
  40ce84:	add	x0, x1, x0
  40ce88:	ldr	x0, [x0]
  40ce8c:	b	40d1bc <printf@plt+0xb7cc>
  40ce90:	ldr	w0, [sp, #124]
  40ce94:	cmp	w0, #0x0
  40ce98:	b.ne	40ceac <printf@plt+0xb4bc>  // b.any
  40ce9c:	ldr	x0, [sp, #72]
  40cea0:	ldr	w0, [x0, #8]
  40cea4:	sub	w0, w0, #0x1
  40cea8:	b	40ceb4 <printf@plt+0xb4c4>
  40ceac:	ldr	w0, [sp, #124]
  40ceb0:	sub	w0, w0, #0x1
  40ceb4:	str	w0, [sp, #124]
  40ceb8:	b	40ce10 <printf@plt+0xb420>
  40cebc:	ldr	x0, [sp, #56]
  40cec0:	cmp	x0, #0x0
  40cec4:	b.ne	40ced0 <printf@plt+0xb4e0>  // b.any
  40cec8:	mov	x0, #0x0                   	// #0
  40cecc:	b	40d1bc <printf@plt+0xb7cc>
  40ced0:	ldr	x0, [sp, #72]
  40ced4:	ldr	w0, [x0, #12]
  40ced8:	lsl	w1, w0, #2
  40cedc:	ldr	x0, [sp, #72]
  40cee0:	ldr	w0, [x0, #8]
  40cee4:	cmp	w1, w0
  40cee8:	b.cc	40d14c <printf@plt+0xb75c>  // b.lo, b.ul, b.last
  40ceec:	ldr	x0, [sp, #72]
  40cef0:	ldr	x0, [x0]
  40cef4:	str	x0, [sp, #96]
  40cef8:	ldr	x0, [sp, #72]
  40cefc:	ldr	w0, [x0, #8]
  40cf00:	str	w0, [sp, #92]
  40cf04:	ldr	x0, [sp, #72]
  40cf08:	ldr	w0, [x0, #8]
  40cf0c:	bl	40e83c <_ZdlPvm@@Base+0x50c>
  40cf10:	mov	w1, w0
  40cf14:	ldr	x0, [sp, #72]
  40cf18:	str	w1, [x0, #8]
  40cf1c:	ldr	x0, [sp, #72]
  40cf20:	ldr	w0, [x0, #8]
  40cf24:	mov	w19, w0
  40cf28:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40cf2c:	cmp	x19, x0
  40cf30:	b.hi	40cf50 <printf@plt+0xb560>  // b.pmore
  40cf34:	lsl	x0, x19, #4
  40cf38:	bl	401630 <_Znam@plt>
  40cf3c:	mov	x21, x0
  40cf40:	mov	x20, x21
  40cf44:	sub	x0, x19, #0x1
  40cf48:	mov	x19, x0
  40cf4c:	b	40cf54 <printf@plt+0xb564>
  40cf50:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  40cf54:	cmp	x19, #0x0
  40cf58:	b.lt	40cf70 <printf@plt+0xb580>  // b.tstop
  40cf5c:	mov	x0, x20
  40cf60:	bl	40cc74 <printf@plt+0xb284>
  40cf64:	add	x20, x20, #0x10
  40cf68:	sub	x19, x19, #0x1
  40cf6c:	b	40cf54 <printf@plt+0xb564>
  40cf70:	ldr	x0, [sp, #72]
  40cf74:	str	x21, [x0]
  40cf78:	str	wzr, [sp, #120]
  40cf7c:	ldr	w1, [sp, #120]
  40cf80:	ldr	w0, [sp, #92]
  40cf84:	cmp	w1, w0
  40cf88:	b.cs	40d0cc <printf@plt+0xb6dc>  // b.hs, b.nlast
  40cf8c:	ldr	w0, [sp, #120]
  40cf90:	lsl	x0, x0, #4
  40cf94:	ldr	x1, [sp, #96]
  40cf98:	add	x0, x1, x0
  40cf9c:	ldr	x0, [x0]
  40cfa0:	cmp	x0, #0x0
  40cfa4:	b.eq	40d0bc <printf@plt+0xb6cc>  // b.none
  40cfa8:	ldr	w0, [sp, #120]
  40cfac:	lsl	x0, x0, #4
  40cfb0:	ldr	x1, [sp, #96]
  40cfb4:	add	x0, x1, x0
  40cfb8:	ldr	x0, [x0, #8]
  40cfbc:	cmp	x0, #0x0
  40cfc0:	b.ne	40cfe0 <printf@plt+0xb5f0>  // b.any
  40cfc4:	ldr	w0, [sp, #120]
  40cfc8:	lsl	x0, x0, #4
  40cfcc:	ldr	x1, [sp, #96]
  40cfd0:	add	x0, x1, x0
  40cfd4:	ldr	x0, [x0]
  40cfd8:	bl	401720 <free@plt>
  40cfdc:	b	40d0bc <printf@plt+0xb6cc>
  40cfe0:	ldr	w0, [sp, #120]
  40cfe4:	lsl	x0, x0, #4
  40cfe8:	ldr	x1, [sp, #96]
  40cfec:	add	x0, x1, x0
  40cff0:	ldr	x0, [x0]
  40cff4:	bl	40e770 <_ZdlPvm@@Base+0x440>
  40cff8:	mov	x1, x0
  40cffc:	ldr	x0, [sp, #72]
  40d000:	ldr	w0, [x0, #8]
  40d004:	mov	w0, w0
  40d008:	udiv	x2, x1, x0
  40d00c:	mul	x0, x2, x0
  40d010:	sub	x0, x1, x0
  40d014:	str	w0, [sp, #116]
  40d018:	ldr	x0, [sp, #72]
  40d01c:	ldr	x1, [x0]
  40d020:	ldr	w0, [sp, #116]
  40d024:	lsl	x0, x0, #4
  40d028:	add	x0, x1, x0
  40d02c:	ldr	x0, [x0]
  40d030:	cmp	x0, #0x0
  40d034:	b.eq	40d064 <printf@plt+0xb674>  // b.none
  40d038:	ldr	w0, [sp, #116]
  40d03c:	cmp	w0, #0x0
  40d040:	b.ne	40d054 <printf@plt+0xb664>  // b.any
  40d044:	ldr	x0, [sp, #72]
  40d048:	ldr	w0, [x0, #8]
  40d04c:	sub	w0, w0, #0x1
  40d050:	b	40d05c <printf@plt+0xb66c>
  40d054:	ldr	w0, [sp, #116]
  40d058:	sub	w0, w0, #0x1
  40d05c:	str	w0, [sp, #116]
  40d060:	b	40d018 <printf@plt+0xb628>
  40d064:	ldr	w0, [sp, #120]
  40d068:	lsl	x0, x0, #4
  40d06c:	ldr	x1, [sp, #96]
  40d070:	add	x1, x1, x0
  40d074:	ldr	x0, [sp, #72]
  40d078:	ldr	x2, [x0]
  40d07c:	ldr	w0, [sp, #116]
  40d080:	lsl	x0, x0, #4
  40d084:	add	x0, x2, x0
  40d088:	ldr	x1, [x1]
  40d08c:	str	x1, [x0]
  40d090:	ldr	w0, [sp, #120]
  40d094:	lsl	x0, x0, #4
  40d098:	ldr	x1, [sp, #96]
  40d09c:	add	x1, x1, x0
  40d0a0:	ldr	x0, [sp, #72]
  40d0a4:	ldr	x2, [x0]
  40d0a8:	ldr	w0, [sp, #116]
  40d0ac:	lsl	x0, x0, #4
  40d0b0:	add	x0, x2, x0
  40d0b4:	ldr	x1, [x1, #8]
  40d0b8:	str	x1, [x0, #8]
  40d0bc:	ldr	w0, [sp, #120]
  40d0c0:	add	w0, w0, #0x1
  40d0c4:	str	w0, [sp, #120]
  40d0c8:	b	40cf7c <printf@plt+0xb58c>
  40d0cc:	ldr	x0, [sp, #72]
  40d0d0:	ldr	w0, [x0, #8]
  40d0d4:	mov	w1, w0
  40d0d8:	ldr	x0, [sp, #104]
  40d0dc:	udiv	x2, x0, x1
  40d0e0:	mul	x1, x2, x1
  40d0e4:	sub	x0, x0, x1
  40d0e8:	str	w0, [sp, #124]
  40d0ec:	ldr	x0, [sp, #72]
  40d0f0:	ldr	x1, [x0]
  40d0f4:	ldr	w0, [sp, #124]
  40d0f8:	lsl	x0, x0, #4
  40d0fc:	add	x0, x1, x0
  40d100:	ldr	x0, [x0]
  40d104:	cmp	x0, #0x0
  40d108:	b.eq	40d138 <printf@plt+0xb748>  // b.none
  40d10c:	ldr	w0, [sp, #124]
  40d110:	cmp	w0, #0x0
  40d114:	b.ne	40d128 <printf@plt+0xb738>  // b.any
  40d118:	ldr	x0, [sp, #72]
  40d11c:	ldr	w0, [x0, #8]
  40d120:	sub	w0, w0, #0x1
  40d124:	b	40d130 <printf@plt+0xb740>
  40d128:	ldr	w0, [sp, #124]
  40d12c:	sub	w0, w0, #0x1
  40d130:	str	w0, [sp, #124]
  40d134:	b	40d0ec <printf@plt+0xb6fc>
  40d138:	ldr	x0, [sp, #96]
  40d13c:	cmp	x0, #0x0
  40d140:	b.eq	40d14c <printf@plt+0xb75c>  // b.none
  40d144:	ldr	x0, [sp, #96]
  40d148:	bl	401890 <_ZdaPv@plt>
  40d14c:	ldr	x0, [sp, #64]
  40d150:	bl	4016b0 <strlen@plt>
  40d154:	add	x0, x0, #0x1
  40d158:	bl	401910 <malloc@plt>
  40d15c:	str	x0, [sp, #80]
  40d160:	ldr	x1, [sp, #64]
  40d164:	ldr	x0, [sp, #80]
  40d168:	bl	401770 <strcpy@plt>
  40d16c:	ldr	x0, [sp, #72]
  40d170:	ldr	x1, [x0]
  40d174:	ldr	w0, [sp, #124]
  40d178:	lsl	x0, x0, #4
  40d17c:	add	x0, x1, x0
  40d180:	ldr	x1, [sp, #80]
  40d184:	str	x1, [x0]
  40d188:	ldr	x0, [sp, #72]
  40d18c:	ldr	x1, [x0]
  40d190:	ldr	w0, [sp, #124]
  40d194:	lsl	x0, x0, #4
  40d198:	add	x0, x1, x0
  40d19c:	ldr	x1, [sp, #56]
  40d1a0:	str	x1, [x0, #8]
  40d1a4:	ldr	x0, [sp, #72]
  40d1a8:	ldr	w0, [x0, #12]
  40d1ac:	add	w1, w0, #0x1
  40d1b0:	ldr	x0, [sp, #72]
  40d1b4:	str	w1, [x0, #12]
  40d1b8:	ldr	x0, [sp, #80]
  40d1bc:	ldp	x19, x20, [sp, #16]
  40d1c0:	ldr	x21, [sp, #32]
  40d1c4:	ldp	x29, x30, [sp], #128
  40d1c8:	ret
  40d1cc:	stp	x29, x30, [sp, #-48]!
  40d1d0:	mov	x29, sp
  40d1d4:	str	x0, [sp, #24]
  40d1d8:	str	x1, [sp, #16]
  40d1dc:	ldr	x0, [sp, #16]
  40d1e0:	cmp	x0, #0x0
  40d1e4:	cset	w0, ne  // ne = any
  40d1e8:	and	w0, w0, #0xff
  40d1ec:	mov	w3, w0
  40d1f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40d1f4:	add	x2, x0, #0x650
  40d1f8:	mov	w1, #0x28                  	// #40
  40d1fc:	mov	w0, w3
  40d200:	bl	406f54 <printf@plt+0x5564>
  40d204:	ldr	x0, [sp, #16]
  40d208:	bl	40e770 <_ZdlPvm@@Base+0x440>
  40d20c:	mov	x1, x0
  40d210:	ldr	x0, [sp, #24]
  40d214:	ldr	w0, [x0, #8]
  40d218:	mov	w0, w0
  40d21c:	udiv	x2, x1, x0
  40d220:	mul	x0, x2, x0
  40d224:	sub	x0, x1, x0
  40d228:	str	w0, [sp, #44]
  40d22c:	ldr	x0, [sp, #24]
  40d230:	ldr	x1, [x0]
  40d234:	ldr	w0, [sp, #44]
  40d238:	lsl	x0, x0, #4
  40d23c:	add	x0, x1, x0
  40d240:	ldr	x0, [x0]
  40d244:	cmp	x0, #0x0
  40d248:	b.eq	40d2bc <printf@plt+0xb8cc>  // b.none
  40d24c:	ldr	x0, [sp, #24]
  40d250:	ldr	x1, [x0]
  40d254:	ldr	w0, [sp, #44]
  40d258:	lsl	x0, x0, #4
  40d25c:	add	x0, x1, x0
  40d260:	ldr	x0, [x0]
  40d264:	ldr	x1, [sp, #16]
  40d268:	bl	4018e0 <strcmp@plt>
  40d26c:	cmp	w0, #0x0
  40d270:	b.ne	40d290 <printf@plt+0xb8a0>  // b.any
  40d274:	ldr	x0, [sp, #24]
  40d278:	ldr	x1, [x0]
  40d27c:	ldr	w0, [sp, #44]
  40d280:	lsl	x0, x0, #4
  40d284:	add	x0, x1, x0
  40d288:	ldr	x0, [x0, #8]
  40d28c:	b	40d2c0 <printf@plt+0xb8d0>
  40d290:	ldr	w0, [sp, #44]
  40d294:	cmp	w0, #0x0
  40d298:	b.ne	40d2ac <printf@plt+0xb8bc>  // b.any
  40d29c:	ldr	x0, [sp, #24]
  40d2a0:	ldr	w0, [x0, #8]
  40d2a4:	sub	w0, w0, #0x1
  40d2a8:	b	40d2b4 <printf@plt+0xb8c4>
  40d2ac:	ldr	w0, [sp, #44]
  40d2b0:	sub	w0, w0, #0x1
  40d2b4:	str	w0, [sp, #44]
  40d2b8:	b	40d22c <printf@plt+0xb83c>
  40d2bc:	mov	x0, #0x0                   	// #0
  40d2c0:	ldp	x29, x30, [sp], #48
  40d2c4:	ret
  40d2c8:	stp	x29, x30, [sp, #-48]!
  40d2cc:	mov	x29, sp
  40d2d0:	str	x0, [sp, #24]
  40d2d4:	str	x1, [sp, #16]
  40d2d8:	ldr	x0, [sp, #16]
  40d2dc:	ldr	x0, [x0]
  40d2e0:	str	x0, [sp, #32]
  40d2e4:	ldr	x0, [sp, #32]
  40d2e8:	cmp	x0, #0x0
  40d2ec:	cset	w0, ne  // ne = any
  40d2f0:	and	w0, w0, #0xff
  40d2f4:	mov	w3, w0
  40d2f8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40d2fc:	add	x2, x0, #0x650
  40d300:	mov	w1, #0x28                  	// #40
  40d304:	mov	w0, w3
  40d308:	bl	406f54 <printf@plt+0x5564>
  40d30c:	ldr	x0, [sp, #32]
  40d310:	bl	40e770 <_ZdlPvm@@Base+0x440>
  40d314:	mov	x1, x0
  40d318:	ldr	x0, [sp, #24]
  40d31c:	ldr	w0, [x0, #8]
  40d320:	mov	w0, w0
  40d324:	udiv	x2, x1, x0
  40d328:	mul	x0, x2, x0
  40d32c:	sub	x0, x1, x0
  40d330:	str	w0, [sp, #44]
  40d334:	ldr	x0, [sp, #24]
  40d338:	ldr	x1, [x0]
  40d33c:	ldr	w0, [sp, #44]
  40d340:	lsl	x0, x0, #4
  40d344:	add	x0, x1, x0
  40d348:	ldr	x0, [x0]
  40d34c:	cmp	x0, #0x0
  40d350:	b.eq	40d3e4 <printf@plt+0xb9f4>  // b.none
  40d354:	ldr	x0, [sp, #24]
  40d358:	ldr	x1, [x0]
  40d35c:	ldr	w0, [sp, #44]
  40d360:	lsl	x0, x0, #4
  40d364:	add	x0, x1, x0
  40d368:	ldr	x0, [x0]
  40d36c:	ldr	x1, [sp, #32]
  40d370:	bl	4018e0 <strcmp@plt>
  40d374:	cmp	w0, #0x0
  40d378:	b.ne	40d3b8 <printf@plt+0xb9c8>  // b.any
  40d37c:	ldr	x0, [sp, #24]
  40d380:	ldr	x1, [x0]
  40d384:	ldr	w0, [sp, #44]
  40d388:	lsl	x0, x0, #4
  40d38c:	add	x0, x1, x0
  40d390:	ldr	x1, [x0]
  40d394:	ldr	x0, [sp, #16]
  40d398:	str	x1, [x0]
  40d39c:	ldr	x0, [sp, #24]
  40d3a0:	ldr	x1, [x0]
  40d3a4:	ldr	w0, [sp, #44]
  40d3a8:	lsl	x0, x0, #4
  40d3ac:	add	x0, x1, x0
  40d3b0:	ldr	x0, [x0, #8]
  40d3b4:	b	40d3e8 <printf@plt+0xb9f8>
  40d3b8:	ldr	w0, [sp, #44]
  40d3bc:	cmp	w0, #0x0
  40d3c0:	b.ne	40d3d4 <printf@plt+0xb9e4>  // b.any
  40d3c4:	ldr	x0, [sp, #24]
  40d3c8:	ldr	w0, [x0, #8]
  40d3cc:	sub	w0, w0, #0x1
  40d3d0:	b	40d3dc <printf@plt+0xb9ec>
  40d3d4:	ldr	w0, [sp, #44]
  40d3d8:	sub	w0, w0, #0x1
  40d3dc:	str	w0, [sp, #44]
  40d3e0:	b	40d334 <printf@plt+0xb944>
  40d3e4:	mov	x0, #0x0                   	// #0
  40d3e8:	ldp	x29, x30, [sp], #48
  40d3ec:	ret
  40d3f0:	sub	sp, sp, #0x10
  40d3f4:	str	x0, [sp, #8]
  40d3f8:	str	x1, [sp]
  40d3fc:	ldr	x0, [sp, #8]
  40d400:	ldr	x1, [sp]
  40d404:	str	x1, [x0]
  40d408:	ldr	x0, [sp, #8]
  40d40c:	str	wzr, [x0, #8]
  40d410:	nop
  40d414:	add	sp, sp, #0x10
  40d418:	ret
  40d41c:	sub	sp, sp, #0x30
  40d420:	str	x0, [sp, #24]
  40d424:	str	x1, [sp, #16]
  40d428:	str	x2, [sp, #8]
  40d42c:	ldr	x0, [sp, #24]
  40d430:	ldr	x0, [x0]
  40d434:	ldr	w0, [x0, #8]
  40d438:	str	w0, [sp, #44]
  40d43c:	ldr	x0, [sp, #24]
  40d440:	ldr	x0, [x0]
  40d444:	ldr	x0, [x0]
  40d448:	str	x0, [sp, #32]
  40d44c:	ldr	x0, [sp, #24]
  40d450:	ldr	w0, [x0, #8]
  40d454:	ldr	w1, [sp, #44]
  40d458:	cmp	w1, w0
  40d45c:	b.ls	40d500 <printf@plt+0xbb10>  // b.plast
  40d460:	ldr	x0, [sp, #24]
  40d464:	ldr	w0, [x0, #8]
  40d468:	mov	w0, w0
  40d46c:	lsl	x0, x0, #4
  40d470:	ldr	x1, [sp, #32]
  40d474:	add	x0, x1, x0
  40d478:	ldr	x0, [x0]
  40d47c:	cmp	x0, #0x0
  40d480:	b.eq	40d4e8 <printf@plt+0xbaf8>  // b.none
  40d484:	ldr	x0, [sp, #24]
  40d488:	ldr	w0, [x0, #8]
  40d48c:	mov	w0, w0
  40d490:	lsl	x0, x0, #4
  40d494:	ldr	x1, [sp, #32]
  40d498:	add	x0, x1, x0
  40d49c:	ldr	x1, [x0]
  40d4a0:	ldr	x0, [sp, #16]
  40d4a4:	str	x1, [x0]
  40d4a8:	ldr	x0, [sp, #24]
  40d4ac:	ldr	w0, [x0, #8]
  40d4b0:	mov	w0, w0
  40d4b4:	lsl	x0, x0, #4
  40d4b8:	ldr	x1, [sp, #32]
  40d4bc:	add	x0, x1, x0
  40d4c0:	ldr	x1, [x0, #8]
  40d4c4:	ldr	x0, [sp, #8]
  40d4c8:	str	x1, [x0]
  40d4cc:	ldr	x0, [sp, #24]
  40d4d0:	ldr	w0, [x0, #8]
  40d4d4:	add	w1, w0, #0x1
  40d4d8:	ldr	x0, [sp, #24]
  40d4dc:	str	w1, [x0, #8]
  40d4e0:	mov	w0, #0x1                   	// #1
  40d4e4:	b	40d504 <printf@plt+0xbb14>
  40d4e8:	ldr	x0, [sp, #24]
  40d4ec:	ldr	w0, [x0, #8]
  40d4f0:	add	w1, w0, #0x1
  40d4f4:	ldr	x0, [sp, #24]
  40d4f8:	str	w1, [x0, #8]
  40d4fc:	b	40d44c <printf@plt+0xba5c>
  40d500:	mov	w0, #0x0                   	// #0
  40d504:	add	sp, sp, #0x30
  40d508:	ret
  40d50c:	sub	sp, sp, #0x10
  40d510:	str	x0, [sp, #8]
  40d514:	ldr	x0, [sp, #8]
  40d518:	mov	w1, #0xffffffff            	// #-1
  40d51c:	str	w1, [x0]
  40d520:	ldr	x0, [sp, #8]
  40d524:	str	xzr, [x0, #8]
  40d528:	nop
  40d52c:	add	sp, sp, #0x10
  40d530:	ret
  40d534:	stp	x29, x30, [sp, #-64]!
  40d538:	mov	x29, sp
  40d53c:	stp	x19, x20, [sp, #16]
  40d540:	str	x21, [sp, #32]
  40d544:	str	x0, [sp, #56]
  40d548:	ldr	x0, [sp, #56]
  40d54c:	mov	w1, #0x11                  	// #17
  40d550:	str	w1, [x0, #8]
  40d554:	mov	x19, #0x11                  	// #17
  40d558:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40d55c:	cmp	x19, x0
  40d560:	b.hi	40d580 <printf@plt+0xbb90>  // b.pmore
  40d564:	lsl	x0, x19, #4
  40d568:	bl	401630 <_Znam@plt>
  40d56c:	mov	x21, x0
  40d570:	mov	x20, x21
  40d574:	sub	x0, x19, #0x1
  40d578:	mov	x19, x0
  40d57c:	b	40d584 <printf@plt+0xbb94>
  40d580:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  40d584:	cmp	x19, #0x0
  40d588:	b.lt	40d5a0 <printf@plt+0xbbb0>  // b.tstop
  40d58c:	mov	x0, x20
  40d590:	bl	40d50c <printf@plt+0xbb1c>
  40d594:	add	x20, x20, #0x10
  40d598:	sub	x19, x19, #0x1
  40d59c:	b	40d584 <printf@plt+0xbb94>
  40d5a0:	ldr	x0, [sp, #56]
  40d5a4:	str	x21, [x0]
  40d5a8:	ldr	x0, [sp, #56]
  40d5ac:	str	wzr, [x0, #12]
  40d5b0:	nop
  40d5b4:	ldp	x19, x20, [sp, #16]
  40d5b8:	ldr	x21, [sp, #32]
  40d5bc:	ldp	x29, x30, [sp], #64
  40d5c0:	ret
  40d5c4:	stp	x29, x30, [sp, #-48]!
  40d5c8:	mov	x29, sp
  40d5cc:	str	x0, [sp, #24]
  40d5d0:	str	wzr, [sp, #44]
  40d5d4:	ldr	x0, [sp, #24]
  40d5d8:	ldr	w0, [x0, #8]
  40d5dc:	ldr	w1, [sp, #44]
  40d5e0:	cmp	w1, w0
  40d5e4:	b.cs	40d634 <printf@plt+0xbc44>  // b.hs, b.nlast
  40d5e8:	ldr	x0, [sp, #24]
  40d5ec:	ldr	x1, [x0]
  40d5f0:	ldr	w0, [sp, #44]
  40d5f4:	lsl	x0, x0, #4
  40d5f8:	add	x0, x1, x0
  40d5fc:	ldr	x0, [x0, #8]
  40d600:	cmp	x0, #0x0
  40d604:	b.eq	40d624 <printf@plt+0xbc34>  // b.none
  40d608:	ldr	x0, [sp, #24]
  40d60c:	ldr	x1, [x0]
  40d610:	ldr	w0, [sp, #44]
  40d614:	lsl	x0, x0, #4
  40d618:	add	x0, x1, x0
  40d61c:	ldr	x0, [x0, #8]
  40d620:	bl	401890 <_ZdaPv@plt>
  40d624:	ldr	w0, [sp, #44]
  40d628:	add	w0, w0, #0x1
  40d62c:	str	w0, [sp, #44]
  40d630:	b	40d5d4 <printf@plt+0xbbe4>
  40d634:	ldr	x0, [sp, #24]
  40d638:	ldr	x0, [x0]
  40d63c:	cmp	x0, #0x0
  40d640:	b.eq	40d650 <printf@plt+0xbc60>  // b.none
  40d644:	ldr	x0, [sp, #24]
  40d648:	ldr	x0, [x0]
  40d64c:	bl	401890 <_ZdaPv@plt>
  40d650:	nop
  40d654:	ldp	x29, x30, [sp], #48
  40d658:	ret
  40d65c:	stp	x29, x30, [sp, #-112]!
  40d660:	mov	x29, sp
  40d664:	stp	x19, x20, [sp, #16]
  40d668:	str	x21, [sp, #32]
  40d66c:	str	x0, [sp, #72]
  40d670:	str	w1, [sp, #68]
  40d674:	str	x2, [sp, #56]
  40d678:	ldr	w0, [sp, #68]
  40d67c:	mvn	w0, w0
  40d680:	lsr	w0, w0, #31
  40d684:	and	w0, w0, #0xff
  40d688:	mov	w3, w0
  40d68c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40d690:	add	x2, x0, #0x650
  40d694:	mov	w1, #0x2c                  	// #44
  40d698:	mov	w0, w3
  40d69c:	bl	406f54 <printf@plt+0x5564>
  40d6a0:	ldr	w0, [sp, #68]
  40d6a4:	str	w0, [sp, #96]
  40d6a8:	ldr	x0, [sp, #72]
  40d6ac:	ldr	w1, [x0, #8]
  40d6b0:	ldr	w0, [sp, #96]
  40d6b4:	udiv	w2, w0, w1
  40d6b8:	mul	w1, w2, w1
  40d6bc:	sub	w0, w0, w1
  40d6c0:	str	w0, [sp, #108]
  40d6c4:	ldr	x0, [sp, #72]
  40d6c8:	ldr	x1, [x0]
  40d6cc:	ldr	w0, [sp, #108]
  40d6d0:	lsl	x0, x0, #4
  40d6d4:	add	x0, x1, x0
  40d6d8:	ldr	w0, [x0]
  40d6dc:	cmp	w0, #0x0
  40d6e0:	b.lt	40d790 <printf@plt+0xbda0>  // b.tstop
  40d6e4:	ldr	x0, [sp, #72]
  40d6e8:	ldr	x1, [x0]
  40d6ec:	ldr	w0, [sp, #108]
  40d6f0:	lsl	x0, x0, #4
  40d6f4:	add	x0, x1, x0
  40d6f8:	ldr	w0, [x0]
  40d6fc:	ldr	w1, [sp, #68]
  40d700:	cmp	w1, w0
  40d704:	b.ne	40d764 <printf@plt+0xbd74>  // b.any
  40d708:	ldr	x0, [sp, #72]
  40d70c:	ldr	x1, [x0]
  40d710:	ldr	w0, [sp, #108]
  40d714:	lsl	x0, x0, #4
  40d718:	add	x0, x1, x0
  40d71c:	ldr	x0, [x0, #8]
  40d720:	cmp	x0, #0x0
  40d724:	b.eq	40d744 <printf@plt+0xbd54>  // b.none
  40d728:	ldr	x0, [sp, #72]
  40d72c:	ldr	x1, [x0]
  40d730:	ldr	w0, [sp, #108]
  40d734:	lsl	x0, x0, #4
  40d738:	add	x0, x1, x0
  40d73c:	ldr	x0, [x0, #8]
  40d740:	bl	401890 <_ZdaPv@plt>
  40d744:	ldr	x0, [sp, #72]
  40d748:	ldr	x1, [x0]
  40d74c:	ldr	w0, [sp, #108]
  40d750:	lsl	x0, x0, #4
  40d754:	add	x0, x1, x0
  40d758:	ldr	x1, [sp, #56]
  40d75c:	str	x1, [x0, #8]
  40d760:	b	40da50 <printf@plt+0xc060>
  40d764:	ldr	w0, [sp, #108]
  40d768:	cmp	w0, #0x0
  40d76c:	b.ne	40d780 <printf@plt+0xbd90>  // b.any
  40d770:	ldr	x0, [sp, #72]
  40d774:	ldr	w0, [x0, #8]
  40d778:	sub	w0, w0, #0x1
  40d77c:	b	40d788 <printf@plt+0xbd98>
  40d780:	ldr	w0, [sp, #108]
  40d784:	sub	w0, w0, #0x1
  40d788:	str	w0, [sp, #108]
  40d78c:	b	40d6c4 <printf@plt+0xbcd4>
  40d790:	ldr	x0, [sp, #56]
  40d794:	cmp	x0, #0x0
  40d798:	b.eq	40da4c <printf@plt+0xc05c>  // b.none
  40d79c:	ldr	x0, [sp, #72]
  40d7a0:	ldr	w1, [x0, #12]
  40d7a4:	mov	w0, w1
  40d7a8:	lsl	w0, w0, #1
  40d7ac:	add	w1, w0, w1
  40d7b0:	ldr	x0, [sp, #72]
  40d7b4:	ldr	w0, [x0, #8]
  40d7b8:	lsl	w0, w0, #1
  40d7bc:	cmp	w1, w0
  40d7c0:	b.cc	40d9fc <printf@plt+0xc00c>  // b.lo, b.ul, b.last
  40d7c4:	ldr	x0, [sp, #72]
  40d7c8:	ldr	x0, [x0]
  40d7cc:	str	x0, [sp, #88]
  40d7d0:	ldr	x0, [sp, #72]
  40d7d4:	ldr	w0, [x0, #8]
  40d7d8:	str	w0, [sp, #84]
  40d7dc:	ldr	x0, [sp, #72]
  40d7e0:	ldr	w0, [x0, #8]
  40d7e4:	bl	40e83c <_ZdlPvm@@Base+0x50c>
  40d7e8:	mov	w1, w0
  40d7ec:	ldr	x0, [sp, #72]
  40d7f0:	str	w1, [x0, #8]
  40d7f4:	ldr	x0, [sp, #72]
  40d7f8:	ldr	w0, [x0, #8]
  40d7fc:	mov	w19, w0
  40d800:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40d804:	cmp	x19, x0
  40d808:	b.hi	40d828 <printf@plt+0xbe38>  // b.pmore
  40d80c:	lsl	x0, x19, #4
  40d810:	bl	401630 <_Znam@plt>
  40d814:	mov	x21, x0
  40d818:	mov	x20, x21
  40d81c:	sub	x0, x19, #0x1
  40d820:	mov	x19, x0
  40d824:	b	40d82c <printf@plt+0xbe3c>
  40d828:	bl	4018d0 <__cxa_throw_bad_array_new_length@plt>
  40d82c:	cmp	x19, #0x0
  40d830:	b.lt	40d848 <printf@plt+0xbe58>  // b.tstop
  40d834:	mov	x0, x20
  40d838:	bl	40d50c <printf@plt+0xbb1c>
  40d83c:	add	x20, x20, #0x10
  40d840:	sub	x19, x19, #0x1
  40d844:	b	40d82c <printf@plt+0xbe3c>
  40d848:	ldr	x0, [sp, #72]
  40d84c:	str	x21, [x0]
  40d850:	str	wzr, [sp, #104]
  40d854:	ldr	w1, [sp, #104]
  40d858:	ldr	w0, [sp, #84]
  40d85c:	cmp	w1, w0
  40d860:	b.cs	40d980 <printf@plt+0xbf90>  // b.hs, b.nlast
  40d864:	ldr	w0, [sp, #104]
  40d868:	lsl	x0, x0, #4
  40d86c:	ldr	x1, [sp, #88]
  40d870:	add	x0, x1, x0
  40d874:	ldr	w0, [x0]
  40d878:	cmp	w0, #0x0
  40d87c:	b.lt	40d970 <printf@plt+0xbf80>  // b.tstop
  40d880:	ldr	w0, [sp, #104]
  40d884:	lsl	x0, x0, #4
  40d888:	ldr	x1, [sp, #88]
  40d88c:	add	x0, x1, x0
  40d890:	ldr	x0, [x0, #8]
  40d894:	cmp	x0, #0x0
  40d898:	b.eq	40d970 <printf@plt+0xbf80>  // b.none
  40d89c:	ldr	w0, [sp, #104]
  40d8a0:	lsl	x0, x0, #4
  40d8a4:	ldr	x1, [sp, #88]
  40d8a8:	add	x0, x1, x0
  40d8ac:	ldr	w0, [x0]
  40d8b0:	mov	w1, w0
  40d8b4:	ldr	x0, [sp, #72]
  40d8b8:	ldr	w0, [x0, #8]
  40d8bc:	udiv	w2, w1, w0
  40d8c0:	mul	w0, w2, w0
  40d8c4:	sub	w0, w1, w0
  40d8c8:	str	w0, [sp, #100]
  40d8cc:	ldr	x0, [sp, #72]
  40d8d0:	ldr	x1, [x0]
  40d8d4:	ldr	w0, [sp, #100]
  40d8d8:	lsl	x0, x0, #4
  40d8dc:	add	x0, x1, x0
  40d8e0:	ldr	w0, [x0]
  40d8e4:	cmp	w0, #0x0
  40d8e8:	b.lt	40d918 <printf@plt+0xbf28>  // b.tstop
  40d8ec:	ldr	w0, [sp, #100]
  40d8f0:	cmp	w0, #0x0
  40d8f4:	b.ne	40d908 <printf@plt+0xbf18>  // b.any
  40d8f8:	ldr	x0, [sp, #72]
  40d8fc:	ldr	w0, [x0, #8]
  40d900:	sub	w0, w0, #0x1
  40d904:	b	40d910 <printf@plt+0xbf20>
  40d908:	ldr	w0, [sp, #100]
  40d90c:	sub	w0, w0, #0x1
  40d910:	str	w0, [sp, #100]
  40d914:	b	40d8cc <printf@plt+0xbedc>
  40d918:	ldr	w0, [sp, #104]
  40d91c:	lsl	x0, x0, #4
  40d920:	ldr	x1, [sp, #88]
  40d924:	add	x1, x1, x0
  40d928:	ldr	x0, [sp, #72]
  40d92c:	ldr	x2, [x0]
  40d930:	ldr	w0, [sp, #100]
  40d934:	lsl	x0, x0, #4
  40d938:	add	x0, x2, x0
  40d93c:	ldr	w1, [x1]
  40d940:	str	w1, [x0]
  40d944:	ldr	w0, [sp, #104]
  40d948:	lsl	x0, x0, #4
  40d94c:	ldr	x1, [sp, #88]
  40d950:	add	x1, x1, x0
  40d954:	ldr	x0, [sp, #72]
  40d958:	ldr	x2, [x0]
  40d95c:	ldr	w0, [sp, #100]
  40d960:	lsl	x0, x0, #4
  40d964:	add	x0, x2, x0
  40d968:	ldr	x1, [x1, #8]
  40d96c:	str	x1, [x0, #8]
  40d970:	ldr	w0, [sp, #104]
  40d974:	add	w0, w0, #0x1
  40d978:	str	w0, [sp, #104]
  40d97c:	b	40d854 <printf@plt+0xbe64>
  40d980:	ldr	x0, [sp, #72]
  40d984:	ldr	w1, [x0, #8]
  40d988:	ldr	w0, [sp, #96]
  40d98c:	udiv	w2, w0, w1
  40d990:	mul	w1, w2, w1
  40d994:	sub	w0, w0, w1
  40d998:	str	w0, [sp, #108]
  40d99c:	ldr	x0, [sp, #72]
  40d9a0:	ldr	x1, [x0]
  40d9a4:	ldr	w0, [sp, #108]
  40d9a8:	lsl	x0, x0, #4
  40d9ac:	add	x0, x1, x0
  40d9b0:	ldr	w0, [x0]
  40d9b4:	cmp	w0, #0x0
  40d9b8:	b.lt	40d9e8 <printf@plt+0xbff8>  // b.tstop
  40d9bc:	ldr	w0, [sp, #108]
  40d9c0:	cmp	w0, #0x0
  40d9c4:	b.ne	40d9d8 <printf@plt+0xbfe8>  // b.any
  40d9c8:	ldr	x0, [sp, #72]
  40d9cc:	ldr	w0, [x0, #8]
  40d9d0:	sub	w0, w0, #0x1
  40d9d4:	b	40d9e0 <printf@plt+0xbff0>
  40d9d8:	ldr	w0, [sp, #108]
  40d9dc:	sub	w0, w0, #0x1
  40d9e0:	str	w0, [sp, #108]
  40d9e4:	b	40d99c <printf@plt+0xbfac>
  40d9e8:	ldr	x0, [sp, #88]
  40d9ec:	cmp	x0, #0x0
  40d9f0:	b.eq	40d9fc <printf@plt+0xc00c>  // b.none
  40d9f4:	ldr	x0, [sp, #88]
  40d9f8:	bl	401890 <_ZdaPv@plt>
  40d9fc:	ldr	x0, [sp, #72]
  40da00:	ldr	x1, [x0]
  40da04:	ldr	w0, [sp, #108]
  40da08:	lsl	x0, x0, #4
  40da0c:	add	x0, x1, x0
  40da10:	ldr	w1, [sp, #68]
  40da14:	str	w1, [x0]
  40da18:	ldr	x0, [sp, #72]
  40da1c:	ldr	x1, [x0]
  40da20:	ldr	w0, [sp, #108]
  40da24:	lsl	x0, x0, #4
  40da28:	add	x0, x1, x0
  40da2c:	ldr	x1, [sp, #56]
  40da30:	str	x1, [x0, #8]
  40da34:	ldr	x0, [sp, #72]
  40da38:	ldr	w0, [x0, #12]
  40da3c:	add	w1, w0, #0x1
  40da40:	ldr	x0, [sp, #72]
  40da44:	str	w1, [x0, #12]
  40da48:	b	40da50 <printf@plt+0xc060>
  40da4c:	nop
  40da50:	ldp	x19, x20, [sp, #16]
  40da54:	ldr	x21, [sp, #32]
  40da58:	ldp	x29, x30, [sp], #112
  40da5c:	ret
  40da60:	stp	x29, x30, [sp, #-48]!
  40da64:	mov	x29, sp
  40da68:	str	x0, [sp, #24]
  40da6c:	str	w1, [sp, #20]
  40da70:	ldr	w0, [sp, #20]
  40da74:	mvn	w0, w0
  40da78:	lsr	w0, w0, #31
  40da7c:	and	w0, w0, #0xff
  40da80:	mov	w3, w0
  40da84:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40da88:	add	x2, x0, #0x650
  40da8c:	mov	w1, #0x2c                  	// #44
  40da90:	mov	w0, w3
  40da94:	bl	406f54 <printf@plt+0x5564>
  40da98:	ldr	w0, [sp, #20]
  40da9c:	ldr	x1, [sp, #24]
  40daa0:	ldr	w1, [x1, #8]
  40daa4:	udiv	w2, w0, w1
  40daa8:	mul	w1, w2, w1
  40daac:	sub	w0, w0, w1
  40dab0:	str	w0, [sp, #44]
  40dab4:	ldr	x0, [sp, #24]
  40dab8:	ldr	x1, [x0]
  40dabc:	ldr	w0, [sp, #44]
  40dac0:	lsl	x0, x0, #4
  40dac4:	add	x0, x1, x0
  40dac8:	ldr	w0, [x0]
  40dacc:	cmp	w0, #0x0
  40dad0:	b.lt	40db40 <printf@plt+0xc150>  // b.tstop
  40dad4:	ldr	x0, [sp, #24]
  40dad8:	ldr	x1, [x0]
  40dadc:	ldr	w0, [sp, #44]
  40dae0:	lsl	x0, x0, #4
  40dae4:	add	x0, x1, x0
  40dae8:	ldr	w0, [x0]
  40daec:	ldr	w1, [sp, #20]
  40daf0:	cmp	w1, w0
  40daf4:	b.ne	40db14 <printf@plt+0xc124>  // b.any
  40daf8:	ldr	x0, [sp, #24]
  40dafc:	ldr	x1, [x0]
  40db00:	ldr	w0, [sp, #44]
  40db04:	lsl	x0, x0, #4
  40db08:	add	x0, x1, x0
  40db0c:	ldr	x0, [x0, #8]
  40db10:	b	40db44 <printf@plt+0xc154>
  40db14:	ldr	w0, [sp, #44]
  40db18:	cmp	w0, #0x0
  40db1c:	b.ne	40db30 <printf@plt+0xc140>  // b.any
  40db20:	ldr	x0, [sp, #24]
  40db24:	ldr	w0, [x0, #8]
  40db28:	sub	w0, w0, #0x1
  40db2c:	b	40db38 <printf@plt+0xc148>
  40db30:	ldr	w0, [sp, #44]
  40db34:	sub	w0, w0, #0x1
  40db38:	str	w0, [sp, #44]
  40db3c:	b	40dab4 <printf@plt+0xc0c4>
  40db40:	mov	x0, #0x0                   	// #0
  40db44:	ldp	x29, x30, [sp], #48
  40db48:	ret
  40db4c:	sub	sp, sp, #0x10
  40db50:	str	x0, [sp, #8]
  40db54:	str	x1, [sp]
  40db58:	ldr	x0, [sp, #8]
  40db5c:	ldr	x1, [sp]
  40db60:	str	x1, [x0]
  40db64:	ldr	x0, [sp, #8]
  40db68:	str	wzr, [x0, #8]
  40db6c:	nop
  40db70:	add	sp, sp, #0x10
  40db74:	ret
  40db78:	sub	sp, sp, #0x30
  40db7c:	str	x0, [sp, #24]
  40db80:	str	x1, [sp, #16]
  40db84:	str	x2, [sp, #8]
  40db88:	ldr	x0, [sp, #24]
  40db8c:	ldr	x0, [x0]
  40db90:	ldr	w0, [x0, #8]
  40db94:	str	w0, [sp, #44]
  40db98:	ldr	x0, [sp, #24]
  40db9c:	ldr	x0, [x0]
  40dba0:	ldr	x0, [x0]
  40dba4:	str	x0, [sp, #32]
  40dba8:	ldr	x0, [sp, #24]
  40dbac:	ldr	w0, [x0, #8]
  40dbb0:	ldr	w1, [sp, #44]
  40dbb4:	cmp	w1, w0
  40dbb8:	b.ls	40dc5c <printf@plt+0xc26c>  // b.plast
  40dbbc:	ldr	x0, [sp, #24]
  40dbc0:	ldr	w0, [x0, #8]
  40dbc4:	mov	w0, w0
  40dbc8:	lsl	x0, x0, #4
  40dbcc:	ldr	x1, [sp, #32]
  40dbd0:	add	x0, x1, x0
  40dbd4:	ldr	w0, [x0]
  40dbd8:	cmp	w0, #0x0
  40dbdc:	b.lt	40dc44 <printf@plt+0xc254>  // b.tstop
  40dbe0:	ldr	x0, [sp, #24]
  40dbe4:	ldr	w0, [x0, #8]
  40dbe8:	mov	w0, w0
  40dbec:	lsl	x0, x0, #4
  40dbf0:	ldr	x1, [sp, #32]
  40dbf4:	add	x0, x1, x0
  40dbf8:	ldr	w1, [x0]
  40dbfc:	ldr	x0, [sp, #16]
  40dc00:	str	w1, [x0]
  40dc04:	ldr	x0, [sp, #24]
  40dc08:	ldr	w0, [x0, #8]
  40dc0c:	mov	w0, w0
  40dc10:	lsl	x0, x0, #4
  40dc14:	ldr	x1, [sp, #32]
  40dc18:	add	x0, x1, x0
  40dc1c:	ldr	x1, [x0, #8]
  40dc20:	ldr	x0, [sp, #8]
  40dc24:	str	x1, [x0]
  40dc28:	ldr	x0, [sp, #24]
  40dc2c:	ldr	w0, [x0, #8]
  40dc30:	add	w1, w0, #0x1
  40dc34:	ldr	x0, [sp, #24]
  40dc38:	str	w1, [x0, #8]
  40dc3c:	mov	w0, #0x1                   	// #1
  40dc40:	b	40dc60 <printf@plt+0xc270>
  40dc44:	ldr	x0, [sp, #24]
  40dc48:	ldr	w0, [x0, #8]
  40dc4c:	add	w1, w0, #0x1
  40dc50:	ldr	x0, [sp, #24]
  40dc54:	str	w1, [x0, #8]
  40dc58:	b	40dba8 <printf@plt+0xc1b8>
  40dc5c:	mov	w0, #0x0                   	// #0
  40dc60:	add	sp, sp, #0x30
  40dc64:	ret
  40dc68:	stp	x29, x30, [sp, #-64]!
  40dc6c:	mov	x29, sp
  40dc70:	str	x19, [sp, #16]
  40dc74:	str	x0, [sp, #40]
  40dc78:	ldr	x0, [sp, #40]
  40dc7c:	str	wzr, [x0]
  40dc80:	ldr	x0, [sp, #40]
  40dc84:	add	x0, x0, #0x8
  40dc88:	bl	40cc98 <printf@plt+0xb2a8>
  40dc8c:	ldr	x0, [sp, #40]
  40dc90:	add	x0, x0, #0x818
  40dc94:	bl	40d534 <printf@plt+0xbb44>
  40dc98:	str	wzr, [sp, #60]
  40dc9c:	ldr	w0, [sp, #60]
  40dca0:	cmp	w0, #0xff
  40dca4:	b.gt	40dcd0 <printf@plt+0xc2e0>
  40dca8:	ldr	x1, [sp, #40]
  40dcac:	ldrsw	x0, [sp, #60]
  40dcb0:	add	x0, x0, #0x2
  40dcb4:	lsl	x0, x0, #3
  40dcb8:	add	x0, x1, x0
  40dcbc:	str	xzr, [x0, #8]
  40dcc0:	ldr	w0, [sp, #60]
  40dcc4:	add	w0, w0, #0x1
  40dcc8:	str	w0, [sp, #60]
  40dccc:	b	40dc9c <printf@plt+0xc2ac>
  40dcd0:	str	wzr, [sp, #60]
  40dcd4:	ldr	w0, [sp, #60]
  40dcd8:	cmp	w0, #0xff
  40dcdc:	b.gt	40dd20 <printf@plt+0xc330>
  40dce0:	ldr	x1, [sp, #40]
  40dce4:	ldrsw	x0, [sp, #60]
  40dce8:	add	x0, x0, #0x104
  40dcec:	lsl	x0, x0, #3
  40dcf0:	add	x0, x1, x0
  40dcf4:	str	xzr, [x0, #8]
  40dcf8:	ldr	w0, [sp, #60]
  40dcfc:	add	w0, w0, #0x1
  40dd00:	str	w0, [sp, #60]
  40dd04:	b	40dcd4 <printf@plt+0xc2e4>
  40dd08:	mov	x19, x0
  40dd0c:	ldr	x0, [sp, #40]
  40dd10:	add	x0, x0, #0x8
  40dd14:	bl	40cd28 <printf@plt+0xb338>
  40dd18:	mov	x0, x19
  40dd1c:	bl	4019c0 <_Unwind_Resume@plt>
  40dd20:	nop
  40dd24:	ldr	x19, [sp, #16]
  40dd28:	ldp	x29, x30, [sp], #64
  40dd2c:	ret
  40dd30:	stp	x29, x30, [sp, #-32]!
  40dd34:	mov	x29, sp
  40dd38:	str	x0, [sp, #24]
  40dd3c:	ldr	x0, [sp, #24]
  40dd40:	add	x0, x0, #0x818
  40dd44:	bl	40d5c4 <printf@plt+0xbbd4>
  40dd48:	ldr	x0, [sp, #24]
  40dd4c:	add	x0, x0, #0x8
  40dd50:	bl	40cd28 <printf@plt+0xb338>
  40dd54:	nop
  40dd58:	ldp	x29, x30, [sp], #32
  40dd5c:	ret
  40dd60:	stp	x29, x30, [sp, #-64]!
  40dd64:	mov	x29, sp
  40dd68:	str	x19, [sp, #16]
  40dd6c:	str	x0, [sp, #40]
  40dd70:	strb	w1, [sp, #39]
  40dd74:	ldrb	w0, [sp, #39]
  40dd78:	ldr	x1, [sp, #40]
  40dd7c:	sxtw	x0, w0
  40dd80:	add	x0, x0, #0x2
  40dd84:	lsl	x0, x0, #3
  40dd88:	add	x0, x1, x0
  40dd8c:	ldr	x0, [x0, #8]
  40dd90:	cmp	x0, #0x0
  40dd94:	b.ne	40de34 <printf@plt+0xc444>  // b.any
  40dd98:	add	x3, sp, #0x30
  40dd9c:	mov	x2, #0x4                   	// #4
  40dda0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40dda4:	add	x1, x0, #0x678
  40dda8:	mov	x0, x3
  40ddac:	bl	401660 <memcpy@plt>
  40ddb0:	add	x19, sp, #0x30
  40ddb4:	add	x19, x19, #0x4
  40ddb8:	ldrb	w0, [sp, #39]
  40ddbc:	bl	40c974 <printf@plt+0xaf84>
  40ddc0:	mov	x1, x0
  40ddc4:	mov	x0, x19
  40ddc8:	bl	401770 <strcpy@plt>
  40ddcc:	mov	x0, #0x10                  	// #16
  40ddd0:	bl	40e274 <_Znwm@@Base>
  40ddd4:	str	x0, [sp, #56]
  40ddd8:	ldr	x0, [sp, #40]
  40dddc:	ldr	w0, [x0]
  40dde0:	add	w2, w0, #0x1
  40dde4:	ldr	x1, [sp, #40]
  40dde8:	str	w2, [x1]
  40ddec:	ldr	x1, [sp, #56]
  40ddf0:	str	w0, [x1]
  40ddf4:	ldr	x0, [sp, #56]
  40ddf8:	mov	w1, #0xffffffff            	// #-1
  40ddfc:	str	w1, [x0, #4]
  40de00:	add	x0, sp, #0x30
  40de04:	bl	40f2a8 <_ZdlPvm@@Base+0xf78>
  40de08:	mov	x1, x0
  40de0c:	ldr	x0, [sp, #56]
  40de10:	str	x1, [x0, #8]
  40de14:	ldrb	w0, [sp, #39]
  40de18:	ldr	x1, [sp, #40]
  40de1c:	sxtw	x0, w0
  40de20:	add	x0, x0, #0x2
  40de24:	lsl	x0, x0, #3
  40de28:	add	x0, x1, x0
  40de2c:	ldr	x1, [sp, #56]
  40de30:	str	x1, [x0, #8]
  40de34:	ldrb	w0, [sp, #39]
  40de38:	ldr	x1, [sp, #40]
  40de3c:	sxtw	x0, w0
  40de40:	add	x0, x0, #0x2
  40de44:	lsl	x0, x0, #3
  40de48:	add	x0, x1, x0
  40de4c:	ldr	x0, [x0, #8]
  40de50:	ldr	x19, [sp, #16]
  40de54:	ldp	x29, x30, [sp], #64
  40de58:	ret
  40de5c:	stp	x29, x30, [sp, #-32]!
  40de60:	mov	x29, sp
  40de64:	str	w0, [sp, #28]
  40de68:	ldr	w1, [sp, #28]
  40de6c:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40de70:	add	x0, x0, #0x408
  40de74:	bl	40e10c <printf@plt+0xc71c>
  40de78:	ldp	x29, x30, [sp], #32
  40de7c:	ret
  40de80:	stp	x29, x30, [sp, #-32]!
  40de84:	mov	x29, sp
  40de88:	str	x0, [sp, #24]
  40de8c:	ldr	x0, [sp, #24]
  40de90:	cmp	x0, #0x0
  40de94:	b.eq	40dec0 <printf@plt+0xc4d0>  // b.none
  40de98:	ldr	x0, [sp, #24]
  40de9c:	ldrb	w0, [x0]
  40dea0:	cmp	w0, #0x0
  40dea4:	b.eq	40dec0 <printf@plt+0xc4d0>  // b.none
  40dea8:	ldr	x0, [sp, #24]
  40deac:	ldrb	w0, [x0]
  40deb0:	cmp	w0, #0x20
  40deb4:	b.eq	40dec0 <printf@plt+0xc4d0>  // b.none
  40deb8:	mov	w0, #0x1                   	// #1
  40debc:	b	40dec4 <printf@plt+0xc4d4>
  40dec0:	mov	w0, #0x0                   	// #0
  40dec4:	mov	w3, w0
  40dec8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40decc:	add	x2, x0, #0x650
  40ded0:	mov	w1, #0x96                  	// #150
  40ded4:	mov	w0, w3
  40ded8:	bl	406f54 <printf@plt+0x5564>
  40dedc:	ldr	x0, [sp, #24]
  40dee0:	add	x0, x0, #0x1
  40dee4:	ldrb	w0, [x0]
  40dee8:	cmp	w0, #0x0
  40deec:	b.ne	40df0c <printf@plt+0xc51c>  // b.any
  40def0:	ldr	x0, [sp, #24]
  40def4:	ldrb	w0, [x0]
  40def8:	mov	w1, w0
  40defc:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40df00:	add	x0, x0, #0x408
  40df04:	bl	40dd60 <printf@plt+0xc370>
  40df08:	b	40df20 <printf@plt+0xc530>
  40df0c:	ldr	x1, [sp, #24]
  40df10:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40df14:	add	x0, x0, #0x408
  40df18:	bl	40dfc4 <printf@plt+0xc5d4>
  40df1c:	nop
  40df20:	ldp	x29, x30, [sp], #32
  40df24:	ret
  40df28:	sub	sp, sp, #0x20
  40df2c:	str	x0, [sp, #8]
  40df30:	ldr	x0, [sp, #8]
  40df34:	str	x0, [sp, #24]
  40df38:	ldr	x0, [sp, #24]
  40df3c:	ldr	x0, [x0, #8]
  40df40:	add	sp, sp, #0x20
  40df44:	ret
  40df48:	stp	x29, x30, [sp, #-32]!
  40df4c:	mov	x29, sp
  40df50:	str	w0, [sp, #28]
  40df54:	str	w1, [sp, #24]
  40df58:	ldr	w0, [sp, #28]
  40df5c:	cmp	w0, #0x1
  40df60:	b.ne	40df9c <printf@plt+0xc5ac>  // b.any
  40df64:	ldr	w1, [sp, #24]
  40df68:	mov	w0, #0xffff                	// #65535
  40df6c:	cmp	w1, w0
  40df70:	b.ne	40df9c <printf@plt+0xc5ac>  // b.any
  40df74:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40df78:	add	x0, x0, #0x408
  40df7c:	bl	40dc68 <printf@plt+0xc278>
  40df80:	adrp	x0, 425000 <_Znam@GLIBCXX_3.4>
  40df84:	add	x2, x0, #0x1f0
  40df88:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40df8c:	add	x1, x0, #0x408
  40df90:	adrp	x0, 40d000 <printf@plt+0xb610>
  40df94:	add	x0, x0, #0xd30
  40df98:	bl	401860 <__cxa_atexit@plt>
  40df9c:	nop
  40dfa0:	ldp	x29, x30, [sp], #32
  40dfa4:	ret
  40dfa8:	stp	x29, x30, [sp, #-16]!
  40dfac:	mov	x29, sp
  40dfb0:	mov	w1, #0xffff                	// #65535
  40dfb4:	mov	w0, #0x1                   	// #1
  40dfb8:	bl	40df48 <printf@plt+0xc558>
  40dfbc:	ldp	x29, x30, [sp], #16
  40dfc0:	ret
  40dfc4:	stp	x29, x30, [sp, #-64]!
  40dfc8:	mov	x29, sp
  40dfcc:	str	x0, [sp, #24]
  40dfd0:	str	x1, [sp, #16]
  40dfd4:	ldr	x0, [sp, #16]
  40dfd8:	ldrb	w0, [x0]
  40dfdc:	cmp	w0, #0x63
  40dfe0:	b.ne	40e08c <printf@plt+0xc69c>  // b.any
  40dfe4:	ldr	x0, [sp, #16]
  40dfe8:	add	x0, x0, #0x1
  40dfec:	ldrb	w0, [x0]
  40dff0:	cmp	w0, #0x68
  40dff4:	b.ne	40e08c <printf@plt+0xc69c>  // b.any
  40dff8:	ldr	x0, [sp, #16]
  40dffc:	add	x0, x0, #0x2
  40e000:	ldrb	w0, [x0]
  40e004:	cmp	w0, #0x61
  40e008:	b.ne	40e08c <printf@plt+0xc69c>  // b.any
  40e00c:	ldr	x0, [sp, #16]
  40e010:	add	x0, x0, #0x3
  40e014:	ldrb	w0, [x0]
  40e018:	cmp	w0, #0x72
  40e01c:	b.ne	40e08c <printf@plt+0xc69c>  // b.any
  40e020:	ldr	x0, [sp, #16]
  40e024:	add	x0, x0, #0x4
  40e028:	add	x1, sp, #0x28
  40e02c:	mov	w2, #0xa                   	// #10
  40e030:	bl	401710 <strtol@plt>
  40e034:	str	x0, [sp, #48]
  40e038:	ldr	x0, [sp, #16]
  40e03c:	add	x1, x0, #0x4
  40e040:	ldr	x0, [sp, #40]
  40e044:	cmp	x1, x0
  40e048:	b.eq	40e08c <printf@plt+0xc69c>  // b.none
  40e04c:	ldr	x0, [sp, #40]
  40e050:	ldrb	w0, [x0]
  40e054:	cmp	w0, #0x0
  40e058:	b.ne	40e08c <printf@plt+0xc69c>  // b.any
  40e05c:	ldr	x0, [sp, #48]
  40e060:	cmp	x0, #0x0
  40e064:	b.lt	40e08c <printf@plt+0xc69c>  // b.tstop
  40e068:	ldr	x0, [sp, #48]
  40e06c:	cmp	x0, #0xff
  40e070:	b.gt	40e08c <printf@plt+0xc69c>
  40e074:	ldr	x0, [sp, #48]
  40e078:	and	w0, w0, #0xff
  40e07c:	mov	w1, w0
  40e080:	ldr	x0, [sp, #24]
  40e084:	bl	40dd60 <printf@plt+0xc370>
  40e088:	b	40e104 <printf@plt+0xc714>
  40e08c:	ldr	x0, [sp, #24]
  40e090:	add	x0, x0, #0x8
  40e094:	add	x1, sp, #0x10
  40e098:	bl	40d2c8 <printf@plt+0xb8d8>
  40e09c:	str	x0, [sp, #56]
  40e0a0:	ldr	x0, [sp, #56]
  40e0a4:	cmp	x0, #0x0
  40e0a8:	b.ne	40e100 <printf@plt+0xc710>  // b.any
  40e0ac:	mov	x0, #0x10                  	// #16
  40e0b0:	bl	401630 <_Znam@plt>
  40e0b4:	str	x0, [sp, #56]
  40e0b8:	ldr	x0, [sp, #24]
  40e0bc:	ldr	w0, [x0]
  40e0c0:	add	w2, w0, #0x1
  40e0c4:	ldr	x1, [sp, #24]
  40e0c8:	str	w2, [x1]
  40e0cc:	ldr	x1, [sp, #56]
  40e0d0:	str	w0, [x1]
  40e0d4:	ldr	x0, [sp, #56]
  40e0d8:	mov	w1, #0xffffffff            	// #-1
  40e0dc:	str	w1, [x0, #4]
  40e0e0:	ldr	x0, [sp, #24]
  40e0e4:	add	x0, x0, #0x8
  40e0e8:	ldr	x1, [sp, #16]
  40e0ec:	ldr	x2, [sp, #56]
  40e0f0:	bl	40cda0 <printf@plt+0xb3b0>
  40e0f4:	mov	x1, x0
  40e0f8:	ldr	x0, [sp, #56]
  40e0fc:	str	x1, [x0, #8]
  40e100:	ldr	x0, [sp, #56]
  40e104:	ldp	x29, x30, [sp], #64
  40e108:	ret
  40e10c:	stp	x29, x30, [sp, #-48]!
  40e110:	mov	x29, sp
  40e114:	str	x0, [sp, #24]
  40e118:	str	w1, [sp, #20]
  40e11c:	ldr	w0, [sp, #20]
  40e120:	cmp	w0, #0x0
  40e124:	b.lt	40e1c8 <printf@plt+0xc7d8>  // b.tstop
  40e128:	ldr	w0, [sp, #20]
  40e12c:	cmp	w0, #0xff
  40e130:	b.gt	40e1c8 <printf@plt+0xc7d8>
  40e134:	ldr	x1, [sp, #24]
  40e138:	ldrsw	x0, [sp, #20]
  40e13c:	add	x0, x0, #0x104
  40e140:	lsl	x0, x0, #3
  40e144:	add	x0, x1, x0
  40e148:	ldr	x0, [x0, #8]
  40e14c:	cmp	x0, #0x0
  40e150:	b.ne	40e1ac <printf@plt+0xc7bc>  // b.any
  40e154:	mov	x0, #0x10                  	// #16
  40e158:	bl	40e274 <_Znwm@@Base>
  40e15c:	str	x0, [sp, #32]
  40e160:	ldr	x0, [sp, #24]
  40e164:	ldr	w0, [x0]
  40e168:	add	w2, w0, #0x1
  40e16c:	ldr	x1, [sp, #24]
  40e170:	str	w2, [x1]
  40e174:	ldr	x1, [sp, #32]
  40e178:	str	w0, [x1]
  40e17c:	ldr	x0, [sp, #32]
  40e180:	ldr	w1, [sp, #20]
  40e184:	str	w1, [x0, #4]
  40e188:	ldr	x0, [sp, #32]
  40e18c:	str	xzr, [x0, #8]
  40e190:	ldr	x1, [sp, #24]
  40e194:	ldrsw	x0, [sp, #20]
  40e198:	add	x0, x0, #0x104
  40e19c:	lsl	x0, x0, #3
  40e1a0:	add	x0, x1, x0
  40e1a4:	ldr	x1, [sp, #32]
  40e1a8:	str	x1, [x0, #8]
  40e1ac:	ldr	x1, [sp, #24]
  40e1b0:	ldrsw	x0, [sp, #20]
  40e1b4:	add	x0, x0, #0x104
  40e1b8:	lsl	x0, x0, #3
  40e1bc:	add	x0, x1, x0
  40e1c0:	ldr	x0, [x0, #8]
  40e1c4:	b	40e23c <printf@plt+0xc84c>
  40e1c8:	ldr	x0, [sp, #24]
  40e1cc:	add	x0, x0, #0x818
  40e1d0:	ldr	w1, [sp, #20]
  40e1d4:	bl	40da60 <printf@plt+0xc070>
  40e1d8:	str	x0, [sp, #40]
  40e1dc:	ldr	x0, [sp, #40]
  40e1e0:	cmp	x0, #0x0
  40e1e4:	b.ne	40e238 <printf@plt+0xc848>  // b.any
  40e1e8:	mov	x0, #0x10                  	// #16
  40e1ec:	bl	401630 <_Znam@plt>
  40e1f0:	str	x0, [sp, #40]
  40e1f4:	ldr	x0, [sp, #24]
  40e1f8:	ldr	w0, [x0]
  40e1fc:	add	w2, w0, #0x1
  40e200:	ldr	x1, [sp, #24]
  40e204:	str	w2, [x1]
  40e208:	ldr	x1, [sp, #40]
  40e20c:	str	w0, [x1]
  40e210:	ldr	x0, [sp, #40]
  40e214:	ldr	w1, [sp, #20]
  40e218:	str	w1, [x0, #4]
  40e21c:	ldr	x0, [sp, #40]
  40e220:	str	xzr, [x0, #8]
  40e224:	ldr	x0, [sp, #24]
  40e228:	add	x0, x0, #0x818
  40e22c:	ldr	x2, [sp, #40]
  40e230:	ldr	w1, [sp, #20]
  40e234:	bl	40d65c <printf@plt+0xbc6c>
  40e238:	ldr	x0, [sp, #40]
  40e23c:	ldp	x29, x30, [sp], #48
  40e240:	ret
  40e244:	stp	x29, x30, [sp, #-32]!
  40e248:	mov	x29, sp
  40e24c:	str	x0, [sp, #24]
  40e250:	ldr	x0, [sp, #24]
  40e254:	bl	4016b0 <strlen@plt>
  40e258:	mov	x2, x0
  40e25c:	ldr	x1, [sp, #24]
  40e260:	mov	w0, #0x2                   	// #2
  40e264:	bl	401900 <write@plt>
  40e268:	nop
  40e26c:	ldp	x29, x30, [sp], #32
  40e270:	ret

000000000040e274 <_Znwm@@Base>:
  40e274:	stp	x29, x30, [sp, #-48]!
  40e278:	mov	x29, sp
  40e27c:	str	x0, [sp, #24]
  40e280:	ldr	x0, [sp, #24]
  40e284:	cmp	x0, #0x0
  40e288:	b.ne	40e298 <_Znwm@@Base+0x24>  // b.any
  40e28c:	ldr	x0, [sp, #24]
  40e290:	add	x0, x0, #0x1
  40e294:	str	x0, [sp, #24]
  40e298:	ldr	x0, [sp, #24]
  40e29c:	mov	w0, w0
  40e2a0:	bl	401910 <malloc@plt>
  40e2a4:	str	x0, [sp, #40]
  40e2a8:	ldr	x0, [sp, #40]
  40e2ac:	cmp	x0, #0x0
  40e2b0:	b.ne	40e2f8 <_Znwm@@Base+0x84>  // b.any
  40e2b4:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40e2b8:	add	x0, x0, #0x818
  40e2bc:	ldr	x0, [x0]
  40e2c0:	cmp	x0, #0x0
  40e2c4:	b.eq	40e2e4 <_Znwm@@Base+0x70>  // b.none
  40e2c8:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40e2cc:	add	x0, x0, #0x818
  40e2d0:	ldr	x0, [x0]
  40e2d4:	bl	40e244 <printf@plt+0xc854>
  40e2d8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40e2dc:	add	x0, x0, #0x688
  40e2e0:	bl	40e244 <printf@plt+0xc854>
  40e2e4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40e2e8:	add	x0, x0, #0x690
  40e2ec:	bl	40e244 <printf@plt+0xc854>
  40e2f0:	mov	w0, #0xffffffff            	// #-1
  40e2f4:	bl	401760 <_exit@plt>
  40e2f8:	ldr	x0, [sp, #40]
  40e2fc:	ldp	x29, x30, [sp], #48
  40e300:	ret

000000000040e304 <_ZdlPv@@Base>:
  40e304:	stp	x29, x30, [sp, #-32]!
  40e308:	mov	x29, sp
  40e30c:	str	x0, [sp, #24]
  40e310:	ldr	x0, [sp, #24]
  40e314:	cmp	x0, #0x0
  40e318:	b.eq	40e324 <_ZdlPv@@Base+0x20>  // b.none
  40e31c:	ldr	x0, [sp, #24]
  40e320:	bl	401720 <free@plt>
  40e324:	nop
  40e328:	ldp	x29, x30, [sp], #32
  40e32c:	ret

000000000040e330 <_ZdlPvm@@Base>:
  40e330:	stp	x29, x30, [sp, #-32]!
  40e334:	mov	x29, sp
  40e338:	str	x0, [sp, #24]
  40e33c:	str	x1, [sp, #16]
  40e340:	ldr	x0, [sp, #24]
  40e344:	cmp	x0, #0x0
  40e348:	b.eq	40e354 <_ZdlPvm@@Base+0x24>  // b.none
  40e34c:	ldr	x0, [sp, #24]
  40e350:	bl	401720 <free@plt>
  40e354:	nop
  40e358:	ldp	x29, x30, [sp], #32
  40e35c:	ret
  40e360:	stp	x29, x30, [sp, #-64]!
  40e364:	mov	x29, sp
  40e368:	strb	w0, [sp, #31]
  40e36c:	str	w1, [sp, #24]
  40e370:	str	w2, [sp, #20]
  40e374:	str	w3, [sp, #16]
  40e378:	ldr	w0, [sp, #20]
  40e37c:	str	w0, [sp, #60]
  40e380:	ldr	w0, [sp, #16]
  40e384:	str	w0, [sp, #56]
  40e388:	str	wzr, [sp, #52]
  40e38c:	ldr	w0, [sp, #52]
  40e390:	cmp	w0, #0x7
  40e394:	b.gt	40e4d0 <_ZdlPvm@@Base+0x1a0>
  40e398:	mov	x0, #0x3                   	// #3
  40e39c:	bl	401630 <_Znam@plt>
  40e3a0:	str	x0, [sp, #40]
  40e3a4:	ldr	x0, [sp, #40]
  40e3a8:	ldrb	w1, [sp, #31]
  40e3ac:	strb	w1, [x0]
  40e3b0:	ldr	w0, [sp, #52]
  40e3b4:	and	w1, w0, #0xff
  40e3b8:	ldr	x0, [sp, #40]
  40e3bc:	add	x0, x0, #0x1
  40e3c0:	add	w1, w1, #0x30
  40e3c4:	and	w1, w1, #0xff
  40e3c8:	strb	w1, [x0]
  40e3cc:	ldr	x0, [sp, #40]
  40e3d0:	add	x0, x0, #0x2
  40e3d4:	strb	wzr, [x0]
  40e3d8:	ldr	w1, [sp, #24]
  40e3dc:	ldr	w0, [sp, #52]
  40e3e0:	add	w1, w1, w0
  40e3e4:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40e3e8:	add	x2, x0, #0x430
  40e3ec:	sxtw	x1, w1
  40e3f0:	mov	x0, x1
  40e3f4:	lsl	x0, x0, #1
  40e3f8:	add	x0, x0, x1
  40e3fc:	lsl	x0, x0, #3
  40e400:	add	x0, x2, x0
  40e404:	ldr	x1, [sp, #40]
  40e408:	str	x1, [x0]
  40e40c:	ldr	w0, [sp, #60]
  40e410:	scvtf	d0, w0
  40e414:	ldr	w1, [sp, #24]
  40e418:	ldr	w0, [sp, #52]
  40e41c:	add	w1, w1, w0
  40e420:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  40e424:	movk	x0, #0x4039, lsl #48
  40e428:	fmov	d1, x0
  40e42c:	fdiv	d0, d0, d1
  40e430:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40e434:	add	x2, x0, #0x430
  40e438:	sxtw	x1, w1
  40e43c:	mov	x0, x1
  40e440:	lsl	x0, x0, #1
  40e444:	add	x0, x0, x1
  40e448:	lsl	x0, x0, #3
  40e44c:	add	x0, x2, x0
  40e450:	str	d0, [x0, #8]
  40e454:	ldr	w0, [sp, #56]
  40e458:	scvtf	d0, w0
  40e45c:	ldr	w1, [sp, #24]
  40e460:	ldr	w0, [sp, #52]
  40e464:	add	w1, w1, w0
  40e468:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  40e46c:	movk	x0, #0x4039, lsl #48
  40e470:	fmov	d1, x0
  40e474:	fdiv	d0, d0, d1
  40e478:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40e47c:	add	x2, x0, #0x430
  40e480:	sxtw	x1, w1
  40e484:	mov	x0, x1
  40e488:	lsl	x0, x0, #1
  40e48c:	add	x0, x0, x1
  40e490:	lsl	x0, x0, #3
  40e494:	add	x0, x2, x0
  40e498:	str	d0, [x0, #16]
  40e49c:	ldr	w0, [sp, #60]
  40e4a0:	str	w0, [sp, #36]
  40e4a4:	ldr	w0, [sp, #56]
  40e4a8:	str	w0, [sp, #60]
  40e4ac:	ldr	w0, [sp, #36]
  40e4b0:	lsr	w1, w0, #31
  40e4b4:	add	w0, w1, w0
  40e4b8:	asr	w0, w0, #1
  40e4bc:	str	w0, [sp, #56]
  40e4c0:	ldr	w0, [sp, #52]
  40e4c4:	add	w0, w0, #0x1
  40e4c8:	str	w0, [sp, #52]
  40e4cc:	b	40e38c <_ZdlPvm@@Base+0x5c>
  40e4d0:	nop
  40e4d4:	ldp	x29, x30, [sp], #64
  40e4d8:	ret
  40e4dc:	stp	x29, x30, [sp, #-64]!
  40e4e0:	mov	x29, sp
  40e4e4:	str	x0, [sp, #40]
  40e4e8:	str	w1, [sp, #36]
  40e4ec:	str	d0, [sp, #24]
  40e4f0:	str	d1, [sp, #16]
  40e4f4:	ldr	x0, [sp, #40]
  40e4f8:	bl	4016b0 <strlen@plt>
  40e4fc:	add	x0, x0, #0x1
  40e500:	bl	401630 <_Znam@plt>
  40e504:	str	x0, [sp, #56]
  40e508:	ldr	x1, [sp, #40]
  40e50c:	ldr	x0, [sp, #56]
  40e510:	bl	401770 <strcpy@plt>
  40e514:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40e518:	add	x2, x0, #0x430
  40e51c:	ldrsw	x1, [sp, #36]
  40e520:	mov	x0, x1
  40e524:	lsl	x0, x0, #1
  40e528:	add	x0, x0, x1
  40e52c:	lsl	x0, x0, #3
  40e530:	add	x0, x2, x0
  40e534:	ldr	x1, [sp, #56]
  40e538:	str	x1, [x0]
  40e53c:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40e540:	add	x2, x0, #0x430
  40e544:	ldrsw	x1, [sp, #36]
  40e548:	mov	x0, x1
  40e54c:	lsl	x0, x0, #1
  40e550:	add	x0, x0, x1
  40e554:	lsl	x0, x0, #3
  40e558:	add	x0, x2, x0
  40e55c:	ldr	d0, [sp, #24]
  40e560:	str	d0, [x0, #8]
  40e564:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40e568:	add	x2, x0, #0x430
  40e56c:	ldrsw	x1, [sp, #36]
  40e570:	mov	x0, x1
  40e574:	lsl	x0, x0, #1
  40e578:	add	x0, x0, x1
  40e57c:	lsl	x0, x0, #3
  40e580:	add	x0, x2, x0
  40e584:	ldr	d0, [sp, #16]
  40e588:	str	d0, [x0, #16]
  40e58c:	nop
  40e590:	ldp	x29, x30, [sp], #64
  40e594:	ret
  40e598:	stp	x29, x30, [sp, #-32]!
  40e59c:	mov	x29, sp
  40e5a0:	str	x0, [sp, #24]
  40e5a4:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40e5a8:	add	x0, x0, #0x808
  40e5ac:	ldr	w0, [x0]
  40e5b0:	cmp	w0, #0x0
  40e5b4:	b.ne	40e704 <_ZdlPvm@@Base+0x3d4>  // b.any
  40e5b8:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40e5bc:	add	x0, x0, #0x808
  40e5c0:	mov	w1, #0x1                   	// #1
  40e5c4:	str	w1, [x0]
  40e5c8:	mov	w3, #0x349                 	// #841
  40e5cc:	mov	w2, #0x4a5                 	// #1189
  40e5d0:	mov	w1, #0x0                   	// #0
  40e5d4:	mov	w0, #0x61                  	// #97
  40e5d8:	bl	40e360 <_ZdlPvm@@Base+0x30>
  40e5dc:	mov	w3, #0x3e8                 	// #1000
  40e5e0:	mov	w2, #0x586                 	// #1414
  40e5e4:	mov	w1, #0x8                   	// #8
  40e5e8:	mov	w0, #0x62                  	// #98
  40e5ec:	bl	40e360 <_ZdlPvm@@Base+0x30>
  40e5f0:	mov	w3, #0x395                 	// #917
  40e5f4:	mov	w2, #0x511                 	// #1297
  40e5f8:	mov	w1, #0x10                  	// #16
  40e5fc:	mov	w0, #0x63                  	// #99
  40e600:	bl	40e360 <_ZdlPvm@@Base+0x30>
  40e604:	mov	w3, #0x303                 	// #771
  40e608:	mov	w2, #0x442                 	// #1090
  40e60c:	mov	w1, #0x18                  	// #24
  40e610:	mov	w0, #0x64                  	// #100
  40e614:	bl	40e360 <_ZdlPvm@@Base+0x30>
  40e618:	fmov	d1, #8.500000000000000000e+00
  40e61c:	fmov	d0, #1.100000000000000000e+01
  40e620:	mov	w1, #0x20                  	// #32
  40e624:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40e628:	add	x0, x0, #0x6a8
  40e62c:	bl	40e4dc <_ZdlPvm@@Base+0x1ac>
  40e630:	fmov	d1, #8.500000000000000000e+00
  40e634:	fmov	d0, #1.400000000000000000e+01
  40e638:	mov	w1, #0x21                  	// #33
  40e63c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40e640:	add	x0, x0, #0x6b0
  40e644:	bl	40e4dc <_ZdlPvm@@Base+0x1ac>
  40e648:	fmov	d1, #1.100000000000000000e+01
  40e64c:	fmov	d0, #1.700000000000000000e+01
  40e650:	mov	w1, #0x22                  	// #34
  40e654:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40e658:	add	x0, x0, #0x6b8
  40e65c:	bl	40e4dc <_ZdlPvm@@Base+0x1ac>
  40e660:	fmov	d1, #1.700000000000000000e+01
  40e664:	fmov	d0, #1.100000000000000000e+01
  40e668:	mov	w1, #0x23                  	// #35
  40e66c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40e670:	add	x0, x0, #0x6c0
  40e674:	bl	40e4dc <_ZdlPvm@@Base+0x1ac>
  40e678:	fmov	d1, #5.500000000000000000e+00
  40e67c:	fmov	d0, #8.500000000000000000e+00
  40e680:	mov	w1, #0x24                  	// #36
  40e684:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40e688:	add	x0, x0, #0x6c8
  40e68c:	bl	40e4dc <_ZdlPvm@@Base+0x1ac>
  40e690:	fmov	d1, #7.500000000000000000e+00
  40e694:	fmov	d0, #1.000000000000000000e+01
  40e698:	mov	w1, #0x25                  	// #37
  40e69c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40e6a0:	add	x0, x0, #0x6d8
  40e6a4:	bl	40e4dc <_ZdlPvm@@Base+0x1ac>
  40e6a8:	mov	x0, #0x800000000000        	// #140737488355328
  40e6ac:	movk	x0, #0x4010, lsl #48
  40e6b0:	fmov	d1, x0
  40e6b4:	fmov	d0, #9.500000000000000000e+00
  40e6b8:	mov	w1, #0x26                  	// #38
  40e6bc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40e6c0:	add	x0, x0, #0x6e8
  40e6c4:	bl	40e4dc <_ZdlPvm@@Base+0x1ac>
  40e6c8:	fmov	d1, #3.875000000000000000e+00
  40e6cc:	fmov	d0, #7.500000000000000000e+00
  40e6d0:	mov	w1, #0x27                  	// #39
  40e6d4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40e6d8:	add	x0, x0, #0x6f0
  40e6dc:	bl	40e4dc <_ZdlPvm@@Base+0x1ac>
  40e6e0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40e6e4:	ldr	d1, [x0, #1792]
  40e6e8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40e6ec:	ldr	d0, [x0, #1800]
  40e6f0:	mov	w1, #0x28                  	// #40
  40e6f4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40e6f8:	add	x0, x0, #0x6f8
  40e6fc:	bl	40e4dc <_ZdlPvm@@Base+0x1ac>
  40e700:	b	40e708 <_ZdlPvm@@Base+0x3d8>
  40e704:	nop
  40e708:	ldp	x29, x30, [sp], #32
  40e70c:	ret
  40e710:	stp	x29, x30, [sp, #-32]!
  40e714:	mov	x29, sp
  40e718:	str	w0, [sp, #28]
  40e71c:	str	w1, [sp, #24]
  40e720:	ldr	w0, [sp, #28]
  40e724:	cmp	w0, #0x1
  40e728:	b.ne	40e748 <_ZdlPvm@@Base+0x418>  // b.any
  40e72c:	ldr	w1, [sp, #24]
  40e730:	mov	w0, #0xffff                	// #65535
  40e734:	cmp	w1, w0
  40e738:	b.ne	40e748 <_ZdlPvm@@Base+0x418>  // b.any
  40e73c:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40e740:	add	x0, x0, #0x810
  40e744:	bl	40e598 <_ZdlPvm@@Base+0x268>
  40e748:	nop
  40e74c:	ldp	x29, x30, [sp], #32
  40e750:	ret
  40e754:	stp	x29, x30, [sp, #-16]!
  40e758:	mov	x29, sp
  40e75c:	mov	w1, #0xffff                	// #65535
  40e760:	mov	w0, #0x1                   	// #1
  40e764:	bl	40e710 <_ZdlPvm@@Base+0x3e0>
  40e768:	ldp	x29, x30, [sp], #16
  40e76c:	ret
  40e770:	stp	x29, x30, [sp, #-48]!
  40e774:	mov	x29, sp
  40e778:	str	x0, [sp, #24]
  40e77c:	ldr	x0, [sp, #24]
  40e780:	cmp	x0, #0x0
  40e784:	cset	w0, ne  // ne = any
  40e788:	and	w0, w0, #0xff
  40e78c:	mov	w3, w0
  40e790:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40e794:	add	x2, x0, #0x710
  40e798:	mov	w1, #0x1b                  	// #27
  40e79c:	mov	w0, w3
  40e7a0:	bl	406f54 <printf@plt+0x5564>
  40e7a4:	str	xzr, [sp, #40]
  40e7a8:	ldr	x0, [sp, #24]
  40e7ac:	ldrb	w0, [x0]
  40e7b0:	cmp	w0, #0x0
  40e7b4:	b.eq	40e830 <_ZdlPvm@@Base+0x500>  // b.none
  40e7b8:	ldr	x0, [sp, #40]
  40e7bc:	lsl	x0, x0, #4
  40e7c0:	str	x0, [sp, #40]
  40e7c4:	ldr	x0, [sp, #24]
  40e7c8:	add	x1, x0, #0x1
  40e7cc:	str	x1, [sp, #24]
  40e7d0:	ldrb	w0, [x0]
  40e7d4:	and	x0, x0, #0xff
  40e7d8:	ldr	x1, [sp, #40]
  40e7dc:	add	x0, x1, x0
  40e7e0:	str	x0, [sp, #40]
  40e7e4:	ldr	x0, [sp, #40]
  40e7e8:	and	x0, x0, #0xf0000000
  40e7ec:	str	x0, [sp, #32]
  40e7f0:	ldr	x0, [sp, #32]
  40e7f4:	cmp	x0, #0x0
  40e7f8:	cset	w0, ne  // ne = any
  40e7fc:	and	w0, w0, #0xff
  40e800:	cmp	w0, #0x0
  40e804:	b.eq	40e7a8 <_ZdlPvm@@Base+0x478>  // b.none
  40e808:	ldr	x0, [sp, #32]
  40e80c:	lsr	x0, x0, #24
  40e810:	ldr	x1, [sp, #40]
  40e814:	eor	x0, x1, x0
  40e818:	str	x0, [sp, #40]
  40e81c:	ldr	x1, [sp, #40]
  40e820:	ldr	x0, [sp, #32]
  40e824:	eor	x0, x1, x0
  40e828:	str	x0, [sp, #40]
  40e82c:	b	40e7a8 <_ZdlPvm@@Base+0x478>
  40e830:	ldr	x0, [sp, #40]
  40e834:	ldp	x29, x30, [sp], #48
  40e838:	ret
  40e83c:	stp	x29, x30, [sp, #-48]!
  40e840:	mov	x29, sp
  40e844:	str	w0, [sp, #28]
  40e848:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40e84c:	add	x0, x0, #0x730
  40e850:	str	x0, [sp, #40]
  40e854:	ldr	x0, [sp, #40]
  40e858:	ldr	w0, [x0]
  40e85c:	ldr	w1, [sp, #28]
  40e860:	cmp	w1, w0
  40e864:	b.cc	40e8ac <_ZdlPvm@@Base+0x57c>  // b.lo, b.ul, b.last
  40e868:	ldr	x0, [sp, #40]
  40e86c:	ldr	w0, [x0]
  40e870:	cmp	w0, #0x0
  40e874:	b.ne	40e89c <_ZdlPvm@@Base+0x56c>  // b.any
  40e878:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40e87c:	add	x3, x0, #0x2e0
  40e880:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40e884:	add	x2, x0, #0x2e0
  40e888:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40e88c:	add	x1, x0, #0x2e0
  40e890:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40e894:	add	x0, x0, #0x788
  40e898:	bl	4072ac <printf@plt+0x58bc>
  40e89c:	ldr	x0, [sp, #40]
  40e8a0:	add	x0, x0, #0x4
  40e8a4:	str	x0, [sp, #40]
  40e8a8:	b	40e854 <_ZdlPvm@@Base+0x524>
  40e8ac:	ldr	x0, [sp, #40]
  40e8b0:	ldr	w0, [x0]
  40e8b4:	ldp	x29, x30, [sp], #48
  40e8b8:	ret
  40e8bc:	stp	x29, x30, [sp, #-80]!
  40e8c0:	mov	x29, sp
  40e8c4:	str	x19, [sp, #16]
  40e8c8:	str	x0, [sp, #56]
  40e8cc:	str	x1, [sp, #48]
  40e8d0:	str	x2, [sp, #40]
  40e8d4:	str	w3, [sp, #36]
  40e8d8:	str	w4, [sp, #32]
  40e8dc:	str	xzr, [sp, #72]
  40e8e0:	ldr	w0, [sp, #36]
  40e8e4:	cmp	w0, #0x0
  40e8e8:	b.eq	40e8fc <_ZdlPvm@@Base+0x5cc>  // b.none
  40e8ec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40e8f0:	add	x0, x0, #0x7a8
  40e8f4:	bl	401950 <getenv@plt>
  40e8f8:	str	x0, [sp, #72]
  40e8fc:	str	xzr, [sp, #64]
  40e900:	ldr	x0, [sp, #48]
  40e904:	cmp	x0, #0x0
  40e908:	b.eq	40e918 <_ZdlPvm@@Base+0x5e8>  // b.none
  40e90c:	ldr	x0, [sp, #48]
  40e910:	bl	401950 <getenv@plt>
  40e914:	str	x0, [sp, #64]
  40e918:	ldr	x0, [sp, #64]
  40e91c:	cmp	x0, #0x0
  40e920:	b.eq	40e944 <_ZdlPvm@@Base+0x614>  // b.none
  40e924:	ldr	x0, [sp, #64]
  40e928:	ldrb	w0, [x0]
  40e92c:	cmp	w0, #0x0
  40e930:	b.eq	40e944 <_ZdlPvm@@Base+0x614>  // b.none
  40e934:	ldr	x0, [sp, #64]
  40e938:	bl	4016b0 <strlen@plt>
  40e93c:	add	x1, x0, #0x1
  40e940:	b	40e948 <_ZdlPvm@@Base+0x618>
  40e944:	mov	x1, #0x0                   	// #0
  40e948:	ldr	w0, [sp, #32]
  40e94c:	cmp	w0, #0x0
  40e950:	b.eq	40e95c <_ZdlPvm@@Base+0x62c>  // b.none
  40e954:	mov	x0, #0x2                   	// #2
  40e958:	b	40e960 <_ZdlPvm@@Base+0x630>
  40e95c:	mov	x0, #0x0                   	// #0
  40e960:	add	x19, x1, x0
  40e964:	ldr	x0, [sp, #72]
  40e968:	cmp	x0, #0x0
  40e96c:	b.eq	40e990 <_ZdlPvm@@Base+0x660>  // b.none
  40e970:	ldr	x0, [sp, #72]
  40e974:	ldrb	w0, [x0]
  40e978:	cmp	w0, #0x0
  40e97c:	b.eq	40e990 <_ZdlPvm@@Base+0x660>  // b.none
  40e980:	ldr	x0, [sp, #72]
  40e984:	bl	4016b0 <strlen@plt>
  40e988:	add	x0, x0, #0x1
  40e98c:	b	40e994 <_ZdlPvm@@Base+0x664>
  40e990:	mov	x0, #0x0                   	// #0
  40e994:	add	x19, x0, x19
  40e998:	ldr	x0, [sp, #40]
  40e99c:	cmp	x0, #0x0
  40e9a0:	b.eq	40e9c0 <_ZdlPvm@@Base+0x690>  // b.none
  40e9a4:	ldr	x0, [sp, #40]
  40e9a8:	ldrb	w0, [x0]
  40e9ac:	cmp	w0, #0x0
  40e9b0:	b.eq	40e9c0 <_ZdlPvm@@Base+0x690>  // b.none
  40e9b4:	ldr	x0, [sp, #40]
  40e9b8:	bl	4016b0 <strlen@plt>
  40e9bc:	b	40e9c4 <_ZdlPvm@@Base+0x694>
  40e9c0:	mov	x0, #0x0                   	// #0
  40e9c4:	add	x0, x0, x19
  40e9c8:	add	x0, x0, #0x1
  40e9cc:	bl	401630 <_Znam@plt>
  40e9d0:	mov	x1, x0
  40e9d4:	ldr	x0, [sp, #56]
  40e9d8:	str	x1, [x0]
  40e9dc:	ldr	x0, [sp, #56]
  40e9e0:	ldr	x0, [x0]
  40e9e4:	strb	wzr, [x0]
  40e9e8:	ldr	x0, [sp, #64]
  40e9ec:	cmp	x0, #0x0
  40e9f0:	b.eq	40ea30 <_ZdlPvm@@Base+0x700>  // b.none
  40e9f4:	ldr	x0, [sp, #64]
  40e9f8:	ldrb	w0, [x0]
  40e9fc:	cmp	w0, #0x0
  40ea00:	b.eq	40ea30 <_ZdlPvm@@Base+0x700>  // b.none
  40ea04:	ldr	x0, [sp, #56]
  40ea08:	ldr	x0, [x0]
  40ea0c:	ldr	x1, [sp, #64]
  40ea10:	bl	4019e0 <strcat@plt>
  40ea14:	ldr	x0, [sp, #56]
  40ea18:	ldr	x19, [x0]
  40ea1c:	mov	x0, x19
  40ea20:	bl	4016b0 <strlen@plt>
  40ea24:	add	x0, x19, x0
  40ea28:	mov	w1, #0x3a                  	// #58
  40ea2c:	strh	w1, [x0]
  40ea30:	ldr	w0, [sp, #32]
  40ea34:	cmp	w0, #0x0
  40ea38:	b.eq	40ea74 <_ZdlPvm@@Base+0x744>  // b.none
  40ea3c:	ldr	x0, [sp, #56]
  40ea40:	ldr	x19, [x0]
  40ea44:	mov	x0, x19
  40ea48:	bl	4016b0 <strlen@plt>
  40ea4c:	add	x0, x19, x0
  40ea50:	mov	w1, #0x2e                  	// #46
  40ea54:	strh	w1, [x0]
  40ea58:	ldr	x0, [sp, #56]
  40ea5c:	ldr	x19, [x0]
  40ea60:	mov	x0, x19
  40ea64:	bl	4016b0 <strlen@plt>
  40ea68:	add	x0, x19, x0
  40ea6c:	mov	w1, #0x3a                  	// #58
  40ea70:	strh	w1, [x0]
  40ea74:	ldr	x0, [sp, #72]
  40ea78:	cmp	x0, #0x0
  40ea7c:	b.eq	40eabc <_ZdlPvm@@Base+0x78c>  // b.none
  40ea80:	ldr	x0, [sp, #72]
  40ea84:	ldrb	w0, [x0]
  40ea88:	cmp	w0, #0x0
  40ea8c:	b.eq	40eabc <_ZdlPvm@@Base+0x78c>  // b.none
  40ea90:	ldr	x0, [sp, #56]
  40ea94:	ldr	x0, [x0]
  40ea98:	ldr	x1, [sp, #72]
  40ea9c:	bl	4019e0 <strcat@plt>
  40eaa0:	ldr	x0, [sp, #56]
  40eaa4:	ldr	x19, [x0]
  40eaa8:	mov	x0, x19
  40eaac:	bl	4016b0 <strlen@plt>
  40eab0:	add	x0, x19, x0
  40eab4:	mov	w1, #0x3a                  	// #58
  40eab8:	strh	w1, [x0]
  40eabc:	ldr	x0, [sp, #40]
  40eac0:	cmp	x0, #0x0
  40eac4:	b.eq	40eae8 <_ZdlPvm@@Base+0x7b8>  // b.none
  40eac8:	ldr	x0, [sp, #40]
  40eacc:	ldrb	w0, [x0]
  40ead0:	cmp	w0, #0x0
  40ead4:	b.eq	40eae8 <_ZdlPvm@@Base+0x7b8>  // b.none
  40ead8:	ldr	x0, [sp, #56]
  40eadc:	ldr	x0, [x0]
  40eae0:	ldr	x1, [sp, #40]
  40eae4:	bl	4019e0 <strcat@plt>
  40eae8:	ldr	x0, [sp, #56]
  40eaec:	ldr	x0, [x0]
  40eaf0:	bl	4016b0 <strlen@plt>
  40eaf4:	mov	w1, w0
  40eaf8:	ldr	x0, [sp, #56]
  40eafc:	str	w1, [x0, #8]
  40eb00:	nop
  40eb04:	ldr	x19, [sp, #16]
  40eb08:	ldp	x29, x30, [sp], #80
  40eb0c:	ret
  40eb10:	stp	x29, x30, [sp, #-32]!
  40eb14:	mov	x29, sp
  40eb18:	str	x0, [sp, #24]
  40eb1c:	ldr	x0, [sp, #24]
  40eb20:	ldr	x0, [x0]
  40eb24:	cmp	x0, #0x0
  40eb28:	b.eq	40eb38 <_ZdlPvm@@Base+0x808>  // b.none
  40eb2c:	ldr	x0, [sp, #24]
  40eb30:	ldr	x0, [x0]
  40eb34:	bl	401890 <_ZdaPv@plt>
  40eb38:	nop
  40eb3c:	ldp	x29, x30, [sp], #32
  40eb40:	ret
  40eb44:	stp	x29, x30, [sp, #-64]!
  40eb48:	mov	x29, sp
  40eb4c:	str	x0, [sp, #24]
  40eb50:	str	x1, [sp, #16]
  40eb54:	ldr	x0, [sp, #24]
  40eb58:	ldr	x0, [x0]
  40eb5c:	str	x0, [sp, #48]
  40eb60:	ldr	x0, [sp, #48]
  40eb64:	bl	4016b0 <strlen@plt>
  40eb68:	str	w0, [sp, #44]
  40eb6c:	ldr	x0, [sp, #16]
  40eb70:	bl	4016b0 <strlen@plt>
  40eb74:	str	w0, [sp, #40]
  40eb78:	ldr	w1, [sp, #44]
  40eb7c:	ldr	w0, [sp, #40]
  40eb80:	add	w0, w1, w0
  40eb84:	add	w0, w0, #0x2
  40eb88:	mov	w0, w0
  40eb8c:	bl	401630 <_Znam@plt>
  40eb90:	mov	x1, x0
  40eb94:	ldr	x0, [sp, #24]
  40eb98:	str	x1, [x0]
  40eb9c:	ldr	x0, [sp, #24]
  40eba0:	ldr	x3, [x0]
  40eba4:	ldr	x0, [sp, #24]
  40eba8:	ldr	w0, [x0, #8]
  40ebac:	ldr	w1, [sp, #44]
  40ebb0:	sub	w0, w1, w0
  40ebb4:	mov	w0, w0
  40ebb8:	mov	x2, x0
  40ebbc:	ldr	x1, [sp, #48]
  40ebc0:	mov	x0, x3
  40ebc4:	bl	401660 <memcpy@plt>
  40ebc8:	ldr	x0, [sp, #24]
  40ebcc:	ldr	x0, [x0]
  40ebd0:	str	x0, [sp, #56]
  40ebd4:	ldr	x0, [sp, #24]
  40ebd8:	ldr	w0, [x0, #8]
  40ebdc:	ldr	w1, [sp, #44]
  40ebe0:	sub	w0, w1, w0
  40ebe4:	mov	w0, w0
  40ebe8:	ldr	x1, [sp, #56]
  40ebec:	add	x0, x1, x0
  40ebf0:	str	x0, [sp, #56]
  40ebf4:	ldr	x0, [sp, #24]
  40ebf8:	ldr	w0, [x0, #8]
  40ebfc:	cmp	w0, #0x0
  40ec00:	b.ne	40ec18 <_ZdlPvm@@Base+0x8e8>  // b.any
  40ec04:	ldr	x0, [sp, #56]
  40ec08:	add	x1, x0, #0x1
  40ec0c:	str	x1, [sp, #56]
  40ec10:	mov	w1, #0x3a                  	// #58
  40ec14:	strb	w1, [x0]
  40ec18:	ldr	w0, [sp, #40]
  40ec1c:	mov	x2, x0
  40ec20:	ldr	x1, [sp, #16]
  40ec24:	ldr	x0, [sp, #56]
  40ec28:	bl	401660 <memcpy@plt>
  40ec2c:	ldr	w0, [sp, #40]
  40ec30:	ldr	x1, [sp, #56]
  40ec34:	add	x0, x1, x0
  40ec38:	str	x0, [sp, #56]
  40ec3c:	ldr	x0, [sp, #24]
  40ec40:	ldr	w0, [x0, #8]
  40ec44:	cmp	w0, #0x0
  40ec48:	b.eq	40ecac <_ZdlPvm@@Base+0x97c>  // b.none
  40ec4c:	ldr	x0, [sp, #56]
  40ec50:	add	x1, x0, #0x1
  40ec54:	str	x1, [sp, #56]
  40ec58:	mov	w1, #0x3a                  	// #58
  40ec5c:	strb	w1, [x0]
  40ec60:	ldr	w1, [sp, #44]
  40ec64:	ldr	x0, [sp, #24]
  40ec68:	ldr	w0, [x0, #8]
  40ec6c:	mov	w0, w0
  40ec70:	sub	x0, x1, x0
  40ec74:	ldr	x1, [sp, #48]
  40ec78:	add	x1, x1, x0
  40ec7c:	ldr	x0, [sp, #24]
  40ec80:	ldr	w0, [x0, #8]
  40ec84:	mov	w0, w0
  40ec88:	mov	x2, x0
  40ec8c:	ldr	x0, [sp, #56]
  40ec90:	bl	401660 <memcpy@plt>
  40ec94:	ldr	x0, [sp, #24]
  40ec98:	ldr	w0, [x0, #8]
  40ec9c:	mov	w0, w0
  40eca0:	ldr	x1, [sp, #56]
  40eca4:	add	x0, x1, x0
  40eca8:	str	x0, [sp, #56]
  40ecac:	ldr	x0, [sp, #56]
  40ecb0:	add	x1, x0, #0x1
  40ecb4:	str	x1, [sp, #56]
  40ecb8:	strb	wzr, [x0]
  40ecbc:	ldr	x0, [sp, #48]
  40ecc0:	cmp	x0, #0x0
  40ecc4:	b.eq	40ecd0 <_ZdlPvm@@Base+0x9a0>  // b.none
  40ecc8:	ldr	x0, [sp, #48]
  40eccc:	bl	401890 <_ZdaPv@plt>
  40ecd0:	nop
  40ecd4:	ldp	x29, x30, [sp], #64
  40ecd8:	ret
  40ecdc:	stp	x29, x30, [sp, #-112]!
  40ece0:	mov	x29, sp
  40ece4:	str	x0, [sp, #40]
  40ece8:	str	x1, [sp, #32]
  40ecec:	str	x2, [sp, #24]
  40ecf0:	ldr	x0, [sp, #32]
  40ecf4:	cmp	x0, #0x0
  40ecf8:	cset	w0, ne  // ne = any
  40ecfc:	and	w0, w0, #0xff
  40ed00:	mov	w3, w0
  40ed04:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40ed08:	add	x2, x0, #0x7b0
  40ed0c:	mov	w1, #0x61                  	// #97
  40ed10:	mov	w0, w3
  40ed14:	bl	406f54 <printf@plt+0x5564>
  40ed18:	ldr	x0, [sp, #32]
  40ed1c:	ldrb	w0, [x0]
  40ed20:	cmp	w0, #0x2f
  40ed24:	b.eq	40ed3c <_ZdlPvm@@Base+0xa0c>  // b.none
  40ed28:	ldr	x0, [sp, #40]
  40ed2c:	ldr	x0, [x0]
  40ed30:	ldrb	w0, [x0]
  40ed34:	cmp	w0, #0x0
  40ed38:	b.ne	40ed8c <_ZdlPvm@@Base+0xa5c>  // b.any
  40ed3c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40ed40:	add	x1, x0, #0x7d8
  40ed44:	ldr	x0, [sp, #32]
  40ed48:	bl	4018c0 <fopen@plt>
  40ed4c:	str	x0, [sp, #56]
  40ed50:	ldr	x0, [sp, #56]
  40ed54:	cmp	x0, #0x0
  40ed58:	b.eq	40ed84 <_ZdlPvm@@Base+0xa54>  // b.none
  40ed5c:	ldr	x0, [sp, #24]
  40ed60:	cmp	x0, #0x0
  40ed64:	b.eq	40ed7c <_ZdlPvm@@Base+0xa4c>  // b.none
  40ed68:	ldr	x0, [sp, #32]
  40ed6c:	bl	40f2a8 <_ZdlPvm@@Base+0xf78>
  40ed70:	mov	x1, x0
  40ed74:	ldr	x0, [sp, #24]
  40ed78:	str	x1, [x0]
  40ed7c:	ldr	x0, [sp, #56]
  40ed80:	b	40ef48 <_ZdlPvm@@Base+0xc18>
  40ed84:	mov	x0, #0x0                   	// #0
  40ed88:	b	40ef48 <_ZdlPvm@@Base+0xc18>
  40ed8c:	ldr	x0, [sp, #32]
  40ed90:	bl	4016b0 <strlen@plt>
  40ed94:	str	w0, [sp, #92]
  40ed98:	ldr	x0, [sp, #40]
  40ed9c:	ldr	x0, [x0]
  40eda0:	str	x0, [sp, #104]
  40eda4:	mov	w1, #0x3a                  	// #58
  40eda8:	ldr	x0, [sp, #104]
  40edac:	bl	401730 <strchr@plt>
  40edb0:	str	x0, [sp, #96]
  40edb4:	ldr	x0, [sp, #96]
  40edb8:	cmp	x0, #0x0
  40edbc:	b.ne	40edd0 <_ZdlPvm@@Base+0xaa0>  // b.any
  40edc0:	mov	w1, #0x0                   	// #0
  40edc4:	ldr	x0, [sp, #104]
  40edc8:	bl	401730 <strchr@plt>
  40edcc:	str	x0, [sp, #96]
  40edd0:	ldr	x1, [sp, #96]
  40edd4:	ldr	x0, [sp, #104]
  40edd8:	cmp	x1, x0
  40eddc:	b.ls	40ee0c <_ZdlPvm@@Base+0xadc>  // b.plast
  40ede0:	ldr	x0, [sp, #96]
  40ede4:	sub	x0, x0, #0x1
  40ede8:	ldrb	w0, [x0]
  40edec:	mov	w1, w0
  40edf0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40edf4:	add	x0, x0, #0x7e0
  40edf8:	bl	401730 <strchr@plt>
  40edfc:	cmp	x0, #0x0
  40ee00:	b.ne	40ee0c <_ZdlPvm@@Base+0xadc>  // b.any
  40ee04:	mov	w0, #0x1                   	// #1
  40ee08:	b	40ee10 <_ZdlPvm@@Base+0xae0>
  40ee0c:	mov	w0, #0x0                   	// #0
  40ee10:	str	w0, [sp, #88]
  40ee14:	ldr	x1, [sp, #96]
  40ee18:	ldr	x0, [sp, #104]
  40ee1c:	sub	x1, x1, x0
  40ee20:	ldrsw	x0, [sp, #88]
  40ee24:	add	x1, x1, x0
  40ee28:	ldr	w0, [sp, #92]
  40ee2c:	add	x0, x1, x0
  40ee30:	add	x0, x0, #0x1
  40ee34:	bl	401630 <_Znam@plt>
  40ee38:	str	x0, [sp, #80]
  40ee3c:	ldr	x1, [sp, #96]
  40ee40:	ldr	x0, [sp, #104]
  40ee44:	sub	x0, x1, x0
  40ee48:	mov	x2, x0
  40ee4c:	ldr	x1, [sp, #104]
  40ee50:	ldr	x0, [sp, #80]
  40ee54:	bl	401660 <memcpy@plt>
  40ee58:	ldr	w0, [sp, #88]
  40ee5c:	cmp	w0, #0x0
  40ee60:	b.eq	40ee84 <_ZdlPvm@@Base+0xb54>  // b.none
  40ee64:	ldr	x1, [sp, #96]
  40ee68:	ldr	x0, [sp, #104]
  40ee6c:	sub	x0, x1, x0
  40ee70:	mov	x1, x0
  40ee74:	ldr	x0, [sp, #80]
  40ee78:	add	x0, x0, x1
  40ee7c:	mov	w1, #0x2f                  	// #47
  40ee80:	strb	w1, [x0]
  40ee84:	ldr	x1, [sp, #96]
  40ee88:	ldr	x0, [sp, #104]
  40ee8c:	sub	x0, x1, x0
  40ee90:	mov	x1, x0
  40ee94:	ldrsw	x0, [sp, #88]
  40ee98:	add	x0, x1, x0
  40ee9c:	ldr	x1, [sp, #80]
  40eea0:	add	x0, x1, x0
  40eea4:	ldr	x1, [sp, #32]
  40eea8:	bl	401770 <strcpy@plt>
  40eeac:	ldr	x0, [sp, #80]
  40eeb0:	bl	40f2a8 <_ZdlPvm@@Base+0xf78>
  40eeb4:	str	x0, [sp, #72]
  40eeb8:	ldr	x0, [sp, #80]
  40eebc:	cmp	x0, #0x0
  40eec0:	b.eq	40eecc <_ZdlPvm@@Base+0xb9c>  // b.none
  40eec4:	ldr	x0, [sp, #80]
  40eec8:	bl	401890 <_ZdaPv@plt>
  40eecc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40eed0:	add	x1, x0, #0x7d8
  40eed4:	ldr	x0, [sp, #72]
  40eed8:	bl	4018c0 <fopen@plt>
  40eedc:	str	x0, [sp, #64]
  40eee0:	ldr	x0, [sp, #64]
  40eee4:	cmp	x0, #0x0
  40eee8:	b.eq	40ef18 <_ZdlPvm@@Base+0xbe8>  // b.none
  40eeec:	ldr	x0, [sp, #24]
  40eef0:	cmp	x0, #0x0
  40eef4:	b.eq	40ef08 <_ZdlPvm@@Base+0xbd8>  // b.none
  40eef8:	ldr	x0, [sp, #24]
  40eefc:	ldr	x1, [sp, #72]
  40ef00:	str	x1, [x0]
  40ef04:	b	40ef10 <_ZdlPvm@@Base+0xbe0>
  40ef08:	ldr	x0, [sp, #72]
  40ef0c:	bl	401720 <free@plt>
  40ef10:	ldr	x0, [sp, #64]
  40ef14:	b	40ef48 <_ZdlPvm@@Base+0xc18>
  40ef18:	ldr	x0, [sp, #72]
  40ef1c:	bl	401720 <free@plt>
  40ef20:	ldr	x0, [sp, #96]
  40ef24:	ldrb	w0, [x0]
  40ef28:	cmp	w0, #0x0
  40ef2c:	b.eq	40ef40 <_ZdlPvm@@Base+0xc10>  // b.none
  40ef30:	ldr	x0, [sp, #96]
  40ef34:	add	x0, x0, #0x1
  40ef38:	str	x0, [sp, #104]
  40ef3c:	b	40eda4 <_ZdlPvm@@Base+0xa74>
  40ef40:	nop
  40ef44:	mov	x0, #0x0                   	// #0
  40ef48:	ldp	x29, x30, [sp], #112
  40ef4c:	ret
  40ef50:	stp	x29, x30, [sp, #-128]!
  40ef54:	mov	x29, sp
  40ef58:	str	x0, [sp, #40]
  40ef5c:	str	x1, [sp, #32]
  40ef60:	str	x2, [sp, #24]
  40ef64:	str	x3, [sp, #16]
  40ef68:	ldr	x0, [sp, #16]
  40ef6c:	cmp	x0, #0x0
  40ef70:	b.ne	40ef80 <_ZdlPvm@@Base+0xc50>  // b.any
  40ef74:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40ef78:	add	x0, x0, #0x7d8
  40ef7c:	str	x0, [sp, #16]
  40ef80:	mov	w1, #0x72                  	// #114
  40ef84:	ldr	x0, [sp, #16]
  40ef88:	bl	401730 <strchr@plt>
  40ef8c:	cmp	x0, #0x0
  40ef90:	cset	w0, ne  // ne = any
  40ef94:	strb	w0, [sp, #111]
  40ef98:	ldr	x0, [sp, #32]
  40ef9c:	cmp	x0, #0x0
  40efa0:	b.eq	40efbc <_ZdlPvm@@Base+0xc8c>  // b.none
  40efa4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40efa8:	add	x1, x0, #0x7e8
  40efac:	ldr	x0, [sp, #32]
  40efb0:	bl	4018e0 <strcmp@plt>
  40efb4:	cmp	w0, #0x0
  40efb8:	b.ne	40f024 <_ZdlPvm@@Base+0xcf4>  // b.any
  40efbc:	ldr	x0, [sp, #24]
  40efc0:	cmp	x0, #0x0
  40efc4:	b.eq	40eff8 <_ZdlPvm@@Base+0xcc8>  // b.none
  40efc8:	ldrb	w0, [sp, #111]
  40efcc:	cmp	w0, #0x0
  40efd0:	b.eq	40efe0 <_ZdlPvm@@Base+0xcb0>  // b.none
  40efd4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40efd8:	add	x0, x0, #0x7f0
  40efdc:	b	40efe8 <_ZdlPvm@@Base+0xcb8>
  40efe0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40efe4:	add	x0, x0, #0x7f8
  40efe8:	bl	40f2a8 <_ZdlPvm@@Base+0xf78>
  40efec:	mov	x1, x0
  40eff0:	ldr	x0, [sp, #24]
  40eff4:	str	x1, [x0]
  40eff8:	ldrb	w0, [sp, #111]
  40effc:	cmp	w0, #0x0
  40f000:	b.eq	40f014 <_ZdlPvm@@Base+0xce4>  // b.none
  40f004:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40f008:	add	x0, x0, #0x8
  40f00c:	ldr	x0, [x0]
  40f010:	b	40f2a0 <_ZdlPvm@@Base+0xf70>
  40f014:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40f018:	add	x0, x0, #0x10
  40f01c:	ldr	x0, [x0]
  40f020:	b	40f2a0 <_ZdlPvm@@Base+0xf70>
  40f024:	ldrb	w0, [sp, #111]
  40f028:	eor	w0, w0, #0x1
  40f02c:	and	w0, w0, #0xff
  40f030:	cmp	w0, #0x0
  40f034:	b.ne	40f05c <_ZdlPvm@@Base+0xd2c>  // b.any
  40f038:	ldr	x0, [sp, #32]
  40f03c:	ldrb	w0, [x0]
  40f040:	cmp	w0, #0x2f
  40f044:	b.eq	40f05c <_ZdlPvm@@Base+0xd2c>  // b.none
  40f048:	ldr	x0, [sp, #40]
  40f04c:	ldr	x0, [x0]
  40f050:	ldrb	w0, [x0]
  40f054:	cmp	w0, #0x0
  40f058:	b.ne	40f0a8 <_ZdlPvm@@Base+0xd78>  // b.any
  40f05c:	ldr	x1, [sp, #16]
  40f060:	ldr	x0, [sp, #32]
  40f064:	bl	4018c0 <fopen@plt>
  40f068:	str	x0, [sp, #56]
  40f06c:	ldr	x0, [sp, #56]
  40f070:	cmp	x0, #0x0
  40f074:	b.eq	40f0a0 <_ZdlPvm@@Base+0xd70>  // b.none
  40f078:	ldr	x0, [sp, #24]
  40f07c:	cmp	x0, #0x0
  40f080:	b.eq	40f098 <_ZdlPvm@@Base+0xd68>  // b.none
  40f084:	ldr	x0, [sp, #32]
  40f088:	bl	40f2a8 <_ZdlPvm@@Base+0xf78>
  40f08c:	mov	x1, x0
  40f090:	ldr	x0, [sp, #24]
  40f094:	str	x1, [x0]
  40f098:	ldr	x0, [sp, #56]
  40f09c:	b	40f2a0 <_ZdlPvm@@Base+0xf70>
  40f0a0:	mov	x0, #0x0                   	// #0
  40f0a4:	b	40f2a0 <_ZdlPvm@@Base+0xf70>
  40f0a8:	ldr	x0, [sp, #32]
  40f0ac:	bl	4016b0 <strlen@plt>
  40f0b0:	str	w0, [sp, #104]
  40f0b4:	ldr	x0, [sp, #40]
  40f0b8:	ldr	x0, [x0]
  40f0bc:	str	x0, [sp, #120]
  40f0c0:	mov	w1, #0x3a                  	// #58
  40f0c4:	ldr	x0, [sp, #120]
  40f0c8:	bl	401730 <strchr@plt>
  40f0cc:	str	x0, [sp, #112]
  40f0d0:	ldr	x0, [sp, #112]
  40f0d4:	cmp	x0, #0x0
  40f0d8:	b.ne	40f0ec <_ZdlPvm@@Base+0xdbc>  // b.any
  40f0dc:	mov	w1, #0x0                   	// #0
  40f0e0:	ldr	x0, [sp, #120]
  40f0e4:	bl	401730 <strchr@plt>
  40f0e8:	str	x0, [sp, #112]
  40f0ec:	ldr	x1, [sp, #112]
  40f0f0:	ldr	x0, [sp, #120]
  40f0f4:	cmp	x1, x0
  40f0f8:	b.ls	40f128 <_ZdlPvm@@Base+0xdf8>  // b.plast
  40f0fc:	ldr	x0, [sp, #112]
  40f100:	sub	x0, x0, #0x1
  40f104:	ldrb	w0, [x0]
  40f108:	mov	w1, w0
  40f10c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40f110:	add	x0, x0, #0x7e0
  40f114:	bl	401730 <strchr@plt>
  40f118:	cmp	x0, #0x0
  40f11c:	b.ne	40f128 <_ZdlPvm@@Base+0xdf8>  // b.any
  40f120:	mov	w0, #0x1                   	// #1
  40f124:	b	40f12c <_ZdlPvm@@Base+0xdfc>
  40f128:	mov	w0, #0x0                   	// #0
  40f12c:	str	w0, [sp, #100]
  40f130:	ldr	x1, [sp, #112]
  40f134:	ldr	x0, [sp, #120]
  40f138:	sub	x1, x1, x0
  40f13c:	ldrsw	x0, [sp, #100]
  40f140:	add	x1, x1, x0
  40f144:	ldr	w0, [sp, #104]
  40f148:	add	x0, x1, x0
  40f14c:	add	x0, x0, #0x1
  40f150:	bl	401630 <_Znam@plt>
  40f154:	str	x0, [sp, #88]
  40f158:	ldr	x1, [sp, #112]
  40f15c:	ldr	x0, [sp, #120]
  40f160:	sub	x0, x1, x0
  40f164:	mov	x2, x0
  40f168:	ldr	x1, [sp, #120]
  40f16c:	ldr	x0, [sp, #88]
  40f170:	bl	401660 <memcpy@plt>
  40f174:	ldr	w0, [sp, #100]
  40f178:	cmp	w0, #0x0
  40f17c:	b.eq	40f1a0 <_ZdlPvm@@Base+0xe70>  // b.none
  40f180:	ldr	x1, [sp, #112]
  40f184:	ldr	x0, [sp, #120]
  40f188:	sub	x0, x1, x0
  40f18c:	mov	x1, x0
  40f190:	ldr	x0, [sp, #88]
  40f194:	add	x0, x0, x1
  40f198:	mov	w1, #0x2f                  	// #47
  40f19c:	strb	w1, [x0]
  40f1a0:	ldr	x1, [sp, #112]
  40f1a4:	ldr	x0, [sp, #120]
  40f1a8:	sub	x0, x1, x0
  40f1ac:	mov	x1, x0
  40f1b0:	ldrsw	x0, [sp, #100]
  40f1b4:	add	x0, x1, x0
  40f1b8:	ldr	x1, [sp, #88]
  40f1bc:	add	x0, x1, x0
  40f1c0:	ldr	x1, [sp, #32]
  40f1c4:	bl	401770 <strcpy@plt>
  40f1c8:	ldr	x0, [sp, #88]
  40f1cc:	bl	40f2a8 <_ZdlPvm@@Base+0xf78>
  40f1d0:	str	x0, [sp, #80]
  40f1d4:	ldr	x0, [sp, #88]
  40f1d8:	cmp	x0, #0x0
  40f1dc:	b.eq	40f1e8 <_ZdlPvm@@Base+0xeb8>  // b.none
  40f1e0:	ldr	x0, [sp, #88]
  40f1e4:	bl	401890 <_ZdaPv@plt>
  40f1e8:	ldr	x1, [sp, #16]
  40f1ec:	ldr	x0, [sp, #80]
  40f1f0:	bl	4018c0 <fopen@plt>
  40f1f4:	str	x0, [sp, #72]
  40f1f8:	ldr	x0, [sp, #72]
  40f1fc:	cmp	x0, #0x0
  40f200:	b.eq	40f230 <_ZdlPvm@@Base+0xf00>  // b.none
  40f204:	ldr	x0, [sp, #24]
  40f208:	cmp	x0, #0x0
  40f20c:	b.eq	40f220 <_ZdlPvm@@Base+0xef0>  // b.none
  40f210:	ldr	x0, [sp, #24]
  40f214:	ldr	x1, [sp, #80]
  40f218:	str	x1, [x0]
  40f21c:	b	40f228 <_ZdlPvm@@Base+0xef8>
  40f220:	ldr	x0, [sp, #80]
  40f224:	bl	401720 <free@plt>
  40f228:	ldr	x0, [sp, #72]
  40f22c:	b	40f2a0 <_ZdlPvm@@Base+0xf70>
  40f230:	bl	4018a0 <__errno_location@plt>
  40f234:	ldr	w0, [x0]
  40f238:	str	w0, [sp, #68]
  40f23c:	ldr	x0, [sp, #80]
  40f240:	bl	401720 <free@plt>
  40f244:	ldr	w0, [sp, #68]
  40f248:	cmp	w0, #0x2
  40f24c:	b.eq	40f268 <_ZdlPvm@@Base+0xf38>  // b.none
  40f250:	bl	4018a0 <__errno_location@plt>
  40f254:	mov	x1, x0
  40f258:	ldr	w0, [sp, #68]
  40f25c:	str	w0, [x1]
  40f260:	mov	x0, #0x0                   	// #0
  40f264:	b	40f2a0 <_ZdlPvm@@Base+0xf70>
  40f268:	ldr	x0, [sp, #112]
  40f26c:	ldrb	w0, [x0]
  40f270:	cmp	w0, #0x0
  40f274:	b.eq	40f288 <_ZdlPvm@@Base+0xf58>  // b.none
  40f278:	ldr	x0, [sp, #112]
  40f27c:	add	x0, x0, #0x1
  40f280:	str	x0, [sp, #120]
  40f284:	b	40f0c0 <_ZdlPvm@@Base+0xd90>
  40f288:	nop
  40f28c:	bl	4018a0 <__errno_location@plt>
  40f290:	mov	x1, x0
  40f294:	mov	w0, #0x2                   	// #2
  40f298:	str	w0, [x1]
  40f29c:	mov	x0, #0x0                   	// #0
  40f2a0:	ldp	x29, x30, [sp], #128
  40f2a4:	ret
  40f2a8:	stp	x29, x30, [sp, #-48]!
  40f2ac:	mov	x29, sp
  40f2b0:	str	x0, [sp, #24]
  40f2b4:	ldr	x0, [sp, #24]
  40f2b8:	cmp	x0, #0x0
  40f2bc:	b.ne	40f2c8 <_ZdlPvm@@Base+0xf98>  // b.any
  40f2c0:	mov	x0, #0x0                   	// #0
  40f2c4:	b	40f2ec <_ZdlPvm@@Base+0xfbc>
  40f2c8:	ldr	x0, [sp, #24]
  40f2cc:	bl	4016b0 <strlen@plt>
  40f2d0:	add	x0, x0, #0x1
  40f2d4:	bl	401910 <malloc@plt>
  40f2d8:	str	x0, [sp, #40]
  40f2dc:	ldr	x1, [sp, #24]
  40f2e0:	ldr	x0, [sp, #40]
  40f2e4:	bl	401770 <strcpy@plt>
  40f2e8:	ldr	x0, [sp, #40]
  40f2ec:	ldp	x29, x30, [sp], #48
  40f2f0:	ret
  40f2f4:	stp	x29, x30, [sp, #-64]!
  40f2f8:	mov	x29, sp
  40f2fc:	str	x0, [sp, #24]
  40f300:	ldr	x0, [sp, #24]
  40f304:	ldrb	w0, [x0]
  40f308:	cmp	w0, #0x75
  40f30c:	b.eq	40f318 <_ZdlPvm@@Base+0xfe8>  // b.none
  40f310:	mov	x0, #0x0                   	// #0
  40f314:	b	40f508 <_ZdlPvm@@Base+0x11d8>
  40f318:	ldr	x0, [sp, #24]
  40f31c:	add	x0, x0, #0x1
  40f320:	str	x0, [sp, #24]
  40f324:	ldr	x0, [sp, #24]
  40f328:	str	x0, [sp, #56]
  40f32c:	str	wzr, [sp, #52]
  40f330:	ldr	x0, [sp, #56]
  40f334:	str	x0, [sp, #40]
  40f338:	ldr	x0, [sp, #56]
  40f33c:	ldrb	w0, [x0]
  40f340:	mov	w1, w0
  40f344:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40f348:	add	x0, x0, #0xc28
  40f34c:	bl	40bc98 <printf@plt+0xa2a8>
  40f350:	cmp	w0, #0x0
  40f354:	cset	w0, eq  // eq = none
  40f358:	and	w0, w0, #0xff
  40f35c:	cmp	w0, #0x0
  40f360:	b.eq	40f36c <_ZdlPvm@@Base+0x103c>  // b.none
  40f364:	mov	x0, #0x0                   	// #0
  40f368:	b	40f508 <_ZdlPvm@@Base+0x11d8>
  40f36c:	ldr	x0, [sp, #56]
  40f370:	ldrb	w0, [x0]
  40f374:	mov	w1, w0
  40f378:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40f37c:	add	x0, x0, #0xb28
  40f380:	bl	40bc98 <printf@plt+0xa2a8>
  40f384:	cmp	w0, #0x0
  40f388:	cset	w0, ne  // ne = any
  40f38c:	and	w0, w0, #0xff
  40f390:	cmp	w0, #0x0
  40f394:	b.eq	40f3b8 <_ZdlPvm@@Base+0x1088>  // b.none
  40f398:	ldr	w0, [sp, #52]
  40f39c:	lsl	w1, w0, #4
  40f3a0:	ldr	x0, [sp, #56]
  40f3a4:	ldrb	w0, [x0]
  40f3a8:	sub	w0, w0, #0x30
  40f3ac:	add	w0, w1, w0
  40f3b0:	str	w0, [sp, #52]
  40f3b4:	b	40f40c <_ZdlPvm@@Base+0x10dc>
  40f3b8:	ldr	x0, [sp, #56]
  40f3bc:	ldrb	w0, [x0]
  40f3c0:	mov	w1, w0
  40f3c4:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40f3c8:	add	x0, x0, #0x928
  40f3cc:	bl	40bc98 <printf@plt+0xa2a8>
  40f3d0:	cmp	w0, #0x0
  40f3d4:	cset	w0, ne  // ne = any
  40f3d8:	and	w0, w0, #0xff
  40f3dc:	cmp	w0, #0x0
  40f3e0:	b.eq	40f404 <_ZdlPvm@@Base+0x10d4>  // b.none
  40f3e4:	ldr	w0, [sp, #52]
  40f3e8:	lsl	w1, w0, #4
  40f3ec:	ldr	x0, [sp, #56]
  40f3f0:	ldrb	w0, [x0]
  40f3f4:	sub	w0, w0, #0x37
  40f3f8:	add	w0, w1, w0
  40f3fc:	str	w0, [sp, #52]
  40f400:	b	40f40c <_ZdlPvm@@Base+0x10dc>
  40f404:	mov	x0, #0x0                   	// #0
  40f408:	b	40f508 <_ZdlPvm@@Base+0x11d8>
  40f40c:	ldr	w1, [sp, #52]
  40f410:	mov	w0, #0x10ffff              	// #1114111
  40f414:	cmp	w1, w0
  40f418:	b.le	40f424 <_ZdlPvm@@Base+0x10f4>
  40f41c:	mov	x0, #0x0                   	// #0
  40f420:	b	40f508 <_ZdlPvm@@Base+0x11d8>
  40f424:	ldr	x0, [sp, #56]
  40f428:	add	x0, x0, #0x1
  40f42c:	str	x0, [sp, #56]
  40f430:	ldr	x0, [sp, #56]
  40f434:	ldrb	w0, [x0]
  40f438:	cmp	w0, #0x0
  40f43c:	b.eq	40f454 <_ZdlPvm@@Base+0x1124>  // b.none
  40f440:	ldr	x0, [sp, #56]
  40f444:	ldrb	w0, [x0]
  40f448:	cmp	w0, #0x5f
  40f44c:	b.eq	40f454 <_ZdlPvm@@Base+0x1124>  // b.none
  40f450:	b	40f338 <_ZdlPvm@@Base+0x1008>
  40f454:	ldr	w1, [sp, #52]
  40f458:	mov	w0, #0xd7ff                	// #55295
  40f45c:	cmp	w1, w0
  40f460:	b.le	40f474 <_ZdlPvm@@Base+0x1144>
  40f464:	ldr	w1, [sp, #52]
  40f468:	mov	w0, #0xdbff                	// #56319
  40f46c:	cmp	w1, w0
  40f470:	b.le	40f494 <_ZdlPvm@@Base+0x1164>
  40f474:	ldr	w1, [sp, #52]
  40f478:	mov	w0, #0xdbff                	// #56319
  40f47c:	cmp	w1, w0
  40f480:	b.le	40f49c <_ZdlPvm@@Base+0x116c>
  40f484:	ldr	w1, [sp, #52]
  40f488:	mov	w0, #0xdfff                	// #57343
  40f48c:	cmp	w1, w0
  40f490:	b.gt	40f49c <_ZdlPvm@@Base+0x116c>
  40f494:	mov	x0, #0x0                   	// #0
  40f498:	b	40f508 <_ZdlPvm@@Base+0x11d8>
  40f49c:	ldr	w1, [sp, #52]
  40f4a0:	mov	w0, #0xffff                	// #65535
  40f4a4:	cmp	w1, w0
  40f4a8:	b.le	40f4c4 <_ZdlPvm@@Base+0x1194>
  40f4ac:	ldr	x0, [sp, #40]
  40f4b0:	ldrb	w0, [x0]
  40f4b4:	cmp	w0, #0x30
  40f4b8:	b.ne	40f4e0 <_ZdlPvm@@Base+0x11b0>  // b.any
  40f4bc:	mov	x0, #0x0                   	// #0
  40f4c0:	b	40f508 <_ZdlPvm@@Base+0x11d8>
  40f4c4:	ldr	x1, [sp, #56]
  40f4c8:	ldr	x0, [sp, #40]
  40f4cc:	sub	x0, x1, x0
  40f4d0:	cmp	x0, #0x4
  40f4d4:	b.eq	40f4e0 <_ZdlPvm@@Base+0x11b0>  // b.none
  40f4d8:	mov	x0, #0x0                   	// #0
  40f4dc:	b	40f508 <_ZdlPvm@@Base+0x11d8>
  40f4e0:	ldr	x0, [sp, #56]
  40f4e4:	ldrb	w0, [x0]
  40f4e8:	cmp	w0, #0x0
  40f4ec:	b.eq	40f500 <_ZdlPvm@@Base+0x11d0>  // b.none
  40f4f0:	ldr	x0, [sp, #56]
  40f4f4:	add	x0, x0, #0x1
  40f4f8:	str	x0, [sp, #56]
  40f4fc:	b	40f32c <_ZdlPvm@@Base+0xffc>
  40f500:	nop
  40f504:	ldr	x0, [sp, #24]
  40f508:	ldp	x29, x30, [sp], #64
  40f50c:	ret
  40f510:	stp	x29, x30, [sp, #-32]!
  40f514:	mov	x29, sp
  40f518:	str	w0, [sp, #28]
  40f51c:	str	w1, [sp, #24]
  40f520:	ldr	w0, [sp, #28]
  40f524:	cmp	w0, #0x1
  40f528:	b.ne	40f548 <_ZdlPvm@@Base+0x1218>  // b.any
  40f52c:	ldr	w1, [sp, #24]
  40f530:	mov	w0, #0xffff                	// #65535
  40f534:	cmp	w1, w0
  40f538:	b.ne	40f548 <_ZdlPvm@@Base+0x1218>  // b.any
  40f53c:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40f540:	add	x0, x0, #0x820
  40f544:	bl	40f788 <_ZdlPvm@@Base+0x1458>
  40f548:	nop
  40f54c:	ldp	x29, x30, [sp], #32
  40f550:	ret
  40f554:	stp	x29, x30, [sp, #-16]!
  40f558:	mov	x29, sp
  40f55c:	mov	w1, #0xffff                	// #65535
  40f560:	mov	w0, #0x1                   	// #1
  40f564:	bl	40f510 <_ZdlPvm@@Base+0x11e0>
  40f568:	ldp	x29, x30, [sp], #16
  40f56c:	ret
  40f570:	stp	x29, x30, [sp, #-32]!
  40f574:	mov	x29, sp
  40f578:	str	w0, [sp, #28]
  40f57c:	str	x1, [sp, #16]
  40f580:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40f584:	add	x0, x0, #0x818
  40f588:	ldr	x0, [x0]
  40f58c:	cmp	x0, #0x0
  40f590:	b.eq	40f5c0 <_ZdlPvm@@Base+0x1290>  // b.none
  40f594:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40f598:	add	x0, x0, #0x18
  40f59c:	ldr	x3, [x0]
  40f5a0:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40f5a4:	add	x0, x0, #0x818
  40f5a8:	ldr	x0, [x0]
  40f5ac:	mov	x2, x0
  40f5b0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40f5b4:	add	x1, x0, #0x820
  40f5b8:	mov	x0, x3
  40f5bc:	bl	4016c0 <fprintf@plt>
  40f5c0:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40f5c4:	add	x0, x0, #0x18
  40f5c8:	ldr	x4, [x0]
  40f5cc:	ldr	x3, [sp, #16]
  40f5d0:	ldr	w2, [sp, #28]
  40f5d4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3cd0>
  40f5d8:	add	x1, x0, #0x828
  40f5dc:	mov	x0, x4
  40f5e0:	bl	4016c0 <fprintf@plt>
  40f5e4:	adrp	x0, 427000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x2290>
  40f5e8:	add	x0, x0, #0x18
  40f5ec:	ldr	x0, [x0]
  40f5f0:	bl	401870 <fflush@plt>
  40f5f4:	bl	401940 <abort@plt>
  40f5f8:	sub	sp, sp, #0x20
  40f5fc:	str	x0, [sp, #8]
  40f600:	ldr	x0, [sp, #8]
  40f604:	str	x0, [sp, #16]
  40f608:	str	wzr, [sp, #28]
  40f60c:	ldr	w0, [sp, #28]
  40f610:	cmp	w0, #0xff
  40f614:	b.gt	40f638 <_ZdlPvm@@Base+0x1308>
  40f618:	ldrsw	x0, [sp, #28]
  40f61c:	ldr	x1, [sp, #16]
  40f620:	add	x0, x1, x0
  40f624:	strb	wzr, [x0]
  40f628:	ldr	w0, [sp, #28]
  40f62c:	add	w0, w0, #0x1
  40f630:	str	w0, [sp, #28]
  40f634:	b	40f60c <_ZdlPvm@@Base+0x12dc>
  40f638:	nop
  40f63c:	add	sp, sp, #0x20
  40f640:	ret
  40f644:	stp	x29, x30, [sp, #-32]!
  40f648:	mov	x29, sp
  40f64c:	str	x0, [sp, #24]
  40f650:	ldr	x0, [sp, #24]
  40f654:	bl	40f5f8 <_ZdlPvm@@Base+0x12c8>
  40f658:	nop
  40f65c:	ldp	x29, x30, [sp], #32
  40f660:	ret
  40f664:	stp	x29, x30, [sp, #-32]!
  40f668:	mov	x29, sp
  40f66c:	str	x0, [sp, #24]
  40f670:	str	x1, [sp, #16]
  40f674:	ldr	x0, [sp, #24]
  40f678:	bl	40f5f8 <_ZdlPvm@@Base+0x12c8>
  40f67c:	ldr	x0, [sp, #16]
  40f680:	ldrb	w0, [x0]
  40f684:	cmp	w0, #0x0
  40f688:	b.eq	40f6b0 <_ZdlPvm@@Base+0x1380>  // b.none
  40f68c:	ldr	x0, [sp, #16]
  40f690:	add	x1, x0, #0x1
  40f694:	str	x1, [sp, #16]
  40f698:	ldrb	w0, [x0]
  40f69c:	ldr	x1, [sp, #24]
  40f6a0:	sxtw	x0, w0
  40f6a4:	mov	w2, #0x1                   	// #1
  40f6a8:	strb	w2, [x1, x0]
  40f6ac:	b	40f67c <_ZdlPvm@@Base+0x134c>
  40f6b0:	nop
  40f6b4:	ldp	x29, x30, [sp], #32
  40f6b8:	ret
  40f6bc:	stp	x29, x30, [sp, #-32]!
  40f6c0:	mov	x29, sp
  40f6c4:	str	x0, [sp, #24]
  40f6c8:	str	x1, [sp, #16]
  40f6cc:	ldr	x0, [sp, #24]
  40f6d0:	bl	40f5f8 <_ZdlPvm@@Base+0x12c8>
  40f6d4:	ldr	x0, [sp, #16]
  40f6d8:	ldrb	w0, [x0]
  40f6dc:	cmp	w0, #0x0
  40f6e0:	b.eq	40f708 <_ZdlPvm@@Base+0x13d8>  // b.none
  40f6e4:	ldr	x0, [sp, #16]
  40f6e8:	add	x1, x0, #0x1
  40f6ec:	str	x1, [sp, #16]
  40f6f0:	ldrb	w0, [x0]
  40f6f4:	ldr	x1, [sp, #24]
  40f6f8:	sxtw	x0, w0
  40f6fc:	mov	w2, #0x1                   	// #1
  40f700:	strb	w2, [x1, x0]
  40f704:	b	40f6d4 <_ZdlPvm@@Base+0x13a4>
  40f708:	nop
  40f70c:	ldp	x29, x30, [sp], #32
  40f710:	ret
  40f714:	sub	sp, sp, #0x10
  40f718:	str	x0, [sp, #8]
  40f71c:	str	w1, [sp, #4]
  40f720:	nop
  40f724:	add	sp, sp, #0x10
  40f728:	ret
  40f72c:	sub	sp, sp, #0x20
  40f730:	str	x0, [sp, #8]
  40f734:	str	x1, [sp]
  40f738:	str	wzr, [sp, #28]
  40f73c:	ldr	w0, [sp, #28]
  40f740:	cmp	w0, #0xff
  40f744:	b.gt	40f77c <_ZdlPvm@@Base+0x144c>
  40f748:	ldr	x1, [sp]
  40f74c:	ldrsw	x0, [sp, #28]
  40f750:	ldrb	w0, [x1, x0]
  40f754:	cmp	w0, #0x0
  40f758:	b.eq	40f76c <_ZdlPvm@@Base+0x143c>  // b.none
  40f75c:	ldr	x1, [sp, #8]
  40f760:	ldrsw	x0, [sp, #28]
  40f764:	mov	w2, #0x1                   	// #1
  40f768:	strb	w2, [x1, x0]
  40f76c:	ldr	w0, [sp, #28]
  40f770:	add	w0, w0, #0x1
  40f774:	str	w0, [sp, #28]
  40f778:	b	40f73c <_ZdlPvm@@Base+0x140c>
  40f77c:	ldr	x0, [sp, #8]
  40f780:	add	sp, sp, #0x20
  40f784:	ret
  40f788:	stp	x29, x30, [sp, #-48]!
  40f78c:	mov	x29, sp
  40f790:	str	x0, [sp, #24]
  40f794:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x1fe8>
  40f798:	add	x0, x0, #0x328
  40f79c:	ldr	w0, [x0]
  40f7a0:	cmp	w0, #0x0
  40f7a4:	b.ne	40faa4 <_ZdlPvm@@Base+0x1774>  // b.any
  40f7a8:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x1fe8>
  40f7ac:	add	x0, x0, #0x328
  40f7b0:	mov	w1, #0x1                   	// #1
  40f7b4:	str	w1, [x0]
  40f7b8:	str	wzr, [sp, #44]
  40f7bc:	ldr	w0, [sp, #44]
  40f7c0:	cmp	w0, #0xff
  40f7c4:	b.gt	40faa8 <_ZdlPvm@@Base+0x1778>
  40f7c8:	ldr	w0, [sp, #44]
  40f7cc:	and	w0, w0, #0xffffff80
  40f7d0:	cmp	w0, #0x0
  40f7d4:	b.ne	40f7f0 <_ZdlPvm@@Base+0x14c0>  // b.any
  40f7d8:	ldr	w0, [sp, #44]
  40f7dc:	bl	401880 <isalpha@plt>
  40f7e0:	cmp	w0, #0x0
  40f7e4:	b.eq	40f7f0 <_ZdlPvm@@Base+0x14c0>  // b.none
  40f7e8:	mov	w0, #0x1                   	// #1
  40f7ec:	b	40f7f4 <_ZdlPvm@@Base+0x14c4>
  40f7f0:	mov	w0, #0x0                   	// #0
  40f7f4:	mov	w2, w0
  40f7f8:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40f7fc:	add	x1, x0, #0x828
  40f800:	ldrsw	x0, [sp, #44]
  40f804:	strb	w2, [x1, x0]
  40f808:	ldr	w0, [sp, #44]
  40f80c:	and	w0, w0, #0xffffff80
  40f810:	cmp	w0, #0x0
  40f814:	b.ne	40f830 <_ZdlPvm@@Base+0x1500>  // b.any
  40f818:	ldr	w0, [sp, #44]
  40f81c:	bl	401830 <isupper@plt>
  40f820:	cmp	w0, #0x0
  40f824:	b.eq	40f830 <_ZdlPvm@@Base+0x1500>  // b.none
  40f828:	mov	w0, #0x1                   	// #1
  40f82c:	b	40f834 <_ZdlPvm@@Base+0x1504>
  40f830:	mov	w0, #0x0                   	// #0
  40f834:	mov	w2, w0
  40f838:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40f83c:	add	x1, x0, #0x928
  40f840:	ldrsw	x0, [sp, #44]
  40f844:	strb	w2, [x1, x0]
  40f848:	ldr	w0, [sp, #44]
  40f84c:	and	w0, w0, #0xffffff80
  40f850:	cmp	w0, #0x0
  40f854:	b.ne	40f870 <_ZdlPvm@@Base+0x1540>  // b.any
  40f858:	ldr	w0, [sp, #44]
  40f85c:	bl	4016e0 <islower@plt>
  40f860:	cmp	w0, #0x0
  40f864:	b.eq	40f870 <_ZdlPvm@@Base+0x1540>  // b.none
  40f868:	mov	w0, #0x1                   	// #1
  40f86c:	b	40f874 <_ZdlPvm@@Base+0x1544>
  40f870:	mov	w0, #0x0                   	// #0
  40f874:	mov	w2, w0
  40f878:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40f87c:	add	x1, x0, #0xa28
  40f880:	ldrsw	x0, [sp, #44]
  40f884:	strb	w2, [x1, x0]
  40f888:	ldr	w0, [sp, #44]
  40f88c:	and	w0, w0, #0xffffff80
  40f890:	cmp	w0, #0x0
  40f894:	b.ne	40f8bc <_ZdlPvm@@Base+0x158c>  // b.any
  40f898:	ldr	w0, [sp, #44]
  40f89c:	sub	w0, w0, #0x30
  40f8a0:	cmp	w0, #0x9
  40f8a4:	cset	w0, ls  // ls = plast
  40f8a8:	and	w0, w0, #0xff
  40f8ac:	cmp	w0, #0x0
  40f8b0:	b.eq	40f8bc <_ZdlPvm@@Base+0x158c>  // b.none
  40f8b4:	mov	w0, #0x1                   	// #1
  40f8b8:	b	40f8c0 <_ZdlPvm@@Base+0x1590>
  40f8bc:	mov	w0, #0x0                   	// #0
  40f8c0:	mov	w2, w0
  40f8c4:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40f8c8:	add	x1, x0, #0xb28
  40f8cc:	ldrsw	x0, [sp, #44]
  40f8d0:	strb	w2, [x1, x0]
  40f8d4:	ldr	w0, [sp, #44]
  40f8d8:	and	w0, w0, #0xffffff80
  40f8dc:	cmp	w0, #0x0
  40f8e0:	b.ne	40f8fc <_ZdlPvm@@Base+0x15cc>  // b.any
  40f8e4:	ldr	w0, [sp, #44]
  40f8e8:	bl	4017a0 <isxdigit@plt>
  40f8ec:	cmp	w0, #0x0
  40f8f0:	b.eq	40f8fc <_ZdlPvm@@Base+0x15cc>  // b.none
  40f8f4:	mov	w0, #0x1                   	// #1
  40f8f8:	b	40f900 <_ZdlPvm@@Base+0x15d0>
  40f8fc:	mov	w0, #0x0                   	// #0
  40f900:	mov	w2, w0
  40f904:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40f908:	add	x1, x0, #0xc28
  40f90c:	ldrsw	x0, [sp, #44]
  40f910:	strb	w2, [x1, x0]
  40f914:	ldr	w0, [sp, #44]
  40f918:	and	w0, w0, #0xffffff80
  40f91c:	cmp	w0, #0x0
  40f920:	b.ne	40f93c <_ZdlPvm@@Base+0x160c>  // b.any
  40f924:	ldr	w0, [sp, #44]
  40f928:	bl	401700 <isspace@plt>
  40f92c:	cmp	w0, #0x0
  40f930:	b.eq	40f93c <_ZdlPvm@@Base+0x160c>  // b.none
  40f934:	mov	w0, #0x1                   	// #1
  40f938:	b	40f940 <_ZdlPvm@@Base+0x1610>
  40f93c:	mov	w0, #0x0                   	// #0
  40f940:	mov	w2, w0
  40f944:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40f948:	add	x1, x0, #0xd28
  40f94c:	ldrsw	x0, [sp, #44]
  40f950:	strb	w2, [x1, x0]
  40f954:	ldr	w0, [sp, #44]
  40f958:	and	w0, w0, #0xffffff80
  40f95c:	cmp	w0, #0x0
  40f960:	b.ne	40f97c <_ZdlPvm@@Base+0x164c>  // b.any
  40f964:	ldr	w0, [sp, #44]
  40f968:	bl	401920 <ispunct@plt>
  40f96c:	cmp	w0, #0x0
  40f970:	b.eq	40f97c <_ZdlPvm@@Base+0x164c>  // b.none
  40f974:	mov	w0, #0x1                   	// #1
  40f978:	b	40f980 <_ZdlPvm@@Base+0x1650>
  40f97c:	mov	w0, #0x0                   	// #0
  40f980:	mov	w2, w0
  40f984:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40f988:	add	x1, x0, #0xe28
  40f98c:	ldrsw	x0, [sp, #44]
  40f990:	strb	w2, [x1, x0]
  40f994:	ldr	w0, [sp, #44]
  40f998:	and	w0, w0, #0xffffff80
  40f99c:	cmp	w0, #0x0
  40f9a0:	b.ne	40f9bc <_ZdlPvm@@Base+0x168c>  // b.any
  40f9a4:	ldr	w0, [sp, #44]
  40f9a8:	bl	4016a0 <isalnum@plt>
  40f9ac:	cmp	w0, #0x0
  40f9b0:	b.eq	40f9bc <_ZdlPvm@@Base+0x168c>  // b.none
  40f9b4:	mov	w0, #0x1                   	// #1
  40f9b8:	b	40f9c0 <_ZdlPvm@@Base+0x1690>
  40f9bc:	mov	w0, #0x0                   	// #0
  40f9c0:	mov	w2, w0
  40f9c4:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40f9c8:	add	x1, x0, #0xf28
  40f9cc:	ldrsw	x0, [sp, #44]
  40f9d0:	strb	w2, [x1, x0]
  40f9d4:	ldr	w0, [sp, #44]
  40f9d8:	and	w0, w0, #0xffffff80
  40f9dc:	cmp	w0, #0x0
  40f9e0:	b.ne	40f9fc <_ZdlPvm@@Base+0x16cc>  // b.any
  40f9e4:	ldr	w0, [sp, #44]
  40f9e8:	bl	401820 <isprint@plt>
  40f9ec:	cmp	w0, #0x0
  40f9f0:	b.eq	40f9fc <_ZdlPvm@@Base+0x16cc>  // b.none
  40f9f4:	mov	w0, #0x1                   	// #1
  40f9f8:	b	40fa00 <_ZdlPvm@@Base+0x16d0>
  40f9fc:	mov	w0, #0x0                   	// #0
  40fa00:	mov	w2, w0
  40fa04:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x1fe8>
  40fa08:	add	x1, x0, #0x28
  40fa0c:	ldrsw	x0, [sp, #44]
  40fa10:	strb	w2, [x1, x0]
  40fa14:	ldr	w0, [sp, #44]
  40fa18:	and	w0, w0, #0xffffff80
  40fa1c:	cmp	w0, #0x0
  40fa20:	b.ne	40fa3c <_ZdlPvm@@Base+0x170c>  // b.any
  40fa24:	ldr	w0, [sp, #44]
  40fa28:	bl	4017f0 <isgraph@plt>
  40fa2c:	cmp	w0, #0x0
  40fa30:	b.eq	40fa3c <_ZdlPvm@@Base+0x170c>  // b.none
  40fa34:	mov	w0, #0x1                   	// #1
  40fa38:	b	40fa40 <_ZdlPvm@@Base+0x1710>
  40fa3c:	mov	w0, #0x0                   	// #0
  40fa40:	mov	w2, w0
  40fa44:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x1fe8>
  40fa48:	add	x1, x0, #0x128
  40fa4c:	ldrsw	x0, [sp, #44]
  40fa50:	strb	w2, [x1, x0]
  40fa54:	ldr	w0, [sp, #44]
  40fa58:	and	w0, w0, #0xffffff80
  40fa5c:	cmp	w0, #0x0
  40fa60:	b.ne	40fa7c <_ZdlPvm@@Base+0x174c>  // b.any
  40fa64:	ldr	w0, [sp, #44]
  40fa68:	bl	401930 <iscntrl@plt>
  40fa6c:	cmp	w0, #0x0
  40fa70:	b.eq	40fa7c <_ZdlPvm@@Base+0x174c>  // b.none
  40fa74:	mov	w0, #0x1                   	// #1
  40fa78:	b	40fa80 <_ZdlPvm@@Base+0x1750>
  40fa7c:	mov	w0, #0x0                   	// #0
  40fa80:	mov	w2, w0
  40fa84:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x1fe8>
  40fa88:	add	x1, x0, #0x228
  40fa8c:	ldrsw	x0, [sp, #44]
  40fa90:	strb	w2, [x1, x0]
  40fa94:	ldr	w0, [sp, #44]
  40fa98:	add	w0, w0, #0x1
  40fa9c:	str	w0, [sp, #44]
  40faa0:	b	40f7bc <_ZdlPvm@@Base+0x148c>
  40faa4:	nop
  40faa8:	ldp	x29, x30, [sp], #48
  40faac:	ret
  40fab0:	stp	x29, x30, [sp, #-32]!
  40fab4:	mov	x29, sp
  40fab8:	str	w0, [sp, #28]
  40fabc:	str	w1, [sp, #24]
  40fac0:	ldr	w0, [sp, #28]
  40fac4:	cmp	w0, #0x1
  40fac8:	b.ne	40fb98 <_ZdlPvm@@Base+0x1868>  // b.any
  40facc:	ldr	w1, [sp, #24]
  40fad0:	mov	w0, #0xffff                	// #65535
  40fad4:	cmp	w1, w0
  40fad8:	b.ne	40fb98 <_ZdlPvm@@Base+0x1868>  // b.any
  40fadc:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x1fe8>
  40fae0:	add	x0, x0, #0x330
  40fae4:	bl	40f788 <_ZdlPvm@@Base+0x1458>
  40fae8:	mov	w1, #0x0                   	// #0
  40faec:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40faf0:	add	x0, x0, #0x828
  40faf4:	bl	40f714 <_ZdlPvm@@Base+0x13e4>
  40faf8:	mov	w1, #0x0                   	// #0
  40fafc:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40fb00:	add	x0, x0, #0x928
  40fb04:	bl	40f714 <_ZdlPvm@@Base+0x13e4>
  40fb08:	mov	w1, #0x0                   	// #0
  40fb0c:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40fb10:	add	x0, x0, #0xa28
  40fb14:	bl	40f714 <_ZdlPvm@@Base+0x13e4>
  40fb18:	mov	w1, #0x0                   	// #0
  40fb1c:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40fb20:	add	x0, x0, #0xb28
  40fb24:	bl	40f714 <_ZdlPvm@@Base+0x13e4>
  40fb28:	mov	w1, #0x0                   	// #0
  40fb2c:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40fb30:	add	x0, x0, #0xc28
  40fb34:	bl	40f714 <_ZdlPvm@@Base+0x13e4>
  40fb38:	mov	w1, #0x0                   	// #0
  40fb3c:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40fb40:	add	x0, x0, #0xd28
  40fb44:	bl	40f714 <_ZdlPvm@@Base+0x13e4>
  40fb48:	mov	w1, #0x0                   	// #0
  40fb4c:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40fb50:	add	x0, x0, #0xe28
  40fb54:	bl	40f714 <_ZdlPvm@@Base+0x13e4>
  40fb58:	mov	w1, #0x0                   	// #0
  40fb5c:	adrp	x0, 428000 <stderr@@GLIBC_2.17+0xfe8>
  40fb60:	add	x0, x0, #0xf28
  40fb64:	bl	40f714 <_ZdlPvm@@Base+0x13e4>
  40fb68:	mov	w1, #0x0                   	// #0
  40fb6c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x1fe8>
  40fb70:	add	x0, x0, #0x28
  40fb74:	bl	40f714 <_ZdlPvm@@Base+0x13e4>
  40fb78:	mov	w1, #0x0                   	// #0
  40fb7c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x1fe8>
  40fb80:	add	x0, x0, #0x128
  40fb84:	bl	40f714 <_ZdlPvm@@Base+0x13e4>
  40fb88:	mov	w1, #0x0                   	// #0
  40fb8c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x1fe8>
  40fb90:	add	x0, x0, #0x228
  40fb94:	bl	40f714 <_ZdlPvm@@Base+0x13e4>
  40fb98:	nop
  40fb9c:	ldp	x29, x30, [sp], #32
  40fba0:	ret
  40fba4:	stp	x29, x30, [sp, #-16]!
  40fba8:	mov	x29, sp
  40fbac:	mov	w1, #0xffff                	// #65535
  40fbb0:	mov	w0, #0x1                   	// #1
  40fbb4:	bl	40fab0 <_ZdlPvm@@Base+0x1780>
  40fbb8:	ldp	x29, x30, [sp], #16
  40fbbc:	ret
  40fbc0:	stp	x29, x30, [sp, #-64]!
  40fbc4:	mov	x29, sp
  40fbc8:	stp	x19, x20, [sp, #16]
  40fbcc:	adrp	x20, 424000 <_ZdlPvm@@Base+0x15cd0>
  40fbd0:	add	x20, x20, #0xd68
  40fbd4:	stp	x21, x22, [sp, #32]
  40fbd8:	adrp	x21, 424000 <_ZdlPvm@@Base+0x15cd0>
  40fbdc:	add	x21, x21, #0xd10
  40fbe0:	sub	x20, x20, x21
  40fbe4:	mov	w22, w0
  40fbe8:	stp	x23, x24, [sp, #48]
  40fbec:	mov	x23, x1
  40fbf0:	mov	x24, x2
  40fbf4:	bl	4015f0 <_Znam@plt-0x40>
  40fbf8:	cmp	xzr, x20, asr #3
  40fbfc:	b.eq	40fc28 <_ZdlPvm@@Base+0x18f8>  // b.none
  40fc00:	asr	x20, x20, #3
  40fc04:	mov	x19, #0x0                   	// #0
  40fc08:	ldr	x3, [x21, x19, lsl #3]
  40fc0c:	mov	x2, x24
  40fc10:	add	x19, x19, #0x1
  40fc14:	mov	x1, x23
  40fc18:	mov	w0, w22
  40fc1c:	blr	x3
  40fc20:	cmp	x20, x19
  40fc24:	b.ne	40fc08 <_ZdlPvm@@Base+0x18d8>  // b.any
  40fc28:	ldp	x19, x20, [sp, #16]
  40fc2c:	ldp	x21, x22, [sp, #32]
  40fc30:	ldp	x23, x24, [sp, #48]
  40fc34:	ldp	x29, x30, [sp], #64
  40fc38:	ret
  40fc3c:	nop
  40fc40:	ret

Disassembly of section .fini:

000000000040fc44 <.fini>:
  40fc44:	stp	x29, x30, [sp, #-16]!
  40fc48:	mov	x29, sp
  40fc4c:	ldp	x29, x30, [sp], #16
  40fc50:	ret
