TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/DES_Block_Tester.v

TOPLEVEL=DES_Block_Tester
MODULE=DES_Block_Tester

include ../../../common/Makefile.sim
