{
    "code": "module TopModule (\n    input logic clk,\n    input logic reset,\n    input logic enable,\n    output logic [3:0] count,\n    output logic ena\n);\n\n    logic [3:0] count_reg;\n\n    // Synchronous reset and counter increment\n    always @(*) begin\n        if (reset) begin\n            count_reg = 4'b0000;\n            ena = 1'b0;\n        end else if (enable) begin\n            count_reg = count_reg + 4'b0001;\n            ena = 1'b1;\n        end else begin\n            ena = 1'b0;\n        end\n    end\n\n    // Assign count output\n    assign count = count_reg;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "C"
    },
    "iterations_used": 3
}