#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Apr 24 20:02:28 2021
# Process ID: 17372
# Current directory: D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/design_1_auto_us_1_synth_1
# Command line: vivado.exe -log design_1_auto_us_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_us_1.tcl
# Log file: D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/design_1_auto_us_1_synth_1/design_1_auto_us_1.vds
# Journal file: D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/design_1_auto_us_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_auto_us_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 379.113 ; gain = 168.910
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_top' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_w_upsizer' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_w_upsizer' (1#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (2#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer' (3#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (4#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (5#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' (5#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' (5#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' (5#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' (5#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (6#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' (7#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer' (8#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_top' (9#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_1' (10#1) [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:02:43 ; elapsed = 00:02:57 . Memory (MB): peak = 496.680 ; gain = 286.477
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:43 ; elapsed = 00:02:58 . Memory (MB): peak = 496.680 ; gain = 286.477
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 741.746 ; gain = 0.008
Finished Constraint Validation : Time (s): cpu = 00:03:02 ; elapsed = 00:03:20 . Memory (MB): peak = 741.746 ; gain = 531.543
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:02 ; elapsed = 00:03:20 . Memory (MB): peak = 741.746 ; gain = 531.543
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:02 ; elapsed = 00:03:20 . Memory (MB): peak = 741.746 ; gain = 531.543
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:03 ; elapsed = 00:03:21 . Memory (MB): peak = 741.746 ; gain = 531.543
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:14 ; elapsed = 00:03:33 . Memory (MB): peak = 741.746 ; gain = 531.543
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:31 ; elapsed = 00:03:51 . Memory (MB): peak = 741.746 ; gain = 531.543
Finished Timing Optimization : Time (s): cpu = 00:03:32 ; elapsed = 00:03:52 . Memory (MB): peak = 741.746 ; gain = 531.543
Finished Technology Mapping : Time (s): cpu = 00:03:33 ; elapsed = 00:03:53 . Memory (MB): peak = 741.746 ; gain = 531.543
Finished IO Insertion : Time (s): cpu = 00:03:34 ; elapsed = 00:03:54 . Memory (MB): peak = 741.746 ; gain = 531.543
Finished Renaming Generated Instances : Time (s): cpu = 00:03:34 ; elapsed = 00:03:54 . Memory (MB): peak = 741.746 ; gain = 531.543
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:34 ; elapsed = 00:03:54 . Memory (MB): peak = 741.746 ; gain = 531.543
Finished Renaming Generated Ports : Time (s): cpu = 00:03:34 ; elapsed = 00:03:54 . Memory (MB): peak = 741.746 ; gain = 531.543
Finished Handling Custom Attributes : Time (s): cpu = 00:03:34 ; elapsed = 00:03:54 . Memory (MB): peak = 741.746 ; gain = 531.543
Finished Renaming Generated Nets : Time (s): cpu = 00:03:34 ; elapsed = 00:03:54 . Memory (MB): peak = 741.746 ; gain = 531.543

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     5|
|2     |LUT2    |    18|
|3     |LUT3    |    15|
|4     |LUT4    |    89|
|5     |LUT5    |    65|
|6     |LUT6    |    85|
|7     |SRLC32E |    28|
|8     |FDRE    |   263|
|9     |FDSE    |     2|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:34 ; elapsed = 00:03:54 . Memory (MB): peak = 741.746 ; gain = 531.543
synth_design: Time (s): cpu = 00:03:28 ; elapsed = 00:03:44 . Memory (MB): peak = 742.461 ; gain = 450.723
