<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>Research Publications of Rafael Asenjo Plaza</title>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="description" content="UMA-DAC Search of Research Publications of Rafael Asenjo Plaza. University of Malaga."></head>
<body alink="#000000" bgcolor="#f9f9e9" link="#574ec7" vlink="#000000">
<font size="5"><b><font size="6">R</font>esearch
<font size="6">P</font>ublications
<font size="6">o</font>f Rafael Asenjo Plaza</b></font>
<br>

<img src="../IMAGES/line1.gif" alt="Line" title="Line">

<p>
</p>

<ol>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1993/UMA-DAC-93-07.ps.gz">UMA-DAC-1993/07</a>
<br>R. Asenjo, M. Ujaldón, E.L. Zapata.
<br><i>"Parallel WZ Factorization on Mesh Multiprocessors"</i>
<br><b> J. Microprocessing and Microprogramming</b>
<br>vol. 38, no. 5, 1993, pp. 319-326.
<br><p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1994/UMA-DAC-94-02.ps.gz">UMA-DAC-1994/02</a>
<br>M. Ujaldón, R. Asenjo, J.C. Cabaleiro, J.M. Carazo, E.L. Zapata.
<br><i>"3D Reconstruction of Macromolecules on Multiprocessors"</i>
<br><b>2nd EUROMICRO Workshop on Parallel and Distributed Processing</b>
<br>Malaga, Spain, January 26-28, 1994, pp. 260-267.
<br><p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1994/UMA-DAC-94-06.ps.gz">UMA-DAC-1994/06</a>
<br>R. Asenjo, L.F. Romero, M. Ujaldón, E.L. Zapata.
<br><i>"Sparse Block and Cyclic Data Distributions for Matrix Computations"</i>
<br><b> Advanced Workshop in High Performance Computing: Technology, Methods
and Applications</b>
<br>Cetraro, Italy, June 1994, pp. 359-377.
<br>(published by Elsevier Science, Amsterdam, The Netherlands, J.J.
Dongarra, L. Grandinetti, G.R. Joubert and J.Kowalik, Eds., 1995).<br><p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1994/UMA-DAC-94-24.ps.gz">UMA-DAC-1994/24</a>
<br>R. Asenjo, M. Ujaldón, E.L. Zapata.
<br><i>"Parallel Sparse LU Factorization"</i>
<br><b> HPF-2: Scope of Activities and Motivating Applications</b>
<br>High Performance Fortran Forum, 1994, pp. 72-78.
<br><p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1995/UMA-DAC-95-08.ps.gz">UMA-DAC-1995/08</a>&nbsp;(<a href="http://www.ac.uma.es/inv-des/inves/reports/1995/UMA-DAC-95-08long.ps.gz">long version</a>)
<br>R. Asenjo, E.L. Zapata.
<br><i>"Sparse LU Factorization on the Cray T3D"</i>
<br><b> Int'l Conf. on High-Performance Computing and Networking</b>
<br>Milan, Italy, May 3-5, 1995, pp. 690-696.
<br>(published by Springer-Verlag, Berlin, Germany, B. Hertzberger and G. Serazzi, Eds., LNCS no. 919).<br><p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1996/UMA-DAC-96-07.ps.gz">UMA-DAC-1996/07</a>
<br>R. Asenjo, G.P. Trabado, M. Ujaldón, E.L. Zapata.
<br><i>"Compilation Issues for Irregular Problems"</i>
<br><b> Workshop on Parallel Programming Environments for High-Performance Computing</b>
<br>L'Alpe d'Huez, France, April 1-5, 1996, pp. 187-199.
<br><p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1996/UMA-DAC-96-18.ps.gz">UMA-DAC-1996/18</a>
<br>J.R. Cózar, R. Asenjo, E.L. Zapata.
<br><i>"Animación Virtual de Volúmenes Tomográficos en Multiprocesadores"</i>
<br><b>VII Jornadas de Paralelismo</b>
<br>Santiago de Compostela, Spain, September 11-13, 1996, pp. 309-318.
<br><p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1996/UMA-DAC-96-19.ps.gz">UMA-DAC-1996/19</a>
<br>M.A. Trenas, R. Asenjo, E.L. Zapata.
<br><i>"Algoritmos Paralelos para el Cálculo de Autovalores en Matrices Simétricas Dispersas"</i>
<br><b>VII Jornadas de Paralelismo</b>
<br>Santiago de Compostela, Spain, September 11-13, 1996, pp. 397-406.
<br><p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1996/UMA-DAC-96-24.ps.gz">UMA-DAC-1996/24</a>
<br>R. Asenjo, G. Bandera, G.P. Trabado, O. Plata, E.L. Zapata.
<br><i>"Iterative and Direct Sparse Solvers on Parallel Computers"</i>
<br><b> Euroconference: Supercomputation in Nonlinear and Disordered Systems: Algorithms, Applications and Architectures</b>
<br>San Lorenzo de El Escorial, Madrid, Spain, September 23-28, 1996, pp. 85-99.
<br>(published by World Scientific Pub., Singapore, L. Vázquez, F. Tirado, and I. Martín, Eds., 1997).<br><p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1996/UMA-DAC-96-30.ps.gz">UMA-DAC-1996/30</a>
<br>J. Touriño, R. Doallo, R. Asenjo, O. Plata, E.L. Zapata.
<br><i>"Analyzing Data Structures for Parallel Sparse Direct Solvers: Pivoting and Fill-in"</i>
<br><b>6th Workshop on Compilers for Parallel Computers</b>
<br>Aachen, Germany, December 11-13, 1996, pp. 151-168.
<br><p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1996/UMA-DAC-96-32.ps.gz">UMA-DAC-1996/32</a>
<br>M.A. Trenas, R. Asenjo, E.L. Zapata.
<br><i>"Solving the Eigenvalues of Symmetric Sparse Matrices Applying Parallelism"</i>
<br><b> Euroconference: Supercomputation in Nonlinear and Disordered Systems: Algorithms, Applications and Architectures</b>
<br>San Lorenzo de El Escorial, Madrid, Spain, September 23-28, 1996, pp. 347-351.
<br>(published by World Scientific Pub., Singapore, L. Vázquez, F. Tirado, and I. Martín, Eds., 1997).<br><p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1996/UMA-DAC-96-34.ps.gz">UMA-DAC-1996/34</a>
<br>R. Asenjo, E. Gutiérrez, Y. Lin, D. Padua, B. Pottenger, E.L. Zapata.
<br><i>"On the Automatic Parallelization of Sparse and Irregular Fortran Codes"</i>
<br><b> CSRD-1512</b>
<br>Univ. of Illinois at Urbana-Champaign, December 1996.
<br><p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1997/UMA-DAC-97-09.ps.gz">UMA-DAC-1997/09</a>
<br>J.R. Cózar, R. Asenjo, E.L. Zapata.
<br><i>"Virtual Animation of Tomographic Volumes on Multiprocessors"</i>
<br><b>VII Nat'l Symp. on Pattern Recognition and Image Analysis</b>
<br>Bellaterra (Barcelona), Spain, April 1997, pp. 329-334.
<br><p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1997/UMA-DAC-97-13.ps.gz">UMA-DAC-1997/13</a>
<br>R. Asenjo, E. Gutiérrez, Y. Lin, D. Padua, B. Pottenger, E.L. Zapata.
<br><i>"Paralelización Automática de Códigos Fortran Irregulares"</i>
<br><b>VIII Jornadas de Paralelismo</b>
<br>Cáceres, Spain, September 10-12, 1997, pp. 351-364.
<br><p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1997/UMA-DAC-97-32.ps.gz">UMA-DAC-1997/32</a>
<br>Rafael Asenjo Plaza.
<br><i>"Factorización LU de Matrices Dispersas en Multiprocesadores"</i>
<br><b> PhD Thesis</b>
<br>Dept. Computer Architecture, University of Málaga, December 1997.
<br><p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1998/UMA-DAC-98-11.ps.gz">UMA-DAC-1998/11</a>
<br>R. Asenjo, O. Plata, J. Touriño, R. Doallo, E.L. Zapata.
<br><i>"HPF-2 Support for Dynamic Sparse Computations"</i>
<br><b>11th Int'l Workshop on Languages and Compilers for Parallel Computing (LCPC'98)</b>
<br>Chapel Hill, North Carolina, pp. 230-246, August 7-9, 1998.
<br>(published by Springer-Verlag, Berlin, Germany, S. Chatterjee, J.F.
Prins, L. Carter, J. Ferrante, Z. Li, D. Sehr and P.-C. Yew, Eds., LNCS
no. 1656).<p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1999/UMA-DAC-99-01.ps.gz">UMA-DAC-1999/01</a>&nbsp;(<a href="http://www.ac.uma.es/inv-des/inves/reports/1999/UMA-DAC-99-01long.ps.gz">long version</a>)
<br>R. Asenjo, E.L. Zapata.
<br><i>"Parallel Pivots LU Algorithm on the Cray T3E"</i>
<br><b>4th Int'l. Conf. of the ACPC (ACPC'99)</b>
<br>Salzburg, Austria, pp. 38-47, Feb. 16-18, 1999.
<p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1999/UMA-DAC-99-03.ps.gz">UMA-DAC-1999/03</a>
<br>E.L. Zapata, O. Plata, R. Asenjo, G.P. Trabado.
<br><i>"Data-Parallel Support for Numerical Irregular Problems"</i>
<br><b> J. Parallel Computing</b>
<br>vol. 25, no. 13-14, pp. 1971-1994, December 1999.
<p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1999/UMA-DAC-99-06.ps.gz">UMA-DAC-1999/06</a>
<br>A.G. Navarro, R. Asenjo, E.L. Zapata, D. Padua.
<br><i>"Access Descriptor Based Locality Analysis for Distributed-Shared Memory Multiprocessors"</i>
<br><b> IEEE Int'l. Conf. on Parallel Processing (ICPP'99)</b>
<br>Aizu-Wakamatsu, Japan, pp. 86-94, September 21-24, 1999.
<p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/1999/UMA-DAC-99-08.ps.gz">UMA-DAC-1999/08</a>
<br>F. Corbera, R. Asenjo, E.L. Zapata.
<br><i>"New Shape Analysis Techniques for Automatic Parallelization of C Codes"</i>
<br><b> ACM Int'l. Conf. on Supercomputing (ICS'99)</b>
<br>Rhodes, Greece, June 20-25, 1999.
<br><p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/2000/UMA-DAC-00-11.ps.gz">UMA-DAC-2000/11</a>
<br>A. Navarro, R. Asenjo, E.L. Zapata.
<br><i>"Automatic Iteration/Data Partitioning for Distributed Shared Memory Systems"</i>
<br><b> NATO Advanced Research Workshop on High Performance Computing: Technology and Applications</b>
<br>Cetraro, Italy, June 12-15, 2000.
<p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/2000/UMA-DAC-00-18.ps.gz">UMA-DAC-2000/18</a>
<br>R. Asenjo, I. Navarro, M. Rodríguez, M. Ujaldón, E.L. Zapata.
<br><i>"e-Commerce for Interactive Video Database"</i>
<br><b> SSGRR 2000 Computer &amp; eBusiness Conference</b>
<br>L`Aquila, Rome, July 31 - August 6, 2000.
<p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/2000/UMA-DAC-00-32.ps.gz">UMA-DAC-2000/32</a>
<br>F. Corbera, R. Asenjo, E.L. Zapata.
<br><i>"Un Paso en el Proceso de Paralelización Automática de Códigos C"</i>
<br><b>XI Jornadas de Paralelismo</b>
<br>Granada, Spain, September 11-13, 2000.
<p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/2000/UMA-DAC-00-33.ps.gz">UMA-DAC-2000/33</a>
<br>F. Corbera, R. Asenjo, E.L. Zapata.
<br><i>"Accurate Shape Analysis for Recursive Data Structures"</i>
<br><b>13th Int'l. Workshop on Languages and Compilers for Parallel Computing (LCPC'2000)</b>
<br>IBM T.J. Watson Res. Ctr., Yorktown Heights, New York, NY, August 10-12, 2000.
<br>(published by Springer-Verlag, Berlin, Germany,
	S.P. Midkiff, J.E. Moreira, M. Gupta, S. Chatterjee, J. Ferrante, J. Prins, W. Pugh and C.-W. Tseng, Eds., LNCS no. 2017).<br><p></p></li>

<li>UMA-DAC-2000/37
<br>E. Gutiérrez, R. Asenjo, O. Plata, E.L. Zapata.
<br><i>"Automatic Parallelization of Irregular Applications"</i>
<br><b> J. Parallel Computing</b>
<br>vol. 26, no. 13-14, December 2000, pp. 1709-1738.
<p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/2001/UMA-DAC-01-09.ps.gz">UMA-DAC-2001/09</a>
<br>F. Corbera, R. Asenjo, E.L. Zapata.
<br><i>"Progressive Shape Analysis for Real C Codes"</i>
<br><b> IEEE Int'l. Conf. on Parallel Processing (ICPP'2001)</b>
<br>Valencia, Spain, September 3-7, 2001.
<br><p></p></li>

<li><A HREF="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-02-04.ps.gz">UMA-DAC-2002/04</a>
<br>F. Corbera, R. Asenjo, E.L. Zapata.
<br><i>"New Shape Analysis and Interprocedural Techniques for Automatic Parallelization of Codes"</i>
<br><b> Int'l J. of Parallel Programming</b>
<br>vol. 30, no. 1, February 2002, pp. 37-63.
<br><p></p></li>

<li>UMA-DAC-2002/10
<br>O. Plata, R. Asenjo, E. Gutiérrez, F. Corbera, E.L. Zapata.
<br><i>"Locality Analysis of Irregular and Dynamic Codes"</i>
<br><b> NATO Advanced Research Workshop on High Performance Computing: Technology and Applications</b>
<br>Cetraro, Italy, June 24-27, 2002.
<p></p></li>

<li><a href="http://www.ac.uma.es/inv-des/inves/reports/2002/UMA-DAC-02-13.ps.gz">UMA-DAC-2002/13</a>
<br>F. Corbera, R. Asenjo, E. Zapata.
<br><i>"Towards Compiler Optimization of Codes Based on Arrays of Pointers"</i>
<br><b>15th Int'l Workshop on Languages and Compilers for Parallel Computing (LCPC'02)</b>
<br>College Park, Maryland, July 25-27, 2002.
<br>(published by Springer-Verlag, Germany, LNCS 2005, v. 2481 pp. 142-156)<br><p></p></li>

<li><a href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-03-01.ps.gz">UMA-DAC-2003/01</a>
<br>O. Plata, R. Asenjo, E. Gutiérrez, F. Corbera, A. Navarro, E.L. Zapata.
<br><i>"On the Parallelization of Irregular and Dynamic Programs"</i>
<br><b>10th Workshop on Compilers for Parallel Computers (CPC'2003)</b>
<br>Amsterdam, The Netherlands, January 8-10, 2003.
<br><p></p></li>

<li>UMA-DAC-2004/03
<br>R. Asenjo, F. Corbera, E. Gutiérrez, A. Navarro, O. Plata, E.L. Zapata.
<br><i>"Optimization Techniques for Irregular and Pointer-based Programs"</i>
<br><b>12th Euromicro Conference on Parallel, Distributed and Network based Processing (PDP'2004)</b>
<br>La Coruña, Spain, February, 11-13, 2004.
<br><p></p></li>

<li><a href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-04-08.pdf">UMA-DAC-2004/08</a>
<br>A. Navarro, R.G. Valderrama, F. Corbera, E. Gutiérrez, R. Asenjo, O. Plata, E.L. Zapata.
<br><i>"Exploiting Locality and Parallelism in Pointer-based Programs"</i>
<br><b>11th Workshop on Compilers for Parallel Computers (CPC'2004)</b>
<br>Seeon Monastery, Chiemsee, Germany, July 7-9, 2004.
<br><p></p></li>

<li><a href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-04-11.pdf">UMA-DAC-2004/11</a>
<br>A. Navarro, F. Corbera, R. Asenjo, A. Tineo, O. Plata, E.L. Zapata.
<br><i>"A new Dependence Test based on Shape Analysis for Pointer-based Codes"</i>
<br><b>17th Int'l Workshop on Languages and Compilers for Parallel Computing (LCPC'2004)</b>
<br>West Lafayette, Indiana, USA, September 22-25, 2004.
<br>(published by Springer-Verlag, Germany, LNCS 2005, v. 3602 pp. 394-408)<br><p></p></li>

<li>UMA-DAC-2004/12
<br>O. Plata, R. Asenjo.
<br><i>"Exploitation of Locality and Parallelism in Pointer-based Programs"</i>
<br><b> Int'l. Conf. on Parallel Architectures and Compilation Techniques (PACT'04)</b>
<br>Antibes Juan-les-Pins, France, September 29 - October 3, 2004.
<br><p></p></li>

<li><a href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-04-16.ps.gz">UMA-DAC-2004/16</a>
<br>F. Corbera, R. Asenjo, E.L. Zapata.
<br><i>"A Framework to Capture Dynamic Data Structures in Pointer-Based Codes"</i>
<br><b> IEEE Trans. on Parallel and Distributed Systems</b>
<br>vol. 15, no. 2, February 2004, pp. 151-166.
<br><p></p></li>

<li>UMA-DAC-2004/20
<br>F. Corbera, A. Navarro, R. Asenjo, A. Tineo, E.L. Zapata.
<br><i>"A New Loop-Carried Dependence Detection Approach for Pointer-Based Codes"</i>
<br><b>XV  Jornadas de Paralelismo</b>
<br>Almería, Spain, September 15-17, 2004, pp. 432-437.
<br><p></p></li>

<li><a href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-05-02.pdf">UMA-DAC-2005/02</a>
<br>A. Tineo,  F. Corbera, A. Navarro,  R. Asenjo, E.L. Zapata.
<br><i>"A novel Approach for Detecting Heap-based Loop-carried Dependences"</i>
<br><b>24th IEEE Int'l. Conf. on Parallel Processing (ICPP'2005)</b>
<br>Univ. of Oslo, Norway,  pp. 99-106 (June 2005).
<br><p></p></li>

<li><a href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-05-05.pdf">UMA-DAC-2005/05</a>
<br>O. Plata, R. Asenjo, E. Gutiérrez, F. Corbera, A. Navarro, E.L. Zapata.
<br><i>"On the parallelization of irregular and dynamic programs"</i>
<br><b> Parallel Computing</b>
<br>vol. 31, Iss. 6, June 2005, pp. 544-562.
<br><p></p></li>

<li><a href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-05-09.pdf">UMA-DAC-2005/09</a>
<br>A. Tineo, F. Corbera, A. Navarro, R. Asenjo, E.L. Zapata.
<br><i>"A new Strategy for Shape Analysis based on Coexistent Links Sets"</i>
<br><b> Parallel Computing (ParCo'2005)</b>
<br>Univ. of Malaga, Spain, September 13-16, 2005.
<br><p></p></li>

<li><a href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-06-01.pdf">UMA-DAC-2006/01</a>
<br>A. Tineo, F. Corbera, A. Navarro, R. Asenjo, E.L. Zapata.
<br><i>"Shape Analysis for Dynamic Data Structures based on Coexistent Links Sets"</i>
<br><b>12th Workshop on Compilers for Parallel Computing (CPC'2006)</b>
<br>La Coruña, Spain, pp. 149-163 (January 2006).
<br><p> </p></li>

<li><a href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-06-07.pdf">UMA-DAC-2006/07</a>
<br>R. Castillo, A. Tineo, F. Corbera, A. Navarro, R. Asenjo, E.L. Zapata.
<br><i>"Experimental results in shape analysis"</i>
<br><b> Technical Report</b>
<br>March 2006
<br><p></p></li>

<li><A name="europar06"></A><a href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-06-08.pdf">UMA-DAC-06/08</a>. <a href="http://dx.doi.org/10.1007/11823285_33">DOI Link</a>
<br>R. Castillo, A. Tineo, F. Corbera, A. Navarro, R. Asenjo and E.L. Zapata,<BR>
<I>Towards a Versatile Pointer Analysis Framework</I>,<BR>
<B>In European Conference on Parallel Computing (EURO-PAR)</B><BR>
29th August - 1st September 2006. Dresden. Germany.<p> </p></li>

<li><A name="jornadas06"></A>UMA-DAC-06/09
<br>R. Castillo, F. Corbera, A. Navarro, R. Asenjo and E.L. Zapata,<BR>
<I>Pointer analysis techniques targeted to accelerate shape analysis</I>,<BR>
<B>XVII Jornadas de Paralelismo</B><BR>
18-20 September 2006. Albacete. Spain.<p> </p></li>

<li> <A name="jpdc07"></A><a href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-07-01.pdf">UMA-DAC-07/01</a>. <a href="http://dx.doi.org/10.1016/j.jpdc.2006.08.007">DOI Link</a>
<br>A. Navarro, F. Corbera, A. Tineo, R. Asenjo and E.L. Zapata,<BR>
<I>Detecting loop-carried dependences in programs with dynamic data structures</I>,<BR>
<B>Journal of Parallel and Distributed Computing</B>,<BR>
Volume 67, Issue 1 , January 2007, Pages 47-62<p> </p></li>

<li> <A name="TR1-07"></A><a href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-07-02.pdf">UMA-DAC-07/02</a>
<br>A. Navarro, F. Corbera, R. Asenjo, A. Tineo and E.L. Zapata,<BR>
<I>Complexity Study of the Shape Analisys based on CLSs</I>,<BR>
<B>Technical Report</B>,<BR>
February 2007<p> </p></li>

<li> <A name="TR2-07"></A><a href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-07-03.pdf">UMA-DAC-07/03</a>
<br>A. Tineo, F. Corbera, A. Navarro, R. Asenjo and E.L. Zapata,<BR>
<I>A new Abstraction of the Activation Record Stack for Interprocedural Shape Analysis</I>,<BR>
<B>Technical Report</B>,<BR>
February 2007<p> </p></li>

<li><a name="HPC-Rosa"></a>UMA-DAC-07/05
<br>R. Castillo, F. Corbera, A. Navarro, R. Asenjo and E.L. Zapata,<BR>
<i>Parallelization of dynamic data structures in pointer-based programs</i>,<BR>
<b>Transnational Access Meeting, HPC EUROPA EVENT</b>,<BR>
Bologna, June 2007 <p></p>
</li>

<li><a name="Hipeac-Adrian"></a>UMA-DAC-07/06
<br>A. Tineo, F. Corbera, A. Navarro, R. Asenjo and E.L. Zapata,<BR>
<i>A Compiler Framework for Automatic Parallelization of Pointer-based Codes</i>,<BR>
<b>3rd International Summer School on Advanced Computer Architecture and Compilation for Embedded Systems (ACACES 2007)</b>,<BR>
July 15 - 20, 2007, L'Aquila, Italy <p></p>
</li>


<li><a name="Hipeac-Rosa"></a>UMA-DAC-07/07
<br>R. Castillo, F. Corbera, A. Navarro, R. Asenjo and E.L. Zapata,<BR>
<i>Interprocedural Def-Use Chains for Pointer-based Codes Optimizations</i>,<BR>
<b>3rd International Summer School on Advanced Computer Architecture and Compilation for Embedded Systems (ACACES 2007)</b>,<BR>
July 15 - 20, 2007, L'Aquila, Italy <p></p>
</li>

<li><a name="jornadas07"></a>UMA-DAC-07/08
<br>J.J. Segura, R. Asenjo, F. Corbera, A. Navarro and E.L. Zapata,<BR>
<i>Interfaz para la captura de estructuras de datos dinámicas en códigos C</i>,<BR>
<b>XVIII Jornadas de Paralelismo, JP'2007</b>,<BR>
Sep 11 - 14, 2007, Zaragoza, Spain <p></p>
</li>

<li><a name="TRformalYresultados"></a><a href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-07-09.pdf">UMA-DAC-07/09</a>
<br>F. Corbera, A. Navarro, R. Asenjo, A. Tineo and E.L. Zapata,<BR>
<i>A formal presentation of shape analysis graphs and operations</i>,<BR>
<b>Technical Report. Dept. Comp. Architecture. Univ. of Malaga</b>,<BR>
July 2007 <p></p>
</li>

<li><a name="LCPC07"></a>UMA-DAC-07/10
<br>A. Tineo, F. Corbera, A. Navarro, R. Asenjo and E.L. Zapata,<BR>
<i>Tracing Recursive Flow Paths for Interprocedural Shape Analysis</i>,<BR>
<b>20th International Workshop on Languages and Compilers for Parallel Computing (LCPC'07)</b><BR>
Urbana, Illinois, October 11-13, 2007 <p></p>
</li>


<li><a name="IPDPS08"></a><a href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-08-01.pdf">UMA-DAC-08/1</a>
<br>R. Asenjo, R. Castillo, F. Corbera, A. Navarro, A. Tineo and E.L. Zapata,<BR>
<i>Parallelizing irregular C codes assisted by interprocedural shape analysis</i>,<BR>
<b>22nd IEEE International Parallel & Distributed Processing Symposium (IPDPS'08)</b><BR>
Miami, Florida USA. April 14-18, 2008 <p></p>
</li>


<li><a name="PROPER08"></a>UMA-DAC-08/2,  <a href="http://dx.doi.org/10.1007/978-3-642-00955-6_32">doi</a>
<br>R. Castillo, F. Corbera, A. Navarro, R. Asenjo, and E.L. Zapata,<BR>
<i>Complete DefUse-Analysis in recursive programs with dynamic data structures</i>,<BR>
<b>Workshop on Productivity and Performance (PROPER 2008) Tools for HPC Application Development, at EuroPar'2008 Conference</b><BR>
Las Palmas de Gran Canaria, Spain, August 2008. <p></p>
</li>



<li><a name="ICS09"></a>UMA-DAC-09/2
<br>A. Navarro, R. Asenjo, S. Tabik and C. Cascaval,<BR>
<i>Load balancing using work-stealing for pipeline parallelism in emerging applications</i>,<BR>
<b>ACM 23rd International Conference on Supercomputing
</b><BR>
IBM T.J. Watson Research Center, Yorktown Heights, NY, USA. June 8-12, 2009 <p></p>
</li>


<li><a name="ICS-TR"></a><a href="https://dominoweb.draco.res.ibm.com/3fce85156636a90f852575b0004d5b69.html">UMA-DAC-09/3</a>
<br>A. Navarro, R. Asenjo, S. Tabik and C. Cascaval,<BR>
<i>Load balancing using work-stealing for pipeline parallelism in emerging applications</i>,<BR>
<b>IBM Research Technical Paper RC24732.
</b><BR>
IBM T.J. Watson Research Center, Yorktown Heights, NY, USA. 2009 <p></p>
</li>

<li><a name="PACT09"></a><a href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-09-04.pdf">UMA-DAC-09/4</a>
<br>A. Navarro, R. Asenjo, S. Tabik and C. Cascaval,<BR>
<i>Analytical Modeling of Pipeline Parallelism</i>,<BR>
<b>ACM-IEEE International Conference on
Parallel Architectures and Compilation Techniques (PACT)
</b><br>
Raleigh, North Carolina. September 12-16, 2009<BR><p></p>
</li>


<li><a name="PARCO09"></a>UMA-DAC-09/5
<br>R. Castillo, F. Corbera, A. Navarro, R. Asenjo, E.L. Zapata<BR>
<i>Conflict Analysis for heap-based Data Dependence Detection</i>,<BR>
<b>Parallel Computing: From Multicores and GPU's to Petascale,
</b><BR>ISBN: 978-1-60750-529-7, Vol. 19, pp. 351-358, IOS Press BV, Amsterdam, 2010.<BR><p></p>
</li>


<li><a name="ADPNA09"></a>UMA-DAC-09/6 <br>A. Tineo, F. Corbera,
A. Navarro, R. Asenjo, E.L. Zapata<BR> <i>On the automatic detection
of heap-induced data dependences with interprocedural shape
analysis</i>,<BR> <b>International Workshop on Advanced
Distributed and Parallel Network Applications (ADPNA-2009).
In conjunction with ICPP 2009.
</b><BR>Vienna, Austria, September 22-25, 2009<BR><p></p>
</li>


<li><a name="HPCC10"></a><a
href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-10-01.pdf">UMA-DAC-10/1</a>
Also available: <a href="http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5581345">doi</a>
<br>A.J. Dios, R. Asenjo,
A. Navarro, F. Corbera, E.L. Zapata<BR> <i>Evaluation of the Task
Programming Model in the Parallelization of Wavefront Problems</i>,<BR>
<b>The 12th IEEE Intl. Conf. on High Performance Computing and
Communications (HPCC-2010).
</b><BR>Melbourne, Australia, September 1-3, 2010<BR><p></p>
</li>

<li><a name="CEDI10-1"></a>UMA-DAC-10/2 <br> A. Sanz, J. López,
A. Navarro, R. Asenjo<BR> <i> Tridiagonal Systems in Chapel. Case
study: The parallel cyclic reduction algorithm</i>,<BR>
<b>III Congreso Español de Informática, Jornadas de
Paralelismo 2010 (JP2010).
</b><BR>Valencia, España, Septiembre 7-10, 2010<BR><p></p>
</li>

<li><a name="CEDI10-2"></a>UMA-DAC-10/3 <br> Rafael Larrosa,
A. Navarro, R. Asenjo, E.L. Zapata<BR> <i> Implementing a Chapel
library for parallel I/O</i>,<BR> <b>III Congreso Español de Informática, Jornadas de
Paralelismo 2010 (JP2010).
</b><BR>Valencia, España, Septiembre 7-10, 2010<BR><p></p>
</li>


<li><a name="CEDI10-3"></a>UMA-DAC-10/4 <br> A.J. Dios, R. Asenjo,
A. Navarro, F. Corbera, E.L. Zapata<BR> <i> Evaluation of the Task
Programming Model in the Parallelization of Wavefront Problems</i>,<BR> <b>III Congreso Español de Informática, Jornadas de
Paralelismo 2010 (JP2010).
</b><BR>Valencia, España, Septiembre 7-10, 2010<BR><p></p>
</li>


<li><a name="TR-Wavefront"></a><a
href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-11-01.pdf">UMA-DAC-11/01</a>
<br>A. Dios, R. Asenjo, A. Navarro, F. Corbera, E.L. Zapata<BR>
<i>Wavefront template implementation based on the task programming
model</i>,<BR>
<b>Technical Report. Dept. Comp. Architecture. Univ. of Malaga</b>,<BR>
March 2011 <p></p>
</li>


<li><a name="TR-Wavefront1"></a><a
href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-11-02.pdf">UMA-DAC-11/02</a>
<br>A. Dios, R. Asenjo, A. Navarro, F. Corbera, E.L. Zapata<BR>
<i>A case study of the task-based parallel wavefront pattern</i>,<BR>
<b>Technical Report. Dept. Comp. Architecture. Univ. of Malaga</b>,<BR>
July 2011 <p></p>
</li>


<li><a name="Parco-Wavefront"></a><a
href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-11-03.pdf">UMA-DAC-11/03</a>
<br>A. Dios, R. Asenjo, A. Navarro, F. Corbera, E.L. Zapata<BR>
<i>A case study of the task-based parallel wavefront pattern</i>,<BR>
<b>Advances in Parallel Computing: Applications, Tools and Techniques on the Road to Exascale Computing</b>,<BR>
 ISBN: 978-1-61499-040-6,  Vol. 22,
  pp. 65-72, IOS Press BV, Amsterdam,2012<p></p>
</li>


<li><a name="Parco-Chapel"></a><a
href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-11-04.pdf">UMA-DAC-11/04</a>
<br>R. Larrosa, R. Asenjo, A. Navarro, B.L. Chamberlain<BR>
<i>A First Implementation of Parallel IO in Chapel for Block Data Distribution</i>,<BR>
<b>Advances in Parallel Computing: Applications, Tools and Techniques on the Road to Exascale Computing</b>,<BR>
 ISBN: 978-1-61499-040-6, Vol. 22,
  pp. 447-454, IOS Press BV, Amsterdam, 2012<p></p>
</li>


<li><a name="LCPC11"></a>UMA-DAC-11/05
<br>A. Dios, R. Asenjo, A. Navarro, F. Corbera, E.L. Zapata<BR>
<i>Wavefront template for the task-based programming model</i>,<BR>
<b>The 24th International Workshop on Languages and Compilers for Parallel Computing (LCPC 2011)</b>,<BR>
Colorado State University, Fort Collins, Colorado, September 8-10, 2011 <p></p>
</li>


<li><a name="HiPC"></a>UMA-DAC-11/06, <a href="http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&amp;arnumber=6152717&amp;isnumber=6152423">doi</a>
<br>A. Dios, R. Asenjo, A. Navarro, F. Corbera, E.L. Zapata<BR>
<i>High-level template for the task-based parallel wavefront pattern,</i><BR>
<b>The 18th annual IEEE International Conference on High Performance
  Computing (HiPC 2011),</b><BR>
  Bengaluru (Bangalore), India, December 18-21, 2011 <p></p>
</li>


<li> <A name="jpdc12"></A>UMA-DAC-12/01. <a href="http://dx.doi.org/10.1016/j.jpdc.2012.08.004">doi</a>
<br>A. Navarro, F. Corbera, R. Asenjo, R. Castillo and E.L. Zapata,<BR>
<I>A  Data Dependence Test based on the Projection of Paths over Shape Graphs</I>,<BR>
<B>Journal of Parallel and Distributed Computing</B>,<BR>
Volume 72, Issue 12, December 2012, Pages 1547-1564. <BR>
DOI: 10.1016/j.jpdc.2012.08.004 <BR><p></p>
</li>


<li> <A name="sbac12"></A>UMA-DAC-12/02. Long version: <a
href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-12-02.pdf">UMA-DAC-12/02</a> <a
href="http://www.ac.uma.es/~compilacion/publicaciones/SBAC-PAD-2012-Chapel.pdf">[Slides]</a>
<br>Alberto Sanz, Rafael Asenjo, Juan L&oacute;pez, Rafael Larrosa, Angeles
Navarro, Vassily Litvinov, Sung-Eun Choi, Bradford L. Chamberlain,<BR>
<I>Global data re-allocation via communication aggregation in Chapel</I>,<BR>
<B>2012 IEEE 24th International Symposium on Computer Architecture and High
Performance Computing</B>,<BR> New York City, NY, USA. October 24-26,
2012. DOI 10.1109/SBAC-PAD.2012.18<p></p>
</li>

<li> <A name="hpc-ac"></A><a href="http://www.hpcadvisorycouncil.com/events/2012/Spain-Workshop/pres/16_UofMalaga.pdf">UMA-DAC-12/03</a>. Invited Talk.
<br>Rafael Asenjo<BR>
<I>Main benefits of Task Parallel Framworks</I>,<BR>
<B>HPC Advisory Council Spain Conference 2012</B>,<BR>
Málaga, Spain. September 13, 2012.<p></p>
</li>

<li> <A name="hpc-ac">UMA-DAC-13/01</a>
<br>A. Vilches, A. Navarro, F. Corbera and R. Asenjo<BR>
<I>A case study of oversubscription on multi-CPU &amp; multi-GPU heterogeneous systems</I>,<BR>
<B>Proceedings of the 13th International Conference on Computational and Mathematical Methods
in Science and Engineering, CMMSE 2013</B>,<BR>
Cabo de Gata, Spain, June 2013. <p></p>
</li>

<li><a name="TR-CPU-GPU1"></a><a
href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-13-02.pdf">UMA-DAC-13/02</a>
<br>A. Navarro, A. Vilches, F. Corbera and R. Asenjo<BR>
<i>Strategies for Maximizing Utilization on multi-CPU &amp; multi-GPU
  Heterogeneous Architectures</i>,<BR>
<b>Technical Report. Dept. Comp. Architecture. Univ. of Malaga</b>,<br>
Dec 2013.<p></p>
</li>

<li> <A name="js14">UMA-DAC-14/01</a> <a href="http://dx.doi.org/10.1007/s11227-014-1200-3">doi</a>
<br>A. Navarro, A. Vilches, F. Corbera and R. Asenjo<BR>
<I>Strategies for maximizing utilization on multi-CPU and multi-GPU heterogeneous architectures</I>,<BR>
<B>The Journal of Supercomputing</B>,<br> May 2014.<BR>
<p></p></li>

<li> <A name="hpcs14">UMA-DAC-14/02</a>
<br>A. Navarro, A. Vilches, F. Corbera and R. Asenjo<BR>
<I>Adaptive Partitioning Strategies for Loop Parallelism in Heterogeneous Architectures</I>,<BR>
<B>The International Conference on High Performance Computing and Simulation (HPCS 2014)</B>,<BR>
Bologna, Italy, July 2014. <p></p>
</li>


<li> <A name="parco14">UMA-DAC-14/03</a>. <a href="http://dx.doi.org/10.1016/j.parco.2014.05.003">doi</a>
<br>Angeles Navarro, Rafael Asenjo, Francisco Corbera, Antonio J Dios and Emilio L Zapata<BR>
<I>A Case Study of Different Task Implementations for Multioutput Stages in non-trivial Parallel Pipeline Applications</I>,<BR>
<B>Journal of Parallel Computing</B>, <br>June 2014.<p></p>
</li>

<li><a name="CEDI14"></a>UMA-DAC-14/4<br> Antonio Vilches, Angeles
Navarro, Rafael Asenjo, Francisco Corbera, Maria Garzaran<BR>
<i>Adaptive partitioning strategy for heterogeneous chips</i>,<BR>
<b>XXV Jornadas de
Paralelismo 2014 (JP2014).
</b><BR>Valladolid, España, Septiembre 17-19, 2014.<p></p>
</li>

<li><a name="JCE14"></a>UMA-DAC-14/5 <br>Rafael Asenjo, Andr&eacute;s
Rodríguez, Angeles Navarro, Juan-Antonio Fernández-Madrigal, Ana Cruz-Martín<BR>
<i>On the parallelization of a three-parametric log-logistic estimation algorithm</i>,<BR>
<b>V Jornadas de Computación Empotrada 2014 (JCE2014).
</b><BR>Valladolid, España, Septiembre 17-19, 2014.
<p></P></li>

<li><a name="JornadasSarteco-Keynote"></a>UMA-DAC-14/6 <br>Rafael Asenjo<BR>
<i>Modelos de programación para arquitecturas heterog&eacute;neas on-chip</i>,<BR>
<b>Keynote inaugural de las XXV Jornadas de Paralelismo 2014 (JP2014).
</b><BR>Valladolid, España, Septiembre 17-19, 2014.
<p></P></li>

<li><a name="sensors"></a>UMA-DAC-14/7 <BR>Ángel Martínez-Tenor, Ana
Gago-Benítez, Juan-Antonio Fernández-Madrigal, Ana Cruz-Martín, Rafael
Asenjo, Angeles Navarro<BR>
<i>Hierarchical Regulation of the Sensor Data Transmission for Networked Telerobots</i>,<BR>
<b>IEEE SENSORS 2014.
</b><BR>Valencia, Spain, Nov. 2-5, 2014.
<p></P></li>

<li><a name="hip3es">UMA-DAC-15/1</a>. <a
href="http://arXiv.org/abs/1501.03336">Arxiv</a>
<BR>Francisco Corbera, Andr&eacute;s Rodríguez, Rafael Asenjo, Angeles Navarro, Antonio Vilches, and María J. Garzarán<BR>
<i>Reducing overheads of dynamic scheduling on heterogeneous chips</i>,<BR>
<b>HIP3ES: High Performance Energy Efficient Embedded Systems, HiPEAC Conference,
</b><BR>Amsterdam, 19-21 Jan. 2015.
<p></P></li>

<li><a name="iccs">UMA-DAC-15/2</a>. <a
href="http://dx.doi.org/10.1016/j.procs.2015.05.213">doi</a>
<BR>Antonio Vilches, Rafael Asenjo, Angeles Navarro, Francisco
Corbera, Rub&eacute;n Gran and María J. Garzarán<BR>
<i>Adaptive Partitioning for Irregular Applications on Heterogeneous
CPU-GPU chips</i>,<BR>
<b>Procedia Computater Science, Vol 51,
</b><BR>Elsevier Eds. pp. 140-149, 2015.
<p></P></li>

<li><a href="http://www.ac.uma.es/~compilacion/publicaciones/UMA-DAC-15-04.pdf" name="tr15">UMA-DAC-15/3</a>.
<BR>A. Rodríguez, A. Vilches, A. Navarro, R. Asenjo, F. Corbera, R. Gran, and M. Garzaran<BR>
<i>Productive interface to map streaming applications on heterogeneous processors</i>,<BR>
<b>Technical Report. Dept. Comp. Architecture. Univ. of Malaga, May 2015.
</b><p></P></li>

<li><a name="transact15">UMA-DAC-15/4</a>.
<BR>Alejandro Villegas, Angeles Navarro, Rafael Asenjo, Oscar Plata, Rafael Ubal and David Kaeli<BR>
<i>Hardware support for Local Memory Transactions on GPU Architectures</i>,<BR>
<b>10th ACM SIGPLAN Workshop on Transactional Computing (TRANSACT 2015, part of FCRC 2015).
</b><BR>Portland, Oregon, USA. June 15-16, 2015
<p></P></li>

<li><a name="jcsd15">UMA-DAC-15/5</a>.
<BR>Alejandro Villegas, Rafael Asenjo, Angeles Navarro, Oscar Plata<BR>
<i>Towards a Hardware Transactional Memory for GPU Local Memory</i>,<BR>
<b>XXIII Jornadas de Concurrencia y Sistemas Distribuidos, JCSD'15.
</b><BR>Malaga, Spain. June 10-12, 2015
<p></P></li>

<li><a name="repara">UMA-DAC-15/6</a>.
<BR>Andr&eacute;s Rodríguez, Angeles Navarro, Rafael Asenjo, Antonio
Vilches, Francisco Corbera, María Garzarán<BR>
<i>Parallel Pipeline on Heterogeneous Multi-Processing Architectures</i>,<BR>
<b>1st IEEE International Workshop on Reengineering for Parallelism in Heterogeneous Parallel Platforms (Repara 2015, part of ISPA-2015).
</b><BR>Helsinki, Finland, 20-22 August, 2015
<p></P></li>

<li><a name="jp1">UMA-DAC-15/7</a>.
<BR>Alejandro Villegas, Angeles Navarro, Rafael Asenjo y Oscar Plata<BR>
<i>Memoria Transaccional Hardware en Memoria Local de GPU</i>,<BR>
<b>XXVI Edición de las Jornadas de Paralelismo, JP 2015.
</b><BR>Córdoba, Spain, 23-25 September, 2015
<p></P></li>

<li><a name="jp2">UMA-DAC-15/8</a>.
<BR>Antonio Vilches, Andr&eacute;s Rodríguez, Ángeles Navarro,
Francisco Corbera y Rafael Asenjo<BR>
<i>Patrón pipeline aplicado a arquitecturas heterog&eacute;neas big.LITTLE</i>,<BR>
<b>XXVI Edición de las Jornadas de Paralelismo, JP 2015.
</b><BR>Córdoba, Spain, 23-25 September, 2015
<p></P></li>

<li><a name="jp3">UMA-DAC-15/9</a>.
<BR>Guillermo Aparicio, Eligius M.T. Hendrix, Jos&eacute; Manuel
García Salmerón, Inmaculada García, Leocadio G. Casado y Rafael Asenjo<BR>
<i>Algoritmos paralelos de memoria compartida que determinan el menor tamaño de un árbol binario al refinar un simplex regular</i>,<BR>
<b>XXVI Edición de las Jornadas de Paralelismo, JP 2015.
</b><BR>Córdoba, Spain, 23-25 September, 2015
<p></P></li>

<li><a name="tpds16">UMA-DAC-16/1</a>. <a
href="http://dx.doi.org/10.1109/TPDS.2015.2432809">doi</a>
<BR>A. Vilches, A. Navarro, R. Asenjo, F. Corbera, R. Gran, and M. Garzaran<BR>
<i>Mapping streaming applications on commodity multi-CPU and GPU on-chip processors</i>,<BR>
<b>IEEE Tran. on Parallel and Distributed Systems, Vol 27, No. 4
</b><BR>IEEE Computer Society, ISSN: 1045-9219, April 2016.
<p></P></li>

<li><a name="parco16">UMA-DAC-16/2</a>. doi:10.3233/978-1-61499-621-7-372.
<BR>Andr&eacute;s Rodríguez, Angeles Navarro, Rafael Asenjo, Francisco
Corbera, Antonio Vilches, María Garzarán<BR>
<i>Pipeline Template for Streaming Applications on Heterogeneous Chips</i>,<BR>
<b> Parallel Computing: On the Road to Exascale. IOS Press.
</b><BR>Gerhard R Joubert, Hugh Leather, Mark Parsons, Frans Peters, Mark Sawyer (eds), pp. 327-336, 2016
<p></P></li>

<li><a name="parafpga">UMA-DAC-16/3</a>. doi:10.3233/978-1-61499-621-7-543.
<BR>Rafael Asenjo, Angeles Navarro, Andr&eacute;s Rodríguez, J. Nunez-Yanez<BR>
<i>Workload distribution and balancing in FPGAs and CPUs with OpenCL and TBB</i>,<BR>
<b> Parallel Computing: On the Road to Exascale. IOS Press.
</b><BR>Gerhard R Joubert, Hugh Leather, Mark Parsons, Frans Peters, Mark Sawyer (eds), pp. 543-521, 2016
<p></P></li>

<li><a name="WTTM2">UMA-DAC-16/4</a>.
<BR>Alejandro Villegas, Angeles Navarro, Rafael Asenjo, Oscar Plata<BR>
<i>Energy Efficiency of Software Transactional Memory in a Heterogeneous Architecture</i>,<BR>
<b>8th Workshop on the Theory of Transactional Memory, WTTM 2016 co-located with PODC 2016.</b>
<BR>Chicago, Illinois, USA, July 25, 2016
<p></P></li>

<li><a name="CPC16">UMA-DAC-16/5</a>.
<BR>Alejandro Villegas, Rafael Asenjo, Angeles Navarro, Oscar Plata<BR>
<i>Improvements in Hardware Transactional Memory for GPU Architectures</i>,<BR>
<b>19th Workshop on Compilers for Parallel Computing, (CPC'16)</b>
<BR>Valladolid, España, July 6-8, 2016
<p></P></li>

<li><a name="jp1-2016">UMA-DAC-16/6</a>.
<BR>Emilio Villegas, Alejandro Villegas, Angeles Navarro, Rafael Asenjo, Oscar Plata<BR>
<i>Evaluación del Consumo Energético de la Memoria Transaccional Software en Procesadores Heterogéneos</i>,<BR>
<b>XXVII Edición de las Jornadas de Paralelismo, JP 2016.
</b><BR>Salamanca, Spain, 14-16 September, 2016
<p></P></li>

<li><a name="SBACPAD16">UMA-DAC-16/7</a>.
<BR>Luis Remis, Maria Jesus Garzaran, Rafael Asenjo, Angeles Navarro.<BR>
<i>Breadth-First Search on Heterogeneous Platforms: A Case of Study on Social Networks</i>,<BR>
<b>28th Intl. Symp. on Computer Architecture and High Performance Computing, SBAC-PAD 2016. </b>
<BR>Marina del Rey, Los Angeles, USA, October 26-28, 2016
<p></P></li>

<li><a name="ica3pp">UMA-DAC-16/8</a>.
<BR>Rafael Asenjo<BR>
<i>Making the most out of Heterogeneous Chips with CPU, GPU and FPGA</i>,<BR>
<b>Keynote at 16th International Conference on Algorithms and Architectures for Parallel Processing, ICA3PP 2016. </b>
<BR>Granada, Spain, December 14-16, 2016
<p></P></li>

<li><a name="editorPPoPP">UMA-DAC-16/9</a>. <a href="http://dl.acm.org/citation.cfm?id=2851141&picked=prox">ACM Digital Library</a>
<BR>Rafael Asenjo and Tim Harris (Eds.)<BR>
<i>Proceedings of the 21st ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming</i>,<BR>
<b>ACM PPoPP 2016</b>
<BR>Barcelona, España, March 12-16, 2016. ISBN: 978-1-4503-4092-2
<p></P></li>

<li><a name="jogo17">UMA-DAC-17/1</a>. <a
href="https://link.springer.com/article/10.1007/s10898-017-0508-y">Open Access</a>. doi:10.1007/s10898-017-0508-y
<BR>Juan Francisco Rodríguez, José Manuel García, Eligius Hendrix, Rafael Asenjo, Leocadio Casado<BR>
<i>On parallel Branch and Bound frameworks for Global Optimization</i>,<BR>
<b>Journal of Global Optimization</b>
<BR>Volume 69, Issue 3, pp 547–560, November 2017.
<p></P></li>

<li><a name="hlpp17">UMA-DAC-17/2</a>.
<BR>Antonio Vilches, Angeles Navarro, Francisco Corbera, Andrés Rodríguez, Rafael Asenjo<BR>
<i>Heterogeneous parallel for template based on TBB</i>,<BR>
<b>10th International Symposium on High-Level Parallel Programming and Applications, HLPP'17</b>
<BR>Valladolid, Spain, 10-11 July 2017
<p></P></li>

<li><a name="europar17">UMA-DAC-17/3</a>.
<BR>Alejandro Villegas, Rafael Asenjo, Angeles Navarro Oscar Plata, Rafael Ubal, David Kaeli<BR>
<i>Hardware support for scratchpad memory transactions on GPU architectures</i>,<BR>
<b>23rd International European Conference on Parallel and Distributed Computing, EuroPar'17</b>
<BR>Santiago de Compostela, 30/8-1/9 2017.
<p></P></li>

<li><a name="jp17-a">UMA-DAC-17/4</a>.
<BR>Alejandro Villegas, Ernesto Rittwagen, Angeles Navarro, Rafael Asenjo, Oscar Plata<BR>
<i>Planificación thread-to-cluster de aplicaciones que utilizan memoria transaccional sobre un procesador heterogéneo</i>,<BR>
<b>XXVIII Edición de las Jornadas de Paralelismo, JP'17</b>
<BR>Malaga, Spain, 19-22 Sept. 2017
<p></P></li>

<li><a name="jp17-b">UMA-DAC-17/5</a>.
<BR>Denisa Constantinescu, Angeles Navarro, Juan-Antonio Fernandez-Madrigal, Rafael Asenjo<BR>
<i>Optimization of a decision-making algorithm for heterogeneous platforms</i>,<BR>
<b>XXVIII Edición de las Jornadas de Paralelismo, JP'17</b>
<BR>Malaga, Spain, 19-22 Sept. 2017
<p></P></li>

<li><a name="jp17-c">UMA-DAC-17/6</a>.
<BR>Rafael Asenjo, Sonia González, Francisco Corbera, Angeles Navarro, Andrés Rodríguez, Julio Villalba and Eligius Hendrix<BR>
<i>Motivando al alumno de ingeniería mediante la plataforma Raspberry Pi</i>,<BR>
<b>XXVIII Edición de las Jornadas de Paralelismo, JP'17</b>
<BR>Malaga, Spain, 19-22 Sept. 2017
<p></P></li>

<li><a name="Repara1">UMA-DAC-17/7</a>.
<BR>Alejandro Villegas, Angeles Navarro, Rafael Asenjo, Oscar Plata<BR>
<i>Towards a Software Transactional Memory for heterogeneous CPU-GPU processors</i>,<BR>
<b>3rd Intl. Workshop on Reengineering for Parallelism in Heterogeneous Parallel Platforms, co-located with PARCO 2017.</b>
<BR>Bolonia, Italia, 12-15 Sept. 2017
<p></P></li>

<li><a name="Repara2">UMA-DAC-17/8</a>.
<BR>Jose Nunez-Yanez, Mohmmad Hosseinabady, Andrés Rodríguez, Rafael Asenjo, Angeles Navarro, Darío Suárez, Rubén Gran<BR>
<i>Simultaneous Multiprocessing on a FPGA+CPU Heterogeneous System-On-Chip</i>,<BR>
<b>3rd Intl. Workshop on Reengineering for Parallelism in Heterogeneous Parallel Platforms, co-located with PARCO 2017.</b>
<BR>Bolonia, Italia, 12-15 Sept. 2017
<p></P>
</li>

<li><a name="RPi-1">UMA-DAC-17/9</a>.
<BR>R. Asenjo, S. González, F. Corbera, A. Navarro, A.
Rodríguez, J. Villalba, E. Hendrix<BR>
<i>La plataforma Rasberry
Pi como base para la coordinación vertical</i>,<BR>
<b>Revista en Enseñanza
y Aprendizaje de Ingeniería de computadores, Experiencias Docentes
en Ingeniería de Computadores, ISSN: 2173-8688</b>
<BR>Depósito Legal:
GR-899/2011, Edita: Departamento de Arquitectura y Tecnología de
Computadores, UGR. Spain. pp. 5-20, Número 7, 2017
<p></P>
</li>

<li><a name="RPi-2">UMA-DAC-17/10 (en prensa)</a>.
<BR>R. Asenjo, F. Corbera, A. Navarro, A. Rodríguez, S.
González, J. Villalba, E. Hendrix<BR>
<i>Motivando al alumno de
ingeniería mediante la plataforma Raspberry Pi</i>,<BR>
<b>En A. Blanco
(Coord.). Innovaciones para favorecer la motivación y el aprendizaje
en estudios de Grado.</b>
<BR>Málaga: Servicio de Publicaciones y
Divulgación Científica de la Universidad de Málaga, 2017
<p></P>
</li>

<li><a name="JPDC17-sbacpad">UMA-DAC-17/11</a> <a
href="https://doi.org/10.1016/j.jpdc.2017.11.003">doi: 10.1016/j.jpdc.2017.11.003</a>.
<BR>Luis Remis, Maria Jesus Garzaran, Rafael Asenjo, Angeles Navarro<BR>
<i>Exploiting social network graph characteristics for efficient BFS on heterogeneous chips</i>,<BR>
<b>Journal of Parallel and Distributed Computing</b>
<BR>ISSN 0743-7315, Nov, 2017.
<p></P>
</li>

<li><a name="TutorialEuroPar">UMA-DAC-17/12</a>.
<BR>Mike Voss (Intel), James Cownie (Intel) and Rafael Asenjo (UMA)<BR>
<i>Tutorial: CPUs, GPUs, FPGAs: A Tutorial on Heterogeneity and Managing Accelerators with Intel Threading Building Blocks</i>,<BR>
<b>23rd Intl European Conf. on Parallel and Distributed Computing (EuroPar 2017)</b>
<BR>Santiago de Compostela, Spain, Aug 29, 2017
<p></P>
</li>

<li><a name="TutorialSC">UMA-DAC-17/13</a>.
<BR>James Reinders (Intel), James Cownie (Intel), Pablo Reble (Intel), Rafael Asenjo (UMA)<BR>
<i>Tutorial: Expressing Heterogeneous Parallelism in C++ with Intel Threading Building Blocks</i>,<BR>
<b>IEEE-ACM Intl. Conf. for High Performance Computing, Networking, Storage and Analysis (SC 2017)</b>
<BR>Denver, CO, USA, Nov 13, 2017.
<p></P>
</li>

<li><a name="HIP3ES">UMA-DAC-18/1</a>. <a
href="https://arxiv.org/abs/1802.03316">https://arxiv.org/abs/1802.03316</a>.
<BR>Jose Nunez-Yanez, Mohammad Hosseinabady, Moslem Amiri, Andrés Rodríguez, Rafael Asenjo, Angeles Navarro, Rubén Gran-Tejero, Darío Suárez-Gracia<BR>
<i>Parallelizing Workload Execution in Embedded and High-Performance Heterogeneous Systems</i>,<BR>
<b>HIP3ES: High Performance Energy Efficient Embedded Systems Workshop, HiPEAC Conference</b>
<BR>January 22-24, 2018, Manchester, United Kingdom, 2018.
<p></P>
</li>

<li><a name="jpdc17">UMA-DAC-18/2</a>. <a
href="http://dx.doi.org/10.1016/j.jpdc.2017.05.016">doi:10.1016/j.jpdc.2017.05.016</a>
<BR>Guillermo Aparicio, José Manuel García, Leocadio Casado, Rafael Asenjo, Eligius Hendrix<BR>
<i>Parallel algorithms for computing the smallest binary tree size in unit simplex refinement</i>,<BR>
<b>Journal of Parallel and Distributed Computing</b>
<BR>Volume 112, Part 2, Pages 166-178, February 2018.
<p></P>
</li>

<li><a name="TutorialPPoPP">UMA-DAC-18/3</a>.
<BR>Rafael Asenjo (UMA), James Cownie (Intel), Aleksei Fedotov (Intel)<BR>
<i>Tutorial: An Introduction to Intel® Threading Building Blocks (Intel® TBB) and its Support for
Heterogeneous Programming</i>,<BR>
<b>ACM Intl. Conf. Principles and Practice of Parallel Programming (PPoPP 2018)</b>
<BR>Viena, Austria, Feb, 2018.
<p></P>
</li>

<li><a name="JS18">UMA-DAC-18/4</a> <a
href="http://rdcu.be/KvKS">SharedLink</a>. <a
href="https://link.springer.com/article/10.1007%2Fs11227-018-2347-0">doi</a>.
<BR>Alejandro Villegas, Angeles Navarro, Rafael Asenjo, Oscar Plata<BR>
<i>Toward a software transactional memory for heterogeneous CPU-GPU processors</i>,<BR>
<b>Journal of Supercomputing</b>
<BR>April 2018.
<p></P>
</li>

<li><a name="JS18-b">UMA-DAC-18/5</a> <a
href="https://rdcu.be/LE0I">SharedLink</a>. <a
href="https://doi.org/10.1007/s11227-018-2367-9">doi</a>.
<BR>Jose Nunez-Yanez, Mohammad Hosseinabady, Moslem Amiri, Andrés Rodríguez, Rafael Asenjo, Angeles Navarro, Rubén Gran-Tejero, Darío Suárez-Gracia<BR>
<i>Simultaneous multiprocessing in a software defined heterogeneous FPGA</i>,<BR>
<b>Journal of Supercomputing</b>
<BR>April 2018.
<p></P>
</li>

<li><a name="TC17">UMA-DAC-18/6</a> <a
href="https://doi.org/10.1109/TC.2017.2776908">doi: 10.1109/TC.2017.2776908</a>.
<BR>A. Villegas, R. Asenjo, A. Navarro, O. Plata and D. R. Kaeli<BR>
<i>Lightweight Hardware Transactional Memory for GPU Scratchpad Memory</i>,<BR>
<b>IEEE Transactions on Computers</b>
<BR>pp. 816-829. vol 67, issue 6, June 2018.
<p></P>
</li>

<li><a name="FPL18">UMA-DAC-18/7</a>
<BR>Sam Amiri, Mohammad Hosseinabady, Andrés Rodríguez, Rafael Asenjo, Angeles Navarro, Jose Nunez-Yanez <BR>
<i>Workload Partitioning Strategy for Improved Parallelism on FPGA-CPU Heterogeneous Chips</i>,<BR>
<b>International Conference on Field-Programmable Logic and Applications (FPL)</b>
<BR>Dublin, Ireland, August 2018.
<p></P>
</li>

<li><a name="jp18-a">UMA-DAC-18/8</a>.
<BR>Alejandro Villegas, Angeles Navarro, Rafael Asenjo, Oscar Plata<BR>
<i>Memoria Transaccional Software en Procesadores CPU+GPU Heterogéneos</i>,<BR>
<b>XXIX Edición de las Jornadas de Paralelismo, JP'18</b>
<BR>Teruel, Spain, 12-14 Sept. 2018.
<p></P></li>

<li><a name="jp18-b">UMA-DAC-18/9</a>.
<BR>José Carlos Romero, Alejandro Villegas, Angeles Navarro, Andrés Rodríguez, Rafael Asenjo<BR>
<i>Explotando el nuevo módulo OpenCL de Intel TBB</i>,<BR>
<b>XXIX Edición de las Jornadas de Paralelismo, JP'18</b>
<BR>Teruel, Spain, 12-14 Sept. 2018.
<p></P></li>

<li><a name="HLPGPU19">UMA-DAC-19/1</a>.
<BR>Andrés Rodríguez, Angeles Navarro, Rafael Asenjo, Francisco Corbera, Rubén Gran, Darío Suarez, J.L. Nunez-Yanez<BR>
<i>Evaluation of Heterogeneous execution on an HPC-oriented CPU-FPGA System-on-Chip</i>,<BR>
<b>HLPGPU: High-Level Programming for Heterogeneous and Hierarchical Parallel Systems (HLPGPU 2019 at HiPEAC)</b>
<BR>Valencia, Spain, 21-23 Jan. 2019.
<p></P>
</li>

<li><a name="IJPP">UMA-DAC-19/2</a> <a
href="https://doi.org/10.1007/s10766-018-0555-0">doi: 10.1007/s10766-018-0555-0</a>.
<BR>Angeles Navarro, Francisco Corbera, Andrés Rodríguez, Antonio Vilches, Rafael Asenjo<BR>
<i>Heterogeneous parallel_for template for CPU-GPU chips</i>,<BR>
<b>Intl. Journal of Parallel Programming</b>
<BR>Volumen 47, Issue 2, pp213-233, April 2019.
<p></P>
</li>

<li><a name="JSA19">UMA-DAC-19/3</a> <a
href="https://authors.elsevier.com/a/1ZFwY4weOvanSs">Share Link</a>. <a
href="https://doi.org/10.1016/j.sysarc.2019.06.006">doi: 10.1016/j.sysarc.2019.06.006</a>
<BR>Andrés Rodríguez, Angeles Navarro, Rafael Asenjo, Francisco Corbera, Rubén Gran, Darío Suárez, Jose Nunez-Yanez<BR>
<i>Exploring Heterogeneous Scheduling for Edge Computing with CPU and FPGA MPSoCs</i>,<BR>
<b>Journal of Systems Architecture</b>
<BR>Volume 98, pp. 27-40, Sept. 2019.
<p></P>
</li>

<li><a name="SIJS19">UMA-DAC-19/4</a> <a
href="https://rdcu.be/bHl6B">Share Link</a>. <a
href="https://doi.org/10.1007/s11227-019-02935-1">doi: 0.1007/s11227-019-02935-1</a>
<BR>Andrés Rodríguez, Angeles Navarro, Rafael Asenjo, Francisco Corbera, Rubén Gran, Darío Suárez, Jose Nunez-Yanez<BR>
<i>Parallel multiprocessing and scheduling on the heterogeneous Xeon+FPGA platform</i>,<BR>
<b>The Journal of Supercomputing</b>
<BR>June 2019.
<p></P>
</li>

<li><a name="TBBBOOK">UMA-DAC-19/5</a> <a
href="https://www.apress.com/978-1-4842-4397-8">Apress Link</a>. <a
href="https://github.com/Apress/pro-TBB">GitHub source code</a>
<BR>Michael Voss, Rafael Asenjo, James Reinders<BR>
<i>Pro TBB: C++ Parallel Programming with Threading Building Blocks</i>,<BR>
<b>Apress, doi: 10.1007/978-1-4842-4398-5, ISBN: 978-1-4842-4397-8</b>
<BR>July 2019.
<p></P>
</li>

<li><a name="jp19-a">UMA-DAC-19/6</a>.
<BR>Francisco López, Thomas Grass, Rafael Asenjo and Angeles Navarro<BR>
<i>Aceleración de Time-Series sismográficas en Python</i>,<BR>
<b>XXX Edición de las Jornadas de Paralelismo, JP'19</b>
<BR>Caceres, Spain, 18-20 Sept. 2019.
<p></P></li>

<li><a name="jp19-b">UMA-DAC-19/7</a>.
<BR>Felipe Muñoz, Jose Carlos Romero Moreno, Alejandro Villegas, Angeles Navarro, Andrés Rodríguez and Rafael Asenjo<BR>
<i>Soporte OpenCL 2.0 para Intel TBB</i>,<BR>
<b>XXX Edición de las Jornadas de Paralelismo, JP'19</b>
<BR>Caceres, Spain, 18-20 Sept. 2019.
<p></P></li>

<li><a name="Blockchain">UMA-DAC-19/8</a>. <a href="https://doi.org/10.1007/978-3-030-23813-1_5">doi: 10.1007/978-3-030-23813-1_5</a>
<BR>Daniel-Jesus Munoz, Denisa-Andreea Constantinescu, Rafael Asenjo, Lidia Fuentes<BR>
<i>ClinicAppChain: A Low-Cost Blockchain Hyperledger Solution for Healthcare</i>,<BR>
<b>Blockchain and Applications</b>
<BR>Springer Nature Switzerland AG, Sept. 2019.
<p></P></li>

<li><a name="CCMMSE-a">UMA-DAC-19/9</a>.
<BR>Jose Carlos Romero, Angeles Navarro, Andrés Rodríguez, Rafael Asenjo, Murray Cole<BR>
<i>Time Series Heterogeneous Co-Execution on CPU+GPU</i>,<BR>
<b>International Conference on Computational
and Mathematical Methods in Science and Engineering</b>
<BR>Cadiz, Spain. June 30 - July 6, 2019.
<p></P></li>

<li><a name="CCMMSE-b">UMA-DAC-19/10</a>.
<BR>Denisa-Andreea Constantinescu, Angeles Navarro, Francisco Corbera, Juan-Antonio Fernández Madrigal, Rafael Asenjo<BR>
<i>Solving Large-Scale Markov Decision Processes on Low-Power Heterogeneous Platforms</i>,<BR>
<b>International Conference on Computational
and Mathematical Methods in Science and Engineering</b>
<BR>Cadiz, Spain. June 30 - July 6, 2019.
<p></P></li>

<li><a name="Multiprog2020">UMA-DAC-19/11</a>.
<BR>Kris Nikov, Jose Nunez-Yanez, Mohammad Hosseinabady, Rafael Asenjo, Andres Rodriguez and Maria Navarro<BR>
<i>High-Performance Simultaneous Multiprocessing for Heterogeneous System-on-Chip</i>,<BR>
<b>The Thirteenth International Workshop on Programmability and Architectures for Heterogeneous Multicores,
MULTIPROG-2020</b>
<BR>Bologna, Italy, January 20, 2020.
<p></P></li>

<li><a name="JPDC2020">UMA-DAC-20/1</a>. <a href="https://doi.org/10.1016/j.jpdc.2019.11.009">doi</a>
<BR>Denisa-Andreea Constantinescu, Angeles Navarro, Juan-Antonio Fernández Madrigal, Rafael Asenjo<BR>
<i>Performance evaluation of decision making under uncertainty for low power heterogeneous platforms</i>,<BR>
<b>Journal of Parallel and Distributed Computing, JPDC</b>
<BR>Vol. 137 pp. 119-133, March 2020.
<p></P></li>

<li><a name="JS2020">UMA-DAC-20/2</a>. <a href="https://doi.org/10.1007/s11227-020-03199-w">doi</a>: 10.1007/s11227-020-03199-w
<BR>Jose Carlos Romero, Antonio Vilches, Andrés Rodríguez, Angeles Navarro, Rafael Asenjo<BR>
<i>ScrimpCo: Scalable Matrix Profile on Commodity Heterogeneous Processors</i>,<BR>
<b>The Journal of Supercomputing</b>
<BR>March 2020.
<p></P>
</li>

<li><a name="MDPI-Sensors">UMA-DAC-20/3</a>. <a href="https://www.mdpi.com/1424-8220/20/17/4808/htm">Open Access</a>, <a href="https://doi.org/10.3390/s20174808">doi</a>: 10.3390/s20174808
<BR>Juan-Antonio Fernández Madrigal, Angeles Navarro, Rafael Asenjo, Ana Cruz-Martin<BR>
<i>Characterization, Statistical Analysis and Method Selection in the Two-Clocks Synchronization Problem for Pairwise Interconnected Sensors</i>,<BR>
<b>Sensors Journal</b>
<BR>August 2020.
<p></P>
</li>

<li><a name="TutorialSC20">UMA-DAC-20/4</a> <a href="https://sites.google.com/view/sc20-tutorial-oneapi/">Tutorial info and material</a>
  <BR>James Reinders (Intel), Michael Voss (Intel), Pablo Reble (Intel), Rafael Asenjo (UMA)<BR>
  <i>Tutorial: C++ for Heterogeneous Programming: oneAPI (DPC++ and oneTBB)</i>,<BR>
  <b>IEEE-ACM Intl. Conf. for High Performance Computing, Networking, Storage and Analysis (SC 2020)</b>
  <BR>Atlanta, USA, Nov. 9 and 10, 2020.
  <p></P>
</li>

<li><a name="PanelSC20">UMA-DAC-20/5</a> <a href="https://sc20.supercomputing.org/presentation/?id=pan109&sess=sess190">Panel info</a>
  <BR>Rafael Asenjo, Erik Lindahl, Xiaozhu Meng, Michael Wong, David Hardy, Maria Garzaran, Moderator: Sujata Tibrewala<BR>
  <i>Panel: The oneAPI Software Abstraction for Heterogeneous Computing</i>,<BR>
  <b>IEEE-ACM Intl. Conf. for High Performance Computing, Networking, Storage and Analysis (SC 2020)</b>
  <BR>Atlanta, USA, Nov. 17, 2020.
  <p></P>
</li>

<li><a name="DevSummit20">UMA-DAC-20/6</a>. <a href="https://www.oneapi.io/videos/boosting-productivity-of-decision-making-with-oneapi-based-heterogeneous-schedulers-on-socs/">Slides and video</a>
  <BR>Denisa-Andreea Constantinescu, Angeles Navarro, Juan-Antonio Fernández-Madrigal and Rafael Asenjo<BR>
  <i>Boosting productivity of decision making with oneAPI-based heterogeneous shcedulers on SoCs</i>,<BR>
  <b>oneAPI Developer Summit 2020</b>
  <BR>Nov. 12 2020.
  <p></P>
</li>

<li><a name="IEEE-Sensors">UMA-DAC-21/1</a>. <a href="https://doi.org/10.1109/JSEN.2020.3014525">doi</a>: 10.1109/JSEN.2020.3014525
    <BR>Juan-Antonio Fernández Madrigal, Angeles Navarro, Rafael Asenjo, Ana Cruz-Martin<BR>
    <i>Efficient Geometrical Clock Synchronization for Pairwise Sensor Systems</i>,<BR>
    <b>IEEE Sensors Journal</b>
    <BR>Vol 21, NO.1, pp. 838-846, January 2021.
    <p></P>
</li> 

<li><a name="JS2021">UMA-DAC-21/2</a>. <a href="https://doi.org/10.1007/s11227-020-03257-3">doi</a>: 10.1007/s11227-020-03257-3
    <BR>Denisa-Andreea Constantinescu, Angeles Navarro, Francisco Corbera, Juan-Antonio Fernández-Madrigal, Rafael Asenjo<BR>
    <i>Efficiency and productivity for decision making on low-power heterogeneous CPU+GPU SoCs</i>,<BR>
    <b>The Journal of Supercomputing</b>
    <BR>Vol 77, pp. 44-65, January 2021.
    <p></P>
</li>

<li><a name="pdp2021">UMA-DAC-21/3</a>.
  <BR>Rafael Asenjo<BR>
  <i>oneAPI for GPUs and FPGAs: portability, yes!, performance portability, not quite</i>,<BR>
  <b>Keynote at 29th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2021. </b>
  <BR>On-line, March 10, 2021
    <p></P>
</li>

<li><a name="CHPC21">UMA-DAC-21/4</a>.
  <BR>Felipe Muñoz, Rafael Asenjo, Angeles Navarro, and J. Carlos Cabaleiro<BR>
  <i>oneAPI implementation of the OWM algorithm for DTM seed point detection</i>,<BR>
  <b>Conference on High Performance Computing, CHPC'21</b>
  <BR>Cadiz, Spain. July 22 - 27, 2021.
  <p></P>
  </li>

<li><a name="jp21-a">UMA-DAC-21/5</a>.
  <BR>Felipe Muñoz López, Antonio Vilches Reina, Angeles Navarro and Rafael Asenjo<BR>
  <i>Optimización del método Visvalingam-Whyatt para reducir series temporales en tiempo real</i>,<BR>
  <b>VI Congreso Español de Informática, CEDI 20/21 (XXXI Edición de las Jornadas de Paralelismo, JP'20/21)</b>
  <BR>Málaga, Spain, 22-24 Sept. 2021.
  <p></P>
  </li>

<li><a name="jp21-b">UMA-DAC-21/6</a>.
  <BR>Jose Carlos Romero, Felipe Muñoz, Antonio Vilches, Andres Rodriguez, Angeles Navarro and Rafael Asenjo<BR>
  <i>SkyFlow: Streaming heterogeneo para calculo de skyline mediante FlowGraph y oneAPI</i>,<BR>
  <b>VI Congreso Español de Informática, CEDI 20/21 (XXXI Edición de las Jornadas de Paralelismo, JP'20/21)</b>
  <BR>Málaga, Spain, 22-24 Sept. 2021.
  <p></P>
  </li>

<li><a name="jp21-b">UMA-DAC-21/7</a>.
  <BR>Denisa-Andreea Constantinescu, Rafael Asenjo, Angeles Navarro, Juan-Antonio Fernández-Madrigal and Ana Cruz-Martín<BR>
  <i>Enhancing Online Planning under Uncertainty via Bloom Filter Based Memory</i>,<BR>
  <b>VI Congreso Español de Informática, CEDI 20/21 (XXXI Edición de las Jornadas de Paralelismo, JP'20/21)</b>
  <BR>Málaga, Spain, 22-24 Sept. 2021.
  <p></P>
  </li>

<li><a name="DevSummit21">UMA-DAC-21/8</a>. <a href="https://www.oneapi.io/event-sessions/enhancing-online-planning-on-low-power-cpu-gpu-socs-via-bloom-filter-based-memory/">Slides and video</a>
  <BR>Denisa-Andreea Constantinescu, Angeles Navarro, Rafael Asenjo, Juan-Antonio Fernández-Madrigal and Ana Cruz-Martín<BR>
  <i>Enhancing Online Planning under Uncertainty via Bloom Filter Based Memory</i>,<BR>
  <b>Supercomputing'21 (SC'21) oneAPI Developer Summit</b>
  <BR>Nov. 14, 2021.
  <p></P>
</li>

<li><a name="FGCS2021">UMA-DAC-21/9</a>. <a href="https://doi.org/10.1016/j.future.2021.06.025">doi</a>: 10.1016/j.future.2021.06.025
  <BR>J.C. Romero, A. Navarro, A. Vilches, A. Rodriguez, F. Corbera, R. Asenjo<BR>
  <i>Efficient Heterogeneous Matrix Profile on a CPU + High Performance FPGA with Integrated HBM</i>,<BR>
  <b>Future Generation Computer Systems</b>
  <BR> Vol. 125, December 2021, pp. 10-23
  <p></P>
</li>

<li><a name="JSA2022">UMA-DAC-22/1</a>. <a href="https://doi.org/10.1016/j.sysarc.2022.102398">doi</a>: 10.1016/j.sysarc.2022.102398
  <BR>A. Rodríguez, A. Navarro, K. Nikov, J. Nunez-Yanez, R. Gran, D. Suárez Gracia, R. Asenjo<BR>
  <i>Lightweight asynchronous scheduling in heterogeneous reconfigurable systems</i>,<BR>
  <b>Journal of Systems Architecture</b>
  <BR> Vol 124, March 2022
  <p></P>
</li>

<li><a name="IEEEFF">UMA-DAC-22/2</a>. <a href="https://r6.ieee.org/scv-cs/wp-content/uploads/sites/81/2022/03/1-CS-Mag-Feedforward-Denisa-MyFinal.pdf">PDF</a>
  <BR>Denisa-Andreea Constantinescu, Angeles Navarro, Rafael Asenjo, Juan-Antonio Fernández-Madrigal and Ana Cruz-Martín<BR>
  <i>Enabling Easier Programming of Machine Learning Algorithms on Robots with oneAPI Toolkits</i>,<BR>
  <b>IEEE Feedforward</b>
  <BR>Vol 1, March 2022
  <p></P>
</li>

<!--
<li><a name="Repara2">UMA-DAC-17/10</a>.
<BR><BR>
<i></i>,<BR>
<b></b>
<BR>
<p></P>
</li>
-->

</ol>

<img src="../IMAGES/line1.gif" alt="Line" title="Line"><br>
<p></p>
<font size="-1">
<em>Last modified: Apr. 2, 2022.</em>
</font>

<p>
    <a href="http://validator.w3.org/check?uri=referer"><img
        src="http://www.w3.org/Icons/valid-html401"
        alt="Valid HTML 4.01 Transitional" height="31" width="88"></a>
  </p>

</body></html>
