/******************************************************************************/
/**  File:    Hardware.h                                                     **/
/**  	      								     **/
/**  Purpose: Header for PCI controller-specific routines		     **/
/**  	      								     **/
/**  Author:  W.Turner                                                       **/
/**  	      								     **/
/**  History: 12-Aug-97 WT  Created                                          **/
/******************************************************************************/

#ifndef __pci_hardware_h
#define __pci_hardware_h

#include "kernel.h"
#include "_Private.h"


/**************************************************/
/**  Function prototypes			 **/
/**************************************************/
Boolean_T	 HW_Present(void);
uint8		 HW_CountNumberOfDevices(uint8 *);
_kernel_oserror  HW_InitialiseHardware(void);
void		 HW_ClaimIrqs(void *);
void		 HW_GetDeviceInfo(uint8, PCIDevice_T *);
void		 HW_DeviceIOMapIn(uint8, uint8, uint32, uint32);
void		 HW_DeviceMemMapIn(uint8, uint8, uint32, uint32);
void		 HW_ConfigWrite(uint32, uint32, uint32);
uint32		 HW_ConfigRead(uint32, uint32);
int		 HW_IRQ_handler(_kernel_swi_regs *, void *);
extern int	 HW_IRQ(_kernel_swi_regs *, void *);
extern void	 HW_Asm_ClaimLSERR(void);
extern void	 HW_Asm_ReleaseLSERR(void);


/**************************************************/
/**  Hardware-specific memory space definitions	 **/
/**************************************************/
#define PLX_INTERNAL_BASE			0xA0000000 /* Internal ctrller address base */
#define PLX_INTERNAL_BASE_PHYS			0x40000000 /* Internal ctrller address base */
#define PLX_INTERNAL_SIZE			0x00000200 /* 512b should be enough */
#define PCI_ADDRESS_BASE			0x90000000 /* Logical address base on Phoebe */
#define PCI_ADDRESS_BASE_PHYS			0x60000000 /* Physical address base on Phoebe */
#define PCI_ADDRESS_SIZE			0x20000000 /* 512MB address space */


/**************************************************/
/**  Hardware-specific register definitions	 **/
/**************************************************/
#define LOCAL_ADDR_0_RANGE			0x80
#define LOCAL_ADDR_0_BASE			0x84
#define LOCAL_REGISTER1				0x88
#define LOCAL_REGISTER2				0x8C
#define LOCAL_ROM_RANGE				0x90
#define LOCAL_ROM_BASE				0x94
#define LOCAL_REGION_DESCRIPTOR			0x98
#define LOCAL_DMASTER_MEMORY_RANGE		0x9C
#define LOCAL_DMASTER_MEMORY_BASE		0xA0
#define LOCAL_DMASTER_IO_BASE			0xA4
#define PCI_DMASTER_BASE			0xA8
#define PCI_CFG_ADDR				0xAC


#endif /* __pci_hardware_h */

/**  End of file. **/
