[{"commit":{"message":"Use shifts instead of ands, reschedule instructions"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"95752910bf200fa532b8272688a9ec465027c019"},{"commit":{"message":"Make intrinsic Zba-exclusive"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"630ce5d3728cfb634c2c0bbfdfda1a1453e4bd2d"}]