V 000049 55 1215          1565808597731 beh_arch
(_unit VHDL (heartbeat 0 7(beh_arch 0 20))
	(_version vd0)
	(_time 1565808597732 2019.08.14 20:49:57)
	(_source (\./../../HeartBeat.vhd\))
	(_parameters dbg tan)
	(_code f1f7aba1f5a6a4e6f1f4e5aba2f7f4f7f0f6f5f7f9)
	(_ent
		(_time 1565808597729)
	)
	(_object
		(_gen (_int SPEED -1 0 9 \18\ (_ent((i 18)))))
		(_port (_int CLK -2 0 12(_ent(_in)(_event))))
		(_port (_int RST_n -2 0 13(_ent(_in))))
		(_port (_int LED -2 0 14(_ent(_out))))
		(_type (_int ~UNSIGNED{27~downto~0}~13 0 21(_array -2 ((_dto i 27 i 0)))))
		(_sig (_int iCounter 0 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment (_trgt(2))(_sens(3(_object 0)))(_read(3(_object 0))))))
			(line__25(_arch 1 0 25(_prcs (_simple)(_trgt(3))(_sens(0)(1))(_read(3)))))
		)
		(_subprogram
			(_ext resolved (1 15))
		)
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . beh_arch 2 -1)
)
V 000052 55 2162          1565808597976 sample_arch
(_unit VHDL (top_module 0 8(sample_arch 0 18))
	(_version vd0)
	(_time 1565808597977 2019.08.14 20:49:57)
	(_source (\./../../top_level.vhd\))
	(_parameters dbg tan)
	(_code dbdc8c89df8d8fce8f8c9f81dcdddfdcdedd88ddde)
	(_ent
		(_time 1565808597974)
	)
	(_comp
		(OSCH
			(_object
				(_type (_int ~STRING~13 0 24(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int NOM_FREQ 0 0 24(_ent(_string \"133.00"\))))
				(_port (_int STDBY -1 0 25(_ent (_in))))
				(_port (_int OSC -1 0 25(_ent (_out))))
				(_port (_int SEDSTDBY -1 0 25(_ent (_out))))
			)
		)
		(HeartBeat
			(_object
				(_gen (_int SPEED -3 0 29(_ent((i 24)))))
				(_port (_int RST_n -1 0 30(_ent (_in))))
				(_port (_int CLK -1 0 30(_ent (_in))))
				(_port (_int LED -1 0 30(_ent (_out))))
			)
		)
	)
	(_inst OSCInst0 0 34(_comp OSCH)
		(_gen
			((NOM_FREQ)(_string \"133.00"\))
		)
		(_port
			((STDBY)(stdby))
			((OSC)(sys_clk))
			((SEDSTDBY)(stdby_sed))
		)
		(_use (_implicit)
			(_gen
				((NOM_FREQ)(_string \"133.00"\))
			)
			(_port
				((STDBY)(STDBY))
				((OSC)(OSC))
				((SEDSTDBY)(SEDSTDBY))
			)
		)
	)
	(_inst HeartBeatInst0 0 38(_comp HeartBeat)
		(_port
			((RST_n)(rst_n))
			((CLK)(sys_clk))
			((LED)(heart_beat))
		)
		(_use (_ent . HeartBeat)
			(_gen
				((SPEED)((i 24)))
			)
			(_port
				((CLK)(CLK))
				((RST_n)(RST_n))
				((LED)(LED))
			)
		)
	)
	(_object
		(_port (_int rst_n -1 0 10(_ent(_in))))
		(_port (_int scl -1 0 11(_ent(_inout))))
		(_port (_int sda -1 0 12(_ent(_inout))))
		(_port (_int heart_beat -1 0 13(_ent(_out))))
		(_sig (_int stdby -1 0 21(_arch(_uni))))
		(_sig (_int sys_clk -1 0 21(_arch(_uni))))
		(_sig (_int stdby_sed -1 0 21(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment (_alias((stdby)(_string \"0"\)))(_trgt(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . sample_arch 1 -1)
)
V 000050 55 1153          1565808598187 testbanch
(_unit VHDL (top_module_tb 0 7(testbanch 0 12))
	(_version vd0)
	(_time 1565808598188 2019.08.14 20:49:58)
	(_source (\./../../top_module_tb.vhd\))
	(_parameters dbg tan)
	(_code b6b1e6e2e6e0e2a3e2e3f2ecb1b0b2b1b3b0e5b0b3)
	(_ent
		(_time 1565808598185)
	)
	(_comp
		(top_module
			(_object
				(_port (_int rst_n -1 0 19(_ent (_in))))
				(_port (_int scl -1 0 20(_ent (_inout))))
				(_port (_int sda -1 0 21(_ent (_inout))))
				(_port (_int heart_beat -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst uut 0 28(_comp top_module)
		(_port
			((rst_n)(rst_n_tb))
			((scl)(scl_tb))
			((sda)(sda_tb))
			((heart_beat)(led_tb))
		)
		(_use (_ent . top_module)
		)
	)
	(_object
		(_sig (_int rst_n_tb -1 0 14(_arch(_uni))))
		(_sig (_int led_tb -1 0 14(_arch(_uni))))
		(_sig (_int scl_tb -1 0 15(_arch(_uni))))
		(_sig (_int sda_tb -1 0 15(_arch(_uni))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_wait_for)(_trgt(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . testbanch 1 -1)
)
