digraph Project {
  // Introduction
  graph [rankdir = LR];
  node[shape=record];

  // Peripheral Blocks
  subgraph "cluster PeripheralBlocks" { label = "Peripheral Blocks";
    MPSoC_DBG[label="MPSoC-DBG \nPeripheral"];
    MPSoC_DMA[label="MPSoC-DMA \nPeripheral"];
    MPSoC_GPIO[label="MPSoC-GPIO \nPeripheral"];
    MPSoC_MPI[label="MPSoC-MPI \nPeripheral"];
    MPSoC_MPRAM[label="MPSoC-MPRAM \nPeripheral"];
    MPSoC_MSI[label="MPSoC-MSI \nPeripheral"];
    MPSoC_NoC[label="MPSoC-NoC \nPeripheral"];
    MPSoC_SPRAM[label="MPSoC-SPRAM \nPeripheral"];
    MPSoC_UART[label="MPSoC-UART \nPeripheral"];
  }

  // Architecture Blocks
  subgraph "cluster ArchitectureBlocks" { label = "Architecture Blocks";
    SoC_MSP430[label="SoC-MSP430 \nArchitecture"];
    SoC_OR1K[label="SoC-OR1K \nArchitecture"];
    SoC_RISCV[label="SoC-RISCV \nArchitecture"];
    PU_MSP430[label="PU-MSP430 \nArchitecture"];
    PU_OR1K[label="PU-OR1K \nArchitecture"];
    PU_RISCV[label="PU-RISCV \nArchitecture"];
  }

  // Environment Blocks
  subgraph "cluster EnvironmentBlocks" { label = "Environment Blocks";
    SoC_DV[label="SoC-DV \nEnvironment"];
    PU_DV[label="PU-DV \nEnvironment"];
  }

  // Accelerator Blocks
  subgraph "cluster AcceleratorBlocks" { label = "Accelerator Blocks";
    SoC_NTM[label="SoC-NTM \nTarget"];
    PU_NTM[label="PU-NTM \nTarget"];

    SoC_DNC[label="SoC-DNC \nTarget"];
    PU_DNC[label="PU-DNC \nTarget"];
  }

  // Target Blocks
  subgraph "cluster TargetBlocks" { label = "Target Blocks";
    SoC_DefenseTech[label="SoC-DefenseTech \nTarget"];
    PU_DefenseTech[label="PU-DefenseTech \nTarget"];
  }

  // Peripheral -> Architecture
  MPSoC_DBG -> SoC_MSP430;
  MPSoC_DMA -> SoC_MSP430;
  MPSoC_GPIO -> SoC_MSP430;
  MPSoC_MPI -> SoC_MSP430;
  MPSoC_MPRAM -> SoC_MSP430;
  MPSoC_MSI -> SoC_MSP430;
  MPSoC_NoC -> SoC_MSP430;
  MPSoC_SPRAM -> SoC_MSP430;
  MPSoC_UART -> SoC_MSP430;

  MPSoC_DBG -> PU_MSP430;
  MPSoC_DMA -> PU_MSP430;
  MPSoC_GPIO -> PU_MSP430;
  MPSoC_MPI -> PU_MSP430;
  MPSoC_MPRAM -> PU_MSP430;
  MPSoC_MSI -> PU_MSP430;
  MPSoC_SPRAM -> PU_MSP430;
  MPSoC_UART -> PU_MSP430;


  MPSoC_DBG -> SoC_OR1K;
  MPSoC_DMA -> SoC_OR1K;
  MPSoC_GPIO -> SoC_OR1K;
  MPSoC_MPI -> SoC_OR1K;
  MPSoC_MPRAM -> SoC_OR1K;
  MPSoC_MSI -> SoC_OR1K;
  MPSoC_NoC -> SoC_OR1K;
  MPSoC_SPRAM -> SoC_OR1K;
  MPSoC_UART -> SoC_OR1K;

  MPSoC_DBG -> PU_OR1K;
  MPSoC_DMA -> PU_OR1K;
  MPSoC_GPIO -> PU_OR1K;
  MPSoC_MPI -> PU_OR1K;
  MPSoC_MPRAM -> PU_OR1K;
  MPSoC_MSI -> PU_OR1K;
  MPSoC_SPRAM -> PU_OR1K;
  MPSoC_UART -> PU_OR1K;


  MPSoC_DBG -> SoC_RISCV;
  MPSoC_DMA -> SoC_RISCV;
  MPSoC_GPIO -> SoC_RISCV;
  MPSoC_MPI -> SoC_RISCV;
  MPSoC_MPRAM -> SoC_RISCV;
  MPSoC_MSI -> SoC_RISCV;
  MPSoC_NoC -> SoC_RISCV;
  MPSoC_SPRAM -> SoC_RISCV;
  MPSoC_UART -> SoC_RISCV;

  MPSoC_DBG -> PU_RISCV;
  MPSoC_DMA -> PU_RISCV;
  MPSoC_GPIO -> PU_RISCV;
  MPSoC_MPI -> PU_RISCV;
  MPSoC_MPRAM -> PU_RISCV;
  MPSoC_MSI -> PU_RISCV;
  MPSoC_SPRAM -> PU_RISCV;
  MPSoC_UART -> PU_RISCV;

  // Architecture -> Environment
  PU_MSP430 -> PU_DV;
  PU_OR1K -> PU_DV;
  PU_RISCV -> PU_DV;

  SoC_MSP430 -> SoC_DV;
  SoC_OR1K -> SoC_DV;
  SoC_RISCV -> SoC_DV;

  // Environment -> Accelerator
  PU_DV -> PU_NTM;
  PU_DV -> PU_DNC;

  SoC_DV -> SoC_NTM;
  SoC_DV -> SoC_DNC;

  // Accelerator -> Target
  PU_NTM -> PU_DefenseTech;
  PU_DNC -> PU_DefenseTech;

  SoC_NTM -> SoC_DefenseTech;
  SoC_DNC -> SoC_DefenseTech;
}
