
lr2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004768  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08004938  08004938  00014938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004994  08004994  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08004994  08004994  00014994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800499c  0800499c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800499c  0800499c  0001499c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080049a0  080049a0  000149a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080049a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000094  20000078  08004a1c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000010c  08004a1c  0002010c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ac0e  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a14  00000000  00000000  0002acb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000768  00000000  00000000  0002c6d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006d0  00000000  00000000  0002ce38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000214ae  00000000  00000000  0002d508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a5eb  00000000  00000000  0004e9b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c95a8  00000000  00000000  00058fa1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00122549  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023e0  00000000  00000000  0012259c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004920 	.word	0x08004920

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	08004920 	.word	0x08004920

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b96e 	b.w	8000ecc <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	468c      	mov	ip, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	f040 8083 	bne.w	8000d1e <__udivmoddi4+0x116>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d947      	bls.n	8000cae <__udivmoddi4+0xa6>
 8000c1e:	fab2 f282 	clz	r2, r2
 8000c22:	b142      	cbz	r2, 8000c36 <__udivmoddi4+0x2e>
 8000c24:	f1c2 0020 	rsb	r0, r2, #32
 8000c28:	fa24 f000 	lsr.w	r0, r4, r0
 8000c2c:	4091      	lsls	r1, r2
 8000c2e:	4097      	lsls	r7, r2
 8000c30:	ea40 0c01 	orr.w	ip, r0, r1
 8000c34:	4094      	lsls	r4, r2
 8000c36:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c3a:	0c23      	lsrs	r3, r4, #16
 8000c3c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c40:	fa1f fe87 	uxth.w	lr, r7
 8000c44:	fb08 c116 	mls	r1, r8, r6, ip
 8000c48:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c50:	4299      	cmp	r1, r3
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x60>
 8000c54:	18fb      	adds	r3, r7, r3
 8000c56:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c5a:	f080 8119 	bcs.w	8000e90 <__udivmoddi4+0x288>
 8000c5e:	4299      	cmp	r1, r3
 8000c60:	f240 8116 	bls.w	8000e90 <__udivmoddi4+0x288>
 8000c64:	3e02      	subs	r6, #2
 8000c66:	443b      	add	r3, r7
 8000c68:	1a5b      	subs	r3, r3, r1
 8000c6a:	b2a4      	uxth	r4, r4
 8000c6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c70:	fb08 3310 	mls	r3, r8, r0, r3
 8000c74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c78:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c7c:	45a6      	cmp	lr, r4
 8000c7e:	d909      	bls.n	8000c94 <__udivmoddi4+0x8c>
 8000c80:	193c      	adds	r4, r7, r4
 8000c82:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c86:	f080 8105 	bcs.w	8000e94 <__udivmoddi4+0x28c>
 8000c8a:	45a6      	cmp	lr, r4
 8000c8c:	f240 8102 	bls.w	8000e94 <__udivmoddi4+0x28c>
 8000c90:	3802      	subs	r0, #2
 8000c92:	443c      	add	r4, r7
 8000c94:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c98:	eba4 040e 	sub.w	r4, r4, lr
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	b11d      	cbz	r5, 8000ca8 <__udivmoddi4+0xa0>
 8000ca0:	40d4      	lsrs	r4, r2
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	e9c5 4300 	strd	r4, r3, [r5]
 8000ca8:	4631      	mov	r1, r6
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	b902      	cbnz	r2, 8000cb2 <__udivmoddi4+0xaa>
 8000cb0:	deff      	udf	#255	; 0xff
 8000cb2:	fab2 f282 	clz	r2, r2
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	d150      	bne.n	8000d5c <__udivmoddi4+0x154>
 8000cba:	1bcb      	subs	r3, r1, r7
 8000cbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cc0:	fa1f f887 	uxth.w	r8, r7
 8000cc4:	2601      	movs	r6, #1
 8000cc6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cca:	0c21      	lsrs	r1, r4, #16
 8000ccc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cd4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cd8:	428b      	cmp	r3, r1
 8000cda:	d907      	bls.n	8000cec <__udivmoddi4+0xe4>
 8000cdc:	1879      	adds	r1, r7, r1
 8000cde:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0xe2>
 8000ce4:	428b      	cmp	r3, r1
 8000ce6:	f200 80e9 	bhi.w	8000ebc <__udivmoddi4+0x2b4>
 8000cea:	4684      	mov	ip, r0
 8000cec:	1ac9      	subs	r1, r1, r3
 8000cee:	b2a3      	uxth	r3, r4
 8000cf0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cf4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cf8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cfc:	fb08 f800 	mul.w	r8, r8, r0
 8000d00:	45a0      	cmp	r8, r4
 8000d02:	d907      	bls.n	8000d14 <__udivmoddi4+0x10c>
 8000d04:	193c      	adds	r4, r7, r4
 8000d06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x10a>
 8000d0c:	45a0      	cmp	r8, r4
 8000d0e:	f200 80d9 	bhi.w	8000ec4 <__udivmoddi4+0x2bc>
 8000d12:	4618      	mov	r0, r3
 8000d14:	eba4 0408 	sub.w	r4, r4, r8
 8000d18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d1c:	e7bf      	b.n	8000c9e <__udivmoddi4+0x96>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0x12e>
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	f000 80b1 	beq.w	8000e8a <__udivmoddi4+0x282>
 8000d28:	2600      	movs	r6, #0
 8000d2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2e:	4630      	mov	r0, r6
 8000d30:	4631      	mov	r1, r6
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f683 	clz	r6, r3
 8000d3a:	2e00      	cmp	r6, #0
 8000d3c:	d14a      	bne.n	8000dd4 <__udivmoddi4+0x1cc>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0x140>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80b8 	bhi.w	8000eb8 <__udivmoddi4+0x2b0>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	468c      	mov	ip, r1
 8000d52:	2d00      	cmp	r5, #0
 8000d54:	d0a8      	beq.n	8000ca8 <__udivmoddi4+0xa0>
 8000d56:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d5a:	e7a5      	b.n	8000ca8 <__udivmoddi4+0xa0>
 8000d5c:	f1c2 0320 	rsb	r3, r2, #32
 8000d60:	fa20 f603 	lsr.w	r6, r0, r3
 8000d64:	4097      	lsls	r7, r2
 8000d66:	fa01 f002 	lsl.w	r0, r1, r2
 8000d6a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6e:	40d9      	lsrs	r1, r3
 8000d70:	4330      	orrs	r0, r6
 8000d72:	0c03      	lsrs	r3, r0, #16
 8000d74:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d78:	fa1f f887 	uxth.w	r8, r7
 8000d7c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb06 f108 	mul.w	r1, r6, r8
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x19c>
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d96:	f080 808d 	bcs.w	8000eb4 <__udivmoddi4+0x2ac>
 8000d9a:	4299      	cmp	r1, r3
 8000d9c:	f240 808a 	bls.w	8000eb4 <__udivmoddi4+0x2ac>
 8000da0:	3e02      	subs	r6, #2
 8000da2:	443b      	add	r3, r7
 8000da4:	1a5b      	subs	r3, r3, r1
 8000da6:	b281      	uxth	r1, r0
 8000da8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dac:	fb0e 3310 	mls	r3, lr, r0, r3
 8000db0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000db4:	fb00 f308 	mul.w	r3, r0, r8
 8000db8:	428b      	cmp	r3, r1
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x1c4>
 8000dbc:	1879      	adds	r1, r7, r1
 8000dbe:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dc2:	d273      	bcs.n	8000eac <__udivmoddi4+0x2a4>
 8000dc4:	428b      	cmp	r3, r1
 8000dc6:	d971      	bls.n	8000eac <__udivmoddi4+0x2a4>
 8000dc8:	3802      	subs	r0, #2
 8000dca:	4439      	add	r1, r7
 8000dcc:	1acb      	subs	r3, r1, r3
 8000dce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000dd2:	e778      	b.n	8000cc6 <__udivmoddi4+0xbe>
 8000dd4:	f1c6 0c20 	rsb	ip, r6, #32
 8000dd8:	fa03 f406 	lsl.w	r4, r3, r6
 8000ddc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000de0:	431c      	orrs	r4, r3
 8000de2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000de6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dee:	fa21 f10c 	lsr.w	r1, r1, ip
 8000df2:	431f      	orrs	r7, r3
 8000df4:	0c3b      	lsrs	r3, r7, #16
 8000df6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dfa:	fa1f f884 	uxth.w	r8, r4
 8000dfe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e02:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e06:	fb09 fa08 	mul.w	sl, r9, r8
 8000e0a:	458a      	cmp	sl, r1
 8000e0c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e10:	fa00 f306 	lsl.w	r3, r0, r6
 8000e14:	d908      	bls.n	8000e28 <__udivmoddi4+0x220>
 8000e16:	1861      	adds	r1, r4, r1
 8000e18:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e1c:	d248      	bcs.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e1e:	458a      	cmp	sl, r1
 8000e20:	d946      	bls.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4421      	add	r1, r4
 8000e28:	eba1 010a 	sub.w	r1, r1, sl
 8000e2c:	b2bf      	uxth	r7, r7
 8000e2e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e32:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e36:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e3a:	fb00 f808 	mul.w	r8, r0, r8
 8000e3e:	45b8      	cmp	r8, r7
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x24a>
 8000e42:	19e7      	adds	r7, r4, r7
 8000e44:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e48:	d22e      	bcs.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e4a:	45b8      	cmp	r8, r7
 8000e4c:	d92c      	bls.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4427      	add	r7, r4
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	eba7 0708 	sub.w	r7, r7, r8
 8000e5a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5e:	454f      	cmp	r7, r9
 8000e60:	46c6      	mov	lr, r8
 8000e62:	4649      	mov	r1, r9
 8000e64:	d31a      	bcc.n	8000e9c <__udivmoddi4+0x294>
 8000e66:	d017      	beq.n	8000e98 <__udivmoddi4+0x290>
 8000e68:	b15d      	cbz	r5, 8000e82 <__udivmoddi4+0x27a>
 8000e6a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e6e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e72:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e76:	40f2      	lsrs	r2, r6
 8000e78:	ea4c 0202 	orr.w	r2, ip, r2
 8000e7c:	40f7      	lsrs	r7, r6
 8000e7e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e82:	2600      	movs	r6, #0
 8000e84:	4631      	mov	r1, r6
 8000e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e8a:	462e      	mov	r6, r5
 8000e8c:	4628      	mov	r0, r5
 8000e8e:	e70b      	b.n	8000ca8 <__udivmoddi4+0xa0>
 8000e90:	4606      	mov	r6, r0
 8000e92:	e6e9      	b.n	8000c68 <__udivmoddi4+0x60>
 8000e94:	4618      	mov	r0, r3
 8000e96:	e6fd      	b.n	8000c94 <__udivmoddi4+0x8c>
 8000e98:	4543      	cmp	r3, r8
 8000e9a:	d2e5      	bcs.n	8000e68 <__udivmoddi4+0x260>
 8000e9c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ea0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ea4:	3801      	subs	r0, #1
 8000ea6:	e7df      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	e7d2      	b.n	8000e52 <__udivmoddi4+0x24a>
 8000eac:	4660      	mov	r0, ip
 8000eae:	e78d      	b.n	8000dcc <__udivmoddi4+0x1c4>
 8000eb0:	4681      	mov	r9, r0
 8000eb2:	e7b9      	b.n	8000e28 <__udivmoddi4+0x220>
 8000eb4:	4666      	mov	r6, ip
 8000eb6:	e775      	b.n	8000da4 <__udivmoddi4+0x19c>
 8000eb8:	4630      	mov	r0, r6
 8000eba:	e74a      	b.n	8000d52 <__udivmoddi4+0x14a>
 8000ebc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec0:	4439      	add	r1, r7
 8000ec2:	e713      	b.n	8000cec <__udivmoddi4+0xe4>
 8000ec4:	3802      	subs	r0, #2
 8000ec6:	443c      	add	r4, r7
 8000ec8:	e724      	b.n	8000d14 <__udivmoddi4+0x10c>
 8000eca:	bf00      	nop

08000ecc <__aeabi_idiv0>:
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop

08000ed0 <set_line>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void set_line () {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, a_Pin, GPIO_PIN_SET); //A
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	2140      	movs	r1, #64	; 0x40
 8000ed8:	4816      	ldr	r0, [pc, #88]	; (8000f34 <set_line+0x64>)
 8000eda:	f001 fa35 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, b_Pin, GPIO_PIN_SET); //B
 8000ede:	2201      	movs	r2, #1
 8000ee0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ee4:	4813      	ldr	r0, [pc, #76]	; (8000f34 <set_line+0x64>)
 8000ee6:	f001 fa2f 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, c_Pin, GPIO_PIN_SET); //C
 8000eea:	2201      	movs	r2, #1
 8000eec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ef0:	4810      	ldr	r0, [pc, #64]	; (8000f34 <set_line+0x64>)
 8000ef2:	f001 fa29 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, d_Pin, GPIO_PIN_SET); //D
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000efc:	480e      	ldr	r0, [pc, #56]	; (8000f38 <set_line+0x68>)
 8000efe:	f001 fa23 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, e_Pin, GPIO_PIN_SET); //E
 8000f02:	2201      	movs	r2, #1
 8000f04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f08:	480b      	ldr	r0, [pc, #44]	; (8000f38 <set_line+0x68>)
 8000f0a:	f001 fa1d 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, f_Pin, GPIO_PIN_SET);	//F
 8000f0e:	2201      	movs	r2, #1
 8000f10:	2104      	movs	r1, #4
 8000f12:	480a      	ldr	r0, [pc, #40]	; (8000f3c <set_line+0x6c>)
 8000f14:	f001 fa18 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, g_Pin, GPIO_PIN_RESET);  //G
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f1e:	4806      	ldr	r0, [pc, #24]	; (8000f38 <set_line+0x68>)
 8000f20:	f001 fa12 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, dp_Pin, GPIO_PIN_SET);  //dp
 8000f24:	2201      	movs	r2, #1
 8000f26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f2a:	4802      	ldr	r0, [pc, #8]	; (8000f34 <set_line+0x64>)
 8000f2c:	f001 fa0c 	bl	8002348 <HAL_GPIO_WritePin>
}
 8000f30:	bf00      	nop
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	40020000 	.word	0x40020000
 8000f38:	40020800 	.word	0x40020800
 8000f3c:	40020c00 	.word	0x40020c00

08000f40 <set_number>:

void set_number (int number)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2b09      	cmp	r3, #9
 8000f4c:	f200 81f5 	bhi.w	800133a <set_number+0x3fa>
 8000f50:	a201      	add	r2, pc, #4	; (adr r2, 8000f58 <set_number+0x18>)
 8000f52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f56:	bf00      	nop
 8000f58:	08000f81 	.word	0x08000f81
 8000f5c:	08000fdf 	.word	0x08000fdf
 8000f60:	0800103d 	.word	0x0800103d
 8000f64:	0800109b 	.word	0x0800109b
 8000f68:	080010f9 	.word	0x080010f9
 8000f6c:	08001157 	.word	0x08001157
 8000f70:	080011b5 	.word	0x080011b5
 8000f74:	08001213 	.word	0x08001213
 8000f78:	08001271 	.word	0x08001271
 8000f7c:	080012dd 	.word	0x080012dd
    switch (number)
    {
        case 0:
        {
            HAL_GPIO_WritePin(GPIOA, a_Pin, GPIO_PIN_RESET); //A
 8000f80:	2200      	movs	r2, #0
 8000f82:	2140      	movs	r1, #64	; 0x40
 8000f84:	48d2      	ldr	r0, [pc, #840]	; (80012d0 <set_number+0x390>)
 8000f86:	f001 f9df 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, b_Pin, GPIO_PIN_RESET); //B
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f90:	48cf      	ldr	r0, [pc, #828]	; (80012d0 <set_number+0x390>)
 8000f92:	f001 f9d9 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, c_Pin, GPIO_PIN_RESET); //C
 8000f96:	2200      	movs	r2, #0
 8000f98:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f9c:	48cc      	ldr	r0, [pc, #816]	; (80012d0 <set_number+0x390>)
 8000f9e:	f001 f9d3 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, d_Pin, GPIO_PIN_RESET); //D
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fa8:	48ca      	ldr	r0, [pc, #808]	; (80012d4 <set_number+0x394>)
 8000faa:	f001 f9cd 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, e_Pin, GPIO_PIN_RESET); //E
 8000fae:	2200      	movs	r2, #0
 8000fb0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fb4:	48c7      	ldr	r0, [pc, #796]	; (80012d4 <set_number+0x394>)
 8000fb6:	f001 f9c7 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOD, f_Pin, GPIO_PIN_RESET);	//F
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2104      	movs	r1, #4
 8000fbe:	48c6      	ldr	r0, [pc, #792]	; (80012d8 <set_number+0x398>)
 8000fc0:	f001 f9c2 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, g_Pin, GPIO_PIN_SET);  //G
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fca:	48c2      	ldr	r0, [pc, #776]	; (80012d4 <set_number+0x394>)
 8000fcc:	f001 f9bc 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, dp_Pin, GPIO_PIN_SET);  //dp
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fd6:	48be      	ldr	r0, [pc, #760]	; (80012d0 <set_number+0x390>)
 8000fd8:	f001 f9b6 	bl	8002348 <HAL_GPIO_WritePin>

            break;
 8000fdc:	e1ad      	b.n	800133a <set_number+0x3fa>
        }

        case 1:
        {
            HAL_GPIO_WritePin(GPIOA, a_Pin, GPIO_PIN_SET); //A
 8000fde:	2201      	movs	r2, #1
 8000fe0:	2140      	movs	r1, #64	; 0x40
 8000fe2:	48bb      	ldr	r0, [pc, #748]	; (80012d0 <set_number+0x390>)
 8000fe4:	f001 f9b0 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, b_Pin, GPIO_PIN_RESET); //B
 8000fe8:	2200      	movs	r2, #0
 8000fea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fee:	48b8      	ldr	r0, [pc, #736]	; (80012d0 <set_number+0x390>)
 8000ff0:	f001 f9aa 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, c_Pin, GPIO_PIN_RESET); //C
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ffa:	48b5      	ldr	r0, [pc, #724]	; (80012d0 <set_number+0x390>)
 8000ffc:	f001 f9a4 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, d_Pin, GPIO_PIN_SET); //D
 8001000:	2201      	movs	r2, #1
 8001002:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001006:	48b3      	ldr	r0, [pc, #716]	; (80012d4 <set_number+0x394>)
 8001008:	f001 f99e 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, e_Pin, GPIO_PIN_SET); //E
 800100c:	2201      	movs	r2, #1
 800100e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001012:	48b0      	ldr	r0, [pc, #704]	; (80012d4 <set_number+0x394>)
 8001014:	f001 f998 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOD, f_Pin, GPIO_PIN_SET);	//F
 8001018:	2201      	movs	r2, #1
 800101a:	2104      	movs	r1, #4
 800101c:	48ae      	ldr	r0, [pc, #696]	; (80012d8 <set_number+0x398>)
 800101e:	f001 f993 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, g_Pin, GPIO_PIN_SET);  //G
 8001022:	2201      	movs	r2, #1
 8001024:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001028:	48aa      	ldr	r0, [pc, #680]	; (80012d4 <set_number+0x394>)
 800102a:	f001 f98d 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, dp_Pin, GPIO_PIN_SET);  //dp
 800102e:	2201      	movs	r2, #1
 8001030:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001034:	48a6      	ldr	r0, [pc, #664]	; (80012d0 <set_number+0x390>)
 8001036:	f001 f987 	bl	8002348 <HAL_GPIO_WritePin>

            break;
 800103a:	e17e      	b.n	800133a <set_number+0x3fa>
        }

        case 2:
        {
            HAL_GPIO_WritePin(GPIOA, a_Pin, GPIO_PIN_RESET); //A
 800103c:	2200      	movs	r2, #0
 800103e:	2140      	movs	r1, #64	; 0x40
 8001040:	48a3      	ldr	r0, [pc, #652]	; (80012d0 <set_number+0x390>)
 8001042:	f001 f981 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, b_Pin, GPIO_PIN_RESET); //B
 8001046:	2200      	movs	r2, #0
 8001048:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800104c:	48a0      	ldr	r0, [pc, #640]	; (80012d0 <set_number+0x390>)
 800104e:	f001 f97b 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, c_Pin, GPIO_PIN_SET); //C
 8001052:	2201      	movs	r2, #1
 8001054:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001058:	489d      	ldr	r0, [pc, #628]	; (80012d0 <set_number+0x390>)
 800105a:	f001 f975 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, d_Pin, GPIO_PIN_RESET); //D
 800105e:	2200      	movs	r2, #0
 8001060:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001064:	489b      	ldr	r0, [pc, #620]	; (80012d4 <set_number+0x394>)
 8001066:	f001 f96f 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, e_Pin, GPIO_PIN_RESET); //E
 800106a:	2200      	movs	r2, #0
 800106c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001070:	4898      	ldr	r0, [pc, #608]	; (80012d4 <set_number+0x394>)
 8001072:	f001 f969 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOD, f_Pin, GPIO_PIN_SET);	//F
 8001076:	2201      	movs	r2, #1
 8001078:	2104      	movs	r1, #4
 800107a:	4897      	ldr	r0, [pc, #604]	; (80012d8 <set_number+0x398>)
 800107c:	f001 f964 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, g_Pin, GPIO_PIN_RESET);  //G
 8001080:	2200      	movs	r2, #0
 8001082:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001086:	4893      	ldr	r0, [pc, #588]	; (80012d4 <set_number+0x394>)
 8001088:	f001 f95e 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, dp_Pin, GPIO_PIN_SET);  //dp
 800108c:	2201      	movs	r2, #1
 800108e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001092:	488f      	ldr	r0, [pc, #572]	; (80012d0 <set_number+0x390>)
 8001094:	f001 f958 	bl	8002348 <HAL_GPIO_WritePin>

            break;
 8001098:	e14f      	b.n	800133a <set_number+0x3fa>
        }

        case 3:
        {
            HAL_GPIO_WritePin(GPIOA, a_Pin, GPIO_PIN_RESET); //A
 800109a:	2200      	movs	r2, #0
 800109c:	2140      	movs	r1, #64	; 0x40
 800109e:	488c      	ldr	r0, [pc, #560]	; (80012d0 <set_number+0x390>)
 80010a0:	f001 f952 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, b_Pin, GPIO_PIN_RESET); //B
 80010a4:	2200      	movs	r2, #0
 80010a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010aa:	4889      	ldr	r0, [pc, #548]	; (80012d0 <set_number+0x390>)
 80010ac:	f001 f94c 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, c_Pin, GPIO_PIN_RESET); //C
 80010b0:	2200      	movs	r2, #0
 80010b2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010b6:	4886      	ldr	r0, [pc, #536]	; (80012d0 <set_number+0x390>)
 80010b8:	f001 f946 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, d_Pin, GPIO_PIN_RESET); //D
 80010bc:	2200      	movs	r2, #0
 80010be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010c2:	4884      	ldr	r0, [pc, #528]	; (80012d4 <set_number+0x394>)
 80010c4:	f001 f940 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, e_Pin, GPIO_PIN_SET); //E
 80010c8:	2201      	movs	r2, #1
 80010ca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010ce:	4881      	ldr	r0, [pc, #516]	; (80012d4 <set_number+0x394>)
 80010d0:	f001 f93a 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOD, f_Pin, GPIO_PIN_SET);	//F
 80010d4:	2201      	movs	r2, #1
 80010d6:	2104      	movs	r1, #4
 80010d8:	487f      	ldr	r0, [pc, #508]	; (80012d8 <set_number+0x398>)
 80010da:	f001 f935 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, g_Pin, GPIO_PIN_RESET);  //G
 80010de:	2200      	movs	r2, #0
 80010e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010e4:	487b      	ldr	r0, [pc, #492]	; (80012d4 <set_number+0x394>)
 80010e6:	f001 f92f 	bl	8002348 <HAL_GPIO_WritePin>

            HAL_GPIO_WritePin(GPIOA, dp_Pin, GPIO_PIN_SET);  //dp
 80010ea:	2201      	movs	r2, #1
 80010ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010f0:	4877      	ldr	r0, [pc, #476]	; (80012d0 <set_number+0x390>)
 80010f2:	f001 f929 	bl	8002348 <HAL_GPIO_WritePin>

            break;
 80010f6:	e120      	b.n	800133a <set_number+0x3fa>
        }

        case 4:
        {
            HAL_GPIO_WritePin(GPIOA, a_Pin, GPIO_PIN_SET); //A
 80010f8:	2201      	movs	r2, #1
 80010fa:	2140      	movs	r1, #64	; 0x40
 80010fc:	4874      	ldr	r0, [pc, #464]	; (80012d0 <set_number+0x390>)
 80010fe:	f001 f923 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, b_Pin, GPIO_PIN_RESET); //B
 8001102:	2200      	movs	r2, #0
 8001104:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001108:	4871      	ldr	r0, [pc, #452]	; (80012d0 <set_number+0x390>)
 800110a:	f001 f91d 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, c_Pin, GPIO_PIN_RESET); //C
 800110e:	2200      	movs	r2, #0
 8001110:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001114:	486e      	ldr	r0, [pc, #440]	; (80012d0 <set_number+0x390>)
 8001116:	f001 f917 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, d_Pin, GPIO_PIN_SET); //D
 800111a:	2201      	movs	r2, #1
 800111c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001120:	486c      	ldr	r0, [pc, #432]	; (80012d4 <set_number+0x394>)
 8001122:	f001 f911 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, e_Pin, GPIO_PIN_SET); //E
 8001126:	2201      	movs	r2, #1
 8001128:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800112c:	4869      	ldr	r0, [pc, #420]	; (80012d4 <set_number+0x394>)
 800112e:	f001 f90b 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOD, f_Pin, GPIO_PIN_RESET);	//F
 8001132:	2200      	movs	r2, #0
 8001134:	2104      	movs	r1, #4
 8001136:	4868      	ldr	r0, [pc, #416]	; (80012d8 <set_number+0x398>)
 8001138:	f001 f906 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, g_Pin, GPIO_PIN_RESET);  //G
 800113c:	2200      	movs	r2, #0
 800113e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001142:	4864      	ldr	r0, [pc, #400]	; (80012d4 <set_number+0x394>)
 8001144:	f001 f900 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, dp_Pin, GPIO_PIN_SET);  //dp
 8001148:	2201      	movs	r2, #1
 800114a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800114e:	4860      	ldr	r0, [pc, #384]	; (80012d0 <set_number+0x390>)
 8001150:	f001 f8fa 	bl	8002348 <HAL_GPIO_WritePin>

            break;
 8001154:	e0f1      	b.n	800133a <set_number+0x3fa>
        }

        case 5:
        {
            HAL_GPIO_WritePin(GPIOA, a_Pin, GPIO_PIN_RESET); //A
 8001156:	2200      	movs	r2, #0
 8001158:	2140      	movs	r1, #64	; 0x40
 800115a:	485d      	ldr	r0, [pc, #372]	; (80012d0 <set_number+0x390>)
 800115c:	f001 f8f4 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, b_Pin, GPIO_PIN_SET); //B
 8001160:	2201      	movs	r2, #1
 8001162:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001166:	485a      	ldr	r0, [pc, #360]	; (80012d0 <set_number+0x390>)
 8001168:	f001 f8ee 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, c_Pin, GPIO_PIN_RESET); //C
 800116c:	2200      	movs	r2, #0
 800116e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001172:	4857      	ldr	r0, [pc, #348]	; (80012d0 <set_number+0x390>)
 8001174:	f001 f8e8 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, d_Pin, GPIO_PIN_RESET); //D
 8001178:	2200      	movs	r2, #0
 800117a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800117e:	4855      	ldr	r0, [pc, #340]	; (80012d4 <set_number+0x394>)
 8001180:	f001 f8e2 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, e_Pin, GPIO_PIN_SET); //E
 8001184:	2201      	movs	r2, #1
 8001186:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800118a:	4852      	ldr	r0, [pc, #328]	; (80012d4 <set_number+0x394>)
 800118c:	f001 f8dc 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOD, f_Pin, GPIO_PIN_RESET);	//F
 8001190:	2200      	movs	r2, #0
 8001192:	2104      	movs	r1, #4
 8001194:	4850      	ldr	r0, [pc, #320]	; (80012d8 <set_number+0x398>)
 8001196:	f001 f8d7 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, g_Pin, GPIO_PIN_RESET);  //G
 800119a:	2200      	movs	r2, #0
 800119c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011a0:	484c      	ldr	r0, [pc, #304]	; (80012d4 <set_number+0x394>)
 80011a2:	f001 f8d1 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, dp_Pin, GPIO_PIN_SET);  //dp
 80011a6:	2201      	movs	r2, #1
 80011a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011ac:	4848      	ldr	r0, [pc, #288]	; (80012d0 <set_number+0x390>)
 80011ae:	f001 f8cb 	bl	8002348 <HAL_GPIO_WritePin>

            break;
 80011b2:	e0c2      	b.n	800133a <set_number+0x3fa>
        }

        case 6:
        {
            HAL_GPIO_WritePin(GPIOA, a_Pin, GPIO_PIN_RESET); //A
 80011b4:	2200      	movs	r2, #0
 80011b6:	2140      	movs	r1, #64	; 0x40
 80011b8:	4845      	ldr	r0, [pc, #276]	; (80012d0 <set_number+0x390>)
 80011ba:	f001 f8c5 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, b_Pin, GPIO_PIN_SET); //B
 80011be:	2201      	movs	r2, #1
 80011c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011c4:	4842      	ldr	r0, [pc, #264]	; (80012d0 <set_number+0x390>)
 80011c6:	f001 f8bf 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, c_Pin, GPIO_PIN_RESET); //C
 80011ca:	2200      	movs	r2, #0
 80011cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011d0:	483f      	ldr	r0, [pc, #252]	; (80012d0 <set_number+0x390>)
 80011d2:	f001 f8b9 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, d_Pin, GPIO_PIN_RESET); //D
 80011d6:	2200      	movs	r2, #0
 80011d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011dc:	483d      	ldr	r0, [pc, #244]	; (80012d4 <set_number+0x394>)
 80011de:	f001 f8b3 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, e_Pin, GPIO_PIN_RESET); //E
 80011e2:	2200      	movs	r2, #0
 80011e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011e8:	483a      	ldr	r0, [pc, #232]	; (80012d4 <set_number+0x394>)
 80011ea:	f001 f8ad 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOD, f_Pin, GPIO_PIN_RESET);	//F
 80011ee:	2200      	movs	r2, #0
 80011f0:	2104      	movs	r1, #4
 80011f2:	4839      	ldr	r0, [pc, #228]	; (80012d8 <set_number+0x398>)
 80011f4:	f001 f8a8 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, g_Pin, GPIO_PIN_RESET);  //G
 80011f8:	2200      	movs	r2, #0
 80011fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011fe:	4835      	ldr	r0, [pc, #212]	; (80012d4 <set_number+0x394>)
 8001200:	f001 f8a2 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, dp_Pin, GPIO_PIN_SET);  //dp
 8001204:	2201      	movs	r2, #1
 8001206:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800120a:	4831      	ldr	r0, [pc, #196]	; (80012d0 <set_number+0x390>)
 800120c:	f001 f89c 	bl	8002348 <HAL_GPIO_WritePin>

            break;
 8001210:	e093      	b.n	800133a <set_number+0x3fa>
        }

        case 7:
        {
            HAL_GPIO_WritePin(GPIOA, a_Pin, GPIO_PIN_RESET); //A
 8001212:	2200      	movs	r2, #0
 8001214:	2140      	movs	r1, #64	; 0x40
 8001216:	482e      	ldr	r0, [pc, #184]	; (80012d0 <set_number+0x390>)
 8001218:	f001 f896 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, b_Pin, GPIO_PIN_RESET); //B
 800121c:	2200      	movs	r2, #0
 800121e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001222:	482b      	ldr	r0, [pc, #172]	; (80012d0 <set_number+0x390>)
 8001224:	f001 f890 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, c_Pin, GPIO_PIN_RESET); //C
 8001228:	2200      	movs	r2, #0
 800122a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800122e:	4828      	ldr	r0, [pc, #160]	; (80012d0 <set_number+0x390>)
 8001230:	f001 f88a 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, d_Pin, GPIO_PIN_SET); //D
 8001234:	2201      	movs	r2, #1
 8001236:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800123a:	4826      	ldr	r0, [pc, #152]	; (80012d4 <set_number+0x394>)
 800123c:	f001 f884 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, e_Pin, GPIO_PIN_SET); //E
 8001240:	2201      	movs	r2, #1
 8001242:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001246:	4823      	ldr	r0, [pc, #140]	; (80012d4 <set_number+0x394>)
 8001248:	f001 f87e 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOD, f_Pin, GPIO_PIN_SET);	//F
 800124c:	2201      	movs	r2, #1
 800124e:	2104      	movs	r1, #4
 8001250:	4821      	ldr	r0, [pc, #132]	; (80012d8 <set_number+0x398>)
 8001252:	f001 f879 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, g_Pin, GPIO_PIN_SET);  //G
 8001256:	2201      	movs	r2, #1
 8001258:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800125c:	481d      	ldr	r0, [pc, #116]	; (80012d4 <set_number+0x394>)
 800125e:	f001 f873 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, dp_Pin, GPIO_PIN_SET);  //dp
 8001262:	2201      	movs	r2, #1
 8001264:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001268:	4819      	ldr	r0, [pc, #100]	; (80012d0 <set_number+0x390>)
 800126a:	f001 f86d 	bl	8002348 <HAL_GPIO_WritePin>

            break;
 800126e:	e064      	b.n	800133a <set_number+0x3fa>
        }

        case 8:
        {
            HAL_GPIO_WritePin(GPIOA, a_Pin, GPIO_PIN_RESET); //A
 8001270:	2200      	movs	r2, #0
 8001272:	2140      	movs	r1, #64	; 0x40
 8001274:	4816      	ldr	r0, [pc, #88]	; (80012d0 <set_number+0x390>)
 8001276:	f001 f867 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, b_Pin, GPIO_PIN_RESET); //B
 800127a:	2200      	movs	r2, #0
 800127c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001280:	4813      	ldr	r0, [pc, #76]	; (80012d0 <set_number+0x390>)
 8001282:	f001 f861 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, c_Pin, GPIO_PIN_RESET); //C
 8001286:	2200      	movs	r2, #0
 8001288:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800128c:	4810      	ldr	r0, [pc, #64]	; (80012d0 <set_number+0x390>)
 800128e:	f001 f85b 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, d_Pin, GPIO_PIN_RESET); //D
 8001292:	2200      	movs	r2, #0
 8001294:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001298:	480e      	ldr	r0, [pc, #56]	; (80012d4 <set_number+0x394>)
 800129a:	f001 f855 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, e_Pin, GPIO_PIN_RESET); //E
 800129e:	2200      	movs	r2, #0
 80012a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012a4:	480b      	ldr	r0, [pc, #44]	; (80012d4 <set_number+0x394>)
 80012a6:	f001 f84f 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOD, f_Pin, GPIO_PIN_RESET);	//F
 80012aa:	2200      	movs	r2, #0
 80012ac:	2104      	movs	r1, #4
 80012ae:	480a      	ldr	r0, [pc, #40]	; (80012d8 <set_number+0x398>)
 80012b0:	f001 f84a 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, g_Pin, GPIO_PIN_RESET);  //G
 80012b4:	2200      	movs	r2, #0
 80012b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012ba:	4806      	ldr	r0, [pc, #24]	; (80012d4 <set_number+0x394>)
 80012bc:	f001 f844 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, dp_Pin, GPIO_PIN_SET);  //dp
 80012c0:	2201      	movs	r2, #1
 80012c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012c6:	4802      	ldr	r0, [pc, #8]	; (80012d0 <set_number+0x390>)
 80012c8:	f001 f83e 	bl	8002348 <HAL_GPIO_WritePin>

            break;
 80012cc:	e035      	b.n	800133a <set_number+0x3fa>
 80012ce:	bf00      	nop
 80012d0:	40020000 	.word	0x40020000
 80012d4:	40020800 	.word	0x40020800
 80012d8:	40020c00 	.word	0x40020c00
        }

        case 9:
        {
            HAL_GPIO_WritePin(GPIOA, a_Pin, GPIO_PIN_RESET); //A
 80012dc:	2200      	movs	r2, #0
 80012de:	2140      	movs	r1, #64	; 0x40
 80012e0:	4818      	ldr	r0, [pc, #96]	; (8001344 <set_number+0x404>)
 80012e2:	f001 f831 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, b_Pin, GPIO_PIN_RESET); //B
 80012e6:	2200      	movs	r2, #0
 80012e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012ec:	4815      	ldr	r0, [pc, #84]	; (8001344 <set_number+0x404>)
 80012ee:	f001 f82b 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, c_Pin, GPIO_PIN_RESET); //C
 80012f2:	2200      	movs	r2, #0
 80012f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012f8:	4812      	ldr	r0, [pc, #72]	; (8001344 <set_number+0x404>)
 80012fa:	f001 f825 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, d_Pin, GPIO_PIN_RESET); //D
 80012fe:	2200      	movs	r2, #0
 8001300:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001304:	4810      	ldr	r0, [pc, #64]	; (8001348 <set_number+0x408>)
 8001306:	f001 f81f 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, e_Pin, GPIO_PIN_SET); //E
 800130a:	2201      	movs	r2, #1
 800130c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001310:	480d      	ldr	r0, [pc, #52]	; (8001348 <set_number+0x408>)
 8001312:	f001 f819 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOD, f_Pin, GPIO_PIN_RESET);	//F
 8001316:	2200      	movs	r2, #0
 8001318:	2104      	movs	r1, #4
 800131a:	480c      	ldr	r0, [pc, #48]	; (800134c <set_number+0x40c>)
 800131c:	f001 f814 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOC, g_Pin, GPIO_PIN_RESET);  //G
 8001320:	2200      	movs	r2, #0
 8001322:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001326:	4808      	ldr	r0, [pc, #32]	; (8001348 <set_number+0x408>)
 8001328:	f001 f80e 	bl	8002348 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, dp_Pin, GPIO_PIN_SET);  //dp
 800132c:	2201      	movs	r2, #1
 800132e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001332:	4804      	ldr	r0, [pc, #16]	; (8001344 <set_number+0x404>)
 8001334:	f001 f808 	bl	8002348 <HAL_GPIO_WritePin>

            break;
 8001338:	bf00      	nop
        }
    }
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	40020000 	.word	0x40020000
 8001348:	40020800 	.word	0x40020800
 800134c:	40020c00 	.word	0x40020c00

08001350 <display_undef>:

void display_undef () {
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, DIG1_Pin, GPIO_PIN_SET);
 8001354:	2201      	movs	r2, #1
 8001356:	2102      	movs	r1, #2
 8001358:	4833      	ldr	r0, [pc, #204]	; (8001428 <display_undef+0xd8>)
 800135a:	f000 fff5 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, DIG2_Pin, GPIO_PIN_SET);
 800135e:	2201      	movs	r2, #1
 8001360:	2108      	movs	r1, #8
 8001362:	4831      	ldr	r0, [pc, #196]	; (8001428 <display_undef+0xd8>)
 8001364:	f000 fff0 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, DIG3_Pin, GPIO_PIN_SET);
 8001368:	2201      	movs	r2, #1
 800136a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800136e:	482f      	ldr	r0, [pc, #188]	; (800142c <display_undef+0xdc>)
 8001370:	f000 ffea 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, DIG4_Pin, GPIO_PIN_RESET);
 8001374:	2200      	movs	r2, #0
 8001376:	2110      	movs	r1, #16
 8001378:	482d      	ldr	r0, [pc, #180]	; (8001430 <display_undef+0xe0>)
 800137a:	f000 ffe5 	bl	8002348 <HAL_GPIO_WritePin>
    set_line();
 800137e:	f7ff fda7 	bl	8000ed0 <set_line>
    HAL_Delay(1);
 8001382:	2001      	movs	r0, #1
 8001384:	f000 fc84 	bl	8001c90 <HAL_Delay>

    HAL_GPIO_WritePin(GPIOB, DIG1_Pin, GPIO_PIN_SET);
 8001388:	2201      	movs	r2, #1
 800138a:	2102      	movs	r1, #2
 800138c:	4826      	ldr	r0, [pc, #152]	; (8001428 <display_undef+0xd8>)
 800138e:	f000 ffdb 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, DIG2_Pin, GPIO_PIN_SET);
 8001392:	2201      	movs	r2, #1
 8001394:	2108      	movs	r1, #8
 8001396:	4824      	ldr	r0, [pc, #144]	; (8001428 <display_undef+0xd8>)
 8001398:	f000 ffd6 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, DIG3_Pin, GPIO_PIN_RESET);
 800139c:	2200      	movs	r2, #0
 800139e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013a2:	4822      	ldr	r0, [pc, #136]	; (800142c <display_undef+0xdc>)
 80013a4:	f000 ffd0 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, DIG4_Pin, GPIO_PIN_SET);
 80013a8:	2201      	movs	r2, #1
 80013aa:	2110      	movs	r1, #16
 80013ac:	4820      	ldr	r0, [pc, #128]	; (8001430 <display_undef+0xe0>)
 80013ae:	f000 ffcb 	bl	8002348 <HAL_GPIO_WritePin>
    set_line();
 80013b2:	f7ff fd8d 	bl	8000ed0 <set_line>
    HAL_Delay(1);
 80013b6:	2001      	movs	r0, #1
 80013b8:	f000 fc6a 	bl	8001c90 <HAL_Delay>

    HAL_GPIO_WritePin(GPIOB, DIG1_Pin, GPIO_PIN_SET);
 80013bc:	2201      	movs	r2, #1
 80013be:	2102      	movs	r1, #2
 80013c0:	4819      	ldr	r0, [pc, #100]	; (8001428 <display_undef+0xd8>)
 80013c2:	f000 ffc1 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, DIG2_Pin, GPIO_PIN_RESET);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2108      	movs	r1, #8
 80013ca:	4817      	ldr	r0, [pc, #92]	; (8001428 <display_undef+0xd8>)
 80013cc:	f000 ffbc 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, DIG3_Pin, GPIO_PIN_SET);
 80013d0:	2201      	movs	r2, #1
 80013d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013d6:	4815      	ldr	r0, [pc, #84]	; (800142c <display_undef+0xdc>)
 80013d8:	f000 ffb6 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, DIG4_Pin, GPIO_PIN_SET);
 80013dc:	2201      	movs	r2, #1
 80013de:	2110      	movs	r1, #16
 80013e0:	4813      	ldr	r0, [pc, #76]	; (8001430 <display_undef+0xe0>)
 80013e2:	f000 ffb1 	bl	8002348 <HAL_GPIO_WritePin>
    set_line();
 80013e6:	f7ff fd73 	bl	8000ed0 <set_line>
    HAL_Delay(1);
 80013ea:	2001      	movs	r0, #1
 80013ec:	f000 fc50 	bl	8001c90 <HAL_Delay>

    HAL_GPIO_WritePin(GPIOB, DIG1_Pin, GPIO_PIN_RESET);
 80013f0:	2200      	movs	r2, #0
 80013f2:	2102      	movs	r1, #2
 80013f4:	480c      	ldr	r0, [pc, #48]	; (8001428 <display_undef+0xd8>)
 80013f6:	f000 ffa7 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, DIG2_Pin, GPIO_PIN_SET);
 80013fa:	2201      	movs	r2, #1
 80013fc:	2108      	movs	r1, #8
 80013fe:	480a      	ldr	r0, [pc, #40]	; (8001428 <display_undef+0xd8>)
 8001400:	f000 ffa2 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, DIG3_Pin, GPIO_PIN_SET);
 8001404:	2201      	movs	r2, #1
 8001406:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800140a:	4808      	ldr	r0, [pc, #32]	; (800142c <display_undef+0xdc>)
 800140c:	f000 ff9c 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, DIG4_Pin, GPIO_PIN_SET);
 8001410:	2201      	movs	r2, #1
 8001412:	2110      	movs	r1, #16
 8001414:	4806      	ldr	r0, [pc, #24]	; (8001430 <display_undef+0xe0>)
 8001416:	f000 ff97 	bl	8002348 <HAL_GPIO_WritePin>
    set_line();
 800141a:	f7ff fd59 	bl	8000ed0 <set_line>
    HAL_Delay(1);
 800141e:	2001      	movs	r0, #1
 8001420:	f000 fc36 	bl	8001c90 <HAL_Delay>
}
 8001424:	bf00      	nop
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40020400 	.word	0x40020400
 800142c:	40020000 	.word	0x40020000
 8001430:	40020800 	.word	0x40020800

08001434 <display_number>:

void display_number (int number){
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]

    HAL_GPIO_WritePin(GPIOB, DIG1_Pin, GPIO_PIN_SET);
 800143c:	2201      	movs	r2, #1
 800143e:	2102      	movs	r1, #2
 8001440:	4857      	ldr	r0, [pc, #348]	; (80015a0 <display_number+0x16c>)
 8001442:	f000 ff81 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, DIG2_Pin, GPIO_PIN_SET);
 8001446:	2201      	movs	r2, #1
 8001448:	2108      	movs	r1, #8
 800144a:	4855      	ldr	r0, [pc, #340]	; (80015a0 <display_number+0x16c>)
 800144c:	f000 ff7c 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, DIG3_Pin, GPIO_PIN_SET);
 8001450:	2201      	movs	r2, #1
 8001452:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001456:	4853      	ldr	r0, [pc, #332]	; (80015a4 <display_number+0x170>)
 8001458:	f000 ff76 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, DIG4_Pin, GPIO_PIN_RESET);
 800145c:	2200      	movs	r2, #0
 800145e:	2110      	movs	r1, #16
 8001460:	4851      	ldr	r0, [pc, #324]	; (80015a8 <display_number+0x174>)
 8001462:	f000 ff71 	bl	8002348 <HAL_GPIO_WritePin>
    set_number(number % 10);
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	4b50      	ldr	r3, [pc, #320]	; (80015ac <display_number+0x178>)
 800146a:	fb83 1302 	smull	r1, r3, r3, r2
 800146e:	1099      	asrs	r1, r3, #2
 8001470:	17d3      	asrs	r3, r2, #31
 8001472:	1ac9      	subs	r1, r1, r3
 8001474:	460b      	mov	r3, r1
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	440b      	add	r3, r1
 800147a:	005b      	lsls	r3, r3, #1
 800147c:	1ad1      	subs	r1, r2, r3
 800147e:	4608      	mov	r0, r1
 8001480:	f7ff fd5e 	bl	8000f40 <set_number>
    HAL_Delay(1);
 8001484:	2001      	movs	r0, #1
 8001486:	f000 fc03 	bl	8001c90 <HAL_Delay>

    HAL_GPIO_WritePin(GPIOB, DIG1_Pin, GPIO_PIN_SET);
 800148a:	2201      	movs	r2, #1
 800148c:	2102      	movs	r1, #2
 800148e:	4844      	ldr	r0, [pc, #272]	; (80015a0 <display_number+0x16c>)
 8001490:	f000 ff5a 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, DIG2_Pin, GPIO_PIN_SET);
 8001494:	2201      	movs	r2, #1
 8001496:	2108      	movs	r1, #8
 8001498:	4841      	ldr	r0, [pc, #260]	; (80015a0 <display_number+0x16c>)
 800149a:	f000 ff55 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, DIG3_Pin, GPIO_PIN_RESET);
 800149e:	2200      	movs	r2, #0
 80014a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014a4:	483f      	ldr	r0, [pc, #252]	; (80015a4 <display_number+0x170>)
 80014a6:	f000 ff4f 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, DIG4_Pin, GPIO_PIN_SET);
 80014aa:	2201      	movs	r2, #1
 80014ac:	2110      	movs	r1, #16
 80014ae:	483e      	ldr	r0, [pc, #248]	; (80015a8 <display_number+0x174>)
 80014b0:	f000 ff4a 	bl	8002348 <HAL_GPIO_WritePin>
    set_number(number / 10 % 10);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	4a3d      	ldr	r2, [pc, #244]	; (80015ac <display_number+0x178>)
 80014b8:	fb82 1203 	smull	r1, r2, r2, r3
 80014bc:	1092      	asrs	r2, r2, #2
 80014be:	17db      	asrs	r3, r3, #31
 80014c0:	1ad2      	subs	r2, r2, r3
 80014c2:	4b3a      	ldr	r3, [pc, #232]	; (80015ac <display_number+0x178>)
 80014c4:	fb83 1302 	smull	r1, r3, r3, r2
 80014c8:	1099      	asrs	r1, r3, #2
 80014ca:	17d3      	asrs	r3, r2, #31
 80014cc:	1ac9      	subs	r1, r1, r3
 80014ce:	460b      	mov	r3, r1
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	440b      	add	r3, r1
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	1ad1      	subs	r1, r2, r3
 80014d8:	4608      	mov	r0, r1
 80014da:	f7ff fd31 	bl	8000f40 <set_number>
    HAL_Delay(1);
 80014de:	2001      	movs	r0, #1
 80014e0:	f000 fbd6 	bl	8001c90 <HAL_Delay>

    HAL_GPIO_WritePin(GPIOB, DIG1_Pin, GPIO_PIN_SET);
 80014e4:	2201      	movs	r2, #1
 80014e6:	2102      	movs	r1, #2
 80014e8:	482d      	ldr	r0, [pc, #180]	; (80015a0 <display_number+0x16c>)
 80014ea:	f000 ff2d 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, DIG2_Pin, GPIO_PIN_RESET);
 80014ee:	2200      	movs	r2, #0
 80014f0:	2108      	movs	r1, #8
 80014f2:	482b      	ldr	r0, [pc, #172]	; (80015a0 <display_number+0x16c>)
 80014f4:	f000 ff28 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, DIG3_Pin, GPIO_PIN_SET);
 80014f8:	2201      	movs	r2, #1
 80014fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014fe:	4829      	ldr	r0, [pc, #164]	; (80015a4 <display_number+0x170>)
 8001500:	f000 ff22 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, DIG4_Pin, GPIO_PIN_SET);
 8001504:	2201      	movs	r2, #1
 8001506:	2110      	movs	r1, #16
 8001508:	4827      	ldr	r0, [pc, #156]	; (80015a8 <display_number+0x174>)
 800150a:	f000 ff1d 	bl	8002348 <HAL_GPIO_WritePin>
    set_number(number / 100 % 10);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4a27      	ldr	r2, [pc, #156]	; (80015b0 <display_number+0x17c>)
 8001512:	fb82 1203 	smull	r1, r2, r2, r3
 8001516:	1152      	asrs	r2, r2, #5
 8001518:	17db      	asrs	r3, r3, #31
 800151a:	1ad2      	subs	r2, r2, r3
 800151c:	4b23      	ldr	r3, [pc, #140]	; (80015ac <display_number+0x178>)
 800151e:	fb83 1302 	smull	r1, r3, r3, r2
 8001522:	1099      	asrs	r1, r3, #2
 8001524:	17d3      	asrs	r3, r2, #31
 8001526:	1ac9      	subs	r1, r1, r3
 8001528:	460b      	mov	r3, r1
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	440b      	add	r3, r1
 800152e:	005b      	lsls	r3, r3, #1
 8001530:	1ad1      	subs	r1, r2, r3
 8001532:	4608      	mov	r0, r1
 8001534:	f7ff fd04 	bl	8000f40 <set_number>
    HAL_Delay(1);
 8001538:	2001      	movs	r0, #1
 800153a:	f000 fba9 	bl	8001c90 <HAL_Delay>

    HAL_GPIO_WritePin(GPIOB, DIG1_Pin, GPIO_PIN_RESET);
 800153e:	2200      	movs	r2, #0
 8001540:	2102      	movs	r1, #2
 8001542:	4817      	ldr	r0, [pc, #92]	; (80015a0 <display_number+0x16c>)
 8001544:	f000 ff00 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, DIG2_Pin, GPIO_PIN_SET);
 8001548:	2201      	movs	r2, #1
 800154a:	2108      	movs	r1, #8
 800154c:	4814      	ldr	r0, [pc, #80]	; (80015a0 <display_number+0x16c>)
 800154e:	f000 fefb 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, DIG3_Pin, GPIO_PIN_SET);
 8001552:	2201      	movs	r2, #1
 8001554:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001558:	4812      	ldr	r0, [pc, #72]	; (80015a4 <display_number+0x170>)
 800155a:	f000 fef5 	bl	8002348 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, DIG4_Pin, GPIO_PIN_SET);
 800155e:	2201      	movs	r2, #1
 8001560:	2110      	movs	r1, #16
 8001562:	4811      	ldr	r0, [pc, #68]	; (80015a8 <display_number+0x174>)
 8001564:	f000 fef0 	bl	8002348 <HAL_GPIO_WritePin>
    set_number(number / 1000 % 10);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4a12      	ldr	r2, [pc, #72]	; (80015b4 <display_number+0x180>)
 800156c:	fb82 1203 	smull	r1, r2, r2, r3
 8001570:	1192      	asrs	r2, r2, #6
 8001572:	17db      	asrs	r3, r3, #31
 8001574:	1ad2      	subs	r2, r2, r3
 8001576:	4b0d      	ldr	r3, [pc, #52]	; (80015ac <display_number+0x178>)
 8001578:	fb83 1302 	smull	r1, r3, r3, r2
 800157c:	1099      	asrs	r1, r3, #2
 800157e:	17d3      	asrs	r3, r2, #31
 8001580:	1ac9      	subs	r1, r1, r3
 8001582:	460b      	mov	r3, r1
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	440b      	add	r3, r1
 8001588:	005b      	lsls	r3, r3, #1
 800158a:	1ad1      	subs	r1, r2, r3
 800158c:	4608      	mov	r0, r1
 800158e:	f7ff fcd7 	bl	8000f40 <set_number>
    HAL_Delay(1);
 8001592:	2001      	movs	r0, #1
 8001594:	f000 fb7c 	bl	8001c90 <HAL_Delay>

}
 8001598:	bf00      	nop
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40020400 	.word	0x40020400
 80015a4:	40020000 	.word	0x40020000
 80015a8:	40020800 	.word	0x40020800
 80015ac:	66666667 	.word	0x66666667
 80015b0:	51eb851f 	.word	0x51eb851f
 80015b4:	10624dd3 	.word	0x10624dd3

080015b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015bc:	f000 faf6 	bl	8001bac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015c0:	f000 f81e 	bl	8001600 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015c4:	f000 f8a6 	bl	8001714 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80015c8:	f000 f87a 	bl	80016c0 <MX_USART2_UART_Init>
  //HAL_UART_Receive_IT(&huart2, &rx_buffer, 3);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  rx_buffer[0] = 0; rx_buffer[1] = 0; rx_buffer[2] = 0; rx_buffer[3] = 0;
 80015cc:	4b0a      	ldr	r3, [pc, #40]	; (80015f8 <main+0x40>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	701a      	strb	r2, [r3, #0]
 80015d2:	4b09      	ldr	r3, [pc, #36]	; (80015f8 <main+0x40>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	705a      	strb	r2, [r3, #1]
 80015d8:	4b07      	ldr	r3, [pc, #28]	; (80015f8 <main+0x40>)
 80015da:	2200      	movs	r2, #0
 80015dc:	709a      	strb	r2, [r3, #2]
 80015de:	4b06      	ldr	r3, [pc, #24]	; (80015f8 <main+0x40>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	70da      	strb	r2, [r3, #3]

  display_number(1234);
 80015e4:	f240 40d2 	movw	r0, #1234	; 0x4d2
 80015e8:	f7ff ff24 	bl	8001434 <display_number>

  HAL_UART_Receive_IT(&huart2, rx_buffer, 1);
 80015ec:	2201      	movs	r2, #1
 80015ee:	4902      	ldr	r1, [pc, #8]	; (80015f8 <main+0x40>)
 80015f0:	4802      	ldr	r0, [pc, #8]	; (80015fc <main+0x44>)
 80015f2:	f001 fc69 	bl	8002ec8 <HAL_UART_Receive_IT>

  while (1)
 80015f6:	e7fe      	b.n	80015f6 <main+0x3e>
 80015f8:	200000a8 	.word	0x200000a8
 80015fc:	200000b4 	.word	0x200000b4

08001600 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b094      	sub	sp, #80	; 0x50
 8001604:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001606:	f107 031c 	add.w	r3, r7, #28
 800160a:	2234      	movs	r2, #52	; 0x34
 800160c:	2100      	movs	r1, #0
 800160e:	4618      	mov	r0, r3
 8001610:	f002 fafe 	bl	8003c10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001614:	f107 0308 	add.w	r3, r7, #8
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	605a      	str	r2, [r3, #4]
 800161e:	609a      	str	r2, [r3, #8]
 8001620:	60da      	str	r2, [r3, #12]
 8001622:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001624:	2300      	movs	r3, #0
 8001626:	607b      	str	r3, [r7, #4]
 8001628:	4b23      	ldr	r3, [pc, #140]	; (80016b8 <SystemClock_Config+0xb8>)
 800162a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162c:	4a22      	ldr	r2, [pc, #136]	; (80016b8 <SystemClock_Config+0xb8>)
 800162e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001632:	6413      	str	r3, [r2, #64]	; 0x40
 8001634:	4b20      	ldr	r3, [pc, #128]	; (80016b8 <SystemClock_Config+0xb8>)
 8001636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001638:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800163c:	607b      	str	r3, [r7, #4]
 800163e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001640:	2300      	movs	r3, #0
 8001642:	603b      	str	r3, [r7, #0]
 8001644:	4b1d      	ldr	r3, [pc, #116]	; (80016bc <SystemClock_Config+0xbc>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800164c:	4a1b      	ldr	r2, [pc, #108]	; (80016bc <SystemClock_Config+0xbc>)
 800164e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001652:	6013      	str	r3, [r2, #0]
 8001654:	4b19      	ldr	r3, [pc, #100]	; (80016bc <SystemClock_Config+0xbc>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800165c:	603b      	str	r3, [r7, #0]
 800165e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001660:	2302      	movs	r3, #2
 8001662:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001664:	2301      	movs	r3, #1
 8001666:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001668:	2310      	movs	r3, #16
 800166a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800166c:	2300      	movs	r3, #0
 800166e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001670:	f107 031c 	add.w	r3, r7, #28
 8001674:	4618      	mov	r0, r3
 8001676:	f001 f8f7 	bl	8002868 <HAL_RCC_OscConfig>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001680:	f000 f970 	bl	8001964 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001684:	230f      	movs	r3, #15
 8001686:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001688:	2300      	movs	r3, #0
 800168a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800168c:	2300      	movs	r3, #0
 800168e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001690:	2300      	movs	r3, #0
 8001692:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001694:	2300      	movs	r3, #0
 8001696:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001698:	f107 0308 	add.w	r3, r7, #8
 800169c:	2100      	movs	r1, #0
 800169e:	4618      	mov	r0, r3
 80016a0:	f000 fe6c 	bl	800237c <HAL_RCC_ClockConfig>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <SystemClock_Config+0xae>
  {
    Error_Handler();
 80016aa:	f000 f95b 	bl	8001964 <Error_Handler>
  }
}
 80016ae:	bf00      	nop
 80016b0:	3750      	adds	r7, #80	; 0x50
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40023800 	.word	0x40023800
 80016bc:	40007000 	.word	0x40007000

080016c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016c4:	4b11      	ldr	r3, [pc, #68]	; (800170c <MX_USART2_UART_Init+0x4c>)
 80016c6:	4a12      	ldr	r2, [pc, #72]	; (8001710 <MX_USART2_UART_Init+0x50>)
 80016c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 80016ca:	4b10      	ldr	r3, [pc, #64]	; (800170c <MX_USART2_UART_Init+0x4c>)
 80016cc:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 80016d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016d2:	4b0e      	ldr	r3, [pc, #56]	; (800170c <MX_USART2_UART_Init+0x4c>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016d8:	4b0c      	ldr	r3, [pc, #48]	; (800170c <MX_USART2_UART_Init+0x4c>)
 80016da:	2200      	movs	r2, #0
 80016dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016de:	4b0b      	ldr	r3, [pc, #44]	; (800170c <MX_USART2_UART_Init+0x4c>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016e4:	4b09      	ldr	r3, [pc, #36]	; (800170c <MX_USART2_UART_Init+0x4c>)
 80016e6:	220c      	movs	r2, #12
 80016e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ea:	4b08      	ldr	r3, [pc, #32]	; (800170c <MX_USART2_UART_Init+0x4c>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016f0:	4b06      	ldr	r3, [pc, #24]	; (800170c <MX_USART2_UART_Init+0x4c>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016f6:	4805      	ldr	r0, [pc, #20]	; (800170c <MX_USART2_UART_Init+0x4c>)
 80016f8:	f001 fb54 	bl	8002da4 <HAL_UART_Init>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001702:	f000 f92f 	bl	8001964 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001706:	bf00      	nop
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	200000b4 	.word	0x200000b4
 8001710:	40004400 	.word	0x40004400

08001714 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b08a      	sub	sp, #40	; 0x28
 8001718:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800171a:	f107 0314 	add.w	r3, r7, #20
 800171e:	2200      	movs	r2, #0
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	605a      	str	r2, [r3, #4]
 8001724:	609a      	str	r2, [r3, #8]
 8001726:	60da      	str	r2, [r3, #12]
 8001728:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800172a:	2300      	movs	r3, #0
 800172c:	613b      	str	r3, [r7, #16]
 800172e:	4b45      	ldr	r3, [pc, #276]	; (8001844 <MX_GPIO_Init+0x130>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001732:	4a44      	ldr	r2, [pc, #272]	; (8001844 <MX_GPIO_Init+0x130>)
 8001734:	f043 0301 	orr.w	r3, r3, #1
 8001738:	6313      	str	r3, [r2, #48]	; 0x30
 800173a:	4b42      	ldr	r3, [pc, #264]	; (8001844 <MX_GPIO_Init+0x130>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	613b      	str	r3, [r7, #16]
 8001744:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001746:	2300      	movs	r3, #0
 8001748:	60fb      	str	r3, [r7, #12]
 800174a:	4b3e      	ldr	r3, [pc, #248]	; (8001844 <MX_GPIO_Init+0x130>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	4a3d      	ldr	r2, [pc, #244]	; (8001844 <MX_GPIO_Init+0x130>)
 8001750:	f043 0304 	orr.w	r3, r3, #4
 8001754:	6313      	str	r3, [r2, #48]	; 0x30
 8001756:	4b3b      	ldr	r3, [pc, #236]	; (8001844 <MX_GPIO_Init+0x130>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	f003 0304 	and.w	r3, r3, #4
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001762:	2300      	movs	r3, #0
 8001764:	60bb      	str	r3, [r7, #8]
 8001766:	4b37      	ldr	r3, [pc, #220]	; (8001844 <MX_GPIO_Init+0x130>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	4a36      	ldr	r2, [pc, #216]	; (8001844 <MX_GPIO_Init+0x130>)
 800176c:	f043 0302 	orr.w	r3, r3, #2
 8001770:	6313      	str	r3, [r2, #48]	; 0x30
 8001772:	4b34      	ldr	r3, [pc, #208]	; (8001844 <MX_GPIO_Init+0x130>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	f003 0302 	and.w	r3, r3, #2
 800177a:	60bb      	str	r3, [r7, #8]
 800177c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800177e:	2300      	movs	r3, #0
 8001780:	607b      	str	r3, [r7, #4]
 8001782:	4b30      	ldr	r3, [pc, #192]	; (8001844 <MX_GPIO_Init+0x130>)
 8001784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001786:	4a2f      	ldr	r2, [pc, #188]	; (8001844 <MX_GPIO_Init+0x130>)
 8001788:	f043 0308 	orr.w	r3, r3, #8
 800178c:	6313      	str	r3, [r2, #48]	; 0x30
 800178e:	4b2d      	ldr	r3, [pc, #180]	; (8001844 <MX_GPIO_Init+0x130>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001792:	f003 0308 	and.w	r3, r3, #8
 8001796:	607b      	str	r3, [r7, #4]
 8001798:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, a_Pin|DIG3_Pin|c_Pin|b_Pin
 800179a:	2200      	movs	r2, #0
 800179c:	f649 4140 	movw	r1, #40000	; 0x9c40
 80017a0:	4829      	ldr	r0, [pc, #164]	; (8001848 <MX_GPIO_Init+0x134>)
 80017a2:	f000 fdd1 	bl	8002348 <HAL_GPIO_WritePin>
                          |dp_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIG4_Pin|d_Pin|e_Pin|g_Pin, GPIO_PIN_RESET);
 80017a6:	2200      	movs	r2, #0
 80017a8:	f641 4110 	movw	r1, #7184	; 0x1c10
 80017ac:	4827      	ldr	r0, [pc, #156]	; (800184c <MX_GPIO_Init+0x138>)
 80017ae:	f000 fdcb 	bl	8002348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIG1_Pin|DIG2_Pin, GPIO_PIN_RESET);
 80017b2:	2200      	movs	r2, #0
 80017b4:	210a      	movs	r1, #10
 80017b6:	4826      	ldr	r0, [pc, #152]	; (8001850 <MX_GPIO_Init+0x13c>)
 80017b8:	f000 fdc6 	bl	8002348 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET);
 80017bc:	2200      	movs	r2, #0
 80017be:	2104      	movs	r1, #4
 80017c0:	4824      	ldr	r0, [pc, #144]	; (8001854 <MX_GPIO_Init+0x140>)
 80017c2:	f000 fdc1 	bl	8002348 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : a_Pin DIG3_Pin c_Pin b_Pin
                           dp_Pin */
  GPIO_InitStruct.Pin = a_Pin|DIG3_Pin|c_Pin|b_Pin
 80017c6:	f649 4340 	movw	r3, #40000	; 0x9c40
 80017ca:	617b      	str	r3, [r7, #20]
                          |dp_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017cc:	2301      	movs	r3, #1
 80017ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d0:	2300      	movs	r3, #0
 80017d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d4:	2300      	movs	r3, #0
 80017d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d8:	f107 0314 	add.w	r3, r7, #20
 80017dc:	4619      	mov	r1, r3
 80017de:	481a      	ldr	r0, [pc, #104]	; (8001848 <MX_GPIO_Init+0x134>)
 80017e0:	f000 fc1e 	bl	8002020 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIG4_Pin d_Pin e_Pin g_Pin */
  GPIO_InitStruct.Pin = DIG4_Pin|d_Pin|e_Pin|g_Pin;
 80017e4:	f641 4310 	movw	r3, #7184	; 0x1c10
 80017e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ea:	2301      	movs	r3, #1
 80017ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ee:	2300      	movs	r3, #0
 80017f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f2:	2300      	movs	r3, #0
 80017f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017f6:	f107 0314 	add.w	r3, r7, #20
 80017fa:	4619      	mov	r1, r3
 80017fc:	4813      	ldr	r0, [pc, #76]	; (800184c <MX_GPIO_Init+0x138>)
 80017fe:	f000 fc0f 	bl	8002020 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIG1_Pin DIG2_Pin */
  GPIO_InitStruct.Pin = DIG1_Pin|DIG2_Pin;
 8001802:	230a      	movs	r3, #10
 8001804:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001806:	2301      	movs	r3, #1
 8001808:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180a:	2300      	movs	r3, #0
 800180c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800180e:	2300      	movs	r3, #0
 8001810:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001812:	f107 0314 	add.w	r3, r7, #20
 8001816:	4619      	mov	r1, r3
 8001818:	480d      	ldr	r0, [pc, #52]	; (8001850 <MX_GPIO_Init+0x13c>)
 800181a:	f000 fc01 	bl	8002020 <HAL_GPIO_Init>

  /*Configure GPIO pin : f_Pin */
  GPIO_InitStruct.Pin = f_Pin;
 800181e:	2304      	movs	r3, #4
 8001820:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001822:	2301      	movs	r3, #1
 8001824:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182a:	2300      	movs	r3, #0
 800182c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(f_GPIO_Port, &GPIO_InitStruct);
 800182e:	f107 0314 	add.w	r3, r7, #20
 8001832:	4619      	mov	r1, r3
 8001834:	4807      	ldr	r0, [pc, #28]	; (8001854 <MX_GPIO_Init+0x140>)
 8001836:	f000 fbf3 	bl	8002020 <HAL_GPIO_Init>

}
 800183a:	bf00      	nop
 800183c:	3728      	adds	r7, #40	; 0x28
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	40023800 	.word	0x40023800
 8001848:	40020000 	.word	0x40020000
 800184c:	40020800 	.word	0x40020800
 8001850:	40020400 	.word	0x40020400
 8001854:	40020c00 	.word	0x40020c00

08001858 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
	if (huart == &huart2) {
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	4a38      	ldr	r2, [pc, #224]	; (8001944 <HAL_UART_RxCpltCallback+0xec>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d169      	bne.n	800193c <HAL_UART_RxCpltCallback+0xe4>
		if (firstByteWait != 0) {
 8001868:	4b37      	ldr	r3, [pc, #220]	; (8001948 <HAL_UART_RxCpltCallback+0xf0>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d008      	beq.n	8001882 <HAL_UART_RxCpltCallback+0x2a>
			firstByteWait = 0;
 8001870:	4b35      	ldr	r3, [pc, #212]	; (8001948 <HAL_UART_RxCpltCallback+0xf0>)
 8001872:	2200      	movs	r2, #0
 8001874:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_IT(&huart2, rx_buffer, 3);
 8001876:	2203      	movs	r2, #3
 8001878:	4934      	ldr	r1, [pc, #208]	; (800194c <HAL_UART_RxCpltCallback+0xf4>)
 800187a:	4832      	ldr	r0, [pc, #200]	; (8001944 <HAL_UART_RxCpltCallback+0xec>)
 800187c:	f001 fb24 	bl	8002ec8 <HAL_UART_Receive_IT>
			rx_buffer[0] = 0; rx_buffer[1] = 0; rx_buffer[2] = 0; rx_buffer[3] = 0;
			firstByteWait = 1;
			HAL_UART_Receive_IT(&huart2, rx_buffer, 1);
		}
	}
}
 8001880:	e05c      	b.n	800193c <HAL_UART_RxCpltCallback+0xe4>
			n_r = ((int)rx_buffer[1] - 48) * 10 + ((int)rx_buffer[2] - 48);  // since the numbers (digits) start from 48 in ASCII code
 8001882:	4b32      	ldr	r3, [pc, #200]	; (800194c <HAL_UART_RxCpltCallback+0xf4>)
 8001884:	785b      	ldrb	r3, [r3, #1]
 8001886:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800188a:	4613      	mov	r3, r2
 800188c:	009b      	lsls	r3, r3, #2
 800188e:	4413      	add	r3, r2
 8001890:	005b      	lsls	r3, r3, #1
 8001892:	461a      	mov	r2, r3
 8001894:	4b2d      	ldr	r3, [pc, #180]	; (800194c <HAL_UART_RxCpltCallback+0xf4>)
 8001896:	789b      	ldrb	r3, [r3, #2]
 8001898:	3b30      	subs	r3, #48	; 0x30
 800189a:	4413      	add	r3, r2
 800189c:	4a2c      	ldr	r2, [pc, #176]	; (8001950 <HAL_UART_RxCpltCallback+0xf8>)
 800189e:	6013      	str	r3, [r2, #0]
			if (n_r == 0) {
 80018a0:	4b2b      	ldr	r3, [pc, #172]	; (8001950 <HAL_UART_RxCpltCallback+0xf8>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d106      	bne.n	80018b6 <HAL_UART_RxCpltCallback+0x5e>
				display_undef();
 80018a8:	f7ff fd52 	bl	8001350 <display_undef>
				sprintf(tx_buffer, "N--E");
 80018ac:	4929      	ldr	r1, [pc, #164]	; (8001954 <HAL_UART_RxCpltCallback+0xfc>)
 80018ae:	482a      	ldr	r0, [pc, #168]	; (8001958 <HAL_UART_RxCpltCallback+0x100>)
 80018b0:	f002 f9b6 	bl	8003c20 <siprintf>
 80018b4:	e029      	b.n	800190a <HAL_UART_RxCpltCallback+0xb2>
				res_n = (int)round(log(n_r));
 80018b6:	4b26      	ldr	r3, [pc, #152]	; (8001950 <HAL_UART_RxCpltCallback+0xf8>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7fe fe4a 	bl	8000554 <__aeabi_i2d>
 80018c0:	4602      	mov	r2, r0
 80018c2:	460b      	mov	r3, r1
 80018c4:	ec43 2b10 	vmov	d0, r2, r3
 80018c8:	f002 fe1e 	bl	8004508 <log>
 80018cc:	eeb0 7a40 	vmov.f32	s14, s0
 80018d0:	eef0 7a60 	vmov.f32	s15, s1
 80018d4:	eeb0 0a47 	vmov.f32	s0, s14
 80018d8:	eef0 0a67 	vmov.f32	s1, s15
 80018dc:	f002 fdce 	bl	800447c <round>
 80018e0:	ec53 2b10 	vmov	r2, r3, d0
 80018e4:	4610      	mov	r0, r2
 80018e6:	4619      	mov	r1, r3
 80018e8:	f7ff f94e 	bl	8000b88 <__aeabi_d2iz>
 80018ec:	4603      	mov	r3, r0
 80018ee:	4a1b      	ldr	r2, [pc, #108]	; (800195c <HAL_UART_RxCpltCallback+0x104>)
 80018f0:	6013      	str	r3, [r2, #0]
				display_number(res_n);
 80018f2:	4b1a      	ldr	r3, [pc, #104]	; (800195c <HAL_UART_RxCpltCallback+0x104>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7ff fd9c 	bl	8001434 <display_number>
				sprintf(tx_buffer, "N0%u", res_n);
 80018fc:	4b17      	ldr	r3, [pc, #92]	; (800195c <HAL_UART_RxCpltCallback+0x104>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	461a      	mov	r2, r3
 8001902:	4917      	ldr	r1, [pc, #92]	; (8001960 <HAL_UART_RxCpltCallback+0x108>)
 8001904:	4814      	ldr	r0, [pc, #80]	; (8001958 <HAL_UART_RxCpltCallback+0x100>)
 8001906:	f002 f98b 	bl	8003c20 <siprintf>
			HAL_UART_Transmit_IT(&huart2, tx_buffer, 4);
 800190a:	2204      	movs	r2, #4
 800190c:	4912      	ldr	r1, [pc, #72]	; (8001958 <HAL_UART_RxCpltCallback+0x100>)
 800190e:	480d      	ldr	r0, [pc, #52]	; (8001944 <HAL_UART_RxCpltCallback+0xec>)
 8001910:	f001 fa95 	bl	8002e3e <HAL_UART_Transmit_IT>
			rx_buffer[0] = 0; rx_buffer[1] = 0; rx_buffer[2] = 0; rx_buffer[3] = 0;
 8001914:	4b0d      	ldr	r3, [pc, #52]	; (800194c <HAL_UART_RxCpltCallback+0xf4>)
 8001916:	2200      	movs	r2, #0
 8001918:	701a      	strb	r2, [r3, #0]
 800191a:	4b0c      	ldr	r3, [pc, #48]	; (800194c <HAL_UART_RxCpltCallback+0xf4>)
 800191c:	2200      	movs	r2, #0
 800191e:	705a      	strb	r2, [r3, #1]
 8001920:	4b0a      	ldr	r3, [pc, #40]	; (800194c <HAL_UART_RxCpltCallback+0xf4>)
 8001922:	2200      	movs	r2, #0
 8001924:	709a      	strb	r2, [r3, #2]
 8001926:	4b09      	ldr	r3, [pc, #36]	; (800194c <HAL_UART_RxCpltCallback+0xf4>)
 8001928:	2200      	movs	r2, #0
 800192a:	70da      	strb	r2, [r3, #3]
			firstByteWait = 1;
 800192c:	4b06      	ldr	r3, [pc, #24]	; (8001948 <HAL_UART_RxCpltCallback+0xf0>)
 800192e:	2201      	movs	r2, #1
 8001930:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_IT(&huart2, rx_buffer, 1);
 8001932:	2201      	movs	r2, #1
 8001934:	4905      	ldr	r1, [pc, #20]	; (800194c <HAL_UART_RxCpltCallback+0xf4>)
 8001936:	4803      	ldr	r0, [pc, #12]	; (8001944 <HAL_UART_RxCpltCallback+0xec>)
 8001938:	f001 fac6 	bl	8002ec8 <HAL_UART_Receive_IT>
}
 800193c:	bf00      	nop
 800193e:	3708      	adds	r7, #8
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	200000b4 	.word	0x200000b4
 8001948:	20000000 	.word	0x20000000
 800194c:	200000a8 	.word	0x200000a8
 8001950:	200000a0 	.word	0x200000a0
 8001954:	08004938 	.word	0x08004938
 8001958:	200000ac 	.word	0x200000ac
 800195c:	200000a4 	.word	0x200000a4
 8001960:	08004940 	.word	0x08004940

08001964 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001968:	b672      	cpsid	i
}
 800196a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800196c:	e7fe      	b.n	800196c <Error_Handler+0x8>
	...

08001970 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	607b      	str	r3, [r7, #4]
 800197a:	4b10      	ldr	r3, [pc, #64]	; (80019bc <HAL_MspInit+0x4c>)
 800197c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197e:	4a0f      	ldr	r2, [pc, #60]	; (80019bc <HAL_MspInit+0x4c>)
 8001980:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001984:	6453      	str	r3, [r2, #68]	; 0x44
 8001986:	4b0d      	ldr	r3, [pc, #52]	; (80019bc <HAL_MspInit+0x4c>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800198e:	607b      	str	r3, [r7, #4]
 8001990:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001992:	2300      	movs	r3, #0
 8001994:	603b      	str	r3, [r7, #0]
 8001996:	4b09      	ldr	r3, [pc, #36]	; (80019bc <HAL_MspInit+0x4c>)
 8001998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199a:	4a08      	ldr	r2, [pc, #32]	; (80019bc <HAL_MspInit+0x4c>)
 800199c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019a0:	6413      	str	r3, [r2, #64]	; 0x40
 80019a2:	4b06      	ldr	r3, [pc, #24]	; (80019bc <HAL_MspInit+0x4c>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019aa:	603b      	str	r3, [r7, #0]
 80019ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ae:	bf00      	nop
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	40023800 	.word	0x40023800

080019c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b08a      	sub	sp, #40	; 0x28
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c8:	f107 0314 	add.w	r3, r7, #20
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	609a      	str	r2, [r3, #8]
 80019d4:	60da      	str	r2, [r3, #12]
 80019d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a1d      	ldr	r2, [pc, #116]	; (8001a54 <HAL_UART_MspInit+0x94>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d133      	bne.n	8001a4a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019e2:	2300      	movs	r3, #0
 80019e4:	613b      	str	r3, [r7, #16]
 80019e6:	4b1c      	ldr	r3, [pc, #112]	; (8001a58 <HAL_UART_MspInit+0x98>)
 80019e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ea:	4a1b      	ldr	r2, [pc, #108]	; (8001a58 <HAL_UART_MspInit+0x98>)
 80019ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019f0:	6413      	str	r3, [r2, #64]	; 0x40
 80019f2:	4b19      	ldr	r3, [pc, #100]	; (8001a58 <HAL_UART_MspInit+0x98>)
 80019f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019fa:	613b      	str	r3, [r7, #16]
 80019fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	60fb      	str	r3, [r7, #12]
 8001a02:	4b15      	ldr	r3, [pc, #84]	; (8001a58 <HAL_UART_MspInit+0x98>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a06:	4a14      	ldr	r2, [pc, #80]	; (8001a58 <HAL_UART_MspInit+0x98>)
 8001a08:	f043 0301 	orr.w	r3, r3, #1
 8001a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a0e:	4b12      	ldr	r3, [pc, #72]	; (8001a58 <HAL_UART_MspInit+0x98>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	60fb      	str	r3, [r7, #12]
 8001a18:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a1a:	230c      	movs	r3, #12
 8001a1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a22:	2300      	movs	r3, #0
 8001a24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a26:	2303      	movs	r3, #3
 8001a28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a2a:	2307      	movs	r3, #7
 8001a2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a2e:	f107 0314 	add.w	r3, r7, #20
 8001a32:	4619      	mov	r1, r3
 8001a34:	4809      	ldr	r0, [pc, #36]	; (8001a5c <HAL_UART_MspInit+0x9c>)
 8001a36:	f000 faf3 	bl	8002020 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	2026      	movs	r0, #38	; 0x26
 8001a40:	f000 fa25 	bl	8001e8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001a44:	2026      	movs	r0, #38	; 0x26
 8001a46:	f000 fa3e 	bl	8001ec6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001a4a:	bf00      	nop
 8001a4c:	3728      	adds	r7, #40	; 0x28
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40004400 	.word	0x40004400
 8001a58:	40023800 	.word	0x40023800
 8001a5c:	40020000 	.word	0x40020000

08001a60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a64:	e7fe      	b.n	8001a64 <NMI_Handler+0x4>

08001a66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a66:	b480      	push	{r7}
 8001a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a6a:	e7fe      	b.n	8001a6a <HardFault_Handler+0x4>

08001a6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a70:	e7fe      	b.n	8001a70 <MemManage_Handler+0x4>

08001a72 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a72:	b480      	push	{r7}
 8001a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a76:	e7fe      	b.n	8001a76 <BusFault_Handler+0x4>

08001a78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a7c:	e7fe      	b.n	8001a7c <UsageFault_Handler+0x4>

08001a7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a82:	bf00      	nop
 8001a84:	46bd      	mov	sp, r7
 8001a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8a:	4770      	bx	lr

08001a8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a90:	bf00      	nop
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr

08001a9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr

08001aa8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aac:	f000 f8d0 	bl	8001c50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ab0:	bf00      	nop
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ab8:	4802      	ldr	r0, [pc, #8]	; (8001ac4 <USART2_IRQHandler+0x10>)
 8001aba:	f001 fa35 	bl	8002f28 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	200000b4 	.word	0x200000b4

08001ac8 <_sbrk>:
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	4a14      	ldr	r2, [pc, #80]	; (8001b24 <_sbrk+0x5c>)
 8001ad2:	4b15      	ldr	r3, [pc, #84]	; (8001b28 <_sbrk+0x60>)
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	617b      	str	r3, [r7, #20]
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	613b      	str	r3, [r7, #16]
 8001adc:	4b13      	ldr	r3, [pc, #76]	; (8001b2c <_sbrk+0x64>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d102      	bne.n	8001aea <_sbrk+0x22>
 8001ae4:	4b11      	ldr	r3, [pc, #68]	; (8001b2c <_sbrk+0x64>)
 8001ae6:	4a12      	ldr	r2, [pc, #72]	; (8001b30 <_sbrk+0x68>)
 8001ae8:	601a      	str	r2, [r3, #0]
 8001aea:	4b10      	ldr	r3, [pc, #64]	; (8001b2c <_sbrk+0x64>)
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4413      	add	r3, r2
 8001af2:	693a      	ldr	r2, [r7, #16]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d207      	bcs.n	8001b08 <_sbrk+0x40>
 8001af8:	f002 f860 	bl	8003bbc <__errno>
 8001afc:	4603      	mov	r3, r0
 8001afe:	220c      	movs	r2, #12
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	f04f 33ff 	mov.w	r3, #4294967295
 8001b06:	e009      	b.n	8001b1c <_sbrk+0x54>
 8001b08:	4b08      	ldr	r3, [pc, #32]	; (8001b2c <_sbrk+0x64>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	60fb      	str	r3, [r7, #12]
 8001b0e:	4b07      	ldr	r3, [pc, #28]	; (8001b2c <_sbrk+0x64>)
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4413      	add	r3, r2
 8001b16:	4a05      	ldr	r2, [pc, #20]	; (8001b2c <_sbrk+0x64>)
 8001b18:	6013      	str	r3, [r2, #0]
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3718      	adds	r7, #24
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	20020000 	.word	0x20020000
 8001b28:	00000400 	.word	0x00000400
 8001b2c:	20000094 	.word	0x20000094
 8001b30:	20000110 	.word	0x20000110

08001b34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b38:	4b06      	ldr	r3, [pc, #24]	; (8001b54 <SystemInit+0x20>)
 8001b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b3e:	4a05      	ldr	r2, [pc, #20]	; (8001b54 <SystemInit+0x20>)
 8001b40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b48:	bf00      	nop
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	e000ed00 	.word	0xe000ed00

08001b58 <Reset_Handler>:
 8001b58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b90 <LoopFillZerobss+0x12>
 8001b5c:	480d      	ldr	r0, [pc, #52]	; (8001b94 <LoopFillZerobss+0x16>)
 8001b5e:	490e      	ldr	r1, [pc, #56]	; (8001b98 <LoopFillZerobss+0x1a>)
 8001b60:	4a0e      	ldr	r2, [pc, #56]	; (8001b9c <LoopFillZerobss+0x1e>)
 8001b62:	2300      	movs	r3, #0
 8001b64:	e002      	b.n	8001b6c <LoopCopyDataInit>

08001b66 <CopyDataInit>:
 8001b66:	58d4      	ldr	r4, [r2, r3]
 8001b68:	50c4      	str	r4, [r0, r3]
 8001b6a:	3304      	adds	r3, #4

08001b6c <LoopCopyDataInit>:
 8001b6c:	18c4      	adds	r4, r0, r3
 8001b6e:	428c      	cmp	r4, r1
 8001b70:	d3f9      	bcc.n	8001b66 <CopyDataInit>
 8001b72:	4a0b      	ldr	r2, [pc, #44]	; (8001ba0 <LoopFillZerobss+0x22>)
 8001b74:	4c0b      	ldr	r4, [pc, #44]	; (8001ba4 <LoopFillZerobss+0x26>)
 8001b76:	2300      	movs	r3, #0
 8001b78:	e001      	b.n	8001b7e <LoopFillZerobss>

08001b7a <FillZerobss>:
 8001b7a:	6013      	str	r3, [r2, #0]
 8001b7c:	3204      	adds	r2, #4

08001b7e <LoopFillZerobss>:
 8001b7e:	42a2      	cmp	r2, r4
 8001b80:	d3fb      	bcc.n	8001b7a <FillZerobss>
 8001b82:	f7ff ffd7 	bl	8001b34 <SystemInit>
 8001b86:	f002 f81f 	bl	8003bc8 <__libc_init_array>
 8001b8a:	f7ff fd15 	bl	80015b8 <main>
 8001b8e:	4770      	bx	lr
 8001b90:	20020000 	.word	0x20020000
 8001b94:	20000000 	.word	0x20000000
 8001b98:	20000078 	.word	0x20000078
 8001b9c:	080049a4 	.word	0x080049a4
 8001ba0:	20000078 	.word	0x20000078
 8001ba4:	2000010c 	.word	0x2000010c

08001ba8 <ADC_IRQHandler>:
 8001ba8:	e7fe      	b.n	8001ba8 <ADC_IRQHandler>
	...

08001bac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001bb0:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <HAL_Init+0x40>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a0d      	ldr	r2, [pc, #52]	; (8001bec <HAL_Init+0x40>)
 8001bb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001bbc:	4b0b      	ldr	r3, [pc, #44]	; (8001bec <HAL_Init+0x40>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a0a      	ldr	r2, [pc, #40]	; (8001bec <HAL_Init+0x40>)
 8001bc2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001bc6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bc8:	4b08      	ldr	r3, [pc, #32]	; (8001bec <HAL_Init+0x40>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a07      	ldr	r2, [pc, #28]	; (8001bec <HAL_Init+0x40>)
 8001bce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bd2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bd4:	2003      	movs	r0, #3
 8001bd6:	f000 f94f 	bl	8001e78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bda:	2000      	movs	r0, #0
 8001bdc:	f000 f808 	bl	8001bf0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001be0:	f7ff fec6 	bl	8001970 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001be4:	2300      	movs	r3, #0
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	40023c00 	.word	0x40023c00

08001bf0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bf8:	4b12      	ldr	r3, [pc, #72]	; (8001c44 <HAL_InitTick+0x54>)
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	4b12      	ldr	r3, [pc, #72]	; (8001c48 <HAL_InitTick+0x58>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	4619      	mov	r1, r3
 8001c02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c06:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f000 f967 	bl	8001ee2 <HAL_SYSTICK_Config>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e00e      	b.n	8001c3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2b0f      	cmp	r3, #15
 8001c22:	d80a      	bhi.n	8001c3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c24:	2200      	movs	r2, #0
 8001c26:	6879      	ldr	r1, [r7, #4]
 8001c28:	f04f 30ff 	mov.w	r0, #4294967295
 8001c2c:	f000 f92f 	bl	8001e8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c30:	4a06      	ldr	r2, [pc, #24]	; (8001c4c <HAL_InitTick+0x5c>)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c36:	2300      	movs	r3, #0
 8001c38:	e000      	b.n	8001c3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3708      	adds	r7, #8
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	20000004 	.word	0x20000004
 8001c48:	2000000c 	.word	0x2000000c
 8001c4c:	20000008 	.word	0x20000008

08001c50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c54:	4b06      	ldr	r3, [pc, #24]	; (8001c70 <HAL_IncTick+0x20>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	461a      	mov	r2, r3
 8001c5a:	4b06      	ldr	r3, [pc, #24]	; (8001c74 <HAL_IncTick+0x24>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4413      	add	r3, r2
 8001c60:	4a04      	ldr	r2, [pc, #16]	; (8001c74 <HAL_IncTick+0x24>)
 8001c62:	6013      	str	r3, [r2, #0]
}
 8001c64:	bf00      	nop
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	2000000c 	.word	0x2000000c
 8001c74:	200000f8 	.word	0x200000f8

08001c78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c7c:	4b03      	ldr	r3, [pc, #12]	; (8001c8c <HAL_GetTick+0x14>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	200000f8 	.word	0x200000f8

08001c90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c98:	f7ff ffee 	bl	8001c78 <HAL_GetTick>
 8001c9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ca8:	d005      	beq.n	8001cb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001caa:	4b0a      	ldr	r3, [pc, #40]	; (8001cd4 <HAL_Delay+0x44>)
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	461a      	mov	r2, r3
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001cb6:	bf00      	nop
 8001cb8:	f7ff ffde 	bl	8001c78 <HAL_GetTick>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	68bb      	ldr	r3, [r7, #8]
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	68fa      	ldr	r2, [r7, #12]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d8f7      	bhi.n	8001cb8 <HAL_Delay+0x28>
  {
  }
}
 8001cc8:	bf00      	nop
 8001cca:	bf00      	nop
 8001ccc:	3710      	adds	r7, #16
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	2000000c 	.word	0x2000000c

08001cd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b085      	sub	sp, #20
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f003 0307 	and.w	r3, r3, #7
 8001ce6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ce8:	4b0c      	ldr	r3, [pc, #48]	; (8001d1c <__NVIC_SetPriorityGrouping+0x44>)
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cee:	68ba      	ldr	r2, [r7, #8]
 8001cf0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d0a:	4a04      	ldr	r2, [pc, #16]	; (8001d1c <__NVIC_SetPriorityGrouping+0x44>)
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	60d3      	str	r3, [r2, #12]
}
 8001d10:	bf00      	nop
 8001d12:	3714      	adds	r7, #20
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr
 8001d1c:	e000ed00 	.word	0xe000ed00

08001d20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d24:	4b04      	ldr	r3, [pc, #16]	; (8001d38 <__NVIC_GetPriorityGrouping+0x18>)
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	0a1b      	lsrs	r3, r3, #8
 8001d2a:	f003 0307 	and.w	r3, r3, #7
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr
 8001d38:	e000ed00 	.word	0xe000ed00

08001d3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	4603      	mov	r3, r0
 8001d44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	db0b      	blt.n	8001d66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d4e:	79fb      	ldrb	r3, [r7, #7]
 8001d50:	f003 021f 	and.w	r2, r3, #31
 8001d54:	4907      	ldr	r1, [pc, #28]	; (8001d74 <__NVIC_EnableIRQ+0x38>)
 8001d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5a:	095b      	lsrs	r3, r3, #5
 8001d5c:	2001      	movs	r0, #1
 8001d5e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d66:	bf00      	nop
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr
 8001d72:	bf00      	nop
 8001d74:	e000e100 	.word	0xe000e100

08001d78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	6039      	str	r1, [r7, #0]
 8001d82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	db0a      	blt.n	8001da2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	b2da      	uxtb	r2, r3
 8001d90:	490c      	ldr	r1, [pc, #48]	; (8001dc4 <__NVIC_SetPriority+0x4c>)
 8001d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d96:	0112      	lsls	r2, r2, #4
 8001d98:	b2d2      	uxtb	r2, r2
 8001d9a:	440b      	add	r3, r1
 8001d9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001da0:	e00a      	b.n	8001db8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	b2da      	uxtb	r2, r3
 8001da6:	4908      	ldr	r1, [pc, #32]	; (8001dc8 <__NVIC_SetPriority+0x50>)
 8001da8:	79fb      	ldrb	r3, [r7, #7]
 8001daa:	f003 030f 	and.w	r3, r3, #15
 8001dae:	3b04      	subs	r3, #4
 8001db0:	0112      	lsls	r2, r2, #4
 8001db2:	b2d2      	uxtb	r2, r2
 8001db4:	440b      	add	r3, r1
 8001db6:	761a      	strb	r2, [r3, #24]
}
 8001db8:	bf00      	nop
 8001dba:	370c      	adds	r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr
 8001dc4:	e000e100 	.word	0xe000e100
 8001dc8:	e000ed00 	.word	0xe000ed00

08001dcc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b089      	sub	sp, #36	; 0x24
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	60f8      	str	r0, [r7, #12]
 8001dd4:	60b9      	str	r1, [r7, #8]
 8001dd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	f003 0307 	and.w	r3, r3, #7
 8001dde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	f1c3 0307 	rsb	r3, r3, #7
 8001de6:	2b04      	cmp	r3, #4
 8001de8:	bf28      	it	cs
 8001dea:	2304      	movcs	r3, #4
 8001dec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	3304      	adds	r3, #4
 8001df2:	2b06      	cmp	r3, #6
 8001df4:	d902      	bls.n	8001dfc <NVIC_EncodePriority+0x30>
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	3b03      	subs	r3, #3
 8001dfa:	e000      	b.n	8001dfe <NVIC_EncodePriority+0x32>
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e00:	f04f 32ff 	mov.w	r2, #4294967295
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0a:	43da      	mvns	r2, r3
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	401a      	ands	r2, r3
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e14:	f04f 31ff 	mov.w	r1, #4294967295
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e1e:	43d9      	mvns	r1, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e24:	4313      	orrs	r3, r2
         );
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3724      	adds	r7, #36	; 0x24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
	...

08001e34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	3b01      	subs	r3, #1
 8001e40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e44:	d301      	bcc.n	8001e4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e46:	2301      	movs	r3, #1
 8001e48:	e00f      	b.n	8001e6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e4a:	4a0a      	ldr	r2, [pc, #40]	; (8001e74 <SysTick_Config+0x40>)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	3b01      	subs	r3, #1
 8001e50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e52:	210f      	movs	r1, #15
 8001e54:	f04f 30ff 	mov.w	r0, #4294967295
 8001e58:	f7ff ff8e 	bl	8001d78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e5c:	4b05      	ldr	r3, [pc, #20]	; (8001e74 <SysTick_Config+0x40>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e62:	4b04      	ldr	r3, [pc, #16]	; (8001e74 <SysTick_Config+0x40>)
 8001e64:	2207      	movs	r2, #7
 8001e66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e68:	2300      	movs	r3, #0
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3708      	adds	r7, #8
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	e000e010 	.word	0xe000e010

08001e78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f7ff ff29 	bl	8001cd8 <__NVIC_SetPriorityGrouping>
}
 8001e86:	bf00      	nop
 8001e88:	3708      	adds	r7, #8
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b086      	sub	sp, #24
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	4603      	mov	r3, r0
 8001e96:	60b9      	str	r1, [r7, #8]
 8001e98:	607a      	str	r2, [r7, #4]
 8001e9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ea0:	f7ff ff3e 	bl	8001d20 <__NVIC_GetPriorityGrouping>
 8001ea4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ea6:	687a      	ldr	r2, [r7, #4]
 8001ea8:	68b9      	ldr	r1, [r7, #8]
 8001eaa:	6978      	ldr	r0, [r7, #20]
 8001eac:	f7ff ff8e 	bl	8001dcc <NVIC_EncodePriority>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eb6:	4611      	mov	r1, r2
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff ff5d 	bl	8001d78 <__NVIC_SetPriority>
}
 8001ebe:	bf00      	nop
 8001ec0:	3718      	adds	r7, #24
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}

08001ec6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ec6:	b580      	push	{r7, lr}
 8001ec8:	b082      	sub	sp, #8
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	4603      	mov	r3, r0
 8001ece:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff ff31 	bl	8001d3c <__NVIC_EnableIRQ>
}
 8001eda:	bf00      	nop
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b082      	sub	sp, #8
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f7ff ffa2 	bl	8001e34 <SysTick_Config>
 8001ef0:	4603      	mov	r3, r0
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	b084      	sub	sp, #16
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f06:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001f08:	f7ff feb6 	bl	8001c78 <HAL_GetTick>
 8001f0c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d008      	beq.n	8001f2c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2280      	movs	r2, #128	; 0x80
 8001f1e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2200      	movs	r2, #0
 8001f24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e052      	b.n	8001fd2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f022 0216 	bic.w	r2, r2, #22
 8001f3a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	695a      	ldr	r2, [r3, #20]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f4a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d103      	bne.n	8001f5c <HAL_DMA_Abort+0x62>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d007      	beq.n	8001f6c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f022 0208 	bic.w	r2, r2, #8
 8001f6a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f022 0201 	bic.w	r2, r2, #1
 8001f7a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f7c:	e013      	b.n	8001fa6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f7e:	f7ff fe7b 	bl	8001c78 <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	2b05      	cmp	r3, #5
 8001f8a:	d90c      	bls.n	8001fa6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2220      	movs	r2, #32
 8001f90:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	2203      	movs	r2, #3
 8001f96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e015      	b.n	8001fd2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0301 	and.w	r3, r3, #1
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d1e4      	bne.n	8001f7e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fb8:	223f      	movs	r2, #63	; 0x3f
 8001fba:	409a      	lsls	r2, r3
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3710      	adds	r7, #16
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	b083      	sub	sp, #12
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d004      	beq.n	8001ff8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2280      	movs	r2, #128	; 0x80
 8001ff2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e00c      	b.n	8002012 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2205      	movs	r2, #5
 8001ffc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f022 0201 	bic.w	r2, r2, #1
 800200e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002010:	2300      	movs	r3, #0
}
 8002012:	4618      	mov	r0, r3
 8002014:	370c      	adds	r7, #12
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
	...

08002020 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002020:	b480      	push	{r7}
 8002022:	b089      	sub	sp, #36	; 0x24
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800202a:	2300      	movs	r3, #0
 800202c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800202e:	2300      	movs	r3, #0
 8002030:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002032:	2300      	movs	r3, #0
 8002034:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002036:	2300      	movs	r3, #0
 8002038:	61fb      	str	r3, [r7, #28]
 800203a:	e165      	b.n	8002308 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800203c:	2201      	movs	r2, #1
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	fa02 f303 	lsl.w	r3, r2, r3
 8002044:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	697a      	ldr	r2, [r7, #20]
 800204c:	4013      	ands	r3, r2
 800204e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002050:	693a      	ldr	r2, [r7, #16]
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	429a      	cmp	r2, r3
 8002056:	f040 8154 	bne.w	8002302 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f003 0303 	and.w	r3, r3, #3
 8002062:	2b01      	cmp	r3, #1
 8002064:	d005      	beq.n	8002072 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800206e:	2b02      	cmp	r3, #2
 8002070:	d130      	bne.n	80020d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002078:	69fb      	ldr	r3, [r7, #28]
 800207a:	005b      	lsls	r3, r3, #1
 800207c:	2203      	movs	r2, #3
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	43db      	mvns	r3, r3
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	4013      	ands	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	68da      	ldr	r2, [r3, #12]
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	005b      	lsls	r3, r3, #1
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	4313      	orrs	r3, r2
 800209a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020a8:	2201      	movs	r2, #1
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	fa02 f303 	lsl.w	r3, r2, r3
 80020b0:	43db      	mvns	r3, r3
 80020b2:	69ba      	ldr	r2, [r7, #24]
 80020b4:	4013      	ands	r3, r2
 80020b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	091b      	lsrs	r3, r3, #4
 80020be:	f003 0201 	and.w	r2, r3, #1
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	fa02 f303 	lsl.w	r3, r2, r3
 80020c8:	69ba      	ldr	r2, [r7, #24]
 80020ca:	4313      	orrs	r3, r2
 80020cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	69ba      	ldr	r2, [r7, #24]
 80020d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f003 0303 	and.w	r3, r3, #3
 80020dc:	2b03      	cmp	r3, #3
 80020de:	d017      	beq.n	8002110 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	005b      	lsls	r3, r3, #1
 80020ea:	2203      	movs	r2, #3
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	43db      	mvns	r3, r3
 80020f2:	69ba      	ldr	r2, [r7, #24]
 80020f4:	4013      	ands	r3, r2
 80020f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	69fb      	ldr	r3, [r7, #28]
 80020fe:	005b      	lsls	r3, r3, #1
 8002100:	fa02 f303 	lsl.w	r3, r2, r3
 8002104:	69ba      	ldr	r2, [r7, #24]
 8002106:	4313      	orrs	r3, r2
 8002108:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f003 0303 	and.w	r3, r3, #3
 8002118:	2b02      	cmp	r3, #2
 800211a:	d123      	bne.n	8002164 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800211c:	69fb      	ldr	r3, [r7, #28]
 800211e:	08da      	lsrs	r2, r3, #3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	3208      	adds	r2, #8
 8002124:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002128:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	f003 0307 	and.w	r3, r3, #7
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	220f      	movs	r2, #15
 8002134:	fa02 f303 	lsl.w	r3, r2, r3
 8002138:	43db      	mvns	r3, r3
 800213a:	69ba      	ldr	r2, [r7, #24]
 800213c:	4013      	ands	r3, r2
 800213e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	691a      	ldr	r2, [r3, #16]
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	f003 0307 	and.w	r3, r3, #7
 800214a:	009b      	lsls	r3, r3, #2
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	4313      	orrs	r3, r2
 8002154:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	08da      	lsrs	r2, r3, #3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	3208      	adds	r2, #8
 800215e:	69b9      	ldr	r1, [r7, #24]
 8002160:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	2203      	movs	r2, #3
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	43db      	mvns	r3, r3
 8002176:	69ba      	ldr	r2, [r7, #24]
 8002178:	4013      	ands	r3, r2
 800217a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f003 0203 	and.w	r2, r3, #3
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	4313      	orrs	r3, r2
 8002190:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	69ba      	ldr	r2, [r7, #24]
 8002196:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	f000 80ae 	beq.w	8002302 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	60fb      	str	r3, [r7, #12]
 80021aa:	4b5d      	ldr	r3, [pc, #372]	; (8002320 <HAL_GPIO_Init+0x300>)
 80021ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ae:	4a5c      	ldr	r2, [pc, #368]	; (8002320 <HAL_GPIO_Init+0x300>)
 80021b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021b4:	6453      	str	r3, [r2, #68]	; 0x44
 80021b6:	4b5a      	ldr	r3, [pc, #360]	; (8002320 <HAL_GPIO_Init+0x300>)
 80021b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021c2:	4a58      	ldr	r2, [pc, #352]	; (8002324 <HAL_GPIO_Init+0x304>)
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	089b      	lsrs	r3, r3, #2
 80021c8:	3302      	adds	r3, #2
 80021ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	f003 0303 	and.w	r3, r3, #3
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	220f      	movs	r2, #15
 80021da:	fa02 f303 	lsl.w	r3, r2, r3
 80021de:	43db      	mvns	r3, r3
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	4013      	ands	r3, r2
 80021e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a4f      	ldr	r2, [pc, #316]	; (8002328 <HAL_GPIO_Init+0x308>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d025      	beq.n	800223a <HAL_GPIO_Init+0x21a>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a4e      	ldr	r2, [pc, #312]	; (800232c <HAL_GPIO_Init+0x30c>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d01f      	beq.n	8002236 <HAL_GPIO_Init+0x216>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a4d      	ldr	r2, [pc, #308]	; (8002330 <HAL_GPIO_Init+0x310>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d019      	beq.n	8002232 <HAL_GPIO_Init+0x212>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a4c      	ldr	r2, [pc, #304]	; (8002334 <HAL_GPIO_Init+0x314>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d013      	beq.n	800222e <HAL_GPIO_Init+0x20e>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a4b      	ldr	r2, [pc, #300]	; (8002338 <HAL_GPIO_Init+0x318>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d00d      	beq.n	800222a <HAL_GPIO_Init+0x20a>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a4a      	ldr	r2, [pc, #296]	; (800233c <HAL_GPIO_Init+0x31c>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d007      	beq.n	8002226 <HAL_GPIO_Init+0x206>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a49      	ldr	r2, [pc, #292]	; (8002340 <HAL_GPIO_Init+0x320>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d101      	bne.n	8002222 <HAL_GPIO_Init+0x202>
 800221e:	2306      	movs	r3, #6
 8002220:	e00c      	b.n	800223c <HAL_GPIO_Init+0x21c>
 8002222:	2307      	movs	r3, #7
 8002224:	e00a      	b.n	800223c <HAL_GPIO_Init+0x21c>
 8002226:	2305      	movs	r3, #5
 8002228:	e008      	b.n	800223c <HAL_GPIO_Init+0x21c>
 800222a:	2304      	movs	r3, #4
 800222c:	e006      	b.n	800223c <HAL_GPIO_Init+0x21c>
 800222e:	2303      	movs	r3, #3
 8002230:	e004      	b.n	800223c <HAL_GPIO_Init+0x21c>
 8002232:	2302      	movs	r3, #2
 8002234:	e002      	b.n	800223c <HAL_GPIO_Init+0x21c>
 8002236:	2301      	movs	r3, #1
 8002238:	e000      	b.n	800223c <HAL_GPIO_Init+0x21c>
 800223a:	2300      	movs	r3, #0
 800223c:	69fa      	ldr	r2, [r7, #28]
 800223e:	f002 0203 	and.w	r2, r2, #3
 8002242:	0092      	lsls	r2, r2, #2
 8002244:	4093      	lsls	r3, r2
 8002246:	69ba      	ldr	r2, [r7, #24]
 8002248:	4313      	orrs	r3, r2
 800224a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800224c:	4935      	ldr	r1, [pc, #212]	; (8002324 <HAL_GPIO_Init+0x304>)
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	089b      	lsrs	r3, r3, #2
 8002252:	3302      	adds	r3, #2
 8002254:	69ba      	ldr	r2, [r7, #24]
 8002256:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800225a:	4b3a      	ldr	r3, [pc, #232]	; (8002344 <HAL_GPIO_Init+0x324>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	43db      	mvns	r3, r3
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	4013      	ands	r3, r2
 8002268:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d003      	beq.n	800227e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002276:	69ba      	ldr	r2, [r7, #24]
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	4313      	orrs	r3, r2
 800227c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800227e:	4a31      	ldr	r2, [pc, #196]	; (8002344 <HAL_GPIO_Init+0x324>)
 8002280:	69bb      	ldr	r3, [r7, #24]
 8002282:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002284:	4b2f      	ldr	r3, [pc, #188]	; (8002344 <HAL_GPIO_Init+0x324>)
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	43db      	mvns	r3, r3
 800228e:	69ba      	ldr	r2, [r7, #24]
 8002290:	4013      	ands	r3, r2
 8002292:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800229c:	2b00      	cmp	r3, #0
 800229e:	d003      	beq.n	80022a8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022a8:	4a26      	ldr	r2, [pc, #152]	; (8002344 <HAL_GPIO_Init+0x324>)
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022ae:	4b25      	ldr	r3, [pc, #148]	; (8002344 <HAL_GPIO_Init+0x324>)
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	43db      	mvns	r3, r3
 80022b8:	69ba      	ldr	r2, [r7, #24]
 80022ba:	4013      	ands	r3, r2
 80022bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80022ca:	69ba      	ldr	r2, [r7, #24]
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022d2:	4a1c      	ldr	r2, [pc, #112]	; (8002344 <HAL_GPIO_Init+0x324>)
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022d8:	4b1a      	ldr	r3, [pc, #104]	; (8002344 <HAL_GPIO_Init+0x324>)
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	43db      	mvns	r3, r3
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	4013      	ands	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d003      	beq.n	80022fc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022fc:	4a11      	ldr	r2, [pc, #68]	; (8002344 <HAL_GPIO_Init+0x324>)
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	3301      	adds	r3, #1
 8002306:	61fb      	str	r3, [r7, #28]
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	2b0f      	cmp	r3, #15
 800230c:	f67f ae96 	bls.w	800203c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002310:	bf00      	nop
 8002312:	bf00      	nop
 8002314:	3724      	adds	r7, #36	; 0x24
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	40023800 	.word	0x40023800
 8002324:	40013800 	.word	0x40013800
 8002328:	40020000 	.word	0x40020000
 800232c:	40020400 	.word	0x40020400
 8002330:	40020800 	.word	0x40020800
 8002334:	40020c00 	.word	0x40020c00
 8002338:	40021000 	.word	0x40021000
 800233c:	40021400 	.word	0x40021400
 8002340:	40021800 	.word	0x40021800
 8002344:	40013c00 	.word	0x40013c00

08002348 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	460b      	mov	r3, r1
 8002352:	807b      	strh	r3, [r7, #2]
 8002354:	4613      	mov	r3, r2
 8002356:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002358:	787b      	ldrb	r3, [r7, #1]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d003      	beq.n	8002366 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800235e:	887a      	ldrh	r2, [r7, #2]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002364:	e003      	b.n	800236e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002366:	887b      	ldrh	r3, [r7, #2]
 8002368:	041a      	lsls	r2, r3, #16
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	619a      	str	r2, [r3, #24]
}
 800236e:	bf00      	nop
 8002370:	370c      	adds	r7, #12
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
	...

0800237c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d101      	bne.n	8002390 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e0cc      	b.n	800252a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002390:	4b68      	ldr	r3, [pc, #416]	; (8002534 <HAL_RCC_ClockConfig+0x1b8>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f003 030f 	and.w	r3, r3, #15
 8002398:	683a      	ldr	r2, [r7, #0]
 800239a:	429a      	cmp	r2, r3
 800239c:	d90c      	bls.n	80023b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800239e:	4b65      	ldr	r3, [pc, #404]	; (8002534 <HAL_RCC_ClockConfig+0x1b8>)
 80023a0:	683a      	ldr	r2, [r7, #0]
 80023a2:	b2d2      	uxtb	r2, r2
 80023a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023a6:	4b63      	ldr	r3, [pc, #396]	; (8002534 <HAL_RCC_ClockConfig+0x1b8>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 030f 	and.w	r3, r3, #15
 80023ae:	683a      	ldr	r2, [r7, #0]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d001      	beq.n	80023b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e0b8      	b.n	800252a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d020      	beq.n	8002406 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0304 	and.w	r3, r3, #4
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d005      	beq.n	80023dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023d0:	4b59      	ldr	r3, [pc, #356]	; (8002538 <HAL_RCC_ClockConfig+0x1bc>)
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	4a58      	ldr	r2, [pc, #352]	; (8002538 <HAL_RCC_ClockConfig+0x1bc>)
 80023d6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80023da:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0308 	and.w	r3, r3, #8
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d005      	beq.n	80023f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023e8:	4b53      	ldr	r3, [pc, #332]	; (8002538 <HAL_RCC_ClockConfig+0x1bc>)
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	4a52      	ldr	r2, [pc, #328]	; (8002538 <HAL_RCC_ClockConfig+0x1bc>)
 80023ee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80023f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023f4:	4b50      	ldr	r3, [pc, #320]	; (8002538 <HAL_RCC_ClockConfig+0x1bc>)
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	494d      	ldr	r1, [pc, #308]	; (8002538 <HAL_RCC_ClockConfig+0x1bc>)
 8002402:	4313      	orrs	r3, r2
 8002404:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	2b00      	cmp	r3, #0
 8002410:	d044      	beq.n	800249c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	2b01      	cmp	r3, #1
 8002418:	d107      	bne.n	800242a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800241a:	4b47      	ldr	r3, [pc, #284]	; (8002538 <HAL_RCC_ClockConfig+0x1bc>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d119      	bne.n	800245a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e07f      	b.n	800252a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	2b02      	cmp	r3, #2
 8002430:	d003      	beq.n	800243a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002436:	2b03      	cmp	r3, #3
 8002438:	d107      	bne.n	800244a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800243a:	4b3f      	ldr	r3, [pc, #252]	; (8002538 <HAL_RCC_ClockConfig+0x1bc>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d109      	bne.n	800245a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e06f      	b.n	800252a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800244a:	4b3b      	ldr	r3, [pc, #236]	; (8002538 <HAL_RCC_ClockConfig+0x1bc>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0302 	and.w	r3, r3, #2
 8002452:	2b00      	cmp	r3, #0
 8002454:	d101      	bne.n	800245a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e067      	b.n	800252a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800245a:	4b37      	ldr	r3, [pc, #220]	; (8002538 <HAL_RCC_ClockConfig+0x1bc>)
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f023 0203 	bic.w	r2, r3, #3
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	4934      	ldr	r1, [pc, #208]	; (8002538 <HAL_RCC_ClockConfig+0x1bc>)
 8002468:	4313      	orrs	r3, r2
 800246a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800246c:	f7ff fc04 	bl	8001c78 <HAL_GetTick>
 8002470:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002472:	e00a      	b.n	800248a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002474:	f7ff fc00 	bl	8001c78 <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002482:	4293      	cmp	r3, r2
 8002484:	d901      	bls.n	800248a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e04f      	b.n	800252a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800248a:	4b2b      	ldr	r3, [pc, #172]	; (8002538 <HAL_RCC_ClockConfig+0x1bc>)
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f003 020c 	and.w	r2, r3, #12
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	429a      	cmp	r2, r3
 800249a:	d1eb      	bne.n	8002474 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800249c:	4b25      	ldr	r3, [pc, #148]	; (8002534 <HAL_RCC_ClockConfig+0x1b8>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 030f 	and.w	r3, r3, #15
 80024a4:	683a      	ldr	r2, [r7, #0]
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d20c      	bcs.n	80024c4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024aa:	4b22      	ldr	r3, [pc, #136]	; (8002534 <HAL_RCC_ClockConfig+0x1b8>)
 80024ac:	683a      	ldr	r2, [r7, #0]
 80024ae:	b2d2      	uxtb	r2, r2
 80024b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024b2:	4b20      	ldr	r3, [pc, #128]	; (8002534 <HAL_RCC_ClockConfig+0x1b8>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 030f 	and.w	r3, r3, #15
 80024ba:	683a      	ldr	r2, [r7, #0]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d001      	beq.n	80024c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	e032      	b.n	800252a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0304 	and.w	r3, r3, #4
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d008      	beq.n	80024e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024d0:	4b19      	ldr	r3, [pc, #100]	; (8002538 <HAL_RCC_ClockConfig+0x1bc>)
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	4916      	ldr	r1, [pc, #88]	; (8002538 <HAL_RCC_ClockConfig+0x1bc>)
 80024de:	4313      	orrs	r3, r2
 80024e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0308 	and.w	r3, r3, #8
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d009      	beq.n	8002502 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024ee:	4b12      	ldr	r3, [pc, #72]	; (8002538 <HAL_RCC_ClockConfig+0x1bc>)
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	00db      	lsls	r3, r3, #3
 80024fc:	490e      	ldr	r1, [pc, #56]	; (8002538 <HAL_RCC_ClockConfig+0x1bc>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002502:	f000 f855 	bl	80025b0 <HAL_RCC_GetSysClockFreq>
 8002506:	4602      	mov	r2, r0
 8002508:	4b0b      	ldr	r3, [pc, #44]	; (8002538 <HAL_RCC_ClockConfig+0x1bc>)
 800250a:	689b      	ldr	r3, [r3, #8]
 800250c:	091b      	lsrs	r3, r3, #4
 800250e:	f003 030f 	and.w	r3, r3, #15
 8002512:	490a      	ldr	r1, [pc, #40]	; (800253c <HAL_RCC_ClockConfig+0x1c0>)
 8002514:	5ccb      	ldrb	r3, [r1, r3]
 8002516:	fa22 f303 	lsr.w	r3, r2, r3
 800251a:	4a09      	ldr	r2, [pc, #36]	; (8002540 <HAL_RCC_ClockConfig+0x1c4>)
 800251c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800251e:	4b09      	ldr	r3, [pc, #36]	; (8002544 <HAL_RCC_ClockConfig+0x1c8>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4618      	mov	r0, r3
 8002524:	f7ff fb64 	bl	8001bf0 <HAL_InitTick>

  return HAL_OK;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	3710      	adds	r7, #16
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	40023c00 	.word	0x40023c00
 8002538:	40023800 	.word	0x40023800
 800253c:	08004948 	.word	0x08004948
 8002540:	20000004 	.word	0x20000004
 8002544:	20000008 	.word	0x20000008

08002548 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800254c:	4b03      	ldr	r3, [pc, #12]	; (800255c <HAL_RCC_GetHCLKFreq+0x14>)
 800254e:	681b      	ldr	r3, [r3, #0]
}
 8002550:	4618      	mov	r0, r3
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	20000004 	.word	0x20000004

08002560 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002564:	f7ff fff0 	bl	8002548 <HAL_RCC_GetHCLKFreq>
 8002568:	4602      	mov	r2, r0
 800256a:	4b05      	ldr	r3, [pc, #20]	; (8002580 <HAL_RCC_GetPCLK1Freq+0x20>)
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	0a9b      	lsrs	r3, r3, #10
 8002570:	f003 0307 	and.w	r3, r3, #7
 8002574:	4903      	ldr	r1, [pc, #12]	; (8002584 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002576:	5ccb      	ldrb	r3, [r1, r3]
 8002578:	fa22 f303 	lsr.w	r3, r2, r3
}
 800257c:	4618      	mov	r0, r3
 800257e:	bd80      	pop	{r7, pc}
 8002580:	40023800 	.word	0x40023800
 8002584:	08004958 	.word	0x08004958

08002588 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800258c:	f7ff ffdc 	bl	8002548 <HAL_RCC_GetHCLKFreq>
 8002590:	4602      	mov	r2, r0
 8002592:	4b05      	ldr	r3, [pc, #20]	; (80025a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	0b5b      	lsrs	r3, r3, #13
 8002598:	f003 0307 	and.w	r3, r3, #7
 800259c:	4903      	ldr	r1, [pc, #12]	; (80025ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800259e:	5ccb      	ldrb	r3, [r1, r3]
 80025a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	40023800 	.word	0x40023800
 80025ac:	08004958 	.word	0x08004958

080025b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80025b4:	b087      	sub	sp, #28
 80025b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80025b8:	2600      	movs	r6, #0
 80025ba:	60fe      	str	r6, [r7, #12]
  uint32_t pllvco = 0U;
 80025bc:	2600      	movs	r6, #0
 80025be:	617e      	str	r6, [r7, #20]
  uint32_t pllp = 0U;
 80025c0:	2600      	movs	r6, #0
 80025c2:	60be      	str	r6, [r7, #8]
  uint32_t pllr = 0U;
 80025c4:	2600      	movs	r6, #0
 80025c6:	607e      	str	r6, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80025c8:	2600      	movs	r6, #0
 80025ca:	613e      	str	r6, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025cc:	4ea3      	ldr	r6, [pc, #652]	; (800285c <HAL_RCC_GetSysClockFreq+0x2ac>)
 80025ce:	68b6      	ldr	r6, [r6, #8]
 80025d0:	f006 060c 	and.w	r6, r6, #12
 80025d4:	2e0c      	cmp	r6, #12
 80025d6:	f200 8137 	bhi.w	8002848 <HAL_RCC_GetSysClockFreq+0x298>
 80025da:	f20f 0c08 	addw	ip, pc, #8
 80025de:	f85c f026 	ldr.w	pc, [ip, r6, lsl #2]
 80025e2:	bf00      	nop
 80025e4:	08002619 	.word	0x08002619
 80025e8:	08002849 	.word	0x08002849
 80025ec:	08002849 	.word	0x08002849
 80025f0:	08002849 	.word	0x08002849
 80025f4:	0800261f 	.word	0x0800261f
 80025f8:	08002849 	.word	0x08002849
 80025fc:	08002849 	.word	0x08002849
 8002600:	08002849 	.word	0x08002849
 8002604:	08002625 	.word	0x08002625
 8002608:	08002849 	.word	0x08002849
 800260c:	08002849 	.word	0x08002849
 8002610:	08002849 	.word	0x08002849
 8002614:	0800273b 	.word	0x0800273b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002618:	4b91      	ldr	r3, [pc, #580]	; (8002860 <HAL_RCC_GetSysClockFreq+0x2b0>)
 800261a:	613b      	str	r3, [r7, #16]
       break;
 800261c:	e117      	b.n	800284e <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800261e:	4b91      	ldr	r3, [pc, #580]	; (8002864 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8002620:	613b      	str	r3, [r7, #16]
      break;
 8002622:	e114      	b.n	800284e <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002624:	4b8d      	ldr	r3, [pc, #564]	; (800285c <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800262c:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800262e:	4b8b      	ldr	r3, [pc, #556]	; (800285c <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d024      	beq.n	8002684 <HAL_RCC_GetSysClockFreq+0xd4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800263a:	4b88      	ldr	r3, [pc, #544]	; (800285c <HAL_RCC_GetSysClockFreq+0x2ac>)
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	099b      	lsrs	r3, r3, #6
 8002640:	461a      	mov	r2, r3
 8002642:	f04f 0300 	mov.w	r3, #0
 8002646:	f240 14ff 	movw	r4, #511	; 0x1ff
 800264a:	f04f 0500 	mov.w	r5, #0
 800264e:	ea02 0004 	and.w	r0, r2, r4
 8002652:	ea03 0105 	and.w	r1, r3, r5
 8002656:	4b83      	ldr	r3, [pc, #524]	; (8002864 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8002658:	fb03 f201 	mul.w	r2, r3, r1
 800265c:	2300      	movs	r3, #0
 800265e:	fb03 f300 	mul.w	r3, r3, r0
 8002662:	4413      	add	r3, r2
 8002664:	4a7f      	ldr	r2, [pc, #508]	; (8002864 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8002666:	fba0 0102 	umull	r0, r1, r0, r2
 800266a:	440b      	add	r3, r1
 800266c:	4619      	mov	r1, r3
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	461a      	mov	r2, r3
 8002672:	f04f 0300 	mov.w	r3, #0
 8002676:	f7fe faaf 	bl	8000bd8 <__aeabi_uldivmod>
 800267a:	4602      	mov	r2, r0
 800267c:	460b      	mov	r3, r1
 800267e:	4613      	mov	r3, r2
 8002680:	617b      	str	r3, [r7, #20]
 8002682:	e04c      	b.n	800271e <HAL_RCC_GetSysClockFreq+0x16e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002684:	4b75      	ldr	r3, [pc, #468]	; (800285c <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	099b      	lsrs	r3, r3, #6
 800268a:	461a      	mov	r2, r3
 800268c:	f04f 0300 	mov.w	r3, #0
 8002690:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002694:	f04f 0100 	mov.w	r1, #0
 8002698:	ea02 0800 	and.w	r8, r2, r0
 800269c:	ea03 0901 	and.w	r9, r3, r1
 80026a0:	4640      	mov	r0, r8
 80026a2:	4649      	mov	r1, r9
 80026a4:	f04f 0200 	mov.w	r2, #0
 80026a8:	f04f 0300 	mov.w	r3, #0
 80026ac:	014b      	lsls	r3, r1, #5
 80026ae:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80026b2:	0142      	lsls	r2, r0, #5
 80026b4:	4610      	mov	r0, r2
 80026b6:	4619      	mov	r1, r3
 80026b8:	ebb0 0008 	subs.w	r0, r0, r8
 80026bc:	eb61 0109 	sbc.w	r1, r1, r9
 80026c0:	f04f 0200 	mov.w	r2, #0
 80026c4:	f04f 0300 	mov.w	r3, #0
 80026c8:	018b      	lsls	r3, r1, #6
 80026ca:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80026ce:	0182      	lsls	r2, r0, #6
 80026d0:	1a12      	subs	r2, r2, r0
 80026d2:	eb63 0301 	sbc.w	r3, r3, r1
 80026d6:	f04f 0000 	mov.w	r0, #0
 80026da:	f04f 0100 	mov.w	r1, #0
 80026de:	00d9      	lsls	r1, r3, #3
 80026e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80026e4:	00d0      	lsls	r0, r2, #3
 80026e6:	4602      	mov	r2, r0
 80026e8:	460b      	mov	r3, r1
 80026ea:	eb12 0208 	adds.w	r2, r2, r8
 80026ee:	eb43 0309 	adc.w	r3, r3, r9
 80026f2:	f04f 0000 	mov.w	r0, #0
 80026f6:	f04f 0100 	mov.w	r1, #0
 80026fa:	0299      	lsls	r1, r3, #10
 80026fc:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002700:	0290      	lsls	r0, r2, #10
 8002702:	4602      	mov	r2, r0
 8002704:	460b      	mov	r3, r1
 8002706:	4610      	mov	r0, r2
 8002708:	4619      	mov	r1, r3
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	461a      	mov	r2, r3
 800270e:	f04f 0300 	mov.w	r3, #0
 8002712:	f7fe fa61 	bl	8000bd8 <__aeabi_uldivmod>
 8002716:	4602      	mov	r2, r0
 8002718:	460b      	mov	r3, r1
 800271a:	4613      	mov	r3, r2
 800271c:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800271e:	4b4f      	ldr	r3, [pc, #316]	; (800285c <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	0c1b      	lsrs	r3, r3, #16
 8002724:	f003 0303 	and.w	r3, r3, #3
 8002728:	3301      	adds	r3, #1
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 800272e:	697a      	ldr	r2, [r7, #20]
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	fbb2 f3f3 	udiv	r3, r2, r3
 8002736:	613b      	str	r3, [r7, #16]
      break;
 8002738:	e089      	b.n	800284e <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800273a:	4948      	ldr	r1, [pc, #288]	; (800285c <HAL_RCC_GetSysClockFreq+0x2ac>)
 800273c:	6849      	ldr	r1, [r1, #4]
 800273e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8002742:	60f9      	str	r1, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002744:	4945      	ldr	r1, [pc, #276]	; (800285c <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002746:	6849      	ldr	r1, [r1, #4]
 8002748:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800274c:	2900      	cmp	r1, #0
 800274e:	d024      	beq.n	800279a <HAL_RCC_GetSysClockFreq+0x1ea>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002750:	4942      	ldr	r1, [pc, #264]	; (800285c <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002752:	6849      	ldr	r1, [r1, #4]
 8002754:	0989      	lsrs	r1, r1, #6
 8002756:	4608      	mov	r0, r1
 8002758:	f04f 0100 	mov.w	r1, #0
 800275c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8002760:	f04f 0500 	mov.w	r5, #0
 8002764:	ea00 0204 	and.w	r2, r0, r4
 8002768:	ea01 0305 	and.w	r3, r1, r5
 800276c:	493d      	ldr	r1, [pc, #244]	; (8002864 <HAL_RCC_GetSysClockFreq+0x2b4>)
 800276e:	fb01 f003 	mul.w	r0, r1, r3
 8002772:	2100      	movs	r1, #0
 8002774:	fb01 f102 	mul.w	r1, r1, r2
 8002778:	1844      	adds	r4, r0, r1
 800277a:	493a      	ldr	r1, [pc, #232]	; (8002864 <HAL_RCC_GetSysClockFreq+0x2b4>)
 800277c:	fba2 0101 	umull	r0, r1, r2, r1
 8002780:	1863      	adds	r3, r4, r1
 8002782:	4619      	mov	r1, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	461a      	mov	r2, r3
 8002788:	f04f 0300 	mov.w	r3, #0
 800278c:	f7fe fa24 	bl	8000bd8 <__aeabi_uldivmod>
 8002790:	4602      	mov	r2, r0
 8002792:	460b      	mov	r3, r1
 8002794:	4613      	mov	r3, r2
 8002796:	617b      	str	r3, [r7, #20]
 8002798:	e04a      	b.n	8002830 <HAL_RCC_GetSysClockFreq+0x280>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800279a:	4b30      	ldr	r3, [pc, #192]	; (800285c <HAL_RCC_GetSysClockFreq+0x2ac>)
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	099b      	lsrs	r3, r3, #6
 80027a0:	461a      	mov	r2, r3
 80027a2:	f04f 0300 	mov.w	r3, #0
 80027a6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80027aa:	f04f 0100 	mov.w	r1, #0
 80027ae:	ea02 0400 	and.w	r4, r2, r0
 80027b2:	ea03 0501 	and.w	r5, r3, r1
 80027b6:	4620      	mov	r0, r4
 80027b8:	4629      	mov	r1, r5
 80027ba:	f04f 0200 	mov.w	r2, #0
 80027be:	f04f 0300 	mov.w	r3, #0
 80027c2:	014b      	lsls	r3, r1, #5
 80027c4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80027c8:	0142      	lsls	r2, r0, #5
 80027ca:	4610      	mov	r0, r2
 80027cc:	4619      	mov	r1, r3
 80027ce:	1b00      	subs	r0, r0, r4
 80027d0:	eb61 0105 	sbc.w	r1, r1, r5
 80027d4:	f04f 0200 	mov.w	r2, #0
 80027d8:	f04f 0300 	mov.w	r3, #0
 80027dc:	018b      	lsls	r3, r1, #6
 80027de:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80027e2:	0182      	lsls	r2, r0, #6
 80027e4:	1a12      	subs	r2, r2, r0
 80027e6:	eb63 0301 	sbc.w	r3, r3, r1
 80027ea:	f04f 0000 	mov.w	r0, #0
 80027ee:	f04f 0100 	mov.w	r1, #0
 80027f2:	00d9      	lsls	r1, r3, #3
 80027f4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80027f8:	00d0      	lsls	r0, r2, #3
 80027fa:	4602      	mov	r2, r0
 80027fc:	460b      	mov	r3, r1
 80027fe:	1912      	adds	r2, r2, r4
 8002800:	eb45 0303 	adc.w	r3, r5, r3
 8002804:	f04f 0000 	mov.w	r0, #0
 8002808:	f04f 0100 	mov.w	r1, #0
 800280c:	0299      	lsls	r1, r3, #10
 800280e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002812:	0290      	lsls	r0, r2, #10
 8002814:	4602      	mov	r2, r0
 8002816:	460b      	mov	r3, r1
 8002818:	4610      	mov	r0, r2
 800281a:	4619      	mov	r1, r3
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	461a      	mov	r2, r3
 8002820:	f04f 0300 	mov.w	r3, #0
 8002824:	f7fe f9d8 	bl	8000bd8 <__aeabi_uldivmod>
 8002828:	4602      	mov	r2, r0
 800282a:	460b      	mov	r3, r1
 800282c:	4613      	mov	r3, r2
 800282e:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002830:	4b0a      	ldr	r3, [pc, #40]	; (800285c <HAL_RCC_GetSysClockFreq+0x2ac>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	0f1b      	lsrs	r3, r3, #28
 8002836:	f003 0307 	and.w	r3, r3, #7
 800283a:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 800283c:	697a      	ldr	r2, [r7, #20]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	fbb2 f3f3 	udiv	r3, r2, r3
 8002844:	613b      	str	r3, [r7, #16]
      break;
 8002846:	e002      	b.n	800284e <HAL_RCC_GetSysClockFreq+0x29e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002848:	4b05      	ldr	r3, [pc, #20]	; (8002860 <HAL_RCC_GetSysClockFreq+0x2b0>)
 800284a:	613b      	str	r3, [r7, #16]
      break;
 800284c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800284e:	693b      	ldr	r3, [r7, #16]
}
 8002850:	4618      	mov	r0, r3
 8002852:	371c      	adds	r7, #28
 8002854:	46bd      	mov	sp, r7
 8002856:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800285a:	bf00      	nop
 800285c:	40023800 	.word	0x40023800
 8002860:	00f42400 	.word	0x00f42400
 8002864:	017d7840 	.word	0x017d7840

08002868 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d101      	bne.n	800287a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e28d      	b.n	8002d96 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0301 	and.w	r3, r3, #1
 8002882:	2b00      	cmp	r3, #0
 8002884:	f000 8083 	beq.w	800298e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002888:	4b94      	ldr	r3, [pc, #592]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	f003 030c 	and.w	r3, r3, #12
 8002890:	2b04      	cmp	r3, #4
 8002892:	d019      	beq.n	80028c8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002894:	4b91      	ldr	r3, [pc, #580]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800289c:	2b08      	cmp	r3, #8
 800289e:	d106      	bne.n	80028ae <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80028a0:	4b8e      	ldr	r3, [pc, #568]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028ac:	d00c      	beq.n	80028c8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028ae:	4b8b      	ldr	r3, [pc, #556]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80028b6:	2b0c      	cmp	r3, #12
 80028b8:	d112      	bne.n	80028e0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028ba:	4b88      	ldr	r3, [pc, #544]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028c6:	d10b      	bne.n	80028e0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028c8:	4b84      	ldr	r3, [pc, #528]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d05b      	beq.n	800298c <HAL_RCC_OscConfig+0x124>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d157      	bne.n	800298c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e25a      	b.n	8002d96 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028e8:	d106      	bne.n	80028f8 <HAL_RCC_OscConfig+0x90>
 80028ea:	4b7c      	ldr	r3, [pc, #496]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a7b      	ldr	r2, [pc, #492]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 80028f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028f4:	6013      	str	r3, [r2, #0]
 80028f6:	e01d      	b.n	8002934 <HAL_RCC_OscConfig+0xcc>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002900:	d10c      	bne.n	800291c <HAL_RCC_OscConfig+0xb4>
 8002902:	4b76      	ldr	r3, [pc, #472]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a75      	ldr	r2, [pc, #468]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 8002908:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800290c:	6013      	str	r3, [r2, #0]
 800290e:	4b73      	ldr	r3, [pc, #460]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a72      	ldr	r2, [pc, #456]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 8002914:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002918:	6013      	str	r3, [r2, #0]
 800291a:	e00b      	b.n	8002934 <HAL_RCC_OscConfig+0xcc>
 800291c:	4b6f      	ldr	r3, [pc, #444]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a6e      	ldr	r2, [pc, #440]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 8002922:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002926:	6013      	str	r3, [r2, #0]
 8002928:	4b6c      	ldr	r3, [pc, #432]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a6b      	ldr	r2, [pc, #428]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 800292e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002932:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d013      	beq.n	8002964 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800293c:	f7ff f99c 	bl	8001c78 <HAL_GetTick>
 8002940:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002942:	e008      	b.n	8002956 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002944:	f7ff f998 	bl	8001c78 <HAL_GetTick>
 8002948:	4602      	mov	r2, r0
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	2b64      	cmp	r3, #100	; 0x64
 8002950:	d901      	bls.n	8002956 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002952:	2303      	movs	r3, #3
 8002954:	e21f      	b.n	8002d96 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002956:	4b61      	ldr	r3, [pc, #388]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d0f0      	beq.n	8002944 <HAL_RCC_OscConfig+0xdc>
 8002962:	e014      	b.n	800298e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002964:	f7ff f988 	bl	8001c78 <HAL_GetTick>
 8002968:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800296a:	e008      	b.n	800297e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800296c:	f7ff f984 	bl	8001c78 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b64      	cmp	r3, #100	; 0x64
 8002978:	d901      	bls.n	800297e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e20b      	b.n	8002d96 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800297e:	4b57      	ldr	r3, [pc, #348]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d1f0      	bne.n	800296c <HAL_RCC_OscConfig+0x104>
 800298a:	e000      	b.n	800298e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800298c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0302 	and.w	r3, r3, #2
 8002996:	2b00      	cmp	r3, #0
 8002998:	d06f      	beq.n	8002a7a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800299a:	4b50      	ldr	r3, [pc, #320]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	f003 030c 	and.w	r3, r3, #12
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d017      	beq.n	80029d6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80029a6:	4b4d      	ldr	r3, [pc, #308]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80029ae:	2b08      	cmp	r3, #8
 80029b0:	d105      	bne.n	80029be <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80029b2:	4b4a      	ldr	r3, [pc, #296]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d00b      	beq.n	80029d6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029be:	4b47      	ldr	r3, [pc, #284]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80029c6:	2b0c      	cmp	r3, #12
 80029c8:	d11c      	bne.n	8002a04 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029ca:	4b44      	ldr	r3, [pc, #272]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d116      	bne.n	8002a04 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029d6:	4b41      	ldr	r3, [pc, #260]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0302 	and.w	r3, r3, #2
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d005      	beq.n	80029ee <HAL_RCC_OscConfig+0x186>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	2b01      	cmp	r3, #1
 80029e8:	d001      	beq.n	80029ee <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e1d3      	b.n	8002d96 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ee:	4b3b      	ldr	r3, [pc, #236]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	691b      	ldr	r3, [r3, #16]
 80029fa:	00db      	lsls	r3, r3, #3
 80029fc:	4937      	ldr	r1, [pc, #220]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a02:	e03a      	b.n	8002a7a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d020      	beq.n	8002a4e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a0c:	4b34      	ldr	r3, [pc, #208]	; (8002ae0 <HAL_RCC_OscConfig+0x278>)
 8002a0e:	2201      	movs	r2, #1
 8002a10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a12:	f7ff f931 	bl	8001c78 <HAL_GetTick>
 8002a16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a18:	e008      	b.n	8002a2c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a1a:	f7ff f92d 	bl	8001c78 <HAL_GetTick>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d901      	bls.n	8002a2c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e1b4      	b.n	8002d96 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a2c:	4b2b      	ldr	r3, [pc, #172]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0302 	and.w	r3, r3, #2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d0f0      	beq.n	8002a1a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a38:	4b28      	ldr	r3, [pc, #160]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	691b      	ldr	r3, [r3, #16]
 8002a44:	00db      	lsls	r3, r3, #3
 8002a46:	4925      	ldr	r1, [pc, #148]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	600b      	str	r3, [r1, #0]
 8002a4c:	e015      	b.n	8002a7a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a4e:	4b24      	ldr	r3, [pc, #144]	; (8002ae0 <HAL_RCC_OscConfig+0x278>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a54:	f7ff f910 	bl	8001c78 <HAL_GetTick>
 8002a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a5a:	e008      	b.n	8002a6e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a5c:	f7ff f90c 	bl	8001c78 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e193      	b.n	8002d96 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a6e:	4b1b      	ldr	r3, [pc, #108]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1f0      	bne.n	8002a5c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0308 	and.w	r3, r3, #8
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d036      	beq.n	8002af4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	695b      	ldr	r3, [r3, #20]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d016      	beq.n	8002abc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a8e:	4b15      	ldr	r3, [pc, #84]	; (8002ae4 <HAL_RCC_OscConfig+0x27c>)
 8002a90:	2201      	movs	r2, #1
 8002a92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a94:	f7ff f8f0 	bl	8001c78 <HAL_GetTick>
 8002a98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a9a:	e008      	b.n	8002aae <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a9c:	f7ff f8ec 	bl	8001c78 <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e173      	b.n	8002d96 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002aae:	4b0b      	ldr	r3, [pc, #44]	; (8002adc <HAL_RCC_OscConfig+0x274>)
 8002ab0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d0f0      	beq.n	8002a9c <HAL_RCC_OscConfig+0x234>
 8002aba:	e01b      	b.n	8002af4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002abc:	4b09      	ldr	r3, [pc, #36]	; (8002ae4 <HAL_RCC_OscConfig+0x27c>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ac2:	f7ff f8d9 	bl	8001c78 <HAL_GetTick>
 8002ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ac8:	e00e      	b.n	8002ae8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002aca:	f7ff f8d5 	bl	8001c78 <HAL_GetTick>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d907      	bls.n	8002ae8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e15c      	b.n	8002d96 <HAL_RCC_OscConfig+0x52e>
 8002adc:	40023800 	.word	0x40023800
 8002ae0:	42470000 	.word	0x42470000
 8002ae4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ae8:	4b8a      	ldr	r3, [pc, #552]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002aea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002aec:	f003 0302 	and.w	r3, r3, #2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d1ea      	bne.n	8002aca <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0304 	and.w	r3, r3, #4
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	f000 8097 	beq.w	8002c30 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b02:	2300      	movs	r3, #0
 8002b04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b06:	4b83      	ldr	r3, [pc, #524]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d10f      	bne.n	8002b32 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b12:	2300      	movs	r3, #0
 8002b14:	60bb      	str	r3, [r7, #8]
 8002b16:	4b7f      	ldr	r3, [pc, #508]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1a:	4a7e      	ldr	r2, [pc, #504]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002b1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b20:	6413      	str	r3, [r2, #64]	; 0x40
 8002b22:	4b7c      	ldr	r3, [pc, #496]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b2a:	60bb      	str	r3, [r7, #8]
 8002b2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b32:	4b79      	ldr	r3, [pc, #484]	; (8002d18 <HAL_RCC_OscConfig+0x4b0>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d118      	bne.n	8002b70 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b3e:	4b76      	ldr	r3, [pc, #472]	; (8002d18 <HAL_RCC_OscConfig+0x4b0>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a75      	ldr	r2, [pc, #468]	; (8002d18 <HAL_RCC_OscConfig+0x4b0>)
 8002b44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b4a:	f7ff f895 	bl	8001c78 <HAL_GetTick>
 8002b4e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b50:	e008      	b.n	8002b64 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b52:	f7ff f891 	bl	8001c78 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d901      	bls.n	8002b64 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e118      	b.n	8002d96 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b64:	4b6c      	ldr	r3, [pc, #432]	; (8002d18 <HAL_RCC_OscConfig+0x4b0>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d0f0      	beq.n	8002b52 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d106      	bne.n	8002b86 <HAL_RCC_OscConfig+0x31e>
 8002b78:	4b66      	ldr	r3, [pc, #408]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b7c:	4a65      	ldr	r2, [pc, #404]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002b7e:	f043 0301 	orr.w	r3, r3, #1
 8002b82:	6713      	str	r3, [r2, #112]	; 0x70
 8002b84:	e01c      	b.n	8002bc0 <HAL_RCC_OscConfig+0x358>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	2b05      	cmp	r3, #5
 8002b8c:	d10c      	bne.n	8002ba8 <HAL_RCC_OscConfig+0x340>
 8002b8e:	4b61      	ldr	r3, [pc, #388]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b92:	4a60      	ldr	r2, [pc, #384]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002b94:	f043 0304 	orr.w	r3, r3, #4
 8002b98:	6713      	str	r3, [r2, #112]	; 0x70
 8002b9a:	4b5e      	ldr	r3, [pc, #376]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002b9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b9e:	4a5d      	ldr	r2, [pc, #372]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002ba0:	f043 0301 	orr.w	r3, r3, #1
 8002ba4:	6713      	str	r3, [r2, #112]	; 0x70
 8002ba6:	e00b      	b.n	8002bc0 <HAL_RCC_OscConfig+0x358>
 8002ba8:	4b5a      	ldr	r3, [pc, #360]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002baa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bac:	4a59      	ldr	r2, [pc, #356]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002bae:	f023 0301 	bic.w	r3, r3, #1
 8002bb2:	6713      	str	r3, [r2, #112]	; 0x70
 8002bb4:	4b57      	ldr	r3, [pc, #348]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bb8:	4a56      	ldr	r2, [pc, #344]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002bba:	f023 0304 	bic.w	r3, r3, #4
 8002bbe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d015      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bc8:	f7ff f856 	bl	8001c78 <HAL_GetTick>
 8002bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bce:	e00a      	b.n	8002be6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bd0:	f7ff f852 	bl	8001c78 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d901      	bls.n	8002be6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e0d7      	b.n	8002d96 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002be6:	4b4b      	ldr	r3, [pc, #300]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bea:	f003 0302 	and.w	r3, r3, #2
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d0ee      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x368>
 8002bf2:	e014      	b.n	8002c1e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf4:	f7ff f840 	bl	8001c78 <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bfa:	e00a      	b.n	8002c12 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bfc:	f7ff f83c 	bl	8001c78 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e0c1      	b.n	8002d96 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c12:	4b40      	ldr	r3, [pc, #256]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002c14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c16:	f003 0302 	and.w	r3, r3, #2
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1ee      	bne.n	8002bfc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c1e:	7dfb      	ldrb	r3, [r7, #23]
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d105      	bne.n	8002c30 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c24:	4b3b      	ldr	r3, [pc, #236]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c28:	4a3a      	ldr	r2, [pc, #232]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002c2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c2e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	699b      	ldr	r3, [r3, #24]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	f000 80ad 	beq.w	8002d94 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002c3a:	4b36      	ldr	r3, [pc, #216]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f003 030c 	and.w	r3, r3, #12
 8002c42:	2b08      	cmp	r3, #8
 8002c44:	d060      	beq.n	8002d08 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	699b      	ldr	r3, [r3, #24]
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d145      	bne.n	8002cda <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c4e:	4b33      	ldr	r3, [pc, #204]	; (8002d1c <HAL_RCC_OscConfig+0x4b4>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c54:	f7ff f810 	bl	8001c78 <HAL_GetTick>
 8002c58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c5a:	e008      	b.n	8002c6e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c5c:	f7ff f80c 	bl	8001c78 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d901      	bls.n	8002c6e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e093      	b.n	8002d96 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c6e:	4b29      	ldr	r3, [pc, #164]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d1f0      	bne.n	8002c5c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	69da      	ldr	r2, [r3, #28]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6a1b      	ldr	r3, [r3, #32]
 8002c82:	431a      	orrs	r2, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c88:	019b      	lsls	r3, r3, #6
 8002c8a:	431a      	orrs	r2, r3
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c90:	085b      	lsrs	r3, r3, #1
 8002c92:	3b01      	subs	r3, #1
 8002c94:	041b      	lsls	r3, r3, #16
 8002c96:	431a      	orrs	r2, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c9c:	061b      	lsls	r3, r3, #24
 8002c9e:	431a      	orrs	r2, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca4:	071b      	lsls	r3, r3, #28
 8002ca6:	491b      	ldr	r1, [pc, #108]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cac:	4b1b      	ldr	r3, [pc, #108]	; (8002d1c <HAL_RCC_OscConfig+0x4b4>)
 8002cae:	2201      	movs	r2, #1
 8002cb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb2:	f7fe ffe1 	bl	8001c78 <HAL_GetTick>
 8002cb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cb8:	e008      	b.n	8002ccc <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cba:	f7fe ffdd 	bl	8001c78 <HAL_GetTick>
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d901      	bls.n	8002ccc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002cc8:	2303      	movs	r3, #3
 8002cca:	e064      	b.n	8002d96 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ccc:	4b11      	ldr	r3, [pc, #68]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d0f0      	beq.n	8002cba <HAL_RCC_OscConfig+0x452>
 8002cd8:	e05c      	b.n	8002d94 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cda:	4b10      	ldr	r3, [pc, #64]	; (8002d1c <HAL_RCC_OscConfig+0x4b4>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce0:	f7fe ffca 	bl	8001c78 <HAL_GetTick>
 8002ce4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ce6:	e008      	b.n	8002cfa <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ce8:	f7fe ffc6 	bl	8001c78 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d901      	bls.n	8002cfa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e04d      	b.n	8002d96 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cfa:	4b06      	ldr	r3, [pc, #24]	; (8002d14 <HAL_RCC_OscConfig+0x4ac>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d1f0      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x480>
 8002d06:	e045      	b.n	8002d94 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d107      	bne.n	8002d20 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e040      	b.n	8002d96 <HAL_RCC_OscConfig+0x52e>
 8002d14:	40023800 	.word	0x40023800
 8002d18:	40007000 	.word	0x40007000
 8002d1c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002d20:	4b1f      	ldr	r3, [pc, #124]	; (8002da0 <HAL_RCC_OscConfig+0x538>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	699b      	ldr	r3, [r3, #24]
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d030      	beq.n	8002d90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d129      	bne.n	8002d90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d122      	bne.n	8002d90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d4a:	68fa      	ldr	r2, [r7, #12]
 8002d4c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002d50:	4013      	ands	r3, r2
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d56:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d119      	bne.n	8002d90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d66:	085b      	lsrs	r3, r3, #1
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d10f      	bne.n	8002d90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d7a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d107      	bne.n	8002d90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d001      	beq.n	8002d94 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e000      	b.n	8002d96 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3718      	adds	r7, #24
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	40023800 	.word	0x40023800

08002da4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d101      	bne.n	8002db6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e03f      	b.n	8002e36 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d106      	bne.n	8002dd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f7fe fdf8 	bl	80019c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2224      	movs	r2, #36	; 0x24
 8002dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	68da      	ldr	r2, [r3, #12]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002de6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f000 fd1f 	bl	800382c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	691a      	ldr	r2, [r3, #16]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002dfc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	695a      	ldr	r2, [r3, #20]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002e0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	68da      	ldr	r2, [r3, #12]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002e1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2220      	movs	r2, #32
 8002e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2220      	movs	r2, #32
 8002e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002e3e:	b480      	push	{r7}
 8002e40:	b085      	sub	sp, #20
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	60f8      	str	r0, [r7, #12]
 8002e46:	60b9      	str	r1, [r7, #8]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	2b20      	cmp	r3, #32
 8002e56:	d130      	bne.n	8002eba <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d002      	beq.n	8002e64 <HAL_UART_Transmit_IT+0x26>
 8002e5e:	88fb      	ldrh	r3, [r7, #6]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e029      	b.n	8002ebc <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d101      	bne.n	8002e76 <HAL_UART_Transmit_IT+0x38>
 8002e72:	2302      	movs	r3, #2
 8002e74:	e022      	b.n	8002ebc <HAL_UART_Transmit_IT+0x7e>
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	68ba      	ldr	r2, [r7, #8]
 8002e82:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	88fa      	ldrh	r2, [r7, #6]
 8002e88:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	88fa      	ldrh	r2, [r7, #6]
 8002e8e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2200      	movs	r2, #0
 8002e94:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2221      	movs	r2, #33	; 0x21
 8002e9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	68da      	ldr	r2, [r3, #12]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002eb4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	e000      	b.n	8002ebc <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8002eba:	2302      	movs	r3, #2
  }
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3714      	adds	r7, #20
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	4613      	mov	r3, r2
 8002ed4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	2b20      	cmp	r3, #32
 8002ee0:	d11d      	bne.n	8002f1e <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d002      	beq.n	8002eee <HAL_UART_Receive_IT+0x26>
 8002ee8:	88fb      	ldrh	r3, [r7, #6]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d101      	bne.n	8002ef2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e016      	b.n	8002f20 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d101      	bne.n	8002f00 <HAL_UART_Receive_IT+0x38>
 8002efc:	2302      	movs	r3, #2
 8002efe:	e00f      	b.n	8002f20 <HAL_UART_Receive_IT+0x58>
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2201      	movs	r2, #1
 8002f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002f0e:	88fb      	ldrh	r3, [r7, #6]
 8002f10:	461a      	mov	r2, r3
 8002f12:	68b9      	ldr	r1, [r7, #8]
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f000 fab5 	bl	8003484 <UART_Start_Receive_IT>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	e000      	b.n	8002f20 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002f1e:	2302      	movs	r3, #2
  }
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	3710      	adds	r7, #16
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b0ba      	sub	sp, #232	; 0xe8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	695b      	ldr	r3, [r3, #20]
 8002f4a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002f54:	2300      	movs	r3, #0
 8002f56:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002f5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f5e:	f003 030f 	and.w	r3, r3, #15
 8002f62:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002f66:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d10f      	bne.n	8002f8e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f72:	f003 0320 	and.w	r3, r3, #32
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d009      	beq.n	8002f8e <HAL_UART_IRQHandler+0x66>
 8002f7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f7e:	f003 0320 	and.w	r3, r3, #32
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d003      	beq.n	8002f8e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f000 fb95 	bl	80036b6 <UART_Receive_IT>
      return;
 8002f8c:	e256      	b.n	800343c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002f8e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	f000 80de 	beq.w	8003154 <HAL_UART_IRQHandler+0x22c>
 8002f98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002f9c:	f003 0301 	and.w	r3, r3, #1
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d106      	bne.n	8002fb2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002fa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002fa8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f000 80d1 	beq.w	8003154 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002fb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fb6:	f003 0301 	and.w	r3, r3, #1
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00b      	beq.n	8002fd6 <HAL_UART_IRQHandler+0xae>
 8002fbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002fc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d005      	beq.n	8002fd6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fce:	f043 0201 	orr.w	r2, r3, #1
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fda:	f003 0304 	and.w	r3, r3, #4
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d00b      	beq.n	8002ffa <HAL_UART_IRQHandler+0xd2>
 8002fe2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002fe6:	f003 0301 	and.w	r3, r3, #1
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d005      	beq.n	8002ffa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff2:	f043 0202 	orr.w	r2, r3, #2
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ffa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d00b      	beq.n	800301e <HAL_UART_IRQHandler+0xf6>
 8003006:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800300a:	f003 0301 	and.w	r3, r3, #1
 800300e:	2b00      	cmp	r3, #0
 8003010:	d005      	beq.n	800301e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003016:	f043 0204 	orr.w	r2, r3, #4
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800301e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003022:	f003 0308 	and.w	r3, r3, #8
 8003026:	2b00      	cmp	r3, #0
 8003028:	d011      	beq.n	800304e <HAL_UART_IRQHandler+0x126>
 800302a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800302e:	f003 0320 	and.w	r3, r3, #32
 8003032:	2b00      	cmp	r3, #0
 8003034:	d105      	bne.n	8003042 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003036:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800303a:	f003 0301 	and.w	r3, r3, #1
 800303e:	2b00      	cmp	r3, #0
 8003040:	d005      	beq.n	800304e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003046:	f043 0208 	orr.w	r2, r3, #8
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003052:	2b00      	cmp	r3, #0
 8003054:	f000 81ed 	beq.w	8003432 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800305c:	f003 0320 	and.w	r3, r3, #32
 8003060:	2b00      	cmp	r3, #0
 8003062:	d008      	beq.n	8003076 <HAL_UART_IRQHandler+0x14e>
 8003064:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003068:	f003 0320 	and.w	r3, r3, #32
 800306c:	2b00      	cmp	r3, #0
 800306e:	d002      	beq.n	8003076 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	f000 fb20 	bl	80036b6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	695b      	ldr	r3, [r3, #20]
 800307c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003080:	2b40      	cmp	r3, #64	; 0x40
 8003082:	bf0c      	ite	eq
 8003084:	2301      	moveq	r3, #1
 8003086:	2300      	movne	r3, #0
 8003088:	b2db      	uxtb	r3, r3
 800308a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	f003 0308 	and.w	r3, r3, #8
 8003096:	2b00      	cmp	r3, #0
 8003098:	d103      	bne.n	80030a2 <HAL_UART_IRQHandler+0x17a>
 800309a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d04f      	beq.n	8003142 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f000 fa28 	bl	80034f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	695b      	ldr	r3, [r3, #20]
 80030ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030b2:	2b40      	cmp	r3, #64	; 0x40
 80030b4:	d141      	bne.n	800313a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	3314      	adds	r3, #20
 80030bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80030c4:	e853 3f00 	ldrex	r3, [r3]
 80030c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80030cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80030d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80030d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	3314      	adds	r3, #20
 80030de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80030e2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80030e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80030ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80030f2:	e841 2300 	strex	r3, r2, [r1]
 80030f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80030fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d1d9      	bne.n	80030b6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003106:	2b00      	cmp	r3, #0
 8003108:	d013      	beq.n	8003132 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800310e:	4a7d      	ldr	r2, [pc, #500]	; (8003304 <HAL_UART_IRQHandler+0x3dc>)
 8003110:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003116:	4618      	mov	r0, r3
 8003118:	f7fe ff5f 	bl	8001fda <HAL_DMA_Abort_IT>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d016      	beq.n	8003150 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003126:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800312c:	4610      	mov	r0, r2
 800312e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003130:	e00e      	b.n	8003150 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 f990 	bl	8003458 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003138:	e00a      	b.n	8003150 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	f000 f98c 	bl	8003458 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003140:	e006      	b.n	8003150 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f000 f988 	bl	8003458 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800314e:	e170      	b.n	8003432 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003150:	bf00      	nop
    return;
 8003152:	e16e      	b.n	8003432 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003158:	2b01      	cmp	r3, #1
 800315a:	f040 814a 	bne.w	80033f2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800315e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003162:	f003 0310 	and.w	r3, r3, #16
 8003166:	2b00      	cmp	r3, #0
 8003168:	f000 8143 	beq.w	80033f2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800316c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003170:	f003 0310 	and.w	r3, r3, #16
 8003174:	2b00      	cmp	r3, #0
 8003176:	f000 813c 	beq.w	80033f2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800317a:	2300      	movs	r3, #0
 800317c:	60bb      	str	r3, [r7, #8]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	60bb      	str	r3, [r7, #8]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	60bb      	str	r3, [r7, #8]
 800318e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800319a:	2b40      	cmp	r3, #64	; 0x40
 800319c:	f040 80b4 	bne.w	8003308 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80031ac:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	f000 8140 	beq.w	8003436 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80031ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80031be:	429a      	cmp	r2, r3
 80031c0:	f080 8139 	bcs.w	8003436 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80031ca:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031d0:	69db      	ldr	r3, [r3, #28]
 80031d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031d6:	f000 8088 	beq.w	80032ea <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	330c      	adds	r3, #12
 80031e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80031e8:	e853 3f00 	ldrex	r3, [r3]
 80031ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80031f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80031f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	330c      	adds	r3, #12
 8003202:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003206:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800320a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800320e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003212:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003216:	e841 2300 	strex	r3, r2, [r1]
 800321a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800321e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003222:	2b00      	cmp	r3, #0
 8003224:	d1d9      	bne.n	80031da <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	3314      	adds	r3, #20
 800322c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800322e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003230:	e853 3f00 	ldrex	r3, [r3]
 8003234:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003236:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003238:	f023 0301 	bic.w	r3, r3, #1
 800323c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	3314      	adds	r3, #20
 8003246:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800324a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800324e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003250:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003252:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003256:	e841 2300 	strex	r3, r2, [r1]
 800325a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800325c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800325e:	2b00      	cmp	r3, #0
 8003260:	d1e1      	bne.n	8003226 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	3314      	adds	r3, #20
 8003268:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800326a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800326c:	e853 3f00 	ldrex	r3, [r3]
 8003270:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003272:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003274:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003278:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	3314      	adds	r3, #20
 8003282:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003286:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003288:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800328a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800328c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800328e:	e841 2300 	strex	r3, r2, [r1]
 8003292:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003294:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003296:	2b00      	cmp	r3, #0
 8003298:	d1e3      	bne.n	8003262 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2220      	movs	r2, #32
 800329e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	330c      	adds	r3, #12
 80032ae:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032b2:	e853 3f00 	ldrex	r3, [r3]
 80032b6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80032b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80032ba:	f023 0310 	bic.w	r3, r3, #16
 80032be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	330c      	adds	r3, #12
 80032c8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80032cc:	65ba      	str	r2, [r7, #88]	; 0x58
 80032ce:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032d0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80032d2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80032d4:	e841 2300 	strex	r3, r2, [r1]
 80032d8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80032da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d1e3      	bne.n	80032a8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032e4:	4618      	mov	r0, r3
 80032e6:	f7fe fe08 	bl	8001efa <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	4619      	mov	r1, r3
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f000 f8b6 	bl	800346c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003300:	e099      	b.n	8003436 <HAL_UART_IRQHandler+0x50e>
 8003302:	bf00      	nop
 8003304:	080035bf 	.word	0x080035bf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003310:	b29b      	uxth	r3, r3
 8003312:	1ad3      	subs	r3, r2, r3
 8003314:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800331c:	b29b      	uxth	r3, r3
 800331e:	2b00      	cmp	r3, #0
 8003320:	f000 808b 	beq.w	800343a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003324:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003328:	2b00      	cmp	r3, #0
 800332a:	f000 8086 	beq.w	800343a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	330c      	adds	r3, #12
 8003334:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003338:	e853 3f00 	ldrex	r3, [r3]
 800333c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800333e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003340:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003344:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	330c      	adds	r3, #12
 800334e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003352:	647a      	str	r2, [r7, #68]	; 0x44
 8003354:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003356:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003358:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800335a:	e841 2300 	strex	r3, r2, [r1]
 800335e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003360:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003362:	2b00      	cmp	r3, #0
 8003364:	d1e3      	bne.n	800332e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	3314      	adds	r3, #20
 800336c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800336e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003370:	e853 3f00 	ldrex	r3, [r3]
 8003374:	623b      	str	r3, [r7, #32]
   return(result);
 8003376:	6a3b      	ldr	r3, [r7, #32]
 8003378:	f023 0301 	bic.w	r3, r3, #1
 800337c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	3314      	adds	r3, #20
 8003386:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800338a:	633a      	str	r2, [r7, #48]	; 0x30
 800338c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800338e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003390:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003392:	e841 2300 	strex	r3, r2, [r1]
 8003396:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1e3      	bne.n	8003366 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2220      	movs	r2, #32
 80033a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	330c      	adds	r3, #12
 80033b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	e853 3f00 	ldrex	r3, [r3]
 80033ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f023 0310 	bic.w	r3, r3, #16
 80033c2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	330c      	adds	r3, #12
 80033cc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80033d0:	61fa      	str	r2, [r7, #28]
 80033d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033d4:	69b9      	ldr	r1, [r7, #24]
 80033d6:	69fa      	ldr	r2, [r7, #28]
 80033d8:	e841 2300 	strex	r3, r2, [r1]
 80033dc:	617b      	str	r3, [r7, #20]
   return(result);
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d1e3      	bne.n	80033ac <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80033e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80033e8:	4619      	mov	r1, r3
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f000 f83e 	bl	800346c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80033f0:	e023      	b.n	800343a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80033f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d009      	beq.n	8003412 <HAL_UART_IRQHandler+0x4ea>
 80033fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003406:	2b00      	cmp	r3, #0
 8003408:	d003      	beq.n	8003412 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f000 f8eb 	bl	80035e6 <UART_Transmit_IT>
    return;
 8003410:	e014      	b.n	800343c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003412:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003416:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800341a:	2b00      	cmp	r3, #0
 800341c:	d00e      	beq.n	800343c <HAL_UART_IRQHandler+0x514>
 800341e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003422:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003426:	2b00      	cmp	r3, #0
 8003428:	d008      	beq.n	800343c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f000 f92b 	bl	8003686 <UART_EndTransmit_IT>
    return;
 8003430:	e004      	b.n	800343c <HAL_UART_IRQHandler+0x514>
    return;
 8003432:	bf00      	nop
 8003434:	e002      	b.n	800343c <HAL_UART_IRQHandler+0x514>
      return;
 8003436:	bf00      	nop
 8003438:	e000      	b.n	800343c <HAL_UART_IRQHandler+0x514>
      return;
 800343a:	bf00      	nop
  }
}
 800343c:	37e8      	adds	r7, #232	; 0xe8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop

08003444 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800344c:	bf00      	nop
 800344e:	370c      	adds	r7, #12
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003460:	bf00      	nop
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	460b      	mov	r3, r1
 8003476:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003478:	bf00      	nop
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr

08003484 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003484:	b480      	push	{r7}
 8003486:	b085      	sub	sp, #20
 8003488:	af00      	add	r7, sp, #0
 800348a:	60f8      	str	r0, [r7, #12]
 800348c:	60b9      	str	r1, [r7, #8]
 800348e:	4613      	mov	r3, r2
 8003490:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	68ba      	ldr	r2, [r7, #8]
 8003496:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	88fa      	ldrh	r2, [r7, #6]
 800349c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	88fa      	ldrh	r2, [r7, #6]
 80034a2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2200      	movs	r2, #0
 80034a8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2222      	movs	r2, #34	; 0x22
 80034ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2200      	movs	r2, #0
 80034b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	68da      	ldr	r2, [r3, #12]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034c8:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	695a      	ldr	r2, [r3, #20]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f042 0201 	orr.w	r2, r2, #1
 80034d8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	68da      	ldr	r2, [r3, #12]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f042 0220 	orr.w	r2, r2, #32
 80034e8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3714      	adds	r7, #20
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b095      	sub	sp, #84	; 0x54
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	330c      	adds	r3, #12
 8003506:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003508:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800350a:	e853 3f00 	ldrex	r3, [r3]
 800350e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003512:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003516:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	330c      	adds	r3, #12
 800351e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003520:	643a      	str	r2, [r7, #64]	; 0x40
 8003522:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003524:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003526:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003528:	e841 2300 	strex	r3, r2, [r1]
 800352c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800352e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003530:	2b00      	cmp	r3, #0
 8003532:	d1e5      	bne.n	8003500 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	3314      	adds	r3, #20
 800353a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800353c:	6a3b      	ldr	r3, [r7, #32]
 800353e:	e853 3f00 	ldrex	r3, [r3]
 8003542:	61fb      	str	r3, [r7, #28]
   return(result);
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	f023 0301 	bic.w	r3, r3, #1
 800354a:	64bb      	str	r3, [r7, #72]	; 0x48
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	3314      	adds	r3, #20
 8003552:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003554:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003556:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003558:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800355a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800355c:	e841 2300 	strex	r3, r2, [r1]
 8003560:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003564:	2b00      	cmp	r3, #0
 8003566:	d1e5      	bne.n	8003534 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800356c:	2b01      	cmp	r3, #1
 800356e:	d119      	bne.n	80035a4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	330c      	adds	r3, #12
 8003576:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	e853 3f00 	ldrex	r3, [r3]
 800357e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	f023 0310 	bic.w	r3, r3, #16
 8003586:	647b      	str	r3, [r7, #68]	; 0x44
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	330c      	adds	r3, #12
 800358e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003590:	61ba      	str	r2, [r7, #24]
 8003592:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003594:	6979      	ldr	r1, [r7, #20]
 8003596:	69ba      	ldr	r2, [r7, #24]
 8003598:	e841 2300 	strex	r3, r2, [r1]
 800359c:	613b      	str	r3, [r7, #16]
   return(result);
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d1e5      	bne.n	8003570 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2220      	movs	r2, #32
 80035a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80035b2:	bf00      	nop
 80035b4:	3754      	adds	r7, #84	; 0x54
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr

080035be <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80035be:	b580      	push	{r7, lr}
 80035c0:	b084      	sub	sp, #16
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2200      	movs	r2, #0
 80035d0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80035d8:	68f8      	ldr	r0, [r7, #12]
 80035da:	f7ff ff3d 	bl	8003458 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80035de:	bf00      	nop
 80035e0:	3710      	adds	r7, #16
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}

080035e6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80035e6:	b480      	push	{r7}
 80035e8:	b085      	sub	sp, #20
 80035ea:	af00      	add	r7, sp, #0
 80035ec:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	2b21      	cmp	r3, #33	; 0x21
 80035f8:	d13e      	bne.n	8003678 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003602:	d114      	bne.n	800362e <UART_Transmit_IT+0x48>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	691b      	ldr	r3, [r3, #16]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d110      	bne.n	800362e <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a1b      	ldr	r3, [r3, #32]
 8003610:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	881b      	ldrh	r3, [r3, #0]
 8003616:	461a      	mov	r2, r3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003620:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6a1b      	ldr	r3, [r3, #32]
 8003626:	1c9a      	adds	r2, r3, #2
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	621a      	str	r2, [r3, #32]
 800362c:	e008      	b.n	8003640 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a1b      	ldr	r3, [r3, #32]
 8003632:	1c59      	adds	r1, r3, #1
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	6211      	str	r1, [r2, #32]
 8003638:	781a      	ldrb	r2, [r3, #0]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003644:	b29b      	uxth	r3, r3
 8003646:	3b01      	subs	r3, #1
 8003648:	b29b      	uxth	r3, r3
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	4619      	mov	r1, r3
 800364e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003650:	2b00      	cmp	r3, #0
 8003652:	d10f      	bne.n	8003674 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	68da      	ldr	r2, [r3, #12]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003662:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	68da      	ldr	r2, [r3, #12]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003672:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003674:	2300      	movs	r3, #0
 8003676:	e000      	b.n	800367a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003678:	2302      	movs	r3, #2
  }
}
 800367a:	4618      	mov	r0, r3
 800367c:	3714      	adds	r7, #20
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr

08003686 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003686:	b580      	push	{r7, lr}
 8003688:	b082      	sub	sp, #8
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	68da      	ldr	r2, [r3, #12]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800369c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2220      	movs	r2, #32
 80036a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f7ff fecc 	bl	8003444 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80036ac:	2300      	movs	r3, #0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3708      	adds	r7, #8
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}

080036b6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80036b6:	b580      	push	{r7, lr}
 80036b8:	b08c      	sub	sp, #48	; 0x30
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	2b22      	cmp	r3, #34	; 0x22
 80036c8:	f040 80ab 	bne.w	8003822 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036d4:	d117      	bne.n	8003706 <UART_Receive_IT+0x50>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	691b      	ldr	r3, [r3, #16]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d113      	bne.n	8003706 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80036de:	2300      	movs	r3, #0
 80036e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036e6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036f4:	b29a      	uxth	r2, r3
 80036f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036f8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036fe:	1c9a      	adds	r2, r3, #2
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	629a      	str	r2, [r3, #40]	; 0x28
 8003704:	e026      	b.n	8003754 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800370a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800370c:	2300      	movs	r3, #0
 800370e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689b      	ldr	r3, [r3, #8]
 8003714:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003718:	d007      	beq.n	800372a <UART_Receive_IT+0x74>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d10a      	bne.n	8003738 <UART_Receive_IT+0x82>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	691b      	ldr	r3, [r3, #16]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d106      	bne.n	8003738 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	b2da      	uxtb	r2, r3
 8003732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003734:	701a      	strb	r2, [r3, #0]
 8003736:	e008      	b.n	800374a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	b2db      	uxtb	r3, r3
 8003740:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003744:	b2da      	uxtb	r2, r3
 8003746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003748:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800374e:	1c5a      	adds	r2, r3, #1
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003758:	b29b      	uxth	r3, r3
 800375a:	3b01      	subs	r3, #1
 800375c:	b29b      	uxth	r3, r3
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	4619      	mov	r1, r3
 8003762:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003764:	2b00      	cmp	r3, #0
 8003766:	d15a      	bne.n	800381e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68da      	ldr	r2, [r3, #12]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f022 0220 	bic.w	r2, r2, #32
 8003776:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	68da      	ldr	r2, [r3, #12]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003786:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	695a      	ldr	r2, [r3, #20]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f022 0201 	bic.w	r2, r2, #1
 8003796:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2220      	movs	r2, #32
 800379c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d135      	bne.n	8003814 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2200      	movs	r2, #0
 80037ac:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	330c      	adds	r3, #12
 80037b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	e853 3f00 	ldrex	r3, [r3]
 80037bc:	613b      	str	r3, [r7, #16]
   return(result);
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	f023 0310 	bic.w	r3, r3, #16
 80037c4:	627b      	str	r3, [r7, #36]	; 0x24
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	330c      	adds	r3, #12
 80037cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037ce:	623a      	str	r2, [r7, #32]
 80037d0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037d2:	69f9      	ldr	r1, [r7, #28]
 80037d4:	6a3a      	ldr	r2, [r7, #32]
 80037d6:	e841 2300 	strex	r3, r2, [r1]
 80037da:	61bb      	str	r3, [r7, #24]
   return(result);
 80037dc:	69bb      	ldr	r3, [r7, #24]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1e5      	bne.n	80037ae <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0310 	and.w	r3, r3, #16
 80037ec:	2b10      	cmp	r3, #16
 80037ee:	d10a      	bne.n	8003806 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80037f0:	2300      	movs	r3, #0
 80037f2:	60fb      	str	r3, [r7, #12]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	60fb      	str	r3, [r7, #12]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	60fb      	str	r3, [r7, #12]
 8003804:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800380a:	4619      	mov	r1, r3
 800380c:	6878      	ldr	r0, [r7, #4]
 800380e:	f7ff fe2d 	bl	800346c <HAL_UARTEx_RxEventCallback>
 8003812:	e002      	b.n	800381a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f7fe f81f 	bl	8001858 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800381a:	2300      	movs	r3, #0
 800381c:	e002      	b.n	8003824 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800381e:	2300      	movs	r3, #0
 8003820:	e000      	b.n	8003824 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003822:	2302      	movs	r3, #2
  }
}
 8003824:	4618      	mov	r0, r3
 8003826:	3730      	adds	r7, #48	; 0x30
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800382c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003830:	b09f      	sub	sp, #124	; 0x7c
 8003832:	af00      	add	r7, sp, #0
 8003834:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003836:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	691b      	ldr	r3, [r3, #16]
 800383c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003840:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003842:	68d9      	ldr	r1, [r3, #12]
 8003844:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	ea40 0301 	orr.w	r3, r0, r1
 800384c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800384e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003850:	689a      	ldr	r2, [r3, #8]
 8003852:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003854:	691b      	ldr	r3, [r3, #16]
 8003856:	431a      	orrs	r2, r3
 8003858:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800385a:	695b      	ldr	r3, [r3, #20]
 800385c:	431a      	orrs	r2, r3
 800385e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003860:	69db      	ldr	r3, [r3, #28]
 8003862:	4313      	orrs	r3, r2
 8003864:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8003866:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003870:	f021 010c 	bic.w	r1, r1, #12
 8003874:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003876:	681a      	ldr	r2, [r3, #0]
 8003878:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800387a:	430b      	orrs	r3, r1
 800387c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800387e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	695b      	ldr	r3, [r3, #20]
 8003884:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003888:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800388a:	6999      	ldr	r1, [r3, #24]
 800388c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	ea40 0301 	orr.w	r3, r0, r1
 8003894:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003896:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	4bc5      	ldr	r3, [pc, #788]	; (8003bb0 <UART_SetConfig+0x384>)
 800389c:	429a      	cmp	r2, r3
 800389e:	d004      	beq.n	80038aa <UART_SetConfig+0x7e>
 80038a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	4bc3      	ldr	r3, [pc, #780]	; (8003bb4 <UART_SetConfig+0x388>)
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d103      	bne.n	80038b2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80038aa:	f7fe fe6d 	bl	8002588 <HAL_RCC_GetPCLK2Freq>
 80038ae:	6778      	str	r0, [r7, #116]	; 0x74
 80038b0:	e002      	b.n	80038b8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80038b2:	f7fe fe55 	bl	8002560 <HAL_RCC_GetPCLK1Freq>
 80038b6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038ba:	69db      	ldr	r3, [r3, #28]
 80038bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038c0:	f040 80b6 	bne.w	8003a30 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80038c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80038c6:	461c      	mov	r4, r3
 80038c8:	f04f 0500 	mov.w	r5, #0
 80038cc:	4622      	mov	r2, r4
 80038ce:	462b      	mov	r3, r5
 80038d0:	1891      	adds	r1, r2, r2
 80038d2:	6439      	str	r1, [r7, #64]	; 0x40
 80038d4:	415b      	adcs	r3, r3
 80038d6:	647b      	str	r3, [r7, #68]	; 0x44
 80038d8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80038dc:	1912      	adds	r2, r2, r4
 80038de:	eb45 0303 	adc.w	r3, r5, r3
 80038e2:	f04f 0000 	mov.w	r0, #0
 80038e6:	f04f 0100 	mov.w	r1, #0
 80038ea:	00d9      	lsls	r1, r3, #3
 80038ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80038f0:	00d0      	lsls	r0, r2, #3
 80038f2:	4602      	mov	r2, r0
 80038f4:	460b      	mov	r3, r1
 80038f6:	1911      	adds	r1, r2, r4
 80038f8:	6639      	str	r1, [r7, #96]	; 0x60
 80038fa:	416b      	adcs	r3, r5
 80038fc:	667b      	str	r3, [r7, #100]	; 0x64
 80038fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	461a      	mov	r2, r3
 8003904:	f04f 0300 	mov.w	r3, #0
 8003908:	1891      	adds	r1, r2, r2
 800390a:	63b9      	str	r1, [r7, #56]	; 0x38
 800390c:	415b      	adcs	r3, r3
 800390e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003910:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003914:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003918:	f7fd f95e 	bl	8000bd8 <__aeabi_uldivmod>
 800391c:	4602      	mov	r2, r0
 800391e:	460b      	mov	r3, r1
 8003920:	4ba5      	ldr	r3, [pc, #660]	; (8003bb8 <UART_SetConfig+0x38c>)
 8003922:	fba3 2302 	umull	r2, r3, r3, r2
 8003926:	095b      	lsrs	r3, r3, #5
 8003928:	011e      	lsls	r6, r3, #4
 800392a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800392c:	461c      	mov	r4, r3
 800392e:	f04f 0500 	mov.w	r5, #0
 8003932:	4622      	mov	r2, r4
 8003934:	462b      	mov	r3, r5
 8003936:	1891      	adds	r1, r2, r2
 8003938:	6339      	str	r1, [r7, #48]	; 0x30
 800393a:	415b      	adcs	r3, r3
 800393c:	637b      	str	r3, [r7, #52]	; 0x34
 800393e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003942:	1912      	adds	r2, r2, r4
 8003944:	eb45 0303 	adc.w	r3, r5, r3
 8003948:	f04f 0000 	mov.w	r0, #0
 800394c:	f04f 0100 	mov.w	r1, #0
 8003950:	00d9      	lsls	r1, r3, #3
 8003952:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003956:	00d0      	lsls	r0, r2, #3
 8003958:	4602      	mov	r2, r0
 800395a:	460b      	mov	r3, r1
 800395c:	1911      	adds	r1, r2, r4
 800395e:	65b9      	str	r1, [r7, #88]	; 0x58
 8003960:	416b      	adcs	r3, r5
 8003962:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003964:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	461a      	mov	r2, r3
 800396a:	f04f 0300 	mov.w	r3, #0
 800396e:	1891      	adds	r1, r2, r2
 8003970:	62b9      	str	r1, [r7, #40]	; 0x28
 8003972:	415b      	adcs	r3, r3
 8003974:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003976:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800397a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800397e:	f7fd f92b 	bl	8000bd8 <__aeabi_uldivmod>
 8003982:	4602      	mov	r2, r0
 8003984:	460b      	mov	r3, r1
 8003986:	4b8c      	ldr	r3, [pc, #560]	; (8003bb8 <UART_SetConfig+0x38c>)
 8003988:	fba3 1302 	umull	r1, r3, r3, r2
 800398c:	095b      	lsrs	r3, r3, #5
 800398e:	2164      	movs	r1, #100	; 0x64
 8003990:	fb01 f303 	mul.w	r3, r1, r3
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	00db      	lsls	r3, r3, #3
 8003998:	3332      	adds	r3, #50	; 0x32
 800399a:	4a87      	ldr	r2, [pc, #540]	; (8003bb8 <UART_SetConfig+0x38c>)
 800399c:	fba2 2303 	umull	r2, r3, r2, r3
 80039a0:	095b      	lsrs	r3, r3, #5
 80039a2:	005b      	lsls	r3, r3, #1
 80039a4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80039a8:	441e      	add	r6, r3
 80039aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80039ac:	4618      	mov	r0, r3
 80039ae:	f04f 0100 	mov.w	r1, #0
 80039b2:	4602      	mov	r2, r0
 80039b4:	460b      	mov	r3, r1
 80039b6:	1894      	adds	r4, r2, r2
 80039b8:	623c      	str	r4, [r7, #32]
 80039ba:	415b      	adcs	r3, r3
 80039bc:	627b      	str	r3, [r7, #36]	; 0x24
 80039be:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80039c2:	1812      	adds	r2, r2, r0
 80039c4:	eb41 0303 	adc.w	r3, r1, r3
 80039c8:	f04f 0400 	mov.w	r4, #0
 80039cc:	f04f 0500 	mov.w	r5, #0
 80039d0:	00dd      	lsls	r5, r3, #3
 80039d2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80039d6:	00d4      	lsls	r4, r2, #3
 80039d8:	4622      	mov	r2, r4
 80039da:	462b      	mov	r3, r5
 80039dc:	1814      	adds	r4, r2, r0
 80039de:	653c      	str	r4, [r7, #80]	; 0x50
 80039e0:	414b      	adcs	r3, r1
 80039e2:	657b      	str	r3, [r7, #84]	; 0x54
 80039e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	461a      	mov	r2, r3
 80039ea:	f04f 0300 	mov.w	r3, #0
 80039ee:	1891      	adds	r1, r2, r2
 80039f0:	61b9      	str	r1, [r7, #24]
 80039f2:	415b      	adcs	r3, r3
 80039f4:	61fb      	str	r3, [r7, #28]
 80039f6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039fa:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80039fe:	f7fd f8eb 	bl	8000bd8 <__aeabi_uldivmod>
 8003a02:	4602      	mov	r2, r0
 8003a04:	460b      	mov	r3, r1
 8003a06:	4b6c      	ldr	r3, [pc, #432]	; (8003bb8 <UART_SetConfig+0x38c>)
 8003a08:	fba3 1302 	umull	r1, r3, r3, r2
 8003a0c:	095b      	lsrs	r3, r3, #5
 8003a0e:	2164      	movs	r1, #100	; 0x64
 8003a10:	fb01 f303 	mul.w	r3, r1, r3
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	00db      	lsls	r3, r3, #3
 8003a18:	3332      	adds	r3, #50	; 0x32
 8003a1a:	4a67      	ldr	r2, [pc, #412]	; (8003bb8 <UART_SetConfig+0x38c>)
 8003a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a20:	095b      	lsrs	r3, r3, #5
 8003a22:	f003 0207 	and.w	r2, r3, #7
 8003a26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4432      	add	r2, r6
 8003a2c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003a2e:	e0b9      	b.n	8003ba4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a30:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a32:	461c      	mov	r4, r3
 8003a34:	f04f 0500 	mov.w	r5, #0
 8003a38:	4622      	mov	r2, r4
 8003a3a:	462b      	mov	r3, r5
 8003a3c:	1891      	adds	r1, r2, r2
 8003a3e:	6139      	str	r1, [r7, #16]
 8003a40:	415b      	adcs	r3, r3
 8003a42:	617b      	str	r3, [r7, #20]
 8003a44:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003a48:	1912      	adds	r2, r2, r4
 8003a4a:	eb45 0303 	adc.w	r3, r5, r3
 8003a4e:	f04f 0000 	mov.w	r0, #0
 8003a52:	f04f 0100 	mov.w	r1, #0
 8003a56:	00d9      	lsls	r1, r3, #3
 8003a58:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003a5c:	00d0      	lsls	r0, r2, #3
 8003a5e:	4602      	mov	r2, r0
 8003a60:	460b      	mov	r3, r1
 8003a62:	eb12 0804 	adds.w	r8, r2, r4
 8003a66:	eb43 0905 	adc.w	r9, r3, r5
 8003a6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f04f 0100 	mov.w	r1, #0
 8003a74:	f04f 0200 	mov.w	r2, #0
 8003a78:	f04f 0300 	mov.w	r3, #0
 8003a7c:	008b      	lsls	r3, r1, #2
 8003a7e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003a82:	0082      	lsls	r2, r0, #2
 8003a84:	4640      	mov	r0, r8
 8003a86:	4649      	mov	r1, r9
 8003a88:	f7fd f8a6 	bl	8000bd8 <__aeabi_uldivmod>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	460b      	mov	r3, r1
 8003a90:	4b49      	ldr	r3, [pc, #292]	; (8003bb8 <UART_SetConfig+0x38c>)
 8003a92:	fba3 2302 	umull	r2, r3, r3, r2
 8003a96:	095b      	lsrs	r3, r3, #5
 8003a98:	011e      	lsls	r6, r3, #4
 8003a9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f04f 0100 	mov.w	r1, #0
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	460b      	mov	r3, r1
 8003aa6:	1894      	adds	r4, r2, r2
 8003aa8:	60bc      	str	r4, [r7, #8]
 8003aaa:	415b      	adcs	r3, r3
 8003aac:	60fb      	str	r3, [r7, #12]
 8003aae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ab2:	1812      	adds	r2, r2, r0
 8003ab4:	eb41 0303 	adc.w	r3, r1, r3
 8003ab8:	f04f 0400 	mov.w	r4, #0
 8003abc:	f04f 0500 	mov.w	r5, #0
 8003ac0:	00dd      	lsls	r5, r3, #3
 8003ac2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003ac6:	00d4      	lsls	r4, r2, #3
 8003ac8:	4622      	mov	r2, r4
 8003aca:	462b      	mov	r3, r5
 8003acc:	1814      	adds	r4, r2, r0
 8003ace:	64bc      	str	r4, [r7, #72]	; 0x48
 8003ad0:	414b      	adcs	r3, r1
 8003ad2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ad4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f04f 0100 	mov.w	r1, #0
 8003ade:	f04f 0200 	mov.w	r2, #0
 8003ae2:	f04f 0300 	mov.w	r3, #0
 8003ae6:	008b      	lsls	r3, r1, #2
 8003ae8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003aec:	0082      	lsls	r2, r0, #2
 8003aee:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8003af2:	f7fd f871 	bl	8000bd8 <__aeabi_uldivmod>
 8003af6:	4602      	mov	r2, r0
 8003af8:	460b      	mov	r3, r1
 8003afa:	4b2f      	ldr	r3, [pc, #188]	; (8003bb8 <UART_SetConfig+0x38c>)
 8003afc:	fba3 1302 	umull	r1, r3, r3, r2
 8003b00:	095b      	lsrs	r3, r3, #5
 8003b02:	2164      	movs	r1, #100	; 0x64
 8003b04:	fb01 f303 	mul.w	r3, r1, r3
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	011b      	lsls	r3, r3, #4
 8003b0c:	3332      	adds	r3, #50	; 0x32
 8003b0e:	4a2a      	ldr	r2, [pc, #168]	; (8003bb8 <UART_SetConfig+0x38c>)
 8003b10:	fba2 2303 	umull	r2, r3, r2, r3
 8003b14:	095b      	lsrs	r3, r3, #5
 8003b16:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b1a:	441e      	add	r6, r3
 8003b1c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f04f 0100 	mov.w	r1, #0
 8003b24:	4602      	mov	r2, r0
 8003b26:	460b      	mov	r3, r1
 8003b28:	1894      	adds	r4, r2, r2
 8003b2a:	603c      	str	r4, [r7, #0]
 8003b2c:	415b      	adcs	r3, r3
 8003b2e:	607b      	str	r3, [r7, #4]
 8003b30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b34:	1812      	adds	r2, r2, r0
 8003b36:	eb41 0303 	adc.w	r3, r1, r3
 8003b3a:	f04f 0400 	mov.w	r4, #0
 8003b3e:	f04f 0500 	mov.w	r5, #0
 8003b42:	00dd      	lsls	r5, r3, #3
 8003b44:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8003b48:	00d4      	lsls	r4, r2, #3
 8003b4a:	4622      	mov	r2, r4
 8003b4c:	462b      	mov	r3, r5
 8003b4e:	eb12 0a00 	adds.w	sl, r2, r0
 8003b52:	eb43 0b01 	adc.w	fp, r3, r1
 8003b56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f04f 0100 	mov.w	r1, #0
 8003b60:	f04f 0200 	mov.w	r2, #0
 8003b64:	f04f 0300 	mov.w	r3, #0
 8003b68:	008b      	lsls	r3, r1, #2
 8003b6a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8003b6e:	0082      	lsls	r2, r0, #2
 8003b70:	4650      	mov	r0, sl
 8003b72:	4659      	mov	r1, fp
 8003b74:	f7fd f830 	bl	8000bd8 <__aeabi_uldivmod>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	4b0e      	ldr	r3, [pc, #56]	; (8003bb8 <UART_SetConfig+0x38c>)
 8003b7e:	fba3 1302 	umull	r1, r3, r3, r2
 8003b82:	095b      	lsrs	r3, r3, #5
 8003b84:	2164      	movs	r1, #100	; 0x64
 8003b86:	fb01 f303 	mul.w	r3, r1, r3
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	011b      	lsls	r3, r3, #4
 8003b8e:	3332      	adds	r3, #50	; 0x32
 8003b90:	4a09      	ldr	r2, [pc, #36]	; (8003bb8 <UART_SetConfig+0x38c>)
 8003b92:	fba2 2303 	umull	r2, r3, r2, r3
 8003b96:	095b      	lsrs	r3, r3, #5
 8003b98:	f003 020f 	and.w	r2, r3, #15
 8003b9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4432      	add	r2, r6
 8003ba2:	609a      	str	r2, [r3, #8]
}
 8003ba4:	bf00      	nop
 8003ba6:	377c      	adds	r7, #124	; 0x7c
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bae:	bf00      	nop
 8003bb0:	40011000 	.word	0x40011000
 8003bb4:	40011400 	.word	0x40011400
 8003bb8:	51eb851f 	.word	0x51eb851f

08003bbc <__errno>:
 8003bbc:	4b01      	ldr	r3, [pc, #4]	; (8003bc4 <__errno+0x8>)
 8003bbe:	6818      	ldr	r0, [r3, #0]
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop
 8003bc4:	20000010 	.word	0x20000010

08003bc8 <__libc_init_array>:
 8003bc8:	b570      	push	{r4, r5, r6, lr}
 8003bca:	4d0d      	ldr	r5, [pc, #52]	; (8003c00 <__libc_init_array+0x38>)
 8003bcc:	4c0d      	ldr	r4, [pc, #52]	; (8003c04 <__libc_init_array+0x3c>)
 8003bce:	1b64      	subs	r4, r4, r5
 8003bd0:	10a4      	asrs	r4, r4, #2
 8003bd2:	2600      	movs	r6, #0
 8003bd4:	42a6      	cmp	r6, r4
 8003bd6:	d109      	bne.n	8003bec <__libc_init_array+0x24>
 8003bd8:	4d0b      	ldr	r5, [pc, #44]	; (8003c08 <__libc_init_array+0x40>)
 8003bda:	4c0c      	ldr	r4, [pc, #48]	; (8003c0c <__libc_init_array+0x44>)
 8003bdc:	f000 fea0 	bl	8004920 <_init>
 8003be0:	1b64      	subs	r4, r4, r5
 8003be2:	10a4      	asrs	r4, r4, #2
 8003be4:	2600      	movs	r6, #0
 8003be6:	42a6      	cmp	r6, r4
 8003be8:	d105      	bne.n	8003bf6 <__libc_init_array+0x2e>
 8003bea:	bd70      	pop	{r4, r5, r6, pc}
 8003bec:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bf0:	4798      	blx	r3
 8003bf2:	3601      	adds	r6, #1
 8003bf4:	e7ee      	b.n	8003bd4 <__libc_init_array+0xc>
 8003bf6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bfa:	4798      	blx	r3
 8003bfc:	3601      	adds	r6, #1
 8003bfe:	e7f2      	b.n	8003be6 <__libc_init_array+0x1e>
 8003c00:	0800499c 	.word	0x0800499c
 8003c04:	0800499c 	.word	0x0800499c
 8003c08:	0800499c 	.word	0x0800499c
 8003c0c:	080049a0 	.word	0x080049a0

08003c10 <memset>:
 8003c10:	4402      	add	r2, r0
 8003c12:	4603      	mov	r3, r0
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d100      	bne.n	8003c1a <memset+0xa>
 8003c18:	4770      	bx	lr
 8003c1a:	f803 1b01 	strb.w	r1, [r3], #1
 8003c1e:	e7f9      	b.n	8003c14 <memset+0x4>

08003c20 <siprintf>:
 8003c20:	b40e      	push	{r1, r2, r3}
 8003c22:	b500      	push	{lr}
 8003c24:	b09c      	sub	sp, #112	; 0x70
 8003c26:	ab1d      	add	r3, sp, #116	; 0x74
 8003c28:	9002      	str	r0, [sp, #8]
 8003c2a:	9006      	str	r0, [sp, #24]
 8003c2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003c30:	4809      	ldr	r0, [pc, #36]	; (8003c58 <siprintf+0x38>)
 8003c32:	9107      	str	r1, [sp, #28]
 8003c34:	9104      	str	r1, [sp, #16]
 8003c36:	4909      	ldr	r1, [pc, #36]	; (8003c5c <siprintf+0x3c>)
 8003c38:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c3c:	9105      	str	r1, [sp, #20]
 8003c3e:	6800      	ldr	r0, [r0, #0]
 8003c40:	9301      	str	r3, [sp, #4]
 8003c42:	a902      	add	r1, sp, #8
 8003c44:	f000 f868 	bl	8003d18 <_svfiprintf_r>
 8003c48:	9b02      	ldr	r3, [sp, #8]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	701a      	strb	r2, [r3, #0]
 8003c4e:	b01c      	add	sp, #112	; 0x70
 8003c50:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c54:	b003      	add	sp, #12
 8003c56:	4770      	bx	lr
 8003c58:	20000010 	.word	0x20000010
 8003c5c:	ffff0208 	.word	0xffff0208

08003c60 <__ssputs_r>:
 8003c60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c64:	688e      	ldr	r6, [r1, #8]
 8003c66:	429e      	cmp	r6, r3
 8003c68:	4682      	mov	sl, r0
 8003c6a:	460c      	mov	r4, r1
 8003c6c:	4690      	mov	r8, r2
 8003c6e:	461f      	mov	r7, r3
 8003c70:	d838      	bhi.n	8003ce4 <__ssputs_r+0x84>
 8003c72:	898a      	ldrh	r2, [r1, #12]
 8003c74:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003c78:	d032      	beq.n	8003ce0 <__ssputs_r+0x80>
 8003c7a:	6825      	ldr	r5, [r4, #0]
 8003c7c:	6909      	ldr	r1, [r1, #16]
 8003c7e:	eba5 0901 	sub.w	r9, r5, r1
 8003c82:	6965      	ldr	r5, [r4, #20]
 8003c84:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003c88:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003c8c:	3301      	adds	r3, #1
 8003c8e:	444b      	add	r3, r9
 8003c90:	106d      	asrs	r5, r5, #1
 8003c92:	429d      	cmp	r5, r3
 8003c94:	bf38      	it	cc
 8003c96:	461d      	movcc	r5, r3
 8003c98:	0553      	lsls	r3, r2, #21
 8003c9a:	d531      	bpl.n	8003d00 <__ssputs_r+0xa0>
 8003c9c:	4629      	mov	r1, r5
 8003c9e:	f000 fb47 	bl	8004330 <_malloc_r>
 8003ca2:	4606      	mov	r6, r0
 8003ca4:	b950      	cbnz	r0, 8003cbc <__ssputs_r+0x5c>
 8003ca6:	230c      	movs	r3, #12
 8003ca8:	f8ca 3000 	str.w	r3, [sl]
 8003cac:	89a3      	ldrh	r3, [r4, #12]
 8003cae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003cb2:	81a3      	strh	r3, [r4, #12]
 8003cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8003cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cbc:	6921      	ldr	r1, [r4, #16]
 8003cbe:	464a      	mov	r2, r9
 8003cc0:	f000 fabe 	bl	8004240 <memcpy>
 8003cc4:	89a3      	ldrh	r3, [r4, #12]
 8003cc6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003cca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cce:	81a3      	strh	r3, [r4, #12]
 8003cd0:	6126      	str	r6, [r4, #16]
 8003cd2:	6165      	str	r5, [r4, #20]
 8003cd4:	444e      	add	r6, r9
 8003cd6:	eba5 0509 	sub.w	r5, r5, r9
 8003cda:	6026      	str	r6, [r4, #0]
 8003cdc:	60a5      	str	r5, [r4, #8]
 8003cde:	463e      	mov	r6, r7
 8003ce0:	42be      	cmp	r6, r7
 8003ce2:	d900      	bls.n	8003ce6 <__ssputs_r+0x86>
 8003ce4:	463e      	mov	r6, r7
 8003ce6:	4632      	mov	r2, r6
 8003ce8:	6820      	ldr	r0, [r4, #0]
 8003cea:	4641      	mov	r1, r8
 8003cec:	f000 fab6 	bl	800425c <memmove>
 8003cf0:	68a3      	ldr	r3, [r4, #8]
 8003cf2:	6822      	ldr	r2, [r4, #0]
 8003cf4:	1b9b      	subs	r3, r3, r6
 8003cf6:	4432      	add	r2, r6
 8003cf8:	60a3      	str	r3, [r4, #8]
 8003cfa:	6022      	str	r2, [r4, #0]
 8003cfc:	2000      	movs	r0, #0
 8003cfe:	e7db      	b.n	8003cb8 <__ssputs_r+0x58>
 8003d00:	462a      	mov	r2, r5
 8003d02:	f000 fb6f 	bl	80043e4 <_realloc_r>
 8003d06:	4606      	mov	r6, r0
 8003d08:	2800      	cmp	r0, #0
 8003d0a:	d1e1      	bne.n	8003cd0 <__ssputs_r+0x70>
 8003d0c:	6921      	ldr	r1, [r4, #16]
 8003d0e:	4650      	mov	r0, sl
 8003d10:	f000 fabe 	bl	8004290 <_free_r>
 8003d14:	e7c7      	b.n	8003ca6 <__ssputs_r+0x46>
	...

08003d18 <_svfiprintf_r>:
 8003d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d1c:	4698      	mov	r8, r3
 8003d1e:	898b      	ldrh	r3, [r1, #12]
 8003d20:	061b      	lsls	r3, r3, #24
 8003d22:	b09d      	sub	sp, #116	; 0x74
 8003d24:	4607      	mov	r7, r0
 8003d26:	460d      	mov	r5, r1
 8003d28:	4614      	mov	r4, r2
 8003d2a:	d50e      	bpl.n	8003d4a <_svfiprintf_r+0x32>
 8003d2c:	690b      	ldr	r3, [r1, #16]
 8003d2e:	b963      	cbnz	r3, 8003d4a <_svfiprintf_r+0x32>
 8003d30:	2140      	movs	r1, #64	; 0x40
 8003d32:	f000 fafd 	bl	8004330 <_malloc_r>
 8003d36:	6028      	str	r0, [r5, #0]
 8003d38:	6128      	str	r0, [r5, #16]
 8003d3a:	b920      	cbnz	r0, 8003d46 <_svfiprintf_r+0x2e>
 8003d3c:	230c      	movs	r3, #12
 8003d3e:	603b      	str	r3, [r7, #0]
 8003d40:	f04f 30ff 	mov.w	r0, #4294967295
 8003d44:	e0d1      	b.n	8003eea <_svfiprintf_r+0x1d2>
 8003d46:	2340      	movs	r3, #64	; 0x40
 8003d48:	616b      	str	r3, [r5, #20]
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	9309      	str	r3, [sp, #36]	; 0x24
 8003d4e:	2320      	movs	r3, #32
 8003d50:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003d54:	f8cd 800c 	str.w	r8, [sp, #12]
 8003d58:	2330      	movs	r3, #48	; 0x30
 8003d5a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003f04 <_svfiprintf_r+0x1ec>
 8003d5e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003d62:	f04f 0901 	mov.w	r9, #1
 8003d66:	4623      	mov	r3, r4
 8003d68:	469a      	mov	sl, r3
 8003d6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003d6e:	b10a      	cbz	r2, 8003d74 <_svfiprintf_r+0x5c>
 8003d70:	2a25      	cmp	r2, #37	; 0x25
 8003d72:	d1f9      	bne.n	8003d68 <_svfiprintf_r+0x50>
 8003d74:	ebba 0b04 	subs.w	fp, sl, r4
 8003d78:	d00b      	beq.n	8003d92 <_svfiprintf_r+0x7a>
 8003d7a:	465b      	mov	r3, fp
 8003d7c:	4622      	mov	r2, r4
 8003d7e:	4629      	mov	r1, r5
 8003d80:	4638      	mov	r0, r7
 8003d82:	f7ff ff6d 	bl	8003c60 <__ssputs_r>
 8003d86:	3001      	adds	r0, #1
 8003d88:	f000 80aa 	beq.w	8003ee0 <_svfiprintf_r+0x1c8>
 8003d8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003d8e:	445a      	add	r2, fp
 8003d90:	9209      	str	r2, [sp, #36]	; 0x24
 8003d92:	f89a 3000 	ldrb.w	r3, [sl]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	f000 80a2 	beq.w	8003ee0 <_svfiprintf_r+0x1c8>
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	f04f 32ff 	mov.w	r2, #4294967295
 8003da2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003da6:	f10a 0a01 	add.w	sl, sl, #1
 8003daa:	9304      	str	r3, [sp, #16]
 8003dac:	9307      	str	r3, [sp, #28]
 8003dae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003db2:	931a      	str	r3, [sp, #104]	; 0x68
 8003db4:	4654      	mov	r4, sl
 8003db6:	2205      	movs	r2, #5
 8003db8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003dbc:	4851      	ldr	r0, [pc, #324]	; (8003f04 <_svfiprintf_r+0x1ec>)
 8003dbe:	f7fc fa27 	bl	8000210 <memchr>
 8003dc2:	9a04      	ldr	r2, [sp, #16]
 8003dc4:	b9d8      	cbnz	r0, 8003dfe <_svfiprintf_r+0xe6>
 8003dc6:	06d0      	lsls	r0, r2, #27
 8003dc8:	bf44      	itt	mi
 8003dca:	2320      	movmi	r3, #32
 8003dcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003dd0:	0711      	lsls	r1, r2, #28
 8003dd2:	bf44      	itt	mi
 8003dd4:	232b      	movmi	r3, #43	; 0x2b
 8003dd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003dda:	f89a 3000 	ldrb.w	r3, [sl]
 8003dde:	2b2a      	cmp	r3, #42	; 0x2a
 8003de0:	d015      	beq.n	8003e0e <_svfiprintf_r+0xf6>
 8003de2:	9a07      	ldr	r2, [sp, #28]
 8003de4:	4654      	mov	r4, sl
 8003de6:	2000      	movs	r0, #0
 8003de8:	f04f 0c0a 	mov.w	ip, #10
 8003dec:	4621      	mov	r1, r4
 8003dee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003df2:	3b30      	subs	r3, #48	; 0x30
 8003df4:	2b09      	cmp	r3, #9
 8003df6:	d94e      	bls.n	8003e96 <_svfiprintf_r+0x17e>
 8003df8:	b1b0      	cbz	r0, 8003e28 <_svfiprintf_r+0x110>
 8003dfa:	9207      	str	r2, [sp, #28]
 8003dfc:	e014      	b.n	8003e28 <_svfiprintf_r+0x110>
 8003dfe:	eba0 0308 	sub.w	r3, r0, r8
 8003e02:	fa09 f303 	lsl.w	r3, r9, r3
 8003e06:	4313      	orrs	r3, r2
 8003e08:	9304      	str	r3, [sp, #16]
 8003e0a:	46a2      	mov	sl, r4
 8003e0c:	e7d2      	b.n	8003db4 <_svfiprintf_r+0x9c>
 8003e0e:	9b03      	ldr	r3, [sp, #12]
 8003e10:	1d19      	adds	r1, r3, #4
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	9103      	str	r1, [sp, #12]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	bfbb      	ittet	lt
 8003e1a:	425b      	neglt	r3, r3
 8003e1c:	f042 0202 	orrlt.w	r2, r2, #2
 8003e20:	9307      	strge	r3, [sp, #28]
 8003e22:	9307      	strlt	r3, [sp, #28]
 8003e24:	bfb8      	it	lt
 8003e26:	9204      	strlt	r2, [sp, #16]
 8003e28:	7823      	ldrb	r3, [r4, #0]
 8003e2a:	2b2e      	cmp	r3, #46	; 0x2e
 8003e2c:	d10c      	bne.n	8003e48 <_svfiprintf_r+0x130>
 8003e2e:	7863      	ldrb	r3, [r4, #1]
 8003e30:	2b2a      	cmp	r3, #42	; 0x2a
 8003e32:	d135      	bne.n	8003ea0 <_svfiprintf_r+0x188>
 8003e34:	9b03      	ldr	r3, [sp, #12]
 8003e36:	1d1a      	adds	r2, r3, #4
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	9203      	str	r2, [sp, #12]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	bfb8      	it	lt
 8003e40:	f04f 33ff 	movlt.w	r3, #4294967295
 8003e44:	3402      	adds	r4, #2
 8003e46:	9305      	str	r3, [sp, #20]
 8003e48:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003f14 <_svfiprintf_r+0x1fc>
 8003e4c:	7821      	ldrb	r1, [r4, #0]
 8003e4e:	2203      	movs	r2, #3
 8003e50:	4650      	mov	r0, sl
 8003e52:	f7fc f9dd 	bl	8000210 <memchr>
 8003e56:	b140      	cbz	r0, 8003e6a <_svfiprintf_r+0x152>
 8003e58:	2340      	movs	r3, #64	; 0x40
 8003e5a:	eba0 000a 	sub.w	r0, r0, sl
 8003e5e:	fa03 f000 	lsl.w	r0, r3, r0
 8003e62:	9b04      	ldr	r3, [sp, #16]
 8003e64:	4303      	orrs	r3, r0
 8003e66:	3401      	adds	r4, #1
 8003e68:	9304      	str	r3, [sp, #16]
 8003e6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e6e:	4826      	ldr	r0, [pc, #152]	; (8003f08 <_svfiprintf_r+0x1f0>)
 8003e70:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003e74:	2206      	movs	r2, #6
 8003e76:	f7fc f9cb 	bl	8000210 <memchr>
 8003e7a:	2800      	cmp	r0, #0
 8003e7c:	d038      	beq.n	8003ef0 <_svfiprintf_r+0x1d8>
 8003e7e:	4b23      	ldr	r3, [pc, #140]	; (8003f0c <_svfiprintf_r+0x1f4>)
 8003e80:	bb1b      	cbnz	r3, 8003eca <_svfiprintf_r+0x1b2>
 8003e82:	9b03      	ldr	r3, [sp, #12]
 8003e84:	3307      	adds	r3, #7
 8003e86:	f023 0307 	bic.w	r3, r3, #7
 8003e8a:	3308      	adds	r3, #8
 8003e8c:	9303      	str	r3, [sp, #12]
 8003e8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003e90:	4433      	add	r3, r6
 8003e92:	9309      	str	r3, [sp, #36]	; 0x24
 8003e94:	e767      	b.n	8003d66 <_svfiprintf_r+0x4e>
 8003e96:	fb0c 3202 	mla	r2, ip, r2, r3
 8003e9a:	460c      	mov	r4, r1
 8003e9c:	2001      	movs	r0, #1
 8003e9e:	e7a5      	b.n	8003dec <_svfiprintf_r+0xd4>
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	3401      	adds	r4, #1
 8003ea4:	9305      	str	r3, [sp, #20]
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	f04f 0c0a 	mov.w	ip, #10
 8003eac:	4620      	mov	r0, r4
 8003eae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003eb2:	3a30      	subs	r2, #48	; 0x30
 8003eb4:	2a09      	cmp	r2, #9
 8003eb6:	d903      	bls.n	8003ec0 <_svfiprintf_r+0x1a8>
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d0c5      	beq.n	8003e48 <_svfiprintf_r+0x130>
 8003ebc:	9105      	str	r1, [sp, #20]
 8003ebe:	e7c3      	b.n	8003e48 <_svfiprintf_r+0x130>
 8003ec0:	fb0c 2101 	mla	r1, ip, r1, r2
 8003ec4:	4604      	mov	r4, r0
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e7f0      	b.n	8003eac <_svfiprintf_r+0x194>
 8003eca:	ab03      	add	r3, sp, #12
 8003ecc:	9300      	str	r3, [sp, #0]
 8003ece:	462a      	mov	r2, r5
 8003ed0:	4b0f      	ldr	r3, [pc, #60]	; (8003f10 <_svfiprintf_r+0x1f8>)
 8003ed2:	a904      	add	r1, sp, #16
 8003ed4:	4638      	mov	r0, r7
 8003ed6:	f3af 8000 	nop.w
 8003eda:	1c42      	adds	r2, r0, #1
 8003edc:	4606      	mov	r6, r0
 8003ede:	d1d6      	bne.n	8003e8e <_svfiprintf_r+0x176>
 8003ee0:	89ab      	ldrh	r3, [r5, #12]
 8003ee2:	065b      	lsls	r3, r3, #25
 8003ee4:	f53f af2c 	bmi.w	8003d40 <_svfiprintf_r+0x28>
 8003ee8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003eea:	b01d      	add	sp, #116	; 0x74
 8003eec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ef0:	ab03      	add	r3, sp, #12
 8003ef2:	9300      	str	r3, [sp, #0]
 8003ef4:	462a      	mov	r2, r5
 8003ef6:	4b06      	ldr	r3, [pc, #24]	; (8003f10 <_svfiprintf_r+0x1f8>)
 8003ef8:	a904      	add	r1, sp, #16
 8003efa:	4638      	mov	r0, r7
 8003efc:	f000 f87a 	bl	8003ff4 <_printf_i>
 8003f00:	e7eb      	b.n	8003eda <_svfiprintf_r+0x1c2>
 8003f02:	bf00      	nop
 8003f04:	08004960 	.word	0x08004960
 8003f08:	0800496a 	.word	0x0800496a
 8003f0c:	00000000 	.word	0x00000000
 8003f10:	08003c61 	.word	0x08003c61
 8003f14:	08004966 	.word	0x08004966

08003f18 <_printf_common>:
 8003f18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f1c:	4616      	mov	r6, r2
 8003f1e:	4699      	mov	r9, r3
 8003f20:	688a      	ldr	r2, [r1, #8]
 8003f22:	690b      	ldr	r3, [r1, #16]
 8003f24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	bfb8      	it	lt
 8003f2c:	4613      	movlt	r3, r2
 8003f2e:	6033      	str	r3, [r6, #0]
 8003f30:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003f34:	4607      	mov	r7, r0
 8003f36:	460c      	mov	r4, r1
 8003f38:	b10a      	cbz	r2, 8003f3e <_printf_common+0x26>
 8003f3a:	3301      	adds	r3, #1
 8003f3c:	6033      	str	r3, [r6, #0]
 8003f3e:	6823      	ldr	r3, [r4, #0]
 8003f40:	0699      	lsls	r1, r3, #26
 8003f42:	bf42      	ittt	mi
 8003f44:	6833      	ldrmi	r3, [r6, #0]
 8003f46:	3302      	addmi	r3, #2
 8003f48:	6033      	strmi	r3, [r6, #0]
 8003f4a:	6825      	ldr	r5, [r4, #0]
 8003f4c:	f015 0506 	ands.w	r5, r5, #6
 8003f50:	d106      	bne.n	8003f60 <_printf_common+0x48>
 8003f52:	f104 0a19 	add.w	sl, r4, #25
 8003f56:	68e3      	ldr	r3, [r4, #12]
 8003f58:	6832      	ldr	r2, [r6, #0]
 8003f5a:	1a9b      	subs	r3, r3, r2
 8003f5c:	42ab      	cmp	r3, r5
 8003f5e:	dc26      	bgt.n	8003fae <_printf_common+0x96>
 8003f60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003f64:	1e13      	subs	r3, r2, #0
 8003f66:	6822      	ldr	r2, [r4, #0]
 8003f68:	bf18      	it	ne
 8003f6a:	2301      	movne	r3, #1
 8003f6c:	0692      	lsls	r2, r2, #26
 8003f6e:	d42b      	bmi.n	8003fc8 <_printf_common+0xb0>
 8003f70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003f74:	4649      	mov	r1, r9
 8003f76:	4638      	mov	r0, r7
 8003f78:	47c0      	blx	r8
 8003f7a:	3001      	adds	r0, #1
 8003f7c:	d01e      	beq.n	8003fbc <_printf_common+0xa4>
 8003f7e:	6823      	ldr	r3, [r4, #0]
 8003f80:	68e5      	ldr	r5, [r4, #12]
 8003f82:	6832      	ldr	r2, [r6, #0]
 8003f84:	f003 0306 	and.w	r3, r3, #6
 8003f88:	2b04      	cmp	r3, #4
 8003f8a:	bf08      	it	eq
 8003f8c:	1aad      	subeq	r5, r5, r2
 8003f8e:	68a3      	ldr	r3, [r4, #8]
 8003f90:	6922      	ldr	r2, [r4, #16]
 8003f92:	bf0c      	ite	eq
 8003f94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f98:	2500      	movne	r5, #0
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	bfc4      	itt	gt
 8003f9e:	1a9b      	subgt	r3, r3, r2
 8003fa0:	18ed      	addgt	r5, r5, r3
 8003fa2:	2600      	movs	r6, #0
 8003fa4:	341a      	adds	r4, #26
 8003fa6:	42b5      	cmp	r5, r6
 8003fa8:	d11a      	bne.n	8003fe0 <_printf_common+0xc8>
 8003faa:	2000      	movs	r0, #0
 8003fac:	e008      	b.n	8003fc0 <_printf_common+0xa8>
 8003fae:	2301      	movs	r3, #1
 8003fb0:	4652      	mov	r2, sl
 8003fb2:	4649      	mov	r1, r9
 8003fb4:	4638      	mov	r0, r7
 8003fb6:	47c0      	blx	r8
 8003fb8:	3001      	adds	r0, #1
 8003fba:	d103      	bne.n	8003fc4 <_printf_common+0xac>
 8003fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8003fc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fc4:	3501      	adds	r5, #1
 8003fc6:	e7c6      	b.n	8003f56 <_printf_common+0x3e>
 8003fc8:	18e1      	adds	r1, r4, r3
 8003fca:	1c5a      	adds	r2, r3, #1
 8003fcc:	2030      	movs	r0, #48	; 0x30
 8003fce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003fd2:	4422      	add	r2, r4
 8003fd4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003fd8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003fdc:	3302      	adds	r3, #2
 8003fde:	e7c7      	b.n	8003f70 <_printf_common+0x58>
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	4622      	mov	r2, r4
 8003fe4:	4649      	mov	r1, r9
 8003fe6:	4638      	mov	r0, r7
 8003fe8:	47c0      	blx	r8
 8003fea:	3001      	adds	r0, #1
 8003fec:	d0e6      	beq.n	8003fbc <_printf_common+0xa4>
 8003fee:	3601      	adds	r6, #1
 8003ff0:	e7d9      	b.n	8003fa6 <_printf_common+0x8e>
	...

08003ff4 <_printf_i>:
 8003ff4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003ff8:	460c      	mov	r4, r1
 8003ffa:	4691      	mov	r9, r2
 8003ffc:	7e27      	ldrb	r7, [r4, #24]
 8003ffe:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004000:	2f78      	cmp	r7, #120	; 0x78
 8004002:	4680      	mov	r8, r0
 8004004:	469a      	mov	sl, r3
 8004006:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800400a:	d807      	bhi.n	800401c <_printf_i+0x28>
 800400c:	2f62      	cmp	r7, #98	; 0x62
 800400e:	d80a      	bhi.n	8004026 <_printf_i+0x32>
 8004010:	2f00      	cmp	r7, #0
 8004012:	f000 80d8 	beq.w	80041c6 <_printf_i+0x1d2>
 8004016:	2f58      	cmp	r7, #88	; 0x58
 8004018:	f000 80a3 	beq.w	8004162 <_printf_i+0x16e>
 800401c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004020:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004024:	e03a      	b.n	800409c <_printf_i+0xa8>
 8004026:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800402a:	2b15      	cmp	r3, #21
 800402c:	d8f6      	bhi.n	800401c <_printf_i+0x28>
 800402e:	a001      	add	r0, pc, #4	; (adr r0, 8004034 <_printf_i+0x40>)
 8004030:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004034:	0800408d 	.word	0x0800408d
 8004038:	080040a1 	.word	0x080040a1
 800403c:	0800401d 	.word	0x0800401d
 8004040:	0800401d 	.word	0x0800401d
 8004044:	0800401d 	.word	0x0800401d
 8004048:	0800401d 	.word	0x0800401d
 800404c:	080040a1 	.word	0x080040a1
 8004050:	0800401d 	.word	0x0800401d
 8004054:	0800401d 	.word	0x0800401d
 8004058:	0800401d 	.word	0x0800401d
 800405c:	0800401d 	.word	0x0800401d
 8004060:	080041ad 	.word	0x080041ad
 8004064:	080040d1 	.word	0x080040d1
 8004068:	0800418f 	.word	0x0800418f
 800406c:	0800401d 	.word	0x0800401d
 8004070:	0800401d 	.word	0x0800401d
 8004074:	080041cf 	.word	0x080041cf
 8004078:	0800401d 	.word	0x0800401d
 800407c:	080040d1 	.word	0x080040d1
 8004080:	0800401d 	.word	0x0800401d
 8004084:	0800401d 	.word	0x0800401d
 8004088:	08004197 	.word	0x08004197
 800408c:	680b      	ldr	r3, [r1, #0]
 800408e:	1d1a      	adds	r2, r3, #4
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	600a      	str	r2, [r1, #0]
 8004094:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004098:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800409c:	2301      	movs	r3, #1
 800409e:	e0a3      	b.n	80041e8 <_printf_i+0x1f4>
 80040a0:	6825      	ldr	r5, [r4, #0]
 80040a2:	6808      	ldr	r0, [r1, #0]
 80040a4:	062e      	lsls	r6, r5, #24
 80040a6:	f100 0304 	add.w	r3, r0, #4
 80040aa:	d50a      	bpl.n	80040c2 <_printf_i+0xce>
 80040ac:	6805      	ldr	r5, [r0, #0]
 80040ae:	600b      	str	r3, [r1, #0]
 80040b0:	2d00      	cmp	r5, #0
 80040b2:	da03      	bge.n	80040bc <_printf_i+0xc8>
 80040b4:	232d      	movs	r3, #45	; 0x2d
 80040b6:	426d      	negs	r5, r5
 80040b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040bc:	485e      	ldr	r0, [pc, #376]	; (8004238 <_printf_i+0x244>)
 80040be:	230a      	movs	r3, #10
 80040c0:	e019      	b.n	80040f6 <_printf_i+0x102>
 80040c2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80040c6:	6805      	ldr	r5, [r0, #0]
 80040c8:	600b      	str	r3, [r1, #0]
 80040ca:	bf18      	it	ne
 80040cc:	b22d      	sxthne	r5, r5
 80040ce:	e7ef      	b.n	80040b0 <_printf_i+0xbc>
 80040d0:	680b      	ldr	r3, [r1, #0]
 80040d2:	6825      	ldr	r5, [r4, #0]
 80040d4:	1d18      	adds	r0, r3, #4
 80040d6:	6008      	str	r0, [r1, #0]
 80040d8:	0628      	lsls	r0, r5, #24
 80040da:	d501      	bpl.n	80040e0 <_printf_i+0xec>
 80040dc:	681d      	ldr	r5, [r3, #0]
 80040de:	e002      	b.n	80040e6 <_printf_i+0xf2>
 80040e0:	0669      	lsls	r1, r5, #25
 80040e2:	d5fb      	bpl.n	80040dc <_printf_i+0xe8>
 80040e4:	881d      	ldrh	r5, [r3, #0]
 80040e6:	4854      	ldr	r0, [pc, #336]	; (8004238 <_printf_i+0x244>)
 80040e8:	2f6f      	cmp	r7, #111	; 0x6f
 80040ea:	bf0c      	ite	eq
 80040ec:	2308      	moveq	r3, #8
 80040ee:	230a      	movne	r3, #10
 80040f0:	2100      	movs	r1, #0
 80040f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80040f6:	6866      	ldr	r6, [r4, #4]
 80040f8:	60a6      	str	r6, [r4, #8]
 80040fa:	2e00      	cmp	r6, #0
 80040fc:	bfa2      	ittt	ge
 80040fe:	6821      	ldrge	r1, [r4, #0]
 8004100:	f021 0104 	bicge.w	r1, r1, #4
 8004104:	6021      	strge	r1, [r4, #0]
 8004106:	b90d      	cbnz	r5, 800410c <_printf_i+0x118>
 8004108:	2e00      	cmp	r6, #0
 800410a:	d04d      	beq.n	80041a8 <_printf_i+0x1b4>
 800410c:	4616      	mov	r6, r2
 800410e:	fbb5 f1f3 	udiv	r1, r5, r3
 8004112:	fb03 5711 	mls	r7, r3, r1, r5
 8004116:	5dc7      	ldrb	r7, [r0, r7]
 8004118:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800411c:	462f      	mov	r7, r5
 800411e:	42bb      	cmp	r3, r7
 8004120:	460d      	mov	r5, r1
 8004122:	d9f4      	bls.n	800410e <_printf_i+0x11a>
 8004124:	2b08      	cmp	r3, #8
 8004126:	d10b      	bne.n	8004140 <_printf_i+0x14c>
 8004128:	6823      	ldr	r3, [r4, #0]
 800412a:	07df      	lsls	r7, r3, #31
 800412c:	d508      	bpl.n	8004140 <_printf_i+0x14c>
 800412e:	6923      	ldr	r3, [r4, #16]
 8004130:	6861      	ldr	r1, [r4, #4]
 8004132:	4299      	cmp	r1, r3
 8004134:	bfde      	ittt	le
 8004136:	2330      	movle	r3, #48	; 0x30
 8004138:	f806 3c01 	strble.w	r3, [r6, #-1]
 800413c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004140:	1b92      	subs	r2, r2, r6
 8004142:	6122      	str	r2, [r4, #16]
 8004144:	f8cd a000 	str.w	sl, [sp]
 8004148:	464b      	mov	r3, r9
 800414a:	aa03      	add	r2, sp, #12
 800414c:	4621      	mov	r1, r4
 800414e:	4640      	mov	r0, r8
 8004150:	f7ff fee2 	bl	8003f18 <_printf_common>
 8004154:	3001      	adds	r0, #1
 8004156:	d14c      	bne.n	80041f2 <_printf_i+0x1fe>
 8004158:	f04f 30ff 	mov.w	r0, #4294967295
 800415c:	b004      	add	sp, #16
 800415e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004162:	4835      	ldr	r0, [pc, #212]	; (8004238 <_printf_i+0x244>)
 8004164:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004168:	6823      	ldr	r3, [r4, #0]
 800416a:	680e      	ldr	r6, [r1, #0]
 800416c:	061f      	lsls	r7, r3, #24
 800416e:	f856 5b04 	ldr.w	r5, [r6], #4
 8004172:	600e      	str	r6, [r1, #0]
 8004174:	d514      	bpl.n	80041a0 <_printf_i+0x1ac>
 8004176:	07d9      	lsls	r1, r3, #31
 8004178:	bf44      	itt	mi
 800417a:	f043 0320 	orrmi.w	r3, r3, #32
 800417e:	6023      	strmi	r3, [r4, #0]
 8004180:	b91d      	cbnz	r5, 800418a <_printf_i+0x196>
 8004182:	6823      	ldr	r3, [r4, #0]
 8004184:	f023 0320 	bic.w	r3, r3, #32
 8004188:	6023      	str	r3, [r4, #0]
 800418a:	2310      	movs	r3, #16
 800418c:	e7b0      	b.n	80040f0 <_printf_i+0xfc>
 800418e:	6823      	ldr	r3, [r4, #0]
 8004190:	f043 0320 	orr.w	r3, r3, #32
 8004194:	6023      	str	r3, [r4, #0]
 8004196:	2378      	movs	r3, #120	; 0x78
 8004198:	4828      	ldr	r0, [pc, #160]	; (800423c <_printf_i+0x248>)
 800419a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800419e:	e7e3      	b.n	8004168 <_printf_i+0x174>
 80041a0:	065e      	lsls	r6, r3, #25
 80041a2:	bf48      	it	mi
 80041a4:	b2ad      	uxthmi	r5, r5
 80041a6:	e7e6      	b.n	8004176 <_printf_i+0x182>
 80041a8:	4616      	mov	r6, r2
 80041aa:	e7bb      	b.n	8004124 <_printf_i+0x130>
 80041ac:	680b      	ldr	r3, [r1, #0]
 80041ae:	6826      	ldr	r6, [r4, #0]
 80041b0:	6960      	ldr	r0, [r4, #20]
 80041b2:	1d1d      	adds	r5, r3, #4
 80041b4:	600d      	str	r5, [r1, #0]
 80041b6:	0635      	lsls	r5, r6, #24
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	d501      	bpl.n	80041c0 <_printf_i+0x1cc>
 80041bc:	6018      	str	r0, [r3, #0]
 80041be:	e002      	b.n	80041c6 <_printf_i+0x1d2>
 80041c0:	0671      	lsls	r1, r6, #25
 80041c2:	d5fb      	bpl.n	80041bc <_printf_i+0x1c8>
 80041c4:	8018      	strh	r0, [r3, #0]
 80041c6:	2300      	movs	r3, #0
 80041c8:	6123      	str	r3, [r4, #16]
 80041ca:	4616      	mov	r6, r2
 80041cc:	e7ba      	b.n	8004144 <_printf_i+0x150>
 80041ce:	680b      	ldr	r3, [r1, #0]
 80041d0:	1d1a      	adds	r2, r3, #4
 80041d2:	600a      	str	r2, [r1, #0]
 80041d4:	681e      	ldr	r6, [r3, #0]
 80041d6:	6862      	ldr	r2, [r4, #4]
 80041d8:	2100      	movs	r1, #0
 80041da:	4630      	mov	r0, r6
 80041dc:	f7fc f818 	bl	8000210 <memchr>
 80041e0:	b108      	cbz	r0, 80041e6 <_printf_i+0x1f2>
 80041e2:	1b80      	subs	r0, r0, r6
 80041e4:	6060      	str	r0, [r4, #4]
 80041e6:	6863      	ldr	r3, [r4, #4]
 80041e8:	6123      	str	r3, [r4, #16]
 80041ea:	2300      	movs	r3, #0
 80041ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041f0:	e7a8      	b.n	8004144 <_printf_i+0x150>
 80041f2:	6923      	ldr	r3, [r4, #16]
 80041f4:	4632      	mov	r2, r6
 80041f6:	4649      	mov	r1, r9
 80041f8:	4640      	mov	r0, r8
 80041fa:	47d0      	blx	sl
 80041fc:	3001      	adds	r0, #1
 80041fe:	d0ab      	beq.n	8004158 <_printf_i+0x164>
 8004200:	6823      	ldr	r3, [r4, #0]
 8004202:	079b      	lsls	r3, r3, #30
 8004204:	d413      	bmi.n	800422e <_printf_i+0x23a>
 8004206:	68e0      	ldr	r0, [r4, #12]
 8004208:	9b03      	ldr	r3, [sp, #12]
 800420a:	4298      	cmp	r0, r3
 800420c:	bfb8      	it	lt
 800420e:	4618      	movlt	r0, r3
 8004210:	e7a4      	b.n	800415c <_printf_i+0x168>
 8004212:	2301      	movs	r3, #1
 8004214:	4632      	mov	r2, r6
 8004216:	4649      	mov	r1, r9
 8004218:	4640      	mov	r0, r8
 800421a:	47d0      	blx	sl
 800421c:	3001      	adds	r0, #1
 800421e:	d09b      	beq.n	8004158 <_printf_i+0x164>
 8004220:	3501      	adds	r5, #1
 8004222:	68e3      	ldr	r3, [r4, #12]
 8004224:	9903      	ldr	r1, [sp, #12]
 8004226:	1a5b      	subs	r3, r3, r1
 8004228:	42ab      	cmp	r3, r5
 800422a:	dcf2      	bgt.n	8004212 <_printf_i+0x21e>
 800422c:	e7eb      	b.n	8004206 <_printf_i+0x212>
 800422e:	2500      	movs	r5, #0
 8004230:	f104 0619 	add.w	r6, r4, #25
 8004234:	e7f5      	b.n	8004222 <_printf_i+0x22e>
 8004236:	bf00      	nop
 8004238:	08004971 	.word	0x08004971
 800423c:	08004982 	.word	0x08004982

08004240 <memcpy>:
 8004240:	440a      	add	r2, r1
 8004242:	4291      	cmp	r1, r2
 8004244:	f100 33ff 	add.w	r3, r0, #4294967295
 8004248:	d100      	bne.n	800424c <memcpy+0xc>
 800424a:	4770      	bx	lr
 800424c:	b510      	push	{r4, lr}
 800424e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004252:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004256:	4291      	cmp	r1, r2
 8004258:	d1f9      	bne.n	800424e <memcpy+0xe>
 800425a:	bd10      	pop	{r4, pc}

0800425c <memmove>:
 800425c:	4288      	cmp	r0, r1
 800425e:	b510      	push	{r4, lr}
 8004260:	eb01 0402 	add.w	r4, r1, r2
 8004264:	d902      	bls.n	800426c <memmove+0x10>
 8004266:	4284      	cmp	r4, r0
 8004268:	4623      	mov	r3, r4
 800426a:	d807      	bhi.n	800427c <memmove+0x20>
 800426c:	1e43      	subs	r3, r0, #1
 800426e:	42a1      	cmp	r1, r4
 8004270:	d008      	beq.n	8004284 <memmove+0x28>
 8004272:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004276:	f803 2f01 	strb.w	r2, [r3, #1]!
 800427a:	e7f8      	b.n	800426e <memmove+0x12>
 800427c:	4402      	add	r2, r0
 800427e:	4601      	mov	r1, r0
 8004280:	428a      	cmp	r2, r1
 8004282:	d100      	bne.n	8004286 <memmove+0x2a>
 8004284:	bd10      	pop	{r4, pc}
 8004286:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800428a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800428e:	e7f7      	b.n	8004280 <memmove+0x24>

08004290 <_free_r>:
 8004290:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004292:	2900      	cmp	r1, #0
 8004294:	d048      	beq.n	8004328 <_free_r+0x98>
 8004296:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800429a:	9001      	str	r0, [sp, #4]
 800429c:	2b00      	cmp	r3, #0
 800429e:	f1a1 0404 	sub.w	r4, r1, #4
 80042a2:	bfb8      	it	lt
 80042a4:	18e4      	addlt	r4, r4, r3
 80042a6:	f000 f8d3 	bl	8004450 <__malloc_lock>
 80042aa:	4a20      	ldr	r2, [pc, #128]	; (800432c <_free_r+0x9c>)
 80042ac:	9801      	ldr	r0, [sp, #4]
 80042ae:	6813      	ldr	r3, [r2, #0]
 80042b0:	4615      	mov	r5, r2
 80042b2:	b933      	cbnz	r3, 80042c2 <_free_r+0x32>
 80042b4:	6063      	str	r3, [r4, #4]
 80042b6:	6014      	str	r4, [r2, #0]
 80042b8:	b003      	add	sp, #12
 80042ba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80042be:	f000 b8cd 	b.w	800445c <__malloc_unlock>
 80042c2:	42a3      	cmp	r3, r4
 80042c4:	d90b      	bls.n	80042de <_free_r+0x4e>
 80042c6:	6821      	ldr	r1, [r4, #0]
 80042c8:	1862      	adds	r2, r4, r1
 80042ca:	4293      	cmp	r3, r2
 80042cc:	bf04      	itt	eq
 80042ce:	681a      	ldreq	r2, [r3, #0]
 80042d0:	685b      	ldreq	r3, [r3, #4]
 80042d2:	6063      	str	r3, [r4, #4]
 80042d4:	bf04      	itt	eq
 80042d6:	1852      	addeq	r2, r2, r1
 80042d8:	6022      	streq	r2, [r4, #0]
 80042da:	602c      	str	r4, [r5, #0]
 80042dc:	e7ec      	b.n	80042b8 <_free_r+0x28>
 80042de:	461a      	mov	r2, r3
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	b10b      	cbz	r3, 80042e8 <_free_r+0x58>
 80042e4:	42a3      	cmp	r3, r4
 80042e6:	d9fa      	bls.n	80042de <_free_r+0x4e>
 80042e8:	6811      	ldr	r1, [r2, #0]
 80042ea:	1855      	adds	r5, r2, r1
 80042ec:	42a5      	cmp	r5, r4
 80042ee:	d10b      	bne.n	8004308 <_free_r+0x78>
 80042f0:	6824      	ldr	r4, [r4, #0]
 80042f2:	4421      	add	r1, r4
 80042f4:	1854      	adds	r4, r2, r1
 80042f6:	42a3      	cmp	r3, r4
 80042f8:	6011      	str	r1, [r2, #0]
 80042fa:	d1dd      	bne.n	80042b8 <_free_r+0x28>
 80042fc:	681c      	ldr	r4, [r3, #0]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	6053      	str	r3, [r2, #4]
 8004302:	4421      	add	r1, r4
 8004304:	6011      	str	r1, [r2, #0]
 8004306:	e7d7      	b.n	80042b8 <_free_r+0x28>
 8004308:	d902      	bls.n	8004310 <_free_r+0x80>
 800430a:	230c      	movs	r3, #12
 800430c:	6003      	str	r3, [r0, #0]
 800430e:	e7d3      	b.n	80042b8 <_free_r+0x28>
 8004310:	6825      	ldr	r5, [r4, #0]
 8004312:	1961      	adds	r1, r4, r5
 8004314:	428b      	cmp	r3, r1
 8004316:	bf04      	itt	eq
 8004318:	6819      	ldreq	r1, [r3, #0]
 800431a:	685b      	ldreq	r3, [r3, #4]
 800431c:	6063      	str	r3, [r4, #4]
 800431e:	bf04      	itt	eq
 8004320:	1949      	addeq	r1, r1, r5
 8004322:	6021      	streq	r1, [r4, #0]
 8004324:	6054      	str	r4, [r2, #4]
 8004326:	e7c7      	b.n	80042b8 <_free_r+0x28>
 8004328:	b003      	add	sp, #12
 800432a:	bd30      	pop	{r4, r5, pc}
 800432c:	20000098 	.word	0x20000098

08004330 <_malloc_r>:
 8004330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004332:	1ccd      	adds	r5, r1, #3
 8004334:	f025 0503 	bic.w	r5, r5, #3
 8004338:	3508      	adds	r5, #8
 800433a:	2d0c      	cmp	r5, #12
 800433c:	bf38      	it	cc
 800433e:	250c      	movcc	r5, #12
 8004340:	2d00      	cmp	r5, #0
 8004342:	4606      	mov	r6, r0
 8004344:	db01      	blt.n	800434a <_malloc_r+0x1a>
 8004346:	42a9      	cmp	r1, r5
 8004348:	d903      	bls.n	8004352 <_malloc_r+0x22>
 800434a:	230c      	movs	r3, #12
 800434c:	6033      	str	r3, [r6, #0]
 800434e:	2000      	movs	r0, #0
 8004350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004352:	f000 f87d 	bl	8004450 <__malloc_lock>
 8004356:	4921      	ldr	r1, [pc, #132]	; (80043dc <_malloc_r+0xac>)
 8004358:	680a      	ldr	r2, [r1, #0]
 800435a:	4614      	mov	r4, r2
 800435c:	b99c      	cbnz	r4, 8004386 <_malloc_r+0x56>
 800435e:	4f20      	ldr	r7, [pc, #128]	; (80043e0 <_malloc_r+0xb0>)
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	b923      	cbnz	r3, 800436e <_malloc_r+0x3e>
 8004364:	4621      	mov	r1, r4
 8004366:	4630      	mov	r0, r6
 8004368:	f000 f862 	bl	8004430 <_sbrk_r>
 800436c:	6038      	str	r0, [r7, #0]
 800436e:	4629      	mov	r1, r5
 8004370:	4630      	mov	r0, r6
 8004372:	f000 f85d 	bl	8004430 <_sbrk_r>
 8004376:	1c43      	adds	r3, r0, #1
 8004378:	d123      	bne.n	80043c2 <_malloc_r+0x92>
 800437a:	230c      	movs	r3, #12
 800437c:	6033      	str	r3, [r6, #0]
 800437e:	4630      	mov	r0, r6
 8004380:	f000 f86c 	bl	800445c <__malloc_unlock>
 8004384:	e7e3      	b.n	800434e <_malloc_r+0x1e>
 8004386:	6823      	ldr	r3, [r4, #0]
 8004388:	1b5b      	subs	r3, r3, r5
 800438a:	d417      	bmi.n	80043bc <_malloc_r+0x8c>
 800438c:	2b0b      	cmp	r3, #11
 800438e:	d903      	bls.n	8004398 <_malloc_r+0x68>
 8004390:	6023      	str	r3, [r4, #0]
 8004392:	441c      	add	r4, r3
 8004394:	6025      	str	r5, [r4, #0]
 8004396:	e004      	b.n	80043a2 <_malloc_r+0x72>
 8004398:	6863      	ldr	r3, [r4, #4]
 800439a:	42a2      	cmp	r2, r4
 800439c:	bf0c      	ite	eq
 800439e:	600b      	streq	r3, [r1, #0]
 80043a0:	6053      	strne	r3, [r2, #4]
 80043a2:	4630      	mov	r0, r6
 80043a4:	f000 f85a 	bl	800445c <__malloc_unlock>
 80043a8:	f104 000b 	add.w	r0, r4, #11
 80043ac:	1d23      	adds	r3, r4, #4
 80043ae:	f020 0007 	bic.w	r0, r0, #7
 80043b2:	1ac2      	subs	r2, r0, r3
 80043b4:	d0cc      	beq.n	8004350 <_malloc_r+0x20>
 80043b6:	1a1b      	subs	r3, r3, r0
 80043b8:	50a3      	str	r3, [r4, r2]
 80043ba:	e7c9      	b.n	8004350 <_malloc_r+0x20>
 80043bc:	4622      	mov	r2, r4
 80043be:	6864      	ldr	r4, [r4, #4]
 80043c0:	e7cc      	b.n	800435c <_malloc_r+0x2c>
 80043c2:	1cc4      	adds	r4, r0, #3
 80043c4:	f024 0403 	bic.w	r4, r4, #3
 80043c8:	42a0      	cmp	r0, r4
 80043ca:	d0e3      	beq.n	8004394 <_malloc_r+0x64>
 80043cc:	1a21      	subs	r1, r4, r0
 80043ce:	4630      	mov	r0, r6
 80043d0:	f000 f82e 	bl	8004430 <_sbrk_r>
 80043d4:	3001      	adds	r0, #1
 80043d6:	d1dd      	bne.n	8004394 <_malloc_r+0x64>
 80043d8:	e7cf      	b.n	800437a <_malloc_r+0x4a>
 80043da:	bf00      	nop
 80043dc:	20000098 	.word	0x20000098
 80043e0:	2000009c 	.word	0x2000009c

080043e4 <_realloc_r>:
 80043e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043e6:	4607      	mov	r7, r0
 80043e8:	4614      	mov	r4, r2
 80043ea:	460e      	mov	r6, r1
 80043ec:	b921      	cbnz	r1, 80043f8 <_realloc_r+0x14>
 80043ee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80043f2:	4611      	mov	r1, r2
 80043f4:	f7ff bf9c 	b.w	8004330 <_malloc_r>
 80043f8:	b922      	cbnz	r2, 8004404 <_realloc_r+0x20>
 80043fa:	f7ff ff49 	bl	8004290 <_free_r>
 80043fe:	4625      	mov	r5, r4
 8004400:	4628      	mov	r0, r5
 8004402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004404:	f000 f830 	bl	8004468 <_malloc_usable_size_r>
 8004408:	42a0      	cmp	r0, r4
 800440a:	d20f      	bcs.n	800442c <_realloc_r+0x48>
 800440c:	4621      	mov	r1, r4
 800440e:	4638      	mov	r0, r7
 8004410:	f7ff ff8e 	bl	8004330 <_malloc_r>
 8004414:	4605      	mov	r5, r0
 8004416:	2800      	cmp	r0, #0
 8004418:	d0f2      	beq.n	8004400 <_realloc_r+0x1c>
 800441a:	4631      	mov	r1, r6
 800441c:	4622      	mov	r2, r4
 800441e:	f7ff ff0f 	bl	8004240 <memcpy>
 8004422:	4631      	mov	r1, r6
 8004424:	4638      	mov	r0, r7
 8004426:	f7ff ff33 	bl	8004290 <_free_r>
 800442a:	e7e9      	b.n	8004400 <_realloc_r+0x1c>
 800442c:	4635      	mov	r5, r6
 800442e:	e7e7      	b.n	8004400 <_realloc_r+0x1c>

08004430 <_sbrk_r>:
 8004430:	b538      	push	{r3, r4, r5, lr}
 8004432:	4d06      	ldr	r5, [pc, #24]	; (800444c <_sbrk_r+0x1c>)
 8004434:	2300      	movs	r3, #0
 8004436:	4604      	mov	r4, r0
 8004438:	4608      	mov	r0, r1
 800443a:	602b      	str	r3, [r5, #0]
 800443c:	f7fd fb44 	bl	8001ac8 <_sbrk>
 8004440:	1c43      	adds	r3, r0, #1
 8004442:	d102      	bne.n	800444a <_sbrk_r+0x1a>
 8004444:	682b      	ldr	r3, [r5, #0]
 8004446:	b103      	cbz	r3, 800444a <_sbrk_r+0x1a>
 8004448:	6023      	str	r3, [r4, #0]
 800444a:	bd38      	pop	{r3, r4, r5, pc}
 800444c:	200000fc 	.word	0x200000fc

08004450 <__malloc_lock>:
 8004450:	4801      	ldr	r0, [pc, #4]	; (8004458 <__malloc_lock+0x8>)
 8004452:	f000 b811 	b.w	8004478 <__retarget_lock_acquire_recursive>
 8004456:	bf00      	nop
 8004458:	20000104 	.word	0x20000104

0800445c <__malloc_unlock>:
 800445c:	4801      	ldr	r0, [pc, #4]	; (8004464 <__malloc_unlock+0x8>)
 800445e:	f000 b80c 	b.w	800447a <__retarget_lock_release_recursive>
 8004462:	bf00      	nop
 8004464:	20000104 	.word	0x20000104

08004468 <_malloc_usable_size_r>:
 8004468:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800446c:	1f18      	subs	r0, r3, #4
 800446e:	2b00      	cmp	r3, #0
 8004470:	bfbc      	itt	lt
 8004472:	580b      	ldrlt	r3, [r1, r0]
 8004474:	18c0      	addlt	r0, r0, r3
 8004476:	4770      	bx	lr

08004478 <__retarget_lock_acquire_recursive>:
 8004478:	4770      	bx	lr

0800447a <__retarget_lock_release_recursive>:
 800447a:	4770      	bx	lr

0800447c <round>:
 800447c:	ec51 0b10 	vmov	r0, r1, d0
 8004480:	b570      	push	{r4, r5, r6, lr}
 8004482:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8004486:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800448a:	2c13      	cmp	r4, #19
 800448c:	ee10 2a10 	vmov	r2, s0
 8004490:	460b      	mov	r3, r1
 8004492:	dc19      	bgt.n	80044c8 <round+0x4c>
 8004494:	2c00      	cmp	r4, #0
 8004496:	da09      	bge.n	80044ac <round+0x30>
 8004498:	3401      	adds	r4, #1
 800449a:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800449e:	d103      	bne.n	80044a8 <round+0x2c>
 80044a0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80044a4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80044a8:	2100      	movs	r1, #0
 80044aa:	e028      	b.n	80044fe <round+0x82>
 80044ac:	4d15      	ldr	r5, [pc, #84]	; (8004504 <round+0x88>)
 80044ae:	4125      	asrs	r5, r4
 80044b0:	ea01 0605 	and.w	r6, r1, r5
 80044b4:	4332      	orrs	r2, r6
 80044b6:	d00e      	beq.n	80044d6 <round+0x5a>
 80044b8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80044bc:	fa42 f404 	asr.w	r4, r2, r4
 80044c0:	4423      	add	r3, r4
 80044c2:	ea23 0305 	bic.w	r3, r3, r5
 80044c6:	e7ef      	b.n	80044a8 <round+0x2c>
 80044c8:	2c33      	cmp	r4, #51	; 0x33
 80044ca:	dd07      	ble.n	80044dc <round+0x60>
 80044cc:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80044d0:	d101      	bne.n	80044d6 <round+0x5a>
 80044d2:	f7fb fef3 	bl	80002bc <__adddf3>
 80044d6:	ec41 0b10 	vmov	d0, r0, r1
 80044da:	bd70      	pop	{r4, r5, r6, pc}
 80044dc:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 80044e0:	f04f 35ff 	mov.w	r5, #4294967295
 80044e4:	40f5      	lsrs	r5, r6
 80044e6:	4228      	tst	r0, r5
 80044e8:	d0f5      	beq.n	80044d6 <round+0x5a>
 80044ea:	2101      	movs	r1, #1
 80044ec:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 80044f0:	fa01 f404 	lsl.w	r4, r1, r4
 80044f4:	1912      	adds	r2, r2, r4
 80044f6:	bf28      	it	cs
 80044f8:	185b      	addcs	r3, r3, r1
 80044fa:	ea22 0105 	bic.w	r1, r2, r5
 80044fe:	4608      	mov	r0, r1
 8004500:	4619      	mov	r1, r3
 8004502:	e7e8      	b.n	80044d6 <round+0x5a>
 8004504:	000fffff 	.word	0x000fffff

08004508 <log>:
 8004508:	b538      	push	{r3, r4, r5, lr}
 800450a:	ed2d 8b02 	vpush	{d8}
 800450e:	ec55 4b10 	vmov	r4, r5, d0
 8004512:	f000 f841 	bl	8004598 <__ieee754_log>
 8004516:	4b1e      	ldr	r3, [pc, #120]	; (8004590 <log+0x88>)
 8004518:	eeb0 8a40 	vmov.f32	s16, s0
 800451c:	eef0 8a60 	vmov.f32	s17, s1
 8004520:	f993 3000 	ldrsb.w	r3, [r3]
 8004524:	3301      	adds	r3, #1
 8004526:	d01a      	beq.n	800455e <log+0x56>
 8004528:	4622      	mov	r2, r4
 800452a:	462b      	mov	r3, r5
 800452c:	4620      	mov	r0, r4
 800452e:	4629      	mov	r1, r5
 8004530:	f7fc fb14 	bl	8000b5c <__aeabi_dcmpun>
 8004534:	b998      	cbnz	r0, 800455e <log+0x56>
 8004536:	2200      	movs	r2, #0
 8004538:	2300      	movs	r3, #0
 800453a:	4620      	mov	r0, r4
 800453c:	4629      	mov	r1, r5
 800453e:	f7fc fb03 	bl	8000b48 <__aeabi_dcmpgt>
 8004542:	b960      	cbnz	r0, 800455e <log+0x56>
 8004544:	2200      	movs	r2, #0
 8004546:	2300      	movs	r3, #0
 8004548:	4620      	mov	r0, r4
 800454a:	4629      	mov	r1, r5
 800454c:	f7fc fad4 	bl	8000af8 <__aeabi_dcmpeq>
 8004550:	b160      	cbz	r0, 800456c <log+0x64>
 8004552:	f7ff fb33 	bl	8003bbc <__errno>
 8004556:	ed9f 8b0c 	vldr	d8, [pc, #48]	; 8004588 <log+0x80>
 800455a:	2322      	movs	r3, #34	; 0x22
 800455c:	6003      	str	r3, [r0, #0]
 800455e:	eeb0 0a48 	vmov.f32	s0, s16
 8004562:	eef0 0a68 	vmov.f32	s1, s17
 8004566:	ecbd 8b02 	vpop	{d8}
 800456a:	bd38      	pop	{r3, r4, r5, pc}
 800456c:	f7ff fb26 	bl	8003bbc <__errno>
 8004570:	ecbd 8b02 	vpop	{d8}
 8004574:	2321      	movs	r3, #33	; 0x21
 8004576:	6003      	str	r3, [r0, #0]
 8004578:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800457c:	4805      	ldr	r0, [pc, #20]	; (8004594 <log+0x8c>)
 800457e:	f000 b9c7 	b.w	8004910 <nan>
 8004582:	bf00      	nop
 8004584:	f3af 8000 	nop.w
 8004588:	00000000 	.word	0x00000000
 800458c:	fff00000 	.word	0xfff00000
 8004590:	20000074 	.word	0x20000074
 8004594:	08004965 	.word	0x08004965

08004598 <__ieee754_log>:
 8004598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800459c:	ec51 0b10 	vmov	r0, r1, d0
 80045a0:	ed2d 8b04 	vpush	{d8-d9}
 80045a4:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80045a8:	b083      	sub	sp, #12
 80045aa:	460d      	mov	r5, r1
 80045ac:	da29      	bge.n	8004602 <__ieee754_log+0x6a>
 80045ae:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80045b2:	4303      	orrs	r3, r0
 80045b4:	ee10 2a10 	vmov	r2, s0
 80045b8:	d10c      	bne.n	80045d4 <__ieee754_log+0x3c>
 80045ba:	49cf      	ldr	r1, [pc, #828]	; (80048f8 <__ieee754_log+0x360>)
 80045bc:	2200      	movs	r2, #0
 80045be:	2300      	movs	r3, #0
 80045c0:	2000      	movs	r0, #0
 80045c2:	f7fc f95b 	bl	800087c <__aeabi_ddiv>
 80045c6:	ec41 0b10 	vmov	d0, r0, r1
 80045ca:	b003      	add	sp, #12
 80045cc:	ecbd 8b04 	vpop	{d8-d9}
 80045d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045d4:	2900      	cmp	r1, #0
 80045d6:	da05      	bge.n	80045e4 <__ieee754_log+0x4c>
 80045d8:	460b      	mov	r3, r1
 80045da:	f7fb fe6d 	bl	80002b8 <__aeabi_dsub>
 80045de:	2200      	movs	r2, #0
 80045e0:	2300      	movs	r3, #0
 80045e2:	e7ee      	b.n	80045c2 <__ieee754_log+0x2a>
 80045e4:	4bc5      	ldr	r3, [pc, #788]	; (80048fc <__ieee754_log+0x364>)
 80045e6:	2200      	movs	r2, #0
 80045e8:	f7fc f81e 	bl	8000628 <__aeabi_dmul>
 80045ec:	f06f 0335 	mvn.w	r3, #53	; 0x35
 80045f0:	460d      	mov	r5, r1
 80045f2:	4ac3      	ldr	r2, [pc, #780]	; (8004900 <__ieee754_log+0x368>)
 80045f4:	4295      	cmp	r5, r2
 80045f6:	dd06      	ble.n	8004606 <__ieee754_log+0x6e>
 80045f8:	4602      	mov	r2, r0
 80045fa:	460b      	mov	r3, r1
 80045fc:	f7fb fe5e 	bl	80002bc <__adddf3>
 8004600:	e7e1      	b.n	80045c6 <__ieee754_log+0x2e>
 8004602:	2300      	movs	r3, #0
 8004604:	e7f5      	b.n	80045f2 <__ieee754_log+0x5a>
 8004606:	152c      	asrs	r4, r5, #20
 8004608:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800460c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8004610:	441c      	add	r4, r3
 8004612:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8004616:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800461a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800461e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8004622:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8004626:	ea42 0105 	orr.w	r1, r2, r5
 800462a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800462e:	2200      	movs	r2, #0
 8004630:	4bb4      	ldr	r3, [pc, #720]	; (8004904 <__ieee754_log+0x36c>)
 8004632:	f7fb fe41 	bl	80002b8 <__aeabi_dsub>
 8004636:	1cab      	adds	r3, r5, #2
 8004638:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800463c:	2b02      	cmp	r3, #2
 800463e:	4682      	mov	sl, r0
 8004640:	468b      	mov	fp, r1
 8004642:	f04f 0200 	mov.w	r2, #0
 8004646:	dc53      	bgt.n	80046f0 <__ieee754_log+0x158>
 8004648:	2300      	movs	r3, #0
 800464a:	f7fc fa55 	bl	8000af8 <__aeabi_dcmpeq>
 800464e:	b1d0      	cbz	r0, 8004686 <__ieee754_log+0xee>
 8004650:	2c00      	cmp	r4, #0
 8004652:	f000 8122 	beq.w	800489a <__ieee754_log+0x302>
 8004656:	4620      	mov	r0, r4
 8004658:	f7fb ff7c 	bl	8000554 <__aeabi_i2d>
 800465c:	a390      	add	r3, pc, #576	; (adr r3, 80048a0 <__ieee754_log+0x308>)
 800465e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004662:	4606      	mov	r6, r0
 8004664:	460f      	mov	r7, r1
 8004666:	f7fb ffdf 	bl	8000628 <__aeabi_dmul>
 800466a:	a38f      	add	r3, pc, #572	; (adr r3, 80048a8 <__ieee754_log+0x310>)
 800466c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004670:	4604      	mov	r4, r0
 8004672:	460d      	mov	r5, r1
 8004674:	4630      	mov	r0, r6
 8004676:	4639      	mov	r1, r7
 8004678:	f7fb ffd6 	bl	8000628 <__aeabi_dmul>
 800467c:	4602      	mov	r2, r0
 800467e:	460b      	mov	r3, r1
 8004680:	4620      	mov	r0, r4
 8004682:	4629      	mov	r1, r5
 8004684:	e7ba      	b.n	80045fc <__ieee754_log+0x64>
 8004686:	a38a      	add	r3, pc, #552	; (adr r3, 80048b0 <__ieee754_log+0x318>)
 8004688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800468c:	4650      	mov	r0, sl
 800468e:	4659      	mov	r1, fp
 8004690:	f7fb ffca 	bl	8000628 <__aeabi_dmul>
 8004694:	4602      	mov	r2, r0
 8004696:	460b      	mov	r3, r1
 8004698:	2000      	movs	r0, #0
 800469a:	499b      	ldr	r1, [pc, #620]	; (8004908 <__ieee754_log+0x370>)
 800469c:	f7fb fe0c 	bl	80002b8 <__aeabi_dsub>
 80046a0:	4652      	mov	r2, sl
 80046a2:	4606      	mov	r6, r0
 80046a4:	460f      	mov	r7, r1
 80046a6:	465b      	mov	r3, fp
 80046a8:	4650      	mov	r0, sl
 80046aa:	4659      	mov	r1, fp
 80046ac:	f7fb ffbc 	bl	8000628 <__aeabi_dmul>
 80046b0:	4602      	mov	r2, r0
 80046b2:	460b      	mov	r3, r1
 80046b4:	4630      	mov	r0, r6
 80046b6:	4639      	mov	r1, r7
 80046b8:	f7fb ffb6 	bl	8000628 <__aeabi_dmul>
 80046bc:	4606      	mov	r6, r0
 80046be:	460f      	mov	r7, r1
 80046c0:	b914      	cbnz	r4, 80046c8 <__ieee754_log+0x130>
 80046c2:	4632      	mov	r2, r6
 80046c4:	463b      	mov	r3, r7
 80046c6:	e0a2      	b.n	800480e <__ieee754_log+0x276>
 80046c8:	4620      	mov	r0, r4
 80046ca:	f7fb ff43 	bl	8000554 <__aeabi_i2d>
 80046ce:	a374      	add	r3, pc, #464	; (adr r3, 80048a0 <__ieee754_log+0x308>)
 80046d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046d4:	4680      	mov	r8, r0
 80046d6:	4689      	mov	r9, r1
 80046d8:	f7fb ffa6 	bl	8000628 <__aeabi_dmul>
 80046dc:	a372      	add	r3, pc, #456	; (adr r3, 80048a8 <__ieee754_log+0x310>)
 80046de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046e2:	4604      	mov	r4, r0
 80046e4:	460d      	mov	r5, r1
 80046e6:	4640      	mov	r0, r8
 80046e8:	4649      	mov	r1, r9
 80046ea:	f7fb ff9d 	bl	8000628 <__aeabi_dmul>
 80046ee:	e0a7      	b.n	8004840 <__ieee754_log+0x2a8>
 80046f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80046f4:	f7fb fde2 	bl	80002bc <__adddf3>
 80046f8:	4602      	mov	r2, r0
 80046fa:	460b      	mov	r3, r1
 80046fc:	4650      	mov	r0, sl
 80046fe:	4659      	mov	r1, fp
 8004700:	f7fc f8bc 	bl	800087c <__aeabi_ddiv>
 8004704:	ec41 0b18 	vmov	d8, r0, r1
 8004708:	4620      	mov	r0, r4
 800470a:	f7fb ff23 	bl	8000554 <__aeabi_i2d>
 800470e:	ec53 2b18 	vmov	r2, r3, d8
 8004712:	ec41 0b19 	vmov	d9, r0, r1
 8004716:	ec51 0b18 	vmov	r0, r1, d8
 800471a:	f7fb ff85 	bl	8000628 <__aeabi_dmul>
 800471e:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8004722:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 8004726:	9301      	str	r3, [sp, #4]
 8004728:	4602      	mov	r2, r0
 800472a:	460b      	mov	r3, r1
 800472c:	4680      	mov	r8, r0
 800472e:	4689      	mov	r9, r1
 8004730:	f7fb ff7a 	bl	8000628 <__aeabi_dmul>
 8004734:	a360      	add	r3, pc, #384	; (adr r3, 80048b8 <__ieee754_log+0x320>)
 8004736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800473a:	4606      	mov	r6, r0
 800473c:	460f      	mov	r7, r1
 800473e:	f7fb ff73 	bl	8000628 <__aeabi_dmul>
 8004742:	a35f      	add	r3, pc, #380	; (adr r3, 80048c0 <__ieee754_log+0x328>)
 8004744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004748:	f7fb fdb8 	bl	80002bc <__adddf3>
 800474c:	4632      	mov	r2, r6
 800474e:	463b      	mov	r3, r7
 8004750:	f7fb ff6a 	bl	8000628 <__aeabi_dmul>
 8004754:	a35c      	add	r3, pc, #368	; (adr r3, 80048c8 <__ieee754_log+0x330>)
 8004756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800475a:	f7fb fdaf 	bl	80002bc <__adddf3>
 800475e:	4632      	mov	r2, r6
 8004760:	463b      	mov	r3, r7
 8004762:	f7fb ff61 	bl	8000628 <__aeabi_dmul>
 8004766:	a35a      	add	r3, pc, #360	; (adr r3, 80048d0 <__ieee754_log+0x338>)
 8004768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800476c:	f7fb fda6 	bl	80002bc <__adddf3>
 8004770:	4642      	mov	r2, r8
 8004772:	464b      	mov	r3, r9
 8004774:	f7fb ff58 	bl	8000628 <__aeabi_dmul>
 8004778:	a357      	add	r3, pc, #348	; (adr r3, 80048d8 <__ieee754_log+0x340>)
 800477a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800477e:	4680      	mov	r8, r0
 8004780:	4689      	mov	r9, r1
 8004782:	4630      	mov	r0, r6
 8004784:	4639      	mov	r1, r7
 8004786:	f7fb ff4f 	bl	8000628 <__aeabi_dmul>
 800478a:	a355      	add	r3, pc, #340	; (adr r3, 80048e0 <__ieee754_log+0x348>)
 800478c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004790:	f7fb fd94 	bl	80002bc <__adddf3>
 8004794:	4632      	mov	r2, r6
 8004796:	463b      	mov	r3, r7
 8004798:	f7fb ff46 	bl	8000628 <__aeabi_dmul>
 800479c:	a352      	add	r3, pc, #328	; (adr r3, 80048e8 <__ieee754_log+0x350>)
 800479e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a2:	f7fb fd8b 	bl	80002bc <__adddf3>
 80047a6:	4632      	mov	r2, r6
 80047a8:	463b      	mov	r3, r7
 80047aa:	f7fb ff3d 	bl	8000628 <__aeabi_dmul>
 80047ae:	460b      	mov	r3, r1
 80047b0:	4602      	mov	r2, r0
 80047b2:	4649      	mov	r1, r9
 80047b4:	4640      	mov	r0, r8
 80047b6:	f7fb fd81 	bl	80002bc <__adddf3>
 80047ba:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80047be:	9b01      	ldr	r3, [sp, #4]
 80047c0:	3551      	adds	r5, #81	; 0x51
 80047c2:	431d      	orrs	r5, r3
 80047c4:	2d00      	cmp	r5, #0
 80047c6:	4680      	mov	r8, r0
 80047c8:	4689      	mov	r9, r1
 80047ca:	dd48      	ble.n	800485e <__ieee754_log+0x2c6>
 80047cc:	4b4e      	ldr	r3, [pc, #312]	; (8004908 <__ieee754_log+0x370>)
 80047ce:	2200      	movs	r2, #0
 80047d0:	4650      	mov	r0, sl
 80047d2:	4659      	mov	r1, fp
 80047d4:	f7fb ff28 	bl	8000628 <__aeabi_dmul>
 80047d8:	4652      	mov	r2, sl
 80047da:	465b      	mov	r3, fp
 80047dc:	f7fb ff24 	bl	8000628 <__aeabi_dmul>
 80047e0:	4602      	mov	r2, r0
 80047e2:	460b      	mov	r3, r1
 80047e4:	4606      	mov	r6, r0
 80047e6:	460f      	mov	r7, r1
 80047e8:	4640      	mov	r0, r8
 80047ea:	4649      	mov	r1, r9
 80047ec:	f7fb fd66 	bl	80002bc <__adddf3>
 80047f0:	ec53 2b18 	vmov	r2, r3, d8
 80047f4:	f7fb ff18 	bl	8000628 <__aeabi_dmul>
 80047f8:	4680      	mov	r8, r0
 80047fa:	4689      	mov	r9, r1
 80047fc:	b964      	cbnz	r4, 8004818 <__ieee754_log+0x280>
 80047fe:	4602      	mov	r2, r0
 8004800:	460b      	mov	r3, r1
 8004802:	4630      	mov	r0, r6
 8004804:	4639      	mov	r1, r7
 8004806:	f7fb fd57 	bl	80002b8 <__aeabi_dsub>
 800480a:	4602      	mov	r2, r0
 800480c:	460b      	mov	r3, r1
 800480e:	4650      	mov	r0, sl
 8004810:	4659      	mov	r1, fp
 8004812:	f7fb fd51 	bl	80002b8 <__aeabi_dsub>
 8004816:	e6d6      	b.n	80045c6 <__ieee754_log+0x2e>
 8004818:	a321      	add	r3, pc, #132	; (adr r3, 80048a0 <__ieee754_log+0x308>)
 800481a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800481e:	ec51 0b19 	vmov	r0, r1, d9
 8004822:	f7fb ff01 	bl	8000628 <__aeabi_dmul>
 8004826:	a320      	add	r3, pc, #128	; (adr r3, 80048a8 <__ieee754_log+0x310>)
 8004828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800482c:	4604      	mov	r4, r0
 800482e:	460d      	mov	r5, r1
 8004830:	ec51 0b19 	vmov	r0, r1, d9
 8004834:	f7fb fef8 	bl	8000628 <__aeabi_dmul>
 8004838:	4642      	mov	r2, r8
 800483a:	464b      	mov	r3, r9
 800483c:	f7fb fd3e 	bl	80002bc <__adddf3>
 8004840:	4602      	mov	r2, r0
 8004842:	460b      	mov	r3, r1
 8004844:	4630      	mov	r0, r6
 8004846:	4639      	mov	r1, r7
 8004848:	f7fb fd36 	bl	80002b8 <__aeabi_dsub>
 800484c:	4652      	mov	r2, sl
 800484e:	465b      	mov	r3, fp
 8004850:	f7fb fd32 	bl	80002b8 <__aeabi_dsub>
 8004854:	4602      	mov	r2, r0
 8004856:	460b      	mov	r3, r1
 8004858:	4620      	mov	r0, r4
 800485a:	4629      	mov	r1, r5
 800485c:	e7d9      	b.n	8004812 <__ieee754_log+0x27a>
 800485e:	4602      	mov	r2, r0
 8004860:	460b      	mov	r3, r1
 8004862:	4650      	mov	r0, sl
 8004864:	4659      	mov	r1, fp
 8004866:	f7fb fd27 	bl	80002b8 <__aeabi_dsub>
 800486a:	ec53 2b18 	vmov	r2, r3, d8
 800486e:	f7fb fedb 	bl	8000628 <__aeabi_dmul>
 8004872:	4606      	mov	r6, r0
 8004874:	460f      	mov	r7, r1
 8004876:	2c00      	cmp	r4, #0
 8004878:	f43f af23 	beq.w	80046c2 <__ieee754_log+0x12a>
 800487c:	a308      	add	r3, pc, #32	; (adr r3, 80048a0 <__ieee754_log+0x308>)
 800487e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004882:	ec51 0b19 	vmov	r0, r1, d9
 8004886:	f7fb fecf 	bl	8000628 <__aeabi_dmul>
 800488a:	a307      	add	r3, pc, #28	; (adr r3, 80048a8 <__ieee754_log+0x310>)
 800488c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004890:	4604      	mov	r4, r0
 8004892:	460d      	mov	r5, r1
 8004894:	ec51 0b19 	vmov	r0, r1, d9
 8004898:	e727      	b.n	80046ea <__ieee754_log+0x152>
 800489a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 80048f0 <__ieee754_log+0x358>
 800489e:	e694      	b.n	80045ca <__ieee754_log+0x32>
 80048a0:	fee00000 	.word	0xfee00000
 80048a4:	3fe62e42 	.word	0x3fe62e42
 80048a8:	35793c76 	.word	0x35793c76
 80048ac:	3dea39ef 	.word	0x3dea39ef
 80048b0:	55555555 	.word	0x55555555
 80048b4:	3fd55555 	.word	0x3fd55555
 80048b8:	df3e5244 	.word	0xdf3e5244
 80048bc:	3fc2f112 	.word	0x3fc2f112
 80048c0:	96cb03de 	.word	0x96cb03de
 80048c4:	3fc74664 	.word	0x3fc74664
 80048c8:	94229359 	.word	0x94229359
 80048cc:	3fd24924 	.word	0x3fd24924
 80048d0:	55555593 	.word	0x55555593
 80048d4:	3fe55555 	.word	0x3fe55555
 80048d8:	d078c69f 	.word	0xd078c69f
 80048dc:	3fc39a09 	.word	0x3fc39a09
 80048e0:	1d8e78af 	.word	0x1d8e78af
 80048e4:	3fcc71c5 	.word	0x3fcc71c5
 80048e8:	9997fa04 	.word	0x9997fa04
 80048ec:	3fd99999 	.word	0x3fd99999
	...
 80048f8:	c3500000 	.word	0xc3500000
 80048fc:	43500000 	.word	0x43500000
 8004900:	7fefffff 	.word	0x7fefffff
 8004904:	3ff00000 	.word	0x3ff00000
 8004908:	3fe00000 	.word	0x3fe00000
 800490c:	00000000 	.word	0x00000000

08004910 <nan>:
 8004910:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8004918 <nan+0x8>
 8004914:	4770      	bx	lr
 8004916:	bf00      	nop
 8004918:	00000000 	.word	0x00000000
 800491c:	7ff80000 	.word	0x7ff80000

08004920 <_init>:
 8004920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004922:	bf00      	nop
 8004924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004926:	bc08      	pop	{r3}
 8004928:	469e      	mov	lr, r3
 800492a:	4770      	bx	lr

0800492c <_fini>:
 800492c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800492e:	bf00      	nop
 8004930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004932:	bc08      	pop	{r3}
 8004934:	469e      	mov	lr, r3
 8004936:	4770      	bx	lr
