

================================================================
== Vitis HLS Report for 'consumer_Pipeline_VITIS_LOOP_15_1'
================================================================
* Date:           Fri Jan  9 14:22:47 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.665 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasRay_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%muxLogicCE_to_n_read = muxlogic"   --->   Operation 7 'muxlogic' 'muxLogicCE_to_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n" [./basic_helper.hpp:13->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 8 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln0 = muxlogic i31 0"   --->   Operation 9 'muxlogic' 'muxLogicData_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln0 = muxlogic i31 %i"   --->   Operation 10 'muxlogic' 'muxLogicAddr_to_store_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.40ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc.i" [./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 12 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_load = muxlogic i31 %i"   --->   Operation 13 'muxlogic' 'MuxLogicAddr_to_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 14 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i31 %i_load" [./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 15 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.66ns)   --->   "%icmp_ln15 = icmp_slt  i32 %zext_ln15, i32 %n_read" [./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 16 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %consumer.exit.exitStub, void %for.inc.split.i" [./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 17 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.86ns)   --->   "%add_ln15 = add i31 %i_load, i31 1" [./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 18 'add' 'add_ln15' <Predicate = (icmp_ln15)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln15 = muxlogic i31 %add_ln15"   --->   Operation 19 'muxlogic' 'muxLogicData_to_store_ln15' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln15 = muxlogic i31 %i"   --->   Operation 20 'muxlogic' 'muxLogicAddr_to_store_ln15' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.40ns)   --->   "%store_ln15 = store i31 %add_ln15, i31 %i" [./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 21 'store' 'store_ln15' <Predicate = (icmp_ln15)> <Delay = 0.40>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.75>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [./basic_helper.hpp:16->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 22 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 23 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_0 = muxlogic"   --->   Operation 24 'muxlogic' 'muxLogicCE_to_p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.75ns)   --->   "%p_0 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %dualInfeasRay_SVfifo_i" [./basic_helper.hpp:17->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 25 'read' 'p_0' <Predicate = true> <Delay = 0.75> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.inc.i" [./basic_helper.hpp:15->./Compute_Primal_Infeasibility.hpp:71->Infeasi_Res_S2.cpp:95]   --->   Operation 26 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dualInfeasRay_SVfifo_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca       ) [ 010]
specinterface_ln0          (specinterface) [ 000]
muxLogicCE_to_n_read       (muxlogic     ) [ 000]
n_read                     (read         ) [ 000]
muxLogicData_to_store_ln0  (muxlogic     ) [ 000]
muxLogicAddr_to_store_ln0  (muxlogic     ) [ 000]
store_ln0                  (store        ) [ 000]
br_ln15                    (br           ) [ 000]
MuxLogicAddr_to_i_load     (muxlogic     ) [ 000]
i_load                     (load         ) [ 000]
zext_ln15                  (zext         ) [ 000]
icmp_ln15                  (icmp         ) [ 010]
br_ln15                    (br           ) [ 000]
add_ln15                   (add          ) [ 000]
muxLogicData_to_store_ln15 (muxlogic     ) [ 000]
muxLogicAddr_to_store_ln15 (muxlogic     ) [ 000]
store_ln15                 (store        ) [ 000]
specpipeline_ln16          (specpipeline ) [ 000]
specloopname_ln15          (specloopname ) [ 000]
muxLogicCE_to_p_0          (muxlogic     ) [ 000]
p_0                        (read         ) [ 000]
br_ln15                    (br           ) [ 000]
ret_ln0                    (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="n">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dualInfeasRay_SVfifo_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dualInfeasRay_SVfifo_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="i_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="n_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="p_0_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="512" slack="0"/>
<pin id="42" dir="0" index="1" bw="512" slack="0"/>
<pin id="43" dir="1" index="2" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="muxLogicCE_to_n_read_fu_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_n_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="muxLogicData_to_store_ln0_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="muxLogicAddr_to_store_ln0_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="31" slack="0"/>
<pin id="54" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln0/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="store_ln0_store_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="1" slack="0"/>
<pin id="57" dir="0" index="1" bw="31" slack="0"/>
<pin id="58" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="MuxLogicAddr_to_i_load_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="31" slack="0"/>
<pin id="62" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_i_load/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="i_load_load_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="31" slack="0"/>
<pin id="65" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln15_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="31" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="icmp_ln15_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="31" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="add_ln15_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="31" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="muxLogicData_to_store_ln15_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="31" slack="0"/>
<pin id="84" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln15/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="muxLogicAddr_to_store_ln15_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="31" slack="0"/>
<pin id="88" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln15/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln15_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="31" slack="0"/>
<pin id="91" dir="0" index="1" bw="31" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="muxLogicCE_to_p_0_fu_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_p_0/2 "/>
</bind>
</comp>

<comp id="96" class="1005" name="i_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="31" slack="0"/>
<pin id="98" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="38"><net_src comp="16" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="28" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="69"><net_src comp="63" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="66" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="34" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="63" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="76" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="76" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="30" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="101"><net_src comp="96" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="102"><net_src comp="96" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="104"><net_src comp="96" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="105"><net_src comp="96" pin="1"/><net_sink comp="89" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: consumer_Pipeline_VITIS_LOOP_15_1 : n | {1 }
	Port: consumer_Pipeline_VITIS_LOOP_15_1 : dualInfeasRay_SVfifo_i | {2 }
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln0 : 1
		store_ln0 : 1
		MuxLogicAddr_to_i_load : 1
		i_load : 1
		zext_ln15 : 2
		icmp_ln15 : 3
		br_ln15 : 4
		add_ln15 : 2
		muxLogicData_to_store_ln15 : 3
		muxLogicAddr_to_store_ln15 : 1
		store_ln15 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|    add   |          add_ln15_fu_76          |    0    |    31   |
|----------|----------------------------------|---------|---------|
|   icmp   |          icmp_ln15_fu_70         |    0    |    16   |
|----------|----------------------------------|---------|---------|
|   read   |         n_read_read_fu_34        |    0    |    0    |
|          |          p_0_read_fu_40          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |    muxLogicCE_to_n_read_fu_46    |    0    |    0    |
|          |  muxLogicData_to_store_ln0_fu_48 |    0    |    0    |
|          |  muxLogicAddr_to_store_ln0_fu_52 |    0    |    0    |
| muxlogic |   MuxLogicAddr_to_i_load_fu_60   |    0    |    0    |
|          | muxLogicData_to_store_ln15_fu_82 |    0    |    0    |
|          | muxLogicAddr_to_store_ln15_fu_86 |    0    |    0    |
|          |      muxLogicCE_to_p_0_fu_94     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |          zext_ln15_fu_66         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    47   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------+--------+
|        |   FF   |
+--------+--------+
|i_reg_96|   31   |
+--------+--------+
|  Total |   31   |
+--------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   47   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   31   |    -   |
+-----------+--------+--------+
|   Total   |   31   |   47   |
+-----------+--------+--------+
