/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [22:0] _01_;
  wire [4:0] _02_;
  reg [5:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [19:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [11:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  reg [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire [11:0] celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire [6:0] celloutsig_0_38z;
  wire [21:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_40z;
  wire [16:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [11:0] celloutsig_0_45z;
  wire [36:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [13:0] celloutsig_0_48z;
  wire [5:0] celloutsig_0_49z;
  wire celloutsig_0_51z;
  wire [8:0] celloutsig_0_52z;
  wire [3:0] celloutsig_0_57z;
  wire [7:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [34:0] celloutsig_0_62z;
  wire celloutsig_0_66z;
  wire celloutsig_0_67z;
  wire [4:0] celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [42:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [15:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_4z & celloutsig_1_9z[1]);
  assign celloutsig_1_19z = ~(celloutsig_1_6z[6] & celloutsig_1_4z);
  assign celloutsig_0_12z = ~(celloutsig_0_0z & celloutsig_0_11z[12]);
  assign celloutsig_0_17z = ~(1'h1 & _00_);
  assign celloutsig_0_21z = ~(celloutsig_0_1z[5] & 1'h1);
  assign celloutsig_0_43z = !(1'h1 ? celloutsig_0_24z[1] : celloutsig_0_10z);
  assign celloutsig_0_47z = !(celloutsig_0_13z[4] ? celloutsig_0_19z[3] : celloutsig_0_28z[1]);
  assign celloutsig_1_4z = !(in_data[163] ? celloutsig_1_1z[0] : celloutsig_1_3z);
  assign celloutsig_0_10z = !(celloutsig_0_1z[1] ? celloutsig_0_1z[5] : celloutsig_0_3z);
  assign celloutsig_0_67z = ~(celloutsig_0_19z[1] ^ celloutsig_0_28z[1]);
  assign celloutsig_0_48z = { celloutsig_0_39z[20], celloutsig_0_47z, celloutsig_0_29z } + { celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_0_58z = { celloutsig_0_45z[7:1], celloutsig_0_43z } + celloutsig_0_46z[27:20];
  assign celloutsig_1_1z = celloutsig_1_0z[10:4] + celloutsig_1_0z[7:1];
  assign celloutsig_1_10z = { celloutsig_1_0z[10], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_7z } + { in_data[141], celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_1z[4:1], celloutsig_1_10z } + { celloutsig_1_1z[5:2], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_19z = { celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_5z } + { celloutsig_0_18z[6:5], celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_26z = celloutsig_0_11z[15:11] + celloutsig_0_8z[42:38];
  always_ff @(posedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 23'h000000;
    else _01_ <= { celloutsig_0_40z[10:2], celloutsig_0_18z, celloutsig_0_47z, celloutsig_0_21z };
  reg [4:0] _22_;
  always_ff @(negedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 5'h00;
    else _22_ <= celloutsig_0_8z[41:37];
  assign { _02_[4], _00_, _02_[2:0] } = _22_;
  always_ff @(negedge clkin_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 6'h00;
    else _03_ <= celloutsig_0_18z[11:6];
  assign celloutsig_0_0z = in_data[71:63] && in_data[62:54];
  assign celloutsig_0_35z = { _02_[2:0], celloutsig_0_33z, celloutsig_0_30z } && { _02_[4], _00_, _02_[2:0] };
  assign celloutsig_0_9z = { in_data[7:2], celloutsig_0_6z } && 1'h1;
  assign celloutsig_0_20z = 1'h1 && { celloutsig_0_14z[4:2], celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_12z, _02_[4], _00_, _02_[2:0] };
  assign celloutsig_0_36z = { celloutsig_0_11z[7:6], celloutsig_0_32z } * { _00_, _02_[2:1] };
  assign celloutsig_0_45z = celloutsig_0_29z * { celloutsig_0_1z[4:0], 1'h1, _03_ };
  assign celloutsig_0_62z = { celloutsig_0_26z[3:0], celloutsig_0_35z, celloutsig_0_58z, celloutsig_0_57z, celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_1z } * { celloutsig_0_52z[6:1], celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_42z, celloutsig_0_14z, celloutsig_0_44z, celloutsig_0_12z, celloutsig_0_41z };
  assign celloutsig_1_2z = celloutsig_1_1z[6:2] * in_data[103:99];
  assign celloutsig_1_18z = { celloutsig_1_13z[9:8], celloutsig_1_6z, celloutsig_1_7z } * celloutsig_1_0z[13:2];
  assign celloutsig_0_11z = { in_data[24:17], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_5z } * celloutsig_0_8z[28:9];
  assign celloutsig_0_39z = celloutsig_0_5z ? { celloutsig_0_13z[9:1], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_15z, _03_, celloutsig_0_21z, 1'h1, celloutsig_0_9z, celloutsig_0_23z } : { celloutsig_0_11z[12:6], celloutsig_0_18z, celloutsig_0_34z, 1'h0, celloutsig_0_31z };
  assign celloutsig_0_57z = celloutsig_0_3z ? celloutsig_0_38z[4:1] : { celloutsig_0_18z[2:0], celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_13z[7] ? celloutsig_0_2z[11:7] : { celloutsig_0_11z[11:8], celloutsig_0_6z };
  assign celloutsig_0_41z = - { celloutsig_0_11z[11:2], celloutsig_0_17z, 1'h1, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_7z, celloutsig_0_32z };
  assign celloutsig_0_34z = celloutsig_0_13z !== { celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_5z = { in_data[71:68], 1'h1, celloutsig_0_0z, 1'h1, celloutsig_0_1z } !== in_data[12:0];
  assign celloutsig_0_7z = celloutsig_0_1z[4:2] !== { celloutsig_0_5z, 1'h1, celloutsig_0_3z };
  assign celloutsig_0_66z = celloutsig_0_28z[9:3] !== { celloutsig_0_18z[6:1], celloutsig_0_23z };
  assign celloutsig_0_23z = in_data[83:81] !== in_data[80:78];
  assign celloutsig_0_40z = celloutsig_0_39z[16:6] | { celloutsig_0_29z[3:1], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_49z = celloutsig_0_38z[6:1] | { celloutsig_0_38z[4:0], celloutsig_0_44z };
  assign celloutsig_0_6z = | { celloutsig_0_1z[5:3], celloutsig_0_0z };
  assign celloutsig_0_32z = ~^ { celloutsig_0_11z[5:2], celloutsig_0_27z, celloutsig_0_6z };
  assign celloutsig_0_3z = ~^ celloutsig_0_2z[12:7];
  assign celloutsig_0_44z = ~^ { celloutsig_0_8z[31:25], celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_36z };
  assign celloutsig_1_3z = ~^ celloutsig_1_0z[7:5];
  assign celloutsig_0_15z = ~^ { celloutsig_0_2z[7:6], 6'h3f, celloutsig_0_7z };
  assign celloutsig_0_27z = ~^ _03_;
  assign celloutsig_0_52z = celloutsig_0_48z[10:2] << { celloutsig_0_26z[2:0], celloutsig_0_49z };
  assign celloutsig_0_68z = { celloutsig_0_41z[13], celloutsig_0_43z, celloutsig_0_67z, celloutsig_0_15z, celloutsig_0_51z } << _01_[16:12];
  assign celloutsig_1_5z = { celloutsig_1_1z[3:2], celloutsig_1_2z } << celloutsig_1_1z;
  assign celloutsig_1_6z = { celloutsig_1_5z[6:3], celloutsig_1_2z } << { celloutsig_1_0z[14:7], celloutsig_1_4z };
  assign celloutsig_0_28z = { celloutsig_0_18z[2:0], celloutsig_0_21z, celloutsig_0_5z, _03_ } << celloutsig_0_13z[11:1];
  assign celloutsig_0_38z = { celloutsig_0_0z, celloutsig_0_31z, celloutsig_0_14z } >> { celloutsig_0_8z[40:35], celloutsig_0_20z };
  assign celloutsig_0_46z = { celloutsig_0_41z[9], celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_44z, celloutsig_0_17z, celloutsig_0_29z } >> { celloutsig_0_8z[32:20], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_17z, _02_[4], _00_, _02_[2:0] };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_2z[12:6], 6'h3f, celloutsig_0_7z, celloutsig_0_2z[12:6], 6'h3f, celloutsig_0_5z, celloutsig_0_2z[12:6], 6'h3f, celloutsig_0_5z } >> { in_data[78:54], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_18z = { celloutsig_0_8z[10:4], _02_[4], _00_, _02_[2:0] } >> in_data[28:17];
  assign celloutsig_1_9z = celloutsig_1_1z[5:3] ~^ celloutsig_1_1z[2:0];
  assign celloutsig_0_42z = celloutsig_0_11z[13:11] ^ celloutsig_0_40z[5:3];
  assign celloutsig_0_24z = celloutsig_0_2z[8:6] ^ { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_0_29z = in_data[32:21] ^ { celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_0_33z = ~((celloutsig_0_12z & celloutsig_0_6z) | celloutsig_0_27z);
  assign celloutsig_0_51z = ~((celloutsig_0_9z & celloutsig_0_42z[0]) | celloutsig_0_35z);
  assign celloutsig_0_69z = ~((celloutsig_0_66z & celloutsig_0_21z) | celloutsig_0_62z[8]);
  assign celloutsig_1_7z = ~((celloutsig_1_6z[2] & in_data[135]) | celloutsig_1_0z[4]);
  assign celloutsig_0_30z = ~((celloutsig_0_19z[0] & celloutsig_0_20z) | celloutsig_0_27z);
  assign celloutsig_0_31z = ~((celloutsig_0_20z & _02_[2]) | celloutsig_0_7z);
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[183:168];
  always_latch
    if (clkin_data[32]) celloutsig_0_13z = 12'h000;
    else if (celloutsig_1_19z) celloutsig_0_13z = { celloutsig_0_8z[14:5], celloutsig_0_5z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_1z = { in_data[56:52], celloutsig_0_0z };
  assign celloutsig_0_2z[12:6] = in_data[43:37] ~^ in_data[48:42];
  assign _02_[3] = _00_;
  assign celloutsig_0_2z[5:0] = 6'h3f;
  assign { out_data[139:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
