

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_bias_i1_l_j1'
================================================================
* Date:           Sat Sep  2 22:10:56 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9225|     9225|  92.250 us|  92.250 us|  9225|  9225|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_i1_l_j1  |     9223|     9223|         9|          1|          1|  9216|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.77>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 12 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 13 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v204, void @empty_12, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten13"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i1"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc66"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i14 %indvar_flatten13" [kernel.cpp:39]   --->   Operation 20 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.20ns)   --->   "%icmp_ln39 = icmp_eq  i14 %indvar_flatten13_load, i14 9216" [kernel.cpp:39]   --->   Operation 22 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.81ns)   --->   "%add_ln39_1 = add i14 %indvar_flatten13_load, i14 1" [kernel.cpp:39]   --->   Operation 23 'add' 'add_ln39_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc69, void %for.end71.exitStub" [kernel.cpp:39]   --->   Operation 24 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j1_load = load i10 %j1" [kernel.cpp:40]   --->   Operation 25 'load' 'j1_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i1_load = load i4 %i1" [kernel.cpp:39]   --->   Operation 26 'load' 'i1_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln39 = add i4 %i1_load, i4 1" [kernel.cpp:39]   --->   Operation 27 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.77ns)   --->   "%icmp_ln40 = icmp_eq  i10 %j1_load, i10 768" [kernel.cpp:40]   --->   Operation 28 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.68ns)   --->   "%select_ln39 = select i1 %icmp_ln40, i10 0, i10 %j1_load" [kernel.cpp:39]   --->   Operation 29 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.02ns)   --->   "%select_ln39_1 = select i1 %icmp_ln40, i4 %add_ln39, i4 %i1_load" [kernel.cpp:39]   --->   Operation 30 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln40 = add i10 %select_ln39, i10 1" [kernel.cpp:40]   --->   Operation 31 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln40 = store i14 %add_ln39_1, i14 %indvar_flatten13" [kernel.cpp:40]   --->   Operation 32 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln40 = store i4 %select_ln39_1, i4 %i1" [kernel.cpp:40]   --->   Operation 33 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln40 = store i10 %add_ln40, i10 %j1" [kernel.cpp:40]   --->   Operation 34 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln39_1, i10 0" [kernel.cpp:42]   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln39_1, i8 0" [kernel.cpp:42]   --->   Operation 36 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i12 %tmp_29" [kernel.cpp:42]   --->   Operation 37 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln42 = sub i14 %tmp_s, i14 %zext_ln42" [kernel.cpp:42]   --->   Operation 38 'sub' 'sub_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%j1_cast = zext i10 %select_ln39" [kernel.cpp:39]   --->   Operation 39 'zext' 'j1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i10 %select_ln39" [kernel.cpp:42]   --->   Operation 40 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln42 = add i14 %sub_ln42, i14 %zext_ln42_1" [kernel.cpp:42]   --->   Operation 41 'add' 'add_ln42' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i14 %add_ln42" [kernel.cpp:42]   --->   Operation 42 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr i32 %v3, i64 0, i64 %zext_ln42_2" [kernel.cpp:42]   --->   Operation 43 'getelementptr' 'v3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%v204_addr = getelementptr i32 %v204, i64 0, i64 %j1_cast" [kernel.cpp:41]   --->   Operation 44 'getelementptr' 'v204_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%v204_load = load i10 %v204_addr" [kernel.cpp:41]   --->   Operation 45 'load' 'v204_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%v17 = load i14 %v3_addr" [kernel.cpp:42]   --->   Operation 46 'load' 'v17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%v204_load = load i10 %v204_addr" [kernel.cpp:41]   --->   Operation 47 'load' 'v204_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%v17 = load i14 %v3_addr" [kernel.cpp:42]   --->   Operation 48 'load' 'v17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%v16 = bitcast i32 %v204_load" [kernel.cpp:41]   --->   Operation 49 'bitcast' 'v16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [5/5] (7.25ns)   --->   "%v18 = fadd i32 %v17, i32 %v16" [kernel.cpp:43]   --->   Operation 50 'fadd' 'v18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 51 [4/5] (7.25ns)   --->   "%v18 = fadd i32 %v17, i32 %v16" [kernel.cpp:43]   --->   Operation 51 'fadd' 'v18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 52 [3/5] (7.25ns)   --->   "%v18 = fadd i32 %v17, i32 %v16" [kernel.cpp:43]   --->   Operation 52 'fadd' 'v18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 53 [2/5] (7.25ns)   --->   "%v18 = fadd i32 %v17, i32 %v16" [kernel.cpp:43]   --->   Operation 53 'fadd' 'v18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 54 [1/5] (7.25ns)   --->   "%v18 = fadd i32 %v17, i32 %v16" [kernel.cpp:43]   --->   Operation 54 'fadd' 'v18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_bias_i1_l_j1_str"   --->   Operation 55 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 56 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [kernel.cpp:40]   --->   Operation 58 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln44 = store i32 %v18, i14 %v3_addr" [kernel.cpp:44]   --->   Operation 59 'store' 'store_ln44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc66" [kernel.cpp:40]   --->   Operation 60 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.78ns
The critical path consists of the following:
	'alloca' operation ('j1') [3]  (0 ns)
	'load' operation ('j1_load', kernel.cpp:40) on local variable 'j1' [18]  (0 ns)
	'icmp' operation ('icmp_ln40', kernel.cpp:40) [23]  (1.77 ns)
	'select' operation ('select_ln39', kernel.cpp:39) [24]  (0.687 ns)
	'add' operation ('add_ln40', kernel.cpp:40) [43]  (1.73 ns)
	'store' operation ('store_ln40', kernel.cpp:40) of variable 'add_ln40', kernel.cpp:40 on local variable 'j1' [46]  (1.59 ns)

 <State 2>: 7.1ns
The critical path consists of the following:
	'sub' operation ('sub_ln42', kernel.cpp:42) [29]  (0 ns)
	'add' operation ('add_ln42', kernel.cpp:42) [33]  (3.84 ns)
	'getelementptr' operation ('v3_addr', kernel.cpp:42) [35]  (0 ns)
	'load' operation ('v17', kernel.cpp:42) on array 'v3' [40]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('v204_load', kernel.cpp:41) on array 'v204' [38]  (3.25 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18', kernel.cpp:43) [41]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18', kernel.cpp:43) [41]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18', kernel.cpp:43) [41]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18', kernel.cpp:43) [41]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v18', kernel.cpp:43) [41]  (7.26 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln44', kernel.cpp:44) of variable 'v18', kernel.cpp:43 on array 'v3' [42]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
