$date
	Tue Feb 17 07:06:55 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_siso $end
$var wire 4 ! d_out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # direc $end
$var reg 1 $ in $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # direc $end
$var wire 1 $ in $end
$var wire 1 % rst $end
$var reg 4 & d_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
1%
0$
1#
1"
b0 !
$end
#5
0"
#10
1"
0%
#15
0"
#20
b1 !
b1 &
1"
1$
#25
0"
#30
b10 !
b10 &
1"
0$
#35
0"
#40
b100 !
b100 &
1"
#45
0"
#50
b1001 !
b1001 &
1"
1$
#55
0"
#60
b100 !
b100 &
1"
0$
0#
#65
0"
#70
b1010 !
b1010 &
1"
1$
#75
0"
#80
b1101 !
b1101 &
1"
#85
0"
#90
b110 !
b110 &
1"
0$
#95
0"
#100
b1011 !
b1011 &
1"
1$
#105
0"
#110
b1101 !
b1101 &
1"
#115
0"
#120
b1110 !
b1110 &
1"
#125
0"
#130
b1111 !
b1111 &
1"
#135
0"
#140
1"
#145
0"
#150
1"
#155
0"
#160
1"
#165
0"
#170
1"
#175
0"
#180
1"
#185
0"
#190
1"
#195
0"
#200
1"
#205
0"
#210
1"
#215
0"
#220
1"
#225
0"
#230
1"
#235
0"
#240
1"
#245
0"
#250
1"
