

================================================================
== Vivado HLS Report for 'C_drain_IO_L1_out_boundary_wrapper'
================================================================
* Date:           Sat Sep 14 23:31:26 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.272 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1361|     1361| 6.805 us | 6.805 us |  1361|  1361|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     1360|     1360|        85|          -|          -|    16|    no    |
        | + Loop 1.1  |       64|       64|         2|          1|          1|    64|    yes   |
        | + Loop 1.2  |       16|       16|         2|          1|          1|    16|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      131|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        4|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      251|    -|
|Register             |        -|      -|       63|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        4|      0|       63|      382|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                      Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_V_U  |C_drain_IO_L1_out_boundary_wrapper135_local_C_V  |        4|  0|   0|    0|    16|  128|     1|         2048|
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                 |        4|  0|   0|    0|    16|  128|     1|         2048|
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1000_fu_272_p2              |     +    |      0|  0|   6|           5|           1|
    |add_ln321_fu_472_p2               |     +    |      0|  0|   6|           6|           6|
    |add_ln700_5_fu_483_p2             |     +    |      0|  0|   3|           2|           1|
    |add_ln700_fu_428_p2               |     +    |      0|  0|   6|           4|           1|
    |add_ln849_fu_284_p2               |     +    |      0|  0|   7|           7|           1|
    |add_ln927_fu_422_p2               |     +    |      0|  0|   6|           5|           1|
    |c6_V_fu_290_p2                    |     +    |      0|  0|   6|           1|           4|
    |c7_V_fu_343_p2                    |     +    |      0|  0|   6|           4|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1000_fu_266_p2             |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln849_fu_278_p2              |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln851_fu_296_p2              |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln927_fu_416_p2              |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln929_fu_434_p2              |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln1371_2_fu_310_p3         |  select  |      0|  0|   4|           1|           4|
    |select_ln1371_fu_302_p3           |  select  |      0|  0|   4|           1|           1|
    |select_ln544_3_fu_448_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln544_fu_440_p3            |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 131|          72|          65|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  38|          7|    1|          7|
    |ap_done                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                 |  15|          3|    1|          3|
    |ap_phi_mux_p_062_0_i_i_phi_fu_163_p4    |   9|          2|    4|          8|
    |ap_phi_mux_p_064_0_i_i_0_phi_fu_248_p4  |   9|          2|    4|          8|
    |ap_phi_mux_v1_V_phi_fu_184_p8           |  15|          3|   32|         96|
    |ap_phi_mux_v2_V_10_phi_fu_197_p8        |  15|          3|   32|         96|
    |ap_phi_mux_v2_V_9_phi_fu_210_p8         |  15|          3|   32|         96|
    |ap_phi_mux_v2_V_phi_fu_223_p8           |  15|          3|   32|         96|
    |fifo_C_drain_local_in_V_blk_n           |   9|          2|    1|          2|
    |fifo_C_drain_out_V_V_blk_n              |   9|          2|    1|          2|
    |indvar_flatten13_reg_137                |   9|          2|    5|         10|
    |indvar_flatten6_reg_233                 |   9|          2|    5|         10|
    |indvar_flatten_reg_148                  |   9|          2|    7|         14|
    |local_C_V_address0                      |  15|          3|    4|         12|
    |p_054_0_i_i_0_reg_255                   |   9|          2|    2|          4|
    |p_062_0_i_i_reg_159                     |   9|          2|    4|          8|
    |p_064_0_i_i_0_reg_244                   |   9|          2|    4|          8|
    |p_076_0_i_i_reg_170                     |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 251|         52|  177|        493|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |add_ln1000_reg_493        |  5|   0|    5|          0|
    |ap_CS_fsm                 |  6|   0|    6|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |  1|   0|    1|          0|
    |icmp_ln849_reg_498        |  1|   0|    1|          0|
    |icmp_ln927_reg_527        |  1|   0|    1|          0|
    |indvar_flatten13_reg_137  |  5|   0|    5|          0|
    |indvar_flatten6_reg_233   |  5|   0|    5|          0|
    |indvar_flatten_reg_148    |  7|   0|    7|          0|
    |local_C_V_addr_1_reg_516  |  4|   0|    4|          0|
    |p_054_0_i_i_0_reg_255     |  2|   0|    2|          0|
    |p_062_0_i_i_reg_159       |  4|   0|    4|          0|
    |p_064_0_i_i_0_reg_244     |  4|   0|    4|          0|
    |p_076_0_i_i_reg_170       |  4|   0|    4|          0|
    |select_ln1371_2_reg_507   |  4|   0|    4|          0|
    |select_ln544_3_reg_536    |  4|   0|    4|          0|
    |trunc_ln1371_reg_512      |  2|   0|    2|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 63|   0|   63|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary_wrapper | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary_wrapper | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary_wrapper | return value |
|ap_done                          | out |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary_wrapper | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary_wrapper | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary_wrapper | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | C_drain_IO_L1_out_boundary_wrapper | return value |
|fifo_C_drain_out_V_V_din         | out |  128|   ap_fifo  |        fifo_C_drain_out_V_V        |    pointer   |
|fifo_C_drain_out_V_V_full_n      |  in |    1|   ap_fifo  |        fifo_C_drain_out_V_V        |    pointer   |
|fifo_C_drain_out_V_V_write       | out |    1|   ap_fifo  |        fifo_C_drain_out_V_V        |    pointer   |
|fifo_C_drain_local_in_V_dout     |  in |   32|   ap_fifo  |       fifo_C_drain_local_in_V      |    pointer   |
|fifo_C_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  |       fifo_C_drain_local_in_V      |    pointer   |
|fifo_C_drain_local_in_V_read     | out |    1|   ap_fifo  |       fifo_C_drain_local_in_V      |    pointer   |
+---------------------------------+-----+-----+------------+------------------------------------+--------------+

