#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Sun Dec  4 20:26:29 2022
# Process ID: 105086
# Current directory: /home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/synth/vivado.log
# Journal file: /home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_y.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/atax_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top atax -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top atax -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 105435 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1979.742 ; gain = 201.531 ; free physical = 31467 ; free virtual = 228884
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'atax' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (2#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (3#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (4#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (6#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (7#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (10#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (10#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (11#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (13#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'zext_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/arithmetic_units.vhd:309]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zext_op' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/arithmetic_units.vhd:309]
INFO: [Synth 8-638] synthesizing module 'getelementptr_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/arithmetic_units.vhd:1005]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter INPUT_SIZE bound to: 32 - type: integer 
	Parameter OUTPUT_SIZE bound to: 32 - type: integer 
	Parameter CONST_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:113]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'getelementptr_op' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/arithmetic_units.vhd:1005]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (20#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized4' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized7' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized7' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized2' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'mc_store_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:686]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_store_op' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:686]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_y' declared at '/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/LSQ_y.v:39714' bound to instance 'c_LSQ_y' of component 'LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:4026]
INFO: [Synth 8-6157] synthesizing module 'LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/LSQ_y.v:39714]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/LSQ_y.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_y' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/LSQ_y.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/LSQ_y.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_y' (30#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/LSQ_y.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/LSQ_y.v:39337]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_y' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/LSQ_y.v:39337]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/LSQ_y.v:39523]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_y' (32#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/LSQ_y.v:39523]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_y' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/LSQ_y.v:39623]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_y' (33#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/LSQ_y.v:39623]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_y' (34#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/LSQ_y.v:39714]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (35#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (36#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (37#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (38#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (39#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (40#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (41#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (42#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'MemCont__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 2 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority__parameterized0' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux__parameterized0' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready__parameterized0' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals__parameterized0' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter__parameterized0' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:202]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont__parameterized0' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 4 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net y_we1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:28]
WARNING: [Synth 8-3848] Net y_dout1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:29]
WARNING: [Synth 8-3848] Net tmp_we1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:38]
WARNING: [Synth 8-3848] Net tmp_dout1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:39]
WARNING: [Synth 8-3848] Net A_we1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:48]
WARNING: [Synth 8-3848] Net A_dout1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:49]
WARNING: [Synth 8-3848] Net x_we1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:58]
WARNING: [Synth 8-3848] Net x_dout1 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:59]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:76]
WARNING: [Synth 8-3848] Net MC_A_pValidArray_3 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:1407]
WARNING: [Synth 8-3848] Net MC_A_dataInArray_3 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:1402]
WARNING: [Synth 8-3848] Net MC_A_pValidArray_4 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:1408]
WARNING: [Synth 8-3848] Net MC_A_dataInArray_4 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:1403]
WARNING: [Synth 8-3848] Net MC_x_pValidArray_2 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:1433]
WARNING: [Synth 8-3848] Net MC_x_dataInArray_2 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:1429]
WARNING: [Synth 8-3848] Net MC_x_pValidArray_3 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:1434]
WARNING: [Synth 8-3848] Net MC_x_dataInArray_3 in module/entity atax does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:1430]
INFO: [Synth 8-256] done synthesizing module 'atax' (48#1) [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/atax_optimized.vhd:63]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[3]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[2]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port clk
WARNING: [Synth 8-3331] design mc_store_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port nReadyArray[1]
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port clk
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port rst
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port pValidArray[2]
WARNING: [Synth 8-3331] design zext_op has unconnected port clk
WARNING: [Synth 8-3331] design zext_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design atax has unconnected port y_we1
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[31]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[30]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[29]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[28]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[27]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[26]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[25]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[24]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[23]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[22]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[21]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[20]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[19]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[18]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[17]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[16]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[15]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[14]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[13]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[12]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[11]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[10]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[9]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[8]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[7]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[6]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[5]
WARNING: [Synth 8-3331] design atax has unconnected port y_dout1[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2258.520 ; gain = 480.309 ; free physical = 31312 ; free virtual = 228734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2267.418 ; gain = 489.207 ; free physical = 31357 ; free virtual = 228780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2267.418 ; gain = 489.207 ; free physical = 31357 ; free virtual = 228780
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2267.418 ; gain = 0.000 ; free physical = 31300 ; free virtual = 228722
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/synth/period_4.xdc]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.258 ; gain = 0.000 ; free physical = 31181 ; free virtual = 228604
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2415.258 ; gain = 0.000 ; free physical = 31181 ; free virtual = 228604
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2415.258 ; gain = 637.047 ; free physical = 31341 ; free virtual = 228763
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2415.258 ; gain = 637.047 ; free physical = 31339 ; free virtual = 228762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2415.258 ; gain = 637.047 ; free physical = 31337 ; free virtual = 228759
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/LSQ_y.v:39613]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/LSQ_y.v:39704]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 2415.258 ; gain = 637.047 ; free physical = 30647 ; free virtual = 228075
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_y__GB0 |           1|     25164|
|2     |LOAD_QUEUE_LSQ_y__GB1 |           1|     25688|
|3     |LOAD_QUEUE_LSQ_y__GB2 |           1|     17976|
|4     |LOAD_QUEUE_LSQ_y__GB3 |           1|     20511|
|5     |LSQ_y__GC0            |           1|     13240|
|6     |atax__GC0             |           1|     16375|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 65    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 133   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 38    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 947   
+---Multipliers : 
	                32x32  Multipliers := 4     
+---RAMs : 
	              224 Bit         RAMs := 3     
	              192 Bit         RAMs := 3     
	              160 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 93    
	   2 Input     16 Bit        Muxes := 608   
	  17 Input     16 Bit        Muxes := 80    
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 558   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_y 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 576   
	  17 Input     16 Bit        Muxes := 48    
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 368   
Module STORE_QUEUE_LSQ_y 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_y 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_y 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_y__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_y 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              224 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              224 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              224 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module read_data_signals__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_0_reg)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_29/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_15/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_15/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_15/multiply_unit/q1_reg is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: register mul_15/multiply_unit/q1_reg is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_15/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q2_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q2_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q1_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_29/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_29/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_29/multiply_unit/q1_reg is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: register mul_29/multiply_unit/q1_reg is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_29/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q2_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q0_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q2_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: register mul_29/multiply_unit/q1_reg is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q2_reg.
DSP Report: operator mul_29/multiply_unit/mul is absorbed into DSP mul_29/multiply_unit/q2_reg.
INFO: [Synth 8-3886] merging instance 'phi_n23/tehb1/data_reg_reg[4]' (FDCE) to 'phi_n23/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n23/tehb1/data_reg_reg[5]' (FDCE) to 'phi_n23/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n23/tehb1/data_reg_reg[2]' (FDCE) to 'phi_n23/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n23/tehb1/data_reg_reg[3]' (FDCE) to 'phi_n23/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n24/tehb1/data_reg_reg[4]' (FDCE) to 'phi_n24/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n24/tehb1/data_reg_reg[5]' (FDCE) to 'phi_n24/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n24/tehb1/data_reg_reg[2]' (FDCE) to 'phi_n24/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n24/tehb1/data_reg_reg[3]' (FDCE) to 'phi_n24/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[4] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[4]' (FDE) to 'MC_A/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[3]' (FDE) to 'MC_A/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[2]' (FDE) to 'MC_A/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[1] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[4]' (FDE) to 'MC_x/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[3]' (FDE) to 'MC_x/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[2]' (FDE) to 'MC_x/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[7] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[7]' (FDE) to 'MC_A/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[1]' (FDE) to 'MC_A/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[6]' (FDE) to 'MC_A/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[5] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[7]' (FDE) to 'MC_x/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[1]' (FDE) to 'MC_x/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[6]' (FDE) to 'MC_x/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[10] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[10]' (FDE) to 'MC_A/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[5]' (FDE) to 'MC_A/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[9]' (FDE) to 'MC_A/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[8] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[10]' (FDE) to 'MC_x/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[5]' (FDE) to 'MC_x/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[9]' (FDE) to 'MC_x/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[13] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[13]' (FDE) to 'MC_A/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[8]' (FDE) to 'MC_A/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[12]' (FDE) to 'MC_A/counter1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[11] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[13]' (FDE) to 'MC_x/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[8]' (FDE) to 'MC_x/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[12]' (FDE) to 'MC_x/counter1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[16] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[16]' (FDE) to 'MC_A/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[11]' (FDE) to 'MC_A/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[15]' (FDE) to 'MC_A/counter1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[14] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[16]' (FDE) to 'MC_x/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[11]' (FDE) to 'MC_x/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[15]' (FDE) to 'MC_x/counter1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[19] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[19]' (FDE) to 'MC_A/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[14]' (FDE) to 'MC_A/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[18]' (FDE) to 'MC_A/counter1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[17] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[19]' (FDE) to 'MC_x/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[14]' (FDE) to 'MC_x/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[18]' (FDE) to 'MC_x/counter1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[22] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[22]' (FDE) to 'MC_A/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[17]' (FDE) to 'MC_A/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[21]' (FDE) to 'MC_A/counter1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[20] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[22]' (FDE) to 'MC_x/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[17]' (FDE) to 'MC_x/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[21]' (FDE) to 'MC_x/counter1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[25] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[25]' (FDE) to 'MC_A/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[20]' (FDE) to 'MC_A/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[24]' (FDE) to 'MC_A/counter1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[23] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[25]' (FDE) to 'MC_x/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[20]' (FDE) to 'MC_x/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[24]' (FDE) to 'MC_x/counter1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[28] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[28]' (FDE) to 'MC_A/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[23]' (FDE) to 'MC_A/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[27]' (FDE) to 'MC_A/counter1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[26] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[28]' (FDE) to 'MC_x/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[23]' (FDE) to 'MC_x/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[27]' (FDE) to 'MC_x/counter1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[26] )
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[30]' (FDE) to 'MC_A/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[26]' (FDE) to 'MC_A/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_A/counter1_reg[31]' (FDE) to 'MC_A/counter1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter1_reg[29] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[30]' (FDE) to 'MC_x/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[26]' (FDE) to 'MC_x/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[31]' (FDE) to 'MC_x/counter1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_A/\counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:38 . Memory (MB): peak = 2415.258 ; gain = 637.047 ; free physical = 28067 ; free virtual = 225527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------+-----------+----------------------+-------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------+-----------+----------------------+-------------+
|Buffer_2    | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|Buffer_4    | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_9    | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_10   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_12   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_16   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_17   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_18   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
+------------+-----------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|atax__GC0   | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|atax__GC0   | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|atax__GC0   | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|atax__GC0   | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|atax__GC0   | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|atax__GC0   | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_y__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_y__GB1 |           1|     27214|
|3     |LOAD_QUEUE_LSQ_y__GB2 |           1|      9820|
|4     |LOAD_QUEUE_LSQ_y__GB3 |           1|     17991|
|5     |LSQ_y__GC0            |           1|      5973|
|6     |atax__GC0             |           1|      7253|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:50 . Memory (MB): peak = 2415.258 ; gain = 637.047 ; free physical = 27888 ; free virtual = 225381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:55 . Memory (MB): peak = 2415.258 ; gain = 637.047 ; free physical = 27850 ; free virtual = 225347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-----------------+-----------+----------------------+-------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------+-----------+----------------------+-------------+
|Buffer_2    | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|Buffer_4    | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_9    | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_10   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_12   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_16   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_17   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_18   | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
+------------+-----------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_y__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_y__GB1 |           1|     27212|
|3     |LOAD_QUEUE_LSQ_y__GB2 |           1|      9795|
|4     |LOAD_QUEUE_LSQ_y__GB3 |           1|     17510|
|5     |LSQ_y__GC0            |           1|      5972|
|6     |atax__GC0             |           1|      7223|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\forkC_0/generateBlocks[0].regblock/reg_value_reg )
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:263]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:263]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:02:12 . Memory (MB): peak = 2415.258 ; gain = 637.047 ; free physical = 27395 ; free virtual = 224891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_y__GB0 |           1|      4244|
|2     |LOAD_QUEUE_LSQ_y__GB1 |           1|      9515|
|3     |LOAD_QUEUE_LSQ_y__GB2 |           1|      3224|
|4     |LOAD_QUEUE_LSQ_y__GB3 |           1|      5543|
|5     |LSQ_y__GC0            |           1|      2751|
|6     |atax__GC0             |           1|      3610|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:263]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/sim/VHDL_SRC/elastic_components.vhd:263]
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:02:20 . Memory (MB): peak = 2415.258 ; gain = 637.047 ; free physical = 27370 ; free virtual = 224886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:02:20 . Memory (MB): peak = 2415.258 ; gain = 637.047 ; free physical = 27371 ; free virtual = 224887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:02:23 . Memory (MB): peak = 2415.258 ; gain = 637.047 ; free physical = 27357 ; free virtual = 224873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:02:23 . Memory (MB): peak = 2415.258 ; gain = 637.047 ; free physical = 27370 ; free virtual = 224885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:02:24 . Memory (MB): peak = 2415.258 ; gain = 637.047 ; free physical = 27371 ; free virtual = 224886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:02:24 . Memory (MB): peak = 2415.258 ; gain = 637.047 ; free physical = 27371 ; free virtual = 224887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   954|
|2     |DSP48E1_3 |     2|
|3     |DSP48E1_4 |     2|
|4     |DSP48E1_5 |     2|
|5     |LUT1      |    51|
|6     |LUT2      |  1417|
|7     |LUT3      |   823|
|8     |LUT4      |  5673|
|9     |LUT5      |  5107|
|10    |LUT6      |  8643|
|11    |MUXF7     |  1248|
|12    |MUXF8     |   106|
|13    |RAM32M    |    28|
|14    |FDCE      |  1041|
|15    |FDPE      |    70|
|16    |FDRE      |  3784|
|17    |FDSE      |     8|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------+-------------------------------------+------+
|      |Instance                         |Module                               |Cells |
+------+---------------------------------+-------------------------------------+------+
|1     |top                              |                                     | 28959|
|2     |  forkC_15                       |fork__parameterized7                 |     8|
|3     |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_135          |     2|
|4     |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_136          |     2|
|5     |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_137          |     2|
|6     |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_138          |     2|
|7     |  MC_A                           |MemCont__parameterized0              |   132|
|8     |    read_arbiter                 |read_memory_arbiter__parameterized0  |   132|
|9     |      data                       |read_data_signals__parameterized0    |   132|
|10    |  Buffer_1                       |elasticBuffer__parameterized0        |   202|
|11    |    oehb1                        |OEHB__parameterized0_184             |   102|
|12    |    tehb1                        |TEHB__parameterized0_185             |    66|
|13    |  Buffer_10                      |transpFIFO__parameterized1           |    29|
|14    |    fifo                         |elasticFifoInner__parameterized1_183 |    29|
|15    |  Buffer_11                      |elasticBuffer__parameterized0_0      |   136|
|16    |    oehb1                        |OEHB__parameterized0_181             |    70|
|17    |    tehb1                        |TEHB__parameterized0_182             |    66|
|18    |  Buffer_12                      |transpFIFO__parameterized2           |    61|
|19    |    fifo                         |elasticFifoInner__parameterized2     |    61|
|20    |  Buffer_13                      |elasticBuffer__parameterized0_1      |   199|
|21    |    oehb1                        |OEHB__parameterized0_179             |   138|
|22    |    tehb1                        |TEHB__parameterized0_180             |    61|
|23    |  Buffer_14                      |elasticBuffer__parameterized0_2      |   133|
|24    |    oehb1                        |OEHB__parameterized0_177             |    68|
|25    |    tehb1                        |TEHB__parameterized0_178             |    65|
|26    |  Buffer_15                      |elasticBuffer__parameterized1        |     5|
|27    |    oehb1                        |OEHB_175                             |     4|
|28    |    tehb1                        |TEHB_176                             |     1|
|29    |  Buffer_16                      |transpFIFO__parameterized1_3         |    58|
|30    |    fifo                         |elasticFifoInner__parameterized1_174 |    58|
|31    |  Buffer_17                      |transpFIFO__parameterized0           |    30|
|32    |    fifo                         |elasticFifoInner__parameterized0_173 |    30|
|33    |  Buffer_18                      |transpFIFO__parameterized0_4         |    34|
|34    |    fifo                         |elasticFifoInner__parameterized0_172 |    34|
|35    |  Buffer_2                       |transpFIFO                           |   214|
|36    |    fifo                         |elasticFifoInner                     |    86|
|37    |  Buffer_3                       |elasticBuffer__parameterized1_5      |     6|
|38    |    oehb1                        |OEHB_170                             |     3|
|39    |    tehb1                        |TEHB_171                             |     3|
|40    |  Buffer_4                       |transpFIFO__parameterized0_6         |    26|
|41    |    fifo                         |elasticFifoInner__parameterized0     |    26|
|42    |  Buffer_5                       |elasticBuffer__parameterized0_7      |   104|
|43    |    oehb1                        |OEHB__parameterized0_168             |    39|
|44    |    tehb1                        |TEHB__parameterized0_169             |    65|
|45    |  Buffer_6                       |elasticBuffer__parameterized0_8      |   136|
|46    |    oehb1                        |OEHB__parameterized0_166             |    70|
|47    |    tehb1                        |TEHB__parameterized0_167             |    66|
|48    |  Buffer_7                       |elasticBuffer__parameterized0_9      |   194|
|49    |    oehb1                        |OEHB__parameterized0                 |   133|
|50    |    tehb1                        |TEHB__parameterized0_165             |    61|
|51    |  Buffer_8                       |elasticBuffer__parameterized1_10     |     2|
|52    |    oehb1                        |OEHB_163                             |     1|
|53    |    tehb1                        |TEHB_164                             |     1|
|54    |  Buffer_9                       |transpFIFO__parameterized1_11        |    31|
|55    |    fifo                         |elasticFifoInner__parameterized1     |    31|
|56    |  MC_tmp                         |MemCont                              |   180|
|57    |    read_arbiter                 |read_memory_arbiter_161              |    67|
|58    |      data                       |read_data_signals_162                |    67|
|59    |  MC_x                           |MemCont_12                           |    67|
|60    |    read_arbiter                 |read_memory_arbiter                  |    67|
|61    |      data                       |read_data_signals                    |    67|
|62    |  add_16                         |add_op                               |    41|
|63    |    join_write_temp              |join__parameterized0_159             |     1|
|64    |      allPValidAndGate           |andN_160                             |     1|
|65    |  add_17                         |add_op_13                            |    33|
|66    |    join_write_temp              |join__parameterized0_157             |     1|
|67    |      allPValidAndGate           |andN_158                             |     1|
|68    |  add_30                         |add_op_14                            |    10|
|69    |    join_write_temp              |join__parameterized0_155             |     2|
|70    |      allPValidAndGate           |andN_156                             |     1|
|71    |  add_33                         |add_op_15                            |    28|
|72    |    join_write_temp              |join__parameterized0_153             |     1|
|73    |      allPValidAndGate           |andN_154                             |     1|
|74    |  add_38                         |add_op_16                            |    27|
|75    |    join_write_temp              |join__parameterized0_151             |     1|
|76    |      allPValidAndGate           |andN_152                             |     1|
|77    |  c_LSQ_y                        |LSQ_y                                | 25401|
|78    |    LOAD_PORT_LSQ_y              |LOAD_PORT_LSQ_y                      |    15|
|79    |    STORE_ADDR_PORT_LSQ_y        |STORE_DATA_PORT_LSQ_y                |    15|
|80    |    STORE_DATA_PORT_LSQ_y        |STORE_DATA_PORT_LSQ_y_150            |    15|
|81    |    loadQ                        |LOAD_QUEUE_LSQ_y                     | 12146|
|82    |    storeQ                       |STORE_QUEUE_LSQ_y                    | 13210|
|83    |  forkC_13                       |fork__parameterized2                 |    31|
|84    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_142          |     3|
|85    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_143          |     1|
|86    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_144          |    12|
|87    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_145          |     5|
|88    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_146          |     3|
|89    |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_147          |     2|
|90    |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_148          |     2|
|91    |    \generateBlocks[7].regblock  |eagerFork_RegisterBLock_149          |     3|
|92    |  forkC_14                       |fork__parameterized4                 |    14|
|93    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_139          |     3|
|94    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_140          |     2|
|95    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_141          |     9|
|96    |  forkC_9                        |\fork                                |     3|
|97    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_132          |     1|
|98    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_133          |     1|
|99    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_134          |     1|
|100   |  fork_0                         |fork__parameterized1                 |    42|
|101   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_127          |     4|
|102   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_128          |     4|
|103   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_129          |    29|
|104   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_130          |     3|
|105   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_131          |     2|
|106   |  fork_1                         |fork__parameterized0                 |    13|
|107   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_124          |     3|
|108   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_125          |     2|
|109   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_126          |     8|
|110   |  fork_10                        |fork__parameterized3                 |    10|
|111   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_122          |     4|
|112   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_123          |     6|
|113   |  fork_11                        |fork__parameterized3_17              |     3|
|114   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_120          |     2|
|115   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_121          |     1|
|116   |  fork_12                        |fork__parameterized3_18              |     2|
|117   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_118          |     1|
|118   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_119          |     1|
|119   |  fork_16                        |fork__parameterized3_19              |     3|
|120   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_116          |     1|
|121   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_117          |     2|
|122   |  fork_17                        |fork__parameterized0_20              |    14|
|123   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_113          |     3|
|124   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_114          |     4|
|125   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_115          |     7|
|126   |  fork_18                        |fork__parameterized3_21              |     3|
|127   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_111          |     1|
|128   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_112          |     2|
|129   |  fork_19                        |fork__parameterized5                 |    11|
|130   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_107          |     1|
|131   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_108          |     3|
|132   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_109          |     2|
|133   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_110          |     5|
|134   |  fork_2                         |fork__parameterized3_22              |    10|
|135   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_105          |     8|
|136   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_106          |     2|
|137   |  fork_20                        |fork__parameterized5_23              |     6|
|138   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_101          |     2|
|139   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_102          |     2|
|140   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_103          |     1|
|141   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_104          |     1|
|142   |  fork_3                         |fork__parameterized1_24              |    22|
|143   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_96           |     7|
|144   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_97           |    10|
|145   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_98           |     1|
|146   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_99           |     2|
|147   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_100          |     2|
|148   |  fork_4                         |fork__parameterized5_25              |    17|
|149   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_92           |     2|
|150   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_93           |     1|
|151   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_94           |    11|
|152   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_95           |     3|
|153   |  fork_5                         |fork__parameterized3_26              |    22|
|154   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_90           |    21|
|155   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_91           |     1|
|156   |  fork_6                         |fork__parameterized1_27              |    29|
|157   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_85           |     1|
|158   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_86           |    20|
|159   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_87           |     3|
|160   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_88           |     2|
|161   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_89           |     3|
|162   |  fork_7                         |fork__parameterized3_28              |     2|
|163   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_83           |     1|
|164   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_84           |     1|
|165   |  fork_8                         |fork__parameterized0_29              |     9|
|166   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock              |     1|
|167   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_81           |     6|
|168   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_82           |     2|
|169   |  icmp_18                        |icmp_ult_op                          |     5|
|170   |    join_write_temp              |join__parameterized0_79              |     1|
|171   |      allPValidAndGate           |andN_80                              |     1|
|172   |  icmp_34                        |icmp_ult_op_30                       |     5|
|173   |    join_write_temp              |join__parameterized0_77              |     1|
|174   |      allPValidAndGate           |andN_78                              |     1|
|175   |  icmp_39                        |icmp_ult_op_31                       |     5|
|176   |    join_write_temp              |join__parameterized0_75              |     1|
|177   |      allPValidAndGate           |andN_76                              |     1|
|178   |  load_11                        |mc_load_op                           |   103|
|179   |    Buffer_1                     |TEHB__parameterized0_73              |    67|
|180   |    Buffer_2                     |TEHB__parameterized0_74              |    36|
|181   |  load_14                        |mc_load_op_32                        |   103|
|182   |    Buffer_1                     |TEHB__parameterized0_71              |    67|
|183   |    Buffer_2                     |TEHB__parameterized0_72              |    36|
|184   |  load_28                        |mc_load_op_33                        |    73|
|185   |    Buffer_1                     |TEHB__parameterized0_69              |    35|
|186   |    Buffer_2                     |TEHB__parameterized0_70              |    38|
|187   |  load_4                         |mc_load_op_34                        |   103|
|188   |    Buffer_1                     |TEHB__parameterized0_67              |    67|
|189   |    Buffer_2                     |TEHB__parameterized0_68              |    36|
|190   |  mul_15                         |mul_op                               |    45|
|191   |    buff                         |delay_buffer_62                      |     6|
|192   |    \join                        |join__parameterized0_63              |     1|
|193   |      allPValidAndGate           |andN_66                              |     1|
|194   |    multiply_unit                |mul_4_stage_64                       |    37|
|195   |    oehb                         |OEHB_65                              |     1|
|196   |  mul_29                         |mul_op_35                            |    44|
|197   |    buff                         |delay_buffer                         |     5|
|198   |    \join                        |join__parameterized0_59              |     1|
|199   |      allPValidAndGate           |andN_61                              |     1|
|200   |    multiply_unit                |mul_4_stage                          |    37|
|201   |    oehb                         |OEHB_60                              |     1|
|202   |  phiC_3                         |mux__parameterized0                  |     5|
|203   |    tehb1                        |TEHB_58                              |     5|
|204   |  phiC_4                         |mux__parameterized0_36               |     3|
|205   |    tehb1                        |TEHB_57                              |     3|
|206   |  phiC_9                         |mux__parameterized0_37               |     3|
|207   |    tehb1                        |TEHB_56                              |     3|
|208   |  phi_1                          |mux                                  |    66|
|209   |    tehb1                        |TEHB__parameterized0_55              |    66|
|210   |  phi_21                         |mux_38                               |    67|
|211   |    tehb1                        |TEHB__parameterized0_54              |    67|
|212   |  phi_6                          |mux_39                               |    66|
|213   |    tehb1                        |TEHB__parameterized0_53              |    66|
|214   |  phi_7                          |mux_40                               |    68|
|215   |    tehb1                        |TEHB__parameterized0_52              |    68|
|216   |  phi_n0                         |mux_41                               |    61|
|217   |    tehb1                        |TEHB__parameterized0_51              |    61|
|218   |  phi_n1                         |mux_42                               |    61|
|219   |    tehb1                        |TEHB__parameterized0_50              |    61|
|220   |  phi_n2                         |mux_43                               |    66|
|221   |    tehb1                        |TEHB__parameterized0_49              |    66|
|222   |  phi_n22                        |merge                                |    36|
|223   |    tehb1                        |TEHB__parameterized0_48              |    36|
|224   |  phi_n23                        |merge_44                             |    41|
|225   |    tehb1                        |TEHB__parameterized0_47              |    41|
|226   |  phi_n24                        |merge_45                             |    51|
|227   |    tehb1                        |TEHB__parameterized0_46              |    51|
|228   |  ret_0                          |ret_op                               |    65|
|229   |    tehb                         |TEHB__parameterized0                 |    65|
|230   |  start_0                        |start_node                           |    18|
|231   |    startBuff                    |elasticBuffer                        |    14|
|232   |      oehb1                      |OEHB                                 |     9|
|233   |      tehb1                      |TEHB                                 |     5|
|234   |  store_1                        |mc_store_op                          |     1|
|235   |    join_write                   |join__parameterized0                 |     1|
|236   |      allPValidAndGate           |andN                                 |     1|
+------+---------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:02:24 . Memory (MB): peak = 2415.258 ; gain = 637.047 ; free physical = 27371 ; free virtual = 224887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 297 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:02:21 . Memory (MB): peak = 2415.258 ; gain = 489.207 ; free physical = 31217 ; free virtual = 228733
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:02:27 . Memory (MB): peak = 2415.258 ; gain = 637.047 ; free physical = 31222 ; free virtual = 228733
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2415.258 ; gain = 0.000 ; free physical = 31210 ; free virtual = 228721
INFO: [Netlist 29-17] Analyzing 2342 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/artifact_eval_check/fpga23-straight-lsq-interface/experiments/benchmarks/atax/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.270 ; gain = 0.000 ; free physical = 31157 ; free virtual = 228668
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
330 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:02:51 . Memory (MB): peak = 2439.270 ; gain = 943.090 ; free physical = 31330 ; free virtual = 228841
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 20:29:32 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : atax
| Device       : 7k160tfbg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 19474 |     0 |    101400 | 19.21 |
|   LUT as Logic             | 19362 |     0 |    101400 | 19.09 |
|   LUT as Memory            |   112 |     0 |     35000 |  0.32 |
|     LUT as Distributed RAM |   112 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  4903 |     0 |    202800 |  2.42 |
|   Register as Flip Flop    |  4903 |     0 |    202800 |  2.42 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1248 |     0 |     50700 |  2.46 |
| F8 Muxes                   |   106 |     0 |     25350 |  0.42 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 70    |          Yes |           - |          Set |
| 1041  |          Yes |           - |        Reset |
| 8     |          Yes |         Set |            - |
| 3784  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    6 |     0 |       600 |  1.00 |
|   DSP48E1 only |    6 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8643 |                 LUT |
| LUT4     | 5673 |                 LUT |
| LUT5     | 5107 |                 LUT |
| FDRE     | 3784 |        Flop & Latch |
| LUT2     | 1417 |                 LUT |
| MUXF7    | 1248 |               MuxFx |
| FDCE     | 1041 |        Flop & Latch |
| CARRY4   |  954 |          CarryLogic |
| LUT3     |  823 |                 LUT |
| RAMD32   |  168 |  Distributed Memory |
| MUXF8    |  106 |               MuxFx |
| FDPE     |   70 |        Flop & Latch |
| RAMS32   |   56 |  Distributed Memory |
| LUT1     |   51 |                 LUT |
| FDSE     |    8 |        Flop & Latch |
| DSP48E1  |    6 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 20:29:38 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.595ns  (required time - arrival time)
  Source:                 Buffer_6/oehb1/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_6/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 2.057ns (33.034%)  route 4.170ns (66.966%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5132, unset)         0.672     0.672    Buffer_6/oehb1/clk
                         FDCE                                         r  Buffer_6/oehb1/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_6/oehb1/data_reg_reg[4]/Q
                         net (fo=5, unplaced)         0.609     1.490    add_17/Q[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.859 r  add_17/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     1.867    add_17/data_reg_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.927 r  add_17/data_reg_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.927    add_17/data_reg_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.987 r  add_17/data_reg_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.987    add_17/data_reg_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.047 r  add_17/data_reg_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.047    add_17/data_reg_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.267 f  add_17/data_reg_reg[20]_i_2/O[1]
                         net (fo=4, unplaced)         0.476     2.743    add_17/data_reg_reg[30][17]
                         LUT2 (Prop_lut2_I0_O)        0.155     2.898 r  add_17/Memory_reg_0_7_0_5_i_11__0/O
                         net (fo=1, unplaced)         0.000     2.898    icmp_18/Memory_reg_0_7_0_5_i_2_0[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     3.195 r  icmp_18/Memory_reg_0_7_0_5_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.195    icmp_18/Memory_reg_0_7_0_5_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.149     3.344 f  icmp_18/Memory_reg_0_7_0_5_i_2/CO[2]
                         net (fo=14, unplaced)        0.390     3.734    Buffer_9/fifo/dataOutArray[0][0]
                         LUT6 (Prop_lut6_I1_O)        0.160     3.894 r  Buffer_9/fifo/i__i_1__4/O
                         net (fo=1, unplaced)         0.340     4.234    store_1/join_write/allPValidAndGate/tmp_we0
                         LUT4 (Prop_lut4_I3_O)        0.053     4.287 r  store_1/join_write/allPValidAndGate/i_/O
                         net (fo=70, unplaced)        0.431     4.718    Buffer_1/oehb1/reg_value_reg_0
                         LUT5 (Prop_lut5_I1_O)        0.053     4.771 f  Buffer_1/oehb1/reg_value_i_2__32/O
                         net (fo=4, unplaced)         0.364     5.135    Buffer_5/oehb1/reg_value_reg
                         LUT6 (Prop_lut6_I3_O)        0.053     5.188 r  Buffer_5/oehb1/reg_value_i_2__21/O
                         net (fo=8, unplaced)         0.378     5.566    fork_3/generateBlocks[0].regblock/Buffer_9_nReadyArray_0
                         LUT6 (Prop_lut6_I2_O)        0.053     5.619 f  fork_3/generateBlocks[0].regblock/reg_value_i_2__7/O
                         net (fo=10, unplaced)        0.383     6.002    forkC_14/generateBlocks[2].regblock/forkStop_2
                         LUT6 (Prop_lut6_I2_O)        0.053     6.055 f  forkC_14/generateBlocks[2].regblock/full_reg_i_3__7/O
                         net (fo=7, unplaced)         0.375     6.430    fork_1/generateBlocks[2].regblock/reg_value_reg_4
                         LUT6 (Prop_lut6_I0_O)        0.053     6.483 r  fork_1/generateBlocks[2].regblock/data_reg[31]_i_1__1/O
                         net (fo=32, unplaced)        0.416     6.899    Buffer_6/oehb1/data_reg_reg[0]_3[0]
                         FDCE                                         r  Buffer_6/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5132, unset)         0.638     4.638    Buffer_6/oehb1/clk
                         FDCE                                         r  Buffer_6/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    Buffer_6/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 -2.595    




report_timing: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.141 ; gain = 221.871 ; free physical = 30997 ; free virtual = 228507
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2773.707 ; gain = 112.566 ; free physical = 30993 ; free virtual = 228504

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1770fa851

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2773.707 ; gain = 0.000 ; free physical = 30986 ; free virtual = 228497

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15a22970a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2830.688 ; gain = 0.004 ; free physical = 30888 ; free virtual = 228398
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 34 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1965201fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2830.688 ; gain = 0.004 ; free physical = 30900 ; free virtual = 228411
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16723967c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2830.688 ; gain = 0.004 ; free physical = 30897 ; free virtual = 228407
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 16723967c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2830.688 ; gain = 0.004 ; free physical = 30897 ; free virtual = 228407
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16723967c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2830.688 ; gain = 0.004 ; free physical = 30896 ; free virtual = 228407
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16723967c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2830.688 ; gain = 0.004 ; free physical = 30896 ; free virtual = 228407
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              34  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2830.688 ; gain = 0.000 ; free physical = 30896 ; free virtual = 228407
Ending Logic Optimization Task | Checksum: 10db60d76

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2830.688 ; gain = 0.004 ; free physical = 30896 ; free virtual = 228407

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10db60d76

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2830.688 ; gain = 0.000 ; free physical = 30896 ; free virtual = 228407

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10db60d76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.688 ; gain = 0.000 ; free physical = 30896 ; free virtual = 228407

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.688 ; gain = 0.000 ; free physical = 30896 ; free virtual = 228407
Ending Netlist Obfuscation Task | Checksum: 10db60d76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.688 ; gain = 0.000 ; free physical = 30898 ; free virtual = 228408
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2830.688 ; gain = 169.547 ; free physical = 30898 ; free virtual = 228408
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2874.582 ; gain = 0.000 ; free physical = 30888 ; free virtual = 228399
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11857c1f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2874.582 ; gain = 0.000 ; free physical = 30888 ; free virtual = 228399
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2874.582 ; gain = 0.000 ; free physical = 30888 ; free virtual = 228399

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c217551f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2874.582 ; gain = 0.000 ; free physical = 30858 ; free virtual = 228369

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1954be218

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2885.574 ; gain = 10.992 ; free physical = 30811 ; free virtual = 228322

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1954be218

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2885.574 ; gain = 10.992 ; free physical = 30809 ; free virtual = 228320
Phase 1 Placer Initialization | Checksum: 1954be218

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2885.574 ; gain = 10.992 ; free physical = 30802 ; free virtual = 228312

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f1c1b56f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2916.332 ; gain = 41.750 ; free physical = 30791 ; free virtual = 228302

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 33 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1007 nets or cells. Created 1000 new cells, deleted 7 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.020 ; gain = 0.000 ; free physical = 30746 ; free virtual = 228257

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |              7  |                  1007  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |              7  |                  1007  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1ceed2cac

Time (s): cpu = 00:01:40 ; elapsed = 00:00:37 . Memory (MB): peak = 2940.020 ; gain = 65.438 ; free physical = 30755 ; free virtual = 228266
Phase 2.2 Global Placement Core | Checksum: 1838dc1da

Time (s): cpu = 00:01:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2940.020 ; gain = 65.438 ; free physical = 30743 ; free virtual = 228254
Phase 2 Global Placement | Checksum: 1838dc1da

Time (s): cpu = 00:01:43 ; elapsed = 00:00:38 . Memory (MB): peak = 2940.020 ; gain = 65.438 ; free physical = 30753 ; free virtual = 228264

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 133ef4c88

Time (s): cpu = 00:01:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2940.020 ; gain = 65.438 ; free physical = 30763 ; free virtual = 228274

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c3f7f967

Time (s): cpu = 00:01:59 ; elapsed = 00:00:44 . Memory (MB): peak = 2940.020 ; gain = 65.438 ; free physical = 30757 ; free virtual = 228268

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 154b469c1

Time (s): cpu = 00:02:00 ; elapsed = 00:00:44 . Memory (MB): peak = 2940.020 ; gain = 65.438 ; free physical = 30747 ; free virtual = 228257

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 176400a9b

Time (s): cpu = 00:02:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2940.020 ; gain = 65.438 ; free physical = 30744 ; free virtual = 228255

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: fa809e21

Time (s): cpu = 00:02:16 ; elapsed = 00:00:54 . Memory (MB): peak = 2940.020 ; gain = 65.438 ; free physical = 30756 ; free virtual = 228267

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 250e2dc5f

Time (s): cpu = 00:02:24 ; elapsed = 00:01:02 . Memory (MB): peak = 2940.020 ; gain = 65.438 ; free physical = 30740 ; free virtual = 228251

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 23d0986b7

Time (s): cpu = 00:02:26 ; elapsed = 00:01:03 . Memory (MB): peak = 2940.020 ; gain = 65.438 ; free physical = 30735 ; free virtual = 228246

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 24f2cac9d

Time (s): cpu = 00:02:26 ; elapsed = 00:01:03 . Memory (MB): peak = 2940.020 ; gain = 65.438 ; free physical = 30728 ; free virtual = 228238

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1cc91db85

Time (s): cpu = 00:02:45 ; elapsed = 00:01:14 . Memory (MB): peak = 2940.020 ; gain = 65.438 ; free physical = 30740 ; free virtual = 228251
Phase 3 Detail Placement | Checksum: 1cc91db85

Time (s): cpu = 00:02:45 ; elapsed = 00:01:14 . Memory (MB): peak = 2940.020 ; gain = 65.438 ; free physical = 30740 ; free virtual = 228251

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2850ab3cc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2850ab3cc

Time (s): cpu = 00:02:57 ; elapsed = 00:01:18 . Memory (MB): peak = 2966.824 ; gain = 92.242 ; free physical = 30743 ; free virtual = 228254
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.072. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2034071ce

Time (s): cpu = 00:03:50 ; elapsed = 00:02:06 . Memory (MB): peak = 2966.824 ; gain = 92.242 ; free physical = 30743 ; free virtual = 228254
Phase 4.1 Post Commit Optimization | Checksum: 2034071ce

Time (s): cpu = 00:03:50 ; elapsed = 00:02:06 . Memory (MB): peak = 2966.824 ; gain = 92.242 ; free physical = 30743 ; free virtual = 228254

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2034071ce

Time (s): cpu = 00:03:50 ; elapsed = 00:02:06 . Memory (MB): peak = 2966.824 ; gain = 92.242 ; free physical = 30745 ; free virtual = 228255

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2034071ce

Time (s): cpu = 00:03:51 ; elapsed = 00:02:06 . Memory (MB): peak = 2966.824 ; gain = 92.242 ; free physical = 30747 ; free virtual = 228258

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2966.824 ; gain = 0.000 ; free physical = 30747 ; free virtual = 228258
Phase 4.4 Final Placement Cleanup | Checksum: 21b91a689

Time (s): cpu = 00:03:51 ; elapsed = 00:02:06 . Memory (MB): peak = 2966.824 ; gain = 92.242 ; free physical = 30747 ; free virtual = 228258
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21b91a689

Time (s): cpu = 00:03:51 ; elapsed = 00:02:06 . Memory (MB): peak = 2966.824 ; gain = 92.242 ; free physical = 30747 ; free virtual = 228258
Ending Placer Task | Checksum: 1b7601b6f

Time (s): cpu = 00:03:51 ; elapsed = 00:02:06 . Memory (MB): peak = 2966.824 ; gain = 92.242 ; free physical = 30747 ; free virtual = 228258
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:56 ; elapsed = 00:02:15 . Memory (MB): peak = 2966.824 ; gain = 136.137 ; free physical = 30796 ; free virtual = 228307
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ba09ace7 ConstDB: 0 ShapeSum: fd566e88 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "y_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "y_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1b564bc00

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3085.906 ; gain = 9.656 ; free physical = 30599 ; free virtual = 228110
Post Restoration Checksum: NetGraph: ff29f714 NumContArr: b63ac4ec Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b564bc00

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3117.715 ; gain = 41.465 ; free physical = 30583 ; free virtual = 228094

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b564bc00

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3130.715 ; gain = 54.465 ; free physical = 30543 ; free virtual = 228054

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b564bc00

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3130.715 ; gain = 54.465 ; free physical = 30543 ; free virtual = 228054
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13c986859

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3154.207 ; gain = 77.957 ; free physical = 30524 ; free virtual = 228035
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.954 | TNS=-7623.849| WHS=-0.206 | THS=-116.486|

Phase 2 Router Initialization | Checksum: 1045e5131

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 3163.207 ; gain = 86.957 ; free physical = 30507 ; free virtual = 228018

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20559
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20559
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Update Timing
Phase 3.1 Update Timing | Checksum: 140e68d41

Time (s): cpu = 00:01:00 ; elapsed = 00:00:26 . Memory (MB): peak = 3166.207 ; gain = 89.957 ; free physical = 30500 ; free virtual = 228011
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 3 Initial Routing | Checksum: 118443983

Time (s): cpu = 00:01:06 ; elapsed = 00:00:27 . Memory (MB): peak = 3184.207 ; gain = 107.957 ; free physical = 30502 ; free virtual = 228013
INFO: [Route 35-580] Design has 302 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                       forkC_14/generateBlocks[1].regblock/reg_value_reg/D|
|                      clk |                      clk |                                                                        Buffer_8/oehb1/validArray_reg[0]/D|
|                      clk |                      clk |                                                                             Buffer_8/tehb1/full_reg_reg/D|
|                      clk |                      clk |                                                       forkC_14/generateBlocks[0].regblock/reg_value_reg/D|
|                      clk |                      clk |                                                       forkC_14/generateBlocks[2].regblock/reg_value_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 118443983

Time (s): cpu = 00:01:07 ; elapsed = 00:00:27 . Memory (MB): peak = 3184.207 ; gain = 107.957 ; free physical = 30503 ; free virtual = 228014

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 28386
 Number of Nodes with overlaps = 10918
 Number of Nodes with overlaps = 4783
 Number of Nodes with overlaps = 2413
 Number of Nodes with overlaps = 1419
 Number of Nodes with overlaps = 736
 Number of Nodes with overlaps = 474
 Number of Nodes with overlaps = 303
 Number of Nodes with overlaps = 178
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.932 | TNS=-11256.428| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: c44176ec

Time (s): cpu = 00:20:36 ; elapsed = 00:08:21 . Memory (MB): peak = 3224.207 ; gain = 147.957 ; free physical = 30509 ; free virtual = 228020

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 475
 Number of Nodes with overlaps = 462
 Number of Nodes with overlaps = 424
 Number of Nodes with overlaps = 263
 Number of Nodes with overlaps = 200
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.769 | TNS=-11283.355| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1adccaaa0

Time (s): cpu = 00:27:24 ; elapsed = 00:12:01 . Memory (MB): peak = 3224.207 ; gain = 147.957 ; free physical = 30504 ; free virtual = 228016

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 243
 Number of Nodes with overlaps = 564
 Number of Nodes with overlaps = 380
 Number of Nodes with overlaps = 313
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 156
Phase 4.4 Global Iteration 3 | Checksum: b199bb0d

Time (s): cpu = 00:32:04 ; elapsed = 00:13:46 . Memory (MB): peak = 3224.207 ; gain = 147.957 ; free physical = 30512 ; free virtual = 228024
Phase 4 Rip-up And Reroute | Checksum: b199bb0d

Time (s): cpu = 00:32:04 ; elapsed = 00:13:46 . Memory (MB): peak = 3224.207 ; gain = 147.957 ; free physical = 30512 ; free virtual = 228024

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16420d0c4

Time (s): cpu = 00:32:07 ; elapsed = 00:13:47 . Memory (MB): peak = 3224.207 ; gain = 147.957 ; free physical = 30513 ; free virtual = 228025
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.759 | TNS=-10906.613| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: d05f2d84

Time (s): cpu = 00:32:08 ; elapsed = 00:13:48 . Memory (MB): peak = 3224.207 ; gain = 147.957 ; free physical = 30490 ; free virtual = 228002

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d05f2d84

Time (s): cpu = 00:32:08 ; elapsed = 00:13:48 . Memory (MB): peak = 3224.207 ; gain = 147.957 ; free physical = 30502 ; free virtual = 228014
Phase 5 Delay and Skew Optimization | Checksum: d05f2d84

Time (s): cpu = 00:32:08 ; elapsed = 00:13:48 . Memory (MB): peak = 3224.207 ; gain = 147.957 ; free physical = 30498 ; free virtual = 228010

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1582372bb

Time (s): cpu = 00:32:11 ; elapsed = 00:13:49 . Memory (MB): peak = 3224.207 ; gain = 147.957 ; free physical = 30499 ; free virtual = 228011
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.759 | TNS=-10859.424| WHS=0.053  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1582372bb

Time (s): cpu = 00:32:11 ; elapsed = 00:13:49 . Memory (MB): peak = 3224.207 ; gain = 147.957 ; free physical = 30499 ; free virtual = 228011
Phase 6 Post Hold Fix | Checksum: 1582372bb

Time (s): cpu = 00:32:11 ; elapsed = 00:13:49 . Memory (MB): peak = 3224.207 ; gain = 147.957 ; free physical = 30499 ; free virtual = 228011

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.61131 %
  Global Horizontal Routing Utilization  = 9.60729 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 4x4 Area, Max Cong = 91.3288%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X52Y106 -> INT_R_X55Y109
   INT_L_X52Y102 -> INT_R_X55Y105
South Dir 16x16 Area, Max Cong = 89.5904%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X48Y90 -> INT_R_X63Y105
East Dir 4x4 Area, Max Cong = 89.2463%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X52Y106 -> INT_R_X55Y109
   INT_L_X52Y102 -> INT_R_X55Y105
   INT_L_X52Y98 -> INT_R_X55Y101
West Dir 16x16 Area, Max Cong = 86.713%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X48Y106 -> INT_R_X63Y121
   INT_L_X48Y90 -> INT_R_X63Y105

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.666667 Sparse Ratio: 1.25
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 1 Sparse Ratio: 1.5
Direction: West
----------------
Congested clusters found at Level 4
Effective congestion level: 5 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 7 Route finalize | Checksum: 1640e738e

Time (s): cpu = 00:32:11 ; elapsed = 00:13:49 . Memory (MB): peak = 3224.207 ; gain = 147.957 ; free physical = 30499 ; free virtual = 228011

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1640e738e

Time (s): cpu = 00:32:11 ; elapsed = 00:13:49 . Memory (MB): peak = 3224.207 ; gain = 147.957 ; free physical = 30498 ; free virtual = 228009

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17b17618c

Time (s): cpu = 00:32:14 ; elapsed = 00:13:52 . Memory (MB): peak = 3224.207 ; gain = 147.957 ; free physical = 30486 ; free virtual = 227997

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.759 | TNS=-10859.424| WHS=0.053  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17b17618c

Time (s): cpu = 00:32:14 ; elapsed = 00:13:52 . Memory (MB): peak = 3224.207 ; gain = 147.957 ; free physical = 30498 ; free virtual = 228010
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:32:14 ; elapsed = 00:13:52 . Memory (MB): peak = 3224.207 ; gain = 147.957 ; free physical = 30561 ; free virtual = 228072

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:32:20 ; elapsed = 00:14:00 . Memory (MB): peak = 3224.207 ; gain = 257.383 ; free physical = 30561 ; free virtual = 228073
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 20:46:06 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : atax
| Device       : 7k160tfbg484-1
| Design State : Routed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 20256 |     0 |    101400 | 19.98 |
|   LUT as Logic             | 20144 |     0 |    101400 | 19.87 |
|   LUT as Memory            |   112 |     0 |     35000 |  0.32 |
|     LUT as Distributed RAM |   112 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  4903 |     0 |    202800 |  2.42 |
|   Register as Flip Flop    |  4903 |     0 |    202800 |  2.42 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1248 |     0 |     50700 |  2.46 |
| F8 Muxes                   |   106 |     0 |     25350 |  0.42 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 70    |          Yes |           - |          Set |
| 1041  |          Yes |           - |        Reset |
| 8     |          Yes |         Set |            - |
| 3784  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  5995 |     0 |     25350 | 23.65 |
|   SLICEL                                   |  3847 |     0 |           |       |
|   SLICEM                                   |  2148 |     0 |           |       |
| LUT as Logic                               | 20144 |     0 |    101400 | 19.87 |
|   using O5 output only                     |     6 |       |           |       |
|   using O6 output only                     | 18602 |       |           |       |
|   using O5 and O6                          |  1536 |       |           |       |
| LUT as Memory                              |   112 |     0 |     35000 |  0.32 |
|   LUT as Distributed RAM                   |   112 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   112 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  4903 |     0 |    202800 |  2.42 |
|   Register driven from within the Slice    |  2771 |       |           |       |
|   Register driven from outside the Slice   |  2132 |       |           |       |
|     LUT in front of the register is unused |  1089 |       |           |       |
|     LUT in front of the register is used   |  1043 |       |           |       |
| Unique Control Sets                        |   157 |       |     25350 |  0.62 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    6 |     0 |       600 |  1.00 |
|   DSP48E1 only |    6 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8643 |                 LUT |
| LUT4     | 5673 |                 LUT |
| LUT5     | 5107 |                 LUT |
| FDRE     | 3784 |        Flop & Latch |
| LUT2     | 1417 |                 LUT |
| MUXF7    | 1248 |               MuxFx |
| FDCE     | 1041 |        Flop & Latch |
| CARRY4   |  954 |          CarryLogic |
| LUT3     |  823 |                 LUT |
| RAMD32   |  168 |  Distributed Memory |
| MUXF8    |  106 |               MuxFx |
| FDPE     |   70 |        Flop & Latch |
| RAMS32   |   56 |  Distributed Memory |
| LUT1     |   17 |                 LUT |
| FDSE     |    8 |        Flop & Latch |
| DSP48E1  |    6 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 20:46:08 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.759ns  (required time - arrival time)
  Source:                 c_LSQ_y/storeQ/head_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_y/storeQ/storeCompleted_3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 1.215ns (18.886%)  route 5.218ns (81.114%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 5.279 - 4.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5132, unset)         1.652     1.652    c_LSQ_y/storeQ/clk
    SLICE_X90Y97         FDRE                                         r  c_LSQ_y/storeQ/head_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y97         FDRE (Prop_fdre_C_Q)         0.308     1.960 r  c_LSQ_y/storeQ/head_reg[1]_rep/Q
                         net (fo=96, routed)          0.974     2.934    c_LSQ_y/storeQ/head_reg[1]_rep_n_0
    SLICE_X94Y103        LUT6 (Prop_lut6_I2_O)        0.053     2.987 r  c_LSQ_y/storeQ/y_address0[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.612     3.599    c_LSQ_y/storeQ/y_address0[13]_INST_0_i_4_n_0
    SLICE_X95Y98         LUT6 (Prop_lut6_I2_O)        0.053     3.652 r  c_LSQ_y/storeQ/y_address0[13]_INST_0_i_1/O
                         net (fo=16, routed)          0.924     4.576    c_LSQ_y/storeQ/y_address0[13]
    SLICE_X90Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.629 r  c_LSQ_y/storeQ/y_we0_INST_0_i_198/O
                         net (fo=1, routed)           0.000     4.629    c_LSQ_y/storeQ/y_we0_INST_0_i_198_n_0
    SLICE_X90Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     4.926 r  c_LSQ_y/storeQ/y_we0_INST_0_i_121/CO[3]
                         net (fo=1, routed)           0.000     4.926    c_LSQ_y/storeQ/y_we0_INST_0_i_121_n_0
    SLICE_X90Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     5.058 r  c_LSQ_y/storeQ/y_we0_INST_0_i_72/CO[2]
                         net (fo=1, routed)           0.438     5.496    c_LSQ_y/loadQ/y_we0_INST_0_i_3_0[0]
    SLICE_X88Y110        LUT3 (Prop_lut3_I2_O)        0.160     5.656 r  c_LSQ_y/loadQ/y_we0_INST_0_i_21/O
                         net (fo=2, routed)           0.862     6.517    c_LSQ_y/loadQ/y_we0_INST_0_i_21_n_0
    SLICE_X81Y117        LUT6 (Prop_lut6_I1_O)        0.053     6.570 f  c_LSQ_y/loadQ/storeCompleted_15_i_8/O
                         net (fo=1, routed)           0.624     7.195    c_LSQ_y/loadQ/storeCompleted_15_i_8_n_0
    SLICE_X73Y117        LUT5 (Prop_lut5_I0_O)        0.053     7.248 f  c_LSQ_y/loadQ/storeCompleted_15_i_4/O
                         net (fo=16, routed)          0.785     8.032    c_LSQ_y/storeQ/storeCompleted_15_reg_1
    SLICE_X66Y116        LUT6 (Prop_lut6_I3_O)        0.053     8.085 r  c_LSQ_y/storeQ/storeCompleted_3_i_1/O
                         net (fo=1, routed)           0.000     8.085    c_LSQ_y/storeQ/storeCompleted_3_i_1_n_0
    SLICE_X66Y116        FDRE                                         r  c_LSQ_y/storeQ/storeCompleted_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5132, unset)         1.279     5.279    c_LSQ_y/storeQ/clk
    SLICE_X66Y116        FDRE                                         r  c_LSQ_y/storeQ/storeCompleted_3_reg/C
                         clock pessimism              0.010     5.289    
                         clock uncertainty           -0.035     5.254    
    SLICE_X66Y116        FDRE (Setup_fdre_C_D)        0.073     5.327    c_LSQ_y/storeQ/storeCompleted_3_reg
  -------------------------------------------------------------------
                         required time                          5.327    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                 -2.759    




INFO: [Common 17-206] Exiting Vivado at Sun Dec  4 20:46:08 2022...
