0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/pen/Desktop/FPGA/DataMem/DataMem.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sim_1/new/DataMem_tb.v,1682343354,verilog,,,C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v,DataMem_tb,,,,,,,,
C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sources_1/new/DataMem.v,1682346702,verilog,,C:/Users/pen/Desktop/FPGA/DataMem/DataMem.srcs/sim_1/new/DataMem_tb.v,,DataMem,,,,,,,,
