// Seed: 4064369492
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout supply0 id_2;
  output wire id_1;
  logic module_0;
  wire  id_10;
  assign id_5 = id_2;
  assign id_2 = "" ? -1 : id_6 == id_7(id_4#(.id_6(-1))) ^ id_3;
endmodule
module module_1 #(
    parameter id_12 = 32'd12,
    parameter id_16 = 32'd26,
    parameter id_2  = 32'd86
) (
    input  tri0  id_0,
    input  wire  id_1,
    input  tri   _id_2,
    input  tri0  id_3,
    output logic id_4,
    input  tri   id_5
);
  always @(id_5) begin : LABEL_0
    if (-1) begin : LABEL_1
      if (1) begin : LABEL_2
        $signed(71);
        ;
        if (1 - 1'b0) begin : LABEL_3
          for (id_4 = -1; -1; id_4 = id_0 * id_1 + id_5)
          #(-1) begin : LABEL_4
            id_4 <= -1'h0;
            assert ((-1'b0));
          end
        end else begin : LABEL_5
          fork
            assign id_4 = 1;
            id_4 <= id_0;
          join
        end
      end
    end else begin : LABEL_6
      id_4 = -1 && id_0 && 1'b0;
      if (1) begin : LABEL_7
        id_4 = -1 + id_2;
      end
    end
  end
  logic id_7;
  assign id_7 = id_1;
  wire [id_2 : -1 'h0] id_8;
  tri1 id_9;
  logic [7:0] id_10, id_11;
  wire _id_12;
  integer id_13;
  parameter id_14 = id_4++;
  parameter id_15 = 1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_15,
      id_14,
      id_13,
      id_7,
      id_13,
      id_15
  );
  wire [id_12 : 1 'd0] _id_16;
  logic [1 'b0 : $realtime] id_17;
  assign id_9 = 1'h0;
  assign id_4 = 1'b0;
  wire id_18;
endmodule
