

================================================================
== Vitis HLS Report for 'mac'
================================================================
* Date:           Mon May 13 19:27:05 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.616 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      43|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        0|     1|       36|      41|    0|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      18|    -|
|Register         |        -|     -|       17|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     1|       53|     102|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|    ~0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+
    |                      Instance                     |                     Module                     | BRAM_18K| DSP| FF | LUT| URAM|
    +---------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+
    |BUS_A_s_axi_U                                      |BUS_A_s_axi                                     |        0|   0|  36|  40|    0|
    |fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1  |fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1  |        0|   1|   0|   1|    0|
    +---------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+
    |Total                                              |                                                |        0|   1|  36|  41|    0|
    +---------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_118_p2   |         +|   0|  0|   7|           7|           1|
    |ap_condition_134     |       and|   0|  0|   2|           1|           1|
    |icmp_ln11_fu_128_p2  |      icmp|   0|  0|  32|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  43|          41|          36|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   2|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   2|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   7|          2|    7|         14|
    |i_fu_50                  |   7|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  18|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c_addr_reg_186           |  7|   0|    7|          0|
    |i_fu_50                  |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   17|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_A_AWVALID  |   in|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_AWREADY  |  out|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_AWADDR   |   in|    4|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_WVALID   |   in|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_WREADY   |  out|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_WDATA    |   in|   32|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_WSTRB    |   in|    4|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_ARVALID  |   in|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_ARREADY  |  out|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_ARADDR   |   in|    4|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_RVALID   |  out|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_RREADY   |   in|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_RDATA    |  out|   32|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_RRESP    |  out|    2|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_BVALID   |  out|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_BREADY   |   in|    1|       s_axi|         BUS_A|   return void|
|s_axi_BUS_A_BRESP    |  out|    2|       s_axi|         BUS_A|   return void|
|ap_clk               |   in|    1|  ap_ctrl_hs|           mac|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|           mac|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|           mac|  return value|
|a_address0           |  out|    7|   ap_memory|             a|         array|
|a_ce0                |  out|    1|   ap_memory|             a|         array|
|a_q0                 |   in|   32|   ap_memory|             a|         array|
|b_address0           |  out|    7|   ap_memory|             b|         array|
|b_ce0                |  out|    1|   ap_memory|             b|         array|
|b_q0                 |   in|   32|   ap_memory|             b|         array|
|c_address0           |  out|    7|   ap_memory|             c|         array|
|c_ce0                |  out|    1|   ap_memory|             c|         array|
|c_we0                |  out|    1|   ap_memory|             c|         array|
|c_d0                 |  out|   32|   ap_memory|             c|         array|
|c_address1           |  out|    7|   ap_memory|             c|         array|
|c_ce1                |  out|    1|   ap_memory|             c|         array|
|c_q1                 |   in|   32|   ap_memory|             c|         array|
|size                 |   in|   32|     ap_none|          size|        scalar|
+---------------------+-----+-----+------------+--------------+--------------+

