C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe  -mp  4  -prjfile  W:\projects\security-contest\libero\contest\synthesis\scratchproject.prs  -implementation  synthesis  -prodtype  synplify_pro  -encrypt  -pro  -rundir  W:\projects\security-contest\libero\contest\synthesis   -part M2GL025  -package VF256  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile W:\projects\security-contest\libero\contest\synthesis\synlog\report\top_premap.xml -merge_inferred_clocks 0  -top_level_module  top  -ovm  W:\projects\security-contest\libero\contest\synthesis\top.vm  -conchk_prepass  W:\projects\security-contest\libero\contest\synthesis\top_cck.rpt   -freq 100.000   -tcl  W:\projects\security-contest\libero\contest\designer\top\synthesis.fdc  W:\projects\security-contest\libero\contest\synthesis\synwork\top_mult.srs  -flow prepass  -gcc_prepass  -osrd  W:\projects\security-contest\libero\contest\synthesis\synwork\top_prem.srd  -qsap  W:\projects\security-contest\libero\contest\synthesis\top.sap  -devicelib  C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v  -ologparam  W:\projects\security-contest\libero\contest\synthesis\syntmp\top.plg  -osyn  W:\projects\security-contest\libero\contest\synthesis\synwork\top_prem.srd  -prjdir  W:\projects\security-contest\libero\contest\synthesis\  -prjname  top_syn  -log  W:\projects\security-contest\libero\contest\synthesis\synlog\top_premap.srr  -sn  2018.03  -jobname  "premap" 
relcom:C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2GL025 -package VF256 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile ..\synlog\report\top_premap.xml -merge_inferred_clocks 0 -top_level_module top -ovm ..\top.vm -conchk_prepass ..\top_cck.rpt -freq 100.000 -tcl ..\..\designer\top\synthesis.fdc ..\synwork\top_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\top_prem.srd -qsap ..\top.sap -devicelib C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v -ologparam top.plg -osyn ..\synwork\top_prem.srd -prjdir ..\ -prjname top_syn -log ..\synlog\top_premap.srr -sn 2018.03 -jobname "premap"
rc:1 success:1 runtime:2
file:..\scratchproject.prs|io:o|time:1568561745|size:3281|exec:0|csum:
file:..\top.vm|io:o|time:1568562924|size:1778566|exec:0|csum:
file:..\top_cck.rpt|io:o|time:1568566465|size:3901|exec:0|csum:
file:..\..\designer\top\synthesis.fdc|io:i|time:1568566456|size:54|exec:0|csum:AF25D119052560440D52A698725B0975
file:..\synwork\top_mult.srs|io:i|time:1568566464|size:4978|exec:0|csum:9575D80D88151C1D2500A48607FC6319
file:..\synwork\top_prem.srd|io:o|time:1568566465|size:225939|exec:0|csum:
file:..\top.sap|io:o|time:1568566465|size:8013|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v|io:i|time:1545375132|size:16387|exec:0|csum:015F6E2B83BBEFD2952183BB96E6609B
file:top.plg|io:o|time:1568566464|size:0|exec:0|csum:
file:..\synwork\top_prem.srd|io:o|time:1568566465|size:225939|exec:0|csum:
file:..\synlog\top_premap.srr|io:o|time:1568566466|size:14366|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1545375129|size:35620864|exec:1|csum:AFC1D03A121E8E2C0389EDEDDE1E630A
