(pcb /home/zhonx/Documents/Projets_PRE/vescUserInterfaceHardware/VESC_UI.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.99.0-unknown-2a2dc1c0ff~131~ubuntu20.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer In1.Cu_GND
      (type power)
      (property
        (index 1)
      )
    )
    (layer In2.Cu_+3.3
      (type power)
      (property
        (index 2)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 3)
      )
    )
    (boundary
      (path pcb 0  163000 -85000  164000 -85000  164000 -125000  114000 -125000
            114000 -85000  115000 -85000  115000 -75000  163000 -75000  163000 -85000)
    )
    (plane GND (polygon F.Cu 0  165000 -126250  112750 -126250  112750 -73750  165000 -73750
            165000 -126250))
    (plane GND (polygon In1.Cu_GND 0  165000 -126250  112750 -126250  112750 -73750  165000 -73750
            165000 -126250))
    (plane +3.3V (polygon In2.Cu_+3.3 0  165000 -126250  112750 -126250  112750 -73750  165000 -73750
            165000 -126250))
    (plane GND (polygon B.Cu 0  165000 -126250  112750 -126250  112750 -73750  165000 -73750
            165000 -126250))
    (via "Via[0-3]_600:250_um")
    (rule
      (width 200)
      (clearance 150.1)
      (clearance 150.1 (type default_smd))
      (clearance 37.5 (type smd_smd))
    )
  )
  (placement
    (component DVB_Buttons:PTS810
      (place SW5 144100.000000 -109700.000000 front 0.000000 (PN SW_0003))
    )
    (component "SamacSys_Parts:SOT95P280X145-5N"
      (place IC1 142700.000000 -103100.000000 front 0.000000 (PN FAN5331SX))
    )
    (component LED_THT:LED_D5.0mm_Horizontal_O1.27mm_Z3.0mm_Clear
      (place D6 159700.000000 -79000.000000 front 180.000000 (PN "LED 5mm - White"))
    )
    (component LED_THT:LED_D5.0mm_Horizontal_O1.27mm_Z3.0mm_Clear::1
      (place D3 136500.000000 -79000.000000 front 180.000000 (PN "LED 5mm - White"))
    )
    (component DVB_Resistors:R_0402
      (place R4 151900.000000 -81200.000000 front 0.000000 (PN R_0110))
    )
    (component DVB_Resistors:R_0402::1
      (place R1 123500.000000 -81200.000000 front 0.000000 (PN R_0110))
    )
    (component DVB_Resistors:R_0402::2
      (place R6 159700.000000 -81200.000000 front 180.000000 (PN R_0110))
    )
    (component DVB_Capacitors_Ceramic:C_0402
      (place C12 138500.000000 -109800.000000 front -90.000000 (PN C_0002))
    )
    (component DVB_Capacitors_Ceramic:C_0402::1
      (place C19 149700.000000 -99000.000000 front 90.000000 (PN C_0002))
    )
    (component LED_THT:LED_D5.0mm_Horizontal_O1.27mm_Z3.0mm_Clear::2
      (place D1 120900.000000 -79000.000000 front 180.000000 (PN "LED 5mm - White"))
    )
    (component LED_THT:LED_D5.0mm_Horizontal_O1.27mm_Z3.0mm_Clear::3
      (place D2 128690.000000 -79000.000000 front 180.000000 (PN "LED 5mm - White"))
    )
    (component LED_THT:LED_D5.0mm_Horizontal_O1.27mm_Z3.0mm_Clear::4
      (place D4 144290.000000 -79000.000000 front 180.000000 (PN "LED 5mm - White"))
    )
    (component LED_THT:LED_D5.0mm_Horizontal_O1.27mm_Z3.0mm_Clear::5
      (place D5 151900.000000 -79000.000000 front 180.000000 (PN "LED 5mm - White"))
    )
    (component "DVB_Diodes:D_SOD-523-F"
      (place D10 137200.000000 -93900.000000 front -90.000000 (PN D_0022))
    )
    (component "Connector_JST:JST_PH_B5B-PH-K_1x05_P2.00mm_Vertical"
      (place J5 155400.000000 -85750.000000 front 180.000000 (PN Conn_01x05_Male))
    )
    (component "Connector_JST:JST_PH_B4B-PH-K_1x04_P2.00mm_Vertical"
      (place J6 149500.000000 -115000.000000 front 0.000000 (PN Conn_01x04_Male))
    )
    (component DVB_Resistors:R_0402::3
      (place R3 133800.000000 -102800.000000 front 0.000000 (PN R_0110))
    )
    (component DVB_Resistors:R_0402::4
      (place R5 142500.000000 -86775.000000 front 180.000000 (PN R_0034))
    )
    (component DVB_Resistors:R_0402::5
      (place R12 144900.000000 -120900.000000 front 90.000000 (PN R_0020))
    )
    (component SamacSys_Parts:Vertical_push_button
      (place SW4 158350.000000 -121200.000000 front 0.000000 (PN "Vertical push button"))
    )
    (component SamacSys_Parts:Vertical_push_button::1
      (place SW1 119650.000000 -121200.000000 front 0.000000 (PN "Vertical push button"))
    )
    (component SamacSys_Parts:Vertical_push_button::2
      (place SW3 145450.000000 -121200.000000 front 0.000000 (PN "Vertical push button"))
    )
    (component SamacSys_Parts:Vertical_push_button::3
      (place SW2 132550.000000 -121200.000000 front 0.000000 (PN "Vertical push button"))
    )
    (component "Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.6x5.6mm"
      (place U2 152250.000000 -104500.000000 front 0.000000 (PN STM32F401CEUx))
    )
    (component "Connector_JST:JST_PH_B2B-PH-K_1x02_P2.00mm_Vertical"
      (place J8 131500.000000 -85750.000000 front 180.000000 (PN Conn_01x02_Male))
    )
    (component "Connector_JST:JST_PH_B7B-PH-K_1x07_P2.00mm_Vertical"
      (place J3 131500.000000 -115000.000000 front 0.000000 (PN Conn_01x07_Male))
    )
    (component DVB_Resistors:R_0402::6
      (place R2 153600.000000 -90400.000000 front -90.000000 (PN R_0034))
    )
    (component MountingHole:MountingHole_3.2mm_M3_DIN965
      (place Hole4 161000.000000 -87500.000000 front 0.000000 (PN MountingHole_3.2mm_M3_DIN965))
      (place Hole2 117000.000000 -112000.000000 front 0.000000 (PN MountingHole_3.2mm_M3_DIN965))
      (place Hole3 161000.000000 -112000.000000 front 0.000000 (PN MountingHole_3.2mm_M3_DIN965))
      (place Hole1 117000.000000 -87500.000000 front 0.000000 (PN MountingHole_3.2mm_M3_DIN965))
    )
    (component DVB_Resistors:R_0402::7
      (place R14 133400.000000 -96800.000000 front 0.000000 (PN R_0019))
    )
    (component DVB_Capacitors_Ceramic:C_0603
      (place C2 148500.000000 -98600.000000 front 90.000000 (PN C_0003))
    )
    (component DVB_Resistors:R_0402::8
      (place R9 119200.000000 -120900.000000 front 90.000000 (PN R_0020))
    )
    (component DVB_Resistors:R_0402::9
      (place R7 141700.000000 -105500.000000 front 180.000000 (PN R_0034))
    )
    (component "Connector_JST:JST_PH_B2B-PH-K_1x02_P2.00mm_Vertical::1"
      (place J9 138550.000000 -85750.000000 front 180.000000 (PN Conn_01x02_Male))
    )
    (component DVB_Capacitors_Ceramic:C_0402::2
      (place C18 145500.000000 -122400.000000 front 180.000000 (PN C_0002))
    )
    (component DVB_Resistors:R_0402::10
      (place R8 143500.000000 -105500.000000 front 180.000000 (PN R_0020))
    )
    (component DVB_Capacitors_Ceramic:C_0603::1
      (place C1 144100.000000 -99800.000000 front -90.000000 (PN C_0003))
    )
    (component DVB_SOT:SOT_23
      (place Q2 143000.000000 -84225.000000 front 90.000000 (PN Q_0020))
    )
    (component "Jumper:SolderJumper-2_P1.3mm_Open_TrianglePad1.0x1.5mm"
      (place JP1 117600.000000 -97700.000000 front 90.000000 (PN Jumper_NC_Small))
    )
    (component "Jumper:SolderJumper-2_P1.3mm_Open_TrianglePad1.0x1.5mm::1"
      (place JP2 160300.000000 -101875.000000 front -90.000000 (PN Jumper_NC_Small))
    )
    (component "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm"
      (place U3 154300.000000 -95600.000000 front -90.000000 (PN "M95M04-DR"))
    )
    (component DVB_Capacitors_Ceramic:C_0402::3
      (place C9 161100.000000 -99100.000000 front 90.000000 (PN C_0002))
    )
    (component DVB_Capacitors_Ceramic:C_0402::4
      (place C15 140000.000000 -104700.000000 front -90.000000 (PN C_0051))
    )
    (component DVB_Capacitors_Ceramic:C_0402::5
      (place C20 157800.000000 -101600.000000 front 180.000000 (PN C_0002))
    )
    (component DVB_Capacitors_Ceramic:C_0402::6
      (place C21 155200.000000 -110000.000000 front 90.000000 (PN C_0002))
    )
    (component DVB_Capacitors_Ceramic:C_0402::7
      (place C24 150700.000000 -98300.000000 front 90.000000 (PN C_0002))
    )
    (component "DVB_Capacitors_Supercap:CP_ELNA-DSK621"
      (place C22 144400.000000 -92100.000000 front 0.000000 (PN C_0046))
    )
    (component DVB_Capacitors_Ceramic:C_0402::8
      (place C10 116800.000000 -100500.000000 front -90.000000 (PN C_0002))
    )
    (component DVB_Resistors:R_0402::11
      (place R17 117900.000000 -100300.000000 front -90.000000 (PN R_0001))
    )
    (component DVB_Resistors:R_0402::12
      (place R18 160000.000000 -99300.000000 front 90.000000 (PN R_0001))
    )
    (component DVB_Resistors:R_0402::13
      (place R10 129200.000000 -81200.000000 front 0.000000 (PN R_0110))
    )
    (component DVB_Resistors:R_0402::14
      (place R11 136500.000000 -81200.000000 front 180.000000 (PN R_0110))
    )
    (component DVB_Resistors:R_0402::15
      (place R15 144300.000000 -81200.000000 front 0.000000 (PN R_0110))
    )
    (component DVB_Capacitors_Ceramic:C_0402::9
      (place C23 132500.000000 -122400.000000 front 180.000000 (PN C_0002))
    )
    (component DVB_SOT:SOT_23::1
      (place Q1 156000.000000 -89900.000000 front 90.000000 (PN Q_0020))
    )
    (component DVB_Capacitors_Ceramic:C_0402::10
      (place C6 117200.000000 -82200.000000 front 90.000000 (PN C_0002))
    )
    (component DVB_Capacitors_Ceramic:C_0402::11
      (place C28 133600.000000 -93500.000000 front 0.000000 (PN C_0002))
    )
    (component "DVB_Diodes:D_SOD-123"
      (place D9 138300.000000 -103700.000000 front 90.000000 (PN D_0016))
    )
    (component DVB_Capacitors_Ceramic:C_0603::2
      (place C4 134400.000000 -108000.000000 front 0.000000 (PN C_0003))
    )
    (component DVB_Capacitors_Ceramic:C_0603::3
      (place C26 134000.000000 -94700.000000 front 180.000000 (PN C_0037))
    )
    (component "DVB_Diodes:D_SOD-523-F::1"
      (place D8 134600.000000 -100000.000000 front 0.000000 (PN D_0022))
    )
    (component DVB_Capacitors_Ceramic:C_0603::4
      (place C29 146300.000000 -105900.000000 front 90.000000 (PN C_0037))
    )
    (component DVB_Resistors:R_0402::16
      (place R16 132000.000000 -121000.000000 front 90.000000 (PN R_0020))
    )
    (component DVB_Capacitors_Ceramic:C_0402::12
      (place C17 119700.000000 -122400.000000 front 180.000000 (PN C_0002))
    )
    (component DVB_Capacitors_Ceramic:C_0603::5
      (place C8 134400.000000 -105500.000000 front 0.000000 (PN C_0037))
    )
    (component DVB_Capacitors_Ceramic:C_0603::6
      (place C16 137700.000000 -108000.000000 front 0.000000 (PN C_0003))
    )
    (component DVB_Capacitors_Ceramic:C_0402::13
      (place C32 127300.000000 -112900.000000 front 0.000000 (PN C_0002))
    )
    (component DVB_Capacitors_Ceramic:C_0402::14
      (place C13 133500.000000 -81800.000000 front 0.000000 (PN C_0002))
    )
    (component DVB_Capacitors_Ceramic:C_0402::15
      (place C11 142700.000000 -87775.000000 front 180.000000 (PN C_0002))
    )
    (component DVB_Capacitors_Ceramic:C_0603::7
      (place C7 134400.000000 -104100.000000 front 0.000000 (PN C_0003))
    )
    (component DVB_Capacitors_Ceramic:C_1210
      (place C5 120100.000000 -82700.000000 front 0.000000 (PN C_0040))
    )
    (component DVB_Resistors:R_0402::17
      (place R19 157800.000000 -121000.000000 front 90.000000 (PN R_0020))
    )
    (component DVB_Capacitors_Ceramic:C_1210::1
      (place C14 134800.000000 -89800.000000 front 0.000000 (PN C_0040))
    )
    (component DVB_Capacitors_Ceramic:C_0603::8
      (place C30 154000.000000 -110400.000000 front -90.000000 (PN C_0003))
    )
    (component DVB_Capacitors_Ceramic:C_0402::16
      (place C33 131600.000000 -111700.000000 front 0.000000 (PN C_0002))
    )
    (component DVB_Capacitors_Ceramic:C_0402::17
      (place C25 158300.000000 -122400.000000 front 180.000000 (PN C_0002))
    )
    (component DVB_Capacitors_Ceramic:C_1210::2
      (place C35 135100.000000 -110900.000000 front 0.000000 (PN C_0040))
    )
    (component DVB_Capacitors_Ceramic:C_0402::18
      (place C3 134200.000000 -106800.000000 front 180.000000 (PN C_0002))
    )
    (component DVB_Resistors:R_0402::18
      (place R20 158600.000000 -97000.000000 front 0.000000 (PN R_0020))
    )
    (component "DVB_Inductors:L_4012-Wurth"
      (place L1 140100.000000 -98900.000000 front 180.000000 (PN L_0006))
    )
    (component DVB_Capacitors_Ceramic:C_1210::3
      (place C34 126400.000000 -115000.000000 front 180.000000 (PN C_0040))
    )
    (component "DVB_Diodes:D_SOD-523-F::2"
      (place D7 134600.000000 -101500.000000 front 180.000000 (PN D_0022))
    )
    (component DVB_Capacitors_Ceramic:C_0603::9
      (place C27 134000.000000 -92300.000000 front 0.000000 (PN C_0003))
    )
    (component DVB_Capacitors_Ceramic:C_0402::19
      (place C31 146300.000000 -103300.000000 front -90.000000 (PN C_0002))
    )
    (component "Package_TO_SOT_THT:TO-92Flat"
      (place J1 115250.000000 -101000.000000 back 270.000000 (PN "Hall_DRV5055-Q1"))
    )
    (component OptoDevice:R_LDR_4.9x4.2mm_P2.54mm_Vertical
      (place R13 159100.000000 -92300.000000 back 90.000000 (PN "NSL-19M51"))
    )
    (component "Package_TO_SOT_THT:TO-92Flat::1"
      (place J2 162750.000000 -98500.000000 back 90.000000 (PN "Hall_DRV5055-Q1"))
    )
    (component "DVB_Displays:OLED128x128-1P5"
      (place K1 129000.000000 -99975.000000 back 270.000000 (PN "K_0051-OBSOLETE"))
    )
  )
  (library
    (image DVB_Buttons:PTS810
      (outline (path signal 100  -2100 -1600  -2100 600))
      (outline (path signal 100  2100 -1600  -2100 -1600))
      (outline (path signal 100  2100 1600  2100 -1600))
      (outline (path signal 100  -1100 1600  2100 1600))
      (outline (path signal 127  2600 1700  -2800 1700))
      (outline (path signal 127  2600 -1700  -2600 -1700))
      (outline (path signal 100  -1100 1600  -2100 600))
      (outline (path signal 127  -2800 1700  -2800 700))
      (outline (path signal 50  -3000 2000  3000 2000))
      (outline (path signal 50  3000 2000  3000 -2000))
      (outline (path signal 50  3000 -2000  -3000 -2000))
      (outline (path signal 50  -3000 -2000  -3000 2000))
      (pin Rect[T]Pad_1050x650_um 1 -2075 1075)
      (pin Rect[T]Pad_1050x650_um 2 2075 1075)
      (pin Rect[T]Pad_1050x650_um 3 -2075 -1075)
      (pin Rect[T]Pad_1050x650_um 4 2075 -1075)
    )
    (image "SamacSys_Parts:SOT95P280X145-5N"
      (outline (path signal 50  -2075 1700  2075 1700))
      (outline (path signal 50  2075 1700  2075 -1700))
      (outline (path signal 50  2075 -1700  -2075 -1700))
      (outline (path signal 50  -2075 -1700  -2075 1700))
      (outline (path signal 100  -800 1450  800 1450))
      (outline (path signal 100  800 1450  800 -1450))
      (outline (path signal 100  800 -1450  -800 -1450))
      (outline (path signal 100  -800 -1450  -800 1450))
      (outline (path signal 100  -800 500  150 1450))
      (outline (path signal 200  -325 1450  325 1450))
      (outline (path signal 200  325 1450  325 -1450))
      (outline (path signal 200  325 -1450  -325 -1450))
      (outline (path signal 200  -325 -1450  -325 1450))
      (outline (path signal 200  -1825 1500  -675 1500))
      (pin Rect[T]Pad_600x1150_um (rotate 90) 1 -1250 950)
      (pin Rect[T]Pad_600x1150_um (rotate 90) 2 -1250 0)
      (pin Rect[T]Pad_600x1150_um (rotate 90) 3 -1250 -950)
      (pin Rect[T]Pad_600x1150_um (rotate 90) 4 1250 -950)
      (pin Rect[T]Pad_600x1150_um (rotate 90) 5 1250 950)
    )
    (image LED_THT:LED_D5.0mm_Horizontal_O1.27mm_Z3.0mm_Clear
      (outline (path signal 120  4230 -2330  3830 -2330))
      (outline (path signal 120  0 -1080  0 -1210))
      (outline (path signal 120  3830 -1210  4230 -1210))
      (outline (path signal 120  -1290 -1210  -1290 -7370))
      (outline (path signal 120  0 -1080  0 -1080))
      (outline (path signal 120  2540 -1080  2540 -1080))
      (outline (path signal 120  0 -1210  0 -1080))
      (outline (path signal 120  2540 -1210  2540 -1080))
      (outline (path signal 120  3830 -2330  3830 -1210))
      (outline (path signal 120  0 -1210  0 -1210))
      (outline (path signal 120  -1290 -1210  3830 -1210))
      (outline (path signal 120  2540 -1210  2540 -1210))
      (outline (path signal 120  3830 -1210  3830 -7370))
      (outline (path signal 120  4230 -1210  4230 -2330))
      (outline (path signal 120  2540 -1080  2540 -1210))
      (outline (path signal 0  3697.36 -6771.71  3607.54 -6483.49  3483.64 -6208.19  3327.46 -5949.84
            3141.28 -5712.19  2927.81 -5498.72  2690.16 -5312.54  2431.81 -5156.36
            2156.51 -5032.46  1868.29 -4942.65  1571.34 -4888.23  1270 -4870
            968.658 -4888.23  671.711 -4942.65  383.488 -5032.46  108.192 -5156.36
            -150.162 -5312.54  -387.807 -5498.72  -601.277 -5712.19  -787.46 -5949.84
            -943.64 -6208.19  -1067.54 -6483.49  -1157.36 -6771.71  -1211.77 -7068.66
            -1230 -7370  -1247.57 -7412.43  -1290 -7430  -1332.43 -7412.43
            -1350 -7370  -1330.9 -7054.19  -1273.87 -6742.99  -1179.74 -6440.94
            -1049.89 -6152.43  -886.218 -5881.67  -691.098 -5632.62  -467.381 -5408.9
            -218.33 -5213.78  52.425 -5050.1  340.935 -4920.26  642.993 -4826.13
            954.194 -4769.1  1270 -4750  1585.81 -4769.1  1897.01 -4826.13
            2199.07 -4920.26  2487.57 -5050.1  2758.33 -5213.78  3007.38 -5408.9
            3231.1 -5632.62  3426.22 -5881.67  3589.89 -6152.43  3719.74 -6440.94
            3813.87 -6742.99  3870.9 -7054.19  3890 -7370  3872.43 -7412.43
            3830 -7430  3787.57 -7412.43  3770 -7370  3751.77 -7068.66))
      (outline (path signal 50  -1950 -10200  4500 -10200))
      (outline (path signal 50  -1950 1250  -1950 -10200))
      (outline (path signal 50  4500 -10200  4500 1250))
      (outline (path signal 50  4500 1250  -1950 1250))
      (outline (path signal 100  2540 0  2540 0))
      (outline (path signal 100  2540 0  2540 -1270))
      (outline (path signal 100  4170 -2270  3770 -2270))
      (outline (path signal 100  3770 -2270  3770 -1270))
      (outline (path signal 100  -1230 -1270  3770 -1270))
      (outline (path signal 100  3770 -1270  4170 -1270))
      (outline (path signal 100  0 -1270  0 0))
      (outline (path signal 100  4170 -1270  4170 -2270))
      (outline (path signal 100  0 0  0 -1270))
      (outline (path signal 100  0 -1270  0 -1270))
      (outline (path signal 100  -1230 -1270  -1230 -7370))
      (outline (path signal 100  2540 -1270  2540 -1270))
      (outline (path signal 100  2540 -1270  2540 0))
      (outline (path signal 100  0 0  0 0))
      (outline (path signal 100  3770 -1270  3770 -7370))
      (outline (path signal 0  3648.81 -6783.68  3560.79 -6501.22  3439.37 -6231.43  3286.31 -5978.24
            3103.85 -5745.35  2894.65 -5536.15  2661.76 -5353.69  2408.57 -5200.63
            2138.78 -5079.21  1856.32 -4991.19  1565.32 -4937.86  1270 -4920
            974.685 -4937.86  683.677 -4991.19  401.218 -5079.21  131.428 -5200.63
            -121.759 -5353.69  -354.651 -5536.15  -563.851 -5745.35  -746.31 -5978.24
            -899.367 -6231.43  -1020.79 -6501.22  -1108.81 -6783.68  -1162.14 -7074.69
            -1180 -7370  -1194.64 -7405.35  -1230 -7420  -1265.36 -7405.35
            -1280 -7370  -1261.41 -7062.63  -1205.9 -6759.74  -1114.29 -6465.76
            -987.913 -6184.96  -828.609 -5921.44  -638.702 -5679.04  -420.963 -5461.3
            -178.565 -5271.39  84.956 -5112.09  365.758 -4985.71  659.745 -4894.1
            962.631 -4838.59  1270 -4820  1577.37 -4838.59  1880.26 -4894.1
            2174.24 -4985.71  2455.04 -5112.09  2718.57 -5271.39  2960.96 -5461.3
            3178.7 -5679.04  3368.61 -5921.44  3527.91 -6184.96  3654.29 -6465.76
            3745.9 -6759.74  3801.41 -7062.63  3820 -7370  3805.36 -7405.35
            3770 -7420  3734.64 -7405.35  3720 -7370  3702.14 -7074.69))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image LED_THT:LED_D5.0mm_Horizontal_O1.27mm_Z3.0mm_Clear::1
      (outline (path signal 120  4230 -2330  3830 -2330))
      (outline (path signal 120  2540 -1080  2540 -1210))
      (outline (path signal 120  3830 -1210  3830 -7370))
      (outline (path signal 120  -1290 -1210  3830 -1210))
      (outline (path signal 120  0 -1080  0 -1080))
      (outline (path signal 120  3830 -2330  3830 -1210))
      (outline (path signal 120  2540 -1210  2540 -1080))
      (outline (path signal 120  -1290 -1210  -1290 -7370))
      (outline (path signal 120  2540 -1210  2540 -1210))
      (outline (path signal 120  0 -1210  0 -1210))
      (outline (path signal 120  3830 -1210  4230 -1210))
      (outline (path signal 120  4230 -1210  4230 -2330))
      (outline (path signal 120  0 -1080  0 -1210))
      (outline (path signal 120  2540 -1080  2540 -1080))
      (outline (path signal 120  0 -1210  0 -1080))
      (outline (path signal 0  3697.36 -6771.71  3607.54 -6483.49  3483.64 -6208.19  3327.46 -5949.84
            3141.28 -5712.19  2927.81 -5498.72  2690.16 -5312.54  2431.81 -5156.36
            2156.51 -5032.46  1868.29 -4942.65  1571.34 -4888.23  1270 -4870
            968.658 -4888.23  671.711 -4942.65  383.488 -5032.46  108.192 -5156.36
            -150.162 -5312.54  -387.807 -5498.72  -601.277 -5712.19  -787.46 -5949.84
            -943.64 -6208.19  -1067.54 -6483.49  -1157.36 -6771.71  -1211.77 -7068.66
            -1230 -7370  -1247.57 -7412.43  -1290 -7430  -1332.43 -7412.43
            -1350 -7370  -1330.9 -7054.19  -1273.87 -6742.99  -1179.74 -6440.94
            -1049.89 -6152.43  -886.218 -5881.67  -691.098 -5632.62  -467.381 -5408.9
            -218.33 -5213.78  52.425 -5050.1  340.935 -4920.26  642.993 -4826.13
            954.194 -4769.1  1270 -4750  1585.81 -4769.1  1897.01 -4826.13
            2199.07 -4920.26  2487.57 -5050.1  2758.33 -5213.78  3007.38 -5408.9
            3231.1 -5632.62  3426.22 -5881.67  3589.89 -6152.43  3719.74 -6440.94
            3813.87 -6742.99  3870.9 -7054.19  3890 -7370  3872.43 -7412.43
            3830 -7430  3787.57 -7412.43  3770 -7370  3751.77 -7068.66))
      (outline (path signal 50  -1950 1250  -1950 -10200))
      (outline (path signal 50  -1950 -10200  4500 -10200))
      (outline (path signal 50  4500 1250  -1950 1250))
      (outline (path signal 50  4500 -10200  4500 1250))
      (outline (path signal 100  2540 -1270  2540 -1270))
      (outline (path signal 100  0 0  0 0))
      (outline (path signal 100  3770 -2270  3770 -1270))
      (outline (path signal 100  3770 -1270  4170 -1270))
      (outline (path signal 100  -1230 -1270  3770 -1270))
      (outline (path signal 100  -1230 -1270  -1230 -7370))
      (outline (path signal 100  2540 0  2540 -1270))
      (outline (path signal 100  0 -1270  0 0))
      (outline (path signal 100  0 -1270  0 -1270))
      (outline (path signal 100  0 0  0 -1270))
      (outline (path signal 100  4170 -2270  3770 -2270))
      (outline (path signal 100  2540 0  2540 0))
      (outline (path signal 100  2540 -1270  2540 0))
      (outline (path signal 100  3770 -1270  3770 -7370))
      (outline (path signal 100  4170 -1270  4170 -2270))
      (outline (path signal 0  3648.81 -6783.68  3560.79 -6501.22  3439.37 -6231.43  3286.31 -5978.24
            3103.85 -5745.35  2894.65 -5536.15  2661.76 -5353.69  2408.57 -5200.63
            2138.78 -5079.21  1856.32 -4991.19  1565.32 -4937.86  1270 -4920
            974.685 -4937.86  683.677 -4991.19  401.218 -5079.21  131.428 -5200.63
            -121.759 -5353.69  -354.651 -5536.15  -563.851 -5745.35  -746.31 -5978.24
            -899.367 -6231.43  -1020.79 -6501.22  -1108.81 -6783.68  -1162.14 -7074.69
            -1180 -7370  -1194.64 -7405.35  -1230 -7420  -1265.36 -7405.35
            -1280 -7370  -1261.41 -7062.63  -1205.9 -6759.74  -1114.29 -6465.76
            -987.913 -6184.96  -828.609 -5921.44  -638.702 -5679.04  -420.963 -5461.3
            -178.565 -5271.39  84.956 -5112.09  365.758 -4985.71  659.745 -4894.1
            962.631 -4838.59  1270 -4820  1577.37 -4838.59  1880.26 -4894.1
            2174.24 -4985.71  2455.04 -5112.09  2718.57 -5271.39  2960.96 -5461.3
            3178.7 -5679.04  3368.61 -5921.44  3527.91 -6184.96  3654.29 -6465.76
            3745.9 -6759.74  3801.41 -7062.63  3820 -7370  3805.36 -7405.35
            3770 -7420  3734.64 -7405.35  3720 -7370  3702.14 -7074.69))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image DVB_Resistors:R_0402
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image DVB_Resistors:R_0402::1
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image DVB_Resistors:R_0402::2
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402::1
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 250  500 250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image LED_THT:LED_D5.0mm_Horizontal_O1.27mm_Z3.0mm_Clear::2
      (outline (path signal 120  2540 -1080  2540 -1080))
      (outline (path signal 120  0 -1080  0 -1210))
      (outline (path signal 120  3830 -2330  3830 -1210))
      (outline (path signal 120  -1290 -1210  -1290 -7370))
      (outline (path signal 120  3830 -1210  3830 -7370))
      (outline (path signal 120  2540 -1210  2540 -1210))
      (outline (path signal 120  0 -1210  0 -1080))
      (outline (path signal 120  4230 -2330  3830 -2330))
      (outline (path signal 120  0 -1080  0 -1080))
      (outline (path signal 120  -1290 -1210  3830 -1210))
      (outline (path signal 120  4230 -1210  4230 -2330))
      (outline (path signal 120  3830 -1210  4230 -1210))
      (outline (path signal 120  2540 -1210  2540 -1080))
      (outline (path signal 120  2540 -1080  2540 -1210))
      (outline (path signal 120  0 -1210  0 -1210))
      (outline (path signal 0  3697.36 -6771.71  3607.54 -6483.49  3483.64 -6208.19  3327.46 -5949.84
            3141.28 -5712.19  2927.81 -5498.72  2690.16 -5312.54  2431.81 -5156.36
            2156.51 -5032.46  1868.29 -4942.65  1571.34 -4888.23  1270 -4870
            968.658 -4888.23  671.711 -4942.65  383.488 -5032.46  108.192 -5156.36
            -150.162 -5312.54  -387.807 -5498.72  -601.277 -5712.19  -787.46 -5949.84
            -943.64 -6208.19  -1067.54 -6483.49  -1157.36 -6771.71  -1211.77 -7068.66
            -1230 -7370  -1247.57 -7412.43  -1290 -7430  -1332.43 -7412.43
            -1350 -7370  -1330.9 -7054.19  -1273.87 -6742.99  -1179.74 -6440.94
            -1049.89 -6152.43  -886.218 -5881.67  -691.098 -5632.62  -467.381 -5408.9
            -218.33 -5213.78  52.425 -5050.1  340.935 -4920.26  642.993 -4826.13
            954.194 -4769.1  1270 -4750  1585.81 -4769.1  1897.01 -4826.13
            2199.07 -4920.26  2487.57 -5050.1  2758.33 -5213.78  3007.38 -5408.9
            3231.1 -5632.62  3426.22 -5881.67  3589.89 -6152.43  3719.74 -6440.94
            3813.87 -6742.99  3870.9 -7054.19  3890 -7370  3872.43 -7412.43
            3830 -7430  3787.57 -7412.43  3770 -7370  3751.77 -7068.66))
      (outline (path signal 50  -1950 1250  -1950 -10200))
      (outline (path signal 50  -1950 -10200  4500 -10200))
      (outline (path signal 50  4500 -10200  4500 1250))
      (outline (path signal 50  4500 1250  -1950 1250))
      (outline (path signal 100  2540 -1270  2540 -1270))
      (outline (path signal 100  -1230 -1270  3770 -1270))
      (outline (path signal 100  0 -1270  0 0))
      (outline (path signal 100  2540 -1270  2540 0))
      (outline (path signal 100  3770 -1270  4170 -1270))
      (outline (path signal 100  4170 -1270  4170 -2270))
      (outline (path signal 100  3770 -1270  3770 -7370))
      (outline (path signal 100  -1230 -1270  -1230 -7370))
      (outline (path signal 100  0 0  0 -1270))
      (outline (path signal 100  2540 0  2540 -1270))
      (outline (path signal 100  0 0  0 0))
      (outline (path signal 100  0 -1270  0 -1270))
      (outline (path signal 100  2540 0  2540 0))
      (outline (path signal 100  4170 -2270  3770 -2270))
      (outline (path signal 100  3770 -2270  3770 -1270))
      (outline (path signal 0  3648.81 -6783.68  3560.79 -6501.22  3439.37 -6231.43  3286.31 -5978.24
            3103.85 -5745.35  2894.65 -5536.15  2661.76 -5353.69  2408.57 -5200.63
            2138.78 -5079.21  1856.32 -4991.19  1565.32 -4937.86  1270 -4920
            974.685 -4937.86  683.677 -4991.19  401.218 -5079.21  131.428 -5200.63
            -121.759 -5353.69  -354.651 -5536.15  -563.851 -5745.35  -746.31 -5978.24
            -899.367 -6231.43  -1020.79 -6501.22  -1108.81 -6783.68  -1162.14 -7074.69
            -1180 -7370  -1194.64 -7405.35  -1230 -7420  -1265.36 -7405.35
            -1280 -7370  -1261.41 -7062.63  -1205.9 -6759.74  -1114.29 -6465.76
            -987.913 -6184.96  -828.609 -5921.44  -638.702 -5679.04  -420.963 -5461.3
            -178.565 -5271.39  84.956 -5112.09  365.758 -4985.71  659.745 -4894.1
            962.631 -4838.59  1270 -4820  1577.37 -4838.59  1880.26 -4894.1
            2174.24 -4985.71  2455.04 -5112.09  2718.57 -5271.39  2960.96 -5461.3
            3178.7 -5679.04  3368.61 -5921.44  3527.91 -6184.96  3654.29 -6465.76
            3745.9 -6759.74  3801.41 -7062.63  3820 -7370  3805.36 -7405.35
            3770 -7420  3734.64 -7405.35  3720 -7370  3702.14 -7074.69))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image LED_THT:LED_D5.0mm_Horizontal_O1.27mm_Z3.0mm_Clear::3
      (outline (path signal 120  4230 -1210  4230 -2330))
      (outline (path signal 120  0 -1210  0 -1080))
      (outline (path signal 120  4230 -2330  3830 -2330))
      (outline (path signal 120  0 -1080  0 -1080))
      (outline (path signal 120  3830 -1210  3830 -7370))
      (outline (path signal 120  0 -1210  0 -1210))
      (outline (path signal 120  3830 -2330  3830 -1210))
      (outline (path signal 120  2540 -1210  2540 -1080))
      (outline (path signal 120  -1290 -1210  3830 -1210))
      (outline (path signal 120  2540 -1210  2540 -1210))
      (outline (path signal 120  3830 -1210  4230 -1210))
      (outline (path signal 120  0 -1080  0 -1210))
      (outline (path signal 120  -1290 -1210  -1290 -7370))
      (outline (path signal 120  2540 -1080  2540 -1080))
      (outline (path signal 120  2540 -1080  2540 -1210))
      (outline (path signal 0  3697.36 -6771.71  3607.54 -6483.49  3483.64 -6208.19  3327.46 -5949.84
            3141.28 -5712.19  2927.81 -5498.72  2690.16 -5312.54  2431.81 -5156.36
            2156.51 -5032.46  1868.29 -4942.65  1571.34 -4888.23  1270 -4870
            968.658 -4888.23  671.711 -4942.65  383.488 -5032.46  108.192 -5156.36
            -150.162 -5312.54  -387.807 -5498.72  -601.277 -5712.19  -787.46 -5949.84
            -943.64 -6208.19  -1067.54 -6483.49  -1157.36 -6771.71  -1211.77 -7068.66
            -1230 -7370  -1247.57 -7412.43  -1290 -7430  -1332.43 -7412.43
            -1350 -7370  -1330.9 -7054.19  -1273.87 -6742.99  -1179.74 -6440.94
            -1049.89 -6152.43  -886.218 -5881.67  -691.098 -5632.62  -467.381 -5408.9
            -218.33 -5213.78  52.425 -5050.1  340.935 -4920.26  642.993 -4826.13
            954.194 -4769.1  1270 -4750  1585.81 -4769.1  1897.01 -4826.13
            2199.07 -4920.26  2487.57 -5050.1  2758.33 -5213.78  3007.38 -5408.9
            3231.1 -5632.62  3426.22 -5881.67  3589.89 -6152.43  3719.74 -6440.94
            3813.87 -6742.99  3870.9 -7054.19  3890 -7370  3872.43 -7412.43
            3830 -7430  3787.57 -7412.43  3770 -7370  3751.77 -7068.66))
      (outline (path signal 50  -1950 -10200  4500 -10200))
      (outline (path signal 50  4500 1250  -1950 1250))
      (outline (path signal 50  4500 -10200  4500 1250))
      (outline (path signal 50  -1950 1250  -1950 -10200))
      (outline (path signal 100  0 0  0 0))
      (outline (path signal 100  2540 0  2540 0))
      (outline (path signal 100  2540 -1270  2540 -1270))
      (outline (path signal 100  0 -1270  0 0))
      (outline (path signal 100  2540 0  2540 -1270))
      (outline (path signal 100  4170 -2270  3770 -2270))
      (outline (path signal 100  0 -1270  0 -1270))
      (outline (path signal 100  3770 -1270  3770 -7370))
      (outline (path signal 100  -1230 -1270  -1230 -7370))
      (outline (path signal 100  4170 -1270  4170 -2270))
      (outline (path signal 100  3770 -2270  3770 -1270))
      (outline (path signal 100  -1230 -1270  3770 -1270))
      (outline (path signal 100  0 0  0 -1270))
      (outline (path signal 100  2540 -1270  2540 0))
      (outline (path signal 100  3770 -1270  4170 -1270))
      (outline (path signal 0  3648.81 -6783.68  3560.79 -6501.22  3439.37 -6231.43  3286.31 -5978.24
            3103.85 -5745.35  2894.65 -5536.15  2661.76 -5353.69  2408.57 -5200.63
            2138.78 -5079.21  1856.32 -4991.19  1565.32 -4937.86  1270 -4920
            974.685 -4937.86  683.677 -4991.19  401.218 -5079.21  131.428 -5200.63
            -121.759 -5353.69  -354.651 -5536.15  -563.851 -5745.35  -746.31 -5978.24
            -899.367 -6231.43  -1020.79 -6501.22  -1108.81 -6783.68  -1162.14 -7074.69
            -1180 -7370  -1194.64 -7405.35  -1230 -7420  -1265.36 -7405.35
            -1280 -7370  -1261.41 -7062.63  -1205.9 -6759.74  -1114.29 -6465.76
            -987.913 -6184.96  -828.609 -5921.44  -638.702 -5679.04  -420.963 -5461.3
            -178.565 -5271.39  84.956 -5112.09  365.758 -4985.71  659.745 -4894.1
            962.631 -4838.59  1270 -4820  1577.37 -4838.59  1880.26 -4894.1
            2174.24 -4985.71  2455.04 -5112.09  2718.57 -5271.39  2960.96 -5461.3
            3178.7 -5679.04  3368.61 -5921.44  3527.91 -6184.96  3654.29 -6465.76
            3745.9 -6759.74  3801.41 -7062.63  3820 -7370  3805.36 -7405.35
            3770 -7420  3734.64 -7405.35  3720 -7370  3702.14 -7074.69))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image LED_THT:LED_D5.0mm_Horizontal_O1.27mm_Z3.0mm_Clear::4
      (outline (path signal 120  0 -1210  0 -1080))
      (outline (path signal 120  3830 -2330  3830 -1210))
      (outline (path signal 120  4230 -1210  4230 -2330))
      (outline (path signal 120  0 -1080  0 -1210))
      (outline (path signal 120  2540 -1080  2540 -1210))
      (outline (path signal 120  3830 -1210  3830 -7370))
      (outline (path signal 120  -1290 -1210  3830 -1210))
      (outline (path signal 120  -1290 -1210  -1290 -7370))
      (outline (path signal 120  2540 -1210  2540 -1210))
      (outline (path signal 120  2540 -1080  2540 -1080))
      (outline (path signal 120  4230 -2330  3830 -2330))
      (outline (path signal 120  0 -1080  0 -1080))
      (outline (path signal 120  0 -1210  0 -1210))
      (outline (path signal 120  2540 -1210  2540 -1080))
      (outline (path signal 120  3830 -1210  4230 -1210))
      (outline (path signal 0  3697.36 -6771.71  3607.54 -6483.49  3483.64 -6208.19  3327.46 -5949.84
            3141.28 -5712.19  2927.81 -5498.72  2690.16 -5312.54  2431.81 -5156.36
            2156.51 -5032.46  1868.29 -4942.65  1571.34 -4888.23  1270 -4870
            968.658 -4888.23  671.711 -4942.65  383.488 -5032.46  108.192 -5156.36
            -150.162 -5312.54  -387.807 -5498.72  -601.277 -5712.19  -787.46 -5949.84
            -943.64 -6208.19  -1067.54 -6483.49  -1157.36 -6771.71  -1211.77 -7068.66
            -1230 -7370  -1247.57 -7412.43  -1290 -7430  -1332.43 -7412.43
            -1350 -7370  -1330.9 -7054.19  -1273.87 -6742.99  -1179.74 -6440.94
            -1049.89 -6152.43  -886.218 -5881.67  -691.098 -5632.62  -467.381 -5408.9
            -218.33 -5213.78  52.425 -5050.1  340.935 -4920.26  642.993 -4826.13
            954.194 -4769.1  1270 -4750  1585.81 -4769.1  1897.01 -4826.13
            2199.07 -4920.26  2487.57 -5050.1  2758.33 -5213.78  3007.38 -5408.9
            3231.1 -5632.62  3426.22 -5881.67  3589.89 -6152.43  3719.74 -6440.94
            3813.87 -6742.99  3870.9 -7054.19  3890 -7370  3872.43 -7412.43
            3830 -7430  3787.57 -7412.43  3770 -7370  3751.77 -7068.66))
      (outline (path signal 50  4500 -10200  4500 1250))
      (outline (path signal 50  -1950 1250  -1950 -10200))
      (outline (path signal 50  -1950 -10200  4500 -10200))
      (outline (path signal 50  4500 1250  -1950 1250))
      (outline (path signal 100  2540 -1270  2540 0))
      (outline (path signal 100  4170 -1270  4170 -2270))
      (outline (path signal 100  2540 0  2540 -1270))
      (outline (path signal 100  0 0  0 0))
      (outline (path signal 100  0 0  0 -1270))
      (outline (path signal 100  3770 -2270  3770 -1270))
      (outline (path signal 100  2540 -1270  2540 -1270))
      (outline (path signal 100  3770 -1270  4170 -1270))
      (outline (path signal 100  -1230 -1270  3770 -1270))
      (outline (path signal 100  3770 -1270  3770 -7370))
      (outline (path signal 100  -1230 -1270  -1230 -7370))
      (outline (path signal 100  0 -1270  0 0))
      (outline (path signal 100  2540 0  2540 0))
      (outline (path signal 100  4170 -2270  3770 -2270))
      (outline (path signal 100  0 -1270  0 -1270))
      (outline (path signal 0  3648.81 -6783.68  3560.79 -6501.22  3439.37 -6231.43  3286.31 -5978.24
            3103.85 -5745.35  2894.65 -5536.15  2661.76 -5353.69  2408.57 -5200.63
            2138.78 -5079.21  1856.32 -4991.19  1565.32 -4937.86  1270 -4920
            974.685 -4937.86  683.677 -4991.19  401.218 -5079.21  131.428 -5200.63
            -121.759 -5353.69  -354.651 -5536.15  -563.851 -5745.35  -746.31 -5978.24
            -899.367 -6231.43  -1020.79 -6501.22  -1108.81 -6783.68  -1162.14 -7074.69
            -1180 -7370  -1194.64 -7405.35  -1230 -7420  -1265.36 -7405.35
            -1280 -7370  -1261.41 -7062.63  -1205.9 -6759.74  -1114.29 -6465.76
            -987.913 -6184.96  -828.609 -5921.44  -638.702 -5679.04  -420.963 -5461.3
            -178.565 -5271.39  84.956 -5112.09  365.758 -4985.71  659.745 -4894.1
            962.631 -4838.59  1270 -4820  1577.37 -4838.59  1880.26 -4894.1
            2174.24 -4985.71  2455.04 -5112.09  2718.57 -5271.39  2960.96 -5461.3
            3178.7 -5679.04  3368.61 -5921.44  3527.91 -6184.96  3654.29 -6465.76
            3745.9 -6759.74  3801.41 -7062.63  3820 -7370  3805.36 -7405.35
            3770 -7420  3734.64 -7405.35  3720 -7370  3702.14 -7074.69))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image LED_THT:LED_D5.0mm_Horizontal_O1.27mm_Z3.0mm_Clear::5
      (outline (path signal 120  -1290 -1210  3830 -1210))
      (outline (path signal 120  0 -1080  0 -1210))
      (outline (path signal 120  3830 -2330  3830 -1210))
      (outline (path signal 120  2540 -1080  2540 -1080))
      (outline (path signal 120  0 -1210  0 -1210))
      (outline (path signal 120  4230 -1210  4230 -2330))
      (outline (path signal 120  3830 -1210  4230 -1210))
      (outline (path signal 120  2540 -1210  2540 -1080))
      (outline (path signal 120  -1290 -1210  -1290 -7370))
      (outline (path signal 120  2540 -1080  2540 -1210))
      (outline (path signal 120  4230 -2330  3830 -2330))
      (outline (path signal 120  3830 -1210  3830 -7370))
      (outline (path signal 120  0 -1080  0 -1080))
      (outline (path signal 120  0 -1210  0 -1080))
      (outline (path signal 120  2540 -1210  2540 -1210))
      (outline (path signal 0  3697.36 -6771.71  3607.54 -6483.49  3483.64 -6208.19  3327.46 -5949.84
            3141.28 -5712.19  2927.81 -5498.72  2690.16 -5312.54  2431.81 -5156.36
            2156.51 -5032.46  1868.29 -4942.65  1571.34 -4888.23  1270 -4870
            968.658 -4888.23  671.711 -4942.65  383.488 -5032.46  108.192 -5156.36
            -150.162 -5312.54  -387.807 -5498.72  -601.277 -5712.19  -787.46 -5949.84
            -943.64 -6208.19  -1067.54 -6483.49  -1157.36 -6771.71  -1211.77 -7068.66
            -1230 -7370  -1247.57 -7412.43  -1290 -7430  -1332.43 -7412.43
            -1350 -7370  -1330.9 -7054.19  -1273.87 -6742.99  -1179.74 -6440.94
            -1049.89 -6152.43  -886.218 -5881.67  -691.098 -5632.62  -467.381 -5408.9
            -218.33 -5213.78  52.425 -5050.1  340.935 -4920.26  642.993 -4826.13
            954.194 -4769.1  1270 -4750  1585.81 -4769.1  1897.01 -4826.13
            2199.07 -4920.26  2487.57 -5050.1  2758.33 -5213.78  3007.38 -5408.9
            3231.1 -5632.62  3426.22 -5881.67  3589.89 -6152.43  3719.74 -6440.94
            3813.87 -6742.99  3870.9 -7054.19  3890 -7370  3872.43 -7412.43
            3830 -7430  3787.57 -7412.43  3770 -7370  3751.77 -7068.66))
      (outline (path signal 50  4500 1250  -1950 1250))
      (outline (path signal 50  -1950 1250  -1950 -10200))
      (outline (path signal 50  4500 -10200  4500 1250))
      (outline (path signal 50  -1950 -10200  4500 -10200))
      (outline (path signal 100  2540 -1270  2540 0))
      (outline (path signal 100  3770 -2270  3770 -1270))
      (outline (path signal 100  0 0  0 -1270))
      (outline (path signal 100  0 -1270  0 0))
      (outline (path signal 100  0 -1270  0 -1270))
      (outline (path signal 100  3770 -1270  4170 -1270))
      (outline (path signal 100  0 0  0 0))
      (outline (path signal 100  4170 -1270  4170 -2270))
      (outline (path signal 100  2540 0  2540 0))
      (outline (path signal 100  2540 -1270  2540 -1270))
      (outline (path signal 100  2540 0  2540 -1270))
      (outline (path signal 100  4170 -2270  3770 -2270))
      (outline (path signal 100  3770 -1270  3770 -7370))
      (outline (path signal 100  -1230 -1270  -1230 -7370))
      (outline (path signal 100  -1230 -1270  3770 -1270))
      (outline (path signal 0  3648.81 -6783.68  3560.79 -6501.22  3439.37 -6231.43  3286.31 -5978.24
            3103.85 -5745.35  2894.65 -5536.15  2661.76 -5353.69  2408.57 -5200.63
            2138.78 -5079.21  1856.32 -4991.19  1565.32 -4937.86  1270 -4920
            974.685 -4937.86  683.677 -4991.19  401.218 -5079.21  131.428 -5200.63
            -121.759 -5353.69  -354.651 -5536.15  -563.851 -5745.35  -746.31 -5978.24
            -899.367 -6231.43  -1020.79 -6501.22  -1108.81 -6783.68  -1162.14 -7074.69
            -1180 -7370  -1194.64 -7405.35  -1230 -7420  -1265.36 -7405.35
            -1280 -7370  -1261.41 -7062.63  -1205.9 -6759.74  -1114.29 -6465.76
            -987.913 -6184.96  -828.609 -5921.44  -638.702 -5679.04  -420.963 -5461.3
            -178.565 -5271.39  84.956 -5112.09  365.758 -4985.71  659.745 -4894.1
            962.631 -4838.59  1270 -4820  1577.37 -4838.59  1880.26 -4894.1
            2174.24 -4985.71  2455.04 -5112.09  2718.57 -5271.39  2960.96 -5461.3
            3178.7 -5679.04  3368.61 -5921.44  3527.91 -6184.96  3654.29 -6465.76
            3745.9 -6759.74  3801.41 -7062.63  3820 -7370  3805.36 -7405.35
            3770 -7420  3734.64 -7405.35  3720 -7370  3702.14 -7074.69))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image "DVB_Diodes:D_SOD-523-F"
      (outline (path signal 127  -1500 600  -1500 -600))
      (outline (path signal 127  450 600  -1500 600))
      (outline (path signal 127  700 -600  -1500 -600))
      (outline (path signal 50  -1600 700  1600 700))
      (outline (path signal 50  1600 -700  -1600 -700))
      (outline (path signal 50  -1600 -700  -1600 700))
      (outline (path signal 50  1600 700  1600 -700))
      (outline (path signal 100  -650 450  650 450))
      (outline (path signal 100  -200 0  100 -200))
      (outline (path signal 100  -200 -200  -200 200))
      (outline (path signal 100  100 0  250 0))
      (outline (path signal 100  -200 0  -350 0))
      (outline (path signal 100  650 -450  -650 -450))
      (outline (path signal 100  100 200  -200 0))
      (outline (path signal 100  100 -200  100 200))
      (outline (path signal 100  650 450  650 -450))
      (outline (path signal 100  -650 -450  -650 450))
      (pin RoundRect[T]Pad_800x500_125.476_um_0.000000_0 (rotate 180) 1 -1000 0)
      (pin RoundRect[T]Pad_800x500_125.476_um_0.000000_0 (rotate 180) 2 1000 0)
    )
    (image "Connector_JST:JST_PH_B5B-PH-K_1x05_P2.00mm_Vertical"
      (outline (path signal 120  500 1200  -1450 1200))
      (outline (path signal 120  900 -2300  900 -1800))
      (outline (path signal 120  500 1810  500 1200))
      (outline (path signal 120  5000 -2300  5000 -1800))
      (outline (path signal 120  -1450 -2300  9450 -2300))
      (outline (path signal 120  1100 -1800  1100 -2300))
      (outline (path signal 120  900 -1800  1100 -1800))
      (outline (path signal 120  6900 -1800  7100 -1800))
      (outline (path signal 120  7000 -2300  7000 -1800))
      (outline (path signal 120  -300 1910  -600 1910))
      (outline (path signal 120  5100 -1800  5100 -2300))
      (outline (path signal 120  -300 1810  -300 2010))
      (outline (path signal 120  -1450 1200  -1450 -2300))
      (outline (path signal 120  -2060 500  -1450 500))
      (outline (path signal 120  -1110 2110  -2360 2110))
      (outline (path signal 120  3100 -1800  3100 -2300))
      (outline (path signal 120  -600 2010  -600 1810))
      (outline (path signal 120  10060 -2910  10060 1810))
      (outline (path signal 120  7500 1200  7500 1810))
      (outline (path signal 120  7100 -1800  7100 -2300))
      (outline (path signal 120  1000 -2300  1000 -1800))
      (outline (path signal 120  -300 2010  -600 2010))
      (outline (path signal 120  2900 -1800  3100 -1800))
      (outline (path signal 120  3000 -2300  3000 -1800))
      (outline (path signal 120  -2060 1810  -2060 -2910))
      (outline (path signal 120  -2360 2110  -2360 860))
      (outline (path signal 120  4900 -2300  4900 -1800))
      (outline (path signal 120  9450 1200  7500 1200))
      (outline (path signal 120  6900 -2300  6900 -1800))
      (outline (path signal 120  10060 500  9450 500))
      (outline (path signal 120  -2060 -2910  10060 -2910))
      (outline (path signal 120  4900 -1800  5100 -1800))
      (outline (path signal 120  10060 1810  -2060 1810))
      (outline (path signal 120  9450 -2300  9450 1200))
      (outline (path signal 120  2900 -2300  2900 -1800))
      (outline (path signal 120  -2060 -800  -1450 -800))
      (outline (path signal 120  10060 -800  9450 -800))
      (outline (path signal 50  -2450 -3300  10450 -3300))
      (outline (path signal 50  10450 2200  -2450 2200))
      (outline (path signal 50  -2450 2200  -2450 -3300))
      (outline (path signal 50  10450 -3300  10450 2200))
      (outline (path signal 100  9950 1700  -1950 1700))
      (outline (path signal 100  9950 -2800  9950 1700))
      (outline (path signal 100  -1950 1700  -1950 -2800))
      (outline (path signal 100  -1950 -2800  9950 -2800))
      (outline (path signal 100  -2360 2110  -2360 860))
      (outline (path signal 100  -1110 2110  -2360 2110))
      (pin RoundRect[A]Pad_1200x1750_250.951_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1200x1750_um 2 2000 0)
      (pin Oval[A]Pad_1200x1750_um 3 4000 0)
      (pin Oval[A]Pad_1200x1750_um 4 6000 0)
      (pin Oval[A]Pad_1200x1750_um 5 8000 0)
    )
    (image "Connector_JST:JST_PH_B4B-PH-K_1x04_P2.00mm_Vertical"
      (outline (path signal 120  5100 -1800  5100 -2300))
      (outline (path signal 120  5000 -2300  5000 -1800))
      (outline (path signal 120  500 1200  -1450 1200))
      (outline (path signal 120  8060 -2910  8060 1810))
      (outline (path signal 120  4900 -1800  5100 -1800))
      (outline (path signal 120  -1450 -2300  7450 -2300))
      (outline (path signal 120  1100 -1800  1100 -2300))
      (outline (path signal 120  1000 -2300  1000 -1800))
      (outline (path signal 120  5500 1200  5500 1810))
      (outline (path signal 120  -2060 500  -1450 500))
      (outline (path signal 120  -600 2010  -600 1810))
      (outline (path signal 120  -1450 1200  -1450 -2300))
      (outline (path signal 120  -300 2010  -600 2010))
      (outline (path signal 120  2900 -1800  3100 -1800))
      (outline (path signal 120  8060 500  7450 500))
      (outline (path signal 120  500 1810  500 1200))
      (outline (path signal 120  8060 1810  -2060 1810))
      (outline (path signal 120  900 -2300  900 -1800))
      (outline (path signal 120  4900 -2300  4900 -1800))
      (outline (path signal 120  -2360 2110  -2360 860))
      (outline (path signal 120  -2060 -800  -1450 -800))
      (outline (path signal 120  2900 -2300  2900 -1800))
      (outline (path signal 120  -2060 -2910  8060 -2910))
      (outline (path signal 120  -300 1810  -300 2010))
      (outline (path signal 120  900 -1800  1100 -1800))
      (outline (path signal 120  -2060 1810  -2060 -2910))
      (outline (path signal 120  -1110 2110  -2360 2110))
      (outline (path signal 120  3100 -1800  3100 -2300))
      (outline (path signal 120  -300 1910  -600 1910))
      (outline (path signal 120  7450 -2300  7450 1200))
      (outline (path signal 120  3000 -2300  3000 -1800))
      (outline (path signal 120  7450 1200  5500 1200))
      (outline (path signal 120  8060 -800  7450 -800))
      (outline (path signal 50  8450 2200  -2450 2200))
      (outline (path signal 50  8450 -3300  8450 2200))
      (outline (path signal 50  -2450 -3300  8450 -3300))
      (outline (path signal 50  -2450 2200  -2450 -3300))
      (outline (path signal 100  -1950 -2800  7950 -2800))
      (outline (path signal 100  7950 -2800  7950 1700))
      (outline (path signal 100  -1110 2110  -2360 2110))
      (outline (path signal 100  7950 1700  -1950 1700))
      (outline (path signal 100  -2360 2110  -2360 860))
      (outline (path signal 100  -1950 1700  -1950 -2800))
      (pin RoundRect[A]Pad_1200x1750_250.951_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1200x1750_um 2 2000 0)
      (pin Oval[A]Pad_1200x1750_um 3 4000 0)
      (pin Oval[A]Pad_1200x1750_um 4 6000 0)
    )
    (image DVB_Resistors:R_0402::3
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image DVB_Resistors:R_0402::4
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image DVB_Resistors:R_0402::5
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image SamacSys_Parts:Vertical_push_button
      (outline (path signal 120  -3302 -4064  -2159 -4064))
      (outline (path signal 120  3750 -3800  -3750 -3800))
      (outline (path signal 120  3810 1524  3937 1524))
      (outline (path signal 120  -850 -600  850 -600))
      (outline (path signal 120  -2159 -4699  2159 -4699))
      (outline (path signal 120  3750 -3800  3750 2750))
      (outline (path signal 120  -3302 -4064  -3302 -3810))
      (outline (path signal 120  4064 1524  4064 1016))
      (outline (path signal 120  -2286 -4572  -2286 -4064))
      (outline (path signal 120  2286 -4572  2286 -4064))
      (outline (path signal 120  850 0  3352.8 0))
      (outline (path signal 120  3352.8 0  3352.8 -3505.2))
      (outline (path signal 120  3500 2750  3500 -3550))
      (outline (path signal 120  4064 1016  3810 1016))
      (outline (path signal 120  2159 -3810  2159 -4064))
      (outline (path signal 120  -3750 2750  -3500 2750))
      (outline (path signal 120  -850 -600  -850 0))
      (outline (path signal 120  -3750 -3800  -3750 2750))
      (outline (path signal 120  -3500 2750  -3500 -3550))
      (outline (path signal 120  3937 1524  4064 1524))
      (outline (path signal 120  3500 -3550  -3500 -3550))
      (outline (path signal 120  2159 -4064  3302 -4064))
      (outline (path signal 120  -4064 1016  -3810 1016))
      (outline (path signal 120  3500 2750  3750 2750))
      (outline (path signal 120  -4064 1016  -4064 1524))
      (outline (path signal 120  -3810 1524  -4064 1524))
      (outline (path signal 120  -3352.8 0  -3352.8 -3505.2))
      (outline (path signal 120  -2159 -4064  -2159 -3810))
      (outline (path signal 120  -850 0  -3352.8 0))
      (outline (path signal 120  3302 -4064  3302 -3810))
      (outline (path signal 120  850 -600  850 0))
      (outline (path signal 0  2099 -4699  2116.57 -4656.57  2159 -4639  2192.5 -4630.02
            2217.02 -4605.5  2226 -4572  2243.57 -4529.57  2286 -4512  2328.43 -4529.57
            2346 -4572  2331.76 -4643.56  2291.23 -4704.23  2230.56 -4744.77
            2159 -4759  2116.57 -4741.43))
      (outline (path signal 0  -2243.57 -4529.57  -2226 -4572  -2217.02 -4605.5  -2192.5 -4630.02
            -2159 -4639  -2116.57 -4656.57  -2099 -4699  -2116.57 -4741.43
            -2159 -4759  -2230.56 -4744.77  -2291.23 -4704.23  -2331.76 -4643.56
            -2346 -4572  -2328.43 -4529.57  -2286 -4512))
      (pin Round[A]Pad_1524_um 1 -2250 -1250)
      (pin Round[A]Pad_1850_um 1@1 -3500 1250)
      (pin Round[A]Pad_1524_um 2 2250 -1250)
      (pin Round[A]Pad_1850_um 3 3500 1250)
    )
    (image SamacSys_Parts:Vertical_push_button::1
      (outline (path signal 120  850 -600  850 0))
      (outline (path signal 120  3750 -3800  3750 2750))
      (outline (path signal 120  3937 1524  4064 1524))
      (outline (path signal 120  -3750 -3800  -3750 2750))
      (outline (path signal 120  -2159 -4064  -2159 -3810))
      (outline (path signal 120  -3810 1524  -4064 1524))
      (outline (path signal 120  3352.8 0  3352.8 -3505.2))
      (outline (path signal 120  -4064 1016  -3810 1016))
      (outline (path signal 120  2159 -4064  3302 -4064))
      (outline (path signal 120  4064 1016  3810 1016))
      (outline (path signal 120  -850 0  -3352.8 0))
      (outline (path signal 120  -3352.8 0  -3352.8 -3505.2))
      (outline (path signal 120  4064 1524  4064 1016))
      (outline (path signal 120  -3302 -4064  -2159 -4064))
      (outline (path signal 120  3500 2750  3750 2750))
      (outline (path signal 120  -2286 -4572  -2286 -4064))
      (outline (path signal 120  3500 -3550  -3500 -3550))
      (outline (path signal 120  3810 1524  3937 1524))
      (outline (path signal 120  3302 -4064  3302 -3810))
      (outline (path signal 120  -2159 -4699  2159 -4699))
      (outline (path signal 120  850 0  3352.8 0))
      (outline (path signal 120  -850 -600  -850 0))
      (outline (path signal 120  -3500 2750  -3500 -3550))
      (outline (path signal 120  3750 -3800  -3750 -3800))
      (outline (path signal 120  2159 -3810  2159 -4064))
      (outline (path signal 120  -3750 2750  -3500 2750))
      (outline (path signal 120  -850 -600  850 -600))
      (outline (path signal 120  -4064 1016  -4064 1524))
      (outline (path signal 120  -3302 -4064  -3302 -3810))
      (outline (path signal 120  3500 2750  3500 -3550))
      (outline (path signal 120  2286 -4572  2286 -4064))
      (outline (path signal 0  -2243.57 -4529.57  -2226 -4572  -2217.02 -4605.5  -2192.5 -4630.02
            -2159 -4639  -2116.57 -4656.57  -2099 -4699  -2116.57 -4741.43
            -2159 -4759  -2230.56 -4744.77  -2291.23 -4704.23  -2331.76 -4643.56
            -2346 -4572  -2328.43 -4529.57  -2286 -4512))
      (outline (path signal 0  2099 -4699  2116.57 -4656.57  2159 -4639  2192.5 -4630.02
            2217.02 -4605.5  2226 -4572  2243.57 -4529.57  2286 -4512  2328.43 -4529.57
            2346 -4572  2331.76 -4643.56  2291.23 -4704.23  2230.56 -4744.77
            2159 -4759  2116.57 -4741.43))
      (pin Round[A]Pad_1850_um 1 -3500 1250)
      (pin Round[A]Pad_1524_um 1@1 -2250 -1250)
      (pin Round[A]Pad_1524_um 2 2250 -1250)
      (pin Round[A]Pad_1850_um 3 3500 1250)
    )
    (image SamacSys_Parts:Vertical_push_button::2
      (outline (path signal 120  -3352.8 0  -3352.8 -3505.2))
      (outline (path signal 120  -3302 -4064  -2159 -4064))
      (outline (path signal 120  -850 0  -3352.8 0))
      (outline (path signal 120  2286 -4572  2286 -4064))
      (outline (path signal 120  3500 2750  3750 2750))
      (outline (path signal 120  3352.8 0  3352.8 -3505.2))
      (outline (path signal 120  3500 2750  3500 -3550))
      (outline (path signal 120  -3302 -4064  -3302 -3810))
      (outline (path signal 120  850 0  3352.8 0))
      (outline (path signal 120  -850 -600  850 -600))
      (outline (path signal 120  3750 -3800  3750 2750))
      (outline (path signal 120  3750 -3800  -3750 -3800))
      (outline (path signal 120  -4064 1016  -3810 1016))
      (outline (path signal 120  -2286 -4572  -2286 -4064))
      (outline (path signal 120  -4064 1016  -4064 1524))
      (outline (path signal 120  -3750 -3800  -3750 2750))
      (outline (path signal 120  2159 -4064  3302 -4064))
      (outline (path signal 120  -850 -600  -850 0))
      (outline (path signal 120  3500 -3550  -3500 -3550))
      (outline (path signal 120  4064 1016  3810 1016))
      (outline (path signal 120  -3500 2750  -3500 -3550))
      (outline (path signal 120  4064 1524  4064 1016))
      (outline (path signal 120  -3750 2750  -3500 2750))
      (outline (path signal 120  3937 1524  4064 1524))
      (outline (path signal 120  -3810 1524  -4064 1524))
      (outline (path signal 120  850 -600  850 0))
      (outline (path signal 120  3810 1524  3937 1524))
      (outline (path signal 120  -2159 -4064  -2159 -3810))
      (outline (path signal 120  3302 -4064  3302 -3810))
      (outline (path signal 120  -2159 -4699  2159 -4699))
      (outline (path signal 120  2159 -3810  2159 -4064))
      (outline (path signal 0  2099 -4699  2116.57 -4656.57  2159 -4639  2192.5 -4630.02
            2217.02 -4605.5  2226 -4572  2243.57 -4529.57  2286 -4512  2328.43 -4529.57
            2346 -4572  2331.76 -4643.56  2291.23 -4704.23  2230.56 -4744.77
            2159 -4759  2116.57 -4741.43))
      (outline (path signal 0  -2243.57 -4529.57  -2226 -4572  -2217.02 -4605.5  -2192.5 -4630.02
            -2159 -4639  -2116.57 -4656.57  -2099 -4699  -2116.57 -4741.43
            -2159 -4759  -2230.56 -4744.77  -2291.23 -4704.23  -2331.76 -4643.56
            -2346 -4572  -2328.43 -4529.57  -2286 -4512))
      (pin Round[A]Pad_1850_um 1 -3500 1250)
      (pin Round[A]Pad_1524_um 1@1 -2250 -1250)
      (pin Round[A]Pad_1524_um 2 2250 -1250)
      (pin Round[A]Pad_1850_um 3 3500 1250)
    )
    (image SamacSys_Parts:Vertical_push_button::3
      (outline (path signal 120  -2286 -4572  -2286 -4064))
      (outline (path signal 120  850 0  3352.8 0))
      (outline (path signal 120  3750 -3800  3750 2750))
      (outline (path signal 120  3500 2750  3750 2750))
      (outline (path signal 120  -2159 -4064  -2159 -3810))
      (outline (path signal 120  -850 -600  -850 0))
      (outline (path signal 120  -3750 -3800  -3750 2750))
      (outline (path signal 120  4064 1524  4064 1016))
      (outline (path signal 120  850 -600  850 0))
      (outline (path signal 120  -4064 1016  -3810 1016))
      (outline (path signal 120  2286 -4572  2286 -4064))
      (outline (path signal 120  -3810 1524  -4064 1524))
      (outline (path signal 120  3500 2750  3500 -3550))
      (outline (path signal 120  3937 1524  4064 1524))
      (outline (path signal 120  -850 0  -3352.8 0))
      (outline (path signal 120  3750 -3800  -3750 -3800))
      (outline (path signal 120  -4064 1016  -4064 1524))
      (outline (path signal 120  2159 -4064  3302 -4064))
      (outline (path signal 120  -3302 -4064  -3302 -3810))
      (outline (path signal 120  3302 -4064  3302 -3810))
      (outline (path signal 120  -850 -600  850 -600))
      (outline (path signal 120  -3302 -4064  -2159 -4064))
      (outline (path signal 120  -2159 -4699  2159 -4699))
      (outline (path signal 120  3352.8 0  3352.8 -3505.2))
      (outline (path signal 120  3810 1524  3937 1524))
      (outline (path signal 120  4064 1016  3810 1016))
      (outline (path signal 120  -3352.8 0  -3352.8 -3505.2))
      (outline (path signal 120  -3750 2750  -3500 2750))
      (outline (path signal 120  -3500 2750  -3500 -3550))
      (outline (path signal 120  2159 -3810  2159 -4064))
      (outline (path signal 120  3500 -3550  -3500 -3550))
      (outline (path signal 0  2099 -4699  2116.57 -4656.57  2159 -4639  2192.5 -4630.02
            2217.02 -4605.5  2226 -4572  2243.57 -4529.57  2286 -4512  2328.43 -4529.57
            2346 -4572  2331.76 -4643.56  2291.23 -4704.23  2230.56 -4744.77
            2159 -4759  2116.57 -4741.43))
      (outline (path signal 0  -2243.57 -4529.57  -2226 -4572  -2217.02 -4605.5  -2192.5 -4630.02
            -2159 -4639  -2116.57 -4656.57  -2099 -4699  -2116.57 -4741.43
            -2159 -4759  -2230.56 -4744.77  -2291.23 -4704.23  -2331.76 -4643.56
            -2346 -4572  -2328.43 -4529.57  -2286 -4512))
      (pin Round[A]Pad_1850_um 1 -3500 1250)
      (pin Round[A]Pad_1524_um 1@1 -2250 -1250)
      (pin Round[A]Pad_1524_um 2 2250 -1250)
      (pin Round[A]Pad_1850_um 3 3500 1250)
    )
    (image "Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.6x5.6mm"
      (outline (path signal 120  3135 -3610  3610 -3610))
      (outline (path signal 120  -3610 -3610  -3610 -3135))
      (outline (path signal 120  3135 3610  3610 3610))
      (outline (path signal 120  -3135 -3610  -3610 -3610))
      (outline (path signal 120  -3135 3610  -3610 3610))
      (outline (path signal 120  3610 3610  3610 3135))
      (outline (path signal 120  3610 -3610  3610 -3135))
      (outline (path signal 50  -4120 -4120  4120 -4120))
      (outline (path signal 50  4120 -4120  4120 4120))
      (outline (path signal 50  4120 4120  -4120 4120))
      (outline (path signal 50  -4120 4120  -4120 -4120))
      (outline (path signal 100  3500 -3500  -3500 -3500))
      (outline (path signal 100  -3500 -3500  -3500 2500))
      (outline (path signal 100  3500 3500  3500 -3500))
      (outline (path signal 100  -2500 3500  3500 3500))
      (outline (path signal 100  -3500 2500  -2500 3500))
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 1 -3437.5 2750)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 2 -3437.5 2250)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 3 -3437.5 1750)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 4 -3437.5 1250)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 5 -3437.5 750)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 6 -3437.5 250)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 7 -3437.5 -250)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 8 -3437.5 -750)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 9 -3437.5 -1250)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 10 -3437.5 -1750)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 11 -3437.5 -2250)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 12 -3437.5 -2750)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 13 -2750 -3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 14 -2250 -3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 15 -1750 -3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 16 -1250 -3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 17 -750 -3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 18 -250 -3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 19 250 -3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 20 750 -3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 21 1250 -3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 22 1750 -3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 23 2250 -3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 24 2750 -3437.5)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 25 3437.5 -2750)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 26 3437.5 -2250)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 27 3437.5 -1750)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 28 3437.5 -1250)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 29 3437.5 -750)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 30 3437.5 -250)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 31 3437.5 250)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 32 3437.5 750)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 33 3437.5 1250)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 34 3437.5 1750)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 35 3437.5 2250)
      (pin RoundRect[T]Pad_875x250_62.738_um_0.000000_0 36 3437.5 2750)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 37 2750 3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 38 2250 3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 39 1750 3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 40 1250 3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 41 750 3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 42 250 3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 43 -250 3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 44 -750 3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 45 -1250 3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 46 -1750 3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 47 -2250 3437.5)
      (pin RoundRect[T]Pad_250x875_62.738_um_0.000000_0 48 -2750 3437.5)
      (pin Rect[T]Pad_5600x5600_um 49 0 0)
    )
    (image "Connector_JST:JST_PH_B2B-PH-K_1x02_P2.00mm_Vertical"
      (outline (path signal 120  1500 1200  1500 1810))
      (outline (path signal 120  3450 -2300  3450 1200))
      (outline (path signal 120  900 -2300  900 -1800))
      (outline (path signal 120  4060 -800  3450 -800))
      (outline (path signal 120  4060 -2910  4060 1810))
      (outline (path signal 120  -2060 -800  -1450 -800))
      (outline (path signal 120  3450 1200  1500 1200))
      (outline (path signal 120  900 -1800  1100 -1800))
      (outline (path signal 120  -300 1910  -600 1910))
      (outline (path signal 120  -1450 1200  -1450 -2300))
      (outline (path signal 120  -1450 -2300  3450 -2300))
      (outline (path signal 120  -600 2010  -600 1810))
      (outline (path signal 120  1100 -1800  1100 -2300))
      (outline (path signal 120  -300 2010  -600 2010))
      (outline (path signal 120  -2060 500  -1450 500))
      (outline (path signal 120  -1110 2110  -2360 2110))
      (outline (path signal 120  500 1810  500 1200))
      (outline (path signal 120  -2060 1810  -2060 -2910))
      (outline (path signal 120  1000 -2300  1000 -1800))
      (outline (path signal 120  4060 500  3450 500))
      (outline (path signal 120  4060 1810  -2060 1810))
      (outline (path signal 120  -300 1810  -300 2010))
      (outline (path signal 120  500 1200  -1450 1200))
      (outline (path signal 120  -2360 2110  -2360 860))
      (outline (path signal 120  -2060 -2910  4060 -2910))
      (outline (path signal 50  4450 -3300  4450 2200))
      (outline (path signal 50  -2450 2200  -2450 -3300))
      (outline (path signal 50  -2450 -3300  4450 -3300))
      (outline (path signal 50  4450 2200  -2450 2200))
      (outline (path signal 100  -1950 1700  -1950 -2800))
      (outline (path signal 100  3950 1700  -1950 1700))
      (outline (path signal 100  -1110 2110  -2360 2110))
      (outline (path signal 100  -2360 2110  -2360 860))
      (outline (path signal 100  3950 -2800  3950 1700))
      (outline (path signal 100  -1950 -2800  3950 -2800))
      (pin RoundRect[A]Pad_1200x1750_250.951_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1200x1750_um 2 2000 0)
    )
    (image "Connector_JST:JST_PH_B7B-PH-K_1x07_P2.00mm_Vertical"
      (outline (path signal 120  9000 -2300  9000 -1800))
      (outline (path signal 120  14060 -2910  14060 1810))
      (outline (path signal 120  900 -1800  1100 -1800))
      (outline (path signal 120  -1450 -2300  13450 -2300))
      (outline (path signal 120  14060 -800  13450 -800))
      (outline (path signal 120  -300 1810  -300 2010))
      (outline (path signal 120  5100 -1800  5100 -2300))
      (outline (path signal 120  -1110 2110  -2360 2110))
      (outline (path signal 120  -2060 1810  -2060 -2910))
      (outline (path signal 120  7000 -2300  7000 -1800))
      (outline (path signal 120  7100 -1800  7100 -2300))
      (outline (path signal 120  900 -2300  900 -1800))
      (outline (path signal 120  14060 500  13450 500))
      (outline (path signal 120  14060 1810  -2060 1810))
      (outline (path signal 120  -1450 1200  -1450 -2300))
      (outline (path signal 120  -300 1910  -600 1910))
      (outline (path signal 120  10900 -2300  10900 -1800))
      (outline (path signal 120  6900 -1800  7100 -1800))
      (outline (path signal 120  -2060 500  -1450 500))
      (outline (path signal 120  3100 -1800  3100 -2300))
      (outline (path signal 120  2900 -2300  2900 -1800))
      (outline (path signal 120  11100 -1800  11100 -2300))
      (outline (path signal 120  8900 -1800  9100 -1800))
      (outline (path signal 120  4900 -2300  4900 -1800))
      (outline (path signal 120  3000 -2300  3000 -1800))
      (outline (path signal 120  -2060 -800  -1450 -800))
      (outline (path signal 120  10900 -1800  11100 -1800))
      (outline (path signal 120  -2060 -2910  14060 -2910))
      (outline (path signal 120  5000 -2300  5000 -1800))
      (outline (path signal 120  -600 2010  -600 1810))
      (outline (path signal 120  9100 -1800  9100 -2300))
      (outline (path signal 120  1100 -1800  1100 -2300))
      (outline (path signal 120  1000 -2300  1000 -1800))
      (outline (path signal 120  -2360 2110  -2360 860))
      (outline (path signal 120  500 1200  -1450 1200))
      (outline (path signal 120  8900 -2300  8900 -1800))
      (outline (path signal 120  11500 1200  11500 1810))
      (outline (path signal 120  500 1810  500 1200))
      (outline (path signal 120  4900 -1800  5100 -1800))
      (outline (path signal 120  -300 2010  -600 2010))
      (outline (path signal 120  6900 -2300  6900 -1800))
      (outline (path signal 120  11000 -2300  11000 -1800))
      (outline (path signal 120  13450 -2300  13450 1200))
      (outline (path signal 120  2900 -1800  3100 -1800))
      (outline (path signal 120  13450 1200  11500 1200))
      (outline (path signal 50  -2450 -3300  14450 -3300))
      (outline (path signal 50  -2450 2200  -2450 -3300))
      (outline (path signal 50  14450 2200  -2450 2200))
      (outline (path signal 50  14450 -3300  14450 2200))
      (outline (path signal 100  13950 -2800  13950 1700))
      (outline (path signal 100  -2360 2110  -2360 860))
      (outline (path signal 100  13950 1700  -1950 1700))
      (outline (path signal 100  -1950 -2800  13950 -2800))
      (outline (path signal 100  -1950 1700  -1950 -2800))
      (outline (path signal 100  -1110 2110  -2360 2110))
      (pin RoundRect[A]Pad_1200x1750_250.951_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1200x1750_um 2 2000 0)
      (pin Oval[A]Pad_1200x1750_um 3 4000 0)
      (pin Oval[A]Pad_1200x1750_um 4 6000 0)
      (pin Oval[A]Pad_1200x1750_um 5 8000 0)
      (pin Oval[A]Pad_1200x1750_um 6 10000 0)
      (pin Oval[A]Pad_1200x1750_um 7 12000 0)
    )
    (image DVB_Resistors:R_0402::6
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 250  500 -250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image MountingHole:MountingHole_3.2mm_M3_DIN965
      (outline (path signal 150  2800 0  2781.07 -325.06  2724.53 -645.724  2631.14 -957.656
            2502.17 -1256.64  2339.37 -1538.62  2144.92 -1799.81  1921.48 -2036.65
            1672.04 -2245.95  1400 -2424.87  1109.02 -2571.01  803.049 -2682.37
            486.215 -2757.46  162.806 -2795.26  -162.806 -2795.26  -486.215 -2757.46
            -803.049 -2682.37  -1109.02 -2571.01  -1400 -2424.87  -1672.04 -2245.95
            -1921.48 -2036.65  -2144.92 -1799.81  -2339.37 -1538.62  -2502.17 -1256.64
            -2631.14 -957.656  -2724.53 -645.724  -2781.07 -325.06  -2800 0
            -2781.07 325.06  -2724.53 645.724  -2631.14 957.656  -2502.17 1256.64
            -2339.37 1538.62  -2144.92 1799.81  -1921.48 2036.65  -1672.04 2245.95
            -1400 2424.87  -1109.02 2571.01  -803.049 2682.37  -486.215 2757.46
            -162.806 2795.26  162.806 2795.26  486.215 2757.46  803.049 2682.37
            1109.02 2571.01  1400 2424.87  1672.04 2245.95  1921.48 2036.65
            2144.92 1799.81  2339.37 1538.62  2502.17 1256.64  2631.14 957.656
            2724.53 645.724  2781.07 325.06  2800 0))
      (outline (path signal 50  3050 0  3030.82 -341.492  2973.53 -678.689  2878.84 -1007.35
            2747.95 -1323.35  2582.51 -1622.7  2384.59 -1901.64  2156.68 -2156.68
            1901.64 -2384.59  1622.7 -2582.51  1323.35 -2747.95  1007.35 -2878.84
            678.689 -2973.53  341.492 -3030.82  0 -3050  -341.492 -3030.82
            -678.689 -2973.53  -1007.35 -2878.84  -1323.35 -2747.95  -1622.7 -2582.51
            -1901.64 -2384.59  -2156.68 -2156.68  -2384.59 -1901.64  -2582.51 -1622.7
            -2747.95 -1323.35  -2878.84 -1007.35  -2973.53 -678.689  -3030.82 -341.492
            -3050 0  -3030.82 341.492  -2973.53 678.689  -2878.84 1007.35
            -2747.95 1323.35  -2582.51 1622.7  -2384.59 1901.64  -2156.68 2156.68
            -1901.64 2384.59  -1622.7 2582.51  -1323.35 2747.95  -1007.35 2878.84
            -678.689 2973.53  -341.492 3030.82  0 3050  341.492 3030.82
            678.689 2973.53  1007.35 2878.84  1323.35 2747.95  1622.7 2582.51
            1901.64 2384.59  2156.68 2156.68  2384.59 1901.64  2582.51 1622.7
            2747.95 1323.35  2878.84 1007.35  2973.53 678.689  3030.82 341.492
            3050 0))
      (keepout "" (circle F.Cu 3000))
      (keepout "" (circle In1.Cu_GND 3000))
      (keepout "" (circle In2.Cu_+3.3 3000))
      (keepout "" (circle B.Cu 3000))
    )
    (image DVB_Resistors:R_0402::7
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image DVB_Capacitors_Ceramic:C_0603
      (outline (path signal 127  350 -600  -350 -600))
      (outline (path signal 127  -350 600  350 600))
      (outline (path signal 50  1400 -650  -1400 -650))
      (outline (path signal 50  1400 -650  1400 650))
      (outline (path signal 50  -1400 650  1400 650))
      (outline (path signal 50  -1400 650  -1400 -650))
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  800 -400  -800 -400))
      (pin Rect[T]Pad_800x750_um 1 -750 0)
      (pin Rect[T]Pad_800x750_um 2 750 0)
    )
    (image DVB_Resistors:R_0402::8
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image DVB_Resistors:R_0402::9
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 250  500 250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image "Connector_JST:JST_PH_B2B-PH-K_1x02_P2.00mm_Vertical::1"
      (outline (path signal 120  -1110 2110  -2360 2110))
      (outline (path signal 120  -1450 1200  -1450 -2300))
      (outline (path signal 120  -300 1910  -600 1910))
      (outline (path signal 120  -1450 -2300  3450 -2300))
      (outline (path signal 120  -300 2010  -600 2010))
      (outline (path signal 120  900 -2300  900 -1800))
      (outline (path signal 120  -600 2010  -600 1810))
      (outline (path signal 120  900 -1800  1100 -1800))
      (outline (path signal 120  4060 -2910  4060 1810))
      (outline (path signal 120  500 1200  -1450 1200))
      (outline (path signal 120  -2060 -800  -1450 -800))
      (outline (path signal 120  4060 -800  3450 -800))
      (outline (path signal 120  1000 -2300  1000 -1800))
      (outline (path signal 120  1500 1200  1500 1810))
      (outline (path signal 120  500 1810  500 1200))
      (outline (path signal 120  3450 -2300  3450 1200))
      (outline (path signal 120  3450 1200  1500 1200))
      (outline (path signal 120  4060 1810  -2060 1810))
      (outline (path signal 120  -2360 2110  -2360 860))
      (outline (path signal 120  -2060 -2910  4060 -2910))
      (outline (path signal 120  -300 1810  -300 2010))
      (outline (path signal 120  4060 500  3450 500))
      (outline (path signal 120  1100 -1800  1100 -2300))
      (outline (path signal 120  -2060 500  -1450 500))
      (outline (path signal 120  -2060 1810  -2060 -2910))
      (outline (path signal 50  4450 -3300  4450 2200))
      (outline (path signal 50  -2450 2200  -2450 -3300))
      (outline (path signal 50  4450 2200  -2450 2200))
      (outline (path signal 50  -2450 -3300  4450 -3300))
      (outline (path signal 100  -2360 2110  -2360 860))
      (outline (path signal 100  -1950 1700  -1950 -2800))
      (outline (path signal 100  3950 -2800  3950 1700))
      (outline (path signal 100  -1950 -2800  3950 -2800))
      (outline (path signal 100  -1110 2110  -2360 2110))
      (outline (path signal 100  3950 1700  -1950 1700))
      (pin RoundRect[A]Pad_1200x1750_250.951_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1200x1750_um 2 2000 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402::2
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image DVB_Resistors:R_0402::10
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 250  500 -250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image DVB_Capacitors_Ceramic:C_0603::1
      (outline (path signal 127  -350 600  350 600))
      (outline (path signal 127  350 -600  -350 -600))
      (outline (path signal 50  1400 -650  -1400 -650))
      (outline (path signal 50  -1400 650  1400 650))
      (outline (path signal 50  -1400 650  -1400 -650))
      (outline (path signal 50  1400 -650  1400 650))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  800 -400  -800 -400))
      (pin Rect[T]Pad_800x750_um 1 -750 0)
      (pin Rect[T]Pad_800x750_um 2 750 0)
    )
    (image DVB_SOT:SOT_23
      (outline (path signal 127  760 -1580  760 -650))
      (outline (path signal 127  760 1580  -1400 1580))
      (outline (path signal 127  760 1580  760 650))
      (outline (path signal 127  760 -1580  -700 -1580))
      (outline (path signal 50  -1700 -1750  -1700 1750))
      (outline (path signal 50  1700 1750  1700 -1750))
      (outline (path signal 50  1700 -1750  -1700 -1750))
      (outline (path signal 50  -1700 1750  1700 1750))
      (outline (path signal 100  -700 950  -150 1520))
      (outline (path signal 100  700 1520  700 -1520))
      (outline (path signal 100  -700 950  -700 -1500))
      (outline (path signal 100  -700 -1520  700 -1520))
      (outline (path signal 100  -150 1520  700 1520))
      (pin Rect[T]Pad_900x800_um 1 -1000 950)
      (pin Rect[T]Pad_900x800_um 2 -1000 -950)
      (pin Rect[T]Pad_900x800_um 3 1000 0)
    )
    (image "Jumper:SolderJumper-2_P1.3mm_Open_TrianglePad1.0x1.5mm"
      (outline (path signal 120  1400 -1000  -1400 -1000))
      (outline (path signal 120  1400 1000  1400 -1000))
      (outline (path signal 120  -1400 1000  1400 1000))
      (outline (path signal 120  -1400 -1000  -1400 1000))
      (outline (path signal 50  -1650 1250  1650 1250))
      (outline (path signal 50  -1650 1250  -1650 -1250))
      (outline (path signal 50  1650 -1250  -1650 -1250))
      (outline (path signal 50  1650 -1250  1650 1250))
      (pin Cust[T]Pad_300x300_1500x_1500_6_um_0C946G98F8398E24F9D4CD1ECFC2G3CD 1 -725 0)
      (pin Cust[T]Pad_300x300_1500x_1150_5_um_3DDE8286C8512EFDF32EG932C48F3519 2 725 0)
    )
    (image "Jumper:SolderJumper-2_P1.3mm_Open_TrianglePad1.0x1.5mm::1"
      (outline (path signal 120  -1400 -1000  -1400 1000))
      (outline (path signal 120  -1400 1000  1400 1000))
      (outline (path signal 120  1400 -1000  -1400 -1000))
      (outline (path signal 120  1400 1000  1400 -1000))
      (outline (path signal 50  1650 -1250  1650 1250))
      (outline (path signal 50  -1650 1250  1650 1250))
      (outline (path signal 50  -1650 1250  -1650 -1250))
      (outline (path signal 50  1650 -1250  -1650 -1250))
      (pin Cust[T]Pad_300x300_1500x_1500_6_um_0C946G98F8398E24F9D4CD1ECFC2G3CD 1 -725 0)
      (pin Cust[T]Pad_300x300_1500x_1150_5_um_3DDE8286C8512EFDF32EG932C48F3519 2 725 0)
    )
    (image "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm"
      (outline (path signal 120  0 -2560  1950 -2560))
      (outline (path signal 120  0 2560  -3450 2560))
      (outline (path signal 120  0 -2560  -1950 -2560))
      (outline (path signal 120  0 2560  1950 2560))
      (outline (path signal 50  -3700 -2700  3700 -2700))
      (outline (path signal 50  -3700 2700  -3700 -2700))
      (outline (path signal 50  3700 2700  -3700 2700))
      (outline (path signal 50  3700 -2700  3700 2700))
      (outline (path signal 100  -1950 -2450  -1950 1475))
      (outline (path signal 100  1950 -2450  -1950 -2450))
      (outline (path signal 100  -1950 1475  -975 2450))
      (outline (path signal 100  -975 2450  1950 2450))
      (outline (path signal 100  1950 2450  1950 -2450))
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 1 -2475 1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 2 -2475 635)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 3 -2475 -635)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 4 -2475 -1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 5 2475 -1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 6 2475 -635)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 7 2475 635)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 8 2475 1905)
    )
    (image DVB_Capacitors_Ceramic:C_0402::3
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402::4
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  500 -250  -500 -250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402::5
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  500 -250  -500 -250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402::6
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  500 250  500 -250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402::7
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  500 -250  -500 -250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image "DVB_Capacitors_Supercap:CP_ELNA-DSK621"
      (outline (path signal 127  -3800 2150  -2900 2150))
      (outline (path signal 127  -2900 -2150  -3800 -2150))
      (outline (path signal 127  4100 1650  3200 1650))
      (outline (path signal 127  3200 -1650  4100 -1650))
      (outline (path signal 0  297.034 3661.53  666.072 3612.67  1028.27 3526.71  1379.91 3404.53
            1717.38 3247.4  2037.21 3056.92  2336.13 2835.05  2611.05 2584.07
            2859.17 2306.55  3077.92 2005.35  3265.07 1683.55  3260.95 1681.43
            3272.13 1654.45  3253.53 1609.55  3208.63 1590.95  3163.73 1609.55
            3156.3 1627.47  3152.19 1625.35  2971.51 1936.02  2760.32 2226.81
            2520.79 2494.73  2255.36 2737.04  1966.78 2951.24  1658.01 3135.13
            1332.2 3286.84  992.722 3404.78  643.045 3487.77  286.765 3534.94
            -72.459 3545.82  -430.94 3520.28  -784.995 3458.59  -1130.99 3361.39
            -1465.37 3229.67  -1784.7 3064.78  -2085.71 2868.43  -2365.3 2642.61
            -2620.6 2389.67  -2848.99 2112.18  -2851.42 2113.98  -2855.1 2105.1
            -2900 2086.5  -2944.9 2105.1  -2963.5 2150  -2948.58 2186.02
            -2951.01 2187.82  -2714.44 2475.24  -2450 2737.24  -2160.4 2971.14
            -1848.61 3174.53  -1517.84 3345.32  -1171.49 3481.76  -813.105 3582.44
            -446.371 3646.34  -75.054 3672.79))
      (outline (path signal 0  3244.9 -1605.1  3263.5 -1650  3252.32 -1676.98  3256.44 -1679.1
            3069.79 -2000.05  2851.61 -2300.45  2604.15 -2577.24  2329.95 -2827.56
            2031.83 -3048.84  1712.84 -3238.82  1376.26 -3395.54  1025.55 -3517.39
            664.312 -3603.12  296.249 -3651.85  -74.856 -3663.08  -445.192 -3636.7
            -810.957 -3572.97  -1168.39 -3472.55  -1513.83 -3336.48  -1843.73 -3166.14
            -2154.69 -2963.29  -2443.52 -2730.01  -2707.27 -2468.7  -2943.21 -2182.04
            -2940.78 -2180.24  -2955.7 -2144.22  -2937.1 -2099.32  -2892.2 -2080.72
            -2847.3 -2099.32  -2843.62 -2108.2  -2841.19 -2106.4  -2613.43 -2383.13
            -2358.82 -2635.38  -2080 -2860.57  -1779.82 -3056.39  -1461.36 -3220.82
            -1127.89 -3352.18  -782.846 -3449.12  -429.76 -3510.64  -72.261 -3536.11
            285.98 -3525.27  641.285 -3478.22  990.005 -3395.46  1328.56 -3277.84
            1653.47 -3126.55  1961.4 -2943.16  2249.19 -2729.55  2513.89 -2487.9
            2752.77 -2220.71  2963.38 -1930.72  3143.56 -1620.9  3147.68 -1623.02
            3155.1 -1605.1  3200 -1586.5))
      (outline (path signal 50  -6100 3750  6100 3750))
      (outline (path signal 50  6100 3750  6100 -3750))
      (outline (path signal 50  6100 -3750  -6100 -3750))
      (outline (path signal 50  -6100 -3750  -6100 3750))
      (outline (path signal 100  -5600 2000  -5600 -2000))
      (outline (path signal 100  -5600 -2000  -2700 -2000))
      (outline (path signal 100  5700 -1500  5700 1500))
      (outline (path signal 100  -1000 -1500  5700 -1500))
      (outline (path signal 100  -1000 1500  -1200 1300))
      (outline (path signal 100  -1200 1300  -1200 -1300))
      (outline (path signal 100  5700 1500  -1000 1500))
      (outline (path signal 100  -5600 2000  -2700 2000))
      (outline (path signal 100  -1200 -1300  -1000 -1500))
      (outline (path signal 0  392.17 2030.52  662.883 1958.93  921.442 1851.42  1163.11 1709.97
            1383.45 1537.16  1382.78 1536.42  1385.36 1535.36  1400 1500
            1385.36 1464.64  1350 1450  1317.22 1463.58  1316.55 1462.84
            1100.17 1631.81  862.387 1769.04  607.817 1871.83  341.42 1938.2
            68.378 1966.86  -205.995 1957.23  -476.358 1909.52  -737.452 1824.65
            -984.195 1704.28  -1211.79 1550.73  -1415.79 1367.01  -1592.25 1156.69
            -1737.72 923.858  -1849.38 673.048  -1925.05 409.14  -1963.25 137.271
            -1963.25 -137.271  -1925.05 -409.14  -1849.38 -673.048  -1737.72 -923.858
            -1592.25 -1156.69  -1415.79 -1367.01  -1211.79 -1550.73  -984.195 -1704.28
            -737.452 -1824.65  -476.358 -1909.52  -205.995 -1957.23  68.378 -1966.86
            341.42 -1938.2  607.817 -1871.83  862.387 -1769.04  1100.17 -1631.81
            1316.55 -1462.84  1317.22 -1463.58  1350 -1450  1385.36 -1464.64
            1400 -1500  1385.36 -1535.36  1382.78 -1536.42  1383.45 -1537.16
            1163.11 -1709.97  921.442 -1851.42  662.883 -1958.93  392.17 -2030.52
            114.268 -2064.89  -165.729 -2061.39  -442.688 -2020.11  -711.531 -1941.79
            -967.328 -1827.86  -1205.39 -1680.43  -1421.35 -1502.18  -1611.26 -1296.4
            -1771.62 -1066.85  -1899.5 -817.736  -1992.56 -553.631  -2049.09 -279.377
            -2068.04 0  -2049.09 279.377  -1992.56 553.631  -1899.5 817.736
            -1771.62 1066.85  -1611.26 1296.4  -1421.35 1502.18  -1205.39 1680.43
            -967.328 1827.86  -711.531 1941.79  -442.688 2020.11  -165.729 2061.39
            114.268 2064.89))
      (outline (path signal 0  485.427 3369.31  842.869 3298.1  1190.65 3189.09  1524.78 3043.51
            1841.43 2863.05  2136.97 2649.76  2408.02 2406.11  2651.46 2134.87
            2864.51 1839.16  3044.72 1522.36  3041.42 1520.71  3050 1500
            3035.36 1464.64  3000 1450  2964.64 1464.64  2958.58 1479.29
            2955.28 1477.64  2780.36 1785.13  2573.57 2072.15  2337.28 2335.43
            2074.2 2571.93  1787.34 2778.94  1479.99 2954.1  1155.67 3095.4
            818.108 3201.22  471.167 3270.34  118.825 3301.97  -234.879 3295.74
            -585.891 3251.74  -930.186 3170.46  -1263.82 3052.84  -1582.96 2900.23
            -1883.96 2714.36  -2163.37 2497.39  -2417.97 2251.78  -2644.86 1980.36
            -2841.42 1686.24  -3005.42 1372.79  -3134.96 1043.6  -3228.57 702.454
            -3285.16 353.252  -3304.1 0  -3285.16 -353.252  -3228.57 -702.454
            -3134.96 -1043.6  -3005.42 -1372.79  -2841.42 -1686.24  -2644.86 -1980.36
            -2417.97 -2251.78  -2163.37 -2497.39  -1883.96 -2714.36  -1582.96 -2900.23
            -1263.82 -3052.84  -930.186 -3170.46  -585.891 -3251.74  -234.879 -3295.74
            118.825 -3301.97  471.167 -3270.34  818.108 -3201.22  1155.67 -3095.4
            1479.99 -2954.1  1787.34 -2778.94  2074.2 -2571.93  2337.28 -2335.43
            2573.57 -2072.15  2780.36 -1785.13  2955.28 -1477.64  2958.58 -1479.29
            2964.64 -1464.64  3000 -1450  3035.36 -1464.64  3050 -1500  3041.42 -1520.71
            3044.72 -1522.36  2864.51 -1839.16  2651.46 -2134.87  2408.02 -2406.11
            2136.97 -2649.76  1841.43 -2863.05  1524.78 -3043.51  1190.65 -3189.09
            842.869 -3298.1  485.427 -3369.31  122.422 -3401.9  -241.988 -3395.49
            -603.623 -3350.16  -958.339 -3266.42  -1302.07 -3145.24  -1630.87 -2988
            -1940.98 -2796.51  -2228.84 -2572.97  -2491.15 -2319.93  -2724.9 -2040.3
            -2927.42 -1737.28  -3096.38 -1414.34  -3229.84 -1075.19  -3326.28 -723.714
            -3384.59 -363.943  -3404.1 0  -3384.59 363.943  -3326.28 723.714
            -3229.84 1075.19  -3096.38 1414.34  -2927.42 1737.28  -2724.9 2040.3
            -2491.15 2319.93  -2228.84 2572.97  -1940.98 2796.51  -1630.87 2988
            -1302.07 3145.24  -958.339 3266.42  -603.623 3350.16  -241.988 3395.49
            122.422 3401.9))
      (pin Rect[T]Pad_5000x2000_um (rotate 90) 1 -5000 0)
      (pin Rect[T]Pad_4000x1700_um (rotate 90) 2 5150 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402::8
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  500 -250  -500 -250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image DVB_Resistors:R_0402::11
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 250  500 -250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image DVB_Resistors:R_0402::12
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image DVB_Resistors:R_0402::13
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 250  500 -250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image DVB_Resistors:R_0402::14
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  500 -250  -500 -250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image DVB_Resistors:R_0402::15
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 250  500 250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402::9
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  500 -250  -500 -250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image DVB_SOT:SOT_23::1
      (outline (path signal 127  760 -1580  760 -650))
      (outline (path signal 127  760 -1580  -700 -1580))
      (outline (path signal 127  760 1580  760 650))
      (outline (path signal 127  760 1580  -1400 1580))
      (outline (path signal 50  1700 -1750  -1700 -1750))
      (outline (path signal 50  -1700 1750  1700 1750))
      (outline (path signal 50  1700 1750  1700 -1750))
      (outline (path signal 50  -1700 -1750  -1700 1750))
      (outline (path signal 100  -150 1520  700 1520))
      (outline (path signal 100  -700 950  -700 -1500))
      (outline (path signal 100  -700 950  -150 1520))
      (outline (path signal 100  700 1520  700 -1520))
      (outline (path signal 100  -700 -1520  700 -1520))
      (pin Rect[T]Pad_900x800_um 1 -1000 950)
      (pin Rect[T]Pad_900x800_um 2 -1000 -950)
      (pin Rect[T]Pad_900x800_um 3 1000 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402::10
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  -500 -250  -500 250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402::11
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 250  500 250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image "DVB_Diodes:D_SOD-123"
      (outline (path signal 127  -2350 1000  -2350 -1000))
      (outline (path signal 127  -2350 -1000  1650 -1000))
      (outline (path signal 127  -2350 1000  1650 1000))
      (outline (path signal 50  -2450 1100  2350 1100))
      (outline (path signal 50  -2450 1100  -2450 -1100))
      (outline (path signal 50  2350 1100  2350 -1100))
      (outline (path signal 50  2350 -1100  -2450 -1100))
      (outline (path signal 100  -350 0  -350 550))
      (outline (path signal 100  1400 850  1400 -850))
      (outline (path signal 100  -350 0  -350 -550))
      (outline (path signal 100  -1400 850  1400 850))
      (outline (path signal 100  -750 0  -350 0))
      (outline (path signal 100  250 -400  -350 0))
      (outline (path signal 100  250 400  250 -400))
      (outline (path signal 100  -1400 -850  -1400 850))
      (outline (path signal 100  -350 0  250 400))
      (outline (path signal 100  1400 -850  -1400 -850))
      (outline (path signal 100  250 0  750 0))
      (pin Rect[T]Pad_900x1200_um 1 -1650 0)
      (pin Rect[T]Pad_900x1200_um 2 1650 0)
    )
    (image DVB_Capacitors_Ceramic:C_0603::2
      (outline (path signal 127  -350 600  350 600))
      (outline (path signal 127  350 -600  -350 -600))
      (outline (path signal 50  1400 -650  1400 650))
      (outline (path signal 50  1400 -650  -1400 -650))
      (outline (path signal 50  -1400 650  -1400 -650))
      (outline (path signal 50  -1400 650  1400 650))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  800 -400  -800 -400))
      (pin Rect[T]Pad_800x750_um 1 -750 0)
      (pin Rect[T]Pad_800x750_um 2 750 0)
    )
    (image DVB_Capacitors_Ceramic:C_0603::3
      (outline (path signal 127  -350 600  350 600))
      (outline (path signal 127  350 -600  -350 -600))
      (outline (path signal 50  -1400 650  1400 650))
      (outline (path signal 50  1400 -650  -1400 -650))
      (outline (path signal 50  -1400 650  -1400 -650))
      (outline (path signal 50  1400 -650  1400 650))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  -800 -400  -800 400))
      (pin Rect[T]Pad_800x750_um 1 -750 0)
      (pin Rect[T]Pad_800x750_um 2 750 0)
    )
    (image "DVB_Diodes:D_SOD-523-F::1"
      (outline (path signal 127  700 -600  -1500 -600))
      (outline (path signal 127  -1500 600  -1500 -600))
      (outline (path signal 127  450 600  -1500 600))
      (outline (path signal 50  1600 700  1600 -700))
      (outline (path signal 50  -1600 -700  -1600 700))
      (outline (path signal 50  1600 -700  -1600 -700))
      (outline (path signal 50  -1600 700  1600 700))
      (outline (path signal 100  -200 0  100 -200))
      (outline (path signal 100  650 450  650 -450))
      (outline (path signal 100  -200 -200  -200 200))
      (outline (path signal 100  650 -450  -650 -450))
      (outline (path signal 100  100 0  250 0))
      (outline (path signal 100  -200 0  -350 0))
      (outline (path signal 100  100 200  -200 0))
      (outline (path signal 100  -650 450  650 450))
      (outline (path signal 100  100 -200  100 200))
      (outline (path signal 100  -650 -450  -650 450))
      (pin RoundRect[T]Pad_800x500_125.476_um_0.000000_0 (rotate 180) 1 -1000 0)
      (pin RoundRect[T]Pad_800x500_125.476_um_0.000000_0 (rotate 180) 2 1000 0)
    )
    (image DVB_Capacitors_Ceramic:C_0603::4
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 50  -1400 650  1400 650))
      (outline (path signal 50  1400 -650  -1400 -650))
      (outline (path signal 50  1400 -650  1400 650))
      (outline (path signal 50  -1400 650  -1400 -650))
      (outline (path signal 127  -350 600  350 600))
      (outline (path signal 127  350 -600  -350 -600))
      (pin Rect[T]Pad_800x750_um 2 750 0)
      (pin Rect[T]Pad_800x750_um 1 -750 0)
    )
    (image DVB_Resistors:R_0402::16
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402::12
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 250  500 250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image DVB_Capacitors_Ceramic:C_0603::5
      (outline (path signal 127  -350 600  350 600))
      (outline (path signal 127  350 -600  -350 -600))
      (outline (path signal 50  -1400 650  1400 650))
      (outline (path signal 50  1400 -650  -1400 -650))
      (outline (path signal 50  -1400 650  -1400 -650))
      (outline (path signal 50  1400 -650  1400 650))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  800 400  800 -400))
      (pin Rect[T]Pad_800x750_um 1 -750 0)
      (pin Rect[T]Pad_800x750_um 2 750 0)
    )
    (image DVB_Capacitors_Ceramic:C_0603::6
      (outline (path signal 127  350 -600  -350 -600))
      (outline (path signal 127  -350 600  350 600))
      (outline (path signal 50  -1400 650  1400 650))
      (outline (path signal 50  1400 -650  -1400 -650))
      (outline (path signal 50  -1400 650  -1400 -650))
      (outline (path signal 50  1400 -650  1400 650))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  -800 400  800 400))
      (pin Rect[T]Pad_800x750_um 1 -750 0)
      (pin Rect[T]Pad_800x750_um 2 750 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402::13
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  500 250  500 -250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402::14
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  -500 -250  -500 250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402::15
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  500 -250  -500 -250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image DVB_Capacitors_Ceramic:C_0603::7
      (outline (path signal 127  -350 600  350 600))
      (outline (path signal 127  350 -600  -350 -600))
      (outline (path signal 50  -1400 650  -1400 -650))
      (outline (path signal 50  1400 -650  -1400 -650))
      (outline (path signal 50  -1400 650  1400 650))
      (outline (path signal 50  1400 -650  1400 650))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  -800 -400  -800 400))
      (pin Rect[T]Pad_800x750_um 1 -750 0)
      (pin Rect[T]Pad_800x750_um 2 750 0)
    )
    (image DVB_Capacitors_Ceramic:C_1210
      (outline (path signal 127  -1000 -1480  1000 -1480))
      (outline (path signal 127  1000 1480  -1000 1480))
      (outline (path signal 50  2250 -1500  2250 1500))
      (outline (path signal 50  -2250 1500  -2250 -1500))
      (outline (path signal 50  2250 -1500  -2250 -1500))
      (outline (path signal 50  -2250 1500  2250 1500))
      (outline (path signal 100  1600 1250  1600 -1250))
      (outline (path signal 100  -1600 1250  1600 1250))
      (outline (path signal 100  -1600 -1250  -1600 1250))
      (outline (path signal 100  1600 -1250  -1600 -1250))
      (pin Rect[T]Pad_1000x2500_um 1 -1500 0)
      (pin Rect[T]Pad_1000x2500_um 2 1500 0)
    )
    (image DVB_Resistors:R_0402::17
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 250  500 250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image DVB_Capacitors_Ceramic:C_1210::1
      (outline (path signal 127  1000 1480  -1000 1480))
      (outline (path signal 127  -1000 -1480  1000 -1480))
      (outline (path signal 50  2250 -1500  2250 1500))
      (outline (path signal 50  -2250 1500  2250 1500))
      (outline (path signal 50  2250 -1500  -2250 -1500))
      (outline (path signal 50  -2250 1500  -2250 -1500))
      (outline (path signal 100  1600 -1250  -1600 -1250))
      (outline (path signal 100  -1600 -1250  -1600 1250))
      (outline (path signal 100  1600 1250  1600 -1250))
      (outline (path signal 100  -1600 1250  1600 1250))
      (pin Rect[T]Pad_1000x2500_um 1 -1500 0)
      (pin Rect[T]Pad_1000x2500_um 2 1500 0)
    )
    (image DVB_Capacitors_Ceramic:C_0603::8
      (outline (path signal 127  -350 600  350 600))
      (outline (path signal 127  350 -600  -350 -600))
      (outline (path signal 50  1400 -650  1400 650))
      (outline (path signal 50  -1400 650  1400 650))
      (outline (path signal 50  -1400 650  -1400 -650))
      (outline (path signal 50  1400 -650  -1400 -650))
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  800 400  800 -400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  -800 400  800 400))
      (pin Rect[T]Pad_800x750_um 1 -750 0)
      (pin Rect[T]Pad_800x750_um 2 750 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402::16
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  -500 -250  -500 250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402::17
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  -500 250  500 250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image DVB_Capacitors_Ceramic:C_1210::2
      (outline (path signal 127  1000 1480  -1000 1480))
      (outline (path signal 127  -1000 -1480  1000 -1480))
      (outline (path signal 50  -2250 1500  -2250 -1500))
      (outline (path signal 50  2250 -1500  2250 1500))
      (outline (path signal 50  2250 -1500  -2250 -1500))
      (outline (path signal 50  -2250 1500  2250 1500))
      (outline (path signal 100  -1600 1250  1600 1250))
      (outline (path signal 100  -1600 -1250  -1600 1250))
      (outline (path signal 100  1600 -1250  -1600 -1250))
      (outline (path signal 100  1600 1250  1600 -1250))
      (pin Rect[T]Pad_1000x2500_um 1 -1500 0)
      (pin Rect[T]Pad_1000x2500_um 2 1500 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402::18
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 250  500 -250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image DVB_Resistors:R_0402::18
      (outline (path signal 127  -250 -530  250 -530))
      (outline (path signal 127  250 530  -250 530))
      (outline (path signal 50  800 -450  800 450))
      (outline (path signal 50  800 -450  -800 -450))
      (outline (path signal 50  -800 450  800 450))
      (outline (path signal 50  -800 450  -800 -450))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 250  500 -250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 250  500 250))
      (pin Rect[T]Pad_400x600_um 1 -450 0)
      (pin Rect[T]Pad_400x600_um 2 450 0)
    )
    (image "DVB_Inductors:L_4012-Wurth"
      (outline (path signal 127  2200 2200  2200 1350))
      (outline (path signal 127  -2200 -1350  -2200 -2200))
      (outline (path signal 127  2200 -2200  -2200 -2200))
      (outline (path signal 127  -2200 2200  -2200 1350))
      (outline (path signal 127  -2200 2200  2200 2200))
      (outline (path signal 127  2200 -1350  2200 -2200))
      (outline (path signal 50  -2700 2300  2700 2300))
      (outline (path signal 50  -2700 -2300  -2700 2300))
      (outline (path signal 50  2700 2300  2700 -2300))
      (outline (path signal 50  2700 -2300  -2700 -2300))
      (outline (path signal 100  -2000 2000  2000 2000))
      (outline (path signal 100  2000 -2000  -2000 -2000))
      (outline (path signal 100  2000 2000  2000 -2000))
      (outline (path signal 100  -2000 -2000  -2000 2000))
      (outline (path signal 500  -1800 1200  -1800 -1200))
      (pin Rect[T]Pad_1500x2300_um 1 -1850 0)
      (pin Rect[T]Pad_1500x2300_um 2 1850 0)
    )
    (image DVB_Capacitors_Ceramic:C_1210::3
      (outline (path signal 127  1000 1480  -1000 1480))
      (outline (path signal 127  -1000 -1480  1000 -1480))
      (outline (path signal 50  -2250 1500  -2250 -1500))
      (outline (path signal 50  2250 -1500  -2250 -1500))
      (outline (path signal 50  2250 -1500  2250 1500))
      (outline (path signal 50  -2250 1500  2250 1500))
      (outline (path signal 100  1600 -1250  -1600 -1250))
      (outline (path signal 100  1600 1250  1600 -1250))
      (outline (path signal 100  -1600 -1250  -1600 1250))
      (outline (path signal 100  -1600 1250  1600 1250))
      (pin Rect[T]Pad_1000x2500_um 1 -1500 0)
      (pin Rect[T]Pad_1000x2500_um 2 1500 0)
    )
    (image "DVB_Diodes:D_SOD-523-F::2"
      (outline (path signal 127  -1500 600  -1500 -600))
      (outline (path signal 127  700 -600  -1500 -600))
      (outline (path signal 127  450 600  -1500 600))
      (outline (path signal 50  -1600 -700  -1600 700))
      (outline (path signal 50  1600 -700  -1600 -700))
      (outline (path signal 50  1600 700  1600 -700))
      (outline (path signal 50  -1600 700  1600 700))
      (outline (path signal 100  100 0  250 0))
      (outline (path signal 100  650 450  650 -450))
      (outline (path signal 100  650 -450  -650 -450))
      (outline (path signal 100  -650 450  650 450))
      (outline (path signal 100  -200 0  100 -200))
      (outline (path signal 100  100 -200  100 200))
      (outline (path signal 100  -200 -200  -200 200))
      (outline (path signal 100  100 200  -200 0))
      (outline (path signal 100  -650 -450  -650 450))
      (outline (path signal 100  -200 0  -350 0))
      (pin RoundRect[T]Pad_800x500_125.476_um_0.000000_0 (rotate 180) 1 -1000 0)
      (pin RoundRect[T]Pad_800x500_125.476_um_0.000000_0 (rotate 180) 2 1000 0)
    )
    (image DVB_Capacitors_Ceramic:C_0603::9
      (outline (path signal 127  350 -600  -350 -600))
      (outline (path signal 127  -350 600  350 600))
      (outline (path signal 50  -1400 650  -1400 -650))
      (outline (path signal 50  1400 -650  -1400 -650))
      (outline (path signal 50  -1400 650  1400 650))
      (outline (path signal 50  1400 -650  1400 650))
      (outline (path signal 100  -800 400  800 400))
      (outline (path signal 100  -800 -400  -800 400))
      (outline (path signal 100  800 -400  -800 -400))
      (outline (path signal 100  800 400  800 -400))
      (pin Rect[T]Pad_800x750_um 1 -750 0)
      (pin Rect[T]Pad_800x750_um 2 750 0)
    )
    (image DVB_Capacitors_Ceramic:C_0402::19
      (outline (path signal 127  -250 -470  250 -470))
      (outline (path signal 127  250 470  -250 470))
      (outline (path signal 50  1000 -400  1000 400))
      (outline (path signal 50  1000 -400  -1000 -400))
      (outline (path signal 50  -1000 400  -1000 -400))
      (outline (path signal 50  -1000 400  1000 400))
      (outline (path signal 100  -500 250  500 250))
      (outline (path signal 100  500 -250  -500 -250))
      (outline (path signal 100  -500 -250  -500 250))
      (outline (path signal 100  500 250  500 -250))
      (pin Rect[T]Pad_600x500_um 1 -550 0)
      (pin Rect[T]Pad_600x500_um 2 550 0)
    )
    (image "Package_TO_SOT_THT:TO-92Flat"
      (outline (path signal 120  3390 650  3390 -300))
      (outline (path signal 120  -10 -1100  2590 -1100))
      (outline (path signal 120  3240 -450  3390 -300))
      (outline (path signal 120  -10 -1100  -260 -850))
      (outline (path signal 120  2590 -1100  2840 -850))
      (outline (path signal 120  -710 -450  -860 -300))
      (outline (path signal 120  -860 -300  -860 650))
      (outline (path signal 50  -140 -1230  -980 -390))
      (outline (path signal 50  -980 -390  -980 900))
      (outline (path signal 50  3520 -330  2620 -1230))
      (outline (path signal 50  3520 900  3520 -330))
      (outline (path signal 50  -980 900  3520 900))
      (outline (path signal 50  2620 -1230  -140 -1230))
      (outline (path signal 100  3270 542.5  -730 542.5))
      (outline (path signal 100  -730 542.5  -730 -217.5))
      (outline (path signal 100  2510 -977.5  30 -977.5))
      (outline (path signal 100  3270 542.5  3270 -217.5))
      (outline (path signal 100  30 -977.5  -730 -217.5))
      (outline (path signal 100  2510 -977.5  30 -977.5))
      (outline (path signal 100  3270 -217.5  2510 -977.5))
      (pin RoundRect[A]Pad_1050x1300_250.851_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1050x1300_um 2 1270 0)
      (pin Oval[A]Pad_1050x1300_um 3 2540 0)
    )
    (image OptoDevice:R_LDR_4.9x4.2mm_P2.54mm_Vertical
      (outline (path signal 120  -50 2150  2600 2150))
      (outline (path signal 120  -50 -2150  2600 -2150))
      (outline (path signal 0  3442.43 -1257.57  3460 -1300  3447.98 -1329.01  3451.34 -1331.05
            3275.98 -1585.24  3071.42 -1816.6  2840.61 -2021.77  2586.88 -2197.81
            2313.88 -2342.17  2025.55 -2452.78  1726.04 -2528.04  1419.67 -2566.87
            1110.86 -2568.7  804.054 -2533.52  503.673 -2461.83  214.048 -2354.66
            -60.648 -2213.55  -316.456 -2040.54  -549.689 -1838.13  -756.986 -1609.22
            -935.359 -1357.13  -932.111 -1355.11  -944.388 -1325.48  -926.814 -1283.05
            -884.388 -1265.48  -841.962 -1283.05  -836.664 -1295.84  -833.417 -1293.82
            -663.364 -1534.16  -465.737 -1752.38  -243.384 -1945.36  0.491 -2110.29
            262.373 -2244.82  538.488 -2346.99  824.857 -2415.34  1117.35 -2448.88
            1411.76 -2447.13  1703.84 -2410.11  1989.37 -2338.36  2264.25 -2232.91
            2524.52 -2095.28  2766.41 -1927.46  2986.46 -1731.86  3181.47 -1511.3
            3348.66 -1268.95  3352.02 -1270.99  3357.57 -1257.57  3400 -1240))
      (outline (path signal 0  1691.07 2560.99  1989.67 2491.21  2277.97 2386.74  2551.95 2249.04
            2807.8 2080.02  3041.97 1882.04  3251.18 1657.86  3432.54 1410.6
            3429.47 1408.62  3442.14 1378.03  3424.57 1335.6  3382.14 1318.03
            3339.72 1335.6  3334.82 1347.44  3331.75 1345.46  3158.78 1581.31
            2959.22 1795.14  2735.87 1983.97  2491.83 2145.18  2230.5 2276.53
            1955.51 2376.17  1670.71 2442.74  1380.04 2475.29  1087.57 2473.37
            797.354 2437.02  513.444 2366.74  239.788 2263.5  -19.802 2128.74
            -261.712 1964.35  -482.573 1772.61  -679.311 1556.18  -849.186 1318.09
            -852.384 1320.1  -857.574 1307.57  -900 1290  -942.426 1307.57
            -960 1350  -947.615 1379.9  -950.813 1381.91  -772.714 1631.52
            -566.451 1858.43  -334.897 2059.45  -81.276 2231.8  190.881 2373.08
            477.785 2481.32  775.441 2555  1079.7 2593.11  1386.34 2595.12))
      (outline (path signal 50  -1450 2350  3990 2350))
      (outline (path signal 50  3990 -2350  3990 2350))
      (outline (path signal 50  -1450 2350  -1450 -2350))
      (outline (path signal 50  3990 -2350  -1450 -2350))
      (outline (path signal 100  370 -1200  370 -1800))
      (outline (path signal 100  1670 -600  1670 -1200))
      (outline (path signal 100  370 -1200  1670 -1200))
      (outline (path signal 100  870 1200  2170 1200))
      (outline (path signal 100  2170 1800  2170 1200))
      (outline (path signal 100  -30 2100  2570 2100))
      (outline (path signal 100  1670 -600  870 -600))
      (outline (path signal 100  870 0  1670 0))
      (outline (path signal 100  1670 600  1670 0))
      (outline (path signal 100  870 1200  870 600))
      (outline (path signal 100  2570 -2100  -30 -2100))
      (outline (path signal 100  370 1800  2170 1800))
      (outline (path signal 100  1670 600  870 600))
      (outline (path signal 100  370 -1800  2170 -1800))
      (outline (path signal 100  870 0  870 -600))
      (outline (path signal 0  1681.84 2485.93  1971.79 2420.12  2251.98 2320.6  2518.49 2188.78
            2767.62 2026.48  2995.9 1835.96  3200.14 1619.88  3377.52 1381.25
            3375.02 1379.62  3385.7 1353.84  3371.05 1318.49  3335.7 1303.84
            3300.34 1318.49  3296.37 1328.07  3293.88 1326.43  3123.55 1555.6
            2927.41 1763.1  2708.19 1946.06  2468.94 2101.92  2213.01 2228.51
            1943.94 2324.07  1665.49 2387.28  1381.54 2417.25  1096.03 2413.56
            812.939 2376.26  536.215 2305.88  269.709 2203.39  17.13 2070.23
            -218.004 1908.23  -432.421 1719.67  -623.133 1507.17  -787.487 1273.68
            -790.205 1275.36  -794.645 1264.64  -830 1250  -865.355 1264.64
            -880 1300  -869.795 1324.64  -872.513 1326.32  -701.368 1569.46
            -502.774 1790.74  -279.497 1987.09  -34.645 2155.78  228.372 2294.45
            505.891 2401.17  794.05 2474.46  1088.84 2513.3  1386.14 2517.14))
      (outline (path signal 0  3405.36 -1264.64  3420 -1300  3409.8 -1324.64  3412.51 -1326.32
            3241.37 -1569.46  3042.77 -1790.74  2819.5 -1987.09  2574.64 -2155.78
            2311.63 -2294.45  2034.11 -2401.17  1745.95 -2474.46  1451.16 -2513.3
            1153.86 -2517.14  858.165 -2485.93  568.208 -2420.12  288.022 -2320.6
            21.509 -2188.78  -227.62 -2026.48  -455.898 -1835.96  -660.145 -1619.88
            -837.517 -1381.25  -835.022 -1379.62  -845.698 -1353.84  -831.053 -1318.49
            -795.698 -1303.84  -760.343 -1318.49  -756.374 -1328.07  -753.88 -1326.43
            -583.546 -1555.6  -387.405 -1763.1  -168.187 -1946.06  71.056 -2101.92
            326.992 -2228.51  596.059 -2324.07  874.508 -2387.28  1158.46 -2417.25
            1443.97 -2413.56  1727.06 -2376.26  2003.79 -2305.88  2270.29 -2203.39
            2522.87 -2070.23  2758 -1908.23  2972.42 -1719.67  3163.13 -1507.17
            3327.49 -1273.68  3330.2 -1275.36  3334.64 -1264.64  3370 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2540 0)
    )
    (image "Package_TO_SOT_THT:TO-92Flat::1"
      (outline (path signal 120  -710 -450  -860 -300))
      (outline (path signal 120  -10 -1100  2590 -1100))
      (outline (path signal 120  -860 -300  -860 650))
      (outline (path signal 120  3240 -450  3390 -300))
      (outline (path signal 120  3390 650  3390 -300))
      (outline (path signal 120  2590 -1100  2840 -850))
      (outline (path signal 120  -10 -1100  -260 -850))
      (outline (path signal 50  -140 -1230  -980 -390))
      (outline (path signal 50  3520 -330  2620 -1230))
      (outline (path signal 50  3520 900  3520 -330))
      (outline (path signal 50  2620 -1230  -140 -1230))
      (outline (path signal 50  -980 900  3520 900))
      (outline (path signal 50  -980 -390  -980 900))
      (outline (path signal 100  3270 -217.5  2510 -977.5))
      (outline (path signal 100  2510 -977.5  30 -977.5))
      (outline (path signal 100  3270 542.5  -730 542.5))
      (outline (path signal 100  3270 542.5  3270 -217.5))
      (outline (path signal 100  30 -977.5  -730 -217.5))
      (outline (path signal 100  2510 -977.5  30 -977.5))
      (outline (path signal 100  -730 542.5  -730 -217.5))
      (pin RoundRect[A]Pad_1050x1300_250.851_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1050x1300_um 2 1270 0)
      (pin Oval[A]Pad_1050x1300_um 3 2540 0)
    )
    (image "DVB_Displays:OLED128x128-1P5"
      (outline (path signal 150  9248.42 -1737.04  9248.42 -1087.04))
      (outline (path signal 150  10498.4 -1987.04  10498.4 -3237.04))
      (outline (path signal 100  13325 -1010  13325 25850))
      (outline (path signal 100  13325 25850  -13530 25850))
      (outline (path signal 100  -16250 27950  -16250 -2550))
      (outline (path signal 100  16250 27950  16250 -2550))
      (outline (path signal 150  9248.42 -1737.04  9248.42 -1987.04))
      (outline (path signal 100  13325 -1010  -13530 -1010))
      (outline (path signal 150  10498.4 -3237.04  -1.584 -3237.04))
      (outline (path signal 100  16250 27950  0 27950))
      (outline (path signal 150  -9251.58 -1987.04  -9251.58 -1737.04))
      (outline (path signal 100  0 -2550  -16250 -2550))
      (outline (path signal 150  -9251.58 -1737.04  -9251.58 -1087.04))
      (outline (path signal 150  -10501.6 -1987.04  -9251.58 -1987.04))
      (outline (path signal 100  -13530 -1010  -13530 25850))
      (outline (path signal 100  16250 -2550  0 -2550))
      (outline (path signal 150  9248.42 -1987.04  10498.4 -1987.04))
      (outline (path signal 150  -1.584 -3237.04  -10501.6 -3237.04))
      (outline (path signal 100  -16250 27950  0 27950))
      (outline (path signal 150  -10501.6 -3237.04  -10501.6 -1987.04))
      (outline (path signal 100  17000 28350  -17000 -5650))
      (outline (path signal 100  -17000 28350  17000 -5650))
      (outline (path signal 50  -11001.6 3762.96  -11001.6 -3737.04))
      (outline (path signal 50  10998.4 3762.96  -11001.6 3762.96))
      (outline (path signal 50  -9501.58 -9737.04  9498.42 -9737.04))
      (outline (path signal 50  -11001.6 -3737.04  -9501.58 -3737.04))
      (outline (path signal 50  -9501.58 -3737.04  -9501.58 -9737.04))
      (outline (path signal 50  10998.4 -3737.04  10998.4 3762.96))
      (outline (path signal 50  9498.42 -9737.04  9498.42 -3737.04))
      (outline (path signal 50  9498.42 -3737.04  10998.4 -3737.04))
      (outline (path signal 100  -9001.58 -1737.04  -10501.6 -1737.04))
      (outline (path signal 100  17000 -5650  17000 28350))
      (outline (path signal 100  8998.42 -1737.04  8998.42 3262.96))
      (outline (path signal 100  -17000 -5650  -17000 28350))
      (outline (path signal 100  -10501.6 -1737.04  -10501.6 -3237.04))
      (outline (path signal 100  10498.4 -1737.04  8998.42 -1737.04))
      (outline (path signal 100  -10501.6 -3237.04  10498.4 -3237.04))
      (outline (path signal 100  8998.42 3262.96  -9001.58 3262.96))
      (outline (path signal 100  -17000 -5650  17000 -5650))
      (outline (path signal 100  -17000 28350  17000 28350))
      (outline (path signal 100  10498.4 -3237.04  10498.4 -1737.04))
      (outline (path signal 100  -9001.58 3262.96  -9001.58 -1737.04))
      (outline (path signal 100  -9001.58 3262.96  8998.42 3262.96))
      (outline (path signal 100  -9001.58 -1737.04  -10501.6 -1737.04))
      (outline (path signal 100  10498.4 -1737.04  8998.42 -1737.04))
      (outline (path signal 100  8998.42 3262.96  8998.42 -1737.04))
      (outline (path signal 100  -10501.6 -1737.04  -10501.6 -3237.04))
      (outline (path signal 100  10498.4 -3237.04  -10501.6 -3237.04))
      (outline (path signal 100  -9001.58 -1737.04  -9001.58 3262.96))
      (outline (path signal 100  10498.4 -3237.04  10498.4 -1737.04))
      (pin Oval[TB]Pad_31000x3800_um (rotate 180) @1 0 -7000)
      (pin Rect[B]Pad_300x1250_um 1 -7248.42 2237.04)
      (pin Rect[B]Pad_300x1250_um 2 -6748.42 2237.04)
      (pin Rect[B]Pad_300x1250_um 3 -6248.42 2237.04)
      (pin Rect[B]Pad_300x1250_um 4 -5748.42 2237.04)
      (pin Rect[B]Pad_300x1250_um 5 -5248.42 2237.04)
      (pin Rect[B]Pad_300x1250_um 6 -4748.42 2237.04)
      (pin Rect[B]Pad_300x1250_um 7 -4248.42 2237.04)
      (pin Rect[B]Pad_300x1250_um 8 -3748.42 2237.04)
      (pin Rect[B]Pad_300x1250_um 9 -3248.42 2237.04)
      (pin Rect[B]Pad_300x1250_um 10 -2748.42 2237.04)
      (pin Rect[B]Pad_300x1250_um 11 -2248.42 2237.04)
      (pin Rect[B]Pad_300x1250_um 12 -1748.42 2237.04)
      (pin Rect[B]Pad_300x1250_um 13 -1248.42 2237.04)
      (pin Rect[B]Pad_300x1250_um 14 -748.416 2237.04)
      (pin Rect[B]Pad_300x1250_um 15 -248.416 2237.04)
      (pin Rect[B]Pad_300x1250_um 16 251.584 2237.04)
      (pin Rect[B]Pad_300x1250_um 17 751.584 2237.04)
      (pin Rect[B]Pad_300x1250_um 18 1251.58 2237.04)
      (pin Rect[B]Pad_300x1250_um 19 1751.58 2237.04)
      (pin Rect[B]Pad_300x1250_um 20 2251.58 2237.04)
      (pin Rect[B]Pad_300x1250_um 21 2751.58 2237.04)
      (pin Rect[B]Pad_300x1250_um 22 3251.58 2237.04)
      (pin Rect[B]Pad_300x1250_um 23 3751.58 2237.04)
      (pin Rect[B]Pad_300x1250_um 24 4251.58 2237.04)
      (pin Rect[B]Pad_300x1250_um 25 4751.58 2237.04)
      (pin Rect[B]Pad_300x1250_um 26 5251.58 2237.04)
      (pin Rect[B]Pad_300x1250_um 27 5751.58 2237.04)
      (pin Rect[B]Pad_300x1250_um 28 6251.58 2237.04)
      (pin Rect[B]Pad_300x1250_um 29 6751.58 2237.04)
      (pin Rect[B]Pad_300x1250_um 30 7251.58 2237.04)
      (pin Rect[B]Pad_800x1600_um (rotate 180) 31 -8101.58 1012.96)
      (pin Rect[B]Pad_1300x900_um (rotate 180) 31@1 9148.42 -567.038)
      (pin Rect[B]Pad_800x1600_um (rotate 180) 31@2 8098.42 1012.96)
      (pin Rect[B]Pad_1300x900_um (rotate 180) 31@3 -9151.58 -567.038)
      (pin Rect[B]Pad_2400x2200_um (rotate 180) 31@4 9698.42 962.962)
      (pin Rect[B]Pad_2400x2200_um (rotate 180) 31@5 -9701.58 962.962)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle In1.Cu_GND 1524))
      (shape (circle In2.Cu_+3.3 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle In1.Cu_GND 1600))
      (shape (circle In2.Cu_+3.3 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle In1.Cu_GND 1800))
      (shape (circle In2.Cu_+3.3 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_1850_um
      (shape (circle F.Cu 1850))
      (shape (circle In1.Cu_GND 1850))
      (shape (circle In2.Cu_+3.3 1850))
      (shape (circle B.Cu 1850))
      (attach off)
    )
    (padstack Oval[A]Pad_1050x1300_um
      (shape (path F.Cu 1050  0 -125  0 125))
      (shape (path In1.Cu_GND 1050  0 -125  0 125))
      (shape (path In2.Cu_+3.3 1050  0 -125  0 125))
      (shape (path B.Cu 1050  0 -125  0 125))
      (attach off)
    )
    (padstack Oval[A]Pad_1200x1750_um
      (shape (path F.Cu 1200  0 -275  0 275))
      (shape (path In1.Cu_GND 1200  0 -275  0 275))
      (shape (path In2.Cu_+3.3 1200  0 -275  0 275))
      (shape (path B.Cu 1200  0 -275  0 275))
      (attach off)
    )
    (padstack Oval[TB]Pad_31000x3800_um
      (shape (path F.Cu 3800  -13600 0  13600 0))
      (shape (path B.Cu 3800  -13600 0  13600 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_250x875_62.738_um_0.000000_0
      (shape (polygon F.Cu 0  -125.238 375  -120.462 399.009  -106.862 419.362  -86.509 432.962
            -62.5 437.738  62.5 437.738  86.509 432.962  106.862 419.362
            120.462 399.009  125.238 375  125.238 -375  120.462 -399.009
            106.862 -419.362  86.509 -432.962  62.5 -437.738  -62.5 -437.738
            -86.509 -432.962  -106.862 -419.362  -120.462 -399.009  -125.238 -375
            -125.238 375))
      (attach off)
    )
    (padstack RoundRect[T]Pad_800x500_125.476_um_0.000000_0
      (shape (polygon F.Cu 0  -400.476 125  -390.925 173.018  -363.725 213.725  -323.018 240.925
            -275 250.476  275 250.476  323.018 240.925  363.725 213.725
            390.925 173.018  400.476 125  400.476 -125  390.925 -173.018
            363.725 -213.725  323.018 -240.925  275 -250.476  -275 -250.476
            -323.018 -240.925  -363.725 -213.725  -390.925 -173.018  -400.476 -125
            -400.476 125))
      (attach off)
    )
    (padstack RoundRect[T]Pad_875x250_62.738_um_0.000000_0
      (shape (polygon F.Cu 0  -437.738 62.5  -432.962 86.509  -419.362 106.862  -399.009 120.462
            -375 125.238  375 125.238  399.009 120.462  419.362 106.862
            432.962 86.509  437.738 62.5  437.738 -62.5  432.962 -86.509
            419.362 -106.862  399.009 -120.462  375 -125.238  -375 -125.238
            -399.009 -120.462  -419.362 -106.862  -432.962 -86.509  -437.738 -62.5
            -437.738 62.5))
      (attach off)
    )
    (padstack Cust[T]Pad_300x300_1500x_1500_6_um_0C946G98F8398E24F9D4CD1ECFC2G3CD
      (shape (polygon F.Cu 0  -500 750  500 750  1000 0  500 -750  -500 -750  -500 750))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1050x1300_250.851_um_0.000000_0
      (shape (polygon F.Cu 0  -525.951 400.1  -506.856 496.097  -452.478 577.478  -371.097 631.856
            -275.099 650.95  275.1 650.951  371.097 631.856  452.478 577.478
            506.856 496.097  525.95 400.099  525.951 -400.1  506.856 -496.097
            452.478 -577.478  371.097 -631.856  275.099 -650.95  -275.1 -650.951
            -371.097 -631.856  -452.478 -577.478  -506.856 -496.097  -525.95 -400.099
            -525.951 400.1))
      (shape (polygon In1.Cu_GND 0  -525.951 400.1  -506.856 496.097  -452.478 577.478
            -371.097 631.856  -275.099 650.95  275.1 650.951  371.097 631.856
            452.478 577.478  506.856 496.097  525.95 400.099  525.951 -400.1
            506.856 -496.097  452.478 -577.478  371.097 -631.856  275.099 -650.95
            -275.1 -650.951  -371.097 -631.856  -452.478 -577.478  -506.856 -496.097
            -525.95 -400.099  -525.951 400.1))
      (shape (polygon In2.Cu_+3.3 0  -525.951 400.1  -506.856 496.097  -452.478 577.478
            -371.097 631.856  -275.099 650.95  275.1 650.951  371.097 631.856
            452.478 577.478  506.856 496.097  525.95 400.099  525.951 -400.1
            506.856 -496.097  452.478 -577.478  371.097 -631.856  275.099 -650.95
            -275.1 -650.951  -371.097 -631.856  -452.478 -577.478  -506.856 -496.097
            -525.95 -400.099  -525.951 400.1))
      (shape (polygon B.Cu 0  -525.951 400.1  -506.856 496.097  -452.478 577.478  -371.097 631.856
            -275.099 650.95  275.1 650.951  371.097 631.856  452.478 577.478
            506.856 496.097  525.95 400.099  525.951 -400.1  506.856 -496.097
            452.478 -577.478  371.097 -631.856  275.099 -650.95  -275.1 -650.951
            -371.097 -631.856  -452.478 -577.478  -506.856 -496.097  -525.95 -400.099
            -525.951 400.1))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1200x1750_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -600.951 625  -581.848 721.035  -527.449 802.449  -446.035 856.848
            -349.999 875.95  350 875.951  446.035 856.848  527.449 802.449
            581.848 721.035  600.95 624.999  600.951 -625  581.848 -721.035
            527.449 -802.449  446.035 -856.848  349.999 -875.95  -350 -875.951
            -446.035 -856.848  -527.449 -802.449  -581.848 -721.035  -600.95 -624.999
            -600.951 625))
      (shape (polygon In1.Cu_GND 0  -600.951 625  -581.848 721.035  -527.449 802.449
            -446.035 856.848  -349.999 875.95  350 875.951  446.035 856.848
            527.449 802.449  581.848 721.035  600.95 624.999  600.951 -625
            581.848 -721.035  527.449 -802.449  446.035 -856.848  349.999 -875.95
            -350 -875.951  -446.035 -856.848  -527.449 -802.449  -581.848 -721.035
            -600.95 -624.999  -600.951 625))
      (shape (polygon In2.Cu_+3.3 0  -600.951 625  -581.848 721.035  -527.449 802.449
            -446.035 856.848  -349.999 875.95  350 875.951  446.035 856.848
            527.449 802.449  581.848 721.035  600.95 624.999  600.951 -625
            581.848 -721.035  527.449 -802.449  446.035 -856.848  349.999 -875.95
            -350 -875.951  -446.035 -856.848  -527.449 -802.449  -581.848 -721.035
            -600.95 -624.999  -600.951 625))
      (shape (polygon B.Cu 0  -600.951 625  -581.848 721.035  -527.449 802.449  -446.035 856.848
            -349.999 875.95  350 875.951  446.035 856.848  527.449 802.449
            581.848 721.035  600.95 624.999  600.951 -625  581.848 -721.035
            527.449 -802.449  446.035 -856.848  349.999 -875.95  -350 -875.951
            -446.035 -856.848  -527.449 -802.449  -581.848 -721.035  -600.95 -624.999
            -600.951 625))
      (attach off)
    )
    (padstack Cust[T]Pad_300x300_1500x_1150_5_um_3DDE8286C8512EFDF32EG932C48F3519
      (shape (polygon F.Cu 0  -650 750  500 750  500 -750  -650 -750  -650 750))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1950x600_150.571_um_0.000000_0
      (shape (polygon F.Cu 0  -975.571 150  -964.109 207.621  -931.47 256.47  -882.621 289.109
            -824.999 300.57  825 300.571  882.621 289.109  931.47 256.47
            964.109 207.621  975.57 149.999  975.571 -150  964.109 -207.621
            931.47 -256.47  882.621 -289.109  824.999 -300.57  -825 -300.571
            -882.621 -289.109  -931.47 -256.47  -964.109 -207.621  -975.57 -149.999
            -975.571 150))
      (attach off)
    )
    (padstack Rect[B]Pad_2400x2200_um
      (shape (rect B.Cu -1200 -1100 1200 1100))
      (attach off)
    )
    (padstack Rect[B]Pad_300x1250_um
      (shape (rect B.Cu -150 -625 150 625))
      (attach off)
    )
    (padstack Rect[B]Pad_800x1600_um
      (shape (rect B.Cu -400 -800 400 800))
      (attach off)
    )
    (padstack Rect[B]Pad_1300x900_um
      (shape (rect B.Cu -650 -450 650 450))
      (attach off)
    )
    (padstack Rect[T]Pad_400x600_um
      (shape (rect F.Cu -200 -300 200 300))
      (attach off)
    )
    (padstack Rect[T]Pad_4000x1700_um
      (shape (rect F.Cu -2000 -850 2000 850))
      (attach off)
    )
    (padstack Rect[T]Pad_5000x2000_um
      (shape (rect F.Cu -2500 -1000 2500 1000))
      (attach off)
    )
    (padstack Rect[T]Pad_5600x5600_um
      (shape (rect F.Cu -2800 -2800 2800 2800))
      (attach off)
    )
    (padstack Rect[T]Pad_600x500_um
      (shape (rect F.Cu -300 -250 300 250))
      (attach off)
    )
    (padstack Rect[T]Pad_600x1150_um
      (shape (rect F.Cu -300 -575 300 575))
      (attach off)
    )
    (padstack Rect[T]Pad_800x750_um
      (shape (rect F.Cu -400 -375 400 375))
      (attach off)
    )
    (padstack Rect[T]Pad_900x800_um
      (shape (rect F.Cu -450 -400 450 400))
      (attach off)
    )
    (padstack Rect[T]Pad_900x1200_um
      (shape (rect F.Cu -450 -600 450 600))
      (attach off)
    )
    (padstack Rect[T]Pad_1000x2500_um
      (shape (rect F.Cu -500 -1250 500 1250))
      (attach off)
    )
    (padstack Rect[T]Pad_1050x650_um
      (shape (rect F.Cu -525 -325 525 325))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x2300_um
      (shape (rect F.Cu -750 -1150 750 1150))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect In1.Cu_GND -900 -900 900 900))
      (shape (rect In2.Cu_+3.3 -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-3]_600:250_um"
      (shape (circle F.Cu 600))
      (shape (circle In1.Cu_GND 600))
      (shape (circle In2.Cu_+3.3 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net GND
      (pins SW5-3 IC1-2 C12-1 C19-1 J5-3 J6-2 R5-1 SW4-2 SW1-2 SW3-2 SW2-2 U2-8 U2-23
        U2-35 U2-44 U2-47 U2-49 J3-3 R2-1 R14-2 C2-2 C18-1 R8-1 C1-1 Q2-2 U3-4 C9-1
        C20-1 C21-1 C24-1 C22-2 C10-1 C23-1 Q1-2 C6-1 C28-2 C4-2 C26-1 D8-1 C29-1
        C17-1 C8-2 C16-2 C32-1 C13-1 C7-2 C5-2 C14-2 C30-2 C33-1 C25-1 C35-2 C3-1
        R20-1 C34-2 C27-2 C31-1 J1-2 J2-2 K1-1 K1-7 K1-8 K1-9 K1-10 K1-11 K1-15 K1-16
        K1-17 K1-18 K1-28 K1-30)
    )
    (net +5V
      (pins D6-2 D3-2 D1-2 D2-2 D4-2 D5-2 J6-1 J3-1 C6-2 C32-2 C5-1 C34-1)
    )
    (net +12V
      (pins J8-1 R7-2 J9-1 C15-2 D9-1 C4-1 C16-1 C13-2 C14-1 C3-2 K1-2)
    )
    (net /NRST
      (pins SW5-2 C12-2 J5-5 U2-7)
    )
    (net "Net-(C22-Pad1)"
      (pins D10-1 U2-1 C22-1)
    )
    (net "Net-(D1-Pad1)"
      (pins R1-1 D1-1)
    )
    (net "Net-(D2-Pad1)"
      (pins D2-1 R10-1)
    )
    (net "Net-(D3-Pad1)"
      (pins D3-1 R11-1)
    )
    (net "Net-(D4-Pad1)"
      (pins D4-1 R15-1)
    )
    (net "Net-(D5-Pad1)"
      (pins R4-1 D5-1)
    )
    (net "Net-(D6-Pad1)"
      (pins D6-1 R6-1)
    )
    (net "Net-(J1-Pad3)"
      (pins JP1-1 R17-1 J1-3)
    )
    (net "Net-(J2-Pad3)"
      (pins JP2-1 R18-1 J2-3)
    )
    (net /Accelerator
      (pins J3-4 JP1-2)
    )
    (net /USART2_TX
      (pins U2-12 J3-5)
    )
    (net /USART2_RX
      (pins U2-13 J3-6)
    )
    (net /Brake
      (pins J3-7 JP2-2)
    )
    (net /SWDCLK
      (pins J5-2 U2-37)
    )
    (net /SWDIO
      (pins J5-4 U2-34)
    )
    (net /USART1_TX
      (pins J6-3 U2-30)
    )
    (net /USART1_RX
      (pins J6-4 U2-31)
    )
    (net /SPI1_MOSI
      (pins U2-41 U3-5 K1-13)
    )
    (net /SPI1_SCK
      (pins U2-39 U3-6 K1-14)
    )
    (net /OLED_CS
      (pins U2-2 K1-19)
    )
    (net /OLED_DC
      (pins U2-3 K1-20)
    )
    (net /OLED_RST
      (pins U2-11 K1-21)
    )
    (net "Net-(Q1-Pad3)"
      (pins R4-2 R1-2 R6-2 R10-2 R11-2 R15-2 Q1-3)
    )
    (net /BUTTON_1
      (pins SW1-1 SW1-1@1 U2-10 R9-1 C17-2)
    )
    (net /BUTTON_2
      (pins SW2-1 SW2-1@1 U2-15 C23-2 R16-1)
    )
    (net /BUTTON_3
      (pins R12-1 SW3-1 SW3-1@1 U2-26 C18-2)
    )
    (net /BUTTON_4
      (pins SW4-1 SW4-1@1 U2-27 R19-1 C25-2)
    )
    (net /PHOTO_RESISTOR
      (pins U2-16 R20-2 R13-2)
    )
    (net /ADC1
      (pins U2-14 R17-2)
    )
    (net /ADC2
      (pins U2-17 R18-2)
    )
    (net /LIGHT_SW
      (pins U2-45 R2-2 Q1-1)
    )
    (net /BUZZER
      (pins U2-46 C11-1)
    )
    (net +3.3V
      (pins IC1-4 IC1-5 C19-2 D10-2 J5-1 R12-2 U2-9 U2-24 U2-36 U2-48 J3-2 C2-1 R9-2
        C1-2 U3-3 U3-7 U3-8 C9-2 C20-2 C21-2 C24-2 C10-2 C26-2 C29-2 R16-2 C8-1 R19-2
        C33-2 C35-1 L1-2 C31-2 J1-1 R13-1 J2-1 K1-4 K1-26)
    )
    (net "Net-(C7-Pad1)"
      (pins C7-1 K1-3)
    )
    (net "Net-(C11-Pad2)"
      (pins R5-2 Q2-1 C11-2)
    )
    (net "Net-(C15-Pad1)"
      (pins IC1-3 R7-1 R8-2 C15-1)
    )
    (net "Net-(C27-Pad1)"
      (pins C28-1 C27-1 K1-27)
    )
    (net /EXT_FLASH_CS
      (pins U2-38 U3-1)
    )
    (net "Net-(C30-Pad1)"
      (pins U2-22 C30-1)
    )
    (net /SPI1_MISO
      (pins U2-40 U3-2)
    )
    (net "Net-(D7-Pad2)"
      (pins R3-2 D7-2)
    )
    (net "Net-(D7-Pad1)"
      (pins D8-2 D7-1)
    )
    (net "Net-(D9-Pad2)"
      (pins IC1-1 D9-2 L1-1)
    )
    (net "Net-(K1-Pad22)"
      (pins R14-1 K1-22)
    )
    (net "Net-(J8-Pad2)"
      (pins J8-2 J9-2 Q2-3)
    )
    (net "Net-(K1-Pad5)"
      (pins R3-1 K1-5)
    )
    (net "unconnected-(SW5-Pad1)"
      (pins SW5-1)
    )
    (net "unconnected-(SW5-Pad4)"
      (pins SW5-4)
    )
    (class kicad_default
      (circuit
        (use_via Via[0-3]_600:250_um)
      )
      (rule
        (width 200)
        (clearance 150.1)
      )
    )
    (class bigPower +12V +5V
      (circuit
        (use_via Via[0-3]_600:250_um)
      )
      (rule
        (width 200)
        (clearance 150.1)
      )
    )
    (class power
      (circuit
        (use_via Via[0-3]_600:250_um)
      )
      (rule
        (width 200)
        (clearance 150.1)
      )
    )
  )
  (wiring
  )
)
