

================================================================
== Vitis HLS Report for 'ByteXor'
================================================================
* Date:           Wed Dec  7 16:29:51 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteXor_label2  |        8|        8|         2|          -|          -|     4|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     54|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     29|    -|
|Register         |        -|    -|      19|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      19|    103|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------------+---------+----+---+----+-----+
    |     Instance     |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+--------------+---------+----+---+----+-----+
    |mux_42_8_1_1_U13  |mux_42_8_1_1  |        0|   0|  0|  20|    0|
    +------------------+--------------+---------+----+---+----+-----+
    |Total             |              |        0|   0|  0|  20|    0|
    +------------------+--------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln124_29_fu_134_p2  |         +|   0|  0|  13|           5|           5|
    |add_ln124_30_fu_144_p2  |         +|   0|  0|  13|           5|           5|
    |add_ln124_fu_120_p2     |         +|   0|  0|  11|           3|           1|
    |icmp_ln123_fu_114_p2    |      icmp|   0|  0|   9|           3|           4|
    |dst_d0                  |       xor|   0|  0|   8|           8|           8|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  54|          24|          23|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    |idx_fu_40  |   9|          2|    3|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  29|          6|    4|         10|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |add_ln124_30_reg_219  |  5|   0|    5|          0|
    |ap_CS_fsm             |  3|   0|    3|          0|
    |idx_fu_40             |  3|   0|    3|          0|
    |tmp_reg_224           |  8|   0|    8|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 19|   0|   19|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|       ByteXor|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|       ByteXor|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|       ByteXor|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|       ByteXor|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|       ByteXor|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|       ByteXor|  return value|
|dst_address0  |  out|    5|   ap_memory|           dst|         array|
|dst_ce0       |  out|    1|   ap_memory|           dst|         array|
|dst_we0       |  out|    1|   ap_memory|           dst|         array|
|dst_d0        |  out|    8|   ap_memory|           dst|         array|
|dst_offset    |   in|    5|     ap_none|    dst_offset|        scalar|
|a_address0    |  out|    5|   ap_memory|             a|         array|
|a_ce0         |  out|    1|   ap_memory|             a|         array|
|a_q0          |   in|    8|   ap_memory|             a|         array|
|a_offset      |   in|    5|     ap_none|      a_offset|        scalar|
|p_read        |   in|    8|     ap_none|        p_read|        scalar|
|p_read1       |   in|    8|     ap_none|       p_read1|        scalar|
|p_read2       |   in|    8|     ap_none|       p_read2|        scalar|
|p_read3       |   in|    8|     ap_none|       p_read3|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 4 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3"   --->   Operation 5 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 6 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read15 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 7 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 8 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %a_offset"   --->   Operation 9 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%dst_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %dst_offset"   --->   Operation 10 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln123 = store i3 0, i3 %idx" [clefia.c:123]   --->   Operation 11 'store' 'store_ln123' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln123 = br void %while.body" [clefia.c:123]   --->   Operation 12 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.10>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%idx_load = load i3 %idx" [clefia.c:124]   --->   Operation 13 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.13ns)   --->   "%icmp_ln123 = icmp_eq  i3 %idx_load, i3 4" [clefia.c:123]   --->   Operation 15 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.65ns)   --->   "%add_ln124 = add i3 %idx_load, i3 1" [clefia.c:124]   --->   Operation 16 'add' 'add_ln124' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %while.body.split, void %while.end.loopexit" [clefia.c:123]   --->   Operation 17 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i3 %idx_load" [clefia.c:124]   --->   Operation 18 'zext' 'zext_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i3 %idx_load" [clefia.c:124]   --->   Operation 19 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.78ns)   --->   "%add_ln124_29 = add i5 %zext_ln124, i5 %a_offset_read" [clefia.c:124]   --->   Operation 20 'add' 'add_ln124_29' <Predicate = (!icmp_ln123)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln124_43 = zext i5 %add_ln124_29" [clefia.c:124]   --->   Operation 21 'zext' 'zext_ln124_43' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln124_43" [clefia.c:124]   --->   Operation 22 'getelementptr' 'a_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.78ns)   --->   "%add_ln124_30 = add i5 %zext_ln124, i5 %dst_offset_read" [clefia.c:124]   --->   Operation 23 'add' 'add_ln124_30' <Predicate = (!icmp_ln123)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [2/2] (2.32ns)   --->   "%a_load = load i5 %a_addr" [clefia.c:124]   --->   Operation 24 'load' 'a_load' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 25 [1/1] (1.82ns)   --->   "%tmp = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %p_read_7, i8 %p_read15, i8 %p_read_6, i8 %p_read_5, i2 %trunc_ln124" [clefia.c:124]   --->   Operation 25 'mux' 'tmp' <Predicate = (!icmp_ln123)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln123 = store i3 %add_ln124, i3 %idx" [clefia.c:123]   --->   Operation 26 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln126 = ret" [clefia.c:126]   --->   Operation 27 'ret' 'ret_ln126' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.63>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [clefia.c:124]   --->   Operation 28 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln124_44 = zext i5 %add_ln124_30" [clefia.c:124]   --->   Operation 29 'zext' 'zext_ln124_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 %zext_ln124_44" [clefia.c:124]   --->   Operation 30 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (2.32ns)   --->   "%a_load = load i5 %a_addr" [clefia.c:124]   --->   Operation 31 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 32 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %a_load, i8 %tmp" [clefia.c:124]   --->   Operation 32 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124, i5 %dst_addr" [clefia.c:124]   --->   Operation 33 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln123 = br void %while.body" [clefia.c:123]   --->   Operation 34 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dst_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                (alloca           ) [ 0111]
p_read_5           (read             ) [ 0011]
p_read_6           (read             ) [ 0011]
p_read15           (read             ) [ 0011]
p_read_7           (read             ) [ 0011]
a_offset_read      (read             ) [ 0011]
dst_offset_read    (read             ) [ 0011]
store_ln123        (store            ) [ 0000]
br_ln123           (br               ) [ 0000]
idx_load           (load             ) [ 0000]
empty              (speclooptripcount) [ 0000]
icmp_ln123         (icmp             ) [ 0011]
add_ln124          (add              ) [ 0000]
br_ln123           (br               ) [ 0000]
zext_ln124         (zext             ) [ 0000]
trunc_ln124        (trunc            ) [ 0000]
add_ln124_29       (add              ) [ 0000]
zext_ln124_43      (zext             ) [ 0000]
a_addr             (getelementptr    ) [ 0001]
add_ln124_30       (add              ) [ 0001]
tmp                (mux              ) [ 0001]
store_ln123        (store            ) [ 0000]
ret_ln126          (ret              ) [ 0000]
specloopname_ln124 (specloopname     ) [ 0000]
zext_ln124_44      (zext             ) [ 0000]
dst_addr           (getelementptr    ) [ 0000]
a_load             (load             ) [ 0000]
xor_ln124          (xor              ) [ 0000]
store_ln124        (store            ) [ 0000]
br_ln123           (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="idx_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_read_5_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_read_6_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="0"/>
<pin id="53" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_read15_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read15/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_read_7_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="a_offset_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="0"/>
<pin id="70" dir="0" index="1" bw="5" slack="0"/>
<pin id="71" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="dst_offset_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="0"/>
<pin id="77" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_offset_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="a_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="5" slack="0"/>
<pin id="84" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="5" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="dst_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="5" slack="0"/>
<pin id="97" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln124_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln123_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="idx_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="1"/>
<pin id="113" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln123_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln124_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln124_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="0"/>
<pin id="128" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln124_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln124_29_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="5" slack="1"/>
<pin id="137" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_29/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln124_43_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_43/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln124_30_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="0" index="1" bw="5" slack="1"/>
<pin id="147" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_30/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="1"/>
<pin id="152" dir="0" index="2" bw="8" slack="1"/>
<pin id="153" dir="0" index="3" bw="8" slack="1"/>
<pin id="154" dir="0" index="4" bw="8" slack="1"/>
<pin id="155" dir="0" index="5" bw="2" slack="0"/>
<pin id="156" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln123_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="3" slack="1"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln124_44_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="1"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_44/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="xor_ln124_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="1"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/3 "/>
</bind>
</comp>

<comp id="174" class="1005" name="idx_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="181" class="1005" name="p_read_5_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="186" class="1005" name="p_read_6_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="1"/>
<pin id="188" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="191" class="1005" name="p_read15_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="1"/>
<pin id="193" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read15 "/>
</bind>
</comp>

<comp id="196" class="1005" name="p_read_7_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="201" class="1005" name="a_offset_read_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="1"/>
<pin id="203" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_offset_read "/>
</bind>
</comp>

<comp id="206" class="1005" name="dst_offset_read_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="1"/>
<pin id="208" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dst_offset_read "/>
</bind>
</comp>

<comp id="214" class="1005" name="a_addr_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="1"/>
<pin id="216" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="219" class="1005" name="add_ln124_30_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="1"/>
<pin id="221" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124_30 "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="16" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="14" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="111" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="111" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="126" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="134" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="148"><net_src comp="126" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="130" pin="1"/><net_sink comp="149" pin=5"/></net>

<net id="163"><net_src comp="120" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="164" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="172"><net_src comp="87" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="168" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="177"><net_src comp="40" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="184"><net_src comp="44" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="189"><net_src comp="50" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="149" pin=3"/></net>

<net id="194"><net_src comp="56" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="199"><net_src comp="62" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="204"><net_src comp="68" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="209"><net_src comp="74" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="217"><net_src comp="80" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="222"><net_src comp="144" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="227"><net_src comp="149" pin="6"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="168" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {3 }
	Port: a | {}
 - Input state : 
	Port: ByteXor : dst | {}
	Port: ByteXor : dst_offset | {1 }
	Port: ByteXor : a | {2 3 }
	Port: ByteXor : a_offset | {1 }
	Port: ByteXor : p_read | {1 }
	Port: ByteXor : p_read1 | {1 }
	Port: ByteXor : p_read2 | {1 }
	Port: ByteXor : p_read3 | {1 }
  - Chain level:
	State 1
		store_ln123 : 1
	State 2
		icmp_ln123 : 1
		add_ln124 : 1
		br_ln123 : 2
		zext_ln124 : 1
		trunc_ln124 : 1
		add_ln124_29 : 2
		zext_ln124_43 : 3
		a_addr : 4
		add_ln124_30 : 2
		a_load : 5
		tmp : 2
		store_ln123 : 2
	State 3
		dst_addr : 1
		xor_ln124 : 1
		store_ln124 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln124_fu_120      |    0    |    11   |
|    add   |     add_ln124_29_fu_134    |    0    |    13   |
|          |     add_ln124_30_fu_144    |    0    |    13   |
|----------|----------------------------|---------|---------|
|    mux   |         tmp_fu_149         |    0    |    20   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln123_fu_114     |    0    |    8    |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln124_fu_168      |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |     p_read_5_read_fu_44    |    0    |    0    |
|          |     p_read_6_read_fu_50    |    0    |    0    |
|   read   |     p_read15_read_fu_56    |    0    |    0    |
|          |     p_read_7_read_fu_62    |    0    |    0    |
|          |  a_offset_read_read_fu_68  |    0    |    0    |
|          | dst_offset_read_read_fu_74 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln124_fu_126     |    0    |    0    |
|   zext   |    zext_ln124_43_fu_139    |    0    |    0    |
|          |    zext_ln124_44_fu_164    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln124_fu_130     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    73   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_addr_reg_214    |    5   |
| a_offset_read_reg_201 |    5   |
|  add_ln124_30_reg_219 |    5   |
|dst_offset_read_reg_206|    5   |
|      idx_reg_174      |    3   |
|    p_read15_reg_191   |    8   |
|    p_read_5_reg_181   |    8   |
|    p_read_6_reg_186   |    8   |
|    p_read_7_reg_196   |    8   |
|      tmp_reg_224      |    8   |
+-----------------------+--------+
|         Total         |   63   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_87 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   73   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   63   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   63   |   82   |
+-----------+--------+--------+--------+
