#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000210cac43a40 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v00000210cacb0220_0 .var "clk", 0 0;
v00000210cacb0fe0_0 .net "ctrl", 3 0, v00000210cacae030_0;  1 drivers
v00000210cacaf1e0_0 .net "q", 3 0, L_00000210cacb0a40;  1 drivers
v00000210cacb02c0_0 .var "reset", 0 0;
v00000210cacaff00_0 .net "segment", 7 0, v00000210cacae490_0;  1 drivers
S_00000210cac39a90 .scope module, "dut" "mod12counter" 2 7, 3 2 0, S_00000210cac43a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 4 "q";
    .port_info 3 /OUTPUT 8 "segment";
    .port_info 4 /OUTPUT 4 "ctrl";
L_00000210cac4ea80 .functor XOR 1, L_00000210cacb0e00, L_00000210cacb0cc0, C4<0>, C4<0>;
L_00000210cac4ed90 .functor AND 1, L_00000210cacaf3c0, L_00000210cacafaa0, C4<1>, C4<1>;
L_00000210cac4e7e0 .functor AND 1, L_00000210cacb0180, L_00000210cacb05e0, C4<1>, C4<1>;
L_00000210cac4e9a0 .functor AND 1, L_00000210cacaf5a0, L_00000210cacafa00, L_00000210cacaf6e0, L_00000210cacb0b80;
L_00000210cac4eaf0 .functor OR 1, L_00000210cac4ed90, L_00000210cac4e7e0, L_00000210cac4e9a0, C4<0>;
L_00000210cacb11c0 .functor AND 1, L_00000210cacb0f40, L_00000210cacaffa0, C4<1>, C4<1>;
L_00000210cacb18c0 .functor AND 1, L_00000210cacaf780, L_00000210cacb0d60, C4<1>, C4<1>;
L_00000210cacb1770 .functor AND 1, L_00000210cacb0900, L_00000210cacaf140, L_00000210cacafb40, C4<1>;
L_00000210cacb1b60 .functor OR 1, L_00000210cacb11c0, L_00000210cacb18c0, L_00000210cacb1770, C4<0>;
v00000210cacae350_0 .net *"_ivl_15", 0 0, L_00000210cacaf3c0;  1 drivers
v00000210cacaec10_0 .net *"_ivl_17", 0 0, L_00000210cacafaa0;  1 drivers
v00000210cacad810_0 .net *"_ivl_19", 0 0, L_00000210cacb0180;  1 drivers
v00000210cacae850_0 .net *"_ivl_21", 0 0, L_00000210cacb05e0;  1 drivers
v00000210cacae670_0 .net *"_ivl_23", 0 0, L_00000210cacaf5a0;  1 drivers
v00000210cacad3b0_0 .net *"_ivl_25", 0 0, L_00000210cacafa00;  1 drivers
v00000210cacad310_0 .net *"_ivl_27", 0 0, L_00000210cacaf6e0;  1 drivers
v00000210cacad450_0 .net *"_ivl_29", 0 0, L_00000210cacb0b80;  1 drivers
v00000210cacaefd0_0 .net *"_ivl_35", 0 0, L_00000210cacb0f40;  1 drivers
v00000210cacaead0_0 .net *"_ivl_37", 0 0, L_00000210cacaffa0;  1 drivers
v00000210cacad130_0 .net *"_ivl_39", 0 0, L_00000210cacaf780;  1 drivers
v00000210cacaee90_0 .net *"_ivl_41", 0 0, L_00000210cacb0d60;  1 drivers
v00000210cacad4f0_0 .net *"_ivl_43", 0 0, L_00000210cacb0900;  1 drivers
v00000210cacae3f0_0 .net *"_ivl_45", 0 0, L_00000210cacaf140;  1 drivers
v00000210cacadd10_0 .net *"_ivl_47", 0 0, L_00000210cacafb40;  1 drivers
v00000210cacad8b0_0 .net *"_ivl_7", 0 0, L_00000210cacb0e00;  1 drivers
v00000210cacad590_0 .net *"_ivl_9", 0 0, L_00000210cacb0cc0;  1 drivers
v00000210cacae210_0 .net "clk", 0 0, v00000210cacb0220_0;  1 drivers
v00000210cacaddb0_0 .var "clkdiv", 0 0;
v00000210cacade50_0 .var "clkdiv2", 0 0;
v00000210cacae030_0 .var "ctrl", 3 0;
v00000210cacad1d0_0 .var "flag", 0 0;
v00000210cacadef0_0 .var/i "i", 31 0;
v00000210cacadf90_0 .var/i "j", 31 0;
v00000210cacad270_0 .net "q", 3 0, L_00000210cacb0a40;  alias, 1 drivers
v00000210cacae0d0_0 .net "qb", 3 0, L_00000210cacafbe0;  1 drivers
v00000210cacae170_0 .net "reset", 0 0, v00000210cacb02c0_0;  1 drivers
v00000210cacae490_0 .var "segment", 7 0;
v00000210cacae990_0 .net "w1", 0 0, L_00000210cac4ea80;  1 drivers
v00000210cacae530_0 .net "w2", 0 0, L_00000210cac4ed90;  1 drivers
v00000210cacae710_0 .net "w3", 0 0, L_00000210cac4e7e0;  1 drivers
v00000210cacae7b0_0 .net "w4", 0 0, L_00000210cac4e9a0;  1 drivers
v00000210cacae8f0_0 .net "w5", 0 0, L_00000210cac4eaf0;  1 drivers
v00000210cacaea30_0 .net "w6", 0 0, L_00000210cacb11c0;  1 drivers
v00000210cacaecb0_0 .net "w7", 0 0, L_00000210cacb18c0;  1 drivers
v00000210cacb0ae0_0 .net "w8", 0 0, L_00000210cacb1770;  1 drivers
v00000210cacaf500_0 .net "w9", 0 0, L_00000210cacb1b60;  1 drivers
E_00000210cac43500 .event posedge, v00000210cacade50_0;
E_00000210cac42f40 .event posedge, v00000210cacae210_0;
L_00000210cacaf640 .part L_00000210cacafbe0, 0, 1;
L_00000210cacb0e00 .part L_00000210cacb0a40, 0, 1;
L_00000210cacb0cc0 .part L_00000210cacb0a40, 1, 1;
L_00000210cacaf3c0 .part L_00000210cacb0a40, 2, 1;
L_00000210cacafaa0 .part L_00000210cacafbe0, 1, 1;
L_00000210cacb0180 .part L_00000210cacb0a40, 2, 1;
L_00000210cacb05e0 .part L_00000210cacafbe0, 0, 1;
L_00000210cacaf5a0 .part L_00000210cacafbe0, 3, 1;
L_00000210cacafa00 .part L_00000210cacafbe0, 2, 1;
L_00000210cacaf6e0 .part L_00000210cacb0a40, 1, 1;
L_00000210cacb0b80 .part L_00000210cacb0a40, 0, 1;
L_00000210cacb0f40 .part L_00000210cacb0a40, 3, 1;
L_00000210cacaffa0 .part L_00000210cacafbe0, 1, 1;
L_00000210cacaf780 .part L_00000210cacb0a40, 3, 1;
L_00000210cacb0d60 .part L_00000210cacafbe0, 0, 1;
L_00000210cacb0900 .part L_00000210cacb0a40, 2, 1;
L_00000210cacaf140 .part L_00000210cacb0a40, 1, 1;
L_00000210cacafb40 .part L_00000210cacb0a40, 0, 1;
L_00000210cacb0a40 .concat8 [ 1 1 1 1], v00000210cac3a760_0, v00000210cacad9f0_0, v00000210cacadc70_0, v00000210cacada90_0;
L_00000210cacafbe0 .concat8 [ 1 1 1 1], v00000210cac3a8a0_0, v00000210cacad950_0, v00000210cacaef30_0, v00000210cacad6d0_0;
S_00000210cac43da0 .scope module, "dff0" "d_flip_flop" 3 68, 4 2 0, S_00000210cac39a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qb";
v00000210cac3ab20_0 .net "clk", 0 0, v00000210cacaddb0_0;  1 drivers
v00000210cac3a440_0 .net "d", 0 0, L_00000210cacaf640;  1 drivers
v00000210cac3a760_0 .var "q", 0 0;
v00000210cac3a8a0_0 .var "qb", 0 0;
v00000210cac3ac60_0 .net "reset", 0 0, v00000210cacb02c0_0;  alias, 1 drivers
E_00000210cac432c0 .event posedge, v00000210cac3ac60_0, v00000210cac3ab20_0;
S_00000210cac44340 .scope module, "dff1" "d_flip_flop" 3 70, 4 2 0, S_00000210cac39a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qb";
v00000210cacae2b0_0 .net "clk", 0 0, v00000210cacaddb0_0;  alias, 1 drivers
v00000210cacadb30_0 .net "d", 0 0, L_00000210cac4ea80;  alias, 1 drivers
v00000210cacad9f0_0 .var "q", 0 0;
v00000210cacad950_0 .var "qb", 0 0;
v00000210cacaeb70_0 .net "reset", 0 0, v00000210cacb02c0_0;  alias, 1 drivers
S_00000210cac54c60 .scope module, "dff2" "d_flip_flop" 3 77, 4 2 0, S_00000210cac39a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qb";
v00000210cacae5d0_0 .net "clk", 0 0, v00000210cacaddb0_0;  alias, 1 drivers
v00000210cacad770_0 .net "d", 0 0, L_00000210cac4eaf0;  alias, 1 drivers
v00000210cacadc70_0 .var "q", 0 0;
v00000210cacaef30_0 .var "qb", 0 0;
v00000210cacaedf0_0 .net "reset", 0 0, v00000210cacb02c0_0;  alias, 1 drivers
S_00000210cac54df0 .scope module, "dff3" "d_flip_flop" 3 84, 4 2 0, S_00000210cac39a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qb";
v00000210cacad630_0 .net "clk", 0 0, v00000210cacaddb0_0;  alias, 1 drivers
v00000210cacaed50_0 .net "d", 0 0, L_00000210cacb1b60;  alias, 1 drivers
v00000210cacada90_0 .var "q", 0 0;
v00000210cacad6d0_0 .var "qb", 0 0;
v00000210cacadbd0_0 .net "reset", 0 0, v00000210cacb02c0_0;  alias, 1 drivers
    .scope S_00000210cac43da0;
T_0 ;
    %wait E_00000210cac432c0;
    %load/vec4 v00000210cac3ac60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210cac3a760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210cac3a8a0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000210cac3a440_0;
    %store/vec4 v00000210cac3a760_0, 0, 1;
    %load/vec4 v00000210cac3a760_0;
    %inv;
    %store/vec4 v00000210cac3a8a0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000210cac44340;
T_1 ;
    %wait E_00000210cac432c0;
    %load/vec4 v00000210cacaeb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210cacad9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210cacad950_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000210cacadb30_0;
    %store/vec4 v00000210cacad9f0_0, 0, 1;
    %load/vec4 v00000210cacad9f0_0;
    %inv;
    %store/vec4 v00000210cacad950_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000210cac54c60;
T_2 ;
    %wait E_00000210cac432c0;
    %load/vec4 v00000210cacaedf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210cacadc70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210cacaef30_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000210cacad770_0;
    %store/vec4 v00000210cacadc70_0, 0, 1;
    %load/vec4 v00000210cacadc70_0;
    %inv;
    %store/vec4 v00000210cacaef30_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000210cac54df0;
T_3 ;
    %wait E_00000210cac432c0;
    %load/vec4 v00000210cacadbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210cacada90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210cacad6d0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000210cacaed50_0;
    %store/vec4 v00000210cacada90_0, 0, 1;
    %load/vec4 v00000210cacada90_0;
    %inv;
    %store/vec4 v00000210cacad6d0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000210cac39a90;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000210cacadef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000210cacadf90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210cacaddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210cacade50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210cacad1d0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000210cac39a90;
T_5 ;
    %wait E_00000210cac42f40;
    %load/vec4 v00000210cacadef0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000210cacadef0_0, 0, 32;
    %load/vec4 v00000210cacadf90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000210cacadf90_0, 0, 32;
    %load/vec4 v00000210cacadef0_0;
    %cmpi/e 1000, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000210cacaddb0_0;
    %inv;
    %store/vec4 v00000210cacaddb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000210cacadef0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000210cacadf90_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v00000210cacade50_0;
    %inv;
    %store/vec4 v00000210cacade50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000210cacadf90_0, 0, 32;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000210cac39a90;
T_6 ;
    %wait E_00000210cac43500;
    %load/vec4 v00000210cacad1d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000210cacae030_0, 0, 4;
    %load/vec4 v00000210cacad270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %jmp T_6.15;
T_6.2 ;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v00000210cacae490_0, 0, 8;
    %jmp T_6.15;
T_6.3 ;
    %pushi/vec4 96, 0, 8;
    %store/vec4 v00000210cacae490_0, 0, 8;
    %jmp T_6.15;
T_6.4 ;
    %pushi/vec4 218, 0, 8;
    %store/vec4 v00000210cacae490_0, 0, 8;
    %jmp T_6.15;
T_6.5 ;
    %pushi/vec4 242, 0, 8;
    %store/vec4 v00000210cacae490_0, 0, 8;
    %jmp T_6.15;
T_6.6 ;
    %pushi/vec4 102, 0, 8;
    %store/vec4 v00000210cacae490_0, 0, 8;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 182, 0, 8;
    %store/vec4 v00000210cacae490_0, 0, 8;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 190, 0, 8;
    %store/vec4 v00000210cacae490_0, 0, 8;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 224, 0, 8;
    %store/vec4 v00000210cacae490_0, 0, 8;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v00000210cacae490_0, 0, 8;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 246, 0, 8;
    %store/vec4 v00000210cacae490_0, 0, 8;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v00000210cacae490_0, 0, 8;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 96, 0, 8;
    %store/vec4 v00000210cacae490_0, 0, 8;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 96, 0, 8;
    %store/vec4 v00000210cacae490_0, 0, 8;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210cacad1d0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000210cacae030_0, 0, 4;
    %load/vec4 v00000210cacad270_0;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v00000210cacae490_0, 0, 8;
    %jmp T_6.20;
T_6.16 ;
    %pushi/vec4 96, 0, 8;
    %store/vec4 v00000210cacae490_0, 0, 8;
    %jmp T_6.20;
T_6.17 ;
    %pushi/vec4 96, 0, 8;
    %store/vec4 v00000210cacae490_0, 0, 8;
    %jmp T_6.20;
T_6.18 ;
    %pushi/vec4 96, 0, 8;
    %store/vec4 v00000210cacae490_0, 0, 8;
    %jmp T_6.20;
T_6.20 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210cacad1d0_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000210cac43a40;
T_7 ;
    %delay 1, 0;
    %load/vec4 v00000210cacb0220_0;
    %inv;
    %store/vec4 v00000210cacb0220_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000210cac43a40;
T_8 ;
    %vpi_call 2 12 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000210cac43a40 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000210cacb0220_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210cacb02c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210cacb02c0_0, 0, 1;
    %vpi_call 2 17 "$monitor", "clk = %d , count = %d\012", v00000210cacb0220_0, v00000210cacaf1e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000210cac43a40;
T_9 ;
    %delay 100000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "MOD_12_counter.v";
    "d_flip_flop.v";
