// Seed: 2135038606
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout uwire id_2;
  input wire id_1;
  assign id_2 = -1;
  assign id_2 = 1;
  wire id_4;
  wire id_5;
  assign module_1.id_4 = 0;
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd0,
    parameter id_4 = 32'd67
) (
    output supply0 id_0,
    output supply1 _id_1,
    input tri id_2,
    input supply1 id_3,
    output uwire _id_4,
    output uwire id_5,
    output tri1 id_6,
    input wor id_7,
    output wire id_8,
    input wire id_9,
    output uwire id_10,
    output supply1 id_11,
    input tri1 id_12,
    input wand id_13
);
  logic ["" : {  1  <  {  id_1  }  ,  1  ,  -1  ,  id_4  ==  -1  ,  (  -1  )  }] id_15;
  ;
  assign id_15 = 1'h0;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
endmodule
