{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752626108718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752626108719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 15 18:35:08 2025 " "Processing started: Tue Jul 15 18:35:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752626108719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626108719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off neural_network_on_fpga -c neural_network_on_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off neural_network_on_fpga -c neural_network_on_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626108719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752626108989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752626108989 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "neuron.sv(109) " "Verilog HDL error at neuron.sv(109): constant value overflow" {  } { { "neuron.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 109 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1752626115613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron.sv 1 1 " "Found 1 design units, including 1 entities, in source file neuron.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "neuron.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626115614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mnist_nn.sv 1 1 " "Found 1 design units, including 1 entities, in source file mnist_nn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mnist_nn " "Found entity 1: mnist_nn" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626115615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file sigmoid_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid_mem " "Found entity 1: sigmoid_mem" {  } { { "sigmoid_mem.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/sigmoid_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626115616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weight_memories/weight_mem0.v 1 1 " "Found 1 design units, including 1 entities, in source file weight_memories/weight_mem0.v" { { "Info" "ISGN_ENTITY_NAME" "1 weight_mem0 " "Found entity 1: weight_mem0" {  } { { "weight_memories/weight_mem0.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626115617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weight_memories/weight_mem1.v 1 1 " "Found 1 design units, including 1 entities, in source file weight_memories/weight_mem1.v" { { "Info" "ISGN_ENTITY_NAME" "1 weight_mem1 " "Found entity 1: weight_mem1" {  } { { "weight_memories/weight_mem1.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626115618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weight_memories/weight_mem2.v 1 1 " "Found 1 design units, including 1 entities, in source file weight_memories/weight_mem2.v" { { "Info" "ISGN_ENTITY_NAME" "1 weight_mem2 " "Found entity 1: weight_mem2" {  } { { "weight_memories/weight_mem2.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626115619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weight_memories/weight_mem3.v 1 1 " "Found 1 design units, including 1 entities, in source file weight_memories/weight_mem3.v" { { "Info" "ISGN_ENTITY_NAME" "1 weight_mem3 " "Found entity 1: weight_mem3" {  } { { "weight_memories/weight_mem3.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626115620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weight_memories/weight_mem4.v 1 1 " "Found 1 design units, including 1 entities, in source file weight_memories/weight_mem4.v" { { "Info" "ISGN_ENTITY_NAME" "1 weight_mem4 " "Found entity 1: weight_mem4" {  } { { "weight_memories/weight_mem4.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626115622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weight_memories/weight_mem5.v 1 1 " "Found 1 design units, including 1 entities, in source file weight_memories/weight_mem5.v" { { "Info" "ISGN_ENTITY_NAME" "1 weight_mem5 " "Found entity 1: weight_mem5" {  } { { "weight_memories/weight_mem5.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626115623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weight_memories/weight_mem6.v 1 1 " "Found 1 design units, including 1 entities, in source file weight_memories/weight_mem6.v" { { "Info" "ISGN_ENTITY_NAME" "1 weight_mem6 " "Found entity 1: weight_mem6" {  } { { "weight_memories/weight_mem6.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem6.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626115624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weight_memories/weight_mem7.v 1 1 " "Found 1 design units, including 1 entities, in source file weight_memories/weight_mem7.v" { { "Info" "ISGN_ENTITY_NAME" "1 weight_mem7 " "Found entity 1: weight_mem7" {  } { { "weight_memories/weight_mem7.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem7.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626115625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weight_memories/weight_mem8.v 1 1 " "Found 1 design units, including 1 entities, in source file weight_memories/weight_mem8.v" { { "Info" "ISGN_ENTITY_NAME" "1 weight_mem8 " "Found entity 1: weight_mem8" {  } { { "weight_memories/weight_mem8.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626115626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weight_memories/weight_mem9.v 1 1 " "Found 1 design units, including 1 entities, in source file weight_memories/weight_mem9.v" { { "Info" "ISGN_ENTITY_NAME" "1 weight_mem9 " "Found entity 1: weight_mem9" {  } { { "weight_memories/weight_mem9.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem9.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626115627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115627 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mnist_nn " "Elaborating entity \"mnist_nn\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752626115762 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prediction_confidence mnist_nn.sv(147) " "Verilog HDL Always Construct warning at mnist_nn.sv(147): inferring latch(es) for variable \"prediction_confidence\", which holds its previous value in one or more paths through the always construct" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752626115765 "|mnist_nn"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "predicted_digit mnist_nn.sv(147) " "Verilog HDL Always Construct warning at mnist_nn.sv(147): inferring latch(es) for variable \"predicted_digit\", which holds its previous value in one or more paths through the always construct" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 147 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752626115766 "|mnist_nn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predicted_digit\[0\] mnist_nn.sv(147) " "Inferred latch for \"predicted_digit\[0\]\" at mnist_nn.sv(147)" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115767 "|mnist_nn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predicted_digit\[1\] mnist_nn.sv(147) " "Inferred latch for \"predicted_digit\[1\]\" at mnist_nn.sv(147)" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115767 "|mnist_nn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predicted_digit\[2\] mnist_nn.sv(147) " "Inferred latch for \"predicted_digit\[2\]\" at mnist_nn.sv(147)" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115767 "|mnist_nn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predicted_digit\[3\] mnist_nn.sv(147) " "Inferred latch for \"predicted_digit\[3\]\" at mnist_nn.sv(147)" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115767 "|mnist_nn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prediction_confidence\[0\] mnist_nn.sv(147) " "Inferred latch for \"prediction_confidence\[0\]\" at mnist_nn.sv(147)" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115767 "|mnist_nn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prediction_confidence\[1\] mnist_nn.sv(147) " "Inferred latch for \"prediction_confidence\[1\]\" at mnist_nn.sv(147)" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115767 "|mnist_nn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prediction_confidence\[2\] mnist_nn.sv(147) " "Inferred latch for \"prediction_confidence\[2\]\" at mnist_nn.sv(147)" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115767 "|mnist_nn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prediction_confidence\[3\] mnist_nn.sv(147) " "Inferred latch for \"prediction_confidence\[3\]\" at mnist_nn.sv(147)" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115767 "|mnist_nn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prediction_confidence\[4\] mnist_nn.sv(147) " "Inferred latch for \"prediction_confidence\[4\]\" at mnist_nn.sv(147)" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115767 "|mnist_nn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prediction_confidence\[5\] mnist_nn.sv(147) " "Inferred latch for \"prediction_confidence\[5\]\" at mnist_nn.sv(147)" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115767 "|mnist_nn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prediction_confidence\[6\] mnist_nn.sv(147) " "Inferred latch for \"prediction_confidence\[6\]\" at mnist_nn.sv(147)" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115767 "|mnist_nn"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prediction_confidence\[7\] mnist_nn.sv(147) " "Inferred latch for \"prediction_confidence\[7\]\" at mnist_nn.sv(147)" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115767 "|mnist_nn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_mem0 weight_mem0:neuron0_weights " "Elaborating entity \"weight_mem0\" for hierarchy \"weight_mem0:neuron0_weights\"" {  } { { "mnist_nn.sv" "neuron0_weights" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626115785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram weight_mem0:neuron0_weights\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"weight_mem0:neuron0_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem0.v" "altsyncram_component" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626115813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "weight_mem0:neuron0_weights\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"weight_mem0:neuron0_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem0.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626115824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "weight_mem0:neuron0_weights\|altsyncram:altsyncram_component " "Instantiated megafunction \"weight_mem0:neuron0_weights\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../weight_memories/weights_0.mif " "Parameter \"init_file\" = \"../weight_memories/weights_0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 784 " "Parameter \"numwords_a\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115824 ""}  } { { "weight_memories/weight_mem0.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752626115824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jvb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jvb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jvb1 " "Found entity 1: altsyncram_jvb1" {  } { { "db/altsyncram_jvb1.tdf" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_jvb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626115857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jvb1 weight_mem0:neuron0_weights\|altsyncram:altsyncram_component\|altsyncram_jvb1:auto_generated " "Elaborating entity \"altsyncram_jvb1\" for hierarchy \"weight_mem0:neuron0_weights\|altsyncram:altsyncram_component\|altsyncram_jvb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626115857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_mem1 weight_mem1:neuron1_weights " "Elaborating entity \"weight_mem1\" for hierarchy \"weight_mem1:neuron1_weights\"" {  } { { "mnist_nn.sv" "neuron1_weights" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626115864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram weight_mem1:neuron1_weights\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"weight_mem1:neuron1_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem1.v" "altsyncram_component" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem1.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626115871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "weight_mem1:neuron1_weights\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"weight_mem1:neuron1_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem1.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem1.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626115881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "weight_mem1:neuron1_weights\|altsyncram:altsyncram_component " "Instantiated megafunction \"weight_mem1:neuron1_weights\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../weight_memories/weights_1.mif " "Parameter \"init_file\" = \"../weight_memories/weights_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 784 " "Parameter \"numwords_a\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115881 ""}  } { { "weight_memories/weight_mem1.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem1.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752626115881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvb1 " "Found entity 1: altsyncram_kvb1" {  } { { "db/altsyncram_kvb1.tdf" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_kvb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626115913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kvb1 weight_mem1:neuron1_weights\|altsyncram:altsyncram_component\|altsyncram_kvb1:auto_generated " "Elaborating entity \"altsyncram_kvb1\" for hierarchy \"weight_mem1:neuron1_weights\|altsyncram:altsyncram_component\|altsyncram_kvb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626115914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_mem2 weight_mem2:neuron2_weights " "Elaborating entity \"weight_mem2\" for hierarchy \"weight_mem2:neuron2_weights\"" {  } { { "mnist_nn.sv" "neuron2_weights" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626115920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram weight_mem2:neuron2_weights\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"weight_mem2:neuron2_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem2.v" "altsyncram_component" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626115924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "weight_mem2:neuron2_weights\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"weight_mem2:neuron2_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem2.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem2.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626115935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "weight_mem2:neuron2_weights\|altsyncram:altsyncram_component " "Instantiated megafunction \"weight_mem2:neuron2_weights\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../weight_memories/weights_2.mif " "Parameter \"init_file\" = \"../weight_memories/weights_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 784 " "Parameter \"numwords_a\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115935 ""}  } { { "weight_memories/weight_mem2.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem2.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752626115935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lvb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lvb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lvb1 " "Found entity 1: altsyncram_lvb1" {  } { { "db/altsyncram_lvb1.tdf" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_lvb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626115967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626115967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lvb1 weight_mem2:neuron2_weights\|altsyncram:altsyncram_component\|altsyncram_lvb1:auto_generated " "Elaborating entity \"altsyncram_lvb1\" for hierarchy \"weight_mem2:neuron2_weights\|altsyncram:altsyncram_component\|altsyncram_lvb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626115967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_mem3 weight_mem3:neuron3_weights " "Elaborating entity \"weight_mem3\" for hierarchy \"weight_mem3:neuron3_weights\"" {  } { { "mnist_nn.sv" "neuron3_weights" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626115974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram weight_mem3:neuron3_weights\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"weight_mem3:neuron3_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem3.v" "altsyncram_component" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem3.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626115978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "weight_mem3:neuron3_weights\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"weight_mem3:neuron3_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem3.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem3.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626115990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "weight_mem3:neuron3_weights\|altsyncram:altsyncram_component " "Instantiated megafunction \"weight_mem3:neuron3_weights\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../weight_memories/weights_3.mif " "Parameter \"init_file\" = \"../weight_memories/weights_3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 784 " "Parameter \"numwords_a\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626115990 ""}  } { { "weight_memories/weight_mem3.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem3.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752626115990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvb1 " "Found entity 1: altsyncram_mvb1" {  } { { "db/altsyncram_mvb1.tdf" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_mvb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626116021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626116021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mvb1 weight_mem3:neuron3_weights\|altsyncram:altsyncram_component\|altsyncram_mvb1:auto_generated " "Elaborating entity \"altsyncram_mvb1\" for hierarchy \"weight_mem3:neuron3_weights\|altsyncram:altsyncram_component\|altsyncram_mvb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_mem4 weight_mem4:neuron4_weights " "Elaborating entity \"weight_mem4\" for hierarchy \"weight_mem4:neuron4_weights\"" {  } { { "mnist_nn.sv" "neuron4_weights" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram weight_mem4:neuron4_weights\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"weight_mem4:neuron4_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem4.v" "altsyncram_component" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem4.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "weight_mem4:neuron4_weights\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"weight_mem4:neuron4_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem4.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem4.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "weight_mem4:neuron4_weights\|altsyncram:altsyncram_component " "Instantiated megafunction \"weight_mem4:neuron4_weights\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../weight_memories/weights_4.mif " "Parameter \"init_file\" = \"../weight_memories/weights_4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 784 " "Parameter \"numwords_a\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116045 ""}  } { { "weight_memories/weight_mem4.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem4.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752626116045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nvb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nvb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nvb1 " "Found entity 1: altsyncram_nvb1" {  } { { "db/altsyncram_nvb1.tdf" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_nvb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626116077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626116077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nvb1 weight_mem4:neuron4_weights\|altsyncram:altsyncram_component\|altsyncram_nvb1:auto_generated " "Elaborating entity \"altsyncram_nvb1\" for hierarchy \"weight_mem4:neuron4_weights\|altsyncram:altsyncram_component\|altsyncram_nvb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_mem5 weight_mem5:neuron5_weights " "Elaborating entity \"weight_mem5\" for hierarchy \"weight_mem5:neuron5_weights\"" {  } { { "mnist_nn.sv" "neuron5_weights" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram weight_mem5:neuron5_weights\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"weight_mem5:neuron5_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem5.v" "altsyncram_component" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem5.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "weight_mem5:neuron5_weights\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"weight_mem5:neuron5_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem5.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem5.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "weight_mem5:neuron5_weights\|altsyncram:altsyncram_component " "Instantiated megafunction \"weight_mem5:neuron5_weights\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../weight_memories/weights_5.mif " "Parameter \"init_file\" = \"../weight_memories/weights_5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 784 " "Parameter \"numwords_a\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116101 ""}  } { { "weight_memories/weight_mem5.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem5.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752626116101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ovb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ovb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ovb1 " "Found entity 1: altsyncram_ovb1" {  } { { "db/altsyncram_ovb1.tdf" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_ovb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626116133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626116133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ovb1 weight_mem5:neuron5_weights\|altsyncram:altsyncram_component\|altsyncram_ovb1:auto_generated " "Elaborating entity \"altsyncram_ovb1\" for hierarchy \"weight_mem5:neuron5_weights\|altsyncram:altsyncram_component\|altsyncram_ovb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_mem6 weight_mem6:neuron6_weights " "Elaborating entity \"weight_mem6\" for hierarchy \"weight_mem6:neuron6_weights\"" {  } { { "mnist_nn.sv" "neuron6_weights" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram weight_mem6:neuron6_weights\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"weight_mem6:neuron6_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem6.v" "altsyncram_component" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem6.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "weight_mem6:neuron6_weights\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"weight_mem6:neuron6_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem6.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem6.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "weight_mem6:neuron6_weights\|altsyncram:altsyncram_component " "Instantiated megafunction \"weight_mem6:neuron6_weights\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../weight_memories/weights_6.mif " "Parameter \"init_file\" = \"../weight_memories/weights_6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 784 " "Parameter \"numwords_a\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116157 ""}  } { { "weight_memories/weight_mem6.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem6.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752626116157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pvb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pvb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pvb1 " "Found entity 1: altsyncram_pvb1" {  } { { "db/altsyncram_pvb1.tdf" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_pvb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626116188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626116188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pvb1 weight_mem6:neuron6_weights\|altsyncram:altsyncram_component\|altsyncram_pvb1:auto_generated " "Elaborating entity \"altsyncram_pvb1\" for hierarchy \"weight_mem6:neuron6_weights\|altsyncram:altsyncram_component\|altsyncram_pvb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_mem7 weight_mem7:neuron7_weights " "Elaborating entity \"weight_mem7\" for hierarchy \"weight_mem7:neuron7_weights\"" {  } { { "mnist_nn.sv" "neuron7_weights" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram weight_mem7:neuron7_weights\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"weight_mem7:neuron7_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem7.v" "altsyncram_component" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem7.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "weight_mem7:neuron7_weights\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"weight_mem7:neuron7_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem7.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem7.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "weight_mem7:neuron7_weights\|altsyncram:altsyncram_component " "Instantiated megafunction \"weight_mem7:neuron7_weights\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../weight_memories/weights_7.mif " "Parameter \"init_file\" = \"../weight_memories/weights_7.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 784 " "Parameter \"numwords_a\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116213 ""}  } { { "weight_memories/weight_mem7.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem7.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752626116213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qvb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qvb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qvb1 " "Found entity 1: altsyncram_qvb1" {  } { { "db/altsyncram_qvb1.tdf" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_qvb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626116245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626116245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qvb1 weight_mem7:neuron7_weights\|altsyncram:altsyncram_component\|altsyncram_qvb1:auto_generated " "Elaborating entity \"altsyncram_qvb1\" for hierarchy \"weight_mem7:neuron7_weights\|altsyncram:altsyncram_component\|altsyncram_qvb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_mem8 weight_mem8:neuron8_weights " "Elaborating entity \"weight_mem8\" for hierarchy \"weight_mem8:neuron8_weights\"" {  } { { "mnist_nn.sv" "neuron8_weights" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram weight_mem8:neuron8_weights\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"weight_mem8:neuron8_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem8.v" "altsyncram_component" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem8.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "weight_mem8:neuron8_weights\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"weight_mem8:neuron8_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem8.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem8.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "weight_mem8:neuron8_weights\|altsyncram:altsyncram_component " "Instantiated megafunction \"weight_mem8:neuron8_weights\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../weight_memories/weights_8.mif " "Parameter \"init_file\" = \"../weight_memories/weights_8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 784 " "Parameter \"numwords_a\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116269 ""}  } { { "weight_memories/weight_mem8.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem8.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752626116269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rvb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rvb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rvb1 " "Found entity 1: altsyncram_rvb1" {  } { { "db/altsyncram_rvb1.tdf" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_rvb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626116300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626116300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rvb1 weight_mem8:neuron8_weights\|altsyncram:altsyncram_component\|altsyncram_rvb1:auto_generated " "Elaborating entity \"altsyncram_rvb1\" for hierarchy \"weight_mem8:neuron8_weights\|altsyncram:altsyncram_component\|altsyncram_rvb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight_mem9 weight_mem9:neuron9_weights " "Elaborating entity \"weight_mem9\" for hierarchy \"weight_mem9:neuron9_weights\"" {  } { { "mnist_nn.sv" "neuron9_weights" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram weight_mem9:neuron9_weights\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"weight_mem9:neuron9_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem9.v" "altsyncram_component" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem9.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "weight_mem9:neuron9_weights\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"weight_mem9:neuron9_weights\|altsyncram:altsyncram_component\"" {  } { { "weight_memories/weight_mem9.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem9.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "weight_mem9:neuron9_weights\|altsyncram:altsyncram_component " "Instantiated megafunction \"weight_mem9:neuron9_weights\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../weight_memories/weights_9.mif " "Parameter \"init_file\" = \"../weight_memories/weights_9.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 784 " "Parameter \"numwords_a\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116328 ""}  } { { "weight_memories/weight_mem9.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/weight_memories/weight_mem9.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752626116328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_svb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_svb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_svb1 " "Found entity 1: altsyncram_svb1" {  } { { "db/altsyncram_svb1.tdf" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_svb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626116359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626116359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_svb1 weight_mem9:neuron9_weights\|altsyncram:altsyncram_component\|altsyncram_svb1:auto_generated " "Elaborating entity \"altsyncram_svb1\" for hierarchy \"weight_mem9:neuron9_weights\|altsyncram:altsyncram_component\|altsyncram_svb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron neuron:n0 " "Elaborating entity \"neuron\" for hierarchy \"neuron:n0\"" {  } { { "mnist_nn.sv" "n0" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigmoid_mem neuron:n0\|sigmoid_mem:sig_mem " "Elaborating entity \"sigmoid_mem\" for hierarchy \"neuron:n0\|sigmoid_mem:sig_mem\"" {  } { { "neuron.sv" "sig_mem" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram neuron:n0\|sigmoid_mem:sig_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"neuron:n0\|sigmoid_mem:sig_mem\|altsyncram:altsyncram_component\"" {  } { { "sigmoid_mem.v" "altsyncram_component" { Text "E:/Projects/neural-network-on-fpga/quartus_project/sigmoid_mem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neuron:n0\|sigmoid_mem:sig_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"neuron:n0\|sigmoid_mem:sig_mem\|altsyncram:altsyncram_component\"" {  } { { "sigmoid_mem.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/sigmoid_mem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neuron:n0\|sigmoid_mem:sig_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"neuron:n0\|sigmoid_mem:sig_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sigmoid_q5_7.mif " "Parameter \"init_file\" = \"sigmoid_q5_7.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626116376 ""}  } { { "sigmoid_mem.v" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/sigmoid_mem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752626116376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hfa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hfa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hfa1 " "Found entity 1: altsyncram_hfa1" {  } { { "db/altsyncram_hfa1.tdf" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/db/altsyncram_hfa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626116407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626116407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hfa1 neuron:n0\|sigmoid_mem:sig_mem\|altsyncram:altsyncram_component\|altsyncram_hfa1:auto_generated " "Elaborating entity \"altsyncram_hfa1\" for hierarchy \"neuron:n0\|sigmoid_mem:sig_mem\|altsyncram:altsyncram_component\|altsyncram_hfa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intel/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626116407 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron:n0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron:n0\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752626117496 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron:n1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron:n1\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752626117496 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron:n2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron:n2\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752626117496 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron:n3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron:n3\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752626117496 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron:n4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron:n4\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752626117496 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron:n5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron:n5\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752626117496 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron:n6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron:n6\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752626117496 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron:n7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron:n7\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752626117496 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron:n8\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron:n8\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752626117496 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "neuron:n9\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"neuron:n9\|Mult0\"" {  } { { "neuron.sv" "Mult0" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1752626117496 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1752626117496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neuron:n0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"neuron:n0\|lpm_mult:Mult0\"" {  } { { "neuron.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626117525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neuron:n0\|lpm_mult:Mult0 " "Instantiated megafunction \"neuron:n0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626117526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626117526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626117526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626117526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626117526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626117526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626117526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626117526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752626117526 ""}  } { { "neuron.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752626117526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/db/mult_36t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752626117554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626117554 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1752626117773 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752626117998 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752626119017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752626119017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1505 " "Implemented 1505 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752626119130 ""} { "Info" "ICUT_CUT_TM_OPINS" "272 " "Implemented 272 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752626119130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "954 " "Implemented 954 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752626119130 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1752626119130 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "20 " "Implemented 20 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1752626119130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752626119130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752626119167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 15 18:35:19 2025 " "Processing ended: Tue Jul 15 18:35:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752626119167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752626119167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752626119167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752626119167 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1752626120271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752626120271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 15 18:35:20 2025 " "Processing started: Tue Jul 15 18:35:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752626120271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1752626120271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off neural_network_on_fpga -c neural_network_on_fpga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off neural_network_on_fpga -c neural_network_on_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1752626120271 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1752626120345 ""}
{ "Info" "0" "" "Project  = neural_network_on_fpga" {  } {  } 0 0 "Project  = neural_network_on_fpga" 0 0 "Fitter" 0 0 1752626120345 ""}
{ "Info" "0" "" "Revision = neural_network_on_fpga" {  } {  } 0 0 "Revision = neural_network_on_fpga" 0 0 "Fitter" 0 0 1752626120345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1752626120416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1752626120416 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "neural_network_on_fpga EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"neural_network_on_fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1752626120430 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1752626120469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1752626120469 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1752626120741 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1752626120745 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752626120837 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752626120837 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752626120837 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752626120837 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752626120837 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752626120837 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752626120837 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752626120837 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752626120837 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1752626120837 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intel/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intel/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 7477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752626120841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intel/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intel/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 7479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752626120841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intel/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intel/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 7481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752626120841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intel/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intel/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 7483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752626120841 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intel/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intel/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 7485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752626120841 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1752626120841 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1752626120843 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1752626121089 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "291 291 " "No exact pin location assignment(s) for 291 pins of 291 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1752626121654 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1752626122018 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "neural_network_on_fpga.sdc " "Synopsys Design Constraints File file not found: 'neural_network_on_fpga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1752626122021 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1752626122021 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1752626122043 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1752626122043 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1752626122044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752626122198 ""}  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 7456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752626122198 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "neuron:n0\|sigmoid_ready  " "Automatically promoted node neuron:n0\|sigmoid_ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n0_ready~output " "Destination node n0_ready~output" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 7434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n1_ready~output " "Destination node n1_ready~output" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 7435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n2_ready~output " "Destination node n2_ready~output" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 7436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n3_ready~output " "Destination node n3_ready~output" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 7437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n4_ready~output " "Destination node n4_ready~output" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 7438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n5_ready~output " "Destination node n5_ready~output" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 7439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n6_ready~output " "Destination node n6_ready~output" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 7440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n7_ready~output " "Destination node n7_ready~output" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 7441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n8_ready~output " "Destination node n8_ready~output" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 7442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "n9_ready~output " "Destination node n9_ready~output" {  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 7443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1752626122198 ""}  } { { "neuron.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752626122198 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "neuron:n0\|count\[0\] " "Destination node neuron:n0\|count\[0\]" {  } { { "neuron.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 60 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "neuron:n0\|count\[1\] " "Destination node neuron:n0\|count\[1\]" {  } { { "neuron.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 60 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "neuron:n0\|count\[2\] " "Destination node neuron:n0\|count\[2\]" {  } { { "neuron.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 60 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "neuron:n0\|count\[3\] " "Destination node neuron:n0\|count\[3\]" {  } { { "neuron.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 60 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "neuron:n0\|count\[4\] " "Destination node neuron:n0\|count\[4\]" {  } { { "neuron.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 60 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "neuron:n0\|count\[5\] " "Destination node neuron:n0\|count\[5\]" {  } { { "neuron.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 60 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "neuron:n0\|count\[6\] " "Destination node neuron:n0\|count\[6\]" {  } { { "neuron.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 60 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "neuron:n0\|count\[7\] " "Destination node neuron:n0\|count\[7\]" {  } { { "neuron.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 60 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "neuron:n0\|count\[8\] " "Destination node neuron:n0\|count\[8\]" {  } { { "neuron.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 60 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "neuron:n0\|count\[9\] " "Destination node neuron:n0\|count\[9\]" {  } { { "neuron.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/neuron.sv" 60 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752626122198 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1752626122198 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1752626122198 ""}  } { { "mnist_nn.sv" "" { Text "E:/Projects/neural-network-on-fpga/quartus_project/mnist_nn.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 0 { 0 ""} 0 7458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752626122198 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1752626122570 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1752626122571 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1752626122572 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1752626122574 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1752626122578 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1752626122580 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1752626122657 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1752626122659 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1752626122659 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "289 unused 2.5V 17 272 0 " "Number of I/O pins in group: 289 (unused VREF, 2.5V VCCIO, 17 input, 272 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1752626122667 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1752626122667 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1752626122667 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752626122668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752626122668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752626122668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752626122668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752626122668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752626122668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752626122668 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1752626122668 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1752626122668 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1752626122668 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752626123062 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1752626123068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1752626124897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752626125162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1752626125203 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1752626142524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752626142524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1752626143317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X34_Y0 X45_Y11 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11" {  } { { "loc" "" { Generic "E:/Projects/neural-network-on-fpga/quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11"} { { 12 { 0 ""} 34 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1752626146933 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1752626146933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1752626149125 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1752626149125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752626149132 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.54 " "Total time spent on timing analysis during the Fitter is 1.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1752626149390 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1752626149435 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1752626149935 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1752626149936 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1752626150466 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752626151520 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Projects/neural-network-on-fpga/quartus_project/output_files/neural_network_on_fpga.fit.smsg " "Generated suppressed messages file E:/Projects/neural-network-on-fpga/quartus_project/output_files/neural_network_on_fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1752626152846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5768 " "Peak virtual memory: 5768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752626153549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 15 18:35:53 2025 " "Processing ended: Tue Jul 15 18:35:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752626153549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752626153549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752626153549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1752626153549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1752626154651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752626154651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 15 18:35:54 2025 " "Processing started: Tue Jul 15 18:35:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752626154651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1752626154651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off neural_network_on_fpga -c neural_network_on_fpga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off neural_network_on_fpga -c neural_network_on_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1752626154651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1752626155016 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1752626157159 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1752626157264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4995 " "Peak virtual memory: 4995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752626157579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 15 18:35:57 2025 " "Processing ended: Tue Jul 15 18:35:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752626157579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752626157579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752626157579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1752626157579 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1752626158373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1752626159218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752626159219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 15 18:35:58 2025 " "Processing started: Tue Jul 15 18:35:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752626159219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1752626159219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta neural_network_on_fpga -c neural_network_on_fpga " "Command: quartus_sta neural_network_on_fpga -c neural_network_on_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1752626159219 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1752626159333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1752626159648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1752626159648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752626159701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752626159701 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1752626160214 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "neural_network_on_fpga.sdc " "Synopsys Design Constraints File file not found: 'neural_network_on_fpga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1752626160260 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1752626160260 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752626160267 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name neuron:n0\|sigmoid_ready neuron:n0\|sigmoid_ready " "create_clock -period 1.000 -name neuron:n0\|sigmoid_ready neuron:n0\|sigmoid_ready" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752626160267 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752626160267 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1752626160282 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752626160282 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1752626160284 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1752626160319 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752626160554 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752626160554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.801 " "Worst-case setup slack is -23.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626160557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626160557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.801            -282.648 neuron:n0\|sigmoid_ready  " "  -23.801            -282.648 neuron:n0\|sigmoid_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626160557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.070           -4253.311 clk  " "   -9.070           -4253.311 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626160557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752626160557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626160567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626160567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 clk  " "    0.451               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626160567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.586               0.000 neuron:n0\|sigmoid_ready  " "    3.586               0.000 neuron:n0\|sigmoid_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626160567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752626160567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752626160570 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752626160577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626160580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626160580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1700.583 clk  " "   -3.000           -1700.583 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626160580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 neuron:n0\|sigmoid_ready  " "    0.470               0.000 neuron:n0\|sigmoid_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626160580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752626160580 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752626160706 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1752626160736 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1752626161177 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752626161273 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752626161301 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752626161301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.406 " "Worst-case setup slack is -21.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.406            -254.206 neuron:n0\|sigmoid_ready  " "  -21.406            -254.206 neuron:n0\|sigmoid_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.140           -3776.450 clk  " "   -8.140           -3776.450 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752626161306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.407 " "Worst-case hold slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 clk  " "    0.407               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.303               0.000 neuron:n0\|sigmoid_ready  " "    3.303               0.000 neuron:n0\|sigmoid_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752626161319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752626161324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752626161329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1684.919 clk  " "   -3.000           -1684.919 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 neuron:n0\|sigmoid_ready  " "    0.465               0.000 neuron:n0\|sigmoid_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752626161334 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752626161465 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752626161581 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752626161593 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752626161593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.315 " "Worst-case setup slack is -11.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.315            -134.140 neuron:n0\|sigmoid_ready  " "  -11.315            -134.140 neuron:n0\|sigmoid_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.639           -1799.232 clk  " "   -4.639           -1799.232 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752626161598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.207 " "Worst-case hold slack is 0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 clk  " "    0.207               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.911               0.000 neuron:n0\|sigmoid_ready  " "    1.911               0.000 neuron:n0\|sigmoid_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752626161612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752626161617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752626161623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1016.611 clk  " "   -3.000           -1016.611 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 neuron:n0\|sigmoid_ready  " "    0.388               0.000 neuron:n0\|sigmoid_ready " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752626161629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752626161629 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752626162407 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752626162419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752626162583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 15 18:36:02 2025 " "Processing ended: Tue Jul 15 18:36:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752626162583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752626162583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752626162583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1752626162583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1752626163919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752626163920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 15 18:36:03 2025 " "Processing started: Tue Jul 15 18:36:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752626163920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1752626163920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off neural_network_on_fpga -c neural_network_on_fpga " "Command: quartus_eda --read_settings_files=off --write_settings_files=off neural_network_on_fpga -c neural_network_on_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1752626163920 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1752626164515 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "neural_network_on_fpga.vo E:/Projects/neural-network-on-fpga/quartus_project/simulation/questa/ simulation " "Generated file neural_network_on_fpga.vo in folder \"E:/Projects/neural-network-on-fpga/quartus_project/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1752626164759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752626164829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 15 18:36:04 2025 " "Processing ended: Tue Jul 15 18:36:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752626164829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752626164829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752626164829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1752626164829 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1752626165574 ""}
