CMD:./cmake-build-debug/cbp sample_traces/compress/compress_3_trace.gz

=================== Predictor constants ===================
K = 16
DEFAULT_SIZE = 65536
N_TABLES = 8
T_GHR_LEN = { 5, 9, 15, 25, 44, 76, 130, 260 }
GHR_LEN = 260
IDX_LEN = 11
TAG_LEN_S = { 6, 6, 8, 11, 11, 11, 12, 12 }
T_SIZE = 2048
RESET_INTERVAL = 262144

TOT_SIZE = 128 Kilo Bytes (192 MAX)
=================== =================== ===================

5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
50000000 instrs 
55000000 instrs 
60000000 instrs 
65000000 instrs 
70000000 instrs 
75000000 instrs 
80000000 instrs 
85000000 instrs 
90000000 instrs 
95000000 instrs 
100000000 instrs 
105000000 instrs 
110000000 instrs 
115000000 instrs 
120000000 instrs 
125000000 instrs 
130000000 instrs 
EOF
Table[0]
	 occupation: 0 / 8192
	 total predictions: 0
Table[1]
	 occupation: 0 / 8192
	 total predictions: 0
Table[2]
	 occupation: 0 / 8192
	 total predictions: 0
Table[3]
	 occupation: 0 / 8192
	 total predictions: 0
Table[4]
	 occupation: 0 / 8192
	 total predictions: 0
Table[5]
	 occupation: 0 / 8192
	 total predictions: 0
Table[6]
	 occupation: 0 / 8192
	 total predictions: 0
Table[7]
	 occupation: 0 / 8192
	 total predictions: 0
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 27948785
Number of loads that miss in SQ: 26532008 (94.93%)
Number of PFs issued to the memory system 3128757
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 134842568
	misses     = 1905
	miss ratio = 0.00%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 38869134
	misses     = 910934
	miss ratio = 2.34%
	pf accesses   = 3128757
	pf misses     = 11521
	pf miss ratio = 0.37%
L2$:
	accesses   = 912839
	misses     = 161040
	miss ratio = 17.64%
	pf accesses   = 11521
	pf misses     = 1479
	pf miss ratio = 12.84%
L3$:
	accesses   = 161040
	misses     = 82111
	miss ratio = 50.99%
	pf accesses   = 1479
	pf misses     = 270
	pf miss ratio = 18.26%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :27948785
Num Prefetches generated :3142895
Num Prefetches issued :4025658
Num Prefetches filtered by PF queue :84054
Num untimely prefetches dropped from PF queue :14138
Num prefetches not issued LDST contention :896901
Num prefetches not issued stride 0 :12597945
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 130000020
cycles       = 74416232
CycWP        = 63209849
IPC          = 1.7469

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect         15702832    2113606  13.4600%  16.2585
JumpDirect          2040178          0   0.0000%   0.0000
JumpIndirect         132066          0   0.0000%   0.0000
JumpReturn           231355          0   0.0000%   0.0000
Not control       116736137          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10000020      5602145   1.7850    1227895     175381   0.2192       0.0313  14.2831%  17.5381    4813284    27.4447   481.3274
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000020     14109534   1.7719    3071500     436591   0.2177       0.0309  14.2143%  17.4636   12128489    27.7800   485.1392
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    65000020     33177957   1.9591    7896218     983128   0.2380       0.0296  12.4506%  15.1250   27195918    27.6626   418.3986
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
   130000020     74416232   1.7469   15702832    2113606   0.2110       0.0284  13.4600%  16.2585   63209849    29.9062   486.2295
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 130000020 instrs 

ExecTime = 5333.553170919418
