verilog work "source/iic/clk_div_iic.v"
verilog work "source/iic/iic_ctrl.v"
verilog work "source/sim/tb.v"
