// Generated by CIRCT unknown git version
module bsg_fpu_preprocess(	// file.cleaned.mlir:2:3
  input  [15:0] a_i,	// file.cleaned.mlir:2:36
  output        zero_o,	// file.cleaned.mlir:2:52
                nan_o,	// file.cleaned.mlir:2:69
                sig_nan_o,	// file.cleaned.mlir:2:85
                infty_o,	// file.cleaned.mlir:2:105
                exp_zero_o,	// file.cleaned.mlir:2:123
                man_zero_o,	// file.cleaned.mlir:2:144
                denormal_o,	// file.cleaned.mlir:2:165
                sign_o,	// file.cleaned.mlir:2:186
  output [4:0]  exp_o,	// file.cleaned.mlir:2:203
  output [9:0]  man_o	// file.cleaned.mlir:2:219
);

  wire mantissa_zero =
    ~(a_i[1] | a_i[0]) & ~(a_i[3] | a_i[2]) & ~(a_i[7] | a_i[6] | a_i[5] | a_i[4])
    & ~(a_i[9] | a_i[8]);	// file.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11
  wire exp_zero = ~(a_i[14]) & ~(a_i[13] | a_i[12] | a_i[11] | a_i[10]);	// file.cleaned.mlir:23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11
  wire _16_ = ~(a_i[13] & a_i[12]) | ~(a_i[11] & a_i[10]) | ~(a_i[14]);	// file.cleaned.mlir:23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :34:11, :35:11, :36:11, :37:11, :38:11
  wire _GEN = _16_ | mantissa_zero;	// file.cleaned.mlir:22:11, :38:11, :39:11
  assign zero_o = mantissa_zero & exp_zero;	// file.cleaned.mlir:22:11, :31:11, :33:11, :50:5
  assign nan_o = ~_GEN;	// file.cleaned.mlir:39:11, :40:11, :50:5
  assign sig_nan_o = ~_GEN & ~(a_i[9]);	// file.cleaned.mlir:18:11, :39:11, :40:11, :41:11, :42:11, :50:5
  assign infty_o = mantissa_zero & ~_16_;	// file.cleaned.mlir:22:11, :38:11, :43:11, :44:11, :50:5
  assign exp_zero_o = exp_zero;	// file.cleaned.mlir:31:11, :50:5
  assign man_zero_o = mantissa_zero;	// file.cleaned.mlir:22:11, :50:5
  assign denormal_o = ~(~exp_zero | mantissa_zero);	// file.cleaned.mlir:22:11, :31:11, :32:11, :45:11, :46:11, :50:5
  assign sign_o = a_i[15];	// file.cleaned.mlir:49:11, :50:5
  assign exp_o = a_i[14:10];	// file.cleaned.mlir:47:11, :50:5
  assign man_o = a_i[9:0];	// file.cleaned.mlir:48:11, :50:5
endmodule

