--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xlinx_WebPACK\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6680 paths analyzed, 767 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.295ns.
--------------------------------------------------------------------------------
Slack:                  10.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.254ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X15Y47.B3      net (fanout=15)       1.366   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X15Y47.B       Tilo                  0.259   alu/Mmux_out71
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X12Y48.A2      net (fanout=2)        0.754   alu/Mmux_M_alu_alufn61
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.DMUX    Topad                 0.667   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X19Y50.A1      net (fanout=2)        0.968   alu/M_adder_out[3]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.254ns (2.523ns logic, 6.731ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  10.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.091ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X15Y47.B3      net (fanout=15)       1.366   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X15Y47.B       Tilo                  0.259   alu/Mmux_out71
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X12Y48.A2      net (fanout=2)        0.754   alu/Mmux_M_alu_alufn61
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.AMUX    Tcina                 0.210   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X19Y50.A2      net (fanout=2)        0.787   alu/M_adder_out[4]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.091ns (2.538ns logic, 6.553ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  11.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.924ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X15Y47.B3      net (fanout=15)       1.366   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X15Y47.B       Tilo                  0.259   alu/Mmux_out71
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X12Y48.A2      net (fanout=2)        0.754   alu/Mmux_M_alu_alufn61
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.BMUX    Topab                 0.519   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X19Y50.A3      net (fanout=2)        0.786   alu/alu/M_adder_out[1]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.924ns (2.375ns logic, 6.549ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  11.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.828ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X15Y47.B3      net (fanout=15)       1.366   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X15Y47.B       Tilo                  0.259   alu/Mmux_out71
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X12Y48.A2      net (fanout=2)        0.754   alu/Mmux_M_alu_alufn61
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.CMUX    Topac                 0.636   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X19Y50.A6      net (fanout=2)        0.573   alu/alu/M_adder_out[2]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.828ns (2.492ns logic, 6.336ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  11.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.798ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X15Y47.B3      net (fanout=15)       1.366   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X15Y47.B       Tilo                  0.259   alu/Mmux_out71
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X12Y48.A2      net (fanout=2)        0.754   alu/Mmux_M_alu_alufn61
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.AMUX    Topaa                 0.449   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X19Y50.A4      net (fanout=2)        0.730   alu/alu/M_adder_out[0]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.798ns (2.305ns logic, 6.493ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  11.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram3/read_data_0 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.568ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (0.691 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram3/read_data_0 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y53.AQ      Tcko                  0.430   alu/M_ram3_read_data[3]
                                                       alu/ram3/read_data_0
    SLICE_X12Y48.B2      net (fanout=9)        1.238   alu/M_ram3_read_data[0]
    SLICE_X12Y48.B       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X12Y48.A5      net (fanout=1)        0.247   alu/Mmux_M_alu_b161
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.DMUX    Topad                 0.667   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X19Y50.A1      net (fanout=2)        0.968   alu/M_adder_out[3]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.568ns (2.472ns logic, 6.096ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  11.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_0 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.565ns (Levels of Logic = 5)
  Clock Path Skew:      0.012ns (0.691 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_0 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y58.AQ      Tcko                  0.476   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_0
    SLICE_X12Y48.A1      net (fanout=6)        1.690   alu/M_ram2_read_data[0]
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.DMUX    Topad                 0.667   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X19Y50.A1      net (fanout=2)        0.968   alu/M_adder_out[3]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.565ns (2.264ns logic, 6.301ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  11.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.521ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X21Y50.D5      net (fanout=15)       1.752   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X21Y50.D       Tilo                  0.259   alu/M_alu_b[8]
                                                       alu/Mmux_M_alu_b81
    SLICE_X16Y51.D2      net (fanout=4)        1.172   alu/M_alu_b[8]
    SLICE_X16Y51.CMUX    Topdc                 0.456   alu/M_alu_b[10]
                                                       alu/alu/boolean/out12_F
                                                       alu/alu/boolean/out12
    SLICE_X15Y51.A2      net (fanout=3)        1.015   alu/alu/boolean/out11
    SLICE_X15Y51.A       Tilo                  0.259   alu/alu/boolean/a[15]_GND_18_o_and_10_OUT[0]
                                                       alu/alu/boolean/out13
    SLICE_X16Y50.D1      net (fanout=1)        0.986   alu/alu/boolean/n0009
    SLICE_X16Y50.BMUX    Topdb                 0.481   alu/alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_6
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X10Y48.A3      net (fanout=1)        1.316   alu/alu/M_boolean_out[0]
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.521ns (2.280ns logic, 6.241ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  11.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.516ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.BQ      Tcko                  0.476   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X12Y48.B5      net (fanout=4)        1.140   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X12Y48.B       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X12Y48.A5      net (fanout=1)        0.247   alu/Mmux_M_alu_b161
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.DMUX    Topad                 0.667   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X19Y50.A1      net (fanout=2)        0.968   alu/M_adder_out[3]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.516ns (2.518ns logic, 5.998ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  11.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd2_2 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.478ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.324 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd2_2 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.BQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd2_1
                                                       alu/M_autostate_q_FSM_FFd2_2
    SLICE_X12Y48.B4      net (fanout=2)        1.148   alu/M_autostate_q_FSM_FFd2_1
    SLICE_X12Y48.B       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X12Y48.A5      net (fanout=1)        0.247   alu/Mmux_M_alu_b161
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.DMUX    Topad                 0.667   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X19Y50.A1      net (fanout=2)        0.968   alu/M_adder_out[3]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.478ns (2.472ns logic, 6.006ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  11.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.471ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X15Y47.B3      net (fanout=15)       1.366   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X15Y47.B       Tilo                  0.259   alu/Mmux_out71
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X12Y48.A2      net (fanout=2)        0.754   alu/Mmux_M_alu_alufn61
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X18Y49.BMUX    Tcinb                 0.277   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X19Y48.B2      net (fanout=2)        1.261   alu/M_adder_out[9]
    SLICE_X19Y48.B       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out25
    SLICE_X19Y48.A6      net (fanout=1)        0.414   alu/alu/Mmux_out24
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.471ns (2.696ns logic, 5.775ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  11.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.449ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.691 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.AQ      Tcko                  0.430   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X15Y47.B6      net (fanout=2)        0.607   alu/M_ram1_read_data[0]
    SLICE_X15Y47.B       Tilo                  0.259   alu/Mmux_out71
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X12Y48.A2      net (fanout=2)        0.754   alu/Mmux_M_alu_alufn61
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.DMUX    Topad                 0.667   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X19Y50.A1      net (fanout=2)        0.968   alu/M_adder_out[3]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.449ns (2.477ns logic, 5.972ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  11.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.394ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X21Y50.D5      net (fanout=15)       1.752   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X21Y50.D       Tilo                  0.259   alu/M_alu_b[8]
                                                       alu/Mmux_M_alu_b81
    SLICE_X16Y51.D2      net (fanout=4)        1.172   alu/M_alu_b[8]
    SLICE_X16Y51.CMUX    Topdc                 0.456   alu/M_alu_b[10]
                                                       alu/alu/boolean/out12_F
                                                       alu/alu/boolean/out12
    SLICE_X13Y49.D3      net (fanout=3)        0.905   alu/alu/boolean/out11
    SLICE_X13Y49.D       Tilo                  0.259   alu/M_autostate_q_FSM_FFd6_2
                                                       alu/alu/boolean/a[15]_GND_18_o_or_14_OUT<0>1
    SLICE_X16Y50.C2      net (fanout=1)        0.995   alu/alu/boolean/a[15]_GND_18_o_or_14_OUT[0]
    SLICE_X16Y50.BMUX    Topcb                 0.455   alu/alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_51
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X10Y48.A3      net (fanout=1)        1.316   alu/alu/M_boolean_out[0]
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.394ns (2.254ns logic, 6.140ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  11.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram3/read_data_0 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.405ns (Levels of Logic = 7)
  Clock Path Skew:      0.012ns (0.691 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram3/read_data_0 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y53.AQ      Tcko                  0.430   alu/M_ram3_read_data[3]
                                                       alu/ram3/read_data_0
    SLICE_X12Y48.B2      net (fanout=9)        1.238   alu/M_ram3_read_data[0]
    SLICE_X12Y48.B       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X12Y48.A5      net (fanout=1)        0.247   alu/Mmux_M_alu_b161
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.AMUX    Tcina                 0.210   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X19Y50.A2      net (fanout=2)        0.787   alu/M_adder_out[4]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.405ns (2.487ns logic, 5.918ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  11.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_0 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.402ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (0.691 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_0 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y58.AQ      Tcko                  0.476   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_0
    SLICE_X12Y48.A1      net (fanout=6)        1.690   alu/M_ram2_read_data[0]
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.AMUX    Tcina                 0.210   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X19Y50.A2      net (fanout=2)        0.787   alu/M_adder_out[4]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.402ns (2.279ns logic, 6.123ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  11.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.353ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.BQ      Tcko                  0.476   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X12Y48.B5      net (fanout=4)        1.140   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X12Y48.B       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X12Y48.A5      net (fanout=1)        0.247   alu/Mmux_M_alu_b161
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.AMUX    Tcina                 0.210   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X19Y50.A2      net (fanout=2)        0.787   alu/M_adder_out[4]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.353ns (2.533ns logic, 5.820ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  11.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd2_2 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.315ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.324 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd2_2 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.BQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd2_1
                                                       alu/M_autostate_q_FSM_FFd2_2
    SLICE_X12Y48.B4      net (fanout=2)        1.148   alu/M_autostate_q_FSM_FFd2_1
    SLICE_X12Y48.B       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X12Y48.A5      net (fanout=1)        0.247   alu/Mmux_M_alu_b161
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.AMUX    Tcina                 0.210   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X19Y50.A2      net (fanout=2)        0.787   alu/M_adder_out[4]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.315ns (2.487ns logic, 5.828ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  11.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd4_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.315ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.691 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd4_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.BQ      Tcko                  0.430   alu/M_autostate_q_FSM_FFd4_2
                                                       alu/M_autostate_q_FSM_FFd4_1
    SLICE_X15Y47.B5      net (fanout=4)        0.473   alu/M_autostate_q_FSM_FFd4_1
    SLICE_X15Y47.B       Tilo                  0.259   alu/Mmux_out71
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X12Y48.A2      net (fanout=2)        0.754   alu/Mmux_M_alu_alufn61
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.DMUX    Topad                 0.667   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X19Y50.A1      net (fanout=2)        0.968   alu/M_adder_out[3]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.315ns (2.477ns logic, 5.838ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  11.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.294ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X15Y47.B3      net (fanout=15)       1.366   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X15Y47.B       Tilo                  0.259   alu/Mmux_out71
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X12Y48.A2      net (fanout=2)        0.754   alu/Mmux_M_alu_alufn61
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X18Y49.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X18Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X18Y50.AMUX    Tcina                 0.210   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X19Y48.C2      net (fanout=2)        0.929   alu/M_adder_out[12]
    SLICE_X19Y48.C       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out27
    SLICE_X19Y48.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.294ns (2.720ns logic, 5.574ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  11.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.286ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.691 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y50.AQ      Tcko                  0.430   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X15Y47.B6      net (fanout=2)        0.607   alu/M_ram1_read_data[0]
    SLICE_X15Y47.B       Tilo                  0.259   alu/Mmux_out71
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X12Y48.A2      net (fanout=2)        0.754   alu/Mmux_M_alu_alufn61
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.AMUX    Tcina                 0.210   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X19Y50.A2      net (fanout=2)        0.787   alu/M_adder_out[4]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.286ns (2.492ns logic, 5.794ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  11.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.231ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X21Y49.D6      net (fanout=15)       1.845   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X21Y49.D       Tilo                  0.259   alu/M_ram2_read_data[7]
                                                       alu/Mmux_M_alu_a121
    SLICE_X14Y51.D2      net (fanout=11)       1.161   alu/M_alu_a[4]
    SLICE_X14Y51.CMUX    Topdc                 0.402   alu/M_alu_a[5]
                                                       alu/alu/boolean/out1_F
                                                       alu/alu/boolean/out1
    SLICE_X14Y52.A4      net (fanout=3)        0.510   alu/alu/boolean/out
    SLICE_X14Y52.A       Tilo                  0.235   alu/alu/boolean/GND_18_o_b[15]_and_12_OUT[0]
                                                       alu/alu/boolean/out3
    SLICE_X16Y50.D2      net (fanout=1)        1.197   alu/alu/boolean/n0012
    SLICE_X16Y50.BMUX    Topdb                 0.481   alu/alu/M_boolean_out[0]
                                                       alu/alu/boolean/Mmux_out_6
                                                       alu/alu/boolean/Mmux_out_4_f7
                                                       alu/alu/boolean/Mmux_out_2_f8
    SLICE_X10Y48.A3      net (fanout=1)        1.316   alu/alu/M_boolean_out[0]
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.231ns (2.202ns logic, 6.029ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  11.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram3/read_data_0 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.238ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (0.691 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram3/read_data_0 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y53.AQ      Tcko                  0.430   alu/M_ram3_read_data[3]
                                                       alu/ram3/read_data_0
    SLICE_X12Y48.B2      net (fanout=9)        1.238   alu/M_ram3_read_data[0]
    SLICE_X12Y48.B       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X12Y48.A5      net (fanout=1)        0.247   alu/Mmux_M_alu_b161
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.BMUX    Topab                 0.519   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X19Y50.A3      net (fanout=2)        0.786   alu/alu/M_adder_out[1]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.238ns (2.324ns logic, 5.914ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  11.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_0 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.235ns (Levels of Logic = 5)
  Clock Path Skew:      0.012ns (0.691 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_0 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y58.AQ      Tcko                  0.476   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_0
    SLICE_X12Y48.A1      net (fanout=6)        1.690   alu/M_ram2_read_data[0]
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.BMUX    Topab                 0.519   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X19Y50.A3      net (fanout=2)        0.786   alu/alu/M_adder_out[1]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.235ns (2.116ns logic, 6.119ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  11.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_3 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.198ns (Levels of Logic = 9)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_3 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.CQ      Tcko                  0.476   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X15Y47.B3      net (fanout=15)       1.366   alu/M_fsm_controller_q_FSM_FFd1_3
    SLICE_X15Y47.B       Tilo                  0.259   alu/Mmux_out71
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X12Y48.A2      net (fanout=2)        0.754   alu/Mmux_M_alu_alufn61
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X18Y49.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X18Y49.COUT    Tbyp                  0.091   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X18Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X18Y50.BMUX    Tcinb                 0.277   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X19Y48.C1      net (fanout=2)        0.766   alu/M_adder_out[13]
    SLICE_X19Y48.C       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out27
    SLICE_X19Y48.A2      net (fanout=1)        0.542   alu/alu/Mmux_out26
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.198ns (2.787ns logic, 5.411ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  11.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.186ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.196 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y52.BQ      Tcko                  0.476   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X12Y48.B5      net (fanout=4)        1.140   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X12Y48.B       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X12Y48.A5      net (fanout=1)        0.247   alu/Mmux_M_alu_b161
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.BMUX    Topab                 0.519   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X19Y50.A3      net (fanout=2)        0.786   alu/alu/M_adder_out[1]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.186ns (2.370ns logic, 5.816ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  11.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.199ns (Levels of Logic = 5)
  Clock Path Skew:      0.012ns (0.691 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y58.BQ      Tcko                  0.476   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_1
    SLICE_X11Y49.B5      net (fanout=2)        1.441   alu/M_ram2_read_data[1]
    SLICE_X11Y49.B       Tilo                  0.259   alu/M_alu_a[1]
                                                       alu/Mmux_M_alu_a151
    SLICE_X18Y47.B5      net (fanout=14)       0.932   alu/M_alu_a[1]
    SLICE_X18Y47.DMUX    Topbd                 0.644   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut<1>
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X19Y50.A1      net (fanout=2)        0.968   alu/M_adder_out[3]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.199ns (2.246ns logic, 5.953ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  11.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd2_2 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.148ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.324 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd2_2 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.BQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd2_1
                                                       alu/M_autostate_q_FSM_FFd2_2
    SLICE_X12Y48.B4      net (fanout=2)        1.148   alu/M_autostate_q_FSM_FFd2_1
    SLICE_X12Y48.B       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X12Y48.A5      net (fanout=1)        0.247   alu/Mmux_M_alu_b161
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.BMUX    Topab                 0.519   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X19Y50.A3      net (fanout=2)        0.786   alu/alu/M_adder_out[1]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.148ns (2.324ns logic, 5.824ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  11.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd4_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.152ns (Levels of Logic = 7)
  Clock Path Skew:      0.005ns (0.691 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd4_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.BQ      Tcko                  0.430   alu/M_autostate_q_FSM_FFd4_2
                                                       alu/M_autostate_q_FSM_FFd4_1
    SLICE_X15Y47.B5      net (fanout=4)        0.473   alu/M_autostate_q_FSM_FFd4_1
    SLICE_X15Y47.B       Tilo                  0.259   alu/Mmux_out71
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X12Y48.A2      net (fanout=2)        0.754   alu/Mmux_M_alu_alufn61
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.COUT    Topcya                0.472   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X18Y48.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X18Y48.AMUX    Tcina                 0.210   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X19Y50.A2      net (fanout=2)        0.787   alu/M_adder_out[4]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.152ns (2.492ns logic, 5.660ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  11.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram3/read_data_0 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.142ns (Levels of Logic = 6)
  Clock Path Skew:      0.012ns (0.691 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram3/read_data_0 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y53.AQ      Tcko                  0.430   alu/M_ram3_read_data[3]
                                                       alu/ram3/read_data_0
    SLICE_X12Y48.B2      net (fanout=9)        1.238   alu/M_ram3_read_data[0]
    SLICE_X12Y48.B       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X12Y48.A5      net (fanout=1)        0.247   alu/Mmux_M_alu_b161
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.CMUX    Topac                 0.636   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X19Y50.A6      net (fanout=2)        0.573   alu/alu/M_adder_out[2]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.142ns (2.441ns logic, 5.701ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  11.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram2/read_data_0 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.139ns (Levels of Logic = 5)
  Clock Path Skew:      0.012ns (0.691 - 0.679)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram2/read_data_0 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y58.AQ      Tcko                  0.476   alu/M_ram2_read_data[3]
                                                       alu/ram2/read_data_0
    SLICE_X12Y48.A1      net (fanout=6)        1.690   alu/M_ram2_read_data[0]
    SLICE_X12Y48.A       Tilo                  0.254   alu/Mmux_M_alu_b161
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X18Y47.A3      net (fanout=1)        1.031   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X18Y47.CMUX    Topac                 0.636   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X19Y50.A6      net (fanout=2)        0.573   alu/alu/M_adder_out[2]
    SLICE_X19Y50.A       Tilo                  0.259   alu/M_ram1_read_data[3]
                                                       alu/alu/Mmux_out26
    SLICE_X19Y48.A4      net (fanout=1)        1.669   alu/alu/Mmux_out25
    SLICE_X19Y48.A       Tilo                  0.259   alu/alu/N35
                                                       alu/alu/Mmux_out28
    SLICE_X10Y48.A6      net (fanout=1)        0.943   alu/alu/Mmux_out27
    SLICE_X10Y48.CLK     Tas                   0.349   alu/result/ram_0[1]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.139ns (2.233ns logic, 5.906ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: toggle_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: start_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: next_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.295|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6680 paths, 0 nets, and 1368 connections

Design statistics:
   Minimum period:   9.295ns{1}   (Maximum frequency: 107.585MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 16:27:01 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



