Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_tetris_vga_0_wrapper_xst.prj"
Verilog Include Directory          : {"/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/" "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc3s500efg320-4
Output File Name                   : "../implementation/system_tetris_vga_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_tetris_vga_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy_f> compiled.
Entity <or_muxcy_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v3_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v3_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v3_00_a.
Package <Common_Types> compiled.
Package body <Common_Types> compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v3_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <async_fifo_fg> compiled.
Entity <async_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <sync_fifo_fg> compiled.
Entity <sync_fifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/basic_sfifo_fg.vhd" in Library proc_common_v3_00_a.
Entity <basic_sfifo_fg> compiled.
Entity <basic_sfifo_fg> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" in Library proc_common_v3_00_a.
Entity <blk_mem_gen_wrapper> compiled.
Entity <blk_mem_gen_wrapper> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v3_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v3_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v3_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v3_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v3_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_steer128> compiled.
Entity <ipif_steer128> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" in Library proc_common_v3_00_a.
Entity <ipif_mirror128> compiled.
Entity <ipif_mirror128> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v3_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v3_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v3_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v3_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v3_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v3_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v3_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" in Library proc_common_v3_00_a.
Entity <or_with_enable_f> compiled.
Entity <or_with_enable_f> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_i_f> compiled.
Entity <dynshreg_i_f> (Architecture <behavioral>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" in Library proc_common_v3_00_a.
Entity <mux_onehot_f> compiled.
Entity <mux_onehot_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" in Library proc_common_v3_00_a.
Entity <compare_vectors_f> compiled.
Entity <compare_vectors_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" in Library proc_common_v3_00_a.
Entity <or_gate_f> compiled.
Entity <or_gate_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" in Library proc_common_v3_00_a.
Entity <soft_reset> compiled.
Entity <soft_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd" in Library interrupt_control_v2_01_a.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_00_a/hdl/vhdl/tetris_vga.vhd" in Library tetris_vga_v1_00_a.
Entity <tetris_vga> compiled.
Entity <tetris_vga> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/hdl/system_tetris_vga_0_wrapper.vhd" in Library work.
Entity <system_tetris_vga_0_wrapper> compiled.
Entity <system_tetris_vga_0_wrapper> (Architecture <STRUCTURE>) compiled.
Compiling verilog file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_00_a/hdl/verilog/vga.v" in library tetris_vga_v1_00_a
Compiling verilog file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_00_a/hdl/verilog/siggen.v" in library tetris_vga_v1_00_a
Module <vga> compiled
Compiling verilog file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_00_a/hdl/verilog/user_logic.v" in library tetris_vga_v1_00_a
Module <siggen> compiled
Module <user_logic> compiled
No errors in compilation
Analysis of file <"system_tetris_vga_0_wrapper_xst.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system_tetris_vga_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <tetris_vga> in library <tetris_vga_v1_00_a> (architecture <IMP>) with generics.
	C_BASEADDR = "11001001101000000000000000000000"
	C_FAMILY = "spartan3e"
	C_HIGHADDR = "11001001101000001111111111111111"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 20000
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0

Analyzing hierarchy for entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011001001101000000000000000000000",
	                          "0000000000000000000000000000000011001001101000000000000011111111",
	                          "0000000000000000000000000000000011001001101000000000000100000000",
	                          "0000000000000000000000000000000011001001101000000000000111111111",
	                          "0000000000000000000000000000000011001001101000000000001000000000",
	                          "0000000000000000000000000000000011001001101000000000001011111111")
	C_ARD_NUM_CE_ARRAY = (64,1,16)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "spartan3e"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <soft_reset> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_RESET_WIDTH = 4
	C_SIPIF_DWIDTH = 32

Analyzing hierarchy for entity <interrupt_control> in library <interrupt_control_v2_01_a> (architecture <implementation>) with generics.
	C_INCLUDE_DEV_ISC = true
	C_INCLUDE_DEV_PENCODER = true
	C_IPIF_DWIDTH = 32
	C_IP_INTR_MODE_ARRAY = (6)
	C_NUM_CE = 16
	C_NUM_IPIF_IRPT_SRC = 4

Analyzing hierarchy for module <user_logic> in library <tetris_vga_v1_00_a> with parameters.
	C_NUM_INTR = "00000000000000000000000000000001"
	C_NUM_REG = "00000000000000000000000000111010"
	C_SLV_DWIDTH = "00000000000000000000000000100000"

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011001001101000000000000000000000",
	                          "0000000000000000000000000000000011001001101000000000000011111111",
	                          "0000000000000000000000000000000011001001101000000000000100000000",
	                          "0000000000000000000000000000000011001001101000000000000111111111",
	                          "0000000000000000000000000000000011001001101000000000001000000000",
	                          "0000000000000000000000000000000011001001101000000000001011111111")
	C_ARD_NUM_CE_ARRAY = (64,1,16)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "spartan3e"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0

Analyzing hierarchy for module <vga> in library <tetris_vga_v1_00_a> with parameters.
	VGA_TDISP_H = "00000000000000000000011000100000"
	VGA_TDISP_V = "00000000000000000000000111101100"
	VGA_TFP_H = "00000000000000000000000011100000"
	VGA_TFP_V = "00000000000000000000000000001100"
	VGA_TPULSE_H = "00000000000000000000000011000000"
	VGA_TPULSE_V = "00000000000000000000000000000010"
	VGA_TSYNC_H = "00000000000000000000011001000000"
	VGA_TSYNC_V = "00000000000000000000001000001001"

Analyzing hierarchy for module <siggen> in library <tetris_vga_v1_00_a> with parameters.
	XOFFSET = "00000000000000000000000011011101"
	YOFFSET = "00000000000000000000000000001100"

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011001001101000000000000000000000",
	                          "0000000000000000000000000000000011001001101000000000000011111111",
	                          "0000000000000000000000000000000011001001101000000000000100000000",
	                          "0000000000000000000000000000000011001001101000000000000111111111",
	                          "0000000000000000000000000000000011001001101000000000001000000000",
	                          "0000000000000000000000000000000011001001101000000000001011111111")
	C_ARD_NUM_CE_ARRAY = (64,1,16)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <counter_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "11001001101000000000000000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "000001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "000010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "000011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "000100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "000101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "000110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "000111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "001000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "001001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "001010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "001011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "001100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "001101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "001110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "001111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "010000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "010001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "010010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "010011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "010100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "010101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "010110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "010111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "011000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "011001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "011010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "011011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "011100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "011101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "011110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "011111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "100000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "100001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "100010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "100011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "100100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "100101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "100110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "100111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "101000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "101001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "101010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "101011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "101100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "101101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "101110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "101111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "110000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "110001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "110010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "110011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "110100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "110101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "110110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "110111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "111000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "111001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "111010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "111011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "111100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "111101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "111110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 6
	C_AW = 6
	C_BAR = "111111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "11001001101000000000000100000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "11001001101000000000001000000000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "0111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1000"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1001"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1010"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1011"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1100"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1101"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1110"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_AB = 4
	C_AW = 4
	C_BAR = "1111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v3_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 3
	C_USE_LUT_OR = false

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v3_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 3


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system_tetris_vga_0_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <system_tetris_vga_0_wrapper> analyzed. Unit <system_tetris_vga_0_wrapper> generated.

Analyzing generic Entity <tetris_vga> in library <tetris_vga_v1_00_a> (Architecture <IMP>).
	C_BASEADDR = "11001001101000000000000000000000"
	C_FAMILY = "spartan3e"
	C_HIGHADDR = "11001001101000001111111111111111"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 20000
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_00_a/hdl/vhdl/tetris_vga.vhd" line 501: Unconnected output port 'Reset2Bus_ToutSup' of component 'soft_reset'.
WARNING:Xst:753 - "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_00_a/hdl/vhdl/tetris_vga.vhd" line 523: Unconnected output port 'Intr2Bus_Retry' of component 'interrupt_control'.
WARNING:Xst:753 - "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_00_a/hdl/vhdl/tetris_vga.vhd" line 523: Unconnected output port 'Intr2Bus_ToutSup' of component 'interrupt_control'.
Entity <tetris_vga> analyzed. Unit <tetris_vga> generated.

Analyzing generic Entity <plbv46_slave_single> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011001001101000000000000000000000",
	                          "0000000000000000000000000000000011001001101000000000000011111111",
	                          "0000000000000000000000000000000011001001101000000000000100000000",
	                          "0000000000000000000000000000000011001001101000000000000111111111",
	                          "0000000000000000000000000000000011001001101000000000001000000000",
	                          "0000000000000000000000000000000011001001101000000000001011111111")
	C_ARD_NUM_CE_ARRAY = (64,1,16)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "spartan3e"
	C_INCLUDE_DPHASE_TIMER = 1
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 32
	C_SPLB_MID_WIDTH = 1
	C_SPLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
Entity <plbv46_slave_single> analyzed. Unit <plbv46_slave_single> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_single_v1_01_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011001001101000000000000000000000",
	                          "0000000000000000000000000000000011001001101000000000000011111111",
	                          "0000000000000000000000000000000011001001101000000000000100000000",
	                          "0000000000000000000000000000000011001001101000000000000111111111",
	                          "0000000000000000000000000000000011001001101000000000001000000000",
	                          "0000000000000000000000000000000011001001101000000000001011111111")
	C_ARD_NUM_CE_ARRAY = (64,1,16)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "spartan3e"
	C_INCLUDE_DPHASE_TIMER = 1
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_SPLB_P2P = 0
WARNING:Xst:753 - "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 1201: Unconnected output port 'Count_Out' of component 'counter_f'.
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_single_v1_01_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011001001101000000000000000000000",
	                          "0000000000000000000000000000000011001001101000000000000011111111",
	                          "0000000000000000000000000000000011001001101000000000000100000000",
	                          "0000000000000000000000000000000011001001101000000000000111111111",
	                          "0000000000000000000000000000000011001001101000000000001000000000",
	                          "0000000000000000000000000000000011001001101000000000001011111111")
	C_ARD_NUM_CE_ARRAY = (64,1,16)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f.1> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "11001001101000000000000000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.1> analyzed. Unit <pselect_f.1> generated.

Analyzing generic Entity <pselect_f.2> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.2> analyzed. Unit <pselect_f.2> generated.

Analyzing generic Entity <pselect_f.3> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "000001"
	C_FAMILY = "nofamily"
Entity <pselect_f.3> analyzed. Unit <pselect_f.3> generated.

Analyzing generic Entity <pselect_f.4> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "000010"
	C_FAMILY = "nofamily"
Entity <pselect_f.4> analyzed. Unit <pselect_f.4> generated.

Analyzing generic Entity <pselect_f.5> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "000011"
	C_FAMILY = "nofamily"
Entity <pselect_f.5> analyzed. Unit <pselect_f.5> generated.

Analyzing generic Entity <pselect_f.6> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "000100"
	C_FAMILY = "nofamily"
Entity <pselect_f.6> analyzed. Unit <pselect_f.6> generated.

Analyzing generic Entity <pselect_f.7> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "000101"
	C_FAMILY = "nofamily"
Entity <pselect_f.7> analyzed. Unit <pselect_f.7> generated.

Analyzing generic Entity <pselect_f.8> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "000110"
	C_FAMILY = "nofamily"
Entity <pselect_f.8> analyzed. Unit <pselect_f.8> generated.

Analyzing generic Entity <pselect_f.9> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "000111"
	C_FAMILY = "nofamily"
Entity <pselect_f.9> analyzed. Unit <pselect_f.9> generated.

Analyzing generic Entity <pselect_f.10> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "001000"
	C_FAMILY = "nofamily"
Entity <pselect_f.10> analyzed. Unit <pselect_f.10> generated.

Analyzing generic Entity <pselect_f.11> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "001001"
	C_FAMILY = "nofamily"
Entity <pselect_f.11> analyzed. Unit <pselect_f.11> generated.

Analyzing generic Entity <pselect_f.12> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "001010"
	C_FAMILY = "nofamily"
Entity <pselect_f.12> analyzed. Unit <pselect_f.12> generated.

Analyzing generic Entity <pselect_f.13> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "001011"
	C_FAMILY = "nofamily"
Entity <pselect_f.13> analyzed. Unit <pselect_f.13> generated.

Analyzing generic Entity <pselect_f.14> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "001100"
	C_FAMILY = "nofamily"
Entity <pselect_f.14> analyzed. Unit <pselect_f.14> generated.

Analyzing generic Entity <pselect_f.15> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "001101"
	C_FAMILY = "nofamily"
Entity <pselect_f.15> analyzed. Unit <pselect_f.15> generated.

Analyzing generic Entity <pselect_f.16> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "001110"
	C_FAMILY = "nofamily"
Entity <pselect_f.16> analyzed. Unit <pselect_f.16> generated.

Analyzing generic Entity <pselect_f.17> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "001111"
	C_FAMILY = "nofamily"
Entity <pselect_f.17> analyzed. Unit <pselect_f.17> generated.

Analyzing generic Entity <pselect_f.18> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "010000"
	C_FAMILY = "nofamily"
Entity <pselect_f.18> analyzed. Unit <pselect_f.18> generated.

Analyzing generic Entity <pselect_f.19> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "010001"
	C_FAMILY = "nofamily"
Entity <pselect_f.19> analyzed. Unit <pselect_f.19> generated.

Analyzing generic Entity <pselect_f.20> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "010010"
	C_FAMILY = "nofamily"
Entity <pselect_f.20> analyzed. Unit <pselect_f.20> generated.

Analyzing generic Entity <pselect_f.21> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "010011"
	C_FAMILY = "nofamily"
Entity <pselect_f.21> analyzed. Unit <pselect_f.21> generated.

Analyzing generic Entity <pselect_f.22> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "010100"
	C_FAMILY = "nofamily"
Entity <pselect_f.22> analyzed. Unit <pselect_f.22> generated.

Analyzing generic Entity <pselect_f.23> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "010101"
	C_FAMILY = "nofamily"
Entity <pselect_f.23> analyzed. Unit <pselect_f.23> generated.

Analyzing generic Entity <pselect_f.24> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "010110"
	C_FAMILY = "nofamily"
Entity <pselect_f.24> analyzed. Unit <pselect_f.24> generated.

Analyzing generic Entity <pselect_f.25> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "010111"
	C_FAMILY = "nofamily"
Entity <pselect_f.25> analyzed. Unit <pselect_f.25> generated.

Analyzing generic Entity <pselect_f.26> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "011000"
	C_FAMILY = "nofamily"
Entity <pselect_f.26> analyzed. Unit <pselect_f.26> generated.

Analyzing generic Entity <pselect_f.27> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "011001"
	C_FAMILY = "nofamily"
Entity <pselect_f.27> analyzed. Unit <pselect_f.27> generated.

Analyzing generic Entity <pselect_f.28> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "011010"
	C_FAMILY = "nofamily"
Entity <pselect_f.28> analyzed. Unit <pselect_f.28> generated.

Analyzing generic Entity <pselect_f.29> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "011011"
	C_FAMILY = "nofamily"
Entity <pselect_f.29> analyzed. Unit <pselect_f.29> generated.

Analyzing generic Entity <pselect_f.30> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "011100"
	C_FAMILY = "nofamily"
Entity <pselect_f.30> analyzed. Unit <pselect_f.30> generated.

Analyzing generic Entity <pselect_f.31> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "011101"
	C_FAMILY = "nofamily"
Entity <pselect_f.31> analyzed. Unit <pselect_f.31> generated.

Analyzing generic Entity <pselect_f.32> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "011110"
	C_FAMILY = "nofamily"
Entity <pselect_f.32> analyzed. Unit <pselect_f.32> generated.

Analyzing generic Entity <pselect_f.33> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "011111"
	C_FAMILY = "nofamily"
Entity <pselect_f.33> analyzed. Unit <pselect_f.33> generated.

Analyzing generic Entity <pselect_f.34> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "100000"
	C_FAMILY = "nofamily"
Entity <pselect_f.34> analyzed. Unit <pselect_f.34> generated.

Analyzing generic Entity <pselect_f.35> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "100001"
	C_FAMILY = "nofamily"
Entity <pselect_f.35> analyzed. Unit <pselect_f.35> generated.

Analyzing generic Entity <pselect_f.36> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "100010"
	C_FAMILY = "nofamily"
Entity <pselect_f.36> analyzed. Unit <pselect_f.36> generated.

Analyzing generic Entity <pselect_f.37> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "100011"
	C_FAMILY = "nofamily"
Entity <pselect_f.37> analyzed. Unit <pselect_f.37> generated.

Analyzing generic Entity <pselect_f.38> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "100100"
	C_FAMILY = "nofamily"
Entity <pselect_f.38> analyzed. Unit <pselect_f.38> generated.

Analyzing generic Entity <pselect_f.39> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "100101"
	C_FAMILY = "nofamily"
Entity <pselect_f.39> analyzed. Unit <pselect_f.39> generated.

Analyzing generic Entity <pselect_f.40> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "100110"
	C_FAMILY = "nofamily"
Entity <pselect_f.40> analyzed. Unit <pselect_f.40> generated.

Analyzing generic Entity <pselect_f.41> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "100111"
	C_FAMILY = "nofamily"
Entity <pselect_f.41> analyzed. Unit <pselect_f.41> generated.

Analyzing generic Entity <pselect_f.42> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "101000"
	C_FAMILY = "nofamily"
Entity <pselect_f.42> analyzed. Unit <pselect_f.42> generated.

Analyzing generic Entity <pselect_f.43> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "101001"
	C_FAMILY = "nofamily"
Entity <pselect_f.43> analyzed. Unit <pselect_f.43> generated.

Analyzing generic Entity <pselect_f.44> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "101010"
	C_FAMILY = "nofamily"
Entity <pselect_f.44> analyzed. Unit <pselect_f.44> generated.

Analyzing generic Entity <pselect_f.45> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "101011"
	C_FAMILY = "nofamily"
Entity <pselect_f.45> analyzed. Unit <pselect_f.45> generated.

Analyzing generic Entity <pselect_f.46> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "101100"
	C_FAMILY = "nofamily"
Entity <pselect_f.46> analyzed. Unit <pselect_f.46> generated.

Analyzing generic Entity <pselect_f.47> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "101101"
	C_FAMILY = "nofamily"
Entity <pselect_f.47> analyzed. Unit <pselect_f.47> generated.

Analyzing generic Entity <pselect_f.48> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "101110"
	C_FAMILY = "nofamily"
Entity <pselect_f.48> analyzed. Unit <pselect_f.48> generated.

Analyzing generic Entity <pselect_f.49> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "101111"
	C_FAMILY = "nofamily"
Entity <pselect_f.49> analyzed. Unit <pselect_f.49> generated.

Analyzing generic Entity <pselect_f.50> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "110000"
	C_FAMILY = "nofamily"
Entity <pselect_f.50> analyzed. Unit <pselect_f.50> generated.

Analyzing generic Entity <pselect_f.51> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "110001"
	C_FAMILY = "nofamily"
Entity <pselect_f.51> analyzed. Unit <pselect_f.51> generated.

Analyzing generic Entity <pselect_f.52> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "110010"
	C_FAMILY = "nofamily"
Entity <pselect_f.52> analyzed. Unit <pselect_f.52> generated.

Analyzing generic Entity <pselect_f.53> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "110011"
	C_FAMILY = "nofamily"
Entity <pselect_f.53> analyzed. Unit <pselect_f.53> generated.

Analyzing generic Entity <pselect_f.54> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "110100"
	C_FAMILY = "nofamily"
Entity <pselect_f.54> analyzed. Unit <pselect_f.54> generated.

Analyzing generic Entity <pselect_f.55> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "110101"
	C_FAMILY = "nofamily"
Entity <pselect_f.55> analyzed. Unit <pselect_f.55> generated.

Analyzing generic Entity <pselect_f.56> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "110110"
	C_FAMILY = "nofamily"
Entity <pselect_f.56> analyzed. Unit <pselect_f.56> generated.

Analyzing generic Entity <pselect_f.57> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "110111"
	C_FAMILY = "nofamily"
Entity <pselect_f.57> analyzed. Unit <pselect_f.57> generated.

Analyzing generic Entity <pselect_f.58> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "111000"
	C_FAMILY = "nofamily"
Entity <pselect_f.58> analyzed. Unit <pselect_f.58> generated.

Analyzing generic Entity <pselect_f.59> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "111001"
	C_FAMILY = "nofamily"
Entity <pselect_f.59> analyzed. Unit <pselect_f.59> generated.

Analyzing generic Entity <pselect_f.60> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "111010"
	C_FAMILY = "nofamily"
Entity <pselect_f.60> analyzed. Unit <pselect_f.60> generated.

Analyzing generic Entity <pselect_f.61> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "111011"
	C_FAMILY = "nofamily"
Entity <pselect_f.61> analyzed. Unit <pselect_f.61> generated.

Analyzing generic Entity <pselect_f.62> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "111100"
	C_FAMILY = "nofamily"
Entity <pselect_f.62> analyzed. Unit <pselect_f.62> generated.

Analyzing generic Entity <pselect_f.63> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "111101"
	C_FAMILY = "nofamily"
Entity <pselect_f.63> analyzed. Unit <pselect_f.63> generated.

Analyzing generic Entity <pselect_f.64> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "111110"
	C_FAMILY = "nofamily"
Entity <pselect_f.64> analyzed. Unit <pselect_f.64> generated.

Analyzing generic Entity <pselect_f.65> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 6
	C_AW = 6
	C_BAR = "111111"
	C_FAMILY = "nofamily"
Entity <pselect_f.65> analyzed. Unit <pselect_f.65> generated.

Analyzing generic Entity <pselect_f.66> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "11001001101000000000000100000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.66> analyzed. Unit <pselect_f.66> generated.

Analyzing generic Entity <pselect_f.67> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "11001001101000000000001000000000"
	C_FAMILY = "nofamily"
Entity <pselect_f.67> analyzed. Unit <pselect_f.67> generated.

Analyzing generic Entity <pselect_f.68> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0000"
	C_FAMILY = "nofamily"
Entity <pselect_f.68> analyzed. Unit <pselect_f.68> generated.

Analyzing generic Entity <pselect_f.69> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0001"
	C_FAMILY = "nofamily"
Entity <pselect_f.69> analyzed. Unit <pselect_f.69> generated.

Analyzing generic Entity <pselect_f.70> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0010"
	C_FAMILY = "nofamily"
Entity <pselect_f.70> analyzed. Unit <pselect_f.70> generated.

Analyzing generic Entity <pselect_f.71> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0011"
	C_FAMILY = "nofamily"
Entity <pselect_f.71> analyzed. Unit <pselect_f.71> generated.

Analyzing generic Entity <pselect_f.72> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0100"
	C_FAMILY = "nofamily"
Entity <pselect_f.72> analyzed. Unit <pselect_f.72> generated.

Analyzing generic Entity <pselect_f.73> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0101"
	C_FAMILY = "nofamily"
Entity <pselect_f.73> analyzed. Unit <pselect_f.73> generated.

Analyzing generic Entity <pselect_f.74> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0110"
	C_FAMILY = "nofamily"
Entity <pselect_f.74> analyzed. Unit <pselect_f.74> generated.

Analyzing generic Entity <pselect_f.75> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "0111"
	C_FAMILY = "nofamily"
Entity <pselect_f.75> analyzed. Unit <pselect_f.75> generated.

Analyzing generic Entity <pselect_f.76> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1000"
	C_FAMILY = "nofamily"
Entity <pselect_f.76> analyzed. Unit <pselect_f.76> generated.

Analyzing generic Entity <pselect_f.77> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1001"
	C_FAMILY = "nofamily"
Entity <pselect_f.77> analyzed. Unit <pselect_f.77> generated.

Analyzing generic Entity <pselect_f.78> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1010"
	C_FAMILY = "nofamily"
Entity <pselect_f.78> analyzed. Unit <pselect_f.78> generated.

Analyzing generic Entity <pselect_f.79> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1011"
	C_FAMILY = "nofamily"
Entity <pselect_f.79> analyzed. Unit <pselect_f.79> generated.

Analyzing generic Entity <pselect_f.80> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1100"
	C_FAMILY = "nofamily"
Entity <pselect_f.80> analyzed. Unit <pselect_f.80> generated.

Analyzing generic Entity <pselect_f.81> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1101"
	C_FAMILY = "nofamily"
Entity <pselect_f.81> analyzed. Unit <pselect_f.81> generated.

Analyzing generic Entity <pselect_f.82> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1110"
	C_FAMILY = "nofamily"
Entity <pselect_f.82> analyzed. Unit <pselect_f.82> generated.

Analyzing generic Entity <pselect_f.83> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_AB = 4
	C_AW = 4
	C_BAR = "1111"
	C_FAMILY = "nofamily"
Entity <pselect_f.83> analyzed. Unit <pselect_f.83> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 3
	C_USE_LUT_OR = false
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <or_muxcy> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_NUM_BITS = 3
Entity <or_muxcy> analyzed. Unit <or_muxcy> generated.

Analyzing generic Entity <counter_f> in library <proc_common_v3_00_a> (Architecture <imp>).
	C_FAMILY = "nofamily"
	C_NUM_BITS = 8
Entity <counter_f> analyzed. Unit <counter_f> generated.

Analyzing generic Entity <soft_reset> in library <proc_common_v3_00_a> (Architecture <implementation>).
	C_RESET_WIDTH = 4
	C_SIPIF_DWIDTH = 32
    Set user-defined property "INIT =  0" for instance <RESET_FLOPS[0].RST_FLOPS> in unit <soft_reset>.
    Set user-defined property "INIT =  0" for instance <RESET_FLOPS[1].RST_FLOPS> in unit <soft_reset>.
    Set user-defined property "INIT =  0" for instance <RESET_FLOPS[2].RST_FLOPS> in unit <soft_reset>.
    Set user-defined property "INIT =  0" for instance <RESET_FLOPS[3].RST_FLOPS> in unit <soft_reset>.
    Set user-defined property "INIT =  0" for instance <FF_WRACK> in unit <soft_reset>.
Entity <soft_reset> analyzed. Unit <soft_reset> generated.

Analyzing generic Entity <interrupt_control> in library <interrupt_control_v2_01_a> (Architecture <implementation>).
	C_INCLUDE_DEV_ISC = true
	C_INCLUDE_DEV_PENCODER = true
	C_IPIF_DWIDTH = 32
	C_IP_INTR_MODE_ARRAY = (6)
	C_NUM_CE = 16
	C_NUM_IPIF_IRPT_SRC = 4
Entity <interrupt_control> analyzed. Unit <interrupt_control> generated.

Analyzing module <user_logic> in library <tetris_vga_v1_00_a>.
	C_NUM_INTR = 32'sb00000000000000000000000000000001
	C_NUM_REG = 32'sb00000000000000000000000000111010
	C_SLV_DWIDTH = 32'sb00000000000000000000000000100000
Module <user_logic> is correct for synthesis.
 
Analyzing module <vga> in library <tetris_vga_v1_00_a>.
	VGA_TDISP_H = 32'sb00000000000000000000011000100000
	VGA_TDISP_V = 32'sb00000000000000000000000111101100
	VGA_TFP_H = 32'sb00000000000000000000000011100000
	VGA_TFP_V = 32'sb00000000000000000000000000001100
	VGA_TPULSE_H = 32'sb00000000000000000000000011000000
	VGA_TPULSE_V = 32'sb00000000000000000000000000000010
	VGA_TSYNC_H = 32'sb00000000000000000000011001000000
	VGA_TSYNC_V = 32'sb00000000000000000000001000001001
Module <vga> is correct for synthesis.
 
Analyzing module <siggen> in library <tetris_vga_v1_00_a>.
	XOFFSET = 32'sb00000000000000000000000011011101
	YOFFSET = 32'sb00000000000000000000000000001100
Module <siggen> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <byte_index> in unit <user_logic> has a constant value of 100 during circuit operation. The register is replaced by logic.

Synthesizing Unit <interrupt_control>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v2_01_a/hdl/vhdl/interrupt_control.vhd".
WARNING:Xst:647 - Input <Bus2IP_Data<1:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE<1:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_RdCE<3:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_RdCE<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_RdCE<11:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<3:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<11:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <ipif_pri_encode_present> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Intr2Bus_WrAck>.
    Found 1-bit register for signal <Intr2Bus_RdAck>.
    Found 1-bit register for signal <ip_irpt_enable_reg<0>>.
    Found 1-bit register for signal <ip_irpt_status_reg<0>>.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_0$xor0000> created at line 733.
    Found 1-bit register for signal <ipif_glbl_irpt_enable_reg>.
    Found 7-bit register for signal <ipif_irpt_enable_reg>.
    Found 2-bit register for signal <ipif_irpt_status_reg>.
    Found 1-bit xor2 for signal <ipif_irpt_status_reg_0$xor0000> created at line 885.
    Found 1-bit xor2 for signal <ipif_irpt_status_reg_1$xor0000> created at line 885.
    Found 1-bit register for signal <irpt_dly1>.
    Found 1-bit register for signal <irpt_dly2>.
    Found 1-bit register for signal <irpt_rdack_d1>.
    Found 1-bit register for signal <irpt_wrack_d1>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <interrupt_control> synthesized.


Synthesizing Unit <counter_f>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
    Found 9-bit register for signal <icount_out>.
    Found 9-bit subtractor for signal <icount_out$sub0000> created at line 297.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_f> synthesized.


Synthesizing Unit <pselect_f_1>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_1> synthesized.


Synthesizing Unit <pselect_f_2>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_2> synthesized.


Synthesizing Unit <pselect_f_3>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_3> synthesized.


Synthesizing Unit <pselect_f_4>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_4> synthesized.


Synthesizing Unit <pselect_f_5>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_5> synthesized.


Synthesizing Unit <pselect_f_6>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_6> synthesized.


Synthesizing Unit <pselect_f_7>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_7> synthesized.


Synthesizing Unit <pselect_f_8>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_8> synthesized.


Synthesizing Unit <pselect_f_9>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_9> synthesized.


Synthesizing Unit <pselect_f_10>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_10> synthesized.


Synthesizing Unit <pselect_f_11>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_11> synthesized.


Synthesizing Unit <pselect_f_12>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_12> synthesized.


Synthesizing Unit <pselect_f_13>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_13> synthesized.


Synthesizing Unit <pselect_f_14>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_14> synthesized.


Synthesizing Unit <pselect_f_15>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_15> synthesized.


Synthesizing Unit <pselect_f_16>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_16> synthesized.


Synthesizing Unit <pselect_f_17>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_17> synthesized.


Synthesizing Unit <pselect_f_18>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_18> synthesized.


Synthesizing Unit <pselect_f_19>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_19> synthesized.


Synthesizing Unit <pselect_f_20>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_20> synthesized.


Synthesizing Unit <pselect_f_21>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_21> synthesized.


Synthesizing Unit <pselect_f_22>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_22> synthesized.


Synthesizing Unit <pselect_f_23>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_23> synthesized.


Synthesizing Unit <pselect_f_24>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_24> synthesized.


Synthesizing Unit <pselect_f_25>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_25> synthesized.


Synthesizing Unit <pselect_f_26>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_26> synthesized.


Synthesizing Unit <pselect_f_27>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_27> synthesized.


Synthesizing Unit <pselect_f_28>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_28> synthesized.


Synthesizing Unit <pselect_f_29>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_29> synthesized.


Synthesizing Unit <pselect_f_30>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_30> synthesized.


Synthesizing Unit <pselect_f_31>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_31> synthesized.


Synthesizing Unit <pselect_f_32>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_32> synthesized.


Synthesizing Unit <pselect_f_33>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_33> synthesized.


Synthesizing Unit <pselect_f_34>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_34> synthesized.


Synthesizing Unit <pselect_f_35>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_35> synthesized.


Synthesizing Unit <pselect_f_36>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_36> synthesized.


Synthesizing Unit <pselect_f_37>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_37> synthesized.


Synthesizing Unit <pselect_f_38>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_38> synthesized.


Synthesizing Unit <pselect_f_39>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_39> synthesized.


Synthesizing Unit <pselect_f_40>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_40> synthesized.


Synthesizing Unit <pselect_f_41>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_41> synthesized.


Synthesizing Unit <pselect_f_42>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_42> synthesized.


Synthesizing Unit <pselect_f_43>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_43> synthesized.


Synthesizing Unit <pselect_f_44>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_44> synthesized.


Synthesizing Unit <pselect_f_45>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_45> synthesized.


Synthesizing Unit <pselect_f_46>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_46> synthesized.


Synthesizing Unit <pselect_f_47>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_47> synthesized.


Synthesizing Unit <pselect_f_48>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_48> synthesized.


Synthesizing Unit <pselect_f_49>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_49> synthesized.


Synthesizing Unit <pselect_f_50>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_50> synthesized.


Synthesizing Unit <pselect_f_51>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_51> synthesized.


Synthesizing Unit <pselect_f_52>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_52> synthesized.


Synthesizing Unit <pselect_f_53>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_53> synthesized.


Synthesizing Unit <pselect_f_54>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_54> synthesized.


Synthesizing Unit <pselect_f_55>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_55> synthesized.


Synthesizing Unit <pselect_f_56>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_56> synthesized.


Synthesizing Unit <pselect_f_57>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_57> synthesized.


Synthesizing Unit <pselect_f_58>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_58> synthesized.


Synthesizing Unit <pselect_f_59>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_59> synthesized.


Synthesizing Unit <pselect_f_60>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_60> synthesized.


Synthesizing Unit <pselect_f_61>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_61> synthesized.


Synthesizing Unit <pselect_f_62>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_62> synthesized.


Synthesizing Unit <pselect_f_63>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_63> synthesized.


Synthesizing Unit <pselect_f_64>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_64> synthesized.


Synthesizing Unit <pselect_f_65>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_65> synthesized.


Synthesizing Unit <pselect_f_66>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_66> synthesized.


Synthesizing Unit <pselect_f_67>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <pselect_f_67> synthesized.


Synthesizing Unit <pselect_f_68>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_68> synthesized.


Synthesizing Unit <pselect_f_69>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_69> synthesized.


Synthesizing Unit <pselect_f_70>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_70> synthesized.


Synthesizing Unit <pselect_f_71>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_71> synthesized.


Synthesizing Unit <pselect_f_72>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_72> synthesized.


Synthesizing Unit <pselect_f_73>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_73> synthesized.


Synthesizing Unit <pselect_f_74>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_74> synthesized.


Synthesizing Unit <pselect_f_75>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_75> synthesized.


Synthesizing Unit <pselect_f_76>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_76> synthesized.


Synthesizing Unit <pselect_f_77>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_77> synthesized.


Synthesizing Unit <pselect_f_78>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_78> synthesized.


Synthesizing Unit <pselect_f_79>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_79> synthesized.


Synthesizing Unit <pselect_f_80>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_80> synthesized.


Synthesizing Unit <pselect_f_81>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_81> synthesized.


Synthesizing Unit <pselect_f_82>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_82> synthesized.


Synthesizing Unit <pselect_f_83>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_83> synthesized.


Synthesizing Unit <or_muxcy>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
Unit <or_muxcy> synthesized.


Synthesizing Unit <vga>.
    Related source file is "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_00_a/hdl/verilog/vga.v".
    Found 1-bit register for signal <vga_HS>.
    Found 1-bit register for signal <vga_VS>.
    Found 1-bit register for signal <vga_B>.
    Found 1-bit register for signal <vga_G>.
    Found 11-bit register for signal <hcnt>.
    Found 1-bit register for signal <vga_R>.
    Found 10-bit register for signal <vcnt>.
    Found 48-bit register for signal <buffer>.
    Found 48-bit 4-to-1 multiplexer for signal <buffer_n>.
    Found 11-bit adder for signal <hcnt_n$addsub0000> created at line 89.
    Found 12-bit comparator less for signal <hcnt_n$cmp_lt0000> created at line 88.
    Found 10-bit adder for signal <vcnt_n$addsub0000> created at line 94.
    Found 11-bit comparator less for signal <vcnt_n$cmp_lt0000> created at line 94.
    Found 11-bit comparator less for signal <vga_HS_n$cmp_lt0000> created at line 84.
    Found 11-bit comparator greatequal for signal <vga_R_n$cmp_ge0000> created at line 98.
    Found 10-bit comparator greatequal for signal <vga_R_n$cmp_ge0001> created at line 98.
    Found 12-bit comparator less for signal <vga_R_n$cmp_lt0000> created at line 98.
    Found 10-bit comparator less for signal <vga_R_n$cmp_lt0001> created at line 98.
    Found 10-bit comparator less for signal <vga_VS_n$cmp_lt0000> created at line 85.
    Summary:
	inferred  74 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  48 Multiplexer(s).
Unit <vga> synthesized.


Synthesizing Unit <siggen>.
    Related source file is "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_00_a/hdl/verilog/siggen.v".
WARNING:Xst:646 - Signal <tile_y<0:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tile_x<0:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <offset_y<6:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <offset_x<6:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 48-bit register for signal <pixels>.
    Found 11-bit subtractor for signal <offset_x>.
    Found 10-bit subtractor for signal <offset_y>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <siggen> synthesized.


Synthesizing Unit <soft_reset>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd".
WARNING:Xst:647 - Input <Bus2IP_Data<0:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <error_reply> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <reset_trig>.
    Found 1-bit register for signal <sw_rst_cond_d1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <soft_reset> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_00_a/hdl/verilog/user_logic.v".
WARNING:Xst:646 - Signal <tiles> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <test_patt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <score> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <next_tiles> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <level> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0000>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0001>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0002>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0003>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0004>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0005>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0006>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0007>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0008>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0009>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0010>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0011>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0012>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0013>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0014>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0015>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0016>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0017>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0018>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0019>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0020>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0021>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0022>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0023>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0024>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0025>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0026>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0027>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0028>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0029>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0030>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0031>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0032>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0033>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0034>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0035>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0036>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0037>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0038>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0039>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0040>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0041>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0042>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0043>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0044>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0045>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0046>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0047>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0048>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0049>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0050>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0051>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0052>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0053>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0054>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0055>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0056>.
    Found 58-bit comparator equal for signal <slv_ip2bus_data$cmp_eq0057>.
    Found 32-bit register for signal <slv_reg0>.
    Found 58-bit comparator not equal for signal <slv_reg0_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg1>.
    Found 32-bit register for signal <slv_reg10>.
    Found 58-bit comparator not equal for signal <slv_reg10_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg11>.
    Found 58-bit comparator not equal for signal <slv_reg11_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg12>.
    Found 58-bit comparator not equal for signal <slv_reg12_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg13>.
    Found 58-bit comparator not equal for signal <slv_reg13_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg14>.
    Found 58-bit comparator not equal for signal <slv_reg14_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg15>.
    Found 58-bit comparator not equal for signal <slv_reg15_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg16>.
    Found 58-bit comparator not equal for signal <slv_reg16_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg17>.
    Found 58-bit comparator not equal for signal <slv_reg17_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg18>.
    Found 58-bit comparator not equal for signal <slv_reg18_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg19>.
    Found 58-bit comparator not equal for signal <slv_reg19_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg2>.
    Found 32-bit register for signal <slv_reg20>.
    Found 58-bit comparator not equal for signal <slv_reg20_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg21>.
    Found 58-bit comparator not equal for signal <slv_reg21_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg22>.
    Found 58-bit comparator not equal for signal <slv_reg22_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg23>.
    Found 58-bit comparator not equal for signal <slv_reg23_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg24>.
    Found 58-bit comparator not equal for signal <slv_reg24_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg25>.
    Found 58-bit comparator not equal for signal <slv_reg25_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg26>.
    Found 58-bit comparator not equal for signal <slv_reg26_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg27>.
    Found 58-bit comparator not equal for signal <slv_reg27_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg28>.
    Found 58-bit comparator not equal for signal <slv_reg28_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg29>.
    Found 58-bit comparator not equal for signal <slv_reg29_0$cmp_ne0000>.
    Found 58-bit comparator not equal for signal <slv_reg2_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg3>.
    Found 32-bit register for signal <slv_reg30>.
    Found 58-bit comparator not equal for signal <slv_reg30_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg31>.
    Found 58-bit comparator not equal for signal <slv_reg31_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg32>.
    Found 58-bit comparator not equal for signal <slv_reg32_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg33>.
    Found 58-bit comparator not equal for signal <slv_reg33_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg34>.
    Found 58-bit comparator not equal for signal <slv_reg34_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg35>.
    Found 58-bit comparator not equal for signal <slv_reg35_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg36>.
    Found 58-bit comparator not equal for signal <slv_reg36_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg37>.
    Found 58-bit comparator not equal for signal <slv_reg37_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg38>.
    Found 58-bit comparator not equal for signal <slv_reg38_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg39>.
    Found 58-bit comparator not equal for signal <slv_reg39_0$cmp_ne0000>.
    Found 58-bit comparator not equal for signal <slv_reg3_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg4>.
    Found 32-bit register for signal <slv_reg40>.
    Found 58-bit comparator not equal for signal <slv_reg40_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg41>.
    Found 58-bit comparator not equal for signal <slv_reg41_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg42>.
    Found 58-bit comparator not equal for signal <slv_reg42_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg43>.
    Found 58-bit comparator not equal for signal <slv_reg43_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg44>.
    Found 58-bit comparator not equal for signal <slv_reg44_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg45>.
    Found 58-bit comparator not equal for signal <slv_reg45_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg46>.
    Found 58-bit comparator not equal for signal <slv_reg46_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg47>.
    Found 58-bit comparator not equal for signal <slv_reg47_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg48>.
    Found 58-bit comparator not equal for signal <slv_reg48_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg49>.
    Found 58-bit comparator not equal for signal <slv_reg49_0$cmp_ne0000>.
    Found 58-bit comparator not equal for signal <slv_reg4_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg5>.
    Found 32-bit register for signal <slv_reg50>.
    Found 58-bit comparator not equal for signal <slv_reg50_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg51>.
    Found 58-bit comparator not equal for signal <slv_reg51_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg52>.
    Found 58-bit comparator not equal for signal <slv_reg52_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg53>.
    Found 58-bit comparator not equal for signal <slv_reg53_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg54>.
    Found 58-bit comparator not equal for signal <slv_reg54_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg55>.
    Found 58-bit comparator not equal for signal <slv_reg55_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg56>.
    Found 58-bit comparator not equal for signal <slv_reg56_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg57>.
    Found 58-bit comparator not equal for signal <slv_reg57_0$cmp_ne0000>.
    Found 58-bit comparator not equal for signal <slv_reg5_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg6>.
    Found 58-bit comparator not equal for signal <slv_reg6_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg7>.
    Found 58-bit comparator not equal for signal <slv_reg7_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg8>.
    Found 58-bit comparator not equal for signal <slv_reg8_0$cmp_ne0000>.
    Found 32-bit register for signal <slv_reg9>.
    Found 58-bit comparator not equal for signal <slv_reg9_0$cmp_ne0000>.
    Summary:
	inferred 1856 D-type flip-flop(s).
	inferred 115 Comparator(s).
Unit <user_logic> synthesized.


Synthesizing Unit <or_gate128>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <cs_s_h_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h1<0:1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h0<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h0<2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h<1:2>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_ce_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_s_h<6:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_match_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <addr_out_s_h>.
    Found 3-bit register for signal <cs_out_i>.
    Found 1-bit register for signal <cs_out_s_h<0>>.
    Found 1-bit register for signal <cs_out_s_h0<1>>.
    Found 1-bit register for signal <cs_out_s_h1<2>>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 81-bit register for signal <rdce_out_i>.
    Found 1-bit register for signal <rnw_s_h>.
    Found 81-bit register for signal <wrce_out_i>.
    Summary:
	inferred 178 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <plb_slave_attachment>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <valid_plb_type> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_plb_size> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <start_data_phase> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rdcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_data_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_ce_ld_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_rd_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Register <sl_wrdack_i> equivalent to <sl_wrcomp_i> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrcomp_i> has been removed
    Found 1-bit register for signal <addr_cntl_cs<0>>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 1-bit register for signal <data_timeout>.
    Found 1-bit register for signal <master_id<31>>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 1-bit register for signal <plb_masterid_reg<0>>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_busy>.
    Found 2-bit register for signal <sl_mbusy_i>.
    Found 2-bit register for signal <sl_mrderr_i>.
    Found 2-bit register for signal <sl_mwrerr_i>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Summary:
	inferred 162 D-type flip-flop(s).
Unit <plb_slave_attachment> synthesized.


Synthesizing Unit <plbv46_slave_single>.
    Related source file is "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <plbv46_slave_single> synthesized.


Synthesizing Unit <tetris_vga>.
    Related source file is "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/pcores/tetris_vga_v1_00_a/hdl/vhdl/tetris_vga.vhd".
WARNING:Xst:646 - Signal <ipif_Bus2IP_WrCE<58:63>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_Bus2IP_RdCE<58:64>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_Bus2IP_RNW> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ipif_Bus2IP_Addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <tetris_vga> synthesized.


Synthesizing Unit <system_tetris_vga_0_wrapper>.
    Related source file is "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/tetris_cpu/hdl/system_tetris_vga_0_wrapper.vhd".
Unit <system_tetris_vga_0_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 9-bit subtractor                                      : 1
# Registers                                            : 2047
 1-bit register                                        : 2031
 10-bit register                                       : 1
 11-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 5
 4-bit register                                        : 3
 48-bit register                                       : 2
 7-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 123
 10-bit comparator greatequal                          : 1
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 2
 12-bit comparator less                                : 2
 58-bit comparator equal                               : 58
 58-bit comparator not equal                           : 57
# Multiplexers                                         : 1
 48-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <slv_reg1<0:26>> (without init value) have a constant value of 0 in block <user_logic>.
WARNING:Xst:2677 - Node <addr_out_s_h_7> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_6> of sequential type is unconnected in block <plb_address_decoder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 11-bit adder                                          : 1
 7-bit subtractor                                      : 1
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Registers                                            : 2345
 Flip-Flops                                            : 2345
# Comparators                                          : 123
 10-bit comparator greatequal                          : 1
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 2
 12-bit comparator less                                : 2
 58-bit comparator equal                               : 58
 58-bit comparator not equal                           : 57
# Multiplexers                                         : 1
 48-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <slv_reg1_16> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_15> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_14> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_13> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_12> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <slv_reg1_11> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <pixels_44> in Unit <siggen> is equivalent to the following 7 FFs/Latches, which will be removed : <pixels_38> <pixels_32> <pixels_26> <pixels_20> <pixels_14> <pixels_8> <pixels_2> 
INFO:Xst:2261 - The FF/Latch <pixels_45> in Unit <siggen> is equivalent to the following 7 FFs/Latches, which will be removed : <pixels_39> <pixels_33> <pixels_27> <pixels_21> <pixels_15> <pixels_9> <pixels_3> 
INFO:Xst:2261 - The FF/Latch <pixels_46> in Unit <siggen> is equivalent to the following 7 FFs/Latches, which will be removed : <pixels_40> <pixels_34> <pixels_28> <pixels_22> <pixels_16> <pixels_10> <pixels_4> 
INFO:Xst:2261 - The FF/Latch <pixels_42> in Unit <siggen> is equivalent to the following 7 FFs/Latches, which will be removed : <pixels_36> <pixels_30> <pixels_24> <pixels_18> <pixels_12> <pixels_6> <pixels_0> 
INFO:Xst:2261 - The FF/Latch <pixels_47> in Unit <siggen> is equivalent to the following 7 FFs/Latches, which will be removed : <pixels_41> <pixels_35> <pixels_29> <pixels_23> <pixels_17> <pixels_11> <pixels_5> 
INFO:Xst:2261 - The FF/Latch <pixels_43> in Unit <siggen> is equivalent to the following 7 FFs/Latches, which will be removed : <pixels_37> <pixels_31> <pixels_25> <pixels_19> <pixels_13> <pixels_7> <pixels_1> 
INFO:Xst:2261 - The FF/Latch <addr_cntl_cs_0> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 

Optimizing unit <system_tetris_vga_0_wrapper> ...

Optimizing unit <interrupt_control> ...

Optimizing unit <counter_f> ...

Optimizing unit <vga> ...

Optimizing unit <siggen> ...

Optimizing unit <soft_reset> ...

Optimizing unit <user_logic> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <plb_slave_attachment> ...

Optimizing unit <tetris_vga> ...
WARNING:Xst:1710 - FF/Latch <tetris_vga_0/INTERRUPT_CONTROL_I/irpt_dly1> (without init value) has a constant value of 0 in block <system_tetris_vga_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tetris_vga_0/INTERRUPT_CONTROL_I/irpt_dly2> (without init value) has a constant value of 0 in block <system_tetris_vga_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_31> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_31> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_27> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_26> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_25> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_24> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_23> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_22> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_21> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_20> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_19> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_18> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_17> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_16> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_13> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_79> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_78> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_77> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_76> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_80> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_74> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_69> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_68> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_79> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_78> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_70> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_77> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_59> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_76> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_63> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_58> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_80> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_62> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_74> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_69> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_61> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_68> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_60> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_71> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_66> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_70> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_59> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_63> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_58> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_62> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_61> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_60> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.
WARNING:Xst:2677 - Node <tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_64> of sequential type is unconnected in block <system_tetris_vga_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_11 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_12 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_14 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_15 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_16 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_17 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_20 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_21 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_22 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_23 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_24 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_25 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_26 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_27 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_28 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_29 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_3 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_30 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_31 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_32 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_33 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_34 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_35 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_36 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_37 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_38 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_39 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_40 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_41 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_42 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_43 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_44 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_45 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_47 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_49 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_50 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_51 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_53 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_54 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_55 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_56 has been replicated 2 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_57 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8 has been replicated 1 time(s)
FlipFlop tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2302
 Flip-Flops                                            : 2302

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system_tetris_vga_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 207

Cell Usage :
# BELS                             : 4845
#      GND                         : 1
#      INV                         : 55
#      LUT1                        : 72
#      LUT2                        : 293
#      LUT2_D                      : 2
#      LUT2_L                      : 22
#      LUT3                        : 240
#      LUT3_D                      : 6
#      LUT3_L                      : 55
#      LUT4                        : 2307
#      LUT4_D                      : 55
#      LUT4_L                      : 287
#      MUXCY                       : 1360
#      MUXF5                       : 68
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 2302
#      FD                          : 22
#      FDR                         : 196
#      FDRE                        : 2059
#      FDRS                        : 13
#      FDRSE                       : 5
#      FDS                         : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     2501  out of   4656    53%  
 Number of Slice Flip Flops:           2302  out of   9312    24%  
 Number of 4 input LUTs:               3394  out of   9312    36%  
 Number of IOs:                         207
 Number of bonded IOBs:                   0  out of    232     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                        | Load  |
-----------------------------------+------------------------------------------------------------------------------+-------+
SPLB_Clk                           | NONE(tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31)| 2302  |
-----------------------------------+------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.417ns (Maximum Frequency: 80.534MHz)
   Minimum input arrival time before clock: 3.413ns
   Maximum output required time after clock: 3.371ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 12.417ns (frequency: 80.534MHz)
  Total number of paths / destination ports: 257947 / 6489
-------------------------------------------------------------------------
Delay:               12.417ns (Levels of Logic = 22)
  Source:            tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_52 (FF)
  Destination:       tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_52 to tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            47   0.591   1.271  tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_52 (tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_52)
     LUT4:I3->O            1   0.704   0.000  tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_lut<1> (tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_lut<1>)
     MUXCY:S->O            1   0.464   0.000  tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<1> (tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<2> (tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<3> (tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<4> (tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<5> (tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<6> (tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<7> (tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<8> (tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<9> (tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<10> (tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<11> (tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<12> (tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<13> (tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<14> (tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<14>)
     MUXCY:CI->O          32   0.459   1.297  tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<15> (tetris_vga_0/USER_LOGIC_I/Mcompar_slv_ip2bus_data_cmp_eq0016_cy<15>)
     LUT4:I2->O            1   0.704   0.499  tetris_vga_0/ipif_IP2Bus_Data<9>289 (tetris_vga_0/ipif_IP2Bus_Data<9>289)
     LUT4:I1->O            1   0.704   0.455  tetris_vga_0/ipif_IP2Bus_Data<9>316 (tetris_vga_0/ipif_IP2Bus_Data<9>316)
     LUT3:I2->O            1   0.704   0.424  tetris_vga_0/ipif_IP2Bus_Data<9>327 (tetris_vga_0/ipif_IP2Bus_Data<9>327)
     LUT4:I3->O            1   0.704   0.455  tetris_vga_0/ipif_IP2Bus_Data<9>354 (tetris_vga_0/ipif_IP2Bus_Data<9>354)
     LUT4:I2->O            1   0.704   0.499  tetris_vga_0/ipif_IP2Bus_Data<9>423 (tetris_vga_0/ipif_IP2Bus_Data<9>423)
     LUT4:I1->O            1   0.704   0.000  tetris_vga_0/ipif_IP2Bus_Data<9>445 (tetris_vga_0/ipif_IP2Bus_Data<9>)
     FDR:D                     0.308          tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9
    ----------------------------------------
    Total                     12.417ns (7.517ns logic, 4.900ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 2348 / 2348
-------------------------------------------------------------------------
Offset:              3.413ns (Levels of Logic = 2)
  Source:            SPLB_Rst (PAD)
  Destination:       tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: SPLB_Rst to tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4_D:I0->O          1   0.704   0.499  tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0_or000021 (tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/N5)
     LUT2:I1->O            1   0.704   0.420  tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1_or00001 (tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1_or0000)
     FDR:R                     0.911          tetris_vga_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1
    ----------------------------------------
    Total                      3.413ns (2.494ns logic, 0.919ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 57 / 50
-------------------------------------------------------------------------
Offset:              3.371ns (Levels of Logic = 2)
  Source:            tetris_vga_0/INTERRUPT_CONTROL_I/ipif_irpt_enable_reg_1 (FF)
  Destination:       IP2INTC_Irpt (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: tetris_vga_0/INTERRUPT_CONTROL_I/ipif_irpt_enable_reg_1 to IP2INTC_Irpt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.591   0.762  tetris_vga_0/INTERRUPT_CONTROL_I/ipif_irpt_enable_reg_1 (tetris_vga_0/INTERRUPT_CONTROL_I/ipif_irpt_enable_reg_1)
     LUT4:I0->O            3   0.704   0.610  tetris_vga_0/INTERRUPT_CONTROL_I/ipif_interrupt4 (tetris_vga_0/INTERRUPT_CONTROL_I/ipif_interrupt4)
     LUT3:I1->O            0   0.704   0.000  tetris_vga_0/INTERRUPT_CONTROL_I/ipif_interrupt15 (IP2INTC_Irpt)
    ----------------------------------------
    Total                      3.371ns (1.999ns logic, 1.372ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================


Total REAL time to Xst completion: 69.00 secs
Total CPU time to Xst completion: 67.44 secs
 
--> 


Total memory usage is 3529728 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  160 (   0 filtered)
Number of infos    :    9 (   0 filtered)

