<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86MCTargetDesc.h source code [llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>X86</a>/<a href='./'>MCTargetDesc</a>/<a href='X86MCTargetDesc.h.html'>X86MCTargetDesc.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86MCTargetDesc.h - X86 Target Descriptions -------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file provides X86 specific target descriptions.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_X86_MCTARGETDESC_X86MCTARGETDESC_H">LLVM_LIB_TARGET_X86_MCTARGETDESC_X86MCTARGETDESC_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_X86_MCTARGETDESC_X86MCTARGETDESC_H" data-ref="_M/LLVM_LIB_TARGET_X86_MCTARGETDESC_X86MCTARGETDESC_H">LLVM_LIB_TARGET_X86_MCTARGETDESC_X86MCTARGETDESC_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../include/llvm/MC/MCStreamer.h.html">"llvm/MC/MCStreamer.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/llvm/Support/DataTypes.h.html">"llvm/Support/DataTypes.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../../../include/c++/7/string.html">&lt;string&gt;</a></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="21">21</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCAsmBackend" title='llvm::MCAsmBackend' data-ref="llvm::MCAsmBackend" id="llvm::MCAsmBackend">MCAsmBackend</a>;</td></tr>
<tr><th id="22">22</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter" id="llvm::MCCodeEmitter">MCCodeEmitter</a>;</td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" id="llvm::MCContext">MCContext</a>;</td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo" id="llvm::MCInstrInfo">MCInstrInfo</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <dfn class="type" id="llvm::MCObjectTargetWriter" title='llvm::MCObjectTargetWriter' data-ref="llvm::MCObjectTargetWriter">MCObjectTargetWriter</dfn>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <dfn class="type" id="llvm::MCObjectWriter" title='llvm::MCObjectWriter' data-ref="llvm::MCObjectWriter">MCObjectWriter</dfn>;</td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" id="llvm::MCRegisterInfo">MCRegisterInfo</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo" id="llvm::MCSubtargetInfo">MCSubtargetInfo</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <dfn class="type" id="llvm::MCRelocationInfo" title='llvm::MCRelocationInfo' data-ref="llvm::MCRelocationInfo">MCRelocationInfo</dfn>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="../../../../include/llvm/MC/MCTargetOptions.h.html#llvm::MCTargetOptions" title='llvm::MCTargetOptions' data-ref="llvm::MCTargetOptions" id="llvm::MCTargetOptions">MCTargetOptions</a>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target" id="llvm::Target">Target</a>;</td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" id="llvm::Triple">Triple</a>;</td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" id="llvm::StringRef">StringRef</a>;</td></tr>
<tr><th id="34">34</th><td><b>class</b> <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" id="llvm::raw_ostream">raw_ostream</a>;</td></tr>
<tr><th id="35">35</th><td><b>class</b> <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_pwrite_stream" title='llvm::raw_pwrite_stream' data-ref="llvm::raw_pwrite_stream" id="llvm::raw_pwrite_stream">raw_pwrite_stream</a>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i class="doc">/// Flavour of dwarf regnumbers</i></td></tr>
<tr><th id="38">38</th><td><i class="doc">///</i></td></tr>
<tr><th id="39">39</th><td><b>namespace</b> <span class="namespace">DWARFFlavour</span> {</td></tr>
<tr><th id="40">40</th><td>  <b>enum</b> {</td></tr>
<tr><th id="41">41</th><td>    <dfn class="enum" id="llvm::DWARFFlavour::X86_64" title='llvm::DWARFFlavour::X86_64' data-ref="llvm::DWARFFlavour::X86_64">X86_64</dfn> = <var>0</var>, <dfn class="enum" id="llvm::DWARFFlavour::X86_32_DarwinEH" title='llvm::DWARFFlavour::X86_32_DarwinEH' data-ref="llvm::DWARFFlavour::X86_32_DarwinEH">X86_32_DarwinEH</dfn> = <var>1</var>, <dfn class="enum" id="llvm::DWARFFlavour::X86_32_Generic" title='llvm::DWARFFlavour::X86_32_Generic' data-ref="llvm::DWARFFlavour::X86_32_Generic">X86_32_Generic</dfn> = <var>2</var></td></tr>
<tr><th id="42">42</th><td>  };</td></tr>
<tr><th id="43">43</th><td>}</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i class="doc">///  Native X86 register numbers</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">///</i></td></tr>
<tr><th id="47">47</th><td><b>namespace</b> <span class="namespace">N86</span> {</td></tr>
<tr><th id="48">48</th><td>  <b>enum</b> {</td></tr>
<tr><th id="49">49</th><td>    <dfn class="enum" id="llvm::N86::EAX" title='llvm::N86::EAX' data-ref="llvm::N86::EAX">EAX</dfn> = <var>0</var>, <dfn class="enum" id="llvm::N86::ECX" title='llvm::N86::ECX' data-ref="llvm::N86::ECX">ECX</dfn> = <var>1</var>, <dfn class="enum" id="llvm::N86::EDX" title='llvm::N86::EDX' data-ref="llvm::N86::EDX">EDX</dfn> = <var>2</var>, <dfn class="enum" id="llvm::N86::EBX" title='llvm::N86::EBX' data-ref="llvm::N86::EBX">EBX</dfn> = <var>3</var>, <dfn class="enum" id="llvm::N86::ESP" title='llvm::N86::ESP' data-ref="llvm::N86::ESP">ESP</dfn> = <var>4</var>, <dfn class="enum" id="llvm::N86::EBP" title='llvm::N86::EBP' data-ref="llvm::N86::EBP">EBP</dfn> = <var>5</var>, <dfn class="enum" id="llvm::N86::ESI" title='llvm::N86::ESI' data-ref="llvm::N86::ESI">ESI</dfn> = <var>6</var>, <dfn class="enum" id="llvm::N86::EDI" title='llvm::N86::EDI' data-ref="llvm::N86::EDI">EDI</dfn> = <var>7</var></td></tr>
<tr><th id="50">50</th><td>  };</td></tr>
<tr><th id="51">51</th><td>}</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><b>namespace</b> <span class="namespace">X86_MC</span> {</td></tr>
<tr><th id="54">54</th><td><span class="namespace">std::</span><a class="typedef" href="../../../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="decl" id="_ZN4llvm6X86_MC14ParseX86TripleERKNS_6TripleE" title='llvm::X86_MC::ParseX86Triple' data-ref="_ZN4llvm6X86_MC14ParseX86TripleERKNS_6TripleE">ParseX86Triple</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col1 decl" id="1TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="1TT">TT</dfn>);</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm6X86_MC18getDwarfRegFlavourERKNS_6TripleEb" title='llvm::X86_MC::getDwarfRegFlavour' data-ref="_ZN4llvm6X86_MC18getDwarfRegFlavourERKNS_6TripleEb">getDwarfRegFlavour</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col2 decl" id="2TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="2TT">TT</dfn>, <em>bool</em> <dfn class="local col3 decl" id="3isEH" title='isEH' data-type='bool' data-ref="3isEH">isEH</dfn>);</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm6X86_MC28initLLVMToSEHAndCVRegMappingEPNS_14MCRegisterInfoE" title='llvm::X86_MC::initLLVMToSEHAndCVRegMapping' data-ref="_ZN4llvm6X86_MC28initLLVMToSEHAndCVRegMappingEPNS_14MCRegisterInfoE">initLLVMToSEHAndCVRegMapping</dfn>(<a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col4 decl" id="4MRI" title='MRI' data-type='llvm::MCRegisterInfo *' data-ref="4MRI">MRI</dfn>);</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i class="doc">/// Create a X86 MCSubtargetInfo instance. This is exposed so Asm parser, etc.</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">/// do not need to go through TargetRegistry.</i></td></tr>
<tr><th id="62">62</th><td><a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *<dfn class="decl" id="_ZN4llvm6X86_MC24createX86MCSubtargetInfoERKNS_6TripleENS_9StringRefES4_" title='llvm::X86_MC::createX86MCSubtargetInfo' data-ref="_ZN4llvm6X86_MC24createX86MCSubtargetInfoERKNS_6TripleENS_9StringRefES4_">createX86MCSubtargetInfo</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col5 decl" id="5TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="5TT">TT</dfn>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="6CPU" title='CPU' data-type='llvm::StringRef' data-ref="6CPU">CPU</dfn>,</td></tr>
<tr><th id="63">63</th><td>                                          <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="7FS" title='FS' data-type='llvm::StringRef' data-ref="7FS">FS</dfn>);</td></tr>
<tr><th id="64">64</th><td>}</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a> *<dfn class="decl" id="_ZN4llvm22createX86MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createX86MCCodeEmitter' data-ref="_ZN4llvm22createX86MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createX86MCCodeEmitter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col8 decl" id="8MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="8MCII">MCII</dfn>,</td></tr>
<tr><th id="67">67</th><td>                                      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col9 decl" id="9MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="9MRI">MRI</dfn>,</td></tr>
<tr><th id="68">68</th><td>                                      <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col0 decl" id="10Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="10Ctx">Ctx</dfn>);</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCAsmBackend" title='llvm::MCAsmBackend' data-ref="llvm::MCAsmBackend">MCAsmBackend</a> *<dfn class="decl" id="_ZN4llvm22createX86_32AsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE" title='llvm::createX86_32AsmBackend' data-ref="_ZN4llvm22createX86_32AsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE">createX86_32AsmBackend</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> &amp;<dfn class="local col1 decl" id="11T" title='T' data-type='const llvm::Target &amp;' data-ref="11T">T</dfn>,</td></tr>
<tr><th id="71">71</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="12STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="12STI">STI</dfn>,</td></tr>
<tr><th id="72">72</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col3 decl" id="13MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="13MRI">MRI</dfn>,</td></tr>
<tr><th id="73">73</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCTargetOptions.h.html#llvm::MCTargetOptions" title='llvm::MCTargetOptions' data-ref="llvm::MCTargetOptions">MCTargetOptions</a> &amp;<dfn class="local col4 decl" id="14Options" title='Options' data-type='const llvm::MCTargetOptions &amp;' data-ref="14Options">Options</dfn>);</td></tr>
<tr><th id="74">74</th><td><a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCAsmBackend" title='llvm::MCAsmBackend' data-ref="llvm::MCAsmBackend">MCAsmBackend</a> *<dfn class="decl" id="_ZN4llvm22createX86_64AsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE" title='llvm::createX86_64AsmBackend' data-ref="_ZN4llvm22createX86_64AsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE">createX86_64AsmBackend</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> &amp;<dfn class="local col5 decl" id="15T" title='T' data-type='const llvm::Target &amp;' data-ref="15T">T</dfn>,</td></tr>
<tr><th id="75">75</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="16STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="16STI">STI</dfn>,</td></tr>
<tr><th id="76">76</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col7 decl" id="17MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="17MRI">MRI</dfn>,</td></tr>
<tr><th id="77">77</th><td>                                     <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCTargetOptions.h.html#llvm::MCTargetOptions" title='llvm::MCTargetOptions' data-ref="llvm::MCTargetOptions">MCTargetOptions</a> &amp;<dfn class="local col8 decl" id="18Options" title='Options' data-type='const llvm::MCTargetOptions &amp;' data-ref="18Options">Options</dfn>);</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i class="doc">/// Implements X86-only directives for assembly emission.</i></td></tr>
<tr><th id="80">80</th><td><a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCTargetStreamer" title='llvm::MCTargetStreamer' data-ref="llvm::MCTargetStreamer">MCTargetStreamer</a> *<dfn class="decl" id="_ZN4llvm26createX86AsmTargetStreamerERNS_10MCStreamerERNS_21formatted_raw_ostreamERKNS_12MCAsmBackendEPNS_13MCInstPrinterEb" title='llvm::createX86AsmTargetStreamer' data-ref="_ZN4llvm26createX86AsmTargetStreamerERNS_10MCStreamerERNS_21formatted_raw_ostreamERKNS_12MCAsmBackendEPNS_13MCInstPrinterEb">createX86AsmTargetStreamer</dfn>(<a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> &amp;<dfn class="local col9 decl" id="19S" title='S' data-type='llvm::MCStreamer &amp;' data-ref="19S">S</dfn>,</td></tr>
<tr><th id="81">81</th><td>                                             <a class="type" href="../../../../include/llvm/Support/FormattedStream.h.html#llvm::formatted_raw_ostream" title='llvm::formatted_raw_ostream' data-ref="llvm::formatted_raw_ostream">formatted_raw_ostream</a> &amp;<dfn class="local col0 decl" id="20OS" title='OS' data-type='llvm::formatted_raw_ostream &amp;' data-ref="20OS">OS</dfn>,</td></tr>
<tr><th id="82">82</th><td>                                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCAsmBackend" title='llvm::MCAsmBackend' data-ref="llvm::MCAsmBackend">MCAsmBackend</a> &amp;<dfn class="local col1 decl" id="21MAB" title='MAB' data-type='const llvm::MCAsmBackend &amp;' data-ref="21MAB">MAB</dfn>,</td></tr>
<tr><th id="83">83</th><td>                                             <a class="type" href="../../../../include/llvm/MC/MCInstPrinter.h.html#llvm::MCInstPrinter" title='llvm::MCInstPrinter' data-ref="llvm::MCInstPrinter">MCInstPrinter</a> *<dfn class="local col2 decl" id="22InstPrint" title='InstPrint' data-type='llvm::MCInstPrinter *' data-ref="22InstPrint">InstPrint</dfn>,</td></tr>
<tr><th id="84">84</th><td>                                             <em>bool</em> <dfn class="local col3 decl" id="23isVerboseAsm" title='isVerboseAsm' data-type='bool' data-ref="23isVerboseAsm">isVerboseAsm</dfn>);</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i class="doc">/// Implements X86-only directives for object files.</i></td></tr>
<tr><th id="87">87</th><td><a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCTargetStreamer" title='llvm::MCTargetStreamer' data-ref="llvm::MCTargetStreamer">MCTargetStreamer</a> *<dfn class="decl" id="_ZN4llvm29createX86ObjectTargetStreamerERNS_10MCStreamerERKNS_15MCSubtargetInfoE" title='llvm::createX86ObjectTargetStreamer' data-ref="_ZN4llvm29createX86ObjectTargetStreamerERNS_10MCStreamerERKNS_15MCSubtargetInfoE">createX86ObjectTargetStreamer</dfn>(<a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> &amp;<dfn class="local col4 decl" id="24OS" title='OS' data-type='llvm::MCStreamer &amp;' data-ref="24OS">OS</dfn>,</td></tr>
<tr><th id="88">88</th><td>                                                <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="25STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="25STI">STI</dfn>);</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i class="doc">/// Construct an X86 Windows COFF machine code streamer which will generate</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">/// PE/COFF format object files.</i></td></tr>
<tr><th id="92">92</th><td><i class="doc">///</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">/// Takes ownership of<span class="command"> \p</span> <span class="arg">AB</span> and<span class="command"> \p</span> <span class="arg">CE.</span></i></td></tr>
<tr><th id="94">94</th><td><a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> *<dfn class="decl" id="_ZN4llvm24createX86WinCOFFStreamerERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EEOS2_INS_14MCObjectWriterES4_IS8_EEOS2_INS_3806464" title='llvm::createX86WinCOFFStreamer' data-ref="_ZN4llvm24createX86WinCOFFStreamerERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EEOS2_INS_14MCObjectWriterES4_IS8_EEOS2_INS_3806464">createX86WinCOFFStreamer</dfn>(<a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col6 decl" id="26C" title='C' data-type='llvm::MCContext &amp;' data-ref="26C">C</dfn>,</td></tr>
<tr><th id="95">95</th><td>                                     <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCAsmBackend" title='llvm::MCAsmBackend' data-ref="llvm::MCAsmBackend">MCAsmBackend</a>&gt; &amp;&amp;<dfn class="local col7 decl" id="27AB" title='AB' data-type='std::unique_ptr&lt;MCAsmBackend&gt; &amp;&amp;' data-ref="27AB">AB</dfn>,</td></tr>
<tr><th id="96">96</th><td>                                     <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::MCObjectWriter" title='llvm::MCObjectWriter' data-ref="llvm::MCObjectWriter">MCObjectWriter</a>&gt; &amp;&amp;<dfn class="local col8 decl" id="28OW" title='OW' data-type='std::unique_ptr&lt;MCObjectWriter&gt; &amp;&amp;' data-ref="28OW">OW</dfn>,</td></tr>
<tr><th id="97">97</th><td>                                     <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a>&gt; &amp;&amp;<dfn class="local col9 decl" id="29CE" title='CE' data-type='std::unique_ptr&lt;MCCodeEmitter&gt; &amp;&amp;' data-ref="29CE">CE</dfn>,</td></tr>
<tr><th id="98">98</th><td>                                     <em>bool</em> <dfn class="local col0 decl" id="30RelaxAll" title='RelaxAll' data-type='bool' data-ref="30RelaxAll">RelaxAll</dfn>,</td></tr>
<tr><th id="99">99</th><td>                                     <em>bool</em> <dfn class="local col1 decl" id="31IncrementalLinkerCompatible" title='IncrementalLinkerCompatible' data-type='bool' data-ref="31IncrementalLinkerCompatible">IncrementalLinkerCompatible</dfn>);</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i class="doc">/// Construct an X86 Mach-O object writer.</i></td></tr>
<tr><th id="102">102</th><td><span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::MCObjectTargetWriter" title='llvm::MCObjectTargetWriter' data-ref="llvm::MCObjectTargetWriter">MCObjectTargetWriter</a>&gt;</td></tr>
<tr><th id="103">103</th><td><dfn class="decl" id="_ZN4llvm25createX86MachObjectWriterEbjj" title='llvm::createX86MachObjectWriter' data-ref="_ZN4llvm25createX86MachObjectWriterEbjj">createX86MachObjectWriter</dfn>(<em>bool</em> <dfn class="local col2 decl" id="32Is64Bit" title='Is64Bit' data-type='bool' data-ref="32Is64Bit">Is64Bit</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="33CPUType" title='CPUType' data-type='uint32_t' data-ref="33CPUType">CPUType</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="34CPUSubtype" title='CPUSubtype' data-type='uint32_t' data-ref="34CPUSubtype">CPUSubtype</dfn>);</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><i class="doc">/// Construct an X86 ELF object writer.</i></td></tr>
<tr><th id="106">106</th><td><span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::MCObjectTargetWriter" title='llvm::MCObjectTargetWriter' data-ref="llvm::MCObjectTargetWriter">MCObjectTargetWriter</a>&gt;</td></tr>
<tr><th id="107">107</th><td><dfn class="decl" id="_ZN4llvm24createX86ELFObjectWriterEbht" title='llvm::createX86ELFObjectWriter' data-ref="_ZN4llvm24createX86ELFObjectWriterEbht">createX86ELFObjectWriter</dfn>(<em>bool</em> <dfn class="local col5 decl" id="35IsELF64" title='IsELF64' data-type='bool' data-ref="35IsELF64">IsELF64</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="36OSABI" title='OSABI' data-type='uint8_t' data-ref="36OSABI">OSABI</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="37EMachine" title='EMachine' data-type='uint16_t' data-ref="37EMachine">EMachine</dfn>);</td></tr>
<tr><th id="108">108</th><td><i class="doc">/// Construct an X86 Win COFF object writer.</i></td></tr>
<tr><th id="109">109</th><td><span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::MCObjectTargetWriter" title='llvm::MCObjectTargetWriter' data-ref="llvm::MCObjectTargetWriter">MCObjectTargetWriter</a>&gt;</td></tr>
<tr><th id="110">110</th><td><dfn class="decl" id="_ZN4llvm28createX86WinCOFFObjectWriterEb" title='llvm::createX86WinCOFFObjectWriter' data-ref="_ZN4llvm28createX86WinCOFFObjectWriterEb">createX86WinCOFFObjectWriter</dfn>(<em>bool</em> <dfn class="local col8 decl" id="38Is64Bit" title='Is64Bit' data-type='bool' data-ref="38Is64Bit">Is64Bit</dfn>);</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><i class="doc">/// Returns the sub or super register of a specific X86 register.</i></td></tr>
<tr><th id="113">113</th><td><i class="doc">/// e.g. getX86SubSuperRegister(X86::EAX, 16) returns X86::AX.</i></td></tr>
<tr><th id="114">114</th><td><i class="doc">/// Aborts on error.</i></td></tr>
<tr><th id="115">115</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm22getX86SubSuperRegisterEjjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterEjjb">getX86SubSuperRegister</dfn>(<em>unsigned</em>, <em>unsigned</em>, <em>bool</em> <dfn class="local col9 decl" id="39High" title='High' data-type='bool' data-ref="39High">High</dfn>=<b>false</b>);</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><i class="doc">/// Returns the sub or super register of a specific X86 register.</i></td></tr>
<tr><th id="118">118</th><td><i class="doc">/// Like getX86SubSuperRegister() but returns 0 on error.</i></td></tr>
<tr><th id="119">119</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm28getX86SubSuperRegisterOrZeroEjjb" title='llvm::getX86SubSuperRegisterOrZero' data-ref="_ZN4llvm28getX86SubSuperRegisterOrZeroEjjb">getX86SubSuperRegisterOrZero</dfn>(<em>unsigned</em>, <em>unsigned</em>,</td></tr>
<tr><th id="120">120</th><td>                                      <em>bool</em> <dfn class="local col0 decl" id="40High" title='High' data-type='bool' data-ref="40High">High</dfn> = <b>false</b>);</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>} <i>// End llvm namespace</i></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i>// Defines symbolic names for X86 registers.  This defines a mapping from</i></td></tr>
<tr><th id="126">126</th><td><i>// register name to register number.</i></td></tr>
<tr><th id="127">127</th><td><i>//</i></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_ENUM" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</dfn></u></td></tr>
<tr><th id="129">129</th><td><u>#include <span class='error' title="&apos;X86GenRegisterInfo.inc&apos; file not found">"X86GenRegisterInfo.inc"</span></u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i>// Defines symbolic names for the X86 instructions.</i></td></tr>
<tr><th id="132">132</th><td><i>//</i></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_ENUM" data-ref="_M/GET_INSTRINFO_ENUM">GET_INSTRINFO_ENUM</dfn></u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_MC_HELPER_DECLS" data-ref="_M/GET_INSTRINFO_MC_HELPER_DECLS">GET_INSTRINFO_MC_HELPER_DECLS</dfn></u></td></tr>
<tr><th id="135">135</th><td><u>#include "X86GenInstrInfo.inc"</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_ENUM" data-ref="_M/GET_SUBTARGETINFO_ENUM">GET_SUBTARGETINFO_ENUM</dfn></u></td></tr>
<tr><th id="138">138</th><td><u>#include "X86GenSubtargetInfo.inc"</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="141">141</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../AsmParser/X86AsmParser.cpp.html'>llvm/llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
