vendor_name = ModelSim
source_file = 1, /home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/Demux.vhd
source_file = 1, /home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/Waveform.vwf
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/juniorcampos/Documentos/VHDL/Aula8Exercicio1/withSelect/db/Demux.cbx.xml
design_name = hard_block
design_name = DEMUX
instance = comp, \O1~output\, O1~output, DEMUX, 1
instance = comp, \O2~output\, O2~output, DEMUX, 1
instance = comp, \O3~output\, O3~output, DEMUX, 1
instance = comp, \O4~output\, O4~output, DEMUX, 1
instance = comp, \A1~input\, A1~input, DEMUX, 1
instance = comp, \S0~input\, S0~input, DEMUX, 1
instance = comp, \S1~input\, S1~input, DEMUX, 1
instance = comp, \O1~0\, O1~0, DEMUX, 1
instance = comp, \O2~0\, O2~0, DEMUX, 1
instance = comp, \O3~0\, O3~0, DEMUX, 1
instance = comp, \O4~0\, O4~0, DEMUX, 1
