<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file cal_shou_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: E:/Diamond_3.13/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Fri Mar 07 21:32:34 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o cal_shou_impl1.tw1 -gui cal_shou_impl1_map.ncd cal_shou_impl1.prf 
Design file:     cal_shou_impl1_map.ncd
Preference file: cal_shou_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY NET "clk_c" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   26.736MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   63.890MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_c" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 45.930ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              parser_inst/operand2_i1  (from clk_c +)
   Destination:    FF         Data in        alu_inst/result__i1  (to clk_c +)

   Delay:              37.237ns  (53.6% logic, 46.4% route), 30 logic levels.

 Constraint Details:

     37.237ns physical path delay SLICE_776 to alu_inst/SLICE_164 meets
     83.333ns delay constraint less
      0.166ns DIN_SET requirement (totaling 83.167ns) by 45.930ns

 Physical Path Details:

      Data path SLICE_776 to alu_inst/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452  SLICE_776.CLK to   SLICE_776.Q1 SLICE_776 (from clk_c)
ROUTE        26   e 1.234   SLICE_776.Q1 to *t/SLICE_67.B1 operand2_1
C1TOFCO_DE  ---     0.889 *t/SLICE_67.B1 to */SLICE_67.FCO alu_inst/SLICE_67
ROUTE         1   e 0.001 */SLICE_67.FCO to */SLICE_62.FCI alu_inst/n12791
FCITOFCO_D  ---     0.162 */SLICE_62.FCI to */SLICE_62.FCO alu_inst/SLICE_62
ROUTE         1   e 0.001 */SLICE_62.FCO to */SLICE_60.FCI alu_inst/n12792
FCITOF0_DE  ---     0.585 */SLICE_60.FCI to *t/SLICE_60.F0 alu_inst/SLICE_60
ROUTE         9   e 1.234 *t/SLICE_60.F0 to *t/SLICE_36.B0 alu_inst/n99
C0TOFCO_DE  ---     1.023 *t/SLICE_36.B0 to */SLICE_36.FCO alu_inst/SLICE_36
ROUTE         1   e 0.001 */SLICE_36.FCO to *SLICE_143.FCI alu_inst/n12740
FCITOF0_DE  ---     0.585 *SLICE_143.FCI to */SLICE_143.F0 alu_inst/SLICE_143
ROUTE         1   e 1.234 */SLICE_143.F0 to *t/SLICE_43.C0 alu_inst/n2089
C0TOFCO_DE  ---     1.023 *t/SLICE_43.C0 to */SLICE_43.FCO alu_inst/SLICE_43
ROUTE         1   e 0.001 */SLICE_43.FCO to */SLICE_42.FCI alu_inst/n12736
FCITOF0_DE  ---     0.585 */SLICE_42.FCI to *t/SLICE_42.F0 alu_inst/SLICE_42
ROUTE        11   e 1.234 *t/SLICE_42.F0 to */SLICE_141.A1 alu_inst/n114
C1TOFCO_DE  ---     0.889 */SLICE_141.A1 to *SLICE_141.FCO alu_inst/SLICE_141
ROUTE         1   e 0.001 *SLICE_141.FCO to *SLICE_126.FCI alu_inst/n12745
FCITOF0_DE  ---     0.585 *SLICE_126.FCI to */SLICE_126.F0 alu_inst/SLICE_126
ROUTE         2   e 1.234 */SLICE_126.F0 to *t/SLICE_72.A1 alu_inst/n2085
C1TOFCO_DE  ---     0.889 *t/SLICE_72.A1 to */SLICE_72.FCO alu_inst/SLICE_72
ROUTE         1   e 0.001 */SLICE_72.FCO to */SLICE_71.FCI alu_inst/n12716
FCITOF0_DE  ---     0.585 */SLICE_71.FCI to *t/SLICE_71.F0 alu_inst/SLICE_71
ROUTE         1   e 1.234 *t/SLICE_71.F0 to *t/SLICE_53.C0 alu_inst/n1990
C0TOFCO_DE  ---     1.023 *t/SLICE_53.C0 to */SLICE_53.FCO alu_inst/SLICE_53
ROUTE         1   e 0.001 */SLICE_53.FCO to */SLICE_52.FCI alu_inst/n12696
FCITOF1_DE  ---     0.643 */SLICE_52.FCI to *t/SLICE_52.F1 alu_inst/SLICE_52
ROUTE         2   e 1.234 *t/SLICE_52.F1 to */SLICE_106.A0 alu_inst/n1996
C0TOFCO_DE  ---     1.023 */SLICE_106.A0 to *SLICE_106.FCO alu_inst/SLICE_106
ROUTE         1   e 0.001 *SLICE_106.FCO to *SLICE_105.FCI alu_inst/n12685
FCITOF0_DE  ---     0.585 *SLICE_105.FCI to */SLICE_105.F0 alu_inst/SLICE_105
ROUTE         1   e 1.234 */SLICE_105.F0 to   SLICE_933.B0 n1953
CTOF_DEL    ---     0.495   SLICE_933.B0 to   SLICE_933.F0 SLICE_933
ROUTE        17   e 1.234   SLICE_933.F0 to *t/SLICE_83.B1 n16868
C1TOFCO_DE  ---     0.889 *t/SLICE_83.B1 to */SLICE_83.FCO alu_inst/SLICE_83
ROUTE         1   e 0.001 */SLICE_83.FCO to */SLICE_82.FCI alu_inst/n12777
FCITOFCO_D  ---     0.162 */SLICE_82.FCI to */SLICE_82.FCO alu_inst/SLICE_82
ROUTE         1   e 0.001 */SLICE_82.FCO to */SLICE_80.FCI alu_inst/n12778
FCITOFCO_D  ---     0.162 */SLICE_80.FCI to */SLICE_80.FCO alu_inst/SLICE_80
ROUTE         1   e 0.001 */SLICE_80.FCO to */SLICE_79.FCI alu_inst/n12779
FCITOFCO_D  ---     0.162 */SLICE_79.FCI to */SLICE_79.FCO alu_inst/SLICE_79
ROUTE         1   e 0.001 */SLICE_79.FCO to */SLICE_78.FCI alu_inst/n12780
FCITOF0_DE  ---     0.585 */SLICE_78.FCI to *t/SLICE_78.F0 alu_inst/SLICE_78
ROUTE         2   e 1.234 *t/SLICE_78.F0 to   SLICE_675.B0 n2012
CTOF_DEL    ---     0.495   SLICE_675.B0 to   SLICE_675.F0 SLICE_675
ROUTE        16   e 1.234   SLICE_675.F0 to */SLICE_108.B1 n16867
C1TOFCO_DE  ---     0.889 */SLICE_108.B1 to *SLICE_108.FCO alu_inst/SLICE_108
ROUTE         1   e 0.001 *SLICE_108.FCO to *SLICE_100.FCI alu_inst/n12764
FCITOF0_DE  ---     0.585 *SLICE_100.FCI to */SLICE_100.F0 alu_inst/SLICE_100
ROUTE         1   e 1.234 */SLICE_100.F0 to */SLICE_112.C0 alu_inst/n2055
C0TOFCO_DE  ---     1.023 */SLICE_112.C0 to *SLICE_112.FCO alu_inst/SLICE_112
ROUTE         1   e 0.001 *SLICE_112.FCO to *SLICE_111.FCI alu_inst/n12760
FCITOF1_DE  ---     0.643 *SLICE_111.FCI to */SLICE_111.F1 alu_inst/SLICE_111
ROUTE         2   e 1.234 */SLICE_111.F1 to *t/SLICE_93.A0 alu_inst/n2061
C0TOFCO_DE  ---     1.023 *t/SLICE_93.A0 to */SLICE_93.FCO alu_inst/SLICE_93
ROUTE         1   e 0.001 */SLICE_93.FCO to */SLICE_91.FCI alu_inst/n12771
FCITOF0_DE  ---     0.585 */SLICE_91.FCI to *t/SLICE_91.F0 alu_inst/SLICE_91
ROUTE         1   e 1.234 *t/SLICE_91.F0 to */SLICE_164.B1 alu_inst/n2031
CTOOFX_DEL  ---     0.721 */SLICE_164.B1 to *LICE_164.OFX0 alu_inst/SLICE_164
ROUTE         1   e 0.001 *LICE_164.OFX0 to *SLICE_164.DI0 alu_inst/n15678 (to clk_c)
                  --------
                   37.237   (53.6% logic, 46.4% route), 30 logic levels.

Report:   26.736MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 5.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/lcd_show_char_inst/rom_addr_i0_i1  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/lcd_show_char_inst/temp_i3  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:              15.486ns  (33.1% logic, 66.9% route), 10 logic levels.

 Constraint Details:

     15.486ns physical path delay spi_lcd_inst/lcd_show_char_inst/SLICE_12 to spi_lcd_inst/lcd_show_char_inst/SLICE_246 meets
     20.833ns delay constraint less
      0.166ns DIN_SET requirement (totaling 20.667ns) by 5.181ns

 Physical Path Details:

      Data path spi_lcd_inst/lcd_show_char_inst/SLICE_12 to spi_lcd_inst/lcd_show_char_inst/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452 */SLICE_12.CLK to *t/SLICE_12.Q0 spi_lcd_inst/lcd_show_char_inst/SLICE_12 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE       386   e 1.234 *t/SLICE_12.Q0 to */SLICE_754.B0 spi_lcd_inst/lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.495 */SLICE_754.B0 to */SLICE_754.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_754
ROUTE         6   e 1.234 */SLICE_754.F0 to */SLICE_673.D1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n17036
CTOF_DEL    ---     0.495 */SLICE_673.D1 to */SLICE_673.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_673
ROUTE         3   e 1.234 */SLICE_673.F1 to */SLICE_719.B1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n2298
CTOF_DEL    ---     0.495 */SLICE_719.B1 to */SLICE_719.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_719
ROUTE         1   e 1.234 */SLICE_719.F1 to */SLICE_721.B0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n16559
CTOF_DEL    ---     0.495 */SLICE_721.B0 to */SLICE_721.F0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_721
ROUTE         1   e 0.480 */SLICE_721.F0 to */SLICE_721.B1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n16563
CTOF_DEL    ---     0.495 */SLICE_721.B1 to */SLICE_721.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_721
ROUTE         1   e 1.234 */SLICE_721.F1 to */SLICE_948.B1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n16564
CTOF_DEL    ---     0.495 */SLICE_948.B1 to */SLICE_948.F1 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/SLICE_948
ROUTE         1   e 1.234 */SLICE_948.F1 to */SLICE_416.A0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/n14810
CTOOFX_DEL  ---     0.721 */SLICE_416.A0 to *LICE_416.OFX0 spi_lcd_inst/lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i3070/SLICE_416
ROUTE         1   e 1.234 *LICE_416.OFX0 to */SLICE_898.C0 spi_lcd_inst/lcd_show_char_inst/n3070_adj_1045
CTOF_DEL    ---     0.495 */SLICE_898.C0 to */SLICE_898.F0 spi_lcd_inst/lcd_show_char_inst/SLICE_898
ROUTE         1   e 1.234 */SLICE_898.F0 to */SLICE_246.D1 spi_lcd_inst/lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.495 */SLICE_246.D1 to */SLICE_246.F1 spi_lcd_inst/lcd_show_char_inst/SLICE_246
ROUTE         1   e 0.001 */SLICE_246.F1 to *SLICE_246.DI1 spi_lcd_inst/lcd_show_char_inst/temp_7_N_590_3 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                   15.486   (33.1% logic, 66.9% route), 10 logic levels.

Report:   63.890MHz is the maximum frequency for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 12.000000 MHz ;   |   12.000 MHz|   26.736 MHz|  30  
                                        |             |             |
FREQUENCY NET                           |             |             |
"spi_lcd_inst/sys_clk_50MHz" 48.000000  |             |             |
MHz ;                                   |   48.000 MHz|   63.890 MHz|  10  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: spi_lcd_inst/sys_clk_50MHz   Source: spi_lcd_inst/pll_u1/PLLInst_0.CLKOP   Loads: 133
   Covered under: FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz ;   Transfers: 29

Clock Domain: clk_c   Source: clk.PAD   Loads: 55
   Covered under: FREQUENCY NET "clk_c" 12.000000 MHz ;


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 2 nets, and 7141 connections (97.74% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Fri Mar 07 21:32:34 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o cal_shou_impl1.tw1 -gui cal_shou_impl1_map.ncd cal_shou_impl1.prf 
Design file:     cal_shou_impl1_map.ncd
Preference file: cal_shou_impl1.prf
Device,speed:    LCMXO2-4000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_c" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_1' Target='right'>FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_c" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx_inst/rx_data_i0_i1  (from clk_c +)
   Destination:    FF         Data in        uart_rx_inst/rx_data_i0_i0  (to clk_c +)

   Delay:               0.332ns  (40.1% logic, 59.9% route), 1 logic levels.

 Constraint Details:

      0.332ns physical path delay SLICE_129 to SLICE_129 meets
     -0.019ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.019ns) by 0.351ns

 Physical Path Details:

      Data path SLICE_129 to SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133  SLICE_129.CLK to   SLICE_129.Q1 SLICE_129 (from clk_c)
ROUTE         2   e 0.199   SLICE_129.Q1 to   SLICE_129.M0 uart_rx_inst/rx_data_1_adj_798 (to clk_c)
                  --------
                    0.332   (40.1% logic, 59.9% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_1"></A>Preference: FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_lcd_inst/show_string_number_ctrl_inst/cnt_ascii_num_FSM_i6  (from spi_lcd_inst/sys_clk_50MHz +)
   Destination:    FF         Data in        spi_lcd_inst/show_string_number_ctrl_inst/cnt_ascii_num_FSM_i7  (to spi_lcd_inst/sys_clk_50MHz +)

   Delay:               0.332ns  (40.1% logic, 59.9% route), 1 logic levels.

 Constraint Details:

      0.332ns physical path delay SLICE_677 to SLICE_677 meets
     -0.019ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.019ns) by 0.351ns

 Physical Path Details:

      Data path SLICE_677 to SLICE_677:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133  SLICE_677.CLK to   SLICE_677.Q0 SLICE_677 (from spi_lcd_inst/sys_clk_50MHz)
ROUTE         1   e 0.199   SLICE_677.Q0 to   SLICE_677.M1 spi_lcd_inst/show_string_number_ctrl_inst/n746 (to spi_lcd_inst/sys_clk_50MHz)
                  --------
                    0.332   (40.1% logic, 59.9% route), 1 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 12.000000 MHz ;   |     0.000 ns|     0.351 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"spi_lcd_inst/sys_clk_50MHz" 48.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.351 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: spi_lcd_inst/sys_clk_50MHz   Source: spi_lcd_inst/pll_u1/PLLInst_0.CLKOP   Loads: 133
   Covered under: FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "spi_lcd_inst/sys_clk_50MHz" 48.000000 MHz ;   Transfers: 29

Clock Domain: clk_c   Source: clk.PAD   Loads: 55
   Covered under: FREQUENCY NET "clk_c" 12.000000 MHz ;


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 2 nets, and 7299 connections (99.90% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
