Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul 28 01:10:50 2020
| Host         : SQ-20180811MLNB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: seg_inst/clk_1k_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.906        0.000                      0                 1495        0.072        0.000                      0                 1495        3.000        0.000                       0                   756  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       30.906        0.000                      0                 1495        0.072        0.000                      0                 1495       19.500        0.000                       0                   752  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  pll_clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  pll_clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll_clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll_clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll_clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  pll_clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.906ns  (required time - arrival time)
  Source:                 snake_ctrl_inst/move_speed_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            snake_ctrl_inst/body_x_reg[1][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 2.343ns (27.928%)  route 6.047ns (72.072%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 37.943 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.560    -2.438    snake_ctrl_inst/clk_out1
    SLICE_X38Y35         FDCE                                         r  snake_ctrl_inst/move_speed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.478    -1.960 r  snake_ctrl_inst/move_speed_reg[21]/Q
                         net (fo=8, routed)           0.655    -1.305    snake_ctrl_inst/move_speed_reg_n_0_[21]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.295    -1.010 r  snake_ctrl_inst/end_cnt_carry_i_6/O
                         net (fo=1, routed)           0.534    -0.476    snake_ctrl_inst/end_cnt_carry_i_6_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     0.116 r  snake_ctrl_inst/end_cnt_carry_i_5/CO[2]
                         net (fo=1, routed)           0.407     0.522    snake_ctrl_inst/end_cnt0[9]
    SLICE_X41Y35         LUT4 (Prop_lut4_I2_O)        0.313     0.835 r  snake_ctrl_inst/end_cnt_carry_i_1/O
                         net (fo=1, routed)           0.000     0.835    snake_ctrl_inst/end_cnt_carry_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.236 r  snake_ctrl_inst/end_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.236    snake_ctrl_inst/end_cnt_carry_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.350 r  snake_ctrl_inst/end_cnt_carry__0/CO[3]
                         net (fo=192, routed)         2.068     3.418    game_show_inst/CO[0]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.150     3.568 r  game_show_inst/body_y[1][4]_i_1/O
                         net (fo=165, routed)         2.384     5.952    snake_ctrl_inst/E[0]
    SLICE_X33Y29         FDCE                                         r  snake_ctrl_inst/body_x_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.434    37.943    snake_ctrl_inst/clk_out1
    SLICE_X33Y29         FDCE                                         r  snake_ctrl_inst/body_x_reg[1][2]/C
                         clock pessimism             -0.498    37.444    
                         clock uncertainty           -0.180    37.265    
    SLICE_X33Y29         FDCE (Setup_fdce_C_CE)      -0.407    36.858    snake_ctrl_inst/body_x_reg[1][2]
  -------------------------------------------------------------------
                         required time                         36.858    
                         arrival time                          -5.952    
  -------------------------------------------------------------------
                         slack                                 30.906    

Slack (MET) :             30.906ns  (required time - arrival time)
  Source:                 snake_ctrl_inst/move_speed_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            snake_ctrl_inst/body_x_reg[1][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 2.343ns (27.928%)  route 6.047ns (72.072%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 37.943 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.560    -2.438    snake_ctrl_inst/clk_out1
    SLICE_X38Y35         FDCE                                         r  snake_ctrl_inst/move_speed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.478    -1.960 r  snake_ctrl_inst/move_speed_reg[21]/Q
                         net (fo=8, routed)           0.655    -1.305    snake_ctrl_inst/move_speed_reg_n_0_[21]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.295    -1.010 r  snake_ctrl_inst/end_cnt_carry_i_6/O
                         net (fo=1, routed)           0.534    -0.476    snake_ctrl_inst/end_cnt_carry_i_6_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     0.116 r  snake_ctrl_inst/end_cnt_carry_i_5/CO[2]
                         net (fo=1, routed)           0.407     0.522    snake_ctrl_inst/end_cnt0[9]
    SLICE_X41Y35         LUT4 (Prop_lut4_I2_O)        0.313     0.835 r  snake_ctrl_inst/end_cnt_carry_i_1/O
                         net (fo=1, routed)           0.000     0.835    snake_ctrl_inst/end_cnt_carry_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.236 r  snake_ctrl_inst/end_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.236    snake_ctrl_inst/end_cnt_carry_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.350 r  snake_ctrl_inst/end_cnt_carry__0/CO[3]
                         net (fo=192, routed)         2.068     3.418    game_show_inst/CO[0]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.150     3.568 r  game_show_inst/body_y[1][4]_i_1/O
                         net (fo=165, routed)         2.384     5.952    snake_ctrl_inst/E[0]
    SLICE_X33Y29         FDCE                                         r  snake_ctrl_inst/body_x_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.434    37.943    snake_ctrl_inst/clk_out1
    SLICE_X33Y29         FDCE                                         r  snake_ctrl_inst/body_x_reg[1][3]/C
                         clock pessimism             -0.498    37.444    
                         clock uncertainty           -0.180    37.265    
    SLICE_X33Y29         FDCE (Setup_fdce_C_CE)      -0.407    36.858    snake_ctrl_inst/body_x_reg[1][3]
  -------------------------------------------------------------------
                         required time                         36.858    
                         arrival time                          -5.952    
  -------------------------------------------------------------------
                         slack                                 30.906    

Slack (MET) :             30.906ns  (required time - arrival time)
  Source:                 snake_ctrl_inst/move_speed_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            snake_ctrl_inst/body_x_reg[2][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 2.343ns (27.928%)  route 6.047ns (72.072%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 37.943 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.560    -2.438    snake_ctrl_inst/clk_out1
    SLICE_X38Y35         FDCE                                         r  snake_ctrl_inst/move_speed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.478    -1.960 r  snake_ctrl_inst/move_speed_reg[21]/Q
                         net (fo=8, routed)           0.655    -1.305    snake_ctrl_inst/move_speed_reg_n_0_[21]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.295    -1.010 r  snake_ctrl_inst/end_cnt_carry_i_6/O
                         net (fo=1, routed)           0.534    -0.476    snake_ctrl_inst/end_cnt_carry_i_6_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     0.116 r  snake_ctrl_inst/end_cnt_carry_i_5/CO[2]
                         net (fo=1, routed)           0.407     0.522    snake_ctrl_inst/end_cnt0[9]
    SLICE_X41Y35         LUT4 (Prop_lut4_I2_O)        0.313     0.835 r  snake_ctrl_inst/end_cnt_carry_i_1/O
                         net (fo=1, routed)           0.000     0.835    snake_ctrl_inst/end_cnt_carry_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.236 r  snake_ctrl_inst/end_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.236    snake_ctrl_inst/end_cnt_carry_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.350 r  snake_ctrl_inst/end_cnt_carry__0/CO[3]
                         net (fo=192, routed)         2.068     3.418    game_show_inst/CO[0]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.150     3.568 r  game_show_inst/body_y[1][4]_i_1/O
                         net (fo=165, routed)         2.384     5.952    snake_ctrl_inst/E[0]
    SLICE_X33Y29         FDCE                                         r  snake_ctrl_inst/body_x_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.434    37.943    snake_ctrl_inst/clk_out1
    SLICE_X33Y29         FDCE                                         r  snake_ctrl_inst/body_x_reg[2][3]/C
                         clock pessimism             -0.498    37.444    
                         clock uncertainty           -0.180    37.265    
    SLICE_X33Y29         FDCE (Setup_fdce_C_CE)      -0.407    36.858    snake_ctrl_inst/body_x_reg[2][3]
  -------------------------------------------------------------------
                         required time                         36.858    
                         arrival time                          -5.952    
  -------------------------------------------------------------------
                         slack                                 30.906    

Slack (MET) :             30.906ns  (required time - arrival time)
  Source:                 snake_ctrl_inst/move_speed_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            snake_ctrl_inst/body_x_reg[2][4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.390ns  (logic 2.343ns (27.928%)  route 6.047ns (72.072%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.057ns = ( 37.943 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.560    -2.438    snake_ctrl_inst/clk_out1
    SLICE_X38Y35         FDCE                                         r  snake_ctrl_inst/move_speed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.478    -1.960 r  snake_ctrl_inst/move_speed_reg[21]/Q
                         net (fo=8, routed)           0.655    -1.305    snake_ctrl_inst/move_speed_reg_n_0_[21]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.295    -1.010 r  snake_ctrl_inst/end_cnt_carry_i_6/O
                         net (fo=1, routed)           0.534    -0.476    snake_ctrl_inst/end_cnt_carry_i_6_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     0.116 r  snake_ctrl_inst/end_cnt_carry_i_5/CO[2]
                         net (fo=1, routed)           0.407     0.522    snake_ctrl_inst/end_cnt0[9]
    SLICE_X41Y35         LUT4 (Prop_lut4_I2_O)        0.313     0.835 r  snake_ctrl_inst/end_cnt_carry_i_1/O
                         net (fo=1, routed)           0.000     0.835    snake_ctrl_inst/end_cnt_carry_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.236 r  snake_ctrl_inst/end_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.236    snake_ctrl_inst/end_cnt_carry_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.350 r  snake_ctrl_inst/end_cnt_carry__0/CO[3]
                         net (fo=192, routed)         2.068     3.418    game_show_inst/CO[0]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.150     3.568 r  game_show_inst/body_y[1][4]_i_1/O
                         net (fo=165, routed)         2.384     5.952    snake_ctrl_inst/E[0]
    SLICE_X33Y29         FDPE                                         r  snake_ctrl_inst/body_x_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.434    37.943    snake_ctrl_inst/clk_out1
    SLICE_X33Y29         FDPE                                         r  snake_ctrl_inst/body_x_reg[2][4]/C
                         clock pessimism             -0.498    37.444    
                         clock uncertainty           -0.180    37.265    
    SLICE_X33Y29         FDPE (Setup_fdpe_C_CE)      -0.407    36.858    snake_ctrl_inst/body_x_reg[2][4]
  -------------------------------------------------------------------
                         required time                         36.858    
                         arrival time                          -5.952    
  -------------------------------------------------------------------
                         slack                                 30.906    

Slack (MET) :             31.056ns  (required time - arrival time)
  Source:                 snake_ctrl_inst/move_speed_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            snake_ctrl_inst/body_y_reg[1][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.343ns (28.429%)  route 5.898ns (71.571%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 37.945 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.560    -2.438    snake_ctrl_inst/clk_out1
    SLICE_X38Y35         FDCE                                         r  snake_ctrl_inst/move_speed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.478    -1.960 r  snake_ctrl_inst/move_speed_reg[21]/Q
                         net (fo=8, routed)           0.655    -1.305    snake_ctrl_inst/move_speed_reg_n_0_[21]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.295    -1.010 r  snake_ctrl_inst/end_cnt_carry_i_6/O
                         net (fo=1, routed)           0.534    -0.476    snake_ctrl_inst/end_cnt_carry_i_6_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     0.116 r  snake_ctrl_inst/end_cnt_carry_i_5/CO[2]
                         net (fo=1, routed)           0.407     0.522    snake_ctrl_inst/end_cnt0[9]
    SLICE_X41Y35         LUT4 (Prop_lut4_I2_O)        0.313     0.835 r  snake_ctrl_inst/end_cnt_carry_i_1/O
                         net (fo=1, routed)           0.000     0.835    snake_ctrl_inst/end_cnt_carry_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.236 r  snake_ctrl_inst/end_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.236    snake_ctrl_inst/end_cnt_carry_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.350 r  snake_ctrl_inst/end_cnt_carry__0/CO[3]
                         net (fo=192, routed)         2.068     3.418    game_show_inst/CO[0]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.150     3.568 r  game_show_inst/body_y[1][4]_i_1/O
                         net (fo=165, routed)         2.236     5.804    snake_ctrl_inst/E[0]
    SLICE_X29Y29         FDCE                                         r  snake_ctrl_inst/body_y_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.436    37.945    snake_ctrl_inst/clk_out1
    SLICE_X29Y29         FDCE                                         r  snake_ctrl_inst/body_y_reg[1][0]/C
                         clock pessimism             -0.498    37.446    
                         clock uncertainty           -0.180    37.267    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.407    36.860    snake_ctrl_inst/body_y_reg[1][0]
  -------------------------------------------------------------------
                         required time                         36.860    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 31.056    

Slack (MET) :             31.056ns  (required time - arrival time)
  Source:                 snake_ctrl_inst/move_speed_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            snake_ctrl_inst/body_y_reg[1][1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.343ns (28.429%)  route 5.898ns (71.571%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 37.945 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.560    -2.438    snake_ctrl_inst/clk_out1
    SLICE_X38Y35         FDCE                                         r  snake_ctrl_inst/move_speed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.478    -1.960 r  snake_ctrl_inst/move_speed_reg[21]/Q
                         net (fo=8, routed)           0.655    -1.305    snake_ctrl_inst/move_speed_reg_n_0_[21]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.295    -1.010 r  snake_ctrl_inst/end_cnt_carry_i_6/O
                         net (fo=1, routed)           0.534    -0.476    snake_ctrl_inst/end_cnt_carry_i_6_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     0.116 r  snake_ctrl_inst/end_cnt_carry_i_5/CO[2]
                         net (fo=1, routed)           0.407     0.522    snake_ctrl_inst/end_cnt0[9]
    SLICE_X41Y35         LUT4 (Prop_lut4_I2_O)        0.313     0.835 r  snake_ctrl_inst/end_cnt_carry_i_1/O
                         net (fo=1, routed)           0.000     0.835    snake_ctrl_inst/end_cnt_carry_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.236 r  snake_ctrl_inst/end_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.236    snake_ctrl_inst/end_cnt_carry_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.350 r  snake_ctrl_inst/end_cnt_carry__0/CO[3]
                         net (fo=192, routed)         2.068     3.418    game_show_inst/CO[0]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.150     3.568 r  game_show_inst/body_y[1][4]_i_1/O
                         net (fo=165, routed)         2.236     5.804    snake_ctrl_inst/E[0]
    SLICE_X29Y29         FDPE                                         r  snake_ctrl_inst/body_y_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.436    37.945    snake_ctrl_inst/clk_out1
    SLICE_X29Y29         FDPE                                         r  snake_ctrl_inst/body_y_reg[1][1]/C
                         clock pessimism             -0.498    37.446    
                         clock uncertainty           -0.180    37.267    
    SLICE_X29Y29         FDPE (Setup_fdpe_C_CE)      -0.407    36.860    snake_ctrl_inst/body_y_reg[1][1]
  -------------------------------------------------------------------
                         required time                         36.860    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 31.056    

Slack (MET) :             31.056ns  (required time - arrival time)
  Source:                 snake_ctrl_inst/move_speed_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            snake_ctrl_inst/body_y_reg[1][2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.343ns (28.429%)  route 5.898ns (71.571%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 37.945 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.560    -2.438    snake_ctrl_inst/clk_out1
    SLICE_X38Y35         FDCE                                         r  snake_ctrl_inst/move_speed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.478    -1.960 r  snake_ctrl_inst/move_speed_reg[21]/Q
                         net (fo=8, routed)           0.655    -1.305    snake_ctrl_inst/move_speed_reg_n_0_[21]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.295    -1.010 r  snake_ctrl_inst/end_cnt_carry_i_6/O
                         net (fo=1, routed)           0.534    -0.476    snake_ctrl_inst/end_cnt_carry_i_6_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     0.116 r  snake_ctrl_inst/end_cnt_carry_i_5/CO[2]
                         net (fo=1, routed)           0.407     0.522    snake_ctrl_inst/end_cnt0[9]
    SLICE_X41Y35         LUT4 (Prop_lut4_I2_O)        0.313     0.835 r  snake_ctrl_inst/end_cnt_carry_i_1/O
                         net (fo=1, routed)           0.000     0.835    snake_ctrl_inst/end_cnt_carry_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.236 r  snake_ctrl_inst/end_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.236    snake_ctrl_inst/end_cnt_carry_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.350 r  snake_ctrl_inst/end_cnt_carry__0/CO[3]
                         net (fo=192, routed)         2.068     3.418    game_show_inst/CO[0]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.150     3.568 r  game_show_inst/body_y[1][4]_i_1/O
                         net (fo=165, routed)         2.236     5.804    snake_ctrl_inst/E[0]
    SLICE_X29Y29         FDPE                                         r  snake_ctrl_inst/body_y_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.436    37.945    snake_ctrl_inst/clk_out1
    SLICE_X29Y29         FDPE                                         r  snake_ctrl_inst/body_y_reg[1][2]/C
                         clock pessimism             -0.498    37.446    
                         clock uncertainty           -0.180    37.267    
    SLICE_X29Y29         FDPE (Setup_fdpe_C_CE)      -0.407    36.860    snake_ctrl_inst/body_y_reg[1][2]
  -------------------------------------------------------------------
                         required time                         36.860    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 31.056    

Slack (MET) :             31.056ns  (required time - arrival time)
  Source:                 snake_ctrl_inst/move_speed_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            snake_ctrl_inst/body_y_reg[1][3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.343ns (28.429%)  route 5.898ns (71.571%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 37.945 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.560    -2.438    snake_ctrl_inst/clk_out1
    SLICE_X38Y35         FDCE                                         r  snake_ctrl_inst/move_speed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.478    -1.960 r  snake_ctrl_inst/move_speed_reg[21]/Q
                         net (fo=8, routed)           0.655    -1.305    snake_ctrl_inst/move_speed_reg_n_0_[21]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.295    -1.010 r  snake_ctrl_inst/end_cnt_carry_i_6/O
                         net (fo=1, routed)           0.534    -0.476    snake_ctrl_inst/end_cnt_carry_i_6_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     0.116 r  snake_ctrl_inst/end_cnt_carry_i_5/CO[2]
                         net (fo=1, routed)           0.407     0.522    snake_ctrl_inst/end_cnt0[9]
    SLICE_X41Y35         LUT4 (Prop_lut4_I2_O)        0.313     0.835 r  snake_ctrl_inst/end_cnt_carry_i_1/O
                         net (fo=1, routed)           0.000     0.835    snake_ctrl_inst/end_cnt_carry_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.236 r  snake_ctrl_inst/end_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.236    snake_ctrl_inst/end_cnt_carry_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.350 r  snake_ctrl_inst/end_cnt_carry__0/CO[3]
                         net (fo=192, routed)         2.068     3.418    game_show_inst/CO[0]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.150     3.568 r  game_show_inst/body_y[1][4]_i_1/O
                         net (fo=165, routed)         2.236     5.804    snake_ctrl_inst/E[0]
    SLICE_X29Y29         FDPE                                         r  snake_ctrl_inst/body_y_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.436    37.945    snake_ctrl_inst/clk_out1
    SLICE_X29Y29         FDPE                                         r  snake_ctrl_inst/body_y_reg[1][3]/C
                         clock pessimism             -0.498    37.446    
                         clock uncertainty           -0.180    37.267    
    SLICE_X29Y29         FDPE (Setup_fdpe_C_CE)      -0.407    36.860    snake_ctrl_inst/body_y_reg[1][3]
  -------------------------------------------------------------------
                         required time                         36.860    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 31.056    

Slack (MET) :             31.056ns  (required time - arrival time)
  Source:                 snake_ctrl_inst/move_speed_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            snake_ctrl_inst/body_y_reg[2][3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.343ns (28.429%)  route 5.898ns (71.571%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 37.945 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.560    -2.438    snake_ctrl_inst/clk_out1
    SLICE_X38Y35         FDCE                                         r  snake_ctrl_inst/move_speed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.478    -1.960 r  snake_ctrl_inst/move_speed_reg[21]/Q
                         net (fo=8, routed)           0.655    -1.305    snake_ctrl_inst/move_speed_reg_n_0_[21]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.295    -1.010 r  snake_ctrl_inst/end_cnt_carry_i_6/O
                         net (fo=1, routed)           0.534    -0.476    snake_ctrl_inst/end_cnt_carry_i_6_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     0.116 r  snake_ctrl_inst/end_cnt_carry_i_5/CO[2]
                         net (fo=1, routed)           0.407     0.522    snake_ctrl_inst/end_cnt0[9]
    SLICE_X41Y35         LUT4 (Prop_lut4_I2_O)        0.313     0.835 r  snake_ctrl_inst/end_cnt_carry_i_1/O
                         net (fo=1, routed)           0.000     0.835    snake_ctrl_inst/end_cnt_carry_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.236 r  snake_ctrl_inst/end_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.236    snake_ctrl_inst/end_cnt_carry_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.350 r  snake_ctrl_inst/end_cnt_carry__0/CO[3]
                         net (fo=192, routed)         2.068     3.418    game_show_inst/CO[0]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.150     3.568 r  game_show_inst/body_y[1][4]_i_1/O
                         net (fo=165, routed)         2.236     5.804    snake_ctrl_inst/E[0]
    SLICE_X29Y29         FDPE                                         r  snake_ctrl_inst/body_y_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.436    37.945    snake_ctrl_inst/clk_out1
    SLICE_X29Y29         FDPE                                         r  snake_ctrl_inst/body_y_reg[2][3]/C
                         clock pessimism             -0.498    37.446    
                         clock uncertainty           -0.180    37.267    
    SLICE_X29Y29         FDPE (Setup_fdpe_C_CE)      -0.407    36.860    snake_ctrl_inst/body_y_reg[2][3]
  -------------------------------------------------------------------
                         required time                         36.860    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 31.056    

Slack (MET) :             31.056ns  (required time - arrival time)
  Source:                 snake_ctrl_inst/move_speed_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            snake_ctrl_inst/body_y_reg[2][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 2.343ns (28.429%)  route 5.898ns (71.571%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns = ( 37.945 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.438ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.560    -2.438    snake_ctrl_inst/clk_out1
    SLICE_X38Y35         FDCE                                         r  snake_ctrl_inst/move_speed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDCE (Prop_fdce_C_Q)         0.478    -1.960 r  snake_ctrl_inst/move_speed_reg[21]/Q
                         net (fo=8, routed)           0.655    -1.305    snake_ctrl_inst/move_speed_reg_n_0_[21]
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.295    -1.010 r  snake_ctrl_inst/end_cnt_carry_i_6/O
                         net (fo=1, routed)           0.534    -0.476    snake_ctrl_inst/end_cnt_carry_i_6_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592     0.116 r  snake_ctrl_inst/end_cnt_carry_i_5/CO[2]
                         net (fo=1, routed)           0.407     0.522    snake_ctrl_inst/end_cnt0[9]
    SLICE_X41Y35         LUT4 (Prop_lut4_I2_O)        0.313     0.835 r  snake_ctrl_inst/end_cnt_carry_i_1/O
                         net (fo=1, routed)           0.000     0.835    snake_ctrl_inst/end_cnt_carry_i_1_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.236 r  snake_ctrl_inst/end_cnt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.236    snake_ctrl_inst/end_cnt_carry_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.350 r  snake_ctrl_inst/end_cnt_carry__0/CO[3]
                         net (fo=192, routed)         2.068     3.418    game_show_inst/CO[0]
    SLICE_X43Y30         LUT3 (Prop_lut3_I0_O)        0.150     3.568 r  game_show_inst/body_y[1][4]_i_1/O
                         net (fo=165, routed)         2.236     5.804    snake_ctrl_inst/E[0]
    SLICE_X29Y29         FDCE                                         r  snake_ctrl_inst/body_y_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    P17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.589    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    34.835 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    36.417    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.508 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         1.436    37.945    snake_ctrl_inst/clk_out1
    SLICE_X29Y29         FDCE                                         r  snake_ctrl_inst/body_y_reg[2][4]/C
                         clock pessimism             -0.498    37.446    
                         clock uncertainty           -0.180    37.267    
    SLICE_X29Y29         FDCE (Setup_fdce_C_CE)      -0.407    36.860    snake_ctrl_inst/body_y_reg[2][4]
  -------------------------------------------------------------------
                         required time                         36.860    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                 31.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 game_show_inst/start_end_vga_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_show_inst/start_end_vga_inst/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.356ns (79.941%)  route 0.089ns (20.059%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.565    -0.545    game_show_inst/start_end_vga_inst/clk_out1
    SLICE_X44Y49         FDCE                                         r  game_show_inst/start_end_vga_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  game_show_inst/start_end_vga_inst/v_cnt_reg[0]/Q
                         net (fo=6, routed)           0.089    -0.315    game_show_inst/start_end_vga_inst/v_cnt_reg[0]
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161    -0.154 r  game_show_inst/start_end_vga_inst/v_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.153    game_show_inst/start_end_vga_inst/v_cnt_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.099 r  game_show_inst/start_end_vga_inst/v_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.099    game_show_inst/start_end_vga_inst/v_cnt_reg[4]_i_1_n_7
    SLICE_X44Y50         FDCE                                         r  game_show_inst/start_end_vga_inst/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.833    -0.315    game_show_inst/start_end_vga_inst/clk_out1
    SLICE_X44Y50         FDCE                                         r  game_show_inst/start_end_vga_inst/v_cnt_reg[4]/C
                         clock pessimism              0.038    -0.277    
    SLICE_X44Y50         FDCE (Hold_fdce_C_D)         0.105    -0.172    game_show_inst/start_end_vga_inst/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 game_show_inst/rom_start_top_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.960%)  route 0.180ns (56.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.564    -0.545    game_show_inst/rom_start_top_inst/clk_out1
    SLICE_X49Y53         FDCE                                         r  game_show_inst/rom_start_top_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  game_show_inst/rom_start_top_inst/cnt_reg[6]/Q
                         net (fo=12, routed)          0.180    -0.225    game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y10         RAMB36E1                                     r  game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.876    -0.271    game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.487    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.304    game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 game_show_inst/rom_start_top_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.787%)  route 0.181ns (56.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.565    -0.544    game_show_inst/rom_start_top_inst/clk_out1
    SLICE_X49Y52         FDCE                                         r  game_show_inst/rom_start_top_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  game_show_inst/rom_start_top_inst/cnt_reg[3]/Q
                         net (fo=12, routed)          0.181    -0.222    game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y10         RAMB36E1                                     r  game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.876    -0.271    game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.487    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.304    game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 game_show_inst/rom_start_top_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.730%)  route 0.181ns (56.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.271ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.565    -0.544    game_show_inst/rom_start_top_inst/clk_out1
    SLICE_X49Y52         FDCE                                         r  game_show_inst/rom_start_top_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  game_show_inst/rom_start_top_inst/cnt_reg[2]/Q
                         net (fo=12, routed)          0.181    -0.222    game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y10         RAMB36E1                                     r  game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.876    -0.271    game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.216    -0.487    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.304    game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 game_show_inst/start_end_vga_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_show_inst/start_end_vga_inst/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.367ns (80.425%)  route 0.089ns (19.575%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.565    -0.545    game_show_inst/start_end_vga_inst/clk_out1
    SLICE_X44Y49         FDCE                                         r  game_show_inst/start_end_vga_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  game_show_inst/start_end_vga_inst/v_cnt_reg[0]/Q
                         net (fo=6, routed)           0.089    -0.315    game_show_inst/start_end_vga_inst/v_cnt_reg[0]
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161    -0.154 r  game_show_inst/start_end_vga_inst/v_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.153    game_show_inst/start_end_vga_inst/v_cnt_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.088 r  game_show_inst/start_end_vga_inst/v_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.088    game_show_inst/start_end_vga_inst/v_cnt_reg[4]_i_1_n_5
    SLICE_X44Y50         FDCE                                         r  game_show_inst/start_end_vga_inst/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.833    -0.315    game_show_inst/start_end_vga_inst/clk_out1
    SLICE_X44Y50         FDCE                                         r  game_show_inst/start_end_vga_inst/v_cnt_reg[6]/C
                         clock pessimism              0.038    -0.277    
    SLICE_X44Y50         FDCE (Hold_fdce_C_D)         0.105    -0.172    game_show_inst/start_end_vga_inst/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 game_show_inst/rom_start_top_inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.474%)  route 0.460ns (76.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.565    -0.544    game_show_inst/rom_start_top_inst/clk_out1
    SLICE_X49Y52         FDCE                                         r  game_show_inst/rom_start_top_inst/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.403 r  game_show_inst/rom_start_top_inst/cnt_reg[1]/Q
                         net (fo=12, routed)          0.460     0.056    game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y8          RAMB36E1                                     r  game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.878    -0.269    game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038    -0.231    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.048    game_show_inst/rom_start_top_inst/rom_start_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 game_show_inst/start_end_vga_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_show_inst/start_end_vga_inst/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.392ns (81.441%)  route 0.089ns (18.559%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.565    -0.545    game_show_inst/start_end_vga_inst/clk_out1
    SLICE_X44Y49         FDCE                                         r  game_show_inst/start_end_vga_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  game_show_inst/start_end_vga_inst/v_cnt_reg[0]/Q
                         net (fo=6, routed)           0.089    -0.315    game_show_inst/start_end_vga_inst/v_cnt_reg[0]
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161    -0.154 r  game_show_inst/start_end_vga_inst/v_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.153    game_show_inst/start_end_vga_inst/v_cnt_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.063 r  game_show_inst/start_end_vga_inst/v_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.063    game_show_inst/start_end_vga_inst/v_cnt_reg[4]_i_1_n_6
    SLICE_X44Y50         FDCE                                         r  game_show_inst/start_end_vga_inst/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.833    -0.315    game_show_inst/start_end_vga_inst/clk_out1
    SLICE_X44Y50         FDCE                                         r  game_show_inst/start_end_vga_inst/v_cnt_reg[5]/C
                         clock pessimism              0.038    -0.277    
    SLICE_X44Y50         FDCE (Hold_fdce_C_D)         0.105    -0.172    game_show_inst/start_end_vga_inst/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 game_show_inst/start_end_vga_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_show_inst/start_end_vga_inst/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.392ns (81.441%)  route 0.089ns (18.559%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.565    -0.545    game_show_inst/start_end_vga_inst/clk_out1
    SLICE_X44Y49         FDCE                                         r  game_show_inst/start_end_vga_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  game_show_inst/start_end_vga_inst/v_cnt_reg[0]/Q
                         net (fo=6, routed)           0.089    -0.315    game_show_inst/start_end_vga_inst/v_cnt_reg[0]
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161    -0.154 r  game_show_inst/start_end_vga_inst/v_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.153    game_show_inst/start_end_vga_inst/v_cnt_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.063 r  game_show_inst/start_end_vga_inst/v_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.063    game_show_inst/start_end_vga_inst/v_cnt_reg[4]_i_1_n_4
    SLICE_X44Y50         FDCE                                         r  game_show_inst/start_end_vga_inst/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.833    -0.315    game_show_inst/start_end_vga_inst/clk_out1
    SLICE_X44Y50         FDCE                                         r  game_show_inst/start_end_vga_inst/v_cnt_reg[7]/C
                         clock pessimism              0.038    -0.277    
    SLICE_X44Y50         FDCE (Hold_fdce_C_D)         0.105    -0.172    game_show_inst/start_end_vga_inst/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 game_show_inst/start_end_vga_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_show_inst/start_end_vga_inst/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.395ns (81.556%)  route 0.089ns (18.444%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.565    -0.545    game_show_inst/start_end_vga_inst/clk_out1
    SLICE_X44Y49         FDCE                                         r  game_show_inst/start_end_vga_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  game_show_inst/start_end_vga_inst/v_cnt_reg[0]/Q
                         net (fo=6, routed)           0.089    -0.315    game_show_inst/start_end_vga_inst/v_cnt_reg[0]
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161    -0.154 r  game_show_inst/start_end_vga_inst/v_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.153    game_show_inst/start_end_vga_inst/v_cnt_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.114 r  game_show_inst/start_end_vga_inst/v_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    game_show_inst/start_end_vga_inst/v_cnt_reg[4]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.060 r  game_show_inst/start_end_vga_inst/v_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.060    game_show_inst/start_end_vga_inst/v_cnt_reg[8]_i_1_n_7
    SLICE_X44Y51         FDCE                                         r  game_show_inst/start_end_vga_inst/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.833    -0.315    game_show_inst/start_end_vga_inst/clk_out1
    SLICE_X44Y51         FDCE                                         r  game_show_inst/start_end_vga_inst/v_cnt_reg[8]/C
                         clock pessimism              0.038    -0.277    
    SLICE_X44Y51         FDCE (Hold_fdce_C_D)         0.105    -0.172    game_show_inst/start_end_vga_inst/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 game_show_inst/start_end_vga_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            game_show_inst/start_end_vga_inst/v_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.406ns (81.966%)  route 0.089ns (18.034%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.565    -0.545    game_show_inst/start_end_vga_inst/clk_out1
    SLICE_X44Y49         FDCE                                         r  game_show_inst/start_end_vga_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  game_show_inst/start_end_vga_inst/v_cnt_reg[0]/Q
                         net (fo=6, routed)           0.089    -0.315    game_show_inst/start_end_vga_inst/v_cnt_reg[0]
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161    -0.154 r  game_show_inst/start_end_vga_inst/v_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.153    game_show_inst/start_end_vga_inst/v_cnt_reg[0]_i_2_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.114 r  game_show_inst/start_end_vga_inst/v_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.114    game_show_inst/start_end_vga_inst/v_cnt_reg[4]_i_1_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.049 r  game_show_inst/start_end_vga_inst/v_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.049    game_show_inst/start_end_vga_inst/v_cnt_reg[8]_i_1_n_5
    SLICE_X44Y51         FDCE                                         r  game_show_inst/start_end_vga_inst/v_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll_clk_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  pll_clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    pll_clk_inst/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    pll_clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  pll_clk_inst/inst/clkout1_buf/O
                         net (fo=750, routed)         0.833    -0.315    game_show_inst/start_end_vga_inst/clk_out1
    SLICE_X44Y51         FDCE                                         r  game_show_inst/start_end_vga_inst/v_cnt_reg[10]/C
                         clock pessimism              0.038    -0.277    
    SLICE_X44Y51         FDCE (Hold_fdce_C_D)         0.105    -0.172    game_show_inst/start_end_vga_inst/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll_clk_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y4     game_show_inst/rom_end_top_inst/rom_end_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y4     game_show_inst/rom_end_top_inst/rom_end_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6     game_show_inst/rom_end_top_inst/rom_end_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6     game_show_inst/rom_end_top_inst/rom_end_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5     game_show_inst/rom_end_top_inst/rom_end_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5     game_show_inst/rom_end_top_inst/rom_end_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3     game_show_inst/rom_speed_top_inst/rom_speed_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3     game_show_inst/rom_speed_top_inst/rom_speed_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y0     game_show_inst/rom_speed_top_inst/rom_speed_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y0     game_show_inst/rom_speed_top_inst/rom_speed_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  pll_clk_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y31    game_show_inst/rom_end_top_inst/rom_end_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/game_show_inst/rom_end_top_inst/rom_end_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_65_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y13    game_show_inst/rom_speed_top_inst/rom_speed_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/game_show_inst/rom_speed_top_inst/rom_speed_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_111_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y52    game_show_inst/rom_start_top_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y52    game_show_inst/rom_start_top_inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y52    game_show_inst/rom_start_top_inst/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y31    snake_ctrl_inst/genblk1.snake_body[12].body_y_reg[12][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y31    snake_ctrl_inst/genblk1.snake_body[13].body_x_reg[13][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y31    snake_ctrl_inst/genblk1.snake_body[13].body_x_reg[13][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y31    snake_ctrl_inst/genblk1.snake_body[13].body_x_reg[13][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y31    snake_ctrl_inst/genblk1.snake_body[13].body_y_reg[13][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y32    game_show_inst/FSM_sequential_state_c_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y32    game_show_inst/FSM_sequential_state_c_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y31    game_show_inst/rom_end_top_inst/rom_end_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/game_show_inst/rom_end_top_inst/rom_end_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_65_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y31    snake_ctrl_inst/genblk1.snake_body[12].body_y_reg[12][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y32    snake_ctrl_inst/genblk1.snake_body[12].body_y_reg[12][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y32    snake_ctrl_inst/genblk1.snake_body[12].body_y_reg[12][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y31    snake_ctrl_inst/genblk1.snake_body[13].body_x_reg[13][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y31    snake_ctrl_inst/genblk1.snake_body[13].body_x_reg[13][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y31    snake_ctrl_inst/genblk1.snake_body[13].body_x_reg[13][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y31    snake_ctrl_inst/genblk1.snake_body[13].body_x_reg[13][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll_clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   pll_clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  pll_clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  pll_clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y0  pll_clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  pll_clk_inst/inst/plle2_adv_inst/CLKFBOUT



