
% SRAM MUX 2 with single inverter  - input patterns from 1 to 4
leakage_sram_mux2 = [59.2866e-9, 76.63e-9, 71.69e-9, 46.1785e-9];

% RRAM MUX 2 - input patterns from 1 to 4, and rhrs from 10MOhm to 100MOhm
leakage_rram_mux2 = [
68.1011e-9, 145.0789e-9, 147.5957e-9, 62.6539e-9; % R_{HRS} = 10MOhm 
68.1011e-9, 104.6196e-9, 107.1278e-9, 62.6539e-9; % R_{HRS} = 20MOhm 
68.1011e-9, 91.1259e-9, 93.63e-9, 62.6539e-9; % R_{HRS} = 30MOhm 
68.1011e-9, 84.3777e-9, 86.8816e-9, 62.6539e-9; % R_{HRS} = 40MOhm 
68.1011e-9, 80.3283e-9, 82.8314e-9, 62.6539e-9; % R_{HRS} = 50MOhm 
68.1011e-9, 77.6286e-9, 80.1311e-9, 62.6539e-9; % R_{HRS} = 60MOhm 
68.1011e-9, 75.7001e-9, 78.2022e-9, 62.6539e-9; % R_{HRS} = 70MOhm 
68.1011e-9, 74.2537e-9, 76.7555e-9, 62.6539e-9; % R_{HRS} = 80MOhm 
68.1011e-9, 73.1287e-9, 75.63e-9, 62.6539e-9; % R_{HRS} = 90MOhm 
68.1011e-9, 72.2286e-9, 74.73e-9, 62.6539e-9; % R_{HRS} = 100MOhm 
];

% SRAM MUX 2 with tapbuf (3 stages, logical_effort=4) - input patterns from 1 to 4
leakage_sram_mux2_tapbuf = [154.9410e-9, 172.2794e-9, 167.5356e-9, 142.0253e-9];

% RRAM MUX 2 - input patterns from 1 to 4, and rhrs from 10MOhm to 100MOhm
leakage_rram_mux2_tapbuf = [
175.8907e-9, 252.8685e-9, 252.7787e-9, 167.8368e-9; % R_{HRS} = 10MOhm 
175.8907e-9, 212.4092e-9, 212.3108e-9, 167.8368e-9; % R_{HRS} = 20MOhm 
175.8907e-9, 198.9155e-9, 198.8142e-9, 167.8368e-9; % R_{HRS} = 30MOhm 
175.8907e-9, 192.1673e-9, 192.0646e-9, 167.8368e-9; % R_{HRS} = 40MOhm 
175.8907e-9, 188.1179e-9, 188.0144e-9, 167.8368e-9; % R_{HRS} = 50MOhm 
175.8907e-9, 185.4182e-9, 185.3140e-9, 167.8368e-9; % R_{HRS} = 60MOhm 
175.8907e-9, 183.4897e-9, 183.3851e-9, 167.8368e-9; % R_{HRS} = 70MOhm 
175.8907e-9, 182.0433e-9, 181.9384e-9, 167.8368e-9; % R_{HRS} = 80MOhm 
175.8907e-9, 180.9183e-9, 180.8132e-9, 167.8368e-9; % R_{HRS} = 90MOhm 
175.8907e-9, 180.0182e-9, 179.9129e-9, 167.8368e-9; % R_{HRS} = 100MOhm 
];

% SRAM FPGA - Columns reprensent : LUT, FF, Local Routing, CLB, CB, SB, SRAM, Total
leakage_sram_fpga(1,:,:) = [
3.08e-3, 5.76e-12, 7.21e-3, 1.03e-2, 5.61e-3, 1.60e-2, 1.00e-2, 3.19e-2;
4.66e-3, 9.00e-12, 1.04e-2, 1.51e-2, 8.23e-3, 2.41e-2, 1.54e-2, 4.74e-2;
1.75e-3, 3.24e-12, 3.82e-3, 5.57e-3, 3.09e-3, 9.21e-3, 5.60e-3, 1.79e-2;
2.30e-3, 4.41e-12, 5.48e-3, 7.78e-3, 4.33e-3, 1.27e-2, 7.71e-3, 2.48e-2;
1.86e-4, 3.60e-13, 3.79e-4, 5.65e-4, 3.72e-4, 1.26e-3, 6.26e-4, 2.20e-3;
3.86e-3, 7.29e-12, 8.20e-3, 1.21e-2, 6.28e-3, 1.89e-2, 1.23e-2, 3.73e-2;
];

dynamic_sram_fpga(1,:,:) = [
4.31e-3, 6.81e-12, 1.11e-2, 1.54e-2, 8.72e-3, 2.47e-2, 1.18e-2, 4.88e-2, 1.64e-10;
6.23e-3, 1.16e-11, 1.44e-2, 2.06e-2, 1.12e-2, 3.25e-2, 1.95e-2, 6.43e-2, 6.77e-11;
2.72e-3, 3.87e-12, 6.56e-3, 9.27e-3, 4.99e-3, 1.41e-2, 6.74e-3, 2.83e-2, 8.07e-11;
3.57e-3, 4.58e-12, 9.81e-3, 1.34e-2, 7.93e-3, 2.17e-2, 7.97e-3, 4.30e-2, 1.27e-10;
6.35e-4, 4.04e-13, 2.16e-3, 2.80e-3, 1.85e-3, 7.34e-3, 8.05e-4, 1.20e-2, 9.25e-12;
5.74e-3, 8.38e-12, 1.53e-2, 2.10e-2, 1.23e-2, 4.02e-2, 1.43e-2, 7.36e-2, 2.19e-10;
];

% RRAM FPGA - Columns reprensent : LUT, FF, Local Routing, CLB, CB, SB, SRAM, Total
% RHRS=10MOhm
leakage_rram_fpga(1,:,:) = [
2.81e-3, 5.76e-12, 9.61e-3, 1.24e-2, 7.39e-3, 1.44e-2, 1.58e-3, 3.42e-2;
4.34e-3, 9.00e-12, 1.28e-2, 1.71e-2, 1.05e-2, 2.11e-2, 2.47e-3, 4.87e-2;
1.58e-3, 3.24e-12, 4.27e-3, 5.85e-3, 3.66e-3, 8.07e-3, 8.84e-4, 1.76e-2;
2.13e-3, 4.41e-12, 7.13e-3, 9.25e-3, 5.70e-3, 1.14e-2, 1.20e-3, 2.64e-2;
1.74e-4, 3.60e-13, 3.09e-4, 4.83e-4, 3.12e-4, 1.06e-3, 1.01e-4, 1.85e-3;
3.54e-3, 7.29e-12, 8.65e-3, 1.22e-2, 6.68e-3, 1.51e-2, 2.00e-3, 3.40e-2;
];

% RHRS=20MOhm
leakage_rram_fpga(2,:,:) = [
2.81e-3, 5.76e-12, 6.88e-3, 9.69e-3, 5.60e-3, 1.29e-2, 1.58e-3, 2.82e-2;
4.34e-3, 9.00e-12, 9.68e-3, 1.40e-2, 8.11e-3, 1.91e-2, 2.47e-3, 4.12e-2;
1.58e-3, 3.24e-12, 3.31e-3, 4.89e-3, 2.91e-3, 7.37e-3, 8.84e-4, 1.52e-2;
2.13e-3, 4.41e-12, 5.18e-3, 7.30e-3, 4.31e-3, 1.02e-2, 1.20e-3, 2.19e-2;
1.74e-4, 3.60e-13, 2.86e-4, 4.61e-4, 3.01e-4, 1.04e-3, 1.01e-4, 1.80e-3;
3.54e-3, 7.29e-12, 6.98e-3, 1.05e-2, 5.67e-3, 1.44e-2, 2.00e-3, 3.06e-2;
];

% RHRS=30MOhm
leakage_rram_fpga(3,:,:) = [
2.81e-3, 5.76e-12, 5.97e-3, 8.77e-3, 5.00e-3, 1.24e-2, 1.58e-3, 2.62e-2;
4.34e-3, 9.00e-12, 8.63e-3, 1.30e-2, 7.31e-3, 1.84e-2, 2.47e-3, 3.87e-2;
1.58e-3, 3.24e-12, 2.99e-3, 4.57e-3, 2.66e-3, 7.14e-3, 8.84e-4, 1.44e-2;
2.13e-3, 4.41e-12, 4.49e-3, 6.62e-3, 3.83e-3, 9.84e-3, 1.20e-3, 2.03e-2;
1.74e-4, 3.60e-13, 2.79e-4, 4.53e-4, 2.97e-4, 1.04e-3, 1.01e-4, 1.79e-3;
3.54e-3, 7.29e-12, 6.42e-3, 9.96e-3, 5.33e-3, 1.42e-2, 2.00e-3, 2.94e-2;
];

% RHRS=40MOhm
leakage_rram_fpga(4,:,:) = [
2.81e-3, 5.76e-12, 5.33e-3, 8.14e-3, 4.60e-3, 1.21e-2, 1.58e-3, 2.49e-2;
4.34e-3, 9.00e-12, 8.10e-3, 1.24e-2, 6.90e-3, 1.81e-2, 2.47e-3, 3.74e-2;
1.58e-3, 3.24e-12, 2.83e-3, 4.41e-3, 2.53e-3, 7.03e-3, 8.84e-4, 1.40e-2;
2.13e-3, 4.41e-12, 4.17e-3, 6.30e-3, 3.59e-3, 9.64e-3, 1.20e-3, 1.95e-2;
1.74e-4, 3.60e-13, 2.75e-4, 4.49e-4, 2.95e-4, 1.03e-3, 1.01e-4, 1.78e-3;
3.54e-3, 7.29e-12, 6.14e-3, 9.68e-3, 5.16e-3, 1.40e-2, 2.00e-3, 2.89e-2;
];

% RHRS=50MOhm
leakage_rram_fpga(5,:,:) = [
2.81e-3, 5.76e-12, 5.09e-3, 7.90e-3, 4.42e-3, 1.20e-2, 1.58e-3, 2.43e-2;
4.34e-3, 9.00e-12, 7.79e-3, 1.21e-2, 6.66e-3, 1.79e-2, 2.47e-3, 3.67e-2;
1.58e-3, 3.24e-12, 2.73e-3, 4.32e-3, 2.45e-3, 6.96e-3, 8.84e-4, 1.37e-2;
2.13e-3, 4.41e-12, 3.98e-3, 6.10e-3, 3.46e-3, 9.53e-3, 1.20e-3, 1.91e-2;
1.74e-4, 3.60e-13, 2.73e-4, 4.47e-4, 2.93e-4, 1.03e-3, 1.01e-4, 1.77e-3;
3.54e-3, 7.29e-12, 5.97e-3, 9.51e-3, 5.06e-3, 1.40e-2, 2.00e-3, 2.86e-2;
];

% RHRS=60MOhm
leakage_rram_fpga(6,:,:) = [
2.81e-3, 5.76e-12, 4.93e-3, 7.74e-3, 4.31e-3, 1.19e-2, 1.58e-3, 2.40e-2;
4.34e-3, 9.00e-12, 7.58e-3, 1.19e-2, 6.50e-3, 1.77e-2, 2.47e-3, 3.61e-2;
1.58e-3, 3.24e-12, 2.67e-3, 4.25e-3, 2.40e-3, 6.91e-3, 8.84e-4, 1.36e-2;
2.13e-3, 4.41e-12, 3.84e-3, 5.97e-3, 3.36e-3, 9.44e-3, 1.20e-3, 1.88e-2;
1.74e-4, 3.60e-13, 2.71e-4, 4.46e-4, 2.93e-4, 1.03e-3, 1.01e-4, 1.77e-3;
3.54e-3, 7.29e-12, 5.87e-3, 9.42e-3, 5.00e-3, 1.39e-2, 2.00e-3, 2.84e-2;
];

% RHRS=70MOhm
leakage_rram_fpga(7,:,:) = [
2.81e-3, 5.76e-12, 4.82e-3, 7.63e-3, 4.23e-3, 1.18e-2, 1.58e-3, 2.37e-2;
4.34e-3, 9.00e-12, 7.43e-3, 1.18e-2, 6.38e-3, 1.76e-2, 2.47e-3, 3.58e-2;
1.58e-3, 3.24e-12, 2.62e-3, 4.21e-3, 2.37e-3, 6.88e-3, 8.84e-4, 1.34e-2;
2.13e-3, 4.41e-12, 3.75e-3, 5.87e-3, 3.30e-3, 9.38e-3, 1.20e-3, 1.86e-2;
1.74e-4, 3.60e-13, 2.70e-4, 4.44e-4, 2.92e-4, 1.03e-3, 1.01e-4, 1.77e-3;
3.54e-3, 7.29e-12, 5.77e-3, 9.32e-3, 4.94e-3, 1.39e-2, 2.00e-3, 2.81e-2;
];

% RHRS=80MOhm
leakage_rram_fpga(8,:,:) = [
2.81e-3, 5.76e-12, 4.74e-3, 7.55e-3, 4.18e-3, 1.18e-2, 1.58e-3, 2.35e-2;
4.34e-3, 9.00e-12, 7.31e-3, 1.16e-2, 6.29e-3, 1.76e-2, 2.47e-3, 3.55e-2;
1.58e-3, 3.24e-12, 2.59e-3, 4.17e-3, 2.34e-3, 6.85e-3, 8.84e-4, 1.34e-2;
2.13e-3, 4.41e-12, 3.67e-3, 5.80e-3, 3.24e-3, 9.34e-3, 1.20e-3, 1.84e-2;
1.74e-4, 3.60e-13, 2.69e-4, 4.44e-4, 2.92e-4, 1.03e-3, 1.01e-4, 1.76e-3;
3.54e-3, 7.29e-12, 5.71e-3, 9.26e-3, 4.90e-3, 1.39e-2, 2.00e-3, 2.80e-2;
];

% RHRS=90MOhm
leakage_rram_fpga(9,:,:) = [
2.81e-3, 5.76e-12, 4.74e-3, 7.55e-3, 4.18e-3, 1.18e-2, 1.58e-3, 2.35e-2;
4.34e-3, 9.00e-12, 7.31e-3, 1.16e-2, 6.29e-3, 1.76e-2, 2.47e-3, 3.55e-2;
1.58e-3, 3.24e-12, 2.59e-3, 4.17e-3, 2.34e-3, 6.85e-3, 8.84e-4, 1.34e-2;
2.13e-3, 4.41e-12, 3.67e-3, 5.80e-3, 3.24e-3, 9.34e-3, 1.20e-3, 1.84e-2;
1.74e-4, 3.60e-13, 2.69e-4, 4.44e-4, 2.92e-4, 1.03e-3, 1.01e-4, 1.76e-3;
3.54e-3, 7.29e-12, 5.71e-3, 9.26e-3, 4.90e-3, 1.39e-2, 2.00e-3, 2.80e-2;
];

% RHRS=100MOhm
leakage_rram_fpga(10,:,:) = [
2.81e-3, 5.76e-12, 4.61e-3, 7.42e-3, 4.08e-3, 1.17e-2, 1.58e-3, 2.32e-2;
4.34e-3, 9.00e-12, 7.15e-3, 1.15e-2, 6.17e-3, 1.75e-2, 2.47e-3, 3.51e-2;
1.58e-3, 3.24e-12, 2.56e-3, 4.15e-3, 2.32e-3, 6.83e-3, 8.84e-4, 1.33e-2;
2.13e-3, 4.41e-12, 3.58e-3, 5.70e-3, 3.18e-3, 9.28e-3, 1.20e-3, 1.82e-2;
1.74e-4, 3.60e-13, 2.68e-4, 4.42e-4, 2.91e-4, 1.03e-3, 1.01e-4, 1.76e-3;
3.54e-3, 7.29e-12, 5.63e-3, 9.17e-3, 4.85e-3, 1.38e-2, 2.00e-3, 2.78e-2;
];

% Dyanmic power 
% RHRS=10MOhm
dynamic_rram_fpga(1,:,:) = [
3.83e-3, 6.94e-12, 1.32e-2, 1.71e-2, 1.04e-2, 2.30e-2, 1.90e-3, 5.04e-2, 1.35e-10;
5.74e-3, 1.18e-11, 1.76e-2, 2.33e-2, 1.47e-2, 2.99e-2, 3.24e-3, 6.80e-2, 5.52e-11;
2.38e-3, 3.77e-12, 7.78e-3, 1.02e-2, 5.89e-3, 1.23e-2, 1.03e-3, 2.83e-2, 6.26e-11;
3.79e-3, 5.30e-12, 1.29e-2, 1.66e-2, 1.10e-2, 2.50e-2, 1.44e-3, 5.27e-2, 1.10e-10;
4.15e-4, 3.71e-13, 1.48e-3, 1.89e-3, 1.53e-3, 7.36e-3, 1.04e-4, 1.08e-2, 6.93e-12;
5.00e-3, 8.03e-12, 1.58e-2, 2.07e-2, 1.35e-2, 4.00e-2, 2.20e-3, 7.42e-2, 1.81e-10;
];

% RHRS=20MOhm
dynamic_rram_fpga(2,:,:) = [
3.83e-3, 6.94e-12, 9.80e-3, 1.36e-2, 8.26e-3, 2.13e-2, 1.90e-3, 4.32e-2, 1.15e-10;
5.74e-3, 1.18e-11, 1.36e-2, 1.93e-2, 1.16e-2, 2.74e-2, 3.24e-3, 5.84e-2, 4.74e-11;
2.36e-3, 3.77e-12, 5.81e-3, 8.16e-3, 4.89e-3, 1.16e-2, 1.03e-3, 2.46e-2, 5.44e-11;
3.79e-3, 5.30e-12, 1.01e-2, 1.39e-2, 9.20e-3, 2.37e-2, 1.44e-3, 4.67e-2, 9.73e-11;
4.16e-4, 3.71e-13, 1.43e-3, 1.84e-3, 1.51e-3, 7.08e-3, 1.04e-4, 1.04e-2, 6.69e-12;
4.94e-3, 8.03e-12, 1.25e-2, 1.74e-2, 1.14e-2, 3.74e-2, 2.20e-3, 6.63e-2, 1.62e-10;
];

% RHRS=30MOhm
dynamic_rram_fpga(3,:,:) = [
3.84e-3, 6.94e-12, 8.65e-3, 1.25e-2, 7.59e-3, 2.08e-2, 1.90e-3, 4.09e-2, 1.09e-10;
5.74e-3, 1.18e-11, 1.23e-2, 1.80e-2, 1.06e-2, 2.65e-2, 3.24e-3, 5.52e-2, 4.48e-11;
2.36e-3, 3.77e-12, 5.14e-3, 7.50e-3, 4.53e-3, 1.14e-2, 1.03e-3, 2.34e-2, 5.18e-11;
3.82e-3, 5.30e-12, 9.23e-3, 1.31e-2, 8.73e-3, 2.36e-2, 1.44e-3, 4.54e-2, 9.44e-11;
4.14e-4, 3.71e-13, 1.39e-3, 1.81e-3, 1.46e-3, 7.07e-3, 1.04e-4, 1.03e-2, 6.63e-12;
4.94e-3, 8.03e-12, 1.15e-2, 1.65e-2, 1.08e-2, 3.70e-2, 2.20e-3, 6.44e-2, 1.57e-10;
];

% RHRS=40MOhm
dynamic_rram_fpga(4,:,:) = [
3.91e-3, 6.94e-12, 8.31e-3, 1.22e-2, 7.62e-3, 2.14e-2, 1.90e-3, 4.12e-2, 1.10e-10;
5.74e-3, 1.18e-11, 1.16e-2, 1.74e-2, 1.01e-2, 2.61e-2, 3.24e-3, 5.36e-2, 4.35e-11;
2.37e-3, 3.77e-12, 4.86e-3, 7.23e-3, 4.45e-3, 1.15e-2, 1.03e-3, 2.32e-2, 5.11e-11;
3.78e-3, 5.30e-12, 8.60e-3, 1.24e-2, 8.27e-3, 2.30e-2, 1.44e-3, 4.36e-2, 9.08e-11;
4.15e-4, 3.71e-13, 1.39e-3, 1.81e-3, 1.46e-3, 7.32e-3, 1.04e-4, 1.06e-2, 6.79e-12;
4.94e-3, 8.03e-12, 1.10e-2, 1.60e-2, 1.05e-2, 3.68e-2, 2.20e-3, 6.33e-2, 1.54e-10;
];

% RHRS=50MOhm
dynamic_rram_fpga(5,:,:) = [
3.94e-3, 6.94e-12, 8.00e-3, 1.19e-2, 7.48e-3, 2.14e-2, 1.90e-3, 4.08e-2, 1.09e-10;
5.74e-3, 1.18e-11, 1.12e-2, 1.70e-2, 9.80e-3, 2.59e-2, 3.24e-3, 5.26e-2, 4.28e-11;
2.38e-3, 3.77e-12, 4.62e-3, 7.00e-3, 4.36e-3, 1.15e-2, 1.03e-3, 2.29e-2, 5.05e-11;
3.79e-3, 5.30e-12, 8.33e-3, 1.21e-2, 8.11e-3, 2.28e-2, 1.44e-3, 4.31e-2, 8.96e-11;
4.04e-4, 3.71e-13, 1.36e-3, 1.77e-3, 1.43e-3, 6.95e-3, 1.04e-4, 1.01e-2, 6.51e-12;
4.96e-3, 8.03e-12, 1.08e-2, 1.58e-2, 1.05e-2, 3.72e-2, 2.20e-3, 6.35e-2, 1.55e-10;
];

% RHRS=60MOhm
dynamic_rram_fpga(6,:,:) = [
3.92e-3, 6.94e-12, 7.72e-3, 1.16e-2, 7.26e-3, 2.11e-2, 1.90e-3, 4.00e-2, 1.07e-10;
5.74e-3, 1.18e-11, 1.10e-2, 1.67e-2, 9.59e-3, 2.57e-2, 3.24e-3, 5.20e-2, 4.22e-11;
2.37e-3, 3.77e-12, 4.49e-3, 6.85e-3, 4.23e-3, 1.13e-2, 1.03e-3, 2.24e-2, 4.95e-11;
3.78e-3, 5.30e-12, 8.25e-3, 1.20e-2, 7.97e-3, 2.27e-2, 1.44e-3, 4.27e-2, 8.89e-11;
4.04e-4, 3.71e-13, 1.36e-3, 1.76e-3, 1.47e-3, 7.19e-3, 1.04e-4, 1.04e-2, 6.69e-12;
4.91e-3, 8.03e-12, 1.05e-2, 1.54e-2, 1.02e-2, 3.64e-2, 2.20e-3, 6.21e-2, 1.51e-10;
];

% RHRS=70MOhm
dynamic_rram_fpga(7,:,:) = [
3.95e-3, 6.94e-12, 7.59e-3, 1.15e-2, 7.23e-3, 2.14e-2, 1.90e-3, 4.02e-2, 1.08e-10;
5.74e-3, 1.18e-11, 1.08e-2, 1.65e-2, 9.45e-3, 2.56e-2, 3.24e-3, 5.15e-2, 4.19e-11;
2.36e-3, 3.77e-12, 4.40e-3, 6.76e-3, 4.20e-3, 1.13e-2, 1.03e-3, 2.22e-2, 4.91e-11;
3.78e-3, 5.30e-12, 8.21e-3, 1.20e-2, 7.85e-3, 2.26e-2, 1.44e-3, 4.24e-2, 8.83e-11;
4.23e-4, 3.71e-13, 1.39e-3, 1.82e-3, 1.51e-3, 7.43e-3, 1.04e-4, 1.08e-2, 6.90e-12;
4.92e-3, 8.03e-12, 1.03e-2, 1.52e-2, 1.01e-2, 3.64e-2, 2.20e-3, 6.18e-2, 1.51e-10;
];

% RHRS=80MOhm
dynamic_rram_fpga(8,:,:) = [
3.93e-3, 6.94e-12, 7.47e-3, 1.14e-2, 7.14e-3, 2.11e-2, 1.90e-3, 3.96e-2, 1.06e-10;
5.74e-3, 1.18e-11, 1.06e-2, 1.64e-2, 9.33e-3, 2.55e-2, 3.24e-3, 5.12e-2, 4.16e-11;
2.40e-3, 3.77e-12, 4.38e-3, 6.78e-3, 4.20e-3, 1.13e-2, 1.03e-3, 2.22e-2, 4.91e-11;
3.78e-3, 5.30e-12, 7.92e-3, 1.17e-2, 7.80e-3, 2.27e-2, 1.44e-3, 4.22e-2, 8.78e-11;
4.16e-4, 3.71e-13, 1.38e-3, 1.79e-3, 1.47e-3, 7.05e-3, 1.04e-4, 1.03e-2, 6.62e-12;
4.94e-3, 8.03e-12, 1.03e-2, 1.52e-2, 1.01e-2, 3.66e-2, 2.20e-3, 6.19e-2, 1.51e-10;
];

% RHRS=90MOhm
dynamic_rram_fpga(9,:,:) = [
3.93e-3, 6.94e-12, 7.47e-3, 1.14e-2, 7.14e-3, 2.11e-2, 1.90e-3, 3.96e-2, 1.06e-10;
5.74e-3, 1.18e-11, 1.06e-2, 1.64e-2, 9.33e-3, 2.55e-2, 3.24e-3, 5.12e-2, 4.16e-11;
2.40e-3, 3.77e-12, 4.38e-3, 6.78e-3, 4.20e-3, 1.13e-2, 1.03e-3, 2.22e-2, 4.91e-11;
3.78e-3, 5.30e-12, 7.92e-3, 1.17e-2, 7.80e-3, 2.27e-2, 1.44e-3, 4.22e-2, 8.78e-11;
4.16e-4, 3.71e-13, 1.38e-3, 1.79e-3, 1.47e-3, 7.05e-3, 1.04e-4, 1.03e-2, 6.62e-12;
4.94e-3, 8.03e-12, 1.03e-2, 1.52e-2, 1.01e-2, 3.66e-2, 2.20e-3, 6.19e-2, 1.51e-10;
];

% RHRS=100MOhm
dynamic_rram_fpga(10,:,:) = [
3.93e-3, 6.94e-12, 7.24e-3, 1.12e-2, 6.98e-3, 2.11e-2, 1.90e-3, 3.92e-2, 1.05e-10;
5.74e-3, 1.18e-11, 1.04e-2, 1.61e-2, 9.17e-3, 2.54e-2, 3.24e-3, 5.07e-2, 4.12e-11;
2.36e-3, 3.77e-12, 4.18e-3, 6.53e-3, 3.98e-3, 1.08e-2, 1.03e-3, 2.13e-2, 4.71e-11;
3.81e-3, 5.30e-12, 7.90e-3, 1.17e-2, 7.81e-3, 2.28e-2, 1.44e-3, 4.23e-2, 8.81e-11;
4.16e-4, 3.71e-13, 1.38e-3, 1.80e-3, 1.48e-3, 7.31e-3, 1.04e-4, 1.06e-2, 6.80e-12;
4.93e-3, 8.03e-12, 1.01e-2, 1.50e-2, 1.00e-2, 3.65e-2, 2.20e-3, 6.15e-2, 1.50e-10;
];

% Area of Full-chip FPGAs w.r.t. channel width
area_layout_sram_fpga = [ % Channel Width, area of core, total area, utilization ;
50, 301147.106, 386386.384, 475575.568, 0.779;
100, 377815.158, 479569.507, 578405.288, 0.788;
150, 455387.008, 566782.726, 673827.16, 0.803;
200, 536277.899, 659911.694, 775050.509, 0.813;
250, 618798.499, 756221.508, 879149.973, 0.818;
300, 698886.418, 849383.111, 979387.016, 0.823;
];

area_layout_rram_fpga = [ % Channel Width, area of core, total area, utilization ;
50, 354262.003,456015.168,552508.34,  0.777;
100,403580.797,521051.731,623877.565, 0.775;
150,449536.172,582275.232,690709.995, 0.72;
200,498820.392,647348.486,761430.27,  0.771;
250,549941.994,714446.46, 834060.99,  0.77;
300,598952.794,779529.24, 904267.037, 0.768;
];

