/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [27:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [11:0] celloutsig_0_25z;
  wire [13:0] celloutsig_0_26z;
  reg [5:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  reg [3:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  reg [10:0] celloutsig_0_37z;
  wire [4:0] celloutsig_0_39z;
  wire [12:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [4:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [6:0] celloutsig_0_48z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [2:0] celloutsig_0_65z;
  wire [9:0] celloutsig_0_6z;
  wire [26:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire [22:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [5:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [24:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  reg [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [29:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = ~(celloutsig_1_6z[1] & celloutsig_1_10z);
  assign celloutsig_0_20z = ~(celloutsig_0_11z & celloutsig_0_13z[11]);
  assign celloutsig_1_2z = !(celloutsig_1_0z[2] ? celloutsig_1_0z[3] : in_data[100]);
  assign celloutsig_0_35z = ~celloutsig_0_10z;
  assign celloutsig_0_23z = ~celloutsig_0_20z;
  assign celloutsig_0_32z = celloutsig_0_24z | celloutsig_0_16z[2];
  assign celloutsig_1_11z = { celloutsig_1_1z[9:4], celloutsig_1_7z[19:0], celloutsig_1_10z, celloutsig_1_6z } == { celloutsig_1_5z[11:9], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_44z = { celloutsig_0_43z[2:0], celloutsig_0_41z } === celloutsig_0_6z[4:1];
  assign celloutsig_0_41z = in_data[89:81] > { celloutsig_0_40z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_35z };
  assign celloutsig_0_34z = { celloutsig_0_25z[1:0], celloutsig_0_24z } <= celloutsig_0_8z[8:6];
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z } <= { celloutsig_1_1z[12:4], celloutsig_1_7z[19:0], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_10z = celloutsig_1_3z <= in_data[117:112];
  assign celloutsig_0_2z = { in_data[30:21], celloutsig_0_0z } <= in_data[61:47];
  assign celloutsig_0_24z = celloutsig_0_8z[13:6] <= celloutsig_0_8z[13:6];
  assign celloutsig_1_4z = in_data[158:155] < { in_data[109:107], celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_1z[7:3], celloutsig_1_2z } < celloutsig_1_3z;
  assign celloutsig_0_10z = in_data[69:67] < celloutsig_0_7z[18:16];
  assign celloutsig_1_5z = celloutsig_1_1z % { 1'h1, celloutsig_1_1z[10:6], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_7z[24:9], celloutsig_0_5z } % { 1'h1, celloutsig_0_3z[3:1], celloutsig_0_3z };
  assign celloutsig_0_9z = { celloutsig_0_8z[12:7], celloutsig_0_8z } % { 1'h1, celloutsig_0_7z[23:2] };
  assign celloutsig_0_0z = in_data[78] ? { in_data[82:79], 1'h1 } : in_data[19:15];
  assign celloutsig_0_3z = celloutsig_0_0z[2] ? in_data[78:66] : { celloutsig_0_0z[4:3], 1'h0, celloutsig_0_0z[1:0], celloutsig_0_1z };
  assign celloutsig_0_65z = celloutsig_0_44z ? { celloutsig_0_48z[1], celloutsig_0_17z, celloutsig_0_21z } : { celloutsig_0_9z[3], celloutsig_0_42z, celloutsig_0_41z };
  assign celloutsig_1_6z = celloutsig_1_3z[3] ? celloutsig_1_1z[7:4] : { celloutsig_1_3z[5:4], 1'h0, celloutsig_1_3z[2] };
  assign celloutsig_1_7z[19:0] = celloutsig_1_0z[1] ? { celloutsig_1_5z, celloutsig_1_3z } : { celloutsig_1_1z[3], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_16z = celloutsig_0_7z[18] ? celloutsig_0_13z[10:6] : celloutsig_0_1z[5:1];
  assign celloutsig_0_26z = celloutsig_0_21z ? celloutsig_0_8z[16:3] : { celloutsig_0_9z[22:10], 1'h0 };
  assign celloutsig_1_9z = - { celloutsig_1_1z[13:6], celloutsig_1_4z };
  assign celloutsig_1_18z = - celloutsig_1_1z[5:2];
  assign celloutsig_0_1z = - in_data[26:19];
  assign celloutsig_0_36z = celloutsig_0_6z[6:2] !== celloutsig_0_6z[9:5];
  assign celloutsig_0_42z = { celloutsig_0_32z, celloutsig_0_5z, celloutsig_0_16z } !== { celloutsig_0_25z[9:4], celloutsig_0_18z };
  assign celloutsig_0_5z = { in_data[92:85], celloutsig_0_4z } !== celloutsig_0_3z[12:1];
  assign celloutsig_0_28z = { in_data[48:31], celloutsig_0_16z, celloutsig_0_23z } !== { celloutsig_0_26z[7:1], celloutsig_0_25z, celloutsig_0_0z };
  assign celloutsig_0_64z = | { celloutsig_0_4z[2], celloutsig_0_34z, celloutsig_0_23z, celloutsig_0_18z };
  assign celloutsig_0_17z = ~^ celloutsig_0_13z[16:4];
  assign celloutsig_0_21z = ~^ celloutsig_0_8z;
  assign celloutsig_0_31z = celloutsig_0_7z[17:14] >> celloutsig_0_30z;
  assign celloutsig_0_4z = { celloutsig_0_1z[2:0], celloutsig_0_2z } >> celloutsig_0_1z[5:2];
  assign celloutsig_0_48z = celloutsig_0_25z[7:1] >> celloutsig_0_25z[7:1];
  assign celloutsig_1_19z = { celloutsig_1_9z[4:0], celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_12z } >> { in_data[169:146], celloutsig_1_2z };
  assign celloutsig_0_25z = { celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_6z } >> in_data[44:33];
  assign celloutsig_0_7z = { in_data[33:15], celloutsig_0_1z } >>> { in_data[31:9], celloutsig_0_4z };
  assign celloutsig_0_40z = { celloutsig_0_39z, celloutsig_0_12z } - { celloutsig_0_9z[8:7], celloutsig_0_31z };
  assign celloutsig_0_43z = { celloutsig_0_37z[4:2], celloutsig_0_36z, celloutsig_0_28z } - celloutsig_0_37z[5:1];
  assign celloutsig_0_6z = celloutsig_0_3z[10:1] - { celloutsig_0_1z[5:1], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_7z[24:2], celloutsig_0_0z } - { celloutsig_0_7z[6:5], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_39z = celloutsig_0_37z[10:6] ^ celloutsig_0_27z[5:1];
  assign celloutsig_1_0z = in_data[108:105] ^ in_data[117:114];
  assign celloutsig_1_1z = { in_data[146:137], celloutsig_1_0z } ^ in_data[159:146];
  always_latch
    if (!clkin_data[64]) celloutsig_0_37z = 11'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_37z = { celloutsig_0_25z[11:3], celloutsig_0_32z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 6'h00;
    else if (!clkin_data[0]) celloutsig_1_3z = celloutsig_1_1z[5:0];
  always_latch
    if (!clkin_data[96]) celloutsig_1_13z = 6'h00;
    else if (!clkin_data[0]) celloutsig_1_13z = { celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_8z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_27z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_27z = celloutsig_0_3z[12:7];
  always_latch
    if (clkin_data[32]) celloutsig_0_30z = 4'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_30z = celloutsig_0_6z[9:6];
  assign celloutsig_0_11z = ~((celloutsig_0_9z[20] & in_data[3]) | (celloutsig_0_0z[1] & celloutsig_0_2z));
  assign celloutsig_0_12z = ~((in_data[93] & in_data[40]) | (celloutsig_0_2z & celloutsig_0_6z[5]));
  assign celloutsig_0_18z = ~((celloutsig_0_4z[2] & celloutsig_0_9z[19]) | (in_data[73] & celloutsig_0_4z[2]));
  assign celloutsig_1_7z[29:20] = celloutsig_1_1z[13:4];
  assign { out_data[131:128], out_data[120:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
