category,subcategory,command,syntax,description,example,parameters,notes,use_case,related_commands
Overview,About eSIM,N/A,N/A,"eSIM is a virtual electronics simulator developed by FOSSEE (IIT Bombay) for learning circuit design and simulation. It uses Ngspice for backend simulation and runs in a browser.","Simulate a common emitter amplifier using Ngspice and visualize output graph.","Circuit file, type of analysis (AC, DC, Transient)","Requires modern browser, designed for academic purposes.","Education, training, virtual labs in electronics and communication engineering.",".tran, .ac, run, plot, .print, .measure"
Installation Issues,Dependencies Missing,install_dependencies,sudo apt-get install dependencies,KiCad or Ngspice dependencies not installed properly,sudo apt-get install kicad ngspice,Package names for Ubuntu,Check system requirements before installation,Fresh installation on Ubuntu,verify_installation
Installation Issues,Permission Errors,fix_permissions,sudo chmod +x install_script,Installation fails due to insufficient permissions,sudo chmod +x eSim-2.3.run,Executable file path,Run as administrator on Windows,Installation script won't execute,installation_troubleshooting
Installation Issues,Path Issues,set_path,export PATH=$PATH:/opt/eSim,eSim commands not found in terminal,export PATH=$PATH:/opt/eSim-2.3/bin,Correct eSim installation directory,Add to .bashrc for permanent fix,Command not found errors,environment_setup
Installation Issues,Version Conflicts,version_check,esim --version,Conflicting versions of dependencies installed,Check KiCad version compatibility,Version numbers,Uninstall old versions first,Multiple eSim versions installed,uninstall_old
Installation Issues,Browser Compatibility,check_browser,Open supported browser,eSIM not loading properly in browser,Use Chrome Firefox or Safari latest versions,Modern browser required,Disable ad blockers for eSIM,Web interface not working,browser_setup
Installation Issues,Python Dependencies,install_python_deps,pip install PyQt5 matplotlib numpy,Python or PyQt5 dependencies missing,pip install PyQt5 matplotlib numpy scipy,Python package requirements,Use pip3 for Python3 installations,GUI not loading or plotting issues,python_setup
Simulation Errors,Netlist Generation Failed,check_netlist,Tools → Generate Netlist,Schematic cannot be converted to SPICE netlist,Missing ground connection in circuit,Proper component labeling required,All components must have SPICE models,Netlist conversion errors,add_spice_models
Simulation Errors,Convergence Problems,convergence_fix,.options gmin=1e-12,Simulation fails to converge,".options gmin=1e-12 abstol=1e-12",Tolerance parameters,Adjust simulation options,Large circuits or nonlinear elements,simulation_options
Simulation Errors,Model Not Found,add_model,Model Editor → Import,Component SPICE model missing from library,Import transistor.lib to model library,Model file path,Check model syntax,Custom components not simulating,model_library
Simulation Errors,Syntax Errors,fix_syntax,Edit netlist manually,SPICE syntax errors in netlist,Fix ".model" statement format,Proper SPICE syntax,Use Model Editor for validation,Simulation won't start,netlist_debug
Simulation Errors,Timeout Errors,adjust_timeout,Set simulation timeout,Simulation runs too long and times out,Increase timeout limit in settings,Time limit in seconds,Reduce circuit complexity if needed,Long running simulations,simulation_settings
Simulation Errors,Memory Overflow,reduce_complexity,Simplify circuit design,Simulation exceeds available memory,Break large circuit into smaller blocks,Available system memory,Close other browser tabs,Very large circuits,memory_management
Simulation Errors,Division by Zero,check_parameters,Verify component values,Mathematical error in simulation,Ensure no zero-value resistors or capacitors,Component parameter validation,Use realistic component values,Parameter validation errors,component_check
Schematic Issues,Component Not Found,add_component_library,Library → Add,Required component missing from library,Add custom component library,Library file path,Install additional KiCad libraries,Missing components in palette,library_manager
Schematic Issues,ERC Violations,run_erc,Tools → ERC,Electrical Rule Check failures,Unconnected pins or power issues,Design rule settings,Fix all ERC errors before simulation,Schematic validation fails,design_rules
Schematic Issues,Pin Connection Errors,fix_connections,Manual wire placement,Components not properly connected,Add junction dots at wire intersections,Proper wire routing,Check for floating nodes,Connectivity issues,wire_connections
Schematic Issues,Label Issues,fix_labels,Edit component properties,Component reference designators missing,Set R1 R2 for resistors V1 for voltage source,Unique component names,Sequential numbering required,Duplicate component names,component_properties
Schematic Issues,Wire Crossing Problems,fix_wire_crossing,Use junction dots,Ambiguous wire connections at crossings,Add junction dots where wires should connect,Visual connection indicators,Avoid T-junctions without dots,Connection ambiguity,wire_management
Schematic Issues,Component Rotation,rotate_component,Right-click → Rotate,Component orientation incorrect,Rotate component to proper orientation,90-degree increments,Use R key for quick rotation,Schematic readability,component_placement
Schematic Issues,Grid Alignment,snap_to_grid,View → Grid Settings,Components not aligned properly,Enable snap-to-grid functionality,Grid spacing settings,Use consistent grid for neat schematics,Schematic organization,design_aesthetics
Schematic Issues,Bus Connections,create_bus,Place → Bus,Multiple signal lines need organization,Create bus for address or data lines,Bus notation standards,Label bus segments clearly,Multi-bit signal management,signal_organization
PCB Design Issues,Footprint Missing,assign_footprint,Tools → Assign Footprints,Component footprint not assigned,Map schematic symbol to PCB footprint,Footprint library selection,Check component associations,PCB layout cannot be generated,footprint_library
PCB Design Issues,DRC Violations,run_drc,Tools → DRC,Design Rule Check failures in PCB,Trace width or spacing violations,Design rule file settings,Adjust PCB layout or rules,PCB manufacturing errors,pcb_rules
PCB Design Issues,Routing Problems,manual_route,Route → Interactive Router,Auto-routing fails or incomplete,Manually route critical nets,Layer and via settings,Use multiple PCB layers,Complex PCB layouts,via_placement
PCB Design Issues,Layer Stack Issues,configure_layers,Setup → Layer Stack,Incorrect PCB layer configuration,Set up 2-layer or 4-layer stackup,Layer count and thickness,Consult manufacturer specs,Multi-layer PCB design,stackup_planning
PCB Design Issues,Via Problems,fix_vias,Place → Via,Vias not connecting layers properly,Check via drill size and pad size,Via specifications,Verify layer connections,Inter-layer connections,layer_connectivity
Performance Issues,Simulation Slow,optimize_simulation,Reduce timestep or complexity,Simulation takes too long to complete,Reduce circuit complexity or timestep,Simulation parameters,Use appropriate analysis types,Large circuit simulation,simulation_tuning
Performance Issues,Memory Issues,increase_memory,System settings,Out of memory during simulation,Close other applications increase swap,System memory allocation,Monitor system resources,Complex mixed-signal circuits,system_resources
Performance Issues,GUI Freezing,restart_gui,Ctrl+Alt+T → killall eSim,eSim interface becomes unresponsive,Restart eSim application,Process management,Save work frequently,Large schematics or long simulations,force_quit
Performance Issues,Browser Lag,optimize_browser,Clear browser cache,Web interface running slowly,Clear cache and restart browser,Browser optimization,Disable unnecessary extensions,Poor web performance,browser_maintenance
Performance Issues,Plot Generation Slow,reduce_plot_points,Limit data points,Graph plotting takes too long,Reduce number of plot points in analysis,Plot resolution settings,Balance detail vs performance,Large dataset visualization,plot_optimization
Model Issues,Custom Model Errors,validate_model,Model Editor → Check Syntax,User-created SPICE models have errors,Check .model statement syntax,SPICE model parameters,Refer to SPICE manual,Custom component simulation,spice_syntax
Model Issues,Library Path Wrong,fix_library_path,Configure → Library Paths,Model libraries not found,Set correct path to model files,Directory paths,Use absolute paths,Model import failures,path_configuration
Model Issues,Model Parameters Invalid,check_model_params,Edit model parameters,Component model has invalid parameters,Verify all model parameters are realistic,Parameter ranges and units,Check manufacturer datasheets,Simulation accuracy issues,parameter_validation
Model Issues,Temperature Dependence,set_temperature,.temp 27,Temperature effects not modeled,Add temperature analysis commands,Temperature in Celsius,Consider temperature coefficients,Environmental simulation,thermal_analysis
Analysis Issues,AC Analysis Problems,setup_ac_analysis,.ac dec 10 1 1meg,AC analysis not working correctly,Set up proper AC analysis parameters,Frequency range and points,Use logarithmic or linear sweep,Frequency response analysis,frequency_analysis
Analysis Issues,Transient Analysis Errors,fix_transient,.tran 0.1ms 10ms,Transient simulation fails,Check time step and stop time,Time parameters,Ensure stable initial conditions,Time domain analysis,time_analysis
Analysis Issues,DC Sweep Issues,configure_dc_sweep,.dc V1 0 5 0.1,DC sweep not producing results,Set up DC source sweep parameters,Voltage or current range,Check sweep variable exists,Parameter variation analysis,parametric_analysis
Analysis Issues,Operating Point Problems,check_operating_point,.op,DC operating point calculation fails,Verify all DC sources and connections,Circuit biasing,Check for floating nodes,Initial condition problems,bias_analysis
Analysis Issues,Noise Analysis Setup,setup_noise_analysis,.noise v(out) V1 dec 10 1 1meg,Noise analysis configuration issues,Configure noise analysis parameters,Input and output nodes,Specify noise source,Circuit noise characterization,noise_modeling
File Issues,Project Won't Open,repair_project,File → Recent Projects,eSim project file corrupted,Restore from backup or recreate,Project file integrity,Regular project backups,Lost work recovery,backup_restore
File Issues,Save Errors,fix_save_permissions,Change file permissions,Cannot save project files,Check folder write permissions,File system permissions,Save to user directory,Permission denied errors,file_permissions
File Issues,Import Errors,fix_import,File → Import,Cannot import external files,Check file format and encoding,Supported file formats,Convert files if necessary,External file integration,format_conversion
File Issues,Export Problems,troubleshoot_export,File → Export,File export functionality not working,Verify export format and destination,Export options and formats,Check write permissions,Data sharing and backup,file_output
Mixed Signal Issues,NGHDL Setup,configure_nghdl,NGHDL → Configuration,Mixed-signal simulation setup problems,Configure Verilog/VHDL compiler paths,Compiler installation paths,Install GHDL and Verilator,Digital simulation not working,digital_setup
Mixed Signal Issues,Interface Errors,debug_interface,Check log files,Analog-digital interface problems,Verify interface component connections,Interface component parameters,Check simulation log for errors,Mixed-signal coupling issues,simulation_log
Mixed Signal Issues,Digital Logic Problems,check_digital_logic,Verify logic levels,Digital components not behaving correctly,Check logic threshold and timing,Logic family specifications,Ensure proper power supply,Digital circuit design,logic_verification
Mixed Signal Issues,Clock Signal Issues,fix_clock_signals,Check clock sources,Clock signals not propagating,Verify clock source and distribution,Clock frequency and duty cycle,Avoid clock skew problems,Sequential circuit timing,timing_analysis
Export Issues,Gerber Generation,fix_gerber,File → Plot,PCB Gerber files not generated correctly,Check layer setup and plot settings,Layer selection and format,Verify plot output directory,Manufacturing file problems,plot_settings
Export Issues,Netlist Export,export_debug,File → Export → Netlist,Netlist export fails or incomplete,Check component models and connections,Export format selection,Validate netlist before export,External tool integration,netlist_validation
Export Issues,BOM Generation,generate_bom,Tools → Generate BOM,Bill of Materials not generating,Check component properties and values,Component attributes,Ensure all parts have part numbers,Manufacturing documentation,parts_list
Export Issues,3D Model Export,export_3d,File → Export → 3D,3D model export not working,Verify 3D models assigned to footprints,3D model libraries,Check export format settings,Mechanical design integration,cad_integration
System Issues,Display Problems,fix_display,System display settings,GUI elements not displaying correctly,Adjust system scaling or resolution,Display configuration,Check graphics drivers,High DPI displays,graphics_setup
System Issues,Font Issues,configure_fonts,System font settings,Text not readable in interface,Install required fonts or change settings,Font configuration,Restart after font changes,Text rendering problems,system_fonts
System Issues,Audio Problems,fix_audio,System audio settings,No sound from simulation alerts,Check system audio configuration,Audio device settings,Enable system sounds,User feedback and alerts,audio_configuration
System Issues,Keyboard Shortcuts,configure_shortcuts,Edit → Preferences,Keyboard shortcuts not working,Check shortcut key assignments,Key binding configuration,Avoid conflicts with system shortcuts,Workflow efficiency,hotkey_setup
Integration Issues,KiCad Version,kicad_compatibility,Check KiCad version,KiCad integration not working,Ensure compatible KiCad version,Version compatibility matrix,Update or downgrade KiCad,Schematic editor issues,version_management
Integration Issues,Ngspice Path,ngspice_setup,Configure Ngspice path,Ngspice simulation engine not found,Set correct Ngspice installation path,Executable file location,Verify Ngspice installation,Simulation engine errors,tool_configuration
Integration Issues,Python Dependencies,install_python_deps,pip install required_packages,Python scripts not executing,Install required Python packages,Package requirements,Use virtual environment,Script automation features,python_setup
Integration Issues,MATLAB Interface,setup_matlab,Configure MATLAB path,MATLAB integration not working,Set MATLAB installation directory,MATLAB toolbox requirements,Check license availability,Advanced analysis features,matlab_configuration
Update Issues,Version Update Failed,manual_update,Download latest version,eSim update process fails,Uninstall old version then reinstall,Clean installation process,Backup projects before update,Update mechanism broken,clean_install
Update Issues,Configuration Lost,restore_config,Copy configuration files,Settings lost after update,Restore configuration from backup,Configuration file locations,Export settings before update,Personalized settings missing,config_backup
Update Issues,Plugin Compatibility,check_plugins,Verify plugin versions,Plugins not working after update,Check plugin compatibility with new version,Plugin version requirements,Update or disable incompatible plugins,Extended functionality issues,plugin_management
Network Issues,Download Failures,check_network,Network connectivity test,Cannot download models or updates,Check internet connection and firewall,Network configuration,Use alternative download methods,Resource download problems,proxy_settings
Network Issues,Proxy Configuration,setup_proxy,Configure proxy settings,Behind corporate firewall,Set proxy in system and eSim settings,Proxy server details,Contact IT for proxy information,Corporate network restrictions,network_configuration
Network Issues,SSL Certificate Errors,fix_ssl,Update certificates,SSL certificate validation failures,Update system certificates or bypass SSL,Certificate management,Consult IT administrator,Secure connection problems,security_configuration
Documentation Issues,Help Not Available,access_help,Online documentation,Built-in help system not working,Visit eSim FOSSEE website for documentation,Internet connection required,Bookmark important documentation,Learning eSim usage,online_resources
Documentation Issues,Tutorial Problems,alternative_tutorials,Spoken Tutorial website,Video tutorials not playing,Use alternative browsers or players,Media player requirements,Download tutorials for offline use,Learning specific features,video_playback
Documentation Issues,Missing Examples,find_examples,Example projects directory,Cannot find example circuits,Look in installation examples folder,Example file locations,Download examples from website,Learning circuit design,sample_projects
Educational Issues,Learning Curve,structured_learning,Follow tutorial sequence,New users finding eSIM difficult,Start with basic circuits and tutorials,Progressive difficulty levels,Practice with simple examples first,Academic learning support,tutorial_progression
Educational Issues,Assignment Help,academic_support,Contact instructor,Students need help with assignments,Provide guidance on circuit analysis,Academic context understanding,Encourage independent learning,Classroom integration,instructor_resources
Educational Issues,Lab Setup,configure_lab,Multi-user environment,Setting up eSIM for laboratory use,Configure shared resources and accounts,Network and user management,Plan for concurrent users,Educational institution deployment,lab_management
Feature Requests,New Components,request_component,Community forum,Need component not in library,Submit component request to developers,Component specifications,Consider creating custom model,Expanding component library,community_contribution
Feature Requests,Analysis Types,request_analysis,Feature request form,Need analysis type not available,Request new analysis capability,Analysis requirements,Use existing tools as workaround,Advanced simulation needs,development_roadmap
Bug Reports,Crash Reports,report_crash,GitHub Issues → Bug Report,eSim crashes unexpectedly,Document steps to reproduce crash,Crash dump information,Include system information,Getting help from developers,log_analysis
Bug Reports,Feature Requests,request_feature,GitHub Issues → Feature Request,Need functionality not available,Describe desired feature clearly,Use case explanation,Check existing feature requests,Suggesting improvements,community_feedback
Bug Reports,Simulation Inaccuracy,report_accuracy,Compare with known results,Simulation results seem incorrect,Verify with hand calculations or other tools,Expected vs actual results,Check model accuracy and parameters,Result validation concerns,verification_methods
Troubleshooting,Log Analysis,check_logs,View → Log Files,Need to diagnose simulation problems,Examine log files for error messages,Log file locations and formats,Look for warning and error messages,Debugging simulation issues,error_diagnosis
Troubleshooting,Component Testing,isolate_component,Test individual components,Circuit not working as expected,Test components individually,Component isolation techniques,Use simple test circuits,Systematic debugging approach,debug_strategy
Troubleshooting,Backup Recovery,restore_backup,File → Restore,Lost work due to system crash,Restore from automatic or manual backups,Backup file locations,Enable automatic backup feature,Data recovery and protection,data_safety
Advanced Features,Parametric Analysis,setup_parametric,.step param R 1k 10k 1k,Need to vary component values,Set up parameter sweep analysis,Parameter ranges and steps,Use .step command for sweeps,Design optimization studies,optimization_analysis
Advanced Features,Monte Carlo Analysis,monte_carlo_setup,.mc 100,Analyze circuit with component tolerances,Set up Monte Carlo statistical analysis,Number of iterations,Define component variations,Statistical design analysis,statistical_modeling
Advanced Features,Worst Case Analysis,worst_case_setup,.wcase,Find worst case circuit performance,Configure worst case analysis parameters,Component tolerance limits,Identify critical components,Robustness analysis,reliability_analysis
basic_commands,simulation,run,run,"Executes the currently loaded netlist simulation","run","none","Must have a netlist loaded first","Running basic simulations","load, plot"
basic_commands,file_operations,source,source <filename>,"Loads and executes a netlist file","source amplifier.cir","filename: path to netlist file","File must exist and be readable","Loading circuit files","include, load"
basic_commands,plotting,plot,plot <vector_list>,"Displays graphical plots of simulation results","plot v(out) i(r1)","vector_list: space-separated list of vectors","Requires simulation to be run first","Viewing simulation results","print, write"
basic_commands,data_output,print,print <vector_list>,"Prints numerical values of vectors to console","print v(1) v(2) i(vin)","vector_list: vectors to display","Shows current values or all values","Getting numerical data","plot, show"
basic_commands,information,show,show,"Displays information about current circuit","show all","all, nodes, devices, models","Useful for debugging circuits","Circuit inspection","print, listing"
basic_commands,help,help,help [command],"Shows help information","help plot","command: specific command (optional)","Shows available commands if no argument","Getting command information","?"
basic_commands,simulation,quit,quit,"Exits the NGSPICE simulator","quit","none","Saves current state before exiting","Ending simulation session","exit, stop"
basic_commands,simulation,exit,exit,"Alternative command to quit simulator","exit","none","Same as quit command","Ending simulation session","quit, stop"
basic_commands,simulation,version,version,"Displays NGSPICE version information","version","none","Shows build date and version number","Checking simulator version","help"
basic_commands,simulation,rusage,rusage,"Shows resource usage statistics","rusage","none","Displays CPU time and memory usage","Performance monitoring","status, time"
basic_commands,simulation,history,history,"Shows command history","history","none","Lists previously executed commands","Command recall","alias"
basic_commands,simulation,alias,alias <name> <command>,"Creates command aliases","alias h help","name: alias name, command: command to alias","Shortens frequently used commands","Command shortcuts","history, unalias"
basic_commands,simulation,unalias,unalias <name>,"Removes command alias","unalias h","name: alias to remove","Removes previously defined alias","Alias management","alias"
basic_commands,simulation,time,time,"Shows current simulation time","time","none","Displays elapsed time in transient analysis","Time tracking","rusage, status"
analysis_types,dc_analysis,dc,dc <source> <start> <stop> <step>,"Performs DC sweep analysis","dc vin 0 5 0.1","source: voltage/current source, start/stop: sweep range, step: increment","Creates DC operating point sweep","DC characteristic curves","op, tf"
analysis_types,ac_analysis,ac,ac <type> <points> <start> <stop>,"Performs AC small-signal analysis","ac dec 100 1 1meg","type: dec/oct/lin, points: number per decade/octave, start/stop: frequency range","Frequency domain analysis","Frequency response analysis","noise, disto"
analysis_types,transient,tran,tran <step> <stop> [start] [max],"Performs transient time-domain analysis","tran 1ns 100ns","step: time step, stop: end time, start: start time (optional), max: max time step (optional)","Time domain simulation","Time-based circuit behavior","ic, uic"
analysis_types,operating_point,op,op,"Calculates DC operating point","op","none","Finds quiescent operating point","Initial circuit conditions","dc, tf"
analysis_types,transfer_function,tf,tf <output> <input>,"Calculates small-signal transfer function","tf v(out) vin","output: output variable, input: input source","Linear circuit analysis","Gain and impedance calculation","ac, op"
analysis_types,noise_analysis,noise,noise <output> <input> <type> <points> <start> <stop>,"Performs noise analysis","noise v(out) vin dec 10 1 1k","output: output node, input: input source, type: dec/oct/lin","Noise characteristic analysis","Circuit noise performance","ac"
analysis_types,distortion_analysis,disto,disto <freq> <amplitude>,"Performs distortion analysis","disto 1k 0.1","freq: fundamental frequency, amplitude: input amplitude","Harmonic distortion analysis","Amplifier linearity testing","ac, noise"
analysis_types,pole_zero,pz,pz <input> <output> <type>,"Performs pole-zero analysis","pz vin vout vol pz","input: input node, output: output node, type: vol/cur/pz","Stability analysis","Control system design","tf, ac"
analysis_types,small_signal,sens,sens <output>,"Performs small-signal sensitivity analysis","sens v(out)","output: output variable","Component sensitivity","Design optimization","dc, ac"
circuit_elements,resistor,resistor,R<name> <node1> <node2> <value>,"Defines a resistor element","R1 1 0 1k","name: unique identifier, node1/node2: connection nodes, value: resistance","Basic passive element","Voltage division, current limiting","capacitor, inductor"
circuit_elements,capacitor,capacitor,C<name> <node1> <node2> <value> [IC],"Defines a capacitor element","C1 1 2 10u IC=0","name: identifier, nodes: connections, value: capacitance, IC: initial condition","Reactive element for AC analysis","Filtering, timing circuits","resistor, inductor"
circuit_elements,inductor,inductor,L<name> <node1> <node2> <value> [IC],"Defines an inductor element","L1 2 3 1m IC=0","name: identifier, nodes: connections, value: inductance, IC: initial current","Reactive element, magnetic coupling","Energy storage, filtering","resistor, capacitor"
circuit_elements,voltage_source,voltage_source,V<name> <node+> <node-> <value>,"Defines a voltage source","VCC 1 0 DC 5","name: identifier, node+: positive terminal, node-: negative terminal, value: voltage specification","Independent voltage source","Power supply, signal generation","current_source, controlled_sources"
circuit_elements,current_source,current_source,I<name> <node+> <node-> <value>,"Defines a current source","I1 0 1 DC 1m","name: identifier, node+: current flows into, node-: current flows out, value: current specification","Independent current source","Biasing, signal injection","voltage_source, controlled_sources"
circuit_elements,diode,diode,D<name> <anode> <cathode> <model>,"Defines a diode element","D1 1 2 1N4148","name: identifier, anode: positive terminal, cathode: negative terminal, model: diode model name","Nonlinear semiconductor device","Rectification, protection","bjt, mosfet"
circuit_elements,bjt,bjt,Q<name> <collector> <base> <emitter> <model>,"Defines a bipolar junction transistor","Q1 3 2 1 2N2222","name: identifier, collector/base/emitter: terminal nodes, model: BJT model name","Three-terminal amplifying device","Amplification, switching","mosfet, diode"
circuit_elements,mosfet,mosfet,M<name> <drain> <gate> <source> <bulk> <model>,"Defines a MOSFET transistor","M1 2 1 0 0 NMOS","name: identifier, drain/gate/source/bulk: terminal nodes, model: MOSFET model name","Voltage-controlled switching device","Digital circuits, power control","bjt, jfet"
circuit_elements,opamp,opamp,X<name> <in+> <in-> <out> <model>,"Defines an operational amplifier subcircuit","X1 2 1 3 LM741","name: identifier, in+: non-inverting input, in-: inverting input, out: output, model: opamp model","High-gain differential amplifier","Signal amplification, filtering","subcircuit, controlled_sources"
circuit_elements,jfet,jfet,J<name> <drain> <gate> <source> <model>,"Defines a JFET transistor","J1 2 1 0 2N3819","name: identifier, drain/gate/source: terminal nodes, model: JFET model name","Voltage-controlled current source","High-impedance amplification","mosfet, bjt"
circuit_elements,mutual_inductor,mutual,K<name> <inductor1> <inductor2> <coupling>,"Defines mutual inductance between inductors","K1 L1 L2 0.9","name: identifier, inductor1/inductor2: coupled inductors, coupling: coupling coefficient","Magnetic coupling","Transformers, coupled circuits","inductor, transformer"
circuit_elements,transmission_line,tline,T<name> <n1> <n2> <n3> <n4> <model>,"Defines a transmission line","T1 1 0 2 0 TLINE","name: identifier, n1-n4: port nodes, model: transmission line model","Distributed parameter element","High-frequency circuits, PCB traces","lossy_tline, coupled_tline"
circuit_elements,switch,switch,S<name> <node1> <node2> <control+> <control-> <model>,"Defines a voltage-controlled switch","S1 1 2 3 0 SMOD","name: identifier, node1/node2: switched nodes, control+/control-: control voltage nodes, model: switch model","Voltage-controlled switching","Switching circuits, multiplexers","current_switch, relay"
circuit_elements,current_switch,current_switch,W<name> <node1> <node2> <control>,"Defines a current-controlled switch","W1 1 2 VCTL","name: identifier, node1/node2: switched nodes, control: controlling voltage source","Current-controlled switching","Current-sensing switches","switch, cccs"
circuit_elements,transformer,transformer,K<name> <L1> <L2> <coupling>,"Defines a transformer using mutual inductance","K1 LPRI LSEC 0.95","name: identifier, L1/L2: primary/secondary inductors, coupling: coupling coefficient","Electrical isolation and transformation","Power supplies, isolation","mutual_inductor, inductor"
controlled_sources,vcvs,vcvs,E<name> <out+> <out-> <in+> <in-> <gain>,"Voltage-controlled voltage source","E1 3 0 1 2 100","name: identifier, out+/out-: output nodes, in+/in-: control nodes, gain: voltage gain","Linear voltage amplification","Operational amplifier modeling","vccs, ccvs"
controlled_sources,vccs,vccs,G<name> <out+> <out-> <in+> <in-> <gain>,"Voltage-controlled current source","G1 3 0 1 2 0.001","name: identifier, out+/out-: output nodes, in+/in-: control nodes, gain: transconductance","Voltage-to-current conversion","Transconductance amplifiers","vcvs, cccs"
controlled_sources,ccvs,ccvs,H<name> <out+> <out-> <control> <gain>,"Current-controlled voltage source","H1 3 0 VIN 1000","name: identifier, out+/out-: output nodes, control: controlling voltage source, gain: transimpedance","Current-to-voltage conversion","Transimpedance amplifiers","cccs, vcvs"
controlled_sources,cccs,cccs,F<name> <out+> <out-> <control> <gain>,"Current-controlled current source","F1 3 0 VIN 50","name: identifier, out+/out-: output nodes, control: controlling voltage source, gain: current gain","Current amplification","Current mirrors, amplifiers","ccvs, vccs"
controlled_sources,poly_vcvs,poly_vcvs,E<name> <out+> <out-> POLY(<dim>) <control_pairs> <coeffs>,"Polynomial voltage-controlled voltage source","E1 3 0 POLY(1) 1 2 0 100 0.1","name: identifier, out+/out-: output nodes, dim: polynomial dimension, control_pairs: control node pairs, coeffs: polynomial coefficients","Nonlinear voltage relationships","Behavioral modeling, nonlinear circuits","poly_vccs, behavioral"
controlled_sources,poly_vccs,poly_vccs,G<name> <out+> <out-> POLY(<dim>) <control_pairs> <coeffs>,"Polynomial voltage-controlled current source","G1 3 0 POLY(2) 1 2 4 5 0 0.01 0.001","name: identifier, out+/out-: output nodes, dim: polynomial dimension, control_pairs: control node pairs, coeffs: polynomial coefficients","Nonlinear transconductance","Behavioral modeling, nonlinear circuits","poly_vcvs, behavioral"
controlled_sources,behavioral,behavioral,B<name> <out+> <out-> <expression>,"Behavioral source with arbitrary expression","B1 3 0 V=V(1)*V(2)","name: identifier, out+/out-: output nodes, expression: mathematical expression","Arbitrary mathematical relationships","Complex behavioral modeling","poly_vcvs, table"
controlled_sources,table,table,B<name> <out+> <out-> TABLE <input> = <table_data>,"Table-based behavioral source","B1 3 0 TABLE {V(1)} = (0,0) (1,2) (2,5)","name: identifier, out+/out-: output nodes, input: input expression, table_data: input-output pairs","Lookup table functionality","Nonlinear characteristic modeling","behavioral, poly_vcvs"
sources,dc_source,dc,DC <value>,"Specifies a DC source value","DC 12V","value: constant voltage or current","Time-invariant source","Power supplies, biasing","ac, pulse"
sources,ac_source,ac,AC <magnitude> [phase],"Specifies an AC source for small-signal analysis","AC 1V 0","magnitude: AC amplitude, phase: phase angle in degrees","Small-signal AC analysis","Frequency response testing","dc, sin"
sources,sine_source,sin,SIN(<offset> <amplitude> <frequency> [delay] [damping]),"Defines a sinusoidal time-varying source","SIN(0 5V 1kHz)","offset: DC offset, amplitude: peak amplitude, frequency: frequency, delay: time delay, damping: damping factor","Sinusoidal waveform generation","AC signal testing, oscillator analysis","pulse, exp"
sources,pulse_source,pulse,PULSE(<v1> <v2> <td> <tr> <tf> <pw> <per>),"Defines a pulse waveform source","PULSE(0 5V 0 1ns 1ns 50ns 100ns)","v1/v2: low/high values, td: delay, tr/tf: rise/fall times, pw: pulse width, per: period","Digital signal generation","Clock signals, switching analysis","sin, exp"
sources,exponential_source,exp,EXP(<v1> <v2> <td1> <tau1> <td2> <tau2>),"Defines an exponential waveform source","EXP(0 5V 0 1us 50us 2us)","v1/v2: initial/final values, td1: rise delay, tau1: rise time constant, td2: fall delay, tau2: fall time constant","Exponential transient analysis","RC/RL circuit step response","pulse, sin"
sources,piecewise_linear,pwl,PWL(<t1> <v1> <t2> <v2> ...),"Defines a piecewise linear source","PWL(0 0V 1us 5V 2us 5V 3us 0V)","t1,v1,t2,v2: time-voltage pairs","Arbitrary waveform generation","Custom signal shapes","pulse, sin"
sources,single_freq_fm,sffm,SFFM(<offset> <amplitude> <carrier_freq> <mod_index> <signal_freq>),"Single-frequency FM source","SFFM(0 1V 1MHz 5 1kHz)","offset: DC offset, amplitude: carrier amplitude, carrier_freq: carrier frequency, mod_index: modulation index, signal_freq: modulating frequency","Frequency modulation","Communication system modeling","am, sin"
sources,amplitude_modulation,am,AM(<offset> <amplitude> <carrier_freq> <mod_freq> <mod_depth>),"Amplitude modulated source","AM(0 1V 1MHz 1kHz 0.5)","offset: DC offset, amplitude: carrier amplitude, carrier_freq: carrier frequency, mod_freq: modulation frequency, mod_depth: modulation depth","Amplitude modulation","Communication circuits","sffm, sin"
sources,random_noise,trnoise,TRNOISE(<amplitude> <time_step> <type>),"Transient noise source","TRNOISE(0.1V 1ns 1)","amplitude: noise amplitude, time_step: time step, type: noise type (1=uniform, 2=gaussian)","Noise injection","Noise analysis, jitter simulation","sin, pulse"
sources,file_source,file_source,FILE=<filename>,"Source from external file","FILE=input_data.txt","filename: data file path","External stimulus","Complex waveform generation","pwl, behavioral"
models,diode_model,diode_model,.MODEL <name> D (<parameters>),"Defines a diode model",".MODEL 1N4148 D (IS=5.84n RS=0.592 N=1.906 TT=4n CJO=0.95p VJ=0.55 M=0.278 FC=0.5 ISR=0.09n NR=2.71 BV=100 IBV=0.1u)","name: model name, parameters: diode model parameters","Diode device modeling","Rectifier circuits, voltage regulation","bjt_model, mosfet_model"
models,bjt_model,bjt_model,.MODEL <name> NPN/PNP (<parameters>),"Defines a BJT model",".MODEL 2N2222 NPN (IS=1.14f XTI=3 EG=1.11 VAF=74.03 BF=255.9 NE=1.307 ISE=14.34f IKF=0.2847 XTB=1.5 BR=6.092 NC=2 ICS=0 IKR=0 RC=1 CJC=7.306p MJC=0.3416 VJC=0.75 FC=0.5 CJE=22.01p MJE=0.377 VJE=0.75 TR=46.91n TF=411.1p XTF=0.7371 VTF=1.7 ITF=0.6 RB=10)","name: model name, type: NPN or PNP, parameters: BJT model parameters","BJT device modeling","Amplifier design, switching circuits","diode_model, mosfet_model"
models,mosfet_model,mosfet_model,.MODEL <name> NMOS/PMOS (<parameters>),"Defines a MOSFET model",".MODEL NMOS NMOS (LEVEL=1 VTO=0.7 KP=120u GAMMA=0.37 PHI=0.65 LAMBDA=0.02 RD=0 RS=0 CBD=0 CBS=0 IS=0 PB=0.87 CGSO=0.1n CGDO=0.1n CGBO=1n)","name: model name, type: NMOS or PMOS, parameters: MOSFET model parameters","MOSFET device modeling","Digital circuits, power electronics","bjt_model, diode_model"
models,resistor_model,resistor_model,.MODEL <name> R (<parameters>),"Defines a resistor model",".MODEL RMOD R (TC1=0.001 TC2=0.0001 RSH=100)","name: model name, parameters: temperature coefficients, sheet resistance","Temperature-dependent resistor modeling","Precision circuits, temperature sensing","capacitor_model, inductor_model"
models,capacitor_model,capacitor_model,.MODEL <name> C (<parameters>),"Defines a capacitor model",".MODEL CMOD C (CJ=1e-12 CJSW=5e-11 DEFW=1e-6 NARROW=0)","name: model name, parameters: junction capacitance, sidewall capacitance, default width, narrowing","Capacitor device modeling","Precision timing circuits","resistor_model, inductor_model"
models,inductor_model,inductor_model,.MODEL <name> L (<parameters>),"Defines an inductor model",".MODEL LMOD L (TC1=0.001 TC2=0.0001 IL1=0 IL2=0)","name: model name, parameters: temperature coefficients, current coefficients","Inductor device modeling","RF circuits, power inductors","resistor_model, capacitor_model"
models,switch_model,switch_model,.MODEL <name> SW (<parameters>),"Defines a switch model",".MODEL SMOD SW (VT=1 VH=0.1 RON=1 ROFF=1MEG)","name: model name, parameters: threshold voltage, hysteresis, on/off resistance","Switch device modeling","Digital circuits, power switches","current_switch_model, relay_model"
models,current_switch_model,current_switch_model,.MODEL <name> CSW (<parameters>),"Defines a current-controlled switch model",".MODEL CSMOD CSW (IT=1mA IH=0.1mA RON=1 ROFF=1MEG)","name: model name, parameters: threshold current, hysteresis, on/off resistance","Current switch modeling","Current-sensing circuits","switch_model, cccs"
models,transmission_line_model,tline_model,.MODEL <name> TRA (<parameters>),"Defines a transmission line model",".MODEL TLINE TRA (Z0=50 TD=5ns)","name: model name, parameters: characteristic impedance, time delay","Transmission line modeling","High-frequency circuits, PCB design","lossy_tline_model, coupled_tline_model"
models,lossy_tline_model,lossy_tline_model,.MODEL <name> LTRA (<parameters>),"Defines a lossy transmission line model",".MODEL LOSSYTLINE LTRA (R=1 L=1nH C=1pF G=0 LEN=1)","name: model name, parameters: resistance, inductance, capacitance, conductance per unit length","Lossy transmission line modeling","Realistic PCB trace modeling","tline_model, coupled_tline_model"
models,jfet_model,jfet_model,.MODEL <name> NJF/PJF (<parameters>),"Defines a JFET model",".MODEL 2N3819 NJF (VTO=-3 BETA=1.304m RD=1 RS=1 LAMBDA=2.25m IS=33.57f CGS=1.2p CGD=1.2p PB=1 FC=0.5)","name: model name, type: NJF or PJF, parameters: JFET model parameters","JFET device modeling","High-impedance amplifiers, analog switches","mosfet_model, bjt_model"
models,behavioral_model,behavioral_model,.MODEL <name> BSIM3 (<parameters>),"Defines a BSIM3 MOSFET model",".MODEL NMOS BSIM3 (TYPE=1 MOBMOD=1 CAPMOD=2 NOIMOD=1)","name: model name, parameters: BSIM3 parameters","Advanced MOSFET modeling","Sub-micron CMOS design","mosfet_model, psp_model"
control_structures,if_statement,if,.IF <condition>,"Conditional execution in control blocks",".IF (TEMP > 27) .PARAM VDD=3.0 .ELSE .PARAM VDD=3.3 .ENDIF","condition: logical expression","Conditional parameter setting","Process variation analysis","param, control"
control_structures,for_loop,for,.FOR <var> <start> <stop> <step>,"Loop control structure",".FOR I 1 10 1 .PARAM R{I}=I*1k .ENDFOR","var: loop variable, start/stop: range, step: increment","Iterative parameter sweeps","Monte Carlo analysis, optimization","while, param"
control_structures,while_loop,while,.WHILE <condition>,"While loop control structure",".WHILE (V(out) < 2.5) alter @R1[resistance]=@R1[resistance]*1.1 run .ENDWHILE","condition: continuation condition","Conditional looping","Iterative circuit optimization","for, if"
control_structures,control_block,control,.CONTROL ... .ENDC,"Defines a control block for scripting",".CONTROL run plot v(out) .ENDC","none","Groups multiple commands","Automated simulation sequences","if, for"
control_structures,repeat,repeat,.REPEAT <count>,"Repeats a block of commands",".REPEAT 10 alter @R1[resistance]=@R1[resistance]*1.1 run .ENDREP","count: number of repetitions","Fixed iteration loops","Parameter sweeps","for, while"
control_structures,break,break,break,"Breaks out of loop structures","break","none","Exits current loop","Loop control","continue, for"
control_structures,continue,continue,continue,"Continues to next loop iteration","continue","none","Skips to next iteration","Loop control","break, for"
control_structures,function,function,define <name>(<args>),"Defines a user function","define mygain(x) (x*100)","name: function name, args: argument list","User-defined functions","Custom calculations","param, let"
parameters,parameter_definition,param,.PARAM <name>=<value>,"Defines a parameter",".PARAM VDD=5V R1VAL=1k","name: parameter name, value: parameter value","Parameterized circuit design","Design exploration, optimization","global, step"
parameters,global_parameter,global,.GLOBAL <node_list>,"Declares global nodes",".GLOBAL VDD VSS","node_list: space-separated node names","Global node declaration","Power and ground distribution","param, subckt"
parameters,step_parameter,step,.STEP <param> <start> <stop> <step>,"Defines parameter stepping",".STEP PARAM VDD 3 5 0.1","param: parameter name, start/stop: range, step: increment","Parameter sweep analysis","Design centering, yield analysis","param, monte"
parameters,alter,alter,alter <device> <parameter>=<value>,"Modifies device parameters during simulation","alter @R1[resistance]=2k","device: device name, parameter: parameter to change, value: new value","Runtime parameter modification","Interactive circuit tuning","param, step"
parameters,save_parameter,save,save @<device>[<parameter>],"Saves device parameters for plotting","save @M1[gm] @M1[gds]","device: device name, parameter: parameter to save","Parameter tracking","Device characteristic analysis","plot, print"
parameters,macro,macro,.MACRO <name> <args>,"Defines a macro",".MACRO OPAMP inp inm out .SUBCKT OPAMP {inp} {inm} {out} ... .ENDS .ENDMACRO","name: macro name, args: argument list","Macro definition","Code reuse, templating","param, subckt"
parameters,define,define,define <name> <expression>,"Defines a constant or expression","define PI 3.14159 define GAIN {VDD/2}","name: constant name, expression: value or expression","Constant definition","Mathematical constants","param, let"
subcircuits,subcircuit_definition,subckt,.SUBCKT <name> <node_list> [PARAMS:],"Defines a subcircuit",".SUBCKT OPAMP 1 2 3 PARAMS: GAIN=100k .ENDS","name: subcircuit name, node_list: external nodes, PARAMS: optional parameters","Hierarchical circuit design","Reusable circuit blocks","ends, x"
subcircuits,subcircuit_end,ends,.ENDS [name],"Ends a subcircuit definition",".ENDS OPAMP","name: optional subcircuit name","Closes subcircuit definition","Completing circuit hierarchy","subckt"
subcircuits,subcircuit_call,x,X<name> <node_list> <subckt_name>,"Instantiates a subcircuit","X1 1 2 3 OPAMP","name: instance name, node_list: connection nodes, subckt_name: subcircuit to instantiate","Using defined subcircuits","Building complex systems","subckt, include"
subcircuits,hierarchical_path,hierarchical,.HIER <subcircuit_path>,"Defines hierarchical subcircuit path",".HIER X1.X2.OPAMP","subcircuit_path: path to nested subcircuit","Nested subcircuit access","Complex system debugging","subckt, x"
subcircuits,protect,protect,.PROTECT ... .UNPROTECT,"Protects subcircuit code from modification",".PROTECT .SUBCKT SECRET 1 2 ... .ENDS .UNPROTECT","none","Code protection","IP protection in libraries","subckt, lib"
subcircuits,interface,interface,.INTERFACE <pin_list>,"Defines subcircuit interface",".INTERFACE VDD VSS IN OUT","pin_list: external pin names","Interface specification","Standardized subcircuit interfaces","subckt, global"
output_control,print_control,print,print <expression>,"Prints values or expressions","print v(out) i(r1)*@r1[resistance]","expression: vector or mathematical expression","Data output and verification","Result analysis","plot, write"
output_control,write_control,write,write <filename> <vector_list>,"Writes data to file","write output.txt v(out) i(vin)","filename: output file, vector_list: vectors to write","Data export for external analysis","Post-processing, documentation","print, plot"
output_control,echo_control,echo,echo <text>,"Displays text message","echo Simulation completed successfully","text: message to display","User feedback and status","Script debugging, user interface","print"
output_control,wrdata,wrdata,wrdata <filename> <vector_list>,"Writes data in raw format","wrdata output.raw v(out) i(vin)","filename: output file, vector_list: vectors to write","Binary data export","High-speed data export","write, rawfile"
output_control,format,format,format <type>,"Sets output format","format scientific","type: format type (scientific, engineering, fixed)","Output formatting","Customized data display","print, write"
output_control,log,log,log <filename>,"Logs commands to file","log simulation.log","filename: log file","Command logging","Session recording","echo, write"
output_control,spool,spool,spool <filename>,"Redirects output to file","spool output.txt","filename: output file","Output redirection","Batch processing","write, log"
output_control,hardcopy,hardcopy,hardcopy <filename> <plot_type>,"Saves plot to file","hardcopy plot.ps plot","filename: output file, plot_type: plot format","Plot export","Documentation, reporting","plot, write"
simulation_control,initial_conditions,ic,.IC <node>=<value>,"Sets initial node voltages",".IC V(1)=2.5 V(2)=0","node: circuit node, value: initial voltage","Initial condition specification","Transient analysis setup","nodeset, uic"
simulation_control,nodeset,nodeset,.NODESET <node>=<value>,"Provides nodeset hints",".NODESET V(1)=2.5","node: circuit node, value: voltage hint","Convergence assistance","Difficult convergence cases","ic, options"
simulation_control,temperature,temp,.TEMP <value>,"Sets simulation temperature",".TEMP 27 85 125","value: temperature in Celsius","Temperature variation analysis","Thermal design verification","options, param"
simulation_control,options,options,.OPTIONS <option>=<value>,"Sets simulation options",".OPTIONS ABSTOL=1p RELTOL=0.001 TNOM=27","option: option name, value: option value","Simulation control and accuracy","Convergence and accuracy tuning","temp, nodeset"
simulation_control,uic,uic,UIC,"Use initial conditions in transient analysis","tran 1ns 100ns UIC","none","Skips DC operating point calculation","Fast transient startup","ic, tran"
simulation_control,keepopinfo,keepopinfo,keepopinfo,"Retains operating point information","keepopinfo","none","Preserves DC operating point data","Operating point analysis","op, save"
simulation_control,destroy,destroy,destroy <vector_list>,"Removes vectors from memory","destroy v(out) i(r1)","vector_list: vectors to remove","Memory management","Large simulation cleanup","save, reset"
simulation_control,linearize,linearize,linearize <vector_list>,"Linearizes vectors for small-signal analysis","linearize v(out) i(vin)","vector_list: vectors to linearize","Small-signal linearization","Linear circuit analysis","ac, sens"
simulation_control,fourier,fourier,fourier <fundamental> <vector>,"Performs Fourier analysis","fourier 1k v(out)","fundamental: fundamental frequency, vector: signal to analyze","Harmonic analysis","Distortion measurement","disto, tran"
simulation_control,compose,compose,compose <new_vector> <expression>,"Creates new vector from expression","compose gain v(out)/v(in)","new_vector: result vector name, expression: mathematical expression","Vector manipulation","Calculated results","let, plot"
advanced_analysis,monte_carlo,monte,.MONTE <runs> <seed>,"Performs Monte Carlo analysis",".MONTE 1000 12345","runs: number of runs, seed: random seed","Statistical circuit analysis","Yield analysis, design robustness","step, param"
advanced_analysis,optimization,optimize,.OPTIMIZE <cost_function>,"Performs circuit optimization",".OPTIMIZE minimize(abs(v(out)-2.5))","cost_function: function to optimize","Automated design optimization","Performance optimization","monte, step"
advanced_analysis,sensitivity,sens,.SENS <output>,"Performs sensitivity analysis",".SENS v(out)","output: output variable","Component sensitivity analysis","Critical component identification","dc, ac"
advanced_analysis,worst_case,wcase,.WCASE <analysis>,"Performs worst-case analysis",".WCASE DC","analysis: analysis type","Worst-case design verification","Design margins, robustness","monte, sens"
advanced_analysis,corners,corners,.CORNERS <corner_list>,"Defines process corners",".CORNERS TT FF SS SF FS","corner_list: corner names","Process corner analysis","Manufacturing variation analysis","monte, param"
advanced_analysis,parametric,parametric,.PARAMETRIC <param_list>,"Parametric analysis setup",".PARAMETRIC TEMP=-40,27,85 VDD=3.0,3.3,3.6","param_list: parameter variations","Multi-parameter sweeps","Design space exploration","step, monte"
advanced_analysis,yield,yield,.YIELD <specification>,"Yield analysis",".YIELD SPEC v(out)>2.4 AND v(out)<2.6","specification: yield criteria","Manufacturing yield prediction","Design for manufacturing","monte, corners"
advanced_analysis,reliability,reliability,.RELIABILITY <stress_list>,"Reliability analysis",".RELIABILITY TEMP=125 VDD=3.6 TIME=1000h","stress_list: stress conditions","Long-term reliability prediction","Product lifetime estimation","temp, monte"
measurement,measure,meas,.MEAS <analysis> <name> <function> <parameters>,"Defines a measurement",".MEAS TRAN Tdelay TRIG v(in) VAL=2.5 RISE=1 TARG v(out) VAL=2.5 RISE=1","analysis: analysis type, name: measurement name, function: measurement function, parameters: measurement parameters","Automatic result extraction","Performance metric calculation","print, plot"
measurement,find,find,FIND <expression> WHEN <condition>,"Finds value when condition is met","FIND v(out) WHEN v(in)=2.5","expression: what to find, condition: when to find it","Conditional value extraction","Threshold detection","meas, trig"
measurement,derivative,deriv,DERIV <expression>,"Calculates derivative of expression","DERIV v(out)","expression: expression to differentiate","Slope and rate calculations","Frequency response analysis","integ, meas"
measurement,integral,integ,INTEG <expression>,"Calculates integral of expression","INTEG i(r1)","expression: expression to integrate","Energy and charge calculations","Power analysis","deriv, meas"
measurement,average,avg,AVG <expression>,"Calculates average value","AVG v(out)","expression: expression to average","Statistical calculations","Signal analysis","rms, meas"
measurement,rms,rms,RMS <expression>,"Calculates RMS value","RMS v(out)","expression: expression for RMS calculation","RMS measurements","Power calculations","avg, meas"
measurement,maximum,max,MAX <expression>,"Finds maximum value","MAX v(out)","expression: expression to find maximum","Peak detection","Signal analysis","min, meas"
measurement,minimum,min,MIN <expression>,"Finds minimum value","MIN v(out)","expression: expression to find minimum","Valley detection","Signal analysis","max, meas"
measurement,peak_to_peak,pp,PP <expression>,"Calculates peak-to-peak value","PP v(out)","expression: expression for peak-to-peak calculation","Signal swing measurement","Dynamic range analysis","max, min"
measurement,rise_time,rise_time,RISE_TIME <expression> <low> <high>,"Measures rise time","RISE_TIME v(out) 0.1 0.9","expression: signal, low/high: percentage thresholds","Timing analysis","Digital signal characterization","fall_time, meas"
measurement,fall_time,fall_time,FALL_TIME <expression> <high> <low>,"Measures fall time","FALL_TIME v(out) 0.9 0.1","expression: signal, high/low: percentage thresholds","Timing analysis","Digital signal characterization","rise_time, meas"
measurement,bandwidth,bandwidth,BANDWIDTH <expression> <db_level>,"Measures bandwidth","BANDWIDTH v(out) -3","expression: frequency response, db_level: cutoff level","Frequency response analysis","Amplifier characterization","ac, meas"
measurement,group_delay,group_delay,GROUP_DELAY <expression>,"Calculates group delay","GROUP_DELAY v(out)","expression: frequency response","Phase response analysis","Filter design","phase, ac"
debug_commands,listing,listing,listing,"Shows the current netlist","listing","none","Displays loaded circuit","Circuit verification","show, print"
debug_commands,status,status,status,"Shows simulation status","status","none","Current simulation state","Debugging simulations","show, operating"
debug_commands,operating,operating,operating,"Shows operating point information","operating","none","DC operating point details","Circuit analysis","op, show"
debug_commands,stop,stop,stop,"Stops current simulation","stop","none","Interrupt running simulation","Simulation control","resume, reset"
debug_commands,resume,resume,resume,"Resumes stopped simulation","resume","none","Continue interrupted simulation","Simulation control","stop, run"
debug_commands,reset,reset,reset,"Resets the simulator","reset","none","Clear all loaded data","Starting fresh","destroy, quit"
debug_commands,where,where,where,"Shows current execution location","where","none","Debugging location","Script debugging","status, listing"
debug_commands,trace,trace,trace [on|off],"Enables/disables command tracing","trace on","on/off: trace state","Command execution tracing","Debug script execution","debug, echo"
debug_commands,debug,debug,debug [level],"Sets debug level","debug 3","level: debug verbosity level","Detailed debugging information","Troubleshooting convergence","trace, options"
debug_commands,error,error,error,"Shows last error message","error","none","Error information","Troubleshooting failures","status, help"
debug_commands,warning,warning,warning,"Shows warning messages","warning","none","Warning information","Code quality checking","error, status"
debug_commands,interactive,interactive,interactive,"Enters interactive mode","interactive","none","Manual simulation control","Step-by-step debugging","stop, resume"
file_operations,include,include,.INCLUDE <filename>,"Includes another file",".INCLUDE models.lib","filename: file to include","File modularization","Library inclusion, code reuse","source, lib"
file_operations,lib,lib,.LIB <filename> <library_name>,"Includes a library section",".LIB ./models.lib TT","filename: library file, library_name: section name","Conditional library inclusion","Process corner analysis","include, model"
file_operations,save,save,save <filename> [type],"Saves current state to file","save simulation.raw","filename: save file, type: file type (optional)","State preservation","Result archiving","load, write"
file_operations,load,load,load <filename>,"Loads previously saved state","load simulation.raw","filename: file to load","State restoration","Continuing previous work","save, source"
file_operations,cd,cd,cd <directory>,"Changes current directory","cd /home/user/circuits","directory: target directory","Directory navigation","File management","pwd, ls"
file_operations,pwd,pwd,pwd,"Shows current directory","pwd","none","Directory information","File management","cd, ls"
file_operations,ls,ls,ls [directory],"Lists directory contents","ls models/","directory: directory to list (optional)","File listing","File management","cd, pwd"
file_operations,mkdir,mkdir,mkdir <directory>,"Creates a directory","mkdir results","directory: directory to create","Directory creation","File organization","cd, ls"
file_operations,delete,delete,delete <filename>,"Deletes a file","delete temp.cir","filename: file to delete","File management","Cleanup operations","ls, save"
file_operations,copy,copy,copy <source> <destination>,"Copies a file","copy circuit.cir backup.cir","source: source file, destination: destination file","File copying","Backup operations","save, load"
file_operations,rename,rename,rename <old_name> <new_name>,"Renames a file","rename old.cir new.cir","old_name: current name, new_name: new name","File renaming","File organization","copy, delete"
variables,let,let,let <variable> = <expression>,"Defines a variable","let gain = v(out)/v(in)","variable: variable name, expression: defining expression","Variable definition","Calculated parameters","set, unset"
variables,set,set,set <option> [= <value>],"Sets a simulator option","set nopage","option: option name, value: option value (optional)","Simulator configuration","Customizing behavior","unset, let"
variables,unset,unset,unset <option>,"Unsets a simulator option","unset nopage","option: option name to unset","Option removal","Reverting settings","set, let"
variables,display,display,display [variable],"Displays variable values","display gain","variable: variable to display (optional)","Variable inspection","Debugging calculations","print, show"
variables,transpose,transpose,transpose <vector>,"Transposes a vector","transpose v(out)","vector: vector to transpose","Vector manipulation","Data organization","compose, plot"
variables,length,length,length(<vector>),"Returns vector length","let len = length(v(out))","vector: vector to measure","Vector operations","Array processing","compose, let"
variables,vector,vector,vector <name> <values>,"Creates a vector","vector freqs 1 10 100 1k 10k","name: vector name, values: vector values","Vector creation","Custom data sets","compose, let"
variables,cross,cross,cross <vector1> <vector2>,"Cross product of vectors","cross v1 v2","vector1/vector2: input vectors","Vector mathematics","3D calculations","compose, let"
variables,sort,sort,sort <vector>,"Sorts a vector","sort v(out)","vector: vector to sort","Data organization","Statistical analysis","compose, transpose"
kicad_schematic,component,component_placement,place_component,"Places a component on schematic","place R1 100 200 90","component: component reference, x/y: coordinates, rotation: angle","Component placement","Schematic design","move_component, rotate_component"
kicad_schematic,component,move_component,move_component <ref> <x> <y>,"Moves a component to new position","move_component R1 150 250","ref: component reference, x/y: new coordinates","Component repositioning","Layout optimization","place_component, align_components"
kicad_schematic,component,rotate_component,rotate_component <ref> <angle>,"Rotates a component","rotate_component U1 180","ref: component reference, angle: rotation angle","Component orientation","Schematic layout","move_component, flip_component"
kicad_schematic,component,flip_component,flip_component <ref> <axis>,"Flips a component","flip_component Q1 horizontal","ref: component reference, axis: flip axis (horizontal/vertical)","Component mirroring","Schematic layout","rotate_component, move_component"
kicad_schematic,component,delete_component,delete_component <ref>,"Deletes a component","delete_component R5","ref: component reference","Component removal","Schematic editing","place_component, undo"
kicad_schematic,component,copy_component,copy_component <ref> <new_ref>,"Copies a component","copy_component R1 R2","ref: source component, new_ref: new component reference","Component duplication","Schematic efficiency","place_component, paste"
kicad_schematic,component,select_component,select_component <ref>,"Selects a component","select_component U1","ref: component reference","Component selection","Interactive editing","move_component, properties"
kicad_schematic,component,component_properties,edit_properties <ref>,"Edits component properties","edit_properties R1","ref: component reference","Component configuration","Parameter setting","select_component, footprint"
kicad_schematic,wiring,draw_wire,draw_wire <x1> <y1> <x2> <y2>,"Draws a wire between two points","draw_wire 100 100 200 100","x1/y1: start coordinates, x2/y2: end coordinates","Circuit connections","Schematic wiring","delete_wire, move_wire"
kicad_schematic,wiring,delete_wire,delete_wire <x1> <y1> <x2> <y2>,"Deletes a wire segment","delete_wire 100 100 200 100","x1/y1: start coordinates, x2/y2: end coordinates","Wire removal","Schematic editing","draw_wire, cleanup"
kicad_schematic,wiring,move_wire,move_wire <old_coords> <new_coords>,"Moves a wire segment","move_wire 100,100,200,100 150,150,250,150","old_coords: current coordinates, new_coords: new coordinates","Wire repositioning","Layout optimization","draw_wire, drag_wire"
kicad_schematic,wiring,add_junction,add_junction <x> <y>,"Adds a junction dot","add_junction 150 150","x/y: junction coordinates","Connection clarity","Multi-wire connections","draw_wire, remove_junction"
kicad_schematic,wiring,remove_junction,remove_junction <x> <y>,"Removes a junction dot","remove_junction 150 150","x/y: junction coordinates","Junction cleanup","Schematic editing","add_junction, cleanup"
kicad_schematic,wiring,add_label,add_label <x> <y> <text>,"Adds a net label","add_label 200 100 VCC","x/y: label coordinates, text: label text","Net naming","Signal identification","edit_label, delete_label"
kicad_schematic,wiring,edit_label,edit_label <x> <y> <new_text>,"Edits a net label","edit_label 200 100 VDD","x/y: label coordinates, new_text: new label text","Label modification","Net renaming","add_label, find_label"
kicad_schematic,wiring,delete_label,delete_label <x> <y>,"Deletes a net label","delete_label 200 100","x/y: label coordinates","Label removal","Schematic cleanup","add_label, cleanup"
kicad_schematic,wiring,add_global_label,add_global_label <x> <y> <text>,"Adds a global label","add_global_label 300 200 CLK","x/y: label coordinates, text: label text","Inter-sheet connections","Hierarchical design","add_label, hierarchical_label"
kicad_schematic,wiring,add_hierarchical_label,add_hierarchical_label <x> <y> <text> <type>,"Adds a hierarchical label","add_hierarchical_label 400 300 DATA input","x/y: coordinates, text: label text, type: input/output/bidirectional","Sheet interface","Hierarchical design","add_global_label, sheet_pin"
kicad_schematic,sheet,add_sheet,add_sheet <x> <y> <width> <height> <filename>,"Adds a hierarchical sheet","add_sheet 100 100 200 150 cpu.sch","x/y: position, width/height: dimensions, filename: sheet file","Hierarchical design","Complex circuit organization","edit_sheet, delete_sheet"
kicad_schematic,sheet,edit_sheet,edit_sheet <ref> <property> <value>,"Edits sheet properties","edit_sheet S1 filename memory.sch","ref: sheet reference, property: property name, value: new value","Sheet configuration","Hierarchical management","add_sheet, sheet_pin"
kicad_schematic,sheet,delete_sheet,delete_sheet <ref>,"Deletes a hierarchical sheet","delete_sheet S1","ref: sheet reference","Sheet removal","Design simplification","add_sheet, cleanup"
kicad_schematic,sheet,add_sheet_pin,add_sheet_pin <sheet_ref> <x> <y> <text> <type>,"Adds a pin to hierarchical sheet","add_sheet_pin S1 150 120 DATA input","sheet_ref: sheet reference, x/y: pin position, text: pin name, type: pin type","Sheet interface","Hierarchical connections","edit_sheet_pin, hierarchical_label"
kicad_schematic,sheet,edit_sheet_pin,edit_sheet_pin <sheet_ref> <pin_name> <new_name>,"Edits a sheet pin","edit_sheet_pin S1 DATA ADDRESS","sheet_ref: sheet reference, pin_name: current name, new_name: new name","Pin modification","Interface updates","add_sheet_pin, delete_sheet_pin"
kicad_schematic,sheet,delete_sheet_pin,delete_sheet_pin <sheet_ref> <pin_name>,"Deletes a sheet pin","delete_sheet_pin S1 DATA","sheet_ref: sheet reference, pin_name: pin to delete","Pin removal","Interface cleanup","add_sheet_pin, edit_sheet_pin"
kicad_schematic,annotation,annotate,annotate <mode>,"Annotates components","annotate auto","mode: auto/manual/reset","Component numbering","Reference designation","reset_annotation, check_annotation"
kicad_schematic,annotation,reset_annotation,reset_annotation,"Resets all component annotations","reset_annotation","none","Annotation cleanup","Reference resetting","annotate, renumber"
kicad_schematic,annotation,renumber,renumber <start_num>,"Renumbers components","renumber 100","start_num: starting reference number","Component renumbering","Reference organization","annotate, sort_references"
kicad_schematic,annotation,check_annotation,check_annotation,"Checks annotation completeness","check_annotation","none","Annotation verification","Design rule checking","annotate, erc"
kicad_schematic,symbol,add_symbol,add_symbol <library> <symbol> <x> <y>,"Adds a symbol from library","add_symbol Device R 100 200","library: symbol library, symbol: symbol name, x/y: placement coordinates","Symbol placement","Component addition","edit_symbol, delete_symbol"
kicad_schematic,symbol,edit_symbol,edit_symbol <ref>,"Edits symbol properties","edit_symbol R1","ref: component reference","Symbol modification","Component customization","add_symbol, symbol_editor"
kicad_schematic,symbol,delete_symbol,delete_symbol <ref>,"Deletes a symbol","delete_symbol U5","ref: component reference","Symbol removal","Schematic cleanup","add_symbol, undo"
kicad_schematic,symbol,create_symbol,create_symbol <name> <library>,"Creates a new symbol","create_symbol MyIC CustomLib","name: symbol name, library: destination library","Custom symbols","Component creation","edit_symbol, symbol_editor"
kicad_schematic,symbol,symbol_editor,symbol_editor <symbol>,"Opens symbol editor","symbol_editor R","symbol: symbol to edit","Symbol design","Custom component creation","create_symbol, library_editor"
kicad_schematic,symbol,update_symbols,update_symbols,"Updates symbols from library","update_symbols","none","Symbol synchronization","Library updates","check_symbols, library_manager"
kicad_schematic,netlist,generate_netlist,generate_netlist <format> <filename>,"Generates netlist","generate_netlist spice circuit.cir","format: netlist format, filename: output file","Circuit extraction","Simulation preparation","export_netlist, bom"
kicad_schematic,netlist,export_netlist,export_netlist <format> <options>,"Exports netlist with options","export_netlist kicad --include-footprints","format: export format, options: export options","Advanced netlist export","Manufacturing data","generate_netlist, pcbnew_import"
kicad_schematic,netlist,check_netlist,check_netlist,"Validates netlist consistency","check_netlist","none","Netlist verification","Design validation","erc, generate_netlist"
kicad_schematic,validation,erc,erc,"Runs electrical rules check","erc","none","Design validation","Error detection","check_annotation, drc"
kicad_schematic,validation,check_connections,check_connections,"Checks all connections","check_connections","none","Connectivity verification","Design validation","erc, find_unconnected"
kicad_schematic,validation,find_unconnected,find_unconnected,"Finds unconnected pins","find_unconnected","none","Unconnected pin detection","Design debugging","check_connections, erc"
kicad_schematic,validation,check_power,check_power,"Validates power connections","check_power","none","Power net verification","Power integrity","erc, check_connections"
kicad_schematic,project,new_project,new_project <name> <path>,"Creates new project","new_project MyCircuit /home/user/projects","name: project name, path: project directory","Project creation","Design start","open_project, save_project"
kicad_schematic,project,open_project,open_project <filename>,"Opens existing project","open_project MyCircuit.pro","filename: project file","Project loading","Design continuation","new_project, close_project"
kicad_schematic,project,save_project,save_project,"Saves current project","save_project","none","Project saving","Work preservation","save_as_project, backup_project"
kicad_schematic,project,save_as_project,save_as_project <filename>,"Saves project with new name","save_as_project NewCircuit.pro","filename: new project file","Project copying","Version control","save_project, new_project"
kicad_schematic,project,close_project,close_project,"Closes current project","close_project","none","Project closing","Session management","open_project, save_project"
kicad_schematic,project,project_settings,project_settings,"Opens project settings","project_settings","none","Project configuration","Design preferences","library_manager, footprint_manager"
kicad_schematic,library,library_manager,library_manager,"Opens library manager","library_manager","none","Library management","Component organization","add_library, symbol_editor"
kicad_schematic,library,add_library,add_library <path> <nickname>,"Adds symbol library","add_library /usr/share/kicad/library/Device.lib Device","path: library path, nickname: library nickname","Library addition","Component access","remove_library, library_manager"
kicad_schematic,library,remove_library,remove_library <nickname>,"Removes symbol library","remove_library Device","nickname: library nickname","Library removal","Library cleanup","add_library, library_manager"
kicad_schematic,library,update_libraries,update_libraries,"Updates all libraries","update_libraries","none","Library synchronization","Component updates","library_manager, check_symbols"
kicad_pcb,board,new_board,new_board <filename>,"Creates new PCB","new_board circuit.kicad_pcb","filename: PCB file name","PCB creation","Layout start","open_board, import_netlist"
kicad_pcb,board,open_board,open_board <filename>,"Opens existing PCB","open_board circuit.kicad_pcb","filename: PCB file","PCB loading","Layout continuation","new_board, close_board"
kicad_pcb,board,save_board,save_board,"Saves current PCB","save_board","none","PCB saving","Work preservation","save_as_board, backup_board"
kicad_pcb,board,save_as_board,save_as_board <filename>,"Saves PCB with new name","save_as_board new_circuit.kicad_pcb","filename: new PCB file","PCB copying","Version control","save_board, new_board"
kicad_pcb,board,close_board,close_board,"Closes current PCB","close_board","none","PCB closing","Session management","open_board, save_board"
kicad_pcb,board,board_setup,board_setup,"Opens board setup dialog","board_setup","none","PCB configuration","Design rules, layers","layer_setup, design_rules"
kicad_pcb,board,import_netlist,import_netlist <filename>,"Imports netlist to PCB","import_netlist circuit.net","filename: netlist file","Schematic synchronization","Layout update","update_from_schematic, export_netlist"
kicad_pcb,board,update_from_schematic,update_from_schematic,"Updates PCB from schematic","update_from_schematic","none","Design synchronization","Forward annotation","import_netlist, compare_netlist"
kicad_pcb,board,export_step,export_step <filename>,"Exports 3D model","export_step circuit.step","filename: STEP file","3D model export","Mechanical CAD integration","export_vrml, 3d_viewer"
kicad_pcb,footprint,place_footprint,place_footprint <ref> <x> <y> <rotation>,"Places footprint on PCB","place_footprint U1 50.8 25.4 0","ref: component reference, x/y: coordinates (mm), rotation: angle","Component placement","PCB layout","move_footprint, rotate_footprint"
kicad_pcb,footprint,move_footprint,move_footprint <ref> <x> <y>,"Moves footprint","move_footprint R1 60.0 30.0","ref: component reference, x/y: new coordinates","Component repositioning","Layout optimization","place_footprint, align_footprints"
kicad_pcb,footprint,rotate_footprint,rotate_footprint <ref> <angle>,"Rotates footprint","rotate_footprint C1 90","ref: component reference, angle: rotation angle","Component orientation","Layout optimization","move_footprint, flip_footprint"
kicad_pcb,footprint,flip_footprint,flip_footprint <ref>,"Flips footprint to opposite side","flip_footprint Q1","ref: component reference","Layer change","Component placement","rotate_footprint, change_footprint"
kicad_pcb,footprint,delete_footprint,delete_footprint <ref>,"Deletes footprint","delete_footprint U5","ref: component reference","Component removal","Layout editing","place_footprint, undo"
kicad_pcb,footprint,change_footprint,change_footprint <ref> <new_footprint>,"Changes footprint","change_footprint R1 Resistor_SMD:R_0603","ref: component reference, new_footprint: new footprint name","Footprint substitution","Component updates","edit_footprint, footprint_browser"
kicad_pcb,footprint,lock_footprint,lock_footprint <ref>,"Locks footprint position","lock_footprint U1","ref: component reference","Position locking","Layout protection","unlock_footprint, group_footprints"
kicad_pcb,footprint,unlock_footprint,unlock_footprint <ref>,"Unlocks footprint position","unlock_footprint U1","ref: component reference","Position unlocking","Layout editing","lock_footprint, move_footprint"
kicad_pcb,footprint,align_footprints,align_footprints <refs> <direction>,"Aligns multiple footprints","align_footprints R1,R2,R3 horizontal","refs: component references, direction: alignment direction","Component alignment","Layout organization","distribute_footprints, move_footprint"
kicad_pcb,footprint,distribute_footprints,distribute_footprints <refs> <direction> <spacing>,"Distributes footprints evenly","distribute_footprints C1,C2,C3 vertical 5.0","refs: component references, direction: distribution direction, spacing: spacing distance","Component distribution","Layout organization","align_footprints, array_footprints"
kicad_pcb,routing,route_track,route_track <start_pad> <end_pad> <layer>,"Routes track between pads","route_track U1-1 R1-1 F.Cu","start_pad: starting pad, end_pad: ending pad, layer: routing layer","Manual routing","PCB interconnection","delete_track, via"
kicad_pcb,routing,delete_track,delete_track <segment>,"Deletes track segment","delete_track U1-1_to_R1-1","segment: track segment identifier","Track removal","Routing cleanup","route_track, cleanup_tracks"
kicad_pcb,routing,add_via,add_via <x> <y> <size> <drill>,"Adds via at position","add_via 25.4 50.8 0.6 0.3","x/y: via coordinates, size: via size, drill: drill size","Layer transition","Multi-layer routing","route_track, change_layer"
kicad_pcb,routing,change_layer,change_layer <layer>,"Changes routing layer","change_layer B.Cu","layer: target layer","Layer switching","Multi-layer routing","add_via, route_track"
kicad_pcb,routing,auto_route,auto_route <nets>,"Automatically routes nets","auto_route VCC,GND,CLK","nets: nets to route","Automatic routing","Routing automation","route_track, cleanup_tracks"
kicad_pcb,routing,cleanup_tracks,cleanup_tracks,"Cleans up routing","cleanup_tracks","none","Track optimization","Routing cleanup","delete_track, optimize_routing"
kicad_pcb,routing,optimize_routing,optimize_routing,"Optimizes track routing","optimize_routing","none","Route optimization","Performance improvement","cleanup_tracks, length_matching"