<module name="MCU_MCAN0_SS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MCANSS_PID" acronym="MCANSS_PID" offset="0x0" width="32" description="Revision Register The Revision Register contains the major and minor revisions for the MCANSS.">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit (2h = Processors)" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x8E0" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="RTL" width="5" begin="15" end="11" resetval="0xA" description="RTL Revision" range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major Revision" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom Revision" range="" rwaccess="R"/>
    <bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x1" description="Minor Revision" range="" rwaccess="R"/>
  </register>
  <register id="MCANSS_CTRL" acronym="MCANSS_CTRL" offset="0x4" width="32" description="Control Register The Control Register contains general control bits for the MCANSS.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EXT_TS_CNTR_EN" width="1" begin="6" end="6" resetval="0x0" description="External Timestamp Counter Enable" range="" rwaccess="RW"/>
    <bitfield id="AUTOWAKEUP" width="1" begin="5" end="5" resetval="0x0" description="Automatic Wakeup Enable" range="" rwaccess="RW"/>
    <bitfield id="WAKEUPREQEN" width="1" begin="4" end="4" resetval="0x0" description="Wakeup Request Enable" range="" rwaccess="RW"/>
    <bitfield id="DBGSUSP_FREE" width="1" begin="3" end="3" resetval="0x1" description="Debug Suspend 0h = Honor debug suspend 1h = Disregard debug suspend" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="MCANSS_STAT" acronym="MCANSS_STAT" offset="0x8" width="32" description="Status Register The Status Register provides general status bits for the MCANSS.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENABLE_FDOE" width="1" begin="2" end="2" resetval="0x-" description="Enable FD (Flexible Data-Rate) Configuration Reflects the value of mcanss_enable_fdoe configuration port, -h = mcanss_enable_fdoe." range="" rwaccess="R"/>
    <bitfield id="MEM_INIT_DONE" width="1" begin="1" end="1" resetval="0x0" description="Memory Initialization 0h = Memory initialization is in progress 1h = Memory intialization done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="MCANSS_ICS" acronym="MCANSS_ICS" offset="0xC" width="32" description="Interrupt Clear Shadow Register Write 1h to clear interrupt bits.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EXT_TS_CNTR_OVFL" width="1" begin="0" end="0" resetval="0x0" description="External Timestamp Counter Overflow Interrupt Status Write 1h to clear bits." range="" rwaccess="W"/>
  </register>
  <register id="MCANSS_IRS" acronym="MCANSS_IRS" offset="0x10" width="32" description="Interrupt Raw Status Register Write 1h to set interrupt bits.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EXT_TS_CNTR_OVFL" width="1" begin="0" end="0" resetval="0x0" description="External Timestamp Counter Overflow Interrupt Status Write 1h to set bits." range="" rwaccess="RW1S"/>
  </register>
  <register id="MCANSS_IECS" acronym="MCANSS_IECS" offset="0x14" width="32" description="Interrupt Enable Clear Shadow Register Write 1h to clear interrupt enable bits.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EXT_TS_CNTR_OVFL" width="1" begin="0" end="0" resetval="0x0" description="External Timestamp Counter Overflow Interrupt Write 1h to clear bits." range="" rwaccess="W1C"/>
  </register>
  <register id="MCANSS_IE" acronym="MCANSS_IE" offset="0x18" width="32" description="Interrupt Enable Register Write 1h to set interrupt bits.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EXT_TS_CNTR_OVFL" width="1" begin="0" end="0" resetval="0x0" description="External Timestamp Counter Overflow Interrupt Write 1h to set bits." range="" rwaccess="RW1S"/>
  </register>
  <register id="MCANSS_IES" acronym="MCANSS_IES" offset="0x1C" width="32" description="Interrupt Enable Status Register Read enabled interrupts.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EXT_TS_CNTR_OVFL" width="1" begin="0" end="0" resetval="0x0" description="External Timestamp Counter Overflow Interrupt" range="" rwaccess="R"/>
  </register>
  <register id="MCANSS_EOI" acronym="MCANSS_EOI" offset="0x20" width="32" description="End Of Interrupt (EOI) Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EOI" width="8" begin="7" end="0" resetval="0x0" description="End Of Interrupt Write with bit position of the targeted interrupt (example: external timestamp is bit 0). Upon write, level interrupt will clear and if unserviced interrupt counter &amp;amp;gt; 1h will issue another pulse interrupt. 0h = EOI value for external timestamp interrupt 1h = EOI value for mcan[0] interrupt 2h = EOI value for mcan[1] interrupt" range="" rwaccess="W"/>
  </register>
  <register id="MCANSS_EXT_TS_PRESCALER" acronym="MCANSS_EXT_TS_PRESCALER" offset="0x24" width="32" description="External Timestamp Prescaler Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PRESCALER" width="24" begin="23" end="0" resetval="0x0" description="External Timestamp Prescaler Reload Value External timestamp count rate is host clock rate divided by this value with one exception - a value of 0h has the same effect as 1h." range="" rwaccess="RW"/>
  </register>
  <register id="MCANSS_EXT_TS_UNSERVICED_INTR_CNTR" acronym="MCANSS_EXT_TS_UNSERVICED_INTR_CNTR" offset="0x28" width="32" description="External Timestamp Unserviced Interrupts Counter Register">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EXT_TS_INTR_CNTR" width="5" begin="4" end="0" resetval="0x0" description="Number of Unserviced Rollover Interrupts If &amp;amp;gt; 1h an EOI write will issue another pulse interrupt." range="" rwaccess="R"/>
  </register>
</module>
