<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/MachineScheduler.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MachineScheduler.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MachineScheduler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- MachineScheduler.cpp - Machine Instruction Scheduler ---------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// MachineScheduler schedules machine instructions after phi elimination. It</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// preserves LiveIntervals so it can be invoked before register allocation.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineScheduler_8h.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PriorityQueue_8h.html">llvm/ADT/PriorityQueue.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="iterator__range_8h.html">llvm/ADT/iterator_range.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AliasAnalysis_8h.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveInterval_8h.html">llvm/CodeGen/LiveInterval.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveIntervals_8h.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineDominators_8h.html">llvm/CodeGen/MachineDominators.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineLoopInfo_8h.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachinePassRegistry_8h.html">llvm/CodeGen/MachinePassRegistry.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_2Passes_8h.html">llvm/CodeGen/Passes.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterClassInfo_8h.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterPressure_8h.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAGInstrs_8h.html">llvm/CodeGen/ScheduleDAGInstrs.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAGMutation_8h.html">llvm/CodeGen/ScheduleDAGMutation.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDFS_8h.html">llvm/CodeGen/ScheduleDFS.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleHazardRecognizer_8h.html">llvm/CodeGen/ScheduleHazardRecognizer.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SlotIndexes_8h.html">llvm/CodeGen/SlotIndexes.h</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetFrameLowering_8h.html">llvm/CodeGen/TargetFrameLowering.h</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetPassConfig_8h.html">llvm/CodeGen/TargetPassConfig.h</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSchedule_8h.html">llvm/CodeGen/TargetSchedule.h</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;llvm/Config/llvm-config.h&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InitializePasses_8h.html">llvm/InitializePasses.h</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LaneBitmask_8h.html">llvm/MC/LaneBitmask.h</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Pass_8h.html">llvm/Pass.h</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GraphWriter_8h.html">llvm/Support/GraphWriter.h</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineValueType_8h.html">llvm/Support/MachineValueType.h</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#include &lt;limits&gt;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#include &lt;tuple&gt;</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   74</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;machine-scheduler&quot;</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">ForceTopDown</a>(<span class="stringliteral">&quot;misched-topdown&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                           <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Force top-down list scheduling&quot;</span>));</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">ForceBottomUp</a>(<span class="stringliteral">&quot;misched-bottomup&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                            <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Force bottom-up list scheduling&quot;</span>));</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<a class="code" href="namespacellvm.html#a455ac3fd012d8bacf625cd1982bd5a7e">DumpCriticalPathLength</a>(<span class="stringliteral">&quot;misched-dcpl&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                       <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Print critical path length to stdout&quot;</span>));</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="namespacellvm.html#ad7649adad973f341b72103836b310042">VerifyScheduling</a>(</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="stringliteral">&quot;verify-misched&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Verify machine instrs before and after machine scheduling&quot;</span>));</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="MachineScheduler_8cpp.html#add2ddb9eae33f2f515e1c42238c48fb5">ViewMISchedDAGs</a>(<span class="stringliteral">&quot;view-misched-dags&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Pop up a window to show MISched dags after they are processed&quot;</span>));</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/// In some situations a few uninteresting nodes depend on nearly all other</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/// nodes in the graph, provide a cutoff to hide them.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code" href="MachineScheduler_8cpp.html#ab7dbee769c24049b2926c677c86c3f0f">ViewMISchedCutoff</a>(<span class="stringliteral">&quot;view-misched-cutoff&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Hide nodes with more predecessor/successor than cutoff&quot;</span>));</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code" href="MachineScheduler_8cpp.html#a549e985295c118aca3fc7af4a4c67037">MISchedCutoff</a>(<span class="stringliteral">&quot;misched-cutoff&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Stop scheduling after N instructions&quot;</span>), <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(~0U));</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;std::string&gt;</a> <a class="code" href="MachineScheduler_8cpp.html#a1b0c8f9b006854b2c069414b77deeac8">SchedOnlyFunc</a>(<span class="stringliteral">&quot;misched-only-func&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Only schedule this function&quot;</span>));</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code" href="MachineScheduler_8cpp.html#ae184cde008c1662dc7396fde53656ec6">SchedOnlyBlock</a>(<span class="stringliteral">&quot;misched-only-block&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                        <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Only schedule this MBB#&quot;</span>));</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="MachineScheduler_8cpp.html#ae08f7973aefd21f12f02c9fcff8184ef">PrintDAGs</a>(<span class="stringliteral">&quot;misched-print-dags&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                              <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Print schedule DAGs&quot;</span>));</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">bool</span> ViewMISchedDAGs = <span class="keyword">false</span>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">bool</span> PrintDAGs = <span class="keyword">false</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#endif // NDEBUG</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/// Avoid quadratic complexity in unusually large basic blocks by limiting the</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/// size of the ready lists.</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code" href="MachineScheduler_8cpp.html#a1b1787b3d76c50ca9731a5d0895f7cb3">ReadyListLimit</a>(<span class="stringliteral">&quot;misched-limit&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Limit ready list to N instructions&quot;</span>), <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(256));</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="MachineScheduler_8cpp.html#ad840f8a48c1b46e2ee7f721ed2df03a5">EnableRegPressure</a>(<span class="stringliteral">&quot;misched-regpressure&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable register pressure scheduling.&quot;</span>), <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="MachineScheduler_8cpp.html#a49932eb220bdb66c8f164f4e7163d59e">EnableCyclicPath</a>(<span class="stringliteral">&quot;misched-cyclicpath&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable cyclic critical path analysis.&quot;</span>), <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="MachineScheduler_8cpp.html#a363c2848b3f9b5d70b3df57079ac5af5">EnableMemOpCluster</a>(<span class="stringliteral">&quot;misched-cluster&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                        <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable memop clustering.&quot;</span>),</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                        <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">// DAG subtrees must have at least this many nodes.</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#a20646b5e577c00ae6fc2912a4081f9d5">  131</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="MachineScheduler_8cpp.html#a20646b5e577c00ae6fc2912a4081f9d5">MinSubtreeSize</a> = 8;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// Pin the vtables to this file.</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="keywordtype">void</span> MachineSchedStrategy::anchor() {}</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="keywordtype">void</span> ScheduleDAGMutation::anchor() {}</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// Machine Instruction Scheduling Pass and Registry</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#ac8df817832c60969961bfb498488fc70">  142</a></span>&#160;<a class="code" href="structllvm_1_1MachineSchedContext.html#ac8df817832c60969961bfb498488fc70">MachineSchedContext::MachineSchedContext</a>() {</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  RegClassInfo = <span class="keyword">new</span> <a class="code" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a>();</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;}</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="structllvm_1_1MachineSchedContext.html#ac66a5fd1e8991685c46cfc1652bfeeaf">  146</a></span>&#160;<a class="code" href="structllvm_1_1MachineSchedContext.html#ac66a5fd1e8991685c46cfc1652bfeeaf">MachineSchedContext::~MachineSchedContext</a>() {</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keyword">delete</span> RegClassInfo;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;}</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/// Base class for a machine scheduler class that can run at any point.</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"></span><span class="keyword">class </span>MachineSchedulerBase : <span class="keyword">public</span> <a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a>,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                             <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  MachineSchedulerBase(<span class="keywordtype">char</span> &amp;<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>): <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID) {}</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="ArchiveWriter_8cpp.html#aa9f638c7ae7fdd206a6c60e26bef9751">print</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a>* = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordtype">void</span> scheduleRegions(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> &amp;<a class="code" href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a>, <span class="keywordtype">bool</span> FixKillFlags);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;};</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/// MachineScheduler runs after coalescing and before register allocation.</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"></span><span class="keyword">class </span>MachineScheduler : <span class="keyword">public</span> MachineSchedulerBase {</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  MachineScheduler();</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordtype">void</span> getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU) <span class="keyword">const override</span>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a>&amp;) <span class="keyword">override</span>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>; <span class="comment">// Class identification, replacement for typeinfo</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *createMachineScheduler();</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;};</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/// PostMachineScheduler runs after shortly before code emission.</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"></span><span class="keyword">class </span>PostMachineScheduler : <span class="keyword">public</span> MachineSchedulerBase {</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  PostMachineScheduler();</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordtype">void</span> getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU) <span class="keyword">const override</span>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a>&amp;) <span class="keyword">override</span>;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>; <span class="comment">// Class identification, replacement for typeinfo</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *createPostMachineScheduler();</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;};</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">MachineScheduler::ID</a> = 0;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="namespacellvm.html#a4f3ce4ffd1eecf7a4fef2cce86560b1a">  198</a></span>&#160;<span class="keywordtype">char</span> &amp;<a class="code" href="namespacellvm.html#a4f3ce4ffd1eecf7a4fef2cce86560b1a">llvm::MachineSchedulerID</a> = <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">MachineScheduler::ID</a>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<a class="code" href="MachineScheduler_8cpp.html#a43709087555742d45e0c99ab89ac1df3">INITIALIZE_PASS_BEGIN</a>(MachineScheduler, <a class="code" href="MachineScheduler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                      <span class="stringliteral">&quot;Machine Instruction Scheduler&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1AAResultsWrapperPass.html">AAResultsWrapperPass</a>)</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>)</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a>)</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a>)</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<a class="code" href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a>(<a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>)</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">  207</a></span>&#160;<a class="code" href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a>(MachineScheduler, <a class="code" href="MachineScheduler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                    &quot;<a class="code" href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> <a class="code" href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a>&quot;, <a class="code" href="namespacefalse.html">false</a>, false)</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;MachineScheduler::MachineScheduler() : MachineSchedulerBase(<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>) {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="namespacellvm.html#a9b59b13f97bee321b57c23f4c0cb3ac2">initializeMachineSchedulerPass</a>(*<a class="code" href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">PassRegistry::getPassRegistry</a>());</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;}</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="keywordtype">void</span> MachineScheduler::getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const </span>{</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">setPreservesCFG</a>();</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a>&gt;();</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1AAResultsWrapperPass.html">AAResultsWrapperPass</a>&gt;();</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a>&gt;();</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a>&gt;();</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a>&gt;();</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>&gt;();</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>&gt;();</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;}</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">PostMachineScheduler::ID</a> = 0;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="namespacellvm.html#a51a34bf4ca8119bdeb89ffc48c5d4783">  229</a></span>&#160;<span class="keywordtype">char</span> &amp;<a class="code" href="namespacellvm.html#a51a34bf4ca8119bdeb89ffc48c5d4783">llvm::PostMachineSchedulerID</a> = <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">PostMachineScheduler::ID</a>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#a8dfb78e36e78a3ff54a4eabf2d3c915d">  231</a></span>&#160;<a class="code" href="MachineScheduler_8cpp.html#a8dfb78e36e78a3ff54a4eabf2d3c915d">INITIALIZE_PASS</a>(PostMachineScheduler, <span class="stringliteral">&quot;postmisched&quot;</span>,</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                <span class="stringliteral">&quot;PostRA Machine Instruction Scheduler&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;PostMachineScheduler::PostMachineScheduler() : MachineSchedulerBase(<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>) {</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="namespacellvm.html#a4620b31befc2e9df66eeb669568332c6">initializePostMachineSchedulerPass</a>(*<a class="code" href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">PassRegistry::getPassRegistry</a>());</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;}</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="keywordtype">void</span> PostMachineScheduler::getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const </span>{</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">setPreservesCFG</a>();</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a>&gt;();</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1AAResultsWrapperPass.html">AAResultsWrapperPass</a>&gt;();</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a>&gt;();</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;}</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<a class="code" href="classllvm_1_1MachinePassRegistry.html">MachinePassRegistry&lt;MachineSchedRegistry::ScheduleDAGCtor&gt;</a></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <a class="code" href="classllvm_1_1MachineSchedRegistry.html#a27747bbaa6d919fb4a31796ac5146dfa">MachineSchedRegistry::Registry</a>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">/// A dummy default scheduler factory indicates whether the scheduler</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/// is overridden on the command line.</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#ac83b174a9cb37fb56517e8be0eda21ed">  252</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *<a class="code" href="MachineScheduler_8cpp.html#ac83b174a9cb37fb56517e8be0eda21ed">useDefaultMachineSched</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;}</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/// MachineSchedOpt allows command line selection of the scheduler.</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="code" href="classllvm_1_1MachineSchedRegistry.html#a9fec0ddb5cfb9db5082a914d99310c2e">MachineSchedRegistry::ScheduleDAGCtor</a>, <span class="keyword">false</span>,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;               <a class="code" href="classllvm_1_1RegisterPassParser.html">RegisterPassParser&lt;MachineSchedRegistry&gt;</a>&gt;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<a class="code" href="MachineScheduler_8cpp.html#af75da6925072c8c7c9f5d762b149a254">MachineSchedOpt</a>(<span class="stringliteral">&quot;misched&quot;</span>,</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(&amp;<a class="code" href="MachineScheduler_8cpp.html#ac83b174a9cb37fb56517e8be0eda21ed">useDefaultMachineSched</a>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Machine instruction scheduler to use&quot;</span>));</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<a class="code" href="MachineScheduler_8cpp.html#aa37bca43d96ba0bf7541b49375e9c4ec">DefaultSchedRegistry</a>(<span class="stringliteral">&quot;default&quot;</span>, <span class="stringliteral">&quot;Use the target&#39;s default scheduler choice.&quot;</span>,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                     <a class="code" href="MachineScheduler_8cpp.html#ac83b174a9cb37fb56517e8be0eda21ed">useDefaultMachineSched</a>);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="MachineScheduler_8cpp.html#aa40558bea13642965dcca4312c0a5dea">EnableMachineSched</a>(</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="stringliteral">&quot;enable-misched&quot;</span>,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable the machine instruction scheduling pass.&quot;</span>), <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="MachineScheduler_8cpp.html#a173386bdb7ddbac112a5d751d2747501">EnablePostRAMachineSched</a>(</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="stringliteral">&quot;enable-post-misched&quot;</span>,</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable the post-ra machine instruction scheduling pass.&quot;</span>),</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/// Decrement this iterator until reaching the top or a non-debug instr.</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::const_iterator</a></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#a459acab05344caa836aa036f1829c928">  279</a></span>&#160;<a class="code" href="MachineScheduler_8cpp.html#a459acab05344caa836aa036f1829c928">priorNonDebug</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::const_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;              <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::const_iterator</a> Beg) {</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I != Beg &amp;&amp; <span class="stringliteral">&quot;reached the top of the region, cannot decrement&quot;</span>);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordflow">while</span> (--I != Beg) {</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordflow">if</span> (!I-&gt;isDebugInstr())</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  }</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;}</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/// Non-const version.</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#a24aad0e646c24622750ff2ee10b74109">  291</a></span>&#160;<a class="code" href="MachineScheduler_8cpp.html#a459acab05344caa836aa036f1829c928">priorNonDebug</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;              <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::const_iterator</a> Beg) {</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MachineScheduler_8cpp.html#a459acab05344caa836aa036f1829c928">priorNonDebug</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::const_iterator</a>(I), Beg)</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html#a4682e01b75bf6adf297c9948f992ef79">getNonConstIterator</a>();</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;}</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/// If this iterator is a debug value, increment until reaching the End or a</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/// non-debug instruction.</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::const_iterator</a></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">  300</a></span>&#160;<a class="code" href="MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">nextIfDebug</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::const_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::const_iterator</a> End) {</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">for</span>(; I != End; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keywordflow">if</span> (!I-&gt;isDebugInstr())</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  }</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;}</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/// Non-const version.</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"></span><span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#aa9432402dc18539818e3dae69e135ed4">  311</a></span>&#160;<a class="code" href="MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">nextIfDebug</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::const_iterator</a> End) {</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">nextIfDebug</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::const_iterator</a>(I), End)</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html#a4682e01b75bf6adf297c9948f992ef79">getNonConstIterator</a>();</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;}</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/// Instantiate a ScheduleDAGInstrs that will be owned by the caller.</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *MachineScheduler::createMachineScheduler() {</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="comment">// Select the scheduler, or set the default.</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  MachineSchedRegistry::ScheduleDAGCtor Ctor = <a class="code" href="MachineScheduler_8cpp.html#af75da6925072c8c7c9f5d762b149a254">MachineSchedOpt</a>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="keywordflow">if</span> (Ctor != <a class="code" href="MachineScheduler_8cpp.html#ac83b174a9cb37fb56517e8be0eda21ed">useDefaultMachineSched</a>)</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="keywordflow">return</span> Ctor(<span class="keyword">this</span>);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="comment">// Get the default scheduler set by the target for this function.</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *<a class="code" href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a> = PassConfig-&gt;createMachineScheduler(<span class="keyword">this</span>);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keywordflow">if</span> (Scheduler)</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a>;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="comment">// Default to GenericScheduler.</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a5365898dd1deb10d065e288a2babd511">createGenericSchedLive</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;}</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/// Instantiate a ScheduleDAGInstrs for PostRA scheduling that will be owned by</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/// the caller. We don&#39;t have a command line option to override the postRA</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/// scheduler. The Target must configure it.</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *PostMachineScheduler::createPostMachineScheduler() {</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="comment">// Get the postRA scheduler set by the target for this function.</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *<a class="code" href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a> = PassConfig-&gt;createPostMachineScheduler(<span class="keyword">this</span>);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">if</span> (Scheduler)</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a>;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="comment">// Default to GenericScheduler.</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#aa2f0c2f2a077d67dc0bcb24bc31e3b05">createGenericSchedPostRA</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;}</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/// Top-level MachineScheduler pass driver.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/// Visit blocks in function order. Divide each block into scheduling regions</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/// and visit them bottom-up. Visiting regions bottom-up is not required, but is</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">/// consistent with the DAG builder, which traverses the interior of the</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/// scheduling regions bottom-up.</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/// This design avoids exposing scheduling boundaries to the DAG builder,</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/// simplifying the DAG builder&#39;s support for &quot;special&quot; target instructions.</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">/// At the same time the design allows target schedulers to operate across</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">/// scheduling boundaries, for example to bundle the boundary instructions</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/// without reordering them. This creates complexity, because the target</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/// scheduler must update the RegionBegin and RegionEnd positions cached by</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/// ScheduleDAGInstrs whenever adding or removing instructions. A much simpler</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/// design would be to split blocks at scheduling boundaries, but LLVM has a</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/// general bias against block splitting purely for implementation simplicity.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> MachineScheduler::runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf) {</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordflow">if</span> (skipFunction(mf.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>()))</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordflow">if</span> (EnableMachineSched.<a class="code" href="classllvm_1_1cl_1_1Option.html#a2dc75fafb68e7669e776e19da7857cdf">getNumOccurrences</a>()) {</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordflow">if</span> (!EnableMachineSched)</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!mf.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a73d86eabd25d4e6a05310e1b0d445d0a">enableMachineScheduler</a>())</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Before MISched:\n&quot;</span>; mf.<a class="code" href="classllvm_1_1MachineFunction.html#ad9c9c8915579c517eff56e638c1a643c">print</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()));</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="comment">// Initialize the context of the pass.</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  MF = &amp;mf;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  MLI = &amp;getAnalysis&lt;MachineLoopInfo&gt;();</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  MDT = &amp;getAnalysis&lt;MachineDominatorTree&gt;();</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  PassConfig = &amp;getAnalysis&lt;TargetPassConfig&gt;();</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  AA = &amp;getAnalysis&lt;AAResultsWrapperPass&gt;().getAAResults();</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  LIS = &amp;getAnalysis&lt;LiveIntervals&gt;();</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ad7649adad973f341b72103836b310042">VerifyScheduling</a>) {</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(LIS-&gt;dump());</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    MF-&gt;verify(<span class="keyword">this</span>, <span class="stringliteral">&quot;Before machine scheduling.&quot;</span>);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  }</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  RegClassInfo-&gt;runOnMachineFunction(*MF);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="comment">// Instantiate the selected scheduler for this target, function, and</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="comment">// optimization level.</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  std::unique_ptr&lt;ScheduleDAGInstrs&gt; <a class="code" href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a>(createMachineScheduler());</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  scheduleRegions(*Scheduler, <span class="keyword">false</span>);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(LIS-&gt;dump());</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ad7649adad973f341b72103836b310042">VerifyScheduling</a>)</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    MF-&gt;verify(<span class="keyword">this</span>, <span class="stringliteral">&quot;After machine scheduling.&quot;</span>);</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;}</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="keywordtype">bool</span> PostMachineScheduler::runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf) {</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="keywordflow">if</span> (skipFunction(mf.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>()))</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordflow">if</span> (EnablePostRAMachineSched.<a class="code" href="classllvm_1_1cl_1_1Option.html#a2dc75fafb68e7669e776e19da7857cdf">getNumOccurrences</a>()) {</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="keywordflow">if</span> (!EnablePostRAMachineSched)</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!mf.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ab4787adecfc77e72db225098a27e902f">enablePostRAMachineScheduler</a>()) {</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Subtarget disables post-MI-sched.\n&quot;</span>);</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  }</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Before post-MI-sched:\n&quot;</span>; mf.<a class="code" href="classllvm_1_1MachineFunction.html#ad9c9c8915579c517eff56e638c1a643c">print</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()));</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="comment">// Initialize the context of the pass.</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  MF = &amp;mf;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  MLI = &amp;getAnalysis&lt;MachineLoopInfo&gt;();</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  PassConfig = &amp;getAnalysis&lt;TargetPassConfig&gt;();</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  AA = &amp;getAnalysis&lt;AAResultsWrapperPass&gt;().getAAResults();</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ad7649adad973f341b72103836b310042">VerifyScheduling</a>)</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    MF-&gt;verify(<span class="keyword">this</span>, <span class="stringliteral">&quot;Before post machine scheduling.&quot;</span>);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="comment">// Instantiate the selected scheduler for this target, function, and</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="comment">// optimization level.</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  std::unique_ptr&lt;ScheduleDAGInstrs&gt; <a class="code" href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a>(createPostMachineScheduler());</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  scheduleRegions(*Scheduler, <span class="keyword">true</span>);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ad7649adad973f341b72103836b310042">VerifyScheduling</a>)</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    MF-&gt;verify(<span class="keyword">this</span>, <span class="stringliteral">&quot;After post machine scheduling.&quot;</span>);</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;}</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/// Return true of the given instruction should not be included in a scheduling</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/// region.</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/// MachineScheduler does not currently support scheduling across calls. To</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">/// handle calls, the DAG builder needs to be modified to create register</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/// anti/output dependencies on the registers clobbered by the call&#39;s regmask</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/// operand. In PreRA scheduling, the stack pointer adjustment already prevents</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">/// scheduling across calls. In PostRA scheduling, we need the isCall to enforce</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/// the boundary, but there would be no benefit to postRA scheduling across</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/// calls this late anyway.</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#a0a9255314dba663576d6bc1bb42762b1">  442</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="MachineScheduler_8cpp.html#a0a9255314dba663576d6bc1bb42762b1">isSchedBoundary</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                            <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                            <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF,</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>) {</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordflow">return</span> MI-&gt;isCall() || TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#ad071e937f4986e51fd3fd54b10888894">isSchedulingBoundary</a>(*MI, MBB, *MF);</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;}</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/// A region of an MBB for scheduling.</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"></span><span class="keyword">namespace </span>{</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="keyword">struct </span>SchedRegion {<span class="comment"></span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">  /// RegionBegin is the first instruction in the scheduling region, and</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">  /// RegionEnd is either MBB-&gt;end() or the scheduling boundary after the</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">  /// last instruction in the scheduling region. These iterators cannot refer</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">  /// to instructions outside of the identified scheduling region because</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">  /// those may be reordered before scheduling this region.</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> RegionBegin;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> RegionEnd;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordtype">unsigned</span> NumRegionInstrs;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  SchedRegion(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>,</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;              <span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) :</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    RegionBegin(B), RegionEnd(E), NumRegionInstrs(N) {}</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;};</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#aee652267c4ed8c882f06243aa0d601dd">  467</a></span>&#160;<span class="keyword">using</span> <a class="code" href="classllvm_1_1SmallVector.html">MBBRegionsVector</a> = <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SchedRegion, 16&gt;</a>;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#ae1be3a2fc5dfa3281d32b6fb4e4ea6dd">  470</a></span>&#160;<a class="code" href="MachineScheduler_8cpp.html#ae1be3a2fc5dfa3281d32b6fb4e4ea6dd">getSchedRegions</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                <a class="code" href="classllvm_1_1SmallVector.html">MBBRegionsVector</a> &amp;Regions,</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                <span class="keywordtype">bool</span> RegionsTopDown) {</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>();</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordflow">for</span>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> RegionEnd = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;      RegionEnd != MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(); RegionEnd = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="comment">// Avoid decrementing RegionEnd for blocks with no terminator.</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keywordflow">if</span> (RegionEnd != MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() ||</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        <a class="code" href="MachineScheduler_8cpp.html#a0a9255314dba663576d6bc1bb42762b1">isSchedBoundary</a>(&amp;*std::prev(RegionEnd), &amp;*MBB, MF, TII)) {</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;      --RegionEnd;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    }</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="comment">// The next region starts above the previous region. Look backward in the</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="comment">// instruction stream until we find the nearest boundary.</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="keywordtype">unsigned</span> NumRegionInstrs = 0;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    I = RegionEnd;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="keywordflow">for</span> (;I != MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(); --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *std::prev(I);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="MachineScheduler_8cpp.html#a0a9255314dba663576d6bc1bb42762b1">isSchedBoundary</a>(&amp;MI, &amp;*MBB, MF, TII))</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;      <span class="keywordflow">if</span> (!MI.<a class="code" href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">isDebugInstr</a>()) {</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        <span class="comment">// MBB::size() uses instr_iterator to count. Here we need a bundle to</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        <span class="comment">// count as a single instruction.</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        ++NumRegionInstrs;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;      }</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    }</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="comment">// It&#39;s possible we found a scheduling region that only has debug</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="comment">// instructions. Don&#39;t bother scheduling these.</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="keywordflow">if</span> (NumRegionInstrs != 0)</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;      Regions.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(SchedRegion(I, RegionEnd, NumRegionInstrs));</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  }</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="keywordflow">if</span> (RegionsTopDown)</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <a class="code" href="namespacellvm.html#a3fe8dd7f3dec647e609a356c59dd7e81">std::reverse</a>(Regions.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>(), Regions.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>());</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;}</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">/// Main driver for both MachineScheduler and PostMachineScheduler.</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> MachineSchedulerBase::scheduleRegions(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> &amp;<a class="code" href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a>,</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                                           <span class="keywordtype">bool</span> FixKillFlags) {</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="comment">// Visit all machine basic blocks.</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <span class="comment">// TODO: Visit blocks in global postorder or postorder within the bottom-up</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="comment">// loop tree. Then we can optionally compute global RegPressure.</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::iterator</a> MBB = MF-&gt;begin(), MBBEnd = MF-&gt;end();</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;       MBB != MBBEnd; ++MBB) {</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    Scheduler.<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">startBlock</a>(&amp;*MBB);</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="keywordflow">if</span> (SchedOnlyFunc.<a class="code" href="classllvm_1_1cl_1_1Option.html#a2dc75fafb68e7669e776e19da7857cdf">getNumOccurrences</a>() &amp;&amp; SchedOnlyFunc != MF-&gt;getName())</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="keywordflow">if</span> (SchedOnlyBlock.<a class="code" href="classllvm_1_1cl_1_1Option.html#a2dc75fafb68e7669e776e19da7857cdf">getNumOccurrences</a>()</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;        &amp;&amp; (int)SchedOnlyBlock != MBB-&gt;getNumber())</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="comment">// Break the block into scheduling regions [I, RegionEnd). RegionEnd</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <span class="comment">// points to the scheduling boundary at the bottom of the region. The DAG</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="comment">// does not include RegionEnd, but the region does (i.e. the next</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="comment">// RegionEnd is above the previous RegionBegin). If the current block has</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <span class="comment">// no terminator then RegionEnd == MBB-&gt;end() for the bottom region.</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="comment">// All the regions of MBB are first found and stored in MBBRegions, which</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="comment">// will be processed (MBB) top-down if initialized with true.</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="comment">// The Scheduler may insert instructions during either schedule() or</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="comment">// exitRegion(), even for empty regions. So the local iterators &#39;I&#39; and</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="comment">// &#39;RegionEnd&#39; are invalid across these calls. Instructions must not be</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="comment">// added to other regions than the current one without updating MBBRegions.</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">MBBRegionsVector</a> MBBRegions;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <a class="code" href="MachineScheduler_8cpp.html#ae1be3a2fc5dfa3281d32b6fb4e4ea6dd">getSchedRegions</a>(&amp;*MBB, MBBRegions, Scheduler.<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af637149166f4dbc65315b9d6bd96e242">doMBBSchedRegionsTopDown</a>());</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SmallVectorImpl.html#ac5b936169badf0b703567eb960278648">MBBRegionsVector::iterator</a> R = MBBRegions.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>();</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;         R != MBBRegions.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>(); ++R) {</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = R-&gt;RegionBegin;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> RegionEnd = R-&gt;RegionEnd;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;      <span class="keywordtype">unsigned</span> NumRegionInstrs = R-&gt;NumRegionInstrs;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      <span class="comment">// Notify the scheduler of the region, even if we may skip scheduling</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;      <span class="comment">// it. Perhaps it still needs to be bundled.</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;      Scheduler.<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">enterRegion</a>(&amp;*MBB, I, RegionEnd, NumRegionInstrs);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;      <span class="comment">// Skip empty scheduling regions (0 or 1 schedulable instructions).</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;      <span class="keywordflow">if</span> (I == RegionEnd || I == std::prev(RegionEnd)) {</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        <span class="comment">// Close the current region. Bundle the terminator if needed.</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        <span class="comment">// This invalidates &#39;RegionEnd&#39; and &#39;I&#39;.</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        Scheduler.<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a>();</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;      }</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;********** MI Scheduling **********\n&quot;</span>);</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; MF-&gt;getName() &lt;&lt; <span class="stringliteral">&quot;:&quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*MBB)</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; MBB-&gt;getName() &lt;&lt; <span class="stringliteral">&quot;\n  From: &quot;</span> &lt;&lt; *I</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;    To: &quot;</span>;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                 <span class="keywordflow">if</span> (RegionEnd != MBB-&gt;end()) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; *RegionEnd;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                 <span class="keywordflow">else</span> <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;End&quot;</span>;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                 <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; RegionInstrs: &quot;</span> &lt;&lt; NumRegionInstrs &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a455ac3fd012d8bacf625cd1982bd5a7e">DumpCriticalPathLength</a>) {</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; MF-&gt;getName();</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;        <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;:%bb. &quot;</span> &lt;&lt; MBB-&gt;getNumber();</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; MBB-&gt;getName() &lt;&lt; <span class="stringliteral">&quot; \n&quot;</span>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;      }</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;      <span class="comment">// Schedule a region: possibly reorder instructions.</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;      <span class="comment">// This invalidates the original region iterators.</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;      Scheduler.<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">schedule</a>();</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      <span class="comment">// Close the current region.</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;      Scheduler.<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a>();</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    }</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    Scheduler.<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">finishBlock</a>();</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="comment">// FIXME: Ideally, no further passes should rely on kill flags. However,</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="comment">// thumb2 size reduction is currently an exception, so the PostMIScheduler</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="comment">// needs to do this.</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordflow">if</span> (FixKillFlags)</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;      Scheduler.<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a4dc06d4fb42d48a6ade1958f76334826">fixupKills</a>(*MBB);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  }</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  Scheduler.<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">finalizeSchedule</a>();</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;}</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="keywordtype">void</span> <a class="code" href="ArchiveWriter_8cpp.html#aa9f638c7ae7fdd206a6c60e26bef9751">MachineSchedulerBase::print</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a>* m)<span class="keyword"> const </span>{</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="comment">// unimplemented</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;}</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="classllvm_1_1ReadyQueue.html#a61a4a769784e3da32d297c2752646aee">  599</a></span>&#160;<a class="code" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ReadyQueue.html#a61a4a769784e3da32d297c2752646aee">ReadyQueue::dump</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Queue &quot;</span> &lt;&lt; <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a> &lt;&lt; <span class="stringliteral">&quot;: &quot;</span>;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU : Queue)</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; SU-&gt;NodeNum &lt;&lt; <span class="stringliteral">&quot; &quot;</span>;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;}</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">// ScheduleDAGMI - Basic machine instruction scheduling. This is</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">// independent of PreRA/PostRA scheduling and involves no extra book-keeping for</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">// virtual registers.</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">// ===----------------------------------------------------------------------===/</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">// Provide a vtable anchor.</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a967aa1a22992b66fb06b83323ddccaa7">ScheduleDAGMI::~ScheduleDAGMI</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">/// ReleaseSucc - Decrement the NumPredsLeft count of a successor. When</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/// NumPredsLeft reaches zero, release the successor node.</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">/// FIXME: Adjust SuccSU height based on MinLatency.</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a90ffd918ef80c711049758b2064e15c4">  620</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a90ffd918ef80c711049758b2064e15c4">ScheduleDAGMI::releaseSucc</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1SDep.html">SDep</a> *SuccEdge) {</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU = SuccEdge-&gt;<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordflow">if</span> (SuccEdge-&gt;<a class="code" href="classllvm_1_1SDep.html#a21e3367f21a2b07ce6e344fc6a2ed078">isWeak</a>()) {</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    --SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ab9e02660290b9557b547b57870133467">WeakPredsLeft</a>;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="keywordflow">if</span> (SuccEdge-&gt;<a class="code" href="classllvm_1_1SDep.html#ac2a5a158ff2d2bbbadae7accc72e7c51">isCluster</a>())</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;      NextClusterSucc = SuccSU;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  }</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="keywordflow">if</span> (SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">NumPredsLeft</a> == 0) {</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Scheduling failed! ***\n&quot;</span>;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    dumpNode(*SuccSU);</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; has been released too many times!\n&quot;</span>;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  }</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="comment">// SU-&gt;TopReadyCycle was set to CurrCycle when it was scheduled. However,</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="comment">// CurrCycle may have advanced since then.</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="keywordflow">if</span> (SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a> &lt; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a> + SuccEdge-&gt;<a class="code" href="classllvm_1_1SDep.html#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a>())</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a> = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a> + SuccEdge-&gt;<a class="code" href="classllvm_1_1SDep.html#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a>();</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  --SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">NumPredsLeft</a>;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keywordflow">if</span> (SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">NumPredsLeft</a> == 0 &amp;&amp; SuccSU != &amp;ExitSU)</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    SchedImpl-&gt;releaseTopNode(SuccSU);</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;}</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">/// releaseSuccessors - Call releaseSucc on each of SU&#39;s successors.</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#acf56d667066b39177a3c0f134d759d98">  648</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#acf56d667066b39177a3c0f134d759d98">ScheduleDAGMI::releaseSuccessors</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;Succ : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>)</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    releaseSucc(SU, &amp;Succ);</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;}</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/// ReleasePred - Decrement the NumSuccsLeft count of a predecessor. When</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">/// NumSuccsLeft reaches zero, release the predecessor node.</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">/// FIXME: Adjust PredSU height based on MinLatency.</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a1c51776d4e512a7f24d5b5d601c31016">  657</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a1c51776d4e512a7f24d5b5d601c31016">ScheduleDAGMI::releasePred</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1SDep.html">SDep</a> *PredEdge) {</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *PredSU = PredEdge-&gt;<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>();</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="keywordflow">if</span> (PredEdge-&gt;<a class="code" href="classllvm_1_1SDep.html#a21e3367f21a2b07ce6e344fc6a2ed078">isWeak</a>()) {</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    --PredSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae75d620ee809eaf50970a833f4a3ace9">WeakSuccsLeft</a>;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="keywordflow">if</span> (PredEdge-&gt;<a class="code" href="classllvm_1_1SDep.html#ac2a5a158ff2d2bbbadae7accc72e7c51">isCluster</a>())</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;      NextClusterPred = PredSU;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  }</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="keywordflow">if</span> (PredSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">NumSuccsLeft</a> == 0) {</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Scheduling failed! ***\n&quot;</span>;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    dumpNode(*PredSU);</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; has been released too many times!\n&quot;</span>;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="keyword">nullptr</span>);</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  }</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <span class="comment">// SU-&gt;BotReadyCycle was set to CurrCycle when it was scheduled. However,</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="comment">// CurrCycle may have advanced since then.</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="keywordflow">if</span> (PredSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">BotReadyCycle</a> &lt; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">BotReadyCycle</a> + PredEdge-&gt;<a class="code" href="classllvm_1_1SDep.html#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a>())</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    PredSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">BotReadyCycle</a> = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">BotReadyCycle</a> + PredEdge-&gt;<a class="code" href="classllvm_1_1SDep.html#a5eca2019521fd47b79fe5ef66d02fd43">getLatency</a>();</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  --PredSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">NumSuccsLeft</a>;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="keywordflow">if</span> (PredSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">NumSuccsLeft</a> == 0 &amp;&amp; PredSU != &amp;EntrySU)</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    SchedImpl-&gt;releaseBottomNode(PredSU);</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;}</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">/// releasePredecessors - Call releasePred on each of SU&#39;s predecessors.</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a25f9975b56fe38f7a8bb4d10b7f6f5ea">  685</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a25f9975b56fe38f7a8bb4d10b7f6f5ea">ScheduleDAGMI::releasePredecessors</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>)</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    releasePred(SU, &amp;Pred);</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;}</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a19c5e2b675721f465bc85a5f58e7c084">  690</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a19c5e2b675721f465bc85a5f58e7c084">ScheduleDAGMI::startBlock</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb) {</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">ScheduleDAGInstrs::startBlock</a>(bb);</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  SchedImpl-&gt;enterMBB(bb);</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;}</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a9ca687b69b34efab1604af98db151cbf">  695</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a9ca687b69b34efab1604af98db151cbf">ScheduleDAGMI::finishBlock</a>() {</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  SchedImpl-&gt;leaveMBB();</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">ScheduleDAGInstrs::finishBlock</a>();</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;}</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">/// enterRegion - Called back from MachineScheduler::runOnMachineFunction after</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">/// crossing a scheduling boundary. [begin, end) includes all instructions in</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">/// the region, including the boundary itself and single-instruction regions</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">/// that don&#39;t get scheduled.</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a78e3672daf3301153eac2266dbc32885">  704</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a78e3672daf3301153eac2266dbc32885">ScheduleDAGMI::enterRegion</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb,</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">begin</a>,</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">end</a>,</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;                                     <span class="keywordtype">unsigned</span> regioninstrs)</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;{</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">ScheduleDAGInstrs::enterRegion</a>(bb, begin, end, regioninstrs);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  SchedImpl-&gt;initPolicy(begin, end, regioninstrs);</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;}</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">/// This is normally called from the main scheduler loop but may also be invoked</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">/// by the scheduling strategy to perform additional code motion.</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a2209b15a069023499cc665b373e67703">  716</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a2209b15a069023499cc665b373e67703">ScheduleDAGMI::moveInstruction</a>(</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPos) {</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="comment">// Advance RegionBegin if the first instruction moves down.</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="keywordflow">if</span> (&amp;*RegionBegin == MI)</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    ++RegionBegin;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <span class="comment">// Update the instruction stream.</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  BB-&gt;splice(InsertPos, BB, MI);</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <span class="comment">// Update LiveIntervals</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <span class="keywordflow">if</span> (LIS)</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    LIS-&gt;handleMove(*MI, <span class="comment">/*UpdateFlags=*/</span><span class="keyword">true</span>);</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="comment">// Recede RegionBegin if an instruction moves above the first.</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="keywordflow">if</span> (RegionBegin == InsertPos)</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    RegionBegin = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;}</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a569fc4139bec0217794e9f830d6ba852">  734</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a569fc4139bec0217794e9f830d6ba852">ScheduleDAGMI::checkSchedLimit</a>() {</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <span class="keywordflow">if</span> (NumInstrsScheduled == MISchedCutoff &amp;&amp; MISchedCutoff != ~0U) {</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    CurrentTop = CurrentBottom;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  }</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  ++NumInstrsScheduled;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;}</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">/// Per-region scheduling driver, called back from</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">/// MachineScheduler::runOnMachineFunction. This is a simplified driver that</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">/// does not consider liveness or register pressure. It is useful for PostRA</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">/// scheduling and potentially other custom schedulers.</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a5d7e71cf32573e6b1762b5a1d82a1cf5">  749</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a5d7e71cf32573e6b1762b5a1d82a1cf5">ScheduleDAGMI::schedule</a>() {</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;ScheduleDAGMI::schedule starting\n&quot;</span>);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(SchedImpl-&gt;dumpPolicy());</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="comment">// Build the DAG.</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  buildSchedGraph(AA);</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  postprocessDAG();</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SUnit*, 8&gt;</a> TopRoots, BotRoots;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  findRootsAndBiasEdges(TopRoots, BotRoots);</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a03503773241005f01b090b9862aad304">dump</a>());</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="keywordflow">if</span> (PrintDAGs) <a class="code" href="namespacellvm.html#a03503773241005f01b090b9862aad304">dump</a>();</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="keywordflow">if</span> (ViewMISchedDAGs) viewGraph();</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <span class="comment">// Initialize the strategy before modifying the DAG.</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <span class="comment">// This may initialize a DFSResult to be used for queue priority.</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  SchedImpl-&gt;initialize(<span class="keyword">this</span>);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="comment">// Initialize ready queues now that the DAG and priority data are finalized.</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  initQueues(TopRoots, BotRoots);</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="keywordtype">bool</span> IsTopNode = <span class="keyword">false</span>;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <span class="keywordflow">while</span> (<span class="keyword">true</span>) {</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;** ScheduleDAGMI::schedule picking next node\n&quot;</span>);</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = SchedImpl-&gt;pickNode(IsTopNode);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <span class="keywordflow">if</span> (!SU) <span class="keywordflow">break</span>;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a> &amp;&amp; <span class="stringliteral">&quot;Node already scheduled&quot;</span>);</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <span class="keywordflow">if</span> (!checkSchedLimit())</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <span class="keywordflow">if</span> (IsTopNode) {</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae0b8da4dfde85d4ddc32359ca52dc493">isTopReady</a>() &amp;&amp; <span class="stringliteral">&quot;node still has unscheduled dependencies&quot;</span>);</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;      <span class="keywordflow">if</span> (&amp;*CurrentTop == MI)</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;        CurrentTop = <a class="code" href="MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">nextIfDebug</a>(++CurrentTop, CurrentBottom);</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;        moveInstruction(MI, CurrentTop);</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ac198a5fb130b4c09836ba20e01b4290d">isBottomReady</a>() &amp;&amp; <span class="stringliteral">&quot;node still has unscheduled dependencies&quot;</span>);</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> priorII =</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;        <a class="code" href="MachineScheduler_8cpp.html#a459acab05344caa836aa036f1829c928">priorNonDebug</a>(CurrentBottom, CurrentTop);</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;      <span class="keywordflow">if</span> (&amp;*priorII == MI)</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;        CurrentBottom = priorII;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;        <span class="keywordflow">if</span> (&amp;*CurrentTop == MI)</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;          CurrentTop = <a class="code" href="MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">nextIfDebug</a>(++CurrentTop, priorII);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;        moveInstruction(MI, CurrentBottom);</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;        CurrentBottom = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;      }</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    }</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    <span class="comment">// Notify the scheduling strategy before updating the DAG.</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <span class="comment">// This sets the scheduled node&#39;s ReadyCycle to CurrCycle. When updateQueues</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="comment">// runs, it can then use the accurate ReadyCycle time to determine whether</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <span class="comment">// newly released nodes can move to the readyQ.</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    SchedImpl-&gt;schedNode(SU, IsTopNode);</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    updateQueues(SU, IsTopNode);</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  }</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CurrentTop == CurrentBottom &amp;&amp; <span class="stringliteral">&quot;Nonempty unscheduled zone.&quot;</span>);</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  placeDebugValues();</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Final schedule for &quot;</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;           &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*<a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">begin</a>()-&gt;<a class="code" href="BasicAliasAnalysis_8cpp.html#a2675de1d8479c7b00387979714da43f7">getParent</a>()) &lt;&lt; <span class="stringliteral">&quot; ***\n&quot;</span>;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    dumpSchedule();</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  });</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;}</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">/// Apply each ScheduleDAGMutation step in order.</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">  823</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">ScheduleDAGMI::postprocessDAG</a>() {</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;m : Mutations)</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    m-&gt;apply(<span class="keyword">this</span>);</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;}</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#ad72492bf4273ed58b58a19028ca1b88e">ScheduleDAGMI::</a></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ad72492bf4273ed58b58a19028ca1b88e">  829</a></span>&#160;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ad72492bf4273ed58b58a19028ca1b88e">findRootsAndBiasEdges</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SUnit*&gt;</a> &amp;TopRoots,</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SUnit*&gt;</a> &amp;BotRoots) {</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU : SUnits) {</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!SU.isBoundaryNode() &amp;&amp; <span class="stringliteral">&quot;Boundary node should not be in SUnits&quot;</span>);</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <span class="comment">// Order predecessors so DFSResult follows the critical path.</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    SU.biasCriticalPath();</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <span class="comment">// A SUnit is ready to top schedule if it has no predecessors.</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <span class="keywordflow">if</span> (!SU.NumPredsLeft)</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;      TopRoots.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SU);</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    <span class="comment">// A SUnit is ready to bottom schedule if it has no successors.</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <span class="keywordflow">if</span> (!SU.NumSuccsLeft)</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;      BotRoots.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(&amp;SU);</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  }</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  ExitSU.biasCriticalPath();</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;}</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">/// Identify DAG roots and setup scheduler queues.</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#accf0cd8a0d09ed7179d7f2265cdc66fb">  848</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#accf0cd8a0d09ed7179d7f2265cdc66fb">ScheduleDAGMI::initQueues</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> TopRoots,</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;                               <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> BotRoots) {</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  NextClusterSucc = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  NextClusterPred = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <span class="comment">// Release all DAG roots for scheduling, not including EntrySU/ExitSU.</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  <span class="comment">// Nodes with unreleased weak edges can still be roots.</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="comment">// Release top roots in forward order.</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU : TopRoots)</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    SchedImpl-&gt;releaseTopNode(SU);</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="comment">// Release bottom roots in reverse order so the higher priority nodes appear</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <span class="comment">// first. This is more natural and slightly more efficient.</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a739c383b97286396ce969b521da2f642">SmallVectorImpl&lt;SUnit*&gt;::const_reverse_iterator</a></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;         <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = BotRoots.<a class="code" href="classllvm_1_1ArrayRef.html#aebe6da1ab4a07020669f3d6148c0b559">rbegin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = BotRoots.<a class="code" href="classllvm_1_1ArrayRef.html#a709f5d7f042648ec20197939d9a6805f">rend</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    SchedImpl-&gt;releaseBottomNode(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  }</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  releaseSuccessors(&amp;EntrySU);</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  releasePredecessors(&amp;ExitSU);</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  SchedImpl-&gt;registerRoots();</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="comment">// Advance past initial DebugValues.</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  CurrentTop = <a class="code" href="MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">nextIfDebug</a>(RegionBegin, RegionEnd);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  CurrentBottom = RegionEnd;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;}</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">/// Update scheduler queues after scheduling an instruction.</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">  878</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">ScheduleDAGMI::updateQueues</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) {</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="comment">// Release dependent instructions for scheduling.</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <span class="keywordflow">if</span> (IsTopNode)</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    releaseSuccessors(SU);</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    releasePredecessors(SU);</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;}</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">/// Reinsert any remaining debug_values, just like the PostRA scheduler.</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">  889</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">ScheduleDAGMI::placeDebugValues</a>() {</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  <span class="comment">// If first instruction was a DBG_VALUE then put it back.</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  <span class="keywordflow">if</span> (FirstDbgValue) {</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    BB-&gt;splice(RegionBegin, BB, FirstDbgValue);</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    RegionBegin = FirstDbgValue;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  }</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="keywordflow">for</span> (std::vector&lt;std::pair&lt;MachineInstr *, MachineInstr *&gt;&gt;::iterator</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;         DI = DbgValues.end(), DE = DbgValues.begin(); DI != DE; --DI) {</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    std::pair&lt;MachineInstr *, MachineInstr *&gt; <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = *std::prev(DI);</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DbgValue = P.first;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> OrigPrevMI = P.second;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="keywordflow">if</span> (&amp;*RegionBegin == DbgValue)</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;      ++RegionBegin;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    BB-&gt;splice(++OrigPrevMI, BB, DbgValue);</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <span class="keywordflow">if</span> (OrigPrevMI == std::prev(RegionEnd))</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;      RegionEnd = DbgValue;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  }</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  DbgValues.clear();</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  FirstDbgValue = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;}</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a01b02e76c87211e7084ec17f18a2d16f">  912</a></span>&#160;<a class="code" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a01b02e76c87211e7084ec17f18a2d16f">ScheduleDAGMI::dumpSchedule</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">begin</a>(), ME = <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">end</a>(); <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> != ME; ++<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = getSUnit(&amp;(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)))</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;      dumpNode(*SU);</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Missing SUnit\n&quot;</span>;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  }</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;}</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">// ScheduleDAGMILive - Base class for MachineInstr scheduling with LiveIntervals</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">// preservation.</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#ada767569b82d6e57bf0b25f5d35d22df">  927</a></span>&#160;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#ada767569b82d6e57bf0b25f5d35d22df">ScheduleDAGMILive::~ScheduleDAGMILive</a>() {</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <span class="keyword">delete</span> DFSResult;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;}</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a920652e64042f72e913f81f9660b4f2f">  931</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a920652e64042f72e913f81f9660b4f2f">ScheduleDAGMILive::collectVRegUses</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) {</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *SU.<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="keywordflow">if</span> (!MO.isReg())</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <span class="keywordflow">if</span> (!MO.readsReg())</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <span class="keywordflow">if</span> (TrackLaneMasks &amp;&amp; !MO.isUse())</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.getReg();</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg))</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <span class="comment">// Ignore re-defs.</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    <span class="keywordflow">if</span> (TrackLaneMasks) {</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;      <span class="keywordtype">bool</span> FoundDef = <span class="keyword">false</span>;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO2 : MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">operands</a>()) {</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;        <span class="keywordflow">if</span> (MO2.isReg() &amp;&amp; MO2.isDef() &amp;&amp; MO2.getReg() == Reg &amp;&amp; !MO2.isDead()) {</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;          FoundDef = <span class="keyword">true</span>;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;        }</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;      }</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;      <span class="keywordflow">if</span> (FoundDef)</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    }</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    <span class="comment">// Record this local VReg use.</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <a class="code" href="classllvm_1_1SparseMultiSet.html#ada97379dfb89c01fb4065e33bf180f0e">VReg2SUnitMultiMap::iterator</a> UI = VRegUses.find(Reg);</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    <span class="keywordflow">for</span> (; UI != VRegUses.end(); ++UI) {</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;      <span class="keywordflow">if</span> (UI-&gt;SU == &amp;SU)</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    }</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    <span class="keywordflow">if</span> (UI == VRegUses.end())</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;      VRegUses.insert(<a class="code" href="structllvm_1_1VReg2SUnit.html">VReg2SUnit</a>(Reg, <a class="code" href="structllvm_1_1LaneBitmask.html#a9082b6aa4021114645045d9c5628eb26">LaneBitmask::getNone</a>(), &amp;SU));</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  }</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;}</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment">/// enterRegion - Called back from MachineScheduler::runOnMachineFunction after</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">/// crossing a scheduling boundary. [begin, end) includes all instructions in</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">/// the region, including the boundary itself and single-instruction regions</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">/// that don&#39;t get scheduled.</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">  973</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">ScheduleDAGMILive::enterRegion</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb,</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;                                <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">begin</a>,</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;                                <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">end</a>,</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;                                <span class="keywordtype">unsigned</span> regioninstrs)</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;{</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;  <span class="comment">// ScheduleDAGMI initializes SchedImpl&#39;s per-region policy.</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a78e3672daf3301153eac2266dbc32885">ScheduleDAGMI::enterRegion</a>(bb, begin, end, regioninstrs);</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  <span class="comment">// For convenience remember the end of the liveness region.</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  LiveRegionEnd = (RegionEnd == bb-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) ? RegionEnd : std::next(RegionEnd);</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  SUPressureDiffs.clear();</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  ShouldTrackPressure = SchedImpl-&gt;shouldTrackPressure();</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  ShouldTrackLaneMasks = SchedImpl-&gt;shouldTrackLaneMasks();</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!ShouldTrackLaneMasks || ShouldTrackPressure) &amp;&amp;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;         <span class="stringliteral">&quot;ShouldTrackLaneMasks requires ShouldTrackPressure&quot;</span>);</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;}</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">// Setup the register pressure trackers for the top scheduled and bottom</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">// scheduled regions.</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a86daf2b1fb72fdd9a8785a4042ac1457">  995</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a86daf2b1fb72fdd9a8785a4042ac1457">ScheduleDAGMILive::initRegPressure</a>() {</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  VRegUses.clear();</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  VRegUses.setUniverse(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getNumVirtRegs());</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU : SUnits)</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    collectVRegUses(SU);</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  TopRPTracker.init(&amp;MF, RegClassInfo, LIS, BB, RegionBegin,</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;                    ShouldTrackLaneMasks, <span class="keyword">false</span>);</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  BotRPTracker.init(&amp;MF, RegClassInfo, LIS, BB, LiveRegionEnd,</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;                    ShouldTrackLaneMasks, <span class="keyword">false</span>);</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="comment">// Close the RPTracker to finalize live ins.</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  RPTracker.closeRegion();</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(RPTracker.dump());</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <span class="comment">// Initialize the live ins and live outs.</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  TopRPTracker.addLiveRegs(RPTracker.getPressure().LiveInRegs);</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  BotRPTracker.addLiveRegs(RPTracker.getPressure().LiveOutRegs);</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <span class="comment">// Close one end of the tracker so we can call</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <span class="comment">// getMaxUpward/DownwardPressureDelta before advancing across any</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  <span class="comment">// instructions. This converts currently live regs into live ins/outs.</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  TopRPTracker.closeTop();</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  BotRPTracker.closeBottom();</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  BotRPTracker.initLiveThru(RPTracker);</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <span class="keywordflow">if</span> (!BotRPTracker.getLiveThru().empty()) {</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    TopRPTracker.initLiveThru(BotRPTracker.getLiveThru());</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Live Thru: &quot;</span>;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;               <a class="code" href="namespacellvm.html#adb6fca77863850136760be488d6ea345">dumpRegSetPressure</a>(BotRPTracker.getLiveThru(), <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>));</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  };</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <span class="comment">// For each live out vreg reduce the pressure change associated with other</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="comment">// uses of the same vreg below the live-out reaching def.</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  updatePressureDiffs(RPTracker.getPressure().LiveOutRegs);</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <span class="comment">// Account for liveness generated by the region boundary.</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <span class="keywordflow">if</span> (LiveRegionEnd != RegionEnd) {</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;RegisterMaskPair, 8&gt;</a> LiveUses;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    BotRPTracker.recede(&amp;LiveUses);</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    updatePressureDiffs(LiveUses);</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  }</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Top Pressure:\n&quot;</span>;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;             <a class="code" href="namespacellvm.html#adb6fca77863850136760be488d6ea345">dumpRegSetPressure</a>(TopRPTracker.getRegSetPressureAtPos(), <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;             <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Bottom Pressure:\n&quot;</span>;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;             <a class="code" href="namespacellvm.html#adb6fca77863850136760be488d6ea345">dumpRegSetPressure</a>(BotRPTracker.getRegSetPressureAtPos(), <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>););</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((BotRPTracker.getPos() == RegionEnd ||</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;          (RegionEnd-&gt;isDebugInstr() &amp;&amp;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;           BotRPTracker.getPos() == <a class="code" href="MachineScheduler_8cpp.html#a459acab05344caa836aa036f1829c928">priorNonDebug</a>(RegionEnd, RegionBegin))) &amp;&amp;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;         <span class="stringliteral">&quot;Can&#39;t find the region bottom&quot;</span>);</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <span class="comment">// Cache the list of excess pressure sets in this region. This will also track</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  <span class="comment">// the max pressure in the scheduled code for these sets.</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  RegionCriticalPSets.clear();</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <span class="keyword">const</span> std::vector&lt;unsigned&gt; &amp;<a class="code" href="structllvm_1_1RegionPressure.html">RegionPressure</a> =</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    RPTracker.getPressure().<a class="code" href="structllvm_1_1RegisterPressure.html#af444f3c79d12bb654d6477d629cbe7c0">MaxSetPressure</a>;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = RegionPressure.size(); i &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    <span class="keywordtype">unsigned</span> Limit = RegClassInfo-&gt;getRegPressureSetLimit(i);</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    <span class="keywordflow">if</span> (RegionPressure[i] &gt; Limit) {</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegPressureSetName(i) &lt;&lt; <span class="stringliteral">&quot; Limit &quot;</span> &lt;&lt; Limit</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot; Actual &quot;</span> &lt;&lt; RegionPressure[i] &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;      RegionCriticalPSets.push_back(<a class="code" href="classllvm_1_1PressureChange.html">PressureChange</a>(i));</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    }</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  }</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Excess PSets: &quot;</span>;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;             <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1PressureChange.html">PressureChange</a> &amp;RCPS</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;                  : RegionCriticalPSets) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;             &lt;&lt; <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegPressureSetName(RCPS.getPSet()) &lt;&lt; <span class="stringliteral">&quot; &quot;</span>;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;             <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;}</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a556d08e5789e4c99bb9c24aa4e226f9b">ScheduleDAGMILive::</a></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a556d08e5789e4c99bb9c24aa4e226f9b"> 1070</a></span>&#160;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a556d08e5789e4c99bb9c24aa4e226f9b">updateScheduledPressure</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU,</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;                        <span class="keyword">const</span> std::vector&lt;unsigned&gt; &amp;NewMaxPressure) {</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;PDiff = getPressureDiff(SU);</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <span class="keywordtype">unsigned</span> CritIdx = 0, CritEnd = RegionCriticalPSets.size();</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1PressureChange.html">PressureChange</a> &amp;PC : PDiff) {</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <span class="keywordflow">if</span> (!PC.isValid())</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a> = PC.getPSet();</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    <span class="keywordflow">while</span> (CritIdx != CritEnd &amp;&amp; RegionCriticalPSets[CritIdx].getPSet() &lt; ID)</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;      ++CritIdx;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <span class="keywordflow">if</span> (CritIdx != CritEnd &amp;&amp; RegionCriticalPSets[CritIdx].getPSet() == ID) {</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;      <span class="keywordflow">if</span> ((<span class="keywordtype">int</span>)NewMaxPressure[ID] &gt; RegionCriticalPSets[CritIdx].getUnitInc()</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;          &amp;&amp; NewMaxPressure[ID] &lt;= (<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::numeric_limits&lt;int16_t&gt;::max</a>())</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;        RegionCriticalPSets[CritIdx].setUnitInc(NewMaxPressure[ID]);</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    }</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    <span class="keywordtype">unsigned</span> Limit = RegClassInfo-&gt;getRegPressureSetLimit(ID);</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <span class="keywordflow">if</span> (NewMaxPressure[ID] &gt;= Limit - 2) {</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  &quot;</span> &lt;&lt; <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegPressureSetName(ID) &lt;&lt; <span class="stringliteral">&quot;: &quot;</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;                        &lt;&lt; NewMaxPressure[<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>]</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;                        &lt;&lt; ((NewMaxPressure[<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>] &gt; Limit) ? <span class="stringliteral">&quot; &gt; &quot;</span> : <span class="stringliteral">&quot; &lt;= &quot;</span>)</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;                        &lt;&lt; Limit &lt;&lt; <span class="stringliteral">&quot;(+ &quot;</span> &lt;&lt; BotRPTracker.getLiveThru()[<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>]</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot; livethru)\n&quot;</span>);</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    }</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  }</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;}</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">/// Update the PressureDiff array for liveness after scheduling this</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">/// instruction.</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a3b9bb9bd4b3922f0b8704eec7287b914"> 1098</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a3b9bb9bd4b3922f0b8704eec7287b914">ScheduleDAGMILive::updatePressureDiffs</a>(</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;RegisterMaskPair&gt;</a> LiveUses) {</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a> &amp;<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> : LiveUses) {</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.RegUnit;<span class="comment"></span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">    /// FIXME: Currently assuming single-use physregs.</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment"></span>    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg))</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <span class="keywordflow">if</span> (ShouldTrackLaneMasks) {</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;      <span class="comment">// If the register has just become live then other uses won&#39;t change</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;      <span class="comment">// this fact anymore =&gt; decrement pressure.</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;      <span class="comment">// If the register has just become dead then other uses make it come</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;      <span class="comment">// back to life =&gt; increment pressure.</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;      <span class="keywordtype">bool</span> Decrement = <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.LaneMask.any();</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1VReg2SUnit.html">VReg2SUnit</a> &amp;V2SU</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;           : <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(VRegUses.find(Reg), VRegUses.end())) {</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;        <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU = *V2SU.SU;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;        <span class="keywordflow">if</span> (SU.<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a> || &amp;SU == &amp;ExitSU)</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;        <a class="code" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;PDiff = getPressureDiff(&amp;SU);</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;        PDiff.<a class="code" href="classllvm_1_1PressureDiff.html#a8169b5ff05a1e7ba40a3d99f0fdf76a2">addPressureChange</a>(Reg, Decrement, &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  UpdateRegP: SU(&quot;</span> &lt;&lt; SU.<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) &quot;</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;                          &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) &lt;&lt; <span class="charliteral">&#39;:&#39;</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;                          &lt;&lt; <a class="code" href="namespacellvm.html#a3e30e18d6f7ebd943eaf8ebc3a2b2930">PrintLaneMask</a>(<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.LaneMask) &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; *SU.<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;                   <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;              to &quot;</span>; PDiff.<a class="code" href="classllvm_1_1PressureDiff.html#a86962b61c920a437e06eda5dafd929d5">dump</a>(*<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>););</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;      }</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.LaneMask.any());</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  LiveReg: &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#a788c5905de970028eb0efa2266bd10bf">printVRegOrUnit</a>(Reg, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;      <span class="comment">// This may be called before CurrentBottom has been initialized. However,</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;      <span class="comment">// BotRPTracker must have a valid position. We want the value live into the</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;      <span class="comment">// instruction or live out of the block, so ask for the previous</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;      <span class="comment">// instruction&#39;s live-out.</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI = LIS-&gt;getInterval(Reg);</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;      <a class="code" href="classllvm_1_1VNInfo.html">VNInfo</a> *VNI;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::const_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> =</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;        <a class="code" href="MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">nextIfDebug</a>(BotRPTracker.getPos(), BB-&gt;end());</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;      <span class="keywordflow">if</span> (I == BB-&gt;end())</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;        VNI = LI.<a class="code" href="classllvm_1_1LiveRange.html#a136fa159d07a92017f3206822f5847cd">getVNInfoBefore</a>(LIS-&gt;getMBBEndIdx(BB));</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;        <a class="code" href="classllvm_1_1LiveQueryResult.html">LiveQueryResult</a> LRQ = LI.<a class="code" href="classllvm_1_1LiveRange.html#a6eb0e49d283729a5f8b99d4efa1be7c1">Query</a>(LIS-&gt;getInstructionIndex(*I));</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;        VNI = LRQ.<a class="code" href="classllvm_1_1LiveQueryResult.html#a5d1559bf322e157ea748763d08b56d52">valueIn</a>();</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;      }</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;      <span class="comment">// RegisterPressureTracker guarantees that readsReg is true for LiveUses.</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VNI &amp;&amp; <span class="stringliteral">&quot;No live value at use.&quot;</span>);</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1VReg2SUnit.html">VReg2SUnit</a> &amp;V2SU</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;           : <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(VRegUses.find(Reg), VRegUses.end())) {</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;        <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = V2SU.SU;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;        <span class="comment">// If this use comes before the reaching def, it cannot be a last use,</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;        <span class="comment">// so decrease its pressure change.</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;        <span class="keywordflow">if</span> (!SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a> &amp;&amp; SU != &amp;ExitSU) {</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;          <a class="code" href="classllvm_1_1LiveQueryResult.html">LiveQueryResult</a> LRQ =</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;              LI.<a class="code" href="classllvm_1_1LiveRange.html#a6eb0e49d283729a5f8b99d4efa1be7c1">Query</a>(LIS-&gt;getInstructionIndex(*SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()));</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;          <span class="keywordflow">if</span> (LRQ.<a class="code" href="classllvm_1_1LiveQueryResult.html#a5d1559bf322e157ea748763d08b56d52">valueIn</a>() == VNI) {</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;            <a class="code" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;PDiff = getPressureDiff(SU);</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;            PDiff.<a class="code" href="classllvm_1_1PressureDiff.html#a8169b5ff05a1e7ba40a3d99f0fdf76a2">addPressureChange</a>(Reg, <span class="keyword">true</span>, &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;            <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  UpdateRegP: SU(&quot;</span> &lt;&lt; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) &quot;</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;                              &lt;&lt; *SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;                       <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;              to &quot;</span>; PDiff.<a class="code" href="classllvm_1_1PressureDiff.html#a86962b61c920a437e06eda5dafd929d5">dump</a>(*<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>););</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;          }</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;        }</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;      }</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    }</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  }</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;}</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#add5e3e74f2db8e669b830ae35edc8c02"> 1166</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#add5e3e74f2db8e669b830ae35edc8c02">ScheduleDAGMILive::dump</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <span class="keywordflow">if</span> (EntrySU.getInstr() != <span class="keyword">nullptr</span>)</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    dumpNodeAll(EntrySU);</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU : SUnits) {</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    dumpNodeAll(SU);</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    <span class="keywordflow">if</span> (ShouldTrackPressure) {</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Pressure Diff      : &quot;</span>;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;      getPressureDiff(&amp;SU).dump(*<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;    }</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Single Issue       : &quot;</span>;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    <span class="keywordflow">if</span> (SchedModel.mustBeginGroup(SU.getInstr()) &amp;&amp;</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;        SchedModel.mustEndGroup(SU.getInstr()))</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;true;&quot;</span>;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;false;&quot;</span>;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  }</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  <span class="keywordflow">if</span> (ExitSU.getInstr() != <span class="keyword">nullptr</span>)</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    dumpNodeAll(ExitSU);</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;}</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">/// schedule - Called back from MachineScheduler::runOnMachineFunction</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment">/// after setting up the current scheduling region. [RegionBegin, RegionEnd)</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">/// only includes instructions that have DAG nodes, not scheduling boundaries.</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">/// This is a skeletal driver, with all the functionality pushed into helpers,</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">/// so that it can be easily extended by experimental schedulers. Generally,</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">/// implementing MachineSchedStrategy should be sufficient to implement a new</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">/// scheduling algorithm. However, if a scheduler further subclasses</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">/// ScheduleDAGMILive then it will want to override this virtual method in order</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">/// to update any specialized state.</span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f"> 1199</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">ScheduleDAGMILive::schedule</a>() {</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;ScheduleDAGMILive::schedule starting\n&quot;</span>);</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(SchedImpl-&gt;dumpPolicy());</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  buildDAGWithRegPressure();</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  postprocessDAG();</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SUnit*, 8&gt;</a> TopRoots, BotRoots;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  findRootsAndBiasEdges(TopRoots, BotRoots);</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <span class="comment">// Initialize the strategy before modifying the DAG.</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="comment">// This may initialize a DFSResult to be used for queue priority.</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  SchedImpl-&gt;initialize(<span class="keyword">this</span>);</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a03503773241005f01b090b9862aad304">dump</a>());</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="keywordflow">if</span> (PrintDAGs) <a class="code" href="namespacellvm.html#a03503773241005f01b090b9862aad304">dump</a>();</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <span class="keywordflow">if</span> (ViewMISchedDAGs) viewGraph();</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="comment">// Initialize ready queues now that the DAG and priority data are finalized.</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  initQueues(TopRoots, BotRoots);</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <span class="keywordtype">bool</span> IsTopNode = <span class="keyword">false</span>;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <span class="keywordflow">while</span> (<span class="keyword">true</span>) {</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;** ScheduleDAGMILive::schedule picking next node\n&quot;</span>);</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = SchedImpl-&gt;pickNode(IsTopNode);</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    <span class="keywordflow">if</span> (!SU) <span class="keywordflow">break</span>;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a> &amp;&amp; <span class="stringliteral">&quot;Node already scheduled&quot;</span>);</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <span class="keywordflow">if</span> (!checkSchedLimit())</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    scheduleMI(SU, IsTopNode);</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <span class="keywordflow">if</span> (DFSResult) {</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;      <span class="keywordtype">unsigned</span> SubtreeID = DFSResult-&gt;getSubtreeID(SU);</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;      <span class="keywordflow">if</span> (!ScheduledTrees.test(SubtreeID)) {</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;        ScheduledTrees.set(SubtreeID);</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;        DFSResult-&gt;scheduleTree(SubtreeID);</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;        SchedImpl-&gt;scheduleTree(SubtreeID);</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;      }</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    }</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    <span class="comment">// Notify the scheduling strategy after updating the DAG.</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    SchedImpl-&gt;schedNode(SU, IsTopNode);</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    updateQueues(SU, IsTopNode);</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  }</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(CurrentTop == CurrentBottom &amp;&amp; <span class="stringliteral">&quot;Nonempty unscheduled zone.&quot;</span>);</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  placeDebugValues();</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>({</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Final schedule for &quot;</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;           &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*<a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">begin</a>()-&gt;<a class="code" href="BasicAliasAnalysis_8cpp.html#a2675de1d8479c7b00387979714da43f7">getParent</a>()) &lt;&lt; <span class="stringliteral">&quot; ***\n&quot;</span>;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    dumpSchedule();</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  });</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;}</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">/// Build the DAG and setup three register pressure trackers.</span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a4be5ffcd4f76d433cc753be146a872b7"> 1259</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a4be5ffcd4f76d433cc753be146a872b7">ScheduleDAGMILive::buildDAGWithRegPressure</a>() {</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <span class="keywordflow">if</span> (!ShouldTrackPressure) {</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    RPTracker.reset();</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    RegionCriticalPSets.clear();</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    buildSchedGraph(AA);</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  }</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="comment">// Initialize the register pressure tracker used by buildSchedGraph.</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  RPTracker.init(&amp;MF, RegClassInfo, LIS, BB, LiveRegionEnd,</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;                 ShouldTrackLaneMasks, <span class="comment">/*TrackUntiedDefs=*/</span><span class="keyword">true</span>);</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <span class="comment">// Account for liveness generate by the region boundary.</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  <span class="keywordflow">if</span> (LiveRegionEnd != RegionEnd)</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    RPTracker.recede();</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <span class="comment">// Build the DAG, and compute current register pressure.</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  buildSchedGraph(AA, &amp;RPTracker, &amp;SUPressureDiffs, LIS, ShouldTrackLaneMasks);</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="comment">// Initialize top/bottom trackers after computing region pressure.</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  initRegPressure();</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;}</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;</div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a21c7721fcb12ebb55872b86d33e61e27"> 1282</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a21c7721fcb12ebb55872b86d33e61e27">ScheduleDAGMILive::computeDFSResult</a>() {</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  <span class="keywordflow">if</span> (!DFSResult)</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    DFSResult = <span class="keyword">new</span> <a class="code" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a>(<span class="comment">/*BottomU*/</span><span class="keyword">true</span>, MinSubtreeSize);</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  DFSResult-&gt;clear();</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  ScheduledTrees.clear();</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  DFSResult-&gt;resize(SUnits.size());</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  DFSResult-&gt;compute(SUnits);</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  ScheduledTrees.resize(DFSResult-&gt;getNumSubtrees());</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;}</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">/// Compute the max cyclic critical path through the DAG. The scheduling DAG</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">/// only provides the critical path for single block loops. To handle loops that</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">/// span blocks, we could use the vreg path latencies provided by</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment">/// MachineTraceMetrics instead. However, MachineTraceMetrics is not currently</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">/// available for use in the scheduler.</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">/// The cyclic path estimation identifies a def-use pair that crosses the back</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">/// edge and considers the depth and height of the nodes. For example, consider</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">/// the following instruction sequence where each instruction has unit latency</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">/// and defines an epomymous virtual register:</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment">/// a-&gt;b(a,c)-&gt;c(b)-&gt;d(c)-&gt;exit</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment">/// The cyclic critical path is a two cycles: b-&gt;c-&gt;b</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">/// The acyclic critical path is four cycles: a-&gt;b-&gt;c-&gt;d-&gt;exit</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment">/// LiveOutHeight = height(c) = len(c-&gt;d-&gt;exit) = 2</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment">/// LiveOutDepth = depth(c) + 1 = len(a-&gt;b-&gt;c) + 1 = 3</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">/// LiveInHeight = height(b) + 1 = len(b-&gt;c-&gt;d-&gt;exit) + 1 = 4</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment">/// LiveInDepth = depth(b) = len(a-&gt;b) = 1</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">/// LiveOutDepth - LiveInDepth = 3 - 1 = 2</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">/// LiveInHeight - LiveOutHeight = 4 - 2 = 2</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">/// CyclicCriticalPath = min(2, 2) = 2</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">/// This could be relevant to PostRA scheduling, but is currently implemented</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment">/// assuming LiveIntervals.</span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a7bb19d3e5b68421bc97c3c4b524e7888"> 1318</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a7bb19d3e5b68421bc97c3c4b524e7888">ScheduleDAGMILive::computeCyclicCriticalPath</a>() {</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  <span class="comment">// This only applies to single block loop.</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <span class="keywordflow">if</span> (!BB-&gt;isSuccessor(BB))</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  <span class="keywordtype">unsigned</span> MaxCyclicLatency = 0;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <span class="comment">// Visit each live out vreg def to find def/use pairs that cross iterations.</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a> &amp;<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> : RPTracker.getPressure().LiveOutRegs) {</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.RegUnit;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg))</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI = LIS-&gt;getInterval(Reg);</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1VNInfo.html">VNInfo</a> *DefVNI = LI.<a class="code" href="classllvm_1_1LiveRange.html#a136fa159d07a92017f3206822f5847cd">getVNInfoBefore</a>(LIS-&gt;getMBBEndIdx(BB));</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;    <span class="keywordflow">if</span> (!DefVNI)</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = LIS-&gt;getInstructionFromIndex(DefVNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a>);</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *DefSU = getSUnit(DefMI);</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;    <span class="keywordflow">if</span> (!DefSU)</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;    <span class="keywordtype">unsigned</span> LiveOutHeight = DefSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>();</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    <span class="keywordtype">unsigned</span> LiveOutDepth = DefSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() + DefSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a>;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;    <span class="comment">// Visit all local users of the vreg def.</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1VReg2SUnit.html">VReg2SUnit</a> &amp;V2SU</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;         : <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(VRegUses.find(Reg), VRegUses.end())) {</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;      <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = V2SU.SU;</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;      <span class="keywordflow">if</span> (SU == &amp;ExitSU)</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;      <span class="comment">// Only consider uses of the phi.</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;      <a class="code" href="classllvm_1_1LiveQueryResult.html">LiveQueryResult</a> LRQ = LI.<a class="code" href="classllvm_1_1LiveRange.html#a6eb0e49d283729a5f8b99d4efa1be7c1">Query</a>(LIS-&gt;getInstructionIndex(*SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()));</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;      <span class="keywordflow">if</span> (!LRQ.<a class="code" href="classllvm_1_1LiveQueryResult.html#a5d1559bf322e157ea748763d08b56d52">valueIn</a>()-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae72fbcf51be7574c84817cde814df07e">isPHIDef</a>())</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;      <span class="comment">// Assume that a path spanning two iterations is a cycle, which could</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;      <span class="comment">// overestimate in strange cases. This allows cyclic latency to be</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;      <span class="comment">// estimated as the minimum slack of the vreg&#39;s depth or height.</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;      <span class="keywordtype">unsigned</span> CyclicLatency = 0;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;      <span class="keywordflow">if</span> (LiveOutDepth &gt; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>())</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;        CyclicLatency = LiveOutDepth - SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>();</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;      <span class="keywordtype">unsigned</span> LiveInHeight = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() + DefSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a>;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;      <span class="keywordflow">if</span> (LiveInHeight &gt; LiveOutHeight) {</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;        <span class="keywordflow">if</span> (LiveInHeight - LiveOutHeight &lt; CyclicLatency)</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;          CyclicLatency = LiveInHeight - LiveOutHeight;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;      } <span class="keywordflow">else</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;        CyclicLatency = 0;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Cyclic Path: SU(&quot;</span> &lt;&lt; DefSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) -&gt; SU(&quot;</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;                        &lt;&lt; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) = &quot;</span> &lt;&lt; CyclicLatency &lt;&lt; <span class="stringliteral">&quot;c\n&quot;</span>);</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;      <span class="keywordflow">if</span> (CyclicLatency &gt; MaxCyclicLatency)</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;        MaxCyclicLatency = CyclicLatency;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;    }</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  }</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Cyclic Critical Path: &quot;</span> &lt;&lt; MaxCyclicLatency &lt;&lt; <span class="stringliteral">&quot;c\n&quot;</span>);</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  <span class="keywordflow">return</span> MaxCyclicLatency;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;}</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment">/// Release ExitSU predecessors and setup scheduler queues. Re-position</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">/// the Top RP tracker in case the region beginning has changed.</span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#adfcce94ec7bd0a6fe31431159d827150"> 1379</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#adfcce94ec7bd0a6fe31431159d827150">ScheduleDAGMILive::initQueues</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> TopRoots,</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;                                   <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> BotRoots) {</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html#accf0cd8a0d09ed7179d7f2265cdc66fb">ScheduleDAGMI::initQueues</a>(TopRoots, BotRoots);</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="keywordflow">if</span> (ShouldTrackPressure) {</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TopRPTracker.getPos() == RegionBegin &amp;&amp; <span class="stringliteral">&quot;bad initial Top tracker&quot;</span>);</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    TopRPTracker.setPos(CurrentTop);</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  }</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;}</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">/// Move an instruction and update register pressure.</span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMILive.html#a04a2c04f918397dbac27a79e58807136"> 1389</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a04a2c04f918397dbac27a79e58807136">ScheduleDAGMILive::scheduleMI</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) {</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  <span class="comment">// Move the instruction to its new location in the instruction stream.</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;  <span class="keywordflow">if</span> (IsTopNode) {</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae0b8da4dfde85d4ddc32359ca52dc493">isTopReady</a>() &amp;&amp; <span class="stringliteral">&quot;node still has unscheduled dependencies&quot;</span>);</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    <span class="keywordflow">if</span> (&amp;*CurrentTop == MI)</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;      CurrentTop = <a class="code" href="MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">nextIfDebug</a>(++CurrentTop, CurrentBottom);</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;      moveInstruction(MI, CurrentTop);</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;      TopRPTracker.setPos(MI);</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    }</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;    <span class="keywordflow">if</span> (ShouldTrackPressure) {</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;      <span class="comment">// Update top scheduled pressure.</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;      <a class="code" href="classllvm_1_1RegisterOperands.html">RegisterOperands</a> RegOpers;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;      RegOpers.<a class="code" href="classllvm_1_1RegisterOperands.html#a74e0a918c9705f23a1e5b66f68cc97e9">collect</a>(*MI, *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, ShouldTrackLaneMasks, <span class="keyword">false</span>);</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;      <span class="keywordflow">if</span> (ShouldTrackLaneMasks) {</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;        <span class="comment">// Adjust liveness and add missing dead+read-undef flags.</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;        <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> SlotIdx = LIS-&gt;getInstructionIndex(*MI).<a class="code" href="classllvm_1_1SlotIndex.html#ae3b98982e2036f3d26806de5ed5e02d0">getRegSlot</a>();</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;        RegOpers.<a class="code" href="classllvm_1_1RegisterOperands.html#a8affa4b2a934ff08aa04e63253a00126">adjustLaneLiveness</a>(*LIS, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, SlotIdx, MI);</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;        <span class="comment">// Adjust for missing dead-def flags.</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;        RegOpers.<a class="code" href="classllvm_1_1RegisterOperands.html#acee6dacd4d30da478f3ad67f7fc27142">detectDeadDefs</a>(*MI, *LIS);</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;      }</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;      TopRPTracker.advance(RegOpers);</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TopRPTracker.getPos() == CurrentTop &amp;&amp; <span class="stringliteral">&quot;out of sync&quot;</span>);</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Top Pressure:\n&quot;</span>; <a class="code" href="namespacellvm.html#adb6fca77863850136760be488d6ea345">dumpRegSetPressure</a>(</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;                     TopRPTracker.getRegSetPressureAtPos(), <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>););</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;      updateScheduledPressure(SU, TopRPTracker.getPressure().MaxSetPressure);</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    }</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ac198a5fb130b4c09836ba20e01b4290d">isBottomReady</a>() &amp;&amp; <span class="stringliteral">&quot;node still has unscheduled dependencies&quot;</span>);</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> priorII =</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;      <a class="code" href="MachineScheduler_8cpp.html#a459acab05344caa836aa036f1829c928">priorNonDebug</a>(CurrentBottom, CurrentTop);</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    <span class="keywordflow">if</span> (&amp;*priorII == MI)</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;      CurrentBottom = priorII;</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;      <span class="keywordflow">if</span> (&amp;*CurrentTop == MI) {</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;        CurrentTop = <a class="code" href="MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">nextIfDebug</a>(++CurrentTop, priorII);</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;        TopRPTracker.setPos(CurrentTop);</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;      }</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;      moveInstruction(MI, CurrentBottom);</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;      CurrentBottom = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;      BotRPTracker.setPos(CurrentBottom);</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    }</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;    <span class="keywordflow">if</span> (ShouldTrackPressure) {</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;      <a class="code" href="classllvm_1_1RegisterOperands.html">RegisterOperands</a> RegOpers;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;      RegOpers.<a class="code" href="classllvm_1_1RegisterOperands.html#a74e0a918c9705f23a1e5b66f68cc97e9">collect</a>(*MI, *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, ShouldTrackLaneMasks, <span class="keyword">false</span>);</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;      <span class="keywordflow">if</span> (ShouldTrackLaneMasks) {</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;        <span class="comment">// Adjust liveness and add missing dead+read-undef flags.</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;        <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> SlotIdx = LIS-&gt;getInstructionIndex(*MI).<a class="code" href="classllvm_1_1SlotIndex.html#ae3b98982e2036f3d26806de5ed5e02d0">getRegSlot</a>();</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;        RegOpers.<a class="code" href="classllvm_1_1RegisterOperands.html#a8affa4b2a934ff08aa04e63253a00126">adjustLaneLiveness</a>(*LIS, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, SlotIdx, MI);</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;        <span class="comment">// Adjust for missing dead-def flags.</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;        RegOpers.<a class="code" href="classllvm_1_1RegisterOperands.html#acee6dacd4d30da478f3ad67f7fc27142">detectDeadDefs</a>(*MI, *LIS);</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;      }</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;      <span class="keywordflow">if</span> (BotRPTracker.getPos() != CurrentBottom)</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;        BotRPTracker.recedeSkipDebugValues();</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;      <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;RegisterMaskPair, 8&gt;</a> LiveUses;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;      BotRPTracker.recede(RegOpers, &amp;LiveUses);</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BotRPTracker.getPos() == CurrentBottom &amp;&amp; <span class="stringliteral">&quot;out of sync&quot;</span>);</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Bottom Pressure:\n&quot;</span>; <a class="code" href="namespacellvm.html#adb6fca77863850136760be488d6ea345">dumpRegSetPressure</a>(</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;                     BotRPTracker.getRegSetPressureAtPos(), <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>););</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;      updateScheduledPressure(SU, BotRPTracker.getPressure().MaxSetPressure);</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;      updatePressureDiffs(LiveUses);</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    }</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  }</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;}</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">// BaseMemOpClusterMutation - DAG post-processing to cluster loads or stores.</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment">/// Post-process the DAG to create cluster edges between neighboring</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment">/// loads or between neighboring stores.</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment"></span><span class="keyword">class </span>BaseMemOpClusterMutation : <span class="keyword">public</span> <a class="code" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> {</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  <span class="keyword">struct </span>MemOpInfo {</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *BaseOp;</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    MemOpInfo(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *su, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, int64_t ofs)</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;        : SU(su), BaseOp(Op), <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>(ofs) {}</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a061b224a1a3c3486fd854e5009a858c9">operator&lt;</a>(<span class="keyword">const</span> MemOpInfo &amp;RHS)<span class="keyword"> const </span>{</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;      <span class="keywordflow">if</span> (BaseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">getType</a>() != RHS.BaseOp-&gt;getType())</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;        <span class="keywordflow">return</span> BaseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">getType</a>() &lt; RHS.BaseOp-&gt;getType();</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;      <span class="keywordflow">if</span> (BaseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;        <span class="keywordflow">return</span> std::make_tuple(BaseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>) &lt;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;               std::make_tuple(RHS.BaseOp-&gt;getReg(), RHS.Offset,</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;                               RHS.SU-&gt;NodeNum);</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;      <span class="keywordflow">if</span> (BaseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>()) {</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF =</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;            *BaseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> &amp;TFI = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#adbcdb952830bd8c5eeb802ab06dd5bb1">getFrameLowering</a>();</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;        <span class="keywordtype">bool</span> StackGrowsDown = TFI.<a class="code" href="classllvm_1_1TargetFrameLowering.html#aa76eab97e3072a1ebd4bf1ff00d19423">getStackGrowthDirection</a>() ==</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;                              <a class="code" href="classllvm_1_1TargetFrameLowering.html#a453c74e2daac0745b53f8b31c11fc50cad1fc7c9d0bae5bf76a67d2d26ce99c1a">TargetFrameLowering::StackGrowsDown</a>;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;        <span class="comment">// Can&#39;t use tuple comparison here since we might need to use a</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;        <span class="comment">// different order when the stack grows down.</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;        <span class="keywordflow">if</span> (BaseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>() != RHS.BaseOp-&gt;getIndex())</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;          <span class="keywordflow">return</span> StackGrowsDown ? BaseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>() &gt; RHS.BaseOp-&gt;getIndex()</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;                                : BaseOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>() &lt; RHS.BaseOp-&gt;getIndex();</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;        <span class="keywordflow">if</span> (Offset != RHS.Offset)</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;          <span class="keywordflow">return</span> Offset &lt; RHS.Offset;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;        <span class="keywordflow">return</span> SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt; RHS.SU-&gt;NodeNum;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;      }</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;MemOpClusterMutation only supports register or frame &quot;</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;                       <span class="stringliteral">&quot;index bases.&quot;</span>);</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    }</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  };</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  <span class="keywordtype">bool</span> IsLoad;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  BaseMemOpClusterMutation(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *tii,</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *tri, <span class="keywordtype">bool</span> IsLoad)</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;      : <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>(tii), <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>(tri), IsLoad(IsLoad) {}</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1cl.html#a7e3e54c1843be55179d4215efe20bb87">apply</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *DAGInstrs) <span class="keyword">override</span>;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <span class="keywordtype">void</span> clusterNeighboringMemOps(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit *&gt;</a> MemOps, <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *DAG);</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;};</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="keyword">class </span>StoreClusterMutation : <span class="keyword">public</span> BaseMemOpClusterMutation {</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  StoreClusterMutation(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *tii,</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *tri)</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;      : BaseMemOpClusterMutation(tii, tri, <span class="keyword">false</span>) {}</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;};</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="keyword">class </span>LoadClusterMutation : <span class="keyword">public</span> BaseMemOpClusterMutation {</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;  LoadClusterMutation(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *tii, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *tri)</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;      : BaseMemOpClusterMutation(tii, tri, <span class="keyword">true</span>) {}</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;};</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;std::unique_ptr&lt;ScheduleDAGMutation&gt;</div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="namespacellvm.html#a79cadd1e16dd570cc90bb4bbbfe03889"> 1544</a></span>&#160;<a class="code" href="namespacellvm.html#a79cadd1e16dd570cc90bb4bbbfe03889">createLoadClusterDAGMutation</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  <span class="keywordflow">return</span> EnableMemOpCluster ? std::make_unique&lt;LoadClusterMutation&gt;(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;                            : <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;}</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;std::unique_ptr&lt;ScheduleDAGMutation&gt;</div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="namespacellvm.html#a4af9ea48a04efd4cf18862a5d7c95d0c"> 1551</a></span>&#160;<a class="code" href="namespacellvm.html#a4af9ea48a04efd4cf18862a5d7c95d0c">createStoreClusterDAGMutation</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;  <span class="keywordflow">return</span> EnableMemOpCluster ? std::make_unique&lt;StoreClusterMutation&gt;(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;                            : <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;}</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="keywordtype">void</span> BaseMemOpClusterMutation::clusterNeighboringMemOps(</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit *&gt;</a> MemOps, <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *DAG) {</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MemOpInfo, 32&gt;</a> MemOpRecords;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU : MemOps) {</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *BaseOp;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    int64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;<a class="code" href="classllvm_1_1HexagonInstrInfo.html#a215623edea1df83974a1e6dfa92a32b0">getMemOperandWithOffset</a>(*SU-&gt;getInstr(), BaseOp, <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>))</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;      MemOpRecords.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(MemOpInfo(SU, BaseOp, Offset));</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  }</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;  <span class="keywordflow">if</span> (MemOpRecords.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() &lt; 2)</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;  <a class="code" href="namespacellvm.html#a74cdbd1e4f731e7d7cd83461b8b1de0b">llvm::sort</a>(MemOpRecords);</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  <span class="keywordtype">unsigned</span> ClusterLength = 1;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Idx = 0, End = MemOpRecords.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>(); Idx &lt; (End - 1); ++Idx) {</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUa = MemOpRecords[Idx].SU;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SUb = MemOpRecords[Idx+1].SU;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    <span class="keywordflow">if</span> (SUa-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt; SUb-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>)</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;      <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(SUa, SUb);</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;shouldClusterMemOps(*MemOpRecords[Idx].BaseOp,</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;                                 *MemOpRecords[Idx + 1].BaseOp,</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;                                 ClusterLength) &amp;&amp;</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;        DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">addEdge</a>(SUb, <a class="code" href="classllvm_1_1SDep.html">SDep</a>(SUa, <a class="code" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a04d28e273cd30fa75243240b15d08352">SDep::Cluster</a>))) {</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Cluster ld/st SU(&quot;</span> &lt;&lt; SUa-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) - SU(&quot;</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;                        &lt;&lt; SUb-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>);</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;      <span class="comment">// Copy successor edges from SUa to SUb. Interleaving computation</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;      <span class="comment">// dependent on SUa can prevent load combining due to register reuse.</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;      <span class="comment">// Predecessor edges do not need to be copied from SUb to SUa since nearby</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;      <span class="comment">// loads should have effectively the same inputs.</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;Succ : SUa-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;        <span class="keywordflow">if</span> (Succ.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>() == SUb)</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Copy Succ SU(&quot;</span> &lt;&lt; Succ.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;                          &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>);</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;        DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">addEdge</a>(Succ.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>(), <a class="code" href="classllvm_1_1SDep.html">SDep</a>(SUb, <a class="code" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">SDep::Artificial</a>));</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;      }</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;      ++ClusterLength;</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;      ClusterLength = 1;</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;  }</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;}</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">/// Callback from DAG postProcessing to create cluster edges for loads.</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1cl.html#a7e3e54c1843be55179d4215efe20bb87">BaseMemOpClusterMutation::apply</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *DAG) {</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;  <span class="comment">// Map DAG NodeNum to a set of dependent MemOps in store chain.</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, SmallVector&lt;SUnit *, 4&gt;</a>&gt; StoreChains;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU : DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>) {</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    <span class="keywordflow">if</span> ((IsLoad &amp;&amp; !SU.<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>()) ||</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;        (!IsLoad &amp;&amp; !SU.<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>()))</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;    <span class="keywordtype">unsigned</span> ChainPredID = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size();</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : SU.<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;      <span class="keywordflow">if</span> (Pred.<a class="code" href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">isCtrl</a>()) {</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;        ChainPredID = Pred.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;      }</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    }</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;    <span class="comment">// Insert the SU to corresponding store chain.</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    <span class="keyword">auto</span> &amp;Chain = StoreChains.<a class="code" href="classllvm_1_1DenseMapBase.html#ae2eeb8e69d447a891d7d1fc3d64af3ec">FindAndConstruct</a>(ChainPredID).second;</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    Chain.push_back(&amp;SU);</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;  }</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;  <span class="comment">// Iterate over the store chains.</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;SCD : StoreChains)</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;    clusterNeighboringMemOps(SCD.second, DAG);</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;}</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="comment">// CopyConstrain - DAG post-processing to encourage copy elimination.</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment">/// Post-process the DAG to create weak edges from all uses of a copy to</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment">/// the one use that defines the copy&#39;s source vreg, most likely an induction</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">/// variable increment.</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="comment"></span><span class="keyword">class </span>CopyConstrain : <span class="keyword">public</span> <a class="code" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> {</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;  <span class="comment">// Transient state.</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;  <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> RegionBeginIdx;</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  <span class="comment">// RegionEndIdx is the slot index of the last non-debug instruction in the</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  <span class="comment">// scheduling region. So we may have RegionBeginIdx == RegionEndIdx.</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;  <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> RegionEndIdx;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;  CopyConstrain(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *) {}</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1cl.html#a7e3e54c1843be55179d4215efe20bb87">apply</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *DAGInstrs) <span class="keyword">override</span>;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  <span class="keywordtype">void</span> constrainLocalCopy(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *CopySU, <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> *DAG);</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;};</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;std::unique_ptr&lt;ScheduleDAGMutation&gt;</div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="namespacellvm.html#ae82d653cf862c571ba16050a19426458"> 1658</a></span>&#160;<a class="code" href="namespacellvm.html#ae82d653cf862c571ba16050a19426458">createCopyConstrainDAGMutation</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  <span class="keywordflow">return</span> std::make_unique&lt;CopyConstrain&gt;(<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;}</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="comment">/// constrainLocalCopy handles two possibilities:</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment">/// 1) Local src:</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">/// I0:     = dst</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment">/// I1: src = ...</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">/// I2:     = dst</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment">/// I3: dst = src (copy)</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">/// (create pred-&gt;succ edges I0-&gt;I1, I2-&gt;I1)</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment">/// 2) Local copy:</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment">/// I0: dst = src (copy)</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="comment">/// I1:     = dst</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment">/// I2: src = ...</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">/// I3:     = dst</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">/// (create pred-&gt;succ edges I1-&gt;I2, I3-&gt;I2)</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment">/// Although the MachineScheduler is currently constrained to single blocks,</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment">/// this algorithm should handle extended blocks. An EBB is a set of</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment">/// contiguously numbered blocks such that the previous block in the EBB is</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">/// always the single predecessor.</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> CopyConstrain::constrainLocalCopy(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *CopySU, <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> *DAG) {</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;  <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a8b2159b44964103b2094330a543a416b">getLIS</a>();</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Copy = CopySU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;  <span class="comment">// Check for pure vreg copies.</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> = Copy-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(SrcReg) || !SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#a3be9857a09c82046b77a71918b5e214f">readsReg</a>())</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1DstOp.html">DstOp</a> = Copy-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = DstOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(DstReg) || DstOp.<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>())</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;  <span class="comment">// Check if either the dest or source is local. If it&#39;s live across a back</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;  <span class="comment">// edge, it&#39;s not local. Note that if both vregs are live across the back</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  <span class="comment">// edge, we cannot successfully contrain the copy without cyclic scheduling.</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;  <span class="comment">// If both the copy&#39;s source and dest are local live intervals, then we</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  <span class="comment">// should treat the dest as the global for the purpose of adding</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  <span class="comment">// constraints. This adds edges from source&#39;s other uses to the copy.</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  <span class="keywordtype">unsigned</span> LocalReg = SrcReg;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  <span class="keywordtype">unsigned</span> GlobalReg = DstReg;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *LocalLI = &amp;LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a25c117ac45bfbbcf69dc0b674db2d1ea">getInterval</a>(LocalReg);</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  <span class="keywordflow">if</span> (!LocalLI-&gt;<a class="code" href="classllvm_1_1LiveRange.html#ae17e7d305505cddb57d8093ee934c387">isLocal</a>(RegionBeginIdx, RegionEndIdx)) {</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;    LocalReg = DstReg;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;    GlobalReg = SrcReg;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;    LocalLI = &amp;LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a25c117ac45bfbbcf69dc0b674db2d1ea">getInterval</a>(LocalReg);</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;    <span class="keywordflow">if</span> (!LocalLI-&gt;<a class="code" href="classllvm_1_1LiveRange.html#ae17e7d305505cddb57d8093ee934c387">isLocal</a>(RegionBeginIdx, RegionEndIdx))</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  }</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> *GlobalLI = &amp;LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a25c117ac45bfbbcf69dc0b674db2d1ea">getInterval</a>(GlobalReg);</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;  <span class="comment">// Find the global segment after the start of the local LI.</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;  <a class="code" href="classllvm_1_1LiveRange.html#a143c1fcb6066cb301f828ec4c18d79f4">LiveInterval::iterator</a> GlobalSegment = GlobalLI-&gt;<a class="code" href="classllvm_1_1LiveRange.html#afeb00b9049a2391c990df15692caef63">find</a>(LocalLI-&gt;<a class="code" href="classllvm_1_1LiveRange.html#a9b4b2c1bb443279588bd6582ad6a86b2">beginIndex</a>());</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  <span class="comment">// If GlobalLI does not overlap LocalLI-&gt;start, then a copy directly feeds a</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  <span class="comment">// local live range. We could create edges from other global uses to the local</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;  <span class="comment">// start, but the coalescer should have already eliminated these cases, so</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  <span class="comment">// don&#39;t bother dealing with it.</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;  <span class="keywordflow">if</span> (GlobalSegment == GlobalLI-&gt;<a class="code" href="classllvm_1_1LiveRange.html#a757fd6afba0f531db70e78e057d147c6">end</a>())</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <span class="comment">// If GlobalSegment is killed at the LocalLI-&gt;start, the call to find()</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;  <span class="comment">// returned the next global segment. But if GlobalSegment overlaps with</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  <span class="comment">// LocalLI-&gt;start, then advance to the next segment. If a hole in GlobalLI</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;  <span class="comment">// exists in LocalLI&#39;s vicinity, GlobalSegment will be the end of the hole.</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  <span class="keywordflow">if</span> (GlobalSegment-&gt;contains(LocalLI-&gt;<a class="code" href="classllvm_1_1LiveRange.html#a9b4b2c1bb443279588bd6582ad6a86b2">beginIndex</a>()))</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;    ++GlobalSegment;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;  <span class="keywordflow">if</span> (GlobalSegment == GlobalLI-&gt;<a class="code" href="classllvm_1_1LiveRange.html#a757fd6afba0f531db70e78e057d147c6">end</a>())</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;  <span class="comment">// Check if GlobalLI contains a hole in the vicinity of LocalLI.</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;  <span class="keywordflow">if</span> (GlobalSegment != GlobalLI-&gt;<a class="code" href="classllvm_1_1LiveRange.html#a9a5e7c523f12f9f164b786769de1ca47">begin</a>()) {</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;    <span class="comment">// Two address defs have no hole.</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SlotIndex.html#a0b73244049319d841fd11a238f35b5d1">SlotIndex::isSameInstr</a>(std::prev(GlobalSegment)-&gt;<a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">end</a>,</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;                               GlobalSegment-&gt;start)) {</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    }</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;    <span class="comment">// If the prior global segment may be defined by the same two-address</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    <span class="comment">// instruction that also defines LocalLI, then can&#39;t make a hole here.</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SlotIndex.html#a0b73244049319d841fd11a238f35b5d1">SlotIndex::isSameInstr</a>(std::prev(GlobalSegment)-&gt;start,</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;                               LocalLI-&gt;<a class="code" href="classllvm_1_1LiveRange.html#a9b4b2c1bb443279588bd6582ad6a86b2">beginIndex</a>())) {</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;    }</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;    <span class="comment">// If GlobalLI has a prior segment, it must be live into the EBB. Otherwise</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;    <span class="comment">// it would be a disconnected component in the live range.</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(std::prev(GlobalSegment)-&gt;start &lt; LocalLI-&gt;beginIndex() &amp;&amp;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;           <span class="stringliteral">&quot;Disconnected LRG within the scheduling region.&quot;</span>);</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;  }</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *GlobalDef = LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#ada0488ce8dde6e7677f28b8ddbafdcbd">getInstructionFromIndex</a>(GlobalSegment-&gt;start);</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;  <span class="keywordflow">if</span> (!GlobalDef)</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *GlobalSU = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab75cd37a7a0319d5a4c77189cca106ec">getSUnit</a>(GlobalDef);</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <span class="keywordflow">if</span> (!GlobalSU)</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  <span class="comment">// GlobalDef is the bottom of the GlobalLI hole. Open the hole by</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;  <span class="comment">// constraining the uses of the last local def to precede GlobalDef.</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SUnit*,8&gt;</a> LocalUses;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1VNInfo.html">VNInfo</a> *LastLocalVN = LocalLI-&gt;<a class="code" href="classllvm_1_1LiveRange.html#a136fa159d07a92017f3206822f5847cd">getVNInfoBefore</a>(LocalLI-&gt;<a class="code" href="classllvm_1_1LiveRange.html#aa1bc5510e870a77ebe055b1524d9fd26">endIndex</a>());</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LastLocalDef = LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#ada0488ce8dde6e7677f28b8ddbafdcbd">getInstructionFromIndex</a>(LastLocalVN-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a>);</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *LastLocalSU = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab75cd37a7a0319d5a4c77189cca106ec">getSUnit</a>(LastLocalDef);</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;Succ : LastLocalSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>) {</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;    <span class="keywordflow">if</span> (Succ.<a class="code" href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>() != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a> || Succ.<a class="code" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>() != LocalReg)</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;    <span class="keywordflow">if</span> (Succ.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>() == GlobalSU)</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;    <span class="keywordflow">if</span> (!DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ac384df17605ecce542a6d2567c7f1ee0">canAddEdge</a>(GlobalSU, Succ.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()))</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;    LocalUses.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Succ.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>());</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;  }</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;  <span class="comment">// Open the top of the GlobalLI hole by constraining any earlier global uses</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;  <span class="comment">// to precede the start of LocalLI.</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SUnit*,8&gt;</a> GlobalUses;</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *FirstLocalDef =</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;    LIS-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#ada0488ce8dde6e7677f28b8ddbafdcbd">getInstructionFromIndex</a>(LocalLI-&gt;<a class="code" href="classllvm_1_1LiveRange.html#a9b4b2c1bb443279588bd6582ad6a86b2">beginIndex</a>());</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *FirstLocalSU = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab75cd37a7a0319d5a4c77189cca106ec">getSUnit</a>(FirstLocalDef);</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;Pred : GlobalSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>) {</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;    <span class="keywordflow">if</span> (Pred.<a class="code" href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>() != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a> || Pred.<a class="code" href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">getReg</a>() != GlobalReg)</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;    <span class="keywordflow">if</span> (Pred.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>() == FirstLocalSU)</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;    <span class="keywordflow">if</span> (!DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ac384df17605ecce542a6d2567c7f1ee0">canAddEdge</a>(FirstLocalSU, Pred.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>()))</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;    GlobalUses.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Pred.<a class="code" href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">getSUnit</a>());</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;  }</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Constraining copy SU(&quot;</span> &lt;&lt; CopySU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>);</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  <span class="comment">// Add the weak edges.</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SmallVectorImpl.html#a641b0782e0cc309372855bfc19fdfd97">SmallVectorImpl&lt;SUnit*&gt;::const_iterator</a></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;         <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = LocalUses.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = LocalUses.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Local use SU(&quot;</span> &lt;&lt; (*I)-&gt;NodeNum &lt;&lt; <span class="stringliteral">&quot;) -&gt; SU(&quot;</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;                      &lt;&lt; GlobalSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>);</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;    DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">addEdge</a>(GlobalSU, <a class="code" href="classllvm_1_1SDep.html">SDep</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9ac698747d5c996ab4f760518f55be1346">SDep::Weak</a>));</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;  }</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SmallVectorImpl.html#a641b0782e0cc309372855bfc19fdfd97">SmallVectorImpl&lt;SUnit*&gt;::const_iterator</a></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;         <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = GlobalUses.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = GlobalUses.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Global use SU(&quot;</span> &lt;&lt; (*I)-&gt;NodeNum &lt;&lt; <span class="stringliteral">&quot;) -&gt; SU(&quot;</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;                      &lt;&lt; FirstLocalSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>);</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;    DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">addEdge</a>(FirstLocalSU, <a class="code" href="classllvm_1_1SDep.html">SDep</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9ac698747d5c996ab4f760518f55be1346">SDep::Weak</a>));</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;  }</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;}</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment">/// Callback from DAG postProcessing to create weak edges to encourage</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="comment">/// copy elimination.</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1cl.html#a7e3e54c1843be55179d4215efe20bb87">CopyConstrain::apply</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *DAGInstrs) {</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG = <span class="keyword">static_cast&lt;</span><a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>*<span class="keyword">&gt;</span>(DAGInstrs);</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a78c0f3feb8a81ca338f843494cff564e">hasVRegLiveness</a>() &amp;&amp; <span class="stringliteral">&quot;Expect VRegs with LiveIntervals&quot;</span>);</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> FirstPos = <a class="code" href="MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">nextIfDebug</a>(DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>(), DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>());</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;  <span class="keywordflow">if</span> (FirstPos == DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>())</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  RegionBeginIdx = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a8b2159b44964103b2094330a543a416b">getLIS</a>()-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">getInstructionIndex</a>(*FirstPos);</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  RegionEndIdx = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a8b2159b44964103b2094330a543a416b">getLIS</a>()-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">getInstructionIndex</a>(</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;      *<a class="code" href="MachineScheduler_8cpp.html#a459acab05344caa836aa036f1829c928">priorNonDebug</a>(DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>(), DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>()));</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU : DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>) {</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;    <span class="keywordflow">if</span> (!SU.<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>())</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;    constrainLocalCopy(&amp;SU, static_cast&lt;ScheduleDAGMILive*&gt;(DAG));</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  }</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;}</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="comment">// MachineSchedStrategy helpers used by GenericScheduler, GenericPostScheduler</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="comment">// and possibly other custom schedulers.</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;</div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#a2876d288bd148637a0e8d79ce3f0f3fb"> 1834</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="MachineScheduler_8cpp.html#a2876d288bd148637a0e8d79ce3f0f3fb">InvalidCycle</a> = ~0U;</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;</div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a8ec89d1b58602018ae4e1f98f980501e"> 1836</a></span>&#160;<a class="code" href="classllvm_1_1SchedBoundary.html#a8ec89d1b58602018ae4e1f98f980501e">SchedBoundary::~SchedBoundary</a>() { <span class="keyword">delete</span> HazardRec; }</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="comment">/// Given a Count of resource usage and a Latency value, return true if a</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment">/// SchedBoundary becomes resource limited.</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">/// If we are checking after scheduling a node, we should return true when</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment">/// we just reach the resource limit.</span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#a77e51ffc94a77ff8e4778e59a02e7b67"> 1842</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="MachineScheduler_8cpp.html#a77e51ffc94a77ff8e4778e59a02e7b67">checkResourceLimit</a>(<span class="keywordtype">unsigned</span> LFactor, <span class="keywordtype">unsigned</span> Count,</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;                               <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>, <span class="keywordtype">bool</span> AfterSchedNode) {</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;  <span class="keywordtype">int</span> ResCntFactor = (int)(Count - (Latency * LFactor));</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;  <span class="keywordflow">if</span> (AfterSchedNode)</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;    <span class="keywordflow">return</span> ResCntFactor &gt;= (int)LFactor;</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;    <span class="keywordflow">return</span> ResCntFactor &gt; (int)LFactor;</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;}</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ad4863d625621382105fd66cd82810588"> 1851</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#ad4863d625621382105fd66cd82810588">SchedBoundary::reset</a>() {</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;  <span class="comment">// A new HazardRec is created for each DAG and owned by SchedBoundary.</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;  <span class="comment">// Destroying and reconstructing it is very expensive though. So keep</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;  <span class="comment">// invalid, placeholder HazardRecs.</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  <span class="keywordflow">if</span> (HazardRec &amp;&amp; HazardRec-&gt;isEnabled()) {</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;    <span class="keyword">delete</span> HazardRec;</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;    HazardRec = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;  }</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;  Available.clear();</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;  Pending.clear();</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;  CheckPending = <span class="keyword">false</span>;</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;  CurrCycle = 0;</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;  CurrMOps = 0;</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;  MinReadyCycle = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::numeric_limits&lt;unsigned&gt;::max</a>();</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;  ExpectedLatency = 0;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;  DependentLatency = 0;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;  RetiredMOps = 0;</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;  MaxExecutedResCount = 0;</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;  ZoneCritResIdx = 0;</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;  IsResourceLimited = <span class="keyword">false</span>;</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;  ReservedCycles.clear();</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;  ReservedCyclesIndex.clear();</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  <span class="comment">// Track the maximum number of stall cycles that could arise either from the</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;  <span class="comment">// latency of a DAG edge or the number of cycles that a processor resource is</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;  <span class="comment">// reserved (SchedBoundary::ReservedCycles).</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;  MaxObservedStall = 0;</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;  <span class="comment">// Reserve a zero-count for invalid CritResIdx.</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;  ExecutedResCounts.resize(1);</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!ExecutedResCounts[0] &amp;&amp; <span class="stringliteral">&quot;nonzero count for bad resource&quot;</span>);</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;}</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SchedRemainder.html#a55cad625d59b0f4452d893b4a25c66b6">SchedRemainder::</a></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="structllvm_1_1SchedRemainder.html#a55cad625d59b0f4452d893b4a25c66b6"> 1885</a></span>&#160;<a class="code" href="structllvm_1_1SchedRemainder.html#a55cad625d59b0f4452d893b4a25c66b6">init</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel) {</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;  reset();</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;  <span class="keywordflow">if</span> (!SchedModel-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">hasInstrSchedModel</a>())</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;  RemainingCounts.resize(SchedModel-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#aefe560ffcce905bc34e2d46becb54e84">getNumProcResourceKinds</a>());</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU : DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>) {</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a> = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af3d65454da09651202a0f6f39e84462a">getSchedClass</a>(&amp;SU);</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;    RemIssueCount += SchedModel-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#adc6870d8a702ca4f480785afd7a1eba7">getNumMicroOps</a>(SU.<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>(), <a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a>)</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;      * SchedModel-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#a3803fd752ed113c37d71580a50888f26">getMicroOpFactor</a>();</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="structllvm_1_1MCWriteProcResEntry.html">TargetSchedModel::ProcResIter</a></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;           PI = SchedModel-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#af7c94f0b04c1a466ee77ca749cd8dc50">getWriteProcResBegin</a>(SC),</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;           PE = SchedModel-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#a3e53e3e37d8a810d38ffb83268103b23">getWriteProcResEnd</a>(SC); PI != PE; ++PI) {</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;      <span class="keywordtype">unsigned</span> PIdx = PI-&gt;ProcResourceIdx;</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;      <span class="keywordtype">unsigned</span> Factor = SchedModel-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#a9c30a0cd9c2311a92add146b8def5eea">getResourceFactor</a>(PIdx);</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;      RemainingCounts[PIdx] += (Factor * PI-&gt;Cycles);</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;    }</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;  }</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;}</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#aab0971160b7ebc9ee2581f651a3b7f01">SchedBoundary::</a></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#aab0971160b7ebc9ee2581f651a3b7f01"> 1905</a></span>&#160;<a class="code" href="classllvm_1_1SchedBoundary.html#aab0971160b7ebc9ee2581f651a3b7f01">init</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *smodel, <a class="code" href="structllvm_1_1SchedRemainder.html">SchedRemainder</a> *rem) {</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;  reset();</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;  DAG = dag;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;  SchedModel = smodel;</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;  Rem = rem;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;  <span class="keywordflow">if</span> (SchedModel-&gt;hasInstrSchedModel()) {</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;    <span class="keywordtype">unsigned</span> ResourceCount = SchedModel-&gt;getNumProcResourceKinds();</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;    ReservedCyclesIndex.resize(ResourceCount);</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;    ExecutedResCounts.resize(ResourceCount);</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;    <span class="keywordtype">unsigned</span> NumUnits = 0;</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; ResourceCount; ++i) {</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;      ReservedCyclesIndex[i] = NumUnits;</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;      NumUnits += SchedModel-&gt;getProcResource(i)-&gt;NumUnits;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;    }</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;    ReservedCycles.resize(NumUnits, InvalidCycle);</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;  }</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;}</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="comment">/// Compute the stall cycles based on this SUnit&#39;s ready time. Heuristics treat</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment">/// these &quot;soft stalls&quot; differently than the hard stall cycles based on CPU</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="comment">/// resources and computed by checkHazard(). A fully in-order model</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="comment">/// (MicroOpBufferSize==0) will not make use of this since instructions are not</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="comment">/// available for scheduling until they are ready. However, a weaker in-order</span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="comment">/// model may use this for heuristics. For example, if a processor has in-order</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="comment">/// behavior when reading certain resources, this may come into play.</span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a4a674627365b72b17a9b2e0a99d40ce1"> 1932</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a4a674627365b72b17a9b2e0a99d40ce1">SchedBoundary::getLatencyStallCycles</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;  <span class="keywordflow">if</span> (!SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a4ac4d36cb59a4bbf5d93513dad0ff0e9">isUnbuffered</a>)</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;  <span class="keywordtype">unsigned</span> ReadyCycle = (isTop() ? SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a> : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">BotReadyCycle</a>);</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;  <span class="keywordflow">if</span> (ReadyCycle &gt; CurrCycle)</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;    <span class="keywordflow">return</span> ReadyCycle - CurrCycle;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;}</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment">/// Compute the next cycle at which the given processor resource unit</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment">/// can be scheduled.</span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a76e289066f62990cc6ac7cbbe6ea5e7b"> 1944</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a76e289066f62990cc6ac7cbbe6ea5e7b">SchedBoundary::getNextResourceCycleByInstance</a>(<span class="keywordtype">unsigned</span> InstanceIdx,</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;                                                       <span class="keywordtype">unsigned</span> Cycles) {</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;  <span class="keywordtype">unsigned</span> NextUnreserved = ReservedCycles[InstanceIdx];</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;  <span class="comment">// If this resource has never been used, always return cycle zero.</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;  <span class="keywordflow">if</span> (NextUnreserved == InvalidCycle)</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;  <span class="comment">// For bottom-up scheduling add the cycles needed for the current operation.</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;  <span class="keywordflow">if</span> (!isTop())</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;    NextUnreserved += Cycles;</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;  <span class="keywordflow">return</span> NextUnreserved;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;}</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="comment">/// Compute the next cycle at which the given processor resource can be</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="comment">/// scheduled.  Returns the next cycle and the index of the processor resource</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="comment">/// instance in the reserved cycles vector.</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="comment"></span>std::pair&lt;unsigned, unsigned&gt;</div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ab3d78682bd9d8b24004013c3a43102e4"> 1960</a></span>&#160;<a class="code" href="classllvm_1_1SchedBoundary.html#ab3d78682bd9d8b24004013c3a43102e4">SchedBoundary::getNextResourceCycle</a>(<span class="keywordtype">unsigned</span> PIdx, <span class="keywordtype">unsigned</span> Cycles) {</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;  <span class="keywordtype">unsigned</span> MinNextUnreserved = <a class="code" href="MachineScheduler_8cpp.html#a2876d288bd148637a0e8d79ce3f0f3fb">InvalidCycle</a>;</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;  <span class="keywordtype">unsigned</span> InstanceIdx = 0;</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;  <span class="keywordtype">unsigned</span> StartIndex = ReservedCyclesIndex[PIdx];</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;  <span class="keywordtype">unsigned</span> NumberOfInstances = SchedModel-&gt;getProcResource(PIdx)-&gt;NumUnits;</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumberOfInstances &gt; 0 &amp;&amp;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;         <span class="stringliteral">&quot;Cannot have zero instances of a ProcResource&quot;</span>);</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = StartIndex, End = StartIndex + NumberOfInstances; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; End;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;       ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;    <span class="keywordtype">unsigned</span> NextUnreserved = getNextResourceCycleByInstance(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, Cycles);</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;    <span class="keywordflow">if</span> (MinNextUnreserved &gt; NextUnreserved) {</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;      InstanceIdx = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;      MinNextUnreserved = NextUnreserved;</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;    }</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;  }</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;  <span class="keywordflow">return</span> std::make_pair(MinNextUnreserved, InstanceIdx);</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;}</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="comment">/// Does this SU have a hazard within the current instruction group.</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="comment">/// The scheduler supports two modes of hazard recognition. The first is the</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment">/// ScheduleHazardRecognizer API. It is a fully general hazard recognizer that</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="comment">/// supports highly complicated in-order reservation tables</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="comment">/// (ScoreboardHazardRecognizer) and arbitrary target-specific logic.</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="comment">/// The second is a streamlined mechanism that checks for hazards based on</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment">/// simple counters that the scheduler itself maintains. It explicitly checks</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="comment">/// for instruction dispatch limitations, including the number of micro-ops that</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="comment">/// can dispatch per cycle.</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="comment">/// TODO: Also check whether the SU must start a new group.</span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#adb8558f52662b83fe081b34b1f31fb20"> 1992</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SchedBoundary.html#adb8558f52662b83fe081b34b1f31fb20">SchedBoundary::checkHazard</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;  <span class="keywordflow">if</span> (HazardRec-&gt;isEnabled()</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;      &amp;&amp; HazardRec-&gt;getHazardType(SU) != <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html#a9bec0e329b12bbc503d08db497d43267a4e42ac50bfd060349e49904842121cf1">ScheduleHazardRecognizer::NoHazard</a>) {</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;  }</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;  <span class="keywordtype">unsigned</span> uops = SchedModel-&gt;getNumMicroOps(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>());</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;  <span class="keywordflow">if</span> ((CurrMOps &gt; 0) &amp;&amp; (CurrMOps + uops &gt; SchedModel-&gt;getIssueWidth())) {</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  SU(&quot;</span> &lt;&lt; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) uops=&quot;</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;                      &lt;&lt; SchedModel-&gt;getNumMicroOps(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;  }</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;  <span class="keywordflow">if</span> (CurrMOps &gt; 0 &amp;&amp;</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;      ((isTop() &amp;&amp; SchedModel-&gt;mustBeginGroup(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>())) ||</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;       (!isTop() &amp;&amp; SchedModel-&gt;mustEndGroup(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>())))) {</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  hazard: SU(&quot;</span> &lt;&lt; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) must &quot;</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;                      &lt;&lt; (isTop() ? <span class="stringliteral">&quot;begin&quot;</span> : <span class="stringliteral">&quot;end&quot;</span>) &lt;&lt; <span class="stringliteral">&quot; group\n&quot;</span>);</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;  }</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;  <span class="keywordflow">if</span> (SchedModel-&gt;hasInstrSchedModel() &amp;&amp; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ab76e4a602699ddc57019efaba62a92b6">hasReservedResource</a>) {</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a> = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af3d65454da09651202a0f6f39e84462a">getSchedClass</a>(SU);</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCWriteProcResEntry.html">MCWriteProcResEntry</a> &amp;PE :</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;          <a class="code" href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">make_range</a>(SchedModel-&gt;getWriteProcResBegin(SC),</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;                     SchedModel-&gt;getWriteProcResEnd(SC))) {</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;      <span class="keywordtype">unsigned</span> ResIdx = PE.ProcResourceIdx;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;      <span class="keywordtype">unsigned</span> Cycles = PE.Cycles;</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;      <span class="keywordtype">unsigned</span> NRCycle, InstanceIdx;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;      std::tie(NRCycle, InstanceIdx) = getNextResourceCycle(ResIdx, Cycles);</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;      <span class="keywordflow">if</span> (NRCycle &gt; CurrCycle) {</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;        MaxObservedStall = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(Cycles, MaxObservedStall);</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  SU(&quot;</span> &lt;&lt; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) &quot;</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;                          &lt;&lt; SchedModel-&gt;getResourceName(ResIdx)</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;                          &lt;&lt; <span class="charliteral">&#39;[&#39;</span> &lt;&lt; InstanceIdx - ReservedCyclesIndex[ResIdx]  &lt;&lt; <span class="charliteral">&#39;]&#39;</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;                          &lt;&lt; <span class="stringliteral">&quot;=&quot;</span> &lt;&lt; NRCycle &lt;&lt; <span class="stringliteral">&quot;c\n&quot;</span>);</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;      }</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;    }</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;  }</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;}</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment">// Find the unscheduled node in ReadySUs with the highest latency.</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#aa0444a0d1ee60629d0ca84d226906c0e">SchedBoundary::</a></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#aa0444a0d1ee60629d0ca84d226906c0e"> 2039</a></span>&#160;<a class="code" href="classllvm_1_1SchedBoundary.html#aa0444a0d1ee60629d0ca84d226906c0e">findMaxLatency</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SUnit*&gt;</a> ReadySUs) {</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *LateSU = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;  <span class="keywordtype">unsigned</span> RemLatency = 0;</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU : ReadySUs) {</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;    <span class="keywordtype">unsigned</span> L = getUnscheduledLatency(SU);</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;    <span class="keywordflow">if</span> (L &gt; RemLatency) {</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;      RemLatency = L;</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;      LateSU = SU;</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;    }</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;  }</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;  <span class="keywordflow">if</span> (LateSU) {</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; Available.getName() &lt;&lt; <span class="stringliteral">&quot; RemLatency SU(&quot;</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;                      &lt;&lt; LateSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) &quot;</span> &lt;&lt; RemLatency &lt;&lt; <span class="stringliteral">&quot;c\n&quot;</span>);</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;  }</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;  <span class="keywordflow">return</span> RemLatency;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;}</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="comment">// Count resources in this zone and the remaining unscheduled</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="comment">// instruction. Return the max count, scaled. Set OtherCritIdx to the critical</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment">// resource index, or zero if the zone is issue limited.</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a5af50e4260bb23b1035c52c186fdcc8b">SchedBoundary::</a></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a5af50e4260bb23b1035c52c186fdcc8b"> 2060</a></span>&#160;<a class="code" href="classllvm_1_1SchedBoundary.html#a5af50e4260bb23b1035c52c186fdcc8b">getOtherResourceCount</a>(<span class="keywordtype">unsigned</span> &amp;OtherCritIdx) {</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;  OtherCritIdx = 0;</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;  <span class="keywordflow">if</span> (!SchedModel-&gt;hasInstrSchedModel())</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;  <span class="keywordtype">unsigned</span> OtherCritCount = Rem-&gt;RemIssueCount</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;    + (RetiredMOps * SchedModel-&gt;getMicroOpFactor());</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  &quot;</span> &lt;&lt; Available.getName() &lt;&lt; <span class="stringliteral">&quot; + Remain MOps: &quot;</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;                    &lt;&lt; OtherCritCount / SchedModel-&gt;getMicroOpFactor() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> PIdx = 1, PEnd = SchedModel-&gt;getNumProcResourceKinds();</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;       PIdx != PEnd; ++PIdx) {</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;    <span class="keywordtype">unsigned</span> OtherCount = getResourceCount(PIdx) + Rem-&gt;RemainingCounts[PIdx];</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;    <span class="keywordflow">if</span> (OtherCount &gt; OtherCritCount) {</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;      OtherCritCount = OtherCount;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;      OtherCritIdx = PIdx;</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;    }</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;  }</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;  <span class="keywordflow">if</span> (OtherCritIdx) {</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  &quot;</span> &lt;&lt; Available.getName() &lt;&lt; <span class="stringliteral">&quot; + Remain CritRes: &quot;</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;               &lt;&lt; OtherCritCount / SchedModel-&gt;getResourceFactor(OtherCritIdx)</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;               &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; SchedModel-&gt;getResourceName(OtherCritIdx) &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;  }</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;  <span class="keywordflow">return</span> OtherCritCount;</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;}</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;</div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a751090565ab555f2738aec07bc1a350c"> 2086</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a751090565ab555f2738aec07bc1a350c">SchedBoundary::releaseNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> ReadyCycle, <span class="keywordtype">bool</span> InPQueue,</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;                                <span class="keywordtype">unsigned</span> Idx) {</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>() &amp;&amp; <span class="stringliteral">&quot;Scheduled SUnit must have instr&quot;</span>);</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;  <span class="comment">// ReadyCycle was been bumped up to the CurrCycle when this node was</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;  <span class="comment">// scheduled, but CurrCycle may have been eagerly advanced immediately after</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;  <span class="comment">// scheduling, so may now be greater than ReadyCycle.</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;  <span class="keywordflow">if</span> (ReadyCycle &gt; CurrCycle)</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;    MaxObservedStall = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(ReadyCycle - CurrCycle, MaxObservedStall);</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;  <span class="keywordflow">if</span> (ReadyCycle &lt; MinReadyCycle)</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;    MinReadyCycle = ReadyCycle;</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;  <span class="comment">// Check for interlocks first. For the purpose of other heuristics, an</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;  <span class="comment">// instruction that cannot issue appears as if it&#39;s not in the ReadyQueue.</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;  <span class="keywordtype">bool</span> IsBuffered = SchedModel-&gt;getMicroOpBufferSize() != 0;</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;  <span class="keywordtype">bool</span> HazardDetected = (!IsBuffered &amp;&amp; ReadyCycle &gt; CurrCycle) ||</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;                        checkHazard(SU) || (Available.size() &gt;= <a class="code" href="MachineScheduler_8cpp.html#a1b1787b3d76c50ca9731a5d0895f7cb3">ReadyListLimit</a>);</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;  <span class="keywordflow">if</span> (!HazardDetected) {</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;    Available.push(SU);</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;    <span class="keywordflow">if</span> (InPQueue)</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;      Pending.remove(Pending.begin() + Idx);</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;  }</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;  <span class="keywordflow">if</span> (!InPQueue)</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;    Pending.push(SU);</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;}</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="comment">/// Move the boundary of scheduled code by one cycle.</span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#abb74f3d3a30e2ae598ec8a782d9031e8"> 2120</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#abb74f3d3a30e2ae598ec8a782d9031e8">SchedBoundary::bumpCycle</a>(<span class="keywordtype">unsigned</span> NextCycle) {</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;  <span class="keywordflow">if</span> (SchedModel-&gt;getMicroOpBufferSize() == 0) {</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MinReadyCycle &lt; <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::numeric_limits&lt;unsigned&gt;::max</a>() &amp;&amp;</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;           <span class="stringliteral">&quot;MinReadyCycle uninitialized&quot;</span>);</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;    <span class="keywordflow">if</span> (MinReadyCycle &gt; NextCycle)</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;      NextCycle = MinReadyCycle;</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;  }</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;  <span class="comment">// Update the current micro-ops, which will issue in the next cycle.</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;  <span class="keywordtype">unsigned</span> DecMOps = SchedModel-&gt;getIssueWidth() * (NextCycle - CurrCycle);</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;  CurrMOps = (CurrMOps &lt;= DecMOps) ? 0 : CurrMOps - DecMOps;</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;  <span class="comment">// Decrement DependentLatency based on the next cycle.</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;  <span class="keywordflow">if</span> ((NextCycle - CurrCycle) &gt; DependentLatency)</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;    DependentLatency = 0;</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;    DependentLatency -= (NextCycle - CurrCycle);</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;  <span class="keywordflow">if</span> (!HazardRec-&gt;isEnabled()) {</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;    <span class="comment">// Bypass HazardRec virtual calls.</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;    CurrCycle = NextCycle;</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;    <span class="comment">// Bypass getHazardType calls in case of long latency.</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;    <span class="keywordflow">for</span> (; CurrCycle != NextCycle; ++CurrCycle) {</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;      <span class="keywordflow">if</span> (isTop())</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;        HazardRec-&gt;AdvanceCycle();</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;        HazardRec-&gt;RecedeCycle();</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;    }</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;  }</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;  CheckPending = <span class="keyword">true</span>;</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;  IsResourceLimited =</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;      <a class="code" href="MachineScheduler_8cpp.html#a77e51ffc94a77ff8e4778e59a02e7b67">checkResourceLimit</a>(SchedModel-&gt;getLatencyFactor(), getCriticalCount(),</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;                         getScheduledLatency(), <span class="keyword">true</span>);</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Cycle: &quot;</span> &lt;&lt; CurrCycle &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; Available.getName()</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;                    &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;}</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;</div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a2e4f8d7ebc77cdaa0241f46d01e7375b"> 2158</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a2e4f8d7ebc77cdaa0241f46d01e7375b">SchedBoundary::incExecutedResources</a>(<span class="keywordtype">unsigned</span> PIdx, <span class="keywordtype">unsigned</span> Count) {</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;  ExecutedResCounts[PIdx] += Count;</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;  <span class="keywordflow">if</span> (ExecutedResCounts[PIdx] &gt; MaxExecutedResCount)</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;    MaxExecutedResCount = ExecutedResCounts[PIdx];</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;}</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="comment">/// Add the given processor resource to this scheduled zone.</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="comment">/// \param Cycles indicates the number of consecutive (non-pipelined) cycles</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment">/// during which this resource is consumed.</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="comment">/// \return the next cycle at which the instruction may execute without</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="comment">/// oversubscribing resources.</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SchedBoundary.html#ac1e943e12b0a4d1f19e2a3c9f9ab265d">SchedBoundary::</a></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ac1e943e12b0a4d1f19e2a3c9f9ab265d"> 2172</a></span>&#160;<a class="code" href="classllvm_1_1SchedBoundary.html#ac1e943e12b0a4d1f19e2a3c9f9ab265d">countResource</a>(<span class="keywordtype">unsigned</span> PIdx, <span class="keywordtype">unsigned</span> Cycles, <span class="keywordtype">unsigned</span> NextCycle) {</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;  <span class="keywordtype">unsigned</span> Factor = SchedModel-&gt;getResourceFactor(PIdx);</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;  <span class="keywordtype">unsigned</span> Count = Factor * Cycles;</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  &quot;</span> &lt;&lt; SchedModel-&gt;getResourceName(PIdx) &lt;&lt; <span class="stringliteral">&quot; +&quot;</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;                    &lt;&lt; Cycles &lt;&lt; <span class="stringliteral">&quot;x&quot;</span> &lt;&lt; Factor &lt;&lt; <span class="stringliteral">&quot;u\n&quot;</span>);</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;  <span class="comment">// Update Executed resources counts.</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;  incExecutedResources(PIdx, Count);</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Rem-&gt;RemainingCounts[PIdx] &gt;= Count &amp;&amp; <span class="stringliteral">&quot;resource double counted&quot;</span>);</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;  Rem-&gt;RemainingCounts[PIdx] -= Count;</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;  <span class="comment">// Check if this resource exceeds the current critical resource. If so, it</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;  <span class="comment">// becomes the critical resource.</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;  <span class="keywordflow">if</span> (ZoneCritResIdx != PIdx &amp;&amp; (getResourceCount(PIdx) &gt; getCriticalCount())) {</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;    ZoneCritResIdx = PIdx;</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  *** Critical resource &quot;</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;                      &lt;&lt; SchedModel-&gt;getResourceName(PIdx) &lt;&lt; <span class="stringliteral">&quot;: &quot;</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;                      &lt;&lt; getResourceCount(PIdx) / SchedModel-&gt;getLatencyFactor()</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot;c\n&quot;</span>);</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;  }</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;  <span class="comment">// For reserved resources, record the highest cycle using the resource.</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;  <span class="keywordtype">unsigned</span> NextAvailable, InstanceIdx;</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;  std::tie(NextAvailable, InstanceIdx) = getNextResourceCycle(PIdx, Cycles);</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;  <span class="keywordflow">if</span> (NextAvailable &gt; CurrCycle) {</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Resource conflict: &quot;</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;                      &lt;&lt; SchedModel-&gt;getResourceName(PIdx)</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;                      &lt;&lt; <span class="charliteral">&#39;[&#39;</span> &lt;&lt; InstanceIdx - ReservedCyclesIndex[PIdx]  &lt;&lt; <span class="charliteral">&#39;]&#39;</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot; reserved until @&quot;</span> &lt;&lt; NextAvailable &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;  }</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;  <span class="keywordflow">return</span> NextAvailable;</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;}</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="comment">/// Move the boundary of scheduled code by one SUnit.</span></div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a6b1771cf492495f8f82727657c68e571"> 2205</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a6b1771cf492495f8f82727657c68e571">SchedBoundary::bumpNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;  <span class="comment">// Update the reservation table.</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;  <span class="keywordflow">if</span> (HazardRec-&gt;isEnabled()) {</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;    <span class="keywordflow">if</span> (!isTop() &amp;&amp; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a>) {</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;      <span class="comment">// Calls are scheduled with their preceding instructions. For bottom-up</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;      <span class="comment">// scheduling, clear the pipeline state before emitting.</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;      HazardRec-&gt;Reset();</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;    }</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;    HazardRec-&gt;EmitInstruction(SU);</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;    <span class="comment">// Scheduling an instruction may have made pending instructions available.</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;    CheckPending = <span class="keyword">true</span>;</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;  }</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;  <span class="comment">// checkHazard should prevent scheduling multiple instructions per cycle that</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;  <span class="comment">// exceed the issue width.</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a> = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af3d65454da09651202a0f6f39e84462a">getSchedClass</a>(SU);</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;  <span class="keywordtype">unsigned</span> IncMOps = SchedModel-&gt;getNumMicroOps(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>());</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;      (CurrMOps == 0 || (CurrMOps + IncMOps) &lt;= SchedModel-&gt;getIssueWidth()) &amp;&amp;</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;      <span class="stringliteral">&quot;Cannot schedule this instruction&#39;s MicroOps in the current cycle.&quot;</span>);</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;  <span class="keywordtype">unsigned</span> ReadyCycle = (isTop() ? SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a> : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">BotReadyCycle</a>);</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Ready @&quot;</span> &lt;&lt; ReadyCycle &lt;&lt; <span class="stringliteral">&quot;c\n&quot;</span>);</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;  <span class="keywordtype">unsigned</span> NextCycle = CurrCycle;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;  <span class="keywordflow">switch</span> (SchedModel-&gt;getMicroOpBufferSize()) {</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;  <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ReadyCycle &lt;= CurrCycle &amp;&amp; <span class="stringliteral">&quot;Broken PendingQueue&quot;</span>);</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;    <span class="keywordflow">if</span> (ReadyCycle &gt; NextCycle) {</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;      NextCycle = ReadyCycle;</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  *** Stall until: &quot;</span> &lt;&lt; ReadyCycle &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;    }</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;    <span class="comment">// We don&#39;t currently model the OOO reorder buffer, so consider all</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;    <span class="comment">// scheduled MOps to be &quot;retired&quot;. We do loosely model in-order resource</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;    <span class="comment">// latency. If this instruction uses an in-order resource, account for any</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;    <span class="comment">// likely stall cycles.</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;    <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a4ac4d36cb59a4bbf5d93513dad0ff0e9">isUnbuffered</a> &amp;&amp; ReadyCycle &gt; NextCycle)</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;      NextCycle = ReadyCycle;</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;  }</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;  RetiredMOps += IncMOps;</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;  <span class="comment">// Update resource counts and critical resource.</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;  <span class="keywordflow">if</span> (SchedModel-&gt;hasInstrSchedModel()) {</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;    <span class="keywordtype">unsigned</span> DecRemIssue = IncMOps * SchedModel-&gt;getMicroOpFactor();</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Rem-&gt;RemIssueCount &gt;= DecRemIssue &amp;&amp; <span class="stringliteral">&quot;MOps double counted&quot;</span>);</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;    Rem-&gt;RemIssueCount -= DecRemIssue;</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;    <span class="keywordflow">if</span> (ZoneCritResIdx) {</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;      <span class="comment">// Scale scheduled micro-ops for comparing with the critical resource.</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;      <span class="keywordtype">unsigned</span> ScaledMOps =</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;        RetiredMOps * SchedModel-&gt;getMicroOpFactor();</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;      <span class="comment">// If scaled micro-ops are now more than the previous critical resource by</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;      <span class="comment">// a full cycle, then micro-ops issue becomes critical.</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;      <span class="keywordflow">if</span> ((<span class="keywordtype">int</span>)(ScaledMOps - getResourceCount(ZoneCritResIdx))</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;          &gt;= (<span class="keywordtype">int</span>)SchedModel-&gt;getLatencyFactor()) {</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;        ZoneCritResIdx = 0;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;        <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  *** Critical resource NumMicroOps: &quot;</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;                          &lt;&lt; ScaledMOps / SchedModel-&gt;getLatencyFactor()</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;                          &lt;&lt; <span class="stringliteral">&quot;c\n&quot;</span>);</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;      }</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;    }</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="structllvm_1_1MCWriteProcResEntry.html">TargetSchedModel::ProcResIter</a></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;           PI = SchedModel-&gt;getWriteProcResBegin(SC),</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;           PE = SchedModel-&gt;getWriteProcResEnd(SC); PI != PE; ++PI) {</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;      <span class="keywordtype">unsigned</span> RCycle =</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;        countResource(PI-&gt;ProcResourceIdx, PI-&gt;Cycles, NextCycle);</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;      <span class="keywordflow">if</span> (RCycle &gt; NextCycle)</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;        NextCycle = RCycle;</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;    }</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;    <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ab76e4a602699ddc57019efaba62a92b6">hasReservedResource</a>) {</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;      <span class="comment">// For reserved resources, record the highest cycle using the resource.</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;      <span class="comment">// For top-down scheduling, this is the cycle in which we schedule this</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;      <span class="comment">// instruction plus the number of cycles the operations reserves the</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;      <span class="comment">// resource. For bottom-up is it simply the instruction&#39;s cycle.</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="structllvm_1_1MCWriteProcResEntry.html">TargetSchedModel::ProcResIter</a></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;             PI = SchedModel-&gt;getWriteProcResBegin(SC),</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;             PE = SchedModel-&gt;getWriteProcResEnd(SC); PI != PE; ++PI) {</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;        <span class="keywordtype">unsigned</span> PIdx = PI-&gt;ProcResourceIdx;</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;        <span class="keywordflow">if</span> (SchedModel-&gt;getProcResource(PIdx)-&gt;BufferSize == 0) {</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;          <span class="keywordtype">unsigned</span> ReservedUntil, InstanceIdx;</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;          std::tie(ReservedUntil, InstanceIdx) = getNextResourceCycle(PIdx, 0);</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;          <span class="keywordflow">if</span> (isTop()) {</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;            ReservedCycles[InstanceIdx] =</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;                <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(ReservedUntil, NextCycle + PI-&gt;Cycles);</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;          } <span class="keywordflow">else</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;            ReservedCycles[InstanceIdx] = NextCycle;</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;        }</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;      }</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;    }</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;  }</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;  <span class="comment">// Update ExpectedLatency and DependentLatency.</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;  <span class="keywordtype">unsigned</span> &amp;TopLatency = isTop() ? ExpectedLatency : DependentLatency;</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;  <span class="keywordtype">unsigned</span> &amp;BotLatency = isTop() ? DependentLatency : ExpectedLatency;</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;  <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() &gt; TopLatency) {</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;    TopLatency = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>();</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  &quot;</span> &lt;&lt; Available.getName() &lt;&lt; <span class="stringliteral">&quot; TopLatency SU(&quot;</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;                      &lt;&lt; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) &quot;</span> &lt;&lt; TopLatency &lt;&lt; <span class="stringliteral">&quot;c\n&quot;</span>);</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;  }</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;  <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() &gt; BotLatency) {</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;    BotLatency = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>();</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  &quot;</span> &lt;&lt; Available.getName() &lt;&lt; <span class="stringliteral">&quot; BotLatency SU(&quot;</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;                      &lt;&lt; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) &quot;</span> &lt;&lt; BotLatency &lt;&lt; <span class="stringliteral">&quot;c\n&quot;</span>);</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;  }</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;  <span class="comment">// If we stall for any reason, bump the cycle.</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;  <span class="keywordflow">if</span> (NextCycle &gt; CurrCycle)</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;    bumpCycle(NextCycle);</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;    <span class="comment">// After updating ZoneCritResIdx and ExpectedLatency, check if we&#39;re</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;    <span class="comment">// resource limited. If a stall occurred, bumpCycle does this.</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;    IsResourceLimited =</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;        <a class="code" href="MachineScheduler_8cpp.html#a77e51ffc94a77ff8e4778e59a02e7b67">checkResourceLimit</a>(SchedModel-&gt;getLatencyFactor(), getCriticalCount(),</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;                           getScheduledLatency(), <span class="keyword">true</span>);</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;  <span class="comment">// Update CurrMOps after calling bumpCycle to handle stalls, since bumpCycle</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;  <span class="comment">// resets CurrMOps. Loop to handle instructions with more MOps than issue in</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;  <span class="comment">// one cycle.  Since we commonly reach the max MOps here, opportunistically</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;  <span class="comment">// bump the cycle to avoid uselessly checking everything in the readyQ.</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;  CurrMOps += IncMOps;</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;  <span class="comment">// Bump the cycle count for issue group constraints.</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;  <span class="comment">// This must be done after NextCycle has been adjust for all other stalls.</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;  <span class="comment">// Calling bumpCycle(X) will reduce CurrMOps by one issue group and set</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;  <span class="comment">// currCycle to X.</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;  <span class="keywordflow">if</span> ((isTop() &amp;&amp;  SchedModel-&gt;mustEndGroup(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>())) ||</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;      (!isTop() &amp;&amp; SchedModel-&gt;mustBeginGroup(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>()))) {</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Bump cycle to &quot;</span> &lt;&lt; (isTop() ? <span class="stringliteral">&quot;end&quot;</span> : <span class="stringliteral">&quot;begin&quot;</span>)</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot; group\n&quot;</span>);</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;    bumpCycle(++NextCycle);</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;  }</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;  <span class="keywordflow">while</span> (CurrMOps &gt;= SchedModel-&gt;getIssueWidth()) {</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  *** Max MOps &quot;</span> &lt;&lt; CurrMOps &lt;&lt; <span class="stringliteral">&quot; at cycle &quot;</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;                      &lt;&lt; CurrCycle &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;    bumpCycle(++NextCycle);</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;  }</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(dumpScheduledState());</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;}</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment">/// Release pending ready nodes in to the available queue. This makes them</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;<span class="comment">/// visible to heuristics.</span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a155166a788cfe0d992af6f2e21e6118e"> 2349</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#a155166a788cfe0d992af6f2e21e6118e">SchedBoundary::releasePending</a>() {</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;  <span class="comment">// If the available queue is empty, it is safe to reset MinReadyCycle.</span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;  <span class="keywordflow">if</span> (Available.empty())</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;    MinReadyCycle = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::numeric_limits&lt;unsigned&gt;::max</a>();</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;  <span class="comment">// Check to see if any of the pending instructions are ready to issue.  If</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;  <span class="comment">// so, add them to the available queue.</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Pending.size(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = *(Pending.begin() + <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;    <span class="keywordtype">unsigned</span> ReadyCycle = isTop() ? SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a> : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">BotReadyCycle</a>;</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;    <span class="keywordflow">if</span> (ReadyCycle &lt; MinReadyCycle)</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;      MinReadyCycle = ReadyCycle;</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;    <span class="keywordflow">if</span> (Available.size() &gt;= <a class="code" href="MachineScheduler_8cpp.html#a1b1787b3d76c50ca9731a5d0895f7cb3">ReadyListLimit</a>)</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;    releaseNode(SU, ReadyCycle, <span class="keyword">true</span>, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;    <span class="keywordflow">if</span> (E != Pending.size()) {</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;      --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;      --<a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>;</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;    }</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;  }</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;  CheckPending = <span class="keyword">false</span>;</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;}</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="comment">/// Remove SU from the ready set for this boundary.</span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ae28da0579ee268c38eb2a5ababa222fa"> 2376</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#ae28da0579ee268c38eb2a5ababa222fa">SchedBoundary::removeReady</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;  <span class="keywordflow">if</span> (Available.isInQueue(SU))</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;    Available.remove(Available.find(SU));</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Pending.isInQueue(SU) &amp;&amp; <span class="stringliteral">&quot;bad ready count&quot;</span>);</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;    Pending.remove(Pending.find(SU));</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;  }</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;}</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="comment">/// If this queue only has one ready candidate, return it. As a side effect,</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="comment">/// defer any nodes that now hit a hazard, and advance the cycle until at least</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="comment">/// one node is ready. If multiple instructions are ready, return NULL.</span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#a744d69baffaf2903667eb65cf07a6814"> 2388</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1SchedBoundary.html#a744d69baffaf2903667eb65cf07a6814">SchedBoundary::pickOnlyChoice</a>() {</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;  <span class="keywordflow">if</span> (CheckPending)</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;    releasePending();</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;  <span class="keywordflow">if</span> (CurrMOps &gt; 0) {</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;    <span class="comment">// Defer any ready instrs that now have a hazard.</span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">ReadyQueue::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Available.begin(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != Available.end();) {</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;      <span class="keywordflow">if</span> (checkHazard(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)) {</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;        Pending.push(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;        <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Available.remove(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;      }</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;      ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;    }</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;  }</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; Available.empty(); ++i) {</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="comment">//  FIXME: Re-enable assert once PR20057 is resolved.</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">//    assert(i &lt;= (HazardRec-&gt;getMaxLookAhead() + MaxObservedStall) &amp;&amp;</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="comment">//           &quot;permanent hazard&quot;);</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;    (void)i;</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;    bumpCycle(CurrCycle + 1);</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;    releasePending();</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;  }</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(Pending.dump());</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(Available.dump());</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;  <span class="keywordflow">if</span> (Available.size() == 1)</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;    <span class="keywordflow">return</span> *Available.begin();</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;}</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment">// This is useful information to dump after bumpNode.</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="comment">// Note that the Queue contents are more useful before pickNodeFromQueue.</span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="classllvm_1_1SchedBoundary.html#ae01f950d577dadad26a49baa47d10d66"> 2423</a></span>&#160;<a class="code" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SchedBoundary.html#ae01f950d577dadad26a49baa47d10d66">SchedBoundary::dumpScheduledState</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;  <span class="keywordtype">unsigned</span> ResFactor;</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;  <span class="keywordtype">unsigned</span> ResCount;</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;  <span class="keywordflow">if</span> (ZoneCritResIdx) {</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;    ResFactor = SchedModel-&gt;getResourceFactor(ZoneCritResIdx);</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;    ResCount = getResourceCount(ZoneCritResIdx);</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;    ResFactor = SchedModel-&gt;getMicroOpFactor();</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;    ResCount = RetiredMOps * ResFactor;</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;  }</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;  <span class="keywordtype">unsigned</span> LFactor = SchedModel-&gt;getLatencyFactor();</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; Available.getName() &lt;&lt; <span class="stringliteral">&quot; @&quot;</span> &lt;&lt; CurrCycle &lt;&lt; <span class="stringliteral">&quot;c\n&quot;</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;  Retired: &quot;</span> &lt;&lt; RetiredMOps;</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n  Executed: &quot;</span> &lt;&lt; getExecutedCount() / LFactor &lt;&lt; <span class="stringliteral">&quot;c&quot;</span>;</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n  Critical: &quot;</span> &lt;&lt; ResCount / LFactor &lt;&lt; <span class="stringliteral">&quot;c, &quot;</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;         &lt;&lt; ResCount / ResFactor &lt;&lt; <span class="stringliteral">&quot; &quot;</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;         &lt;&lt; SchedModel-&gt;getResourceName(ZoneCritResIdx)</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;\n  ExpectedLatency: &quot;</span> &lt;&lt; ExpectedLatency &lt;&lt; <span class="stringliteral">&quot;c\n&quot;</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;         &lt;&lt; (IsResourceLimited ? <span class="stringliteral">&quot;  - Resource&quot;</span> : <span class="stringliteral">&quot;  - Latency&quot;</span>)</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;         &lt;&lt; <span class="stringliteral">&quot; limited.\n&quot;</span>;</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;}</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="comment">// GenericScheduler - Generic implementation of MachineSchedStrategy.</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="keywordtype">void</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a47cc8c89db10ac27483585cd61cf4f91">GenericSchedulerBase::SchedCandidate::</a></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a47cc8c89db10ac27483585cd61cf4f91"> 2451</a></span>&#160;<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a47cc8c89db10ac27483585cd61cf4f91">initResourceDelta</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG,</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *SchedModel) {</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;  <span class="keywordflow">if</span> (!Policy.ReduceResIdx &amp;&amp; !Policy.DemandResIdx)</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *<a class="code" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a> = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af3d65454da09651202a0f6f39e84462a">getSchedClass</a>(SU);</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="structllvm_1_1MCWriteProcResEntry.html">TargetSchedModel::ProcResIter</a></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;         PI = SchedModel-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#af7c94f0b04c1a466ee77ca749cd8dc50">getWriteProcResBegin</a>(SC),</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;         PE = SchedModel-&gt;<a class="code" href="classllvm_1_1TargetSchedModel.html#a3e53e3e37d8a810d38ffb83268103b23">getWriteProcResEnd</a>(SC); PI != PE; ++PI) {</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;    <span class="keywordflow">if</span> (PI-&gt;ProcResourceIdx == Policy.ReduceResIdx)</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;      ResDelta.CritResources += PI-&gt;Cycles;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;    <span class="keywordflow">if</span> (PI-&gt;ProcResourceIdx == Policy.DemandResIdx)</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;      ResDelta.DemandedResources += PI-&gt;Cycles;</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;  }</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;}</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="comment">/// Compute remaining latency. We need this both to determine whether the</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="comment">/// overall schedule has become latency-limited and whether the instructions</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment">/// outside this zone are resource or latency limited.</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="comment">/// The &quot;dependent&quot; latency is updated incrementally during scheduling as the</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="comment">/// max height/depth of scheduled nodes minus the cycles since it was</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="comment">/// scheduled:</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="comment">///   DLat = max (N.depth - (CurrCycle - N.ReadyCycle) for N in Zone</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="comment">/// The &quot;independent&quot; latency is the max ready queue depth:</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="comment">///   ILat = max N.depth for N in Available|Pending</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="comment">/// RemainingLatency is the greater of independent and dependent latency.</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="comment">/// These computations are expensive, especially in DAGs with many edges, so</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment">/// only do them if necessary.</span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#a4d6bf176cc854701f61fba566b9dbf9b"> 2483</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="MachineScheduler_8cpp.html#a4d6bf176cc854701f61fba566b9dbf9b">computeRemLatency</a>(<a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;CurrZone) {</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;  <span class="keywordtype">unsigned</span> RemLatency = CurrZone.<a class="code" href="classllvm_1_1SchedBoundary.html#a24bc7ce4ae7f1bc672ee20aaefcce30b">getDependentLatency</a>();</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;  RemLatency = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(RemLatency,</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;                        CurrZone.<a class="code" href="classllvm_1_1SchedBoundary.html#aa0444a0d1ee60629d0ca84d226906c0e">findMaxLatency</a>(CurrZone.<a class="code" href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">Available</a>.<a class="code" href="classllvm_1_1ReadyQueue.html#af0e88ec955673c8e9cacc55999ba651b">elements</a>()));</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;  RemLatency = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(RemLatency,</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;                        CurrZone.<a class="code" href="classllvm_1_1SchedBoundary.html#aa0444a0d1ee60629d0ca84d226906c0e">findMaxLatency</a>(CurrZone.<a class="code" href="classllvm_1_1SchedBoundary.html#ad3f102348942e4ca3ec057e895138609">Pending</a>.<a class="code" href="classllvm_1_1ReadyQueue.html#af0e88ec955673c8e9cacc55999ba651b">elements</a>()));</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;  <span class="keywordflow">return</span> RemLatency;</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;}</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="comment">/// Returns true if the current cycle plus remaning latency is greater than</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="comment">/// the critical path in the scheduling region.</span></div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> GenericSchedulerBase::shouldReduceLatency(<span class="keyword">const</span> CandPolicy &amp;Policy,</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;                                               <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;CurrZone,</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;                                               <span class="keywordtype">bool</span> ComputeRemLatency,</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;                                               <span class="keywordtype">unsigned</span> &amp;RemLatency)<span class="keyword"> const </span>{</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;  <span class="comment">// The current cycle is already greater than the critical path, so we are</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;  <span class="comment">// already latency limited and don&#39;t need to compute the remaining latency.</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;  <span class="keywordflow">if</span> (CurrZone.<a class="code" href="classllvm_1_1SchedBoundary.html#acef1c37226a48a752d933063e8ba6f83">getCurrCycle</a>() &gt; Rem.CriticalPath)</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;  <span class="comment">// If we haven&#39;t scheduled anything yet, then we aren&#39;t latency limited.</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;  <span class="keywordflow">if</span> (CurrZone.<a class="code" href="classllvm_1_1SchedBoundary.html#acef1c37226a48a752d933063e8ba6f83">getCurrCycle</a>() == 0)</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;  <span class="keywordflow">if</span> (ComputeRemLatency)</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;    RemLatency = <a class="code" href="MachineScheduler_8cpp.html#a4d6bf176cc854701f61fba566b9dbf9b">computeRemLatency</a>(CurrZone);</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;  <span class="keywordflow">return</span> RemLatency + CurrZone.<a class="code" href="classllvm_1_1SchedBoundary.html#acef1c37226a48a752d933063e8ba6f83">getCurrCycle</a>() &gt; Rem.CriticalPath;</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;}</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="comment">/// Set the CandPolicy given a scheduling zone given the current resources and</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="comment">/// latencies inside and outside the zone.</span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#a8668556014566994c07b21391762551b"> 2515</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a8668556014566994c07b21391762551b">GenericSchedulerBase::setPolicy</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;Policy, <span class="keywordtype">bool</span> IsPostRA,</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;                                     <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;CurrZone,</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;                                     <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> *OtherZone) {</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;  <span class="comment">// Apply preemptive heuristics based on the total latency and resources</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;  <span class="comment">// inside and outside this zone. Potential stalls should be considered before</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;  <span class="comment">// following this policy.</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;  <span class="comment">// Compute the critical resource outside the zone.</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;  <span class="keywordtype">unsigned</span> OtherCritIdx = 0;</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;  <span class="keywordtype">unsigned</span> OtherCount =</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;    OtherZone ? OtherZone-&gt;<a class="code" href="classllvm_1_1SchedBoundary.html#a5af50e4260bb23b1035c52c186fdcc8b">getOtherResourceCount</a>(OtherCritIdx) : 0;</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;  <span class="keywordtype">bool</span> OtherResLimited = <span class="keyword">false</span>;</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;  <span class="keywordtype">unsigned</span> RemLatency = 0;</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;  <span class="keywordtype">bool</span> RemLatencyComputed = <span class="keyword">false</span>;</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;  <span class="keywordflow">if</span> (SchedModel-&gt;hasInstrSchedModel() &amp;&amp; OtherCount != 0) {</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;    RemLatency = <a class="code" href="MachineScheduler_8cpp.html#a4d6bf176cc854701f61fba566b9dbf9b">computeRemLatency</a>(CurrZone);</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;    RemLatencyComputed = <span class="keyword">true</span>;</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;    OtherResLimited = <a class="code" href="MachineScheduler_8cpp.html#a77e51ffc94a77ff8e4778e59a02e7b67">checkResourceLimit</a>(SchedModel-&gt;getLatencyFactor(),</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;                                         OtherCount, RemLatency, <span class="keyword">false</span>);</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;  }</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;  <span class="comment">// Schedule aggressively for latency in PostRA mode. We don&#39;t check for</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;  <span class="comment">// acyclic latency during PostRA, and highly out-of-order processors will</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;  <span class="comment">// skip PostRA scheduling.</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;  <span class="keywordflow">if</span> (!OtherResLimited &amp;&amp;</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;      (IsPostRA || shouldReduceLatency(Policy, CurrZone, !RemLatencyComputed,</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;                                       RemLatency))) {</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;    Policy.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">ReduceLatency</a> |= <span class="keyword">true</span>;</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  &quot;</span> &lt;&lt; CurrZone.<a class="code" href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">Available</a>.<a class="code" href="classllvm_1_1ReadyQueue.html#ac90e8349a5117f988bbb4cf8bf8c5f9f">getName</a>()</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot; RemainingLatency &quot;</span> &lt;&lt; RemLatency &lt;&lt; <span class="stringliteral">&quot; + &quot;</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;                      &lt;&lt; CurrZone.<a class="code" href="classllvm_1_1SchedBoundary.html#acef1c37226a48a752d933063e8ba6f83">getCurrCycle</a>() &lt;&lt; <span class="stringliteral">&quot;c &gt; CritPath &quot;</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;                      &lt;&lt; Rem.CriticalPath &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;  }</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;  <span class="comment">// If the same resource is limiting inside and outside the zone, do nothing.</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;  <span class="keywordflow">if</span> (CurrZone.<a class="code" href="classllvm_1_1SchedBoundary.html#ae98af615296b8adf67556301343d6ca2">getZoneCritResIdx</a>() == OtherCritIdx)</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (CurrZone.<a class="code" href="classllvm_1_1SchedBoundary.html#a2ec93f0e570be68d89930c8e4032ef83">isResourceLimited</a>()) {</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  &quot;</span> &lt;&lt; CurrZone.<a class="code" href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">Available</a>.<a class="code" href="classllvm_1_1ReadyQueue.html#ac90e8349a5117f988bbb4cf8bf8c5f9f">getName</a>() &lt;&lt; <span class="stringliteral">&quot; ResourceLimited: &quot;</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;           &lt;&lt; SchedModel-&gt;getResourceName(CurrZone.<a class="code" href="classllvm_1_1SchedBoundary.html#ae98af615296b8adf67556301343d6ca2">getZoneCritResIdx</a>()) &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;  } <span class="keywordflow">if</span> (OtherResLimited) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;                 &lt;&lt; <span class="stringliteral">&quot;  RemainingLimit: &quot;</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;                 &lt;&lt; SchedModel-&gt;getResourceName(OtherCritIdx) &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;             <span class="keywordflow">if</span> (!CurrZone.<a class="code" href="classllvm_1_1SchedBoundary.html#a2ec93f0e570be68d89930c8e4032ef83">isResourceLimited</a>() &amp;&amp; !OtherResLimited) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;  Latency limited both directions.\n&quot;</span>);</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;  <span class="keywordflow">if</span> (CurrZone.<a class="code" href="classllvm_1_1SchedBoundary.html#a2ec93f0e570be68d89930c8e4032ef83">isResourceLimited</a>() &amp;&amp; !Policy.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a413ba6a1fb7916faa6b5d34aa4397d9b">ReduceResIdx</a>)</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;    Policy.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a413ba6a1fb7916faa6b5d34aa4397d9b">ReduceResIdx</a> = CurrZone.<a class="code" href="classllvm_1_1SchedBoundary.html#ae98af615296b8adf67556301343d6ca2">getZoneCritResIdx</a>();</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;  <span class="keywordflow">if</span> (OtherResLimited)</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;    Policy.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a61f080e69dc94a237cc49b7a3ca8c558">DemandResIdx</a> = OtherCritIdx;</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;}</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#a9df77ae80f822b788cb2464992a05bc1"> 2570</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1GenericSchedulerBase.html#a9df77ae80f822b788cb2464992a05bc1">GenericSchedulerBase::getReasonStr</a>(</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;  <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason) {</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;  <span class="keywordflow">switch</span> (Reason) {</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;NOCAND    &quot;</span>;</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;  <span class="keywordflow">case</span> Only1:          <span class="keywordflow">return</span> <span class="stringliteral">&quot;ONLY1     &quot;</span>;</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;  <span class="keywordflow">case</span> PhysReg:        <span class="keywordflow">return</span> <span class="stringliteral">&quot;PHYS-REG  &quot;</span>;</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;  <span class="keywordflow">case</span> RegExcess:      <span class="keywordflow">return</span> <span class="stringliteral">&quot;REG-EXCESS&quot;</span>;</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;  <span class="keywordflow">case</span> RegCritical:    <span class="keywordflow">return</span> <span class="stringliteral">&quot;REG-CRIT  &quot;</span>;</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;  <span class="keywordflow">case</span> Stall:          <span class="keywordflow">return</span> <span class="stringliteral">&quot;STALL     &quot;</span>;</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;  <span class="keywordflow">case</span> Cluster:        <span class="keywordflow">return</span> <span class="stringliteral">&quot;CLUSTER   &quot;</span>;</div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;  <span class="keywordflow">case</span> Weak:           <span class="keywordflow">return</span> <span class="stringliteral">&quot;WEAK      &quot;</span>;</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;  <span class="keywordflow">case</span> RegMax:         <span class="keywordflow">return</span> <span class="stringliteral">&quot;REG-MAX   &quot;</span>;</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;  <span class="keywordflow">case</span> ResourceReduce: <span class="keywordflow">return</span> <span class="stringliteral">&quot;RES-REDUCE&quot;</span>;</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;  <span class="keywordflow">case</span> ResourceDemand: <span class="keywordflow">return</span> <span class="stringliteral">&quot;RES-DEMAND&quot;</span>;</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;  <span class="keywordflow">case</span> TopDepthReduce: <span class="keywordflow">return</span> <span class="stringliteral">&quot;TOP-DEPTH &quot;</span>;</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;  <span class="keywordflow">case</span> TopPathReduce:  <span class="keywordflow">return</span> <span class="stringliteral">&quot;TOP-PATH  &quot;</span>;</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;  <span class="keywordflow">case</span> BotHeightReduce:<span class="keywordflow">return</span> <span class="stringliteral">&quot;BOT-HEIGHT&quot;</span>;</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;  <span class="keywordflow">case</span> BotPathReduce:  <span class="keywordflow">return</span> <span class="stringliteral">&quot;BOT-PATH  &quot;</span>;</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;  <span class="keywordflow">case</span> NextDefUse:     <span class="keywordflow">return</span> <span class="stringliteral">&quot;DEF-USE   &quot;</span>;</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">NodeOrder</a>:      <span class="keywordflow">return</span> <span class="stringliteral">&quot;ORDER     &quot;</span>;</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;  };</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown reason!&quot;</span>);</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;}</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;</div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439"> 2594</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439">GenericSchedulerBase::traceCandidate</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand) {</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;  <a class="code" href="classllvm_1_1PressureChange.html">PressureChange</a> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>;</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;  <span class="keywordtype">unsigned</span> ResIdx = 0;</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a> = 0;</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;  <span class="keywordflow">switch</span> (Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a>) {</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;  <span class="keywordflow">case</span> RegExcess:</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;    P = Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">Excess</a>;</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;  <span class="keywordflow">case</span> RegCritical:</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;    P = Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#a277da5755f2b30ebcebdba51d0de1acf">CriticalMax</a>;</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;  <span class="keywordflow">case</span> RegMax:</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;    P = Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#a589e1a7e9a8a095d8d01ff8ba32b3d14">CurrentMax</a>;</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;  <span class="keywordflow">case</span> ResourceReduce:</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;    ResIdx = Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">Policy</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a413ba6a1fb7916faa6b5d34aa4397d9b">ReduceResIdx</a>;</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;  <span class="keywordflow">case</span> ResourceDemand:</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;    ResIdx = Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">Policy</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a61f080e69dc94a237cc49b7a3ca8c558">DemandResIdx</a>;</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;  <span class="keywordflow">case</span> TopDepthReduce:</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;    Latency = Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>();</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;  <span class="keywordflow">case</span> TopPathReduce:</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;    Latency = Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>();</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;  <span class="keywordflow">case</span> BotHeightReduce:</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;    Latency = Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>();</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;  <span class="keywordflow">case</span> BotPathReduce:</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;    Latency = Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>();</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;  }</div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Cand SU(&quot;</span> &lt;&lt; Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) &quot;</span> &lt;&lt; <a class="code" href="SIMachineScheduler_8cpp.html#abf1dcbd3c2d7818de05793f9cd2fcdea">getReasonStr</a>(Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a>);</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;  <span class="keywordflow">if</span> (P.<a class="code" href="classllvm_1_1PressureChange.html#a488d33ac015981b0f8e2086fcbd49db2">isValid</a>())</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegPressureSetName(P.<a class="code" href="classllvm_1_1PressureChange.html#ad47247ae6eaa7104e4d4ef6e002840f9">getPSet</a>())</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;           &lt;&lt; <span class="stringliteral">&quot;:&quot;</span> &lt;&lt; P.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span>;</div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;      &quot;</span>;</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;  <span class="keywordflow">if</span> (ResIdx)</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; SchedModel-&gt;getProcResource(ResIdx)-&gt;Name &lt;&lt; <span class="stringliteral">&quot; &quot;</span>;</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;         &quot;</span>;</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;  <span class="keywordflow">if</span> (Latency)</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; Latency &lt;&lt; <span class="stringliteral">&quot; cycles &quot;</span>;</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;          &quot;</span>;</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;}</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {<span class="comment"></span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="comment">/// Return true if this heuristic determines order.</span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47"> 2649</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">tryLess</a>(<span class="keywordtype">int</span> TryVal, <span class="keywordtype">int</span> CandVal,</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;             <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand,</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;             <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand,</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;             <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason) {</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;  <span class="keywordflow">if</span> (TryVal &lt; CandVal) {</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;    TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = Reason;</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;  }</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;  <span class="keywordflow">if</span> (TryVal &gt; CandVal) {</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;    <span class="keywordflow">if</span> (Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> &gt; Reason)</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;      Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = Reason;</div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;  }</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;}</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;</div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5"> 2665</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">tryGreater</a>(<span class="keywordtype">int</span> TryVal, <span class="keywordtype">int</span> CandVal,</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;                <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand,</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;                <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand,</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;                <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason) {</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;  <span class="keywordflow">if</span> (TryVal &gt; CandVal) {</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;    TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = Reason;</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;  }</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;  <span class="keywordflow">if</span> (TryVal &lt; CandVal) {</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;    <span class="keywordflow">if</span> (Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> &gt; Reason)</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;      Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = Reason;</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;  }</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;}</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;</div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="namespacellvm.html#a8c9a83bf7b5f6e85f215ff07a31e0fbe"> 2681</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a8c9a83bf7b5f6e85f215ff07a31e0fbe">tryLatency</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand,</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;                <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand,</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;                <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;Zone) {</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;  <span class="keywordflow">if</span> (Zone.<a class="code" href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">isTop</a>()) {</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;    <span class="keywordflow">if</span> (Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() &gt; Zone.<a class="code" href="classllvm_1_1SchedBoundary.html#a29ef846d6fac7aa275808c8866035968">getScheduledLatency</a>()) {</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">tryLess</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>(), Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>(),</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;                  TryCand, Cand, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3afb16e35278ff80f34d2ad9889213b406">GenericSchedulerBase::TopDepthReduce</a>))</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;    }</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">tryGreater</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>(), Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>(),</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;                   TryCand, Cand, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a768a7f66e30d6b2d2d81ab1af56bf6c4">GenericSchedulerBase::TopPathReduce</a>))</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;    <span class="keywordflow">if</span> (Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>() &gt; Zone.<a class="code" href="classllvm_1_1SchedBoundary.html#a29ef846d6fac7aa275808c8866035968">getScheduledLatency</a>()) {</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">tryLess</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>(), Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">getHeight</a>(),</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;                  TryCand, Cand, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a8ea4d71243c1b82d5e35065d580c1e49">GenericSchedulerBase::BotHeightReduce</a>))</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;    }</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">tryGreater</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>(), Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>(),</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;                   TryCand, Cand, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ad3c3c8a47c777d0f591ca18eaf7000d4">GenericSchedulerBase::BotPathReduce</a>))</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;  }</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;}</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;</div><div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#a14c35b53586841aad69751a52b7d358a"> 2707</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="MachineScheduler_8cpp.html#a14c35b53586841aad69751a52b7d358a">tracePick</a>(<a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason, <span class="keywordtype">bool</span> IsTop) {</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Pick &quot;</span> &lt;&lt; (IsTop ? <span class="stringliteral">&quot;Top &quot;</span> : <span class="stringliteral">&quot;Bot &quot;</span>)</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;                    &lt;&lt; <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a9df77ae80f822b788cb2464992a05bc1">GenericSchedulerBase::getReasonStr</a>(Reason) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;}</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;</div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#a3352d36ab68528af960439073f22b304"> 2712</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="MachineScheduler_8cpp.html#a14c35b53586841aad69751a52b7d358a">tracePick</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand) {</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;  <a class="code" href="MachineScheduler_8cpp.html#a14c35b53586841aad69751a52b7d358a">tracePick</a>(Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a>, Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a>);</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;}</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;</div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#aa8cddd2ea015f8177a8395035f87e332"> 2716</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#aa8cddd2ea015f8177a8395035f87e332">GenericScheduler::initialize</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag) {</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(dag-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a78c0f3feb8a81ca338f843494cff564e">hasVRegLiveness</a>() &amp;&amp;</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;         <span class="stringliteral">&quot;(PreRA)GenericScheduler needs vreg liveness&quot;</span>);</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;  DAG = <span class="keyword">static_cast&lt;</span><a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>*<span class="keyword">&gt;</span>(dag);</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;  SchedModel = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a1284eca54a89002a4b67f4dfe490736b">getSchedModel</a>();</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;  <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = DAG-&gt;TRI;</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;  Rem.init(DAG, SchedModel);</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;  Top.init(DAG, SchedModel, &amp;Rem);</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;  Bot.init(DAG, SchedModel, &amp;Rem);</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;  <span class="comment">// Initialize resource counts.</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;  <span class="comment">// Initialize the HazardRecognizers. If itineraries don&#39;t exist, are empty, or</span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;  <span class="comment">// are disabled, then these HazardRecs will be disabled.</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *Itin = SchedModel-&gt;getInstrItineraries();</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;  <span class="keywordflow">if</span> (!Top.HazardRec) {</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;    Top.HazardRec =</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;        DAG-&gt;MF.getSubtarget().getInstrInfo()-&gt;CreateTargetMIHazardRecognizer(</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;            Itin, DAG);</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;  }</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;  <span class="keywordflow">if</span> (!Bot.HazardRec) {</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;    Bot.HazardRec =</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;        DAG-&gt;MF.getSubtarget().getInstrInfo()-&gt;CreateTargetMIHazardRecognizer(</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;            Itin, DAG);</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;  }</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;  TopCand.SU = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;  BotCand.SU = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;}</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="comment">/// Initialize the per-region scheduling policy.</span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#ac8e2225e71c3b7d40575a2ab9bfffc78"> 2747</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#ac8e2225e71c3b7d40575a2ab9bfffc78">GenericScheduler::initPolicy</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Begin,</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;                                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> End,</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;                                  <span class="keywordtype">unsigned</span> NumRegionInstrs) {</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *Begin-&gt;getMF();</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> *TLI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a129ede6f18326075504d4bd0439fd517">getTargetLowering</a>();</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;  <span class="comment">// Avoid setting up the register pressure tracker for small regions to save</span></div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;  <span class="comment">// compile time. As a rough heuristic, only track pressure when the number of</span></div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;  <span class="comment">// schedulable instructions exceeds half the integer register file.</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;  RegionPolicy.ShouldTrackPressure = <span class="keyword">true</span>;</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> VT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>; VT &gt; (<a class="code" href="classunsigned.html">unsigned</a>)<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">MVT::i1</a>; --VT) {</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;    <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">MVT::SimpleValueType</a> LegalIntVT = (<a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">MVT::SimpleValueType</a>)VT;</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;    <span class="keywordflow">if</span> (TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">isTypeLegal</a>(LegalIntVT)) {</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;      <span class="keywordtype">unsigned</span> NIntRegs = <a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>-&gt;RegClassInfo-&gt;getNumAllocatableRegs(</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;        TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a0aba33f2dcf1220173b9d3608fecc3df">getRegClassFor</a>(LegalIntVT));</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;      RegionPolicy.ShouldTrackPressure = NumRegionInstrs &gt; (NIntRegs / 2);</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;    }</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;  }</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;  <span class="comment">// For generic targets, we default to bottom-up, because it&#39;s simpler and more</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;  <span class="comment">// compile-time optimizations have been implemented in that direction.</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;  RegionPolicy.OnlyBottomUp = <span class="keyword">true</span>;</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;</div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;  <span class="comment">// Allow the subtarget to override default policy.</span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;  MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a9cd7c54e0bb13cc01c4e2a4133a40ee4">overrideSchedPolicy</a>(RegionPolicy, NumRegionInstrs);</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;  <span class="comment">// After subtarget overrides, apply command line options.</span></div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;  <span class="keywordflow">if</span> (!EnableRegPressure) {</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;    RegionPolicy.ShouldTrackPressure = <span class="keyword">false</span>;</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;    RegionPolicy.ShouldTrackLaneMasks = <span class="keyword">false</span>;</div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;  }</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;  <span class="comment">// Check -misched-topdown/bottomup can force or unforce scheduling direction.</span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;  <span class="comment">// e.g. -misched-bottomup=false allows scheduling in both directions.</span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!<a class="code" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">ForceTopDown</a> || !<a class="code" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">ForceBottomUp</a>) &amp;&amp;</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;         <span class="stringliteral">&quot;-misched-topdown incompatible with -misched-bottomup&quot;</span>);</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">ForceBottomUp</a>.getNumOccurrences() &gt; 0) {</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;    RegionPolicy.OnlyBottomUp = <a class="code" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">ForceBottomUp</a>;</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;    <span class="keywordflow">if</span> (RegionPolicy.OnlyBottomUp)</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;      RegionPolicy.OnlyTopDown = <span class="keyword">false</span>;</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;  }</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">ForceTopDown</a>.getNumOccurrences() &gt; 0) {</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;    RegionPolicy.OnlyTopDown = <a class="code" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">ForceTopDown</a>;</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;    <span class="keywordflow">if</span> (RegionPolicy.OnlyTopDown)</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;      RegionPolicy.OnlyBottomUp = <span class="keyword">false</span>;</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;  }</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;}</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;</div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#a8329c2fe0a6267d1e0f94dc4aecc5892"> 2795</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#a8329c2fe0a6267d1e0f94dc4aecc5892">GenericScheduler::dumpPolicy</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;  <span class="comment">// Cannot completely remove virtual function even in release mode.</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;GenericScheduler RegionPolicy: &quot;</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;         &lt;&lt; <span class="stringliteral">&quot; ShouldTrackPressure=&quot;</span> &lt;&lt; RegionPolicy.ShouldTrackPressure</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;         &lt;&lt; <span class="stringliteral">&quot; OnlyTopDown=&quot;</span> &lt;&lt; RegionPolicy.OnlyTopDown</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;         &lt;&lt; <span class="stringliteral">&quot; OnlyBottomUp=&quot;</span> &lt;&lt; RegionPolicy.OnlyBottomUp</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;}</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="comment">/// Set IsAcyclicLatencyLimited if the acyclic path is longer than the cyclic</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="comment">/// critical path by more cycles than it takes to drain the instruction buffer.</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="comment">/// We estimate an upper bounds on in-flight instructions as:</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="comment">/// CyclesPerIteration = max( CyclicPath, Loop-Resource-Height )</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="comment">/// InFlightIterations = AcyclicPath / CyclesPerIteration</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="comment">/// InFlightResources = InFlightIterations * LoopResources</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="comment">/// TODO: Check execution resources in addition to IssueCount.</span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#a0aa33f27fbf7be1e7e53512ceb6de885"> 2815</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#a0aa33f27fbf7be1e7e53512ceb6de885">GenericScheduler::checkAcyclicLatency</a>() {</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;  <span class="keywordflow">if</span> (Rem.CyclicCritPath == 0 || Rem.CyclicCritPath &gt;= Rem.CriticalPath)</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;  <span class="comment">// Scaled number of cycles per loop iteration.</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;  <span class="keywordtype">unsigned</span> IterCount =</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;    <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(Rem.CyclicCritPath * SchedModel-&gt;getLatencyFactor(),</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;             Rem.RemIssueCount);</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;  <span class="comment">// Scaled acyclic critical path.</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;  <span class="keywordtype">unsigned</span> AcyclicCount = Rem.CriticalPath * SchedModel-&gt;getLatencyFactor();</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;  <span class="comment">// InFlightCount = (AcyclicPath / IterCycles) * InstrPerLoop</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;  <span class="keywordtype">unsigned</span> InFlightCount =</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;    (AcyclicCount * Rem.RemIssueCount + IterCount-1) / IterCount;</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;  <span class="keywordtype">unsigned</span> BufferLimit =</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;    SchedModel-&gt;getMicroOpBufferSize() * SchedModel-&gt;getMicroOpFactor();</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;  Rem.IsAcyclicLatencyLimited = InFlightCount &gt; BufferLimit;</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;IssueCycles=&quot;</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;             &lt;&lt; Rem.RemIssueCount / SchedModel-&gt;getLatencyFactor() &lt;&lt; <span class="stringliteral">&quot;c &quot;</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;IterCycles=&quot;</span> &lt;&lt; IterCount / SchedModel-&gt;getLatencyFactor()</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;c NumIters=&quot;</span> &lt;&lt; (AcyclicCount + IterCount - 1) / IterCount</div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;             &lt;&lt; <span class="stringliteral">&quot; InFlight=&quot;</span> &lt;&lt; InFlightCount / SchedModel-&gt;getMicroOpFactor()</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;m BufferLim=&quot;</span> &lt;&lt; SchedModel-&gt;getMicroOpBufferSize() &lt;&lt; <span class="stringliteral">&quot;m\n&quot;</span>;</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;      <span class="keywordflow">if</span> (Rem.IsAcyclicLatencyLimited) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  ACYCLIC LATENCY LIMIT\n&quot;</span>);</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;}</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;</div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#ac047246e76df6b86564a6b62c2403aef"> 2843</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#ac047246e76df6b86564a6b62c2403aef">GenericScheduler::registerRoots</a>() {</div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;  Rem.CriticalPath = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>.<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>();</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;  <span class="comment">// Some roots may not feed into ExitSU. Check all of them in case.</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU : Bot.Available) {</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;    <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>() &gt; Rem.CriticalPath)</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;      Rem.CriticalPath = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>();</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;  }</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Critical Path(GS-RR ): &quot;</span> &lt;&lt; Rem.CriticalPath &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a455ac3fd012d8bacf625cd1982bd5a7e">DumpCriticalPathLength</a>) {</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;    <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Critical Path(GS-RR ): &quot;</span> &lt;&lt; Rem.CriticalPath &lt;&lt; <span class="stringliteral">&quot; \n&quot;</span>;</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;  }</div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;  <span class="keywordflow">if</span> (EnableCyclicPath &amp;&amp; SchedModel-&gt;getMicroOpBufferSize() &gt; 0) {</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;    Rem.CyclicCritPath = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a7bb19d3e5b68421bc97c3c4b524e7888">computeCyclicCriticalPath</a>();</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;    checkAcyclicLatency();</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;  }</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;}</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="namespacellvm.html#a62cf34ac18c5612524978166788b5c80"> 2863</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a62cf34ac18c5612524978166788b5c80">tryPressure</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1PressureChange.html">PressureChange</a> &amp;TryP,</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1PressureChange.html">PressureChange</a> &amp;CandP,</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;                 <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;TryCand,</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;                 <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">GenericSchedulerBase::SchedCandidate</a> &amp;Cand,</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;                 <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason,</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;  <span class="comment">// If one candidate decreases and the other increases, go with it.</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;  <span class="comment">// Invalid candidates have UnitInc==0.</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">tryGreater</a>(TryP.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>() &lt; 0, CandP.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>() &lt; 0, TryCand, Cand,</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;                 Reason)) {</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;  }</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;  <span class="comment">// Do not compare the magnitude of pressure changes between top and bottom</span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;  <span class="comment">// boundary.</span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;  <span class="keywordflow">if</span> (Cand.AtTop != TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a>)</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;  <span class="comment">// If both candidates affect the same set in the same boundary, go with the</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;  <span class="comment">// smallest increase.</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;  <span class="keywordtype">unsigned</span> TryPSet = TryP.<a class="code" href="classllvm_1_1PressureChange.html#a2914e3c0dd7cb72d6d1eb4343a0bd6c9">getPSetOrMax</a>();</div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;  <span class="keywordtype">unsigned</span> CandPSet = CandP.<a class="code" href="classllvm_1_1PressureChange.html#a2914e3c0dd7cb72d6d1eb4343a0bd6c9">getPSetOrMax</a>();</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;  <span class="keywordflow">if</span> (TryPSet == CandPSet) {</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">tryLess</a>(TryP.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>(), CandP.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>(), TryCand, Cand,</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;                   Reason);</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;  }</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;  <span class="keywordtype">int</span> TryRank = TryP.<a class="code" href="classllvm_1_1PressureChange.html#a488d33ac015981b0f8e2086fcbd49db2">isValid</a>() ? TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a65dabc53f655ff6dc7ccccf56b80cf74">getRegPressureSetScore</a>(MF, TryPSet) :</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;                                 <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::numeric_limits&lt;int&gt;::max</a>();</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;  <span class="keywordtype">int</span> CandRank = CandP.<a class="code" href="classllvm_1_1PressureChange.html#a488d33ac015981b0f8e2086fcbd49db2">isValid</a>() ? TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a65dabc53f655ff6dc7ccccf56b80cf74">getRegPressureSetScore</a>(MF, CandPSet) :</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;                                   <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::numeric_limits&lt;int&gt;::max</a>();</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;  <span class="comment">// If the candidates are decreasing pressure, reverse priority.</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;  <span class="keywordflow">if</span> (TryP.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>() &lt; 0)</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(TryRank, CandRank);</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">tryGreater</a>(TryRank, CandRank, TryCand, Cand, Reason);</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;}</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;</div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b"> 2902</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b">getWeakLeft</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> isTop) {</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;  <span class="keywordflow">return</span> (isTop) ? SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ab9e02660290b9557b547b57870133467">WeakPredsLeft</a> : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae75d620ee809eaf50970a833f4a3ace9">WeakSuccsLeft</a>;</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;}</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="comment">/// Minimize physical register live ranges. Regalloc wants them adjacent to</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="comment">/// their physreg def/use.</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="comment">/// FIXME: This is an unnecessary check on the critical path. Most are root/leaf</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="comment">/// copies which can be prescheduled. The rest (e.g. x86 MUL) could be bundled</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="comment">/// with the operation that produces or consumes the physreg. We&#39;ll do this when</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="comment">/// regalloc has support for parallel copies.</span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="namespacellvm.html#afb4b9423201406d79ba16481c90cb6cb"> 2913</a></span>&#160;<span class="comment"></span><span class="keywordtype">int</span> <a class="code" href="namespacellvm.html#afb4b9423201406d79ba16481c90cb6cb">biasPhysReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> isTop) {</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;</div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>()) {</div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;    <span class="keywordtype">unsigned</span> ScheduledOper = isTop ? 1 : 0;</div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;    <span class="keywordtype">unsigned</span> UnscheduledOper = isTop ? 0 : 1;</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;    <span class="comment">// If we have already scheduled the physreg produce/consumer, immediately</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;    <span class="comment">// schedule the copy.</span></div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ScheduledOper).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;      <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;    <span class="comment">// If the physreg is at the boundary, defer it. Otherwise schedule it</span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;    <span class="comment">// immediately to free the dependent. We can hoist the copy later.</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;    <span class="keywordtype">bool</span> AtBoundary = isTop ? !SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">NumSuccsLeft</a> : !SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">NumPredsLeft</a>;</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(UnscheduledOper).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;      <span class="keywordflow">return</span> AtBoundary ? -1 : 1;</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;  }</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abec39b9fa59dac3c090092213bfc61c6">isMoveImmediate</a>()) {</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;    <span class="comment">// If we have a move immediate and all successors have been assigned, bias</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;    <span class="comment">// towards scheduling this later. Make sure all register defs are to</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;    <span class="comment">// physical registers.</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;    <span class="keywordtype">bool</span> DoBias = <span class="keyword">true</span>;</div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aae3faf8229869864f829df28a14b79a2">defs</a>()) {</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg() &amp;&amp; !<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.getReg())) {</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;        DoBias = <span class="keyword">false</span>;</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;      }</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;    }</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;</div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;    <span class="keywordflow">if</span> (DoBias)</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;      <span class="keywordflow">return</span> isTop ? -1 : 1;</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;  }</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;}</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;</div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#ab0d12eb20352f092840f7f8df60abe26"> 2950</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#ab0d12eb20352f092840f7f8df60abe26">GenericScheduler::initCandidate</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU,</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;                                     <span class="keywordtype">bool</span> AtTop,</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker,</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;                                     <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;TempTracker) {</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;  Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> = SU;</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;  Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a> = AtTop;</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;  <span class="keywordflow">if</span> (DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">isTrackingPressure</a>()) {</div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;    <span class="keywordflow">if</span> (AtTop) {</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;      TempTracker.<a class="code" href="classllvm_1_1RegPressureTracker.html#a972fa38378a3d49a9bb48ca584621438">getMaxDownwardPressureDelta</a>(</div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;        Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>(),</div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;        Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>,</div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;        DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a182e6f52457bd2fbe2644fd0157378bd">getRegionCriticalPSets</a>(),</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;        DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a5a618dd1729d8f46e2dd64095f891cea">getRegPressure</a>().<a class="code" href="structllvm_1_1RegisterPressure.html#af444f3c79d12bb654d6477d629cbe7c0">MaxSetPressure</a>);</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ad7649adad973f341b72103836b310042">VerifyScheduling</a>) {</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;        TempTracker.<a class="code" href="classllvm_1_1RegPressureTracker.html#a41a3118fb6bd46e397256b3c9794b61c">getMaxUpwardPressureDelta</a>(</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;          Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>(),</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;          &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#aec3a207144e92605c097cfddfc1ea1b4">getPressureDiff</a>(Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>),</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;          Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>,</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;          DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a182e6f52457bd2fbe2644fd0157378bd">getRegionCriticalPSets</a>(),</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;          DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a5a618dd1729d8f46e2dd64095f891cea">getRegPressure</a>().<a class="code" href="structllvm_1_1RegisterPressure.html#af444f3c79d12bb654d6477d629cbe7c0">MaxSetPressure</a>);</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;        RPTracker.<a class="code" href="classllvm_1_1RegPressureTracker.html#af7a0688faef62284ad684e70f342b3da">getUpwardPressureDelta</a>(</div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;          Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>(),</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;          DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#aec3a207144e92605c097cfddfc1ea1b4">getPressureDiff</a>(Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>),</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;          Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>,</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;          DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a182e6f52457bd2fbe2644fd0157378bd">getRegionCriticalPSets</a>(),</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;          DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a5a618dd1729d8f46e2dd64095f891cea">getRegPressure</a>().<a class="code" href="structllvm_1_1RegisterPressure.html#af444f3c79d12bb654d6477d629cbe7c0">MaxSetPressure</a>);</div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;      }</div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;    }</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;  }</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<span class="keywordflow">if</span> (Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">Excess</a>.<a class="code" href="classllvm_1_1PressureChange.html#a488d33ac015981b0f8e2086fcbd49db2">isValid</a>()) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;  Try  SU(&quot;</span> &lt;&lt; Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) &quot;</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;             &lt;&lt; <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getRegPressureSetName(Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">Excess</a>.<a class="code" href="classllvm_1_1PressureChange.html#ad47247ae6eaa7104e4d4ef6e002840f9">getPSet</a>()) &lt;&lt; <span class="stringliteral">&quot;:&quot;</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;             &lt;&lt; Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">Excess</a>.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;}</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="comment">/// Apply a set of heuristics to a new candidate. Heuristics are currently</span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="comment">/// hierarchical. This may be more efficient than a graduated cost model because</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="comment">/// we don&#39;t need to evaluate all aspects of the model for each node in the</span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="comment">/// queue. But it&#39;s really done to make the heuristics easier to debug and</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="comment">/// statistically analyze.</span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="comment">/// \param Cand provides the policy and current best candidate.</span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment">/// \param TryCand refers to the next SUnit candidate, otherwise uninitialized.</span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="comment">/// \param Zone describes the scheduled zone that we are extending, or nullptr</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="comment"></span><span class="comment">//              if Cand is from a different zone than TryCand.</span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#a86daa2196d1142e51ae46f49b1bc0000"> 2997</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#a86daa2196d1142e51ae46f49b1bc0000">GenericScheduler::tryCandidate</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand,</div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;                                    <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;TryCand,</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;                                    <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> *Zone)<span class="keyword"> const </span>{</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;  <span class="comment">// Initialize the candidate if needed.</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;  <span class="keywordflow">if</span> (!Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#acdc733638a93dca6bb0eb290ec896271">isValid</a>()) {</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;    TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">NodeOrder</a>;</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;  }</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;  <span class="comment">// Bias PhysReg Defs and copies to their uses and defined respectively.</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">tryGreater</a>(<a class="code" href="namespacellvm.html#afb4b9423201406d79ba16481c90cb6cb">biasPhysReg</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>, TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a>),</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;                 <a class="code" href="namespacellvm.html#afb4b9423201406d79ba16481c90cb6cb">biasPhysReg</a>(Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>, Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a>), TryCand, Cand, PhysReg))</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;  <span class="comment">// Avoid exceeding the target&#39;s limit.</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;  <span class="keywordflow">if</span> (DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">isTrackingPressure</a>() &amp;&amp; <a class="code" href="namespacellvm.html#a62cf34ac18c5612524978166788b5c80">tryPressure</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">Excess</a>,</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;                                               Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">Excess</a>,</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;                                               TryCand, Cand, RegExcess, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;                                               DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>))</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;  <span class="comment">// Avoid increasing the max critical pressure in the scheduled region.</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;  <span class="keywordflow">if</span> (DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">isTrackingPressure</a>() &amp;&amp; <a class="code" href="namespacellvm.html#a62cf34ac18c5612524978166788b5c80">tryPressure</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#a277da5755f2b30ebcebdba51d0de1acf">CriticalMax</a>,</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;                                               Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#a277da5755f2b30ebcebdba51d0de1acf">CriticalMax</a>,</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;                                               TryCand, Cand, RegCritical, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;                                               DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>))</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;  <span class="comment">// We only compare a subset of features when comparing nodes between</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;  <span class="comment">// Top and Bottom boundary. Some properties are simply incomparable, in many</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;  <span class="comment">// other instances we should only override the other boundary if something</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;  <span class="comment">// is a clear good pick on one boundary. Skip heuristics that are more</span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;  <span class="comment">// &quot;tie-breaking&quot; in nature.</span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;  <span class="keywordtype">bool</span> SameBoundary = Zone != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;  <span class="keywordflow">if</span> (SameBoundary) {</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;    <span class="comment">// For loops that are acyclic path limited, aggressively schedule for</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;    <span class="comment">// latency. Within an single cycle, whenever CurrMOps &gt; 0, allow normal</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;    <span class="comment">// heuristics to take precedence.</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;    <span class="keywordflow">if</span> (Rem.IsAcyclicLatencyLimited &amp;&amp; !Zone-&gt;<a class="code" href="classllvm_1_1SchedBoundary.html#ac984b92ac3a64875c7f2908ef617584d">getCurrMOps</a>() &amp;&amp;</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;        <a class="code" href="namespacellvm.html#a8c9a83bf7b5f6e85f215ff07a31e0fbe">tryLatency</a>(TryCand, Cand, *Zone))</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;    <span class="comment">// Prioritize instructions that read unbuffered resources by stall cycles.</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">tryLess</a>(Zone-&gt;<a class="code" href="classllvm_1_1SchedBoundary.html#a4a674627365b72b17a9b2e0a99d40ce1">getLatencyStallCycles</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>),</div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;                Zone-&gt;<a class="code" href="classllvm_1_1SchedBoundary.html#a4a674627365b72b17a9b2e0a99d40ce1">getLatencyStallCycles</a>(Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>), TryCand, Cand, Stall))</div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;  }</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;  <span class="comment">// Keep clustered nodes together to encourage downstream peephole</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;  <span class="comment">// optimizations which may reduce resource requirements.</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;  <span class="comment">// This is a best effort to set things up for a post-RA pass. Optimizations</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;  <span class="comment">// like generating loads of multiple registers should ideally be done within</span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;  <span class="comment">// the scheduler pass by combining the loads during DAG postprocessing.</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *CandNextClusterSU =</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;    Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a> ? DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ae8a7d2f5a351f2a80d6bc781d32b1dae">getNextClusterSucc</a>() : DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a87100b77d9d1f05bdbd1465e9146fb6d">getNextClusterPred</a>();</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *TryCandNextClusterSU =</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;    TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a> ? DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ae8a7d2f5a351f2a80d6bc781d32b1dae">getNextClusterSucc</a>() : DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a87100b77d9d1f05bdbd1465e9146fb6d">getNextClusterPred</a>();</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">tryGreater</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> == TryCandNextClusterSU,</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;                 Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> == CandNextClusterSU,</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;                 TryCand, Cand, Cluster))</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;  <span class="keywordflow">if</span> (SameBoundary) {</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;    <span class="comment">// Weak edges are for clustering and other constraints.</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">tryLess</a>(<a class="code" href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b">getWeakLeft</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>, TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a>),</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;                <a class="code" href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b">getWeakLeft</a>(Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>, Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a>),</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;                TryCand, Cand, Weak))</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;  }</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;  <span class="comment">// Avoid increasing the max pressure of the entire region.</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;  <span class="keywordflow">if</span> (DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">isTrackingPressure</a>() &amp;&amp; <a class="code" href="namespacellvm.html#a62cf34ac18c5612524978166788b5c80">tryPressure</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#a589e1a7e9a8a095d8d01ff8ba32b3d14">CurrentMax</a>,</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;                                               Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#a589e1a7e9a8a095d8d01ff8ba32b3d14">CurrentMax</a>,</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;                                               TryCand, Cand, RegMax, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;                                               DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>))</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;  <span class="keywordflow">if</span> (SameBoundary) {</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;    <span class="comment">// Avoid critical resource consumption and balance the schedule.</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;    TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a47cc8c89db10ac27483585cd61cf4f91">initResourceDelta</a>(DAG, SchedModel);</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">tryLess</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">CritResources</a>, Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">CritResources</a>,</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;                TryCand, Cand, ResourceReduce))</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">tryGreater</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">DemandedResources</a>,</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;                   Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">DemandedResources</a>,</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;                   TryCand, Cand, ResourceDemand))</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;    <span class="comment">// Avoid serializing long latency dependence chains.</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;    <span class="comment">// For acyclic path limited loops, latency was already checked above.</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;    <span class="keywordflow">if</span> (!RegionPolicy.DisableLatencyHeuristic &amp;&amp; TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">Policy</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">ReduceLatency</a> &amp;&amp;</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;        !Rem.IsAcyclicLatencyLimited &amp;&amp; <a class="code" href="namespacellvm.html#a8c9a83bf7b5f6e85f215ff07a31e0fbe">tryLatency</a>(TryCand, Cand, *Zone))</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;    <span class="comment">// Fall through to original instruction order.</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;    <span class="keywordflow">if</span> ((Zone-&gt;<a class="code" href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">isTop</a>() &amp;&amp; TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt; Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>)</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;        || (!Zone-&gt;<a class="code" href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">isTop</a>() &amp;&amp; TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt; Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>)) {</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;      TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">NodeOrder</a>;</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;    }</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;  }</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;}</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="comment">/// Pick the best candidate from the queue.</span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="comment">/// TODO: getMaxPressureDelta results can be mostly cached for each SUnit during</span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="comment">/// DAG building. To adjust for the current scheduling location we need to</span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="comment">/// maintain the number of vreg uses remaining to be top-scheduled.</span></div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#ad9779ec3011b4547f9a509af82d87a6e"> 3105</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#ad9779ec3011b4547f9a509af82d87a6e">GenericScheduler::pickNodeFromQueue</a>(<a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;Zone,</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;ZonePolicy,</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker,</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;                                         <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand) {</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;  <span class="comment">// getMaxPressureDelta temporarily modifies the tracker.</span></div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;  <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;TempTracker = <span class="keyword">const_cast&lt;</span><a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&amp;<span class="keyword">&gt;</span>(RPTracker);</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q = Zone.<a class="code" href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">Available</a>;</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU : Q) {</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;    <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> TryCand(ZonePolicy);</div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;    initCandidate(TryCand, SU, Zone.<a class="code" href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">isTop</a>(), RPTracker, TempTracker);</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;    <span class="comment">// Pass SchedBoundary only when comparing nodes from the same boundary.</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;    <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> *ZoneArg = Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a> == TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a> ? &amp;Zone : <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;    tryCandidate(Cand, TryCand, ZoneArg);</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;    <span class="keywordflow">if</span> (TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>) {</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;      <span class="comment">// Initialize resource delta if needed in case future heuristics query it.</span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;      <span class="keywordflow">if</span> (TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a> == <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">SchedResourceDelta</a>())</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;        TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a47cc8c89db10ac27483585cd61cf4f91">initResourceDelta</a>(DAG, SchedModel);</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;      Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a294e77c4f7245940981e5e259045c7c0">setBest</a>(TryCand);</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(traceCandidate(Cand));</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;    }</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;  }</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;}</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="comment">/// Pick the best candidate node from either the top or bottom queue.</span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#aef82bce77971408815c3b90979188d1e"> 3131</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1GenericScheduler.html#aef82bce77971408815c3b90979188d1e">GenericScheduler::pickNodeBidirectional</a>(<span class="keywordtype">bool</span> &amp;IsTopNode) {</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;  <span class="comment">// Schedule as far as possible in the direction of no choice. This is most</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;  <span class="comment">// efficient, but also provides the best heuristics for CriticalPSets.</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = Bot.pickOnlyChoice()) {</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;    IsTopNode = <span class="keyword">false</span>;</div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;    <a class="code" href="MachineScheduler_8cpp.html#a14c35b53586841aad69751a52b7d358a">tracePick</a>(Only1, <span class="keyword">false</span>);</div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;    <span class="keywordflow">return</span> SU;</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;  }</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = Top.pickOnlyChoice()) {</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;    IsTopNode = <span class="keyword">true</span>;</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;    <a class="code" href="MachineScheduler_8cpp.html#a14c35b53586841aad69751a52b7d358a">tracePick</a>(Only1, <span class="keyword">true</span>);</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;    <span class="keywordflow">return</span> SU;</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;  }</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;  <span class="comment">// Set the bottom-up policy based on the state of the current bottom zone and</span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;  <span class="comment">// the instructions outside the zone, including the top zone.</span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;  <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> BotPolicy;</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;  setPolicy(BotPolicy, <span class="comment">/*IsPostRA=*/</span><span class="keyword">false</span>, Bot, &amp;Top);</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;  <span class="comment">// Set the top-down policy based on the state of the current top zone and</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;  <span class="comment">// the instructions outside the zone, including the bottom zone.</span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;  <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> TopPolicy;</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;  setPolicy(TopPolicy, <span class="comment">/*IsPostRA=*/</span><span class="keyword">false</span>, Top, &amp;Bot);</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;  <span class="comment">// See if BotCand is still valid (because we previously scheduled from Top).</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Picking from Bot:\n&quot;</span>);</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;  <span class="keywordflow">if</span> (!BotCand.isValid() || BotCand.SU-&gt;isScheduled ||</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;      BotCand.Policy != BotPolicy) {</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;    BotCand.reset(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a>());</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;    pickNodeFromQueue(Bot, BotPolicy, DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a8742ed4740b887868143aa8a64b9f4ce">getBotRPTracker</a>(), BotCand);</div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BotCand.Reason != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;failed to find the first candidate&quot;</span>);</div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(traceCandidate(BotCand));</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ad7649adad973f341b72103836b310042">VerifyScheduling</a>) {</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;      <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> TCand;</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;      TCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a361fa10c095c303e093021c6a1d04e75">reset</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a>());</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;      pickNodeFromQueue(Bot, BotPolicy, DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a8742ed4740b887868143aa8a64b9f4ce">getBotRPTracker</a>(), TCand);</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> == BotCand.SU &amp;&amp;</div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;             <span class="stringliteral">&quot;Last pick result should correspond to re-picking right now&quot;</span>);</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;    }</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;  }</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;  <span class="comment">// Check if the top Q has a better candidate.</span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Picking from Top:\n&quot;</span>);</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;  <span class="keywordflow">if</span> (!TopCand.isValid() || TopCand.SU-&gt;isScheduled ||</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;      TopCand.Policy != TopPolicy) {</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;    TopCand.reset(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a>());</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;    pickNodeFromQueue(Top, TopPolicy, DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#ad811abbb60a7c33b42b51b3a1fd9d26b">getTopRPTracker</a>(), TopCand);</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TopCand.Reason != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;failed to find the first candidate&quot;</span>);</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(traceCandidate(TopCand));</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ad7649adad973f341b72103836b310042">VerifyScheduling</a>) {</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;      <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> TCand;</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;      TCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a361fa10c095c303e093021c6a1d04e75">reset</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a>());</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;      pickNodeFromQueue(Top, TopPolicy, DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#ad811abbb60a7c33b42b51b3a1fd9d26b">getTopRPTracker</a>(), TCand);</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> == TopCand.SU &amp;&amp;</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;           <span class="stringliteral">&quot;Last pick result should correspond to re-picking right now&quot;</span>);</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;    }</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;  }</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;  <span class="comment">// Pick best from BotCand and TopCand.</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BotCand.isValid());</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TopCand.isValid());</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;  <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> Cand = BotCand;</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;  TopCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>;</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;  tryCandidate(Cand, TopCand, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;  <span class="keywordflow">if</span> (TopCand.Reason != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>) {</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;    Cand.setBest(TopCand);</div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(traceCandidate(Cand));</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;  }</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;  IsTopNode = Cand.AtTop;</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;  <a class="code" href="MachineScheduler_8cpp.html#a14c35b53586841aad69751a52b7d358a">tracePick</a>(Cand);</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;  <span class="keywordflow">return</span> Cand.SU;</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;}</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="comment">/// Pick the best node to balance the schedule. Implements MachineSchedStrategy.</span></div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#ad4cc558b6cbcc4e9cea5df915c197e14"> 3210</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1GenericScheduler.html#ad4cc558b6cbcc4e9cea5df915c197e14">GenericScheduler::pickNode</a>(<span class="keywordtype">bool</span> &amp;IsTopNode) {</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;  <span class="keywordflow">if</span> (DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a5bcc40c244c6a33d738b3e4f1d490ca3">top</a>() == DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a70e4bd877aac0a63c10463277c9a52c5">bottom</a>()) {</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Top.Available.empty() &amp;&amp; Top.Pending.empty() &amp;&amp;</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;           Bot.Available.empty() &amp;&amp; Bot.Pending.empty() &amp;&amp; <span class="stringliteral">&quot;ReadyQ garbage&quot;</span>);</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;  }</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU;</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;    <span class="keywordflow">if</span> (RegionPolicy.OnlyTopDown) {</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;      SU = Top.pickOnlyChoice();</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;      <span class="keywordflow">if</span> (!SU) {</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;        <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> NoPolicy;</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;        TopCand.reset(NoPolicy);</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;        pickNodeFromQueue(Top, NoPolicy, DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#ad811abbb60a7c33b42b51b3a1fd9d26b">getTopRPTracker</a>(), TopCand);</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TopCand.Reason != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;failed to find a candidate&quot;</span>);</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;        <a class="code" href="MachineScheduler_8cpp.html#a14c35b53586841aad69751a52b7d358a">tracePick</a>(TopCand);</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;        SU = TopCand.SU;</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;      }</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;      IsTopNode = <span class="keyword">true</span>;</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RegionPolicy.OnlyBottomUp) {</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;      SU = Bot.pickOnlyChoice();</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;      <span class="keywordflow">if</span> (!SU) {</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;        <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> NoPolicy;</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;        BotCand.reset(NoPolicy);</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;        pickNodeFromQueue(Bot, NoPolicy, DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a8742ed4740b887868143aa8a64b9f4ce">getBotRPTracker</a>(), BotCand);</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BotCand.Reason != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;failed to find a candidate&quot;</span>);</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;        <a class="code" href="MachineScheduler_8cpp.html#a14c35b53586841aad69751a52b7d358a">tracePick</a>(BotCand);</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;        SU = BotCand.SU;</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;      }</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;      IsTopNode = <span class="keyword">false</span>;</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;      SU = pickNodeBidirectional(IsTopNode);</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;    }</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;  } <span class="keywordflow">while</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>);</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;  <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae0b8da4dfde85d4ddc32359ca52dc493">isTopReady</a>())</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;    Top.removeReady(SU);</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;  <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ac198a5fb130b4c09836ba20e01b4290d">isBottomReady</a>())</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;    Bot.removeReady(SU);</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Scheduling SU(&quot;</span> &lt;&lt; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) &quot;</span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;                    &lt;&lt; *SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>());</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;  <span class="keywordflow">return</span> SU;</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;}</div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;</div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#ad04f609cdff2331741525e5328836598"> 3255</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#ad04f609cdff2331741525e5328836598">GenericScheduler::reschedulePhysReg</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> isTop) {</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPos = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;  <span class="keywordflow">if</span> (!isTop)</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;    ++InsertPos;</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDep&gt;</a> &amp;Deps = isTop ? SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a> : SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>;</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;  <span class="comment">// Find already scheduled copies with a single physreg dependence and move</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;  <span class="comment">// them just above the scheduled instruction.</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SDep.html">SDep</a> &amp;Dep : Deps) {</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;    <span class="keywordflow">if</span> (Dep.getKind() != <a class="code" href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a> ||</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;        !<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Dep.getReg()))</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *DepSU = Dep.getSUnit();</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;    <span class="keywordflow">if</span> (isTop ? DepSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.size() &gt; 1 : DepSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.size() &gt; 1)</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Copy = DepSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>();</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;    <span class="keywordflow">if</span> (!Copy-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>() &amp;&amp; !Copy-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#abec39b9fa59dac3c090092213bfc61c6">isMoveImmediate</a>())</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;  Rescheduling physreg copy &quot;</span>;</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;               DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a>(*Dep.getSUnit()));</div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;    DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a2209b15a069023499cc665b373e67703">moveInstruction</a>(Copy, InsertPos);</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;  }</div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;}</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="comment">/// Update the scheduler&#39;s state after scheduling a node. This is the same node</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="comment">/// that was just returned by pickNode(). However, ScheduleDAGMILive needs to</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="comment">/// update it&#39;s state based on the current cycle before MachineSchedStrategy</span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="comment">/// does.</span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="comment">/// FIXME: Eventually, we may bundle physreg copies rather than rescheduling</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="comment">/// them here. See comments in biasPhysReg.</span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="classllvm_1_1GenericScheduler.html#adf574ab3455d7292bed998d8ba50bfeb"> 3286</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GenericScheduler.html#adf574ab3455d7292bed998d8ba50bfeb">GenericScheduler::schedNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) {</div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;  <span class="keywordflow">if</span> (IsTopNode) {</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;    SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a> = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a>, Top.getCurrCycle());</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;    Top.bumpNode(SU);</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;    <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#adc4d8df3725fd70ffbaffeead756025c">hasPhysRegUses</a>)</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;      reschedulePhysReg(SU, <span class="keyword">true</span>);</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;    SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">BotReadyCycle</a> = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">BotReadyCycle</a>, Bot.getCurrCycle());</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;    Bot.bumpNode(SU);</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;    <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a9d9a8b8d5225f85cecbbada4ce4406b0">hasPhysRegDefs</a>)</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;      reschedulePhysReg(SU, <span class="keyword">false</span>);</div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;  }</div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;}</div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="comment">/// Create the standard converging machine scheduler. This will be used as the</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="comment">/// default scheduler if the target does not set a default.</span></div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="namespacellvm.html#a5365898dd1deb10d065e288a2babd511"> 3302</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> *<a class="code" href="namespacellvm.html#a5365898dd1deb10d065e288a2babd511">llvm::createGenericSchedLive</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> *DAG =</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;      <span class="keyword">new</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>(C, std::make_unique&lt;GenericScheduler&gt;(C));</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;  <span class="comment">// Register DAG post-processors.</span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;  <span class="comment">// FIXME: extend the mutation API to allow earlier mutations to instantiate</span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;  <span class="comment">// data and pass it to later mutations. Have a single mutation that gathers</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;  <span class="comment">// the interesting nodes in one pass.</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;  DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a>(<a class="code" href="namespacellvm.html#ae82d653cf862c571ba16050a19426458">createCopyConstrainDAGMutation</a>(DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a>, DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>));</div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;  <span class="keywordflow">return</span> DAG;</div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;}</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;</div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#a54e32c6752c02fe5f1b8eaa19ff804b6"> 3314</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *<a class="code" href="MachineScheduler_8cpp.html#a54e32c6752c02fe5f1b8eaa19ff804b6">createConveringSched</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a5365898dd1deb10d065e288a2babd511">createGenericSchedLive</a>(C);</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;}</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<a class="code" href="MachineScheduler_8cpp.html#a0d939d3bcedb27e172fb515f8e944f47">GenericSchedRegistry</a>(<span class="stringliteral">&quot;converge&quot;</span>, <span class="stringliteral">&quot;Standard converging scheduler.&quot;</span>,</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;                     <a class="code" href="MachineScheduler_8cpp.html#a54e32c6752c02fe5f1b8eaa19ff804b6">createConveringSched</a>);</div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;</div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="comment">// PostGenericScheduler - Generic PostRA implementation of MachineSchedStrategy.</span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;</div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#a744ad04adf5ae507a33542ec18b0d97f"> 3326</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#a744ad04adf5ae507a33542ec18b0d97f">PostGenericScheduler::initialize</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5ada09b995722faae2fac3dacfddd27999">Dag</a>) {</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;  DAG = <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5ada09b995722faae2fac3dacfddd27999">Dag</a>;</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;  SchedModel = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a1284eca54a89002a4b67f4dfe490736b">getSchedModel</a>();</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;  <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>;</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;  Rem.init(DAG, SchedModel);</div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;  Top.init(DAG, SchedModel, &amp;Rem);</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;  BotRoots.clear();</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;  <span class="comment">// Initialize the HazardRecognizers. If itineraries don&#39;t exist, are empty,</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;  <span class="comment">// or are disabled, then these HazardRecs will be disabled.</span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *Itin = SchedModel-&gt;getInstrItineraries();</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;  <span class="keywordflow">if</span> (!Top.HazardRec) {</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;    Top.HazardRec =</div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;        DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>()-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a5da941cb7cfe3ae9b3dae1f5caac8b78">CreateTargetMIHazardRecognizer</a>(</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;            Itin, DAG);</div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;  }</div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;}</div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;</div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#aee5ca47cbb46d1237ce496179411b03e"> 3345</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#aee5ca47cbb46d1237ce496179411b03e">PostGenericScheduler::registerRoots</a>() {</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;  Rem.CriticalPath = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>.<a class="code" href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">getDepth</a>();</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;  <span class="comment">// Some roots may not feed into ExitSU. Check all of them in case.</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU : BotRoots) {</div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;    <span class="keywordflow">if</span> (SU-&gt;getDepth() &gt; Rem.CriticalPath)</div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;      Rem.CriticalPath = SU-&gt;getDepth();</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;  }</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Critical Path: (PGS-RR) &quot;</span> &lt;&lt; Rem.CriticalPath &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a455ac3fd012d8bacf625cd1982bd5a7e">DumpCriticalPathLength</a>) {</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;    <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Critical Path(PGS-RR ): &quot;</span> &lt;&lt; Rem.CriticalPath &lt;&lt; <span class="stringliteral">&quot; \n&quot;</span>;</div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;  }</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;}</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="comment">/// Apply a set of heuristics to a new candidate for PostRA scheduling.</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="comment">/// \param Cand provides the policy and current best candidate.</span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment">/// \param TryCand refers to the next SUnit candidate, otherwise uninitialized.</span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#ad9f7d64df62c7391f08ec630ea104e71"> 3363</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#ad9f7d64df62c7391f08ec630ea104e71">PostGenericScheduler::tryCandidate</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand,</div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;                                        <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;TryCand) {</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;  <span class="comment">// Initialize the candidate if needed.</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;  <span class="keywordflow">if</span> (!Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#acdc733638a93dca6bb0eb290ec896271">isValid</a>()) {</div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;    TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">NodeOrder</a>;</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;  }</div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;  <span class="comment">// Prioritize instructions that read unbuffered resources by stall cycles.</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">tryLess</a>(Top.getLatencyStallCycles(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>),</div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;              Top.getLatencyStallCycles(Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>), TryCand, Cand, Stall))</div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;</div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;  <span class="comment">// Keep clustered nodes together.</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">tryGreater</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> == DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ae8a7d2f5a351f2a80d6bc781d32b1dae">getNextClusterSucc</a>(),</div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;                 Cand.SU == DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ae8a7d2f5a351f2a80d6bc781d32b1dae">getNextClusterSucc</a>(),</div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;                 TryCand, Cand, Cluster))</div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;</div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;  <span class="comment">// Avoid critical resource consumption and balance the schedule.</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">tryLess</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">CritResources</a>, Cand.ResDelta.CritResources,</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;              TryCand, Cand, ResourceReduce))</div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">tryGreater</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">DemandedResources</a>,</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;                 Cand.ResDelta.DemandedResources,</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;                 TryCand, Cand, ResourceDemand))</div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;</div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;  <span class="comment">// Avoid serializing long latency dependence chains.</span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;  <span class="keywordflow">if</span> (Cand.Policy.ReduceLatency &amp;&amp; <a class="code" href="namespacellvm.html#a8c9a83bf7b5f6e85f215ff07a31e0fbe">tryLatency</a>(TryCand, Cand, Top)) {</div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;  }</div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;</div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;  <span class="comment">// Fall through to original instruction order.</span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;  <span class="keywordflow">if</span> (TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt; Cand.SU-&gt;NodeNum)</div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;    TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">NodeOrder</a>;</div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;}</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;</div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#ac0ed66e777f4e48ebe10a98a82db746b"> 3401</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#ac0ed66e777f4e48ebe10a98a82db746b">PostGenericScheduler::pickNodeFromQueue</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand) {</div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q = Top.Available;</div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU : Q) {</div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;    <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> TryCand(Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">Policy</a>);</div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;    TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> = SU;</div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;    TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;    TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a47cc8c89db10ac27483585cd61cf4f91">initResourceDelta</a>(DAG, SchedModel);</div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;    tryCandidate(Cand, TryCand);</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;    <span class="keywordflow">if</span> (TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a>) {</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;      Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a294e77c4f7245940981e5e259045c7c0">setBest</a>(TryCand);</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(traceCandidate(Cand));</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;    }</div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;  }</div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;}</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="comment">/// Pick the next node to schedule.</span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#af8a37b0efa51cfd3f6b4729e3298de7f"> 3417</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1PostGenericScheduler.html#af8a37b0efa51cfd3f6b4729e3298de7f">PostGenericScheduler::pickNode</a>(<span class="keywordtype">bool</span> &amp;IsTopNode) {</div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;  <span class="keywordflow">if</span> (DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a5bcc40c244c6a33d738b3e4f1d490ca3">top</a>() == DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a70e4bd877aac0a63c10463277c9a52c5">bottom</a>()) {</div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Top.Available.empty() &amp;&amp; Top.Pending.empty() &amp;&amp; <span class="stringliteral">&quot;ReadyQ garbage&quot;</span>);</div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;  }</div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU;</div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;    SU = Top.pickOnlyChoice();</div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;    <span class="keywordflow">if</span> (SU) {</div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;      <a class="code" href="MachineScheduler_8cpp.html#a14c35b53586841aad69751a52b7d358a">tracePick</a>(Only1, <span class="keyword">true</span>);</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;      <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> NoPolicy;</div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;      <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> TopCand(NoPolicy);</div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;      <span class="comment">// Set the top-down policy based on the state of the current top zone and</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;      <span class="comment">// the instructions outside the zone, including the bottom zone.</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;      setPolicy(TopCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">Policy</a>, <span class="comment">/*IsPostRA=*/</span><span class="keyword">true</span>, Top, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;      pickNodeFromQueue(TopCand);</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TopCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;failed to find a candidate&quot;</span>);</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;      <a class="code" href="MachineScheduler_8cpp.html#a14c35b53586841aad69751a52b7d358a">tracePick</a>(TopCand);</div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;      SU = TopCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>;</div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;    }</div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;  } <span class="keywordflow">while</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>);</div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;</div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;  IsTopNode = <span class="keyword">true</span>;</div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;  Top.removeReady(SU);</div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;</div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Scheduling SU(&quot;</span> &lt;&lt; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) &quot;</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;                    &lt;&lt; *SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>());</div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;  <span class="keywordflow">return</span> SU;</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;}</div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="comment">/// Called after ScheduleDAGMI has scheduled an instruction and updated</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="comment">/// scheduled/remaining flags in the DAG nodes.</span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="classllvm_1_1PostGenericScheduler.html#a19c13266ab002ad2ce608573c4d2c98e"> 3450</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#a19c13266ab002ad2ce608573c4d2c98e">PostGenericScheduler::schedNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode) {</div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;  SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a> = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">TopReadyCycle</a>, Top.getCurrCycle());</div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;  Top.bumpNode(SU);</div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;}</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;</div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="namespacellvm.html#aa2f0c2f2a077d67dc0bcb24bc31e3b05"> 3455</a></span>&#160;<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *<a class="code" href="namespacellvm.html#aa2f0c2f2a077d67dc0bcb24bc31e3b05">llvm::createGenericSchedPostRA</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>(C, std::make_unique&lt;PostGenericScheduler&gt;(C),</div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;                           <span class="comment">/*RemoveKillFlags=*/</span><span class="keyword">true</span>);</div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;}</div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="comment">// ILP Scheduler. Currently for experimental analysis of heuristics.</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;</div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment">/// Order nodes by the ILP metric.</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="comment"></span><span class="keyword">struct </span>ILPOrder {</div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *DFSResult = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> *ScheduledTrees = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;  <span class="keywordtype">bool</span> MaximizeILP;</div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;</div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;  ILPOrder(<span class="keywordtype">bool</span> MaxILP) : MaximizeILP(MaxILP) {}</div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="comment">  /// Apply a less-than relation on node priority.</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="comment">  /// (Return true if A comes after B in the Q.)</span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> operator()(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *A, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;    <span class="keywordtype">unsigned</span> SchedTreeA = DFSResult-&gt;<a class="code" href="classllvm_1_1SchedDFSResult.html#a2b2b597b59be28845565af32824bc8ed">getSubtreeID</a>(A);</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;    <span class="keywordtype">unsigned</span> SchedTreeB = DFSResult-&gt;<a class="code" href="classllvm_1_1SchedDFSResult.html#a2b2b597b59be28845565af32824bc8ed">getSubtreeID</a>(B);</div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;    <span class="keywordflow">if</span> (SchedTreeA != SchedTreeB) {</div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;      <span class="comment">// Unscheduled trees have lower priority.</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;      <span class="keywordflow">if</span> (ScheduledTrees-&gt;<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(SchedTreeA) != ScheduledTrees-&gt;<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(SchedTreeB))</div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;        <span class="keywordflow">return</span> ScheduledTrees-&gt;<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(SchedTreeB);</div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;</div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;      <span class="comment">// Trees with shallower connections have have lower priority.</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;      <span class="keywordflow">if</span> (DFSResult-&gt;<a class="code" href="classllvm_1_1SchedDFSResult.html#aaf84316d1d82a870d06b3eea442d7571">getSubtreeLevel</a>(SchedTreeA)</div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;          != DFSResult-&gt;<a class="code" href="classllvm_1_1SchedDFSResult.html#aaf84316d1d82a870d06b3eea442d7571">getSubtreeLevel</a>(SchedTreeB)) {</div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;        <span class="keywordflow">return</span> DFSResult-&gt;<a class="code" href="classllvm_1_1SchedDFSResult.html#aaf84316d1d82a870d06b3eea442d7571">getSubtreeLevel</a>(SchedTreeA)</div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;          &lt; DFSResult-&gt;<a class="code" href="classllvm_1_1SchedDFSResult.html#aaf84316d1d82a870d06b3eea442d7571">getSubtreeLevel</a>(SchedTreeB);</div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;      }</div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;    }</div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;    <span class="keywordflow">if</span> (MaximizeILP)</div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;      <span class="keywordflow">return</span> DFSResult-&gt;<a class="code" href="classllvm_1_1SchedDFSResult.html#a5269b7fe10c17e55d827eaf49ab3f2c8">getILP</a>(A) &lt; DFSResult-&gt;<a class="code" href="classllvm_1_1SchedDFSResult.html#a5269b7fe10c17e55d827eaf49ab3f2c8">getILP</a>(B);</div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;      <span class="keywordflow">return</span> DFSResult-&gt;<a class="code" href="classllvm_1_1SchedDFSResult.html#a5269b7fe10c17e55d827eaf49ab3f2c8">getILP</a>(A) &gt; DFSResult-&gt;<a class="code" href="classllvm_1_1SchedDFSResult.html#a5269b7fe10c17e55d827eaf49ab3f2c8">getILP</a>(B);</div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;  }</div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;};</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="comment">/// Schedule based on the ILP metric.</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="comment"></span><span class="keyword">class </span>ILPScheduler : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> {</div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> *DAG = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;  ILPOrder Cmp;</div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;</div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;  std::vector&lt;SUnit*&gt; ReadyQ;</div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;</div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;  ILPScheduler(<span class="keywordtype">bool</span> MaximizeILP) : Cmp(MaximizeILP) {}</div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">initialize</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag)<span class="keyword"> override </span>{</div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(dag-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a78c0f3feb8a81ca338f843494cff564e">hasVRegLiveness</a>() &amp;&amp; <span class="stringliteral">&quot;ILPScheduler needs vreg liveness&quot;</span>);</div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;    DAG = <span class="keyword">static_cast&lt;</span><a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>*<span class="keyword">&gt;</span>(dag);</div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;    DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a21c7721fcb12ebb55872b86d33e61e27">computeDFSResult</a>();</div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;    Cmp.DFSResult = DAG-&gt;getDFSResult();</div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;    Cmp.ScheduledTrees = &amp;DAG-&gt;getScheduledTrees();</div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;    ReadyQ.clear();</div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;  }</div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;</div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">registerRoots</a>()<span class="keyword"> override </span>{</div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;    <span class="comment">// Restore the heap in ReadyQ with the updated DFS results.</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;    std::make_heap(ReadyQ.begin(), ReadyQ.end(), Cmp);</div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;  }</div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="comment">  /// Implement MachineSchedStrategy interface.</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="comment">  /// -----------------------------------------</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="comment"></span><span class="comment"></span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="comment">  /// Callback to select the highest priority node from the ready Q.</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1MachineSchedStrategy.html#aab4a16da4cdec2f4f4a3175834ccd4c1">pickNode</a>(<span class="keywordtype">bool</span> &amp;IsTopNode)<span class="keyword"> override </span>{</div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;    <span class="keywordflow">if</span> (ReadyQ.empty()) <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;    std::pop_heap(ReadyQ.begin(), ReadyQ.end(), Cmp);</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = ReadyQ.back();</div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;    ReadyQ.pop_back();</div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;    IsTopNode = <span class="keyword">false</span>;</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Pick node &quot;</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot;SU(&quot;</span> &lt;&lt; SU-&gt;NodeNum &lt;&lt; <span class="stringliteral">&quot;) &quot;</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot; ILP: &quot;</span> &lt;&lt; DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#af696814e69e3c546b43674d7aa93ade6">getDFSResult</a>()-&gt;<a class="code" href="classllvm_1_1SchedDFSResult.html#a5269b7fe10c17e55d827eaf49ab3f2c8">getILP</a>(SU)</div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot; Tree: &quot;</span> &lt;&lt; DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#af696814e69e3c546b43674d7aa93ade6">getDFSResult</a>()-&gt;<a class="code" href="classllvm_1_1SchedDFSResult.html#a2b2b597b59be28845565af32824bc8ed">getSubtreeID</a>(SU)</div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot; @&quot;</span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;                      &lt;&lt; DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#af696814e69e3c546b43674d7aa93ade6">getDFSResult</a>()-&gt;<a class="code" href="classllvm_1_1SchedDFSResult.html#aaf84316d1d82a870d06b3eea442d7571">getSubtreeLevel</a>(</div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;                             DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#af696814e69e3c546b43674d7aa93ade6">getDFSResult</a>()-&gt;<a class="code" href="classllvm_1_1SchedDFSResult.html#a2b2b597b59be28845565af32824bc8ed">getSubtreeID</a>(SU))</div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;                      &lt;&lt; <span class="charliteral">&#39;\n&#39;</span></div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot;Scheduling &quot;</span> &lt;&lt; *SU-&gt;getInstr());</div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;    <span class="keywordflow">return</span> SU;</div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;  }</div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="comment">  /// Scheduler callback to notify that a new subtree is scheduled.</span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">scheduleTree</a>(<span class="keywordtype">unsigned</span> SubtreeID)<span class="keyword"> override </span>{</div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;    std::make_heap(ReadyQ.begin(), ReadyQ.end(), Cmp);</div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;  }</div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="comment">  /// Callback after a node is scheduled. Mark a newly scheduled tree, notify</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="comment">  /// DFSResults, and resort the priority Q.</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">schedNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode)<span class="keyword"> override </span>{</div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!IsTopNode &amp;&amp; <span class="stringliteral">&quot;SchedDFSResult needs bottom-up&quot;</span>);</div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;  }</div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;</div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">releaseTopNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *)<span class="keyword"> override </span>{ <span class="comment">/*only called for top roots*/</span> }</div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;</div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">releaseBottomNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> override </span>{</div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;    ReadyQ.push_back(SU);</div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;    std::push_heap(ReadyQ.begin(), ReadyQ.end(), Cmp);</div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;  }</div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;};</div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;</div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;</div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#a6316f8d737e021684c096eeca388355d"> 3566</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *<a class="code" href="MachineScheduler_8cpp.html#a6316f8d737e021684c096eeca388355d">createILPMaxScheduler</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>(C, std::make_unique&lt;ILPScheduler&gt;(<span class="keyword">true</span>));</div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;}</div><div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#a2782eab453776e43a005124f2cae0cbb"> 3569</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *<a class="code" href="MachineScheduler_8cpp.html#a2782eab453776e43a005124f2cae0cbb">createILPMinScheduler</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>(C, std::make_unique&lt;ILPScheduler&gt;(<span class="keyword">false</span>));</div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;}</div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;</div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> <a class="code" href="MachineScheduler_8cpp.html#a0c63cc9aec9e7f21b6c9fc9ad6abf545">ILPMaxRegistry</a>(</div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;  <span class="stringliteral">&quot;ilpmax&quot;</span>, <span class="stringliteral">&quot;Schedule bottom-up for max ILP&quot;</span>, <a class="code" href="MachineScheduler_8cpp.html#a6316f8d737e021684c096eeca388355d">createILPMaxScheduler</a>);</div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> <a class="code" href="MachineScheduler_8cpp.html#afcd0814798a2d0868cec352f25fc932c">ILPMinRegistry</a>(</div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;  <span class="stringliteral">&quot;ilpmin&quot;</span>, <span class="stringliteral">&quot;Schedule bottom-up for min ILP&quot;</span>, <a class="code" href="MachineScheduler_8cpp.html#a2782eab453776e43a005124f2cae0cbb">createILPMinScheduler</a>);</div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;</div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="comment">// Machine Instruction Shuffler for Correctness Testing</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;</div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="comment">/// Apply a less-than relation on the node order, which corresponds to the</span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="comment">/// instruction order prior to scheduling. IsReverse implements greater-than.</span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="comment"></span><span class="keyword">template</span>&lt;<span class="keywordtype">bool</span> IsReverse&gt;</div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="keyword">struct </span>SUnitOrder {</div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;  <span class="keywordtype">bool</span> operator()(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *A, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;    <span class="keywordflow">if</span> (IsReverse)</div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;      <span class="keywordflow">return</span> A-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt; B-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>;</div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;      <span class="keywordflow">return</span> A-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt; B-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>;</div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;  }</div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;};</div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="comment">/// Reorder instructions as much as possible.</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="comment"></span><span class="keyword">class </span>InstructionShuffler : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> {</div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;  <span class="keywordtype">bool</span> IsAlternating;</div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;  <span class="keywordtype">bool</span> IsTopDown;</div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;</div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;  <span class="comment">// Using a less-than relation (SUnitOrder&lt;false&gt;) for the TopQ priority</span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;  <span class="comment">// gives nodes with a higher number higher priority causing the latest</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;  <span class="comment">// instructions to be scheduled first.</span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;  <a class="code" href="classllvm_1_1PriorityQueue.html">PriorityQueue&lt;SUnit*, std::vector&lt;SUnit*&gt;</a>, SUnitOrder&lt;false&gt;&gt;</div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;    TopQ;</div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;</div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;  <span class="comment">// When scheduling bottom-up, use greater-than as the queue priority.</span></div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;  <a class="code" href="classllvm_1_1PriorityQueue.html">PriorityQueue&lt;SUnit*, std::vector&lt;SUnit*&gt;</a>, SUnitOrder&lt;true&gt;&gt;</div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;    BottomQ;</div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;</div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;  InstructionShuffler(<span class="keywordtype">bool</span> alternate, <span class="keywordtype">bool</span> topdown)</div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;    : IsAlternating(alternate), IsTopDown(topdown) {}</div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;</div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">initialize</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>*)<span class="keyword"> override </span>{</div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;    TopQ.<a class="code" href="classllvm_1_1PriorityQueue.html#a583627bbdd690ca5df5ed7b00a5f7b18">clear</a>();</div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;    BottomQ.<a class="code" href="classllvm_1_1PriorityQueue.html#a583627bbdd690ca5df5ed7b00a5f7b18">clear</a>();</div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;  }</div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="comment">  /// Implement MachineSchedStrategy interface.</span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="comment">  /// -----------------------------------------</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1MachineSchedStrategy.html#aab4a16da4cdec2f4f4a3175834ccd4c1">pickNode</a>(<span class="keywordtype">bool</span> &amp;IsTopNode)<span class="keyword"> override </span>{</div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU;</div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;    <span class="keywordflow">if</span> (IsTopDown) {</div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;      <span class="keywordflow">do</span> {</div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;        <span class="keywordflow">if</span> (TopQ.empty()) <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;        SU = TopQ.top();</div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;        TopQ.pop();</div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;      } <span class="keywordflow">while</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>);</div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;      IsTopNode = <span class="keyword">true</span>;</div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;      <span class="keywordflow">do</span> {</div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;        <span class="keywordflow">if</span> (BottomQ.empty()) <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;        SU = BottomQ.top();</div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;        BottomQ.pop();</div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;      } <span class="keywordflow">while</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>);</div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;      IsTopNode = <span class="keyword">false</span>;</div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;    }</div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;    <span class="keywordflow">if</span> (IsAlternating)</div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;      IsTopDown = !IsTopDown;</div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;    <span class="keywordflow">return</span> SU;</div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;  }</div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;</div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">schedNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">bool</span> IsTopNode)<span class="keyword"> override </span>{}</div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;</div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">releaseTopNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> override </span>{</div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;    TopQ.push(SU);</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;  }</div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">releaseBottomNode</a>(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> override </span>{</div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;    BottomQ.push(SU);</div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;  }</div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;};</div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;</div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;</div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="MachineScheduler_8cpp.html#a1b4799f3fecebc3138d88035ee5b010c"> 3658</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *<a class="code" href="MachineScheduler_8cpp.html#a1b4799f3fecebc3138d88035ee5b010c">createInstructionShuffler</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;  <span class="keywordtype">bool</span> Alternate = !<a class="code" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">ForceTopDown</a> &amp;&amp; !<a class="code" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">ForceBottomUp</a>;</div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;  <span class="keywordtype">bool</span> TopDown = !<a class="code" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">ForceBottomUp</a>;</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((TopDown || !<a class="code" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">ForceTopDown</a>) &amp;&amp;</div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;         <span class="stringliteral">&quot;-misched-topdown incompatible with -misched-bottomup&quot;</span>);</div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>(</div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;      C, std::make_unique&lt;InstructionShuffler&gt;(Alternate, TopDown));</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;}</div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;</div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a> <a class="code" href="MachineScheduler_8cpp.html#ac68c4196407c59fdf134079a44647f81">ShufflerRegistry</a>(</div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;  <span class="stringliteral">&quot;shuffle&quot;</span>, <span class="stringliteral">&quot;Shuffle machine instructions alternating directions&quot;</span>,</div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;  <a class="code" href="MachineScheduler_8cpp.html#a1b4799f3fecebc3138d88035ee5b010c">createInstructionShuffler</a>);</div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="preprocessor">#endif // !NDEBUG</span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;</div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="comment">// GraphWriter support for ScheduleDAGMILive.</span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;</div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;</div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="structllvm_1_1GraphTraits_3_01ScheduleDAGMI_01_5_01_4.html"> 3679</a></span>&#160;<span class="keyword">template</span>&lt;&gt; <span class="keyword">struct </span><a class="code" href="structllvm_1_1GraphTraits.html">GraphTraits</a>&lt;</div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>*&gt; : <span class="keyword">public</span> <a class="code" href="structllvm_1_1GraphTraits_3_01ScheduleDAG_01_5_01_4.html">GraphTraits&lt;ScheduleDAG*&gt;</a> {};</div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;</div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="keyword">template</span>&lt;&gt;</div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html"> 3683</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1DOTGraphTraits.html">DOTGraphTraits</a>&lt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>*&gt; : <span class="keyword">public</span> <a class="code" href="structllvm_1_1DefaultDOTGraphTraits.html">DefaultDOTGraphTraits</a> {</div><div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#ae60a7222415878571912427e758f4297"> 3684</a></span>&#160;  <a class="code" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#ae60a7222415878571912427e758f4297">DOTGraphTraits</a>(<span class="keywordtype">bool</span> <a class="code" href="SLPVectorizer_8cpp.html#a3ca9742688618517cc4690fb947fb609">isSimple</a> = <span class="keyword">false</span>) : <a class="code" href="structllvm_1_1DefaultDOTGraphTraits.html">DefaultDOTGraphTraits</a>(<a class="code" href="SLPVectorizer_8cpp.html#a3ca9742688618517cc4690fb947fb609">isSimple</a>) {}</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;</div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#a9cb35016314cf6da022701d4e0a06fcb"> 3686</a></span>&#160;  <span class="keyword">static</span> std::string <a class="code" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#a9cb35016314cf6da022701d4e0a06fcb">getGraphName</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *<a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a>) {</div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;    <span class="keywordflow">return</span> G-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">getName</a>();</div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;  }</div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;</div><div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#aff0201d90e079596116145d196d677b2"> 3690</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#aff0201d90e079596116145d196d677b2">renderGraphFromBottomUp</a>() {</div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;  }</div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;</div><div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#ab505aa4225d82a38ec96019134881676"> 3694</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#ab505aa4225d82a38ec96019134881676">isNodeHidden</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Node) {</div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;    <span class="keywordflow">if</span> (ViewMISchedCutoff == 0)</div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;    <span class="keywordflow">return</span> (Node-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">Preds</a>.size() &gt; ViewMISchedCutoff</div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;         || Node-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.size() &gt; <a class="code" href="MachineScheduler_8cpp.html#ab7dbee769c24049b2926c677c86c3f0f">ViewMISchedCutoff</a>);</div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;  }</div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="comment">  /// If you want to override the dot attributes printed for a particular</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="comment">  /// edge, override this method.</span></div><div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#a738a1d6d967fd5a8cdf539bced89b0c5"> 3703</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> std::string <a class="code" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#a738a1d6d967fd5a8cdf539bced89b0c5">getEdgeAttributes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *Node,</div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;                                       <a class="code" href="classllvm_1_1SUnitIterator.html">SUnitIterator</a> EI,</div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *Graph) {</div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;    <span class="keywordflow">if</span> (EI.<a class="code" href="classllvm_1_1SUnitIterator.html#ad21c405410acc1224a0c595dfee78db3">isArtificialDep</a>())</div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;      <span class="keywordflow">return</span> <span class="stringliteral">&quot;color=cyan,style=dashed&quot;</span>;</div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;    <span class="keywordflow">if</span> (EI.<a class="code" href="classllvm_1_1SUnitIterator.html#ad6eeca3c40d9ebbab3bde59949fc3c13">isCtrlDep</a>())</div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;      <span class="keywordflow">return</span> <span class="stringliteral">&quot;color=blue,style=dashed&quot;</span>;</div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;    <span class="keywordflow">return</span> <span class="stringliteral">&quot;&quot;</span>;</div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;  }</div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;</div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#a9e281d4b0718506e4ec5596a06ae36dd"> 3713</a></span>&#160;  <span class="keyword">static</span> std::string <a class="code" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#a9e281d4b0718506e4ec5596a06ae36dd">getNodeLabel</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *<a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a>) {</div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;    std::string Str;</div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;    <a class="code" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a1337cc82304bed6c1a811f1a7f308aca">SS</a>(Str);</div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>*<span class="keyword">&gt;</span>(<a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a>);</div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *<a class="code" href="AMDGPUAnnotateUniformValues_8cpp.html#a20f2987ed391fd3f2465d79ed1ff792a">DFS</a> = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a78c0f3feb8a81ca338f843494cff564e">hasVRegLiveness</a>() ?</div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>*<span class="keyword">&gt;</span>(<a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a>)-&gt;getDFSResult() : <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;    SS &lt;&lt; <span class="stringliteral">&quot;SU:&quot;</span> &lt;&lt; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>;</div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;    <span class="keywordflow">if</span> (DFS)</div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;      SS &lt;&lt; <span class="stringliteral">&quot; I:&quot;</span> &lt;&lt; DFS-&gt;<a class="code" href="classllvm_1_1SchedDFSResult.html#a1bd5822bcf45690f998c2fd86a092ced">getNumInstrs</a>(SU);</div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;    <span class="keywordflow">return</span> SS.<a class="code" href="classllvm_1_1raw__string__ostream.html#ae086260f8c216554ff46dcd96e171459">str</a>();</div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;  }</div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;</div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#a412a621ecd1fa0c812338cf768411946"> 3725</a></span>&#160;  <span class="keyword">static</span> std::string <a class="code" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#a412a621ecd1fa0c812338cf768411946">getNodeDescription</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *<a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a>) {</div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;    <span class="keywordflow">return</span> G-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a2a6534084b1d6332aeb1cf22cba39c2a">getGraphNodeLabel</a>(SU);</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;  }</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;</div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#aeec5b7bbdeddc6e81486c44f34c5975a"> 3729</a></span>&#160;  <span class="keyword">static</span> std::string <a class="code" href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#aeec5b7bbdeddc6e81486c44f34c5975a">getNodeAttributes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *<a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a>) {</div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;    std::string Str(<span class="stringliteral">&quot;shape=Mrecord&quot;</span>);</div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a>*<span class="keyword">&gt;</span>(<a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a>);</div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *<a class="code" href="AMDGPUAnnotateUniformValues_8cpp.html#a20f2987ed391fd3f2465d79ed1ff792a">DFS</a> = DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a78c0f3feb8a81ca338f843494cff564e">hasVRegLiveness</a>() ?</div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>*<span class="keyword">&gt;</span>(<a class="code" href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a>)-&gt;getDFSResult() : <span class="keyword">nullptr</span>;</div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;    <span class="keywordflow">if</span> (DFS) {</div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;      Str += <span class="stringliteral">&quot;,style=filled,fillcolor=\&quot;#&quot;</span>;</div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;      Str += <a class="code" href="namespacellvm_1_1DOT.html#a65ec6bb0b1bfe75533186557a9077d28">DOT::getColorString</a>(DFS-&gt;<a class="code" href="classllvm_1_1SchedDFSResult.html#a2b2b597b59be28845565af32824bc8ed">getSubtreeID</a>(N));</div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;      Str += <span class="charliteral">&#39;&quot;&#39;</span>;</div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;    }</div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;    <span class="keywordflow">return</span> Str;</div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;  }</div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;};</div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;</div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor">#endif // NDEBUG</span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="comment">/// viewGraph - Pop up a ghostview window with the reachable parts of the DAG</span></div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="comment">/// rendered using &#39;dot&#39;.</span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a8181ae26c7912b2ae6214be22c4f6cf5"> 3748</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">ScheduleDAGMI::viewGraph</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Twine.html">Twine</a> &amp;Title) {</div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;  <a class="code" href="GraphWriter_8h.html#a695976776479b1ef9d373af3c4c69512">ViewGraph</a>(<span class="keyword">this</span>, Name, <span class="keyword">false</span>, Title);</div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;  <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;ScheduleDAGMI::viewGraph is only available in debug builds on &quot;</span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;systems with Graphviz or gv!\n&quot;</span>;</div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="preprocessor">#endif  // NDEBUG</span></div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;}</div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="comment"></span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="comment">/// Out-of-line implementation with no arguments is handy for gdb.</span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651"> 3758</a></span>&#160;<span class="comment"></span><span class="keywordtype">void</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">ScheduleDAGMI::viewGraph</a>() {</div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;  viewGraph(getDAGName(), <span class="stringliteral">&quot;Scheduling-Units Graph for &quot;</span> + getDAGName());</div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;}</div><div class="ttc" id="classllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00555">ScheduleDAG.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a075e34e98605d0e7c289763a104869ac"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">llvm::SmallVectorTemplateCommon::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00129">SmallVector.h:129</a></div></div>
<div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a21c7721fcb12ebb55872b86d33e61e27"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a21c7721fcb12ebb55872b86d33e61e27">llvm::ScheduleDAGMILive::computeDFSResult</a></div><div class="ttdeci">void computeDFSResult()</div><div class="ttdoc">Compute a DFSResult after DAG building is complete, and before any queue comparisons. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01282">MachineScheduler.cpp:1282</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a739c383b97286396ce969b521da2f642"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a739c383b97286396ce969b521da2f642">llvm::SmallVectorTemplateCommon&lt; T &gt;::const_reverse_iterator</a></div><div class="ttdeci">std::reverse_iterator&lt; const_iterator &gt; const_reverse_iterator</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00118">SmallVector.h:118</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_aa0444a0d1ee60629d0ca84d226906c0e"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#aa0444a0d1ee60629d0ca84d226906c0e">llvm::SchedBoundary::findMaxLatency</a></div><div class="ttdeci">unsigned findMaxLatency(ArrayRef&lt; SUnit *&gt; ReadySUs)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02039">MachineScheduler.cpp:2039</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a90ffd918ef80c711049758b2064e15c4"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a90ffd918ef80c711049758b2064e15c4">llvm::ScheduleDAGMI::releaseSucc</a></div><div class="ttdeci">void releaseSucc(SUnit *SU, SDep *SuccEdge)</div><div class="ttdoc">ReleaseSucc - Decrement the NumPredsLeft count of a successor. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00620">MachineScheduler.cpp:620</a></div></div>
<div class="ttc" id="namespacellvm_html_afb4b9423201406d79ba16481c90cb6cb"><div class="ttname"><a href="namespacellvm.html#afb4b9423201406d79ba16481c90cb6cb">llvm::biasPhysReg</a></div><div class="ttdeci">int biasPhysReg(const SUnit *SU, bool isTop)</div><div class="ttdoc">Minimize physical register live ranges. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02913">MachineScheduler.cpp:2913</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a551060cb0333d9d0cfdacd2576d817b9a04d28e273cd30fa75243240b15d08352"><div class="ttname"><a href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a04d28e273cd30fa75243240b15d08352">llvm::SDep::Cluster</a></div><div class="ttdoc">Weak DAG edge linking a chain of clustered instrs. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00074">ScheduleDAG.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1VNInfo_html_ae72fbcf51be7574c84817cde814df07e"><div class="ttname"><a href="classllvm_1_1VNInfo.html#ae72fbcf51be7574c84817cde814df07e">llvm::VNInfo::isPHIDef</a></div><div class="ttdeci">bool isPHIDef() const</div><div class="ttdoc">Returns true if this value is defined by a PHI instruction (or was, PHI instructions may have been el...</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00077">LiveInterval.h:77</a></div></div>
<div class="ttc" id="classllvm_1_1SchedDFSResult_html_a1bd5822bcf45690f998c2fd86a092ced"><div class="ttname"><a href="classllvm_1_1SchedDFSResult.html#a1bd5822bcf45690f998c2fd86a092ced">llvm::SchedDFSResult::getNumInstrs</a></div><div class="ttdeci">unsigned getNumInstrs(const SUnit *SU) const</div><div class="ttdoc">Get the number of instructions in the given subtree and its children. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDFS_8h_source.html#l00145">ScheduleDFS.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_a19c13266ab002ad2ce608573c4d2c98e"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a19c13266ab002ad2ce608573c4d2c98e">llvm::PostGenericScheduler::schedNode</a></div><div class="ttdeci">void schedNode(SUnit *SU, bool IsTopNode) override</div><div class="ttdoc">Called after ScheduleDAGMI has scheduled an instruction and updated scheduled/remaining flags in the ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03450">MachineScheduler.cpp:3450</a></div></div>
<div class="ttc" id="MachineValueType_8h_html"><div class="ttname"><a href="MachineValueType_8h.html">MachineValueType.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a214ec2f04ffd92636ed4bd2717607a1d"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">llvm::sys::path::end</a></div><div class="ttdeci">const_iterator end(StringRef path)</div><div class="ttdoc">Get end iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00233">Path.cpp:233</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a1f9a4461e2c9ac06b97f55554f836d66"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">llvm::ScheduleDAGInstrs::finishBlock</a></div><div class="ttdeci">virtual void finishBlock()</div><div class="ttdoc">Cleans up after scheduling in the given block. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00181">ScheduleDAGInstrs.cpp:181</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_a42eed718d961aaef1f3715e91e3ccaf7"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">llvm::MachineSchedStrategy::initialize</a></div><div class="ttdeci">virtual void initialize(ScheduleDAGMI *DAG)=0</div><div class="ttdoc">Initialize the strategy after building the DAG for a new region. </div></div>
<div class="ttc" id="TargetPassConfig_8h_html"><div class="ttname"><a href="TargetPassConfig_8h.html">TargetPassConfig.h</a></div></div>
<div class="ttc" id="LaneBitmask_8h_html"><div class="ttname"><a href="LaneBitmask_8h.html">LaneBitmask.h</a></div><div class="ttdoc">A common definition of LaneBitmask for use in TableGen and CodeGen. </div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ae98af615296b8adf67556301343d6ca2"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ae98af615296b8adf67556301343d6ca2">llvm::SchedBoundary::getZoneCritResIdx</a></div><div class="ttdeci">unsigned getZoneCritResIdx() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00739">MachineScheduler.h:739</a></div></div>
<div class="ttc" id="classllvm_1_1PressureChange_html_a488d33ac015981b0f8e2086fcbd49db2"><div class="ttname"><a href="classllvm_1_1PressureChange.html#a488d33ac015981b0f8e2086fcbd49db2">llvm::PressureChange::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00113">RegisterPressure.h:113</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_a884f90190bca4bd354f2d5c91c264028"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">llvm::AnalysisUsage::addPreserved</a></div><div class="ttdeci">AnalysisUsage &amp; addPreserved()</div><div class="ttdoc">Add the specified Pass class to the set of analyses preserved by this pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00088">PassAnalysisSupport.h:88</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_add2ddb9eae33f2f515e1c42238c48fb5"><div class="ttname"><a href="MachineScheduler_8cpp.html#add2ddb9eae33f2f515e1c42238c48fb5">ViewMISchedDAGs</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; ViewMISchedDAGs(&quot;view-misched-dags&quot;, cl::Hidden, cl::desc(&quot;Pop up a window to show MISched dags after they are processed&quot;))</div></div>
<div class="ttc" id="namespacellvm_html_ab8e34eca3b0817ef7a127913fbf6d9e4"><div class="ttname"><a href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">llvm::errs</a></div><div class="ttdeci">raw_ostream &amp; errs()</div><div class="ttdoc">This returns a reference to a raw_ostream for standard error. </div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8cpp_source.html#l00882">raw_ostream.cpp:882</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ad4863d625621382105fd66cd82810588"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ad4863d625621382105fd66cd82810588">llvm::SchedBoundary::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01851">MachineScheduler.cpp:1851</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_acad8fe90886f92eabced0c2f9bd0e6f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00236">MachineOperand.h:236</a></div></div>
<div class="ttc" id="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4_html_aeec5b7bbdeddc6e81486c44f34c5975a"><div class="ttname"><a href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#aeec5b7bbdeddc6e81486c44f34c5975a">llvm::DOTGraphTraits&lt; ScheduleDAGMI * &gt;::getNodeAttributes</a></div><div class="ttdeci">static std::string getNodeAttributes(const SUnit *N, const ScheduleDAG *G)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03729">MachineScheduler.cpp:3729</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a173386bdb7ddbac112a5d751d2747501"><div class="ttname"><a href="MachineScheduler_8cpp.html#a173386bdb7ddbac112a5d751d2747501">EnablePostRAMachineSched</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnablePostRAMachineSched(&quot;enable-post-misched&quot;, cl::desc(&quot;Enable the post-ra machine instruction scheduling pass.&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_acdc733638a93dca6bb0eb290ec896271"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#acdc733638a93dca6bb0eb290ec896271">llvm::GenericSchedulerBase::SchedCandidate::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00876">MachineScheduler.h:876</a></div></div>
<div class="ttc" id="classllvm_1_1PassRegistry_html_a05a729900b76c89e808c6c3094921b2f"><div class="ttname"><a href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">llvm::PassRegistry::getPassRegistry</a></div><div class="ttdeci">static PassRegistry * getPassRegistry()</div><div class="ttdoc">getPassRegistry - Access the global registry object, which is automatically initialized at applicatio...</div><div class="ttdef"><b>Definition:</b> <a href="PassRegistry_8cpp_source.html#l00031">PassRegistry.cpp:31</a></div></div>
<div class="ttc" id="ScheduleDAGInstrs_8h_html"><div class="ttname"><a href="ScheduleDAGInstrs_8h.html">ScheduleDAGInstrs.h</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00073">NVVMIntrRange.cpp:73</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a27747bbaa6d919fb4a31796ac5146dfa"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a27747bbaa6d919fb4a31796ac5146dfa">llvm::MachineSchedRegistry::Registry</a></div><div class="ttdeci">static MachinePassRegistry&lt; ScheduleDAGCtor &gt; Registry</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00144">MachineScheduler.h:144</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a00a76a729b319dc47beffbe07325565f"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">llvm::sys::path::begin</a></div><div class="ttdeci">const_iterator begin(StringRef path, Style style=Style::native)</div><div class="ttdoc">Get begin iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00224">Path.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_ada97379dfb89c01fb4065e33bf180f0e"><div class="ttname"><a href="classllvm_1_1SparseMultiSet.html#ada97379dfb89c01fb4065e33bf180f0e">llvm::SparseMultiSet&lt; VReg2SUnit, VirtReg2IndexFunctor &gt;::iterator</a></div><div class="ttdeci">iterator_base&lt; SparseMultiSet *&gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="SparseMultiSet_8h_source.html#l00311">SparseMultiSet.h:311</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_af7c94f0b04c1a466ee77ca749cd8dc50"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#af7c94f0b04c1a466ee77ca749cd8dc50">llvm::TargetSchedModel::getWriteProcResBegin</a></div><div class="ttdeci">ProcResIter getWriteProcResBegin(const MCSchedClassDesc *SC) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00134">TargetSchedule.h:134</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterOperands_html_acee6dacd4d30da478f3ad67f7fc27142"><div class="ttname"><a href="classllvm_1_1RegisterOperands.html#acee6dacd4d30da478f3ad67f7fc27142">llvm::RegisterOperands::detectDeadDefs</a></div><div class="ttdeci">void detectDeadDefs(const MachineInstr &amp;MI, const LiveIntervals &amp;LIS)</div><div class="ttdoc">Use liveness information to find dead defs not marked with a dead flag and move them to the DeadDefs ...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00579">RegisterPressure.cpp:579</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a01b02e76c87211e7084ec17f18a2d16f"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a01b02e76c87211e7084ec17f18a2d16f">llvm::ScheduleDAGMI::dumpSchedule</a></div><div class="ttdeci">void dumpSchedule() const</div><div class="ttdoc">dump the scheduled Sequence. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00912">MachineScheduler.cpp:912</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a641b0782e0cc309372855bfc19fdfd97"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a641b0782e0cc309372855bfc19fdfd97">llvm::SmallVectorImpl::const_iterator</a></div><div class="ttdeci">typename SuperClass::const_iterator const_iterator</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00320">SmallVector.h:320</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_ac66a5fd1e8991685c46cfc1652bfeeaf"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#ac66a5fd1e8991685c46cfc1652bfeeaf">llvm::MachineSchedContext::~MachineSchedContext</a></div><div class="ttdeci">virtual ~MachineSchedContext()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00146">MachineScheduler.cpp:146</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">llvm::Latency</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00034">SIMachineScheduler.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html">llvm::SchedBoundary</a></div><div class="ttdoc">Each Scheduling boundary is associated with ready queues. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00604">MachineScheduler.h:604</a></div></div>
<div class="ttc" id="classllvm_1_1VNInfo_html_ae623a0f1ab59da851f2ebf1674d1fddb"><div class="ttname"><a href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">llvm::VNInfo::def</a></div><div class="ttdeci">SlotIndex def</div><div class="ttdoc">The index of the defining instruction. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00060">LiveInterval.h:60</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1PressureDiff_html_a8169b5ff05a1e7ba40a3d99f0fdf76a2"><div class="ttname"><a href="classllvm_1_1PressureDiff.html#a8169b5ff05a1e7ba40a3d99f0fdf76a2">llvm::PressureDiff::addPressureChange</a></div><div class="ttdeci">void addPressureChange(unsigned RegUnit, bool IsDec, const MachineRegisterInfo *MRI)</div><div class="ttdoc">Add a change in pressure to the pressure diff of a given instruction. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00670">RegisterPressure.cpp:670</a></div></div>
<div class="ttc" id="Compiler_8h_html_aa863693eef567397d9c292da5bf22d34"><div class="ttname"><a href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a></div><div class="ttdeci">#define LLVM_DUMP_METHOD</div><div class="ttdoc">Mark debug helper function definitions like dump() that should not be stripped from debug builds...</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00492">Compiler.h:492</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_aef82bce77971408815c3b90979188d1e"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#aef82bce77971408815c3b90979188d1e">llvm::GenericScheduler::pickNodeBidirectional</a></div><div class="ttdeci">SUnit * pickNodeBidirectional(bool &amp;IsTopNode)</div><div class="ttdoc">Pick the best candidate node from either the top or bottom queue. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03131">MachineScheduler.cpp:3131</a></div></div>
<div class="ttc" id="TargetSchedule_8h_html"><div class="ttname"><a href="TargetSchedule_8h.html">TargetSchedule.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_a870625307391612fc91db410cf9820b0"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">llvm::MachineSchedStrategy::releaseTopNode</a></div><div class="ttdeci">virtual void releaseTopNode(SUnit *SU)=0</div><div class="ttdoc">When all predecessor dependencies have been resolved, free this node for top-down scheduling...</div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a86daf2b1fb72fdd9a8785a4042ac1457"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a86daf2b1fb72fdd9a8785a4042ac1457">llvm::ScheduleDAGMILive::initRegPressure</a></div><div class="ttdeci">void initRegPressure()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00995">MachineScheduler.cpp:995</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a5d7e71cf32573e6b1762b5a1d82a1cf5"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a5d7e71cf32573e6b1762b5a1d82a1cf5">llvm::ScheduleDAGMI::schedule</a></div><div class="ttdeci">void schedule() override</div><div class="ttdoc">Implement ScheduleDAGInstrs interface for scheduling a sequence of reorderable instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00749">MachineScheduler.cpp:749</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html_a55cad625d59b0f4452d893b4a25c66b6"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#a55cad625d59b0f4452d893b4a25c66b6">llvm::SchedRemainder::init</a></div><div class="ttdeci">void init(ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01885">MachineScheduler.cpp:1885</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module. ...</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00066">Module.h:66</a></div></div>
<div class="ttc" id="structllvm_1_1GraphTraits_html"><div class="ttname"><a href="structllvm_1_1GraphTraits.html">llvm::GraphTraits</a></div><div class="ttdef"><b>Definition:</b> <a href="GraphTraits_8h_source.html#l00035">GraphTraits.h:35</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_ac19c5d82adec186ac56e94115530daa8"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value const Twine &amp; Name</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00225">AMDGPULibCalls.cpp:225</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a143c1fcb6066cb301f828ec4c18d79f4"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a143c1fcb6066cb301f828ec4c18d79f4">llvm::LiveRange::iterator</a></div><div class="ttdeci">Segments::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00211">LiveInterval.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_af3d65454da09651202a0f6f39e84462a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#af3d65454da09651202a0f6f39e84462a">llvm::ScheduleDAGInstrs::getSchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * getSchedClass(SUnit *SU) const</div><div class="ttdoc">Resolves and cache a resolved scheduling class for an SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00265">ScheduleDAGInstrs.h:265</a></div></div>
<div class="ttc" id="classllvm_1_1PressureChange_html_a1eef24878593ee0080b20b96ce3eb4c4"><div class="ttname"><a href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">llvm::PressureChange::getUnitInc</a></div><div class="ttdeci">int getUnitInc() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00125">RegisterPressure.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a19c5e2b675721f465bc85a5f58e7c084"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a19c5e2b675721f465bc85a5f58e7c084">llvm::ScheduleDAGMI::startBlock</a></div><div class="ttdeci">void startBlock(MachineBasicBlock *bb) override</div><div class="ttdoc">Prepares to perform scheduling in the given block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00690">MachineScheduler.cpp:690</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_acef1c37226a48a752d933063e8ba6f83"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#acef1c37226a48a752d933063e8ba6f83">llvm::SchedBoundary::getCurrCycle</a></div><div class="ttdeci">unsigned getCurrCycle() const</div><div class="ttdoc">Number of cycles to issue the instructions scheduled in this zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00700">MachineScheduler.h:700</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html"><div class="ttname"><a href="classllvm_1_1LiveInterval.html">llvm::LiveInterval</a></div><div class="ttdoc">LiveInterval - This class represents the liveness of a register, or stack slot. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00679">LiveInterval.h:679</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a8926b25df7254ba2730fa5d7ec139862"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8926b25df7254ba2730fa5d7ec139862">llvm::SUnit::getDepth</a></div><div class="ttdeci">unsigned getDepth() const</div><div class="ttdoc">Returns the depth of this node, which is the length of the maximum path up to any node which has no p...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00398">ScheduleDAG.h:398</a></div></div>
<div class="ttc" id="iterator__range_8h_html"><div class="ttname"><a href="iterator__range_8h.html">iterator_range.h</a></div><div class="ttdoc">This provides a very simple, boring adaptor for a begin and end iterator into a range type...</div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a1b0c8f9b006854b2c069414b77deeac8"><div class="ttname"><a href="MachineScheduler_8cpp.html#a1b0c8f9b006854b2c069414b77deeac8">SchedOnlyFunc</a></div><div class="ttdeci">static cl::opt&lt; std::string &gt; SchedOnlyFunc(&quot;misched-only-func&quot;, cl::Hidden, cl::desc(&quot;Only schedule this function&quot;))</div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00684">DenseMap.h:684</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a7bb19d3e5b68421bc97c3c4b524e7888"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a7bb19d3e5b68421bc97c3c4b524e7888">llvm::ScheduleDAGMILive::computeCyclicCriticalPath</a></div><div class="ttdeci">unsigned computeCyclicCriticalPath()</div><div class="ttdoc">Compute the cyclic critical path through the DAG. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01318">MachineScheduler.cpp:1318</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_add5e3e74f2db8e669b830ae35edc8c02"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#add5e3e74f2db8e669b830ae35edc8c02">llvm::ScheduleDAGMILive::dump</a></div><div class="ttdeci">void dump() const override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01166">MachineScheduler.cpp:1166</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_ad78e062f62e0d6e453941fb4ca843e4d"><div class="ttname"><a href="MachineScheduler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a></div><div class="ttdeci">#define DEBUG_TYPE</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00074">MachineScheduler.cpp:74</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06af9883480b45663348fb5529c563fd6f2">llvm::NoCand</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00032">SIMachineScheduler.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a4dc06d4fb42d48a6ade1958f76334826"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a4dc06d4fb42d48a6ade1958f76334826">llvm::ScheduleDAGInstrs::fixupKills</a></div><div class="ttdeci">void fixupKills(MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Fixes register kill flags that scheduling has made invalid. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01108">ScheduleDAGInstrs.cpp:1108</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a129ede6f18326075504d4bd0439fd517"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a129ede6f18326075504d4bd0439fd517">llvm::TargetSubtargetInfo::getTargetLowering</a></div><div class="ttdeci">virtual const TargetLowering * getTargetLowering() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00099">TargetSubtargetInfo.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a0fc28b204833d49b88dbeceb366b7439"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439">llvm::GenericSchedulerBase::traceCandidate</a></div><div class="ttdeci">void traceCandidate(const SchedCandidate &amp;Cand)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02594">MachineScheduler.cpp:2594</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html_ab660550157a92f83f7b4f2db2d2d9304"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources</a></div><div class="ttdeci">unsigned DemandedResources</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00831">MachineScheduler.h:831</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_aebe6da1ab4a07020669f3d6148c0b559"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#aebe6da1ab4a07020669f3d6148c0b559">llvm::ArrayRef::rbegin</a></div><div class="ttdeci">reverse_iterator rbegin() const</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00149">ArrayRef.h:149</a></div></div>
<div class="ttc" id="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4_html_aff0201d90e079596116145d196d677b2"><div class="ttname"><a href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#aff0201d90e079596116145d196d677b2">llvm::DOTGraphTraits&lt; ScheduleDAGMI * &gt;::renderGraphFromBottomUp</a></div><div class="ttdeci">static bool renderGraphFromBottomUp()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03690">MachineScheduler.cpp:3690</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00501">BitVector.h:501</a></div></div>
<div class="ttc" id="classllvm_1_1DstOp_html"><div class="ttname"><a href="classllvm_1_1DstOp.html">llvm::DstOp</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00059">MachineIRBuilder.h:59</a></div></div>
<div class="ttc" id="namespacellvm_html_aa2f0c2f2a077d67dc0bcb24bc31e3b05"><div class="ttname"><a href="namespacellvm.html#aa2f0c2f2a077d67dc0bcb24bc31e3b05">llvm::createGenericSchedPostRA</a></div><div class="ttdeci">ScheduleDAGMI * createGenericSchedPostRA(MachineSchedContext *C)</div><div class="ttdoc">Create a generic scheduler with no vreg liveness or DAG mutation passes. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03455">MachineScheduler.cpp:3455</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a3e53e3e37d8a810d38ffb83268103b23"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a3e53e3e37d8a810d38ffb83268103b23">llvm::TargetSchedModel::getWriteProcResEnd</a></div><div class="ttdeci">ProcResIter getWriteProcResEnd(const MCSchedClassDesc *SC) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00138">TargetSchedule.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ab4787adecfc77e72db225098a27e902f"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ab4787adecfc77e72db225098a27e902f">llvm::TargetSubtargetInfo::enablePostRAMachineScheduler</a></div><div class="ttdeci">virtual bool enablePostRAMachineScheduler() const</div><div class="ttdoc">True if the subtarget should run a machine scheduler after register allocation. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00057">TargetSubtargetInfo.cpp:57</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a77e51ffc94a77ff8e4778e59a02e7b67"><div class="ttname"><a href="MachineScheduler_8cpp.html#a77e51ffc94a77ff8e4778e59a02e7b67">checkResourceLimit</a></div><div class="ttdeci">static bool checkResourceLimit(unsigned LFactor, unsigned Count, unsigned Latency, bool AfterSchedNode)</div><div class="ttdoc">Given a Count of resource usage and a Latency value, return true if a SchedBoundary becomes resource ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01842">MachineScheduler.cpp:1842</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMutation_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMutation.html">llvm::ScheduleDAGMutation</a></div><div class="ttdoc">Mutate the DAG as a postpass after normal DAG building. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGMutation_8h_source.html#l00022">ScheduleDAGMutation.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a5a618dd1729d8f46e2dd64095f891cea"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a5a618dd1729d8f46e2dd64095f891cea">llvm::ScheduleDAGMILive::getRegPressure</a></div><div class="ttdeci">const IntervalPressure &amp; getRegPressure() const</div><div class="ttdoc">Get register pressure for the entire scheduling region before scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00447">MachineScheduler.h:447</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_accf0cd8a0d09ed7179d7f2265cdc66fb"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#accf0cd8a0d09ed7179d7f2265cdc66fb">llvm::ScheduleDAGMI::initQueues</a></div><div class="ttdeci">void initQueues(ArrayRef&lt; SUnit *&gt; TopRoots, ArrayRef&lt; SUnit *&gt; BotRoots)</div><div class="ttdoc">Release ExitSU predecessors and setup scheduler queues. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00848">MachineScheduler.cpp:848</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a6316f8d737e021684c096eeca388355d"><div class="ttname"><a href="MachineScheduler_8cpp.html#a6316f8d737e021684c096eeca388355d">createILPMaxScheduler</a></div><div class="ttdeci">static ScheduleDAGInstrs * createILPMaxScheduler(MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03566">MachineScheduler.cpp:3566</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a2a6534084b1d6332aeb1cf22cba39c2a"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a2a6534084b1d6332aeb1cf22cba39c2a">llvm::ScheduleDAG::getGraphNodeLabel</a></div><div class="ttdeci">virtual std::string getGraphNodeLabel(const SUnit *SU) const =0</div><div class="ttdoc">Returns a label for an SUnit node in a visualization of the ScheduleDAG. </div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a24bc7ce4ae7f1bc672ee20aaefcce30b"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a24bc7ce4ae7f1bc672ee20aaefcce30b">llvm::SchedBoundary::getDependentLatency</a></div><div class="ttdeci">unsigned getDependentLatency() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00706">MachineScheduler.h:706</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a1b4799f3fecebc3138d88035ee5b010c"><div class="ttname"><a href="MachineScheduler_8cpp.html#a1b4799f3fecebc3138d88035ee5b010c">createInstructionShuffler</a></div><div class="ttdeci">static ScheduleDAGInstrs * createInstructionShuffler(MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03658">MachineScheduler.cpp:3658</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="namespacellvm_html_a3e30e18d6f7ebd943eaf8ebc3a2b2930"><div class="ttname"><a href="namespacellvm.html#a3e30e18d6f7ebd943eaf8ebc3a2b2930">llvm::PrintLaneMask</a></div><div class="ttdeci">Printable PrintLaneMask(LaneBitmask LaneMask)</div><div class="ttdoc">Create Printable object to print LaneBitmasks on a raw_ostream. </div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00093">LaneBitmask.h:93</a></div></div>
<div class="ttc" id="namespacellvm_html_a4f3ce4ffd1eecf7a4fef2cce86560b1a"><div class="ttname"><a href="namespacellvm.html#a4f3ce4ffd1eecf7a4fef2cce86560b1a">llvm::MachineSchedulerID</a></div><div class="ttdeci">char &amp; MachineSchedulerID</div><div class="ttdoc">MachineScheduler - This pass schedules machine instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00198">MachineScheduler.cpp:198</a></div></div>
<div class="ttc" id="structllvm_1_1SchedRemainder_html"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html">llvm::SchedRemainder</a></div><div class="ttdoc">Summarize the unscheduled region. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00575">MachineScheduler.h:575</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a361fa10c095c303e093021c6a1d04e75"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a361fa10c095c303e093021c6a1d04e75">llvm::GenericSchedulerBase::SchedCandidate::reset</a></div><div class="ttdeci">void reset(const CandPolicy &amp;NewPolicy)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00867">MachineScheduler.h:867</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_af696814e69e3c546b43674d7aa93ade6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#af696814e69e3c546b43674d7aa93ade6">llvm::ScheduleDAGMILive::getDFSResult</a></div><div class="ttdeci">const SchedDFSResult * getDFSResult() const</div><div class="ttdoc">Return a non-null DFS result if the scheduling strategy initialized it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00465">MachineScheduler.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a8ec89d1b58602018ae4e1f98f980501e"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a8ec89d1b58602018ae4e1f98f980501e">llvm::SchedBoundary::~SchedBoundary</a></div><div class="ttdeci">~SchedBoundary()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01836">MachineScheduler.cpp:1836</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterPassParser_html"><div class="ttname"><a href="classllvm_1_1RegisterPassParser.html">llvm::RegisterPassParser</a></div><div class="ttdoc">RegisterPassParser class - Handle the addition of new machine passes. </div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00135">MachinePassRegistry.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a8b51361656ac436c2c02a20e6196cff1"><div class="ttname"><a href="classllvm_1_1SDep.html#a8b51361656ac436c2c02a20e6196cff1">llvm::SDep::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register associated with this edge. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00218">ScheduleDAG.h:218</a></div></div>
<div class="ttc" id="namespacellvm_html_af085ea923a328b9fa6a1975f1a4ff987"><div class="ttname"><a href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">llvm::printReg</a></div><div class="ttdeci">Printable printReg(Register Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00089">TargetRegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html">llvm::MachineSchedRegistry</a></div><div class="ttdoc">MachineSchedRegistry provides a selection of available machine instruction schedulers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00135">MachineScheduler.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaee820701392c55ad54235d3d7201206"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">llvm::MachineOperand::isDead</a></div><div class="ttdeci">bool isDead() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00383">MachineOperand.h:383</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ac198a5fb130b4c09836ba20e01b4290d"><div class="ttname"><a href="classllvm_1_1SUnit.html#ac198a5fb130b4c09836ba20e01b4290d">llvm::SUnit::isBottomReady</a></div><div class="ttdeci">bool isBottomReady() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00449">ScheduleDAG.h:449</a></div></div>
<div class="ttc" id="classllvm_1_1VNInfo_html"><div class="ttname"><a href="classllvm_1_1VNInfo.html">llvm::VNInfo</a></div><div class="ttdoc">VNInfo - Value Number Information. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00052">LiveInterval.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef0e7e42e45e15f86b2a122b56ab829c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef0e7e42e45e15f86b2a122b56ab829c">llvm::MachineInstr::operands</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; operands()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00492">MachineInstr.h:492</a></div></div>
<div class="ttc" id="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4_html_a9e281d4b0718506e4ec5596a06ae36dd"><div class="ttname"><a href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#a9e281d4b0718506e4ec5596a06ae36dd">llvm::DOTGraphTraits&lt; ScheduleDAGMI * &gt;::getNodeLabel</a></div><div class="ttdeci">static std::string getNodeLabel(const SUnit *SU, const ScheduleDAG *G)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03713">MachineScheduler.cpp:3713</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdoc">ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00262">MachineScheduler.h:262</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_ac68c4196407c59fdf134079a44647f81"><div class="ttname"><a href="MachineScheduler_8cpp.html#ac68c4196407c59fdf134079a44647f81">ShufflerRegistry</a></div><div class="ttdeci">static MachineSchedRegistry ShufflerRegistry(&quot;shuffle&quot;, &quot;Shuffle machine instructions alternating directions&quot;, createInstructionShuffler)</div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_aa1dfdcdc657e12c47e72d9dbe251ac85"><div class="ttname"><a href="classllvm_1_1SUnit.html#aa1dfdcdc657e12c47e72d9dbe251ac85">llvm::SUnit::BotReadyCycle</a></div><div class="ttdeci">unsigned BotReadyCycle</div><div class="ttdoc">Cycle relative to end when node is ready. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00300">ScheduleDAG.h:300</a></div></div>
<div class="ttc" id="RegisterClassInfo_8h_html"><div class="ttname"><a href="RegisterClassInfo_8h.html">RegisterClassInfo.h</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a0c63cc9aec9e7f21b6c9fc9ad6abf545"><div class="ttname"><a href="MachineScheduler_8cpp.html#a0c63cc9aec9e7f21b6c9fc9ad6abf545">ILPMaxRegistry</a></div><div class="ttdeci">static MachineSchedRegistry ILPMaxRegistry(&quot;ilpmax&quot;, &quot;Schedule bottom-up for max ILP&quot;, createILPMaxScheduler)</div></div>
<div class="ttc" id="namespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">llvm::RISCVFenceField::O</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00093">RISCVBaseInfo.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_abfdd9a95217810c69b2557060a130318"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">llvm::ScheduleDAGMI::updateQueues</a></div><div class="ttdeci">void updateQueues(SUnit *SU, bool IsTopNode)</div><div class="ttdoc">Update scheduler DAG and queues after scheduling an instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00878">MachineScheduler.cpp:878</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_a3be6a6d3b879d048d8df6ae13c7b9698"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">llvm::MachineSchedStrategy::schedNode</a></div><div class="ttdeci">virtual void schedNode(SUnit *SU, bool IsTopNode)=0</div><div class="ttdoc">Notify MachineSchedStrategy that ScheduleDAGMI has scheduled an instruction and updated scheduled/rem...</div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ae2b43854b542de66eec6475adc48f56c"><div class="ttname"><a href="classllvm_1_1SUnit.html#ae2b43854b542de66eec6475adc48f56c">llvm::SUnit::Preds</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Preds</div><div class="ttdoc">All sunit predecessors. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00256">ScheduleDAG.h:256</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a2822215b7634783aece96ef695a72f1d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">llvm::ScheduleDAGInstrs::startBlock</a></div><div class="ttdeci">virtual void startBlock(MachineBasicBlock *BB)</div><div class="ttdoc">Prepares to perform scheduling in the given block. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00177">ScheduleDAGInstrs.cpp:177</a></div></div>
<div class="ttc" id="namespacellvm_html_a8c9a83bf7b5f6e85f215ff07a31e0fbe"><div class="ttname"><a href="namespacellvm.html#a8c9a83bf7b5f6e85f215ff07a31e0fbe">llvm::tryLatency</a></div><div class="ttdeci">bool tryLatency(GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, SchedBoundary &amp;Zone)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02681">MachineScheduler.cpp:2681</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a5da941cb7cfe3ae9b3dae1f5caac8b78"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5da941cb7cfe3ae9b3dae1f5caac8b78">llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetMIHazardRecognizer(const InstrItineraryData *, const ScheduleDAGMI *DAG) const</div><div class="ttdoc">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructio...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01019">TargetInstrInfo.cpp:1019</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_ae08f7973aefd21f12f02c9fcff8184ef"><div class="ttname"><a href="MachineScheduler_8cpp.html#ae08f7973aefd21f12f02c9fcff8184ef">PrintDAGs</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; PrintDAGs(&quot;misched-print-dags&quot;, cl::Hidden, cl::desc(&quot;Print schedule DAGs&quot;))</div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ad3f102348942e4ca3ec057e895138609"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ad3f102348942e4ca3ec057e895138609">llvm::SchedBoundary::Pending</a></div><div class="ttdeci">ReadyQueue Pending</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00618">MachineScheduler.h:618</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_abec39b9fa59dac3c090092213bfc61c6"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#abec39b9fa59dac3c090092213bfc61c6">llvm::MachineInstr::isMoveImmediate</a></div><div class="ttdeci">bool isMoveImmediate(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this instruction is a move immediate (including conditional moves) instruction...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00749">MachineInstr.h:749</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">llvm::SDep::Anti</a></div><div class="ttdoc">A register anti-dependence (aka WAR). </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00054">ScheduleDAG.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></div><div class="ttdoc">ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00381">MachineScheduler.h:381</a></div></div>
<div class="ttc" id="GraphWriter_8h_html_a695976776479b1ef9d373af3c4c69512"><div class="ttname"><a href="GraphWriter_8h.html#a695976776479b1ef9d373af3c4c69512">ViewGraph</a></div><div class="ttdeci">*ViewGraph Emit a dot run run gv on the postscript *then cleanup For use from the debugger *void ViewGraph(const GraphType &amp;G, const Twine &amp;Name, bool ShortNames=false, const Twine &amp;Title=&quot;&quot;, GraphProgram::Name Program=GraphProgram::DOT)</div><div class="ttdef"><b>Definition:</b> <a href="GraphWriter_8h_source.html#l00366">GraphWriter.h:366</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a78c0f3feb8a81ca338f843494cff564e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a78c0f3feb8a81ca338f843494cff564e">llvm::ScheduleDAGMI::hasVRegLiveness</a></div><div class="ttdeci">virtual bool hasVRegLiveness() const</div><div class="ttdoc">Return true if this DAG supports VReg liveness and RegPressure. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00307">MachineScheduler.h:307</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a5a3d3d075a208011a24a0918b58d7daa"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">llvm::ScheduleDAG::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdoc">Machine function. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00560">ScheduleDAG.h:560</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a8c201d7a769bda1cd75d8d6788123068"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">llvm::SUnit::isScheduled</a></div><div class="ttdeci">bool isScheduled</div><div class="ttdoc">True once scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00284">ScheduleDAG.h:284</a></div></div>
<div class="ttc" id="MachinePassRegistry_8h_html"><div class="ttname"><a href="MachinePassRegistry_8h.html">MachinePassRegistry.h</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_af0e88ec955673c8e9cacc55999ba651b"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#af0e88ec955673c8e9cacc55999ba651b">llvm::ReadyQueue::elements</a></div><div class="ttdeci">ArrayRef&lt; SUnit * &gt; elements()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00554">MachineScheduler.h:554</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_ae5c60fd282ee894c87ea02c3f0fcb6d0"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">llvm::AnalysisUsage::addRequired</a></div><div class="ttdeci">AnalysisUsage &amp; addRequired()</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00065">PassAnalysisSupport.h:65</a></div></div>
<div class="ttc" id="PassSupport_8h_html_a14724f1ccf528e73bb29bc9230737967"><div class="ttname"><a href="PassSupport_8h.html#a14724f1ccf528e73bb29bc9230737967">INITIALIZE_PASS_DEPENDENCY</a></div><div class="ttdeci">#define INITIALIZE_PASS_DEPENDENCY(depName)</div><div class="ttdef"><b>Definition:</b> <a href="PassSupport_8h_source.html#l00050">PassSupport.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a8742ed4740b887868143aa8a64b9f4ce"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a8742ed4740b887868143aa8a64b9f4ce">llvm::ScheduleDAGMILive::getBotRPTracker</a></div><div class="ttdeci">const RegPressureTracker &amp; getBotRPTracker() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00444">MachineScheduler.h:444</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a5eca2019521fd47b79fe5ef66d02fd43"><div class="ttname"><a href="classllvm_1_1SDep.html#a5eca2019521fd47b79fe5ef66d02fd43">llvm::SDep::getLatency</a></div><div class="ttdeci">unsigned getLatency() const</div><div class="ttdoc">Returns the latency value for this edge, which roughly means the minimum number of cycles that must e...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00142">ScheduleDAG.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a40c2dfbd170941dd4d20ee9b60c9d49d"><div class="ttname"><a href="classllvm_1_1SUnit.html#a40c2dfbd170941dd4d20ee9b60c9d49d">llvm::SUnit::NumSuccsLeft</a></div><div class="ttdeci">unsigned NumSuccsLeft</div><div class="ttdoc">of succs not scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00269">ScheduleDAG.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00080">Twine.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00031">TargetSchedule.h:31</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4_html_a738a1d6d967fd5a8cdf539bced89b0c5"><div class="ttname"><a href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#a738a1d6d967fd5a8cdf539bced89b0c5">llvm::DOTGraphTraits&lt; ScheduleDAGMI * &gt;::getEdgeAttributes</a></div><div class="ttdeci">static std::string getEdgeAttributes(const SUnit *Node, SUnitIterator EI, const ScheduleDAG *Graph)</div><div class="ttdoc">If you want to override the dot attributes printed for a particular edge, override this method...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03703">MachineScheduler.cpp:3703</a></div></div>
<div class="ttc" id="namespacellvm_html_af7881286e3ea4d7f1c4a63c87c132dac"><div class="ttname"><a href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">llvm::printMBBReference</a></div><div class="ttdeci">Printable printMBBReference(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Prints a machine basic block reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00079">MachineBasicBlock.cpp:79</a></div></div>
<div class="ttc" id="structllvm_1_1VReg2SUnit_html"><div class="ttname"><a href="structllvm_1_1VReg2SUnit.html">llvm::VReg2SUnit</a></div><div class="ttdoc">An individual mapping from virtual register number to SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00052">ScheduleDAGInstrs.h:52</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_af75da6925072c8c7c9f5d762b149a254"><div class="ttname"><a href="MachineScheduler_8cpp.html#af75da6925072c8c7c9f5d762b149a254">MachineSchedOpt</a></div><div class="ttdeci">static cl::opt&lt; MachineSchedRegistry::ScheduleDAGCtor, false, RegisterPassParser&lt; MachineSchedRegistry &gt; &gt; MachineSchedOpt(&quot;misched&quot;, cl::init(&amp;useDefaultMachineSched), cl::Hidden, cl::desc(&quot;Machine instruction scheduler to use&quot;))</div><div class="ttdoc">MachineSchedOpt allows command line selection of the scheduler. </div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a757fd6afba0f531db70e78e057d147c6"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a757fd6afba0f531db70e78e057d147c6">llvm::LiveRange::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00215">LiveInterval.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; const MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26"><div class="ttname"><a href="classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">llvm::SDep::Data</a></div><div class="ttdoc">Regular data dependence (aka true-dependence). </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00053">ScheduleDAG.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1LiveQueryResult_html"><div class="ttname"><a href="classllvm_1_1LiveQueryResult.html">llvm::LiveQueryResult</a></div><div class="ttdoc">Result of a LiveRange query. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00089">LiveInterval.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_adc4d8df3725fd70ffbaffeead756025c"><div class="ttname"><a href="classllvm_1_1SUnit.html#adc4d8df3725fd70ffbaffeead756025c">llvm::SUnit::hasPhysRegUses</a></div><div class="ttdeci">bool hasPhysRegUses</div><div class="ttdoc">Has physreg uses. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00279">ScheduleDAG.h:279</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a7e3e54c1843be55179d4215efe20bb87"><div class="ttname"><a href="namespacellvm_1_1cl.html#a7e3e54c1843be55179d4215efe20bb87">llvm::cl::apply</a></div><div class="ttdeci">void apply(Opt *O, const Mod &amp;M, const Mods &amp;... Ms)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01301">CommandLine.h:1301</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_ac90e8349a5117f988bbb4cf8bf8c5f9f"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#ac90e8349a5117f988bbb4cf8bf8c5f9f">llvm::ReadyQueue::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00537">MachineScheduler.h:537</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a9d9a8b8d5225f85cecbbada4ce4406b0"><div class="ttname"><a href="classllvm_1_1SUnit.html#a9d9a8b8d5225f85cecbbada4ce4406b0">llvm::SUnit::hasPhysRegDefs</a></div><div class="ttdeci">bool hasPhysRegDefs</div><div class="ttdoc">Has physreg defs that are being used. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00280">ScheduleDAG.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_aec3a207144e92605c097cfddfc1ea1b4"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#aec3a207144e92605c097cfddfc1ea1b4">llvm::ScheduleDAGMILive::getPressureDiff</a></div><div class="ttdeci">PressureDiff &amp; getPressureDiff(const SUnit *SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00453">MachineScheduler.h:453</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a8ea4d71243c1b82d5e35065d580c1e49"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a8ea4d71243c1b82d5e35065d580c1e49">llvm::GenericSchedulerBase::BotHeightReduce</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00800">MachineScheduler.h:800</a></div></div>
<div class="ttc" id="namespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00142">StackSlotColoring.cpp:142</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a81fbfdac1b8c1e736493b56b50853322"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">llvm::GenericSchedulerBase::SchedCandidate::RPDelta</a></div><div class="ttdeci">RegPressureDelta RPDelta</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00859">MachineScheduler.h:859</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a572a0c9d17306d9414106ad1cf4c8052"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a572a0c9d17306d9414106ad1cf4c8052">llvm::TargetSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const</div><div class="ttdoc">Return true if this machine model includes an instruction-level scheduling model. ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00039">TargetSchedule.cpp:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaa68daaf8d7b773d012887c92c2023ce"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00555">MachineOperand.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00043">Instruction.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02953">TargetLowering.h:2953</a></div></div>
<div class="ttc" id="classllvm_1_1TargetPassConfig_html"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html">llvm::TargetPassConfig</a></div><div class="ttdoc">Target-Independent Code Generator Pass Configuration Options. </div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8h_source.html#l00083">TargetPassConfig.h:83</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html_a9082b6aa4021114645045d9c5628eb26"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a9082b6aa4021114645045d9c5628eb26">llvm::LaneBitmask::getNone</a></div><div class="ttdeci">static constexpr LaneBitmask getNone()</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00082">LaneBitmask.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_ac8e2225e71c3b7d40575a2ab9bfffc78"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ac8e2225e71c3b7d40575a2ab9bfffc78">llvm::GenericScheduler::initPolicy</a></div><div class="ttdeci">void initPolicy(MachineBasicBlock::iterator Begin, MachineBasicBlock::iterator End, unsigned NumRegionInstrs) override</div><div class="ttdoc">Initialize the per-region scheduling policy. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02747">MachineScheduler.cpp:2747</a></div></div>
<div class="ttc" id="namespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a31669aae44fa7e6414dd5cd81e2b16f8">llvm::NodeOrder</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00037">SIMachineScheduler.h:37</a></div></div>
<div class="ttc" id="SLPVectorizer_8cpp_html_a3ca9742688618517cc4690fb947fb609"><div class="ttname"><a href="SLPVectorizer_8cpp.html#a3ca9742688618517cc4690fb947fb609">isSimple</a></div><div class="ttdeci">static bool isSimple(Instruction *I)</div><div class="ttdef"><b>Definition:</b> <a href="SLPVectorizer_8cpp_source.html#l00511">SLPVectorizer.cpp:511</a></div></div>
<div class="ttc" id="namespacellvm_html_a3fe8dd7f3dec647e609a356c59dd7e81"><div class="ttname"><a href="namespacellvm.html#a3fe8dd7f3dec647e609a356c59dd7e81">llvm::reverse</a></div><div class="ttdeci">auto reverse(ContainerTy &amp;&amp;C, typename std::enable_if&lt; has_rbegin&lt; ContainerTy &gt;::value &gt;::type *=nullptr) -&gt; decltype(make_range(C.rbegin(), C.rend()))</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00265">STLExtras.h:265</a></div></div>
<div class="ttc" id="SIMachineScheduler_8cpp_html_abf1dcbd3c2d7818de05793f9cd2fcdea"><div class="ttname"><a href="SIMachineScheduler_8cpp.html#abf1dcbd3c2d7818de05793f9cd2fcdea">getReasonStr</a></div><div class="ttdeci">static const char * getReasonStr(SIScheduleCandReason Reason)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8cpp_source.html#l00143">SIMachineScheduler.cpp:143</a></div></div>
<div class="ttc" id="classllvm_1_1SchedDFSResult_html"><div class="ttname"><a href="classllvm_1_1SchedDFSResult.html">llvm::SchedDFSResult</a></div><div class="ttdoc">Compute the values of each DAG node for various metrics during DFS. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDFS_8h_source.html#l00065">ScheduleDFS.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a78e3672daf3301153eac2266dbc32885"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a78e3672daf3301153eac2266dbc32885">llvm::ScheduleDAGMI::enterRegion</a></div><div class="ttdeci">void enterRegion(MachineBasicBlock *bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned regioninstrs) override</div><div class="ttdoc">Implement the ScheduleDAGInstrs interface for handling the next scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00704">MachineScheduler.cpp:704</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a2a6f92b9c5aba34d3b07f3ebe229ccff"><div class="ttname"><a href="classllvm_1_1SUnit.html#a2a6f92b9c5aba34d3b07f3ebe229ccff">llvm::SUnit::TopReadyCycle</a></div><div class="ttdeci">unsigned TopReadyCycle</div><div class="ttdoc">Cycle relative to start when node is ready. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00299">ScheduleDAG.h:299</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a2876d288bd148637a0e8d79ce3f0f3fb"><div class="ttname"><a href="MachineScheduler_8cpp.html#a2876d288bd148637a0e8d79ce3f0f3fb">InvalidCycle</a></div><div class="ttdeci">static const unsigned InvalidCycle</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01834">MachineScheduler.cpp:1834</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_adc6870d8a702ca4f480785afd7a1eba7"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#adc6870d8a702ca4f480785afd7a1eba7">llvm::TargetSchedModel::getNumMicroOps</a></div><div class="ttdeci">unsigned getNumMicroOps(const MachineInstr *MI, const MCSchedClassDesc *SC=nullptr) const</div><div class="ttdoc">Return the number of issue slots required for this MI. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8cpp_source.html#l00107">TargetSchedule.cpp:107</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_ada0488ce8dde6e7677f28b8ddbafdcbd"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#ada0488ce8dde6e7677f28b8ddbafdcbd">llvm::LiveIntervals::getInstructionFromIndex</a></div><div class="ttdeci">MachineInstr * getInstructionFromIndex(SlotIndex index) const</div><div class="ttdoc">Returns the instruction associated with the given index. </div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00231">LiveIntervals.h:231</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a3be9857a09c82046b77a71918b5e214f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3be9857a09c82046b77a71918b5e214f">llvm::MachineOperand::readsReg</a></div><div class="ttdeci">bool readsReg() const</div><div class="ttdoc">readsReg - Returns true if this operand reads the previous value of its register. ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00456">MachineOperand.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_abb74f3d3a30e2ae598ec8a782d9031e8"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#abb74f3d3a30e2ae598ec8a782d9031e8">llvm::SchedBoundary::bumpCycle</a></div><div class="ttdeci">void bumpCycle(unsigned NextCycle)</div><div class="ttdoc">Move the boundary of scheduled code by one cycle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02120">MachineScheduler.cpp:2120</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ac1e943e12b0a4d1f19e2a3c9f9ab265d"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ac1e943e12b0a4d1f19e2a3c9f9ab265d">llvm::SchedBoundary::countResource</a></div><div class="ttdeci">unsigned countResource(unsigned PIdx, unsigned Cycles, unsigned ReadyCycle)</div><div class="ttdoc">Add the given processor resource to this scheduled zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02172">MachineScheduler.cpp:2172</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a459acab05344caa836aa036f1829c928"><div class="ttname"><a href="MachineScheduler_8cpp.html#a459acab05344caa836aa036f1829c928">priorNonDebug</a></div><div class="ttdeci">static MachineBasicBlock::const_iterator priorNonDebug(MachineBasicBlock::const_iterator I, MachineBasicBlock::const_iterator Beg)</div><div class="ttdoc">Decrement this iterator until reaching the top or a non-debug instr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00279">MachineScheduler.cpp:279</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ad9372964d55580636efe92281b42ad6c"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">llvm::GenericSchedulerBase::SchedCandidate::Reason</a></div><div class="ttdeci">CandReason Reason</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00853">MachineScheduler.h:853</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ab76e4a602699ddc57019efaba62a92b6"><div class="ttname"><a href="classllvm_1_1SUnit.html#ab76e4a602699ddc57019efaba62a92b6">llvm::SUnit::hasReservedResource</a></div><div class="ttdeci">bool hasReservedResource</div><div class="ttdoc">Uses a reserved resource. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00289">ScheduleDAG.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a04a2c04f918397dbac27a79e58807136"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a04a2c04f918397dbac27a79e58807136">llvm::ScheduleDAGMILive::scheduleMI</a></div><div class="ttdeci">void scheduleMI(SUnit *SU, bool IsTopNode)</div><div class="ttdoc">Move an instruction and update register pressure. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01389">MachineScheduler.cpp:1389</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a9cd7c54e0bb13cc01c4e2a4133a40ee4"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a9cd7c54e0bb13cc01c4e2a4133a40ee4">llvm::TargetSubtargetInfo::overrideSchedPolicy</a></div><div class="ttdeci">virtual void overrideSchedPolicy(MachineSchedPolicy &amp;Policy, unsigned NumRegionInstrs) const</div><div class="ttdoc">Override generic scheduling policy within a region. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00224">TargetSubtargetInfo.h:224</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndexes_html"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html">llvm::SlotIndexes</a></div><div class="ttdoc">SlotIndexes pass. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00314">SlotIndexes.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_ae3b98982e2036f3d26806de5ed5e02d0"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#ae3b98982e2036f3d26806de5ed5e02d0">llvm::SlotIndex::getRegSlot</a></div><div class="ttdeci">SlotIndex getRegSlot(bool EC=false) const</div><div class="ttdoc">Returns the register use/def slot in the current instruction for a normal or early-clobber def...</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00254">SlotIndexes.h:254</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a0aba33f2dcf1220173b9d3608fecc3df"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a0aba33f2dcf1220173b9d3608fecc3df">llvm::TargetLoweringBase::getRegClassFor</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClassFor(MVT VT, bool isDivergent=false) const</div><div class="ttdoc">Return the register class that should be used for the specified value type. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00707">TargetLowering.h:707</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a5bcc40c244c6a33d738b3e4f1d490ca3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a5bcc40c244c6a33d738b3e4f1d490ca3">llvm::ScheduleDAGMI::top</a></div><div class="ttdeci">MachineBasicBlock::iterator top() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00319">MachineScheduler.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html"><div class="ttname"><a href="classllvm_1_1SrcOp.html">llvm::SrcOp</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00120">MachineIRBuilder.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a4be5ffcd4f76d433cc753be146a872b7"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a4be5ffcd4f76d433cc753be146a872b7">llvm::ScheduleDAGMILive::buildDAGWithRegPressure</a></div><div class="ttdeci">void buildDAGWithRegPressure()</div><div class="ttdoc">Call ScheduleDAGInstrs::buildSchedGraph with register pressure tracking enabled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01259">MachineScheduler.cpp:1259</a></div></div>
<div class="ttc" id="SlotIndexes_8h_html"><div class="ttname"><a href="SlotIndexes_8h.html">SlotIndexes.h</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ae75d620ee809eaf50970a833f4a3ace9"><div class="ttname"><a href="classllvm_1_1SUnit.html#ae75d620ee809eaf50970a833f4a3ace9">llvm::SUnit::WeakSuccsLeft</a></div><div class="ttdeci">unsigned WeakSuccsLeft</div><div class="ttdoc">of weak succs not scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00271">ScheduleDAG.h:271</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_ae1be3a2fc5dfa3281d32b6fb4e4ea6dd"><div class="ttname"><a href="MachineScheduler_8cpp.html#ae1be3a2fc5dfa3281d32b6fb4e4ea6dd">getSchedRegions</a></div><div class="ttdeci">static void getSchedRegions(MachineBasicBlock *MBB, MBBRegionsVector &amp;Regions, bool RegionsTopDown)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00470">MachineScheduler.cpp:470</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a9df77ae80f822b788cb2464992a05bc1"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a9df77ae80f822b788cb2464992a05bc1">llvm::GenericSchedulerBase::getReasonStr</a></div><div class="ttdeci">static const char * getReasonStr(GenericSchedulerBase::CandReason Reason)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02570">MachineScheduler.cpp:2570</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ac384df17605ecce542a6d2567c7f1ee0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ac384df17605ecce542a6d2567c7f1ee0">llvm::ScheduleDAGInstrs::canAddEdge</a></div><div class="ttdeci">bool canAddEdge(SUnit *SuccSU, SUnit *PredSU)</div><div class="ttdoc">True if an edge can be added from PredSU to SuccSU without creating a cycle. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01196">ScheduleDAGInstrs.cpp:1196</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4_html_a9cb35016314cf6da022701d4e0a06fcb"><div class="ttname"><a href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#a9cb35016314cf6da022701d4e0a06fcb">llvm::DOTGraphTraits&lt; ScheduleDAGMI * &gt;::getGraphName</a></div><div class="ttdeci">static std::string getGraphName(const ScheduleDAG *G)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03686">MachineScheduler.cpp:3686</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ab50b64c518a7455daf3e0bc87aee5514"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">llvm::ScheduleDAGInstrs::begin</a></div><div class="ttdeci">MachineBasicBlock::iterator begin() const</div><div class="ttdoc">Returns an iterator to the top of the current scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00272">ScheduleDAGInstrs.h:272</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a8b4768ef4b1a0a2e8d50714b07465075"><div class="ttname"><a href="classllvm_1_1SDep.html#a8b4768ef4b1a0a2e8d50714b07465075">llvm::SDep::isCtrl</a></div><div class="ttdeci">bool isCtrl() const</div><div class="ttdoc">Shorthand for getKind() != SDep::Data. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00161">ScheduleDAG.h:161</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00106">MCInstrItineraries.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a94f78042fbba3ea4cd1004353daa46aa"><div class="ttname"><a href="classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">llvm::SUnit::NumPredsLeft</a></div><div class="ttdeci">unsigned NumPredsLeft</div><div class="ttdoc">of preds not scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00268">ScheduleDAG.h:268</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a14c35b53586841aad69751a52b7d358a"><div class="ttname"><a href="MachineScheduler_8cpp.html#a14c35b53586841aad69751a52b7d358a">tracePick</a></div><div class="ttdeci">static void tracePick(GenericSchedulerBase::CandReason Reason, bool IsTop)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02707">MachineScheduler.cpp:2707</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ae0b8da4dfde85d4ddc32359ca52dc493"><div class="ttname"><a href="classllvm_1_1SUnit.html#ae0b8da4dfde85d4ddc32359ca52dc493">llvm::SUnit::isTopReady</a></div><div class="ttdeci">bool isTopReady() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00446">ScheduleDAG.h:446</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a155166a788cfe0d992af6f2e21e6118e"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a155166a788cfe0d992af6f2e21e6118e">llvm::SchedBoundary::releasePending</a></div><div class="ttdeci">void releasePending()</div><div class="ttdoc">Release pending ready nodes in to the available queue. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02349">MachineScheduler.cpp:2349</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterOperands_html_a74e0a918c9705f23a1e5b66f68cc97e9"><div class="ttname"><a href="classllvm_1_1RegisterOperands.html#a74e0a918c9705f23a1e5b66f68cc97e9">llvm::RegisterOperands::collect</a></div><div class="ttdeci">void collect(const MachineInstr &amp;MI, const TargetRegisterInfo &amp;TRI, const MachineRegisterInfo &amp;MRI, bool TrackLaneMasks, bool IgnoreDead)</div><div class="ttdoc">Analyze the given instruction MI and fill in the Uses, Defs and DeadDefs list based on the MachineOpe...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00568">RegisterPressure.cpp:568</a></div></div>
<div class="ttc" id="COFFYAML_8cpp_html_a9dbc9c66cf3908e866b252feca6395a4"><div class="ttname"><a href="COFFYAML_8cpp.html#a9dbc9c66cf3908e866b252feca6395a4">Machine</a></div><div class="ttdeci">COFF::MachineTypes Machine</div><div class="ttdef"><b>Definition:</b> <a href="COFFYAML_8cpp_source.html#l00365">COFFYAML.cpp:365</a></div></div>
<div class="ttc" id="namespacellvm_html_a5365898dd1deb10d065e288a2babd511"><div class="ttname"><a href="namespacellvm.html#a5365898dd1deb10d065e288a2babd511">llvm::createGenericSchedLive</a></div><div class="ttdeci">ScheduleDAGMILive * createGenericSchedLive(MachineSchedContext *C)</div><div class="ttdoc">Create the standard converging machine scheduler. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03302">MachineScheduler.cpp:3302</a></div></div>
<div class="ttc" id="classllvm_1_1MachinePassRegistry_html"><div class="ttname"><a href="classllvm_1_1MachinePassRegistry.html">llvm::MachinePassRegistry</a></div><div class="ttdoc">MachinePassRegistry - Track the registration of machine passes. </div><div class="ttdef"><b>Definition:</b> <a href="MachinePassRegistry_8h_source.html#l00073">MachinePassRegistry.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterOperands_html"><div class="ttname"><a href="classllvm_1_1RegisterOperands.html">llvm::RegisterOperands</a></div><div class="ttdoc">List of registers defined and used by a machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00167">RegisterPressure.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ad34f7e3cd7a9add3ab2529e267b48004"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a03a2dc5f9f321a2ce28f5c641dfe5455"><div class="ttname"><a href="classllvm_1_1SDep.html#a03a2dc5f9f321a2ce28f5c641dfe5455">llvm::SDep::getSUnit</a></div><div class="ttdeci">SUnit * getSUnit() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00480">ScheduleDAG.h:480</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_ac382b8e28fb3d7992c04e6362c3b5295"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#ac382b8e28fb3d7992c04e6362c3b5295">llvm::ReadyQueue::iterator</a></div><div class="ttdeci">std::vector&lt; SUnit * &gt;::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00548">MachineScheduler.h:548</a></div></div>
<div class="ttc" id="classllvm_1_1SUnitIterator_html"><div class="ttname"><a href="classllvm_1_1SUnitIterator.html">llvm::SUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00617">ScheduleDAG.h:617</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a920652e64042f72e913f81f9660b4f2f"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a920652e64042f72e913f81f9660b4f2f">llvm::ScheduleDAGMILive::collectVRegUses</a></div><div class="ttdeci">void collectVRegUses(SUnit &amp;SU)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00931">MachineScheduler.cpp:931</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae8727d434d20639d563849891f5ca1e1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">llvm::ScheduleDAGInstrs::enterRegion</a></div><div class="ttdeci">virtual void enterRegion(MachineBasicBlock *bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned regioninstrs)</div><div class="ttdoc">Initialize the DAG and common scheduler state for a new scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00186">ScheduleDAGInstrs.cpp:186</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ac984b92ac3a64875c7f2908ef617584d"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ac984b92ac3a64875c7f2908ef617584d">llvm::SchedBoundary::getCurrMOps</a></div><div class="ttdeci">unsigned getCurrMOps() const</div><div class="ttdoc">Micro-ops issued in the current cycle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00703">MachineScheduler.h:703</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ae8a7d2f5a351f2a80d6bc781d32b1dae"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ae8a7d2f5a351f2a80d6bc781d32b1dae">llvm::ScheduleDAGMI::getNextClusterSucc</a></div><div class="ttdeci">const SUnit * getNextClusterSucc() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00343">MachineScheduler.h:343</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a6b1771cf492495f8f82727657c68e571"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a6b1771cf492495f8f82727657c68e571">llvm::SchedBoundary::bumpNode</a></div><div class="ttdeci">void bumpNode(SUnit *SU)</div><div class="ttdoc">Move the boundary of scheduled code by one SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02205">MachineScheduler.cpp:2205</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_af8a37b0efa51cfd3f6b4729e3298de7f"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#af8a37b0efa51cfd3f6b4729e3298de7f">llvm::PostGenericScheduler::pickNode</a></div><div class="ttdeci">SUnit * pickNode(bool &amp;IsTopNode) override</div><div class="ttdoc">Pick the next node to schedule. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03417">MachineScheduler.cpp:3417</a></div></div>
<div class="ttc" id="classllvm_1_1SchedDFSResult_html_a2b2b597b59be28845565af32824bc8ed"><div class="ttname"><a href="classllvm_1_1SchedDFSResult.html#a2b2b597b59be28845565af32824bc8ed">llvm::SchedDFSResult::getSubtreeID</a></div><div class="ttdeci">unsigned getSubtreeID(const SUnit *SU) const</div><div class="ttdoc">Get the ID of the subtree the given DAG node belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDFS_8h_source.html#l00169">ScheduleDFS.h:169</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_ab0d12eb20352f092840f7f8df60abe26"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ab0d12eb20352f092840f7f8df60abe26">llvm::GenericScheduler::initCandidate</a></div><div class="ttdeci">void initCandidate(SchedCandidate &amp;Cand, SUnit *SU, bool AtTop, const RegPressureTracker &amp;RPTracker, RegPressureTracker &amp;TempTracker)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02950">MachineScheduler.cpp:2950</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a3d142c9e7c066059e15232c56dec9e2e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">llvm::MachineFunction::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">getName - Return the name of the corresponding LLVM function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00499">MachineFunction.cpp:499</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_acd9f1ecfaa9db2800e6fe15a385b4a6f"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">llvm::GenericSchedulerBase::CandPolicy::ReduceLatency</a></div><div class="ttdeci">bool ReduceLatency</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00809">MachineScheduler.h:809</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ab75cd37a7a0319d5a4c77189cca106ec"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ab75cd37a7a0319d5a4c77189cca106ec">llvm::ScheduleDAGInstrs::getSUnit</a></div><div class="ttdeci">SUnit * getSUnit(MachineInstr *MI) const</div><div class="ttdoc">Returns an existing SUnit for this MI, or nullptr. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00395">ScheduleDAGInstrs.h:395</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a0aa33f27fbf7be1e7e53512ceb6de885"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a0aa33f27fbf7be1e7e53512ceb6de885">llvm::GenericScheduler::checkAcyclicLatency</a></div><div class="ttdeci">void checkAcyclicLatency()</div><div class="ttdoc">Set IsAcyclicLatencyLimited if the acyclic path is longer than the cyclic critical path by more cycle...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02815">MachineScheduler.cpp:2815</a></div></div>
<div class="ttc" id="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4_html_a412a621ecd1fa0c812338cf768411946"><div class="ttname"><a href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#a412a621ecd1fa0c812338cf768411946">llvm::DOTGraphTraits&lt; ScheduleDAGMI * &gt;::getNodeDescription</a></div><div class="ttdeci">static std::string getNodeDescription(const SUnit *SU, const ScheduleDAG *G)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03725">MachineScheduler.cpp:3725</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_ae2eeb8e69d447a891d7d1fc3d64af3ec"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#ae2eeb8e69d447a891d7d1fc3d64af3ec">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::FindAndConstruct</a></div><div class="ttdeci">value_type &amp; FindAndConstruct(const KeyT &amp;Key)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00291">DenseMap.h:291</a></div></div>
<div class="ttc" id="classllvm_1_1LiveQueryResult_html_a5d1559bf322e157ea748763d08b56d52"><div class="ttname"><a href="classllvm_1_1LiveQueryResult.html#a5d1559bf322e157ea748763d08b56d52">llvm::LiveQueryResult::valueIn</a></div><div class="ttdeci">VNInfo * valueIn() const</div><div class="ttdoc">Return the value that is live-in to the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00104">LiveInterval.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a2e4f8d7ebc77cdaa0241f46d01e7375b"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a2e4f8d7ebc77cdaa0241f46d01e7375b">llvm::SchedBoundary::incExecutedResources</a></div><div class="ttdeci">void incExecutedResources(unsigned PIdx, unsigned Count)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02158">MachineScheduler.cpp:2158</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a6eb0e49d283729a5f8b99d4efa1be7c1"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a6eb0e49d283729a5f8b99d4efa1be7c1">llvm::LiveRange::Query</a></div><div class="ttdeci">LiveQueryResult Query(SlotIndex Idx) const</div><div class="ttdoc">Query Liveness at Idx. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00532">LiveInterval.h:532</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_af9b2f5ad8048d175fc88cbd6684ac720"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">llvm::MachineSchedStrategy::registerRoots</a></div><div class="ttdeci">virtual void registerRoots()</div><div class="ttdoc">Notify this strategy that all roots have been released (including those that depend on EntrySU or Exi...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00235">MachineScheduler.h:235</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdoc">Scheduling dependency. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00049">ScheduleDAG.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a4ac4d36cb59a4bbf5d93513dad0ff0e9"><div class="ttname"><a href="classllvm_1_1SUnit.html#a4ac4d36cb59a4bbf5d93513dad0ff0e9">llvm::SUnit::isUnbuffered</a></div><div class="ttdeci">bool isUnbuffered</div><div class="ttdoc">Uses an unbuffered resource. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00288">ScheduleDAG.h:288</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html_a972fa38378a3d49a9bb48ca584621438"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html#a972fa38378a3d49a9bb48ca584621438">llvm::RegPressureTracker::getMaxDownwardPressureDelta</a></div><div class="ttdeci">void getMaxDownwardPressureDelta(const MachineInstr *MI, RegPressureDelta &amp;Delta, ArrayRef&lt; PressureChange &gt; CriticalPSets, ArrayRef&lt; unsigned &gt; MaxPressureLimit)</div><div class="ttdoc">Consider the pressure increase caused by traversing this instruction top-down. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l01342">RegisterPressure.cpp:1342</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a751090565ab555f2738aec07bc1a350c"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a751090565ab555f2738aec07bc1a350c">llvm::SchedBoundary::releaseNode</a></div><div class="ttdeci">void releaseNode(SUnit *SU, unsigned ReadyCycle, bool InPQueue, unsigned Idx=0)</div><div class="ttdoc">Release SU to make it ready. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02086">MachineScheduler.cpp:2086</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab96f3235c18e659758517d0532d606c9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">llvm::MachineInstr::mayStore</a></div><div class="ttdeci">bool mayStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00869">MachineInstr.h:869</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="classllvm_1_1PressureChange_html_a2914e3c0dd7cb72d6d1eb4343a0bd6c9"><div class="ttname"><a href="classllvm_1_1PressureChange.html#a2914e3c0dd7cb72d6d1eb4343a0bd6c9">llvm::PressureChange::getPSetOrMax</a></div><div class="ttdeci">unsigned getPSetOrMax() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00121">RegisterPressure.h:121</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a0be1f84d53e90c247d75f2ed63636761"><div class="ttname"><a href="classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">llvm::SUnit::isCall</a></div><div class="ttdeci">bool isCall</div><div class="ttdoc">Is a function call. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00275">ScheduleDAG.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_aa1bc5510e870a77ebe055b1524d9fd26"><div class="ttname"><a href="classllvm_1_1LiveRange.html#aa1bc5510e870a77ebe055b1524d9fd26">llvm::LiveRange::endIndex</a></div><div class="ttdeci">SlotIndex endIndex() const</div><div class="ttdoc">endNumber - return the maximum point of the range of the whole, exclusive. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00383">LiveInterval.h:383</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">llvm::GenericSchedulerBase::CandReason</a></div><div class="ttdeci">CandReason</div><div class="ttdoc">Represent the type of SchedCandidate found within a single queue. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00798">MachineScheduler.h:798</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="namespacellvm_html_a03503773241005f01b090b9862aad304"><div class="ttname"><a href="namespacellvm.html#a03503773241005f01b090b9862aad304">llvm::dump</a></div><div class="ttdeci">void dump(const SparseBitVector&lt; ElementSize &gt; &amp;LHS, raw_ostream &amp;out)</div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00876">SparseBitVector.h:876</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a0727ce4ffb9b167e7ad283259d82b10c"><div class="ttname"><a href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">Returns the representative MachineInstr for this SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00373">ScheduleDAG.h:373</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html">llvm::ReadyQueue</a></div><div class="ttdoc">Helpers for implementing custom MachineSchedStrategy classes. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00527">MachineScheduler.h:527</a></div></div>
<div class="ttc" id="structllvm_1_1RegPressureDelta_html_aff9c3b403c6d4af795dd8be1c9612240"><div class="ttname"><a href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">llvm::RegPressureDelta::Excess</a></div><div class="ttdeci">PressureChange Excess</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00240">RegisterPressure.h:240</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="structllvm_1_1RegPressureDelta_html_a589e1a7e9a8a095d8d01ff8ba32b3d14"><div class="ttname"><a href="structllvm_1_1RegPressureDelta.html#a589e1a7e9a8a095d8d01ff8ba32b3d14">llvm::RegPressureDelta::CurrentMax</a></div><div class="ttdeci">PressureChange CurrentMax</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00242">RegisterPressure.h:242</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5ada09b995722faae2fac3dacfddd27999"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5ada09b995722faae2fac3dacfddd27999">llvm::tgtok::Dag</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="namespacellvm_html_ab618de2b7dea1e1859018a1a7e8b3ee5"><div class="ttname"><a href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">llvm::tryGreater</a></div><div class="ttdeci">bool tryGreater(int TryVal, int CandVal, GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, GenericSchedulerBase::CandReason Reason)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02665">MachineScheduler.cpp:2665</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00103">MachineFunctionPass.cpp:103</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a72e0568b7bf0e9a97260c34264a549a0"><div class="ttname"><a href="classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">llvm::SUnit::Latency</a></div><div class="ttdeci">unsigned short Latency</div><div class="ttdoc">Node latency. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00273">ScheduleDAG.h:273</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a20646b5e577c00ae6fc2912a4081f9d5"><div class="ttname"><a href="MachineScheduler_8cpp.html#a20646b5e577c00ae6fc2912a4081f9d5">MinSubtreeSize</a></div><div class="ttdeci">static const unsigned MinSubtreeSize</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00131">MachineScheduler.cpp:131</a></div></div>
<div class="ttc" id="namespacellvm_html_ad7649adad973f341b72103836b310042"><div class="ttname"><a href="namespacellvm.html#ad7649adad973f341b72103836b310042">llvm::VerifyScheduling</a></div><div class="ttdeci">cl::opt&lt; bool &gt; VerifyScheduling</div></div>
<div class="ttc" id="structllvm_1_1MCWriteProcResEntry_html"><div class="ttname"><a href="structllvm_1_1MCWriteProcResEntry.html">llvm::MCWriteProcResEntry</a></div><div class="ttdoc">Identify one of the processor resource kinds consumed by a particular scheduling class for the specif...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00064">MCSchedule.h:64</a></div></div>
<div class="ttc" id="Compiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ae28da0579ee268c38eb2a5ababa222fa"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ae28da0579ee268c38eb2a5ababa222fa">llvm::SchedBoundary::removeReady</a></div><div class="ttdeci">void removeReady(SUnit *SU)</div><div class="ttdoc">Remove SU from the ready set for this boundary. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02376">MachineScheduler.cpp:2376</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html"><div class="ttname"><a href="structllvm_1_1MCSchedClassDesc.html">llvm::MCSchedClassDesc</a></div><div class="ttdoc">Summarize the scheduling resources required for an instruction of a particular scheduling class...</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00110">MCSchedule.h:110</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a3b9bb9bd4b3922f0b8704eec7287b914"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a3b9bb9bd4b3922f0b8704eec7287b914">llvm::ScheduleDAGMILive::updatePressureDiffs</a></div><div class="ttdeci">void updatePressureDiffs(ArrayRef&lt; RegisterMaskPair &gt; LiveUses)</div><div class="ttdoc">Update the PressureDiff array for liveness after scheduling this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01098">MachineScheduler.cpp:1098</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html_af7a0688faef62284ad684e70f342b3da"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html#af7a0688faef62284ad684e70f342b3da">llvm::RegPressureTracker::getUpwardPressureDelta</a></div><div class="ttdeci">void getUpwardPressureDelta(const MachineInstr *MI, PressureDiff &amp;PDiff, RegPressureDelta &amp;Delta, ArrayRef&lt; PressureChange &gt; CriticalPSets, ArrayRef&lt; unsigned &gt; MaxPressureLimit) const</div><div class="ttdoc">This is the fast version of querying register pressure that does not directly depend on current liven...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l01161">RegisterPressure.cpp:1161</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_aa76eab97e3072a1ebd4bf1ff00d19423"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#aa76eab97e3072a1ebd4bf1ff00d19423">llvm::TargetFrameLowering::getStackGrowthDirection</a></div><div class="ttdeci">StackDirection getStackGrowthDirection() const</div><div class="ttdoc">getStackGrowthDirection - Return the direction the stack grows </div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00074">TargetFrameLowering.h:74</a></div></div>
<div class="ttc" id="InitializePasses_8h_html"><div class="ttname"><a href="InitializePasses_8h.html">InitializePasses.h</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a0a9255314dba663576d6bc1bb42762b1"><div class="ttname"><a href="MachineScheduler_8cpp.html#a0a9255314dba663576d6bc1bb42762b1">isSchedBoundary</a></div><div class="ttdeci">static bool isSchedBoundary(MachineBasicBlock::iterator MI, MachineBasicBlock *MBB, MachineFunction *MF, const TargetInstrInfo *TII)</div><div class="ttdoc">Return true of the given instruction should not be included in a scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00442">MachineScheduler.cpp:442</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="MachineScheduler_8h_html"><div class="ttname"><a href="MachineScheduler_8h.html">MachineScheduler.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a788c5905de970028eb0efa2266bd10bf"><div class="ttname"><a href="namespacellvm.html#a788c5905de970028eb0efa2266bd10bf">llvm::printVRegOrUnit</a></div><div class="ttdeci">Printable printVRegOrUnit(unsigned VRegOrUnit, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Create Printable object to print virtual registers and physical registers on a raw_ostream. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00143">TargetRegisterInfo.cpp:143</a></div></div>
<div class="ttc" id="structllvm_1_1RegionPressure_html"><div class="ttname"><a href="structllvm_1_1RegionPressure.html">llvm::RegionPressure</a></div><div class="ttdoc">RegisterPressure computed within a region of instructions delimited by TopPos and BottomPos...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00083">RegisterPressure.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1Option_html_a2dc75fafb68e7669e776e19da7857cdf"><div class="ttname"><a href="classllvm_1_1cl_1_1Option.html#a2dc75fafb68e7669e776e19da7857cdf">llvm::cl::Option::getNumOccurrences</a></div><div class="ttdeci">int getNumOccurrences() const</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00396">CommandLine.h:396</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_af637149166f4dbc65315b9d6bd96e242"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#af637149166f4dbc65315b9d6bd96e242">llvm::ScheduleDAGInstrs::doMBBSchedRegionsTopDown</a></div><div class="ttdeci">virtual bool doMBBSchedRegionsTopDown() const</div><div class="ttdoc">If this method returns true, handling of the scheduling regions themselves (in case of a scheduling b...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00286">ScheduleDAGInstrs.h:286</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a310a170b7d2442d12634d53db262fb92"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">llvm::GenericSchedulerBase::SchedCandidate::SU</a></div><div class="ttdeci">SUnit * SU</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00850">MachineScheduler.h:850</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a569fc4139bec0217794e9f830d6ba852"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a569fc4139bec0217794e9f830d6ba852">llvm::ScheduleDAGMI::checkSchedLimit</a></div><div class="ttdeci">bool checkSchedLimit()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00734">MachineScheduler.cpp:734</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00042">PassAnalysisSupport.h:42</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">llvm::GenericSchedulerBase::SchedCandidate</a></div><div class="ttdoc">Store the state used by GenericScheduler heuristics, required for the lifetime of one invocation of p...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00846">MachineScheduler.h:846</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_adb8558f52662b83fe081b34b1f31fb20"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#adb8558f52662b83fe081b34b1f31fb20">llvm::SchedBoundary::checkHazard</a></div><div class="ttdeci">bool checkHazard(SUnit *SU)</div><div class="ttdoc">Does this SU have a hazard within the current instruction group. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01992">MachineScheduler.cpp:1992</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aae3faf8229869864f829df28a14b79a2"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aae3faf8229869864f829df28a14b79a2">llvm::MachineInstr::defs</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; defs()</div><div class="ttdoc">Returns a range over all explicit operands that are register definitions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00514">MachineInstr.h:514</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a1c51776d4e512a7f24d5b5d601c31016"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a1c51776d4e512a7f24d5b5d601c31016">llvm::ScheduleDAGMI::releasePred</a></div><div class="ttdeci">void releasePred(SUnit *SU, SDep *PredEdge)</div><div class="ttdoc">ReleasePred - Decrement the NumSuccsLeft count of a predecessor. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00657">MachineScheduler.cpp:657</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html">llvm::RegPressureTracker</a></div><div class="ttdoc">Track the current register pressure at some position in the instruction stream, and remember the high...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00358">RegisterPressure.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_aee56664b72ea174c22ef095dc828a0b5"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">llvm::MachineSchedStrategy::releaseBottomNode</a></div><div class="ttdeci">virtual void releaseBottomNode(SUnit *SU)=0</div><div class="ttdoc">When all successor dependencies have been resolved, free this node for bottom-up scheduling. </div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1CandPolicy_html"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">llvm::GenericSchedulerBase::CandPolicy</a></div><div class="ttdoc">Policy for scheduling the next instruction in the candidate&amp;#39;s zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00808">MachineScheduler.h:808</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ae861d440b366cf033d7f2764b2b34be0"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">llvm::GenericSchedulerBase::SchedCandidate::Policy</a></div><div class="ttdeci">CandPolicy Policy</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00847">MachineScheduler.h:847</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_ac83b174a9cb37fb56517e8be0eda21ed"><div class="ttname"><a href="MachineScheduler_8cpp.html#ac83b174a9cb37fb56517e8be0eda21ed">useDefaultMachineSched</a></div><div class="ttdeci">static ScheduleDAGInstrs * useDefaultMachineSched(MachineSchedContext *C)</div><div class="ttdoc">A dummy default scheduler factory indicates whether the scheduler is overridden on the command line...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00252">MachineScheduler.cpp:252</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a1284eca54a89002a4b67f4dfe490736b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a1284eca54a89002a4b67f4dfe490736b">llvm::ScheduleDAGInstrs::getSchedModel</a></div><div class="ttdeci">const TargetSchedModel * getSchedModel() const</div><div class="ttdoc">Gets the machine model for instruction scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00262">ScheduleDAGInstrs.h:262</a></div></div>
<div class="ttc" id="ArchiveWriter_8cpp_html_aa9f638c7ae7fdd206a6c60e26bef9751"><div class="ttname"><a href="ArchiveWriter_8cpp.html#aa9f638c7ae7fdd206a6c60e26bef9751">print</a></div><div class="ttdeci">static void print(raw_ostream &amp;Out, object::Archive::Kind Kind, T Val)</div><div class="ttdef"><b>Definition:</b> <a href="ArchiveWriter_8cpp_source.html#l00145">ArchiveWriter.cpp:145</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a29ef846d6fac7aa275808c8866035968"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a29ef846d6fac7aa275808c8866035968">llvm::SchedBoundary::getScheduledLatency</a></div><div class="ttdeci">unsigned getScheduledLatency() const</div><div class="ttdoc">Get the number of latency cycles &quot;covered&quot; by the scheduled instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00711">MachineScheduler.h:711</a></div></div>
<div class="ttc" id="classllvm_1_1PressureDiff_html"><div class="ttname"><a href="classllvm_1_1PressureDiff.html">llvm::PressureDiff</a></div><div class="ttdoc">List of PressureChanges in order of increasing, unique PSetID. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00141">RegisterPressure.h:141</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_abc5a5c32ac78a99ee2633dbbeec20397"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">llvm::ScheduleDAGInstrs::exitRegion</a></div><div class="ttdeci">virtual void exitRegion()</div><div class="ttdoc">Called when the scheduler has finished scheduling the current region. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00196">ScheduleDAGInstrs.cpp:196</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a25c117ac45bfbbcf69dc0b674db2d1ea"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a25c117ac45bfbbcf69dc0b674db2d1ea">llvm::LiveIntervals::getInterval</a></div><div class="ttdeci">LiveInterval &amp; getInterval(Register Reg)</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00114">LiveIntervals.h:114</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4_html_ae60a7222415878571912427e758f4297"><div class="ttname"><a href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#ae60a7222415878571912427e758f4297">llvm::DOTGraphTraits&lt; ScheduleDAGMI * &gt;::DOTGraphTraits</a></div><div class="ttdeci">DOTGraphTraits(bool isSimple=false)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03684">MachineScheduler.cpp:3684</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ab86856838bf1e1577210f03d35273ccb"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">llvm::GenericSchedulerBase::SchedCandidate::ResDelta</a></div><div class="ttdeci">SchedResourceDelta ResDelta</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00862">MachineScheduler.h:862</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a551060cb0333d9d0cfdacd2576d817b9ac698747d5c996ab4f760518f55be1346"><div class="ttname"><a href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9ac698747d5c996ab4f760518f55be1346">llvm::SDep::Weak</a></div><div class="ttdoc">Arbitrary weak DAG edge. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00073">ScheduleDAG.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html_a9fec0ddb5cfb9db5082a914d99310c2e"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html#a9fec0ddb5cfb9db5082a914d99310c2e">llvm::MachineSchedRegistry::ScheduleDAGCtor</a></div><div class="ttdeci">ScheduleDAGInstrs *(*)(MachineSchedContext *) ScheduleDAGCtor</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00139">MachineScheduler.h:139</a></div></div>
<div class="ttc" id="namespacellvm_html_a4af9ea48a04efd4cf18862a5d7c95d0c"><div class="ttname"><a href="namespacellvm.html#a4af9ea48a04efd4cf18862a5d7c95d0c">llvm::createStoreClusterDAGMutation</a></div><div class="ttdeci">std::unique_ptr&lt; ScheduleDAGMutation &gt; createStoreClusterDAGMutation(const TargetInstrInfo *TII, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01551">MachineScheduler.cpp:1551</a></div></div>
<div class="ttc" id="DenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a1c8a9363a3eb113ca42064a03636b135"><div class="ttname"><a href="MachineScheduler_8cpp.html#a1c8a9363a3eb113ca42064a03636b135">nextIfDebug</a></div><div class="ttdeci">static MachineBasicBlock::const_iterator nextIfDebug(MachineBasicBlock::const_iterator I, MachineBasicBlock::const_iterator End)</div><div class="ttdoc">If this iterator is a debug value, increment until reaching the End or a non-debug instruction...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00300">MachineScheduler.cpp:300</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_adfcce94ec7bd0a6fe31431159d827150"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#adfcce94ec7bd0a6fe31431159d827150">llvm::ScheduleDAGMILive::initQueues</a></div><div class="ttdeci">void initQueues(ArrayRef&lt; SUnit *&gt; TopRoots, ArrayRef&lt; SUnit *&gt; BotRoots)</div><div class="ttdoc">Release ExitSU predecessors and setup scheduler queues. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01379">MachineScheduler.cpp:1379</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1912d4fbc40c61a12b1f770ad54dfd74"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">llvm::MachineInstr::isCopy</a></div><div class="ttdeci">bool isCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01115">MachineInstr.h:1115</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="namespacellvm_html_a13933f8ac2f5e1a34cf53b2c1e1bdc5b"><div class="ttname"><a href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b">llvm::getWeakLeft</a></div><div class="ttdeci">unsigned getWeakLeft(const SUnit *SU, bool isTop)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02902">MachineScheduler.cpp:2902</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a42020afbcac5113c831c00294a0ac37f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">llvm::MachineInstr::isDebugInstr</a></div><div class="ttdeci">bool isDebugInstr() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01059">MachineInstr.h:1059</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_acf56d667066b39177a3c0f134d759d98"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#acf56d667066b39177a3c0f134d759d98">llvm::ScheduleDAGMI::releaseSuccessors</a></div><div class="ttdeci">void releaseSuccessors(SUnit *SU)</div><div class="ttdoc">releaseSuccessors - Call releaseSucc on each of SU&amp;#39;s successors. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00648">MachineScheduler.cpp:648</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ad9c9c8915579c517eff56e638c1a643c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ad9c9c8915579c517eff56e638c1a643c">llvm::MachineFunction::print</a></div><div class="ttdeci">void print(raw_ostream &amp;OS, const SlotIndexes *=nullptr) const</div><div class="ttdoc">print - Print out the MachineFunction in a format suitable for debugging to the specified stream...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00503">MachineFunction.cpp:503</a></div></div>
<div class="ttc" id="classllvm_1_1raw__string__ostream_html_ae086260f8c216554ff46dcd96e171459"><div class="ttname"><a href="classllvm_1_1raw__string__ostream.html#ae086260f8c216554ff46dcd96e171459">llvm::raw_string_ostream::str</a></div><div class="ttdeci">std::string &amp; str()</div><div class="ttdoc">Flushes the stream contents to the target string and returns the string&amp;#39;s reference. </div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00532">raw_ostream.h:532</a></div></div>
<div class="ttc" id="RegBankSelect_8cpp_html_a0eee13989797c0d4612066f84ff7a7b8"><div class="ttname"><a href="RegBankSelect_8cpp.html#a0eee13989797c0d4612066f84ff7a7b8">INITIALIZE_PASS_END</a></div><div class="ttdeci">INITIALIZE_PASS_END(RegBankSelect, DEBUG_TYPE, &quot;Assign register bank of generic virtual registers&quot;, false, false) RegBankSelect</div><div class="ttdef"><b>Definition:</b> <a href="RegBankSelect_8cpp_source.html#l00069">RegBankSelect.cpp:69</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a8b7babb023cad0842f5a177e7abe3651"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">llvm::ScheduleDAGMI::viewGraph</a></div><div class="ttdeci">void viewGraph() override</div><div class="ttdoc">Out-of-line implementation with no arguments is handy for gdb. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03758">MachineScheduler.cpp:3758</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterClassInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html">llvm::RegisterClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00030">RegisterClassInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a8668556014566994c07b21391762551b"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a8668556014566994c07b21391762551b">llvm::GenericSchedulerBase::setPolicy</a></div><div class="ttdeci">void setPolicy(CandPolicy &amp;Policy, bool IsPostRA, SchedBoundary &amp;CurrZone, SchedBoundary *OtherZone)</div><div class="ttdoc">Set the CandPolicy given a scheduling zone given the current resources and latencies inside and outsi...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02515">MachineScheduler.cpp:2515</a></div></div>
<div class="ttc" id="GraphWriter_8h_html"><div class="ttname"><a href="GraphWriter_8h.html">GraphWriter.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a73d86eabd25d4e6a05310e1b0d445d0a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a73d86eabd25d4e6a05310e1b0d445d0a">llvm::TargetSubtargetInfo::enableMachineScheduler</a></div><div class="ttdeci">virtual bool enableMachineScheduler() const</div><div class="ttdoc">True if the subtarget should run MachineScheduler after aggressive coalescing. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00036">TargetSubtargetInfo.cpp:36</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_ad840f8a48c1b46e2ee7f721ed2df03a5"><div class="ttname"><a href="MachineScheduler_8cpp.html#ad840f8a48c1b46e2ee7f721ed2df03a5">EnableRegPressure</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableRegPressure(&quot;misched-regpressure&quot;, cl::Hidden, cl::desc(&quot;Enable register pressure scheduling.&quot;), cl::init(true))</div></div>
<div class="ttc" id="namespacellvm_html_a74cdbd1e4f731e7d7cd83461b8b1de0b"><div class="ttname"><a href="namespacellvm.html#a74cdbd1e4f731e7d7cd83461b8b1de0b">llvm::sort</a></div><div class="ttdeci">void sort(IteratorTy Start, IteratorTy End)</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01114">STLExtras.h:1114</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_afeb00b9049a2391c990df15692caef63"><div class="ttname"><a href="classllvm_1_1LiveRange.html#afeb00b9049a2391c990df15692caef63">llvm::LiveRange::find</a></div><div class="ttdeci">iterator find(SlotIndex Pos)</div><div class="ttdoc">find - Return an iterator pointing to the first segment that ends after Pos, or end(). </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8cpp_source.html#l00350">LiveInterval.cpp:350</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ab9e02660290b9557b547b57870133467"><div class="ttname"><a href="classllvm_1_1SUnit.html#ab9e02660290b9557b547b57870133467">llvm::SUnit::WeakPredsLeft</a></div><div class="ttdeci">unsigned WeakPredsLeft</div><div class="ttdoc">of weak preds not scheduled.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00270">ScheduleDAG.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a76e289066f62990cc6ac7cbbe6ea5e7b"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a76e289066f62990cc6ac7cbbe6ea5e7b">llvm::SchedBoundary::getNextResourceCycleByInstance</a></div><div class="ttdeci">unsigned getNextResourceCycleByInstance(unsigned InstanceIndex, unsigned Cycles)</div><div class="ttdoc">Compute the next cycle at which the given processor resource unit can be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01944">MachineScheduler.cpp:1944</a></div></div>
<div class="ttc" id="structllvm_1_1DOTGraphTraits_html"><div class="ttname"><a href="structllvm_1_1DOTGraphTraits.html">llvm::DOTGraphTraits</a></div><div class="ttdoc">DOTGraphTraits - Template class that can be specialized to customize how graphs are converted to &amp;#39;dot...</div><div class="ttdef"><b>Definition:</b> <a href="DOTGraphTraits_8h_source.html#l00160">DOTGraphTraits.h:160</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_aab0971160b7ebc9ee2581f651a3b7f01"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#aab0971160b7ebc9ee2581f651a3b7f01">llvm::SchedBoundary::init</a></div><div class="ttdeci">void init(ScheduleDAGMI *dag, const TargetSchedModel *smodel, SchedRemainder *rem)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01905">MachineScheduler.cpp:1905</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a86bfa4838cb7e42648615d27c94c8017"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">llvm::ScheduleDAGInstrs::addEdge</a></div><div class="ttdeci">bool addEdge(SUnit *SuccSU, const SDep &amp;PredDep)</div><div class="ttdoc">Add a DAG edge to the given SU with the given predecessor dependence data. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01200">ScheduleDAGInstrs.cpp:1200</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_ae184cde008c1662dc7396fde53656ec6"><div class="ttname"><a href="MachineScheduler_8cpp.html#ae184cde008c1662dc7396fde53656ec6">SchedOnlyBlock</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; SchedOnlyBlock(&quot;misched-only-block&quot;, cl::Hidden, cl::desc(&quot;Only schedule this MBB#&quot;))</div></div>
<div class="ttc" id="namespacellvm_html_ad1a91b49e0c092818a0b82f6cc130a1b"><div class="ttname"><a href="namespacellvm.html#ad1a91b49e0c092818a0b82f6cc130a1b">llvm::make_range</a></div><div class="ttdeci">iterator_range&lt; T &gt; make_range(T x, T y)</div><div class="ttdoc">Convenience function for iterating over sub-ranges. </div><div class="ttdef"><b>Definition:</b> <a href="iterator__range_8h_source.html#l00054">iterator_range.h:54</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterPressure_html_af444f3c79d12bb654d6477d629cbe7c0"><div class="ttname"><a href="structllvm_1_1RegisterPressure.html#af444f3c79d12bb654d6477d629cbe7c0">llvm::RegisterPressure::MaxSetPressure</a></div><div class="ttdeci">std::vector&lt; unsigned &gt; MaxSetPressure</div><div class="ttdoc">Map of max reg pressure indexed by pressure set ID, not class ID. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00050">RegisterPressure.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterOperands_html_a8affa4b2a934ff08aa04e63253a00126"><div class="ttname"><a href="classllvm_1_1RegisterOperands.html#a8affa4b2a934ff08aa04e63253a00126">llvm::RegisterOperands::adjustLaneLiveness</a></div><div class="ttdeci">void adjustLaneLiveness(const LiveIntervals &amp;LIS, const MachineRegisterInfo &amp;MRI, SlotIndex Pos, MachineInstr *AddFlagsMI=nullptr)</div><div class="ttdoc">Use liveness information to find out which uses/defs are partially undefined/dead and adjust the Regi...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00599">RegisterPressure.cpp:599</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3ad3c3c8a47c777d0f591ca18eaf7000d4"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ad3c3c8a47c777d0f591ca18eaf7000d4">llvm::GenericSchedulerBase::BotPathReduce</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00800">MachineScheduler.h:800</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a589e51a1ef960a2b6aaa3854ce04d77a"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">llvm::SchedBoundary::isTop</a></div><div class="ttdeci">bool isTop() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00695">MachineScheduler.h:695</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ad071e937f4986e51fd3fd54b10888894"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad071e937f4986e51fd3fd54b10888894">llvm::TargetInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">virtual bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const</div><div class="ttdoc">Test if the given instruction should be considered a scheduling boundary. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00987">TargetInstrInfo.cpp:987</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdoc">Iterator for intrusive lists based on ilist_node. </div><div class="ttdef"><b>Definition:</b> <a href="ilist__iterator_8h_source.html#l00057">ilist_iterator.h:57</a></div></div>
<div class="ttc" id="namespacellvm_html_a79cadd1e16dd570cc90bb4bbbfe03889"><div class="ttname"><a href="namespacellvm.html#a79cadd1e16dd570cc90bb4bbbfe03889">llvm::createLoadClusterDAGMutation</a></div><div class="ttdeci">std::unique_ptr&lt; ScheduleDAGMutation &gt; createLoadClusterDAGMutation(const TargetInstrInfo *TII, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01544">MachineScheduler.cpp:1544</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_a0b73244049319d841fd11a238f35b5d1"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#a0b73244049319d841fd11a238f35b5d1">llvm::SlotIndex::isSameInstr</a></div><div class="ttdeci">static bool isSameInstr(SlotIndex A, SlotIndex B)</div><div class="ttdoc">isSameInstr - Return true if A and B refer to the same instruction. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00197">SlotIndexes.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_aa49fbb78ca6f0a19a967f2f8fb70097d"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">llvm::SchedBoundary::Available</a></div><div class="ttdeci">ReadyQueue Available</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00617">MachineScheduler.h:617</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_ac047246e76df6b86564a6b62c2403aef"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ac047246e76df6b86564a6b62c2403aef">llvm::GenericScheduler::registerRoots</a></div><div class="ttdeci">void registerRoots() override</div><div class="ttdoc">Notify this strategy that all roots have been released (including those that depend on EntrySU or Exi...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02843">MachineScheduler.cpp:2843</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a549e985295c118aca3fc7af4a4c67037"><div class="ttname"><a href="MachineScheduler_8cpp.html#a549e985295c118aca3fc7af4a4c67037">MISchedCutoff</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; MISchedCutoff(&quot;misched-cutoff&quot;, cl::Hidden, cl::desc(&quot;Stop scheduling after N instructions&quot;), cl::init(~0U))</div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a2782eab453776e43a005124f2cae0cbb"><div class="ttname"><a href="MachineScheduler_8cpp.html#a2782eab453776e43a005124f2cae0cbb">createILPMinScheduler</a></div><div class="ttdeci">static ScheduleDAGInstrs * createILPMinScheduler(MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03569">MachineScheduler.cpp:3569</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleHazardRecognizer_html_a9bec0e329b12bbc503d08db497d43267a4e42ac50bfd060349e49904842121cf1"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html#a9bec0e329b12bbc503d08db497d43267a4e42ac50bfd060349e49904842121cf1">llvm::ScheduleHazardRecognizer::NoHazard</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00038">ScheduleHazardRecognizer.h:38</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_aa40558bea13642965dcca4312c0a5dea"><div class="ttname"><a href="MachineScheduler_8cpp.html#aa40558bea13642965dcca4312c0a5dea">EnableMachineSched</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableMachineSched(&quot;enable-misched&quot;, cl::desc(&quot;Enable the machine instruction scheduling pass.&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a768a7f66e30d6b2d2d81ab1af56bf6c4"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a768a7f66e30d6b2d2d81ab1af56bf6c4">llvm::GenericSchedulerBase::TopPathReduce</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00801">MachineScheduler.h:801</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html">llvm::TargetFrameLowering</a></div><div class="ttdoc">Information about stack frame layout on the target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00043">TargetFrameLowering.h:43</a></div></div>
<div class="ttc" id="RDFGraph_8cpp_html_af153ca0eadca8bc464492b7aba7feb00"><div class="ttname"><a href="RDFGraph_8cpp.html#af153ca0eadca8bc464492b7aba7feb00">G</a></div><div class="ttdeci">const DataFlowGraph &amp; G</div><div class="ttdef"><b>Definition:</b> <a href="RDFGraph_8cpp_source.html#l00202">RDFGraph.cpp:202</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a34481791fdd8f5d9131431cb0a1a0c01"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">llvm::ScheduleDAGMILive::enterRegion</a></div><div class="ttdeci">void enterRegion(MachineBasicBlock *bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned regioninstrs) override</div><div class="ttdoc">Implement the ScheduleDAGInstrs interface for handling the next scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00973">MachineScheduler.cpp:973</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a455ac3fd012d8bacf625cd1982bd5a7e"><div class="ttname"><a href="namespacellvm.html#a455ac3fd012d8bacf625cd1982bd5a7e">llvm::DumpCriticalPathLength</a></div><div class="ttdeci">cl::opt&lt; bool &gt; DumpCriticalPathLength(&quot;misched-dcpl&quot;, cl::Hidden, cl::desc(&quot;Print critical path length to stdout&quot;))</div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a3803fd752ed113c37d71580a50888f26"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a3803fd752ed113c37d71580a50888f26">llvm::TargetSchedModel::getMicroOpFactor</a></div><div class="ttdeci">unsigned getMicroOpFactor() const</div><div class="ttdoc">Multiply number of micro-ops by this factor to normalize it relative to other resources. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00150">TargetSchedule.h:150</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62"><div class="ttname"><a href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">llvm::PPCISD::SC</a></div><div class="ttdoc">CHAIN = SC CHAIN, Imm128 - System call. </div><div class="ttdef"><b>Definition:</b> <a href="PPCISelLowering_8h_source.html#l00375">PPCISelLowering.h:375</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_ad811abbb60a7c33b42b51b3a1fd9d26b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#ad811abbb60a7c33b42b51b3a1fd9d26b">llvm::ScheduleDAGMILive::getTopRPTracker</a></div><div class="ttdeci">const RegPressureTracker &amp; getTopRPTracker() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00440">MachineScheduler.h:440</a></div></div>
<div class="ttc" id="namespacellvm_1_1DOT_html_a65ec6bb0b1bfe75533186557a9077d28"><div class="ttname"><a href="namespacellvm_1_1DOT.html#a65ec6bb0b1bfe75533186557a9077d28">llvm::DOT::getColorString</a></div><div class="ttdeci">StringRef getColorString(unsigned NodeNumber)</div><div class="ttdoc">Get a color string for this node number. </div><div class="ttdef"><b>Definition:</b> <a href="GraphWriter_8cpp_source.html#l00070">GraphWriter.cpp:70</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a556d08e5789e4c99bb9c24aa4e226f9b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a556d08e5789e4c99bb9c24aa4e226f9b">llvm::ScheduleDAGMILive::updateScheduledPressure</a></div><div class="ttdeci">void updateScheduledPressure(const SUnit *SU, const std::vector&lt; unsigned &gt; &amp;NewMaxPressure)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01070">MachineScheduler.cpp:1070</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a2ec93f0e570be68d89930c8e4032ef83"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a2ec93f0e570be68d89930c8e4032ef83">llvm::SchedBoundary::isResourceLimited</a></div><div class="ttdeci">bool isResourceLimited() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00742">MachineScheduler.h:742</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_af11a6ebf7ab3c388234cb6d5378439a3"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">llvm::AnalysisUsage::setPreservesCFG</a></div><div class="ttdeci">void setPreservesCFG()</div><div class="ttdoc">This function should be called by the pass, iff they do not: </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8cpp_source.html#l00256">Pass.cpp:256</a></div></div>
<div class="ttc" id="namespacellvm_html_ae82d653cf862c571ba16050a19426458"><div class="ttname"><a href="namespacellvm.html#ae82d653cf862c571ba16050a19426458">llvm::createCopyConstrainDAGMutation</a></div><div class="ttdeci">std::unique_ptr&lt; ScheduleDAGMutation &gt; createCopyConstrainDAGMutation(const TargetInstrInfo *TII, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01658">MachineScheduler.cpp:1658</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a49932eb220bdb66c8f164f4e7163d59e"><div class="ttname"><a href="MachineScheduler_8cpp.html#a49932eb220bdb66c8f164f4e7163d59e">EnableCyclicPath</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableCyclicPath(&quot;misched-cyclicpath&quot;, cl::Hidden, cl::desc(&quot;Enable cyclic critical path analysis.&quot;), cl::init(true))</div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a47cc8c89db10ac27483585cd61cf4f91"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a47cc8c89db10ac27483585cd61cf4f91">llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta</a></div><div class="ttdeci">void initResourceDelta(const ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02451">MachineScheduler.cpp:2451</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a8dfb78e36e78a3ff54a4eabf2d3c915d"><div class="ttname"><a href="MachineScheduler_8cpp.html#a8dfb78e36e78a3ff54a4eabf2d3c915d">INITIALIZE_PASS</a></div><div class="ttdeci">INITIALIZE_PASS(PostMachineScheduler, &quot;postmisched&quot;, &quot;PostRA Machine Instruction Scheduler&quot;, false, false) PostMachineScheduler</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00231">MachineScheduler.cpp:231</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_ada767569b82d6e57bf0b25f5d35d22df"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#ada767569b82d6e57bf0b25f5d35d22df">llvm::ScheduleDAGMILive::~ScheduleDAGMILive</a></div><div class="ttdeci">~ScheduleDAGMILive() override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00927">MachineScheduler.cpp:927</a></div></div>
<div class="ttc" id="namespacellvm_html_a9b59b13f97bee321b57c23f4c0cb3ac2"><div class="ttname"><a href="namespacellvm.html#a9b59b13f97bee321b57c23f4c0cb3ac2">llvm::initializeMachineSchedulerPass</a></div><div class="ttdeci">void initializeMachineSchedulerPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a87328c4ecbb87961dd2c970d343b9ca0"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">llvm::GenericSchedulerBase::SchedCandidate::AtTop</a></div><div class="ttdeci">bool AtTop</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00856">MachineScheduler.h:856</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a5af50e4260bb23b1035c52c186fdcc8b"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a5af50e4260bb23b1035c52c186fdcc8b">llvm::SchedBoundary::getOtherResourceCount</a></div><div class="ttdeci">unsigned getOtherResourceCount(unsigned &amp;OtherCritIdx)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02060">MachineScheduler.cpp:2060</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a8329c2fe0a6267d1e0f94dc4aecc5892"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a8329c2fe0a6267d1e0f94dc4aecc5892">llvm::GenericScheduler::dumpPolicy</a></div><div class="ttdeci">void dumpPolicy() const override</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02795">MachineScheduler.cpp:2795</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00940">BitVector.h:940</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ab3d78682bd9d8b24004013c3a43102e4"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ab3d78682bd9d8b24004013c3a43102e4">llvm::SchedBoundary::getNextResourceCycle</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; getNextResourceCycle(unsigned PIdx, unsigned Cycles)</div><div class="ttdoc">Compute the next cycle at which the given processor resource can be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01960">MachineScheduler.cpp:1960</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a136fa159d07a92017f3206822f5847cd"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a136fa159d07a92017f3206822f5847cd">llvm::LiveRange::getVNInfoBefore</a></div><div class="ttdeci">VNInfo * getVNInfoBefore(SlotIndex Idx) const</div><div class="ttdoc">getVNInfoBefore - Return the VNInfo that is live up to but not necessarilly including Idx...</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00420">LiveInterval.h:420</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a7c30ee6cdef3f4784c192654dcb9bab0"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">llvm::ScheduleDAGInstrs::finalizeSchedule</a></div><div class="ttdeci">virtual void finalizeSchedule()</div><div class="ttdoc">Allow targets to perform final scheduling actions at the level of the whole MachineFunction. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00333">ScheduleDAGInstrs.h:333</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_ad9f7d64df62c7391f08ec630ea104e71"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ad9f7d64df62c7391f08ec630ea104e71">llvm::PostGenericScheduler::tryCandidate</a></div><div class="ttdeci">void tryCandidate(SchedCandidate &amp;Cand, SchedCandidate &amp;TryCand)</div><div class="ttdoc">Apply a set of heuristics to a new candidate for PostRA scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03363">MachineScheduler.cpp:3363</a></div></div>
<div class="ttc" id="namespacellvm_html_ae0fdc8ed1e4e4ae29b810aeffc13fb47"><div class="ttname"><a href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">llvm::tryLess</a></div><div class="ttdeci">bool tryLess(int TryVal, int CandVal, GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, GenericSchedulerBase::CandReason Reason)</div><div class="ttdoc">Return true if this heuristic determines order. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02649">MachineScheduler.cpp:2649</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a80b305b278aa0e04f80312e15b2b6d54"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a80b305b278aa0e04f80312e15b2b6d54">llvm::TargetLoweringBase::isTypeLegal</a></div><div class="ttdeci">bool isTypeLegal(EVT VT) const</div><div class="ttdoc">Return true if the target has native support for the specified value type. </div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00750">TargetLowering.h:750</a></div></div>
<div class="ttc" id="structllvm_1_1RegPressureDelta_html_a277da5755f2b30ebcebdba51d0de1acf"><div class="ttname"><a href="structllvm_1_1RegPressureDelta.html#a277da5755f2b30ebcebdba51d0de1acf">llvm::RegPressureDelta::CriticalMax</a></div><div class="ttdeci">PressureChange CriticalMax</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00241">RegisterPressure.h:241</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ac0cecc651db330128468e08794794f5c"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">llvm::ScheduleDAGInstrs::schedule</a></div><div class="ttdeci">virtual void schedule()=0</div><div class="ttdoc">Orders nodes according to selected style. </div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_a61f080e69dc94a237cc49b7a3ca8c558"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a61f080e69dc94a237cc49b7a3ca8c558">llvm::GenericSchedulerBase::CandPolicy::DemandResIdx</a></div><div class="ttdeci">unsigned DemandResIdx</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00811">MachineScheduler.h:811</a></div></div>
<div class="ttc" id="Pass_8h_html"><div class="ttname"><a href="Pass_8h.html">Pass.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a9c30a0cd9c2311a92add146b8def5eea"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#a9c30a0cd9c2311a92add146b8def5eea">llvm::TargetSchedModel::getResourceFactor</a></div><div class="ttdeci">unsigned getResourceFactor(unsigned ResIdx) const</div><div class="ttdoc">Multiply the number of units consumed for a resource by this factor to normalize it relative to other...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00144">TargetSchedule.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_ac5b936169badf0b703567eb960278648"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#ac5b936169badf0b703567eb960278648">llvm::SmallVectorImpl::iterator</a></div><div class="ttdeci">typename SuperClass::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00319">SmallVector.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a2209b15a069023499cc665b373e67703"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a2209b15a069023499cc665b373e67703">llvm::ScheduleDAGMI::moveInstruction</a></div><div class="ttdeci">void moveInstruction(MachineInstr *MI, MachineBasicBlock::iterator InsertPos)</div><div class="ttdoc">Change the position of an instruction within the basic block and update live ranges and region bounda...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00716">MachineScheduler.cpp:716</a></div></div>
<div class="ttc" id="AMDGPUAnnotateUniformValues_8cpp_html_a20f2987ed391fd3f2465d79ed1ff792a"><div class="ttname"><a href="AMDGPUAnnotateUniformValues_8cpp.html#a20f2987ed391fd3f2465d79ed1ff792a">DFS</a></div><div class="ttdeci">static void DFS(BasicBlock *Root, SetVector&lt; BasicBlock *&gt; &amp;Set)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAnnotateUniformValues_8cpp_source.html#l00080">AMDGPUAnnotateUniformValues.cpp:80</a></div></div>
<div class="ttc" id="structllvm_1_1RegisterMaskPair_html"><div class="ttname"><a href="structllvm_1_1RegisterMaskPair.html">llvm::RegisterMaskPair</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00039">RegisterPressure.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_aefe560ffcce905bc34e2d46becb54e84"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html#aefe560ffcce905bc34e2d46becb54e84">llvm::TargetSchedModel::getNumProcResourceKinds</a></div><div class="ttdeci">unsigned getNumProcResourceKinds() const</div><div class="ttdoc">Get the number of kinds of resources for this target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00113">TargetSchedule.h:113</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_aa5f22315c4064579fca6cd88fb36ea5a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">llvm::ScheduleDAGInstrs::dumpNode</a></div><div class="ttdeci">void dumpNode(const SUnit &amp;SU) const override</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l01159">ScheduleDAGInstrs.cpp:1159</a></div></div>
<div class="ttc" id="LiveIntervals_8h_html"><div class="ttname"><a href="LiveIntervals_8h.html">LiveIntervals.h</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_aa37bca43d96ba0bf7541b49375e9c4ec"><div class="ttname"><a href="MachineScheduler_8cpp.html#aa37bca43d96ba0bf7541b49375e9c4ec">DefaultSchedRegistry</a></div><div class="ttdeci">static MachineSchedRegistry DefaultSchedRegistry(&quot;default&quot;, &quot;Use the target's default scheduler choice.&quot;, useDefaultMachineSched)</div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a6f3043b29023d270fc4bc5062dff7cee"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">llvm::LiveIntervals::getInstructionIndex</a></div><div class="ttdeci">SlotIndex getInstructionIndex(const MachineInstr &amp;Instr) const</div><div class="ttdoc">Returns the base index of the given instruction. </div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00226">LiveIntervals.h:226</a></div></div>
<div class="ttc" id="TargetFrameLowering_8h_html"><div class="ttname"><a href="TargetFrameLowering_8h.html">TargetFrameLowering.h</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_adf574ab3455d7292bed998d8ba50bfeb"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#adf574ab3455d7292bed998d8ba50bfeb">llvm::GenericScheduler::schedNode</a></div><div class="ttdeci">void schedNode(SUnit *SU, bool IsTopNode) override</div><div class="ttdoc">Update the scheduler&amp;#39;s state after scheduling a node. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03286">MachineScheduler.cpp:3286</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_a3a8386beb0371134711bb85e91c5e616"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">llvm::MachineSchedStrategy::scheduleTree</a></div><div class="ttdeci">virtual void scheduleTree(unsigned SubtreeID)</div><div class="ttdoc">Scheduler callback to notify that a new subtree is scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00243">MachineScheduler.h:243</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a8a045d250952c0867382a9840ee18fdf"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">llvm::SmallVectorTemplateCommon::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00127">SmallVector.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a25f9975b56fe38f7a8bb4d10b7f6f5ea"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a25f9975b56fe38f7a8bb4d10b7f6f5ea">llvm::ScheduleDAGMI::releasePredecessors</a></div><div class="ttdeci">void releasePredecessors(SUnit *SU)</div><div class="ttdoc">releasePredecessors - Call releasePred on each of SU&amp;#39;s predecessors. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00685">MachineScheduler.cpp:685</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346">llvm::MVT::SimpleValueType</a></div><div class="ttdeci">SimpleValueType</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00032">MachineValueType.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1SchedDFSResult_html_aaf84316d1d82a870d06b3eea442d7571"><div class="ttname"><a href="classllvm_1_1SchedDFSResult.html#aaf84316d1d82a870d06b3eea442d7571">llvm::SchedDFSResult::getSubtreeLevel</a></div><div class="ttdeci">unsigned getSubtreeLevel(unsigned SubtreeID) const</div><div class="ttdoc">Get the connection level of a subtree. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDFS_8h_source.html#l00180">ScheduleDFS.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_aa8cddd2ea015f8177a8395035f87e332"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#aa8cddd2ea015f8177a8395035f87e332">llvm::GenericScheduler::initialize</a></div><div class="ttdeci">void initialize(ScheduleDAGMI *dag) override</div><div class="ttdoc">Initialize the strategy after building the DAG for a new region. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02716">MachineScheduler.cpp:2716</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a86daa2196d1142e51ae46f49b1bc0000"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a86daa2196d1142e51ae46f49b1bc0000">llvm::GenericScheduler::tryCandidate</a></div><div class="ttdeci">virtual void tryCandidate(SchedCandidate &amp;Cand, SchedCandidate &amp;TryCand, SchedBoundary *Zone) const</div><div class="ttdoc">Apply a set of heuristics to a new candidate. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02997">MachineScheduler.cpp:2997</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="ScheduleDAGMutation_8h_html"><div class="ttname"><a href="ScheduleDAGMutation_8h.html">ScheduleDAGMutation.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html_aab4a16da4cdec2f4f4a3175834ccd4c1"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#aab4a16da4cdec2f4f4a3175834ccd4c1">llvm::MachineSchedStrategy::pickNode</a></div><div class="ttdeci">virtual SUnit * pickNode(bool &amp;IsTopNode)=0</div><div class="ttdoc">Pick the next node to schedule, or return NULL. </div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a582da862b28b876ef2235781392cffa6"><div class="ttname"><a href="classllvm_1_1SUnit.html#a582da862b28b876ef2235781392cffa6">llvm::SUnit::getHeight</a></div><div class="ttdeci">unsigned getHeight() const</div><div class="ttdoc">Returns the height of this node, which is the length of the maximum path down to any node which has n...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00406">ScheduleDAG.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_ad04f609cdff2331741525e5328836598"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ad04f609cdff2331741525e5328836598">llvm::GenericScheduler::reschedulePhysReg</a></div><div class="ttdeci">void reschedulePhysReg(SUnit *SU, bool isTop)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03255">MachineScheduler.cpp:3255</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></div><div class="ttdoc">A ScheduleDAG for scheduling lists of MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00119">ScheduleDAGInstrs.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a709f5d7f042648ec20197939d9a6805f"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a709f5d7f042648ec20197939d9a6805f">llvm::ArrayRef::rend</a></div><div class="ttdeci">reverse_iterator rend() const</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00150">ArrayRef.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_af81f734d7fb268c95c1c63c399a7c4a6"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">llvm::ScheduleDAG::ExitSU</a></div><div class="ttdeci">SUnit ExitSU</div><div class="ttdoc">Special node for the region exit. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00564">ScheduleDAG.h:564</a></div></div>
<div class="ttc" id="AliasAnalysis_8h_html"><div class="ttname"><a href="AliasAnalysis_8h.html">AliasAnalysis.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a4620b31befc2e9df66eeb669568332c6"><div class="ttname"><a href="namespacellvm.html#a4620b31befc2e9df66eeb669568332c6">llvm::initializePostMachineSchedulerPass</a></div><div class="ttdeci">void initializePostMachineSchedulerPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1PressureDiff_html_a86962b61c920a437e06eda5dafd929d5"><div class="ttname"><a href="classllvm_1_1PressureDiff.html#a86962b61c920a437e06eda5dafd929d5">llvm::PressureDiff::dump</a></div><div class="ttdeci">void dump(const TargetRegisterInfo &amp;TRI) const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00126">RegisterPressure.cpp:126</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="ScheduleHazardRecognizer_8h_html"><div class="ttname"><a href="ScheduleHazardRecognizer_8h.html">ScheduleHazardRecognizer.h</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_a744ad04adf5ae507a33542ec18b0d97f"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a744ad04adf5ae507a33542ec18b0d97f">llvm::PostGenericScheduler::initialize</a></div><div class="ttdeci">void initialize(ScheduleDAGMI *Dag) override</div><div class="ttdoc">Initialize the strategy after building the DAG for a new region. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03326">MachineScheduler.cpp:3326</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a418bc6d3f660325fa6d5b9fb269add62"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">llvm::ScheduleDAG::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdoc">Target processor register info. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00559">ScheduleDAG.h:559</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a744d69baffaf2903667eb65cf07a6814"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a744d69baffaf2903667eb65cf07a6814">llvm::SchedBoundary::pickOnlyChoice</a></div><div class="ttdeci">SUnit * pickOnlyChoice()</div><div class="ttdoc">Call this before applying any other heuristics to the Available queue. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02388">MachineScheduler.cpp:2388</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ad72492bf4273ed58b58a19028ca1b88e"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ad72492bf4273ed58b58a19028ca1b88e">llvm::ScheduleDAGMI::findRootsAndBiasEdges</a></div><div class="ttdeci">void findRootsAndBiasEdges(SmallVectorImpl&lt; SUnit *&gt; &amp;TopRoots, SmallVectorImpl&lt; SUnit *&gt; &amp;BotRoots)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00829">MachineScheduler.cpp:829</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="namespacellvm_html_adb6fca77863850136760be488d6ea345"><div class="ttname"><a href="namespacellvm.html#adb6fca77863850136760be488d6ea345">llvm::dumpRegSetPressure</a></div><div class="ttdeci">void dumpRegSetPressure(ArrayRef&lt; unsigned &gt; SetPressure, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00081">RegisterPressure.cpp:81</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">llvm::GenericSchedulerBase::SchedResourceDelta</a></div><div class="ttdoc">Status of an instruction&amp;#39;s critical resource consumption. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00826">MachineScheduler.h:826</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a967aa1a22992b66fb06b83323ddccaa7"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a967aa1a22992b66fb06b83323ddccaa7">llvm::ScheduleDAGMI::~ScheduleDAGMI</a></div><div class="ttdeci">~ScheduleDAGMI() override</div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a8b2159b44964103b2094330a543a416b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a8b2159b44964103b2094330a543a416b">llvm::ScheduleDAGMI::getLIS</a></div><div class="ttdeci">LiveIntervals * getLIS() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00304">MachineScheduler.h:304</a></div></div>
<div class="ttc" id="namespacellvm_html_a51a34bf4ca8119bdeb89ffc48c5d4783"><div class="ttname"><a href="namespacellvm.html#a51a34bf4ca8119bdeb89ffc48c5d4783">llvm::PostMachineSchedulerID</a></div><div class="ttdeci">char &amp; PostMachineSchedulerID</div><div class="ttdoc">PostMachineScheduler - This pass schedules machine instructions postRA. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00229">MachineScheduler.cpp:229</a></div></div>
<div class="ttc" id="namespacellvm_html_a5638cb35554a0468f4c7a860e9c1ab47"><div class="ttname"><a href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">llvm::ForceBottomUp</a></div><div class="ttdeci">cl::opt&lt; bool &gt; ForceBottomUp</div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ae01f950d577dadad26a49baa47d10d66"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ae01f950d577dadad26a49baa47d10d66">llvm::SchedBoundary::dumpScheduledState</a></div><div class="ttdeci">void dumpScheduledState() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02423">MachineScheduler.cpp:2423</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a70e4bd877aac0a63c10463277c9a52c5"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a70e4bd877aac0a63c10463277c9a52c5">llvm::ScheduleDAGMI::bottom</a></div><div class="ttdeci">MachineBasicBlock::iterator bottom() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00320">MachineScheduler.h:320</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html">llvm::MachineSchedContext</a></div><div class="ttdoc">MachineSchedContext provides enough context from the MachineScheduler pass for the target to instanti...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00119">MachineScheduler.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3afb16e35278ff80f34d2ad9889213b406"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3afb16e35278ff80f34d2ad9889213b406">llvm::GenericSchedulerBase::TopDepthReduce</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00801">MachineScheduler.h:801</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedStrategy_html"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></div><div class="ttdoc">MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00197">MachineScheduler.h:197</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1PressureChange_html"><div class="ttname"><a href="classllvm_1_1PressureChange.html">llvm::PressureChange</a></div><div class="ttdoc">Capture a change in pressure for a single pressure set. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00103">RegisterPressure.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_adbcdb952830bd8c5eeb802ab06dd5bb1"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#adbcdb952830bd8c5eeb802ab06dd5bb1">llvm::TargetSubtargetInfo::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00096">TargetSubtargetInfo.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad7213433bd60dc33020246384dc18b9b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const</div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html_a41a3118fb6bd46e397256b3c9794b61c"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html#a41a3118fb6bd46e397256b3c9794b61c">llvm::RegPressureTracker::getMaxUpwardPressureDelta</a></div><div class="ttdeci">void getMaxUpwardPressureDelta(const MachineInstr *MI, PressureDiff *PDiff, RegPressureDelta &amp;Delta, ArrayRef&lt; PressureChange &gt; CriticalPSets, ArrayRef&lt; unsigned &gt; MaxPressureLimit)</div><div class="ttdoc">Consider the pressure increase caused by traversing this instruction bottom-up. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l01093">RegisterPressure.cpp:1093</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a87100b77d9d1f05bdbd1465e9146fb6d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a87100b77d9d1f05bdbd1465e9146fb6d">llvm::ScheduleDAGMI::getNextClusterPred</a></div><div class="ttdeci">const SUnit * getNextClusterPred() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00341">MachineScheduler.h:341</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a54e32c6752c02fe5f1b8eaa19ff804b6"><div class="ttname"><a href="MachineScheduler_8cpp.html#a54e32c6752c02fe5f1b8eaa19ff804b6">createConveringSched</a></div><div class="ttdeci">static ScheduleDAGInstrs * createConveringSched(MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03314">MachineScheduler.cpp:3314</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ac2dafe98c88d43b256622413886e2152"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">llvm::ScheduleDAGMI::placeDebugValues</a></div><div class="ttdeci">void placeDebugValues()</div><div class="ttdoc">Reinsert debug_values recorded in ScheduleDAGInstrs::DbgValues. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00889">MachineScheduler.cpp:889</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_ab7dbee769c24049b2926c677c86c3f0f"><div class="ttname"><a href="MachineScheduler_8cpp.html#ab7dbee769c24049b2926c677c86c3f0f">ViewMISchedCutoff</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; ViewMISchedCutoff(&quot;view-misched-cutoff&quot;, cl::Hidden, cl::desc(&quot;Hide nodes with more predecessor/successor than cutoff&quot;))</div><div class="ttdoc">In some situations a few uninteresting nodes depend on nearly all other nodes in the graph...</div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a4a674627365b72b17a9b2e0a99d40ce1"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a4a674627365b72b17a9b2e0a99d40ce1">llvm::SchedBoundary::getLatencyStallCycles</a></div><div class="ttdeci">unsigned getLatencyStallCycles(SUnit *SU)</div><div class="ttdoc">Get the difference between the given SUnit&amp;#39;s ready time and the current cycle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01932">MachineScheduler.cpp:1932</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a1583ce23a69e8a1b4af8065e2019c75f"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">llvm::ScheduleDAGMILive::schedule</a></div><div class="ttdeci">void schedule() override</div><div class="ttdoc">Implement ScheduleDAGInstrs interface for scheduling a sequence of reorderable instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01199">MachineScheduler.cpp:1199</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_ad4cc558b6cbcc4e9cea5df915c197e14"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ad4cc558b6cbcc4e9cea5df915c197e14">llvm::GenericScheduler::pickNode</a></div><div class="ttdeci">SUnit * pickNode(bool &amp;IsTopNode) override</div><div class="ttdoc">Pick the best node to balance the schedule. Implements MachineSchedStrategy. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03210">MachineScheduler.cpp:3210</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_ad9779ec3011b4547f9a509af82d87a6e"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#ad9779ec3011b4547f9a509af82d87a6e">llvm::GenericScheduler::pickNodeFromQueue</a></div><div class="ttdeci">void pickNodeFromQueue(SchedBoundary &amp;Zone, const CandPolicy &amp;ZonePolicy, const RegPressureTracker &amp;RPTracker, SchedCandidate &amp;Candidate)</div><div class="ttdoc">Pick the best candidate from the queue. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03105">MachineScheduler.cpp:3105</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a348590624c488b04d0f9e227e6c3960e"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">llvm::ScheduleDAG::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdoc">Target instruction information. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00558">ScheduleDAG.h:558</a></div></div>
<div class="ttc" id="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4_html_ab505aa4225d82a38ec96019134881676"><div class="ttname"><a href="structllvm_1_1DOTGraphTraits_3_01ScheduleDAGMI_01_5_01_4.html#ab505aa4225d82a38ec96019134881676">llvm::DOTGraphTraits&lt; ScheduleDAGMI * &gt;::isNodeHidden</a></div><div class="ttdeci">static bool isNodeHidden(const SUnit *Node)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03694">MachineScheduler.cpp:3694</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a055c65558a3e0f7d48f1ed3dde061199"><div class="ttname"><a href="classllvm_1_1SDep.html#a055c65558a3e0f7d48f1ed3dde061199">llvm::SDep::getKind</a></div><div class="ttdeci">Kind getKind() const</div><div class="ttdoc">Returns an enum value representing the kind of the dependence. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00486">ScheduleDAG.h:486</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a0d939d3bcedb27e172fb515f8e944f47"><div class="ttname"><a href="MachineScheduler_8cpp.html#a0d939d3bcedb27e172fb515f8e944f47">GenericSchedRegistry</a></div><div class="ttdeci">static MachineSchedRegistry GenericSchedRegistry(&quot;converge&quot;, &quot;Standard converging scheduler.&quot;, createConveringSched)</div></div>
<div class="ttc" id="PriorityQueue_8h_html"><div class="ttname"><a href="PriorityQueue_8h.html">PriorityQueue.h</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00043">MachineValueType.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_a61a4a769784e3da32d297c2752646aee"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#a61a4a769784e3da32d297c2752646aee">llvm::ReadyQueue::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00599">MachineScheduler.cpp:599</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a1b1787b3d76c50ca9731a5d0895f7cb3"><div class="ttname"><a href="MachineScheduler_8cpp.html#a1b1787b3d76c50ca9731a5d0895f7cb3">ReadyListLimit</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; ReadyListLimit(&quot;misched-limit&quot;, cl::Hidden, cl::desc(&quot;Limit ready list to N instructions&quot;), cl::init(256))</div><div class="ttdoc">Avoid quadratic complexity in unusually large basic blocks by limiting the size of the ready lists...</div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdoc">Entry # of node in the node vector. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00264">ScheduleDAG.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a182e6f52457bd2fbe2644fd0157378bd"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a182e6f52457bd2fbe2644fd0157378bd">llvm::ScheduleDAGMILive::getRegionCriticalPSets</a></div><div class="ttdeci">const std::vector&lt; PressureChange &gt; &amp; getRegionCriticalPSets() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00449">MachineScheduler.h:449</a></div></div>
<div class="ttc" id="classllvm_1_1SUnitIterator_html_ad6eeca3c40d9ebbab3bde59949fc3c13"><div class="ttname"><a href="classllvm_1_1SUnitIterator.html#ad6eeca3c40d9ebbab3bde59949fc3c13">llvm::SUnitIterator::isCtrlDep</a></div><div class="ttdeci">bool isCtrlDep() const</div><div class="ttdoc">Tests if this is not an SDep::Data dependence. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00652">ScheduleDAG.h:652</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_aee5ca47cbb46d1237ce496179411b03e"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#aee5ca47cbb46d1237ce496179411b03e">llvm::PostGenericScheduler::registerRoots</a></div><div class="ttdeci">void registerRoots() override</div><div class="ttdoc">Notify this strategy that all roots have been released (including those that depend on EntrySU or Exi...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03345">MachineScheduler.cpp:3345</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a9a5e7c523f12f9f164b786769de1ca47"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a9a5e7c523f12f9f164b786769de1ca47">llvm::LiveRange::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00214">LiveInterval.h:214</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a21805259f54dab47c2b3da009216996a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">llvm::ScheduleDAGInstrs::end</a></div><div class="ttdeci">MachineBasicBlock::iterator end() const</div><div class="ttdoc">Returns an iterator to the bottom of the current scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00275">ScheduleDAGInstrs.h:275</a></div></div>
<div class="ttc" id="namespacellvm_html_a62cf34ac18c5612524978166788b5c80"><div class="ttname"><a href="namespacellvm.html#a62cf34ac18c5612524978166788b5c80">llvm::tryPressure</a></div><div class="ttdeci">bool tryPressure(const PressureChange &amp;TryP, const PressureChange &amp;CandP, GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, GenericSchedulerBase::CandReason Reason, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02863">MachineScheduler.cpp:2863</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a682028ac4a06c9e3550fa8e6e1909fa9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">llvm::MachineInstr::mayLoad</a></div><div class="ttdeci">bool mayLoad(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00856">MachineInstr.h:856</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="ScheduleDAG_8h_html"><div class="ttname"><a href="ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a85440bbdbba12de574c02e515444d3f4">llvm::MVT::i1</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00040">MachineValueType.h:40</a></div></div>
<div class="ttc" id="namespacellvm_html_a061b224a1a3c3486fd854e5009a858c9"><div class="ttname"><a href="namespacellvm.html#a061b224a1a3c3486fd854e5009a858c9">llvm::operator&lt;</a></div><div class="ttdeci">bool operator&lt;(int64_t V1, const APSInt &amp;V2)</div><div class="ttdef"><b>Definition:</b> <a href="APSInt_8h_source.html#l00343">APSInt.h:343</a></div></div>
<div class="ttc" id="classllvm_1_1raw__string__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__string__ostream.html">llvm::raw_string_ostream</a></div><div class="ttdoc">A raw_ostream that writes to an std::string. </div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00516">raw_ostream.h:516</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html_a3ffd08e01bba20c9af1ae13630ed7acd"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">llvm::GenericSchedulerBase::SchedResourceDelta::CritResources</a></div><div class="ttdeci">unsigned CritResources</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00828">MachineScheduler.h:828</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a87daf83eb223263e4c8766d10aa911be"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">llvm::ScheduleDAGMILive::isTrackingPressure</a></div><div class="ttdeci">bool isTrackingPressure() const</div><div class="ttdoc">Return true if register pressure tracking is enabled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00436">MachineScheduler.h:436</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a9b4b2c1bb443279588bd6582ad6a86b2"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a9b4b2c1bb443279588bd6582ad6a86b2">llvm::LiveRange::beginIndex</a></div><div class="ttdeci">SlotIndex beginIndex() const</div><div class="ttdoc">beginIndex - Return the lowest numbered slot covered. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00376">LiveInterval.h:376</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_ae17e7d305505cddb57d8093ee934c387"><div class="ttname"><a href="classllvm_1_1LiveRange.html#ae17e7d305505cddb57d8093ee934c387">llvm::LiveRange::isLocal</a></div><div class="ttdeci">bool isLocal(SlotIndex Start, SlotIndex End) const</div><div class="ttdoc">True iff this segment is a single segment that lies between the specified boundaries, exclusively. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00509">LiveInterval.h:509</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2a1337cc82304bed6c1a811f1a7f308aca"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a1337cc82304bed6c1a811f1a7f308aca">llvm::X86AS::SS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00158">X86.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a0f5aea0b37a8ee856681544e5b97326d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">llvm::ScheduleDAGMI::postprocessDAG</a></div><div class="ttdeci">void postprocessDAG()</div><div class="ttdoc">Apply each ScheduleDAGMutation step in order. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00823">MachineScheduler.cpp:823</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html_a4682e01b75bf6adf297c9948f992ef79"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html#a4682e01b75bf6adf297c9948f992ef79">llvm::MachineInstrBundleIterator::getNonConstIterator</a></div><div class="ttdeci">nonconst_iterator getNonConstIterator() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundleIterator_8h_source.html#l00276">MachineInstrBundleIterator.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_aab4a86c51e6b126c9c6ef58dbb574431"><div class="ttname"><a href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">llvm::SUnit::Succs</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Succs</div><div class="ttdoc">All sunit successors. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00257">ScheduleDAG.h:257</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html_a215623edea1df83974a1e6dfa92a32b0"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a215623edea1df83974a1e6dfa92a32b0">llvm::HexagonInstrInfo::getMemOperandWithOffset</a></div><div class="ttdeci">bool getMemOperandWithOffset(const MachineInstr &amp;LdSt, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, const TargetRegisterInfo *TRI) const override</div><div class="ttdoc">Get the base register and byte offset of a load/store instr. </div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02943">HexagonInstrInfo.cpp:2943</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_ac2a5a158ff2d2bbbadae7accc72e7c51"><div class="ttname"><a href="classllvm_1_1SDep.html#ac2a5a158ff2d2bbbadae7accc72e7c51">llvm::SDep::isCluster</a></div><div class="ttdeci">bool isCluster() const</div><div class="ttdoc">Tests if this is an Order dependence that is marked as &quot;cluster&quot;, meaning it is artificial and wants ...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00206">ScheduleDAG.h:206</a></div></div>
<div class="ttc" id="BasicAliasAnalysis_8cpp_html_a2675de1d8479c7b00387979714da43f7"><div class="ttname"><a href="BasicAliasAnalysis_8cpp.html#a2675de1d8479c7b00387979714da43f7">getParent</a></div><div class="ttdeci">static const Function * getParent(const Value *V)</div><div class="ttdef"><b>Definition:</b> <a href="BasicAliasAnalysis_8cpp_source.html#l00818">BasicAliasAnalysis.cpp:818</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1"><div class="ttname"><a href="classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">llvm::SDep::Artificial</a></div><div class="ttdoc">Arbitrary strong DAG edge (no real dependence). </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00072">ScheduleDAG.h:72</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a21e3367f21a2b07ce6e344fc6a2ed078"><div class="ttname"><a href="classllvm_1_1SDep.html#a21e3367f21a2b07ce6e344fc6a2ed078">llvm::SDep::isWeak</a></div><div class="ttdeci">bool isWeak() const</div><div class="ttdoc">Tests if this a weak dependence. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00194">ScheduleDAG.h:194</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="RegisterPressure_8h_html"><div class="ttname"><a href="RegisterPressure_8h.html">RegisterPressure.h</a></div></div>
<div class="ttc" id="LiveInterval_8h_html"><div class="ttname"><a href="LiveInterval_8h.html">LiveInterval.h</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="ScheduleDFS_8h_html"><div class="ttname"><a href="ScheduleDFS_8h.html">ScheduleDFS.h</a></div></div>
<div class="ttc" id="structllvm_1_1DefaultDOTGraphTraits_html"><div class="ttname"><a href="structllvm_1_1DefaultDOTGraphTraits.html">llvm::DefaultDOTGraphTraits</a></div><div class="ttdoc">DefaultDOTGraphTraits - This class provides the default implementations of all of the DOTGraphTraits ...</div><div class="ttdef"><b>Definition:</b> <a href="DOTGraphTraits_8h_source.html#l00028">DOTGraphTraits.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_a453c74e2daac0745b53f8b31c11fc50cad1fc7c9d0bae5bf76a67d2d26ce99c1a"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a453c74e2daac0745b53f8b31c11fc50cad1fc7c9d0bae5bf76a67d2d26ce99c1a">llvm::TargetFrameLowering::StackGrowsDown</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00047">TargetFrameLowering.h:47</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a127ed1a56215acb4c76dcbb1e8aad935"><div class="ttname"><a href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a></div><div class="ttdeci">Machine Instruction Scheduler</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00207">MachineScheduler.cpp:207</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1PriorityQueue_html_a583627bbdd690ca5df5ed7b00a5f7b18"><div class="ttname"><a href="classllvm_1_1PriorityQueue.html#a583627bbdd690ca5df5ed7b00a5f7b18">llvm::PriorityQueue::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdoc">clear - Erase all elements from the queue. </div><div class="ttdef"><b>Definition:</b> <a href="PriorityQueue_8h_source.html#l00075">PriorityQueue.h:75</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a43709087555742d45e0c99ab89ac1df3"><div class="ttname"><a href="MachineScheduler_8cpp.html#a43709087555742d45e0c99ab89ac1df3">INITIALIZE_PASS_BEGIN</a></div><div class="ttdeci">INITIALIZE_PASS_BEGIN(MachineScheduler, DEBUG_TYPE, &quot;Machine Instruction Scheduler&quot;, false, false) INITIALIZE_PASS_END(MachineScheduler</div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_afcd0814798a2d0868cec352f25fc932c"><div class="ttname"><a href="MachineScheduler_8cpp.html#afcd0814798a2d0868cec352f25fc932c">ILPMinRegistry</a></div><div class="ttdeci">static MachineSchedRegistry ILPMinRegistry(&quot;ilpmin&quot;, &quot;Schedule bottom-up for min ILP&quot;, createILPMinScheduler)</div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_a413ba6a1fb7916faa6b5d34aa4397d9b"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#a413ba6a1fb7916faa6b5d34aa4397d9b">llvm::GenericSchedulerBase::CandPolicy::ReduceResIdx</a></div><div class="ttdeci">unsigned ReduceResIdx</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00810">MachineScheduler.h:810</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="MachineDominators_8h_html"><div class="ttname"><a href="MachineDominators_8h.html">MachineDominators.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1PressureChange_html_ad47247ae6eaa7104e4d4ef6e002840f9"><div class="ttname"><a href="classllvm_1_1PressureChange.html#ad47247ae6eaa7104e4d4ef6e002840f9">llvm::PressureChange::getPSet</a></div><div class="ttdeci">unsigned getPSet() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00115">RegisterPressure.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1AAResultsWrapperPass_html"><div class="ttname"><a href="classllvm_1_1AAResultsWrapperPass.html">llvm::AAResultsWrapperPass</a></div><div class="ttdoc">A wrapper pass to provide the legacy pass manager access to a suitably prepared AAResults object...</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l01157">AliasAnalysis.h:1157</a></div></div>
<div class="ttc" id="classllvm_1_1MachineLoopInfo_html"><div class="ttname"><a href="classllvm_1_1MachineLoopInfo.html">llvm::MachineLoopInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00084">MachineLoopInfo.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a3d5aacd5fc7d6a739ce913974ed1e53d"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">llvm::ScheduleDAG::SUnits</a></div><div class="ttdeci">std::vector&lt; SUnit &gt; SUnits</div><div class="ttdoc">The scheduling units. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00562">ScheduleDAG.h:562</a></div></div>
<div class="ttc" id="CodeGen_2Passes_8h_html"><div class="ttname"><a href="CodeGen_2Passes_8h.html">Passes.h</a></div></div>
<div class="ttc" id="classllvm_1_1PriorityQueue_html"><div class="ttname"><a href="classllvm_1_1PriorityQueue.html">llvm::PriorityQueue</a></div><div class="ttdoc">PriorityQueue - This class behaves like std::priority_queue and provides a few additional convenience...</div><div class="ttdef"><b>Definition:</b> <a href="PriorityQueue_8h_source.html#l00027">PriorityQueue.h:27</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html"><div class="ttname"><a href="classllvm_1_1SlotIndex.html">llvm::SlotIndex</a></div><div class="ttdoc">SlotIndex - An opaque wrapper around machine indexes. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00083">SlotIndexes.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a9ca687b69b34efab1604af98db151cbf"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a9ca687b69b34efab1604af98db151cbf">llvm::ScheduleDAGMI::finishBlock</a></div><div class="ttdeci">void finishBlock() override</div><div class="ttdoc">Cleans up after scheduling in the given block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00695">MachineScheduler.cpp:695</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab313591ae4ea1e3a4ab59121a7dc2a2b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">llvm::MachineOperand::getType</a></div><div class="ttdeci">MachineOperandType getType() const</div><div class="ttdoc">getType - Returns the MachineOperandType for this operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00217">MachineOperand.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdoc">DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00046">MachineDominators.h:46</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a294e77c4f7245940981e5e259045c7c0"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a294e77c4f7245940981e5e259045c7c0">llvm::GenericSchedulerBase::SchedCandidate::setBest</a></div><div class="ttdeci">void setBest(SchedCandidate &amp;Best)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00879">MachineScheduler.h:879</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a65dabc53f655ff6dc7ccccf56b80cf74"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a65dabc53f655ff6dc7ccccf56b80cf74">llvm::TargetRegisterInfo::getRegPressureSetScore</a></div><div class="ttdeci">virtual unsigned getRegPressureSetScore(const MachineFunction &amp;MF, unsigned PSetID) const</div><div class="ttdoc">Return a heuristic for the machine scheduler to compare the profitability of increasing one register ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00731">TargetRegisterInfo.h:731</a></div></div>
<div class="ttc" id="classllvm_1_1PostGenericScheduler_html_ac0ed66e777f4e48ebe10a98a82db746b"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#ac0ed66e777f4e48ebe10a98a82db746b">llvm::PostGenericScheduler::pickNodeFromQueue</a></div><div class="ttdeci">void pickNodeFromQueue(SchedCandidate &amp;Cand)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03401">MachineScheduler.cpp:3401</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="TargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM code to machine code. </div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a2002164aea6fabe20598e0526746b1fa"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">llvm::ScheduleDAGMI::addMutation</a></div><div class="ttdeci">void addMutation(std::unique_ptr&lt; ScheduleDAGMutation &gt; Mutation)</div><div class="ttdoc">Add a postprocessing step to the DAG builder. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00314">MachineScheduler.h:314</a></div></div>
<div class="ttc" id="namespacellvm_html_a0081c790ccede18428a2821d166ef6c7"><div class="ttname"><a href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">llvm::ForceTopDown</a></div><div class="ttdeci">cl::opt&lt; bool &gt; ForceTopDown</div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a4d6bf176cc854701f61fba566b9dbf9b"><div class="ttname"><a href="MachineScheduler_8cpp.html#a4d6bf176cc854701f61fba566b9dbf9b">computeRemLatency</a></div><div class="ttdeci">static unsigned computeRemLatency(SchedBoundary &amp;CurrZone)</div><div class="ttdoc">Compute remaining latency. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02483">MachineScheduler.cpp:2483</a></div></div>
<div class="ttc" id="classllvm_1_1SchedDFSResult_html_a5269b7fe10c17e55d827eaf49ab3f2c8"><div class="ttname"><a href="classllvm_1_1SchedDFSResult.html#a5269b7fe10c17e55d827eaf49ab3f2c8">llvm::SchedDFSResult::getILP</a></div><div class="ttdeci">ILPValue getILP(const SUnit *SU) const</div><div class="ttdoc">Get the ILP value for a DAG node. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDFS_8h_source.html#l00158">ScheduleDFS.h:158</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_ac8df817832c60969961bfb498488fc70"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#ac8df817832c60969961bfb498488fc70">llvm::MachineSchedContext::MachineSchedContext</a></div><div class="ttdeci">MachineSchedContext()</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00142">MachineScheduler.cpp:142</a></div></div>
<div class="ttc" id="structllvm_1_1GraphTraits_3_01ScheduleDAG_01_5_01_4_html"><div class="ttname"><a href="structllvm_1_1GraphTraits_3_01ScheduleDAG_01_5_01_4.html">llvm::GraphTraits&lt; ScheduleDAG * &gt;</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00675">ScheduleDAG.h:675</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a363c2848b3f9b5d70b3df57079ac5af5"><div class="ttname"><a href="MachineScheduler_8cpp.html#a363c2848b3f9b5d70b3df57079ac5af5">EnableMemOpCluster</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableMemOpCluster(&quot;misched-cluster&quot;, cl::Hidden, cl::desc(&quot;Enable memop clustering.&quot;), cl::init(true))</div></div>
<div class="ttc" id="classllvm_1_1SUnitIterator_html_ad21c405410acc1224a0c595dfee78db3"><div class="ttname"><a href="classllvm_1_1SUnitIterator.html#ad21c405410acc1224a0c595dfee78db3">llvm::SUnitIterator::isArtificialDep</a></div><div class="ttdeci">bool isArtificialDep() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00655">ScheduleDAG.h:655</a></div></div>
<div class="ttc" id="MachineLoopInfo_8h_html"><div class="ttname"><a href="MachineLoopInfo_8h.html">MachineLoopInfo.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:09:46 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
