// Seed: 2591956797
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wire id_3,
    input uwire id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7,
    input supply1 id_8,
    output wand id_9,
    output tri0 id_10,
    output tri1 id_11,
    output wire id_12,
    input tri1 id_13,
    input tri0 id_14,
    output supply0 id_15,
    output tri1 id_16,
    output tri0 id_17
);
  tri1 id_19 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    inout tri id_2,
    output supply1 id_3,
    output wand id_4,
    output supply1 id_5,
    input supply0 id_6,
    inout wor id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    output wand id_11,
    input supply1 id_12,
    input wand id_13
);
  always @(posedge id_10) if (1 & id_2) deassign id_5;
  module_0(
      id_3,
      id_4,
      id_6,
      id_9,
      id_9,
      id_9,
      id_6,
      id_13,
      id_9,
      id_2,
      id_5,
      id_3,
      id_4,
      id_13,
      id_2,
      id_4,
      id_11,
      id_3
  );
endmodule
