Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon May 27 19:00:30 2024
| Host         : sebastian-MAX-L5 running 64-bit Linux Mint 20.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    138         
TIMING-16  Warning           Large setup violation          313         
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (138)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (280)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (138)
--------------------------
 There are 88 register/latch pins with no clock driven by root clock pin: baud_gen/tick_reg[0]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: receptor/recibido_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (280)
--------------------------------------------------
 There are 280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.465    -1183.648                   1105                 3002        0.140        0.000                      0                 3002        4.500        0.000                       0                  1710  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.465    -1183.648                   1105                 3002        0.140        0.000                      0                 3002        4.500        0.000                       0                  1710  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1105  Failing Endpoints,  Worst Slack       -3.465ns,  Total Violation    -1183.648ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.465ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/direccion_tmp_reg[16]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 1.324ns (16.625%)  route 6.640ns (83.375%))
  Logic Levels:           7  (LUT4=4 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.513ns = ( 10.513 - 5.000 ) 
    Source Clock Delay      (SCD):    6.170ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.120     3.579    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.150     3.729 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.306    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.604 r  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.566     6.170    ex/i_clk
    SLICE_X43Y3          FDRE                                         r  ex/op_tmp_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     6.626 f  ex/op_tmp_reg[2]_replica/Q
                         net (fo=14, routed)          0.827     7.453    ex/alu/op_tmp[2]_repN_alias
    SLICE_X39Y6          LUT4 (Prop_lut4_I3_O)        0.124     7.577 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.494     8.071    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X38Y5          LUT4 (Prop_lut4_I3_O)        0.124     8.195 r  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=9, routed)           0.737     8.932    ex/alu/sel0[1]
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.056 f  ex/alu/o_ins_type_inferred_i_4/O
                         net (fo=6, routed)           0.988    10.044    ex/o_ins_type[4]
    SLICE_X36Y2          LUT4 (Prop_lut4_I0_O)        0.124    10.168 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=1, routed)           0.707    10.874    ex/o_wb_reg_write_inferred_i_6_n_0_repN_1
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.998 r  ex/o_wb_reg_write_inferred_i_4_comp/O
                         net (fo=3, routed)           0.560    11.559    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X37Y1          LUT4 (Prop_lut4_I2_O)        0.124    11.683 r  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           1.209    12.892    latch_idex/o_stall_inferred_i_5_n_0_alias
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124    13.016 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         1.118    14.134    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X36Y2          FDRE                                         r  latch_idex/direccion_tmp_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.446    10.513    latch_idex/i_clk
    SLICE_X36Y2          FDRE                                         r  latch_idex/direccion_tmp_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.617    11.130    
                         clock uncertainty           -0.035    11.095    
    SLICE_X36Y2          FDRE (Setup_fdre_C_R)       -0.426    10.669    latch_idex/direccion_tmp_reg[16]
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                 -3.465    

Slack (VIOLATED) :        -3.465ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/direccion_tmp_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 1.324ns (16.625%)  route 6.640ns (83.375%))
  Logic Levels:           7  (LUT4=4 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.513ns = ( 10.513 - 5.000 ) 
    Source Clock Delay      (SCD):    6.170ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.120     3.579    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.150     3.729 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.306    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.604 r  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.566     6.170    ex/i_clk
    SLICE_X43Y3          FDRE                                         r  ex/op_tmp_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     6.626 f  ex/op_tmp_reg[2]_replica/Q
                         net (fo=14, routed)          0.827     7.453    ex/alu/op_tmp[2]_repN_alias
    SLICE_X39Y6          LUT4 (Prop_lut4_I3_O)        0.124     7.577 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.494     8.071    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X38Y5          LUT4 (Prop_lut4_I3_O)        0.124     8.195 r  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=9, routed)           0.737     8.932    ex/alu/sel0[1]
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.056 f  ex/alu/o_ins_type_inferred_i_4/O
                         net (fo=6, routed)           0.988    10.044    ex/o_ins_type[4]
    SLICE_X36Y2          LUT4 (Prop_lut4_I0_O)        0.124    10.168 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=1, routed)           0.707    10.874    ex/o_wb_reg_write_inferred_i_6_n_0_repN_1
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.998 r  ex/o_wb_reg_write_inferred_i_4_comp/O
                         net (fo=3, routed)           0.560    11.559    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X37Y1          LUT4 (Prop_lut4_I2_O)        0.124    11.683 r  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           1.209    12.892    latch_idex/o_stall_inferred_i_5_n_0_alias
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124    13.016 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         1.118    14.134    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X36Y2          FDRE                                         r  latch_idex/direccion_tmp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.446    10.513    latch_idex/i_clk
    SLICE_X36Y2          FDRE                                         r  latch_idex/direccion_tmp_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.617    11.130    
                         clock uncertainty           -0.035    11.095    
    SLICE_X36Y2          FDRE (Setup_fdre_C_R)       -0.426    10.669    latch_idex/direccion_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                 -3.465    

Slack (VIOLATED) :        -3.465ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 1.324ns (16.625%)  route 6.640ns (83.375%))
  Logic Levels:           7  (LUT4=4 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.513ns = ( 10.513 - 5.000 ) 
    Source Clock Delay      (SCD):    6.170ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.120     3.579    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.150     3.729 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.306    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.604 r  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.566     6.170    ex/i_clk
    SLICE_X43Y3          FDRE                                         r  ex/op_tmp_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     6.626 f  ex/op_tmp_reg[2]_replica/Q
                         net (fo=14, routed)          0.827     7.453    ex/alu/op_tmp[2]_repN_alias
    SLICE_X39Y6          LUT4 (Prop_lut4_I3_O)        0.124     7.577 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.494     8.071    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X38Y5          LUT4 (Prop_lut4_I3_O)        0.124     8.195 r  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=9, routed)           0.737     8.932    ex/alu/sel0[1]
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.056 f  ex/alu/o_ins_type_inferred_i_4/O
                         net (fo=6, routed)           0.988    10.044    ex/o_ins_type[4]
    SLICE_X36Y2          LUT4 (Prop_lut4_I0_O)        0.124    10.168 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=1, routed)           0.707    10.874    ex/o_wb_reg_write_inferred_i_6_n_0_repN_1
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.998 r  ex/o_wb_reg_write_inferred_i_4_comp/O
                         net (fo=3, routed)           0.560    11.559    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X37Y1          LUT4 (Prop_lut4_I2_O)        0.124    11.683 r  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           1.209    12.892    latch_idex/o_stall_inferred_i_5_n_0_alias
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124    13.016 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         1.118    14.134    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X36Y2          FDRE                                         r  latch_idex/rt_tmp_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.446    10.513    latch_idex/i_clk
    SLICE_X36Y2          FDRE                                         r  latch_idex/rt_tmp_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.617    11.130    
                         clock uncertainty           -0.035    11.095    
    SLICE_X36Y2          FDRE (Setup_fdre_C_R)       -0.426    10.669    latch_idex/rt_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                 -3.465    

Slack (VIOLATED) :        -3.465ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 1.324ns (16.625%)  route 6.640ns (83.375%))
  Logic Levels:           7  (LUT4=4 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.513ns = ( 10.513 - 5.000 ) 
    Source Clock Delay      (SCD):    6.170ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.120     3.579    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.150     3.729 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.306    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.604 r  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.566     6.170    ex/i_clk
    SLICE_X43Y3          FDRE                                         r  ex/op_tmp_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     6.626 f  ex/op_tmp_reg[2]_replica/Q
                         net (fo=14, routed)          0.827     7.453    ex/alu/op_tmp[2]_repN_alias
    SLICE_X39Y6          LUT4 (Prop_lut4_I3_O)        0.124     7.577 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.494     8.071    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X38Y5          LUT4 (Prop_lut4_I3_O)        0.124     8.195 r  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=9, routed)           0.737     8.932    ex/alu/sel0[1]
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.056 f  ex/alu/o_ins_type_inferred_i_4/O
                         net (fo=6, routed)           0.988    10.044    ex/o_ins_type[4]
    SLICE_X36Y2          LUT4 (Prop_lut4_I0_O)        0.124    10.168 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=1, routed)           0.707    10.874    ex/o_wb_reg_write_inferred_i_6_n_0_repN_1
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.998 r  ex/o_wb_reg_write_inferred_i_4_comp/O
                         net (fo=3, routed)           0.560    11.559    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X37Y1          LUT4 (Prop_lut4_I2_O)        0.124    11.683 r  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           1.209    12.892    latch_idex/o_stall_inferred_i_5_n_0_alias
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124    13.016 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         1.118    14.134    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X36Y2          FDRE                                         r  latch_idex/rt_tmp_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.446    10.513    latch_idex/i_clk
    SLICE_X36Y2          FDRE                                         r  latch_idex/rt_tmp_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.617    11.130    
                         clock uncertainty           -0.035    11.095    
    SLICE_X36Y2          FDRE (Setup_fdre_C_R)       -0.426    10.669    latch_idex/rt_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                 -3.465    

Slack (VIOLATED) :        -3.465ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[18]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 1.324ns (16.625%)  route 6.640ns (83.375%))
  Logic Levels:           7  (LUT4=4 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.513ns = ( 10.513 - 5.000 ) 
    Source Clock Delay      (SCD):    6.170ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.120     3.579    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.150     3.729 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.306    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.604 r  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.566     6.170    ex/i_clk
    SLICE_X43Y3          FDRE                                         r  ex/op_tmp_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     6.626 f  ex/op_tmp_reg[2]_replica/Q
                         net (fo=14, routed)          0.827     7.453    ex/alu/op_tmp[2]_repN_alias
    SLICE_X39Y6          LUT4 (Prop_lut4_I3_O)        0.124     7.577 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.494     8.071    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X38Y5          LUT4 (Prop_lut4_I3_O)        0.124     8.195 r  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=9, routed)           0.737     8.932    ex/alu/sel0[1]
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.056 f  ex/alu/o_ins_type_inferred_i_4/O
                         net (fo=6, routed)           0.988    10.044    ex/o_ins_type[4]
    SLICE_X36Y2          LUT4 (Prop_lut4_I0_O)        0.124    10.168 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=1, routed)           0.707    10.874    ex/o_wb_reg_write_inferred_i_6_n_0_repN_1
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.998 r  ex/o_wb_reg_write_inferred_i_4_comp/O
                         net (fo=3, routed)           0.560    11.559    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X37Y1          LUT4 (Prop_lut4_I2_O)        0.124    11.683 r  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           1.209    12.892    latch_idex/o_stall_inferred_i_5_n_0_alias
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124    13.016 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         1.118    14.134    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X36Y2          FDRE                                         r  latch_idex/rt_tmp_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.446    10.513    latch_idex/i_clk
    SLICE_X36Y2          FDRE                                         r  latch_idex/rt_tmp_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.617    11.130    
                         clock uncertainty           -0.035    11.095    
    SLICE_X36Y2          FDRE (Setup_fdre_C_R)       -0.426    10.669    latch_idex/rt_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                 -3.465    

Slack (VIOLATED) :        -3.465ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[19]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 1.324ns (16.625%)  route 6.640ns (83.375%))
  Logic Levels:           7  (LUT4=4 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.513ns = ( 10.513 - 5.000 ) 
    Source Clock Delay      (SCD):    6.170ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.120     3.579    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.150     3.729 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.306    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.604 r  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.566     6.170    ex/i_clk
    SLICE_X43Y3          FDRE                                         r  ex/op_tmp_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     6.626 f  ex/op_tmp_reg[2]_replica/Q
                         net (fo=14, routed)          0.827     7.453    ex/alu/op_tmp[2]_repN_alias
    SLICE_X39Y6          LUT4 (Prop_lut4_I3_O)        0.124     7.577 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.494     8.071    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X38Y5          LUT4 (Prop_lut4_I3_O)        0.124     8.195 r  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=9, routed)           0.737     8.932    ex/alu/sel0[1]
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.056 f  ex/alu/o_ins_type_inferred_i_4/O
                         net (fo=6, routed)           0.988    10.044    ex/o_ins_type[4]
    SLICE_X36Y2          LUT4 (Prop_lut4_I0_O)        0.124    10.168 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=1, routed)           0.707    10.874    ex/o_wb_reg_write_inferred_i_6_n_0_repN_1
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.998 r  ex/o_wb_reg_write_inferred_i_4_comp/O
                         net (fo=3, routed)           0.560    11.559    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X37Y1          LUT4 (Prop_lut4_I2_O)        0.124    11.683 r  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           1.209    12.892    latch_idex/o_stall_inferred_i_5_n_0_alias
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124    13.016 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         1.118    14.134    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X36Y2          FDRE                                         r  latch_idex/rt_tmp_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.446    10.513    latch_idex/i_clk
    SLICE_X36Y2          FDRE                                         r  latch_idex/rt_tmp_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.617    11.130    
                         clock uncertainty           -0.035    11.095    
    SLICE_X36Y2          FDRE (Setup_fdre_C_R)       -0.426    10.669    latch_idex/rt_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                 -3.465    

Slack (VIOLATED) :        -3.465ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[26]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 1.324ns (16.625%)  route 6.640ns (83.375%))
  Logic Levels:           7  (LUT4=4 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.513ns = ( 10.513 - 5.000 ) 
    Source Clock Delay      (SCD):    6.170ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.120     3.579    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.150     3.729 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.306    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.604 r  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.566     6.170    ex/i_clk
    SLICE_X43Y3          FDRE                                         r  ex/op_tmp_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     6.626 f  ex/op_tmp_reg[2]_replica/Q
                         net (fo=14, routed)          0.827     7.453    ex/alu/op_tmp[2]_repN_alias
    SLICE_X39Y6          LUT4 (Prop_lut4_I3_O)        0.124     7.577 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.494     8.071    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X38Y5          LUT4 (Prop_lut4_I3_O)        0.124     8.195 r  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=9, routed)           0.737     8.932    ex/alu/sel0[1]
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.056 f  ex/alu/o_ins_type_inferred_i_4/O
                         net (fo=6, routed)           0.988    10.044    ex/o_ins_type[4]
    SLICE_X36Y2          LUT4 (Prop_lut4_I0_O)        0.124    10.168 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=1, routed)           0.707    10.874    ex/o_wb_reg_write_inferred_i_6_n_0_repN_1
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.998 r  ex/o_wb_reg_write_inferred_i_4_comp/O
                         net (fo=3, routed)           0.560    11.559    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X37Y1          LUT4 (Prop_lut4_I2_O)        0.124    11.683 r  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           1.209    12.892    latch_idex/o_stall_inferred_i_5_n_0_alias
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124    13.016 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         1.118    14.134    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X36Y2          FDRE                                         r  latch_idex/rt_tmp_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.446    10.513    latch_idex/i_clk
    SLICE_X36Y2          FDRE                                         r  latch_idex/rt_tmp_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.617    11.130    
                         clock uncertainty           -0.035    11.095    
    SLICE_X36Y2          FDRE (Setup_fdre_C_R)       -0.426    10.669    latch_idex/rt_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                 -3.465    

Slack (VIOLATED) :        -3.465ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[27]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 1.324ns (16.625%)  route 6.640ns (83.375%))
  Logic Levels:           7  (LUT4=4 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.513ns = ( 10.513 - 5.000 ) 
    Source Clock Delay      (SCD):    6.170ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.120     3.579    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.150     3.729 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.306    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.604 r  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.566     6.170    ex/i_clk
    SLICE_X43Y3          FDRE                                         r  ex/op_tmp_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     6.626 f  ex/op_tmp_reg[2]_replica/Q
                         net (fo=14, routed)          0.827     7.453    ex/alu/op_tmp[2]_repN_alias
    SLICE_X39Y6          LUT4 (Prop_lut4_I3_O)        0.124     7.577 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.494     8.071    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X38Y5          LUT4 (Prop_lut4_I3_O)        0.124     8.195 r  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=9, routed)           0.737     8.932    ex/alu/sel0[1]
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.056 f  ex/alu/o_ins_type_inferred_i_4/O
                         net (fo=6, routed)           0.988    10.044    ex/o_ins_type[4]
    SLICE_X36Y2          LUT4 (Prop_lut4_I0_O)        0.124    10.168 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=1, routed)           0.707    10.874    ex/o_wb_reg_write_inferred_i_6_n_0_repN_1
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.998 r  ex/o_wb_reg_write_inferred_i_4_comp/O
                         net (fo=3, routed)           0.560    11.559    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X37Y1          LUT4 (Prop_lut4_I2_O)        0.124    11.683 r  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           1.209    12.892    latch_idex/o_stall_inferred_i_5_n_0_alias
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124    13.016 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         1.118    14.134    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X36Y2          FDRE                                         r  latch_idex/rt_tmp_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.446    10.513    latch_idex/i_clk
    SLICE_X36Y2          FDRE                                         r  latch_idex/rt_tmp_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.617    11.130    
                         clock uncertainty           -0.035    11.095    
    SLICE_X36Y2          FDRE (Setup_fdre_C_R)       -0.426    10.669    latch_idex/rt_tmp_reg[27]
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -14.134    
  -------------------------------------------------------------------
                         slack                                 -3.465    

Slack (VIOLATED) :        -3.461ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/direccion_tmp_reg[20]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 1.324ns (16.634%)  route 6.635ns (83.366%))
  Logic Levels:           7  (LUT4=4 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.513ns = ( 10.513 - 5.000 ) 
    Source Clock Delay      (SCD):    6.170ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.120     3.579    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.150     3.729 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.306    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.604 r  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.566     6.170    ex/i_clk
    SLICE_X43Y3          FDRE                                         r  ex/op_tmp_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     6.626 f  ex/op_tmp_reg[2]_replica/Q
                         net (fo=14, routed)          0.827     7.453    ex/alu/op_tmp[2]_repN_alias
    SLICE_X39Y6          LUT4 (Prop_lut4_I3_O)        0.124     7.577 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.494     8.071    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X38Y5          LUT4 (Prop_lut4_I3_O)        0.124     8.195 r  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=9, routed)           0.737     8.932    ex/alu/sel0[1]
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.056 f  ex/alu/o_ins_type_inferred_i_4/O
                         net (fo=6, routed)           0.988    10.044    ex/o_ins_type[4]
    SLICE_X36Y2          LUT4 (Prop_lut4_I0_O)        0.124    10.168 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=1, routed)           0.707    10.874    ex/o_wb_reg_write_inferred_i_6_n_0_repN_1
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.998 r  ex/o_wb_reg_write_inferred_i_4_comp/O
                         net (fo=3, routed)           0.560    11.559    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X37Y1          LUT4 (Prop_lut4_I2_O)        0.124    11.683 r  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           1.209    12.892    latch_idex/o_stall_inferred_i_5_n_0_alias
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124    13.016 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         1.114    14.129    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X37Y2          FDRE                                         r  latch_idex/direccion_tmp_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.446    10.513    latch_idex/i_clk
    SLICE_X37Y2          FDRE                                         r  latch_idex/direccion_tmp_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.617    11.130    
                         clock uncertainty           -0.035    11.095    
    SLICE_X37Y2          FDRE (Setup_fdre_C_R)       -0.426    10.669    latch_idex/direccion_tmp_reg[20]
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -14.129    
  -------------------------------------------------------------------
                         slack                                 -3.461    

Slack (VIOLATED) :        -3.461ns  (required time - arrival time)
  Source:                 ex/op_tmp_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/direccion_tmp_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 1.324ns (16.634%)  route 6.635ns (83.366%))
  Logic Levels:           7  (LUT4=4 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.513ns = ( 10.513 - 5.000 ) 
    Source Clock Delay      (SCD):    6.170ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.120     3.579    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.150     3.729 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.577     4.306    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.298     4.604 r  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.566     6.170    ex/i_clk
    SLICE_X43Y3          FDRE                                         r  ex/op_tmp_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     6.626 f  ex/op_tmp_reg[2]_replica/Q
                         net (fo=14, routed)          0.827     7.453    ex/alu/op_tmp[2]_repN_alias
    SLICE_X39Y6          LUT4 (Prop_lut4_I3_O)        0.124     7.577 f  ex/alu/o_ins_type_inferred_i_27/O
                         net (fo=11, routed)          0.494     8.071    ex/alu/o_ins_type_inferred_i_27_n_0
    SLICE_X38Y5          LUT4 (Prop_lut4_I3_O)        0.124     8.195 r  ex/alu/o_ins_type_inferred_i_10/O
                         net (fo=9, routed)           0.737     8.932    ex/alu/sel0[1]
    SLICE_X40Y4          LUT6 (Prop_lut6_I3_O)        0.124     9.056 f  ex/alu/o_ins_type_inferred_i_4/O
                         net (fo=6, routed)           0.988    10.044    ex/o_ins_type[4]
    SLICE_X36Y2          LUT4 (Prop_lut4_I0_O)        0.124    10.168 r  ex/o_wb_reg_write_inferred_i_6_comp_1/O
                         net (fo=1, routed)           0.707    10.874    ex/o_wb_reg_write_inferred_i_6_n_0_repN_1
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124    10.998 r  ex/o_wb_reg_write_inferred_i_4_comp/O
                         net (fo=3, routed)           0.560    11.559    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X37Y1          LUT4 (Prop_lut4_I2_O)        0.124    11.683 r  dtu/o_stall_inferred_i_5/O
                         net (fo=2, routed)           1.209    12.892    latch_idex/o_stall_inferred_i_5_n_0_alias
    SLICE_X38Y7          LUT6 (Prop_lut6_I1_O)        0.124    13.016 r  latch_idex/pc_tmp[10]_i_1_comp/O
                         net (fo=147, routed)         1.114    14.129    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X37Y2          FDRE                                         r  latch_idex/direccion_tmp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.446    10.513    latch_idex/i_clk
    SLICE_X37Y2          FDRE                                         r  latch_idex/direccion_tmp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.617    11.130    
                         clock uncertainty           -0.035    11.095    
    SLICE_X37Y2          FDRE (Setup_fdre_C_R)       -0.426    10.669    latch_idex/direccion_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.669    
                         arrival time                         -14.129    
  -------------------------------------------------------------------
                         slack                                 -3.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.556     1.439    transmisor/CLK
    SLICE_X41Y31         FDRE                                         r  transmisor/reg_instruccion_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  transmisor/reg_instruccion_reg[23]/Q
                         net (fo=1, routed)           0.058     1.639    transmisor/reg_instruccion_reg_n_0_[23]
    SLICE_X40Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.684 r  transmisor/dato_transmicion[7]_i_1/O
                         net (fo=1, routed)           0.000     1.684    transmisor/dato_transmicion[7]_i_1_n_0
    SLICE_X40Y31         FDRE                                         r  transmisor/dato_transmicion_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.824     1.951    transmisor/CLK
    SLICE_X40Y31         FDRE                                         r  transmisor/dato_transmicion_reg[7]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.091     1.543    transmisor/dato_transmicion_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.558     1.441    transmisor/CLK
    SLICE_X41Y33         FDRE                                         r  transmisor/reg_instruccion_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  transmisor/reg_instruccion_reg[20]/Q
                         net (fo=1, routed)           0.058     1.641    transmisor/reg_instruccion_reg_n_0_[20]
    SLICE_X40Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.686 r  transmisor/dato_transmicion[4]_i_1/O
                         net (fo=1, routed)           0.000     1.686    transmisor/dato_transmicion[4]_i_1_n_0
    SLICE_X40Y33         FDRE                                         r  transmisor/dato_transmicion_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.826     1.953    transmisor/CLK
    SLICE_X40Y33         FDRE                                         r  transmisor/dato_transmicion_reg[4]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.091     1.545    transmisor/dato_transmicion_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.556     1.439    transmisor/CLK
    SLICE_X41Y31         FDRE                                         r  transmisor/reg_instruccion_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  transmisor/reg_instruccion_reg[0]/Q
                         net (fo=1, routed)           0.098     1.678    transmisor/reg_instruccion_reg_n_0_[0]
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.723 r  transmisor/dato_transmicion[0]_i_1/O
                         net (fo=1, routed)           0.000     1.723    transmisor/dato_transmicion[0]_i_1_n_0
    SLICE_X40Y31         FDRE                                         r  transmisor/dato_transmicion_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.824     1.951    transmisor/CLK
    SLICE_X40Y31         FDRE                                         r  transmisor/dato_transmicion_reg[0]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.092     1.544    transmisor/dato_transmicion_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.558     1.441    transmisor/CLK
    SLICE_X38Y33         FDRE                                         r  transmisor/reg_instruccion_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDRE (Prop_fdre_C_Q)         0.148     1.589 r  transmisor/reg_instruccion_reg[13]/Q
                         net (fo=1, routed)           0.059     1.648    transmisor/reg_instruccion_reg_n_0_[13]
    SLICE_X38Y33         LUT6 (Prop_lut6_I3_O)        0.098     1.746 r  transmisor/dato_transmicion[5]_i_1/O
                         net (fo=1, routed)           0.000     1.746    transmisor/dato_transmicion[5]_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  transmisor/dato_transmicion_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.825     1.952    transmisor/CLK
    SLICE_X38Y33         FDRE                                         r  transmisor/dato_transmicion_reg[5]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120     1.561    transmisor/dato_transmicion_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.559     1.442    transmisor/CLK
    SLICE_X41Y34         FDRE                                         r  transmisor/reg_instruccion_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  transmisor/reg_instruccion_reg[10]/Q
                         net (fo=1, routed)           0.054     1.625    transmisor/reg_instruccion_reg_n_0_[10]
    SLICE_X41Y34         LUT6 (Prop_lut6_I3_O)        0.099     1.724 r  transmisor/dato_transmicion[2]_i_1/O
                         net (fo=1, routed)           0.000     1.724    transmisor/dato_transmicion[2]_i_1_n_0
    SLICE_X41Y34         FDRE                                         r  transmisor/dato_transmicion_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.827     1.954    transmisor/CLK
    SLICE_X41Y34         FDRE                                         r  transmisor/dato_transmicion_reg[2]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.091     1.533    transmisor/dato_transmicion_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.558     1.441    transmisor/CLK
    SLICE_X39Y33         FDRE                                         r  transmisor/reg_instruccion_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  transmisor/reg_instruccion_reg[11]/Q
                         net (fo=1, routed)           0.054     1.624    transmisor/reg_instruccion_reg_n_0_[11]
    SLICE_X39Y33         LUT6 (Prop_lut6_I3_O)        0.099     1.723 r  transmisor/dato_transmicion[3]_i_1/O
                         net (fo=1, routed)           0.000     1.723    transmisor/dato_transmicion[3]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  transmisor/dato_transmicion_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.825     1.952    transmisor/CLK
    SLICE_X39Y33         FDRE                                         r  transmisor/dato_transmicion_reg[3]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X39Y33         FDRE (Hold_fdre_C_D)         0.091     1.532    transmisor/dato_transmicion_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.921%)  route 0.114ns (38.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.558     1.441    transmisor/CLK
    SLICE_X40Y33         FDRE                                         r  transmisor/reg_instruccion_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  transmisor/reg_instruccion_reg[6]/Q
                         net (fo=1, routed)           0.114     1.697    transmisor/reg_instruccion_reg_n_0_[6]
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.742 r  transmisor/dato_transmicion[6]_i_1/O
                         net (fo=1, routed)           0.000     1.742    transmisor/dato_transmicion[6]_i_1_n_0
    SLICE_X40Y34         FDRE                                         r  transmisor/dato_transmicion_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.827     1.954    transmisor/CLK
    SLICE_X40Y34         FDRE                                         r  transmisor/dato_transmicion_reg[6]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.092     1.548    transmisor/dato_transmicion_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.559     1.442    transmisor/CLK
    SLICE_X40Y34         FDRE                                         r  transmisor/reg_instruccion_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  transmisor/reg_instruccion_reg[17]/Q
                         net (fo=1, routed)           0.062     1.632    transmisor/reg_instruccion_reg_n_0_[17]
    SLICE_X40Y34         LUT6 (Prop_lut6_I4_O)        0.099     1.731 r  transmisor/dato_transmicion[1]_i_1/O
                         net (fo=1, routed)           0.000     1.731    transmisor/dato_transmicion[1]_i_1_n_0
    SLICE_X40Y34         FDRE                                         r  transmisor/dato_transmicion_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.827     1.954    transmisor/CLK
    SLICE_X40Y34         FDRE                                         r  transmisor/dato_transmicion_reg[1]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.091     1.533    transmisor/dato_transmicion_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 etapa_if/program_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_if/program_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    etapa_if/CLK
    SLICE_X31Y4          FDRE                                         r  etapa_if/program_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  etapa_if/program_counter_reg[10]/Q
                         net (fo=3, routed)           0.122     1.709    etapa_if/program_counter_reg[10]
    SLICE_X31Y4          LUT5 (Prop_lut5_I0_O)        0.045     1.754 r  etapa_if/program_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.754    etapa_if/p_0_in__0[10]
    SLICE_X31Y4          FDRE                                         r  etapa_if/program_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.832     1.959    etapa_if/CLK
    SLICE_X31Y4          FDRE                                         r  etapa_if/program_counter_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y4          FDRE (Hold_fdre_C_D)         0.092     1.538    etapa_if/program_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 baud_gen/contador_flancos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/contador_flancos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.489%)  route 0.120ns (30.511%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.567     1.450    baud_gen/CLK
    SLICE_X14Y0          FDRE                                         r  baud_gen/contador_flancos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y0          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  baud_gen/contador_flancos_reg[3]/Q
                         net (fo=2, routed)           0.120     1.734    baud_gen/contador_flancos[3]
    SLICE_X14Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  baud_gen/contador_flancos_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    baud_gen/p_1_in__0[3]
    SLICE_X14Y0          FDRE                                         r  baud_gen/contador_flancos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.837     1.964    baud_gen/CLK
    SLICE_X14Y0          FDRE                                         r  baud_gen/contador_flancos_reg[3]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X14Y0          FDRE (Hold_fdre_C_D)         0.134     1.584    baud_gen/contador_flancos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    etapa_if/mem_inst/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0    etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y2    mem/mem_datos/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2    mem/mem_datos/BRAM_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  p_2_out_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X14Y4    FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y4    FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y4    FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y4    FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y4    FSM_onehot_present_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/salida_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.223ns  (logic 3.974ns (48.323%)  route 4.250ns (51.677%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE                         0.000     0.000 r  transmisor/salida_reg/C
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmisor/salida_reg/Q
                         net (fo=1, routed)           4.250     4.706    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.223 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.223    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/recibido_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.908ns  (logic 1.580ns (22.876%)  route 5.327ns (77.124%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=14, routed)          5.327     6.784    receptor/rx_IBUF
    SLICE_X30Y14         LUT5 (Prop_lut5_I3_O)        0.124     6.908 r  receptor/recibido_i_1/O
                         net (fo=1, routed)           0.000     6.908    receptor/recibido_i_1_n_0
    SLICE_X30Y14         FDRE                                         r  receptor/recibido_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            display1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.791ns  (logic 4.038ns (59.463%)  route 2.753ns (40.537%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDSE                         0.000     0.000 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/C
    SLICE_X64Y45         FDSE (Prop_fdse_C_Q)         0.518     0.518 r  basys3_7SegmentMultiplexing/seg_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.753     3.271    lopt_4
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.791 r  display1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.791    display1[4]
    U5                                                                r  display1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/FSM_onehot_next_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 1.580ns (23.369%)  route 5.182ns (76.631%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=14, routed)          4.193     5.650    receptor/rx_IBUF
    SLICE_X15Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.774 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.988     6.762    receptor/next_state__0
    SLICE_X28Y13         FDRE                                         r  receptor/FSM_onehot_next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/FSM_onehot_next_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 1.580ns (23.369%)  route 5.182ns (76.631%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=14, routed)          4.193     5.650    receptor/rx_IBUF
    SLICE_X15Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.774 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.988     6.762    receptor/next_state__0
    SLICE_X28Y13         FDRE                                         r  receptor/FSM_onehot_next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/FSM_onehot_next_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 1.580ns (23.369%)  route 5.182ns (76.631%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=14, routed)          4.193     5.650    receptor/rx_IBUF
    SLICE_X15Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.774 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.988     6.762    receptor/next_state__0
    SLICE_X28Y13         FDRE                                         r  receptor/FSM_onehot_next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/FSM_onehot_next_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 1.580ns (23.369%)  route 5.182ns (76.631%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=14, routed)          4.193     5.650    receptor/rx_IBUF
    SLICE_X15Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.774 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.988     6.762    receptor/next_state__0
    SLICE_X28Y13         FDRE                                         r  receptor/FSM_onehot_next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/FSM_onehot_next_state_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 1.580ns (23.369%)  route 5.182ns (76.631%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=14, routed)          4.193     5.650    receptor/rx_IBUF
    SLICE_X15Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.774 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.988     6.762    receptor/next_state__0
    SLICE_X28Y13         FDRE                                         r  receptor/FSM_onehot_next_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/FSM_onehot_next_state_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 1.580ns (23.369%)  route 5.182ns (76.631%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=14, routed)          4.193     5.650    receptor/rx_IBUF
    SLICE_X15Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.774 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.988     6.762    receptor/next_state__0
    SLICE_X28Y13         FDRE                                         r  receptor/FSM_onehot_next_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/FSM_onehot_next_state_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 1.580ns (23.369%)  route 5.182ns (76.631%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=14, routed)          4.193     5.650    receptor/rx_IBUF
    SLICE_X15Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.774 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.988     6.762    receptor/next_state__0
    SLICE_X28Y13         FDRE                                         r  receptor/FSM_onehot_next_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receptor/dato_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INSTRUCCION_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.141ns (41.684%)  route 0.197ns (58.316%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE                         0.000     0.000 r  receptor/dato_reg[1]/C
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/dato_reg[1]/Q
                         net (fo=6, routed)           0.197     0.338    rec_data[1]
    SLICE_X28Y9          FDSE                                         r  INSTRUCCION_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/contador_ticks_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/contadorTX_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (60.123%)  route 0.139ns (39.877%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE                         0.000     0.000 r  transmisor/contador_ticks_reg[2]/C
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmisor/contador_ticks_reg[2]/Q
                         net (fo=4, routed)           0.139     0.303    transmisor/contador_ticks_reg_n_0_[2]
    SLICE_X34Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.348 r  transmisor/contadorTX[0]_i_1/O
                         net (fo=1, routed)           0.000     0.348    transmisor/contadorTX[0]_i_1_n_0
    SLICE_X34Y38         FDRE                                         r  transmisor/contadorTX_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/display_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7SegmentMultiplexing/display_select_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/display_select_reg[1]/C
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  basys3_7SegmentMultiplexing/display_select_reg[1]/Q
                         net (fo=9, routed)           0.168     0.309    basys3_7SegmentMultiplexing/display_select[1]
    SLICE_X63Y48         LUT4 (Prop_lut4_I3_O)        0.042     0.351 r  basys3_7SegmentMultiplexing/display_select[3]_i_1/O
                         net (fo=1, routed)           0.000     0.351    basys3_7SegmentMultiplexing/p_0_in[3]
    SLICE_X63Y48         FDRE                                         r  basys3_7SegmentMultiplexing/display_select_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/display_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7SegmentMultiplexing/display_select_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/display_select_reg[1]/C
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  basys3_7SegmentMultiplexing/display_select_reg[1]/Q
                         net (fo=9, routed)           0.168     0.309    basys3_7SegmentMultiplexing/display_select[1]
    SLICE_X63Y48         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  basys3_7SegmentMultiplexing/display_select[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    basys3_7SegmentMultiplexing/p_0_in[1]
    SLICE_X63Y48         FDRE                                         r  basys3_7SegmentMultiplexing/display_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/dato_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE                         0.000     0.000 r  receptor/dato_reg[0]/C
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/dato_reg[0]/Q
                         net (fo=6, routed)           0.172     0.313    receptor/rec_data[0]
    SLICE_X29Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  receptor/dato[0]_i_1/O
                         net (fo=1, routed)           0.000     0.358    receptor/dato[0]_i_1_n_0
    SLICE_X29Y12         FDRE                                         r  receptor/dato_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/dato_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.481%)  route 0.175ns (48.519%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE                         0.000     0.000 r  receptor/dato_reg[7]/C
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/dato_reg[7]/Q
                         net (fo=6, routed)           0.175     0.316    receptor/rec_data[7]
    SLICE_X28Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.361 r  receptor/dato[7]_i_1/O
                         net (fo=1, routed)           0.000     0.361    receptor/dato[7]_i_1_n_0
    SLICE_X28Y14         FDRE                                         r  receptor/dato_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/contador_ticks_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/contador_ticks_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.209ns (56.261%)  route 0.162ns (43.739%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE                         0.000     0.000 r  receptor/contador_ticks_reg[2]/C
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receptor/contador_ticks_reg[2]/Q
                         net (fo=4, routed)           0.162     0.326    receptor/contador_ticks_reg_n_0_[2]
    SLICE_X14Y12         LUT4 (Prop_lut4_I1_O)        0.045     0.371 r  receptor/contador_ticks[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    receptor/contador_ticks[2]
    SLICE_X14Y12         FDRE                                         r  receptor/contador_ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/dato_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE                         0.000     0.000 r  receptor/dato_reg[2]/C
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/dato_reg[2]/Q
                         net (fo=6, routed)           0.187     0.328    receptor/rec_data[2]
    SLICE_X28Y14         LUT6 (Prop_lut6_I5_O)        0.045     0.373 r  receptor/dato[2]_i_1/O
                         net (fo=1, routed)           0.000     0.373    receptor/dato[2]_i_1_n_0
    SLICE_X28Y14         FDRE                                         r  receptor/dato_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/contador_ticks_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/contador_ticks_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.212ns (56.611%)  route 0.162ns (43.389%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE                         0.000     0.000 r  receptor/contador_ticks_reg[2]/C
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receptor/contador_ticks_reg[2]/Q
                         net (fo=4, routed)           0.162     0.326    receptor/contador_ticks_reg_n_0_[2]
    SLICE_X14Y12         LUT5 (Prop_lut5_I4_O)        0.048     0.374 r  receptor/contador_ticks[3]_i_1/O
                         net (fo=1, routed)           0.000     0.374    receptor/contador_ticks[3]
    SLICE_X14Y12         FDRE                                         r  receptor/contador_ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INSTRUCCION_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.141ns (36.751%)  route 0.243ns (63.249%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y12         FDRE                         0.000     0.000 r  receptor/dato_reg[0]/C
    SLICE_X29Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/dato_reg[0]/Q
                         net (fo=6, routed)           0.243     0.384    rec_data[0]
    SLICE_X28Y6          FDSE                                         r  INSTRUCCION_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           198 Endpoints
Min Delay           198 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salida_operadores[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.453ns  (logic 3.974ns (47.012%)  route 4.479ns (52.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.554     5.075    etapa_if/CLK
    SLICE_X47Y29         FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=81, routed)          4.479    10.010    o_end_pipeline
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.529 r  salida_operadores_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.529    salida_operadores[4]
    P3                                                                r  salida_operadores[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.526ns  (logic 0.828ns (18.294%)  route 3.698ns (81.706%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.561     5.082    receptor/CLK
    SLICE_X29Y14         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.977     6.515    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X28Y12         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.444     7.083    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.207 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.289     8.496    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.988     9.608    receptor/next_state__0
    SLICE_X28Y13         FDRE                                         r  receptor/FSM_onehot_next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.526ns  (logic 0.828ns (18.294%)  route 3.698ns (81.706%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.561     5.082    receptor/CLK
    SLICE_X29Y14         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.977     6.515    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X28Y12         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.444     7.083    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.207 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.289     8.496    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.988     9.608    receptor/next_state__0
    SLICE_X28Y13         FDRE                                         r  receptor/FSM_onehot_next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.526ns  (logic 0.828ns (18.294%)  route 3.698ns (81.706%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.561     5.082    receptor/CLK
    SLICE_X29Y14         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.977     6.515    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X28Y12         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.444     7.083    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.207 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.289     8.496    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.988     9.608    receptor/next_state__0
    SLICE_X28Y13         FDRE                                         r  receptor/FSM_onehot_next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.526ns  (logic 0.828ns (18.294%)  route 3.698ns (81.706%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.561     5.082    receptor/CLK
    SLICE_X29Y14         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.977     6.515    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X28Y12         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.444     7.083    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.207 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.289     8.496    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.988     9.608    receptor/next_state__0
    SLICE_X28Y13         FDRE                                         r  receptor/FSM_onehot_next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.526ns  (logic 0.828ns (18.294%)  route 3.698ns (81.706%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.561     5.082    receptor/CLK
    SLICE_X29Y14         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.977     6.515    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X28Y12         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.444     7.083    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.207 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.289     8.496    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.988     9.608    receptor/next_state__0
    SLICE_X28Y13         FDRE                                         r  receptor/FSM_onehot_next_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.526ns  (logic 0.828ns (18.294%)  route 3.698ns (81.706%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.561     5.082    receptor/CLK
    SLICE_X29Y14         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.977     6.515    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X28Y12         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.444     7.083    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.207 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.289     8.496    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.988     9.608    receptor/next_state__0
    SLICE_X28Y13         FDRE                                         r  receptor/FSM_onehot_next_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.526ns  (logic 0.828ns (18.294%)  route 3.698ns (81.706%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.561     5.082    receptor/CLK
    SLICE_X29Y14         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.977     6.515    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X28Y12         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.444     7.083    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.207 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.289     8.496    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.988     9.608    receptor/next_state__0
    SLICE_X28Y13         FDRE                                         r  receptor/FSM_onehot_next_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.526ns  (logic 0.828ns (18.294%)  route 3.698ns (81.706%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.561     5.082    receptor/CLK
    SLICE_X29Y14         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.977     6.515    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X28Y12         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.444     7.083    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.207 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.289     8.496    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.620 r  receptor/FSM_onehot_next_state[10]_i_1/O
                         net (fo=11, routed)          0.988     9.608    receptor/next_state__0
    SLICE_X28Y13         FDRE                                         r  receptor/FSM_onehot_next_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/contador_ticks_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.403ns  (logic 0.952ns (21.621%)  route 3.451ns (78.379%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.561     5.082    receptor/CLK
    SLICE_X29Y14         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  receptor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.977     6.515    receptor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X28Y12         LUT5 (Prop_lut5_I1_O)        0.124     6.639 r  receptor/FSM_onehot_next_state[10]_i_4/O
                         net (fo=1, routed)           0.444     7.083    receptor/FSM_onehot_next_state[10]_i_4_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I0_O)        0.124     7.207 r  receptor/FSM_onehot_next_state[10]_i_2/O
                         net (fo=3, routed)           1.291     8.498    receptor/FSM_onehot_next_state[10]_i_2_n_0
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  receptor/contador_ticks[3]_i_2/O
                         net (fo=3, routed)           0.739     9.361    receptor/contador_ticks[3]_i_2_n_0
    SLICE_X14Y12         LUT3 (Prop_lut3_I0_O)        0.124     9.485 r  receptor/contador_ticks[1]_i_1/O
                         net (fo=1, routed)           0.000     9.485    receptor/contador_ticks[1]
    SLICE_X14Y12         FDRE                                         r  receptor/contador_ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.164ns (68.981%)  route 0.074ns (31.019%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.566     1.449    i_clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  FSM_onehot_present_state_reg[1]/Q
                         net (fo=12, routed)          0.074     1.687    wea0
    SLICE_X15Y4          FDRE                                         r  FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/dato_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.559     1.442    receptor/CLK
    SLICE_X29Y14         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           0.070     1.654    receptor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X28Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.699 r  receptor/dato[5]_i_1/O
                         net (fo=1, routed)           0.000     1.699    receptor/dato[5]_i_1_n_0
    SLICE_X28Y14         FDRE                                         r  receptor/dato_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.266%)  route 0.134ns (48.734%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.559     1.442    receptor/CLK
    SLICE_X29Y14         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  receptor/FSM_onehot_present_state_reg[7]/Q
                         net (fo=3, routed)           0.134     1.717    receptor/FSM_onehot_present_state_reg_n_0_[7]
    SLICE_X28Y13         FDRE                                         r  receptor/FSM_onehot_next_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.605%)  route 0.138ns (49.395%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.559     1.442    receptor/CLK
    SLICE_X29Y14         FDRE                                         r  receptor/FSM_onehot_present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  receptor/FSM_onehot_present_state_reg[5]/Q
                         net (fo=3, routed)           0.138     1.721    receptor/FSM_onehot_present_state_reg_n_0_[5]
    SLICE_X28Y13         FDRE                                         r  receptor/FSM_onehot_next_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.212ns (66.125%)  route 0.109ns (33.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.560     1.443    transmisor/CLK
    SLICE_X34Y39         FDSE                                         r  transmisor/FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDSE (Prop_fdse_C_Q)         0.164     1.607 r  transmisor/FSM_onehot_present_state_reg[0]/Q
                         net (fo=5, routed)           0.109     1.716    transmisor/FSM_onehot_present_state_reg_n_0_[0]
    SLICE_X35Y39         LUT4 (Prop_lut4_I3_O)        0.048     1.764 r  transmisor/FSM_onehot_next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.764    transmisor/FSM_onehot_next_state[1]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.516%)  route 0.183ns (56.484%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.559     1.442    receptor/CLK
    SLICE_X29Y13         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  receptor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           0.183     1.766    receptor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X28Y12         FDRE                                         r  receptor/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.775%)  route 0.189ns (57.225%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.559     1.442    receptor/CLK
    SLICE_X29Y13         FDRE                                         r  receptor/FSM_onehot_present_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  receptor/FSM_onehot_present_state_reg[6]/Q
                         net (fo=3, routed)           0.189     1.772    receptor/FSM_onehot_present_state_reg_n_0_[6]
    SLICE_X28Y13         FDRE                                         r  receptor/FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.164ns (48.196%)  route 0.176ns (51.804%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.560     1.443    receptor/CLK
    SLICE_X30Y12         FDRE                                         r  receptor/FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  receptor/FSM_onehot_present_state_reg[3]/Q
                         net (fo=3, routed)           0.176     1.783    receptor/FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X28Y12         FDRE                                         r  receptor/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.148ns (43.392%)  route 0.193ns (56.608%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.560     1.443    transmisor/CLK
    SLICE_X34Y39         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.148     1.591 r  transmisor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.193     1.784    transmisor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X35Y39         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.148ns (43.135%)  route 0.195ns (56.865%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.560     1.443    transmisor/CLK
    SLICE_X34Y39         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.148     1.591 r  transmisor/FSM_onehot_present_state_reg[3]/Q
                         net (fo=3, routed)           0.195     1.786    transmisor/FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X35Y39         FDRE                                         r  transmisor/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2316 Endpoints
Min Delay          2316 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[25][14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.101ns  (logic 1.441ns (15.837%)  route 7.659ns (84.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 10.517 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.659     9.101    etapa_id/gp/SS[0]
    SLICE_X50Y9          FDRE                                         r  etapa_id/gp/registros_reg[25][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.450    10.517    etapa_id/gp/i_clk
    SLICE_X50Y9          FDRE                                         r  etapa_id/gp/registros_reg[25][14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[25][1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.101ns  (logic 1.441ns (15.837%)  route 7.659ns (84.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 10.517 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.659     9.101    etapa_id/gp/SS[0]
    SLICE_X50Y9          FDRE                                         r  etapa_id/gp/registros_reg[25][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.450    10.517    etapa_id/gp/i_clk
    SLICE_X50Y9          FDRE                                         r  etapa_id/gp/registros_reg[25][1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[25][23]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.101ns  (logic 1.441ns (15.837%)  route 7.659ns (84.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 10.517 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.659     9.101    etapa_id/gp/SS[0]
    SLICE_X50Y9          FDRE                                         r  etapa_id/gp/registros_reg[25][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.450    10.517    etapa_id/gp/i_clk
    SLICE_X50Y9          FDRE                                         r  etapa_id/gp/registros_reg[25][23]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[25][25]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.101ns  (logic 1.441ns (15.837%)  route 7.659ns (84.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 10.517 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.659     9.101    etapa_id/gp/SS[0]
    SLICE_X50Y9          FDRE                                         r  etapa_id/gp/registros_reg[25][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.450    10.517    etapa_id/gp/i_clk
    SLICE_X50Y9          FDRE                                         r  etapa_id/gp/registros_reg[25][25]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[25][2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.101ns  (logic 1.441ns (15.837%)  route 7.659ns (84.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 10.517 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.659     9.101    etapa_id/gp/SS[0]
    SLICE_X50Y9          FDRE                                         r  etapa_id/gp/registros_reg[25][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.450    10.517    etapa_id/gp/i_clk
    SLICE_X50Y9          FDRE                                         r  etapa_id/gp/registros_reg[25][2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[25][3]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.101ns  (logic 1.441ns (15.837%)  route 7.659ns (84.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 10.517 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.659     9.101    etapa_id/gp/SS[0]
    SLICE_X50Y9          FDRE                                         r  etapa_id/gp/registros_reg[25][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.450    10.517    etapa_id/gp/i_clk
    SLICE_X50Y9          FDRE                                         r  etapa_id/gp/registros_reg[25][3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[25][6]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.101ns  (logic 1.441ns (15.837%)  route 7.659ns (84.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 10.517 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.659     9.101    etapa_id/gp/SS[0]
    SLICE_X50Y9          FDRE                                         r  etapa_id/gp/registros_reg[25][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.450    10.517    etapa_id/gp/i_clk
    SLICE_X50Y9          FDRE                                         r  etapa_id/gp/registros_reg[25][6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[2][0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.101ns  (logic 1.441ns (15.837%)  route 7.659ns (84.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 10.517 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.659     9.101    etapa_id/gp/SS[0]
    SLICE_X51Y9          FDRE                                         r  etapa_id/gp/registros_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.450    10.517    etapa_id/gp/i_clk
    SLICE_X51Y9          FDRE                                         r  etapa_id/gp/registros_reg[2][0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[2][11]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.101ns  (logic 1.441ns (15.837%)  route 7.659ns (84.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 10.517 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.659     9.101    etapa_id/gp/SS[0]
    SLICE_X51Y9          FDRE                                         r  etapa_id/gp/registros_reg[2][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.450    10.517    etapa_id/gp/i_clk
    SLICE_X51Y9          FDRE                                         r  etapa_id/gp/registros_reg[2][11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[2][13]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.101ns  (logic 1.441ns (15.837%)  route 7.659ns (84.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.517ns = ( 10.517 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        7.659     9.101    etapa_id/gp/SS[0]
    SLICE_X51Y9          FDRE                                         r  etapa_id/gp/registros_reg[2][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.785     8.173    i_clk_IBUF
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.121     8.294 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.518     8.812    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.254     9.066 f  p_2_out_BUFG_inst/O
                         net (fo=1610, routed)        1.450    10.517    etapa_id/gp/i_clk
    SLICE_X51Y9          FDRE                                         r  etapa_id/gp/registros_reg[2][13]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE                         0.000     0.000 r  FSM_onehot_next_state_reg[4]/C
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.059     0.187    FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X14Y4          FDRE                                         r  FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.836     1.963    i_clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[8]/C
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receptor/FSM_onehot_next_state_reg[8]/Q
                         net (fo=1, routed)           0.059     0.187    receptor/FSM_onehot_next_state_reg_n_0_[8]
    SLICE_X29Y13         FDRE                                         r  receptor/FSM_onehot_present_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.828     1.955    receptor/CLK
    SLICE_X29Y13         FDRE                                         r  receptor/FSM_onehot_present_state_reg[8]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[2]/C
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receptor/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.059     0.187    receptor/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X29Y13         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.828     1.955    receptor/CLK
    SLICE_X29Y13         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.112%)  route 0.118ns (47.888%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[1]/C
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.118     0.246    transmisor/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X34Y39         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.829     1.956    transmisor/CLK
    SLICE_X34Y39         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[1]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.967%)  route 0.118ns (48.033%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[7]/C
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receptor/FSM_onehot_next_state_reg[7]/Q
                         net (fo=1, routed)           0.118     0.246    receptor/FSM_onehot_next_state_reg_n_0_[7]
    SLICE_X29Y14         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.828     1.955    receptor/CLK
    SLICE_X29Y14         FDRE                                         r  receptor/FSM_onehot_present_state_reg[7]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[4]/C
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.120     0.248    transmisor/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X34Y39         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.829     1.956    transmisor/CLK
    SLICE_X34Y39         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[4]/C

Slack:                    inf
  Source:                 FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE                         0.000     0.000 r  FSM_onehot_next_state_reg[0]/C
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X14Y4          FDSE                                         r  FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.836     1.963    i_clk_IBUF_BUFG
    SLICE_X14Y4          FDSE                                         r  FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.152%)  route 0.176ns (57.848%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[9]/C
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/FSM_onehot_next_state_reg[9]/Q
                         net (fo=1, routed)           0.176     0.304    transmisor/FSM_onehot_next_state_reg_n_0_[9]
    SLICE_X34Y39         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.829     1.956    transmisor/CLK
    SLICE_X34Y39         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.814%)  route 0.178ns (58.187%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[9]/C
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receptor/FSM_onehot_next_state_reg[9]/Q
                         net (fo=1, routed)           0.178     0.306    receptor/FSM_onehot_next_state_reg_n_0_[9]
    SLICE_X29Y14         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.828     1.955    receptor/CLK
    SLICE_X29Y14         FDRE                                         r  receptor/FSM_onehot_present_state_reg[9]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.519%)  route 0.169ns (54.481%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[8]/C
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[8]/Q
                         net (fo=1, routed)           0.169     0.310    transmisor/FSM_onehot_next_state_reg_n_0_[8]
    SLICE_X34Y39         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.829     1.956    transmisor/CLK
    SLICE_X34Y39         FDRE                                         r  transmisor/FSM_onehot_present_state_reg[8]/C





