---
description: Configuration
---

# Configuration
Under the configuration menu, you'll find <i>Linter Settings</i>.

Under <i>general</i>, you can choose the following:

## General Settings

### Verilog/SV style checker
TerosHDL currently supports <b>Verible</b> as a Verilog/SystemVerilog style checker.

### VHDL style checker
TerosHDL currently supports <b>VSG</b> as a VHDL style checker.


## Setting up the style checker

TerosHDL allows you to configure the style checker with the rule-set you'd like to check

:::note
Command Line arguments need to be comma separated.
:::

### Verible Settings
Under *Linter Settings -> Verible linter* you can modify verible command line arguments



You can find the list of rules in this [Link](https://chipsalliance.github.io/verible/lint.html)


<!-- <center><i>Image 1: Example Arguments</i></center>
<center>MISSING IMAGE</center> -->


### VSG Settings
Under *Linter Settings -> VSG Linter* you can modify verible command line arguments
