

================================================================
== Vivado HLS Report for 'PE_9_14_s'
================================================================
* Date:           Thu May 27 10:08:53 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38| 0.127 us | 0.127 us |   38|   38|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       36|       36|        27|          1|          1|    11|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 29 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 2 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%local_prev_V_0_0_0579 = alloca float"   --->   Operation 30 'alloca' 'local_prev_V_0_0_0579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%local_U_tmp_0_1_0580 = alloca float"   --->   Operation 31 'alloca' 'local_U_tmp_0_1_0580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 32 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_396 = alloca float"   --->   Operation 33 'alloca' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_397 = alloca float"   --->   Operation 34 'alloca' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_398 = alloca float"   --->   Operation 35 'alloca' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_399 = alloca float"   --->   Operation 36 'alloca' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_400 = alloca float"   --->   Operation 37 'alloca' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_401 = alloca float"   --->   Operation 38 'alloca' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_402 = alloca float"   --->   Operation 39 'alloca' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_403 = alloca float"   --->   Operation 40 'alloca' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_404 = alloca float"   --->   Operation 41 'alloca' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_405 = alloca float"   --->   Operation 42 'alloca' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_tmp_1_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_tmp_1_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:315]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_0410_0 = phi i5 [ 9, %0 ], [ %c2_V, %hls_label_212_end ]"   --->   Operation 49 'phi' 'p_0410_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.63ns)   --->   "%icmp_ln315 = icmp eq i5 %p_0410_0, -12" [src/kernel_kernel.cpp:315]   --->   Operation 50 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln315, label %4, label %hls_label_212_begin" [src/kernel_kernel.cpp:315]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.63ns)   --->   "%icmp_ln879 = icmp eq i5 %p_0410_0, 9" [src/kernel_kernel.cpp:336]   --->   Operation 53 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln315)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %2, label %_ifconv" [src/kernel_kernel.cpp:336]   --->   Operation 54 'br' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 55 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0410_0 == 18)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 56 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0410_0 == 17)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 57 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0410_0 == 16)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 58 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0410_0 == 15)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 59 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0410_0 == 14)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 60 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0410_0 == 13)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 61 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0410_0 == 12)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 62 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0410_0 == 11)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 63 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0410_0 == 10)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:341]   --->   Operation 64 'br' <Predicate = (!icmp_ln315 & !icmp_ln879 & p_0410_0 != 10 & p_0410_0 != 11 & p_0410_0 != 12 & p_0410_0 != 13 & p_0410_0 != 14 & p_0410_0 != 15 & p_0410_0 != 16 & p_0410_0 != 17 & p_0410_0 != 18)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br label %branch101" [src/kernel_kernel.cpp:340]   --->   Operation 65 'br' <Predicate = (!icmp_ln315 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.34ns)   --->   "%c2_V = add i5 %p_0410_0, 1" [src/kernel_kernel.cpp:315]   --->   Operation 66 'add' 'c2_V' <Predicate = (!icmp_ln315)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%local_prev_V_0_0_0579_load = load float* %local_prev_V_0_0_0579" [src/kernel_kernel.cpp:323]   --->   Operation 67 'load' 'local_prev_V_0_0_0579_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%local_U_tmp_0_1_0580_load = load float* %local_U_tmp_0_1_0580" [src/kernel_kernel.cpp:333]   --->   Operation 68 'load' 'local_U_tmp_0_1_0580_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.21ns)   --->   "%tmp_406 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_V_in_V)" [src/kernel_kernel.cpp:322]   --->   Operation 69 'read' 'tmp_406' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 70 [1/1] (0.34ns)   --->   "%add_ln323 = add i5 %p_0410_0, -9" [src/kernel_kernel.cpp:323]   --->   Operation 70 'add' 'add_ln323' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.63ns)   --->   "%icmp_ln323 = icmp eq i5 %add_ln323, 0" [src/kernel_kernel.cpp:323]   --->   Operation 71 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.22ns)   --->   "%select_ln323 = select i1 %icmp_ln323, float %tmp_406, float %local_prev_V_0_0_0579_load" [src/kernel_kernel.cpp:323]   --->   Operation 72 'select' 'select_ln323' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.21ns)   --->   "%tmp_408 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_tmp_1_in_V)" [src/kernel_kernel.cpp:332]   --->   Operation 73 'read' 'tmp_408' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 74 [1/1] (0.22ns)   --->   "%select_ln333 = select i1 %icmp_ln323, float %tmp_408, float %local_U_tmp_0_1_0580_load" [src/kernel_kernel.cpp:333]   --->   Operation 74 'select' 'select_ln333' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_U_tmp_1_out_V, float %tmp_408)" [src/kernel_kernel.cpp:335]   --->   Operation 75 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "store float %select_ln333, float* %local_U_tmp_0_1_0580" [src/kernel_kernel.cpp:336]   --->   Operation 76 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "store float %select_ln323, float* %local_prev_V_0_0_0579" [src/kernel_kernel.cpp:336]   --->   Operation 77 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.63ns)   --->   "%icmp_ln341 = icmp eq i5 %p_0410_0, 11" [src/kernel_kernel.cpp:341]   --->   Operation 78 'icmp' 'icmp_ln341' <Predicate = (!icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.63ns)   --->   "%icmp_ln341_41 = icmp eq i5 %p_0410_0, 12" [src/kernel_kernel.cpp:341]   --->   Operation 79 'icmp' 'icmp_ln341_41' <Predicate = (!icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.63ns)   --->   "%icmp_ln341_42 = icmp eq i5 %p_0410_0, 13" [src/kernel_kernel.cpp:341]   --->   Operation 80 'icmp' 'icmp_ln341_42' <Predicate = (!icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.63ns)   --->   "%icmp_ln341_43 = icmp eq i5 %p_0410_0, 14" [src/kernel_kernel.cpp:341]   --->   Operation 81 'icmp' 'icmp_ln341_43' <Predicate = (!icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.63ns)   --->   "%icmp_ln341_44 = icmp eq i5 %p_0410_0, 15" [src/kernel_kernel.cpp:341]   --->   Operation 82 'icmp' 'icmp_ln341_44' <Predicate = (!icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.63ns)   --->   "%icmp_ln341_45 = icmp eq i5 %p_0410_0, -16" [src/kernel_kernel.cpp:341]   --->   Operation 83 'icmp' 'icmp_ln341_45' <Predicate = (!icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.63ns)   --->   "%icmp_ln341_46 = icmp eq i5 %p_0410_0, -15" [src/kernel_kernel.cpp:341]   --->   Operation 84 'icmp' 'icmp_ln341_46' <Predicate = (!icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.63ns)   --->   "%icmp_ln341_47 = icmp eq i5 %p_0410_0, -14" [src/kernel_kernel.cpp:341]   --->   Operation 85 'icmp' 'icmp_ln341_47' <Predicate = (!icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.63ns)   --->   "%icmp_ln341_48 = icmp eq i5 %p_0410_0, 10" [src/kernel_kernel.cpp:341]   --->   Operation 86 'icmp' 'icmp_ln341_48' <Predicate = (!icmp_ln879)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.63ns)   --->   "switch i5 %p_0410_0, label %branch110 [
    i5 10, label %_ifconv.branch101_crit_edge
    i5 11, label %branch102
    i5 12, label %branch103
    i5 13, label %branch104
    i5 14, label %branch105
    i5 15, label %branch106
    i5 -16, label %branch107
    i5 -15, label %branch108
    i5 -14, label %branch109
  ]" [src/kernel_kernel.cpp:341]   --->   Operation 87 'switch' <Predicate = (!icmp_ln879)> <Delay = 0.63>
ST_3 : Operation 88 [1/1] (0.63ns)   --->   "%icmp_ln891 = icmp ugt i5 %p_0410_0, 9" [src/kernel_kernel.cpp:344]   --->   Operation 88 'icmp' 'icmp_ln891' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln891, label %3, label %hls_label_212_end" [src/kernel_kernel.cpp:344]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 90 [12/12] (2.32ns)   --->   "%tmp_22 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 90 'fdiv' 'tmp_22' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 91 [11/12] (2.32ns)   --->   "%tmp_22 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 91 'fdiv' 'tmp_22' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 92 [10/12] (2.32ns)   --->   "%tmp_22 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 92 'fdiv' 'tmp_22' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 93 [9/12] (2.32ns)   --->   "%tmp_22 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 93 'fdiv' 'tmp_22' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 94 [8/12] (2.32ns)   --->   "%tmp_22 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 94 'fdiv' 'tmp_22' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 95 [7/12] (2.32ns)   --->   "%tmp_22 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 95 'fdiv' 'tmp_22' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 96 [6/12] (2.32ns)   --->   "%tmp_22 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 96 'fdiv' 'tmp_22' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 97 [5/12] (2.32ns)   --->   "%tmp_22 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 97 'fdiv' 'tmp_22' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 98 [4/12] (2.32ns)   --->   "%tmp_22 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 98 'fdiv' 'tmp_22' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 99 [3/12] (2.32ns)   --->   "%tmp_22 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 99 'fdiv' 'tmp_22' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 100 [2/12] (2.32ns)   --->   "%tmp_22 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 100 'fdiv' 'tmp_22' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%local_L_tmp_0_0_0581_load = load float* %tmp" [src/kernel_kernel.cpp:341]   --->   Operation 101 'load' 'local_L_tmp_0_0_0581_load' <Predicate = (!icmp_ln879 & icmp_ln341_48)> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_396_load = load float* %tmp_396" [src/kernel_kernel.cpp:341]   --->   Operation 102 'load' 'tmp_396_load' <Predicate = (!icmp_ln879 & icmp_ln341 & !icmp_ln341_41 & !icmp_ln341_42 & !icmp_ln341_43 & !icmp_ln341_44 & !icmp_ln341_45 & !icmp_ln341_46 & !icmp_ln341_47 & !icmp_ln341_48)> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_397_load = load float* %tmp_397" [src/kernel_kernel.cpp:341]   --->   Operation 103 'load' 'tmp_397_load' <Predicate = (!icmp_ln879 & icmp_ln341_41 & !icmp_ln341_42 & !icmp_ln341_43 & !icmp_ln341_44 & !icmp_ln341_45 & !icmp_ln341_46 & !icmp_ln341_47 & !icmp_ln341_48)> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_398_load = load float* %tmp_398" [src/kernel_kernel.cpp:341]   --->   Operation 104 'load' 'tmp_398_load' <Predicate = (!icmp_ln879 & icmp_ln341_42 & !icmp_ln341_43 & !icmp_ln341_44 & !icmp_ln341_45 & !icmp_ln341_46 & !icmp_ln341_47 & !icmp_ln341_48)> <Delay = 0.00>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_399_load = load float* %tmp_399" [src/kernel_kernel.cpp:341]   --->   Operation 105 'load' 'tmp_399_load' <Predicate = (!icmp_ln879 & icmp_ln341_43 & !icmp_ln341_44 & !icmp_ln341_45 & !icmp_ln341_46 & !icmp_ln341_47 & !icmp_ln341_48)> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_400_load = load float* %tmp_400" [src/kernel_kernel.cpp:341]   --->   Operation 106 'load' 'tmp_400_load' <Predicate = (!icmp_ln879 & icmp_ln341_44 & !icmp_ln341_45 & !icmp_ln341_46 & !icmp_ln341_47 & !icmp_ln341_48)> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_401_load = load float* %tmp_401" [src/kernel_kernel.cpp:341]   --->   Operation 107 'load' 'tmp_401_load' <Predicate = (!icmp_ln879 & icmp_ln341_45 & !icmp_ln341_46 & !icmp_ln341_47 & !icmp_ln341_48)> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_402_load = load float* %tmp_402" [src/kernel_kernel.cpp:341]   --->   Operation 108 'load' 'tmp_402_load' <Predicate = (!icmp_ln879 & icmp_ln341_46 & !icmp_ln341_47 & !icmp_ln341_48)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_403_load = load float* %tmp_403" [src/kernel_kernel.cpp:341]   --->   Operation 109 'load' 'tmp_403_load' <Predicate = (!icmp_ln879 & icmp_ln341_47 & !icmp_ln341_48)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_404_load = load float* %tmp_404" [src/kernel_kernel.cpp:341]   --->   Operation 110 'load' 'tmp_404_load' <Predicate = (!icmp_ln879 & !icmp_ln341 & !icmp_ln341_41 & !icmp_ln341_42 & !icmp_ln341_43 & !icmp_ln341_44 & !icmp_ln341_45 & !icmp_ln341_46 & !icmp_ln341_47 & !icmp_ln341_48)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_410)   --->   "%tmp_409 = select i1 %icmp_ln341, float %tmp_396_load, float %tmp_404_load" [src/kernel_kernel.cpp:341]   --->   Operation 111 'select' 'tmp_409' <Predicate = (!icmp_ln879 & !icmp_ln341_41 & !icmp_ln341_42 & !icmp_ln341_43 & !icmp_ln341_44 & !icmp_ln341_45 & !icmp_ln341_46 & !icmp_ln341_47 & !icmp_ln341_48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_410 = select i1 %icmp_ln341_41, float %tmp_397_load, float %tmp_409" [src/kernel_kernel.cpp:341]   --->   Operation 112 'select' 'tmp_410' <Predicate = (!icmp_ln879 & !icmp_ln341_42 & !icmp_ln341_43 & !icmp_ln341_44 & !icmp_ln341_45 & !icmp_ln341_46 & !icmp_ln341_47 & !icmp_ln341_48)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_412)   --->   "%tmp_411 = select i1 %icmp_ln341_42, float %tmp_398_load, float %tmp_410" [src/kernel_kernel.cpp:341]   --->   Operation 113 'select' 'tmp_411' <Predicate = (!icmp_ln879 & !icmp_ln341_43 & !icmp_ln341_44 & !icmp_ln341_45 & !icmp_ln341_46 & !icmp_ln341_47 & !icmp_ln341_48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 114 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_412 = select i1 %icmp_ln341_43, float %tmp_399_load, float %tmp_411" [src/kernel_kernel.cpp:341]   --->   Operation 114 'select' 'tmp_412' <Predicate = (!icmp_ln879 & !icmp_ln341_44 & !icmp_ln341_45 & !icmp_ln341_46 & !icmp_ln341_47 & !icmp_ln341_48)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node tmp_414)   --->   "%tmp_413 = select i1 %icmp_ln341_44, float %tmp_400_load, float %tmp_412" [src/kernel_kernel.cpp:341]   --->   Operation 115 'select' 'tmp_413' <Predicate = (!icmp_ln879 & !icmp_ln341_45 & !icmp_ln341_46 & !icmp_ln341_47 & !icmp_ln341_48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 116 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_414 = select i1 %icmp_ln341_45, float %tmp_401_load, float %tmp_413" [src/kernel_kernel.cpp:341]   --->   Operation 116 'select' 'tmp_414' <Predicate = (!icmp_ln879 & !icmp_ln341_46 & !icmp_ln341_47 & !icmp_ln341_48)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_416)   --->   "%tmp_415 = select i1 %icmp_ln341_46, float %tmp_402_load, float %tmp_414" [src/kernel_kernel.cpp:341]   --->   Operation 117 'select' 'tmp_415' <Predicate = (!icmp_ln879 & !icmp_ln341_47 & !icmp_ln341_48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 118 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_416 = select i1 %icmp_ln341_47, float %tmp_403_load, float %tmp_415" [src/kernel_kernel.cpp:341]   --->   Operation 118 'select' 'tmp_416' <Predicate = (!icmp_ln879 & !icmp_ln341_48)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 119 [1/1] (0.22ns) (out node of the LUT)   --->   "%tmp_417 = select i1 %icmp_ln341_48, float %local_L_tmp_0_0_0581_load, float %tmp_416" [src/kernel_kernel.cpp:341]   --->   Operation 119 'select' 'tmp_417' <Predicate = (!icmp_ln879)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "store float %tmp_417, float* %tmp_404" [src/kernel_kernel.cpp:341]   --->   Operation 120 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 18)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "store float %tmp_417, float* %tmp_403" [src/kernel_kernel.cpp:341]   --->   Operation 121 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 17)> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "store float %tmp_417, float* %tmp_402" [src/kernel_kernel.cpp:341]   --->   Operation 122 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 16)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "store float %tmp_417, float* %tmp_401" [src/kernel_kernel.cpp:341]   --->   Operation 123 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 15)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "store float %tmp_417, float* %tmp_400" [src/kernel_kernel.cpp:341]   --->   Operation 124 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 14)> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "store float %tmp_417, float* %tmp_399" [src/kernel_kernel.cpp:341]   --->   Operation 125 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 13)> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "store float %tmp_417, float* %tmp_398" [src/kernel_kernel.cpp:341]   --->   Operation 126 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 12)> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "store float %tmp_417, float* %tmp_397" [src/kernel_kernel.cpp:341]   --->   Operation 127 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 11)> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "store float %tmp_417, float* %tmp_396" [src/kernel_kernel.cpp:341]   --->   Operation 128 'store' <Predicate = (!icmp_ln879 & p_0410_0 == 10)> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "store float %tmp_417, float* %tmp_405" [src/kernel_kernel.cpp:341]   --->   Operation 129 'store' <Predicate = (!icmp_ln879 & p_0410_0 != 10 & p_0410_0 != 11 & p_0410_0 != 12 & p_0410_0 != 13 & p_0410_0 != 14 & p_0410_0 != 15 & p_0410_0 != 16 & p_0410_0 != 17 & p_0410_0 != 18)> <Delay = 0.00>
ST_15 : Operation 130 [1/12] (2.32ns)   --->   "%tmp_22 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 130 'fdiv' 'tmp_22' <Predicate = (icmp_ln879)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "store float %tmp_22, float* %tmp" [src/kernel_kernel.cpp:340]   --->   Operation 131 'store' <Predicate = (icmp_ln879)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.77>
ST_16 : Operation 132 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_L_drain_out_V, float %tmp_22)" [src/kernel_kernel.cpp:339]   --->   Operation 132 'write' <Predicate = (icmp_ln879)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%local_L_tmp_0_0_0581_load10 = load float* %tmp" [src/kernel_kernel.cpp:343]   --->   Operation 133 'load' 'local_L_tmp_0_0_0581_load10' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_396_load_1 = load float* %tmp_396" [src/kernel_kernel.cpp:343]   --->   Operation 134 'load' 'tmp_396_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_397_load_1 = load float* %tmp_397" [src/kernel_kernel.cpp:343]   --->   Operation 135 'load' 'tmp_397_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_398_load_1 = load float* %tmp_398" [src/kernel_kernel.cpp:343]   --->   Operation 136 'load' 'tmp_398_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_399_load_1 = load float* %tmp_399" [src/kernel_kernel.cpp:343]   --->   Operation 137 'load' 'tmp_399_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_400_load_1 = load float* %tmp_400" [src/kernel_kernel.cpp:343]   --->   Operation 138 'load' 'tmp_400_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_401_load_1 = load float* %tmp_401" [src/kernel_kernel.cpp:343]   --->   Operation 139 'load' 'tmp_401_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_402_load_1 = load float* %tmp_402" [src/kernel_kernel.cpp:343]   --->   Operation 140 'load' 'tmp_402_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_403_load_1 = load float* %tmp_403" [src/kernel_kernel.cpp:343]   --->   Operation 141 'load' 'tmp_403_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_404_load_1 = load float* %tmp_404" [src/kernel_kernel.cpp:343]   --->   Operation 142 'load' 'tmp_404_load_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_405_load = load float* %tmp_405" [src/kernel_kernel.cpp:343]   --->   Operation 143 'load' 'tmp_405_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_46)   --->   "%select_ln343 = select i1 %icmp_ln323, float %local_L_tmp_0_0_0581_load10, float %tmp_405_load" [src/kernel_kernel.cpp:343]   --->   Operation 144 'select' 'select_ln343' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 145 [1/1] (0.63ns)   --->   "%icmp_ln343 = icmp eq i5 %add_ln323, 1" [src/kernel_kernel.cpp:343]   --->   Operation 145 'icmp' 'icmp_ln343' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_46 = select i1 %icmp_ln343, float %tmp_396_load_1, float %select_ln343" [src/kernel_kernel.cpp:343]   --->   Operation 146 'select' 'select_ln343_46' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 147 [1/1] (0.63ns)   --->   "%icmp_ln343_41 = icmp eq i5 %add_ln323, 2" [src/kernel_kernel.cpp:343]   --->   Operation 147 'icmp' 'icmp_ln343_41' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_48)   --->   "%select_ln343_47 = select i1 %icmp_ln343_41, float %tmp_397_load_1, float %select_ln343_46" [src/kernel_kernel.cpp:343]   --->   Operation 148 'select' 'select_ln343_47' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 149 [1/1] (0.63ns)   --->   "%icmp_ln343_42 = icmp eq i5 %add_ln323, 3" [src/kernel_kernel.cpp:343]   --->   Operation 149 'icmp' 'icmp_ln343_42' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 150 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_48 = select i1 %icmp_ln343_42, float %tmp_398_load_1, float %select_ln343_47" [src/kernel_kernel.cpp:343]   --->   Operation 150 'select' 'select_ln343_48' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (0.63ns)   --->   "%icmp_ln343_43 = icmp eq i5 %add_ln323, 4" [src/kernel_kernel.cpp:343]   --->   Operation 151 'icmp' 'icmp_ln343_43' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_50)   --->   "%select_ln343_49 = select i1 %icmp_ln343_43, float %tmp_399_load_1, float %select_ln343_48" [src/kernel_kernel.cpp:343]   --->   Operation 152 'select' 'select_ln343_49' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 153 [1/1] (0.63ns)   --->   "%icmp_ln343_44 = icmp eq i5 %add_ln323, 5" [src/kernel_kernel.cpp:343]   --->   Operation 153 'icmp' 'icmp_ln343_44' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_50 = select i1 %icmp_ln343_44, float %tmp_400_load_1, float %select_ln343_49" [src/kernel_kernel.cpp:343]   --->   Operation 154 'select' 'select_ln343_50' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 155 [1/1] (0.63ns)   --->   "%icmp_ln343_45 = icmp eq i5 %add_ln323, 6" [src/kernel_kernel.cpp:343]   --->   Operation 155 'icmp' 'icmp_ln343_45' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_52)   --->   "%select_ln343_51 = select i1 %icmp_ln343_45, float %tmp_401_load_1, float %select_ln343_50" [src/kernel_kernel.cpp:343]   --->   Operation 156 'select' 'select_ln343_51' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (0.63ns)   --->   "%icmp_ln343_46 = icmp eq i5 %add_ln323, 7" [src/kernel_kernel.cpp:343]   --->   Operation 157 'icmp' 'icmp_ln343_46' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_52 = select i1 %icmp_ln343_46, float %tmp_402_load_1, float %select_ln343_51" [src/kernel_kernel.cpp:343]   --->   Operation 158 'select' 'select_ln343_52' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 159 [1/1] (0.63ns)   --->   "%icmp_ln343_47 = icmp eq i5 %add_ln323, 8" [src/kernel_kernel.cpp:343]   --->   Operation 159 'icmp' 'icmp_ln343_47' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_54)   --->   "%select_ln343_53 = select i1 %icmp_ln343_47, float %tmp_403_load_1, float %select_ln343_52" [src/kernel_kernel.cpp:343]   --->   Operation 160 'select' 'select_ln343_53' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 161 [1/1] (0.63ns)   --->   "%icmp_ln343_48 = icmp eq i5 %add_ln323, 9" [src/kernel_kernel.cpp:343]   --->   Operation 161 'icmp' 'icmp_ln343_48' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 162 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln343_54 = select i1 %icmp_ln343_48, float %tmp_404_load_1, float %select_ln343_53" [src/kernel_kernel.cpp:343]   --->   Operation 162 'select' 'select_ln343_54' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 163 [4/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_54, %tmp_408" [src/kernel_kernel.cpp:343]   --->   Operation 163 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 164 [3/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_54, %tmp_408" [src/kernel_kernel.cpp:343]   --->   Operation 164 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 165 [2/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_54, %tmp_408" [src/kernel_kernel.cpp:343]   --->   Operation 165 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 166 [1/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343_54, %tmp_408" [src/kernel_kernel.cpp:343]   --->   Operation 166 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 167 [7/7] (2.34ns)   --->   "%tmp_6 = fsub float %tmp_406, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 167 'fsub' 'tmp_6' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 168 [6/7] (2.34ns)   --->   "%tmp_6 = fsub float %tmp_406, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 168 'fsub' 'tmp_6' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 169 [5/7] (2.34ns)   --->   "%tmp_6 = fsub float %tmp_406, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 169 'fsub' 'tmp_6' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 170 [4/7] (2.34ns)   --->   "%tmp_6 = fsub float %tmp_406, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 170 'fsub' 'tmp_6' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 171 [3/7] (2.34ns)   --->   "%tmp_6 = fsub float %tmp_406, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 171 'fsub' 'tmp_6' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 172 [2/7] (2.34ns)   --->   "%tmp_6 = fsub float %tmp_406, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 172 'fsub' 'tmp_6' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 173 [1/7] (2.34ns)   --->   "%tmp_6 = fsub float %tmp_406, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 173 'fsub' 'tmp_6' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.21>
ST_28 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str397)" [src/kernel_kernel.cpp:315]   --->   Operation 174 'specregionbegin' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:316]   --->   Operation 175 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 176 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_V_out_V, float %tmp_6)" [src/kernel_kernel.cpp:345]   --->   Operation 176 'write' <Predicate = (icmp_ln891)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_28 : Operation 177 [1/1] (0.00ns)   --->   "br label %hls_label_212_end" [src/kernel_kernel.cpp:345]   --->   Operation 177 'br' <Predicate = (icmp_ln891)> <Delay = 0.00>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%empty_1064 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str397, i32 %tmp_21)" [src/kernel_kernel.cpp:348]   --->   Operation 178 'specregionend' 'empty_1064' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:315]   --->   Operation 179 'br' <Predicate = (!icmp_ln315)> <Delay = 0.00>

State 29 <SV = 2> <Delay = 0.00>
ST_29 : Operation 180 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:349]   --->   Operation 180 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c2.V') with incoming values : ('c2.V', src/kernel_kernel.cpp:315) [26]  (0.603 ns)

 <State 2>: 0.637ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('c2.V', src/kernel_kernel.cpp:315) [26]  (0 ns)
	'icmp' operation ('icmp_ln315', src/kernel_kernel.cpp:315) [27]  (0.637 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_U_tmp_1_in_V' (src/kernel_kernel.cpp:332) [39]  (1.22 ns)
	fifo write on port 'fifo_U_tmp_1_out_V' (src/kernel_kernel.cpp:335) [41]  (1.22 ns)

 <State 4>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 5>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 6>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 7>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 8>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 9>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 10>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 11>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 12>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 13>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 14>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 15>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('tmp', src/kernel_kernel.cpp:337) [107]  (2.33 ns)

 <State 16>: 1.77ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln343', src/kernel_kernel.cpp:343) [124]  (0.637 ns)
	'select' operation ('select_ln343_46', src/kernel_kernel.cpp:343) [125]  (0.227 ns)
	'select' operation ('select_ln343_47', src/kernel_kernel.cpp:343) [127]  (0 ns)
	'select' operation ('select_ln343_48', src/kernel_kernel.cpp:343) [129]  (0.227 ns)
	'select' operation ('select_ln343_49', src/kernel_kernel.cpp:343) [131]  (0 ns)
	'select' operation ('select_ln343_50', src/kernel_kernel.cpp:343) [133]  (0.227 ns)
	'select' operation ('select_ln343_51', src/kernel_kernel.cpp:343) [135]  (0 ns)
	'select' operation ('select_ln343_52', src/kernel_kernel.cpp:343) [137]  (0.227 ns)
	'select' operation ('select_ln343_53', src/kernel_kernel.cpp:343) [139]  (0 ns)
	'select' operation ('select_ln343_54', src/kernel_kernel.cpp:343) [141]  (0.227 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [142]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [142]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [142]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', src/kernel_kernel.cpp:343) [142]  (2.32 ns)

 <State 21>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [143]  (2.34 ns)

 <State 22>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [143]  (2.34 ns)

 <State 23>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [143]  (2.34 ns)

 <State 24>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [143]  (2.34 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [143]  (2.34 ns)

 <State 26>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [143]  (2.34 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'fsub' operation ('tmp', src/kernel_kernel.cpp:343) [143]  (2.34 ns)

 <State 28>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_V_out_V' (src/kernel_kernel.cpp:345) [147]  (1.22 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
