

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-05f580c7905fc52bb148710e317ae0d16a687199_modified_383] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:rfc     128:128:6,L:B:m:N:L,A:2:32,4 # shader register file cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
043b95635a922832153c6d07c37ef9b3  /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/bfs2/BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/bfs2/BFS2
Running md5sum using "md5sum /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/bfs2/BFS2 "
Parsing file _cuobjdump_complete_output_Lm0GjT
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x400d50, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (_1.ptx:53) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:66) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x118 (_1.ptx:81) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x178 (_1.ptx:103) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:119) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e8 (_1.ptx:125) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x268 (_1.ptx:163) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:194) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2a8 (_1.ptx:176) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:194) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_AAnVX2"
Running: cat _ptx_AAnVX2 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_vWSaJc
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_vWSaJc --output-file  /dev/null 2> _ptx_AAnVX2info"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=13, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_AAnVX2 _ptx2_vWSaJc _ptx_AAnVX2info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x400e50, fat_cubin_handle = 1
Reading File
Read File
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Copied Everything to GPU memory
Start traversing the tree
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Sat Apr 14 11:26:19 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 107171 (ipc=71.4) sim_rate=53585 (inst/sec) elapsed = 0:0:00:02 / Sat Apr 14 11:26:20 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1508,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1514,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1520,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1526,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1532,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1538,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1544,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 110707 (ipc=24.6) sim_rate=36902 (inst/sec) elapsed = 0:0:00:03 / Sat Apr 14 11:26:21 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6263,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6264
gpu_sim_insn = 110830
gpu_ipc =      17.6932
gpu_tot_sim_cycle = 6264
gpu_tot_sim_insn = 110830
gpu_tot_ipc =      17.6932
gpu_tot_issued_cta = 8
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 83
gpu_total_sim_rate=36943
RFC_cache:
	RFC_total_cache_accesses = 2736
	RFC_total_cache_misses = 714
	RFC_total_cache_miss_rate = 0.2610
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2054
	L1I_total_cache_misses = 384
	L1I_total_cache_miss_rate = 0.1870
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 89, Miss = 37, Miss_rate = 0.416, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 65
	L1D_total_cache_miss_rate = 0.3234
	L1D_total_cache_pending_hits = 96
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2857
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 759
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1670
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 384
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 122720
gpgpu_n_tot_w_icount = 3835
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 8
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4176	W0_Idle:17402	W0_Scoreboard:8507	W1:251	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_coretomem[INST_ACC_R] = 200 {8:25,}
traffic_breakdown_memtocore[CONST_ACC_R] = 576 {72:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
traffic_breakdown_memtocore[INST_ACC_R] = 3400 {136:25,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 281 
averagemflatency = 259 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 6263 
mrq_lat_table:79 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	95 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	38 	15 	0 	0 	0 	0 	0 	1 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0         0      1901         0         0         0 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496         0         0         0         0         0 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.750000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  7.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 90/19 = 4.736842
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         5         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:        11         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         5         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 70
min_bank_accesses = 0!
chip skew: 16/8 = 2.00
number of total write accesses:
dram[0]:         1         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 20
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        377       159    none      none      none      none      none      none      none      none      none      none         267    none      none      none  
dram[1]:        157       197    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        222       208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        193       151    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        207       218    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        262       208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0         0       267         0         0         0
dram[1]:        273       271         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        268       275         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8223 n_act=6 n_pre=3 n_req=20 n_rd=32 n_write=4 bw_util=0.008708
n_activity=390 dram_eff=0.1846
bk0: 20a 8126i bk1: 10a 8199i bk2: 0a 8266i bk3: 0a 8267i bk4: 0a 8267i bk5: 0a 8269i bk6: 0a 8269i bk7: 0a 8269i bk8: 0a 8269i bk9: 0a 8269i bk10: 0a 8269i bk11: 0a 8269i bk12: 2a 8252i bk13: 0a 8267i bk14: 0a 8267i bk15: 0a 8268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00471698
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8229 n_act=4 n_pre=2 n_req=19 n_rd=28 n_write=5 bw_util=0.007983
n_activity=309 dram_eff=0.2136
bk0: 22a 8113i bk1: 6a 8219i bk2: 0a 8264i bk3: 0a 8267i bk4: 0a 8267i bk5: 0a 8267i bk6: 0a 8268i bk7: 0a 8268i bk8: 0a 8268i bk9: 0a 8268i bk10: 0a 8268i bk11: 0a 8268i bk12: 0a 8269i bk13: 0a 8269i bk14: 0a 8269i bk15: 0a 8271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00483793
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8244 n_act=2 n_pre=0 n_req=12 n_rd=20 n_write=2 bw_util=0.005322
n_activity=163 dram_eff=0.2699
bk0: 12a 8220i bk1: 8a 8226i bk2: 0a 8267i bk3: 0a 8268i bk4: 0a 8268i bk5: 0a 8268i bk6: 0a 8268i bk7: 0a 8268i bk8: 0a 8268i bk9: 0a 8268i bk10: 0a 8268i bk11: 0a 8268i bk12: 0a 8268i bk13: 0a 8268i bk14: 0a 8268i bk15: 0a 8268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00145138
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8236 n_act=2 n_pre=0 n_req=18 n_rd=24 n_write=6 bw_util=0.007257
n_activity=241 dram_eff=0.249
bk0: 12a 8210i bk1: 12a 8189i bk2: 0a 8268i bk3: 0a 8268i bk4: 0a 8268i bk5: 0a 8268i bk6: 0a 8268i bk7: 0a 8268i bk8: 0a 8268i bk9: 0a 8268i bk10: 0a 8268i bk11: 0a 8268i bk12: 0a 8268i bk13: 0a 8268i bk14: 0a 8268i bk15: 0a 8268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x3e41080, atomic=0 1 entries : 0x7f3990798c50 :  mf: uid=  5051, sid01:w00, part=4, addr=0x3e410c0, load , size=32, unknown  status = IN_PARTITION_DRAM (6261), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8243 n_act=3 n_pre=0 n_req=12 n_rd=20 n_write=2 bw_util=0.005322
n_activity=177 dram_eff=0.2486
bk0: 8a 8226i bk1: 10a 8210i bk2: 0a 8266i bk3: 0a 8268i bk4: 0a 8269i bk5: 0a 8269i bk6: 0a 8269i bk7: 0a 8269i bk8: 0a 8269i bk9: 0a 8269i bk10: 2a 8252i bk11: 0a 8267i bk12: 0a 8267i bk13: 0a 8267i bk14: 0a 8267i bk15: 0a 8268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00133043
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8249 n_act=2 n_pre=0 n_req=9 n_rd=16 n_write=1 bw_util=0.004112
n_activity=119 dram_eff=0.2857
bk0: 8a 8237i bk1: 8a 8217i bk2: 0a 8266i bk3: 0a 8268i bk4: 0a 8268i bk5: 0a 8268i bk6: 0a 8268i bk7: 0a 8268i bk8: 0a 8268i bk9: 0a 8268i bk10: 0a 8268i bk11: 0a 8268i bk12: 0a 8268i bk13: 0a 8268i bk14: 0a 8268i bk15: 0a 8269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33, Miss = 11, Miss_rate = 0.333, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 18, Miss = 11, Miss_rate = 0.611, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 99
L2_total_cache_misses = 70
L2_total_cache_miss_rate = 0.7071
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 449
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 340
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=395
icnt_total_pkts_simt_to_mem=120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.58586
	minimum = 6
	maximum = 27
Network latency average = 8.88384
	minimum = 6
	maximum = 22
Slowest packet = 97
Flit latency average = 7.82136
	minimum = 6
	maximum = 20
Slowest flit = 7
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00117071
	minimum = 0 (at node 0)
	maximum = 0.00686462 (at node 1)
Accepted packet rate average = 0.00117071
	minimum = 0 (at node 0)
	maximum = 0.00686462 (at node 1)
Injected flit rate average = 0.00304503
	minimum = 0 (at node 0)
	maximum = 0.0225096 (at node 15)
Accepted flit rate average= 0.00304503
	minimum = 0 (at node 0)
	maximum = 0.0205939 (at node 1)
Injected packet length average = 2.60101
Accepted packet length average = 2.60101
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 36943 (inst/sec)
gpgpu_simulation_rate = 2088 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: cycles simulated: 6764  inst.: 176078 (ipc=130.5) sim_rate=44019 (inst/sec) elapsed = 0:0:00:04 / Sat Apr 14 11:26:22 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(4,0,0) tid=(464,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (783,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (833,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (951,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (974,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (978,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (980,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (986,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (988,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z7Kernel2PbS_S_S_i' finished on shader 13.
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 989
gpu_sim_insn = 94278
gpu_ipc =      95.3266
gpu_tot_sim_cycle = 7253
gpu_tot_sim_insn = 205108
gpu_tot_ipc =      28.2791
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=51277
RFC_cache:
	RFC_total_cache_accesses = 5032
	RFC_total_cache_misses = 993
	RFC_total_cache_miss_rate = 0.1973
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3748
	L1I_total_cache_misses = 752
	L1I_total_cache_miss_rate = 0.2006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1070
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 223584
gpgpu_n_tot_w_icount = 6987
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4418	W0_Idle:27782	W0_Scoreboard:9709	W1:331	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 249 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 7252 
mrq_lat_table:104 	1 	8 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	75 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	182 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	76 	16 	0 	0 	0 	0 	0 	1 	8 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0         0      1901         0         0         0 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496         0         0         0         0         0 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.666667  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 13.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 119/21 = 5.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11         7         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:        11         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         6         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 95
min_bank_accesses = 0!
chip skew: 19/14 = 1.36
number of total write accesses:
dram[0]:         1         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        498       251    none      none      none      none      none      none      none      none      none      none         267    none      none      none  
dram[1]:        205       265    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        246       311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        220       212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        387       304    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        315       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0         0       267         0         0         0
dram[1]:        273       271         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        268       275         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9522 n_act=6 n_pre=3 n_req=23 n_rd=38 n_write=4 bw_util=0.008775
n_activity=435 dram_eff=0.1931
bk0: 22a 9427i bk1: 14a 9496i bk2: 0a 9571i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 0a 9574i bk11: 0a 9574i bk12: 2a 9557i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00407396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9528 n_act=4 n_pre=2 n_req=22 n_rd=34 n_write=5 bw_util=0.008148
n_activity=354 dram_eff=0.2203
bk0: 22a 9418i bk1: 12a 9512i bk2: 0a 9569i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9574i bk15: 0a 9576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00417842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=4 n_pre=2 n_req=17 n_rd=30 n_write=2 bw_util=0.006685
n_activity=297 dram_eff=0.2155
bk0: 20a 9459i bk1: 10a 9525i bk2: 0a 9570i bk3: 0a 9571i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9575i bk15: 0a 9575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00407396
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=2 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=286 dram_eff=0.2517
bk0: 16a 9507i bk1: 14a 9490i bk2: 0a 9573i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9534 n_act=3 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=279 dram_eff=0.2581
bk0: 16a 9486i bk1: 12a 9511i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9574i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 2a 9557i bk11: 0a 9572i bk12: 0a 9572i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00261151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9542 n_act=2 n_pre=0 n_req=15 n_rd=28 n_write=1 bw_util=0.006059
n_activity=202 dram_eff=0.2871
bk0: 16a 9526i bk1: 12a 9514i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45, Miss = 12, Miss_rate = 0.267, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 22, Miss = 9, Miss_rate = 0.409, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[9]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 201
L2_total_cache_misses = 95
L2_total_cache_miss_rate = 0.4726
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=731
icnt_total_pkts_simt_to_mem=262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.01471
	minimum = 6
	maximum = 20
Network latency average = 8.68627
	minimum = 6
	maximum = 18
Slowest packet = 198
Flit latency average = 7.24268
	minimum = 6
	maximum = 18
Slowest flit = 515
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00763959
	minimum = 0 (at node 2)
	maximum = 0.0212336 (at node 19)
Accepted packet rate average = 0.00763959
	minimum = 0 (at node 2)
	maximum = 0.0212336 (at node 19)
Injected flit rate average = 0.0179006
	minimum = 0 (at node 2)
	maximum = 0.0940344 (at node 19)
Accepted flit rate average= 0.0179006
	minimum = 0 (at node 2)
	maximum = 0.0505561 (at node 13)
Injected packet length average = 2.34314
Accepted packet length average = 2.34314
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 51277 (inst/sec)
gpgpu_simulation_rate = 1813 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 7253
gpu_tot_sim_insn = 205108
gpu_tot_ipc =      28.2791
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=51277
RFC_cache:
	RFC_total_cache_accesses = 5032
	RFC_total_cache_misses = 993
	RFC_total_cache_miss_rate = 0.1973
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3748
	L1I_total_cache_misses = 752
	L1I_total_cache_miss_rate = 0.2006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1070
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 223584
gpgpu_n_tot_w_icount = 6987
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4418	W0_Idle:27782	W0_Scoreboard:9709	W1:331	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 225 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 7252 
mrq_lat_table:104 	1 	8 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	75 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	182 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	76 	16 	0 	0 	0 	0 	0 	1 	8 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0         0      1901         0         0         0 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496         0         0         0         0         0 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.666667  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 13.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 119/21 = 5.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11         7         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:        11         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         6         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 95
min_bank_accesses = 0!
chip skew: 19/14 = 1.36
number of total write accesses:
dram[0]:         1         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        498       251    none      none      none      none      none      none      none      none      none      none         267    none      none      none  
dram[1]:        205       265    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        246       311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        220       212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        387       304    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        315       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0         0       267         0         0         0
dram[1]:        273       271         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        268       275         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9522 n_act=6 n_pre=3 n_req=23 n_rd=38 n_write=4 bw_util=0.008775
n_activity=435 dram_eff=0.1931
bk0: 22a 9427i bk1: 14a 9496i bk2: 0a 9571i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 0a 9574i bk11: 0a 9574i bk12: 2a 9557i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00407396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9528 n_act=4 n_pre=2 n_req=22 n_rd=34 n_write=5 bw_util=0.008148
n_activity=354 dram_eff=0.2203
bk0: 22a 9418i bk1: 12a 9512i bk2: 0a 9569i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9574i bk15: 0a 9576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00417842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=4 n_pre=2 n_req=17 n_rd=30 n_write=2 bw_util=0.006685
n_activity=297 dram_eff=0.2155
bk0: 20a 9459i bk1: 10a 9525i bk2: 0a 9570i bk3: 0a 9571i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9575i bk15: 0a 9575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00407396
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=2 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=286 dram_eff=0.2517
bk0: 16a 9507i bk1: 14a 9490i bk2: 0a 9573i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9534 n_act=3 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=279 dram_eff=0.2581
bk0: 16a 9486i bk1: 12a 9511i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9574i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 2a 9557i bk11: 0a 9572i bk12: 0a 9572i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00261151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9542 n_act=2 n_pre=0 n_req=15 n_rd=28 n_write=1 bw_util=0.006059
n_activity=202 dram_eff=0.2871
bk0: 16a 9526i bk1: 12a 9514i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45, Miss = 12, Miss_rate = 0.267, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 22, Miss = 9, Miss_rate = 0.409, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[9]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 201
L2_total_cache_misses = 95
L2_total_cache_miss_rate = 0.4726
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=731
icnt_total_pkts_simt_to_mem=262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 7253
gpu_tot_sim_insn = 205108
gpu_tot_ipc =      28.2791
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=51277
RFC_cache:
	RFC_total_cache_accesses = 5032
	RFC_total_cache_misses = 993
	RFC_total_cache_miss_rate = 0.1973
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3748
	L1I_total_cache_misses = 752
	L1I_total_cache_miss_rate = 0.2006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1070
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 223584
gpgpu_n_tot_w_icount = 6987
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4418	W0_Idle:27782	W0_Scoreboard:9709	W1:331	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 225 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 7252 
mrq_lat_table:104 	1 	8 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	75 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	182 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	76 	16 	0 	0 	0 	0 	0 	1 	8 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0         0      1901         0         0         0 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496         0         0         0         0         0 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.666667  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 13.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 119/21 = 5.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11         7         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:        11         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         6         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 95
min_bank_accesses = 0!
chip skew: 19/14 = 1.36
number of total write accesses:
dram[0]:         1         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        498       251    none      none      none      none      none      none      none      none      none      none         267    none      none      none  
dram[1]:        205       265    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        246       311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        220       212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        387       304    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        315       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0         0       267         0         0         0
dram[1]:        273       271         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        268       275         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9522 n_act=6 n_pre=3 n_req=23 n_rd=38 n_write=4 bw_util=0.008775
n_activity=435 dram_eff=0.1931
bk0: 22a 9427i bk1: 14a 9496i bk2: 0a 9571i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 0a 9574i bk11: 0a 9574i bk12: 2a 9557i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00407396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9528 n_act=4 n_pre=2 n_req=22 n_rd=34 n_write=5 bw_util=0.008148
n_activity=354 dram_eff=0.2203
bk0: 22a 9418i bk1: 12a 9512i bk2: 0a 9569i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9574i bk15: 0a 9576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00417842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=4 n_pre=2 n_req=17 n_rd=30 n_write=2 bw_util=0.006685
n_activity=297 dram_eff=0.2155
bk0: 20a 9459i bk1: 10a 9525i bk2: 0a 9570i bk3: 0a 9571i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9575i bk15: 0a 9575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00407396
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=2 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=286 dram_eff=0.2517
bk0: 16a 9507i bk1: 14a 9490i bk2: 0a 9573i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9534 n_act=3 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=279 dram_eff=0.2581
bk0: 16a 9486i bk1: 12a 9511i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9574i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 2a 9557i bk11: 0a 9572i bk12: 0a 9572i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00261151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9542 n_act=2 n_pre=0 n_req=15 n_rd=28 n_write=1 bw_util=0.006059
n_activity=202 dram_eff=0.2871
bk0: 16a 9526i bk1: 12a 9514i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45, Miss = 12, Miss_rate = 0.267, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 22, Miss = 9, Miss_rate = 0.409, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[9]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 201
L2_total_cache_misses = 95
L2_total_cache_miss_rate = 0.4726
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=731
icnt_total_pkts_simt_to_mem=262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(3,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (378,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (392,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 7753  inst.: 311884 (ipc=213.6) sim_rate=62376 (inst/sec) elapsed = 0:0:00:05 / Sat Apr 14 11:26:23 2018
GPGPU-Sim uArch: cycles simulated: 8753  inst.: 315695 (ipc=73.7) sim_rate=52615 (inst/sec) elapsed = 0:0:00:06 / Sat Apr 14 11:26:24 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2844,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3357,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3381,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 10753  inst.: 317120 (ipc=32.0) sim_rate=45302 (inst/sec) elapsed = 0:0:00:07 / Sat Apr 14 11:26:25 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3772,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4001,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4158,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 3.
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 4159
gpu_sim_insn = 112212
gpu_ipc =      26.9805
gpu_tot_sim_cycle = 11412
gpu_tot_sim_insn = 317320
gpu_tot_ipc =      27.8058
gpu_tot_issued_cta = 24
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=45331
RFC_cache:
	RFC_total_cache_accesses = 9524
	RFC_total_cache_misses = 2481
	RFC_total_cache_miss_rate = 0.2605
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6588
	L1I_total_cache_misses = 794
	L1I_total_cache_miss_rate = 0.1205
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 88, Miss = 32, Miss_rate = 0.364, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 987
	L1D_total_cache_misses = 368
	L1D_total_cache_miss_rate = 0.3728
	L1D_total_cache_pending_hits = 298
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 2432
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1974
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2681
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1952
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5794
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 794
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 392992
gpgpu_n_tot_w_icount = 12281
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 200
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 12700
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 77824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4759	W0_Idle:43329	W0_Scoreboard:33123	W1:2041	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10240
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1600 {8:200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27200 {136:200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 197 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 11411 
mrq_lat_table:221 	3 	10 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	283 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	443 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	197 	18 	0 	0 	0 	0 	0 	1 	8 	62 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0       829      1901       851         0      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0       603       882         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0       885       960         0       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529         0         0         0       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629         0         0       857         0 
average row accesses per activate:
dram[0]:  5.750000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  6.666667 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]: 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]: 19.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 10.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 248/36 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        13         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:        14         8         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        20        12         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        14        13         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         9        12         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 36/24 = 1.50
number of total write accesses:
dram[0]:         6         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        419       283    none      none      none      none      none      none      none      none      none         268       267       263    none         264
dram[1]:        291       419    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        245       356    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        263       339    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        375       302    none      none      none      none      none      none      none      none         268       266    none      none      none         262
dram[5]:        474       316    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0       268       267       267         0       267
dram[1]:        273       271         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        268       275         0         0         0         0         0         0         0         0       268       272         0         0         0       268
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14964 n_act=9 n_pre=3 n_req=50 n_rd=72 n_write=14 bw_util=0.01142
n_activity=838 dram_eff=0.2053
bk0: 34a 14833i bk1: 26a 14915i bk2: 0a 15060i bk3: 0a 15061i bk4: 0a 15061i bk5: 0a 15063i bk6: 0a 15063i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15063i bk10: 0a 15063i bk11: 2a 15047i bk12: 2a 15045i bk13: 4a 15041i bk14: 0a 15060i bk15: 4a 15042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00272208
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14998 n_act=6 n_pre=2 n_req=32 n_rd=48 n_write=8 bw_util=0.007436
n_activity=542 dram_eff=0.2066
bk0: 28a 14874i bk1: 16a 14982i bk2: 0a 15058i bk3: 0a 15061i bk4: 0a 15061i bk5: 0a 15061i bk6: 0a 15062i bk7: 0a 15062i bk8: 0a 15062i bk9: 0a 15063i bk10: 0a 15063i bk11: 2a 15046i bk12: 2a 15046i bk13: 0a 15062i bk14: 0a 15062i bk15: 0a 15065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00265569
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14971 n_act=6 n_pre=2 n_req=49 n_rd=68 n_write=15 bw_util=0.01102
n_activity=758 dram_eff=0.219
bk0: 40a 14786i bk1: 24a 14924i bk2: 0a 15058i bk3: 0a 15060i bk4: 0a 15061i bk5: 0a 15062i bk6: 0a 15063i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15064i bk10: 2a 15047i bk11: 2a 15045i bk12: 0a 15061i bk13: 0a 15062i bk14: 0a 15063i bk15: 0a 15063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00929491
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14994 n_act=5 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.008365
n_activity=541 dram_eff=0.2329
bk0: 26a 14928i bk1: 20a 14954i bk2: 0a 15061i bk3: 0a 15061i bk4: 0a 15062i bk5: 0a 15062i bk6: 0a 15063i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15063i bk10: 0a 15063i bk11: 0a 15064i bk12: 2a 15047i bk13: 2a 15045i bk14: 0a 15061i bk15: 2a 15045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000199177
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14973 n_act=5 n_pre=0 n_req=50 n_rd=68 n_write=16 bw_util=0.01115
n_activity=700 dram_eff=0.24
bk0: 28a 14887i bk1: 26a 14906i bk2: 0a 15060i bk3: 0a 15062i bk4: 0a 15063i bk5: 0a 15063i bk6: 0a 15063i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15063i bk10: 2a 15046i bk11: 6a 15035i bk12: 0a 15061i bk13: 0a 15061i bk14: 0a 15061i bk15: 6a 15038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00584252
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=15002 n_act=5 n_pre=0 n_req=30 n_rd=50 n_write=5 bw_util=0.007303
n_activity=486 dram_eff=0.2263
bk0: 18a 15000i bk1: 24a 14947i bk2: 0a 15060i bk3: 0a 15062i bk4: 0a 15062i bk5: 0a 15062i bk6: 0a 15062i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15063i bk10: 2a 15046i bk11: 4a 15041i bk12: 0a 15061i bk13: 0a 15061i bk14: 2a 15045i bk15: 0a 15062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68, Miss = 18, Miss_rate = 0.265, Pending_hits = 10, Reservation_fails = 342
L2_cache_bank[1]: Access = 36, Miss = 18, Miss_rate = 0.500, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 54, Miss = 15, Miss_rate = 0.278, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 24, Miss = 9, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 53, Miss = 21, Miss_rate = 0.396, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 34, Miss = 13, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 26, Miss = 14, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 45, Miss = 15, Miss_rate = 0.333, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[9]: Access = 36, Miss = 19, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 28, Miss = 11, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 462
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.3874
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1516
icnt_total_pkts_simt_to_mem=653
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35441
	minimum = 6
	maximum = 15
Network latency average = 7.31801
	minimum = 6
	maximum = 13
Slowest packet = 439
Flit latency average = 6.08844
	minimum = 6
	maximum = 9
Slowest flit = 1249
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00464855
	minimum = 0 (at node 0)
	maximum = 0.0141861 (at node 6)
Accepted packet rate average = 0.00464855
	minimum = 0 (at node 0)
	maximum = 0.0141861 (at node 6)
Injected flit rate average = 0.0104726
	minimum = 0 (at node 0)
	maximum = 0.0216398 (at node 6)
Accepted flit rate average= 0.0104726
	minimum = 0 (at node 0)
	maximum = 0.0411157 (at node 6)
Injected packet length average = 2.25287
Accepted packet length average = 2.25287
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 45331 (inst/sec)
gpgpu_simulation_rate = 1630 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 11912  inst.: 411841 (ipc=189.0) sim_rate=51480 (inst/sec) elapsed = 0:0:00:08 / Sat Apr 14 11:26:26 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (514,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (520,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (532,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (538,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (559,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (604,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (613,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (667,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z7Kernel2PbS_S_S_i' finished on shader 2.
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 668
gpu_sim_insn = 94628
gpu_ipc =     141.6587
gpu_tot_sim_cycle = 12080
gpu_tot_sim_insn = 411948
gpu_tot_ipc =      34.1017
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=51493
RFC_cache:
	RFC_total_cache_accesses = 12288
	RFC_total_cache_misses = 3061
	RFC_total_cache_miss_rate = 0.2491
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8399
	L1I_total_cache_misses = 826
	L1I_total_cache_miss_rate = 0.0983
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 65
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 78
	L1D_total_cache_accesses = 1311
	L1D_total_cache_misses = 569
	L1D_total_cache_miss_rate = 0.4340
	L1D_total_cache_pending_hits = 394
	L1D_total_cache_reservation_fails = 143
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 3072
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1562
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3293
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2592
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7573
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 826
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 503840
gpgpu_n_tot_w_icount = 15745
gpgpu_n_stall_shd_mem = 2023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 16796
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 143
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5095	W0_Idle:46717	W0_Scoreboard:35059	W1:2361	W2:56	W3:16	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13312
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31552 {136:232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 186 
max_icnt2mem_latency = 103 
max_icnt2sh_latency = 12079 
mrq_lat_table:221 	3 	10 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	511 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	531 	75 	51 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	229 	18 	0 	0 	0 	0 	0 	1 	8 	62 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0       829      1901       851         0      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0       603       882         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0       885       960         0       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529         0         0         0       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629         0         0       857         0 
average row accesses per activate:
dram[0]:  5.750000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  6.666667 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]: 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]: 19.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 10.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 248/36 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        13         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:        14         8         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        20        12         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        14        13         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         9        12         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 36/24 = 1.50
number of total write accesses:
dram[0]:         6         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        548       403    none      none      none      none      none      none      none      none      none         268       267       263    none         264
dram[1]:        407       633    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        318       521    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        358       498    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        859       418    none      none      none      none      none      none      none      none         268       266    none      none      none         262
dram[5]:        740       429    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0       268       267       267         0       267
dram[1]:        273       271         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        268       275         0         0         0         0         0         0         0         0       268       272         0         0         0       268
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15845 n_act=9 n_pre=3 n_req=50 n_rd=72 n_write=14 bw_util=0.01079
n_activity=838 dram_eff=0.2053
bk0: 34a 15714i bk1: 26a 15796i bk2: 0a 15941i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15928i bk12: 2a 15926i bk13: 4a 15922i bk14: 0a 15941i bk15: 4a 15923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00257166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15879 n_act=6 n_pre=2 n_req=32 n_rd=48 n_write=8 bw_util=0.007025
n_activity=542 dram_eff=0.2066
bk0: 28a 15755i bk1: 16a 15863i bk2: 0a 15939i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15942i bk6: 0a 15943i bk7: 0a 15943i bk8: 0a 15943i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15927i bk12: 2a 15927i bk13: 0a 15943i bk14: 0a 15943i bk15: 0a 15946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250894
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15852 n_act=6 n_pre=2 n_req=49 n_rd=68 n_write=15 bw_util=0.01041
n_activity=758 dram_eff=0.219
bk0: 40a 15667i bk1: 24a 15805i bk2: 0a 15939i bk3: 0a 15941i bk4: 0a 15942i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15945i bk10: 2a 15928i bk11: 2a 15926i bk12: 0a 15942i bk13: 0a 15943i bk14: 0a 15944i bk15: 0a 15944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00878128
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15875 n_act=5 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.007903
n_activity=541 dram_eff=0.2329
bk0: 26a 15809i bk1: 20a 15835i bk2: 0a 15942i bk3: 0a 15942i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 0a 15945i bk12: 2a 15928i bk13: 2a 15926i bk14: 0a 15942i bk15: 2a 15926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00018817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15854 n_act=5 n_pre=0 n_req=50 n_rd=68 n_write=16 bw_util=0.01054
n_activity=700 dram_eff=0.24
bk0: 28a 15768i bk1: 26a 15787i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15944i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 6a 15916i bk12: 0a 15942i bk13: 0a 15942i bk14: 0a 15942i bk15: 6a 15919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00551966
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15883 n_act=5 n_pre=0 n_req=30 n_rd=50 n_write=5 bw_util=0.0069
n_activity=486 dram_eff=0.2263
bk0: 18a 15881i bk1: 24a 15828i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15943i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 4a 15922i bk12: 0a 15942i bk13: 0a 15942i bk14: 2a 15926i bk15: 0a 15943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85, Miss = 18, Miss_rate = 0.212, Pending_hits = 10, Reservation_fails = 342
L2_cache_bank[1]: Access = 53, Miss = 18, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 67, Miss = 15, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 38, Miss = 9, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 70, Miss = 21, Miss_rate = 0.300, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 51, Miss = 13, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 113, Miss = 15, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[9]: Access = 51, Miss = 19, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 43, Miss = 11, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 692
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.2587
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1882
icnt_total_pkts_simt_to_mem=1079
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.6109
	minimum = 6
	maximum = 70
Network latency average = 11.3587
	minimum = 6
	maximum = 56
Slowest packet = 1034
Flit latency average = 11.3939
	minimum = 6
	maximum = 55
Slowest flit = 2443
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0255045
	minimum = 0 (at node 3)
	maximum = 0.101796 (at node 23)
Accepted packet rate average = 0.0255045
	minimum = 0 (at node 3)
	maximum = 0.101796 (at node 23)
Injected flit rate average = 0.0439122
	minimum = 0 (at node 3)
	maximum = 0.125749 (at node 23)
Accepted flit rate average= 0.0439122
	minimum = 0 (at node 3)
	maximum = 0.197605 (at node 23)
Injected packet length average = 1.72174
Accepted packet length average = 1.72174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 51493 (inst/sec)
gpgpu_simulation_rate = 1510 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 12080
gpu_tot_sim_insn = 411948
gpu_tot_ipc =      34.1017
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=51493
RFC_cache:
	RFC_total_cache_accesses = 12288
	RFC_total_cache_misses = 3061
	RFC_total_cache_miss_rate = 0.2491
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8399
	L1I_total_cache_misses = 826
	L1I_total_cache_miss_rate = 0.0983
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 65
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 78
	L1D_total_cache_accesses = 1311
	L1D_total_cache_misses = 569
	L1D_total_cache_miss_rate = 0.4340
	L1D_total_cache_pending_hits = 394
	L1D_total_cache_reservation_fails = 143
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 3072
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1562
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3293
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2592
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7573
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 826
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 503840
gpgpu_n_tot_w_icount = 15745
gpgpu_n_stall_shd_mem = 2023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 16796
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 143
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5095	W0_Idle:46717	W0_Scoreboard:35059	W1:2361	W2:56	W3:16	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13312
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31552 {136:232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 185 
max_icnt2mem_latency = 103 
max_icnt2sh_latency = 12079 
mrq_lat_table:221 	3 	10 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	511 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	531 	75 	51 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	229 	18 	0 	0 	0 	0 	0 	1 	8 	62 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0       829      1901       851         0      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0       603       882         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0       885       960         0       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529         0         0         0       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629         0         0       857         0 
average row accesses per activate:
dram[0]:  5.750000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  6.666667 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]: 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]: 19.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 10.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 248/36 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        13         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:        14         8         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        20        12         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        14        13         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         9        12         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 36/24 = 1.50
number of total write accesses:
dram[0]:         6         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        548       403    none      none      none      none      none      none      none      none      none         268       267       263    none         264
dram[1]:        407       633    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        318       521    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        358       498    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        859       418    none      none      none      none      none      none      none      none         268       266    none      none      none         262
dram[5]:        740       429    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0       268       267       267         0       267
dram[1]:        273       271         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        268       275         0         0         0         0         0         0         0         0       268       272         0         0         0       268
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15845 n_act=9 n_pre=3 n_req=50 n_rd=72 n_write=14 bw_util=0.01079
n_activity=838 dram_eff=0.2053
bk0: 34a 15714i bk1: 26a 15796i bk2: 0a 15941i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15928i bk12: 2a 15926i bk13: 4a 15922i bk14: 0a 15941i bk15: 4a 15923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00257166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15879 n_act=6 n_pre=2 n_req=32 n_rd=48 n_write=8 bw_util=0.007025
n_activity=542 dram_eff=0.2066
bk0: 28a 15755i bk1: 16a 15863i bk2: 0a 15939i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15942i bk6: 0a 15943i bk7: 0a 15943i bk8: 0a 15943i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15927i bk12: 2a 15927i bk13: 0a 15943i bk14: 0a 15943i bk15: 0a 15946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250894
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15852 n_act=6 n_pre=2 n_req=49 n_rd=68 n_write=15 bw_util=0.01041
n_activity=758 dram_eff=0.219
bk0: 40a 15667i bk1: 24a 15805i bk2: 0a 15939i bk3: 0a 15941i bk4: 0a 15942i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15945i bk10: 2a 15928i bk11: 2a 15926i bk12: 0a 15942i bk13: 0a 15943i bk14: 0a 15944i bk15: 0a 15944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00878128
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15875 n_act=5 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.007903
n_activity=541 dram_eff=0.2329
bk0: 26a 15809i bk1: 20a 15835i bk2: 0a 15942i bk3: 0a 15942i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 0a 15945i bk12: 2a 15928i bk13: 2a 15926i bk14: 0a 15942i bk15: 2a 15926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00018817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15854 n_act=5 n_pre=0 n_req=50 n_rd=68 n_write=16 bw_util=0.01054
n_activity=700 dram_eff=0.24
bk0: 28a 15768i bk1: 26a 15787i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15944i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 6a 15916i bk12: 0a 15942i bk13: 0a 15942i bk14: 0a 15942i bk15: 6a 15919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00551966
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15883 n_act=5 n_pre=0 n_req=30 n_rd=50 n_write=5 bw_util=0.0069
n_activity=486 dram_eff=0.2263
bk0: 18a 15881i bk1: 24a 15828i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15943i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 4a 15922i bk12: 0a 15942i bk13: 0a 15942i bk14: 2a 15926i bk15: 0a 15943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85, Miss = 18, Miss_rate = 0.212, Pending_hits = 10, Reservation_fails = 342
L2_cache_bank[1]: Access = 53, Miss = 18, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 67, Miss = 15, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 38, Miss = 9, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 70, Miss = 21, Miss_rate = 0.300, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 51, Miss = 13, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 113, Miss = 15, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[9]: Access = 51, Miss = 19, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 43, Miss = 11, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 692
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.2587
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1882
icnt_total_pkts_simt_to_mem=1079
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 12080
gpu_tot_sim_insn = 411948
gpu_tot_ipc =      34.1017
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=51493
RFC_cache:
	RFC_total_cache_accesses = 12288
	RFC_total_cache_misses = 3061
	RFC_total_cache_miss_rate = 0.2491
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8399
	L1I_total_cache_misses = 826
	L1I_total_cache_miss_rate = 0.0983
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 65
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 78
	L1D_total_cache_accesses = 1311
	L1D_total_cache_misses = 569
	L1D_total_cache_miss_rate = 0.4340
	L1D_total_cache_pending_hits = 394
	L1D_total_cache_reservation_fails = 143
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 3072
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1562
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9525
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3293
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2592
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7573
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 826
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 503840
gpgpu_n_tot_w_icount = 15745
gpgpu_n_stall_shd_mem = 2023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 16796
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 143
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5095	W0_Idle:46717	W0_Scoreboard:35059	W1:2361	W2:56	W3:16	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13312
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31552 {136:232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 185 
max_icnt2mem_latency = 103 
max_icnt2sh_latency = 12079 
mrq_lat_table:221 	3 	10 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	511 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	531 	75 	51 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	229 	18 	0 	0 	0 	0 	0 	1 	8 	62 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0       829      1901       851         0      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0       603       882         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0       885       960         0       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529         0         0         0       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629         0         0       857         0 
average row accesses per activate:
dram[0]:  5.750000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  6.666667 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]: 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]: 19.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 10.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 248/36 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        13         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:        14         8         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        20        12         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        14        13         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         9        12         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 36/24 = 1.50
number of total write accesses:
dram[0]:         6         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        548       403    none      none      none      none      none      none      none      none      none         268       267       263    none         264
dram[1]:        407       633    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        318       521    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        358       498    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        859       418    none      none      none      none      none      none      none      none         268       266    none      none      none         262
dram[5]:        740       429    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0       268       267       267         0       267
dram[1]:        273       271         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        268       275         0         0         0         0         0         0         0         0       268       272         0         0         0       268
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15845 n_act=9 n_pre=3 n_req=50 n_rd=72 n_write=14 bw_util=0.01079
n_activity=838 dram_eff=0.2053
bk0: 34a 15714i bk1: 26a 15796i bk2: 0a 15941i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15928i bk12: 2a 15926i bk13: 4a 15922i bk14: 0a 15941i bk15: 4a 15923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00257166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15879 n_act=6 n_pre=2 n_req=32 n_rd=48 n_write=8 bw_util=0.007025
n_activity=542 dram_eff=0.2066
bk0: 28a 15755i bk1: 16a 15863i bk2: 0a 15939i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15942i bk6: 0a 15943i bk7: 0a 15943i bk8: 0a 15943i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15927i bk12: 2a 15927i bk13: 0a 15943i bk14: 0a 15943i bk15: 0a 15946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250894
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15852 n_act=6 n_pre=2 n_req=49 n_rd=68 n_write=15 bw_util=0.01041
n_activity=758 dram_eff=0.219
bk0: 40a 15667i bk1: 24a 15805i bk2: 0a 15939i bk3: 0a 15941i bk4: 0a 15942i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15945i bk10: 2a 15928i bk11: 2a 15926i bk12: 0a 15942i bk13: 0a 15943i bk14: 0a 15944i bk15: 0a 15944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00878128
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15875 n_act=5 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.007903
n_activity=541 dram_eff=0.2329
bk0: 26a 15809i bk1: 20a 15835i bk2: 0a 15942i bk3: 0a 15942i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 0a 15945i bk12: 2a 15928i bk13: 2a 15926i bk14: 0a 15942i bk15: 2a 15926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00018817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15854 n_act=5 n_pre=0 n_req=50 n_rd=68 n_write=16 bw_util=0.01054
n_activity=700 dram_eff=0.24
bk0: 28a 15768i bk1: 26a 15787i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15944i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 6a 15916i bk12: 0a 15942i bk13: 0a 15942i bk14: 0a 15942i bk15: 6a 15919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00551966
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15883 n_act=5 n_pre=0 n_req=30 n_rd=50 n_write=5 bw_util=0.0069
n_activity=486 dram_eff=0.2263
bk0: 18a 15881i bk1: 24a 15828i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15943i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 4a 15922i bk12: 0a 15942i bk13: 0a 15942i bk14: 2a 15926i bk15: 0a 15943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85, Miss = 18, Miss_rate = 0.212, Pending_hits = 10, Reservation_fails = 342
L2_cache_bank[1]: Access = 53, Miss = 18, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 67, Miss = 15, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 38, Miss = 9, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 70, Miss = 21, Miss_rate = 0.300, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 51, Miss = 13, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 113, Miss = 15, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[9]: Access = 51, Miss = 19, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 43, Miss = 11, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 692
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.2587
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1882
icnt_total_pkts_simt_to_mem=1079
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(3,0,0) tid=(486,0,0)
GPGPU-Sim uArch: cycles simulated: 12580  inst.: 517776 (ipc=211.7) sim_rate=57530 (inst/sec) elapsed = 0:0:00:09 / Sat Apr 14 11:26:27 2018
GPGPU-Sim uArch: cycles simulated: 13080  inst.: 521773 (ipc=109.8) sim_rate=52177 (inst/sec) elapsed = 0:0:00:10 / Sat Apr 14 11:26:28 2018
GPGPU-Sim uArch: cycles simulated: 14080  inst.: 526389 (ipc=57.2) sim_rate=47853 (inst/sec) elapsed = 0:0:00:11 / Sat Apr 14 11:26:29 2018
GPGPU-Sim uArch: cycles simulated: 14580  inst.: 529367 (ipc=47.0) sim_rate=44113 (inst/sec) elapsed = 0:0:00:12 / Sat Apr 14 11:26:30 2018
GPGPU-Sim uArch: cycles simulated: 15080  inst.: 531360 (ipc=39.8) sim_rate=40873 (inst/sec) elapsed = 0:0:00:13 / Sat Apr 14 11:26:31 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3175,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3261,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3350,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3372,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3381,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3476,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3524,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3659,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 3.
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 3660
gpu_sim_insn = 120206
gpu_ipc =      32.8432
gpu_tot_sim_cycle = 15740
gpu_tot_sim_insn = 532154
gpu_tot_ipc =      33.8090
gpu_tot_issued_cta = 40
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=40934
RFC_cache:
	RFC_total_cache_accesses = 25340
	RFC_total_cache_misses = 7620
	RFC_total_cache_miss_rate = 0.3007
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15057
	L1I_total_cache_misses = 878
	L1I_total_cache_miss_rate = 0.0583
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 65
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 319, Miss = 120, Miss_rate = 0.376, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 78
	L1D_total_cache_accesses = 4247
	L1D_total_cache_misses = 1658
	L1D_total_cache_miss_rate = 0.3904
	L1D_total_cache_pending_hits = 566
	L1D_total_cache_reservation_fails = 143
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 3968
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1210
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19649
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8229
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3488
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14179
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 878
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 900480
gpgpu_n_tot_w_icount = 28140
gpgpu_n_stall_shd_mem = 2302
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 609
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 23030
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 126976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 422
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5514	W0_Idle:56119	W0_Scoreboard:67269	W1:10097	W2:869	W3:278	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16896
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4872 {8:609,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_coretomem[INST_ACC_R] = 504 {8:63,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82824 {136:609,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
traffic_breakdown_memtocore[INST_ACC_R] = 8568 {136:63,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 171 
max_icnt2mem_latency = 103 
max_icnt2sh_latency = 15739 
mrq_lat_table:466 	16 	16 	19 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1508 	260 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1653 	92 	51 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	533 	89 	2 	0 	0 	0 	0 	1 	8 	62 	1073 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854         0       860         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 33.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 528/53 = 9.962264
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        21        17         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        22        18         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        20        17         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        19        18         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        18        18         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 378
min_bank_accesses = 0!
chip skew: 70/52 = 1.35
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        15        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 150
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        675       777    none      none      none      none      none      none      none      none         263       264       260       260       264       263
dram[1]:        554       698    none      none      none      none      none      none      none      none         267       299       263       264       269       262
dram[2]:        654       679    none      none      none      none      none      none      none      none         264       263       279    none         265    none  
dram[3]:        615       666    none      none      none      none      none      none      none      none         272       266       262       263       274       266
dram[4]:        953       728    none      none      none      none      none      none      none      none         263       286       266       275       275       261
dram[5]:        712       625    none      none      none      none      none      none      none      none         262       265       263       274       268       263
maximum mf latency per bank:
dram[0]:        281       276         0         0         0         0         0         0         0         0       271       268       267       267       273       267
dram[1]:        299       271         0         0         0         0         0         0         0         0       276       268       268       279       289       267
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       269       279         0       279         0
dram[3]:        270       270         0         0         0         0         0         0         0         0       286       272       268       268       285       273
dram[4]:        268       275         0         0         0         0         0         0         0         0       274       272       271       275       277       269
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       274       268       274       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20773 n_nop=20599 n_act=11 n_pre=3 n_req=93 n_rd=134 n_write=26 bw_util=0.0154
n_activity=1416 dram_eff=0.226
bk0: 46a 20441i bk1: 36a 20512i bk2: 0a 20770i bk3: 0a 20772i bk4: 0a 20772i bk5: 0a 20774i bk6: 0a 20774i bk7: 0a 20774i bk8: 0a 20775i bk9: 0a 20775i bk10: 10a 20740i bk11: 6a 20750i bk12: 10a 20740i bk13: 12a 20734i bk14: 8a 20740i bk15: 6a 20748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00755789
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20773 n_nop=20605 n_act=10 n_pre=2 n_req=91 n_rd=130 n_write=26 bw_util=0.01502
n_activity=1269 dram_eff=0.2459
bk0: 42a 20414i bk1: 34a 20556i bk2: 0a 20767i bk3: 0a 20771i bk4: 0a 20771i bk5: 0a 20771i bk6: 0a 20773i bk7: 0a 20774i bk8: 0a 20774i bk9: 0a 20777i bk10: 10a 20742i bk11: 8a 20744i bk12: 8a 20744i bk13: 8a 20734i bk14: 16a 20700i bk15: 4a 20754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0138642
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20773 n_nop=20622 n_act=8 n_pre=2 n_req=83 n_rd=116 n_write=25 bw_util=0.01358
n_activity=1189 dram_eff=0.2372
bk0: 44a 20453i bk1: 36a 20547i bk2: 0a 20768i bk3: 0a 20771i bk4: 0a 20772i bk5: 0a 20773i bk6: 0a 20774i bk7: 0a 20775i bk8: 0a 20775i bk9: 0a 20776i bk10: 6a 20751i bk11: 16a 20724i bk12: 2a 20756i bk13: 0a 20772i bk14: 12a 20737i bk15: 0a 20772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00755789
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20773 n_nop=20610 n_act=8 n_pre=0 n_req=89 n_rd=132 n_write=23 bw_util=0.01492
n_activity=1181 dram_eff=0.2625
bk0: 40a 20543i bk1: 34a 20574i bk2: 0a 20771i bk3: 0a 20771i bk4: 0a 20772i bk5: 0a 20772i bk6: 0a 20774i bk7: 0a 20775i bk8: 0a 20776i bk9: 0a 20776i bk10: 6a 20748i bk11: 18a 20719i bk12: 8a 20746i bk13: 6a 20746i bk14: 10a 20733i bk15: 10a 20719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00269581
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20773 n_nop=20597 n_act=8 n_pre=0 n_req=98 n_rd=140 n_write=28 bw_util=0.01617
n_activity=1281 dram_eff=0.2623
bk0: 38a 20517i bk1: 36a 20536i bk2: 0a 20770i bk3: 0a 20772i bk4: 0a 20773i bk5: 0a 20773i bk6: 0a 20774i bk7: 0a 20774i bk8: 0a 20775i bk9: 0a 20775i bk10: 20a 20716i bk11: 14a 20713i bk12: 8a 20744i bk13: 2a 20747i bk14: 4a 20744i bk15: 18a 20721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00481394
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20773 n_nop=20639 n_act=8 n_pre=0 n_req=74 n_rd=104 n_write=22 bw_util=0.01213
n_activity=1026 dram_eff=0.2456
bk0: 36a 20564i bk1: 36a 20554i bk2: 0a 20771i bk3: 0a 20773i bk4: 0a 20773i bk5: 0a 20773i bk6: 0a 20773i bk7: 0a 20774i bk8: 0a 20774i bk9: 0a 20775i bk10: 8a 20746i bk11: 10a 20738i bk12: 6a 20747i bk13: 2a 20751i bk14: 2a 20754i bk15: 4a 20752i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000240697

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177, Miss = 37, Miss_rate = 0.209, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 166, Miss = 30, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 162, Miss = 38, Miss_rate = 0.235, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 171, Miss = 32, Miss_rate = 0.187, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 134, Miss = 26, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 137, Miss = 32, Miss_rate = 0.234, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 126, Miss = 34, Miss_rate = 0.270, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 213, Miss = 35, Miss_rate = 0.164, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 156, Miss = 35, Miss_rate = 0.224, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 135, Miss = 26, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 26, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 1831
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.2064
L2_total_cache_pending_hits = 34
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4549
icnt_total_pkts_simt_to_mem=2975
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.73398
	minimum = 6
	maximum = 34
Network latency average = 7.62291
	minimum = 6
	maximum = 33
Slowest packet = 1719
Flit latency average = 6.89261
	minimum = 6
	maximum = 29
Slowest flit = 3705
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.023052
	minimum = 0 (at node 0)
	maximum = 0.0530055 (at node 7)
Accepted packet rate average = 0.023052
	minimum = 0 (at node 0)
	maximum = 0.0530055 (at node 7)
Injected flit rate average = 0.0461749
	minimum = 0 (at node 0)
	maximum = 0.0877049 (at node 7)
Accepted flit rate average= 0.0461749
	minimum = 0 (at node 0)
	maximum = 0.12623 (at node 7)
Injected packet length average = 2.00307
Accepted packet length average = 2.00307
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 40934 (inst/sec)
gpgpu_simulation_rate = 1210 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15740)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15740)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15740)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15740)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15740)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15740)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15740)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15740)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(5,0,0) tid=(386,0,0)
GPGPU-Sim uArch: cycles simulated: 16240  inst.: 627018 (ipc=189.7) sim_rate=44787 (inst/sec) elapsed = 0:0:00:14 / Sat Apr 14 11:26:32 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (757,15740), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (763,15740), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (775,15740), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (838,15740), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (871,15740), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (874,15740), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (886,15740), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (901,15740), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z7Kernel2PbS_S_S_i' finished on shader 3.
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 902
gpu_sim_insn = 96588
gpu_ipc =     107.0820
gpu_tot_sim_cycle = 16642
gpu_tot_sim_insn = 628742
gpu_tot_ipc =      37.7804
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=41916
RFC_cache:
	RFC_total_cache_accesses = 28980
	RFC_total_cache_misses = 8351
	RFC_total_cache_miss_rate = 0.2882
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17087
	L1I_total_cache_misses = 910
	L1I_total_cache_miss_rate = 0.0533
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 323
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 231
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 291
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 213
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 292
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 179
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 253
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 242
	L1D_total_cache_accesses = 4863
	L1D_total_cache_misses = 2141
	L1D_total_cache_miss_rate = 0.4403
	L1D_total_cache_pending_hits = 662
	L1D_total_cache_reservation_fails = 2024
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 4608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4128
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16177
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 910
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1030016
gpgpu_n_tot_w_icount = 32188
gpgpu_n_stall_shd_mem = 4183
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 27126
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 147456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2303
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8073	W0_Idle:61283	W0_Scoreboard:68858	W1:10273	W2:1109	W3:574	W4:168	W5:72	W6:24	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5128 {8:641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 520 {8:65,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87176 {136:641,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 8840 {136:65,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 170 
max_icnt2mem_latency = 195 
max_icnt2sh_latency = 16641 
mrq_lat_table:466 	16 	16 	19 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1939 	349 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1727 	116 	97 	327 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	565 	89 	2 	0 	0 	0 	0 	1 	8 	62 	1311 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854         0       860         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 33.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 528/53 = 9.962264
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        21        17         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        22        18         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        20        17         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        19        18         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        18        18         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 378
min_bank_accesses = 0!
chip skew: 70/52 = 1.35
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        15        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 150
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        863       999    none      none      none      none      none      none      none      none         263       264       260       260       264       263
dram[1]:        776       952    none      none      none      none      none      none      none      none         267       299       263       264       269       262
dram[2]:        818       900    none      none      none      none      none      none      none      none         264       263       279    none         265    none  
dram[3]:        827       963    none      none      none      none      none      none      none      none         272       266       262       263       274       266
dram[4]:       1956       935    none      none      none      none      none      none      none      none         263       286       266       275       275       261
dram[5]:        998       863    none      none      none      none      none      none      none      none         262       265       263       274       268       263
maximum mf latency per bank:
dram[0]:        319       277         0         0         0         0         0         0         0         0       271       268       267       267       273       267
dram[1]:        310       271         0         0         0         0         0         0         0         0       276       268       268       279       289       267
dram[2]:        369       292         0         0         0         0         0         0         0         0       268       269       279         0       279         0
dram[3]:        270       313         0         0         0         0         0         0         0         0       286       272       268       268       285       273
dram[4]:        325       277         0         0         0         0         0         0         0         0       274       272       271       275       277       269
dram[5]:        307       268         0         0         0         0         0         0         0         0       268       274       268       274       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21789 n_act=11 n_pre=3 n_req=93 n_rd=134 n_write=26 bw_util=0.01457
n_activity=1416 dram_eff=0.226
bk0: 46a 21631i bk1: 36a 21702i bk2: 0a 21960i bk3: 0a 21962i bk4: 0a 21962i bk5: 0a 21964i bk6: 0a 21964i bk7: 0a 21964i bk8: 0a 21965i bk9: 0a 21965i bk10: 10a 21930i bk11: 6a 21940i bk12: 10a 21930i bk13: 12a 21924i bk14: 8a 21930i bk15: 6a 21938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00714839
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21795 n_act=10 n_pre=2 n_req=91 n_rd=130 n_write=26 bw_util=0.01421
n_activity=1269 dram_eff=0.2459
bk0: 42a 21604i bk1: 34a 21746i bk2: 0a 21957i bk3: 0a 21961i bk4: 0a 21961i bk5: 0a 21961i bk6: 0a 21963i bk7: 0a 21964i bk8: 0a 21964i bk9: 0a 21967i bk10: 10a 21932i bk11: 8a 21934i bk12: 8a 21934i bk13: 8a 21924i bk14: 16a 21890i bk15: 4a 21944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.013113
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21812 n_act=8 n_pre=2 n_req=83 n_rd=116 n_write=25 bw_util=0.01284
n_activity=1189 dram_eff=0.2372
bk0: 44a 21643i bk1: 36a 21737i bk2: 0a 21958i bk3: 0a 21961i bk4: 0a 21962i bk5: 0a 21963i bk6: 0a 21964i bk7: 0a 21965i bk8: 0a 21965i bk9: 0a 21966i bk10: 6a 21941i bk11: 16a 21914i bk12: 2a 21946i bk13: 0a 21962i bk14: 12a 21927i bk15: 0a 21962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00714839
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21800 n_act=8 n_pre=0 n_req=89 n_rd=132 n_write=23 bw_util=0.01411
n_activity=1181 dram_eff=0.2625
bk0: 40a 21733i bk1: 34a 21764i bk2: 0a 21961i bk3: 0a 21961i bk4: 0a 21962i bk5: 0a 21962i bk6: 0a 21964i bk7: 0a 21965i bk8: 0a 21966i bk9: 0a 21966i bk10: 6a 21938i bk11: 18a 21909i bk12: 8a 21936i bk13: 6a 21936i bk14: 10a 21923i bk15: 10a 21909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00254974
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21787 n_act=8 n_pre=0 n_req=98 n_rd=140 n_write=28 bw_util=0.0153
n_activity=1281 dram_eff=0.2623
bk0: 38a 21707i bk1: 36a 21726i bk2: 0a 21960i bk3: 0a 21962i bk4: 0a 21963i bk5: 0a 21963i bk6: 0a 21964i bk7: 0a 21964i bk8: 0a 21965i bk9: 0a 21965i bk10: 20a 21906i bk11: 14a 21903i bk12: 8a 21934i bk13: 2a 21937i bk14: 4a 21934i bk15: 18a 21911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00455311
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21829 n_act=8 n_pre=0 n_req=74 n_rd=104 n_write=22 bw_util=0.01147
n_activity=1026 dram_eff=0.2456
bk0: 36a 21754i bk1: 36a 21744i bk2: 0a 21961i bk3: 0a 21963i bk4: 0a 21963i bk5: 0a 21963i bk6: 0a 21963i bk7: 0a 21964i bk8: 0a 21964i bk9: 0a 21965i bk10: 8a 21936i bk11: 10a 21928i bk12: 6a 21937i bk13: 2a 21941i bk14: 2a 21944i bk15: 4a 21942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000227656

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209, Miss = 37, Miss_rate = 0.177, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 201, Miss = 30, Miss_rate = 0.149, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 195, Miss = 38, Miss_rate = 0.195, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 32, Miss_rate = 0.155, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 166, Miss = 26, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 169, Miss = 32, Miss_rate = 0.189, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 369, Miss = 35, Miss_rate = 0.095, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 189, Miss = 35, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 170, Miss = 26, Miss_rate = 0.153, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2353
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.1606
L2_total_cache_pending_hits = 34
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5207
icnt_total_pkts_simt_to_mem=3985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.3879
	minimum = 6
	maximum = 130
Network latency average = 16.0431
	minimum = 6
	maximum = 95
Slowest packet = 3765
Flit latency average = 17.8309
	minimum = 6
	maximum = 94
Slowest flit = 8166
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0428677
	minimum = 0 (at node 4)
	maximum = 0.172949 (at node 23)
Accepted packet rate average = 0.0428677
	minimum = 0 (at node 4)
	maximum = 0.172949 (at node 23)
Injected flit rate average = 0.0684898
	minimum = 0 (at node 4)
	maximum = 0.190687 (at node 23)
Accepted flit rate average= 0.0684898
	minimum = 0 (at node 4)
	maximum = 0.341463 (at node 23)
Injected packet length average = 1.5977
Accepted packet length average = 1.5977
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 41916 (inst/sec)
gpgpu_simulation_rate = 1109 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 16642
gpu_tot_sim_insn = 628742
gpu_tot_ipc =      37.7804
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=41916
RFC_cache:
	RFC_total_cache_accesses = 28980
	RFC_total_cache_misses = 8351
	RFC_total_cache_miss_rate = 0.2882
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17087
	L1I_total_cache_misses = 910
	L1I_total_cache_miss_rate = 0.0533
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 323
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 231
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 291
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 213
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 292
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 179
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 253
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 242
	L1D_total_cache_accesses = 4863
	L1D_total_cache_misses = 2141
	L1D_total_cache_miss_rate = 0.4403
	L1D_total_cache_pending_hits = 662
	L1D_total_cache_reservation_fails = 2024
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 4608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4128
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16177
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 910
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1030016
gpgpu_n_tot_w_icount = 32188
gpgpu_n_stall_shd_mem = 4183
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 27126
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 147456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2303
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8073	W0_Idle:61283	W0_Scoreboard:68858	W1:10273	W2:1109	W3:574	W4:168	W5:72	W6:24	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5128 {8:641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 520 {8:65,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87176 {136:641,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 8840 {136:65,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 181 
max_icnt2mem_latency = 195 
max_icnt2sh_latency = 16641 
mrq_lat_table:466 	16 	16 	19 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1939 	349 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1727 	116 	97 	327 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	565 	89 	2 	0 	0 	0 	0 	1 	8 	62 	1311 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854         0       860         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 33.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 528/53 = 9.962264
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        21        17         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        22        18         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        20        17         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        19        18         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        18        18         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 378
min_bank_accesses = 0!
chip skew: 70/52 = 1.35
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        15        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 150
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        863       999    none      none      none      none      none      none      none      none         263       264       260       260       264       263
dram[1]:        776       952    none      none      none      none      none      none      none      none         267       299       263       264       269       262
dram[2]:        818       900    none      none      none      none      none      none      none      none         264       263       279    none         265    none  
dram[3]:        827       963    none      none      none      none      none      none      none      none         272       266       262       263       274       266
dram[4]:       1956       935    none      none      none      none      none      none      none      none         263       286       266       275       275       261
dram[5]:        998       863    none      none      none      none      none      none      none      none         262       265       263       274       268       263
maximum mf latency per bank:
dram[0]:        319       277         0         0         0         0         0         0         0         0       271       268       267       267       273       267
dram[1]:        310       271         0         0         0         0         0         0         0         0       276       268       268       279       289       267
dram[2]:        369       292         0         0         0         0         0         0         0         0       268       269       279         0       279         0
dram[3]:        270       313         0         0         0         0         0         0         0         0       286       272       268       268       285       273
dram[4]:        325       277         0         0         0         0         0         0         0         0       274       272       271       275       277       269
dram[5]:        307       268         0         0         0         0         0         0         0         0       268       274       268       274       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21789 n_act=11 n_pre=3 n_req=93 n_rd=134 n_write=26 bw_util=0.01457
n_activity=1416 dram_eff=0.226
bk0: 46a 21631i bk1: 36a 21702i bk2: 0a 21960i bk3: 0a 21962i bk4: 0a 21962i bk5: 0a 21964i bk6: 0a 21964i bk7: 0a 21964i bk8: 0a 21965i bk9: 0a 21965i bk10: 10a 21930i bk11: 6a 21940i bk12: 10a 21930i bk13: 12a 21924i bk14: 8a 21930i bk15: 6a 21938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00714839
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21795 n_act=10 n_pre=2 n_req=91 n_rd=130 n_write=26 bw_util=0.01421
n_activity=1269 dram_eff=0.2459
bk0: 42a 21604i bk1: 34a 21746i bk2: 0a 21957i bk3: 0a 21961i bk4: 0a 21961i bk5: 0a 21961i bk6: 0a 21963i bk7: 0a 21964i bk8: 0a 21964i bk9: 0a 21967i bk10: 10a 21932i bk11: 8a 21934i bk12: 8a 21934i bk13: 8a 21924i bk14: 16a 21890i bk15: 4a 21944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.013113
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21812 n_act=8 n_pre=2 n_req=83 n_rd=116 n_write=25 bw_util=0.01284
n_activity=1189 dram_eff=0.2372
bk0: 44a 21643i bk1: 36a 21737i bk2: 0a 21958i bk3: 0a 21961i bk4: 0a 21962i bk5: 0a 21963i bk6: 0a 21964i bk7: 0a 21965i bk8: 0a 21965i bk9: 0a 21966i bk10: 6a 21941i bk11: 16a 21914i bk12: 2a 21946i bk13: 0a 21962i bk14: 12a 21927i bk15: 0a 21962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00714839
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21800 n_act=8 n_pre=0 n_req=89 n_rd=132 n_write=23 bw_util=0.01411
n_activity=1181 dram_eff=0.2625
bk0: 40a 21733i bk1: 34a 21764i bk2: 0a 21961i bk3: 0a 21961i bk4: 0a 21962i bk5: 0a 21962i bk6: 0a 21964i bk7: 0a 21965i bk8: 0a 21966i bk9: 0a 21966i bk10: 6a 21938i bk11: 18a 21909i bk12: 8a 21936i bk13: 6a 21936i bk14: 10a 21923i bk15: 10a 21909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00254974
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21787 n_act=8 n_pre=0 n_req=98 n_rd=140 n_write=28 bw_util=0.0153
n_activity=1281 dram_eff=0.2623
bk0: 38a 21707i bk1: 36a 21726i bk2: 0a 21960i bk3: 0a 21962i bk4: 0a 21963i bk5: 0a 21963i bk6: 0a 21964i bk7: 0a 21964i bk8: 0a 21965i bk9: 0a 21965i bk10: 20a 21906i bk11: 14a 21903i bk12: 8a 21934i bk13: 2a 21937i bk14: 4a 21934i bk15: 18a 21911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00455311
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21829 n_act=8 n_pre=0 n_req=74 n_rd=104 n_write=22 bw_util=0.01147
n_activity=1026 dram_eff=0.2456
bk0: 36a 21754i bk1: 36a 21744i bk2: 0a 21961i bk3: 0a 21963i bk4: 0a 21963i bk5: 0a 21963i bk6: 0a 21963i bk7: 0a 21964i bk8: 0a 21964i bk9: 0a 21965i bk10: 8a 21936i bk11: 10a 21928i bk12: 6a 21937i bk13: 2a 21941i bk14: 2a 21944i bk15: 4a 21942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000227656

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209, Miss = 37, Miss_rate = 0.177, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 201, Miss = 30, Miss_rate = 0.149, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 195, Miss = 38, Miss_rate = 0.195, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 32, Miss_rate = 0.155, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 166, Miss = 26, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 169, Miss = 32, Miss_rate = 0.189, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 369, Miss = 35, Miss_rate = 0.095, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 189, Miss = 35, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 170, Miss = 26, Miss_rate = 0.153, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2353
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.1606
L2_total_cache_pending_hits = 34
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5207
icnt_total_pkts_simt_to_mem=3985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 16642
gpu_tot_sim_insn = 628742
gpu_tot_ipc =      37.7804
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=41916
RFC_cache:
	RFC_total_cache_accesses = 28980
	RFC_total_cache_misses = 8351
	RFC_total_cache_miss_rate = 0.2882
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17087
	L1I_total_cache_misses = 910
	L1I_total_cache_miss_rate = 0.0533
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 323
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 231
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 291
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 213
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 292
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 179
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 253
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 242
	L1D_total_cache_accesses = 4863
	L1D_total_cache_misses = 2141
	L1D_total_cache_miss_rate = 0.4403
	L1D_total_cache_pending_hits = 662
	L1D_total_cache_reservation_fails = 2024
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 4608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4128
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16177
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 910
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1030016
gpgpu_n_tot_w_icount = 32188
gpgpu_n_stall_shd_mem = 4183
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 27126
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 147456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2303
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8073	W0_Idle:61283	W0_Scoreboard:68858	W1:10273	W2:1109	W3:574	W4:168	W5:72	W6:24	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5128 {8:641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 520 {8:65,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87176 {136:641,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 8840 {136:65,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 181 
max_icnt2mem_latency = 195 
max_icnt2sh_latency = 16641 
mrq_lat_table:466 	16 	16 	19 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1939 	349 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1727 	116 	97 	327 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	565 	89 	2 	0 	0 	0 	0 	1 	8 	62 	1311 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854         0       860         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 33.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 528/53 = 9.962264
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        21        17         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        22        18         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        20        17         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        19        18         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        18        18         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 378
min_bank_accesses = 0!
chip skew: 70/52 = 1.35
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        15        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 150
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        863       999    none      none      none      none      none      none      none      none         263       264       260       260       264       263
dram[1]:        776       952    none      none      none      none      none      none      none      none         267       299       263       264       269       262
dram[2]:        818       900    none      none      none      none      none      none      none      none         264       263       279    none         265    none  
dram[3]:        827       963    none      none      none      none      none      none      none      none         272       266       262       263       274       266
dram[4]:       1956       935    none      none      none      none      none      none      none      none         263       286       266       275       275       261
dram[5]:        998       863    none      none      none      none      none      none      none      none         262       265       263       274       268       263
maximum mf latency per bank:
dram[0]:        319       277         0         0         0         0         0         0         0         0       271       268       267       267       273       267
dram[1]:        310       271         0         0         0         0         0         0         0         0       276       268       268       279       289       267
dram[2]:        369       292         0         0         0         0         0         0         0         0       268       269       279         0       279         0
dram[3]:        270       313         0         0         0         0         0         0         0         0       286       272       268       268       285       273
dram[4]:        325       277         0         0         0         0         0         0         0         0       274       272       271       275       277       269
dram[5]:        307       268         0         0         0         0         0         0         0         0       268       274       268       274       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21789 n_act=11 n_pre=3 n_req=93 n_rd=134 n_write=26 bw_util=0.01457
n_activity=1416 dram_eff=0.226
bk0: 46a 21631i bk1: 36a 21702i bk2: 0a 21960i bk3: 0a 21962i bk4: 0a 21962i bk5: 0a 21964i bk6: 0a 21964i bk7: 0a 21964i bk8: 0a 21965i bk9: 0a 21965i bk10: 10a 21930i bk11: 6a 21940i bk12: 10a 21930i bk13: 12a 21924i bk14: 8a 21930i bk15: 6a 21938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00714839
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21795 n_act=10 n_pre=2 n_req=91 n_rd=130 n_write=26 bw_util=0.01421
n_activity=1269 dram_eff=0.2459
bk0: 42a 21604i bk1: 34a 21746i bk2: 0a 21957i bk3: 0a 21961i bk4: 0a 21961i bk5: 0a 21961i bk6: 0a 21963i bk7: 0a 21964i bk8: 0a 21964i bk9: 0a 21967i bk10: 10a 21932i bk11: 8a 21934i bk12: 8a 21934i bk13: 8a 21924i bk14: 16a 21890i bk15: 4a 21944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.013113
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21812 n_act=8 n_pre=2 n_req=83 n_rd=116 n_write=25 bw_util=0.01284
n_activity=1189 dram_eff=0.2372
bk0: 44a 21643i bk1: 36a 21737i bk2: 0a 21958i bk3: 0a 21961i bk4: 0a 21962i bk5: 0a 21963i bk6: 0a 21964i bk7: 0a 21965i bk8: 0a 21965i bk9: 0a 21966i bk10: 6a 21941i bk11: 16a 21914i bk12: 2a 21946i bk13: 0a 21962i bk14: 12a 21927i bk15: 0a 21962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00714839
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21800 n_act=8 n_pre=0 n_req=89 n_rd=132 n_write=23 bw_util=0.01411
n_activity=1181 dram_eff=0.2625
bk0: 40a 21733i bk1: 34a 21764i bk2: 0a 21961i bk3: 0a 21961i bk4: 0a 21962i bk5: 0a 21962i bk6: 0a 21964i bk7: 0a 21965i bk8: 0a 21966i bk9: 0a 21966i bk10: 6a 21938i bk11: 18a 21909i bk12: 8a 21936i bk13: 6a 21936i bk14: 10a 21923i bk15: 10a 21909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00254974
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21787 n_act=8 n_pre=0 n_req=98 n_rd=140 n_write=28 bw_util=0.0153
n_activity=1281 dram_eff=0.2623
bk0: 38a 21707i bk1: 36a 21726i bk2: 0a 21960i bk3: 0a 21962i bk4: 0a 21963i bk5: 0a 21963i bk6: 0a 21964i bk7: 0a 21964i bk8: 0a 21965i bk9: 0a 21965i bk10: 20a 21906i bk11: 14a 21903i bk12: 8a 21934i bk13: 2a 21937i bk14: 4a 21934i bk15: 18a 21911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00455311
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21963 n_nop=21829 n_act=8 n_pre=0 n_req=74 n_rd=104 n_write=22 bw_util=0.01147
n_activity=1026 dram_eff=0.2456
bk0: 36a 21754i bk1: 36a 21744i bk2: 0a 21961i bk3: 0a 21963i bk4: 0a 21963i bk5: 0a 21963i bk6: 0a 21963i bk7: 0a 21964i bk8: 0a 21964i bk9: 0a 21965i bk10: 8a 21936i bk11: 10a 21928i bk12: 6a 21937i bk13: 2a 21941i bk14: 2a 21944i bk15: 4a 21942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000227656

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209, Miss = 37, Miss_rate = 0.177, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 201, Miss = 30, Miss_rate = 0.149, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 195, Miss = 38, Miss_rate = 0.195, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 32, Miss_rate = 0.155, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 166, Miss = 26, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 169, Miss = 32, Miss_rate = 0.189, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 369, Miss = 35, Miss_rate = 0.095, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 189, Miss = 35, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 170, Miss = 26, Miss_rate = 0.153, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2353
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.1606
L2_total_cache_pending_hits = 34
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5207
icnt_total_pkts_simt_to_mem=3985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16642)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16642)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16642)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16642)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16642)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16642)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16642)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16642)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(6,0,0) tid=(386,0,0)
GPGPU-Sim uArch: cycles simulated: 17142  inst.: 733303 (ipc=209.1) sim_rate=45831 (inst/sec) elapsed = 0:0:00:16 / Sat Apr 14 11:26:34 2018
GPGPU-Sim uArch: cycles simulated: 17642  inst.: 739642 (ipc=110.9) sim_rate=43508 (inst/sec) elapsed = 0:0:00:17 / Sat Apr 14 11:26:35 2018
GPGPU-Sim uArch: cycles simulated: 18142  inst.: 746581 (ipc=78.6) sim_rate=41476 (inst/sec) elapsed = 0:0:00:18 / Sat Apr 14 11:26:36 2018
GPGPU-Sim uArch: cycles simulated: 18642  inst.: 757222 (ipc=64.2) sim_rate=39853 (inst/sec) elapsed = 0:0:00:19 / Sat Apr 14 11:26:37 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(1,0,0) tid=(128,0,0)
GPGPU-Sim uArch: cycles simulated: 19142  inst.: 768483 (ipc=55.9) sim_rate=36594 (inst/sec) elapsed = 0:0:00:21 / Sat Apr 14 11:26:39 2018
GPGPU-Sim uArch: cycles simulated: 19642  inst.: 778660 (ipc=50.0) sim_rate=35393 (inst/sec) elapsed = 0:0:00:22 / Sat Apr 14 11:26:40 2018
GPGPU-Sim uArch: cycles simulated: 20142  inst.: 785744 (ipc=44.9) sim_rate=32739 (inst/sec) elapsed = 0:0:00:24 / Sat Apr 14 11:26:42 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3988,16642), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 20642  inst.: 789792 (ipc=40.3) sim_rate=31591 (inst/sec) elapsed = 0:0:00:25 / Sat Apr 14 11:26:43 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4026,16642), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4099,16642), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4386,16642), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 21142  inst.: 791407 (ipc=36.1) sim_rate=30438 (inst/sec) elapsed = 0:0:00:26 / Sat Apr 14 11:26:44 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4565,16642), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4573,16642), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 21642  inst.: 792018 (ipc=32.7) sim_rate=29334 (inst/sec) elapsed = 0:0:00:27 / Sat Apr 14 11:26:45 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5093,16642), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5444,16642), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 11.
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 5445
gpu_sim_insn = 163369
gpu_ipc =      30.0035
gpu_tot_sim_cycle = 22087
gpu_tot_sim_insn = 792111
gpu_tot_ipc =      35.8632
gpu_tot_issued_cta = 56
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 2506
gpu_total_sim_rate=29337
RFC_cache:
	RFC_total_cache_accesses = 62701
	RFC_total_cache_misses = 20536
	RFC_total_cache_miss_rate = 0.3275
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32908
	L1I_total_cache_misses = 958
	L1I_total_cache_miss_rate = 0.0291
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 323
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 231
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 291
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 213
	L1D_cache_core[4]: Access = 2018, Miss = 722, Miss_rate = 0.358, Pending_hits = 101, Reservation_fails = 91
	L1D_cache_core[5]: Access = 2174, Miss = 865, Miss_rate = 0.398, Pending_hits = 117, Reservation_fails = 381
	L1D_cache_core[6]: Access = 2014, Miss = 724, Miss_rate = 0.359, Pending_hits = 97, Reservation_fails = 28
	L1D_cache_core[7]: Access = 2165, Miss = 809, Miss_rate = 0.374, Pending_hits = 111, Reservation_fails = 319
	L1D_cache_core[8]: Access = 1739, Miss = 633, Miss_rate = 0.364, Pending_hits = 105, Reservation_fails = 178
	L1D_cache_core[9]: Access = 2201, Miss = 832, Miss_rate = 0.378, Pending_hits = 120, Reservation_fails = 416
	L1D_cache_core[10]: Access = 1820, Miss = 635, Miss_rate = 0.349, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2006, Miss = 842, Miss_rate = 0.420, Pending_hits = 132, Reservation_fails = 540
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 179
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 253
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 242
	L1D_total_cache_accesses = 17529
	L1D_total_cache_misses = 6869
	L1D_total_cache_miss_rate = 0.3919
	L1D_total_cache_pending_hits = 1172
	L1D_total_cache_reservation_fails = 3685
	L1D_cache_data_port_util = 0.078
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 5504
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0872
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1138
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5024
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 29
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2547
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 31950
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 958
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1973824
gpgpu_n_tot_w_icount = 61682
gpgpu_n_stall_shd_mem = 10903
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1836
gpgpu_n_mem_write_global = 5384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 43049
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 176128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9023
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11089	W0_Idle:67408	W0_Scoreboard:102601	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:281	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23552
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14688 {8:1836,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215744 {40:5378,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 544 {8:68,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 249696 {136:1836,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43072 {8:5384,}
traffic_breakdown_memtocore[INST_ACC_R] = 9248 {136:68,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 412 
averagemflatency = 178 
max_icnt2mem_latency = 195 
max_icnt2sh_latency = 22086 
mrq_lat_table:783 	56 	54 	52 	28 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6424 	811 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3776 	1364 	1482 	595 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1020 	549 	264 	18 	0 	0 	0 	1 	8 	62 	1311 	4002 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 987/55 = 17.945454
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        22        18         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        22        18         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        20        18         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        19        18         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        18        18         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/132 = 1.10
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       2290      3057    none      none      none      none      none      none      none      none         380       353       344       379       385       374
dram[1]:       2226      3012    none      none      none      none      none      none      none      none         442       368       420       329       358       357
dram[2]:       2223      2653    none      none      none      none      none      none      none      none         334       389       374       397       364       448
dram[3]:       2650      2593    none      none      none      none      none      none      none      none         326       410       332       357       381       384
dram[4]:       3903      2685    none      none      none      none      none      none      none      none         349       397       379       351       417       357
dram[5]:       3363      2680    none      none      none      none      none      none      none      none         398       403       380       340       398       410
maximum mf latency per bank:
dram[0]:        319       277         0         0         0         0         0         0         0         0       337       311       297       339       349       320
dram[1]:        310       283         0         0         0         0         0         0         0         0       312       312       370       302       387       345
dram[2]:        369       292         0         0         0         0         0         0         0         0       338       298       353       370       355       405
dram[3]:        270       313         0         0         0         0         0         0         0         0       324       326       333       380       333       338
dram[4]:        325       277         0         0         0         0         0         0         0         0       314       330       312       299       341       324
dram[5]:        307       268         0         0         0         0         0         0         0         0       322       340       355       344       412       362

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29150 n_nop=28832 n_act=11 n_pre=3 n_req=165 n_rd=278 n_write=26 bw_util=0.02086
n_activity=2034 dram_eff=0.2989
bk0: 46a 28818i bk1: 36a 28889i bk2: 0a 29147i bk3: 0a 29149i bk4: 0a 29149i bk5: 0a 29151i bk6: 0a 29151i bk7: 0a 29151i bk8: 0a 29152i bk9: 0a 29152i bk10: 40a 29033i bk11: 34a 29012i bk12: 34a 29035i bk13: 30a 29064i bk14: 30a 29011i bk15: 28a 29003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0151973
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29150 n_nop=28836 n_act=10 n_pre=2 n_req=165 n_rd=274 n_write=28 bw_util=0.02072
n_activity=1846 dram_eff=0.3272
bk0: 44a 28776i bk1: 36a 28918i bk2: 0a 29144i bk3: 0a 29148i bk4: 0a 29148i bk5: 0a 29148i bk6: 0a 29150i bk7: 0a 29151i bk8: 0a 29151i bk9: 0a 29154i bk10: 34a 29050i bk11: 34a 28995i bk12: 36a 29048i bk13: 26a 29023i bk14: 38a 28963i bk15: 26a 28937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.024048
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29150 n_nop=28823 n_act=10 n_pre=2 n_req=170 n_rd=290 n_write=25 bw_util=0.02161
n_activity=1961 dram_eff=0.3213
bk0: 44a 28830i bk1: 36a 28924i bk2: 0a 29145i bk3: 0a 29148i bk4: 0a 29149i bk5: 0a 29150i bk6: 0a 29151i bk7: 0a 29152i bk8: 0a 29152i bk9: 0a 29153i bk10: 34a 29044i bk11: 40a 28989i bk12: 38a 29020i bk13: 30a 29033i bk14: 40a 28974i bk15: 28a 28930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.02247
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29150 n_nop=28827 n_act=8 n_pre=0 n_req=170 n_rd=290 n_write=25 bw_util=0.02161
n_activity=1908 dram_eff=0.3302
bk0: 40a 28920i bk1: 36a 28935i bk2: 0a 29148i bk3: 0a 29148i bk4: 0a 29149i bk5: 0a 29149i bk6: 0a 29151i bk7: 0a 29152i bk8: 0a 29153i bk9: 0a 29153i bk10: 36a 29037i bk11: 42a 28954i bk12: 40a 29042i bk13: 30a 29012i bk14: 32a 29045i bk15: 34a 29004i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0122127
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29150 n_nop=28850 n_act=8 n_pre=0 n_req=160 n_rd=264 n_write=28 bw_util=0.02003
n_activity=1879 dram_eff=0.3108
bk0: 38a 28894i bk1: 36a 28913i bk2: 0a 29147i bk3: 0a 29149i bk4: 0a 29150i bk5: 0a 29150i bk6: 0a 29151i bk7: 0a 29151i bk8: 0a 29152i bk9: 0a 29152i bk10: 36a 29058i bk11: 38a 29023i bk12: 24a 29087i bk13: 22a 29078i bk14: 30a 29026i bk15: 40a 29023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00576329
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29150 n_nop=28850 n_act=8 n_pre=0 n_req=157 n_rd=270 n_write=22 bw_util=0.02003
n_activity=1720 dram_eff=0.3395
bk0: 36a 28941i bk1: 36a 28931i bk2: 0a 29148i bk3: 0a 29150i bk4: 0a 29150i bk5: 0a 29150i bk6: 0a 29150i bk7: 0a 29151i bk8: 0a 29151i bk9: 0a 29152i bk10: 38a 29047i bk11: 38a 29021i bk12: 38a 29029i bk13: 36a 28979i bk14: 28a 28951i bk15: 20a 29008i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0154031

========= L2 cache stats =========
L2_cache_bank[0]: Access = 590, Miss = 75, Miss_rate = 0.127, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 643, Miss = 64, Miss_rate = 0.100, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 605, Miss = 76, Miss_rate = 0.126, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 612, Miss = 61, Miss_rate = 0.100, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 571, Miss = 78, Miss_rate = 0.137, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 560, Miss = 67, Miss_rate = 0.120, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 593, Miss = 74, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 529, Miss = 71, Miss_rate = 0.134, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 836, Miss = 64, Miss_rate = 0.077, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 573, Miss = 68, Miss_rate = 0.119, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 651, Miss = 70, Miss_rate = 0.108, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 540, Miss = 65, Miss_rate = 0.120, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7303
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1141
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=14949
icnt_total_pkts_simt_to_mem=12699
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.4789
	minimum = 6
	maximum = 98
Network latency average = 12.7694
	minimum = 6
	maximum = 89
Slowest packet = 6219
Flit latency average = 12.539
	minimum = 6
	maximum = 85
Slowest flit = 13125
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0673401
	minimum = 0 (at node 0)
	maximum = 0.142883 (at node 11)
Accepted packet rate average = 0.0673401
	minimum = 0 (at node 0)
	maximum = 0.142883 (at node 11)
Injected flit rate average = 0.125538
	minimum = 0 (at node 0)
	maximum = 0.24775 (at node 11)
Accepted flit rate average= 0.125538
	minimum = 0 (at node 0)
	maximum = 0.297153 (at node 11)
Injected packet length average = 1.86424
Accepted packet length average = 1.86424
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 29337 (inst/sec)
gpgpu_simulation_rate = 818 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22087)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22087)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22087)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22087)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22087)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22087)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22087)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22087)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 22587  inst.: 892612 (ipc=201.0) sim_rate=31879 (inst/sec) elapsed = 0:0:00:28 / Sat Apr 14 11:26:46 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (776,22087), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (779,22087), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (797,22087), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (830,22087), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (890,22087), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (893,22087), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (905,22087), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (908,22087), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 8 '_Z7Kernel2PbS_S_S_i' finished on shader 1.
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 909
gpu_sim_insn = 104400
gpu_ipc =     114.8515
gpu_tot_sim_cycle = 22996
gpu_tot_sim_insn = 896511
gpu_tot_ipc =      38.9855
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 2506
gpu_total_sim_rate=30914
RFC_cache:
	RFC_total_cache_accesses = 66413
	RFC_total_cache_misses = 21302
	RFC_total_cache_miss_rate = 0.3208
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34956
	L1I_total_cache_misses = 990
	L1I_total_cache_miss_rate = 0.0283
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 533
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 572
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 474
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 537
	L1D_cache_core[4]: Access = 2098, Miss = 782, Miss_rate = 0.373, Pending_hits = 113, Reservation_fails = 299
	L1D_cache_core[5]: Access = 2174, Miss = 865, Miss_rate = 0.398, Pending_hits = 117, Reservation_fails = 381
	L1D_cache_core[6]: Access = 2014, Miss = 724, Miss_rate = 0.359, Pending_hits = 97, Reservation_fails = 28
	L1D_cache_core[7]: Access = 2165, Miss = 809, Miss_rate = 0.374, Pending_hits = 111, Reservation_fails = 319
	L1D_cache_core[8]: Access = 1739, Miss = 633, Miss_rate = 0.364, Pending_hits = 105, Reservation_fails = 178
	L1D_cache_core[9]: Access = 2201, Miss = 832, Miss_rate = 0.378, Pending_hits = 120, Reservation_fails = 416
	L1D_cache_core[10]: Access = 1820, Miss = 635, Miss_rate = 0.349, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2006, Miss = 842, Miss_rate = 0.420, Pending_hits = 132, Reservation_fails = 540
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 512
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 424
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 488
	L1D_total_cache_accesses = 18169
	L1D_total_cache_misses = 7372
	L1D_total_cache_miss_rate = 0.4057
	L1D_total_cache_pending_hits = 1268
	L1D_total_cache_reservation_fails = 5701
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 6144
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1138
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5664
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 29
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4563
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33966
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 2104896
gpgpu_n_tot_w_icount = 65778
gpgpu_n_stall_shd_mem = 12919
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1868
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 47145
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11039
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13933	W0_Idle:72450	W0_Scoreboard:104205	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:289	W7:48	W8:80	W9:128	W10:136	W11:112	W12:168	W13:136	W14:112	W15:48	W16:16	W17:24	W18:8	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26624
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14944 {8:1868,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 254048 {136:1868,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 412 
averagemflatency = 178 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 22995 
mrq_lat_table:783 	56 	54 	52 	28 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6869 	910 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3847 	1391 	1531 	898 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1052 	549 	264 	18 	0 	0 	0 	1 	8 	62 	1311 	4514 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 987/55 = 17.945454
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        22        18         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        22        18         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        20        18         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        19        18         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        18        18         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/132 = 1.10
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       2495      3285    none      none      none      none      none      none      none      none         380       353       344       379       385       374
dram[1]:       2437      3265    none      none      none      none      none      none      none      none         442       368       420       329       358       357
dram[2]:       2395      2899    none      none      none      none      none      none      none      none         334       389       374       397       364       448
dram[3]:       2872      2867    none      none      none      none      none      none      none      none         326       410       332       357       381       384
dram[4]:       4962      2899    none      none      none      none      none      none      none      none         349       397       379       351       417       357
dram[5]:       3649      2931    none      none      none      none      none      none      none      none         398       403       380       340       398       410
maximum mf latency per bank:
dram[0]:        331       277         0         0         0         0         0         0         0         0       337       311       297       339       349       320
dram[1]:        322       283         0         0         0         0         0         0         0         0       312       312       370       302       387       345
dram[2]:        369       307         0         0         0         0         0         0         0         0       338       298       353       370       355       405
dram[3]:        270       322         0         0         0         0         0         0         0         0       324       326       333       380       333       338
dram[4]:        340       277         0         0         0         0         0         0         0         0       314       330       312       299       341       324
dram[5]:        313       268         0         0         0         0         0         0         0         0       322       340       355       344       412       362

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30349 n_nop=30031 n_act=11 n_pre=3 n_req=165 n_rd=278 n_write=26 bw_util=0.02003
n_activity=2034 dram_eff=0.2989
bk0: 46a 30017i bk1: 36a 30088i bk2: 0a 30346i bk3: 0a 30348i bk4: 0a 30348i bk5: 0a 30350i bk6: 0a 30350i bk7: 0a 30350i bk8: 0a 30351i bk9: 0a 30351i bk10: 40a 30232i bk11: 34a 30211i bk12: 34a 30234i bk13: 30a 30263i bk14: 30a 30210i bk15: 28a 30202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0145969
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30349 n_nop=30035 n_act=10 n_pre=2 n_req=165 n_rd=274 n_write=28 bw_util=0.0199
n_activity=1846 dram_eff=0.3272
bk0: 44a 29975i bk1: 36a 30117i bk2: 0a 30343i bk3: 0a 30347i bk4: 0a 30347i bk5: 0a 30347i bk6: 0a 30349i bk7: 0a 30350i bk8: 0a 30350i bk9: 0a 30353i bk10: 34a 30249i bk11: 34a 30194i bk12: 36a 30247i bk13: 26a 30222i bk14: 38a 30162i bk15: 26a 30136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.023098
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30349 n_nop=30022 n_act=10 n_pre=2 n_req=170 n_rd=290 n_write=25 bw_util=0.02076
n_activity=1961 dram_eff=0.3213
bk0: 44a 30029i bk1: 36a 30123i bk2: 0a 30344i bk3: 0a 30347i bk4: 0a 30348i bk5: 0a 30349i bk6: 0a 30350i bk7: 0a 30351i bk8: 0a 30351i bk9: 0a 30352i bk10: 34a 30243i bk11: 40a 30188i bk12: 38a 30219i bk13: 30a 30232i bk14: 40a 30173i bk15: 28a 30129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0215823
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30349 n_nop=30026 n_act=8 n_pre=0 n_req=170 n_rd=290 n_write=25 bw_util=0.02076
n_activity=1908 dram_eff=0.3302
bk0: 40a 30119i bk1: 36a 30134i bk2: 0a 30347i bk3: 0a 30347i bk4: 0a 30348i bk5: 0a 30348i bk6: 0a 30350i bk7: 0a 30351i bk8: 0a 30352i bk9: 0a 30352i bk10: 36a 30236i bk11: 42a 30153i bk12: 40a 30241i bk13: 30a 30211i bk14: 32a 30244i bk15: 34a 30203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0117302
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30349 n_nop=30049 n_act=8 n_pre=0 n_req=160 n_rd=264 n_write=28 bw_util=0.01924
n_activity=1879 dram_eff=0.3108
bk0: 38a 30093i bk1: 36a 30112i bk2: 0a 30346i bk3: 0a 30348i bk4: 0a 30349i bk5: 0a 30349i bk6: 0a 30350i bk7: 0a 30350i bk8: 0a 30351i bk9: 0a 30351i bk10: 36a 30257i bk11: 38a 30222i bk12: 24a 30286i bk13: 22a 30277i bk14: 30a 30225i bk15: 40a 30222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0055356
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30349 n_nop=30049 n_act=8 n_pre=0 n_req=157 n_rd=270 n_write=22 bw_util=0.01924
n_activity=1720 dram_eff=0.3395
bk0: 36a 30140i bk1: 36a 30130i bk2: 0a 30347i bk3: 0a 30349i bk4: 0a 30349i bk5: 0a 30349i bk6: 0a 30349i bk7: 0a 30350i bk8: 0a 30350i bk9: 0a 30351i bk10: 38a 30246i bk11: 38a 30220i bk12: 38a 30228i bk13: 36a 30178i bk14: 28a 30150i bk15: 20a 30207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0147946

========= L2 cache stats =========
L2_cache_bank[0]: Access = 624, Miss = 75, Miss_rate = 0.120, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 679, Miss = 64, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 639, Miss = 76, Miss_rate = 0.119, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 648, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 607, Miss = 78, Miss_rate = 0.129, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 594, Miss = 67, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 627, Miss = 74, Miss_rate = 0.118, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 563, Miss = 71, Miss_rate = 0.126, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1000, Miss = 64, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 607, Miss = 68, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 687, Miss = 70, Miss_rate = 0.102, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 574, Miss = 65, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7849
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1061
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5742
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=15631
icnt_total_pkts_simt_to_mem=13757
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4075
	minimum = 6
	maximum = 157
Network latency average = 16.0201
	minimum = 6
	maximum = 98
Slowest packet = 14721
Flit latency average = 17.8356
	minimum = 6
	maximum = 97
Slowest flit = 28292
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0444933
	minimum = 0 (at node 5)
	maximum = 0.180418 (at node 23)
Accepted packet rate average = 0.0444933
	minimum = 0 (at node 5)
	maximum = 0.180418 (at node 23)
Injected flit rate average = 0.070896
	minimum = 0 (at node 5)
	maximum = 0.19802 (at node 23)
Accepted flit rate average= 0.070896
	minimum = 0 (at node 5)
	maximum = 0.356436 (at node 23)
Injected packet length average = 1.59341
Accepted packet length average = 1.59341
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 30914 (inst/sec)
gpgpu_simulation_rate = 792 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 22996
gpu_tot_sim_insn = 896511
gpu_tot_ipc =      38.9855
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 2506
gpu_total_sim_rate=30914
RFC_cache:
	RFC_total_cache_accesses = 66413
	RFC_total_cache_misses = 21302
	RFC_total_cache_miss_rate = 0.3208
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34956
	L1I_total_cache_misses = 990
	L1I_total_cache_miss_rate = 0.0283
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 533
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 572
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 474
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 537
	L1D_cache_core[4]: Access = 2098, Miss = 782, Miss_rate = 0.373, Pending_hits = 113, Reservation_fails = 299
	L1D_cache_core[5]: Access = 2174, Miss = 865, Miss_rate = 0.398, Pending_hits = 117, Reservation_fails = 381
	L1D_cache_core[6]: Access = 2014, Miss = 724, Miss_rate = 0.359, Pending_hits = 97, Reservation_fails = 28
	L1D_cache_core[7]: Access = 2165, Miss = 809, Miss_rate = 0.374, Pending_hits = 111, Reservation_fails = 319
	L1D_cache_core[8]: Access = 1739, Miss = 633, Miss_rate = 0.364, Pending_hits = 105, Reservation_fails = 178
	L1D_cache_core[9]: Access = 2201, Miss = 832, Miss_rate = 0.378, Pending_hits = 120, Reservation_fails = 416
	L1D_cache_core[10]: Access = 1820, Miss = 635, Miss_rate = 0.349, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2006, Miss = 842, Miss_rate = 0.420, Pending_hits = 132, Reservation_fails = 540
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 512
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 424
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 488
	L1D_total_cache_accesses = 18169
	L1D_total_cache_misses = 7372
	L1D_total_cache_miss_rate = 0.4057
	L1D_total_cache_pending_hits = 1268
	L1D_total_cache_reservation_fails = 5701
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 6144
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1138
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5664
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 29
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4563
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33966
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 2104896
gpgpu_n_tot_w_icount = 65778
gpgpu_n_stall_shd_mem = 12919
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1868
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 47145
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11039
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13933	W0_Idle:72450	W0_Scoreboard:104205	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:289	W7:48	W8:80	W9:128	W10:136	W11:112	W12:168	W13:136	W14:112	W15:48	W16:16	W17:24	W18:8	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26624
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14944 {8:1868,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 254048 {136:1868,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 412 
averagemflatency = 181 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 22995 
mrq_lat_table:783 	56 	54 	52 	28 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6869 	910 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3847 	1391 	1531 	898 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1052 	549 	264 	18 	0 	0 	0 	1 	8 	62 	1311 	4514 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 987/55 = 17.945454
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        22        18         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        22        18         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        20        18         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        19        18         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        18        18         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/132 = 1.10
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       2495      3285    none      none      none      none      none      none      none      none         380       353       344       379       385       374
dram[1]:       2437      3265    none      none      none      none      none      none      none      none         442       368       420       329       358       357
dram[2]:       2395      2899    none      none      none      none      none      none      none      none         334       389       374       397       364       448
dram[3]:       2872      2867    none      none      none      none      none      none      none      none         326       410       332       357       381       384
dram[4]:       4962      2899    none      none      none      none      none      none      none      none         349       397       379       351       417       357
dram[5]:       3649      2931    none      none      none      none      none      none      none      none         398       403       380       340       398       410
maximum mf latency per bank:
dram[0]:        331       277         0         0         0         0         0         0         0         0       337       311       297       339       349       320
dram[1]:        322       283         0         0         0         0         0         0         0         0       312       312       370       302       387       345
dram[2]:        369       307         0         0         0         0         0         0         0         0       338       298       353       370       355       405
dram[3]:        270       322         0         0         0         0         0         0         0         0       324       326       333       380       333       338
dram[4]:        340       277         0         0         0         0         0         0         0         0       314       330       312       299       341       324
dram[5]:        313       268         0         0         0         0         0         0         0         0       322       340       355       344       412       362

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30349 n_nop=30031 n_act=11 n_pre=3 n_req=165 n_rd=278 n_write=26 bw_util=0.02003
n_activity=2034 dram_eff=0.2989
bk0: 46a 30017i bk1: 36a 30088i bk2: 0a 30346i bk3: 0a 30348i bk4: 0a 30348i bk5: 0a 30350i bk6: 0a 30350i bk7: 0a 30350i bk8: 0a 30351i bk9: 0a 30351i bk10: 40a 30232i bk11: 34a 30211i bk12: 34a 30234i bk13: 30a 30263i bk14: 30a 30210i bk15: 28a 30202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0145969
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30349 n_nop=30035 n_act=10 n_pre=2 n_req=165 n_rd=274 n_write=28 bw_util=0.0199
n_activity=1846 dram_eff=0.3272
bk0: 44a 29975i bk1: 36a 30117i bk2: 0a 30343i bk3: 0a 30347i bk4: 0a 30347i bk5: 0a 30347i bk6: 0a 30349i bk7: 0a 30350i bk8: 0a 30350i bk9: 0a 30353i bk10: 34a 30249i bk11: 34a 30194i bk12: 36a 30247i bk13: 26a 30222i bk14: 38a 30162i bk15: 26a 30136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.023098
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30349 n_nop=30022 n_act=10 n_pre=2 n_req=170 n_rd=290 n_write=25 bw_util=0.02076
n_activity=1961 dram_eff=0.3213
bk0: 44a 30029i bk1: 36a 30123i bk2: 0a 30344i bk3: 0a 30347i bk4: 0a 30348i bk5: 0a 30349i bk6: 0a 30350i bk7: 0a 30351i bk8: 0a 30351i bk9: 0a 30352i bk10: 34a 30243i bk11: 40a 30188i bk12: 38a 30219i bk13: 30a 30232i bk14: 40a 30173i bk15: 28a 30129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0215823
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30349 n_nop=30026 n_act=8 n_pre=0 n_req=170 n_rd=290 n_write=25 bw_util=0.02076
n_activity=1908 dram_eff=0.3302
bk0: 40a 30119i bk1: 36a 30134i bk2: 0a 30347i bk3: 0a 30347i bk4: 0a 30348i bk5: 0a 30348i bk6: 0a 30350i bk7: 0a 30351i bk8: 0a 30352i bk9: 0a 30352i bk10: 36a 30236i bk11: 42a 30153i bk12: 40a 30241i bk13: 30a 30211i bk14: 32a 30244i bk15: 34a 30203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0117302
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30349 n_nop=30049 n_act=8 n_pre=0 n_req=160 n_rd=264 n_write=28 bw_util=0.01924
n_activity=1879 dram_eff=0.3108
bk0: 38a 30093i bk1: 36a 30112i bk2: 0a 30346i bk3: 0a 30348i bk4: 0a 30349i bk5: 0a 30349i bk6: 0a 30350i bk7: 0a 30350i bk8: 0a 30351i bk9: 0a 30351i bk10: 36a 30257i bk11: 38a 30222i bk12: 24a 30286i bk13: 22a 30277i bk14: 30a 30225i bk15: 40a 30222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0055356
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30349 n_nop=30049 n_act=8 n_pre=0 n_req=157 n_rd=270 n_write=22 bw_util=0.01924
n_activity=1720 dram_eff=0.3395
bk0: 36a 30140i bk1: 36a 30130i bk2: 0a 30347i bk3: 0a 30349i bk4: 0a 30349i bk5: 0a 30349i bk6: 0a 30349i bk7: 0a 30350i bk8: 0a 30350i bk9: 0a 30351i bk10: 38a 30246i bk11: 38a 30220i bk12: 38a 30228i bk13: 36a 30178i bk14: 28a 30150i bk15: 20a 30207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0147946

========= L2 cache stats =========
L2_cache_bank[0]: Access = 624, Miss = 75, Miss_rate = 0.120, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 679, Miss = 64, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 639, Miss = 76, Miss_rate = 0.119, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 648, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 607, Miss = 78, Miss_rate = 0.129, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 594, Miss = 67, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 627, Miss = 74, Miss_rate = 0.118, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 563, Miss = 71, Miss_rate = 0.126, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1000, Miss = 64, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 607, Miss = 68, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 687, Miss = 70, Miss_rate = 0.102, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 574, Miss = 65, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7849
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1061
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5742
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=15631
icnt_total_pkts_simt_to_mem=13757
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 22996
gpu_tot_sim_insn = 896511
gpu_tot_ipc =      38.9855
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 2506
gpu_total_sim_rate=30914
RFC_cache:
	RFC_total_cache_accesses = 66413
	RFC_total_cache_misses = 21302
	RFC_total_cache_miss_rate = 0.3208
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34956
	L1I_total_cache_misses = 990
	L1I_total_cache_miss_rate = 0.0283
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 533
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 572
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 474
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 537
	L1D_cache_core[4]: Access = 2098, Miss = 782, Miss_rate = 0.373, Pending_hits = 113, Reservation_fails = 299
	L1D_cache_core[5]: Access = 2174, Miss = 865, Miss_rate = 0.398, Pending_hits = 117, Reservation_fails = 381
	L1D_cache_core[6]: Access = 2014, Miss = 724, Miss_rate = 0.359, Pending_hits = 97, Reservation_fails = 28
	L1D_cache_core[7]: Access = 2165, Miss = 809, Miss_rate = 0.374, Pending_hits = 111, Reservation_fails = 319
	L1D_cache_core[8]: Access = 1739, Miss = 633, Miss_rate = 0.364, Pending_hits = 105, Reservation_fails = 178
	L1D_cache_core[9]: Access = 2201, Miss = 832, Miss_rate = 0.378, Pending_hits = 120, Reservation_fails = 416
	L1D_cache_core[10]: Access = 1820, Miss = 635, Miss_rate = 0.349, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2006, Miss = 842, Miss_rate = 0.420, Pending_hits = 132, Reservation_fails = 540
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 512
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 424
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 488
	L1D_total_cache_accesses = 18169
	L1D_total_cache_misses = 7372
	L1D_total_cache_miss_rate = 0.4057
	L1D_total_cache_pending_hits = 1268
	L1D_total_cache_reservation_fails = 5701
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 6144
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1239
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1138
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5664
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 29
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4563
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33966
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 2104896
gpgpu_n_tot_w_icount = 65778
gpgpu_n_stall_shd_mem = 12919
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1868
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 47145
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11039
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13933	W0_Idle:72450	W0_Scoreboard:104205	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:289	W7:48	W8:80	W9:128	W10:136	W11:112	W12:168	W13:136	W14:112	W15:48	W16:16	W17:24	W18:8	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26624
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14944 {8:1868,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 254048 {136:1868,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 412 
averagemflatency = 181 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 22995 
mrq_lat_table:783 	56 	54 	52 	28 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6869 	910 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3847 	1391 	1531 	898 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1052 	549 	264 	18 	0 	0 	0 	1 	8 	62 	1311 	4514 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 987/55 = 17.945454
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        22        18         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        22        18         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        20        18         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        19        18         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        18        18         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/132 = 1.10
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       2495      3285    none      none      none      none      none      none      none      none         380       353       344       379       385       374
dram[1]:       2437      3265    none      none      none      none      none      none      none      none         442       368       420       329       358       357
dram[2]:       2395      2899    none      none      none      none      none      none      none      none         334       389       374       397       364       448
dram[3]:       2872      2867    none      none      none      none      none      none      none      none         326       410       332       357       381       384
dram[4]:       4962      2899    none      none      none      none      none      none      none      none         349       397       379       351       417       357
dram[5]:       3649      2931    none      none      none      none      none      none      none      none         398       403       380       340       398       410
maximum mf latency per bank:
dram[0]:        331       277         0         0         0         0         0         0         0         0       337       311       297       339       349       320
dram[1]:        322       283         0         0         0         0         0         0         0         0       312       312       370       302       387       345
dram[2]:        369       307         0         0         0         0         0         0         0         0       338       298       353       370       355       405
dram[3]:        270       322         0         0         0         0         0         0         0         0       324       326       333       380       333       338
dram[4]:        340       277         0         0         0         0         0         0         0         0       314       330       312       299       341       324
dram[5]:        313       268         0         0         0         0         0         0         0         0       322       340       355       344       412       362

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30349 n_nop=30031 n_act=11 n_pre=3 n_req=165 n_rd=278 n_write=26 bw_util=0.02003
n_activity=2034 dram_eff=0.2989
bk0: 46a 30017i bk1: 36a 30088i bk2: 0a 30346i bk3: 0a 30348i bk4: 0a 30348i bk5: 0a 30350i bk6: 0a 30350i bk7: 0a 30350i bk8: 0a 30351i bk9: 0a 30351i bk10: 40a 30232i bk11: 34a 30211i bk12: 34a 30234i bk13: 30a 30263i bk14: 30a 30210i bk15: 28a 30202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0145969
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30349 n_nop=30035 n_act=10 n_pre=2 n_req=165 n_rd=274 n_write=28 bw_util=0.0199
n_activity=1846 dram_eff=0.3272
bk0: 44a 29975i bk1: 36a 30117i bk2: 0a 30343i bk3: 0a 30347i bk4: 0a 30347i bk5: 0a 30347i bk6: 0a 30349i bk7: 0a 30350i bk8: 0a 30350i bk9: 0a 30353i bk10: 34a 30249i bk11: 34a 30194i bk12: 36a 30247i bk13: 26a 30222i bk14: 38a 30162i bk15: 26a 30136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.023098
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30349 n_nop=30022 n_act=10 n_pre=2 n_req=170 n_rd=290 n_write=25 bw_util=0.02076
n_activity=1961 dram_eff=0.3213
bk0: 44a 30029i bk1: 36a 30123i bk2: 0a 30344i bk3: 0a 30347i bk4: 0a 30348i bk5: 0a 30349i bk6: 0a 30350i bk7: 0a 30351i bk8: 0a 30351i bk9: 0a 30352i bk10: 34a 30243i bk11: 40a 30188i bk12: 38a 30219i bk13: 30a 30232i bk14: 40a 30173i bk15: 28a 30129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0215823
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30349 n_nop=30026 n_act=8 n_pre=0 n_req=170 n_rd=290 n_write=25 bw_util=0.02076
n_activity=1908 dram_eff=0.3302
bk0: 40a 30119i bk1: 36a 30134i bk2: 0a 30347i bk3: 0a 30347i bk4: 0a 30348i bk5: 0a 30348i bk6: 0a 30350i bk7: 0a 30351i bk8: 0a 30352i bk9: 0a 30352i bk10: 36a 30236i bk11: 42a 30153i bk12: 40a 30241i bk13: 30a 30211i bk14: 32a 30244i bk15: 34a 30203i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0117302
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30349 n_nop=30049 n_act=8 n_pre=0 n_req=160 n_rd=264 n_write=28 bw_util=0.01924
n_activity=1879 dram_eff=0.3108
bk0: 38a 30093i bk1: 36a 30112i bk2: 0a 30346i bk3: 0a 30348i bk4: 0a 30349i bk5: 0a 30349i bk6: 0a 30350i bk7: 0a 30350i bk8: 0a 30351i bk9: 0a 30351i bk10: 36a 30257i bk11: 38a 30222i bk12: 24a 30286i bk13: 22a 30277i bk14: 30a 30225i bk15: 40a 30222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0055356
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30349 n_nop=30049 n_act=8 n_pre=0 n_req=157 n_rd=270 n_write=22 bw_util=0.01924
n_activity=1720 dram_eff=0.3395
bk0: 36a 30140i bk1: 36a 30130i bk2: 0a 30347i bk3: 0a 30349i bk4: 0a 30349i bk5: 0a 30349i bk6: 0a 30349i bk7: 0a 30350i bk8: 0a 30350i bk9: 0a 30351i bk10: 38a 30246i bk11: 38a 30220i bk12: 38a 30228i bk13: 36a 30178i bk14: 28a 30150i bk15: 20a 30207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0147946

========= L2 cache stats =========
L2_cache_bank[0]: Access = 624, Miss = 75, Miss_rate = 0.120, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 679, Miss = 64, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 639, Miss = 76, Miss_rate = 0.119, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 648, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 607, Miss = 78, Miss_rate = 0.129, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 594, Miss = 67, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 627, Miss = 74, Miss_rate = 0.118, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 563, Miss = 71, Miss_rate = 0.126, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 1000, Miss = 64, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 607, Miss = 68, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 687, Miss = 70, Miss_rate = 0.102, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 574, Miss = 65, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7849
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1061
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5742
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=15631
icnt_total_pkts_simt_to_mem=13757
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22996)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22996)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22996)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22996)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22996)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22996)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22996)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22996)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(6,0,0) tid=(382,0,0)
GPGPU-Sim uArch: cycles simulated: 23496  inst.: 1004787 (ipc=216.6) sim_rate=32412 (inst/sec) elapsed = 0:0:00:31 / Sat Apr 14 11:26:49 2018
GPGPU-Sim uArch: cycles simulated: 23996  inst.: 1019446 (ipc=122.9) sim_rate=31857 (inst/sec) elapsed = 0:0:00:32 / Sat Apr 14 11:26:50 2018
GPGPU-Sim uArch: cycles simulated: 24496  inst.: 1022648 (ipc=84.1) sim_rate=30077 (inst/sec) elapsed = 0:0:00:34 / Sat Apr 14 11:26:52 2018
GPGPU-Sim uArch: cycles simulated: 24996  inst.: 1035233 (ipc=69.4) sim_rate=29578 (inst/sec) elapsed = 0:0:00:35 / Sat Apr 14 11:26:53 2018
GPGPU-Sim uArch: cycles simulated: 25496  inst.: 1043702 (ipc=58.9) sim_rate=28208 (inst/sec) elapsed = 0:0:00:37 / Sat Apr 14 11:26:55 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(4,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 25996  inst.: 1052709 (ipc=52.1) sim_rate=27702 (inst/sec) elapsed = 0:0:00:38 / Sat Apr 14 11:26:56 2018
GPGPU-Sim uArch: cycles simulated: 26496  inst.: 1064061 (ipc=47.9) sim_rate=26601 (inst/sec) elapsed = 0:0:00:40 / Sat Apr 14 11:26:58 2018
GPGPU-Sim uArch: cycles simulated: 26996  inst.: 1072993 (ipc=44.1) sim_rate=25547 (inst/sec) elapsed = 0:0:00:42 / Sat Apr 14 11:27:00 2018
GPGPU-Sim uArch: cycles simulated: 27496  inst.: 1081776 (ipc=41.2) sim_rate=25157 (inst/sec) elapsed = 0:0:00:43 / Sat Apr 14 11:27:01 2018
GPGPU-Sim uArch: cycles simulated: 27996  inst.: 1092244 (ipc=39.1) sim_rate=24272 (inst/sec) elapsed = 0:0:00:45 / Sat Apr 14 11:27:03 2018
GPGPU-Sim uArch: cycles simulated: 28496  inst.: 1100637 (ipc=37.1) sim_rate=23417 (inst/sec) elapsed = 0:0:00:47 / Sat Apr 14 11:27:05 2018
GPGPU-Sim uArch: cycles simulated: 28996  inst.: 1108184 (ipc=35.3) sim_rate=22616 (inst/sec) elapsed = 0:0:00:49 / Sat Apr 14 11:27:07 2018
GPGPU-Sim uArch: cycles simulated: 29496  inst.: 1117754 (ipc=34.0) sim_rate=21916 (inst/sec) elapsed = 0:0:00:51 / Sat Apr 14 11:27:09 2018
GPGPU-Sim uArch: cycles simulated: 29996  inst.: 1127779 (ipc=33.0) sim_rate=21688 (inst/sec) elapsed = 0:0:00:52 / Sat Apr 14 11:27:10 2018
GPGPU-Sim uArch: cycles simulated: 30496  inst.: 1136060 (ipc=31.9) sim_rate=21038 (inst/sec) elapsed = 0:0:00:54 / Sat Apr 14 11:27:12 2018
GPGPU-Sim uArch: cycles simulated: 30996  inst.: 1145426 (ipc=31.1) sim_rate=20454 (inst/sec) elapsed = 0:0:00:56 / Sat Apr 14 11:27:14 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(7,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 31496  inst.: 1154563 (ipc=30.4) sim_rate=19906 (inst/sec) elapsed = 0:0:00:58 / Sat Apr 14 11:27:16 2018
GPGPU-Sim uArch: cycles simulated: 31996  inst.: 1163588 (ipc=29.7) sim_rate=19393 (inst/sec) elapsed = 0:0:01:00 / Sat Apr 14 11:27:18 2018
GPGPU-Sim uArch: cycles simulated: 32496  inst.: 1173047 (ipc=29.1) sim_rate=18920 (inst/sec) elapsed = 0:0:01:02 / Sat Apr 14 11:27:20 2018
GPGPU-Sim uArch: cycles simulated: 32996  inst.: 1182418 (ipc=28.6) sim_rate=18191 (inst/sec) elapsed = 0:0:01:05 / Sat Apr 14 11:27:23 2018
GPGPU-Sim uArch: cycles simulated: 33496  inst.: 1190899 (ipc=28.0) sim_rate=17774 (inst/sec) elapsed = 0:0:01:07 / Sat Apr 14 11:27:25 2018
GPGPU-Sim uArch: cycles simulated: 33996  inst.: 1198202 (ipc=27.4) sim_rate=17365 (inst/sec) elapsed = 0:0:01:09 / Sat Apr 14 11:27:27 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11095,22996), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11423,22996), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 34496  inst.: 1202799 (ipc=26.6) sim_rate=16940 (inst/sec) elapsed = 0:0:01:11 / Sat Apr 14 11:27:29 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11746,22996), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11805,22996), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 34996  inst.: 1204684 (ipc=25.7) sim_rate=16731 (inst/sec) elapsed = 0:0:01:12 / Sat Apr 14 11:27:30 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12124,22996), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12284,22996), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12290,22996), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12494,22996), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 10.
Destroy streams for kernel 9: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 12495
gpu_sim_insn = 308581
gpu_ipc =      24.6964
gpu_tot_sim_cycle = 35491
gpu_tot_sim_insn = 1205092
gpu_tot_ipc =      33.9549
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 12272
gpu_stall_icnt2sh    = 58917
gpu_total_sim_rate=16508
RFC_cache:
	RFC_total_cache_accesses = 109936
	RFC_total_cache_misses = 35767
	RFC_total_cache_miss_rate = 0.3253
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 55335
	L1I_total_cache_misses = 1038
	L1I_total_cache_miss_rate = 0.0188
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 533
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 572
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 474
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 537
	L1D_cache_core[4]: Access = 2098, Miss = 782, Miss_rate = 0.373, Pending_hits = 113, Reservation_fails = 299
	L1D_cache_core[5]: Access = 6385, Miss = 2939, Miss_rate = 0.460, Pending_hits = 461, Reservation_fails = 5044
	L1D_cache_core[6]: Access = 5928, Miss = 2617, Miss_rate = 0.441, Pending_hits = 421, Reservation_fails = 3717
	L1D_cache_core[7]: Access = 6379, Miss = 2763, Miss_rate = 0.433, Pending_hits = 413, Reservation_fails = 4696
	L1D_cache_core[8]: Access = 5516, Miss = 2390, Miss_rate = 0.433, Pending_hits = 397, Reservation_fails = 4508
	L1D_cache_core[9]: Access = 6060, Miss = 2685, Miss_rate = 0.443, Pending_hits = 443, Reservation_fails = 5006
	L1D_cache_core[10]: Access = 5716, Miss = 2425, Miss_rate = 0.424, Pending_hits = 350, Reservation_fails = 4143
	L1D_cache_core[11]: Access = 5613, Miss = 2467, Miss_rate = 0.440, Pending_hits = 409, Reservation_fails = 4115
	L1D_cache_core[12]: Access = 3961, Miss = 1791, Miss_rate = 0.452, Pending_hits = 307, Reservation_fails = 3923
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 424
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 488
	L1D_total_cache_accesses = 49396
	L1D_total_cache_misses = 21957
	L1D_total_cache_miss_rate = 0.4445
	L1D_total_cache_pending_hits = 3645
	L1D_total_cache_reservation_fails = 38479
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 7040
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0682
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19978
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6560
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18501
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 54297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1038
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 3311424
gpgpu_n_tot_w_icount = 103482
gpgpu_n_stall_shd_mem = 66985
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7593
gpgpu_n_mem_write_global = 15178
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97244
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 225280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 65105
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:66815	W0_Idle:79036	W0_Scoreboard:197585	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1979	W11:1626	W12:1991	W13:1419	W14:1002	W15:498	W16:134	W17:201	W18:51	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30208
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 60744 {8:7593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 612016 {40:15115,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 584 {8:73,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1032648 {136:7593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121424 {8:15178,}
traffic_breakdown_memtocore[INST_ACC_R] = 9928 {136:73,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 680 
averagemflatency = 238 
max_icnt2mem_latency = 387 
max_icnt2sh_latency = 35490 
mrq_lat_table:1146 	90 	65 	57 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14281 	8395 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6746 	3262 	6415 	4584 	1644 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1591 	2204 	3140 	665 	8 	0 	0 	1 	8 	62 	1311 	12194 	1602 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1401/55 = 25.472727
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1247
min_bank_accesses = 0!
chip skew: 210/205 = 1.02
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       9557     13117    none      none      none      none      none      none      none      none        1759      1816      1631      1320      1467      1376
dram[1]:       7248     13611    none      none      none      none      none      none      none      none        1501      1876      1369      1616      1160      1383
dram[2]:       8414      9130    none      none      none      none      none      none      none      none        1384      1898      1322      1473      1208      1213
dram[3]:       8882      9636    none      none      none      none      none      none      none      none        1365      1549      1286      1329      1191      1158
dram[4]:      13589      8770    none      none      none      none      none      none      none      none        1679      1607      1497      1371      1421      1184
dram[5]:      13089      9672    none      none      none      none      none      none      none      none        1694      1861      1364      1451      1130      1345
maximum mf latency per bank:
dram[0]:        581       659         0         0         0         0         0         0         0         0       503       565       507       590       485       605
dram[1]:        464       680         0         0         0         0         0         0         0         0       393       582       446       595       486       528
dram[2]:        474       447         0         0         0         0         0         0         0         0       469       399       383       500       376       424
dram[3]:        498       492         0         0         0         0         0         0         0         0       431       498       382       466       445       455
dram[4]:        619       619         0         0         0         0         0         0         0         0       596       409       606       432       616       459
dram[5]:        565       563         0         0         0         0         0         0         0         0       481       480       485       447       484       416

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46842 n_nop=46382 n_act=11 n_pre=3 n_req=236 n_rd=420 n_write=26 bw_util=0.01904
n_activity=2735 dram_eff=0.3261
bk0: 46a 46510i bk1: 36a 46581i bk2: 0a 46839i bk3: 0a 46841i bk4: 0a 46841i bk5: 0a 46843i bk6: 0a 46843i bk7: 0a 46843i bk8: 0a 46844i bk9: 0a 46844i bk10: 40a 46725i bk11: 44a 46680i bk12: 64a 46660i bk13: 64a 46662i bk14: 64a 46564i bk15: 62a 46533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0111438
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46842 n_nop=46384 n_act=10 n_pre=2 n_req=237 n_rd=418 n_write=28 bw_util=0.01904
n_activity=2536 dram_eff=0.3517
bk0: 44a 46468i bk1: 36a 46610i bk2: 0a 46836i bk3: 0a 46840i bk4: 0a 46840i bk5: 0a 46840i bk6: 0a 46842i bk7: 0a 46843i bk8: 0a 46843i bk9: 0a 46846i bk10: 40a 46730i bk11: 44a 46664i bk12: 64a 46656i bk13: 64a 46609i bk14: 64a 46542i bk15: 62a 46534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0164382
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46842 n_nop=46389 n_act=10 n_pre=2 n_req=233 n_rd=416 n_write=25 bw_util=0.01883
n_activity=2647 dram_eff=0.3332
bk0: 44a 46522i bk1: 36a 46616i bk2: 0a 46837i bk3: 0a 46840i bk4: 0a 46841i bk5: 0a 46842i bk6: 0a 46843i bk7: 0a 46844i bk8: 0a 46844i bk9: 0a 46845i bk10: 40a 46724i bk11: 44a 46673i bk12: 64a 46653i bk13: 64a 46644i bk14: 62a 46581i bk15: 62a 46498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0142394
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46842 n_nop=46395 n_act=8 n_pre=0 n_req=232 n_rd=414 n_write=25 bw_util=0.01874
n_activity=2646 dram_eff=0.3318
bk0: 40a 46612i bk1: 36a 46627i bk2: 0a 46840i bk3: 0a 46840i bk4: 0a 46841i bk5: 0a 46841i bk6: 0a 46843i bk7: 0a 46844i bk8: 0a 46845i bk9: 0a 46845i bk10: 40a 46721i bk11: 44a 46642i bk12: 64a 46686i bk13: 64a 46623i bk14: 62a 46652i bk15: 64a 46626i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00800564
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46842 n_nop=46390 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01896
n_activity=2654 dram_eff=0.3346
bk0: 38a 46586i bk1: 36a 46605i bk2: 0a 46839i bk3: 0a 46841i bk4: 0a 46842i bk5: 0a 46842i bk6: 0a 46843i bk7: 0a 46843i bk8: 0a 46844i bk9: 0a 46844i bk10: 44a 46732i bk11: 44a 46697i bk12: 64a 46689i bk13: 64a 46649i bk14: 62a 46618i bk15: 64a 46620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00399214
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46842 n_nop=46402 n_act=8 n_pre=0 n_req=227 n_rd=410 n_write=22 bw_util=0.01844
n_activity=2454 dram_eff=0.3521
bk0: 36a 46633i bk1: 36a 46623i bk2: 0a 46840i bk3: 0a 46842i bk4: 0a 46842i bk5: 0a 46842i bk6: 0a 46842i bk7: 0a 46843i bk8: 0a 46843i bk9: 0a 46844i bk10: 44a 46727i bk11: 44a 46699i bk12: 64a 46655i bk13: 62a 46613i bk14: 62a 46548i bk15: 62a 46579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0103753

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1870, Miss = 107, Miss_rate = 0.057, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2066, Miss = 103, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1805, Miss = 106, Miss_rate = 0.059, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2074, Miss = 103, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1848, Miss = 105, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 1772, Miss = 103, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1793, Miss = 103, Miss_rate = 0.057, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 1749, Miss = 104, Miss_rate = 0.059, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2379, Miss = 104, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 1713, Miss = 104, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2075, Miss = 103, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1715, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 22859
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0546
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15024
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=53553
icnt_total_pkts_simt_to_mem=38190
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 37.7041
	minimum = 6
	maximum = 336
Network latency average = 23.5566
	minimum = 6
	maximum = 296
Slowest packet = 29924
Flit latency average = 21.2941
	minimum = 6
	maximum = 295
Slowest flit = 60415
Fragmentation average = 0.0408061
	minimum = 0
	maximum = 188
Injected packet rate average = 0.0889837
	minimum = 0 (at node 0)
	maximum = 0.170548 (at node 5)
Accepted packet rate average = 0.0889837
	minimum = 0 (at node 0)
	maximum = 0.170548 (at node 5)
Injected flit rate average = 0.184829
	minimum = 0 (at node 0)
	maximum = 0.276991 (at node 5)
Accepted flit rate average= 0.184829
	minimum = 0 (at node 0)
	maximum = 0.434654 (at node 5)
Injected packet length average = 2.07712
Accepted packet length average = 2.07712
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nan (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 13 sec (73 sec)
gpgpu_simulation_rate = 16508 (inst/sec)
gpgpu_simulation_rate = 486 (cycle/sec)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35491)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35491)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35491)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35491)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35491)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35491)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35491)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35491)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(1,0,0) tid=(342,0,0)
GPGPU-Sim uArch: cycles simulated: 35991  inst.: 1308237 (ipc=206.3) sim_rate=17443 (inst/sec) elapsed = 0:0:01:15 / Sat Apr 14 11:27:33 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (770,35491), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (803,35491), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (806,35491), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (827,35491), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (887,35491), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (890,35491), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (899,35491), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (908,35491), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 10 '_Z7Kernel2PbS_S_S_i' finished on shader 5.
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 909
gpu_sim_insn = 108082
gpu_ipc =     118.9021
gpu_tot_sim_cycle = 36400
gpu_tot_sim_insn = 1313174
gpu_tot_ipc =      36.0762
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 12272
gpu_stall_icnt2sh    = 58917
gpu_total_sim_rate=17508
RFC_cache:
	RFC_total_cache_accesses = 113648
	RFC_total_cache_misses = 36535
	RFC_total_cache_miss_rate = 0.3215
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57383
	L1I_total_cache_misses = 1070
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 770
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 792
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 802
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 725
	L1D_cache_core[4]: Access = 2178, Miss = 842, Miss_rate = 0.387, Pending_hits = 125, Reservation_fails = 612
	L1D_cache_core[5]: Access = 6465, Miss = 2999, Miss_rate = 0.464, Pending_hits = 473, Reservation_fails = 5261
	L1D_cache_core[6]: Access = 5928, Miss = 2617, Miss_rate = 0.441, Pending_hits = 421, Reservation_fails = 3717
	L1D_cache_core[7]: Access = 6379, Miss = 2763, Miss_rate = 0.433, Pending_hits = 413, Reservation_fails = 4696
	L1D_cache_core[8]: Access = 5516, Miss = 2390, Miss_rate = 0.433, Pending_hits = 397, Reservation_fails = 4508
	L1D_cache_core[9]: Access = 6060, Miss = 2685, Miss_rate = 0.443, Pending_hits = 443, Reservation_fails = 5006
	L1D_cache_core[10]: Access = 5716, Miss = 2425, Miss_rate = 0.424, Pending_hits = 350, Reservation_fails = 4143
	L1D_cache_core[11]: Access = 5613, Miss = 2467, Miss_rate = 0.440, Pending_hits = 409, Reservation_fails = 4115
	L1D_cache_core[12]: Access = 3961, Miss = 1791, Miss_rate = 0.452, Pending_hits = 307, Reservation_fails = 3923
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 746
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 650
	L1D_total_cache_accesses = 50036
	L1D_total_cache_misses = 22458
	L1D_total_cache_miss_rate = 0.4488
	L1D_total_cache_pending_hits = 3741
	L1D_total_cache_reservation_fails = 40466
	L1D_cache_data_port_util = 0.104
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 7680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19978
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20488
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56313
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1070
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 3442496
gpgpu_n_tot_w_icount = 107578
gpgpu_n_stall_shd_mem = 68972
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7625
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 101340
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 245760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 67092
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:69654	W0_Idle:84109	W0_Scoreboard:199187	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1995	W11:1674	W12:2095	W13:1491	W14:1138	W15:610	W16:278	W17:385	W18:147	W19:48	W20:32	W21:16	W22:16	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 61000 {8:7625,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1037000 {136:7625,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 680 
averagemflatency = 238 
max_icnt2mem_latency = 387 
max_icnt2sh_latency = 36399 
mrq_lat_table:1146 	90 	65 	57 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14721 	8499 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6815 	3290 	6466 	4885 	1741 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1623 	2204 	3140 	665 	8 	0 	0 	1 	8 	62 	1311 	12194 	2114 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1401/55 = 25.472727
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1247
min_bank_accesses = 0!
chip skew: 210/205 = 1.02
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       9764     13346    none      none      none      none      none      none      none      none        1759      1816      1631      1320      1467      1376
dram[1]:       7458     13864    none      none      none      none      none      none      none      none        1501      1876      1369      1616      1160      1383
dram[2]:       8588      9374    none      none      none      none      none      none      none      none        1384      1898      1322      1473      1208      1213
dram[3]:       9107      9904    none      none      none      none      none      none      none      none        1365      1549      1286      1329      1191      1158
dram[4]:      14646      8987    none      none      none      none      none      none      none      none        1679      1607      1497      1371      1421      1184
dram[5]:      13371      9927    none      none      none      none      none      none      none      none        1694      1861      1364      1451      1130      1345
maximum mf latency per bank:
dram[0]:        581       659         0         0         0         0         0         0         0         0       503       565       507       590       485       605
dram[1]:        464       680         0         0         0         0         0         0         0         0       393       582       446       595       486       528
dram[2]:        474       447         0         0         0         0         0         0         0         0       469       399       383       500       376       424
dram[3]:        498       492         0         0         0         0         0         0         0         0       431       498       382       466       445       455
dram[4]:        619       619         0         0         0         0         0         0         0         0       596       409       606       432       616       459
dram[5]:        565       563         0         0         0         0         0         0         0         0       481       480       485       447       484       416

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48041 n_nop=47581 n_act=11 n_pre=3 n_req=236 n_rd=420 n_write=26 bw_util=0.01857
n_activity=2735 dram_eff=0.3261
bk0: 46a 47709i bk1: 36a 47780i bk2: 0a 48038i bk3: 0a 48040i bk4: 0a 48040i bk5: 0a 48042i bk6: 0a 48042i bk7: 0a 48042i bk8: 0a 48043i bk9: 0a 48043i bk10: 40a 47924i bk11: 44a 47879i bk12: 64a 47859i bk13: 64a 47861i bk14: 64a 47763i bk15: 62a 47732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0108657
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48041 n_nop=47583 n_act=10 n_pre=2 n_req=237 n_rd=418 n_write=28 bw_util=0.01857
n_activity=2536 dram_eff=0.3517
bk0: 44a 47667i bk1: 36a 47809i bk2: 0a 48035i bk3: 0a 48039i bk4: 0a 48039i bk5: 0a 48039i bk6: 0a 48041i bk7: 0a 48042i bk8: 0a 48042i bk9: 0a 48045i bk10: 40a 47929i bk11: 44a 47863i bk12: 64a 47855i bk13: 64a 47808i bk14: 64a 47741i bk15: 62a 47733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.016028
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48041 n_nop=47588 n_act=10 n_pre=2 n_req=233 n_rd=416 n_write=25 bw_util=0.01836
n_activity=2647 dram_eff=0.3332
bk0: 44a 47721i bk1: 36a 47815i bk2: 0a 48036i bk3: 0a 48039i bk4: 0a 48040i bk5: 0a 48041i bk6: 0a 48042i bk7: 0a 48043i bk8: 0a 48043i bk9: 0a 48044i bk10: 40a 47923i bk11: 44a 47872i bk12: 64a 47852i bk13: 64a 47843i bk14: 62a 47780i bk15: 62a 47697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.013884
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48041 n_nop=47594 n_act=8 n_pre=0 n_req=232 n_rd=414 n_write=25 bw_util=0.01828
n_activity=2646 dram_eff=0.3318
bk0: 40a 47811i bk1: 36a 47826i bk2: 0a 48039i bk3: 0a 48039i bk4: 0a 48040i bk5: 0a 48040i bk6: 0a 48042i bk7: 0a 48043i bk8: 0a 48044i bk9: 0a 48044i bk10: 40a 47920i bk11: 44a 47841i bk12: 64a 47885i bk13: 64a 47822i bk14: 62a 47851i bk15: 64a 47825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00780583
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48041 n_nop=47589 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01848
n_activity=2654 dram_eff=0.3346
bk0: 38a 47785i bk1: 36a 47804i bk2: 0a 48038i bk3: 0a 48040i bk4: 0a 48041i bk5: 0a 48041i bk6: 0a 48042i bk7: 0a 48042i bk8: 0a 48043i bk9: 0a 48043i bk10: 44a 47931i bk11: 44a 47896i bk12: 64a 47888i bk13: 64a 47848i bk14: 62a 47817i bk15: 64a 47819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00389251
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48041 n_nop=47601 n_act=8 n_pre=0 n_req=227 n_rd=410 n_write=22 bw_util=0.01798
n_activity=2454 dram_eff=0.3521
bk0: 36a 47832i bk1: 36a 47822i bk2: 0a 48039i bk3: 0a 48041i bk4: 0a 48041i bk5: 0a 48041i bk6: 0a 48041i bk7: 0a 48042i bk8: 0a 48042i bk9: 0a 48043i bk10: 44a 47926i bk11: 44a 47898i bk12: 64a 47854i bk13: 62a 47812i bk14: 62a 47747i bk15: 62a 47778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0101164

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1904, Miss = 107, Miss_rate = 0.056, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2102, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1839, Miss = 106, Miss_rate = 0.058, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2110, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1884, Miss = 105, Miss_rate = 0.056, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 1806, Miss = 103, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1827, Miss = 103, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 1783, Miss = 104, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2543, Miss = 104, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 1747, Miss = 104, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2111, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1749, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23405
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0533
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6519
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 57
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=54235
icnt_total_pkts_simt_to_mem=39248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.446
	minimum = 6
	maximum = 148
Network latency average = 16.0522
	minimum = 6
	maximum = 98
Slowest packet = 45821
Flit latency average = 17.8759
	minimum = 6
	maximum = 97
Slowest flit = 92399
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0444933
	minimum = 0 (at node 6)
	maximum = 0.180418 (at node 23)
Accepted packet rate average = 0.0444933
	minimum = 0 (at node 6)
	maximum = 0.180418 (at node 23)
Injected flit rate average = 0.070896
	minimum = 0 (at node 6)
	maximum = 0.19802 (at node 23)
Accepted flit rate average= 0.070896
	minimum = 0 (at node 6)
	maximum = 0.356436 (at node 23)
Injected packet length average = 1.59341
Accepted packet length average = 1.59341
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 15 sec (75 sec)
gpgpu_simulation_rate = 17508 (inst/sec)
gpgpu_simulation_rate = 485 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 36400
gpu_tot_sim_insn = 1313174
gpu_tot_ipc =      36.0762
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 12272
gpu_stall_icnt2sh    = 58917
gpu_total_sim_rate=17278
RFC_cache:
	RFC_total_cache_accesses = 113648
	RFC_total_cache_misses = 36535
	RFC_total_cache_miss_rate = 0.3215
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57383
	L1I_total_cache_misses = 1070
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 770
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 792
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 802
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 725
	L1D_cache_core[4]: Access = 2178, Miss = 842, Miss_rate = 0.387, Pending_hits = 125, Reservation_fails = 612
	L1D_cache_core[5]: Access = 6465, Miss = 2999, Miss_rate = 0.464, Pending_hits = 473, Reservation_fails = 5261
	L1D_cache_core[6]: Access = 5928, Miss = 2617, Miss_rate = 0.441, Pending_hits = 421, Reservation_fails = 3717
	L1D_cache_core[7]: Access = 6379, Miss = 2763, Miss_rate = 0.433, Pending_hits = 413, Reservation_fails = 4696
	L1D_cache_core[8]: Access = 5516, Miss = 2390, Miss_rate = 0.433, Pending_hits = 397, Reservation_fails = 4508
	L1D_cache_core[9]: Access = 6060, Miss = 2685, Miss_rate = 0.443, Pending_hits = 443, Reservation_fails = 5006
	L1D_cache_core[10]: Access = 5716, Miss = 2425, Miss_rate = 0.424, Pending_hits = 350, Reservation_fails = 4143
	L1D_cache_core[11]: Access = 5613, Miss = 2467, Miss_rate = 0.440, Pending_hits = 409, Reservation_fails = 4115
	L1D_cache_core[12]: Access = 3961, Miss = 1791, Miss_rate = 0.452, Pending_hits = 307, Reservation_fails = 3923
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 746
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 650
	L1D_total_cache_accesses = 50036
	L1D_total_cache_misses = 22458
	L1D_total_cache_miss_rate = 0.4488
	L1D_total_cache_pending_hits = 3741
	L1D_total_cache_reservation_fails = 40466
	L1D_cache_data_port_util = 0.104
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 7680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19978
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20488
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56313
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1070
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 3442496
gpgpu_n_tot_w_icount = 107578
gpgpu_n_stall_shd_mem = 68972
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7625
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 101340
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 245760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 67092
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:69654	W0_Idle:84109	W0_Scoreboard:199187	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1995	W11:1674	W12:2095	W13:1491	W14:1138	W15:610	W16:278	W17:385	W18:147	W19:48	W20:32	W21:16	W22:16	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 61000 {8:7625,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1037000 {136:7625,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 680 
averagemflatency = 237 
max_icnt2mem_latency = 387 
max_icnt2sh_latency = 36399 
mrq_lat_table:1146 	90 	65 	57 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14721 	8499 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6815 	3290 	6466 	4885 	1741 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1623 	2204 	3140 	665 	8 	0 	0 	1 	8 	62 	1311 	12194 	2114 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1401/55 = 25.472727
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1247
min_bank_accesses = 0!
chip skew: 210/205 = 1.02
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       9764     13346    none      none      none      none      none      none      none      none        1759      1816      1631      1320      1467      1376
dram[1]:       7458     13864    none      none      none      none      none      none      none      none        1501      1876      1369      1616      1160      1383
dram[2]:       8588      9374    none      none      none      none      none      none      none      none        1384      1898      1322      1473      1208      1213
dram[3]:       9107      9904    none      none      none      none      none      none      none      none        1365      1549      1286      1329      1191      1158
dram[4]:      14646      8987    none      none      none      none      none      none      none      none        1679      1607      1497      1371      1421      1184
dram[5]:      13371      9927    none      none      none      none      none      none      none      none        1694      1861      1364      1451      1130      1345
maximum mf latency per bank:
dram[0]:        581       659         0         0         0         0         0         0         0         0       503       565       507       590       485       605
dram[1]:        464       680         0         0         0         0         0         0         0         0       393       582       446       595       486       528
dram[2]:        474       447         0         0         0         0         0         0         0         0       469       399       383       500       376       424
dram[3]:        498       492         0         0         0         0         0         0         0         0       431       498       382       466       445       455
dram[4]:        619       619         0         0         0         0         0         0         0         0       596       409       606       432       616       459
dram[5]:        565       563         0         0         0         0         0         0         0         0       481       480       485       447       484       416

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48041 n_nop=47581 n_act=11 n_pre=3 n_req=236 n_rd=420 n_write=26 bw_util=0.01857
n_activity=2735 dram_eff=0.3261
bk0: 46a 47709i bk1: 36a 47780i bk2: 0a 48038i bk3: 0a 48040i bk4: 0a 48040i bk5: 0a 48042i bk6: 0a 48042i bk7: 0a 48042i bk8: 0a 48043i bk9: 0a 48043i bk10: 40a 47924i bk11: 44a 47879i bk12: 64a 47859i bk13: 64a 47861i bk14: 64a 47763i bk15: 62a 47732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0108657
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48041 n_nop=47583 n_act=10 n_pre=2 n_req=237 n_rd=418 n_write=28 bw_util=0.01857
n_activity=2536 dram_eff=0.3517
bk0: 44a 47667i bk1: 36a 47809i bk2: 0a 48035i bk3: 0a 48039i bk4: 0a 48039i bk5: 0a 48039i bk6: 0a 48041i bk7: 0a 48042i bk8: 0a 48042i bk9: 0a 48045i bk10: 40a 47929i bk11: 44a 47863i bk12: 64a 47855i bk13: 64a 47808i bk14: 64a 47741i bk15: 62a 47733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.016028
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48041 n_nop=47588 n_act=10 n_pre=2 n_req=233 n_rd=416 n_write=25 bw_util=0.01836
n_activity=2647 dram_eff=0.3332
bk0: 44a 47721i bk1: 36a 47815i bk2: 0a 48036i bk3: 0a 48039i bk4: 0a 48040i bk5: 0a 48041i bk6: 0a 48042i bk7: 0a 48043i bk8: 0a 48043i bk9: 0a 48044i bk10: 40a 47923i bk11: 44a 47872i bk12: 64a 47852i bk13: 64a 47843i bk14: 62a 47780i bk15: 62a 47697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.013884
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48041 n_nop=47594 n_act=8 n_pre=0 n_req=232 n_rd=414 n_write=25 bw_util=0.01828
n_activity=2646 dram_eff=0.3318
bk0: 40a 47811i bk1: 36a 47826i bk2: 0a 48039i bk3: 0a 48039i bk4: 0a 48040i bk5: 0a 48040i bk6: 0a 48042i bk7: 0a 48043i bk8: 0a 48044i bk9: 0a 48044i bk10: 40a 47920i bk11: 44a 47841i bk12: 64a 47885i bk13: 64a 47822i bk14: 62a 47851i bk15: 64a 47825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00780583
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48041 n_nop=47589 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01848
n_activity=2654 dram_eff=0.3346
bk0: 38a 47785i bk1: 36a 47804i bk2: 0a 48038i bk3: 0a 48040i bk4: 0a 48041i bk5: 0a 48041i bk6: 0a 48042i bk7: 0a 48042i bk8: 0a 48043i bk9: 0a 48043i bk10: 44a 47931i bk11: 44a 47896i bk12: 64a 47888i bk13: 64a 47848i bk14: 62a 47817i bk15: 64a 47819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00389251
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48041 n_nop=47601 n_act=8 n_pre=0 n_req=227 n_rd=410 n_write=22 bw_util=0.01798
n_activity=2454 dram_eff=0.3521
bk0: 36a 47832i bk1: 36a 47822i bk2: 0a 48039i bk3: 0a 48041i bk4: 0a 48041i bk5: 0a 48041i bk6: 0a 48041i bk7: 0a 48042i bk8: 0a 48042i bk9: 0a 48043i bk10: 44a 47926i bk11: 44a 47898i bk12: 64a 47854i bk13: 62a 47812i bk14: 62a 47747i bk15: 62a 47778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0101164

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1904, Miss = 107, Miss_rate = 0.056, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2102, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1839, Miss = 106, Miss_rate = 0.058, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2110, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1884, Miss = 105, Miss_rate = 0.056, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 1806, Miss = 103, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1827, Miss = 103, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 1783, Miss = 104, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2543, Miss = 104, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 1747, Miss = 104, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2111, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1749, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23405
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0533
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6519
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 57
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=54235
icnt_total_pkts_simt_to_mem=39248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 36400
gpu_tot_sim_insn = 1313174
gpu_tot_ipc =      36.0762
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 12272
gpu_stall_icnt2sh    = 58917
gpu_total_sim_rate=17278
RFC_cache:
	RFC_total_cache_accesses = 113648
	RFC_total_cache_misses = 36535
	RFC_total_cache_miss_rate = 0.3215
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57383
	L1I_total_cache_misses = 1070
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 770
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 792
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 802
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 725
	L1D_cache_core[4]: Access = 2178, Miss = 842, Miss_rate = 0.387, Pending_hits = 125, Reservation_fails = 612
	L1D_cache_core[5]: Access = 6465, Miss = 2999, Miss_rate = 0.464, Pending_hits = 473, Reservation_fails = 5261
	L1D_cache_core[6]: Access = 5928, Miss = 2617, Miss_rate = 0.441, Pending_hits = 421, Reservation_fails = 3717
	L1D_cache_core[7]: Access = 6379, Miss = 2763, Miss_rate = 0.433, Pending_hits = 413, Reservation_fails = 4696
	L1D_cache_core[8]: Access = 5516, Miss = 2390, Miss_rate = 0.433, Pending_hits = 397, Reservation_fails = 4508
	L1D_cache_core[9]: Access = 6060, Miss = 2685, Miss_rate = 0.443, Pending_hits = 443, Reservation_fails = 5006
	L1D_cache_core[10]: Access = 5716, Miss = 2425, Miss_rate = 0.424, Pending_hits = 350, Reservation_fails = 4143
	L1D_cache_core[11]: Access = 5613, Miss = 2467, Miss_rate = 0.440, Pending_hits = 409, Reservation_fails = 4115
	L1D_cache_core[12]: Access = 3961, Miss = 1791, Miss_rate = 0.452, Pending_hits = 307, Reservation_fails = 3923
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 746
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 650
	L1D_total_cache_accesses = 50036
	L1D_total_cache_misses = 22458
	L1D_total_cache_miss_rate = 0.4488
	L1D_total_cache_pending_hits = 3741
	L1D_total_cache_reservation_fails = 40466
	L1D_cache_data_port_util = 0.104
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 7680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 100220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3614
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19978
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 127
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14833
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20488
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56313
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1070
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 3442496
gpgpu_n_tot_w_icount = 107578
gpgpu_n_stall_shd_mem = 68972
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7625
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 101340
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 245760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 67092
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:69654	W0_Idle:84109	W0_Scoreboard:199187	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1995	W11:1674	W12:2095	W13:1491	W14:1138	W15:610	W16:278	W17:385	W18:147	W19:48	W20:32	W21:16	W22:16	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 61000 {8:7625,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1037000 {136:7625,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 680 
averagemflatency = 237 
max_icnt2mem_latency = 387 
max_icnt2sh_latency = 36399 
mrq_lat_table:1146 	90 	65 	57 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14721 	8499 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6815 	3290 	6466 	4885 	1741 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1623 	2204 	3140 	665 	8 	0 	0 	1 	8 	62 	1311 	12194 	2114 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1401/55 = 25.472727
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1247
min_bank_accesses = 0!
chip skew: 210/205 = 1.02
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       9764     13346    none      none      none      none      none      none      none      none        1759      1816      1631      1320      1467      1376
dram[1]:       7458     13864    none      none      none      none      none      none      none      none        1501      1876      1369      1616      1160      1383
dram[2]:       8588      9374    none      none      none      none      none      none      none      none        1384      1898      1322      1473      1208      1213
dram[3]:       9107      9904    none      none      none      none      none      none      none      none        1365      1549      1286      1329      1191      1158
dram[4]:      14646      8987    none      none      none      none      none      none      none      none        1679      1607      1497      1371      1421      1184
dram[5]:      13371      9927    none      none      none      none      none      none      none      none        1694      1861      1364      1451      1130      1345
maximum mf latency per bank:
dram[0]:        581       659         0         0         0         0         0         0         0         0       503       565       507       590       485       605
dram[1]:        464       680         0         0         0         0         0         0         0         0       393       582       446       595       486       528
dram[2]:        474       447         0         0         0         0         0         0         0         0       469       399       383       500       376       424
dram[3]:        498       492         0         0         0         0         0         0         0         0       431       498       382       466       445       455
dram[4]:        619       619         0         0         0         0         0         0         0         0       596       409       606       432       616       459
dram[5]:        565       563         0         0         0         0         0         0         0         0       481       480       485       447       484       416

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48041 n_nop=47581 n_act=11 n_pre=3 n_req=236 n_rd=420 n_write=26 bw_util=0.01857
n_activity=2735 dram_eff=0.3261
bk0: 46a 47709i bk1: 36a 47780i bk2: 0a 48038i bk3: 0a 48040i bk4: 0a 48040i bk5: 0a 48042i bk6: 0a 48042i bk7: 0a 48042i bk8: 0a 48043i bk9: 0a 48043i bk10: 40a 47924i bk11: 44a 47879i bk12: 64a 47859i bk13: 64a 47861i bk14: 64a 47763i bk15: 62a 47732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0108657
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48041 n_nop=47583 n_act=10 n_pre=2 n_req=237 n_rd=418 n_write=28 bw_util=0.01857
n_activity=2536 dram_eff=0.3517
bk0: 44a 47667i bk1: 36a 47809i bk2: 0a 48035i bk3: 0a 48039i bk4: 0a 48039i bk5: 0a 48039i bk6: 0a 48041i bk7: 0a 48042i bk8: 0a 48042i bk9: 0a 48045i bk10: 40a 47929i bk11: 44a 47863i bk12: 64a 47855i bk13: 64a 47808i bk14: 64a 47741i bk15: 62a 47733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.016028
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48041 n_nop=47588 n_act=10 n_pre=2 n_req=233 n_rd=416 n_write=25 bw_util=0.01836
n_activity=2647 dram_eff=0.3332
bk0: 44a 47721i bk1: 36a 47815i bk2: 0a 48036i bk3: 0a 48039i bk4: 0a 48040i bk5: 0a 48041i bk6: 0a 48042i bk7: 0a 48043i bk8: 0a 48043i bk9: 0a 48044i bk10: 40a 47923i bk11: 44a 47872i bk12: 64a 47852i bk13: 64a 47843i bk14: 62a 47780i bk15: 62a 47697i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.013884
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48041 n_nop=47594 n_act=8 n_pre=0 n_req=232 n_rd=414 n_write=25 bw_util=0.01828
n_activity=2646 dram_eff=0.3318
bk0: 40a 47811i bk1: 36a 47826i bk2: 0a 48039i bk3: 0a 48039i bk4: 0a 48040i bk5: 0a 48040i bk6: 0a 48042i bk7: 0a 48043i bk8: 0a 48044i bk9: 0a 48044i bk10: 40a 47920i bk11: 44a 47841i bk12: 64a 47885i bk13: 64a 47822i bk14: 62a 47851i bk15: 64a 47825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00780583
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48041 n_nop=47589 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01848
n_activity=2654 dram_eff=0.3346
bk0: 38a 47785i bk1: 36a 47804i bk2: 0a 48038i bk3: 0a 48040i bk4: 0a 48041i bk5: 0a 48041i bk6: 0a 48042i bk7: 0a 48042i bk8: 0a 48043i bk9: 0a 48043i bk10: 44a 47931i bk11: 44a 47896i bk12: 64a 47888i bk13: 64a 47848i bk14: 62a 47817i bk15: 64a 47819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00389251
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48041 n_nop=47601 n_act=8 n_pre=0 n_req=227 n_rd=410 n_write=22 bw_util=0.01798
n_activity=2454 dram_eff=0.3521
bk0: 36a 47832i bk1: 36a 47822i bk2: 0a 48039i bk3: 0a 48041i bk4: 0a 48041i bk5: 0a 48041i bk6: 0a 48041i bk7: 0a 48042i bk8: 0a 48042i bk9: 0a 48043i bk10: 44a 47926i bk11: 44a 47898i bk12: 64a 47854i bk13: 62a 47812i bk14: 62a 47747i bk15: 62a 47778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0101164

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1904, Miss = 107, Miss_rate = 0.056, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2102, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1839, Miss = 106, Miss_rate = 0.058, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2110, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1884, Miss = 105, Miss_rate = 0.056, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 1806, Miss = 103, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1827, Miss = 103, Miss_rate = 0.056, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 1783, Miss = 104, Miss_rate = 0.058, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 2543, Miss = 104, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 1747, Miss = 104, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2111, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1749, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23405
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0533
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6519
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 57
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.096
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=54235
icnt_total_pkts_simt_to_mem=39248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36400)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36400)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36400)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36400)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36400)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36400)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36400)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36400)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(2,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 36900  inst.: 1423314 (ipc=220.3) sim_rate=18247 (inst/sec) elapsed = 0:0:01:18 / Sat Apr 14 11:27:36 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(5,0,0) tid=(325,0,0)
GPGPU-Sim uArch: cycles simulated: 37400  inst.: 1440932 (ipc=127.8) sim_rate=18011 (inst/sec) elapsed = 0:0:01:20 / Sat Apr 14 11:27:38 2018
GPGPU-Sim uArch: cycles simulated: 37900  inst.: 1446979 (ipc=89.2) sim_rate=17433 (inst/sec) elapsed = 0:0:01:23 / Sat Apr 14 11:27:41 2018
GPGPU-Sim uArch: cycles simulated: 38400  inst.: 1464647 (ipc=75.7) sim_rate=17231 (inst/sec) elapsed = 0:0:01:25 / Sat Apr 14 11:27:43 2018
GPGPU-Sim uArch: cycles simulated: 38900  inst.: 1477702 (ipc=65.8) sim_rate=16985 (inst/sec) elapsed = 0:0:01:27 / Sat Apr 14 11:27:45 2018
GPGPU-Sim uArch: cycles simulated: 39400  inst.: 1493404 (ipc=60.1) sim_rate=16779 (inst/sec) elapsed = 0:0:01:29 / Sat Apr 14 11:27:47 2018
GPGPU-Sim uArch: cycles simulated: 39900  inst.: 1510214 (ipc=56.3) sim_rate=16415 (inst/sec) elapsed = 0:0:01:32 / Sat Apr 14 11:27:50 2018
GPGPU-Sim uArch: cycles simulated: 40400  inst.: 1528076 (ipc=53.7) sim_rate=16256 (inst/sec) elapsed = 0:0:01:34 / Sat Apr 14 11:27:52 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(7,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 40900  inst.: 1543237 (ipc=51.1) sim_rate=15909 (inst/sec) elapsed = 0:0:01:37 / Sat Apr 14 11:27:55 2018
GPGPU-Sim uArch: cycles simulated: 41400  inst.: 1559916 (ipc=49.3) sim_rate=15756 (inst/sec) elapsed = 0:0:01:39 / Sat Apr 14 11:27:57 2018
GPGPU-Sim uArch: cycles simulated: 41900  inst.: 1574775 (ipc=47.6) sim_rate=15438 (inst/sec) elapsed = 0:0:01:42 / Sat Apr 14 11:28:00 2018
GPGPU-Sim uArch: cycles simulated: 42400  inst.: 1591032 (ipc=46.3) sim_rate=15298 (inst/sec) elapsed = 0:0:01:44 / Sat Apr 14 11:28:02 2018
GPGPU-Sim uArch: cycles simulated: 42900  inst.: 1604830 (ipc=44.9) sim_rate=14998 (inst/sec) elapsed = 0:0:01:47 / Sat Apr 14 11:28:05 2018
GPGPU-Sim uArch: cycles simulated: 43400  inst.: 1616905 (ipc=43.4) sim_rate=14699 (inst/sec) elapsed = 0:0:01:50 / Sat Apr 14 11:28:08 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7367,36400), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 43900  inst.: 1623550 (ipc=41.4) sim_rate=14367 (inst/sec) elapsed = 0:0:01:53 / Sat Apr 14 11:28:11 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7545,36400), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7738,36400), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7755,36400), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7913,36400), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 44400  inst.: 1625412 (ipc=39.0) sim_rate=14258 (inst/sec) elapsed = 0:0:01:54 / Sat Apr 14 11:28:12 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8041,36400), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8099,36400), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8120,36400), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 7.
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 8121
gpu_sim_insn = 312377
gpu_ipc =      38.4653
gpu_tot_sim_cycle = 44521
gpu_tot_sim_insn = 1625551
gpu_tot_ipc =      36.5120
gpu_tot_issued_cta = 88
max_total_param_size = 0
gpu_stall_dramfull = 16102
gpu_stall_icnt2sh    = 103376
gpu_total_sim_rate=14259
RFC_cache:
	RFC_total_cache_accesses = 146682
	RFC_total_cache_misses = 47477
	RFC_total_cache_miss_rate = 0.3237
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74153
	L1I_total_cache_misses = 1118
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 770
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 792
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 802
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 725
	L1D_cache_core[4]: Access = 2178, Miss = 842, Miss_rate = 0.387, Pending_hits = 125, Reservation_fails = 612
	L1D_cache_core[5]: Access = 6465, Miss = 2999, Miss_rate = 0.464, Pending_hits = 473, Reservation_fails = 5261
	L1D_cache_core[6]: Access = 8880, Miss = 3483, Miss_rate = 0.392, Pending_hits = 786, Reservation_fails = 5342
	L1D_cache_core[7]: Access = 9317, Miss = 3595, Miss_rate = 0.386, Pending_hits = 776, Reservation_fails = 6087
	L1D_cache_core[8]: Access = 8442, Miss = 3188, Miss_rate = 0.378, Pending_hits = 703, Reservation_fails = 5881
	L1D_cache_core[9]: Access = 8967, Miss = 3500, Miss_rate = 0.390, Pending_hits = 765, Reservation_fails = 6466
	L1D_cache_core[10]: Access = 8691, Miss = 3297, Miss_rate = 0.379, Pending_hits = 687, Reservation_fails = 5575
	L1D_cache_core[11]: Access = 8668, Miss = 3202, Miss_rate = 0.369, Pending_hits = 687, Reservation_fails = 5188
	L1D_cache_core[12]: Access = 7096, Miss = 2631, Miss_rate = 0.371, Pending_hits = 594, Reservation_fails = 5233
	L1D_cache_core[13]: Access = 3334, Miss = 1103, Miss_rate = 0.331, Pending_hits = 434, Reservation_fails = 2212
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 650
	L1D_total_cache_accesses = 73954
	L1D_total_cache_misses = 29093
	L1D_total_cache_miss_rate = 0.3934
	L1D_total_cache_pending_hits = 6373
	L1D_total_cache_reservation_fails = 51596
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 8576
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 136903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 60124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31074
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8096
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 790
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20522
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73035
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1118
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 4391232
gpgpu_n_tot_w_icount = 137226
gpgpu_n_stall_shd_mem = 96808
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12647
gpgpu_n_mem_write_global = 17384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 155295
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 274432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 94928
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83178	W0_Idle:87964	W0_Scoreboard:277346	W1:32011	W2:13919	W3:9973	W4:6615	W5:4675	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:36864
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 101176 {8:12647,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 700256 {40:17321,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 624 {8:78,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1719992 {136:12647,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139072 {8:17384,}
traffic_breakdown_memtocore[INST_ACC_R] = 10608 {136:78,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 680 
averagemflatency = 236 
max_icnt2mem_latency = 387 
max_icnt2sh_latency = 44520 
mrq_lat_table:1155 	90 	65 	57 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19220 	10716 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11694 	4533 	6933 	4969 	1787 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2077 	3727 	5688 	1154 	16 	0 	0 	1 	8 	62 	1311 	12194 	3808 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1410/55 = 25.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      11135     15248    none      none      none      none      none      none      none      none        2803      3210      2453      2249      2252      2358
dram[1]:       8768     15557    none      none      none      none      none      none      none      none        2643      2776      2479      2364      2273      2222
dram[2]:      10038     11052    none      none      none      none      none      none      none      none        2461      3019      2267      2294      2104      1975
dram[3]:      10463     11026    none      none      none      none      none      none      none      none        2344      2609      2067      2261      1979      1936
dram[4]:      16104     10651    none      none      none      none      none      none      none      none        2740      2776      2356      2447      2278      2123
dram[5]:      15071     11357    none      none      none      none      none      none      none      none        3017      2742      2426      2230      2164      2021
maximum mf latency per bank:
dram[0]:        581       659         0         0         0         0         0         0         0         0       503       565       507       590       485       605
dram[1]:        464       680         0         0         0         0         0         0         0         0       460       582       446       595       486       528
dram[2]:        481       473         0         0         0         0         0         0         0         0       482       409       482       500       488       449
dram[3]:        498       492         0         0         0         0         0         0         0         0       431       498       410       466       445       455
dram[4]:        619       619         0         0         0         0         0         0         0         0       596       450       606       442       616       459
dram[5]:        565       563         0         0         0         0         0         0         0         0       481       480       485       447       484       416

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58760 n_nop=58298 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01525
n_activity=2750 dram_eff=0.3258
bk0: 46a 58428i bk1: 36a 58499i bk2: 0a 58757i bk3: 0a 58759i bk4: 0a 58759i bk5: 0a 58761i bk6: 0a 58761i bk7: 0a 58761i bk8: 0a 58762i bk9: 0a 58762i bk10: 40a 58643i bk11: 44a 58598i bk12: 64a 58578i bk13: 64a 58580i bk14: 64a 58482i bk15: 64a 58447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00888359
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58760 n_nop=58300 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01525
n_activity=2551 dram_eff=0.3512
bk0: 44a 58386i bk1: 36a 58528i bk2: 0a 58754i bk3: 0a 58758i bk4: 0a 58758i bk5: 0a 58758i bk6: 0a 58760i bk7: 0a 58761i bk8: 0a 58761i bk9: 0a 58764i bk10: 40a 58648i bk11: 44a 58582i bk12: 64a 58574i bk13: 64a 58527i bk14: 64a 58460i bk15: 64a 58448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0131042
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58760 n_nop=58303 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01515
n_activity=2669 dram_eff=0.3335
bk0: 44a 58440i bk1: 36a 58534i bk2: 0a 58755i bk3: 0a 58758i bk4: 0a 58759i bk5: 0a 58760i bk6: 0a 58761i bk7: 0a 58762i bk8: 0a 58762i bk9: 0a 58763i bk10: 40a 58642i bk11: 44a 58591i bk12: 64a 58571i bk13: 64a 58562i bk14: 64a 58495i bk15: 64a 58412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0113513
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58760 n_nop=58311 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01501
n_activity=2661 dram_eff=0.3315
bk0: 40a 58530i bk1: 36a 58545i bk2: 0a 58758i bk3: 0a 58758i bk4: 0a 58759i bk5: 0a 58759i bk6: 0a 58761i bk7: 0a 58762i bk8: 0a 58763i bk9: 0a 58763i bk10: 40a 58639i bk11: 44a 58560i bk12: 64a 58604i bk13: 64a 58541i bk14: 64a 58566i bk15: 64a 58544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00638189
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58760 n_nop=58306 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01518
n_activity=2669 dram_eff=0.3342
bk0: 38a 58504i bk1: 36a 58523i bk2: 0a 58757i bk3: 0a 58759i bk4: 0a 58760i bk5: 0a 58760i bk6: 0a 58761i bk7: 0a 58761i bk8: 0a 58762i bk9: 0a 58762i bk10: 44a 58650i bk11: 44a 58615i bk12: 64a 58607i bk13: 64a 58567i bk14: 64a 58532i bk15: 64a 58538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00318244
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58760 n_nop=58314 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01491
n_activity=2499 dram_eff=0.3505
bk0: 36a 58551i bk1: 36a 58541i bk2: 0a 58758i bk3: 0a 58760i bk4: 0a 58760i bk5: 0a 58760i bk6: 0a 58760i bk7: 0a 58761i bk8: 0a 58761i bk9: 0a 58762i bk10: 44a 58645i bk11: 44a 58617i bk12: 64a 58573i bk13: 64a 58527i bk14: 64a 58462i bk15: 64a 58493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00827093

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2488, Miss = 107, Miss_rate = 0.043, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2687, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2416, Miss = 106, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2699, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2457, Miss = 106, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2360, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2354, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 2275, Miss = 104, Miss_rate = 0.046, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 3117, Miss = 105, Miss_rate = 0.034, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2296, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2687, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2288, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30124
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0417
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 60
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=81054
icnt_total_pkts_simt_to_mem=47661
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.9996
	minimum = 6
	maximum = 177
Network latency average = 17.9002
	minimum = 6
	maximum = 143
Slowest packet = 47452
Flit latency average = 17.6708
	minimum = 6
	maximum = 139
Slowest flit = 120932
Fragmentation average = 0.00267897
	minimum = 0
	maximum = 36
Injected packet rate average = 0.061286
	minimum = 0 (at node 0)
	maximum = 0.109962 (at node 13)
Accepted packet rate average = 0.061286
	minimum = 0 (at node 0)
	maximum = 0.109962 (at node 13)
Injected flit rate average = 0.160681
	minimum = 0 (at node 0)
	maximum = 0.282847 (at node 19)
Accepted flit rate average= 0.160681
	minimum = 0 (at node 0)
	maximum = 0.443418 (at node 13)
Injected packet length average = 2.62182
Accepted packet length average = 2.62182
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 54 sec (114 sec)
gpgpu_simulation_rate = 14259 (inst/sec)
gpgpu_simulation_rate = 390 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44521)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44521)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44521)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44521)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44521)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44521)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44521)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44521)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(6,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 45021  inst.: 1720265 (ipc=189.4) sim_rate=14829 (inst/sec) elapsed = 0:0:01:56 / Sat Apr 14 11:28:14 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (728,44521), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (737,44521), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (770,44521), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (794,44521), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (809,44521), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (824,44521), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (839,44521), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (866,44521), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 12 '_Z7Kernel2PbS_S_S_i' finished on shader 6.
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 867
gpu_sim_insn = 95923
gpu_ipc =     110.6378
gpu_tot_sim_cycle = 45388
gpu_tot_sim_insn = 1721474
gpu_tot_ipc =      37.9280
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 16102
gpu_stall_icnt2sh    = 103376
gpu_total_sim_rate=14713
RFC_cache:
	RFC_total_cache_accesses = 150178
	RFC_total_cache_misses = 48209
	RFC_total_cache_miss_rate = 0.3210
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 76147
	L1I_total_cache_misses = 1150
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 895
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 997
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 981
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2250, Miss = 894, Miss_rate = 0.397, Pending_hits = 137, Reservation_fails = 750
	L1D_cache_core[5]: Access = 6533, Miss = 3047, Miss_rate = 0.466, Pending_hits = 485, Reservation_fails = 5524
	L1D_cache_core[6]: Access = 8956, Miss = 3539, Miss_rate = 0.395, Pending_hits = 798, Reservation_fails = 5521
	L1D_cache_core[7]: Access = 9317, Miss = 3595, Miss_rate = 0.386, Pending_hits = 776, Reservation_fails = 6087
	L1D_cache_core[8]: Access = 8442, Miss = 3188, Miss_rate = 0.378, Pending_hits = 703, Reservation_fails = 5881
	L1D_cache_core[9]: Access = 8967, Miss = 3500, Miss_rate = 0.390, Pending_hits = 765, Reservation_fails = 6466
	L1D_cache_core[10]: Access = 8691, Miss = 3297, Miss_rate = 0.379, Pending_hits = 687, Reservation_fails = 5575
	L1D_cache_core[11]: Access = 8668, Miss = 3202, Miss_rate = 0.369, Pending_hits = 687, Reservation_fails = 5188
	L1D_cache_core[12]: Access = 7096, Miss = 2631, Miss_rate = 0.371, Pending_hits = 594, Reservation_fails = 5233
	L1D_cache_core[13]: Access = 3334, Miss = 1103, Miss_rate = 0.331, Pending_hits = 434, Reservation_fails = 2212
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 908
	L1D_total_cache_accesses = 74522
	L1D_total_cache_misses = 29515
	L1D_total_cache_miss_rate = 0.3961
	L1D_total_cache_pending_hits = 6469
	L1D_total_cache_reservation_fails = 53212
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0521
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 139667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 60888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31074
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8736
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22138
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74997
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1150
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4517696
gpgpu_n_tot_w_icount = 141178
gpgpu_n_stall_shd_mem = 98424
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12679
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 159391
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 294912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96544
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85306	W0_Idle:93007	W0_Scoreboard:278987	W1:32291	W2:14207	W3:10141	W4:6735	W5:4699	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39936
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 101432 {8:12679,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1724344 {136:12679,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 680 
averagemflatency = 236 
max_icnt2mem_latency = 387 
max_icnt2sh_latency = 45387 
mrq_lat_table:1155 	90 	65 	57 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19610 	10798 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11769 	4554 	6990 	5211 	1866 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2109 	3727 	5688 	1154 	16 	0 	0 	1 	8 	62 	1311 	12194 	4248 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1410/55 = 25.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      11308     15453    none      none      none      none      none      none      none      none        2803      3210      2453      2249      2252      2358
dram[1]:       8949     15779    none      none      none      none      none      none      none      none        2643      2776      2479      2364      2273      2222
dram[2]:      10189     11257    none      none      none      none      none      none      none      none        2461      3019      2267      2294      2104      1975
dram[3]:      10660     11248    none      none      none      none      none      none      none      none        2344      2609      2067      2261      1979      1936
dram[4]:      17019     10843    none      none      none      none      none      none      none      none        2740      2776      2356      2447      2278      2123
dram[5]:      15303     11579    none      none      none      none      none      none      none      none        3017      2742      2426      2230      2164      2021
maximum mf latency per bank:
dram[0]:        581       659         0         0         0         0         0         0         0         0       503       565       507       590       485       605
dram[1]:        464       680         0         0         0         0         0         0         0         0       460       582       446       595       486       528
dram[2]:        481       473         0         0         0         0         0         0         0         0       482       409       482       500       488       449
dram[3]:        498       492         0         0         0         0         0         0         0         0       431       498       410       466       445       455
dram[4]:        619       619         0         0         0         0         0         0         0         0       596       450       606       442       616       459
dram[5]:        565       563         0         0         0         0         0         0         0         0       481       480       485       447       484       416

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59904 n_nop=59442 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01496
n_activity=2750 dram_eff=0.3258
bk0: 46a 59572i bk1: 36a 59643i bk2: 0a 59901i bk3: 0a 59903i bk4: 0a 59903i bk5: 0a 59905i bk6: 0a 59905i bk7: 0a 59905i bk8: 0a 59906i bk9: 0a 59906i bk10: 40a 59787i bk11: 44a 59742i bk12: 64a 59722i bk13: 64a 59724i bk14: 64a 59626i bk15: 64a 59591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00871394
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59904 n_nop=59444 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01496
n_activity=2551 dram_eff=0.3512
bk0: 44a 59530i bk1: 36a 59672i bk2: 0a 59898i bk3: 0a 59902i bk4: 0a 59902i bk5: 0a 59902i bk6: 0a 59904i bk7: 0a 59905i bk8: 0a 59905i bk9: 0a 59908i bk10: 40a 59792i bk11: 44a 59726i bk12: 64a 59718i bk13: 64a 59671i bk14: 64a 59604i bk15: 64a 59592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0128539
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59904 n_nop=59447 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01486
n_activity=2669 dram_eff=0.3335
bk0: 44a 59584i bk1: 36a 59678i bk2: 0a 59899i bk3: 0a 59902i bk4: 0a 59903i bk5: 0a 59904i bk6: 0a 59905i bk7: 0a 59906i bk8: 0a 59906i bk9: 0a 59907i bk10: 40a 59786i bk11: 44a 59735i bk12: 64a 59715i bk13: 64a 59706i bk14: 64a 59639i bk15: 64a 59556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0111345
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59904 n_nop=59455 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01472
n_activity=2661 dram_eff=0.3315
bk0: 40a 59674i bk1: 36a 59689i bk2: 0a 59902i bk3: 0a 59902i bk4: 0a 59903i bk5: 0a 59903i bk6: 0a 59905i bk7: 0a 59906i bk8: 0a 59907i bk9: 0a 59907i bk10: 40a 59783i bk11: 44a 59704i bk12: 64a 59748i bk13: 64a 59685i bk14: 64a 59710i bk15: 64a 59688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00626002
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59904 n_nop=59450 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01489
n_activity=2669 dram_eff=0.3342
bk0: 38a 59648i bk1: 36a 59667i bk2: 0a 59901i bk3: 0a 59903i bk4: 0a 59904i bk5: 0a 59904i bk6: 0a 59905i bk7: 0a 59905i bk8: 0a 59906i bk9: 0a 59906i bk10: 44a 59794i bk11: 44a 59759i bk12: 64a 59751i bk13: 64a 59711i bk14: 64a 59676i bk15: 64a 59682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00312166
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59904 n_nop=59458 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01462
n_activity=2499 dram_eff=0.3505
bk0: 36a 59695i bk1: 36a 59685i bk2: 0a 59902i bk3: 0a 59904i bk4: 0a 59904i bk5: 0a 59904i bk6: 0a 59904i bk7: 0a 59905i bk8: 0a 59905i bk9: 0a 59906i bk10: 44a 59789i bk11: 44a 59761i bk12: 64a 59717i bk13: 64a 59671i bk14: 64a 59606i bk15: 64a 59637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00811298

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2518, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2720, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2443, Miss = 106, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2731, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2490, Miss = 106, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2390, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2384, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 2302, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 3259, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2327, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2716, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2318, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30598
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0410
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11564
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.118
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=81664
icnt_total_pkts_simt_to_mem=48575
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.3439
	minimum = 6
	maximum = 136
Network latency average = 16.039
	minimum = 6
	maximum = 92
Slowest packet = 60363
Flit latency average = 17.7421
	minimum = 6
	maximum = 91
Slowest flit = 129322
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0404972
	minimum = 0 (at node 7)
	maximum = 0.163783 (at node 23)
Accepted packet rate average = 0.0404972
	minimum = 0 (at node 7)
	maximum = 0.163783 (at node 23)
Injected flit rate average = 0.0651032
	minimum = 0 (at node 7)
	maximum = 0.182238 (at node 23)
Accepted flit rate average= 0.0651032
	minimum = 0 (at node 7)
	maximum = 0.322953 (at node 23)
Injected packet length average = 1.60759
Accepted packet length average = 1.60759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 57 sec (117 sec)
gpgpu_simulation_rate = 14713 (inst/sec)
gpgpu_simulation_rate = 387 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 45388
gpu_tot_sim_insn = 1721474
gpu_tot_ipc =      37.9280
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 16102
gpu_stall_icnt2sh    = 103376
gpu_total_sim_rate=14713
RFC_cache:
	RFC_total_cache_accesses = 150178
	RFC_total_cache_misses = 48209
	RFC_total_cache_miss_rate = 0.3210
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 76147
	L1I_total_cache_misses = 1150
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 895
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 997
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 981
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2250, Miss = 894, Miss_rate = 0.397, Pending_hits = 137, Reservation_fails = 750
	L1D_cache_core[5]: Access = 6533, Miss = 3047, Miss_rate = 0.466, Pending_hits = 485, Reservation_fails = 5524
	L1D_cache_core[6]: Access = 8956, Miss = 3539, Miss_rate = 0.395, Pending_hits = 798, Reservation_fails = 5521
	L1D_cache_core[7]: Access = 9317, Miss = 3595, Miss_rate = 0.386, Pending_hits = 776, Reservation_fails = 6087
	L1D_cache_core[8]: Access = 8442, Miss = 3188, Miss_rate = 0.378, Pending_hits = 703, Reservation_fails = 5881
	L1D_cache_core[9]: Access = 8967, Miss = 3500, Miss_rate = 0.390, Pending_hits = 765, Reservation_fails = 6466
	L1D_cache_core[10]: Access = 8691, Miss = 3297, Miss_rate = 0.379, Pending_hits = 687, Reservation_fails = 5575
	L1D_cache_core[11]: Access = 8668, Miss = 3202, Miss_rate = 0.369, Pending_hits = 687, Reservation_fails = 5188
	L1D_cache_core[12]: Access = 7096, Miss = 2631, Miss_rate = 0.371, Pending_hits = 594, Reservation_fails = 5233
	L1D_cache_core[13]: Access = 3334, Miss = 1103, Miss_rate = 0.331, Pending_hits = 434, Reservation_fails = 2212
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 908
	L1D_total_cache_accesses = 74522
	L1D_total_cache_misses = 29515
	L1D_total_cache_miss_rate = 0.3961
	L1D_total_cache_pending_hits = 6469
	L1D_total_cache_reservation_fails = 53212
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0521
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 139667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 60888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31074
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8736
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22138
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74997
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1150
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4517696
gpgpu_n_tot_w_icount = 141178
gpgpu_n_stall_shd_mem = 98424
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12679
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 159391
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 294912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96544
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85306	W0_Idle:93007	W0_Scoreboard:278987	W1:32291	W2:14207	W3:10141	W4:6735	W5:4699	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39936
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 101432 {8:12679,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1724344 {136:12679,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 680 
averagemflatency = 236 
max_icnt2mem_latency = 387 
max_icnt2sh_latency = 45387 
mrq_lat_table:1155 	90 	65 	57 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19610 	10798 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11769 	4554 	6990 	5211 	1866 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2109 	3727 	5688 	1154 	16 	0 	0 	1 	8 	62 	1311 	12194 	4248 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	71 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1410/55 = 25.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      11308     15453    none      none      none      none      none      none      none      none        2803      3210      2453      2249      2252      2358
dram[1]:       8949     15779    none      none      none      none      none      none      none      none        2643      2776      2479      2364      2273      2222
dram[2]:      10189     11257    none      none      none      none      none      none      none      none        2461      3019      2267      2294      2104      1975
dram[3]:      10660     11248    none      none      none      none      none      none      none      none        2344      2609      2067      2261      1979      1936
dram[4]:      17019     10843    none      none      none      none      none      none      none      none        2740      2776      2356      2447      2278      2123
dram[5]:      15303     11579    none      none      none      none      none      none      none      none        3017      2742      2426      2230      2164      2021
maximum mf latency per bank:
dram[0]:        581       659         0         0         0         0         0         0         0         0       503       565       507       590       485       605
dram[1]:        464       680         0         0         0         0         0         0         0         0       460       582       446       595       486       528
dram[2]:        481       473         0         0         0         0         0         0         0         0       482       409       482       500       488       449
dram[3]:        498       492         0         0         0         0         0         0         0         0       431       498       410       466       445       455
dram[4]:        619       619         0         0         0         0         0         0         0         0       596       450       606       442       616       459
dram[5]:        565       563         0         0         0         0         0         0         0         0       481       480       485       447       484       416

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59904 n_nop=59442 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01496
n_activity=2750 dram_eff=0.3258
bk0: 46a 59572i bk1: 36a 59643i bk2: 0a 59901i bk3: 0a 59903i bk4: 0a 59903i bk5: 0a 59905i bk6: 0a 59905i bk7: 0a 59905i bk8: 0a 59906i bk9: 0a 59906i bk10: 40a 59787i bk11: 44a 59742i bk12: 64a 59722i bk13: 64a 59724i bk14: 64a 59626i bk15: 64a 59591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00871394
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59904 n_nop=59444 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01496
n_activity=2551 dram_eff=0.3512
bk0: 44a 59530i bk1: 36a 59672i bk2: 0a 59898i bk3: 0a 59902i bk4: 0a 59902i bk5: 0a 59902i bk6: 0a 59904i bk7: 0a 59905i bk8: 0a 59905i bk9: 0a 59908i bk10: 40a 59792i bk11: 44a 59726i bk12: 64a 59718i bk13: 64a 59671i bk14: 64a 59604i bk15: 64a 59592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0128539
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59904 n_nop=59447 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01486
n_activity=2669 dram_eff=0.3335
bk0: 44a 59584i bk1: 36a 59678i bk2: 0a 59899i bk3: 0a 59902i bk4: 0a 59903i bk5: 0a 59904i bk6: 0a 59905i bk7: 0a 59906i bk8: 0a 59906i bk9: 0a 59907i bk10: 40a 59786i bk11: 44a 59735i bk12: 64a 59715i bk13: 64a 59706i bk14: 64a 59639i bk15: 64a 59556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0111345
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59904 n_nop=59455 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01472
n_activity=2661 dram_eff=0.3315
bk0: 40a 59674i bk1: 36a 59689i bk2: 0a 59902i bk3: 0a 59902i bk4: 0a 59903i bk5: 0a 59903i bk6: 0a 59905i bk7: 0a 59906i bk8: 0a 59907i bk9: 0a 59907i bk10: 40a 59783i bk11: 44a 59704i bk12: 64a 59748i bk13: 64a 59685i bk14: 64a 59710i bk15: 64a 59688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00626002
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59904 n_nop=59450 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01489
n_activity=2669 dram_eff=0.3342
bk0: 38a 59648i bk1: 36a 59667i bk2: 0a 59901i bk3: 0a 59903i bk4: 0a 59904i bk5: 0a 59904i bk6: 0a 59905i bk7: 0a 59905i bk8: 0a 59906i bk9: 0a 59906i bk10: 44a 59794i bk11: 44a 59759i bk12: 64a 59751i bk13: 64a 59711i bk14: 64a 59676i bk15: 64a 59682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00312166
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59904 n_nop=59458 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01462
n_activity=2499 dram_eff=0.3505
bk0: 36a 59695i bk1: 36a 59685i bk2: 0a 59902i bk3: 0a 59904i bk4: 0a 59904i bk5: 0a 59904i bk6: 0a 59904i bk7: 0a 59905i bk8: 0a 59905i bk9: 0a 59906i bk10: 44a 59789i bk11: 44a 59761i bk12: 64a 59717i bk13: 64a 59671i bk14: 64a 59606i bk15: 64a 59637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00811298

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2518, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2720, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2443, Miss = 106, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2731, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2490, Miss = 106, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2390, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2384, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 2302, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 3259, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2327, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2716, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2318, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30598
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0410
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11564
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.118
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=81664
icnt_total_pkts_simt_to_mem=48575
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Network latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Flit latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Fragmentation average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Injected packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected packet size average = -nan (30 samples)
Accepted packet size average = -nan (30 samples)
Hops average = -nan (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 45388
gpu_tot_sim_insn = 1721474
gpu_tot_ipc =      37.9280
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 16102
gpu_stall_icnt2sh    = 103376
gpu_total_sim_rate=14713
RFC_cache:
	RFC_total_cache_accesses = 150178
	RFC_total_cache_misses = 48209
	RFC_total_cache_miss_rate = 0.3210
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 76147
	L1I_total_cache_misses = 1150
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 895
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 997
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 981
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2250, Miss = 894, Miss_rate = 0.397, Pending_hits = 137, Reservation_fails = 750
	L1D_cache_core[5]: Access = 6533, Miss = 3047, Miss_rate = 0.466, Pending_hits = 485, Reservation_fails = 5524
	L1D_cache_core[6]: Access = 8956, Miss = 3539, Miss_rate = 0.395, Pending_hits = 798, Reservation_fails = 5521
	L1D_cache_core[7]: Access = 9317, Miss = 3595, Miss_rate = 0.386, Pending_hits = 776, Reservation_fails = 6087
	L1D_cache_core[8]: Access = 8442, Miss = 3188, Miss_rate = 0.378, Pending_hits = 703, Reservation_fails = 5881
	L1D_cache_core[9]: Access = 8967, Miss = 3500, Miss_rate = 0.390, Pending_hits = 765, Reservation_fails = 6466
	L1D_cache_core[10]: Access = 8691, Miss = 3297, Miss_rate = 0.379, Pending_hits = 687, Reservation_fails = 5575
	L1D_cache_core[11]: Access = 8668, Miss = 3202, Miss_rate = 0.369, Pending_hits = 687, Reservation_fails = 5188
	L1D_cache_core[12]: Access = 7096, Miss = 2631, Miss_rate = 0.371, Pending_hits = 594, Reservation_fails = 5233
	L1D_cache_core[13]: Access = 3334, Miss = 1103, Miss_rate = 0.331, Pending_hits = 434, Reservation_fails = 2212
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 908
	L1D_total_cache_accesses = 74522
	L1D_total_cache_misses = 29515
	L1D_total_cache_miss_rate = 0.3961
	L1D_total_cache_pending_hits = 6469
	L1D_total_cache_reservation_fails = 53212
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0521
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 139667
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 60888
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31074
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8736
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22138
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74997
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1150
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4517696
gpgpu_n_tot_w_icount = 141178
gpgpu_n_stall_shd_mem = 98424
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12679
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 159391
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 294912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96544
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85306	W0_Idle:93007	W0_Scoreboard:278987	W1:32291	W2:14207	W3:10141	W4:6735	W5:4699	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39936
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 101432 {8:12679,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1724344 {136:12679,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 680 
averagemflatency = 236 
max_icnt2mem_latency = 387 
max_icnt2sh_latency = 45387 
mrq_lat_table:1155 	90 	65 	57 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19610 	10798 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11769 	4554 	6990 	5211 	1866 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2109 	3727 	5688 	1154 	16 	0 	0 	1 	8 	62 	1311 	12194 	4248 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	71 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1410/55 = 25.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      11308     15453    none      none      none      none      none      none      none      none        2803      3210      2453      2249      2252      2358
dram[1]:       8949     15779    none      none      none      none      none      none      none      none        2643      2776      2479      2364      2273      2222
dram[2]:      10189     11257    none      none      none      none      none      none      none      none        2461      3019      2267      2294      2104      1975
dram[3]:      10660     11248    none      none      none      none      none      none      none      none        2344      2609      2067      2261      1979      1936
dram[4]:      17019     10843    none      none      none      none      none      none      none      none        2740      2776      2356      2447      2278      2123
dram[5]:      15303     11579    none      none      none      none      none      none      none      none        3017      2742      2426      2230      2164      2021
maximum mf latency per bank:
dram[0]:        581       659         0         0         0         0         0         0         0         0       503       565       507       590       485       605
dram[1]:        464       680         0         0         0         0         0         0         0         0       460       582       446       595       486       528
dram[2]:        481       473         0         0         0         0         0         0         0         0       482       409       482       500       488       449
dram[3]:        498       492         0         0         0         0         0         0         0         0       431       498       410       466       445       455
dram[4]:        619       619         0         0         0         0         0         0         0         0       596       450       606       442       616       459
dram[5]:        565       563         0         0         0         0         0         0         0         0       481       480       485       447       484       416

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59904 n_nop=59442 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01496
n_activity=2750 dram_eff=0.3258
bk0: 46a 59572i bk1: 36a 59643i bk2: 0a 59901i bk3: 0a 59903i bk4: 0a 59903i bk5: 0a 59905i bk6: 0a 59905i bk7: 0a 59905i bk8: 0a 59906i bk9: 0a 59906i bk10: 40a 59787i bk11: 44a 59742i bk12: 64a 59722i bk13: 64a 59724i bk14: 64a 59626i bk15: 64a 59591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00871394
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59904 n_nop=59444 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01496
n_activity=2551 dram_eff=0.3512
bk0: 44a 59530i bk1: 36a 59672i bk2: 0a 59898i bk3: 0a 59902i bk4: 0a 59902i bk5: 0a 59902i bk6: 0a 59904i bk7: 0a 59905i bk8: 0a 59905i bk9: 0a 59908i bk10: 40a 59792i bk11: 44a 59726i bk12: 64a 59718i bk13: 64a 59671i bk14: 64a 59604i bk15: 64a 59592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0128539
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59904 n_nop=59447 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01486
n_activity=2669 dram_eff=0.3335
bk0: 44a 59584i bk1: 36a 59678i bk2: 0a 59899i bk3: 0a 59902i bk4: 0a 59903i bk5: 0a 59904i bk6: 0a 59905i bk7: 0a 59906i bk8: 0a 59906i bk9: 0a 59907i bk10: 40a 59786i bk11: 44a 59735i bk12: 64a 59715i bk13: 64a 59706i bk14: 64a 59639i bk15: 64a 59556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0111345
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59904 n_nop=59455 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01472
n_activity=2661 dram_eff=0.3315
bk0: 40a 59674i bk1: 36a 59689i bk2: 0a 59902i bk3: 0a 59902i bk4: 0a 59903i bk5: 0a 59903i bk6: 0a 59905i bk7: 0a 59906i bk8: 0a 59907i bk9: 0a 59907i bk10: 40a 59783i bk11: 44a 59704i bk12: 64a 59748i bk13: 64a 59685i bk14: 64a 59710i bk15: 64a 59688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00626002
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59904 n_nop=59450 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01489
n_activity=2669 dram_eff=0.3342
bk0: 38a 59648i bk1: 36a 59667i bk2: 0a 59901i bk3: 0a 59903i bk4: 0a 59904i bk5: 0a 59904i bk6: 0a 59905i bk7: 0a 59905i bk8: 0a 59906i bk9: 0a 59906i bk10: 44a 59794i bk11: 44a 59759i bk12: 64a 59751i bk13: 64a 59711i bk14: 64a 59676i bk15: 64a 59682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00312166
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59904 n_nop=59458 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01462
n_activity=2499 dram_eff=0.3505
bk0: 36a 59695i bk1: 36a 59685i bk2: 0a 59902i bk3: 0a 59904i bk4: 0a 59904i bk5: 0a 59904i bk6: 0a 59904i bk7: 0a 59905i bk8: 0a 59905i bk9: 0a 59906i bk10: 44a 59789i bk11: 44a 59761i bk12: 64a 59717i bk13: 64a 59671i bk14: 64a 59606i bk15: 64a 59637i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00811298

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2518, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2720, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2443, Miss = 106, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2731, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2490, Miss = 106, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2390, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2384, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 2302, Miss = 104, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 3259, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2327, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2716, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2318, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30598
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0410
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11564
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17670
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.118
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=81664
icnt_total_pkts_simt_to_mem=48575
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Network latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Flit latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Fragmentation average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Injected packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected packet size average = -nan (31 samples)
Accepted packet size average = -nan (31 samples)
Hops average = -nan (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45388)
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45388)
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45388)
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45388)
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45388)
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45388)
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45388)
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45388)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(6,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(5,0,0) tid=(461,0,0)
GPGPU-Sim uArch: cycles simulated: 45888  inst.: 1826401 (ipc=209.9) sim_rate=15220 (inst/sec) elapsed = 0:0:02:00 / Sat Apr 14 11:28:18 2018
GPGPU-Sim uArch: cycles simulated: 46388  inst.: 1836648 (ipc=115.2) sim_rate=14932 (inst/sec) elapsed = 0:0:02:03 / Sat Apr 14 11:28:21 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1291,45388), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 46888  inst.: 1844816 (ipc=82.2) sim_rate=14758 (inst/sec) elapsed = 0:0:02:05 / Sat Apr 14 11:28:23 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1584,45388), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1740,45388), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1785,45388), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1814,45388), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1826,45388), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1886,45388), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 47388  inst.: 1847416 (ipc=63.0) sim_rate=14546 (inst/sec) elapsed = 0:0:02:07 / Sat Apr 14 11:28:25 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2381,45388), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 14.
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 2382
gpu_sim_insn = 126333
gpu_ipc =      53.0365
gpu_tot_sim_cycle = 47770
gpu_tot_sim_insn = 1847807
gpu_tot_ipc =      38.6813
gpu_tot_issued_cta = 104
max_total_param_size = 0
gpu_stall_dramfull = 16102
gpu_stall_icnt2sh    = 104646
gpu_total_sim_rate=14549
RFC_cache:
	RFC_total_cache_accesses = 162895
	RFC_total_cache_misses = 52668
	RFC_total_cache_miss_rate = 0.3233
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 83356
	L1I_total_cache_misses = 1197
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 895
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 997
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 981
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2250, Miss = 894, Miss_rate = 0.397, Pending_hits = 137, Reservation_fails = 750
	L1D_cache_core[5]: Access = 6533, Miss = 3047, Miss_rate = 0.466, Pending_hits = 485, Reservation_fails = 5524
	L1D_cache_core[6]: Access = 8956, Miss = 3539, Miss_rate = 0.395, Pending_hits = 798, Reservation_fails = 5521
	L1D_cache_core[7]: Access = 9709, Miss = 3651, Miss_rate = 0.376, Pending_hits = 807, Reservation_fails = 6087
	L1D_cache_core[8]: Access = 8885, Miss = 3257, Miss_rate = 0.367, Pending_hits = 740, Reservation_fails = 5881
	L1D_cache_core[9]: Access = 9229, Miss = 3548, Miss_rate = 0.384, Pending_hits = 792, Reservation_fails = 6466
	L1D_cache_core[10]: Access = 9177, Miss = 3379, Miss_rate = 0.368, Pending_hits = 724, Reservation_fails = 5575
	L1D_cache_core[11]: Access = 9117, Miss = 3272, Miss_rate = 0.359, Pending_hits = 728, Reservation_fails = 5188
	L1D_cache_core[12]: Access = 7553, Miss = 2696, Miss_rate = 0.357, Pending_hits = 630, Reservation_fails = 5233
	L1D_cache_core[13]: Access = 3795, Miss = 1168, Miss_rate = 0.308, Pending_hits = 466, Reservation_fails = 2212
	L1D_cache_core[14]: Access = 878, Miss = 386, Miss_rate = 0.440, Pending_hits = 112, Reservation_fails = 908
	L1D_total_cache_accesses = 77978
	L1D_total_cache_misses = 30076
	L1D_total_cache_miss_rate = 0.3857
	L1D_total_cache_pending_hits = 6750
	L1D_total_cache_reservation_fails = 53212
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 10112
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0475
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 150507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31074
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9632
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22138
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 82159
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1197
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4919680
gpgpu_n_tot_w_icount = 153740
gpgpu_n_stall_shd_mem = 99477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13156
gpgpu_n_mem_write_global = 17940
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 167420
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 323584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97597
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85815	W0_Idle:95942	W0_Scoreboard:291625	W1:36748	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43520
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105248 {8:13156,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722496 {40:17877,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1789216 {136:13156,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143520 {8:17940,}
traffic_breakdown_memtocore[INST_ACC_R] = 11288 {136:83,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 680 
averagemflatency = 234 
max_icnt2mem_latency = 387 
max_icnt2sh_latency = 46977 
mrq_lat_table:1155 	90 	65 	57 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20187 	10814 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12310 	4587 	7012 	5211 	1866 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2245 	3891 	5827 	1192 	16 	0 	0 	1 	8 	62 	1311 	12194 	4364 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1410/55 = 25.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      11398     15512    none      none      none      none      none      none      none      none        2943      3342      2505      2296      2325      2420
dram[1]:       9060     15850    none      none      none      none      none      none      none      none        2779      2882      2514      2413      2319      2280
dram[2]:      10298     11351    none      none      none      none      none      none      none      none        2585      3148      2316      2338      2165      2026
dram[3]:      10781     11325    none      none      none      none      none      none      none      none        2449      2746      2132      2274      2045      1991
dram[4]:      17074     10933    none      none      none      none      none      none      none      none        2856      2867      2414      2481      2304      2154
dram[5]:      15353     11662    none      none      none      none      none      none      none      none        3125      2822      2500      2269      2210      2080
maximum mf latency per bank:
dram[0]:        581       659         0         0         0         0         0         0         0         0       503       565       507       590       485       605
dram[1]:        464       680         0         0         0         0         0         0         0         0       460       582       446       595       486       528
dram[2]:        481       473         0         0         0         0         0         0         0         0       482       409       482       500       488       449
dram[3]:        498       492         0         0         0         0         0         0         0         0       431       498       410       466       445       455
dram[4]:        619       619         0         0         0         0         0         0         0         0       596       450       606       442       616       459
dram[5]:        565       563         0         0         0         0         0         0         0         0       481       480       485       447       484       416

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63047 n_nop=62585 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01421
n_activity=2750 dram_eff=0.3258
bk0: 46a 62715i bk1: 36a 62786i bk2: 0a 63044i bk3: 0a 63046i bk4: 0a 63046i bk5: 0a 63048i bk6: 0a 63048i bk7: 0a 63048i bk8: 0a 63049i bk9: 0a 63049i bk10: 40a 62930i bk11: 44a 62885i bk12: 64a 62865i bk13: 64a 62867i bk14: 64a 62769i bk15: 64a 62734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00827954
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63047 n_nop=62587 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01421
n_activity=2551 dram_eff=0.3512
bk0: 44a 62673i bk1: 36a 62815i bk2: 0a 63041i bk3: 0a 63045i bk4: 0a 63045i bk5: 0a 63045i bk6: 0a 63047i bk7: 0a 63048i bk8: 0a 63048i bk9: 0a 63051i bk10: 40a 62935i bk11: 44a 62869i bk12: 64a 62861i bk13: 64a 62814i bk14: 64a 62747i bk15: 64a 62735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0122131
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63047 n_nop=62590 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01412
n_activity=2669 dram_eff=0.3335
bk0: 44a 62727i bk1: 36a 62821i bk2: 0a 63042i bk3: 0a 63045i bk4: 0a 63046i bk5: 0a 63047i bk6: 0a 63048i bk7: 0a 63049i bk8: 0a 63049i bk9: 0a 63050i bk10: 40a 62929i bk11: 44a 62878i bk12: 64a 62858i bk13: 64a 62849i bk14: 64a 62782i bk15: 64a 62699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0105794
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63047 n_nop=62598 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01399
n_activity=2661 dram_eff=0.3315
bk0: 40a 62817i bk1: 36a 62832i bk2: 0a 63045i bk3: 0a 63045i bk4: 0a 63046i bk5: 0a 63046i bk6: 0a 63048i bk7: 0a 63049i bk8: 0a 63050i bk9: 0a 63050i bk10: 40a 62926i bk11: 44a 62847i bk12: 64a 62891i bk13: 64a 62828i bk14: 64a 62853i bk15: 64a 62831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00594794
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63047 n_nop=62593 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01415
n_activity=2669 dram_eff=0.3342
bk0: 38a 62791i bk1: 36a 62810i bk2: 0a 63044i bk3: 0a 63046i bk4: 0a 63047i bk5: 0a 63047i bk6: 0a 63048i bk7: 0a 63048i bk8: 0a 63049i bk9: 0a 63049i bk10: 44a 62937i bk11: 44a 62902i bk12: 64a 62894i bk13: 64a 62854i bk14: 64a 62819i bk15: 64a 62825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00296604
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63047 n_nop=62601 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01389
n_activity=2499 dram_eff=0.3505
bk0: 36a 62838i bk1: 36a 62828i bk2: 0a 63045i bk3: 0a 63047i bk4: 0a 63047i bk5: 0a 63047i bk6: 0a 63047i bk7: 0a 63048i bk8: 0a 63048i bk9: 0a 63049i bk10: 44a 62932i bk11: 44a 62904i bk12: 64a 62860i bk13: 64a 62814i bk14: 64a 62749i bk15: 64a 62780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00770854

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2579, Miss = 107, Miss_rate = 0.041, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2768, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2495, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2780, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2544, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2442, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2441, Miss = 104, Miss_rate = 0.043, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 2346, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 3303, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2368, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2764, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2364, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31194
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0403
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17786
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 65
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.116
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=84180
icnt_total_pkts_simt_to_mem=49287
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.5092
	minimum = 6
	maximum = 115
Network latency average = 15.6787
	minimum = 6
	maximum = 105
Slowest packet = 62251
Flit latency average = 15.7429
	minimum = 6
	maximum = 101
Slowest flit = 133020
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0185341
	minimum = 0 (at node 0)
	maximum = 0.0474391 (at node 14)
Accepted packet rate average = 0.0185341
	minimum = 0 (at node 0)
	maximum = 0.0474391 (at node 14)
Injected flit rate average = 0.0501912
	minimum = 0 (at node 0)
	maximum = 0.102855 (at node 15)
Accepted flit rate average= 0.0501912
	minimum = 0 (at node 0)
	maximum = 0.212007 (at node 14)
Injected packet length average = 2.70805
Accepted packet length average = 2.70805
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Network latency average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Flit latency average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Fragmentation average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Injected packet rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Accepted packet rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Injected flit rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Accepted flit rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Injected packet size average = -nan (32 samples)
Accepted packet size average = -nan (32 samples)
Hops average = -nan (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 7 sec (127 sec)
gpgpu_simulation_rate = 14549 (inst/sec)
gpgpu_simulation_rate = 376 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47770)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47770)
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47770)
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47770)
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47770)
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47770)
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47770)
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47770)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (348,47770), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (348,47770), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (348,47770), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (349,47770), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (354,47770), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (463,47770), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (487,47770), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (491,47770), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 14 '_Z7Kernel2PbS_S_S_i' finished on shader 7.
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 492
gpu_sim_insn = 94222
gpu_ipc =     191.5081
gpu_tot_sim_cycle = 48262
gpu_tot_sim_insn = 1942029
gpu_tot_ipc =      40.2393
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 16102
gpu_stall_icnt2sh    = 104646
gpu_total_sim_rate=15054
RFC_cache:
	RFC_total_cache_accesses = 165095
	RFC_total_cache_misses = 53178
	RFC_total_cache_miss_rate = 0.3221
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 85026
	L1I_total_cache_misses = 1229
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 895
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 997
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 981
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2270, Miss = 900, Miss_rate = 0.396, Pending_hits = 149, Reservation_fails = 750
	L1D_cache_core[5]: Access = 6553, Miss = 3053, Miss_rate = 0.466, Pending_hits = 497, Reservation_fails = 5524
	L1D_cache_core[6]: Access = 8972, Miss = 3543, Miss_rate = 0.395, Pending_hits = 810, Reservation_fails = 5521
	L1D_cache_core[7]: Access = 9725, Miss = 3655, Miss_rate = 0.376, Pending_hits = 819, Reservation_fails = 6087
	L1D_cache_core[8]: Access = 8885, Miss = 3257, Miss_rate = 0.367, Pending_hits = 740, Reservation_fails = 5881
	L1D_cache_core[9]: Access = 9229, Miss = 3548, Miss_rate = 0.384, Pending_hits = 792, Reservation_fails = 6466
	L1D_cache_core[10]: Access = 9177, Miss = 3379, Miss_rate = 0.368, Pending_hits = 724, Reservation_fails = 5575
	L1D_cache_core[11]: Access = 9117, Miss = 3272, Miss_rate = 0.359, Pending_hits = 728, Reservation_fails = 5188
	L1D_cache_core[12]: Access = 7553, Miss = 2696, Miss_rate = 0.357, Pending_hits = 630, Reservation_fails = 5233
	L1D_cache_core[13]: Access = 3795, Miss = 1168, Miss_rate = 0.308, Pending_hits = 466, Reservation_fails = 2212
	L1D_cache_core[14]: Access = 878, Miss = 386, Miss_rate = 0.440, Pending_hits = 112, Reservation_fails = 908
	L1D_total_cache_accesses = 78114
	L1D_total_cache_misses = 30112
	L1D_total_cache_miss_rate = 0.3855
	L1D_total_cache_pending_hits = 6846
	L1D_total_cache_reservation_fails = 53212
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0446
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 152197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31074
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22138
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83797
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1229
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
200, 200, 200, 200, 208, 208, 200, 192, 200, 200, 200, 200, 208, 200, 200, 192, 
gpgpu_n_tot_thrd_icount = 5018496
gpgpu_n_tot_w_icount = 156828
gpgpu_n_stall_shd_mem = 99477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13188
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 171516
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97597
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86093	W0_Idle:97036	W0_Scoreboard:293571	W1:36764	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:46592
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105504 {8:13188,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1793568 {136:13188,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 680 
averagemflatency = 234 
max_icnt2mem_latency = 387 
max_icnt2sh_latency = 48257 
mrq_lat_table:1155 	90 	65 	57 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20227 	10814 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12352 	4587 	7012 	5211 	1866 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2277 	3891 	5827 	1192 	16 	0 	0 	1 	8 	62 	1311 	12194 	4372 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1410/55 = 25.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      11406     15535    none      none      none      none      none      none      none      none        2943      3342      2505      2296      2325      2420
dram[1]:       9071     15869    none      none      none      none      none      none      none      none        2779      2882      2514      2413      2319      2280
dram[2]:      10310     11361    none      none      none      none      none      none      none      none        2585      3148      2316      2338      2165      2026
dram[3]:      10790     11339    none      none      none      none      none      none      none      none        2449      2746      2132      2274      2045      1991
dram[4]:      17098     10947    none      none      none      none      none      none      none      none        2856      2867      2414      2481      2304      2154
dram[5]:      15378     11671    none      none      none      none      none      none      none      none        3125      2822      2500      2269      2210      2080
maximum mf latency per bank:
dram[0]:        581       659         0         0         0         0         0         0         0         0       503       565       507       590       485       605
dram[1]:        464       680         0         0         0         0         0         0         0         0       460       582       446       595       486       528
dram[2]:        481       473         0         0         0         0         0         0         0         0       482       409       482       500       488       449
dram[3]:        498       492         0         0         0         0         0         0         0         0       431       498       410       466       445       455
dram[4]:        619       619         0         0         0         0         0         0         0         0       596       450       606       442       616       459
dram[5]:        565       563         0         0         0         0         0         0         0         0       481       480       485       447       484       416

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63696 n_nop=63234 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01407
n_activity=2750 dram_eff=0.3258
bk0: 46a 63364i bk1: 36a 63435i bk2: 0a 63693i bk3: 0a 63695i bk4: 0a 63695i bk5: 0a 63697i bk6: 0a 63697i bk7: 0a 63697i bk8: 0a 63698i bk9: 0a 63698i bk10: 40a 63579i bk11: 44a 63534i bk12: 64a 63514i bk13: 64a 63516i bk14: 64a 63418i bk15: 64a 63383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00819518
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63696 n_nop=63236 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01407
n_activity=2551 dram_eff=0.3512
bk0: 44a 63322i bk1: 36a 63464i bk2: 0a 63690i bk3: 0a 63694i bk4: 0a 63694i bk5: 0a 63694i bk6: 0a 63696i bk7: 0a 63697i bk8: 0a 63697i bk9: 0a 63700i bk10: 40a 63584i bk11: 44a 63518i bk12: 64a 63510i bk13: 64a 63463i bk14: 64a 63396i bk15: 64a 63384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0120887
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63696 n_nop=63239 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01397
n_activity=2669 dram_eff=0.3335
bk0: 44a 63376i bk1: 36a 63470i bk2: 0a 63691i bk3: 0a 63694i bk4: 0a 63695i bk5: 0a 63696i bk6: 0a 63697i bk7: 0a 63698i bk8: 0a 63698i bk9: 0a 63699i bk10: 40a 63578i bk11: 44a 63527i bk12: 64a 63507i bk13: 64a 63498i bk14: 64a 63431i bk15: 64a 63348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0104716
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63696 n_nop=63247 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01385
n_activity=2661 dram_eff=0.3315
bk0: 40a 63466i bk1: 36a 63481i bk2: 0a 63694i bk3: 0a 63694i bk4: 0a 63695i bk5: 0a 63695i bk6: 0a 63697i bk7: 0a 63698i bk8: 0a 63699i bk9: 0a 63699i bk10: 40a 63575i bk11: 44a 63496i bk12: 64a 63540i bk13: 64a 63477i bk14: 64a 63502i bk15: 64a 63480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00588734
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63696 n_nop=63242 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.014
n_activity=2669 dram_eff=0.3342
bk0: 38a 63440i bk1: 36a 63459i bk2: 0a 63693i bk3: 0a 63695i bk4: 0a 63696i bk5: 0a 63696i bk6: 0a 63697i bk7: 0a 63697i bk8: 0a 63698i bk9: 0a 63698i bk10: 44a 63586i bk11: 44a 63551i bk12: 64a 63543i bk13: 64a 63503i bk14: 64a 63468i bk15: 64a 63474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00293582
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63696 n_nop=63250 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01375
n_activity=2499 dram_eff=0.3505
bk0: 36a 63487i bk1: 36a 63477i bk2: 0a 63694i bk3: 0a 63696i bk4: 0a 63696i bk5: 0a 63696i bk6: 0a 63696i bk7: 0a 63697i bk8: 0a 63697i bk9: 0a 63698i bk10: 44a 63581i bk11: 44a 63553i bk12: 64a 63509i bk13: 64a 63463i bk14: 64a 63398i bk15: 64a 63429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00762999

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2581, Miss = 107, Miss_rate = 0.041, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2773, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2498, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2784, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2549, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2444, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2443, Miss = 104, Miss_rate = 0.043, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 2349, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 3309, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2371, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2769, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2366, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31236
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0402
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=84358
icnt_total_pkts_simt_to_mem=49337
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.95238
	minimum = 6
	maximum = 12
Network latency average = 7.89286
	minimum = 6
	maximum = 11
Slowest packet = 62424
Flit latency average = 6.15789
	minimum = 6
	maximum = 8
Slowest flit = 133474
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0063234
	minimum = 0 (at node 8)
	maximum = 0.0162602 (at node 4)
Accepted packet rate average = 0.0063234
	minimum = 0 (at node 8)
	maximum = 0.0162602 (at node 4)
Injected flit rate average = 0.0171635
	minimum = 0 (at node 8)
	maximum = 0.0447154 (at node 23)
Accepted flit rate average= 0.0171635
	minimum = 0 (at node 8)
	maximum = 0.0609756 (at node 7)
Injected packet length average = 2.71429
Accepted packet length average = 2.71429
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Network latency average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Flit latency average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Fragmentation average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Injected packet rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Accepted packet rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Injected flit rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Accepted flit rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Injected packet size average = -nan (33 samples)
Accepted packet size average = -nan (33 samples)
Hops average = -nan (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 9 sec (129 sec)
gpgpu_simulation_rate = 15054 (inst/sec)
gpgpu_simulation_rate = 374 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 48262
gpu_tot_sim_insn = 1942029
gpu_tot_ipc =      40.2393
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 16102
gpu_stall_icnt2sh    = 104646
gpu_total_sim_rate=15054
RFC_cache:
	RFC_total_cache_accesses = 165095
	RFC_total_cache_misses = 53178
	RFC_total_cache_miss_rate = 0.3221
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 85026
	L1I_total_cache_misses = 1229
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 895
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 997
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 981
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2270, Miss = 900, Miss_rate = 0.396, Pending_hits = 149, Reservation_fails = 750
	L1D_cache_core[5]: Access = 6553, Miss = 3053, Miss_rate = 0.466, Pending_hits = 497, Reservation_fails = 5524
	L1D_cache_core[6]: Access = 8972, Miss = 3543, Miss_rate = 0.395, Pending_hits = 810, Reservation_fails = 5521
	L1D_cache_core[7]: Access = 9725, Miss = 3655, Miss_rate = 0.376, Pending_hits = 819, Reservation_fails = 6087
	L1D_cache_core[8]: Access = 8885, Miss = 3257, Miss_rate = 0.367, Pending_hits = 740, Reservation_fails = 5881
	L1D_cache_core[9]: Access = 9229, Miss = 3548, Miss_rate = 0.384, Pending_hits = 792, Reservation_fails = 6466
	L1D_cache_core[10]: Access = 9177, Miss = 3379, Miss_rate = 0.368, Pending_hits = 724, Reservation_fails = 5575
	L1D_cache_core[11]: Access = 9117, Miss = 3272, Miss_rate = 0.359, Pending_hits = 728, Reservation_fails = 5188
	L1D_cache_core[12]: Access = 7553, Miss = 2696, Miss_rate = 0.357, Pending_hits = 630, Reservation_fails = 5233
	L1D_cache_core[13]: Access = 3795, Miss = 1168, Miss_rate = 0.308, Pending_hits = 466, Reservation_fails = 2212
	L1D_cache_core[14]: Access = 878, Miss = 386, Miss_rate = 0.440, Pending_hits = 112, Reservation_fails = 908
	L1D_total_cache_accesses = 78114
	L1D_total_cache_misses = 30112
	L1D_total_cache_miss_rate = 0.3855
	L1D_total_cache_pending_hits = 6846
	L1D_total_cache_reservation_fails = 53212
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0446
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 152197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31074
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22138
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83797
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1229
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
200, 200, 200, 200, 208, 208, 200, 192, 200, 200, 200, 200, 208, 200, 200, 192, 
gpgpu_n_tot_thrd_icount = 5018496
gpgpu_n_tot_w_icount = 156828
gpgpu_n_stall_shd_mem = 99477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13188
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 171516
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97597
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86093	W0_Idle:97036	W0_Scoreboard:293571	W1:36764	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:46592
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105504 {8:13188,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1793568 {136:13188,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 680 
averagemflatency = 234 
max_icnt2mem_latency = 387 
max_icnt2sh_latency = 48257 
mrq_lat_table:1155 	90 	65 	57 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20227 	10814 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12352 	4587 	7012 	5211 	1866 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2277 	3891 	5827 	1192 	16 	0 	0 	1 	8 	62 	1311 	12194 	4372 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1410/55 = 25.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      11406     15535    none      none      none      none      none      none      none      none        2943      3342      2505      2296      2325      2420
dram[1]:       9071     15869    none      none      none      none      none      none      none      none        2779      2882      2514      2413      2319      2280
dram[2]:      10310     11361    none      none      none      none      none      none      none      none        2585      3148      2316      2338      2165      2026
dram[3]:      10790     11339    none      none      none      none      none      none      none      none        2449      2746      2132      2274      2045      1991
dram[4]:      17098     10947    none      none      none      none      none      none      none      none        2856      2867      2414      2481      2304      2154
dram[5]:      15378     11671    none      none      none      none      none      none      none      none        3125      2822      2500      2269      2210      2080
maximum mf latency per bank:
dram[0]:        581       659         0         0         0         0         0         0         0         0       503       565       507       590       485       605
dram[1]:        464       680         0         0         0         0         0         0         0         0       460       582       446       595       486       528
dram[2]:        481       473         0         0         0         0         0         0         0         0       482       409       482       500       488       449
dram[3]:        498       492         0         0         0         0         0         0         0         0       431       498       410       466       445       455
dram[4]:        619       619         0         0         0         0         0         0         0         0       596       450       606       442       616       459
dram[5]:        565       563         0         0         0         0         0         0         0         0       481       480       485       447       484       416

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63696 n_nop=63234 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01407
n_activity=2750 dram_eff=0.3258
bk0: 46a 63364i bk1: 36a 63435i bk2: 0a 63693i bk3: 0a 63695i bk4: 0a 63695i bk5: 0a 63697i bk6: 0a 63697i bk7: 0a 63697i bk8: 0a 63698i bk9: 0a 63698i bk10: 40a 63579i bk11: 44a 63534i bk12: 64a 63514i bk13: 64a 63516i bk14: 64a 63418i bk15: 64a 63383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00819518
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63696 n_nop=63236 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01407
n_activity=2551 dram_eff=0.3512
bk0: 44a 63322i bk1: 36a 63464i bk2: 0a 63690i bk3: 0a 63694i bk4: 0a 63694i bk5: 0a 63694i bk6: 0a 63696i bk7: 0a 63697i bk8: 0a 63697i bk9: 0a 63700i bk10: 40a 63584i bk11: 44a 63518i bk12: 64a 63510i bk13: 64a 63463i bk14: 64a 63396i bk15: 64a 63384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0120887
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63696 n_nop=63239 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01397
n_activity=2669 dram_eff=0.3335
bk0: 44a 63376i bk1: 36a 63470i bk2: 0a 63691i bk3: 0a 63694i bk4: 0a 63695i bk5: 0a 63696i bk6: 0a 63697i bk7: 0a 63698i bk8: 0a 63698i bk9: 0a 63699i bk10: 40a 63578i bk11: 44a 63527i bk12: 64a 63507i bk13: 64a 63498i bk14: 64a 63431i bk15: 64a 63348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0104716
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63696 n_nop=63247 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01385
n_activity=2661 dram_eff=0.3315
bk0: 40a 63466i bk1: 36a 63481i bk2: 0a 63694i bk3: 0a 63694i bk4: 0a 63695i bk5: 0a 63695i bk6: 0a 63697i bk7: 0a 63698i bk8: 0a 63699i bk9: 0a 63699i bk10: 40a 63575i bk11: 44a 63496i bk12: 64a 63540i bk13: 64a 63477i bk14: 64a 63502i bk15: 64a 63480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00588734
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63696 n_nop=63242 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.014
n_activity=2669 dram_eff=0.3342
bk0: 38a 63440i bk1: 36a 63459i bk2: 0a 63693i bk3: 0a 63695i bk4: 0a 63696i bk5: 0a 63696i bk6: 0a 63697i bk7: 0a 63697i bk8: 0a 63698i bk9: 0a 63698i bk10: 44a 63586i bk11: 44a 63551i bk12: 64a 63543i bk13: 64a 63503i bk14: 64a 63468i bk15: 64a 63474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00293582
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63696 n_nop=63250 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01375
n_activity=2499 dram_eff=0.3505
bk0: 36a 63487i bk1: 36a 63477i bk2: 0a 63694i bk3: 0a 63696i bk4: 0a 63696i bk5: 0a 63696i bk6: 0a 63696i bk7: 0a 63697i bk8: 0a 63697i bk9: 0a 63698i bk10: 44a 63581i bk11: 44a 63553i bk12: 64a 63509i bk13: 64a 63463i bk14: 64a 63398i bk15: 64a 63429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00762999

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2581, Miss = 107, Miss_rate = 0.041, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2773, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2498, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2784, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2549, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2444, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2443, Miss = 104, Miss_rate = 0.043, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 2349, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 3309, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2371, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2769, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2366, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31236
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0402
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=84358
icnt_total_pkts_simt_to_mem=49337
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Network latency average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Flit latency average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Fragmentation average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Injected packet rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Accepted packet rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Injected flit rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Accepted flit rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Injected packet size average = -nan (34 samples)
Accepted packet size average = -nan (34 samples)
Hops average = -nan (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 48262
gpu_tot_sim_insn = 1942029
gpu_tot_ipc =      40.2393
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 16102
gpu_stall_icnt2sh    = 104646
gpu_total_sim_rate=15054
RFC_cache:
	RFC_total_cache_accesses = 165095
	RFC_total_cache_misses = 53178
	RFC_total_cache_miss_rate = 0.3221
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 85026
	L1I_total_cache_misses = 1229
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 895
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 997
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 981
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2270, Miss = 900, Miss_rate = 0.396, Pending_hits = 149, Reservation_fails = 750
	L1D_cache_core[5]: Access = 6553, Miss = 3053, Miss_rate = 0.466, Pending_hits = 497, Reservation_fails = 5524
	L1D_cache_core[6]: Access = 8972, Miss = 3543, Miss_rate = 0.395, Pending_hits = 810, Reservation_fails = 5521
	L1D_cache_core[7]: Access = 9725, Miss = 3655, Miss_rate = 0.376, Pending_hits = 819, Reservation_fails = 6087
	L1D_cache_core[8]: Access = 8885, Miss = 3257, Miss_rate = 0.367, Pending_hits = 740, Reservation_fails = 5881
	L1D_cache_core[9]: Access = 9229, Miss = 3548, Miss_rate = 0.384, Pending_hits = 792, Reservation_fails = 6466
	L1D_cache_core[10]: Access = 9177, Miss = 3379, Miss_rate = 0.368, Pending_hits = 724, Reservation_fails = 5575
	L1D_cache_core[11]: Access = 9117, Miss = 3272, Miss_rate = 0.359, Pending_hits = 728, Reservation_fails = 5188
	L1D_cache_core[12]: Access = 7553, Miss = 2696, Miss_rate = 0.357, Pending_hits = 630, Reservation_fails = 5233
	L1D_cache_core[13]: Access = 3795, Miss = 1168, Miss_rate = 0.308, Pending_hits = 466, Reservation_fails = 2212
	L1D_cache_core[14]: Access = 878, Miss = 386, Miss_rate = 0.440, Pending_hits = 112, Reservation_fails = 908
	L1D_total_cache_accesses = 78114
	L1D_total_cache_misses = 30112
	L1D_total_cache_miss_rate = 0.3855
	L1D_total_cache_pending_hits = 6846
	L1D_total_cache_reservation_fails = 53212
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0446
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 152197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31074
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22138
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83797
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1229
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
200, 200, 200, 200, 208, 208, 200, 192, 200, 200, 200, 200, 208, 200, 200, 192, 
gpgpu_n_tot_thrd_icount = 5018496
gpgpu_n_tot_w_icount = 156828
gpgpu_n_stall_shd_mem = 99477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13188
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 171516
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97597
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86093	W0_Idle:97036	W0_Scoreboard:293571	W1:36764	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:46592
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105504 {8:13188,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1793568 {136:13188,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 680 
averagemflatency = 234 
max_icnt2mem_latency = 387 
max_icnt2sh_latency = 48257 
mrq_lat_table:1155 	90 	65 	57 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20227 	10814 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12352 	4587 	7012 	5211 	1866 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2277 	3891 	5827 	1192 	16 	0 	0 	1 	8 	62 	1311 	12194 	4372 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1410/55 = 25.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      11406     15535    none      none      none      none      none      none      none      none        2943      3342      2505      2296      2325      2420
dram[1]:       9071     15869    none      none      none      none      none      none      none      none        2779      2882      2514      2413      2319      2280
dram[2]:      10310     11361    none      none      none      none      none      none      none      none        2585      3148      2316      2338      2165      2026
dram[3]:      10790     11339    none      none      none      none      none      none      none      none        2449      2746      2132      2274      2045      1991
dram[4]:      17098     10947    none      none      none      none      none      none      none      none        2856      2867      2414      2481      2304      2154
dram[5]:      15378     11671    none      none      none      none      none      none      none      none        3125      2822      2500      2269      2210      2080
maximum mf latency per bank:
dram[0]:        581       659         0         0         0         0         0         0         0         0       503       565       507       590       485       605
dram[1]:        464       680         0         0         0         0         0         0         0         0       460       582       446       595       486       528
dram[2]:        481       473         0         0         0         0         0         0         0         0       482       409       482       500       488       449
dram[3]:        498       492         0         0         0         0         0         0         0         0       431       498       410       466       445       455
dram[4]:        619       619         0         0         0         0         0         0         0         0       596       450       606       442       616       459
dram[5]:        565       563         0         0         0         0         0         0         0         0       481       480       485       447       484       416

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63696 n_nop=63234 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01407
n_activity=2750 dram_eff=0.3258
bk0: 46a 63364i bk1: 36a 63435i bk2: 0a 63693i bk3: 0a 63695i bk4: 0a 63695i bk5: 0a 63697i bk6: 0a 63697i bk7: 0a 63697i bk8: 0a 63698i bk9: 0a 63698i bk10: 40a 63579i bk11: 44a 63534i bk12: 64a 63514i bk13: 64a 63516i bk14: 64a 63418i bk15: 64a 63383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00819518
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63696 n_nop=63236 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01407
n_activity=2551 dram_eff=0.3512
bk0: 44a 63322i bk1: 36a 63464i bk2: 0a 63690i bk3: 0a 63694i bk4: 0a 63694i bk5: 0a 63694i bk6: 0a 63696i bk7: 0a 63697i bk8: 0a 63697i bk9: 0a 63700i bk10: 40a 63584i bk11: 44a 63518i bk12: 64a 63510i bk13: 64a 63463i bk14: 64a 63396i bk15: 64a 63384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0120887
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63696 n_nop=63239 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01397
n_activity=2669 dram_eff=0.3335
bk0: 44a 63376i bk1: 36a 63470i bk2: 0a 63691i bk3: 0a 63694i bk4: 0a 63695i bk5: 0a 63696i bk6: 0a 63697i bk7: 0a 63698i bk8: 0a 63698i bk9: 0a 63699i bk10: 40a 63578i bk11: 44a 63527i bk12: 64a 63507i bk13: 64a 63498i bk14: 64a 63431i bk15: 64a 63348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0104716
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63696 n_nop=63247 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01385
n_activity=2661 dram_eff=0.3315
bk0: 40a 63466i bk1: 36a 63481i bk2: 0a 63694i bk3: 0a 63694i bk4: 0a 63695i bk5: 0a 63695i bk6: 0a 63697i bk7: 0a 63698i bk8: 0a 63699i bk9: 0a 63699i bk10: 40a 63575i bk11: 44a 63496i bk12: 64a 63540i bk13: 64a 63477i bk14: 64a 63502i bk15: 64a 63480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00588734
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63696 n_nop=63242 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.014
n_activity=2669 dram_eff=0.3342
bk0: 38a 63440i bk1: 36a 63459i bk2: 0a 63693i bk3: 0a 63695i bk4: 0a 63696i bk5: 0a 63696i bk6: 0a 63697i bk7: 0a 63697i bk8: 0a 63698i bk9: 0a 63698i bk10: 44a 63586i bk11: 44a 63551i bk12: 64a 63543i bk13: 64a 63503i bk14: 64a 63468i bk15: 64a 63474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00293582
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63696 n_nop=63250 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01375
n_activity=2499 dram_eff=0.3505
bk0: 36a 63487i bk1: 36a 63477i bk2: 0a 63694i bk3: 0a 63696i bk4: 0a 63696i bk5: 0a 63696i bk6: 0a 63696i bk7: 0a 63697i bk8: 0a 63697i bk9: 0a 63698i bk10: 44a 63581i bk11: 44a 63553i bk12: 64a 63509i bk13: 64a 63463i bk14: 64a 63398i bk15: 64a 63429i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00762999

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2581, Miss = 107, Miss_rate = 0.041, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2773, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2498, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2784, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2549, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2444, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2443, Miss = 104, Miss_rate = 0.043, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 2349, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 3309, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2371, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2769, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2366, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31236
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0402
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=84358
icnt_total_pkts_simt_to_mem=49337
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Network latency average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Flit latency average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Fragmentation average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Injected packet rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Accepted packet rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Injected flit rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Accepted flit rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Injected packet size average = -nan (35 samples)
Accepted packet size average = -nan (35 samples)
Hops average = -nan (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48262)
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48262)
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48262)
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48262)
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48262)
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48262)
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48262)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48262)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(6,0,0) tid=(365,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (378,48262), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (381,48262), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (386,48262), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (386,48262), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (390,48262), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 48762  inst.: 2048983 (ipc=213.9) sim_rate=15641 (inst/sec) elapsed = 0:0:02:11 / Sat Apr 14 11:28:29 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (595,48262), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (787,48262), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (839,48262), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 13.
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 840
gpu_sim_insn = 110656
gpu_ipc =     131.7333
gpu_tot_sim_cycle = 49102
gpu_tot_sim_insn = 2052685
gpu_tot_ipc =      41.8045
gpu_tot_issued_cta = 120
max_total_param_size = 0
gpu_stall_dramfull = 16102
gpu_stall_icnt2sh    = 104646
gpu_total_sim_rate=15550
RFC_cache:
	RFC_total_cache_accesses = 167609
	RFC_total_cache_misses = 53982
	RFC_total_cache_miss_rate = 0.3221
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 86984
	L1I_total_cache_misses = 1261
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 895
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 997
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 981
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2270, Miss = 900, Miss_rate = 0.396, Pending_hits = 149, Reservation_fails = 750
	L1D_cache_core[5]: Access = 6553, Miss = 3053, Miss_rate = 0.466, Pending_hits = 497, Reservation_fails = 5524
	L1D_cache_core[6]: Access = 8972, Miss = 3543, Miss_rate = 0.395, Pending_hits = 810, Reservation_fails = 5521
	L1D_cache_core[7]: Access = 9725, Miss = 3655, Miss_rate = 0.376, Pending_hits = 819, Reservation_fails = 6087
	L1D_cache_core[8]: Access = 8901, Miss = 3261, Miss_rate = 0.366, Pending_hits = 752, Reservation_fails = 5881
	L1D_cache_core[9]: Access = 9245, Miss = 3552, Miss_rate = 0.384, Pending_hits = 804, Reservation_fails = 6466
	L1D_cache_core[10]: Access = 9193, Miss = 3383, Miss_rate = 0.368, Pending_hits = 736, Reservation_fails = 5575
	L1D_cache_core[11]: Access = 9133, Miss = 3276, Miss_rate = 0.359, Pending_hits = 740, Reservation_fails = 5188
	L1D_cache_core[12]: Access = 7576, Miss = 2702, Miss_rate = 0.357, Pending_hits = 643, Reservation_fails = 5233
	L1D_cache_core[13]: Access = 3822, Miss = 1174, Miss_rate = 0.307, Pending_hits = 479, Reservation_fails = 2212
	L1D_cache_core[14]: Access = 894, Miss = 390, Miss_rate = 0.436, Pending_hits = 124, Reservation_fails = 908
	L1D_total_cache_accesses = 78260
	L1D_total_cache_misses = 30148
	L1D_total_cache_miss_rate = 0.3852
	L1D_total_cache_pending_hits = 6944
	L1D_total_cache_reservation_fails = 53212
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 11648
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0412
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 153917
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31074
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11168
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22138
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 85723
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1261
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5135424
gpgpu_n_tot_w_icount = 160482
gpgpu_n_stall_shd_mem = 99477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13224
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 175628
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 372736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97597
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86434	W0_Idle:98500	W0_Scoreboard:296426	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:50176
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105792 {8:13224,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 696 {8:87,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1798464 {136:13224,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 11832 {136:87,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 680 
averagemflatency = 234 
max_icnt2mem_latency = 387 
max_icnt2sh_latency = 48756 
mrq_lat_table:1155 	90 	65 	57 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20265 	10814 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12392 	4587 	7012 	5211 	1866 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2312 	3892 	5827 	1192 	16 	0 	0 	1 	8 	62 	1311 	12194 	4374 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	78 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1410/55 = 25.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      11422     15544    none      none      none      none      none      none      none      none        2943      3349      2505      2296      2325      2420
dram[1]:       9087     15879    none      none      none      none      none      none      none      none        2779      2882      2514      2413      2319      2280
dram[2]:      10326     11370    none      none      none      none      none      none      none      none        2585      3148      2316      2338      2165      2031
dram[3]:      10807     11354    none      none      none      none      none      none      none      none        2449      2746      2132      2274      2050      1991
dram[4]:      17107     10961    none      none      none      none      none      none      none      none        2856      2867      2414      2481      2304      2154
dram[5]:      15388     11681    none      none      none      none      none      none      none      none        3131      2822      2500      2269      2210      2080
maximum mf latency per bank:
dram[0]:        581       659         0         0         0         0         0         0         0         0       503       565       507       590       485       605
dram[1]:        464       680         0         0         0         0         0         0         0         0       460       582       446       595       486       528
dram[2]:        481       473         0         0         0         0         0         0         0         0       482       409       482       500       488       449
dram[3]:        498       492         0         0         0         0         0         0         0         0       431       498       410       466       445       455
dram[4]:        619       619         0         0         0         0         0         0         0         0       596       450       606       442       616       459
dram[5]:        565       563         0         0         0         0         0         0         0         0       481       480       485       447       484       416

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64804 n_nop=64342 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01383
n_activity=2750 dram_eff=0.3258
bk0: 46a 64472i bk1: 36a 64543i bk2: 0a 64801i bk3: 0a 64803i bk4: 0a 64803i bk5: 0a 64805i bk6: 0a 64805i bk7: 0a 64805i bk8: 0a 64806i bk9: 0a 64806i bk10: 40a 64687i bk11: 44a 64642i bk12: 64a 64622i bk13: 64a 64624i bk14: 64a 64526i bk15: 64a 64491i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00805506
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64804 n_nop=64344 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01383
n_activity=2551 dram_eff=0.3512
bk0: 44a 64430i bk1: 36a 64572i bk2: 0a 64798i bk3: 0a 64802i bk4: 0a 64802i bk5: 0a 64802i bk6: 0a 64804i bk7: 0a 64805i bk8: 0a 64805i bk9: 0a 64808i bk10: 40a 64692i bk11: 44a 64626i bk12: 64a 64618i bk13: 64a 64571i bk14: 64a 64504i bk15: 64a 64492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.011882
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64804 n_nop=64347 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01373
n_activity=2669 dram_eff=0.3335
bk0: 44a 64484i bk1: 36a 64578i bk2: 0a 64799i bk3: 0a 64802i bk4: 0a 64803i bk5: 0a 64804i bk6: 0a 64805i bk7: 0a 64806i bk8: 0a 64806i bk9: 0a 64807i bk10: 40a 64686i bk11: 44a 64635i bk12: 64a 64615i bk13: 64a 64606i bk14: 64a 64539i bk15: 64a 64456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0102926
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64804 n_nop=64355 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01361
n_activity=2661 dram_eff=0.3315
bk0: 40a 64574i bk1: 36a 64589i bk2: 0a 64802i bk3: 0a 64802i bk4: 0a 64803i bk5: 0a 64803i bk6: 0a 64805i bk7: 0a 64806i bk8: 0a 64807i bk9: 0a 64807i bk10: 40a 64683i bk11: 44a 64604i bk12: 64a 64648i bk13: 64a 64585i bk14: 64a 64610i bk15: 64a 64588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00578668
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64804 n_nop=64350 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01376
n_activity=2669 dram_eff=0.3342
bk0: 38a 64548i bk1: 36a 64567i bk2: 0a 64801i bk3: 0a 64803i bk4: 0a 64804i bk5: 0a 64804i bk6: 0a 64805i bk7: 0a 64805i bk8: 0a 64806i bk9: 0a 64806i bk10: 44a 64694i bk11: 44a 64659i bk12: 64a 64651i bk13: 64a 64611i bk14: 64a 64576i bk15: 64a 64582i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00288562
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64804 n_nop=64358 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01352
n_activity=2499 dram_eff=0.3505
bk0: 36a 64595i bk1: 36a 64585i bk2: 0a 64802i bk3: 0a 64804i bk4: 0a 64804i bk5: 0a 64804i bk6: 0a 64804i bk7: 0a 64805i bk8: 0a 64805i bk9: 0a 64806i bk10: 44a 64689i bk11: 44a 64661i bk12: 64a 64617i bk13: 64a 64571i bk14: 64a 64506i bk15: 64a 64537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00749954

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2587, Miss = 107, Miss_rate = 0.041, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2776, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2502, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2786, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2553, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2447, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2448, Miss = 104, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 2352, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 3311, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2374, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2772, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2368, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31276
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0402
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17796
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 69
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=84550
icnt_total_pkts_simt_to_mem=49379
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.05
	minimum = 6
	maximum = 14
Network latency average = 8.025
	minimum = 6
	maximum = 14
Slowest packet = 62546
Flit latency average = 6.13675
	minimum = 6
	maximum = 10
Slowest flit = 133907
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00352734
	minimum = 0 (at node 1)
	maximum = 0.00833333 (at node 12)
Accepted packet rate average = 0.00352734
	minimum = 0 (at node 1)
	maximum = 0.00833333 (at node 12)
Injected flit rate average = 0.0103175
	minimum = 0 (at node 1)
	maximum = 0.0357143 (at node 15)
Accepted flit rate average= 0.0103175
	minimum = 0 (at node 1)
	maximum = 0.0369048 (at node 12)
Injected packet length average = 2.925
Accepted packet length average = 2.925
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Network latency average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Flit latency average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Fragmentation average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Injected packet rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Accepted packet rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Injected flit rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Accepted flit rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Injected packet size average = -nan (36 samples)
Accepted packet size average = -nan (36 samples)
Hops average = -nan (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 12 sec (132 sec)
gpgpu_simulation_rate = 15550 (inst/sec)
gpgpu_simulation_rate = 371 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49102)
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49102)
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49102)
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49102)
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49102)
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49102)
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49102)
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49102)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(2,0,0) tid=(423,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (349,49102), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (349,49102), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (349,49102), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (349,49102), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (349,49102), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (349,49102), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (355,49102), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (491,49102), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 16 '_Z7Kernel2PbS_S_S_i' finished on shader 8.
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 492
gpu_sim_insn = 94208
gpu_ipc =     191.4797
gpu_tot_sim_cycle = 49594
gpu_tot_sim_insn = 2146893
gpu_tot_ipc =      43.2894
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 16102
gpu_stall_icnt2sh    = 104646
gpu_total_sim_rate=16021
RFC_cache:
	RFC_total_cache_accesses = 169785
	RFC_total_cache_misses = 54463
	RFC_total_cache_miss_rate = 0.3208
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88648
	L1I_total_cache_misses = 1293
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 895
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 108, Reservation_fails = 997
	L1D_cache_core[2]: Access = 472, Miss = 309, Miss_rate = 0.655, Pending_hits = 109, Reservation_fails = 981
	L1D_cache_core[3]: Access = 663, Miss = 365, Miss_rate = 0.551, Pending_hits = 114, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2286, Miss = 904, Miss_rate = 0.395, Pending_hits = 161, Reservation_fails = 750
	L1D_cache_core[5]: Access = 6569, Miss = 3057, Miss_rate = 0.465, Pending_hits = 509, Reservation_fails = 5524
	L1D_cache_core[6]: Access = 8988, Miss = 3547, Miss_rate = 0.395, Pending_hits = 822, Reservation_fails = 5521
	L1D_cache_core[7]: Access = 9741, Miss = 3659, Miss_rate = 0.376, Pending_hits = 831, Reservation_fails = 6087
	L1D_cache_core[8]: Access = 8917, Miss = 3265, Miss_rate = 0.366, Pending_hits = 764, Reservation_fails = 5881
	L1D_cache_core[9]: Access = 9245, Miss = 3552, Miss_rate = 0.384, Pending_hits = 804, Reservation_fails = 6466
	L1D_cache_core[10]: Access = 9193, Miss = 3383, Miss_rate = 0.368, Pending_hits = 736, Reservation_fails = 5575
	L1D_cache_core[11]: Access = 9133, Miss = 3276, Miss_rate = 0.359, Pending_hits = 740, Reservation_fails = 5188
	L1D_cache_core[12]: Access = 7576, Miss = 2702, Miss_rate = 0.357, Pending_hits = 643, Reservation_fails = 5233
	L1D_cache_core[13]: Access = 3822, Miss = 1174, Miss_rate = 0.307, Pending_hits = 479, Reservation_fails = 2212
	L1D_cache_core[14]: Access = 894, Miss = 390, Miss_rate = 0.436, Pending_hits = 124, Reservation_fails = 908
	L1D_total_cache_accesses = 78388
	L1D_total_cache_misses = 30180
	L1D_total_cache_miss_rate = 0.3850
	L1D_total_cache_pending_hits = 7040
	L1D_total_cache_reservation_fails = 53212
	L1D_cache_data_port_util = 0.127
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 12288
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 155612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31074
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11808
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22138
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87355
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5233728
gpgpu_n_tot_w_icount = 163554
gpgpu_n_stall_shd_mem = 99477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13256
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 179724
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 393216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97597
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86701	W0_Idle:99099	W0_Scoreboard:298398	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53248
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106048 {8:13256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1802816 {136:13256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 12104 {136:89,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 680 
averagemflatency = 234 
max_icnt2mem_latency = 387 
max_icnt2sh_latency = 48756 
mrq_lat_table:1155 	90 	65 	57 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20297 	10814 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12426 	4587 	7012 	5211 	1866 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2344 	3892 	5827 	1192 	16 	0 	0 	1 	8 	62 	1311 	12194 	4374 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	79 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1410/55 = 25.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      11430     15563    none      none      none      none      none      none      none      none        2943      3349      2505      2296      2325      2420
dram[1]:       9094     15898    none      none      none      none      none      none      none      none        2779      2882      2514      2413      2319      2280
dram[2]:      10334     11380    none      none      none      none      none      none      none      none        2585      3148      2316      2338      2165      2031
dram[3]:      10816     11363    none      none      none      none      none      none      none      none        2449      2746      2132      2274      2050      1991
dram[4]:      17123     10971    none      none      none      none      none      none      none      none        2856      2867      2414      2481      2304      2154
dram[5]:      15408     11691    none      none      none      none      none      none      none      none        3131      2822      2500      2269      2210      2080
maximum mf latency per bank:
dram[0]:        581       659         0         0         0         0         0         0         0         0       503       565       507       590       485       605
dram[1]:        464       680         0         0         0         0         0         0         0         0       460       582       446       595       486       528
dram[2]:        481       473         0         0         0         0         0         0         0         0       482       409       482       500       488       449
dram[3]:        498       492         0         0         0         0         0         0         0         0       431       498       410       466       445       455
dram[4]:        619       619         0         0         0         0         0         0         0         0       596       450       606       442       616       459
dram[5]:        565       563         0         0         0         0         0         0         0         0       481       480       485       447       484       416

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65453 n_nop=64991 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01369
n_activity=2750 dram_eff=0.3258
bk0: 46a 65121i bk1: 36a 65192i bk2: 0a 65450i bk3: 0a 65452i bk4: 0a 65452i bk5: 0a 65454i bk6: 0a 65454i bk7: 0a 65454i bk8: 0a 65455i bk9: 0a 65455i bk10: 40a 65336i bk11: 44a 65291i bk12: 64a 65271i bk13: 64a 65273i bk14: 64a 65175i bk15: 64a 65140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00797519
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65453 n_nop=64993 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01369
n_activity=2551 dram_eff=0.3512
bk0: 44a 65079i bk1: 36a 65221i bk2: 0a 65447i bk3: 0a 65451i bk4: 0a 65451i bk5: 0a 65451i bk6: 0a 65453i bk7: 0a 65454i bk8: 0a 65454i bk9: 0a 65457i bk10: 40a 65341i bk11: 44a 65275i bk12: 64a 65267i bk13: 64a 65220i bk14: 64a 65153i bk15: 64a 65141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0117642
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65453 n_nop=64996 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.0136
n_activity=2669 dram_eff=0.3335
bk0: 44a 65133i bk1: 36a 65227i bk2: 0a 65448i bk3: 0a 65451i bk4: 0a 65452i bk5: 0a 65453i bk6: 0a 65454i bk7: 0a 65455i bk8: 0a 65455i bk9: 0a 65456i bk10: 40a 65335i bk11: 44a 65284i bk12: 64a 65264i bk13: 64a 65255i bk14: 64a 65188i bk15: 64a 65105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0101905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65453 n_nop=65004 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01348
n_activity=2661 dram_eff=0.3315
bk0: 40a 65223i bk1: 36a 65238i bk2: 0a 65451i bk3: 0a 65451i bk4: 0a 65452i bk5: 0a 65452i bk6: 0a 65454i bk7: 0a 65455i bk8: 0a 65456i bk9: 0a 65456i bk10: 40a 65332i bk11: 44a 65253i bk12: 64a 65297i bk13: 64a 65234i bk14: 64a 65259i bk15: 64a 65237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0057293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65453 n_nop=64999 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01363
n_activity=2669 dram_eff=0.3342
bk0: 38a 65197i bk1: 36a 65216i bk2: 0a 65450i bk3: 0a 65452i bk4: 0a 65453i bk5: 0a 65453i bk6: 0a 65454i bk7: 0a 65454i bk8: 0a 65455i bk9: 0a 65455i bk10: 44a 65343i bk11: 44a 65308i bk12: 64a 65300i bk13: 64a 65260i bk14: 64a 65225i bk15: 64a 65231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00285701
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65453 n_nop=65007 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01338
n_activity=2499 dram_eff=0.3505
bk0: 36a 65244i bk1: 36a 65234i bk2: 0a 65451i bk3: 0a 65453i bk4: 0a 65453i bk5: 0a 65453i bk6: 0a 65453i bk7: 0a 65454i bk8: 0a 65454i bk9: 0a 65455i bk10: 44a 65338i bk11: 44a 65310i bk12: 64a 65266i bk13: 64a 65220i bk14: 64a 65155i bk15: 64a 65186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00742518

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2589, Miss = 107, Miss_rate = 0.041, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2780, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2504, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2790, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2557, Miss = 106, Miss_rate = 0.041, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2449, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2450, Miss = 104, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 2354, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 3315, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2376, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2776, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2370, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31310
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0401
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17796
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.112
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=84720
icnt_total_pkts_simt_to_mem=49413
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.27941
	minimum = 6
	maximum = 12
Network latency average = 8.20588
	minimum = 6
	maximum = 11
Slowest packet = 62588
Flit latency average = 6.16667
	minimum = 6
	maximum = 8
Slowest flit = 133936
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00511894
	minimum = 0 (at node 0)
	maximum = 0.0121951 (at node 8)
Accepted packet rate average = 0.00511894
	minimum = 0 (at node 0)
	maximum = 0.0121951 (at node 8)
Injected flit rate average = 0.0153568
	minimum = 0 (at node 0)
	maximum = 0.0406504 (at node 16)
Accepted flit rate average= 0.0153568
	minimum = 0 (at node 0)
	maximum = 0.0609756 (at node 8)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Network latency average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Flit latency average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Fragmentation average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Injected packet rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Accepted packet rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Injected flit rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Accepted flit rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Injected packet size average = -nan (37 samples)
Accepted packet size average = -nan (37 samples)
Hops average = -nan (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 16021 (inst/sec)
gpgpu_simulation_rate = 370 (cycle/sec)
Kernel Executed 8 times
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 49594
gpu_tot_sim_insn = 2146893
gpu_tot_ipc =      43.2894
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 16102
gpu_stall_icnt2sh    = 104646
gpu_total_sim_rate=16021
RFC_cache:
	RFC_total_cache_accesses = 169785
	RFC_total_cache_misses = 54463
	RFC_total_cache_miss_rate = 0.3208
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88648
	L1I_total_cache_misses = 1293
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 895
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 108, Reservation_fails = 997
	L1D_cache_core[2]: Access = 472, Miss = 309, Miss_rate = 0.655, Pending_hits = 109, Reservation_fails = 981
	L1D_cache_core[3]: Access = 663, Miss = 365, Miss_rate = 0.551, Pending_hits = 114, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2286, Miss = 904, Miss_rate = 0.395, Pending_hits = 161, Reservation_fails = 750
	L1D_cache_core[5]: Access = 6569, Miss = 3057, Miss_rate = 0.465, Pending_hits = 509, Reservation_fails = 5524
	L1D_cache_core[6]: Access = 8988, Miss = 3547, Miss_rate = 0.395, Pending_hits = 822, Reservation_fails = 5521
	L1D_cache_core[7]: Access = 9741, Miss = 3659, Miss_rate = 0.376, Pending_hits = 831, Reservation_fails = 6087
	L1D_cache_core[8]: Access = 8917, Miss = 3265, Miss_rate = 0.366, Pending_hits = 764, Reservation_fails = 5881
	L1D_cache_core[9]: Access = 9245, Miss = 3552, Miss_rate = 0.384, Pending_hits = 804, Reservation_fails = 6466
	L1D_cache_core[10]: Access = 9193, Miss = 3383, Miss_rate = 0.368, Pending_hits = 736, Reservation_fails = 5575
	L1D_cache_core[11]: Access = 9133, Miss = 3276, Miss_rate = 0.359, Pending_hits = 740, Reservation_fails = 5188
	L1D_cache_core[12]: Access = 7576, Miss = 2702, Miss_rate = 0.357, Pending_hits = 643, Reservation_fails = 5233
	L1D_cache_core[13]: Access = 3822, Miss = 1174, Miss_rate = 0.307, Pending_hits = 479, Reservation_fails = 2212
	L1D_cache_core[14]: Access = 894, Miss = 390, Miss_rate = 0.436, Pending_hits = 124, Reservation_fails = 908
	L1D_total_cache_accesses = 78388
	L1D_total_cache_misses = 30180
	L1D_total_cache_miss_rate = 0.3850
	L1D_total_cache_pending_hits = 7040
	L1D_total_cache_reservation_fails = 53212
	L1D_cache_data_port_util = 0.127
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 12288
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 155612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31074
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11808
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22138
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87355
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5233728
gpgpu_n_tot_w_icount = 163554
gpgpu_n_stall_shd_mem = 99477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13256
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 179724
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 393216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97597
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86701	W0_Idle:99099	W0_Scoreboard:298398	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53248
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106048 {8:13256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1802816 {136:13256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 12104 {136:89,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 680 
averagemflatency = 234 
max_icnt2mem_latency = 387 
max_icnt2sh_latency = 48756 
mrq_lat_table:1155 	90 	65 	57 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20297 	10814 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12426 	4587 	7012 	5211 	1866 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2344 	3892 	5827 	1192 	16 	0 	0 	1 	8 	62 	1311 	12194 	4374 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1410/55 = 25.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      11430     15563    none      none      none      none      none      none      none      none        2943      3349      2505      2296      2325      2420
dram[1]:       9094     15898    none      none      none      none      none      none      none      none        2779      2882      2514      2413      2319      2280
dram[2]:      10334     11380    none      none      none      none      none      none      none      none        2585      3148      2316      2338      2165      2031
dram[3]:      10816     11363    none      none      none      none      none      none      none      none        2449      2746      2132      2274      2050      1991
dram[4]:      17123     10971    none      none      none      none      none      none      none      none        2856      2867      2414      2481      2304      2154
dram[5]:      15408     11691    none      none      none      none      none      none      none      none        3131      2822      2500      2269      2210      2080
maximum mf latency per bank:
dram[0]:        581       659         0         0         0         0         0         0         0         0       503       565       507       590       485       605
dram[1]:        464       680         0         0         0         0         0         0         0         0       460       582       446       595       486       528
dram[2]:        481       473         0         0         0         0         0         0         0         0       482       409       482       500       488       449
dram[3]:        498       492         0         0         0         0         0         0         0         0       431       498       410       466       445       455
dram[4]:        619       619         0         0         0         0         0         0         0         0       596       450       606       442       616       459
dram[5]:        565       563         0         0         0         0         0         0         0         0       481       480       485       447       484       416

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65453 n_nop=64991 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01369
n_activity=2750 dram_eff=0.3258
bk0: 46a 65121i bk1: 36a 65192i bk2: 0a 65450i bk3: 0a 65452i bk4: 0a 65452i bk5: 0a 65454i bk6: 0a 65454i bk7: 0a 65454i bk8: 0a 65455i bk9: 0a 65455i bk10: 40a 65336i bk11: 44a 65291i bk12: 64a 65271i bk13: 64a 65273i bk14: 64a 65175i bk15: 64a 65140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00797519
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65453 n_nop=64993 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01369
n_activity=2551 dram_eff=0.3512
bk0: 44a 65079i bk1: 36a 65221i bk2: 0a 65447i bk3: 0a 65451i bk4: 0a 65451i bk5: 0a 65451i bk6: 0a 65453i bk7: 0a 65454i bk8: 0a 65454i bk9: 0a 65457i bk10: 40a 65341i bk11: 44a 65275i bk12: 64a 65267i bk13: 64a 65220i bk14: 64a 65153i bk15: 64a 65141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0117642
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65453 n_nop=64996 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.0136
n_activity=2669 dram_eff=0.3335
bk0: 44a 65133i bk1: 36a 65227i bk2: 0a 65448i bk3: 0a 65451i bk4: 0a 65452i bk5: 0a 65453i bk6: 0a 65454i bk7: 0a 65455i bk8: 0a 65455i bk9: 0a 65456i bk10: 40a 65335i bk11: 44a 65284i bk12: 64a 65264i bk13: 64a 65255i bk14: 64a 65188i bk15: 64a 65105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0101905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65453 n_nop=65004 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01348
n_activity=2661 dram_eff=0.3315
bk0: 40a 65223i bk1: 36a 65238i bk2: 0a 65451i bk3: 0a 65451i bk4: 0a 65452i bk5: 0a 65452i bk6: 0a 65454i bk7: 0a 65455i bk8: 0a 65456i bk9: 0a 65456i bk10: 40a 65332i bk11: 44a 65253i bk12: 64a 65297i bk13: 64a 65234i bk14: 64a 65259i bk15: 64a 65237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0057293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65453 n_nop=64999 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01363
n_activity=2669 dram_eff=0.3342
bk0: 38a 65197i bk1: 36a 65216i bk2: 0a 65450i bk3: 0a 65452i bk4: 0a 65453i bk5: 0a 65453i bk6: 0a 65454i bk7: 0a 65454i bk8: 0a 65455i bk9: 0a 65455i bk10: 44a 65343i bk11: 44a 65308i bk12: 64a 65300i bk13: 64a 65260i bk14: 64a 65225i bk15: 64a 65231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00285701
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65453 n_nop=65007 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01338
n_activity=2499 dram_eff=0.3505
bk0: 36a 65244i bk1: 36a 65234i bk2: 0a 65451i bk3: 0a 65453i bk4: 0a 65453i bk5: 0a 65453i bk6: 0a 65453i bk7: 0a 65454i bk8: 0a 65454i bk9: 0a 65455i bk10: 44a 65338i bk11: 44a 65310i bk12: 64a 65266i bk13: 64a 65220i bk14: 64a 65155i bk15: 64a 65186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00742518

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2589, Miss = 107, Miss_rate = 0.041, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2780, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2504, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2790, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2557, Miss = 106, Miss_rate = 0.041, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2449, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2450, Miss = 104, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 2354, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 3315, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2376, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2776, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2370, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31310
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0401
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17796
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.112
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=84720
icnt_total_pkts_simt_to_mem=49413
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Network latency average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Flit latency average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Fragmentation average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Injected packet rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Accepted packet rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Injected flit rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Accepted flit rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Injected packet size average = -nan (38 samples)
Accepted packet size average = -nan (38 samples)
Hops average = -nan (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 49594
gpu_tot_sim_insn = 2146893
gpu_tot_ipc =      43.2894
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 16102
gpu_stall_icnt2sh    = 104646
gpu_total_sim_rate=16021
RFC_cache:
	RFC_total_cache_accesses = 169785
	RFC_total_cache_misses = 54463
	RFC_total_cache_miss_rate = 0.3208
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88648
	L1I_total_cache_misses = 1293
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 895
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 108, Reservation_fails = 997
	L1D_cache_core[2]: Access = 472, Miss = 309, Miss_rate = 0.655, Pending_hits = 109, Reservation_fails = 981
	L1D_cache_core[3]: Access = 663, Miss = 365, Miss_rate = 0.551, Pending_hits = 114, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2286, Miss = 904, Miss_rate = 0.395, Pending_hits = 161, Reservation_fails = 750
	L1D_cache_core[5]: Access = 6569, Miss = 3057, Miss_rate = 0.465, Pending_hits = 509, Reservation_fails = 5524
	L1D_cache_core[6]: Access = 8988, Miss = 3547, Miss_rate = 0.395, Pending_hits = 822, Reservation_fails = 5521
	L1D_cache_core[7]: Access = 9741, Miss = 3659, Miss_rate = 0.376, Pending_hits = 831, Reservation_fails = 6087
	L1D_cache_core[8]: Access = 8917, Miss = 3265, Miss_rate = 0.366, Pending_hits = 764, Reservation_fails = 5881
	L1D_cache_core[9]: Access = 9245, Miss = 3552, Miss_rate = 0.384, Pending_hits = 804, Reservation_fails = 6466
	L1D_cache_core[10]: Access = 9193, Miss = 3383, Miss_rate = 0.368, Pending_hits = 736, Reservation_fails = 5575
	L1D_cache_core[11]: Access = 9133, Miss = 3276, Miss_rate = 0.359, Pending_hits = 740, Reservation_fails = 5188
	L1D_cache_core[12]: Access = 7576, Miss = 2702, Miss_rate = 0.357, Pending_hits = 643, Reservation_fails = 5233
	L1D_cache_core[13]: Access = 3822, Miss = 1174, Miss_rate = 0.307, Pending_hits = 479, Reservation_fails = 2212
	L1D_cache_core[14]: Access = 894, Miss = 390, Miss_rate = 0.436, Pending_hits = 124, Reservation_fails = 908
	L1D_total_cache_accesses = 78388
	L1D_total_cache_misses = 30180
	L1D_total_cache_miss_rate = 0.3850
	L1D_total_cache_pending_hits = 7040
	L1D_total_cache_reservation_fails = 53212
	L1D_cache_data_port_util = 0.127
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 12288
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 155612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67719
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31074
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11808
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 22138
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87355
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5233728
gpgpu_n_tot_w_icount = 163554
gpgpu_n_stall_shd_mem = 99477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13256
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 179724
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 393216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97597
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:86701	W0_Idle:99099	W0_Scoreboard:298398	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53248
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 106048 {8:13256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1802816 {136:13256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 12104 {136:89,}
maxmrqlatency = 62 
maxdqlatency = 0 
maxmflatency = 680 
averagemflatency = 234 
max_icnt2mem_latency = 387 
max_icnt2sh_latency = 48756 
mrq_lat_table:1155 	90 	65 	57 	29 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20297 	10814 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12426 	4587 	7012 	5211 	1866 	208 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2344 	3892 	5827 	1192 	16 	0 	0 	1 	8 	62 	1311 	12194 	4374 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       829      1901       851       850      1151 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1410/55 = 25.636364
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 154
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:      11430     15563    none      none      none      none      none      none      none      none        2943      3349      2505      2296      2325      2420
dram[1]:       9094     15898    none      none      none      none      none      none      none      none        2779      2882      2514      2413      2319      2280
dram[2]:      10334     11380    none      none      none      none      none      none      none      none        2585      3148      2316      2338      2165      2031
dram[3]:      10816     11363    none      none      none      none      none      none      none      none        2449      2746      2132      2274      2050      1991
dram[4]:      17123     10971    none      none      none      none      none      none      none      none        2856      2867      2414      2481      2304      2154
dram[5]:      15408     11691    none      none      none      none      none      none      none      none        3131      2822      2500      2269      2210      2080
maximum mf latency per bank:
dram[0]:        581       659         0         0         0         0         0         0         0         0       503       565       507       590       485       605
dram[1]:        464       680         0         0         0         0         0         0         0         0       460       582       446       595       486       528
dram[2]:        481       473         0         0         0         0         0         0         0         0       482       409       482       500       488       449
dram[3]:        498       492         0         0         0         0         0         0         0         0       431       498       410       466       445       455
dram[4]:        619       619         0         0         0         0         0         0         0         0       596       450       606       442       616       459
dram[5]:        565       563         0         0         0         0         0         0         0         0       481       480       485       447       484       416

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65453 n_nop=64991 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01369
n_activity=2750 dram_eff=0.3258
bk0: 46a 65121i bk1: 36a 65192i bk2: 0a 65450i bk3: 0a 65452i bk4: 0a 65452i bk5: 0a 65454i bk6: 0a 65454i bk7: 0a 65454i bk8: 0a 65455i bk9: 0a 65455i bk10: 40a 65336i bk11: 44a 65291i bk12: 64a 65271i bk13: 64a 65273i bk14: 64a 65175i bk15: 64a 65140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00797519
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65453 n_nop=64993 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01369
n_activity=2551 dram_eff=0.3512
bk0: 44a 65079i bk1: 36a 65221i bk2: 0a 65447i bk3: 0a 65451i bk4: 0a 65451i bk5: 0a 65451i bk6: 0a 65453i bk7: 0a 65454i bk8: 0a 65454i bk9: 0a 65457i bk10: 40a 65341i bk11: 44a 65275i bk12: 64a 65267i bk13: 64a 65220i bk14: 64a 65153i bk15: 64a 65141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0117642
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65453 n_nop=64996 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.0136
n_activity=2669 dram_eff=0.3335
bk0: 44a 65133i bk1: 36a 65227i bk2: 0a 65448i bk3: 0a 65451i bk4: 0a 65452i bk5: 0a 65453i bk6: 0a 65454i bk7: 0a 65455i bk8: 0a 65455i bk9: 0a 65456i bk10: 40a 65335i bk11: 44a 65284i bk12: 64a 65264i bk13: 64a 65255i bk14: 64a 65188i bk15: 64a 65105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0101905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65453 n_nop=65004 n_act=8 n_pre=0 n_req=233 n_rd=416 n_write=25 bw_util=0.01348
n_activity=2661 dram_eff=0.3315
bk0: 40a 65223i bk1: 36a 65238i bk2: 0a 65451i bk3: 0a 65451i bk4: 0a 65452i bk5: 0a 65452i bk6: 0a 65454i bk7: 0a 65455i bk8: 0a 65456i bk9: 0a 65456i bk10: 40a 65332i bk11: 44a 65253i bk12: 64a 65297i bk13: 64a 65234i bk14: 64a 65259i bk15: 64a 65237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0057293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65453 n_nop=64999 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01363
n_activity=2669 dram_eff=0.3342
bk0: 38a 65197i bk1: 36a 65216i bk2: 0a 65450i bk3: 0a 65452i bk4: 0a 65453i bk5: 0a 65453i bk6: 0a 65454i bk7: 0a 65454i bk8: 0a 65455i bk9: 0a 65455i bk10: 44a 65343i bk11: 44a 65308i bk12: 64a 65300i bk13: 64a 65260i bk14: 64a 65225i bk15: 64a 65231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00285701
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65453 n_nop=65007 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01338
n_activity=2499 dram_eff=0.3505
bk0: 36a 65244i bk1: 36a 65234i bk2: 0a 65451i bk3: 0a 65453i bk4: 0a 65453i bk5: 0a 65453i bk6: 0a 65453i bk7: 0a 65454i bk8: 0a 65454i bk9: 0a 65455i bk10: 44a 65338i bk11: 44a 65310i bk12: 64a 65266i bk13: 64a 65220i bk14: 64a 65155i bk15: 64a 65186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00742518

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2589, Miss = 107, Miss_rate = 0.041, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2780, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2504, Miss = 106, Miss_rate = 0.042, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2790, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2557, Miss = 106, Miss_rate = 0.041, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2449, Miss = 104, Miss_rate = 0.042, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2450, Miss = 104, Miss_rate = 0.042, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 2354, Miss = 104, Miss_rate = 0.044, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 3315, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2376, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2776, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2370, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31310
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0401
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17796
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.112
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=84720
icnt_total_pkts_simt_to_mem=49413
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Network latency average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Flit latency average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Fragmentation average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Injected packet rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Accepted packet rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Injected flit rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Accepted flit rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Injected packet size average = -nan (39 samples)
Accepted packet size average = -nan (39 samples)
Hops average = -nan (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Result stored in result.txt
