import sys
import pathlib
from coriolis.designflow.technos import setupSky130_nsx2
checkToolkit=pathlib.Path('../../../..')
setupSky130_nsx2( checkToolkit )
DksCommonDir = checkToolkit / 'dks' / 'common' / 'coriolis'
sys.path.append( DksCommonDir.as_posix() )

DOIT_CONFIG = { 'verbosity' : 2 }

from coriolis.designflow.pnr      import PnR
from coriolis.designflow.yosys    import Yosys
from coriolis.designflow.blif2vst import Blif2Vst
from coriolis.designflow.vasy     import Vasy
from coriolis.designflow.iverilog import Iverilog
from coriolis.designflow.gtkwave  import GtkWave
from coriolis.designflow.s2r      import S2R
from coriolis.designflow.cougar   import Cougar
from coriolis.designflow.klayout  import DRC
from coriolis.designflow.alias    import Alias
from coriolis.designflow.clean    import Clean
from coriolis.designflow.task     import ShellEnv, Tasks
import pnrcheck
from sta                          import STA
PnR.textMode  = True

#from doDesign  import scriptMain
import doDesign

pdkDir          = checkToolkit / 'dks' / 'sky130_nsx2' / 'libs.tech'
coriolisTechDir = pdkDir / 'coriolis' / 'sky130_nsx2'
sys.path.append( coriolisTechDir.as_posix() )
from sky130_nsx2 import techno, nsxlib2, Sky130nsx2Setup 

kdrcRules = pdkDir / 'klayout' / 'sky130A.lydrc'

pdkCommonDir          = checkToolkit / 'dks' / 'common'  / 'coriolis'
pdkCommonTechDir          = checkToolkit / 'dks' / 'common'  / 'libs.tech'
sys.path.append( pdkCommonDir.as_posix() )
from s2r import S2R
import pnrcheck

S2R.flags = S2R.PinLayer | S2R.DeleteSubConnectors | S2R.Verbose|S2R.NoReplaceBlackboxes 

DRC.setDrcRules( kdrcRules )

STA.VddSupply = 1.8
STA.ClockName = 'clk'
STA.SpiceType = 'hspice'
STA.SpiceTrModel = 'sky130_fd_pr__nfet_01v8__mismatch.corner.spice sky130_fd_pr__nfet_01v8__tt.pm3.spice sky130_fd_pr__nfet_01v8__tt.corner.spice sky130_fd_pr__pfet_01v8__mismatch.corner.spice sky130_fd_pr__pfet_01v8__tt.pm3.spice sky130_fd_pr__pfet_01v8__tt.corner.spice  parameters/lod.spice '
STA.MBK_CATA_LIB = '.:'+str( pdkCommonTechDir / 'skywater-pdk-libs-sky130_fd_pr' / 'models') + ':' + str( pdkCommonTechDir / 'skywater-pdk-libs-sky130_fd_pr' / 'cells' / 'pfet_01v8') + ':' + str( pdkCommonTechDir / 'skywater-pdk-libs-sky130_fd_pr' / 'cells' / 'nfet_01v8')
print ('CATALIB=',STA.MBK_CATA_LIB)
shellEnv = ShellEnv()
shellEnv[ 'MBK_SPI_MODEL' ] =  str( coriolisTechDir / 'spimodel.cfg' )
shellEnv.export()
STA.flags = STA.Transistor

pnrcheck.mkRuleSet( globals(), doDesign.CoreName, pnrcheck.UseClockTree )
ruleVasy     = Vasy    .mkRule( 'vasy', 'serialized_arlet6502_cts_r.v'
                                      , 'serialized_arlet6502_cts_r.vst'
                                      , Vasy.Overwrite|Vasy.RemovePowerSupplies )
ruleIverilog = Iverilog.mkRule( 'iverilog', [ ruleVasy
                                            , 'gate_serialized_arlet6502_tb_cpu.v'
                                            , 'std_cell_nsx2.v' ] )
ruleGtkWave  = GtkWave .mkRule( 'gtkwave' , [ruleIverilog] )
