<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DRAMSimII: Class Members - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li class="current"><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="functions.html"><span>All</span></a></li>
      <li><a href="functions_func.html"><span>Functions</span></a></li>
      <li class="current"><a href="functions_vars.html"><span>Variables</span></a></li>
      <li><a href="functions_type.html"><span>Typedefs</span></a></li>
      <li><a href="functions_enum.html"><span>Enumerations</span></a></li>
      <li><a href="functions_eval.html"><span>Enumerator</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="functions_vars.html#index_a"><span>a</span></a></li>
      <li><a href="functions_vars_0x62.html#index_b"><span>b</span></a></li>
      <li><a href="functions_vars_0x63.html#index_c"><span>c</span></a></li>
      <li><a href="functions_vars_0x64.html#index_d"><span>d</span></a></li>
      <li><a href="functions_vars_0x65.html#index_e"><span>e</span></a></li>
      <li><a href="functions_vars_0x66.html#index_f"><span>f</span></a></li>
      <li><a href="functions_vars_0x67.html#index_g"><span>g</span></a></li>
      <li><a href="functions_vars_0x68.html#index_h"><span>h</span></a></li>
      <li><a href="functions_vars_0x69.html#index_i"><span>i</span></a></li>
      <li><a href="functions_vars_0x6c.html#index_l"><span>l</span></a></li>
      <li><a href="functions_vars_0x6d.html#index_m"><span>m</span></a></li>
      <li><a href="functions_vars_0x6e.html#index_n"><span>n</span></a></li>
      <li><a href="functions_vars_0x6f.html#index_o"><span>o</span></a></li>
      <li><a href="functions_vars_0x70.html#index_p"><span>p</span></a></li>
      <li><a href="functions_vars_0x72.html#index_r"><span>r</span></a></li>
      <li><a href="functions_vars_0x73.html#index_s"><span>s</span></a></li>
      <li class="current"><a href="functions_vars_0x74.html#index_t"><span>t</span></a></li>
      <li><a href="functions_vars_0x76.html#index_v"><span>v</span></a></li>
      <li><a href="functions_vars_0x77.html#index_w"><span>w</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
&nbsp;

<h3><a class="anchor" id="index_t">- t -</a></h3><ul>
<li>t_al
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#af24fead42f8f704de507e20015049343">DRAMsimII::TimingSpecification</a>
</li>
<li>t_buffer_delay
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a31d7e2bb92cbfbac8e4d726b47b94a40">DRAMsimII::TimingSpecification</a>
</li>
<li>t_burst
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#aca29997bd86855187f0335282f9f030d">DRAMsimII::TimingSpecification</a>
</li>
<li>t_cas
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a86c477983b5afa89eef0b51b7ff4dec5">DRAMsimII::TimingSpecification</a>
</li>
<li>t_ccd
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a518f0be3ee5548d981d22a6c70f27c7d">DRAMsimII::TimingSpecification</a>
</li>
<li>t_cmd
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a4b9b487fe4b01b0eaab793b650beed5a">DRAMsimII::TimingSpecification</a>
</li>
<li>t_cwd
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a68acd8ce7e2b5077eaebf184290e5a67">DRAMsimII::TimingSpecification</a>
</li>
<li>t_faw
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a8ee5adc74cf0f2301dc7869108eda169">DRAMsimII::TimingSpecification</a>
</li>
<li>t_int_burst
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a6d72dcc4ce25b88cb647e7f9b63fad35">DRAMsimII::TimingSpecification</a>
</li>
<li>t_ost
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#ae54f6727a9f82dc02dd193ecddf5c8cd">DRAMsimII::TimingSpecification</a>
</li>
<li>t_ras
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#af4f3f7f96d9be3b81092c999ababfb15">DRAMsimII::TimingSpecification</a>
</li>
<li>t_rc
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a45ae656450362b03c7e5fe2357eb74f6">DRAMsimII::TimingSpecification</a>
</li>
<li>t_rcd
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a9cc88f875b6b3f6debf4d31eed6b2b9b">DRAMsimII::TimingSpecification</a>
</li>
<li>t_refi
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a7c3fcb83affbf18fa739921d277178de">DRAMsimII::TimingSpecification</a>
</li>
<li>t_rfc
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#ad9e93a1deeadfa60147a93c8553e991d">DRAMsimII::TimingSpecification</a>
</li>
<li>t_rp
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a7b4991ee22075889f88512d5b3c3e07e">DRAMsimII::TimingSpecification</a>
</li>
<li>t_rrd
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#ae686c75e601392cb7bd0d7b38f680861">DRAMsimII::TimingSpecification</a>
</li>
<li>t_rtp
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#af7e7bf9631df259ab4353a9df4acba39">DRAMsimII::TimingSpecification</a>
</li>
<li>t_rtrs
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#af1987bd7569873f4ae6d7e848badab43">DRAMsimII::TimingSpecification</a>
</li>
<li>t_wr
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a145ae8d7a81753949886d4015a7a44de">DRAMsimII::TimingSpecification</a>
</li>
<li>t_wtr
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a394dae9ddb5e304ff07d709c09c00e6a">DRAMsimII::TimingSpecification</a>
</li>
<li>tags
: <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a423960631a7c1abed12210724d89dc72">DRAMsimII::Rank</a>
</li>
<li>tBurst
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#ab73df1ca62af4b381ff848484bdfe3e8">DRAMsimII::PowerConfig</a>
</li>
<li>threadNum
: <a class="el" href="class_d_r_a_msim_i_i_1_1_transaction.html#ad7881887e5ad330b281f4a5a196a8822">DRAMsimII::Transaction</a>
</li>
<li>tickEvent
: <a class="el" href="class_m5dram_system.html#a2c1df40ac4ba1b6ee79a89c36717e6b5">M5dramSystem</a>
</li>
<li>time
: <a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#a11d607bf05a648e76d23935dab66fcb1">DRAMsimII::InputStream</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#ae9426aeb784a6a3fedcf59d8c689a254">DRAMsimII::Channel</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_system.html#ad1d3bf27bb3180101b65a3cb1e37d28e">DRAMsimII::System</a>
</li>
<li>timePerEpoch
: <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#aabd9529bd4025a1902237221dd2a862b">DRAMsimII::Statistics</a>
</li>
<li>timingSpecification
: <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#a05d8007116bcfff6b9fb6373543bf173">DRAMsimII::Channel</a>
</li>
<li>totalCASCount
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a17aa509630e5e07577b48763bb2106c3">DRAMsimII::Bank</a>
</li>
<li>totalCASWCount
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a97b466c58dcf79bf7aec3172e0c8d70e">DRAMsimII::Bank</a>
</li>
<li>totalPrechargeTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#aab3ff3515ed5cfef8ed24f76ac3ea274">DRAMsimII::Rank</a>
</li>
<li>totalRASCount
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#aa90b366a2a825ccf900f92f61ad212ea">DRAMsimII::Bank</a>
</li>
<li>transactionDecodeDelay
: <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#a73f0086dc52647d03f93fba392845e20">DRAMsimII::Statistics</a>
</li>
<li>transactionExecution
: <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#ac1cd49ee1f60d9c2af695a10133094c3">DRAMsimII::Statistics</a>
</li>
<li>transactionOrderingAlgorithm
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#a2e2639a70d39978c115d08854824ec05">DRAMsimII::SystemConfiguration</a>
</li>
<li>transactionQueue
: <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#aeac2d37d1298f9bb4f1e34f50ee5e25d">DRAMsimII::Channel</a>
</li>
<li>tRAS
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#addec05dcbe5506a9d1f0a321a7d0012c">DRAMsimII::PowerConfig</a>
</li>
<li>tRC
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#ae88e1afa1b55d111239edab708195126">DRAMsimII::PowerConfig</a>
</li>
<li>type
: <a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#ac5a32f755985849b47a327fbb2fc1421">DRAMsimII::InputStream</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_transaction.html#a8d8b784a0f82bfc5fed936d335d2d786">DRAMsimII::Transaction</a>
</li>
</ul>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Mar 11 22:29:57 2010 for DRAMSimII by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
