{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717493578663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717493578664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun  4 11:32:57 2024 " "Processing started: Tue Jun  4 11:32:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717493578664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1717493578664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProsjektV1 -c ProsjektV1 " "Command: quartus_sta ProsjektV1 -c ProsjektV1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1717493578664 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1717493578794 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top 24 " "Ignored 24 assignments for entity \"top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717493579228 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1717493579228 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1717493583303 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1717493583303 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1717493583331 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1717493583331 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "246 " "The Timing Analyzer is analyzing 246 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1717493583766 ""}
{ "Info" "ISTA_SDC_FOUND" "ProsjektV1.sdc " "Reading SDC File: 'ProsjektV1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1717493588059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 10 CLOCK2_50 port " "Ignored filter at ProsjektV1.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ProsjektV1.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at ProsjektV1.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588063 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 11 CLOCK3_50 port " "Ignored filter at ProsjektV1.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ProsjektV1.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at ProsjektV1.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588063 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 12 CLOCK4_50 port " "Ignored filter at ProsjektV1.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ProsjektV1.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at ProsjektV1.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588063 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588063 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 14 TD_CLK27 port " "Ignored filter at ProsjektV1.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ProsjektV1.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at ProsjektV1.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588064 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588064 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 15 DRAM_CLK port " "Ignored filter at ProsjektV1.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ProsjektV1.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at ProsjektV1.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588064 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588064 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 20 VGA_CLK port " "Ignored filter at ProsjektV1.sdc(20): VGA_CLK could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ProsjektV1.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at ProsjektV1.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588064 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588064 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1717493588065 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 53 DRAM_DQ* port " "Ignored filter at ProsjektV1.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588065 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 53 clk_dram clock " "Ignored filter at ProsjektV1.sdc(53): clk_dram could not be matched with a clock" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ProsjektV1.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at ProsjektV1.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588065 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ProsjektV1.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at ProsjektV1.sdc(53): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ProsjektV1.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at ProsjektV1.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588065 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ProsjektV1.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at ProsjektV1.sdc(54): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588065 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 56 TD_DATA* port " "Ignored filter at ProsjektV1.sdc(56): TD_DATA* could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 56 tv_27m clock " "Ignored filter at ProsjektV1.sdc(56): tv_27m could not be matched with a clock" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ProsjektV1.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at ProsjektV1.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588066 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ProsjektV1.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at ProsjektV1.sdc(56): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ProsjektV1.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at ProsjektV1.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588066 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ProsjektV1.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at ProsjektV1.sdc(57): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 58 TD_HS port " "Ignored filter at ProsjektV1.sdc(58): TD_HS could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ProsjektV1.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at ProsjektV1.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588067 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ProsjektV1.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at ProsjektV1.sdc(58): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ProsjektV1.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at ProsjektV1.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588067 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ProsjektV1.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at ProsjektV1.sdc(59): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 60 TD_VS port " "Ignored filter at ProsjektV1.sdc(60): TD_VS could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ProsjektV1.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at ProsjektV1.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588067 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ProsjektV1.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at ProsjektV1.sdc(60): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ProsjektV1.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at ProsjektV1.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588068 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ProsjektV1.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at ProsjektV1.sdc(61): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588068 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(68): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588068 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(69): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588069 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 70 DRAM_ADDR* port " "Ignored filter at ProsjektV1.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588069 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(70): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588069 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(71): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588069 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 72 DRAM_*DQM port " "Ignored filter at ProsjektV1.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588070 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(72): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588070 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(73): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 74 DRAM_BA* port " "Ignored filter at ProsjektV1.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588070 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(74): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588071 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(75): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 76 DRAM_RAS_N port " "Ignored filter at ProsjektV1.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588071 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(76): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588071 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(77): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 78 DRAM_CAS_N port " "Ignored filter at ProsjektV1.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588072 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(78): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588072 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(79): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 80 DRAM_WE_N port " "Ignored filter at ProsjektV1.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588073 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(80): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588073 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(81): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 82 DRAM_CKE port " "Ignored filter at ProsjektV1.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588073 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(82): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588074 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(83): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 84 DRAM_CS_N port " "Ignored filter at ProsjektV1.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588074 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(84): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588075 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(85): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 87 VGA_R* port " "Ignored filter at ProsjektV1.sdc(87): VGA_R* could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 87 clk_vga clock " "Ignored filter at ProsjektV1.sdc(87): clk_vga could not be matched with a clock" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588075 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(87): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588076 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(88): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 89 VGA_G* port " "Ignored filter at ProsjektV1.sdc(89): VGA_G* could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588076 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(89): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588076 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(90): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 91 VGA_B* port " "Ignored filter at ProsjektV1.sdc(91): VGA_B* could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588077 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(91): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588077 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(92): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ProsjektV1.sdc 93 VGA_BLANK port " "Ignored filter at ProsjektV1.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588077 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(93): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at ProsjektV1.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1717493588077 ""}  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ProsjektV1.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at ProsjektV1.sdc(94): Argument -clock is not an object ID" {  } { { "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" "" { Text "D:/Datasystemdesign/Porsjekt/Prosjekt V1 Quartus/ProsjektV1.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1717493588077 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Tall_a\[0\] " "Node: Tall_a\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Mult_expadd:Mult\|fract_s_m\[47\] Tall_a\[0\] " "Latch Mult_expadd:Mult\|fract_s_m\[47\] is being clocked by Tall_a\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1717493590529 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1717493590529 "|FPU_toplevel|Tall_a[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Op_ctrl\[0\] " "Node: Op_ctrl\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Result\[1\] Op_ctrl\[0\] " "Latch Result\[1\] is being clocked by Op_ctrl\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1717493590529 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1717493590529 "|FPU_toplevel|Op_ctrl[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1717493590533 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1717493590536 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1717493591464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717493591467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717493591584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717493591623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717493591656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717493591692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.391 " "Worst-case minimum pulse width slack is 9.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717493591727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717493591727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.391               0.000 CLOCK_50  " "    9.391               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717493591727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717493591727 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717493591773 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717493591804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717493592845 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Tall_a\[0\] " "Node: Tall_a\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Mult_expadd:Mult\|fract_s_m\[47\] Tall_a\[0\] " "Latch Mult_expadd:Mult\|fract_s_m\[47\] is being clocked by Tall_a\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1717493594824 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1717493594824 "|FPU_toplevel|Tall_a[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Op_ctrl\[0\] " "Node: Op_ctrl\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Result\[1\] Op_ctrl\[0\] " "Latch Result\[1\] is being clocked by Op_ctrl\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1717493594824 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1717493594824 "|FPU_toplevel|Op_ctrl[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1717493594824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717493594828 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717493594894 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717493594928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717493595010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717493595053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.309 " "Worst-case minimum pulse width slack is 9.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717493595100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717493595100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.309               0.000 CLOCK_50  " "    9.309               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717493595100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717493595100 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1717493595150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1717493596256 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1717493597215 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Tall_a\[0\] " "Node: Tall_a\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Mult_expadd:Mult\|fract_s_m\[47\] Tall_a\[0\] " "Latch Mult_expadd:Mult\|fract_s_m\[47\] is being clocked by Tall_a\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1717493598450 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1717493598450 "|FPU_toplevel|Tall_a[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Op_ctrl\[0\] " "Node: Op_ctrl\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Result\[1\] Op_ctrl\[0\] " "Latch Result\[1\] is being clocked by Op_ctrl\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1717493598450 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1717493598450 "|FPU_toplevel|Op_ctrl[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1717493598451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717493599281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717493599332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717493599367 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717493599399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.417 " "Worst-case minimum pulse width slack is 9.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717493599432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717493599432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.417               0.000 CLOCK_50  " "    9.417               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717493599432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717493599432 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1717493599473 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Tall_a\[0\] " "Node: Tall_a\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Mult_expadd:Mult\|fract_s_m\[47\] Tall_a\[0\] " "Latch Mult_expadd:Mult\|fract_s_m\[47\] is being clocked by Tall_a\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1717493599800 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1717493599800 "|FPU_toplevel|Tall_a[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Op_ctrl\[0\] " "Node: Op_ctrl\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Result\[1\] Op_ctrl\[0\] " "Latch Result\[1\] is being clocked by Op_ctrl\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1717493599800 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1717493599800 "|FPU_toplevel|Op_ctrl[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1717493599800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717493599830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717493599861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717493600714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1717493600747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.416 " "Worst-case minimum pulse width slack is 9.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717493600775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717493600775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.416               0.000 CLOCK_50  " "    9.416               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1717493600775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1717493600775 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717493608119 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1717493608141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 134 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5231 " "Peak virtual memory: 5231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717493610893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun  4 11:33:30 2024 " "Processing ended: Tue Jun  4 11:33:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717493610893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717493610893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717493610893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1717493610893 ""}
