

================================================================
== Synthesis Summary Report of 'main'
================================================================
+ General Information: 
    * Date:           Mon Aug 12 18:53:37 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        doitgenTriple
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+---------+-----------+-----------+-----+
    |                      Modules                     |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |           |         |           |           |     |
    |                      & Loops                     |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+---------+-----------+-----------+-----+
    |+ main                                            |  Timing|  -1.44|  1575787|  8.022e+06|         -|  1575788|      -|        no|  132 (47%)|  10 (4%)|  3771 (3%)|  4641 (8%)|    -|
    | + main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2  |       -|   0.00|   131074|  6.554e+05|         -|   131074|      -|        no|          -|        -|  112 (~0%)|  257 (~0%)|    -|
    |  o VITIS_LOOP_50_1_VITIS_LOOP_53_2               |      II|   3.65|   131072|  6.554e+05|         3|        2|  65536|       yes|          -|        -|          -|          -|    -|
    | + main_Pipeline_loop_0_loop_1                    |  Timing|  -0.73|   720928|  3.605e+06|         -|   720928|      -|        no|          -|        -|  691 (~0%)|   675 (1%)|    -|
    |  o loop_0_loop_1                                 |      II|   3.65|   720926|  3.605e+06|        42|       11|  65536|       yes|          -|        -|          -|          -|    -|
    | + main_Pipeline_loop_2                           |  Timing|  -1.44|     2570|  1.308e+04|         -|     2570|      -|        no|          -|   5 (2%)|  821 (~0%)|   963 (1%)|    -|
    |  o loop_2                                        |      II|   3.65|     2568|  1.307e+04|        29|       10|    255|       yes|          -|        -|          -|          -|    -|
    | + main_Pipeline_loop_0_loop_11                   |  Timing|  -0.73|   720928|  3.605e+06|         -|   720928|      -|        no|          -|        -|  691 (~0%)|   675 (1%)|    -|
    |  o loop_0_loop_1                                 |      II|   3.65|   720926|  3.605e+06|        42|       11|  65536|       yes|          -|        -|          -|          -|    -|
    | + main_Pipeline_loop_22                          |  Timing|  -1.44|     2580|  1.313e+04|         -|     2580|      -|        no|          -|        -|  386 (~0%)|  333 (~0%)|    -|
    |  o loop_2                                        |      II|   3.65|     2578|  1.312e+04|        39|       10|    255|       yes|          -|        -|          -|          -|    -|
    | + main_Pipeline_VITIS_LOOP_83_3                  |  Timing|  -1.35|      263|  1.315e+03|         -|      263|      -|        no|          -|        -|  421 (~0%)|  346 (~0%)|    -|
    |  o VITIS_LOOP_83_3                               |       -|   3.65|      261|  1.305e+03|         7|        1|    256|       yes|          -|        -|          -|          -|    -|
    +--------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 32       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                             | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+--------------------------------------------------+-----+--------+------------+------+---------+---------+
| + main                                           | 10  |        |            |      |         |         |
|  + main_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_53_2 | 0   |        |            |      |         |         |
|    add_ln50_fu_171_p2                            |     |        | add_ln50   | add  | fabric  | 0       |
|    add_ln50_1_fu_203_p2                          |     |        | add_ln50_1 | add  | fabric  | 0       |
|    add_ln54_fu_250_p2                            |     |        | add_ln54   | add  | fabric  | 0       |
|    add_ln53_fu_256_p2                            |     |        | add_ln53   | add  | fabric  | 0       |
|  + main_Pipeline_loop_0_loop_1                   | 0   |        |            |      |         |         |
|    add_ln61_fu_162_p2                            |     |        | add_ln61   | add  | fabric  | 0       |
|    add_ln61_1_fu_297_p2                          |     |        | add_ln61_1 | add  | fabric  | 0       |
|    add_ln66_fu_209_p2                            |     |        | add_ln66   | add  | fabric  | 0       |
|    add_ln64_fu_239_p2                            |     |        | add_ln64   | add  | fabric  | 0       |
|    add_ln71_fu_215_p2                            |     |        | add_ln71   | add  | fabric  | 0       |
|  + main_Pipeline_loop_2                          | 5   |        |            |      |         |         |
|    add_ln77_fu_101_p2                            |     |        | add_ln77   | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_8_max_dsp_1_U13             | 3   |        | mul        | fmul | maxdsp  | 7       |
|    fmul_32ns_32ns_32_8_max_dsp_1_U13             | 3   |        | mul1       | fmul | maxdsp  | 7       |
|    fadd_32ns_32ns_32_10_full_dsp_1_U12           | 2   |        | add        | fadd | fulldsp | 9       |
|  + main_Pipeline_loop_0_loop_11                  | 0   |        |            |      |         |         |
|    add_ln19_fu_162_p2                            |     |        | add_ln19   | add  | fabric  | 0       |
|    add_ln19_1_fu_297_p2                          |     |        | add_ln19_1 | add  | fabric  | 0       |
|    add_ln24_fu_209_p2                            |     |        | add_ln24   | add  | fabric  | 0       |
|    add_ln22_fu_239_p2                            |     |        | add_ln22   | add  | fabric  | 0       |
|    add_ln32_fu_215_p2                            |     |        | add_ln32   | add  | fabric  | 0       |
|  + main_Pipeline_loop_22                         | 0   |        |            |      |         |         |
|    add_ln43_fu_110_p2                            |     |        | add_ln43   | add  | fabric  | 0       |
|  + main_Pipeline_VITIS_LOOP_83_3                 | 0   |        |            |      |         |         |
|    add_ln83_fu_108_p2                            |     |        | add_ln83   | add  | fabric  | 0       |
|    f_1_fu_209_p2                                 |     |        | f_1        | add  | fabric  | 0       |
+--------------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Storage Report
================================================================
+-----------+--------------+------+------+------+--------+----------+------+---------+------------------+
| Name      | Usage        | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|           |              |      |      |      |        |          |      |         | Banks            |
+-----------+--------------+------+------+------+--------+----------+------+---------+------------------+
| + main    |              |      | 132  | 0    |        |          |      |         |                  |
|   A_U     | ram_1p array |      | 1    |      |        | A        | auto | 1       | 32, 256, 1       |
|   B_U     | ram_1p array |      | 1    |      |        | B        | auto | 1       | 32, 256, 1       |
|   sum_U   | ram_1p array |      | 2    |      |        | sum      | auto | 1       | 32, 256, 1       |
|   sum_s_U | ram_1p array |      | 2    |      |        | sum_s    | auto | 1       | 32, 256, 1       |
|   w_U     | ram_1p array |      | 128  |      |        | w        | auto | 1       | 32, 65536, 1     |
+-----------+--------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

