Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 25 13:32:11 2023
| Host         : DESKTOP-U6ENOLQ running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_top_wrapper_methodology_drc_routed.rpt -pb system_top_wrapper_methodology_drc_routed.pb -rpx system_top_wrapper_methodology_drc_routed.rpx
| Design       : system_top_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 3
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 3          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/FSM_onehot_axi_lite_wstate[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[0]/CLR, system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[10]/CLR, system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[11]/CLR, system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[12]/CLR, system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[13]/CLR, system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[14]/CLR, system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[15]/CLR, system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[16]/CLR, system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[17]/CLR, system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[1]/CLR, system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[2]/CLR, system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[30]/CLR, system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[31]/CLR, system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[3]/CLR, system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[4]/CLR (the first 15 of 56 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_axi_lite_inst/u_Subsystem_ip_axi_lite_module_inst/reset_pipe_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_out_reg/PRE, system_top_i/Subsystem_ip_0/U0/u_Subsystem_ip_reset_sync_inst/reset_pipe_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE, system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE, system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE, system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE, system_top_i/axi_cpu_interconnect/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE (the first 15 of 20 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


