--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml sum4.twx sum4.ncd -o sum4.twr sum4.pcf

Design file:              sum4.ncd
Physical constraint file: sum4.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |S<0>           |    6.929|
A<0>           |S<1>           |    6.922|
A<0>           |S<2>           |    7.822|
A<0>           |S<3>           |    8.718|
A<0>           |S<4>           |    8.473|
A<1>           |S<1>           |    6.776|
A<1>           |S<2>           |    8.115|
A<1>           |S<3>           |    9.011|
A<1>           |S<4>           |    8.766|
A<2>           |S<2>           |    6.719|
A<2>           |S<3>           |    7.303|
A<2>           |S<4>           |    7.058|
A<3>           |S<3>           |    7.064|
A<3>           |S<4>           |    6.811|
B<0>           |S<0>           |    6.875|
B<0>           |S<1>           |    7.078|
B<0>           |S<2>           |    7.566|
B<0>           |S<3>           |    8.462|
B<0>           |S<4>           |    8.217|
B<1>           |S<1>           |    6.825|
B<1>           |S<2>           |    7.890|
B<1>           |S<3>           |    8.786|
B<1>           |S<4>           |    8.541|
B<2>           |S<2>           |    6.460|
B<2>           |S<3>           |    7.362|
B<2>           |S<4>           |    7.117|
B<3>           |S<3>           |    6.200|
B<3>           |S<4>           |    6.024|
---------------+---------------+---------+


Analysis completed Sun Sep 23 11:30:21 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 342 MB



