Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Dec 23 21:52:52 2017
| Host         : 26EA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Traffic_lights_ce_control_sets_placed.rpt
| Design       : Traffic_lights_ce
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |              20 |            7 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             127 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+
|             Clock Signal             |               Enable Signal               |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+
|  U_blink_1/blink_next_reg_i_2_n_0    |                                           | U_fsm_lights/blink_reg_reg                |                1 |              1 |
|  U_blink_2/blink_next_reg_i_2__0_n_0 |                                           | U_fsm_lights/blink_reg_reg_0              |                1 |              1 |
|  clk_IBUF_BUFG                       | U_countdown_double_1/dl_reg[3]_i_1__0_n_0 |                                           |                2 |              4 |
|  clk_IBUF_BUFG                       | U_countdown_double_2/dl_reg[3]_i_1_n_0    |                                           |                2 |              4 |
|  clk_IBUF_BUFG                       | U_fsm_lights/time_reg_1[4]_i_1_n_0        | reset_IBUF                                |                2 |              7 |
|  clk_IBUF_BUFG                       |                                           |                                           |                6 |              8 |
|  clk_IBUF_BUFG                       |                                           | reset_IBUF                                |                7 |             20 |
|  clk_IBUF_BUFG                       | U_countdown_double_1/en                   | U_countdown_double_1/dl_reg[3]_i_1__0_n_0 |                8 |             30 |
|  clk_IBUF_BUFG                       | U_countdown_double_1/en                   | U_countdown_double_2/dl_reg[3]_i_1_n_0    |                8 |             30 |
|  clk_IBUF_BUFG                       | U_fsm_lights/ms_reg_reg[29]               | U_blink_1/ms_reg0                         |                8 |             30 |
|  clk_IBUF_BUFG                       | U_fsm_lights/ms_reg_reg[29]_0             | U_blink_2/ms_reg0                         |                8 |             30 |
+--------------------------------------+-------------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 4      |                     2 |
| 7      |                     1 |
| 8      |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


