// LFE4-30E LFE4-50E
chip CHIP0 {
	kind ecp4;
	columns {
		null, // X0
		null, // X1
		null, // X2
		null, // X3
		null, // X4
		io_n[1, quad], // X5
		null, // X6
		null, // X7
		null, // X8
		io_n[1, quad_dqs], // X9
		null, // X10
		null, // X11
		null, // X12
		io_n[1, quad], // X13
		null, // X14
		null, // X15
		null, // X16
		io_n[1, quad], // X17
		null, // X18
		null, // X19
		null, // X20
		io_n[1, quad_dqs], // X21
		null, // X22
		null, // X23
		null, // X24
		io_n[1, quad], // X25
		null, // X26
		null, // X27
		null, // X28
		io_n[1, quad], // X29
		null, // X30
		null, // X31
		null, // X32
		io_n[1, quad_dqs], // X33
		null, // X34
		null, // X35
		null, // X36
		io_n[1, quad], // X37
		null, // X38
		null, // X39
		null, // X40
		null, // X41
		// clock
		null, // X42
		io_n[2, quad], // X43
		null, // X44
		null, // X45
		null, // X46
		io_n[2, quad_dqs], // X47
		null, // X48
		null, // X49
		null, // X50
		io_n[2, quad], // X51
		null, // X52
		null, // X53
		null, // X54
		io_n[2, quad], // X55
		null, // X56
		null, // X57
		null, // X58
		io_n[2, quad_dqs], // X59
		null, // X60
		null, // X61
		null, // X62
		io_n[2, quad], // X63
		null, // X64
		null, // X65
		null, // X66
		io_n[2, quad], // X67
		null, // X68
		null, // X69
		null, // X70
		io_n[2, quad_dqs], // X71
		null, // X72
		null, // X73
		null, // X74
		io_n[2, quad], // X75
		null, // X76
		null, // X77
		null, // X78
		null, // X79
		null, // X80
		null, // X81
		null, // X82
		null, // X83
	}
	col_clk X42;
	rows {
		io, // Y0
		plc, // Y1
		plc, // Y2
		plc, // Y3
		plc + io_w[6, quad] + io_e[5, quad], // Y4
		plc, // Y5
		plc, // Y6
		plc, // Y7
		plc + io_w[6, quad_dqs] + io_e[5, quad_dqs], // Y8
		plc, // Y9
		plc, // Y10
		plc, // Y11
		plc + io_w[6, quad] + io_e[5, quad], // Y12
		plc, // Y13
		plc, // Y14
		plc, // Y15
		plc + io_w[6, quad] + io_e[5, quad], // Y16
		plc, // Y17
		plc, // Y18
		ebr + io_w[6, ebr_dqs] + io_e[5, ebr_dqs], // Y19
		plc + io_w[6, quad] + io_e[5, quad] + pclk_break, // Y20
		plc, // Y21
		plc, // Y22
		plc, // Y23
		plc + io_w[6, quad] + io_e[5, quad], // Y24
		plc, // Y25
		plc, // Y26
		plc, // Y27
		plc + io_w[6, quad] + io_e[5, quad], // Y28
		dsp, // Y29
		plc + io_w[6, quad_dqs] + io_e[5, quad_dqs], // Y30
		plc, // Y31
		plc, // Y32
		plc, // Y33
		plc + io_w[6, quad] + io_e[5, quad], // Y34
		plc, // Y35
		plc, // Y36
		plc, // Y37
		plc, // Y38
		// clock
		plc + pclk_break, // Y39
		plc + io_w[7, quad] + io_e[4, quad], // Y40
		plc, // Y41
		plc, // Y42
		plc, // Y43
		plc + io_w[7, quad_dqs] + io_e[4, quad_dqs], // Y44
		plc, // Y45
		plc, // Y46
		plc, // Y47
		dsp + io_w[7, quad] + io_e[4, quad], // Y48
		plc, // Y49
		plc + io_w[7, quad] + io_e[4, quad], // Y50
		plc, // Y51
		plc, // Y52
		plc, // Y53
		plc + io_w[7, quad_dqs] + io_e[4, quad_dqs], // Y54
		plc, // Y55
		plc, // Y56
		plc, // Y57
		ebr + io_w[7, quad] + io_e[4, quad] + pclk_break, // Y58
		plc, // Y59
		plc, // Y60
		plc, // Y61
		plc + io_w[7, quad_dqs] + io_e[4, quad_dqs], // Y62
		plc, // Y63
		plc, // Y64
		plc, // Y65
		plc + io_w[7, quad] + io_e[4, quad], // Y66
		plc, // Y67
		plc, // Y68
		plc, // Y69
		plc, // Y70
		plc, // Y71
		plc, // Y72
		plc, // Y73
		plc, // Y74
		plc, // Y75
		plc, // Y76
		io, // Y77
	}
	row_clk Y39;
	special_loc PLL_SW0 = D0X0Y0;
	special_loc PLL_NW0 = D0X0Y77;
	special_loc PLL_SE0 = D0X83Y0;
	special_loc PLL_NE0 = D0X83Y77;
	special_loc CONFIG = D0X5Y0;
	special_loc BC1 = D0X4Y77;
	special_loc BC2 = D0X79Y77;
	special_loc BC4 = D0X83Y70;
	special_loc BC5 = D0X83Y1;
	special_loc BC6 = D0X0Y1;
	special_loc BC7 = D0X0Y70;
	special_loc SERDES_SINGLE = D0X16Y0;
	special_io CLOCK_W0 = IOB_W34_2;
	special_io CLOCK_W1 = IOB_W34_0;
	special_io CLOCK_W2 = IOB_W40_2;
	special_io CLOCK_W3 = IOB_W40_0;
	special_io CLOCK_E0 = IOB_E34_2;
	special_io CLOCK_E1 = IOB_E34_0;
	special_io CLOCK_E2 = IOB_E40_2;
	special_io CLOCK_E3 = IOB_E40_0;
	special_io CLOCK_N2 = IOB_N37_2;
	special_io CLOCK_N3 = IOB_N37_0;
	special_io CLOCK_N4 = IOB_N43_2;
	special_io CLOCK_N5 = IOB_N43_0;
	special_io PLL_IN0_SW0 = IOB_W20_2;
	special_io PLL_IN0_SW1 = IOB_W12_2;
	special_io PLL_IN0_NW0 = IOB_W66_2;
	special_io PLL_IN0_NW1 = IOB_N5_2;
	special_io PLL_IN0_SE0 = IOB_E12_2;
	special_io PLL_IN0_SE1 = IOB_E4_2;
	special_io PLL_IN0_NE0 = IOB_E66_2;
	special_io PLL_IN0_NE1 = IOB_N75_2;
	special_io PLL_FB_SW0 = IOB_W19_4;
	special_io PLL_FB_SW1 = IOB_W8_0;
	special_io PLL_FB_NW0 = IOB_W66_0;
	special_io PLL_FB_NW1 = IOB_N5_0;
	special_io PLL_FB_SE0 = IOB_E12_0;
	special_io PLL_FB_SE1 = IOB_E4_0;
	special_io PLL_FB_NE0 = IOB_E66_0;
	special_io PLL_FB_NE1 = IOB_N75_0;
	special_io WRITE_N = IOB_W4_3;
	special_io CS_N = IOB_W8_2;
	special_io CS1_N = IOB_W8_3;
	special_io D0 = IOB_W12_1;
	special_io D1 = IOB_W12_0;
	special_io D2 = IOB_W16_3;
	special_io D3 = IOB_W16_1;
	special_io D4 = IOB_W16_0;
	special_io D5 = IOB_W19_7;
	special_io D6 = IOB_W19_6;
	special_io D7 = IOB_W20_1;
	special_io D8 = IOB_W20_0;
	special_io D9 = IOB_W24_3;
	special_io D10 = IOB_W24_2;
	special_io D11 = IOB_W28_3;
	special_io D12 = IOB_W28_1;
	special_io D13 = IOB_W28_0;
	special_io D14 = IOB_W30_3;
	special_io D15 = IOB_W30_2;
	special_io DOUT = IOB_W4_1;
	special_io DI = IOB_W4_0;
}

// LFE4-130E LFE4-95E
chip CHIP1 {
	kind ecp4;
	columns {
		null, // X0
		null, // X1
		null, // X2
		null, // X3
		null, // X4
		null, // X5
		null, // X6
		null, // X7
		io_n[1, quad], // X8
		null, // X9
		null, // X10
		null, // X11
		io_n[1, quad_dqs], // X12
		null, // X13
		null, // X14
		null, // X15
		io_n[1, quad], // X16
		null, // X17
		null, // X18
		null, // X19
		io_n[1, quad], // X20
		null, // X21
		null, // X22
		null, // X23
		io_n[1, quad_dqs], // X24
		null, // X25
		null, // X26
		null, // X27
		io_n[1, quad], // X28
		null, // X29
		null, // X30
		null, // X31
		io_n[1, quad], // X32
		null, // X33
		null, // X34
		null, // X35
		io_n[1, quad_dqs], // X36
		null, // X37
		null, // X38
		null, // X39
		io_n[1, quad], // X40
		null, // X41
		null, // X42
		null, // X43
		io_n[1, quad], // X44
		null, // X45
		null, // X46
		null, // X47
		io_n[1, quad_dqs], // X48
		null, // X49
		null, // X50
		null, // X51
		io_n[1, quad], // X52
		null, // X53
		null, // X54
		null, // X55
		io_n[1, quad], // X56
		null, // X57
		null, // X58
		null, // X59
		io_n[1, quad_dqs], // X60
		null, // X61
		null, // X62
		null, // X63
		io_n[1, quad], // X64
		null, // X65
		null, // X66
		null, // X67
		null, // X68
		// clock
		null, // X69
		io_n[2, quad], // X70
		null, // X71
		null, // X72
		null, // X73
		io_n[2, quad_dqs], // X74
		null, // X75
		null, // X76
		null, // X77
		io_n[2, quad], // X78
		null, // X79
		null, // X80
		null, // X81
		io_n[2, quad], // X82
		null, // X83
		null, // X84
		null, // X85
		io_n[2, quad_dqs], // X86
		null, // X87
		null, // X88
		null, // X89
		io_n[2, quad], // X90
		null, // X91
		null, // X92
		null, // X93
		io_n[2, quad], // X94
		null, // X95
		null, // X96
		null, // X97
		io_n[2, quad_dqs], // X98
		null, // X99
		null, // X100
		null, // X101
		io_n[2, quad], // X102
		null, // X103
		null, // X104
		null, // X105
		io_n[2, quad], // X106
		null, // X107
		null, // X108
		null, // X109
		io_n[2, quad_dqs], // X110
		null, // X111
		null, // X112
		null, // X113
		io_n[2, quad], // X114
		null, // X115
		null, // X116
		null, // X117
		io_n[2, quad], // X118
		null, // X119
		null, // X120
		null, // X121
		io_n[2, quad_dqs], // X122
		null, // X123
		null, // X124
		null, // X125
		io_n[2, quad], // X126
		null, // X127
		null, // X128
		null, // X129
		null, // X130
		null, // X131
		null, // X132
		null, // X133
		null, // X134
		null, // X135
		null, // X136
		null, // X137
	}
	col_clk X69;
	rows {
		io, // Y0
		plc, // Y1
		plc, // Y2
		plc + io_w[6, quad] + io_e[5, quad], // Y3
		plc, // Y4
		plc, // Y5
		plc, // Y6
		plc + io_w[6, quad_dqs] + io_e[5, quad_dqs], // Y7
		plc, // Y8
		plc, // Y9
		plc, // Y10
		plc + io_w[6, quad] + io_e[5, quad], // Y11
		plc, // Y12
		plc, // Y13
		ebr, // Y14
		plc + io_w[6, quad_dqs] + io_e[5, quad_dqs] + pclk_break, // Y15
		plc, // Y16
		plc, // Y17
		plc, // Y18
		plc + io_w[6, quad] + io_e[5, quad], // Y19
		plc, // Y20
		plc, // Y21
		plc, // Y22
		plc + io_w[6, quad] + io_e[5, quad], // Y23
		dsp, // Y24
		plc + io_w[6, quad_dqs] + io_e[5, quad_dqs] + pclk_break, // Y25
		plc, // Y26
		plc, // Y27
		plc, // Y28
		plc + io_w[6, quad] + io_e[5, quad], // Y29
		plc, // Y30
		plc, // Y31
		plc, // Y32
		plc + io_w[6, quad] + io_e[5, quad], // Y33
		plc, // Y34
		plc, // Y35
		plc, // Y36
		plc + io_w[6, quad_dqs] + io_e[5, quad_dqs], // Y37
		plc, // Y38
		plc, // Y39
		plc, // Y40
		plc + io_w[6, quad] + io_e[5, quad], // Y41
		plc, // Y42
		plc, // Y43
		ebr, // Y44
		plc + io_w[6, quad_dqs] + io_e[5, quad_dqs] + pclk_break, // Y45
		plc, // Y46
		plc, // Y47
		plc, // Y48
		plc + io_w[6, quad] + io_e[5, quad], // Y49
		plc, // Y50
		plc, // Y51
		plc, // Y52
		plc + io_w[6, quad] + io_e[5, quad], // Y53
		dsp, // Y54
		plc + io_w[6, quad_dqs] + io_e[5, quad_dqs], // Y55
		plc, // Y56
		plc, // Y57
		plc, // Y58
		plc + io_w[6, quad] + io_e[5, quad], // Y59
		plc, // Y60
		plc, // Y61
		plc, // Y62
		plc, // Y63
		// clock
		plc + pclk_break, // Y64
		plc + io_w[7, quad] + io_e[4, quad], // Y65
		plc, // Y66
		plc, // Y67
		plc, // Y68
		plc + io_w[7, quad_dqs] + io_e[4, quad_dqs], // Y69
		plc, // Y70
		plc, // Y71
		plc, // Y72
		dsp + io_w[7, quad] + io_e[4, quad], // Y73
		plc, // Y74
		plc + io_w[7, quad] + io_e[4, quad], // Y75
		plc, // Y76
		plc, // Y77
		plc, // Y78
		plc + io_w[7, quad_dqs] + io_e[4, quad_dqs], // Y79
		plc, // Y80
		plc, // Y81
		plc, // Y82
		ebr + io_w[7, quad] + io_e[4, quad] + pclk_break, // Y83
		plc, // Y84
		plc, // Y85
		plc, // Y86
		plc + io_w[7, quad_dqs] + io_e[4, quad_dqs], // Y87
		plc, // Y88
		plc, // Y89
		plc, // Y90
		plc + io_w[7, quad] + io_e[4, quad], // Y91
		plc, // Y92
		plc + pclk_break, // Y93
		plc, // Y94
		plc + io_w[7, quad] + io_e[4, quad], // Y95
		plc, // Y96
		plc, // Y97
		plc, // Y98
		plc + io_w[7, quad] + io_e[4, quad], // Y99
		plc, // Y100
		plc, // Y101
		plc, // Y102
		dsp + io_w[7, quad_dqs] + io_e[4, quad_dqs], // Y103
		plc, // Y104
		plc + io_w[7, quad] + io_e[4, quad], // Y105
		plc, // Y106
		plc, // Y107
		plc, // Y108
		plc + io_w[7, quad] + io_e[4, quad], // Y109
		plc, // Y110
		plc, // Y111
		plc, // Y112
		ebr + io_w[7, quad_ebr_dqs] + io_e[4, quad_ebr_dqs] + pclk_break, // Y113
		plc, // Y114
		plc, // Y115
		plc, // Y116
		plc, // Y117
		plc, // Y118
		plc, // Y119
		plc, // Y120
		plc, // Y121
		plc, // Y122
		plc, // Y123
		plc, // Y124
		plc, // Y125
		plc, // Y126
		io, // Y127
	}
	row_clk Y64;
	special_loc PLL_SW0 = D0X0Y0;
	special_loc PLL_NW0 = D0X0Y127;
	special_loc PLL_SE0 = D0X137Y0;
	special_loc PLL_NE0 = D0X137Y127;
	special_loc PCLK_IN_W0 = D0X31Y44;
	special_loc PCLK_IN_W2 = D0X31Y83;
	special_loc PCLK_IN_E0 = D0X105Y44;
	special_loc PCLK_IN_E2 = D0X105Y83;
	special_loc PCLK_IN_S0 = D0X31Y14;
	special_loc PCLK_IN_S2 = D0X105Y14;
	special_loc PCLK_IN_N0 = D0X31Y113;
	special_loc PCLK_IN_N2 = D0X105Y113;
	special_loc CONFIG = D0X5Y0;
	special_loc BC1 = D0X4Y127;
	special_loc BC2 = D0X133Y127;
	special_loc BC4 = D0X137Y120;
	special_loc BC5 = D0X137Y1;
	special_loc BC6 = D0X0Y1;
	special_loc BC7 = D0X0Y120;
	special_loc SERDES_DOUBLE = D0X12Y0;
	special_io CLOCK_W0 = IOB_W59_2;
	special_io CLOCK_W1 = IOB_W59_0;
	special_io CLOCK_W2 = IOB_W65_2;
	special_io CLOCK_W3 = IOB_W65_0;
	special_io CLOCK_E0 = IOB_E59_2;
	special_io CLOCK_E1 = IOB_E59_0;
	special_io CLOCK_E2 = IOB_E65_2;
	special_io CLOCK_E3 = IOB_E65_0;
	special_io CLOCK_N2 = IOB_N64_2;
	special_io CLOCK_N3 = IOB_N64_0;
	special_io CLOCK_N4 = IOB_N70_2;
	special_io CLOCK_N5 = IOB_N70_0;
	special_io PLL_IN0_SW0 = IOB_W19_2;
	special_io PLL_IN0_SW1 = IOB_W11_2;
	special_io PLL_IN0_NW0 = IOB_W113_2;
	special_io PLL_IN0_NW1 = IOB_N8_2;
	special_io PLL_IN0_SE0 = IOB_E11_2;
	special_io PLL_IN0_SE1 = IOB_E3_2;
	special_io PLL_IN0_NE0 = IOB_E113_2;
	special_io PLL_IN0_NE1 = IOB_N126_2;
	special_io PLL_FB_SW0 = IOB_W15_0;
	special_io PLL_FB_SW1 = IOB_W7_0;
	special_io PLL_FB_NW0 = IOB_W113_0;
	special_io PLL_FB_NW1 = IOB_N8_0;
	special_io PLL_FB_SE0 = IOB_E11_0;
	special_io PLL_FB_SE1 = IOB_E3_0;
	special_io PLL_FB_NE0 = IOB_E113_0;
	special_io PLL_FB_NE1 = IOB_N126_0;
	special_io WRITE_N = IOB_W3_3;
	special_io CS_N = IOB_W7_2;
	special_io CS1_N = IOB_W7_3;
	special_io D0 = IOB_W11_1;
	special_io D1 = IOB_W11_0;
	special_io D2 = IOB_W14_7;
	special_io D3 = IOB_W14_5;
	special_io D4 = IOB_W14_4;
	special_io D5 = IOB_W15_3;
	special_io D6 = IOB_W15_2;
	special_io D7 = IOB_W19_1;
	special_io D8 = IOB_W19_0;
	special_io D9 = IOB_W37_3;
	special_io D10 = IOB_W37_2;
	special_io D11 = IOB_W53_3;
	special_io D12 = IOB_W53_1;
	special_io D13 = IOB_W53_0;
	special_io D14 = IOB_W55_3;
	special_io D15 = IOB_W55_2;
	special_io DOUT = IOB_W3_1;
	special_io DI = IOB_W3_0;
}

// LFE4-190E
chip CHIP2 {
	kind ecp4;
	columns {
		null, // X0
		null, // X1
		null, // X2
		null, // X3
		null, // X4
		io_n[0, quad], // X5
		null, // X6
		null, // X7
		null, // X8
		io_n[0, quad_dqs], // X9
		null, // X10
		null, // X11
		null, // X12
		io_n[0, quad], // X13
		null, // X14
		null, // X15
		null, // X16
		io_n[0, quad], // X17
		null, // X18
		null, // X19
		null, // X20
		io_n[0, quad], // X21
		null, // X22
		null, // X23
		null, // X24
		io_n[0, quad_dqs], // X25
		null, // X26
		null, // X27
		null, // X28
		io_n[0, quad], // X29
		null, // X30
		null, // X31
		null, // X32
		io_n[0, quad], // X33
		null, // X34
		null, // X35
		null, // X36
		io_n[0, quad_dqs], // X37
		null, // X38
		null, // X39
		null, // X40
		io_n[0, quad], // X41
		null, // X42
		null, // X43
		null, // X44
		null, // X45
		null, // X46
		null, // X47
		null, // X48
		io_n[1, quad], // X49
		null, // X50
		null, // X51
		null, // X52
		io_n[1, quad_dqs], // X53
		null, // X54
		null, // X55
		null, // X56
		io_n[1, quad], // X57
		null, // X58
		null, // X59
		null, // X60
		io_n[1, quad], // X61
		null, // X62
		null, // X63
		null, // X64
		io_n[1, quad_dqs], // X65
		null, // X66
		null, // X67
		null, // X68
		io_n[1, quad], // X69
		null, // X70
		null, // X71
		null, // X72
		io_n[1, quad], // X73
		null, // X74
		null, // X75
		null, // X76
		io_n[1, quad_dqs], // X77
		null, // X78
		null, // X79
		null, // X80
		io_n[1, quad], // X81
		null, // X82
		null, // X83
		null, // X84
		io_n[1, quad], // X85
		null, // X86
		null, // X87
		null, // X88
		io_n[1, quad_dqs], // X89
		null, // X90
		null, // X91
		null, // X92
		io_n[1, quad], // X93
		null, // X94
		null, // X95
		null, // X96
		null, // X97
		// clock
		null, // X98
		io_n[2, quad], // X99
		null, // X100
		null, // X101
		null, // X102
		io_n[2, quad_dqs], // X103
		null, // X104
		null, // X105
		null, // X106
		io_n[2, quad], // X107
		null, // X108
		null, // X109
		null, // X110
		io_n[2, quad], // X111
		null, // X112
		null, // X113
		null, // X114
		io_n[2, quad_dqs], // X115
		null, // X116
		null, // X117
		null, // X118
		io_n[2, quad], // X119
		null, // X120
		null, // X121
		null, // X122
		io_n[2, quad], // X123
		null, // X124
		null, // X125
		null, // X126
		io_n[2, quad_dqs], // X127
		null, // X128
		null, // X129
		null, // X130
		io_n[2, quad], // X131
		null, // X132
		null, // X133
		null, // X134
		io_n[2, quad], // X135
		null, // X136
		null, // X137
		null, // X138
		io_n[2, quad_dqs], // X139
		null, // X140
		null, // X141
		null, // X142
		io_n[2, quad], // X143
		null, // X144
		null, // X145
		null, // X146
		null, // X147
		null, // X148
		null, // X149
		null, // X150
		io_n[3, quad], // X151
		null, // X152
		null, // X153
		null, // X154
		io_n[3, quad_dqs], // X155
		null, // X156
		null, // X157
		null, // X158
		io_n[3, quad], // X159
		null, // X160
		null, // X161
		null, // X162
		io_n[3, quad], // X163
		null, // X164
		null, // X165
		null, // X166
		io_n[3, quad_dqs], // X167
		null, // X168
		null, // X169
		null, // X170
		io_n[3, quad], // X171
		null, // X172
		null, // X173
		null, // X174
		io_n[3, quad], // X175
		null, // X176
		null, // X177
		null, // X178
		io_n[3, quad], // X179
		null, // X180
		null, // X181
		null, // X182
		io_n[3, quad_dqs], // X183
		null, // X184
		null, // X185
		null, // X186
		io_n[3, quad], // X187
		null, // X188
		null, // X189
		null, // X190
		null, // X191
		null, // X192
		null, // X193
		null, // X194
		null, // X195
	}
	col_clk X98;
	rows {
		io, // Y0
		plc, // Y1
		plc, // Y2
		plc, // Y3
		plc, // Y4
		plc, // Y5
		plc + io_w[6, quad] + io_e[5, quad], // Y6
		plc, // Y7
		plc, // Y8
		plc, // Y9
		plc + io_w[6, quad_dqs] + io_e[5, quad_dqs], // Y10
		plc, // Y11
		plc, // Y12
		ebr, // Y13
		plc + io_w[6, quad] + io_e[5, quad] + pclk_break, // Y14
		plc, // Y15
		plc, // Y16
		plc, // Y17
		plc + io_w[6, quad_dqs] + io_e[5, quad_dqs], // Y18
		plc, // Y19
		plc, // Y20
		plc, // Y21
		plc + io_w[6, quad] + io_e[5, quad], // Y22
		dsp, // Y23
		plc + io_w[6, quad] + io_e[5, quad], // Y24
		plc, // Y25
		plc, // Y26
		plc, // Y27
		plc + io_w[6, quad_dqs] + io_e[5, quad_dqs], // Y28
		plc, // Y29
		plc, // Y30
		plc, // Y31
		plc + io_w[6, quad] + io_e[5, quad] + pclk_break, // Y32
		dsp, // Y33
		plc + io_w[6, quad] + io_e[5, quad], // Y34
		plc, // Y35
		plc, // Y36
		plc, // Y37
		plc + io_w[6, quad_dqs] + io_e[5, quad_dqs], // Y38
		plc, // Y39
		plc, // Y40
		plc, // Y41
		plc + io_w[6, quad] + io_e[5, quad], // Y42
		plc, // Y43
		plc, // Y44
		ebr, // Y45
		plc + io_w[6, quad_dqs] + io_e[5, quad_dqs] + pclk_break, // Y46
		plc, // Y47
		plc, // Y48
		plc, // Y49
		plc + io_w[6, quad] + io_e[5, quad], // Y50
		plc, // Y51
		plc, // Y52
		plc, // Y53
		plc + io_w[6, quad] + io_e[5, quad], // Y54
		dsp, // Y55
		plc + io_w[6, quad_dqs] + io_e[5, quad_dqs], // Y56
		plc, // Y57
		plc, // Y58
		plc, // Y59
		plc + io_w[6, quad] + io_e[5, quad], // Y60
		plc, // Y61
		plc, // Y62
		plc, // Y63
		plc, // Y64
		// clock
		plc + pclk_break, // Y65
		plc + io_w[7, quad] + io_e[4, quad], // Y66
		plc, // Y67
		plc, // Y68
		plc, // Y69
		plc + io_w[7, quad_dqs] + io_e[4, quad_dqs], // Y70
		plc, // Y71
		plc, // Y72
		plc, // Y73
		dsp + io_w[7, quad] + io_e[4, quad], // Y74
		plc, // Y75
		plc + io_w[7, quad] + io_e[4, quad], // Y76
		plc, // Y77
		plc, // Y78
		plc, // Y79
		plc + io_w[7, quad_dqs] + io_e[4, quad_dqs], // Y80
		plc, // Y81
		plc, // Y82
		plc, // Y83
		ebr + io_w[7, quad] + io_e[4, quad] + pclk_break, // Y84
		plc, // Y85
		plc, // Y86
		plc, // Y87
		plc + io_w[7, quad_dqs] + io_e[4, quad_dqs], // Y88
		plc, // Y89
		plc, // Y90
		plc, // Y91
		plc + io_w[7, quad] + io_e[4, quad], // Y92
		plc, // Y93
		plc, // Y94
		plc, // Y95
		dsp + io_w[7, quad] + io_e[4, quad], // Y96
		plc, // Y97
		plc + io_w[7, quad] + io_e[4, quad], // Y98
		plc, // Y99
		plc + pclk_break, // Y100
		plc, // Y101
		plc + io_w[7, quad] + io_e[4, quad], // Y102
		plc, // Y103
		plc, // Y104
		plc, // Y105
		dsp + io_w[7, quad_dqs] + io_e[4, quad_dqs], // Y106
		plc, // Y107
		plc + io_w[7, quad] + io_e[4, quad], // Y108
		plc, // Y109
		plc, // Y110
		plc, // Y111
		plc + io_w[7, quad] + io_e[4, quad], // Y112
		plc, // Y113
		plc, // Y114
		plc, // Y115
		ebr + io_w[7, quad_ebr_dqs] + io_e[4, quad_ebr_dqs] + pclk_break, // Y116
		plc, // Y117
		plc, // Y118
		plc, // Y119
		plc, // Y120
		plc, // Y121
		plc, // Y122
		plc, // Y123
		plc, // Y124
		plc, // Y125
		plc, // Y126
		plc, // Y127
		plc, // Y128
		io, // Y129
	}
	row_clk Y65;
	special_loc PLL_SW0 = D0X0Y0;
	special_loc PLL_NW0 = D0X0Y129;
	special_loc PLL_SE0 = D0X195Y0;
	special_loc PLL_NE0 = D0X195Y129;
	special_loc PCLK_IN_W0 = D0X24Y45;
	special_loc PCLK_IN_W1 = D0X60Y45;
	special_loc PCLK_IN_W2 = D0X24Y84;
	special_loc PCLK_IN_W3 = D0X60Y84;
	special_loc PCLK_IN_E0 = D0X134Y45;
	special_loc PCLK_IN_E1 = D0X170Y45;
	special_loc PCLK_IN_E2 = D0X134Y84;
	special_loc PCLK_IN_E3 = D0X170Y84;
	special_loc PCLK_IN_S0 = D0X24Y13;
	special_loc PCLK_IN_S1 = D0X60Y13;
	special_loc PCLK_IN_S2 = D0X134Y13;
	special_loc PCLK_IN_S3 = D0X170Y13;
	special_loc PCLK_IN_N0 = D0X24Y116;
	special_loc PCLK_IN_N1 = D0X60Y116;
	special_loc PCLK_IN_N2 = D0X134Y116;
	special_loc PCLK_IN_N3 = D0X170Y116;
	special_loc CONFIG = D0X5Y0;
	special_loc BC0 = D0X4Y129;
	special_loc BC1 = D0X46Y129;
	special_loc BC2 = D0X148Y129;
	special_loc BC3 = D0X191Y129;
	special_loc BC4 = D0X195Y122;
	special_loc BC5 = D0X195Y1;
	special_loc BC6 = D0X0Y1;
	special_loc BC7 = D0X0Y122;
	special_loc SERDES_TRIPLE = D0X13Y0;
	special_io CLOCK_W0 = IOB_W60_2;
	special_io CLOCK_W1 = IOB_W60_0;
	special_io CLOCK_W2 = IOB_W66_2;
	special_io CLOCK_W3 = IOB_W66_0;
	special_io CLOCK_E0 = IOB_E60_2;
	special_io CLOCK_E1 = IOB_E60_0;
	special_io CLOCK_E2 = IOB_E66_2;
	special_io CLOCK_E3 = IOB_E66_0;
	special_io CLOCK_N0 = IOB_N89_2;
	special_io CLOCK_N1 = IOB_N89_0;
	special_io CLOCK_N2 = IOB_N93_2;
	special_io CLOCK_N3 = IOB_N93_0;
	special_io CLOCK_N4 = IOB_N99_2;
	special_io CLOCK_N5 = IOB_N99_0;
	special_io CLOCK_N6 = IOB_N103_2;
	special_io CLOCK_N7 = IOB_N103_0;
	special_io PLL_IN0_SW0 = IOB_W22_2;
	special_io PLL_IN0_SW1 = IOB_W13_6;
	special_io PLL_IN0_NW0 = IOB_W116_2;
	special_io PLL_IN0_NW1 = IOB_N5_2;
	special_io PLL_IN0_SE0 = IOB_E13_6;
	special_io PLL_IN0_SE1 = IOB_E6_2;
	special_io PLL_IN0_NE0 = IOB_E116_2;
	special_io PLL_IN0_NE1 = IOB_N187_2;
	special_io PLL_FB_SW0 = IOB_W18_0;
	special_io PLL_FB_SW1 = IOB_W10_0;
	special_io PLL_FB_NW0 = IOB_W116_0;
	special_io PLL_FB_NW1 = IOB_N5_0;
	special_io PLL_FB_SE0 = IOB_E13_4;
	special_io PLL_FB_SE1 = IOB_E6_0;
	special_io PLL_FB_NE0 = IOB_E116_0;
	special_io PLL_FB_NE1 = IOB_N187_0;
	special_io WRITE_N = IOB_W6_3;
	special_io CS_N = IOB_W10_2;
	special_io CS1_N = IOB_W10_3;
	special_io D0 = IOB_W13_5;
	special_io D1 = IOB_W13_4;
	special_io D2 = IOB_W14_3;
	special_io D3 = IOB_W14_1;
	special_io D4 = IOB_W14_0;
	special_io D5 = IOB_W18_3;
	special_io D6 = IOB_W18_2;
	special_io D7 = IOB_W22_1;
	special_io D8 = IOB_W22_0;
	special_io D9 = IOB_W38_3;
	special_io D10 = IOB_W38_2;
	special_io D11 = IOB_W54_3;
	special_io D12 = IOB_W54_1;
	special_io D13 = IOB_W54_0;
	special_io D14 = IOB_W56_3;
	special_io D15 = IOB_W56_2;
	special_io DOUT = IOB_W6_1;
	special_io DI = IOB_W6_0;
}

// LFE4-30E-FPBGA484 LFE4-50E-FPBGA484
bond BOND0 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N71_1;
	pin A3 = IOB_N67_2;
	pin A4 = GND;
	pin A5 = IOB_N67_1;
	pin A6 = IOB_N67_0;
	pin A7 = GND;
	pin A8 = IOB_N63_3;
	pin A9 = IOB_N63_2;
	pin A10 = GND;
	pin A11 = IOB_N75_3;
	pin A12 = IOB_N75_2;
	pin A13 = GND;
	pin A14 = IOB_N75_1;
	pin A15 = IOB_N75_0;
	pin A16 = GND;
	pin A17 = IOB_N71_3;
	pin A18 = IOB_N71_2;
	pin A19 = GND;
	pin A20 = IOB_N71_0;
	pin A21 = IOB_N67_3;
	pin A22 = GND;
	pin B1 = IOB_W66_3;
	pin B2 = IOB_N51_3;
	pin B3 = IOB_N47_3;
	pin B4 = IOB_N47_2;
	pin B5 = IOB_N47_1;
	pin B6 = IOB_N47_0;
	pin B7 = IOB_N43_3;
	pin B8 = IOB_N43_2;
	pin B9 = IOB_N43_1;
	pin B10 = IOB_N63_1;
	pin B11 = IOB_N63_0;
	pin B12 = IOB_N59_3;
	pin B13 = IOB_N59_2;
	pin B14 = IOB_N59_1;
	pin B15 = IOB_N59_0;
	pin B16 = IOB_N55_3;
	pin B17 = IOB_N55_2;
	pin B18 = IOB_N55_1;
	pin B19 = IOB_N55_0;
	pin B20 = IOB_N51_2;
	pin B21 = IOB_N51_1;
	pin B22 = IOB_N51_0;
	pin C1 = IOB_W62_0;
	pin C2 = IOB_W62_1;
	pin C3 = IOB_W62_2;
	pin C4 = IOB_N29_1;
	pin C5 = IOB_N29_0;
	pin C6 = IOB_N25_3;
	pin C7 = IOB_N25_2;
	pin C8 = IOB_N25_1;
	pin C9 = IOB_N25_0;
	pin C10 = IOB_N43_0;
	pin C11 = IOB_N37_3;
	pin C12 = IOB_N37_2;
	pin C13 = IOB_N37_1;
	pin C14 = IOB_N37_0;
	pin C15 = IOB_N33_3;
	pin C16 = IOB_N33_2;
	pin C17 = IOB_N33_1;
	pin C18 = IOB_N33_0;
	pin C19 = IOB_N29_3;
	pin C20 = IOB_N29_2;
	pin C21 = IOB_E4_0;
	pin C22 = IOB_E8_3;
	pin D1 = GND;
	pin D2 = IOB_W62_3;
	pin D3 = IOB_W58_0;
	pin D4 = GND;
	pin D5 = IOB_N17_0;
	pin D6 = IOB_N13_3;
	pin D7 = GND;
	pin D8 = IOB_N13_2;
	pin D9 = IOB_N13_1;
	pin D10 = GND;
	pin D11 = IOB_N21_3;
	pin D12 = IOB_N21_2;
	pin D13 = GND;
	pin D14 = IOB_N21_1;
	pin D15 = IOB_N21_0;
	pin D16 = GND;
	pin D17 = IOB_N17_3;
	pin D18 = IOB_N17_2;
	pin D19 = GND;
	pin D20 = IOB_N17_1;
	pin D21 = IOB_E8_2;
	pin D22 = GND;
	pin E1 = IOB_W58_1;
	pin E2 = IOB_W58_2;
	pin E3 = IOB_W58_3;
	pin E4 = IOB_W58_4;
	pin E5 = IOB_W58_5;
	pin E6 = IOB_N5_2;
	pin E7 = VCCAUX;
	pin E8 = IOB_N5_1;
	pin E9 = IOB_N5_0;
	pin E10 = VCCAUX;
	pin E11 = IOB_N13_0;
	pin E12 = IOB_N9_3;
	pin E13 = VCCAUX;
	pin E14 = IOB_N9_2;
	pin E15 = IOB_N9_1;
	pin E16 = VCCAUX;
	pin E17 = IOB_N9_0;
	pin E18 = IOB_N5_3;
	pin E19 = IOB_E8_1;
	pin E20 = IOB_E8_0;
	pin E21 = IOB_E12_3;
	pin E22 = IOB_E12_2;
	pin F1 = IOB_W58_6;
	pin F2 = IOB_W58_7;
	pin F3 = IOB_W54_0;
	pin F4 = IOB_W54_1;
	pin F5 = IOB_W54_2;
	pin F6 = VCCAUX;
	pin F7 = GND;
	pin F8 = VCCIO1;
	pin F9 = VCCIO1;
	pin F10 = VCCIO1;
	pin F11 = VCCIO1;
	pin F12 = VCCIO2;
	pin F13 = VCCIO2;
	pin F14 = VCCIO2;
	pin F15 = VCCIO2;
	pin F16 = GND;
	pin F17 = VCCAUX;
	pin F18 = IOB_E12_1;
	pin F19 = IOB_E12_0;
	pin F20 = IOB_E16_3;
	pin F21 = IOB_E16_2;
	pin F22 = IOB_E16_1;
	pin G1 = GND;
	pin G2 = IOB_W54_3;
	pin G3 = IOB_W50_0;
	pin G4 = GND;
	pin G5 = IOB_W50_1;
	pin G6 = IOB_W50_2;
	pin G7 = VCCIO7;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = GND;
	pin G11 = GND;
	pin G12 = GND;
	pin G13 = GND;
	pin G14 = GND;
	pin G15 = GND;
	pin G16 = VCCIO4;
	pin G17 = IOB_E16_0;
	pin G18 = IOB_E19_7;
	pin G19 = GND;
	pin G20 = IOB_E19_6;
	pin G21 = IOB_E19_5;
	pin G22 = GND;
	pin H1 = IOB_W50_3;
	pin H2 = IOB_W48_0;
	pin H3 = IOB_W48_1;
	pin H4 = IOB_W48_2;
	pin H5 = IOB_W48_3;
	pin H6 = VCCAUX;
	pin H7 = VCCIO7;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = VCCINT;
	pin H13 = GND;
	pin H14 = VCCINT;
	pin H15 = GND;
	pin H16 = VCCIO4;
	pin H17 = VCCAUX;
	pin H18 = IOB_E19_4;
	pin H19 = IOB_E20_3;
	pin H20 = IOB_E20_2;
	pin H21 = IOB_E20_1;
	pin H22 = IOB_E20_0;
	pin J1 = IOB_W44_0;
	pin J2 = IOB_W44_1;
	pin J3 = IOB_W44_2;
	pin J4 = IOB_W44_3;
	pin J5 = IOB_W40_0;
	pin J6 = IOB_W40_1;
	pin J7 = VCCIO7;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = GND;
	pin J16 = VCCIO4;
	pin J17 = IOB_E24_3;
	pin J18 = IOB_E24_2;
	pin J19 = IOB_E24_1;
	pin J20 = IOB_E24_0;
	pin J21 = IOB_E28_3;
	pin J22 = IOB_E28_2;
	pin K1 = GND;
	pin K2 = IOB_W40_2;
	pin K3 = IOB_W40_3;
	pin K4 = GND;
	pin K5 = IOB_W34_0;
	pin K6 = VCCAUX;
	pin K7 = VCCIO7;
	pin K8 = GND;
	pin K9 = VCCINT;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = VCCINT;
	pin K15 = GND;
	pin K16 = VCCIO4;
	pin K17 = VCCAUX;
	pin K18 = IOB_E28_1;
	pin K19 = GND;
	pin K20 = IOB_E28_0;
	pin K21 = IOB_E30_3;
	pin K22 = GND;
	pin L1 = IOB_W34_1;
	pin L2 = IOB_W34_2;
	pin L3 = IOB_W34_3;
	pin L4 = IOB_W30_0;
	pin L5 = IOB_W30_1;
	pin L6 = IOB_W30_2;
	pin L7 = VCCIO6;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = VCCIO5;
	pin L17 = IOB_E30_2;
	pin L18 = IOB_E30_1;
	pin L19 = IOB_E30_0;
	pin L20 = IOB_E34_3;
	pin L21 = IOB_E34_2;
	pin L22 = IOB_E34_1;
	pin M1 = IOB_W30_3;
	pin M2 = IOB_W28_0;
	pin M3 = IOB_W28_1;
	pin M4 = IOB_W28_2;
	pin M5 = IOB_W28_3;
	pin M6 = VCCAUX;
	pin M7 = VCCIO6;
	pin M8 = GND;
	pin M9 = VCCINT;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = VCCINT;
	pin M13 = GND;
	pin M14 = VCCINT;
	pin M15 = GND;
	pin M16 = VCCIO5;
	pin M17 = VCCAUX;
	pin M18 = IOB_E34_0;
	pin M19 = IOB_E40_3;
	pin M20 = IOB_E40_2;
	pin M21 = IOB_E40_1;
	pin M22 = IOB_E40_0;
	pin N1 = GND;
	pin N2 = IOB_W24_0;
	pin N3 = IOB_W24_1;
	pin N4 = GND;
	pin N5 = IOB_W24_2;
	pin N6 = IOB_W24_3;
	pin N7 = VCCIO6;
	pin N8 = GND;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = GND;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = GND;
	pin N16 = VCCIO5;
	pin N17 = IOB_E44_3;
	pin N18 = IOB_E44_2;
	pin N19 = GND;
	pin N20 = IOB_E44_1;
	pin N21 = IOB_E44_0;
	pin N22 = GND;
	pin P1 = IOB_W20_0;
	pin P2 = IOB_W20_1;
	pin P3 = IOB_W20_2;
	pin P4 = IOB_W20_3;
	pin P5 = IOB_W19_4;
	pin P6 = VCCAUX;
	pin P7 = VCCIO6;
	pin P8 = GND;
	pin P9 = VCCINT;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = GND;
	pin P16 = VCCIO5;
	pin P17 = VCCAUX;
	pin P18 = IOB_E48_3;
	pin P19 = IOB_E48_2;
	pin P20 = IOB_E48_1;
	pin P21 = IOB_E48_0;
	pin P22 = IOB_E50_3;
	pin R1 = IOB_W19_5;
	pin R2 = IOB_W19_6;
	pin R3 = IOB_W19_7;
	pin R4 = IOB_W16_0;
	pin R5 = IOB_W16_1;
	pin R6 = IOB_W16_2;
	pin R7 = VCCIO6;
	pin R8 = GND;
	pin R9 = GND;
	pin R10 = GND;
	pin R11 = GND;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = VCCIO5;
	pin R17 = IOB_E50_2;
	pin R18 = IOB_E50_1;
	pin R19 = IOB_E50_0;
	pin R20 = IOB_E54_3;
	pin R21 = IOB_E54_2;
	pin R22 = IOB_E54_1;
	pin T1 = GND;
	pin T2 = IOB_W16_3;
	pin T3 = IOB_W12_0;
	pin T4 = GND;
	pin T5 = IOB_W12_1;
	pin T6 = M0;
	pin T7 = PROG_B;
	pin T8 = NC;
	pin T9 = NC;
	pin T10 = NC;
	pin T11 = NC;
	pin T12 = NC;
	pin T13 = NC;
	pin T14 = NC;
	pin T15 = NC;
	pin T16 = NC;
	pin T17 = IOB_E54_0;
	pin T18 = IOB_E58_7;
	pin T19 = GND;
	pin T20 = IOB_E58_6;
	pin T21 = IOB_E58_5;
	pin T22 = GND;
	pin U1 = IOB_W12_2;
	pin U2 = IOB_W12_3;
	pin U3 = IOB_W8_0;
	pin U4 = IOB_W8_1;
	pin U5 = DONE;
	pin U6 = CCLK;
	pin U7 = GNDA;
	pin U8 = VCCA;
	pin U9 = VCCA;
	pin U10 = VCCA;
	pin U11 = VCCA;
	pin U12 = VCCA;
	pin U13 = VCCA;
	pin U14 = VCCA;
	pin U15 = VCCA;
	pin U16 = GNDA;
	pin U17 = NC;
	pin U18 = IOB_E58_4;
	pin U19 = IOB_E58_3;
	pin U20 = IOB_E58_2;
	pin U21 = IOB_E58_1;
	pin U22 = IOB_E58_0;
	pin V1 = IOB_W8_2;
	pin V2 = IOB_W8_3;
	pin V3 = IOB_W4_0;
	pin V4 = INIT_B;
	pin V5 = TDO;
	pin V6 = VCC_JTAG;
	pin V7 = GNDA;
	pin V8 = VCCAUXA;
	pin V9 = GNDA;
	pin V10 = SERDES_S16_CLK_P;
	pin V11 = SERDES_S16_CLK_N;
	pin V12 = GNDA;
	pin V13 = SERDES_CORNER_CLK_P;
	pin V14 = SERDES_CORNER_CLK_N;
	pin V15 = GNDA;
	pin V16 = VCCAUXA;
	pin V17 = GNDA;
	pin V18 = NC;
	pin V19 = IOB_E62_3;
	pin V20 = IOB_E62_2;
	pin V21 = IOB_E62_1;
	pin V22 = IOB_E62_0;
	pin W1 = GND;
	pin W2 = IOB_W4_1;
	pin W3 = TDI;
	pin W4 = TCK;
	pin W5 = GNDA;
	pin W6 = GNDA;
	pin W7 = GNDA;
	pin W8 = GNDA;
	pin W9 = GNDA;
	pin W10 = GNDA;
	pin W11 = GNDA;
	pin W12 = GNDA;
	pin W13 = GNDA;
	pin W14 = GNDA;
	pin W15 = GNDA;
	pin W16 = GNDA;
	pin W17 = GNDA;
	pin W18 = GNDA;
	pin W19 = NC;
	pin W20 = IOB_E66_3;
	pin W21 = IOB_E66_2;
	pin W22 = GND;
	pin Y1 = IOB_W4_2;
	pin Y2 = IOB_W4_3;
	pin Y3 = TMS;
	pin Y4 = GNDA;
	pin Y5 = GNDA;
	pin Y6 = GNDA;
	pin Y7 = SERDES_S16_CH2_IN_P;
	pin Y8 = SERDES_S16_CH2_IN_N;
	pin Y9 = GNDA;
	pin Y10 = SERDES_S16_CH0_IN_P;
	pin Y11 = SERDES_S16_CH0_IN_N;
	pin Y12 = GNDA;
	pin Y13 = SERDES_S16_CH2_OUT_P;
	pin Y14 = SERDES_S16_CH2_OUT_N;
	pin Y15 = GNDA;
	pin Y16 = SERDES_S16_CH0_OUT_P;
	pin Y17 = SERDES_S16_CH0_OUT_N;
	pin Y18 = GNDA;
	pin Y19 = GNDA;
	pin Y20 = NC;
	pin Y21 = IOB_E66_1;
	pin Y22 = IOB_E66_0;
	pin AA1 = IOB_W66_0;
	pin AA2 = IOB_W66_1;
	pin AA3 = M2;
	pin AA4 = GNDA;
	pin AA5 = GNDA;
	pin AA6 = GNDA;
	pin AA7 = GNDA;
	pin AA8 = GNDA;
	pin AA9 = GNDA;
	pin AA10 = GNDA;
	pin AA11 = GNDA;
	pin AA12 = GNDA;
	pin AA13 = GNDA;
	pin AA14 = GNDA;
	pin AA15 = GNDA;
	pin AA16 = GNDA;
	pin AA17 = GNDA;
	pin AA18 = GNDA;
	pin AA19 = GNDA;
	pin AA20 = NC;
	pin AA21 = IOB_E4_3;
	pin AA22 = IOB_E4_2;
	pin AB1 = GND;
	pin AB2 = IOB_W66_2;
	pin AB3 = M1;
	pin AB4 = GNDA;
	pin AB5 = GNDA;
	pin AB6 = SERDES_S16_CH3_IN_P;
	pin AB7 = SERDES_S16_CH3_IN_N;
	pin AB8 = GNDA;
	pin AB9 = SERDES_S16_CH1_IN_P;
	pin AB10 = SERDES_S16_CH1_IN_N;
	pin AB11 = GNDA;
	pin AB12 = SERDES_S16_CH3_OUT_P;
	pin AB13 = SERDES_S16_CH3_OUT_N;
	pin AB14 = GNDA;
	pin AB15 = SERDES_S16_CH1_OUT_P;
	pin AB16 = SERDES_S16_CH1_OUT_N;
	pin AB17 = GNDA;
	pin AB18 = GNDA;
	pin AB19 = GNDA;
	pin AB20 = NC;
	pin AB21 = IOB_E4_1;
	pin AB22 = GND;
}

// LFE4-30E-FPBGA648 LFE4-50E-FPBGA648
bond BOND1 {
	kind single;
	pin A1 = GND;
	pin A2 = NC;
	pin A3 = NC;
	pin A4 = NC;
	pin A5 = NC;
	pin A6 = NC;
	pin A7 = IOB_N21_0;
	pin A8 = IOB_N21_1;
	pin A9 = IOB_N25_2;
	pin A10 = IOB_N25_3;
	pin A11 = IOB_N29_3;
	pin A12 = IOB_N33_0;
	pin A13 = IOB_N33_1;
	pin A14 = IOB_N43_1;
	pin A15 = IOB_N43_2;
	pin A16 = IOB_N43_3;
	pin A17 = IOB_N55_0;
	pin A18 = IOB_N55_1;
	pin A19 = NC;
	pin A20 = NC;
	pin A21 = NC;
	pin A22 = NC;
	pin A23 = IOB_N67_1;
	pin A24 = IOB_N67_2;
	pin A25 = IOB_N67_3;
	pin A26 = GND;
	pin B1 = IOB_W58_4;
	pin B2 = GND;
	pin B3 = NC;
	pin B4 = NC;
	pin B5 = GND;
	pin B6 = NC;
	pin B7 = GND;
	pin B8 = IOB_N17_3;
	pin B9 = IOB_N17_2;
	pin B10 = GND;
	pin B11 = IOB_N29_2;
	pin B12 = IOB_N29_1;
	pin B13 = GND;
	pin B14 = IOB_N43_0;
	pin B15 = IOB_N47_2;
	pin B16 = GND;
	pin B17 = IOB_N59_0;
	pin B18 = IOB_N59_1;
	pin B19 = GND;
	pin B20 = NC;
	pin B21 = NC;
	pin B22 = GND;
	pin B23 = IOB_N67_0;
	pin B24 = IOB_E66_0;
	pin B25 = GND;
	pin B26 = IOB_E54_0;
	pin C1 = IOB_W58_5;
	pin C2 = IOB_W66_2;
	pin C3 = IOB_N5_0;
	pin C4 = IOB_N9_2;
	pin C5 = IOB_N9_3;
	pin C6 = IOB_N9_1;
	pin C7 = IOB_N9_0;
	pin C8 = IOB_N17_1;
	pin C9 = IOB_N17_0;
	pin C10 = IOB_N25_0;
	pin C11 = NC;
	pin C12 = IOB_N29_0;
	pin C13 = IOB_N33_3;
	pin C14 = IOB_N47_0;
	pin C15 = IOB_N47_3;
	pin C16 = NC;
	pin C17 = IOB_N55_2;
	pin C18 = IOB_N59_3;
	pin C19 = IOB_N59_2;
	pin C20 = IOB_N75_0;
	pin C21 = NC;
	pin C22 = IOB_N71_2;
	pin C23 = IOB_N71_0;
	pin C24 = IOB_E66_1;
	pin C25 = IOB_E62_0;
	pin C26 = IOB_E54_1;
	pin D1 = IOB_W58_2;
	pin D2 = IOB_W66_3;
	pin D3 = IOB_N5_1;
	pin D4 = IOB_W66_1;
	pin D5 = IOB_W66_0;
	pin D6 = IOB_N5_3;
	pin D7 = IOB_N5_2;
	pin D8 = GND;
	pin D9 = VCCAUX;
	pin D10 = IOB_N25_1;
	pin D11 = NC;
	pin D12 = VCCAUX;
	pin D13 = IOB_N33_2;
	pin D14 = IOB_N47_1;
	pin D15 = VCCAUX;
	pin D16 = NC;
	pin D17 = IOB_N55_3;
	pin D18 = VCCAUX;
	pin D19 = GND;
	pin D20 = IOB_N75_1;
	pin D21 = NC;
	pin D22 = IOB_N71_3;
	pin D23 = IOB_N71_1;
	pin D24 = IOB_E66_2;
	pin D25 = IOB_E62_1;
	pin D26 = IOB_E54_3;
	pin E1 = IOB_W58_3;
	pin E2 = GND;
	pin E3 = IOB_W62_3;
	pin E4 = IOB_W62_2;
	pin E5 = GND;
	pin E6 = IOB_N13_3;
	pin E7 = IOB_N13_2;
	pin E8 = VCCIO1;
	pin E10 = VCCIO1;
	pin E11 = VCCIO1;
	pin E13 = VCCIO1;
	pin E14 = VCCIO2;
	pin E16 = VCCIO2;
	pin E17 = VCCIO2;
	pin E19 = VCCIO2;
	pin E20 = IOB_N75_3;
	pin E21 = IOB_E58_3;
	pin E22 = GND;
	pin E23 = IOB_E62_2;
	pin E24 = IOB_E66_3;
	pin E25 = GND;
	pin E26 = IOB_E54_2;
	pin F1 = IOB_W54_0;
	pin F2 = IOB_W54_3;
	pin F3 = IOB_W58_6;
	pin F4 = IOB_W58_7;
	pin F5 = IOB_W62_1;
	pin F6 = IOB_W62_0;
	pin F7 = IOB_N13_0;
	pin F8 = IOB_N13_1;
	pin F10 = NC;
	pin F11 = GND;
	pin F13 = IOB_N37_3;
	pin F14 = GND;
	pin F16 = IOB_N63_2;
	pin F17 = GND;
	pin F19 = IOB_N75_2;
	pin F20 = IOB_E58_1;
	pin F21 = IOB_E58_2;
	pin F22 = IOB_E58_6;
	pin F23 = IOB_E62_3;
	pin F24 = IOB_E58_4;
	pin F25 = NC;
	pin F26 = NC;
	pin G1 = IOB_W54_1;
	pin G2 = IOB_W54_2;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = VCCAUX;
	pin G6 = VCCIO7;
	pin G7 = IOB_W58_0;
	pin G8 = GND;
	pin G9 = NC;
	pin G10 = NC;
	pin G11 = IOB_N21_3;
	pin G12 = IOB_N37_1;
	pin G13 = IOB_N37_2;
	pin G14 = IOB_N51_2;
	pin G15 = IOB_N51_3;
	pin G16 = IOB_N63_3;
	pin G17 = NC;
	pin G18 = NC;
	pin G19 = GND;
	pin G20 = IOB_E58_0;
	pin G21 = VCCIO4;
	pin G22 = VCCAUX;
	pin G23 = IOB_E58_7;
	pin G24 = IOB_E58_5;
	pin G25 = NC;
	pin G26 = NC;
	pin H1 = NC;
	pin H2 = GND;
	pin H3 = NC;
	pin H4 = NC;
	pin H5 = GND;
	pin H8 = IOB_W58_1;
	pin H9 = IOB_W50_0;
	pin H10 = NC;
	pin H11 = IOB_N21_2;
	pin H12 = IOB_N37_0;
	pin H13 = IOB_N51_0;
	pin H14 = IOB_N51_1;
	pin H15 = IOB_N63_0;
	pin H16 = IOB_N63_1;
	pin H17 = NC;
	pin H18 = NC;
	pin H19 = IOB_E50_3;
	pin H22 = GND;
	pin H23 = IOB_E50_1;
	pin H24 = IOB_E50_0;
	pin H25 = GND;
	pin H26 = NC;
	pin J1 = NC;
	pin J2 = NC;
	pin J3 = NC;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = VCCIO7;
	pin J7 = IOB_W50_3;
	pin J8 = IOB_W50_2;
	pin J9 = IOB_W50_1;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = GND;
	pin J16 = GND;
	pin J17 = GND;
	pin J18 = IOB_E50_2;
	pin J19 = NC;
	pin J20 = NC;
	pin J21 = VCCIO4;
	pin J22 = NC;
	pin J23 = NC;
	pin J24 = NC;
	pin J25 = NC;
	pin J26 = NC;
	pin K1 = NC;
	pin K2 = NC;
	pin K3 = NC;
	pin K4 = NC;
	pin K5 = VCCAUX;
	pin K6 = VCCIO7;
	pin K7 = GND;
	pin K8 = NC;
	pin K9 = NC;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = VCCINT;
	pin K13 = GND;
	pin K14 = VCCINT;
	pin K15 = GND;
	pin K16 = VCCINT;
	pin K17 = GND;
	pin K18 = NC;
	pin K19 = NC;
	pin K20 = GND;
	pin K21 = VCCIO4;
	pin K22 = VCCAUX;
	pin K23 = NC;
	pin K24 = NC;
	pin K25 = NC;
	pin K26 = NC;
	pin L1 = NC;
	pin L2 = GND;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = GND;
	pin L8 = NC;
	pin L9 = NC;
	pin L10 = GND;
	pin L11 = VCCINT;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = NC;
	pin L19 = NC;
	pin L22 = GND;
	pin L23 = NC;
	pin L24 = NC;
	pin L25 = GND;
	pin L26 = NC;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = NC;
	pin M4 = IOB_W48_0;
	pin M5 = IOB_W48_1;
	pin M6 = VCCIO7;
	pin M7 = IOB_W40_0;
	pin M8 = NC;
	pin M9 = NC;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = VCCINT;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = VCCINT;
	pin M17 = GND;
	pin M18 = NC;
	pin M19 = NC;
	pin M20 = IOB_E40_0;
	pin M21 = VCCIO4;
	pin M22 = IOB_E40_2;
	pin M23 = IOB_E40_3;
	pin M24 = NC;
	pin M25 = NC;
	pin M26 = NC;
	pin N1 = IOB_W48_2;
	pin N2 = IOB_W48_3;
	pin N3 = IOB_W44_2;
	pin N4 = IOB_W44_3;
	pin N5 = VCCAUX;
	pin N6 = IOB_W40_1;
	pin N7 = GND;
	pin N8 = NC;
	pin N9 = NC;
	pin N10 = GND;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = IOB_E44_2;
	pin N19 = IOB_E30_2;
	pin N20 = GND;
	pin N21 = IOB_E40_1;
	pin N22 = VCCAUX;
	pin N23 = IOB_E44_1;
	pin N24 = IOB_E48_3;
	pin N25 = IOB_E48_2;
	pin N26 = IOB_E48_0;
	pin P1 = IOB_W44_0;
	pin P2 = GND;
	pin P3 = IOB_W34_2;
	pin P4 = IOB_W34_3;
	pin P5 = GND;
	pin P8 = IOB_W30_3;
	pin P9 = IOB_W30_2;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = GND;
	pin P18 = IOB_E44_3;
	pin P19 = IOB_E30_3;
	pin P22 = GND;
	pin P23 = IOB_E44_0;
	pin P24 = IOB_E30_0;
	pin P25 = GND;
	pin P26 = IOB_E48_1;
	pin R1 = IOB_W44_1;
	pin R2 = IOB_W34_0;
	pin R3 = IOB_W34_1;
	pin R4 = NC;
	pin R5 = NC;
	pin R6 = VCCIO6;
	pin R7 = NC;
	pin R8 = NC;
	pin R9 = IOB_W28_0;
	pin R10 = GND;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = IOB_E28_0;
	pin R19 = NC;
	pin R20 = NC;
	pin R21 = VCCIO5;
	pin R22 = NC;
	pin R23 = NC;
	pin R24 = IOB_E30_1;
	pin R25 = IOB_E34_1;
	pin R26 = IOB_E34_0;
	pin T1 = IOB_W40_2;
	pin T2 = IOB_W40_3;
	pin T3 = NC;
	pin T4 = NC;
	pin T5 = VCCAUX;
	pin T6 = VCCIO6;
	pin T7 = GND;
	pin T8 = NC;
	pin T9 = IOB_W28_1;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = VCCINT;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = IOB_E28_1;
	pin T19 = NC;
	pin T20 = GND;
	pin T21 = VCCIO5;
	pin T22 = VCCAUX;
	pin T23 = NC;
	pin T24 = NC;
	pin T25 = IOB_E34_3;
	pin T26 = IOB_E34_2;
	pin U1 = IOB_W30_1;
	pin U2 = GND;
	pin U3 = NC;
	pin U4 = NC;
	pin U5 = GND;
	pin U8 = NC;
	pin U9 = NC;
	pin U10 = GND;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = NC;
	pin U19 = NC;
	pin U22 = GND;
	pin U23 = NC;
	pin U24 = NC;
	pin U25 = GND;
	pin U26 = IOB_E28_2;
	pin V1 = IOB_W30_0;
	pin V2 = IOB_W28_2;
	pin V3 = IOB_W28_3;
	pin V4 = NC;
	pin V5 = NC;
	pin V6 = VCCIO6;
	pin V7 = IOB_W24_2;
	pin V8 = IOB_W24_3;
	pin V9 = NC;
	pin V10 = GND;
	pin V11 = GND;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = NC;
	pin V19 = IOB_E24_3;
	pin V20 = IOB_E24_2;
	pin V21 = VCCIO5;
	pin V22 = IOB_E24_1;
	pin V23 = IOB_E24_0;
	pin V24 = NC;
	pin V25 = NC;
	pin V26 = IOB_E28_3;
	pin W1 = NC;
	pin W2 = NC;
	pin W3 = IOB_W24_1;
	pin W4 = IOB_W19_6;
	pin W5 = VCCAUX;
	pin W6 = VCCIO6;
	pin W7 = GND;
	pin W8 = IOB_W16_1;
	pin W9 = IOB_W16_0;
	pin W10 = GND;
	pin W11 = VCCINT;
	pin W12 = GND;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = VCCINT;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = NC;
	pin W19 = NC;
	pin W20 = GND;
	pin W21 = VCCIO5;
	pin W22 = VCCAUX;
	pin W23 = NC;
	pin W24 = NC;
	pin W25 = NC;
	pin W26 = NC;
	pin Y1 = NC;
	pin Y2 = GND;
	pin Y3 = IOB_W24_0;
	pin Y4 = IOB_W19_7;
	pin Y5 = GND;
	pin Y8 = M1;
	pin Y9 = VCC_JTAG;
	pin Y10 = NC;
	pin Y11 = NC;
	pin Y12 = NC;
	pin Y13 = NC;
	pin Y14 = NC;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = NC;
	pin Y18 = IOB_E16_1;
	pin Y19 = IOB_E16_0;
	pin Y22 = GND;
	pin Y23 = NC;
	pin Y24 = NC;
	pin Y25 = GND;
	pin Y26 = NC;
	pin AA1 = NC;
	pin AA2 = IOB_W20_0;
	pin AA3 = IOB_W12_0;
	pin AA4 = IOB_W12_1;
	pin AA5 = IOB_W4_0;
	pin AA6 = M2;
	pin AA7 = TDO;
	pin AA8 = TCK;
	pin AA9 = GNDA;
	pin AA10 = VCCA;
	pin AA11 = VCCA;
	pin AA12 = VCCA;
	pin AA13 = VCCA;
	pin AA14 = VCCA;
	pin AA15 = VCCA;
	pin AA16 = VCCA;
	pin AA17 = VCCA;
	pin AA18 = GNDA;
	pin AA19 = GNDA;
	pin AA20 = NC;
	pin AA21 = IOB_E16_2;
	pin AA22 = IOB_E16_3;
	pin AA23 = IOB_E20_3;
	pin AA24 = NC;
	pin AA25 = NC;
	pin AA26 = NC;
	pin AB1 = NC;
	pin AB2 = IOB_W20_1;
	pin AB3 = IOB_W19_5;
	pin AB4 = IOB_W8_0;
	pin AB5 = IOB_W4_1;
	pin AB6 = M0;
	pin AB7 = GNDA;
	pin AB8 = GNDA;
	pin AB9 = GNDA;
	pin AB10 = VCCAUXA;
	pin AB11 = GNDA;
	pin AB12 = SERDES_S16_CLK_P;
	pin AB13 = SERDES_S16_CLK_N;
	pin AB14 = GNDA;
	pin AB15 = SERDES_CORNER_CLK_P;
	pin AB16 = SERDES_CORNER_CLK_N;
	pin AB17 = GNDA;
	pin AB18 = VCCAUXA;
	pin AB19 = GNDA;
	pin AB20 = NC;
	pin AB21 = IOB_E19_7;
	pin AB22 = IOB_E19_6;
	pin AB23 = IOB_E20_2;
	pin AB24 = NC;
	pin AB25 = NC;
	pin AB26 = NC;
	pin AC1 = NC;
	pin AC2 = GND;
	pin AC3 = IOB_W19_4;
	pin AC4 = IOB_W8_1;
	pin AC5 = GND;
	pin AC6 = PROG_B;
	pin AC7 = GNDA;
	pin AC8 = GNDA;
	pin AC9 = GNDA;
	pin AC10 = GNDA;
	pin AC11 = GNDA;
	pin AC12 = GNDA;
	pin AC13 = GNDA;
	pin AC14 = GNDA;
	pin AC15 = GNDA;
	pin AC16 = GNDA;
	pin AC17 = GNDA;
	pin AC18 = GNDA;
	pin AC19 = GNDA;
	pin AC20 = NC;
	pin AC21 = IOB_E4_3;
	pin AC22 = GND;
	pin AC23 = IOB_E12_0;
	pin AC24 = IOB_E20_0;
	pin AC25 = GND;
	pin AC26 = NC;
	pin AD1 = IOB_W20_2;
	pin AD2 = IOB_W16_2;
	pin AD3 = IOB_W12_2;
	pin AD4 = IOB_W12_3;
	pin AD5 = INIT_B;
	pin AD6 = CCLK;
	pin AD7 = GNDA;
	pin AD8 = GNDA;
	pin AD9 = SERDES_S16_CH2_IN_P;
	pin AD10 = SERDES_S16_CH2_IN_N;
	pin AD11 = GNDA;
	pin AD12 = SERDES_S16_CH0_IN_P;
	pin AD13 = SERDES_S16_CH0_IN_N;
	pin AD14 = GNDA;
	pin AD15 = SERDES_S16_CH2_OUT_P;
	pin AD16 = SERDES_S16_CH2_OUT_N;
	pin AD17 = GNDA;
	pin AD18 = SERDES_S16_CH0_OUT_P;
	pin AD19 = SERDES_S16_CH0_OUT_N;
	pin AD20 = NC;
	pin AD21 = IOB_E4_2;
	pin AD22 = IOB_E8_0;
	pin AD23 = IOB_E12_1;
	pin AD24 = IOB_E20_1;
	pin AD25 = IOB_E19_4;
	pin AD26 = NC;
	pin AE1 = IOB_W20_3;
	pin AE2 = IOB_W16_3;
	pin AE3 = IOB_W8_2;
	pin AE4 = IOB_W4_3;
	pin AE5 = DONE;
	pin AE6 = TDI;
	pin AE7 = GNDA;
	pin AE8 = GNDA;
	pin AE9 = GNDA;
	pin AE10 = GNDA;
	pin AE11 = GNDA;
	pin AE12 = GNDA;
	pin AE13 = GNDA;
	pin AE14 = GNDA;
	pin AE15 = GNDA;
	pin AE16 = GNDA;
	pin AE17 = GNDA;
	pin AE18 = GNDA;
	pin AE19 = GNDA;
	pin AE20 = NC;
	pin AE21 = IOB_E4_0;
	pin AE22 = IOB_E8_1;
	pin AE23 = IOB_E8_2;
	pin AE24 = IOB_E12_2;
	pin AE25 = IOB_E19_5;
	pin AE26 = NC;
	pin AF1 = GND;
	pin AF2 = GND;
	pin AF3 = IOB_W8_3;
	pin AF4 = IOB_W4_2;
	pin AF5 = GND;
	pin AF6 = TMS;
	pin AF7 = GNDA;
	pin AF8 = SERDES_S16_CH3_IN_P;
	pin AF9 = SERDES_S16_CH3_IN_N;
	pin AF10 = GNDA;
	pin AF11 = SERDES_S16_CH1_IN_P;
	pin AF12 = SERDES_S16_CH1_IN_N;
	pin AF13 = GNDA;
	pin AF14 = SERDES_S16_CH3_OUT_P;
	pin AF15 = SERDES_S16_CH3_OUT_N;
	pin AF16 = GNDA;
	pin AF17 = SERDES_S16_CH1_OUT_P;
	pin AF18 = SERDES_S16_CH1_OUT_N;
	pin AF19 = GNDA;
	pin AF20 = NC;
	pin AF21 = IOB_E4_1;
	pin AF22 = GND;
	pin AF23 = IOB_E8_3;
	pin AF24 = IOB_E12_3;
	pin AF25 = GND;
	pin AF26 = GND;
}

// LFE4-30E-FCBGA676 LFE4-50E-FCBGA676
bond BOND2 {
	kind single;
	pin A1 = GND;
	pin A2 = GND;
	pin A3 = IOB_W16_3;
	pin A4 = DONE;
	pin A5 = GND;
	pin A6 = CCLK;
	pin A7 = GNDA;
	pin A8 = SERDES_S16_CH2_IN_P;
	pin A9 = SERDES_S16_CH2_IN_N;
	pin A10 = GNDA;
	pin A11 = SERDES_S16_CH1_IN_P;
	pin A12 = SERDES_S16_CH1_IN_N;
	pin A13 = GNDA;
	pin A14 = SERDES_S16_CH2_OUT_P;
	pin A15 = SERDES_S16_CH2_OUT_N;
	pin A16 = GNDA;
	pin A17 = SERDES_S16_CH1_OUT_P;
	pin A18 = SERDES_S16_CH1_OUT_N;
	pin A19 = GNDA;
	pin A20 = NC;
	pin A21 = IOB_E8_3;
	pin A22 = GND;
	pin A23 = NC;
	pin A24 = NC;
	pin A25 = GND;
	pin A26 = GND;
	pin B1 = IOB_W19_5;
	pin B2 = VCCIO6;
	pin B3 = IOB_W16_2;
	pin B4 = M0;
	pin B5 = VCCIO6;
	pin B6 = TDO;
	pin B7 = GNDA;
	pin B8 = VCCA;
	pin B9 = VCCA;
	pin B10 = GNDA;
	pin B11 = VCCA;
	pin B12 = VCCA;
	pin B13 = GNDA;
	pin B14 = VCCA;
	pin B15 = VCCA;
	pin B16 = GNDA;
	pin B17 = VCCA;
	pin B18 = VCCA;
	pin B19 = GNDA;
	pin B20 = NC;
	pin B21 = IOB_E8_2;
	pin B22 = VCCIO5;
	pin B23 = NC;
	pin B24 = NC;
	pin B25 = VCCIO5;
	pin B26 = NC;
	pin C1 = IOB_W19_4;
	pin C2 = IOB_W19_6;
	pin C3 = IOB_W19_7;
	pin C4 = IOB_W16_1;
	pin C5 = M1;
	pin C6 = TCK;
	pin C7 = GNDA;
	pin C8 = SERDES_S16_CH3_IN_P;
	pin C9 = SERDES_S16_CH3_IN_N;
	pin C10 = GNDA;
	pin C11 = SERDES_S16_CH0_IN_P;
	pin C12 = SERDES_S16_CH0_IN_N;
	pin C13 = GNDA;
	pin C14 = SERDES_S16_CH3_OUT_P;
	pin C15 = SERDES_S16_CH3_OUT_N;
	pin C16 = GNDA;
	pin C17 = SERDES_S16_CH0_OUT_P;
	pin C18 = SERDES_S16_CH0_OUT_N;
	pin C19 = GNDA;
	pin C20 = NC;
	pin C21 = IOB_E8_0;
	pin C22 = IOB_E8_1;
	pin C23 = NC;
	pin C24 = NC;
	pin C25 = NC;
	pin C26 = NC;
	pin D1 = NC;
	pin D2 = GND;
	pin D3 = VCCIO6;
	pin D4 = IOB_W16_0;
	pin D5 = GND;
	pin D6 = VCC_JTAG;
	pin D7 = GNDA;
	pin D8 = VCCA;
	pin D9 = VCCA;
	pin D10 = GNDA;
	pin D11 = VCCA;
	pin D12 = VCCA;
	pin D13 = GNDA;
	pin D14 = VCCA;
	pin D15 = VCCA;
	pin D16 = GNDA;
	pin D17 = VCCA;
	pin D18 = VCCA;
	pin D19 = GNDA;
	pin D20 = IOB_E4_1;
	pin D21 = IOB_E16_2;
	pin D22 = GND;
	pin D23 = NC;
	pin D24 = VCCIO5;
	pin D25 = GND;
	pin D26 = NC;
	pin E1 = NC;
	pin E2 = NC;
	pin E3 = NC;
	pin E4 = IOB_W4_1;
	pin E5 = M2;
	pin E6 = TDI;
	pin E7 = GNDA;
	pin E8 = GNDA;
	pin E9 = GNDA;
	pin E10 = GNDA;
	pin E11 = VCCAUXA;
	pin E12 = VCCAUXA;
	pin E13 = GNDA;
	pin E14 = SERDES_S16_CLK_P;
	pin E15 = SERDES_S16_CLK_N;
	pin E16 = GNDA;
	pin E17 = SERDES_CORNER_CLK_P;
	pin E18 = SERDES_CORNER_CLK_N;
	pin E19 = GNDA;
	pin E20 = IOB_E4_0;
	pin E21 = IOB_E16_3;
	pin E22 = IOB_E16_0;
	pin E23 = NC;
	pin E24 = NC;
	pin E25 = NC;
	pin E26 = NC;
	pin F1 = NC;
	pin F2 = NC;
	pin F3 = NC;
	pin F4 = IOB_W4_0;
	pin F5 = IOB_W4_3;
	pin F6 = TMS;
	pin F7 = GNDA;
	pin F8 = GNDA;
	pin F9 = GNDA;
	pin F10 = GNDA;
	pin F11 = GNDA;
	pin F12 = GNDA;
	pin F13 = GNDA;
	pin F14 = GNDA;
	pin F15 = GNDA;
	pin F16 = GNDA;
	pin F17 = GNDA;
	pin F18 = GNDA;
	pin F19 = NC;
	pin F20 = IOB_E4_2;
	pin F21 = IOB_E4_3;
	pin F22 = IOB_E16_1;
	pin F23 = NC;
	pin F24 = NC;
	pin F25 = NC;
	pin F26 = NC;
	pin G1 = NC;
	pin G2 = GND;
	pin G3 = VCCIO6;
	pin G4 = IOB_W20_1;
	pin G5 = IOB_W4_2;
	pin G6 = VCCIO6;
	pin G7 = GND;
	pin G8 = INIT_B;
	pin G9 = PROG_B;
	pin G10 = NC;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = NC;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = NC;
	pin G19 = NC;
	pin G20 = GND;
	pin G21 = VCCIO5;
	pin G22 = IOB_E19_4;
	pin G23 = NC;
	pin G24 = VCCIO5;
	pin G25 = GND;
	pin G26 = NC;
	pin H1 = NC;
	pin H2 = NC;
	pin H3 = NC;
	pin H4 = IOB_W20_0;
	pin H5 = IOB_W20_2;
	pin H6 = IOB_W20_3;
	pin H7 = IOB_W8_1;
	pin H8 = IOB_W8_0;
	pin H9 = IOB_W8_3;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = GND;
	pin H13 = GND;
	pin H14 = GND;
	pin H15 = GND;
	pin H16 = GND;
	pin H17 = VCCAUX;
	pin H18 = IOB_E12_3;
	pin H19 = IOB_E12_2;
	pin H20 = IOB_E19_6;
	pin H21 = IOB_E19_7;
	pin H22 = IOB_E19_5;
	pin H23 = NC;
	pin H24 = IOB_E40_2;
	pin H25 = NC;
	pin H26 = NC;
	pin J1 = NC;
	pin J2 = NC;
	pin J3 = NC;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = IOB_W12_1;
	pin J7 = IOB_W12_0;
	pin J8 = IOB_W12_3;
	pin J9 = IOB_W8_2;
	pin J10 = VCCAUX;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = VCCINT;
	pin J17 = GND;
	pin J18 = IOB_E12_0;
	pin J19 = IOB_E12_1;
	pin J20 = IOB_E20_3;
	pin J21 = IOB_E20_2;
	pin J22 = IOB_E20_0;
	pin J23 = IOB_E40_1;
	pin J24 = IOB_E40_3;
	pin J25 = NC;
	pin J26 = NC;
	pin K1 = IOB_W24_1;
	pin K2 = GND;
	pin K3 = VCCIO6;
	pin K4 = NC;
	pin K5 = NC;
	pin K6 = VCCIO6;
	pin K7 = GND;
	pin K8 = IOB_W12_2;
	pin K9 = NC;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCINT;
	pin K16 = GND;
	pin K17 = VCCAUX;
	pin K18 = NC;
	pin K19 = NC;
	pin K20 = GND;
	pin K21 = VCCIO5;
	pin K22 = IOB_E20_1;
	pin K23 = IOB_E40_0;
	pin K24 = VCCIO5;
	pin K25 = GND;
	pin K26 = NC;
	pin L1 = IOB_W24_0;
	pin L2 = IOB_W24_2;
	pin L3 = IOB_W24_3;
	pin L4 = NC;
	pin L5 = NC;
	pin L6 = NC;
	pin L7 = NC;
	pin L8 = NC;
	pin L9 = NC;
	pin L10 = VCCAUX;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = GND;
	pin L18 = NC;
	pin L19 = NC;
	pin L20 = IOB_E24_3;
	pin L21 = IOB_E24_0;
	pin L22 = IOB_E24_1;
	pin L23 = IOB_E28_3;
	pin L24 = IOB_E28_1;
	pin L25 = IOB_E28_0;
	pin L26 = NC;
	pin M1 = IOB_W28_1;
	pin M2 = IOB_W28_2;
	pin M3 = IOB_W28_3;
	pin M4 = NC;
	pin M5 = NC;
	pin M6 = NC;
	pin M7 = NC;
	pin M8 = NC;
	pin M9 = NC;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = VCCAUX;
	pin M18 = IOB_E30_2;
	pin M19 = IOB_E30_3;
	pin M20 = IOB_E24_2;
	pin M21 = NC;
	pin M22 = NC;
	pin M23 = IOB_E28_2;
	pin M24 = NC;
	pin M25 = NC;
	pin M26 = NC;
	pin N1 = IOB_W28_0;
	pin N2 = GND;
	pin N3 = VCCIO7;
	pin N4 = IOB_W30_3;
	pin N5 = IOB_W40_3;
	pin N6 = VCCIO6;
	pin N7 = GND;
	pin N8 = IOB_W34_3;
	pin N9 = NC;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = IOB_E30_0;
	pin N19 = IOB_E30_1;
	pin N20 = GND;
	pin N21 = VCCIO5;
	pin N22 = NC;
	pin N23 = NC;
	pin N24 = VCCIO4;
	pin N25 = GND;
	pin N26 = NC;
	pin P1 = IOB_W44_0;
	pin P2 = IOB_W30_0;
	pin P3 = IOB_W30_1;
	pin P4 = IOB_W30_2;
	pin P5 = IOB_W40_2;
	pin P6 = IOB_W34_1;
	pin P7 = IOB_W34_0;
	pin P8 = IOB_W34_2;
	pin P9 = NC;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = VCCAUX;
	pin P18 = IOB_E44_2;
	pin P19 = IOB_E44_3;
	pin P20 = IOB_E34_3;
	pin P21 = IOB_E34_0;
	pin P22 = IOB_E34_1;
	pin P23 = NC;
	pin P24 = NC;
	pin P25 = NC;
	pin P26 = NC;
	pin R1 = IOB_W44_1;
	pin R2 = IOB_W44_3;
	pin R3 = IOB_W44_2;
	pin R4 = NC;
	pin R5 = IOB_W40_1;
	pin R6 = IOB_W40_0;
	pin R7 = NC;
	pin R8 = NC;
	pin R9 = NC;
	pin R10 = VCCAUX;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = GND;
	pin R18 = IOB_E44_1;
	pin R19 = IOB_E44_0;
	pin R20 = IOB_E34_2;
	pin R21 = IOB_E48_3;
	pin R22 = IOB_E48_2;
	pin R23 = NC;
	pin R24 = NC;
	pin R25 = NC;
	pin R26 = NC;
	pin T1 = IOB_W48_1;
	pin T2 = GND;
	pin T3 = VCCIO7;
	pin T4 = NC;
	pin T5 = NC;
	pin T6 = VCCIO7;
	pin T7 = GND;
	pin T8 = NC;
	pin T9 = NC;
	pin T10 = GND;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCAUX;
	pin T18 = NC;
	pin T19 = NC;
	pin T20 = GND;
	pin T21 = VCCIO4;
	pin T22 = IOB_E48_0;
	pin T23 = IOB_E48_1;
	pin T24 = VCCIO4;
	pin T25 = GND;
	pin T26 = IOB_E54_1;
	pin U1 = IOB_W48_0;
	pin U2 = IOB_W48_3;
	pin U3 = IOB_W48_2;
	pin U4 = NC;
	pin U5 = NC;
	pin U6 = IOB_W50_1;
	pin U7 = IOB_W50_3;
	pin U8 = NC;
	pin U9 = NC;
	pin U10 = VCCAUX;
	pin U11 = GND;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = VCCINT;
	pin U15 = GND;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = NC;
	pin U19 = NC;
	pin U20 = NC;
	pin U21 = NC;
	pin U22 = NC;
	pin U23 = NC;
	pin U24 = IOB_E54_3;
	pin U25 = IOB_E54_2;
	pin U26 = IOB_E54_0;
	pin V1 = NC;
	pin V2 = NC;
	pin V3 = NC;
	pin V4 = NC;
	pin V5 = NC;
	pin V6 = IOB_W50_0;
	pin V7 = IOB_W50_2;
	pin V8 = NC;
	pin V9 = NC;
	pin V10 = GND;
	pin V11 = VCCAUX;
	pin V12 = GND;
	pin V13 = VCCAUX;
	pin V14 = GND;
	pin V15 = VCCAUX;
	pin V16 = GND;
	pin V17 = VCCAUX;
	pin V18 = IOB_E50_3;
	pin V19 = IOB_E50_2;
	pin V20 = NC;
	pin V21 = NC;
	pin V22 = NC;
	pin V23 = NC;
	pin V24 = IOB_E58_2;
	pin V25 = IOB_E58_3;
	pin V26 = IOB_E58_1;
	pin W1 = NC;
	pin W2 = GND;
	pin W3 = VCCIO7;
	pin W4 = IOB_W54_2;
	pin W5 = NC;
	pin W6 = VCCIO7;
	pin W7 = GND;
	pin W8 = NC;
	pin W9 = NC;
	pin W10 = IOB_N17_0;
	pin W11 = IOB_N17_2;
	pin W12 = NC;
	pin W13 = NC;
	pin W14 = IOB_N47_2;
	pin W15 = IOB_N47_0;
	pin W16 = IOB_N55_1;
	pin W17 = IOB_N55_2;
	pin W18 = IOB_E50_1;
	pin W19 = IOB_E50_0;
	pin W20 = GND;
	pin W21 = VCCIO4;
	pin W22 = IOB_E66_1;
	pin W23 = IOB_E58_7;
	pin W24 = VCCIO4;
	pin W25 = GND;
	pin W26 = IOB_E58_0;
	pin Y1 = NC;
	pin Y2 = NC;
	pin Y3 = IOB_W54_3;
	pin Y4 = IOB_W54_1;
	pin Y5 = IOB_W54_0;
	pin Y6 = IOB_N9_2;
	pin Y7 = IOB_N9_3;
	pin Y8 = NC;
	pin Y9 = NC;
	pin Y10 = IOB_N17_1;
	pin Y11 = IOB_N17_3;
	pin Y12 = NC;
	pin Y13 = NC;
	pin Y14 = IOB_N47_3;
	pin Y15 = IOB_N47_1;
	pin Y16 = IOB_N55_0;
	pin Y17 = IOB_N55_3;
	pin Y18 = NC;
	pin Y19 = NC;
	pin Y20 = IOB_E66_2;
	pin Y21 = IOB_E66_3;
	pin Y22 = IOB_E66_0;
	pin Y23 = IOB_E58_6;
	pin Y24 = IOB_E58_4;
	pin Y25 = IOB_E58_5;
	pin Y26 = IOB_E62_3;
	pin AA1 = NC;
	pin AA2 = NC;
	pin AA3 = IOB_W58_5;
	pin AA4 = IOB_W58_4;
	pin AA5 = IOB_W58_7;
	pin AA6 = VCCIO0;
	pin AA7 = IOB_N9_0;
	pin AA8 = NC;
	pin AA9 = GND;
	pin AA10 = IOB_N21_2;
	pin AA11 = NC;
	pin AA12 = GND;
	pin AA13 = IOB_N43_2;
	pin AA14 = IOB_N43_3;
	pin AA15 = GND;
	pin AA16 = IOB_N59_2;
	pin AA17 = IOB_N59_3;
	pin AA18 = GND;
	pin AA19 = NC;
	pin AA20 = IOB_N67_3;
	pin AA21 = VCCIO3;
	pin AA22 = IOB_N75_2;
	pin AA23 = IOB_N75_3;
	pin AA24 = IOB_E62_0;
	pin AA25 = IOB_E62_1;
	pin AA26 = IOB_E62_2;
	pin AB1 = NC;
	pin AB2 = GND;
	pin AB3 = IOB_W58_1;
	pin AB4 = IOB_W58_0;
	pin AB5 = IOB_W58_6;
	pin AB6 = GND;
	pin AB7 = IOB_N9_1;
	pin AB8 = NC;
	pin AB9 = VCCIO1;
	pin AB10 = IOB_N21_3;
	pin AB11 = NC;
	pin AB12 = VCCIO1;
	pin AB13 = IOB_N37_0;
	pin AB14 = IOB_N43_0;
	pin AB15 = VCCIO2;
	pin AB16 = IOB_N59_0;
	pin AB17 = IOB_N59_1;
	pin AB18 = VCCIO2;
	pin AB19 = NC;
	pin AB20 = IOB_N67_2;
	pin AB21 = GND;
	pin AB22 = IOB_N71_3;
	pin AB23 = IOB_N75_1;
	pin AB24 = VCCIO4;
	pin AB25 = GND;
	pin AB26 = NC;
	pin AC1 = NC;
	pin AC2 = NC;
	pin AC3 = NC;
	pin AC4 = IOB_W58_3;
	pin AC5 = IOB_N5_0;
	pin AC6 = IOB_N5_2;
	pin AC7 = NC;
	pin AC8 = NC;
	pin AC9 = IOB_N21_0;
	pin AC10 = IOB_N21_1;
	pin AC11 = NC;
	pin AC12 = NC;
	pin AC13 = IOB_N37_1;
	pin AC14 = IOB_N43_1;
	pin AC15 = NC;
	pin AC16 = NC;
	pin AC17 = IOB_N63_1;
	pin AC18 = IOB_N63_2;
	pin AC19 = IOB_N63_3;
	pin AC20 = IOB_N67_0;
	pin AC21 = IOB_N67_1;
	pin AC22 = IOB_N71_2;
	pin AC23 = IOB_N75_0;
	pin AC24 = NC;
	pin AC25 = NC;
	pin AC26 = NC;
	pin AD1 = VCCIO7;
	pin AD2 = IOB_W62_3;
	pin AD3 = IOB_W62_2;
	pin AD4 = IOB_W58_2;
	pin AD5 = IOB_N5_1;
	pin AD6 = IOB_N5_3;
	pin AD7 = NC;
	pin AD8 = IOB_N13_3;
	pin AD9 = IOB_N25_0;
	pin AD10 = IOB_N25_1;
	pin AD11 = NC;
	pin AD12 = NC;
	pin AD13 = IOB_N37_2;
	pin AD14 = IOB_N37_3;
	pin AD15 = NC;
	pin AD16 = NC;
	pin AD17 = IOB_N63_0;
	pin AD18 = IOB_N51_3;
	pin AD19 = IOB_N51_2;
	pin AD20 = NC;
	pin AD21 = NC;
	pin AD22 = IOB_N71_0;
	pin AD23 = IOB_N71_1;
	pin AD24 = NC;
	pin AD25 = NC;
	pin AD26 = VCCIO4;
	pin AE1 = GND;
	pin AE2 = IOB_W62_1;
	pin AE3 = GND;
	pin AE4 = IOB_W66_2;
	pin AE5 = IOB_W66_3;
	pin AE6 = GND;
	pin AE7 = NC;
	pin AE8 = IOB_N13_2;
	pin AE9 = GND;
	pin AE10 = IOB_N25_2;
	pin AE11 = NC;
	pin AE12 = GND;
	pin AE13 = IOB_N29_0;
	pin AE14 = IOB_N29_3;
	pin AE15 = GND;
	pin AE16 = IOB_N33_2;
	pin AE17 = IOB_N33_3;
	pin AE18 = GND;
	pin AE19 = IOB_N51_1;
	pin AE20 = NC;
	pin AE21 = GND;
	pin AE22 = NC;
	pin AE23 = NC;
	pin AE24 = GND;
	pin AE25 = NC;
	pin AE26 = GND;
	pin AF1 = GND;
	pin AF2 = IOB_W62_0;
	pin AF3 = VCCIO0;
	pin AF4 = IOB_W66_1;
	pin AF5 = IOB_W66_0;
	pin AF6 = VCCIO0;
	pin AF7 = IOB_N13_0;
	pin AF8 = IOB_N13_1;
	pin AF9 = VCCIO1;
	pin AF10 = IOB_N25_3;
	pin AF11 = NC;
	pin AF12 = VCCIO1;
	pin AF13 = IOB_N29_1;
	pin AF14 = IOB_N29_2;
	pin AF15 = VCCIO2;
	pin AF16 = IOB_N33_0;
	pin AF17 = IOB_N33_1;
	pin AF18 = VCCIO2;
	pin AF19 = IOB_N51_0;
	pin AF20 = NC;
	pin AF21 = VCCIO3;
	pin AF22 = NC;
	pin AF23 = NC;
	pin AF24 = VCCIO3;
	pin AF25 = NC;
	pin AF26 = GND;
}

// LFE4-130E-FPBGA648 LFE4-95E-FPBGA648
bond BOND3 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N20_0;
	pin A3 = IOB_N20_1;
	pin A4 = IOB_N24_1;
	pin A5 = IOB_N24_0;
	pin A6 = IOB_N24_3;
	pin A7 = IOB_N36_0;
	pin A8 = IOB_N36_1;
	pin A9 = IOB_N40_2;
	pin A10 = IOB_N40_3;
	pin A11 = IOB_N56_3;
	pin A12 = IOB_N60_0;
	pin A13 = IOB_N60_1;
	pin A14 = IOB_N70_1;
	pin A15 = IOB_N70_2;
	pin A16 = IOB_N70_3;
	pin A17 = IOB_N94_0;
	pin A18 = IOB_N94_1;
	pin A19 = IOB_N106_0;
	pin A20 = IOB_N106_1;
	pin A21 = IOB_N106_2;
	pin A22 = IOB_N106_3;
	pin A23 = IOB_N118_1;
	pin A24 = IOB_N118_2;
	pin A25 = IOB_N118_3;
	pin A26 = GND;
	pin B1 = IOB_W105_0;
	pin B2 = GND;
	pin B3 = IOB_N20_2;
	pin B4 = IOB_N20_3;
	pin B5 = GND;
	pin B6 = IOB_N24_2;
	pin B7 = GND;
	pin B8 = IOB_N32_3;
	pin B9 = IOB_N32_2;
	pin B10 = GND;
	pin B11 = IOB_N56_2;
	pin B12 = IOB_N56_1;
	pin B13 = GND;
	pin B14 = IOB_N70_0;
	pin B15 = IOB_N74_2;
	pin B16 = GND;
	pin B17 = IOB_N98_0;
	pin B18 = IOB_N98_1;
	pin B19 = GND;
	pin B20 = IOB_N110_1;
	pin B21 = IOB_N110_0;
	pin B22 = GND;
	pin B23 = IOB_N118_0;
	pin B24 = IOB_E113_0;
	pin B25 = GND;
	pin B26 = IOB_E103_0;
	pin C1 = IOB_W105_1;
	pin C2 = IOB_W113_2;
	pin C3 = IOB_N8_0;
	pin C4 = IOB_N12_2;
	pin C5 = IOB_N12_3;
	pin C6 = IOB_N12_1;
	pin C7 = IOB_N12_0;
	pin C8 = IOB_N32_1;
	pin C9 = IOB_N32_0;
	pin C10 = IOB_N40_0;
	pin C11 = IOB_N48_0;
	pin C12 = IOB_N56_0;
	pin C13 = IOB_N60_3;
	pin C14 = IOB_N74_0;
	pin C15 = IOB_N74_3;
	pin C16 = IOB_N86_1;
	pin C17 = IOB_N94_2;
	pin C18 = IOB_N98_3;
	pin C19 = IOB_N98_2;
	pin C20 = IOB_N126_0;
	pin C21 = IOB_N110_2;
	pin C22 = IOB_N122_2;
	pin C23 = IOB_N122_0;
	pin C24 = IOB_E113_1;
	pin C25 = IOB_E113_4;
	pin C26 = IOB_E103_1;
	pin D1 = IOB_W109_2;
	pin D2 = IOB_W113_3;
	pin D3 = IOB_N8_1;
	pin D4 = IOB_W113_1;
	pin D5 = IOB_W113_0;
	pin D6 = IOB_N8_3;
	pin D7 = IOB_N8_2;
	pin D8 = GND;
	pin D9 = VCCAUX;
	pin D10 = IOB_N40_1;
	pin D11 = IOB_N48_1;
	pin D12 = VCCAUX;
	pin D13 = IOB_N60_2;
	pin D14 = IOB_N74_1;
	pin D15 = VCCAUX;
	pin D16 = IOB_N86_0;
	pin D17 = IOB_N94_3;
	pin D18 = VCCAUX;
	pin D19 = GND;
	pin D20 = IOB_N126_1;
	pin D21 = IOB_N110_3;
	pin D22 = IOB_N122_3;
	pin D23 = IOB_N122_1;
	pin D24 = IOB_E113_2;
	pin D25 = IOB_E113_5;
	pin D26 = IOB_E103_3;
	pin E1 = IOB_W109_3;
	pin E2 = GND;
	pin E3 = IOB_W113_7;
	pin E4 = IOB_W113_6;
	pin E5 = GND;
	pin E6 = IOB_N16_3;
	pin E7 = IOB_N16_2;
	pin E8 = VCCIO1;
	pin E10 = VCCIO1;
	pin E11 = VCCIO1;
	pin E13 = VCCIO1;
	pin E14 = VCCIO2;
	pin E16 = VCCIO2;
	pin E17 = VCCIO2;
	pin E19 = VCCIO2;
	pin E20 = IOB_N126_3;
	pin E21 = IOB_E109_3;
	pin E22 = GND;
	pin E23 = IOB_E113_6;
	pin E24 = IOB_E113_3;
	pin E25 = GND;
	pin E26 = IOB_E103_2;
	pin F1 = IOB_W103_0;
	pin F2 = IOB_W103_3;
	pin F3 = IOB_W105_2;
	pin F4 = IOB_W105_3;
	pin F5 = IOB_W113_5;
	pin F6 = IOB_W113_4;
	pin F7 = IOB_N16_0;
	pin F8 = IOB_N16_1;
	pin F10 = IOB_N28_3;
	pin F11 = GND;
	pin F13 = IOB_N64_3;
	pin F14 = GND;
	pin F16 = IOB_N102_2;
	pin F17 = GND;
	pin F19 = IOB_N126_2;
	pin F20 = IOB_E109_1;
	pin F21 = IOB_E109_2;
	pin F22 = IOB_E105_2;
	pin F23 = IOB_E113_7;
	pin F24 = IOB_E105_0;
	pin F25 = IOB_E91_0;
	pin F26 = IOB_E91_1;
	pin G1 = IOB_W103_1;
	pin G2 = IOB_W103_2;
	pin G3 = IOB_W95_1;
	pin G4 = IOB_W95_0;
	pin G5 = VCCAUX;
	pin G6 = VCCIO7;
	pin G7 = IOB_W109_0;
	pin G8 = GND;
	pin G9 = IOB_N28_0;
	pin G10 = IOB_N28_2;
	pin G11 = IOB_N36_3;
	pin G12 = IOB_N64_1;
	pin G13 = IOB_N64_2;
	pin G14 = IOB_N78_2;
	pin G15 = IOB_N78_3;
	pin G16 = IOB_N102_3;
	pin G17 = IOB_N114_1;
	pin G18 = IOB_N114_3;
	pin G19 = GND;
	pin G20 = IOB_E109_0;
	pin G21 = VCCIO4;
	pin G22 = VCCAUX;
	pin G23 = IOB_E105_3;
	pin G24 = IOB_E105_1;
	pin G25 = IOB_E95_2;
	pin G26 = IOB_E95_3;
	pin H1 = IOB_W91_0;
	pin H2 = GND;
	pin H3 = IOB_W95_2;
	pin H4 = IOB_W95_3;
	pin H5 = GND;
	pin H8 = IOB_W109_1;
	pin H9 = IOB_W99_0;
	pin H10 = IOB_N28_1;
	pin H11 = IOB_N36_2;
	pin H12 = IOB_N64_0;
	pin H13 = IOB_N78_0;
	pin H14 = IOB_N78_1;
	pin H15 = IOB_N102_0;
	pin H16 = IOB_N102_1;
	pin H17 = IOB_N114_0;
	pin H18 = IOB_N114_2;
	pin H19 = IOB_E99_3;
	pin H22 = GND;
	pin H23 = IOB_E99_1;
	pin H24 = IOB_E99_0;
	pin H25 = GND;
	pin H26 = IOB_E91_2;
	pin J1 = IOB_W91_1;
	pin J2 = IOB_W91_2;
	pin J3 = IOB_W91_3;
	pin J4 = IOB_W87_0;
	pin J5 = IOB_W87_1;
	pin J6 = VCCIO7;
	pin J7 = IOB_W99_3;
	pin J8 = IOB_W99_2;
	pin J9 = IOB_W99_1;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = GND;
	pin J13 = GND;
	pin J14 = GND;
	pin J15 = GND;
	pin J16 = GND;
	pin J17 = GND;
	pin J18 = IOB_E99_2;
	pin J19 = IOB_E95_0;
	pin J20 = IOB_E95_1;
	pin J21 = VCCIO4;
	pin J22 = IOB_E83_3;
	pin J23 = IOB_E83_2;
	pin J24 = IOB_E87_1;
	pin J25 = IOB_E87_0;
	pin J26 = IOB_E91_3;
	pin K1 = IOB_W83_4;
	pin K2 = IOB_W83_5;
	pin K3 = IOB_W83_3;
	pin K4 = IOB_W83_2;
	pin K5 = VCCAUX;
	pin K6 = VCCIO7;
	pin K7 = GND;
	pin K8 = IOB_W87_2;
	pin K9 = IOB_W87_3;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = VCCINT;
	pin K13 = GND;
	pin K14 = VCCINT;
	pin K15 = GND;
	pin K16 = VCCINT;
	pin K17 = GND;
	pin K18 = IOB_E87_2;
	pin K19 = IOB_E87_3;
	pin K20 = GND;
	pin K21 = VCCIO4;
	pin K22 = VCCAUX;
	pin K23 = IOB_E79_1;
	pin K24 = IOB_E79_0;
	pin K25 = IOB_E83_1;
	pin K26 = IOB_E83_0;
	pin L1 = IOB_W83_6;
	pin L2 = GND;
	pin L3 = IOB_W79_1;
	pin L4 = IOB_W79_0;
	pin L5 = GND;
	pin L8 = IOB_W83_1;
	pin L9 = IOB_W83_0;
	pin L10 = GND;
	pin L11 = VCCINT;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = GND;
	pin L17 = GND;
	pin L18 = IOB_E79_2;
	pin L19 = IOB_E79_3;
	pin L22 = GND;
	pin L23 = IOB_E75_3;
	pin L24 = IOB_E75_2;
	pin L25 = GND;
	pin L26 = IOB_E83_4;
	pin M1 = IOB_W83_7;
	pin M2 = IOB_W75_2;
	pin M3 = IOB_W75_3;
	pin M4 = IOB_W73_0;
	pin M5 = IOB_W73_1;
	pin M6 = VCCIO7;
	pin M7 = IOB_W65_0;
	pin M8 = IOB_W79_3;
	pin M9 = IOB_W79_2;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = VCCINT;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = VCCINT;
	pin M17 = GND;
	pin M18 = IOB_E75_0;
	pin M19 = IOB_E75_1;
	pin M20 = IOB_E65_0;
	pin M21 = VCCIO4;
	pin M22 = IOB_E65_2;
	pin M23 = IOB_E65_3;
	pin M24 = IOB_E83_7;
	pin M25 = IOB_E83_6;
	pin M26 = IOB_E83_5;
	pin N1 = IOB_W73_2;
	pin N2 = IOB_W73_3;
	pin N3 = IOB_W69_2;
	pin N4 = IOB_W69_3;
	pin N5 = VCCAUX;
	pin N6 = IOB_W65_1;
	pin N7 = GND;
	pin N8 = IOB_W75_1;
	pin N9 = IOB_W75_0;
	pin N10 = GND;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = GND;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = IOB_E69_2;
	pin N19 = IOB_E55_2;
	pin N20 = GND;
	pin N21 = IOB_E65_1;
	pin N22 = VCCAUX;
	pin N23 = IOB_E69_1;
	pin N24 = IOB_E73_3;
	pin N25 = IOB_E73_2;
	pin N26 = IOB_E73_0;
	pin P1 = IOB_W69_0;
	pin P2 = GND;
	pin P3 = IOB_W59_2;
	pin P4 = IOB_W59_3;
	pin P5 = GND;
	pin P8 = IOB_W55_3;
	pin P9 = IOB_W55_2;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = GND;
	pin P18 = IOB_E69_3;
	pin P19 = IOB_E55_3;
	pin P22 = GND;
	pin P23 = IOB_E69_0;
	pin P24 = IOB_E55_0;
	pin P25 = GND;
	pin P26 = IOB_E73_1;
	pin R1 = IOB_W69_1;
	pin R2 = IOB_W59_0;
	pin R3 = IOB_W59_1;
	pin R4 = IOB_W45_0;
	pin R5 = IOB_W45_1;
	pin R6 = VCCIO6;
	pin R7 = IOB_W45_2;
	pin R8 = IOB_W45_3;
	pin R9 = IOB_W53_0;
	pin R10 = GND;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = GND;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = GND;
	pin R17 = GND;
	pin R18 = IOB_E53_0;
	pin R19 = IOB_E45_2;
	pin R20 = IOB_E45_3;
	pin R21 = VCCIO5;
	pin R22 = IOB_E44_6;
	pin R23 = IOB_E44_7;
	pin R24 = IOB_E55_1;
	pin R25 = IOB_E59_1;
	pin R26 = IOB_E59_0;
	pin T1 = IOB_W65_2;
	pin T2 = IOB_W65_3;
	pin T3 = IOB_W49_2;
	pin T4 = IOB_W49_3;
	pin T5 = VCCAUX;
	pin T6 = VCCIO6;
	pin T7 = GND;
	pin T8 = IOB_W33_0;
	pin T9 = IOB_W53_1;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = VCCINT;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = IOB_E53_1;
	pin T19 = IOB_E44_5;
	pin T20 = GND;
	pin T21 = VCCIO5;
	pin T22 = VCCAUX;
	pin T23 = IOB_E45_1;
	pin T24 = IOB_E49_0;
	pin T25 = IOB_E59_3;
	pin T26 = IOB_E59_2;
	pin U1 = IOB_W55_1;
	pin U2 = GND;
	pin U3 = IOB_W41_2;
	pin U4 = IOB_W41_3;
	pin U5 = GND;
	pin U8 = IOB_W33_1;
	pin U9 = IOB_W44_5;
	pin U10 = GND;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = GND;
	pin U14 = GND;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = IOB_E33_0;
	pin U19 = IOB_E44_4;
	pin U22 = GND;
	pin U23 = IOB_E45_0;
	pin U24 = IOB_E49_1;
	pin U25 = GND;
	pin U26 = IOB_E53_2;
	pin V1 = IOB_W55_0;
	pin V2 = IOB_W53_2;
	pin V3 = IOB_W53_3;
	pin V4 = IOB_W33_2;
	pin V5 = IOB_W33_3;
	pin V6 = VCCIO6;
	pin V7 = IOB_W37_2;
	pin V8 = IOB_W37_3;
	pin V9 = IOB_W44_4;
	pin V10 = GND;
	pin V11 = GND;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = IOB_E33_1;
	pin V19 = IOB_E37_3;
	pin V20 = IOB_E37_2;
	pin V21 = VCCIO5;
	pin V22 = IOB_E37_1;
	pin V23 = IOB_E37_0;
	pin V24 = IOB_E49_3;
	pin V25 = IOB_E49_2;
	pin V26 = IOB_E53_3;
	pin W1 = IOB_W49_0;
	pin W2 = IOB_W49_1;
	pin W3 = IOB_W37_1;
	pin W4 = IOB_W15_2;
	pin W5 = VCCAUX;
	pin W6 = VCCIO6;
	pin W7 = GND;
	pin W8 = IOB_W14_5;
	pin W9 = IOB_W14_4;
	pin W10 = GND;
	pin W11 = VCCINT;
	pin W12 = GND;
	pin W13 = GND;
	pin W14 = GND;
	pin W15 = VCCINT;
	pin W16 = GND;
	pin W17 = GND;
	pin W18 = IOB_E23_0;
	pin W19 = IOB_E23_1;
	pin W20 = GND;
	pin W21 = VCCIO5;
	pin W22 = VCCAUX;
	pin W23 = IOB_E29_3;
	pin W24 = IOB_E41_2;
	pin W25 = IOB_E41_1;
	pin W26 = IOB_E41_0;
	pin Y1 = IOB_W44_6;
	pin Y2 = GND;
	pin Y3 = IOB_W37_0;
	pin Y4 = IOB_W15_3;
	pin Y5 = GND;
	pin Y8 = M1;
	pin Y9 = VCC_JTAG;
	pin Y10 = NC;
	pin Y11 = NC;
	pin Y12 = NC;
	pin Y13 = NC;
	pin Y14 = NC;
	pin Y15 = NC;
	pin Y16 = NC;
	pin Y17 = NC;
	pin Y18 = IOB_E14_5;
	pin Y19 = IOB_E14_4;
	pin Y22 = GND;
	pin Y23 = IOB_E29_2;
	pin Y24 = IOB_E41_3;
	pin Y25 = GND;
	pin Y26 = IOB_E33_2;
	pin AA1 = IOB_W44_7;
	pin AA2 = IOB_W19_0;
	pin AA3 = IOB_W11_0;
	pin AA4 = IOB_W11_1;
	pin AA5 = IOB_W3_0;
	pin AA6 = M2;
	pin AA7 = TDO;
	pin AA8 = TCK;
	pin AA9 = GNDA;
	pin AA10 = VCCA;
	pin AA11 = VCCA;
	pin AA12 = VCCA;
	pin AA13 = VCCA;
	pin AA14 = VCCA;
	pin AA15 = VCCA;
	pin AA16 = VCCA;
	pin AA17 = VCCA;
	pin AA18 = GNDA;
	pin AA19 = GNDA;
	pin AA20 = NC;
	pin AA21 = IOB_E14_6;
	pin AA22 = IOB_E14_7;
	pin AA23 = IOB_E19_3;
	pin AA24 = IOB_E29_1;
	pin AA25 = IOB_E29_0;
	pin AA26 = IOB_E33_3;
	pin AB1 = IOB_W41_0;
	pin AB2 = IOB_W19_1;
	pin AB3 = IOB_W15_1;
	pin AB4 = IOB_W7_0;
	pin AB5 = IOB_W3_1;
	pin AB6 = M0;
	pin AB7 = GNDA;
	pin AB8 = GNDA;
	pin AB9 = GNDA;
	pin AB10 = VCCAUXA;
	pin AB11 = GNDA;
	pin AB12 = SERDES_S12_CLK_P;
	pin AB13 = SERDES_S12_CLK_N;
	pin AB14 = GNDA;
	pin AB15 = SERDES_CORNER_CLK_P;
	pin AB16 = SERDES_CORNER_CLK_N;
	pin AB17 = GNDA;
	pin AB18 = VCCAUXA;
	pin AB19 = GNDA;
	pin AB20 = NC;
	pin AB21 = IOB_E15_3;
	pin AB22 = IOB_E15_2;
	pin AB23 = IOB_E19_2;
	pin AB24 = IOB_E25_3;
	pin AB25 = IOB_E25_2;
	pin AB26 = IOB_E25_0;
	pin AC1 = IOB_W41_1;
	pin AC2 = GND;
	pin AC3 = IOB_W15_0;
	pin AC4 = IOB_W7_1;
	pin AC5 = GND;
	pin AC6 = PROG_B;
	pin AC7 = GNDA;
	pin AC8 = GNDA;
	pin AC9 = GNDA;
	pin AC10 = GNDA;
	pin AC11 = GNDA;
	pin AC12 = GNDA;
	pin AC13 = GNDA;
	pin AC14 = GNDA;
	pin AC15 = GNDA;
	pin AC16 = GNDA;
	pin AC17 = GNDA;
	pin AC18 = GNDA;
	pin AC19 = GNDA;
	pin AC20 = NC;
	pin AC21 = IOB_E3_3;
	pin AC22 = GND;
	pin AC23 = IOB_E11_0;
	pin AC24 = IOB_E19_0;
	pin AC25 = GND;
	pin AC26 = IOB_E25_1;
	pin AD1 = IOB_W19_2;
	pin AD2 = IOB_W14_6;
	pin AD3 = IOB_W11_2;
	pin AD4 = IOB_W11_3;
	pin AD5 = INIT_B;
	pin AD6 = CCLK;
	pin AD7 = GNDA;
	pin AD8 = GNDA;
	pin AD9 = SERDES_S12_CH2_IN_P;
	pin AD10 = SERDES_S12_CH2_IN_N;
	pin AD11 = GNDA;
	pin AD12 = SERDES_S12_CH0_IN_P;
	pin AD13 = SERDES_S12_CH0_IN_N;
	pin AD14 = GNDA;
	pin AD15 = SERDES_S12_CH2_OUT_P;
	pin AD16 = SERDES_S12_CH2_OUT_N;
	pin AD17 = GNDA;
	pin AD18 = SERDES_S12_CH0_OUT_P;
	pin AD19 = SERDES_S12_CH0_OUT_N;
	pin AD20 = NC;
	pin AD21 = IOB_E3_2;
	pin AD22 = IOB_E7_0;
	pin AD23 = IOB_E11_1;
	pin AD24 = IOB_E19_1;
	pin AD25 = IOB_E15_0;
	pin AD26 = IOB_E23_2;
	pin AE1 = IOB_W19_3;
	pin AE2 = IOB_W14_7;
	pin AE3 = IOB_W7_2;
	pin AE4 = IOB_W3_3;
	pin AE5 = DONE;
	pin AE6 = TDI;
	pin AE7 = GNDA;
	pin AE8 = GNDA;
	pin AE9 = GNDA;
	pin AE10 = GNDA;
	pin AE11 = GNDA;
	pin AE12 = GNDA;
	pin AE13 = GNDA;
	pin AE14 = GNDA;
	pin AE15 = GNDA;
	pin AE16 = GNDA;
	pin AE17 = GNDA;
	pin AE18 = GNDA;
	pin AE19 = GNDA;
	pin AE20 = NC;
	pin AE21 = IOB_E3_0;
	pin AE22 = IOB_E7_1;
	pin AE23 = IOB_E7_2;
	pin AE24 = IOB_E11_2;
	pin AE25 = IOB_E15_1;
	pin AE26 = IOB_E23_3;
	pin AF1 = GND;
	pin AF2 = GND;
	pin AF3 = IOB_W7_3;
	pin AF4 = IOB_W3_2;
	pin AF5 = GND;
	pin AF6 = TMS;
	pin AF7 = GNDA;
	pin AF8 = SERDES_S12_CH3_IN_P;
	pin AF9 = SERDES_S12_CH3_IN_N;
	pin AF10 = GNDA;
	pin AF11 = SERDES_S12_CH1_IN_P;
	pin AF12 = SERDES_S12_CH1_IN_N;
	pin AF13 = GNDA;
	pin AF14 = SERDES_S12_CH3_OUT_P;
	pin AF15 = SERDES_S12_CH3_OUT_N;
	pin AF16 = GNDA;
	pin AF17 = SERDES_S12_CH1_OUT_P;
	pin AF18 = SERDES_S12_CH1_OUT_N;
	pin AF19 = GNDA;
	pin AF20 = NC;
	pin AF21 = IOB_E3_1;
	pin AF22 = GND;
	pin AF23 = IOB_E7_3;
	pin AF24 = IOB_E11_3;
	pin AF25 = GND;
	pin AF26 = GND;
}

// LFE4-130E-FPBGA868 LFE4-95E-FPBGA868
bond BOND4 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N118_0;
	pin A3 = IOB_N106_1;
	pin A4 = IOB_N106_0;
	pin A5 = IOB_N102_3;
	pin A6 = IOB_N102_2;
	pin A7 = IOB_N102_1;
	pin A8 = IOB_N102_0;
	pin A9 = IOB_N98_3;
	pin A10 = IOB_N126_2;
	pin A11 = IOB_N126_1;
	pin A12 = IOB_N126_0;
	pin A13 = IOB_N122_3;
	pin A14 = IOB_N122_2;
	pin A15 = IOB_N122_1;
	pin A16 = IOB_N122_0;
	pin A17 = IOB_N118_3;
	pin A18 = IOB_N118_2;
	pin A19 = IOB_N118_1;
	pin A20 = IOB_N114_3;
	pin A21 = IOB_N114_2;
	pin A22 = IOB_N114_1;
	pin A23 = IOB_N114_0;
	pin A24 = IOB_N110_3;
	pin A25 = IOB_N110_2;
	pin A26 = IOB_N110_1;
	pin A27 = IOB_N110_0;
	pin A28 = IOB_N106_3;
	pin A29 = IOB_N106_2;
	pin A30 = GND;
	pin B1 = NC;
	pin B2 = GND;
	pin B3 = IOB_N86_1;
	pin B4 = IOB_N86_0;
	pin B5 = GND;
	pin B6 = IOB_N82_3;
	pin B7 = IOB_N82_2;
	pin B8 = GND;
	pin B9 = IOB_N82_1;
	pin B10 = IOB_N98_2;
	pin B11 = GND;
	pin B12 = IOB_N98_1;
	pin B13 = IOB_N98_0;
	pin B14 = GND;
	pin B15 = IOB_N94_3;
	pin B16 = IOB_N94_2;
	pin B17 = GND;
	pin B18 = IOB_N94_1;
	pin B19 = IOB_N94_0;
	pin B20 = GND;
	pin B21 = IOB_N90_3;
	pin B22 = IOB_N90_2;
	pin B23 = GND;
	pin B24 = IOB_N90_1;
	pin B25 = IOB_N90_0;
	pin B26 = GND;
	pin B27 = IOB_N86_3;
	pin B28 = IOB_N86_2;
	pin B29 = GND;
	pin B30 = NC;
	pin C1 = IOB_W83_3;
	pin C2 = NC;
	pin C3 = NC;
	pin C4 = IOB_N60_2;
	pin C5 = IOB_N60_1;
	pin C6 = IOB_N60_0;
	pin C7 = IOB_N56_3;
	pin C8 = IOB_N56_2;
	pin C9 = IOB_N56_1;
	pin C10 = IOB_N82_0;
	pin C11 = IOB_N78_3;
	pin C12 = IOB_N78_2;
	pin C13 = IOB_N78_1;
	pin C14 = IOB_N78_0;
	pin C15 = IOB_N74_3;
	pin C16 = IOB_N74_2;
	pin C17 = IOB_N74_1;
	pin C18 = IOB_N74_0;
	pin C19 = IOB_N70_3;
	pin C20 = IOB_N70_2;
	pin C21 = IOB_N70_1;
	pin C22 = IOB_N70_0;
	pin C23 = IOB_N64_3;
	pin C24 = IOB_N64_2;
	pin C25 = IOB_N64_1;
	pin C26 = IOB_N64_0;
	pin C27 = IOB_N60_3;
	pin C28 = NC;
	pin C29 = NC;
	pin C30 = NC;
	pin D1 = IOB_W83_4;
	pin D2 = IOB_W83_5;
	pin D3 = IOB_W83_6;
	pin D4 = NC;
	pin D5 = IOB_N36_3;
	pin D6 = IOB_N36_2;
	pin D7 = IOB_N36_1;
	pin D8 = IOB_N36_0;
	pin D9 = IOB_N32_3;
	pin D10 = IOB_N56_0;
	pin D11 = IOB_N52_3;
	pin D12 = IOB_N52_2;
	pin D13 = IOB_N52_1;
	pin D14 = IOB_N52_0;
	pin D15 = IOB_N48_3;
	pin D16 = IOB_N48_2;
	pin D17 = IOB_N48_1;
	pin D18 = IOB_N48_0;
	pin D19 = IOB_N44_3;
	pin D20 = IOB_N44_2;
	pin D21 = IOB_N44_1;
	pin D22 = IOB_N44_0;
	pin D23 = IOB_N40_3;
	pin D24 = IOB_N40_2;
	pin D25 = IOB_N40_1;
	pin D26 = IOB_N40_0;
	pin D27 = NC;
	pin D28 = IOB_E37_0;
	pin D29 = IOB_E41_3;
	pin D30 = IOB_E41_2;
	pin E1 = IOB_W83_7;
	pin E2 = GND;
	pin E3 = IOB_W79_0;
	pin E4 = IOB_W79_1;
	pin E5 = GND;
	pin E6 = IOB_N28_1;
	pin E7 = GND;
	pin E8 = VCCAUX;
	pin E9 = GND;
	pin E10 = IOB_N32_2;
	pin E11 = VCCAUX;
	pin E12 = GND;
	pin E13 = IOB_N32_1;
	pin E14 = VCCAUX;
	pin E15 = GND;
	pin E16 = GND;
	pin E17 = VCCAUX;
	pin E18 = GND;
	pin E19 = IOB_N32_0;
	pin E20 = VCCAUX;
	pin E21 = GND;
	pin E22 = IOB_N28_3;
	pin E23 = VCCAUX;
	pin E24 = GND;
	pin E25 = IOB_N28_2;
	pin E26 = GND;
	pin E27 = NC;
	pin E28 = IOB_E41_1;
	pin E29 = GND;
	pin E30 = IOB_E41_0;
	pin F1 = IOB_W79_2;
	pin F2 = IOB_W79_3;
	pin F3 = IOB_W75_0;
	pin F4 = IOB_W75_1;
	pin F5 = VCCAUX;
	pin F6 = NC;
	pin F7 = VCCIO1;
	pin F9 = VCCIO1;
	pin F10 = VCCIO1;
	pin F12 = VCCIO1;
	pin F13 = VCCIO1;
	pin F15 = VCCIO1;
	pin F16 = VCCIO2;
	pin F18 = VCCIO2;
	pin F19 = VCCIO2;
	pin F21 = VCCIO2;
	pin F22 = VCCIO2;
	pin F24 = VCCIO2;
	pin F25 = IOB_N28_0;
	pin F26 = VCCAUX;
	pin F27 = IOB_E44_7;
	pin F28 = IOB_E44_6;
	pin F29 = IOB_E44_5;
	pin F30 = IOB_E44_4;
	pin G1 = IOB_W75_2;
	pin G2 = IOB_W75_3;
	pin G3 = IOB_W73_0;
	pin G4 = IOB_W73_1;
	pin G5 = IOB_W73_2;
	pin G6 = IOB_W73_3;
	pin G7 = NC;
	pin G9 = IOB_N16_1;
	pin G10 = IOB_N24_3;
	pin G12 = IOB_N24_2;
	pin G13 = IOB_N24_1;
	pin G15 = IOB_N24_0;
	pin G16 = IOB_N20_3;
	pin G18 = IOB_N20_2;
	pin G19 = IOB_N20_1;
	pin G21 = IOB_N20_0;
	pin G22 = IOB_N16_3;
	pin G24 = IOB_N16_2;
	pin G25 = NC;
	pin G26 = IOB_E45_3;
	pin G27 = IOB_E45_2;
	pin G28 = IOB_E45_1;
	pin G29 = IOB_E45_0;
	pin G30 = IOB_E49_3;
	pin H1 = IOB_W69_0;
	pin H2 = GND;
	pin H3 = IOB_W69_1;
	pin H4 = IOB_W69_2;
	pin H5 = GND;
	pin H6 = VCCIO7;
	pin H7 = IOB_W69_3;
	pin H8 = GND;
	pin H9 = IOB_N126_3;
	pin H10 = IOB_N16_0;
	pin H11 = GND;
	pin H12 = IOB_N12_3;
	pin H13 = IOB_N12_2;
	pin H14 = GND;
	pin H15 = IOB_N12_1;
	pin H16 = IOB_N12_0;
	pin H17 = GND;
	pin H18 = IOB_N8_3;
	pin H19 = IOB_N8_2;
	pin H20 = GND;
	pin H21 = IOB_N8_1;
	pin H22 = IOB_N8_0;
	pin H23 = GND;
	pin H24 = NC;
	pin H25 = VCCIO4;
	pin H26 = GND;
	pin H27 = IOB_E49_2;
	pin H28 = IOB_E49_1;
	pin H29 = GND;
	pin H30 = IOB_E49_0;
	pin J1 = IOB_W65_0;
	pin J2 = IOB_W65_1;
	pin J3 = IOB_W65_2;
	pin J4 = IOB_W65_3;
	pin J5 = VCCAUX;
	pin J8 = IOB_W59_0;
	pin J9 = NC;
	pin J10 = NC;
	pin J11 = NC;
	pin J12 = NC;
	pin J13 = NC;
	pin J14 = NC;
	pin J15 = NC;
	pin J16 = NC;
	pin J17 = NC;
	pin J18 = NC;
	pin J19 = NC;
	pin J20 = NC;
	pin J21 = NC;
	pin J22 = NC;
	pin J23 = IOB_E53_3;
	pin J26 = VCCAUX;
	pin J27 = IOB_E53_2;
	pin J28 = IOB_E53_1;
	pin J29 = IOB_E53_0;
	pin J30 = IOB_E55_3;
	pin K1 = IOB_W59_1;
	pin K2 = IOB_W59_2;
	pin K3 = IOB_W59_3;
	pin K4 = IOB_W55_0;
	pin K5 = IOB_W55_1;
	pin K6 = VCCIO7;
	pin K7 = IOB_W55_2;
	pin K8 = IOB_W55_3;
	pin K9 = IOB_W53_0;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = GND;
	pin K13 = GND;
	pin K14 = GND;
	pin K15 = GND;
	pin K16 = GND;
	pin K17 = GND;
	pin K18 = GND;
	pin K19 = GND;
	pin K20 = GND;
	pin K21 = GND;
	pin K22 = IOB_E55_2;
	pin K23 = IOB_E55_1;
	pin K24 = IOB_E55_0;
	pin K25 = VCCIO4;
	pin K26 = IOB_E59_3;
	pin K27 = IOB_E59_2;
	pin K28 = IOB_E59_1;
	pin K29 = IOB_E59_0;
	pin K30 = IOB_E65_3;
	pin L1 = IOB_W53_1;
	pin L2 = GND;
	pin L3 = IOB_W53_2;
	pin L4 = IOB_W53_3;
	pin L5 = GND;
	pin L6 = VCCIO7;
	pin L7 = IOB_W49_0;
	pin L8 = IOB_W49_1;
	pin L9 = IOB_W49_2;
	pin L10 = GND;
	pin L11 = VCCINT;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = GND;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = GND;
	pin L18 = VCCINT;
	pin L19 = GND;
	pin L20 = VCCINT;
	pin L21 = GND;
	pin L22 = IOB_E65_2;
	pin L23 = IOB_E65_1;
	pin L24 = IOB_E65_0;
	pin L25 = VCCIO4;
	pin L26 = GND;
	pin L27 = IOB_E69_3;
	pin L28 = IOB_E69_2;
	pin L29 = GND;
	pin L30 = IOB_E69_1;
	pin M1 = IOB_W49_3;
	pin M2 = IOB_W45_0;
	pin M3 = IOB_W45_1;
	pin M4 = IOB_W45_2;
	pin M5 = VCCAUX;
	pin M8 = GND;
	pin M9 = IOB_W45_3;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = GND;
	pin M14 = GND;
	pin M15 = GND;
	pin M16 = GND;
	pin M17 = GND;
	pin M18 = GND;
	pin M19 = GND;
	pin M20 = GND;
	pin M21 = GND;
	pin M22 = IOB_E69_0;
	pin M23 = GND;
	pin M26 = VCCAUX;
	pin M27 = IOB_E73_3;
	pin M28 = IOB_E73_2;
	pin M29 = IOB_E73_1;
	pin M30 = IOB_E73_0;
	pin N1 = IOB_W44_4;
	pin N2 = IOB_W44_5;
	pin N3 = IOB_W44_6;
	pin N4 = IOB_W44_7;
	pin N5 = IOB_W41_0;
	pin N6 = VCCIO7;
	pin N7 = IOB_W41_1;
	pin N8 = IOB_W41_2;
	pin N9 = IOB_W41_3;
	pin N10 = GND;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = GND;
	pin N17 = GND;
	pin N18 = VCCINT;
	pin N19 = GND;
	pin N20 = VCCINT;
	pin N21 = GND;
	pin N22 = IOB_E75_3;
	pin N23 = IOB_E75_2;
	pin N24 = IOB_E75_1;
	pin N25 = VCCIO4;
	pin N26 = IOB_E75_0;
	pin N27 = IOB_E79_3;
	pin N28 = IOB_E79_2;
	pin N29 = IOB_E79_1;
	pin N30 = IOB_E79_0;
	pin P1 = IOB_W37_0;
	pin P2 = GND;
	pin P3 = IOB_W37_1;
	pin P4 = IOB_W37_2;
	pin P5 = GND;
	pin P6 = VCCIO7;
	pin P7 = IOB_W37_3;
	pin P8 = IOB_W33_0;
	pin P9 = IOB_W33_1;
	pin P10 = GND;
	pin P11 = GND;
	pin P12 = GND;
	pin P13 = GND;
	pin P14 = GND;
	pin P15 = GND;
	pin P16 = GND;
	pin P17 = GND;
	pin P18 = GND;
	pin P19 = GND;
	pin P20 = GND;
	pin P21 = GND;
	pin P22 = IOB_E83_7;
	pin P23 = IOB_E83_6;
	pin P24 = IOB_E83_5;
	pin P25 = VCCIO4;
	pin P26 = GND;
	pin P27 = IOB_E83_4;
	pin P28 = IOB_E83_3;
	pin P29 = GND;
	pin P30 = IOB_E83_2;
	pin R1 = IOB_W33_2;
	pin R2 = IOB_W33_3;
	pin R3 = IOB_W29_0;
	pin R4 = IOB_W29_1;
	pin R5 = VCCAUX;
	pin R8 = GND;
	pin R9 = IOB_W29_2;
	pin R10 = GND;
	pin R11 = VCCINT;
	pin R12 = GND;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = GND;
	pin R18 = VCCINT;
	pin R19 = GND;
	pin R20 = VCCINT;
	pin R21 = GND;
	pin R22 = IOB_E83_1;
	pin R23 = GND;
	pin R26 = VCCAUX;
	pin R27 = IOB_E83_0;
	pin R28 = IOB_E87_3;
	pin R29 = IOB_E87_2;
	pin R30 = IOB_E87_1;
	pin T1 = IOB_W29_3;
	pin T2 = IOB_W25_0;
	pin T3 = IOB_W25_1;
	pin T4 = IOB_W25_2;
	pin T5 = IOB_W25_3;
	pin T6 = VCCIO6;
	pin T7 = IOB_W23_0;
	pin T8 = IOB_W23_1;
	pin T9 = IOB_W23_2;
	pin T10 = GND;
	pin T11 = GND;
	pin T12 = GND;
	pin T13 = GND;
	pin T14 = GND;
	pin T15 = GND;
	pin T16 = GND;
	pin T17 = GND;
	pin T18 = GND;
	pin T19 = GND;
	pin T20 = GND;
	pin T21 = GND;
	pin T22 = IOB_E87_0;
	pin T23 = IOB_E91_3;
	pin T24 = IOB_E91_2;
	pin T25 = VCCIO5;
	pin T26 = IOB_E91_1;
	pin T27 = IOB_E91_0;
	pin T28 = IOB_E95_3;
	pin T29 = IOB_E95_2;
	pin T30 = IOB_E95_1;
	pin U1 = IOB_W23_3;
	pin U2 = GND;
	pin U3 = IOB_W19_0;
	pin U4 = IOB_W19_1;
	pin U5 = GND;
	pin U6 = VCCIO6;
	pin U7 = IOB_W19_2;
	pin U8 = IOB_W19_3;
	pin U9 = IOB_W15_0;
	pin U10 = GND;
	pin U11 = VCCINT;
	pin U12 = GND;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = GND;
	pin U18 = VCCINT;
	pin U19 = GND;
	pin U20 = VCCINT;
	pin U21 = GND;
	pin U22 = IOB_E95_0;
	pin U23 = IOB_E99_3;
	pin U24 = IOB_E99_2;
	pin U25 = VCCIO5;
	pin U26 = GND;
	pin U27 = IOB_E99_1;
	pin U28 = IOB_E99_0;
	pin U29 = GND;
	pin U30 = IOB_E103_3;
	pin V1 = IOB_W15_1;
	pin V2 = IOB_W15_2;
	pin V3 = IOB_W15_3;
	pin V4 = IOB_W14_4;
	pin V5 = VCCAUX;
	pin V8 = GND;
	pin V9 = IOB_W14_5;
	pin V10 = GND;
	pin V11 = GND;
	pin V12 = GND;
	pin V13 = GND;
	pin V14 = GND;
	pin V15 = GND;
	pin V16 = GND;
	pin V17 = GND;
	pin V18 = GND;
	pin V19 = GND;
	pin V20 = GND;
	pin V21 = GND;
	pin V22 = IOB_E103_2;
	pin V23 = GND;
	pin V26 = VCCAUX;
	pin V27 = IOB_E103_1;
	pin V28 = IOB_E103_0;
	pin V29 = IOB_E105_3;
	pin V30 = IOB_E105_2;
	pin W1 = IOB_W14_6;
	pin W2 = IOB_W14_7;
	pin W3 = IOB_W11_0;
	pin W4 = IOB_W11_1;
	pin W5 = IOB_W11_2;
	pin W6 = VCCIO6;
	pin W7 = IOB_W11_3;
	pin W8 = IOB_W7_0;
	pin W9 = IOB_W7_1;
	pin W10 = GND;
	pin W11 = VCCINT;
	pin W12 = GND;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = GND;
	pin W16 = VCCINT;
	pin W17 = GND;
	pin W18 = VCCINT;
	pin W19 = GND;
	pin W20 = VCCINT;
	pin W21 = GND;
	pin W22 = IOB_E105_1;
	pin W23 = IOB_E105_0;
	pin W24 = IOB_E109_3;
	pin W25 = VCCIO5;
	pin W26 = IOB_E109_2;
	pin W27 = IOB_E109_1;
	pin W28 = IOB_E109_0;
	pin W29 = IOB_E113_7;
	pin W30 = IOB_E113_6;
	pin Y1 = IOB_W7_2;
	pin Y2 = GND;
	pin Y3 = IOB_W7_3;
	pin Y4 = IOB_W3_0;
	pin Y5 = GND;
	pin Y6 = VCCIO6;
	pin Y7 = IOB_W3_1;
	pin Y8 = IOB_W3_2;
	pin Y9 = IOB_W3_3;
	pin Y10 = GND;
	pin Y11 = GND;
	pin Y12 = GND;
	pin Y13 = GND;
	pin Y14 = GND;
	pin Y15 = GND;
	pin Y16 = GND;
	pin Y17 = GND;
	pin Y18 = GND;
	pin Y19 = GND;
	pin Y20 = GND;
	pin Y21 = GND;
	pin Y22 = IOB_E113_5;
	pin Y23 = IOB_E113_4;
	pin Y24 = IOB_E113_3;
	pin Y25 = VCCIO5;
	pin Y26 = GND;
	pin Y27 = IOB_E113_2;
	pin Y28 = IOB_E113_1;
	pin Y29 = GND;
	pin Y30 = IOB_E113_0;
	pin AA1 = IOB_W113_0;
	pin AA2 = IOB_W113_1;
	pin AA3 = IOB_W113_2;
	pin AA4 = IOB_W113_3;
	pin AA5 = VCCAUX;
	pin AA8 = GND;
	pin AA9 = IOB_W113_4;
	pin AA10 = GND;
	pin AA11 = VCCINT;
	pin AA12 = GND;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = VCCINT;
	pin AA16 = GND;
	pin AA17 = GND;
	pin AA18 = VCCINT;
	pin AA19 = GND;
	pin AA20 = VCCINT;
	pin AA21 = GND;
	pin AA22 = IOB_E3_3;
	pin AA23 = GND;
	pin AA26 = VCCAUX;
	pin AA27 = IOB_E3_2;
	pin AA28 = IOB_E3_1;
	pin AA29 = IOB_E3_0;
	pin AA30 = IOB_E7_3;
	pin AB1 = IOB_W113_5;
	pin AB2 = IOB_W113_6;
	pin AB3 = IOB_W113_7;
	pin AB4 = IOB_W109_0;
	pin AB5 = IOB_W109_1;
	pin AB6 = VCCIO6;
	pin AB7 = IOB_W109_2;
	pin AB8 = IOB_W109_3;
	pin AB9 = IOB_W105_0;
	pin AB10 = GND;
	pin AB11 = GND;
	pin AB12 = GND;
	pin AB13 = GND;
	pin AB14 = GND;
	pin AB15 = GND;
	pin AB16 = GND;
	pin AB17 = GND;
	pin AB18 = GND;
	pin AB19 = GND;
	pin AB20 = GND;
	pin AB21 = GND;
	pin AB22 = IOB_E7_2;
	pin AB23 = IOB_E7_1;
	pin AB24 = IOB_E7_0;
	pin AB25 = VCCIO5;
	pin AB26 = IOB_E11_3;
	pin AB27 = IOB_E11_2;
	pin AB28 = IOB_E11_1;
	pin AB29 = IOB_E11_0;
	pin AB30 = IOB_E14_7;
	pin AC1 = IOB_W105_1;
	pin AC2 = GND;
	pin AC3 = IOB_W105_2;
	pin AC4 = IOB_W105_3;
	pin AC5 = GND;
	pin AC6 = IOB_W103_0;
	pin AC7 = IOB_W103_1;
	pin AC8 = IOB_W103_2;
	pin AC9 = NC;
	pin AC10 = NC;
	pin AC11 = NC;
	pin AC12 = NC;
	pin AC13 = NC;
	pin AC14 = NC;
	pin AC15 = NC;
	pin AC16 = NC;
	pin AC17 = NC;
	pin AC18 = NC;
	pin AC19 = NC;
	pin AC20 = NC;
	pin AC21 = NC;
	pin AC22 = NC;
	pin AC23 = NC;
	pin AC24 = IOB_E14_6;
	pin AC25 = IOB_E14_5;
	pin AC26 = GND;
	pin AC27 = IOB_E14_4;
	pin AC28 = IOB_E15_3;
	pin AC29 = GND;
	pin AC30 = IOB_E15_2;
	pin AD1 = IOB_W103_3;
	pin AD2 = IOB_W99_0;
	pin AD3 = IOB_W99_1;
	pin AD4 = IOB_W99_2;
	pin AD5 = IOB_W99_3;
	pin AD6 = IOB_W95_0;
	pin AD7 = IOB_W95_1;
	pin AD8 = IOB_W95_2;
	pin AD9 = M2;
	pin AD10 = GNDA;
	pin AD11 = GNDA;
	pin AD12 = GNDA;
	pin AD13 = GNDA;
	pin AD14 = GNDA;
	pin AD15 = GNDA;
	pin AD16 = GNDA;
	pin AD17 = GNDA;
	pin AD18 = GNDA;
	pin AD19 = GNDA;
	pin AD20 = GNDA;
	pin AD21 = GNDA;
	pin AD22 = GNDA;
	pin AD23 = NC;
	pin AD24 = IOB_E15_1;
	pin AD25 = IOB_E15_0;
	pin AD26 = IOB_E19_3;
	pin AD27 = IOB_E19_2;
	pin AD28 = IOB_E19_1;
	pin AD29 = IOB_E19_0;
	pin AD30 = IOB_E23_3;
	pin AE1 = IOB_W95_3;
	pin AE2 = IOB_W91_0;
	pin AE3 = GND;
	pin AE4 = IOB_W91_1;
	pin AE5 = IOB_W91_2;
	pin AE6 = GND;
	pin AE7 = IOB_W91_3;
	pin AE8 = IOB_W87_0;
	pin AE9 = M1;
	pin AE10 = GNDA;
	pin AE11 = VCCA;
	pin AE12 = VCCA;
	pin AE13 = GNDA;
	pin AE14 = VCCAUXA;
	pin AE15 = VCCAUXA;
	pin AE16 = GNDA;
	pin AE17 = VCCAUXA;
	pin AE18 = VCCAUXA;
	pin AE19 = GNDA;
	pin AE20 = VCCA;
	pin AE21 = VCCA;
	pin AE22 = GNDA;
	pin AE23 = NC;
	pin AE24 = IOB_E23_2;
	pin AE25 = GND;
	pin AE26 = IOB_E23_1;
	pin AE27 = IOB_E23_0;
	pin AE28 = GND;
	pin AE29 = IOB_E25_3;
	pin AE30 = IOB_E25_2;
	pin AF1 = IOB_W87_1;
	pin AF2 = GND;
	pin AF3 = M0;
	pin AF4 = PROG_B;
	pin AF5 = DONE;
	pin AF6 = CCLK;
	pin AF7 = INIT_B;
	pin AF8 = TDO;
	pin AF9 = VCC_JTAG;
	pin AF10 = GNDA;
	pin AF11 = GNDA;
	pin AF12 = GNDA;
	pin AF13 = GNDA;
	pin AF14 = SERDES_S12_CLK_P;
	pin AF15 = SERDES_S12_CLK_N;
	pin AF16 = GNDA;
	pin AF17 = SERDES_S13_CLK_N;
	pin AF18 = SERDES_S13_CLK_P;
	pin AF19 = GNDA;
	pin AF20 = SERDES_CORNER_CLK_P;
	pin AF21 = SERDES_CORNER_CLK_N;
	pin AF22 = GNDA;
	pin AF23 = NC;
	pin AF24 = IOB_E25_1;
	pin AF25 = IOB_E25_0;
	pin AF26 = IOB_E29_3;
	pin AF27 = IOB_E29_2;
	pin AF28 = IOB_E29_1;
	pin AF29 = IOB_E29_0;
	pin AF30 = IOB_E33_3;
	pin AG1 = IOB_W87_2;
	pin AG2 = IOB_W87_3;
	pin AG3 = TDI;
	pin AG4 = GNDA;
	pin AG5 = VCCA;
	pin AG6 = VCCA;
	pin AG7 = GNDA;
	pin AG8 = VCCA;
	pin AG9 = VCCA;
	pin AG10 = GNDA;
	pin AG11 = VCCA;
	pin AG12 = VCCA;
	pin AG13 = GNDA;
	pin AG14 = VCCA;
	pin AG15 = VCCA;
	pin AG16 = GNDA;
	pin AG17 = VCCA;
	pin AG18 = VCCA;
	pin AG19 = GNDA;
	pin AG20 = VCCA;
	pin AG21 = VCCA;
	pin AG22 = GNDA;
	pin AG23 = VCCA;
	pin AG24 = VCCA;
	pin AG25 = GNDA;
	pin AG26 = VCCA;
	pin AG27 = VCCA;
	pin AG28 = GNDA;
	pin AG29 = IOB_E33_2;
	pin AG30 = GND;
	pin AH1 = IOB_W83_0;
	pin AH2 = IOB_W83_1;
	pin AH3 = TCK;
	pin AH4 = GNDA;
	pin AH5 = SERDES_S12_CH3_IN_P;
	pin AH6 = SERDES_S12_CH3_IN_N;
	pin AH7 = GNDA;
	pin AH8 = SERDES_S12_CH1_IN_P;
	pin AH9 = SERDES_S12_CH1_IN_N;
	pin AH10 = GNDA;
	pin AH11 = SERDES_S12_CH3_OUT_P;
	pin AH12 = SERDES_S12_CH3_OUT_N;
	pin AH13 = GNDA;
	pin AH14 = SERDES_S12_CH1_OUT_P;
	pin AH15 = SERDES_S12_CH1_OUT_N;
	pin AH16 = GNDA;
	pin AH17 = SERDES_S13_CH1_OUT_N;
	pin AH18 = SERDES_S13_CH1_OUT_P;
	pin AH19 = GNDA;
	pin AH20 = SERDES_S13_CH3_OUT_N;
	pin AH21 = SERDES_S13_CH3_OUT_P;
	pin AH22 = GNDA;
	pin AH23 = SERDES_S13_CH1_IN_N;
	pin AH24 = SERDES_S13_CH1_IN_P;
	pin AH25 = GNDA;
	pin AH26 = SERDES_S13_CH3_IN_N;
	pin AH27 = SERDES_S13_CH3_IN_P;
	pin AH28 = GNDA;
	pin AH29 = IOB_E33_1;
	pin AH30 = IOB_E33_0;
	pin AJ1 = IOB_W83_2;
	pin AJ2 = GND;
	pin AJ3 = TMS;
	pin AJ4 = GNDA;
	pin AJ5 = VCCA;
	pin AJ6 = VCCA;
	pin AJ7 = GNDA;
	pin AJ8 = VCCA;
	pin AJ9 = VCCA;
	pin AJ10 = GNDA;
	pin AJ11 = VCCA;
	pin AJ12 = VCCA;
	pin AJ13 = GNDA;
	pin AJ14 = VCCA;
	pin AJ15 = VCCA;
	pin AJ16 = GNDA;
	pin AJ17 = VCCA;
	pin AJ18 = VCCA;
	pin AJ19 = GNDA;
	pin AJ20 = VCCA;
	pin AJ21 = VCCA;
	pin AJ22 = GNDA;
	pin AJ23 = VCCA;
	pin AJ24 = VCCA;
	pin AJ25 = GNDA;
	pin AJ26 = VCCA;
	pin AJ27 = VCCA;
	pin AJ28 = GNDA;
	pin AJ29 = IOB_E37_3;
	pin AJ30 = IOB_E37_2;
	pin AK1 = GND;
	pin AK2 = NC;
	pin AK3 = NC;
	pin AK4 = GNDA;
	pin AK5 = SERDES_S12_CH2_IN_P;
	pin AK6 = SERDES_S12_CH2_IN_N;
	pin AK7 = GNDA;
	pin AK8 = SERDES_S12_CH0_IN_P;
	pin AK9 = SERDES_S12_CH0_IN_N;
	pin AK10 = GNDA;
	pin AK11 = SERDES_S12_CH2_OUT_P;
	pin AK12 = SERDES_S12_CH2_OUT_N;
	pin AK13 = GNDA;
	pin AK14 = SERDES_S12_CH0_OUT_P;
	pin AK15 = SERDES_S12_CH0_OUT_N;
	pin AK16 = GNDA;
	pin AK17 = SERDES_S13_CH0_OUT_N;
	pin AK18 = SERDES_S13_CH0_OUT_P;
	pin AK19 = GNDA;
	pin AK20 = SERDES_S13_CH2_OUT_N;
	pin AK21 = SERDES_S13_CH2_OUT_P;
	pin AK22 = GNDA;
	pin AK23 = SERDES_S13_CH0_IN_N;
	pin AK24 = SERDES_S13_CH0_IN_P;
	pin AK25 = GNDA;
	pin AK26 = SERDES_S13_CH2_IN_N;
	pin AK27 = SERDES_S13_CH2_IN_P;
	pin AK28 = GNDA;
	pin AK29 = IOB_E37_1;
	pin AK30 = GND;
}

// LFE4-130E-FCBGA676 LFE4-95E-FCBGA676
bond BOND5 {
	kind single;
	pin A1 = GND;
	pin A2 = GND;
	pin A3 = IOB_W14_7;
	pin A4 = DONE;
	pin A5 = GND;
	pin A6 = CCLK;
	pin A7 = GNDA;
	pin A8 = SERDES_S12_CH2_IN_P;
	pin A9 = SERDES_S12_CH2_IN_N;
	pin A10 = GNDA;
	pin A11 = SERDES_S12_CH1_IN_P;
	pin A12 = SERDES_S12_CH1_IN_N;
	pin A13 = GNDA;
	pin A14 = SERDES_S12_CH2_OUT_P;
	pin A15 = SERDES_S12_CH2_OUT_N;
	pin A16 = GNDA;
	pin A17 = SERDES_S12_CH1_OUT_P;
	pin A18 = SERDES_S12_CH1_OUT_N;
	pin A19 = GNDA;
	pin A20 = NC;
	pin A21 = IOB_E7_3;
	pin A22 = GND;
	pin A23 = IOB_E29_3;
	pin A24 = IOB_E29_2;
	pin A25 = GND;
	pin A26 = GND;
	pin B1 = IOB_W15_1;
	pin B2 = VCCIO6;
	pin B3 = IOB_W14_6;
	pin B4 = M0;
	pin B5 = VCCIO6;
	pin B6 = TDO;
	pin B7 = GNDA;
	pin B8 = VCCA;
	pin B9 = VCCA;
	pin B10 = GNDA;
	pin B11 = VCCA;
	pin B12 = VCCA;
	pin B13 = GNDA;
	pin B14 = VCCA;
	pin B15 = VCCA;
	pin B16 = GNDA;
	pin B17 = VCCA;
	pin B18 = VCCA;
	pin B19 = GNDA;
	pin B20 = NC;
	pin B21 = IOB_E7_2;
	pin B22 = VCCIO5;
	pin B23 = IOB_E29_0;
	pin B24 = IOB_E29_1;
	pin B25 = VCCIO5;
	pin B26 = IOB_E33_3;
	pin C1 = IOB_W15_0;
	pin C2 = IOB_W15_2;
	pin C3 = IOB_W15_3;
	pin C4 = IOB_W14_5;
	pin C5 = M1;
	pin C6 = TCK;
	pin C7 = GNDA;
	pin C8 = SERDES_S12_CH3_IN_P;
	pin C9 = SERDES_S12_CH3_IN_N;
	pin C10 = GNDA;
	pin C11 = SERDES_S12_CH0_IN_P;
	pin C12 = SERDES_S12_CH0_IN_N;
	pin C13 = GNDA;
	pin C14 = SERDES_S12_CH3_OUT_P;
	pin C15 = SERDES_S12_CH3_OUT_N;
	pin C16 = GNDA;
	pin C17 = SERDES_S12_CH0_OUT_P;
	pin C18 = SERDES_S12_CH0_OUT_N;
	pin C19 = GNDA;
	pin C20 = NC;
	pin C21 = IOB_E7_0;
	pin C22 = IOB_E7_1;
	pin C23 = IOB_E23_3;
	pin C24 = IOB_E33_1;
	pin C25 = IOB_E33_0;
	pin C26 = IOB_E33_2;
	pin D1 = IOB_W23_1;
	pin D2 = GND;
	pin D3 = VCCIO6;
	pin D4 = IOB_W14_4;
	pin D5 = GND;
	pin D6 = VCC_JTAG;
	pin D7 = GNDA;
	pin D8 = VCCA;
	pin D9 = VCCA;
	pin D10 = GNDA;
	pin D11 = VCCA;
	pin D12 = VCCA;
	pin D13 = GNDA;
	pin D14 = VCCA;
	pin D15 = VCCA;
	pin D16 = GNDA;
	pin D17 = VCCA;
	pin D18 = VCCA;
	pin D19 = GNDA;
	pin D20 = IOB_E3_1;
	pin D21 = IOB_E14_6;
	pin D22 = GND;
	pin D23 = IOB_E23_2;
	pin D24 = VCCIO5;
	pin D25 = GND;
	pin D26 = IOB_E44_7;
	pin E1 = IOB_W23_0;
	pin E2 = IOB_W23_2;
	pin E3 = IOB_W23_3;
	pin E4 = IOB_W3_1;
	pin E5 = M2;
	pin E6 = TDI;
	pin E7 = GNDA;
	pin E8 = GNDA;
	pin E9 = GNDA;
	pin E10 = GNDA;
	pin E11 = VCCAUXA;
	pin E12 = VCCAUXA;
	pin E13 = GNDA;
	pin E14 = SERDES_S12_CLK_P;
	pin E15 = SERDES_S12_CLK_N;
	pin E16 = GNDA;
	pin E17 = SERDES_CORNER_CLK_P;
	pin E18 = SERDES_CORNER_CLK_N;
	pin E19 = GNDA;
	pin E20 = IOB_E3_0;
	pin E21 = IOB_E14_7;
	pin E22 = IOB_E14_4;
	pin E23 = IOB_E23_1;
	pin E24 = IOB_E23_0;
	pin E25 = IOB_E44_5;
	pin E26 = IOB_E44_6;
	pin F1 = IOB_W25_1;
	pin F2 = IOB_W25_2;
	pin F3 = IOB_W25_3;
	pin F4 = IOB_W3_0;
	pin F5 = IOB_W3_3;
	pin F6 = TMS;
	pin F7 = GNDA;
	pin F8 = GNDA;
	pin F9 = GNDA;
	pin F10 = GNDA;
	pin F11 = GNDA;
	pin F12 = GNDA;
	pin F13 = GNDA;
	pin F14 = GNDA;
	pin F15 = GNDA;
	pin F16 = GNDA;
	pin F17 = GNDA;
	pin F18 = GNDA;
	pin F19 = NC;
	pin F20 = IOB_E3_2;
	pin F21 = IOB_E3_3;
	pin F22 = IOB_E14_5;
	pin F23 = IOB_E41_3;
	pin F24 = IOB_E41_2;
	pin F25 = IOB_E44_4;
	pin F26 = IOB_E45_1;
	pin G1 = IOB_W25_0;
	pin G2 = GND;
	pin G3 = VCCIO6;
	pin G4 = IOB_W19_1;
	pin G5 = IOB_W3_2;
	pin G6 = VCCIO6;
	pin G7 = GND;
	pin G8 = INIT_B;
	pin G9 = PROG_B;
	pin G10 = NC;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = NC;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = NC;
	pin G19 = NC;
	pin G20 = GND;
	pin G21 = VCCIO5;
	pin G22 = IOB_E15_0;
	pin G23 = IOB_E41_1;
	pin G24 = VCCIO5;
	pin G25 = GND;
	pin G26 = IOB_E45_0;
	pin H1 = IOB_W44_5;
	pin H2 = IOB_W44_6;
	pin H3 = IOB_W44_7;
	pin H4 = IOB_W19_0;
	pin H5 = IOB_W19_2;
	pin H6 = IOB_W19_3;
	pin H7 = IOB_W7_1;
	pin H8 = IOB_W7_0;
	pin H9 = IOB_W7_3;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = GND;
	pin H13 = GND;
	pin H14 = GND;
	pin H15 = GND;
	pin H16 = GND;
	pin H17 = VCCAUX;
	pin H18 = IOB_E11_3;
	pin H19 = IOB_E11_2;
	pin H20 = IOB_E15_2;
	pin H21 = IOB_E15_3;
	pin H22 = IOB_E15_1;
	pin H23 = IOB_E41_0;
	pin H24 = IOB_E65_2;
	pin H25 = IOB_E45_3;
	pin H26 = IOB_E45_2;
	pin J1 = IOB_W44_4;
	pin J2 = IOB_W41_2;
	pin J3 = IOB_W41_3;
	pin J4 = IOB_W41_1;
	pin J5 = IOB_W33_3;
	pin J6 = IOB_W11_1;
	pin J7 = IOB_W11_0;
	pin J8 = IOB_W11_3;
	pin J9 = IOB_W7_2;
	pin J10 = VCCAUX;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = VCCINT;
	pin J17 = GND;
	pin J18 = IOB_E11_0;
	pin J19 = IOB_E11_1;
	pin J20 = IOB_E19_3;
	pin J21 = IOB_E19_2;
	pin J22 = IOB_E19_0;
	pin J23 = IOB_E65_1;
	pin J24 = IOB_E65_3;
	pin J25 = IOB_E75_3;
	pin J26 = IOB_E75_2;
	pin K1 = IOB_W37_1;
	pin K2 = GND;
	pin K3 = VCCIO6;
	pin K4 = IOB_W41_0;
	pin K5 = IOB_W33_2;
	pin K6 = VCCIO6;
	pin K7 = GND;
	pin K8 = IOB_W11_2;
	pin K9 = IOB_W29_3;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCINT;
	pin K16 = GND;
	pin K17 = VCCAUX;
	pin K18 = IOB_E25_2;
	pin K19 = IOB_E25_3;
	pin K20 = GND;
	pin K21 = VCCIO5;
	pin K22 = IOB_E19_1;
	pin K23 = IOB_E65_0;
	pin K24 = VCCIO5;
	pin K25 = GND;
	pin K26 = IOB_E75_1;
	pin L1 = IOB_W37_0;
	pin L2 = IOB_W37_2;
	pin L3 = IOB_W37_3;
	pin L4 = IOB_W33_0;
	pin L5 = IOB_W33_1;
	pin L6 = IOB_W45_3;
	pin L7 = IOB_W29_1;
	pin L8 = IOB_W29_0;
	pin L9 = IOB_W29_2;
	pin L10 = VCCAUX;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = GND;
	pin L18 = IOB_E25_0;
	pin L19 = IOB_E25_1;
	pin L20 = IOB_E37_3;
	pin L21 = IOB_E37_0;
	pin L22 = IOB_E37_1;
	pin L23 = IOB_E53_3;
	pin L24 = IOB_E53_1;
	pin L25 = IOB_E53_0;
	pin L26 = IOB_E75_0;
	pin M1 = IOB_W53_1;
	pin M2 = IOB_W53_2;
	pin M3 = IOB_W53_3;
	pin M4 = IOB_W45_0;
	pin M5 = IOB_W45_1;
	pin M6 = IOB_W45_2;
	pin M7 = IOB_W49_1;
	pin M8 = IOB_W49_0;
	pin M9 = IOB_W49_3;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = VCCAUX;
	pin M18 = IOB_E55_2;
	pin M19 = IOB_E55_3;
	pin M20 = IOB_E37_2;
	pin M21 = IOB_E49_3;
	pin M22 = IOB_E49_2;
	pin M23 = IOB_E53_2;
	pin M24 = IOB_E79_1;
	pin M25 = IOB_E79_0;
	pin M26 = IOB_E79_3;
	pin N1 = IOB_W53_0;
	pin N2 = GND;
	pin N3 = VCCIO7;
	pin N4 = IOB_W55_3;
	pin N5 = IOB_W65_3;
	pin N6 = VCCIO6;
	pin N7 = GND;
	pin N8 = IOB_W59_3;
	pin N9 = IOB_W49_2;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = IOB_E55_0;
	pin N19 = IOB_E55_1;
	pin N20 = GND;
	pin N21 = VCCIO5;
	pin N22 = IOB_E49_1;
	pin N23 = IOB_E49_0;
	pin N24 = VCCIO4;
	pin N25 = GND;
	pin N26 = IOB_E79_2;
	pin P1 = IOB_W69_0;
	pin P2 = IOB_W55_0;
	pin P3 = IOB_W55_1;
	pin P4 = IOB_W55_2;
	pin P5 = IOB_W65_2;
	pin P6 = IOB_W59_1;
	pin P7 = IOB_W59_0;
	pin P8 = IOB_W59_2;
	pin P9 = IOB_W79_0;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = VCCAUX;
	pin P18 = IOB_E69_2;
	pin P19 = IOB_E69_3;
	pin P20 = IOB_E59_3;
	pin P21 = IOB_E59_0;
	pin P22 = IOB_E59_1;
	pin P23 = IOB_E83_2;
	pin P24 = IOB_E83_1;
	pin P25 = IOB_E83_0;
	pin P26 = IOB_E87_1;
	pin R1 = IOB_W69_1;
	pin R2 = IOB_W69_3;
	pin R3 = IOB_W69_2;
	pin R4 = IOB_W75_3;
	pin R5 = IOB_W65_1;
	pin R6 = IOB_W65_0;
	pin R7 = IOB_W79_3;
	pin R8 = IOB_W79_2;
	pin R9 = IOB_W79_1;
	pin R10 = VCCAUX;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = GND;
	pin R18 = IOB_E69_1;
	pin R19 = IOB_E69_0;
	pin R20 = IOB_E59_2;
	pin R21 = IOB_E73_3;
	pin R22 = IOB_E73_2;
	pin R23 = IOB_E83_3;
	pin R24 = IOB_E87_3;
	pin R25 = IOB_E87_2;
	pin R26 = IOB_E87_0;
	pin T1 = IOB_W73_1;
	pin T2 = GND;
	pin T3 = VCCIO7;
	pin T4 = IOB_W75_2;
	pin T5 = IOB_W75_1;
	pin T6 = VCCIO7;
	pin T7 = GND;
	pin T8 = IOB_W87_1;
	pin T9 = IOB_W87_0;
	pin T10 = GND;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCAUX;
	pin T18 = IOB_E83_7;
	pin T19 = IOB_E83_6;
	pin T20 = GND;
	pin T21 = VCCIO4;
	pin T22 = IOB_E73_0;
	pin T23 = IOB_E73_1;
	pin T24 = VCCIO4;
	pin T25 = GND;
	pin T26 = IOB_E103_1;
	pin U1 = IOB_W73_0;
	pin U2 = IOB_W73_3;
	pin U3 = IOB_W73_2;
	pin U4 = IOB_W95_3;
	pin U5 = IOB_W75_0;
	pin U6 = IOB_W99_1;
	pin U7 = IOB_W99_3;
	pin U8 = IOB_W87_3;
	pin U9 = IOB_W87_2;
	pin U10 = VCCAUX;
	pin U11 = GND;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = VCCINT;
	pin U15 = GND;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = IOB_E83_5;
	pin U19 = IOB_E83_4;
	pin U20 = IOB_E91_3;
	pin U21 = IOB_E91_0;
	pin U22 = IOB_E91_1;
	pin U23 = IOB_E95_3;
	pin U24 = IOB_E103_3;
	pin U25 = IOB_E103_2;
	pin U26 = IOB_E103_0;
	pin V1 = IOB_W83_5;
	pin V2 = IOB_W83_7;
	pin V3 = IOB_W83_6;
	pin V4 = IOB_W95_2;
	pin V5 = IOB_W95_1;
	pin V6 = IOB_W99_0;
	pin V7 = IOB_W99_2;
	pin V8 = IOB_N20_2;
	pin V9 = IOB_N20_3;
	pin V10 = GND;
	pin V11 = VCCAUX;
	pin V12 = GND;
	pin V13 = VCCAUX;
	pin V14 = GND;
	pin V15 = VCCAUX;
	pin V16 = GND;
	pin V17 = VCCAUX;
	pin V18 = IOB_E99_3;
	pin V19 = IOB_E99_2;
	pin V20 = IOB_E91_2;
	pin V21 = IOB_E95_0;
	pin V22 = IOB_E95_1;
	pin V23 = IOB_E95_2;
	pin V24 = IOB_E109_2;
	pin V25 = IOB_E109_3;
	pin V26 = IOB_E109_1;
	pin W1 = IOB_W83_4;
	pin W2 = GND;
	pin W3 = VCCIO7;
	pin W4 = IOB_W103_2;
	pin W5 = IOB_W95_0;
	pin W6 = VCCIO7;
	pin W7 = GND;
	pin W8 = IOB_N20_0;
	pin W9 = IOB_N20_1;
	pin W10 = IOB_N32_0;
	pin W11 = IOB_N32_2;
	pin W12 = IOB_N48_2;
	pin W13 = IOB_N48_3;
	pin W14 = IOB_N74_2;
	pin W15 = IOB_N74_0;
	pin W16 = IOB_N94_1;
	pin W17 = IOB_N94_2;
	pin W18 = IOB_E99_1;
	pin W19 = IOB_E99_0;
	pin W20 = GND;
	pin W21 = VCCIO4;
	pin W22 = IOB_E113_1;
	pin W23 = IOB_E105_3;
	pin W24 = VCCIO4;
	pin W25 = GND;
	pin W26 = IOB_E109_0;
	pin Y1 = IOB_W83_2;
	pin Y2 = IOB_W83_3;
	pin Y3 = IOB_W103_3;
	pin Y4 = IOB_W103_1;
	pin Y5 = IOB_W103_0;
	pin Y6 = IOB_N12_2;
	pin Y7 = IOB_N12_3;
	pin Y8 = IOB_N24_2;
	pin Y9 = IOB_N24_3;
	pin Y10 = IOB_N32_1;
	pin Y11 = IOB_N32_3;
	pin Y12 = IOB_N48_0;
	pin Y13 = IOB_N48_1;
	pin Y14 = IOB_N74_3;
	pin Y15 = IOB_N74_1;
	pin Y16 = IOB_N94_0;
	pin Y17 = IOB_N94_3;
	pin Y18 = IOB_N110_2;
	pin Y19 = IOB_N110_3;
	pin Y20 = IOB_E113_2;
	pin Y21 = IOB_E113_3;
	pin Y22 = IOB_E113_0;
	pin Y23 = IOB_E105_2;
	pin Y24 = IOB_E105_0;
	pin Y25 = IOB_E105_1;
	pin Y26 = IOB_E113_7;
	pin AA1 = IOB_W83_1;
	pin AA2 = IOB_W83_0;
	pin AA3 = IOB_W105_1;
	pin AA4 = IOB_W105_0;
	pin AA5 = IOB_W105_3;
	pin AA6 = VCCIO0;
	pin AA7 = IOB_N12_0;
	pin AA8 = IOB_N24_0;
	pin AA9 = GND;
	pin AA10 = IOB_N36_2;
	pin AA11 = IOB_N44_2;
	pin AA12 = GND;
	pin AA13 = IOB_N70_2;
	pin AA14 = IOB_N70_3;
	pin AA15 = GND;
	pin AA16 = IOB_N98_2;
	pin AA17 = IOB_N98_3;
	pin AA18 = GND;
	pin AA19 = IOB_N110_0;
	pin AA20 = IOB_N118_3;
	pin AA21 = VCCIO3;
	pin AA22 = IOB_N126_2;
	pin AA23 = IOB_N126_3;
	pin AA24 = IOB_E113_4;
	pin AA25 = IOB_E113_5;
	pin AA26 = IOB_E113_6;
	pin AB1 = IOB_W91_1;
	pin AB2 = GND;
	pin AB3 = IOB_W109_1;
	pin AB4 = IOB_W109_0;
	pin AB5 = IOB_W105_2;
	pin AB6 = GND;
	pin AB7 = IOB_N12_1;
	pin AB8 = IOB_N24_1;
	pin AB9 = VCCIO1;
	pin AB10 = IOB_N36_3;
	pin AB11 = IOB_N44_3;
	pin AB12 = VCCIO1;
	pin AB13 = IOB_N64_0;
	pin AB14 = IOB_N70_0;
	pin AB15 = VCCIO2;
	pin AB16 = IOB_N98_0;
	pin AB17 = IOB_N98_1;
	pin AB18 = VCCIO2;
	pin AB19 = IOB_N110_1;
	pin AB20 = IOB_N118_2;
	pin AB21 = GND;
	pin AB22 = IOB_N122_3;
	pin AB23 = IOB_N126_1;
	pin AB24 = VCCIO4;
	pin AB25 = GND;
	pin AB26 = IOB_N114_1;
	pin AC1 = IOB_W91_0;
	pin AC2 = IOB_W91_3;
	pin AC3 = IOB_W91_2;
	pin AC4 = IOB_W109_3;
	pin AC5 = IOB_N8_0;
	pin AC6 = IOB_N8_2;
	pin AC7 = IOB_N28_0;
	pin AC8 = IOB_N28_1;
	pin AC9 = IOB_N36_0;
	pin AC10 = IOB_N36_1;
	pin AC11 = IOB_N44_0;
	pin AC12 = IOB_N44_1;
	pin AC13 = IOB_N64_1;
	pin AC14 = IOB_N70_1;
	pin AC15 = IOB_N82_2;
	pin AC16 = IOB_N82_3;
	pin AC17 = IOB_N102_1;
	pin AC18 = IOB_N102_2;
	pin AC19 = IOB_N102_3;
	pin AC20 = IOB_N118_0;
	pin AC21 = IOB_N118_1;
	pin AC22 = IOB_N122_2;
	pin AC23 = IOB_N126_0;
	pin AC24 = IOB_N114_2;
	pin AC25 = IOB_N114_3;
	pin AC26 = IOB_N114_0;
	pin AD1 = VCCIO7;
	pin AD2 = IOB_W113_7;
	pin AD3 = IOB_W113_6;
	pin AD4 = IOB_W109_2;
	pin AD5 = IOB_N8_1;
	pin AD6 = IOB_N8_3;
	pin AD7 = IOB_N28_2;
	pin AD8 = IOB_N16_3;
	pin AD9 = IOB_N40_0;
	pin AD10 = IOB_N40_1;
	pin AD11 = IOB_N52_0;
	pin AD12 = IOB_N52_1;
	pin AD13 = IOB_N64_2;
	pin AD14 = IOB_N64_3;
	pin AD15 = IOB_N82_0;
	pin AD16 = IOB_N82_1;
	pin AD17 = IOB_N102_0;
	pin AD18 = IOB_N78_3;
	pin AD19 = IOB_N78_2;
	pin AD20 = IOB_N86_2;
	pin AD21 = IOB_N86_3;
	pin AD22 = IOB_N122_0;
	pin AD23 = IOB_N122_1;
	pin AD24 = IOB_N106_2;
	pin AD25 = IOB_N106_3;
	pin AD26 = VCCIO4;
	pin AE1 = GND;
	pin AE2 = IOB_W113_5;
	pin AE3 = GND;
	pin AE4 = IOB_W113_2;
	pin AE5 = IOB_W113_3;
	pin AE6 = GND;
	pin AE7 = IOB_N28_3;
	pin AE8 = IOB_N16_2;
	pin AE9 = GND;
	pin AE10 = IOB_N40_2;
	pin AE11 = IOB_N52_2;
	pin AE12 = GND;
	pin AE13 = IOB_N56_0;
	pin AE14 = IOB_N56_3;
	pin AE15 = GND;
	pin AE16 = IOB_N60_2;
	pin AE17 = IOB_N60_3;
	pin AE18 = GND;
	pin AE19 = IOB_N78_1;
	pin AE20 = IOB_N86_0;
	pin AE21 = GND;
	pin AE22 = IOB_N90_0;
	pin AE23 = IOB_N90_3;
	pin AE24 = GND;
	pin AE25 = IOB_N106_1;
	pin AE26 = GND;
	pin AF1 = GND;
	pin AF2 = IOB_W113_4;
	pin AF3 = VCCIO0;
	pin AF4 = IOB_W113_1;
	pin AF5 = IOB_W113_0;
	pin AF6 = VCCIO0;
	pin AF7 = IOB_N16_0;
	pin AF8 = IOB_N16_1;
	pin AF9 = VCCIO1;
	pin AF10 = IOB_N40_3;
	pin AF11 = IOB_N52_3;
	pin AF12 = VCCIO1;
	pin AF13 = IOB_N56_1;
	pin AF14 = IOB_N56_2;
	pin AF15 = VCCIO2;
	pin AF16 = IOB_N60_0;
	pin AF17 = IOB_N60_1;
	pin AF18 = VCCIO2;
	pin AF19 = IOB_N78_0;
	pin AF20 = IOB_N86_1;
	pin AF21 = VCCIO3;
	pin AF22 = IOB_N90_1;
	pin AF23 = IOB_N90_2;
	pin AF24 = VCCIO3;
	pin AF25 = IOB_N106_0;
	pin AF26 = GND;
}

// LFE4-130E-FCBGA900 LFE4-95E-FCBGA900
bond BOND6 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_W3_3;
	pin A3 = CCLK;
	pin A4 = GNDA;
	pin A5 = SERDES_S12_CH2_IN_P;
	pin A6 = SERDES_S12_CH2_IN_N;
	pin A7 = GNDA;
	pin A8 = SERDES_S12_CH0_IN_P;
	pin A9 = SERDES_S12_CH0_IN_N;
	pin A10 = GNDA;
	pin A11 = SERDES_S12_CH2_OUT_P;
	pin A12 = SERDES_S12_CH2_OUT_N;
	pin A13 = GNDA;
	pin A14 = SERDES_S12_CH0_OUT_P;
	pin A15 = SERDES_S12_CH0_OUT_N;
	pin A16 = GNDA;
	pin A17 = SERDES_S13_CH0_OUT_N;
	pin A18 = SERDES_S13_CH0_OUT_P;
	pin A19 = GNDA;
	pin A20 = SERDES_S13_CH2_OUT_N;
	pin A21 = SERDES_S13_CH2_OUT_P;
	pin A22 = GNDA;
	pin A23 = SERDES_S13_CH0_IN_N;
	pin A24 = SERDES_S13_CH0_IN_P;
	pin A25 = GNDA;
	pin A26 = SERDES_S13_CH2_IN_N;
	pin A27 = SERDES_S13_CH2_IN_P;
	pin A28 = GNDA;
	pin A29 = IOB_E33_3;
	pin A30 = GND;
	pin B1 = IOB_W3_0;
	pin B2 = IOB_W3_2;
	pin B3 = DONE;
	pin B4 = GNDA;
	pin B5 = VCCA;
	pin B6 = VCCA;
	pin B7 = GNDA;
	pin B8 = VCCA;
	pin B9 = VCCA;
	pin B10 = GNDA;
	pin B11 = VCCA;
	pin B12 = VCCA;
	pin B13 = GNDA;
	pin B14 = VCCA;
	pin B15 = VCCA;
	pin B16 = GNDA;
	pin B17 = VCCA;
	pin B18 = VCCA;
	pin B19 = GNDA;
	pin B20 = VCCA;
	pin B21 = VCCA;
	pin B22 = GNDA;
	pin B23 = VCCA;
	pin B24 = VCCA;
	pin B25 = GNDA;
	pin B26 = VCCA;
	pin B27 = VCCA;
	pin B28 = GNDA;
	pin B29 = IOB_E33_0;
	pin B30 = IOB_E33_2;
	pin C1 = IOB_W23_3;
	pin C2 = IOB_W3_1;
	pin C3 = M0;
	pin C4 = GNDA;
	pin C5 = SERDES_S12_CH3_IN_P;
	pin C6 = SERDES_S12_CH3_IN_N;
	pin C7 = GNDA;
	pin C8 = SERDES_S12_CH1_IN_P;
	pin C9 = SERDES_S12_CH1_IN_N;
	pin C10 = GNDA;
	pin C11 = SERDES_S12_CH3_OUT_P;
	pin C12 = SERDES_S12_CH3_OUT_N;
	pin C13 = GNDA;
	pin C14 = SERDES_S12_CH1_OUT_P;
	pin C15 = SERDES_S12_CH1_OUT_N;
	pin C16 = GNDA;
	pin C17 = SERDES_S13_CH1_OUT_N;
	pin C18 = SERDES_S13_CH1_OUT_P;
	pin C19 = GNDA;
	pin C20 = SERDES_S13_CH3_OUT_N;
	pin C21 = SERDES_S13_CH3_OUT_P;
	pin C22 = GNDA;
	pin C23 = SERDES_S13_CH1_IN_N;
	pin C24 = SERDES_S13_CH1_IN_P;
	pin C25 = GNDA;
	pin C26 = SERDES_S13_CH3_IN_N;
	pin C27 = SERDES_S13_CH3_IN_P;
	pin C28 = GNDA;
	pin C29 = IOB_E33_1;
	pin C30 = IOB_E49_3;
	pin D1 = IOB_W23_2;
	pin D2 = GND;
	pin D3 = M1;
	pin D4 = GNDA;
	pin D5 = VCCA;
	pin D6 = VCCA;
	pin D7 = GNDA;
	pin D8 = VCCA;
	pin D9 = VCCA;
	pin D10 = GNDA;
	pin D11 = VCCA;
	pin D12 = VCCA;
	pin D13 = GNDA;
	pin D14 = VCCA;
	pin D15 = VCCA;
	pin D16 = GNDA;
	pin D17 = VCCA;
	pin D18 = VCCA;
	pin D19 = GNDA;
	pin D20 = VCCA;
	pin D21 = VCCA;
	pin D22 = GNDA;
	pin D23 = VCCA;
	pin D24 = VCCA;
	pin D25 = GNDA;
	pin D26 = VCCA;
	pin D27 = VCCA;
	pin D28 = GNDA;
	pin D29 = GND;
	pin D30 = IOB_E49_2;
	pin E1 = IOB_W23_0;
	pin E2 = IOB_W23_1;
	pin E3 = M2;
	pin E4 = TDO;
	pin E5 = TCK;
	pin E6 = TMS;
	pin E7 = VCC_JTAG;
	pin E8 = GNDA;
	pin E9 = GNDA;
	pin E10 = GNDA;
	pin E11 = GNDA;
	pin E12 = GNDA;
	pin E13 = GNDA;
	pin E14 = SERDES_S12_CLK_P;
	pin E15 = SERDES_S12_CLK_N;
	pin E16 = GNDA;
	pin E17 = SERDES_S13_CLK_N;
	pin E18 = SERDES_S13_CLK_P;
	pin E19 = GNDA;
	pin E20 = SERDES_CORNER_CLK_P;
	pin E21 = SERDES_CORNER_CLK_N;
	pin E22 = GNDA;
	pin E23 = GNDA;
	pin E24 = GNDA;
	pin E25 = IOB_E14_5;
	pin E26 = IOB_E14_4;
	pin E27 = IOB_E23_3;
	pin E28 = IOB_E23_2;
	pin E29 = IOB_E49_1;
	pin E30 = IOB_E49_0;
	pin F1 = IOB_W25_1;
	pin F2 = IOB_W25_2;
	pin F3 = IOB_W25_3;
	pin F4 = IOB_W14_6;
	pin F5 = IOB_W14_7;
	pin F6 = IOB_W7_1;
	pin F7 = INIT_B;
	pin F8 = TDI;
	pin F9 = PROG_B;
	pin F10 = GNDA;
	pin F11 = VCCA;
	pin F12 = VCCA;
	pin F13 = GNDA;
	pin F14 = VCCAUXA;
	pin F15 = VCCAUXA;
	pin F16 = GNDA;
	pin F17 = VCCAUXA;
	pin F18 = VCCAUXA;
	pin F19 = GNDA;
	pin F20 = VCCA;
	pin F21 = VCCA;
	pin F22 = GNDA;
	pin F23 = NC;
	pin F24 = NC;
	pin F25 = IOB_E14_7;
	pin F26 = IOB_E14_6;
	pin F27 = IOB_E23_1;
	pin F28 = IOB_E23_0;
	pin F29 = IOB_E53_3;
	pin F30 = IOB_E53_2;
	pin G1 = IOB_W25_0;
	pin G2 = GND;
	pin G3 = VCCIO6;
	pin G4 = IOB_W14_5;
	pin G5 = GND;
	pin G6 = IOB_W7_0;
	pin G7 = VCCIO6;
	pin G8 = GND;
	pin G9 = NC;
	pin G10 = NC;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = NC;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = NC;
	pin G19 = NC;
	pin G20 = NC;
	pin G21 = NC;
	pin G22 = NC;
	pin G23 = GND;
	pin G24 = VCCIO5;
	pin G25 = IOB_E3_3;
	pin G26 = GND;
	pin G27 = IOB_E44_7;
	pin G28 = VCCIO5;
	pin G29 = GND;
	pin G30 = IOB_E53_1;
	pin H1 = IOB_W37_1;
	pin H2 = IOB_W37_2;
	pin H3 = IOB_W37_3;
	pin H4 = IOB_W14_4;
	pin H5 = IOB_W15_3;
	pin H6 = IOB_W7_3;
	pin H7 = IOB_W7_2;
	pin H8 = IOB_W11_0;
	pin H9 = IOB_W11_1;
	pin H10 = IOB_W19_1;
	pin H11 = GND;
	pin H12 = GND;
	pin H13 = GND;
	pin H14 = GND;
	pin H15 = GND;
	pin H16 = GND;
	pin H17 = GND;
	pin H18 = GND;
	pin H19 = GND;
	pin H20 = VCCAUX;
	pin H21 = IOB_E15_3;
	pin H22 = IOB_E15_1;
	pin H23 = IOB_E7_3;
	pin H24 = IOB_E7_0;
	pin H25 = IOB_E3_2;
	pin H26 = IOB_E3_1;
	pin H27 = IOB_E44_6;
	pin H28 = IOB_E59_3;
	pin H29 = IOB_E59_2;
	pin H30 = IOB_E53_0;
	pin J1 = IOB_W37_0;
	pin J2 = IOB_W33_0;
	pin J3 = IOB_W33_1;
	pin J4 = IOB_W33_3;
	pin J5 = IOB_W15_2;
	pin J6 = IOB_W15_1;
	pin J7 = IOB_W11_3;
	pin J8 = IOB_W11_2;
	pin J9 = IOB_W19_2;
	pin J10 = IOB_W19_0;
	pin J11 = VCCAUX;
	pin J12 = GND;
	pin J13 = VCCINT;
	pin J14 = GND;
	pin J15 = VCCINT;
	pin J16 = GND;
	pin J17 = VCCINT;
	pin J18 = GND;
	pin J19 = VCCINT;
	pin J20 = GND;
	pin J21 = IOB_E15_2;
	pin J22 = IOB_E15_0;
	pin J23 = IOB_E7_2;
	pin J24 = IOB_E7_1;
	pin J25 = IOB_E25_3;
	pin J26 = IOB_E3_0;
	pin J27 = IOB_E44_5;
	pin J28 = IOB_E44_4;
	pin J29 = IOB_E59_1;
	pin J30 = IOB_E59_0;
	pin K1 = IOB_W45_1;
	pin K2 = GND;
	pin K3 = VCCIO6;
	pin K4 = IOB_W33_2;
	pin K5 = GND;
	pin K6 = IOB_W15_0;
	pin K7 = VCCIO6;
	pin K8 = GND;
	pin K9 = IOB_W19_3;
	pin K10 = IOB_W41_3;
	pin K11 = GND;
	pin K12 = VCCINT;
	pin K13 = GND;
	pin K14 = VCCINT;
	pin K15 = GND;
	pin K16 = VCCINT;
	pin K17 = GND;
	pin K18 = VCCINT;
	pin K19 = GND;
	pin K20 = VCCAUX;
	pin K21 = IOB_E19_0;
	pin K22 = IOB_E19_2;
	pin K23 = GND;
	pin K24 = VCCIO5;
	pin K25 = IOB_E25_2;
	pin K26 = GND;
	pin K27 = IOB_E55_3;
	pin K28 = VCCIO5;
	pin K29 = GND;
	pin K30 = IOB_E65_1;
	pin L1 = IOB_W45_0;
	pin L2 = IOB_W45_2;
	pin L3 = IOB_W45_3;
	pin L4 = IOB_W44_5;
	pin L5 = IOB_W44_7;
	pin L6 = IOB_W29_1;
	pin L7 = IOB_W29_3;
	pin L8 = IOB_W41_1;
	pin L9 = IOB_W41_0;
	pin L10 = IOB_W41_2;
	pin L11 = VCCAUX;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = GND;
	pin L19 = VCCINT;
	pin L20 = GND;
	pin L21 = IOB_E19_1;
	pin L22 = IOB_E19_3;
	pin L23 = IOB_E11_0;
	pin L24 = IOB_E11_1;
	pin L25 = IOB_E25_1;
	pin L26 = IOB_E25_0;
	pin L27 = IOB_E55_2;
	pin L28 = IOB_E65_3;
	pin L29 = IOB_E65_2;
	pin L30 = IOB_E65_0;
	pin M1 = IOB_W53_1;
	pin M2 = IOB_W53_2;
	pin M3 = IOB_W53_3;
	pin M4 = IOB_W44_4;
	pin M5 = IOB_W44_6;
	pin M6 = IOB_W29_0;
	pin M7 = IOB_W29_2;
	pin M8 = IOB_W59_3;
	pin M9 = IOB_W59_2;
	pin M10 = IOB_W59_1;
	pin M11 = GND;
	pin M12 = VCCINT;
	pin M13 = GND;
	pin M14 = VCCINT;
	pin M15 = GND;
	pin M16 = VCCINT;
	pin M17 = GND;
	pin M18 = VCCINT;
	pin M19 = GND;
	pin M20 = VCCAUX;
	pin M21 = IOB_E29_3;
	pin M22 = IOB_E11_3;
	pin M23 = IOB_E11_2;
	pin M24 = IOB_E41_3;
	pin M25 = IOB_E41_2;
	pin M26 = IOB_E55_1;
	pin M27 = IOB_E55_0;
	pin M28 = NC;
	pin M29 = NC;
	pin M30 = NC;
	pin N1 = IOB_W53_0;
	pin N2 = GND;
	pin N3 = VCCIO6;
	pin N4 = IOB_W55_3;
	pin N5 = GND;
	pin N6 = IOB_W49_1;
	pin N7 = VCCIO6;
	pin N8 = GND;
	pin N9 = IOB_W79_0;
	pin N10 = IOB_W59_0;
	pin N11 = VCCAUX;
	pin N12 = GND;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = GND;
	pin N19 = VCCINT;
	pin N20 = GND;
	pin N21 = IOB_E29_2;
	pin N22 = IOB_E29_1;
	pin N23 = GND;
	pin N24 = VCCIO5;
	pin N25 = IOB_E41_1;
	pin N26 = GND;
	pin N27 = IOB_E83_2;
	pin N28 = VCCIO5;
	pin N29 = GND;
	pin N30 = NC;
	pin P1 = IOB_W65_2;
	pin P2 = IOB_W65_3;
	pin P3 = IOB_W69_3;
	pin P4 = IOB_W55_2;
	pin P5 = IOB_W55_1;
	pin P6 = IOB_W49_0;
	pin P7 = IOB_W49_3;
	pin P8 = IOB_W49_2;
	pin P9 = IOB_W79_1;
	pin P10 = IOB_W79_3;
	pin P11 = GND;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = GND;
	pin P18 = VCCINT;
	pin P19 = GND;
	pin P20 = VCCAUX;
	pin P21 = IOB_E37_0;
	pin P22 = IOB_E29_0;
	pin P23 = IOB_E45_2;
	pin P24 = IOB_E45_3;
	pin P25 = IOB_E41_0;
	pin P26 = IOB_E75_3;
	pin P27 = IOB_E83_3;
	pin P28 = IOB_E83_1;
	pin P29 = NC;
	pin P30 = NC;
	pin R1 = IOB_W65_0;
	pin R2 = IOB_W65_1;
	pin R3 = IOB_W69_2;
	pin R4 = IOB_W69_1;
	pin R5 = IOB_W55_0;
	pin R6 = IOB_W73_1;
	pin R7 = IOB_W73_3;
	pin R8 = IOB_W73_2;
	pin R9 = NC;
	pin R10 = IOB_W79_2;
	pin R11 = VCCAUX;
	pin R12 = GND;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = GND;
	pin R19 = VCCINT;
	pin R20 = GND;
	pin R21 = IOB_E37_1;
	pin R22 = IOB_E37_3;
	pin R23 = IOB_E37_2;
	pin R24 = IOB_E45_0;
	pin R25 = IOB_E45_1;
	pin R26 = IOB_E75_2;
	pin R27 = IOB_E75_1;
	pin R28 = IOB_E83_0;
	pin R29 = NC;
	pin R30 = NC;
	pin T1 = IOB_W83_1;
	pin T2 = GND;
	pin T3 = VCCIO7;
	pin T4 = IOB_W69_0;
	pin T5 = GND;
	pin T6 = IOB_W73_0;
	pin T7 = VCCIO7;
	pin T8 = GND;
	pin T9 = NC;
	pin T10 = NC;
	pin T11 = GND;
	pin T12 = VCCINT;
	pin T13 = GND;
	pin T14 = VCCINT;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = VCCINT;
	pin T19 = GND;
	pin T20 = VCCAUX;
	pin T21 = IOB_E69_2;
	pin T22 = IOB_E69_3;
	pin T23 = GND;
	pin T24 = VCCIO4;
	pin T25 = IOB_E79_1;
	pin T26 = GND;
	pin T27 = IOB_E75_0;
	pin T28 = VCCIO4;
	pin T29 = GND;
	pin T30 = IOB_E95_3;
	pin U1 = IOB_W83_0;
	pin U2 = IOB_W83_2;
	pin U3 = IOB_W83_3;
	pin U4 = IOB_W75_2;
	pin U5 = IOB_W75_3;
	pin U6 = IOB_W83_6;
	pin U7 = IOB_W83_5;
	pin U8 = NC;
	pin U9 = NC;
	pin U10 = NC;
	pin U11 = VCCAUX;
	pin U12 = GND;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = GND;
	pin U21 = IOB_E73_3;
	pin U22 = IOB_E69_1;
	pin U23 = IOB_E69_0;
	pin U24 = IOB_E79_3;
	pin U25 = IOB_E79_0;
	pin U26 = IOB_E83_4;
	pin U27 = IOB_E83_5;
	pin U28 = IOB_E87_3;
	pin U29 = IOB_E87_2;
	pin U30 = IOB_E95_2;
	pin V1 = IOB_W87_1;
	pin V2 = IOB_W87_2;
	pin V3 = IOB_W87_3;
	pin V4 = IOB_W75_1;
	pin V5 = IOB_W75_0;
	pin V6 = IOB_W83_7;
	pin V7 = IOB_W83_4;
	pin V8 = NC;
	pin V9 = NC;
	pin V10 = IOB_W109_3;
	pin V11 = GND;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = VCCINT;
	pin V15 = GND;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = VCCAUX;
	pin V21 = IOB_E73_2;
	pin V22 = IOB_E73_1;
	pin V23 = IOB_E73_0;
	pin V24 = IOB_E79_2;
	pin V25 = IOB_E83_6;
	pin V26 = IOB_E83_7;
	pin V27 = IOB_E87_1;
	pin V28 = IOB_E87_0;
	pin V29 = IOB_E95_1;
	pin V30 = IOB_E95_0;
	pin W1 = IOB_W87_0;
	pin W2 = GND;
	pin W3 = VCCIO7;
	pin W4 = IOB_W91_1;
	pin W5 = GND;
	pin W6 = NC;
	pin W7 = VCCIO7;
	pin W8 = GND;
	pin W9 = IOB_W109_1;
	pin W10 = IOB_W109_2;
	pin W11 = VCCAUX;
	pin W12 = GND;
	pin W13 = VCCAUX;
	pin W14 = GND;
	pin W15 = VCCAUX;
	pin W16 = GND;
	pin W17 = VCCAUX;
	pin W18 = GND;
	pin W19 = VCCAUX;
	pin W20 = GND;
	pin W21 = IOB_E91_3;
	pin W22 = IOB_E91_2;
	pin W23 = GND;
	pin W24 = VCCIO4;
	pin W25 = IOB_E103_1;
	pin W26 = GND;
	pin W27 = NC;
	pin W28 = VCCIO4;
	pin W29 = GND;
	pin W30 = IOB_E99_3;
	pin Y1 = NC;
	pin Y2 = NC;
	pin Y3 = IOB_W95_3;
	pin Y4 = IOB_W91_0;
	pin Y5 = IOB_W91_3;
	pin Y6 = NC;
	pin Y7 = NC;
	pin Y8 = NC;
	pin Y9 = IOB_W109_0;
	pin Y10 = IOB_N24_0;
	pin Y11 = IOB_N56_1;
	pin Y12 = IOB_N56_3;
	pin Y13 = IOB_N60_0;
	pin Y14 = IOB_N60_1;
	pin Y15 = IOB_N82_3;
	pin Y16 = NC;
	pin Y17 = NC;
	pin Y18 = IOB_N106_2;
	pin Y19 = IOB_E105_0;
	pin Y20 = IOB_E105_1;
	pin Y21 = IOB_E91_1;
	pin Y22 = IOB_E91_0;
	pin Y23 = NC;
	pin Y24 = NC;
	pin Y25 = IOB_E103_0;
	pin Y26 = NC;
	pin Y27 = NC;
	pin Y28 = IOB_E109_3;
	pin Y29 = IOB_E109_2;
	pin Y30 = IOB_E99_2;
	pin AA1 = NC;
	pin AA2 = NC;
	pin AA3 = IOB_W95_2;
	pin AA4 = IOB_W95_1;
	pin AA5 = IOB_W91_2;
	pin AA6 = IOB_W99_1;
	pin AA7 = IOB_W99_2;
	pin AA8 = IOB_W99_3;
	pin AA9 = IOB_N24_3;
	pin AA10 = IOB_N24_1;
	pin AA11 = IOB_N56_0;
	pin AA12 = IOB_N56_2;
	pin AA13 = IOB_N60_2;
	pin AA14 = IOB_N60_3;
	pin AA15 = IOB_N82_2;
	pin AA16 = NC;
	pin AA17 = NC;
	pin AA18 = IOB_N106_3;
	pin AA19 = IOB_E105_2;
	pin AA20 = IOB_E105_3;
	pin AA21 = NC;
	pin AA22 = NC;
	pin AA23 = NC;
	pin AA24 = IOB_E103_2;
	pin AA25 = IOB_E103_3;
	pin AA26 = NC;
	pin AA27 = IOB_E109_1;
	pin AA28 = IOB_E109_0;
	pin AA29 = IOB_E99_0;
	pin AA30 = IOB_E99_1;
	pin AB1 = IOB_W103_3;
	pin AB2 = GND;
	pin AB3 = VCCIO7;
	pin AB4 = IOB_W95_0;
	pin AB5 = GND;
	pin AB6 = IOB_W99_0;
	pin AB7 = VCCIO7;
	pin AB8 = GND;
	pin AB9 = IOB_N24_2;
	pin AB10 = IOB_N32_3;
	pin AB11 = GND;
	pin AB12 = NC;
	pin AB13 = NC;
	pin AB14 = GND;
	pin AB15 = IOB_N82_1;
	pin AB16 = IOB_N82_0;
	pin AB17 = GND;
	pin AB18 = IOB_N106_1;
	pin AB19 = IOB_N106_0;
	pin AB20 = GND;
	pin AB21 = NC;
	pin AB22 = NC;
	pin AB23 = GND;
	pin AB24 = VCCIO4;
	pin AB25 = IOB_E113_7;
	pin AB26 = GND;
	pin AB27 = IOB_N126_2;
	pin AB28 = VCCIO4;
	pin AB29 = GND;
	pin AB30 = NC;
	pin AC1 = IOB_W103_2;
	pin AC2 = IOB_W103_1;
	pin AC3 = IOB_W103_0;
	pin AC4 = IOB_W105_3;
	pin AC5 = IOB_W105_2;
	pin AC6 = NC;
	pin AC7 = NC;
	pin AC8 = NC;
	pin AC9 = NC;
	pin AC10 = IOB_N32_2;
	pin AC11 = NC;
	pin AC12 = NC;
	pin AC13 = NC;
	pin AC14 = NC;
	pin AC15 = IOB_N70_2;
	pin AC16 = IOB_N70_3;
	pin AC17 = IOB_N86_2;
	pin AC18 = IOB_N86_3;
	pin AC19 = NC;
	pin AC20 = NC;
	pin AC21 = NC;
	pin AC22 = NC;
	pin AC23 = IOB_E113_3;
	pin AC24 = IOB_E113_2;
	pin AC25 = IOB_E113_6;
	pin AC26 = IOB_N126_1;
	pin AC27 = IOB_N126_3;
	pin AC28 = IOB_N118_1;
	pin AC29 = IOB_N118_0;
	pin AC30 = NC;
	pin AD1 = IOB_W113_7;
	pin AD2 = IOB_W113_6;
	pin AD3 = IOB_W113_3;
	pin AD4 = IOB_W105_1;
	pin AD5 = IOB_W105_0;
	pin AD6 = NC;
	pin AD7 = NC;
	pin AD8 = NC;
	pin AD9 = NC;
	pin AD10 = IOB_N32_0;
	pin AD11 = IOB_N32_1;
	pin AD12 = NC;
	pin AD13 = NC;
	pin AD14 = IOB_N70_0;
	pin AD15 = IOB_N70_1;
	pin AD16 = IOB_N86_0;
	pin AD17 = IOB_N86_1;
	pin AD18 = IOB_N98_0;
	pin AD19 = NC;
	pin AD20 = NC;
	pin AD21 = NC;
	pin AD22 = IOB_E113_1;
	pin AD23 = IOB_E113_0;
	pin AD24 = IOB_E113_4;
	pin AD25 = IOB_E113_5;
	pin AD26 = IOB_N126_0;
	pin AD27 = IOB_N118_3;
	pin AD28 = IOB_N118_2;
	pin AD29 = NC;
	pin AD30 = NC;
	pin AE1 = IOB_W113_5;
	pin AE2 = GND;
	pin AE3 = IOB_W113_2;
	pin AE4 = IOB_W113_1;
	pin AE5 = GND;
	pin AE6 = IOB_N12_0;
	pin AE7 = IOB_N12_2;
	pin AE8 = GND;
	pin AE9 = NC;
	pin AE10 = IOB_N20_2;
	pin AE11 = GND;
	pin AE12 = IOB_N36_0;
	pin AE13 = IOB_N36_3;
	pin AE14 = GND;
	pin AE15 = IOB_N48_3;
	pin AE16 = IOB_N64_3;
	pin AE17 = GND;
	pin AE18 = IOB_N98_1;
	pin AE19 = IOB_N98_3;
	pin AE20 = GND;
	pin AE21 = NC;
	pin AE22 = NC;
	pin AE23 = GND;
	pin AE24 = IOB_N122_2;
	pin AE25 = IOB_N122_3;
	pin AE26 = GND;
	pin AE27 = NC;
	pin AE28 = NC;
	pin AE29 = GND;
	pin AE30 = NC;
	pin AF1 = IOB_W113_4;
	pin AF2 = VCCIO0;
	pin AF3 = IOB_N16_2;
	pin AF4 = IOB_W113_0;
	pin AF5 = VCCIO0;
	pin AF6 = IOB_N12_1;
	pin AF7 = IOB_N12_3;
	pin AF8 = VCCIO0;
	pin AF9 = NC;
	pin AF10 = IOB_N20_3;
	pin AF11 = VCCIO1;
	pin AF12 = IOB_N36_1;
	pin AF13 = IOB_N36_2;
	pin AF14 = VCCIO1;
	pin AF15 = IOB_N48_2;
	pin AF16 = IOB_N64_2;
	pin AF17 = VCCIO2;
	pin AF18 = IOB_N78_3;
	pin AF19 = IOB_N98_2;
	pin AF20 = VCCIO2;
	pin AF21 = NC;
	pin AF22 = IOB_N102_1;
	pin AF23 = VCCIO3;
	pin AF24 = IOB_N122_0;
	pin AF25 = IOB_N122_1;
	pin AF26 = VCCIO3;
	pin AF27 = NC;
	pin AF28 = NC;
	pin AF29 = VCCIO3;
	pin AF30 = NC;
	pin AG1 = IOB_N8_3;
	pin AG2 = IOB_N8_2;
	pin AG3 = IOB_N16_3;
	pin AG4 = IOB_N16_0;
	pin AG5 = IOB_N16_1;
	pin AG6 = NC;
	pin AG7 = NC;
	pin AG8 = NC;
	pin AG9 = NC;
	pin AG10 = IOB_N20_0;
	pin AG11 = IOB_N20_1;
	pin AG12 = IOB_N40_0;
	pin AG13 = IOB_N40_2;
	pin AG14 = IOB_N48_0;
	pin AG15 = IOB_N48_1;
	pin AG16 = IOB_N64_0;
	pin AG17 = IOB_N64_1;
	pin AG18 = IOB_N78_2;
	pin AG19 = NC;
	pin AG20 = NC;
	pin AG21 = NC;
	pin AG22 = IOB_N102_0;
	pin AG23 = IOB_N102_2;
	pin AG24 = IOB_N102_3;
	pin AG25 = IOB_N110_2;
	pin AG26 = IOB_N110_3;
	pin AG27 = NC;
	pin AG28 = NC;
	pin AG29 = NC;
	pin AG30 = NC;
	pin AH1 = IOB_N8_0;
	pin AH2 = GND;
	pin AH3 = NC;
	pin AH4 = NC;
	pin AH5 = GND;
	pin AH6 = NC;
	pin AH7 = NC;
	pin AH8 = GND;
	pin AH9 = NC;
	pin AH10 = IOB_N28_0;
	pin AH11 = GND;
	pin AH12 = IOB_N40_1;
	pin AH13 = IOB_N40_3;
	pin AH14 = GND;
	pin AH15 = IOB_N44_3;
	pin AH16 = IOB_N52_3;
	pin AH17 = GND;
	pin AH18 = IOB_N78_0;
	pin AH19 = IOB_N78_1;
	pin AH20 = GND;
	pin AH21 = IOB_N90_3;
	pin AH22 = NC;
	pin AH23 = GND;
	pin AH24 = IOB_N110_0;
	pin AH25 = IOB_N110_1;
	pin AH26 = GND;
	pin AH27 = NC;
	pin AH28 = NC;
	pin AH29 = GND;
	pin AH30 = NC;
	pin AJ1 = IOB_N8_1;
	pin AJ2 = VCCIO0;
	pin AJ3 = NC;
	pin AJ4 = NC;
	pin AJ5 = VCCIO0;
	pin AJ6 = NC;
	pin AJ7 = NC;
	pin AJ8 = VCCIO1;
	pin AJ9 = NC;
	pin AJ10 = IOB_N28_1;
	pin AJ11 = VCCIO1;
	pin AJ12 = NC;
	pin AJ13 = NC;
	pin AJ14 = VCCIO1;
	pin AJ15 = IOB_N44_2;
	pin AJ16 = IOB_N52_2;
	pin AJ17 = VCCIO2;
	pin AJ18 = IOB_N74_1;
	pin AJ19 = IOB_N74_3;
	pin AJ20 = VCCIO2;
	pin AJ21 = IOB_N90_2;
	pin AJ22 = NC;
	pin AJ23 = VCCIO2;
	pin AJ24 = IOB_N94_1;
	pin AJ25 = IOB_N94_3;
	pin AJ26 = VCCIO3;
	pin AJ27 = IOB_N114_2;
	pin AJ28 = IOB_N114_3;
	pin AJ29 = VCCIO3;
	pin AJ30 = NC;
	pin AK1 = GND;
	pin AK2 = NC;
	pin AK3 = NC;
	pin AK4 = NC;
	pin AK5 = NC;
	pin AK6 = NC;
	pin AK7 = NC;
	pin AK8 = NC;
	pin AK9 = NC;
	pin AK10 = IOB_N28_2;
	pin AK11 = IOB_N28_3;
	pin AK12 = NC;
	pin AK13 = NC;
	pin AK14 = IOB_N44_0;
	pin AK15 = IOB_N44_1;
	pin AK16 = IOB_N52_0;
	pin AK17 = IOB_N52_1;
	pin AK18 = IOB_N74_0;
	pin AK19 = IOB_N74_2;
	pin AK20 = IOB_N90_0;
	pin AK21 = IOB_N90_1;
	pin AK22 = NC;
	pin AK23 = NC;
	pin AK24 = IOB_N94_0;
	pin AK25 = IOB_N94_2;
	pin AK26 = IOB_N114_0;
	pin AK27 = IOB_N114_1;
	pin AK28 = NC;
	pin AK29 = NC;
	pin AK30 = GND;
}

// LFE4-190E-FCBGA676
bond BOND7 {
	kind single;
	pin A1 = GND;
	pin A2 = GND;
	pin A3 = IOB_W14_3;
	pin A4 = DONE;
	pin A5 = GND;
	pin A6 = CCLK;
	pin A7 = GNDA;
	pin A8 = SERDES_S13_CH2_IN_P;
	pin A9 = SERDES_S13_CH2_IN_N;
	pin A10 = GNDA;
	pin A11 = SERDES_S13_CH1_IN_P;
	pin A12 = SERDES_S13_CH1_IN_N;
	pin A13 = GNDA;
	pin A14 = SERDES_S13_CH2_OUT_P;
	pin A15 = SERDES_S13_CH2_OUT_N;
	pin A16 = GNDA;
	pin A17 = SERDES_S13_CH1_OUT_P;
	pin A18 = SERDES_S13_CH1_OUT_N;
	pin A19 = GNDA;
	pin A20 = NC;
	pin A21 = IOB_E10_3;
	pin A22 = GND;
	pin A23 = IOB_E32_3;
	pin A24 = IOB_E32_2;
	pin A25 = GND;
	pin A26 = GND;
	pin B1 = IOB_W18_1;
	pin B2 = VCCIO6;
	pin B3 = IOB_W14_2;
	pin B4 = M0;
	pin B5 = VCCIO6;
	pin B6 = TDO;
	pin B7 = GNDA;
	pin B8 = VCCA;
	pin B9 = VCCA;
	pin B10 = GNDA;
	pin B11 = VCCA;
	pin B12 = VCCA;
	pin B13 = GNDA;
	pin B14 = VCCA;
	pin B15 = VCCA;
	pin B16 = GNDA;
	pin B17 = VCCA;
	pin B18 = VCCA;
	pin B19 = GNDA;
	pin B20 = NC;
	pin B21 = IOB_E10_2;
	pin B22 = VCCIO5;
	pin B23 = IOB_E32_0;
	pin B24 = IOB_E32_1;
	pin B25 = VCCIO5;
	pin B26 = IOB_E34_3;
	pin C1 = IOB_W18_0;
	pin C2 = IOB_W18_2;
	pin C3 = IOB_W18_3;
	pin C4 = IOB_W14_1;
	pin C5 = M1;
	pin C6 = TCK;
	pin C7 = GNDA;
	pin C8 = SERDES_S13_CH3_IN_P;
	pin C9 = SERDES_S13_CH3_IN_N;
	pin C10 = GNDA;
	pin C11 = SERDES_S13_CH0_IN_P;
	pin C12 = SERDES_S13_CH0_IN_N;
	pin C13 = GNDA;
	pin C14 = SERDES_S13_CH3_OUT_P;
	pin C15 = SERDES_S13_CH3_OUT_N;
	pin C16 = GNDA;
	pin C17 = SERDES_S13_CH0_OUT_P;
	pin C18 = SERDES_S13_CH0_OUT_N;
	pin C19 = GNDA;
	pin C20 = NC;
	pin C21 = IOB_E10_0;
	pin C22 = IOB_E10_1;
	pin C23 = IOB_E24_3;
	pin C24 = IOB_E34_1;
	pin C25 = IOB_E34_0;
	pin C26 = IOB_E34_2;
	pin D1 = IOB_W24_1;
	pin D2 = GND;
	pin D3 = VCCIO6;
	pin D4 = IOB_W14_0;
	pin D5 = GND;
	pin D6 = VCC_JTAG;
	pin D7 = GNDA;
	pin D8 = VCCA;
	pin D9 = VCCA;
	pin D10 = GNDA;
	pin D11 = VCCA;
	pin D12 = VCCA;
	pin D13 = GNDA;
	pin D14 = VCCA;
	pin D15 = VCCA;
	pin D16 = GNDA;
	pin D17 = VCCA;
	pin D18 = VCCA;
	pin D19 = GNDA;
	pin D20 = IOB_E6_1;
	pin D21 = IOB_E14_2;
	pin D22 = GND;
	pin D23 = IOB_E24_2;
	pin D24 = VCCIO5;
	pin D25 = GND;
	pin D26 = IOB_E45_7;
	pin E1 = IOB_W24_0;
	pin E2 = IOB_W24_2;
	pin E3 = IOB_W24_3;
	pin E4 = IOB_W6_1;
	pin E5 = M2;
	pin E6 = TDI;
	pin E7 = GNDA;
	pin E8 = GNDA;
	pin E9 = GNDA;
	pin E10 = GNDA;
	pin E11 = VCCAUXA;
	pin E12 = VCCAUXA;
	pin E13 = GNDA;
	pin E14 = SERDES_S13_CLK_P;
	pin E15 = SERDES_S13_CLK_N;
	pin E16 = GNDA;
	pin E17 = SERDES_CORNER_CLK_P;
	pin E18 = SERDES_CORNER_CLK_N;
	pin E19 = GNDA;
	pin E20 = IOB_E6_0;
	pin E21 = IOB_E14_3;
	pin E22 = IOB_E14_0;
	pin E23 = IOB_E24_1;
	pin E24 = IOB_E24_0;
	pin E25 = IOB_E45_5;
	pin E26 = IOB_E45_6;
	pin F1 = IOB_W28_1;
	pin F2 = IOB_W28_2;
	pin F3 = IOB_W28_3;
	pin F4 = IOB_W6_0;
	pin F5 = IOB_W6_3;
	pin F6 = TMS;
	pin F7 = GNDA;
	pin F8 = GNDA;
	pin F9 = GNDA;
	pin F10 = GNDA;
	pin F11 = GNDA;
	pin F12 = GNDA;
	pin F13 = GNDA;
	pin F14 = GNDA;
	pin F15 = GNDA;
	pin F16 = GNDA;
	pin F17 = GNDA;
	pin F18 = GNDA;
	pin F19 = NC;
	pin F20 = IOB_E6_2;
	pin F21 = IOB_E6_3;
	pin F22 = IOB_E14_1;
	pin F23 = IOB_E42_3;
	pin F24 = IOB_E42_2;
	pin F25 = IOB_E45_4;
	pin F26 = IOB_E46_1;
	pin G1 = IOB_W28_0;
	pin G2 = GND;
	pin G3 = VCCIO6;
	pin G4 = IOB_W22_1;
	pin G5 = IOB_W6_2;
	pin G6 = VCCIO6;
	pin G7 = GND;
	pin G8 = INIT_B;
	pin G9 = PROG_B;
	pin G10 = NC;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = NC;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = NC;
	pin G19 = NC;
	pin G20 = GND;
	pin G21 = VCCIO5;
	pin G22 = IOB_E18_0;
	pin G23 = IOB_E42_1;
	pin G24 = VCCIO5;
	pin G25 = GND;
	pin G26 = IOB_E46_0;
	pin H1 = IOB_W45_5;
	pin H2 = IOB_W45_6;
	pin H3 = IOB_W45_7;
	pin H4 = IOB_W22_0;
	pin H5 = IOB_W22_2;
	pin H6 = IOB_W22_3;
	pin H7 = IOB_W10_1;
	pin H8 = IOB_W10_0;
	pin H9 = IOB_W10_3;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = GND;
	pin H13 = GND;
	pin H14 = GND;
	pin H15 = GND;
	pin H16 = GND;
	pin H17 = VCCAUX;
	pin H18 = IOB_E13_7;
	pin H19 = IOB_E13_6;
	pin H20 = IOB_E18_2;
	pin H21 = IOB_E18_3;
	pin H22 = IOB_E18_1;
	pin H23 = IOB_E42_0;
	pin H24 = IOB_E66_2;
	pin H25 = IOB_E46_3;
	pin H26 = IOB_E46_2;
	pin J1 = IOB_W45_4;
	pin J2 = IOB_W42_2;
	pin J3 = IOB_W42_3;
	pin J4 = IOB_W42_1;
	pin J5 = IOB_W34_3;
	pin J6 = IOB_W13_5;
	pin J7 = IOB_W13_4;
	pin J8 = IOB_W13_7;
	pin J9 = IOB_W10_2;
	pin J10 = VCCAUX;
	pin J11 = GND;
	pin J12 = VCCINT;
	pin J13 = GND;
	pin J14 = VCCINT;
	pin J15 = GND;
	pin J16 = VCCINT;
	pin J17 = GND;
	pin J18 = IOB_E13_4;
	pin J19 = IOB_E13_5;
	pin J20 = IOB_E22_3;
	pin J21 = IOB_E22_2;
	pin J22 = IOB_E22_0;
	pin J23 = IOB_E66_1;
	pin J24 = IOB_E66_3;
	pin J25 = IOB_E76_3;
	pin J26 = IOB_E76_2;
	pin K1 = IOB_W38_1;
	pin K2 = GND;
	pin K3 = VCCIO6;
	pin K4 = IOB_W42_0;
	pin K5 = IOB_W34_2;
	pin K6 = VCCIO6;
	pin K7 = GND;
	pin K8 = IOB_W13_6;
	pin K9 = IOB_W32_3;
	pin K10 = GND;
	pin K11 = VCCINT;
	pin K12 = GND;
	pin K13 = VCCINT;
	pin K14 = GND;
	pin K15 = VCCINT;
	pin K16 = GND;
	pin K17 = VCCAUX;
	pin K18 = IOB_E28_2;
	pin K19 = IOB_E28_3;
	pin K20 = GND;
	pin K21 = VCCIO5;
	pin K22 = IOB_E22_1;
	pin K23 = IOB_E66_0;
	pin K24 = VCCIO5;
	pin K25 = GND;
	pin K26 = IOB_E76_1;
	pin L1 = IOB_W38_0;
	pin L2 = IOB_W38_2;
	pin L3 = IOB_W38_3;
	pin L4 = IOB_W34_0;
	pin L5 = IOB_W34_1;
	pin L6 = IOB_W46_3;
	pin L7 = IOB_W32_1;
	pin L8 = IOB_W32_0;
	pin L9 = IOB_W32_2;
	pin L10 = VCCAUX;
	pin L11 = GND;
	pin L12 = VCCINT;
	pin L13 = GND;
	pin L14 = VCCINT;
	pin L15 = GND;
	pin L16 = VCCINT;
	pin L17 = GND;
	pin L18 = IOB_E28_0;
	pin L19 = IOB_E28_1;
	pin L20 = IOB_E38_3;
	pin L21 = IOB_E38_0;
	pin L22 = IOB_E38_1;
	pin L23 = IOB_E54_3;
	pin L24 = IOB_E54_1;
	pin L25 = IOB_E54_0;
	pin L26 = IOB_E76_0;
	pin M1 = IOB_W54_1;
	pin M2 = IOB_W54_2;
	pin M3 = IOB_W54_3;
	pin M4 = IOB_W46_0;
	pin M5 = IOB_W46_1;
	pin M6 = IOB_W46_2;
	pin M7 = IOB_W50_1;
	pin M8 = IOB_W50_0;
	pin M9 = IOB_W50_3;
	pin M10 = GND;
	pin M11 = VCCINT;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M14 = GND;
	pin M15 = VCCINT;
	pin M16 = GND;
	pin M17 = VCCAUX;
	pin M18 = IOB_E56_2;
	pin M19 = IOB_E56_3;
	pin M20 = IOB_E38_2;
	pin M21 = IOB_E50_3;
	pin M22 = IOB_E50_2;
	pin M23 = IOB_E54_2;
	pin M24 = IOB_E80_1;
	pin M25 = IOB_E80_0;
	pin M26 = IOB_E80_3;
	pin N1 = IOB_W54_0;
	pin N2 = GND;
	pin N3 = VCCIO7;
	pin N4 = IOB_W56_3;
	pin N5 = IOB_W66_3;
	pin N6 = VCCIO6;
	pin N7 = GND;
	pin N8 = IOB_W60_3;
	pin N9 = IOB_W50_2;
	pin N10 = VCCAUX;
	pin N11 = GND;
	pin N12 = VCCINT;
	pin N13 = GND;
	pin N14 = VCCINT;
	pin N15 = GND;
	pin N16 = VCCINT;
	pin N17 = GND;
	pin N18 = IOB_E56_0;
	pin N19 = IOB_E56_1;
	pin N20 = GND;
	pin N21 = VCCIO5;
	pin N22 = IOB_E50_1;
	pin N23 = IOB_E50_0;
	pin N24 = VCCIO4;
	pin N25 = GND;
	pin N26 = IOB_E80_2;
	pin P1 = IOB_W70_0;
	pin P2 = IOB_W56_0;
	pin P3 = IOB_W56_1;
	pin P4 = IOB_W56_2;
	pin P5 = IOB_W66_2;
	pin P6 = IOB_W60_1;
	pin P7 = IOB_W60_0;
	pin P8 = IOB_W60_2;
	pin P9 = IOB_W80_0;
	pin P10 = GND;
	pin P11 = VCCINT;
	pin P12 = GND;
	pin P13 = VCCINT;
	pin P14 = GND;
	pin P15 = VCCINT;
	pin P16 = GND;
	pin P17 = VCCAUX;
	pin P18 = IOB_E70_2;
	pin P19 = IOB_E70_3;
	pin P20 = IOB_E60_3;
	pin P21 = IOB_E60_0;
	pin P22 = IOB_E60_1;
	pin P23 = IOB_E84_2;
	pin P24 = IOB_E84_1;
	pin P25 = IOB_E84_0;
	pin P26 = IOB_E88_1;
	pin R1 = IOB_W70_1;
	pin R2 = IOB_W70_3;
	pin R3 = IOB_W70_2;
	pin R4 = IOB_W76_3;
	pin R5 = IOB_W66_1;
	pin R6 = IOB_W66_0;
	pin R7 = IOB_W80_3;
	pin R8 = IOB_W80_2;
	pin R9 = IOB_W80_1;
	pin R10 = VCCAUX;
	pin R11 = GND;
	pin R12 = VCCINT;
	pin R13 = GND;
	pin R14 = VCCINT;
	pin R15 = GND;
	pin R16 = VCCINT;
	pin R17 = GND;
	pin R18 = IOB_E70_1;
	pin R19 = IOB_E70_0;
	pin R20 = IOB_E60_2;
	pin R21 = IOB_E74_3;
	pin R22 = IOB_E74_2;
	pin R23 = IOB_E84_3;
	pin R24 = IOB_E88_3;
	pin R25 = IOB_E88_2;
	pin R26 = IOB_E88_0;
	pin T1 = IOB_W74_1;
	pin T2 = GND;
	pin T3 = VCCIO7;
	pin T4 = IOB_W76_2;
	pin T5 = IOB_W76_1;
	pin T6 = VCCIO7;
	pin T7 = GND;
	pin T8 = IOB_W88_1;
	pin T9 = IOB_W88_0;
	pin T10 = GND;
	pin T11 = VCCINT;
	pin T12 = GND;
	pin T13 = VCCINT;
	pin T14 = GND;
	pin T15 = VCCINT;
	pin T16 = GND;
	pin T17 = VCCAUX;
	pin T18 = IOB_E84_7;
	pin T19 = IOB_E84_6;
	pin T20 = GND;
	pin T21 = VCCIO4;
	pin T22 = IOB_E74_0;
	pin T23 = IOB_E74_1;
	pin T24 = VCCIO4;
	pin T25 = GND;
	pin T26 = IOB_E106_1;
	pin U1 = IOB_W74_0;
	pin U2 = IOB_W74_3;
	pin U3 = IOB_W74_2;
	pin U4 = IOB_W96_3;
	pin U5 = IOB_W76_0;
	pin U6 = IOB_W102_1;
	pin U7 = IOB_W102_3;
	pin U8 = IOB_W88_3;
	pin U9 = IOB_W88_2;
	pin U10 = VCCAUX;
	pin U11 = GND;
	pin U12 = VCCINT;
	pin U13 = GND;
	pin U14 = VCCINT;
	pin U15 = GND;
	pin U16 = VCCINT;
	pin U17 = GND;
	pin U18 = IOB_E84_5;
	pin U19 = IOB_E84_4;
	pin U20 = IOB_E92_3;
	pin U21 = IOB_E92_0;
	pin U22 = IOB_E92_1;
	pin U23 = IOB_E96_3;
	pin U24 = IOB_E106_3;
	pin U25 = IOB_E106_2;
	pin U26 = IOB_E106_0;
	pin V1 = IOB_W84_5;
	pin V2 = IOB_W84_7;
	pin V3 = IOB_W84_6;
	pin V4 = IOB_W96_2;
	pin V5 = IOB_W96_1;
	pin V6 = IOB_W102_0;
	pin V7 = IOB_W102_2;
	pin V8 = IOB_N33_2;
	pin V9 = IOB_N33_3;
	pin V10 = GND;
	pin V11 = VCCAUX;
	pin V12 = GND;
	pin V13 = VCCAUX;
	pin V14 = GND;
	pin V15 = VCCAUX;
	pin V16 = GND;
	pin V17 = VCCAUX;
	pin V18 = IOB_E102_3;
	pin V19 = IOB_E102_2;
	pin V20 = IOB_E92_2;
	pin V21 = IOB_E96_0;
	pin V22 = IOB_E96_1;
	pin V23 = IOB_E96_2;
	pin V24 = IOB_E112_2;
	pin V25 = IOB_E112_3;
	pin V26 = IOB_E112_1;
	pin W1 = IOB_W84_4;
	pin W2 = GND;
	pin W3 = VCCIO7;
	pin W4 = IOB_W106_2;
	pin W5 = IOB_W96_0;
	pin W6 = VCCIO7;
	pin W7 = GND;
	pin W8 = IOB_N33_0;
	pin W9 = IOB_N33_1;
	pin W10 = IOB_N49_0;
	pin W11 = IOB_N49_2;
	pin W12 = IOB_N77_2;
	pin W13 = IOB_N77_3;
	pin W14 = IOB_N103_2;
	pin W15 = IOB_N103_0;
	pin W16 = IOB_N135_1;
	pin W17 = IOB_N135_2;
	pin W18 = IOB_E102_1;
	pin W19 = IOB_E102_0;
	pin W20 = GND;
	pin W21 = VCCIO4;
	pin W22 = IOB_E116_1;
	pin W23 = IOB_E108_3;
	pin W24 = VCCIO4;
	pin W25 = GND;
	pin W26 = IOB_E112_0;
	pin Y1 = IOB_W84_2;
	pin Y2 = IOB_W84_3;
	pin Y3 = IOB_W106_3;
	pin Y4 = IOB_W106_1;
	pin Y5 = IOB_W106_0;
	pin Y6 = IOB_N9_2;
	pin Y7 = IOB_N9_3;
	pin Y8 = IOB_N37_2;
	pin Y9 = IOB_N37_3;
	pin Y10 = IOB_N49_1;
	pin Y11 = IOB_N49_3;
	pin Y12 = IOB_N77_0;
	pin Y13 = IOB_N77_1;
	pin Y14 = IOB_N103_3;
	pin Y15 = IOB_N103_1;
	pin Y16 = IOB_N135_0;
	pin Y17 = IOB_N135_3;
	pin Y18 = IOB_N155_2;
	pin Y19 = IOB_N155_3;
	pin Y20 = IOB_E116_2;
	pin Y21 = IOB_E116_3;
	pin Y22 = IOB_E116_0;
	pin Y23 = IOB_E108_2;
	pin Y24 = IOB_E108_0;
	pin Y25 = IOB_E108_1;
	pin Y26 = IOB_E116_7;
	pin AA1 = IOB_W84_1;
	pin AA2 = IOB_W84_0;
	pin AA3 = IOB_W108_1;
	pin AA4 = IOB_W108_0;
	pin AA5 = IOB_W108_3;
	pin AA6 = VCCIO0;
	pin AA7 = IOB_N9_0;
	pin AA8 = IOB_N37_0;
	pin AA9 = GND;
	pin AA10 = IOB_N53_2;
	pin AA11 = IOB_N73_2;
	pin AA12 = GND;
	pin AA13 = IOB_N99_2;
	pin AA14 = IOB_N99_3;
	pin AA15 = GND;
	pin AA16 = IOB_N139_2;
	pin AA17 = IOB_N139_3;
	pin AA18 = GND;
	pin AA19 = IOB_N155_0;
	pin AA20 = IOB_N179_3;
	pin AA21 = VCCIO3;
	pin AA22 = IOB_N187_2;
	pin AA23 = IOB_N187_3;
	pin AA24 = IOB_E116_4;
	pin AA25 = IOB_E116_5;
	pin AA26 = IOB_E116_6;
	pin AB1 = IOB_W92_1;
	pin AB2 = GND;
	pin AB3 = IOB_W112_1;
	pin AB4 = IOB_W112_0;
	pin AB5 = IOB_W108_2;
	pin AB6 = GND;
	pin AB7 = IOB_N9_1;
	pin AB8 = IOB_N37_1;
	pin AB9 = VCCIO1;
	pin AB10 = IOB_N53_3;
	pin AB11 = IOB_N73_3;
	pin AB12 = VCCIO1;
	pin AB13 = IOB_N93_0;
	pin AB14 = IOB_N99_0;
	pin AB15 = VCCIO2;
	pin AB16 = IOB_N139_0;
	pin AB17 = IOB_N139_1;
	pin AB18 = VCCIO2;
	pin AB19 = IOB_N155_1;
	pin AB20 = IOB_N179_2;
	pin AB21 = GND;
	pin AB22 = IOB_N183_3;
	pin AB23 = IOB_N187_1;
	pin AB24 = VCCIO4;
	pin AB25 = GND;
	pin AB26 = IOB_N159_1;
	pin AC1 = IOB_W92_0;
	pin AC2 = IOB_W92_3;
	pin AC3 = IOB_W92_2;
	pin AC4 = IOB_W112_3;
	pin AC5 = IOB_N5_0;
	pin AC6 = IOB_N5_2;
	pin AC7 = IOB_N41_0;
	pin AC8 = IOB_N41_1;
	pin AC9 = IOB_N53_0;
	pin AC10 = IOB_N53_1;
	pin AC11 = IOB_N73_0;
	pin AC12 = IOB_N73_1;
	pin AC13 = IOB_N93_1;
	pin AC14 = IOB_N99_1;
	pin AC15 = IOB_N111_2;
	pin AC16 = IOB_N111_3;
	pin AC17 = IOB_N143_1;
	pin AC18 = IOB_N143_2;
	pin AC19 = IOB_N143_3;
	pin AC20 = IOB_N179_0;
	pin AC21 = IOB_N179_1;
	pin AC22 = IOB_N183_2;
	pin AC23 = IOB_N187_0;
	pin AC24 = IOB_N159_2;
	pin AC25 = IOB_N159_3;
	pin AC26 = IOB_N159_0;
	pin AD1 = VCCIO7;
	pin AD2 = IOB_W116_7;
	pin AD3 = IOB_W116_6;
	pin AD4 = IOB_W112_2;
	pin AD5 = IOB_N5_1;
	pin AD6 = IOB_N5_3;
	pin AD7 = IOB_N41_2;
	pin AD8 = IOB_N13_3;
	pin AD9 = IOB_N57_0;
	pin AD10 = IOB_N57_1;
	pin AD11 = IOB_N81_0;
	pin AD12 = IOB_N81_1;
	pin AD13 = IOB_N93_2;
	pin AD14 = IOB_N93_3;
	pin AD15 = IOB_N111_0;
	pin AD16 = IOB_N111_1;
	pin AD17 = IOB_N143_0;
	pin AD18 = IOB_N107_3;
	pin AD19 = IOB_N107_2;
	pin AD20 = IOB_N115_2;
	pin AD21 = IOB_N115_3;
	pin AD22 = IOB_N183_0;
	pin AD23 = IOB_N183_1;
	pin AD24 = IOB_N151_2;
	pin AD25 = IOB_N151_3;
	pin AD26 = VCCIO4;
	pin AE1 = GND;
	pin AE2 = IOB_W116_5;
	pin AE3 = GND;
	pin AE4 = IOB_W116_2;
	pin AE5 = IOB_W116_3;
	pin AE6 = GND;
	pin AE7 = IOB_N41_3;
	pin AE8 = IOB_N13_2;
	pin AE9 = GND;
	pin AE10 = IOB_N57_2;
	pin AE11 = IOB_N81_2;
	pin AE12 = GND;
	pin AE13 = IOB_N85_0;
	pin AE14 = IOB_N85_3;
	pin AE15 = GND;
	pin AE16 = IOB_N89_2;
	pin AE17 = IOB_N89_3;
	pin AE18 = GND;
	pin AE19 = IOB_N107_1;
	pin AE20 = IOB_N115_0;
	pin AE21 = GND;
	pin AE22 = IOB_N119_0;
	pin AE23 = IOB_N119_3;
	pin AE24 = GND;
	pin AE25 = IOB_N151_1;
	pin AE26 = GND;
	pin AF1 = GND;
	pin AF2 = IOB_W116_4;
	pin AF3 = VCCIO0;
	pin AF4 = IOB_W116_1;
	pin AF5 = IOB_W116_0;
	pin AF6 = VCCIO0;
	pin AF7 = IOB_N13_0;
	pin AF8 = IOB_N13_1;
	pin AF9 = VCCIO1;
	pin AF10 = IOB_N57_3;
	pin AF11 = IOB_N81_3;
	pin AF12 = VCCIO1;
	pin AF13 = IOB_N85_1;
	pin AF14 = IOB_N85_2;
	pin AF15 = VCCIO2;
	pin AF16 = IOB_N89_0;
	pin AF17 = IOB_N89_1;
	pin AF18 = VCCIO2;
	pin AF19 = IOB_N107_0;
	pin AF20 = IOB_N115_1;
	pin AF21 = VCCIO3;
	pin AF22 = IOB_N119_1;
	pin AF23 = IOB_N119_2;
	pin AF24 = VCCIO3;
	pin AF25 = IOB_N151_0;
	pin AF26 = GND;
}

// LFE4-190E-FCBGA900
bond BOND8 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_W6_3;
	pin A3 = CCLK;
	pin A4 = GNDA;
	pin A5 = SERDES_S13_CH2_IN_P;
	pin A6 = SERDES_S13_CH2_IN_N;
	pin A7 = GNDA;
	pin A8 = SERDES_S13_CH0_IN_P;
	pin A9 = SERDES_S13_CH0_IN_N;
	pin A10 = GNDA;
	pin A11 = SERDES_S13_CH2_OUT_P;
	pin A12 = SERDES_S13_CH2_OUT_N;
	pin A13 = GNDA;
	pin A14 = SERDES_S13_CH0_OUT_P;
	pin A15 = SERDES_S13_CH0_OUT_N;
	pin A16 = GNDA;
	pin A17 = SERDES_S14_CH0_OUT_N;
	pin A18 = SERDES_S14_CH0_OUT_P;
	pin A19 = GNDA;
	pin A20 = SERDES_S14_CH2_OUT_N;
	pin A21 = SERDES_S14_CH2_OUT_P;
	pin A22 = GNDA;
	pin A23 = SERDES_S14_CH0_IN_N;
	pin A24 = SERDES_S14_CH0_IN_P;
	pin A25 = GNDA;
	pin A26 = SERDES_S14_CH2_IN_N;
	pin A27 = SERDES_S14_CH2_IN_P;
	pin A28 = GNDA;
	pin A29 = IOB_E34_3;
	pin A30 = GND;
	pin B1 = IOB_W6_0;
	pin B2 = IOB_W6_2;
	pin B3 = DONE;
	pin B4 = GNDA;
	pin B5 = VCCA;
	pin B6 = VCCA;
	pin B7 = GNDA;
	pin B8 = VCCA;
	pin B9 = VCCA;
	pin B10 = GNDA;
	pin B11 = VCCA;
	pin B12 = VCCA;
	pin B13 = GNDA;
	pin B14 = VCCA;
	pin B15 = VCCA;
	pin B16 = GNDA;
	pin B17 = VCCA;
	pin B18 = VCCA;
	pin B19 = GNDA;
	pin B20 = VCCA;
	pin B21 = VCCA;
	pin B22 = GNDA;
	pin B23 = VCCA;
	pin B24 = VCCA;
	pin B25 = GNDA;
	pin B26 = VCCA;
	pin B27 = VCCA;
	pin B28 = GNDA;
	pin B29 = IOB_E34_0;
	pin B30 = IOB_E34_2;
	pin C1 = IOB_W24_3;
	pin C2 = IOB_W6_1;
	pin C3 = M0;
	pin C4 = GNDA;
	pin C5 = SERDES_S13_CH3_IN_P;
	pin C6 = SERDES_S13_CH3_IN_N;
	pin C7 = GNDA;
	pin C8 = SERDES_S13_CH1_IN_P;
	pin C9 = SERDES_S13_CH1_IN_N;
	pin C10 = GNDA;
	pin C11 = SERDES_S13_CH3_OUT_P;
	pin C12 = SERDES_S13_CH3_OUT_N;
	pin C13 = GNDA;
	pin C14 = SERDES_S13_CH1_OUT_P;
	pin C15 = SERDES_S13_CH1_OUT_N;
	pin C16 = GNDA;
	pin C17 = SERDES_S14_CH1_OUT_N;
	pin C18 = SERDES_S14_CH1_OUT_P;
	pin C19 = GNDA;
	pin C20 = SERDES_S14_CH3_OUT_N;
	pin C21 = SERDES_S14_CH3_OUT_P;
	pin C22 = GNDA;
	pin C23 = SERDES_S14_CH1_IN_N;
	pin C24 = SERDES_S14_CH1_IN_P;
	pin C25 = GNDA;
	pin C26 = SERDES_S14_CH3_IN_N;
	pin C27 = SERDES_S14_CH3_IN_P;
	pin C28 = GNDA;
	pin C29 = IOB_E34_1;
	pin C30 = IOB_E50_3;
	pin D1 = IOB_W24_2;
	pin D2 = GND;
	pin D3 = M1;
	pin D4 = GNDA;
	pin D5 = VCCA;
	pin D6 = VCCA;
	pin D7 = GNDA;
	pin D8 = VCCA;
	pin D9 = VCCA;
	pin D10 = GNDA;
	pin D11 = VCCA;
	pin D12 = VCCA;
	pin D13 = GNDA;
	pin D14 = VCCA;
	pin D15 = VCCA;
	pin D16 = GNDA;
	pin D17 = VCCA;
	pin D18 = VCCA;
	pin D19 = GNDA;
	pin D20 = VCCA;
	pin D21 = VCCA;
	pin D22 = GNDA;
	pin D23 = VCCA;
	pin D24 = VCCA;
	pin D25 = GNDA;
	pin D26 = VCCA;
	pin D27 = VCCA;
	pin D28 = GNDA;
	pin D29 = GND;
	pin D30 = IOB_E50_2;
	pin E1 = IOB_W24_0;
	pin E2 = IOB_W24_1;
	pin E3 = M2;
	pin E4 = TDO;
	pin E5 = TCK;
	pin E6 = TMS;
	pin E7 = VCC_JTAG;
	pin E8 = GNDA;
	pin E9 = GNDA;
	pin E10 = GNDA;
	pin E11 = GNDA;
	pin E12 = GNDA;
	pin E13 = GNDA;
	pin E14 = SERDES_S13_CLK_P;
	pin E15 = SERDES_S13_CLK_N;
	pin E16 = GNDA;
	pin E17 = SERDES_S14_CLK_N;
	pin E18 = SERDES_S14_CLK_P;
	pin E19 = GNDA;
	pin E20 = SERDES_CORNER_CLK_P;
	pin E21 = SERDES_CORNER_CLK_N;
	pin E22 = GNDA;
	pin E23 = GNDA;
	pin E24 = GNDA;
	pin E25 = IOB_E14_1;
	pin E26 = IOB_E14_0;
	pin E27 = IOB_E24_3;
	pin E28 = IOB_E24_2;
	pin E29 = IOB_E50_1;
	pin E30 = IOB_E50_0;
	pin F1 = IOB_W28_1;
	pin F2 = IOB_W28_2;
	pin F3 = IOB_W28_3;
	pin F4 = IOB_W14_2;
	pin F5 = IOB_W14_3;
	pin F6 = IOB_W10_1;
	pin F7 = INIT_B;
	pin F8 = TDI;
	pin F9 = PROG_B;
	pin F10 = GNDA;
	pin F11 = VCCA;
	pin F12 = VCCA;
	pin F13 = GNDA;
	pin F14 = VCCAUXA;
	pin F15 = VCCAUXA;
	pin F16 = GNDA;
	pin F17 = VCCAUXA;
	pin F18 = VCCAUXA;
	pin F19 = GNDA;
	pin F20 = VCCA;
	pin F21 = VCCA;
	pin F22 = GNDA;
	pin F23 = NC;
	pin F24 = NC;
	pin F25 = IOB_E14_3;
	pin F26 = IOB_E14_2;
	pin F27 = IOB_E24_1;
	pin F28 = IOB_E24_0;
	pin F29 = IOB_E54_3;
	pin F30 = IOB_E54_2;
	pin G1 = IOB_W28_0;
	pin G2 = GND;
	pin G3 = VCCIO6;
	pin G4 = IOB_W14_1;
	pin G5 = GND;
	pin G6 = IOB_W10_0;
	pin G7 = VCCIO6;
	pin G8 = GND;
	pin G9 = NC;
	pin G10 = NC;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = NC;
	pin G16 = NC;
	pin G17 = NC;
	pin G18 = NC;
	pin G19 = NC;
	pin G20 = NC;
	pin G21 = NC;
	pin G22 = NC;
	pin G23 = GND;
	pin G24 = VCCIO5;
	pin G25 = IOB_E6_3;
	pin G26 = GND;
	pin G27 = IOB_E45_7;
	pin G28 = VCCIO5;
	pin G29 = GND;
	pin G30 = IOB_E54_1;
	pin H1 = IOB_W38_1;
	pin H2 = IOB_W38_2;
	pin H3 = IOB_W38_3;
	pin H4 = IOB_W14_0;
	pin H5 = IOB_W18_3;
	pin H6 = IOB_W10_3;
	pin H7 = IOB_W10_2;
	pin H8 = IOB_W13_4;
	pin H9 = IOB_W13_5;
	pin H10 = IOB_W22_1;
	pin H11 = GND;
	pin H12 = GND;
	pin H13 = GND;
	pin H14 = GND;
	pin H15 = GND;
	pin H16 = GND;
	pin H17 = GND;
	pin H18 = GND;
	pin H19 = GND;
	pin H20 = VCCAUX;
	pin H21 = IOB_E18_3;
	pin H22 = IOB_E18_1;
	pin H23 = IOB_E10_3;
	pin H24 = IOB_E10_0;
	pin H25 = IOB_E6_2;
	pin H26 = IOB_E6_1;
	pin H27 = IOB_E45_6;
	pin H28 = IOB_E60_3;
	pin H29 = IOB_E60_2;
	pin H30 = IOB_E54_0;
	pin J1 = IOB_W38_0;
	pin J2 = IOB_W34_0;
	pin J3 = IOB_W34_1;
	pin J4 = IOB_W34_3;
	pin J5 = IOB_W18_2;
	pin J6 = IOB_W18_1;
	pin J7 = IOB_W13_7;
	pin J8 = IOB_W13_6;
	pin J9 = IOB_W22_2;
	pin J10 = IOB_W22_0;
	pin J11 = VCCAUX;
	pin J12 = GND;
	pin J13 = VCCINT;
	pin J14 = GND;
	pin J15 = VCCINT;
	pin J16 = GND;
	pin J17 = VCCINT;
	pin J18 = GND;
	pin J19 = VCCINT;
	pin J20 = GND;
	pin J21 = IOB_E18_2;
	pin J22 = IOB_E18_0;
	pin J23 = IOB_E10_2;
	pin J24 = IOB_E10_1;
	pin J25 = IOB_E28_3;
	pin J26 = IOB_E6_0;
	pin J27 = IOB_E45_5;
	pin J28 = IOB_E45_4;
	pin J29 = IOB_E60_1;
	pin J30 = IOB_E60_0;
	pin K1 = IOB_W46_1;
	pin K2 = GND;
	pin K3 = VCCIO6;
	pin K4 = IOB_W34_2;
	pin K5 = GND;
	pin K6 = IOB_W18_0;
	pin K7 = VCCIO6;
	pin K8 = GND;
	pin K9 = IOB_W22_3;
	pin K10 = IOB_W42_3;
	pin K11 = GND;
	pin K12 = VCCINT;
	pin K13 = GND;
	pin K14 = VCCINT;
	pin K15 = GND;
	pin K16 = VCCINT;
	pin K17 = GND;
	pin K18 = VCCINT;
	pin K19 = GND;
	pin K20 = VCCAUX;
	pin K21 = IOB_E22_0;
	pin K22 = IOB_E22_2;
	pin K23 = GND;
	pin K24 = VCCIO5;
	pin K25 = IOB_E28_2;
	pin K26 = GND;
	pin K27 = IOB_E56_3;
	pin K28 = VCCIO5;
	pin K29 = GND;
	pin K30 = IOB_E66_1;
	pin L1 = IOB_W46_0;
	pin L2 = IOB_W46_2;
	pin L3 = IOB_W46_3;
	pin L4 = IOB_W45_5;
	pin L5 = IOB_W45_7;
	pin L6 = IOB_W32_1;
	pin L7 = IOB_W32_3;
	pin L8 = IOB_W42_1;
	pin L9 = IOB_W42_0;
	pin L10 = IOB_W42_2;
	pin L11 = VCCAUX;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = GND;
	pin L19 = VCCINT;
	pin L20 = GND;
	pin L21 = IOB_E22_1;
	pin L22 = IOB_E22_3;
	pin L23 = IOB_E13_4;
	pin L24 = IOB_E13_5;
	pin L25 = IOB_E28_1;
	pin L26 = IOB_E28_0;
	pin L27 = IOB_E56_2;
	pin L28 = IOB_E66_3;
	pin L29 = IOB_E66_2;
	pin L30 = IOB_E66_0;
	pin M1 = IOB_W54_1;
	pin M2 = IOB_W54_2;
	pin M3 = IOB_W54_3;
	pin M4 = IOB_W45_4;
	pin M5 = IOB_W45_6;
	pin M6 = IOB_W32_0;
	pin M7 = IOB_W32_2;
	pin M8 = IOB_W60_3;
	pin M9 = IOB_W60_2;
	pin M10 = IOB_W60_1;
	pin M11 = GND;
	pin M12 = VCCINT;
	pin M13 = GND;
	pin M14 = VCCINT;
	pin M15 = GND;
	pin M16 = VCCINT;
	pin M17 = GND;
	pin M18 = VCCINT;
	pin M19 = GND;
	pin M20 = VCCAUX;
	pin M21 = IOB_E32_3;
	pin M22 = IOB_E13_7;
	pin M23 = IOB_E13_6;
	pin M24 = IOB_E42_3;
	pin M25 = IOB_E42_2;
	pin M26 = IOB_E56_1;
	pin M27 = IOB_E56_0;
	pin M28 = NC;
	pin M29 = NC;
	pin M30 = NC;
	pin N1 = IOB_W54_0;
	pin N2 = GND;
	pin N3 = VCCIO6;
	pin N4 = IOB_W56_3;
	pin N5 = GND;
	pin N6 = IOB_W50_1;
	pin N7 = VCCIO6;
	pin N8 = GND;
	pin N9 = IOB_W80_0;
	pin N10 = IOB_W60_0;
	pin N11 = VCCAUX;
	pin N12 = GND;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = GND;
	pin N19 = VCCINT;
	pin N20 = GND;
	pin N21 = IOB_E32_2;
	pin N22 = IOB_E32_1;
	pin N23 = GND;
	pin N24 = VCCIO5;
	pin N25 = IOB_E42_1;
	pin N26 = GND;
	pin N27 = IOB_E84_2;
	pin N28 = VCCIO5;
	pin N29 = GND;
	pin N30 = NC;
	pin P1 = IOB_W66_2;
	pin P2 = IOB_W66_3;
	pin P3 = IOB_W70_3;
	pin P4 = IOB_W56_2;
	pin P5 = IOB_W56_1;
	pin P6 = IOB_W50_0;
	pin P7 = IOB_W50_3;
	pin P8 = IOB_W50_2;
	pin P9 = IOB_W80_1;
	pin P10 = IOB_W80_3;
	pin P11 = GND;
	pin P12 = VCCINT;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = GND;
	pin P18 = VCCINT;
	pin P19 = GND;
	pin P20 = VCCAUX;
	pin P21 = IOB_E38_0;
	pin P22 = IOB_E32_0;
	pin P23 = IOB_E46_2;
	pin P24 = IOB_E46_3;
	pin P25 = IOB_E42_0;
	pin P26 = IOB_E76_3;
	pin P27 = IOB_E84_3;
	pin P28 = IOB_E84_1;
	pin P29 = NC;
	pin P30 = NC;
	pin R1 = IOB_W66_0;
	pin R2 = IOB_W66_1;
	pin R3 = IOB_W70_2;
	pin R4 = IOB_W70_1;
	pin R5 = IOB_W56_0;
	pin R6 = IOB_W74_1;
	pin R7 = IOB_W74_3;
	pin R8 = IOB_W74_2;
	pin R9 = IOB_W98_1;
	pin R10 = IOB_W80_2;
	pin R11 = VCCAUX;
	pin R12 = GND;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = GND;
	pin R19 = VCCINT;
	pin R20 = GND;
	pin R21 = IOB_E38_1;
	pin R22 = IOB_E38_3;
	pin R23 = IOB_E38_2;
	pin R24 = IOB_E46_0;
	pin R25 = IOB_E46_1;
	pin R26 = IOB_E76_2;
	pin R27 = IOB_E76_1;
	pin R28 = IOB_E84_0;
	pin R29 = NC;
	pin R30 = NC;
	pin T1 = IOB_W84_1;
	pin T2 = GND;
	pin T3 = VCCIO7;
	pin T4 = IOB_W70_0;
	pin T5 = GND;
	pin T6 = IOB_W74_0;
	pin T7 = VCCIO7;
	pin T8 = GND;
	pin T9 = IOB_W98_0;
	pin T10 = IOB_W98_3;
	pin T11 = GND;
	pin T12 = VCCINT;
	pin T13 = GND;
	pin T14 = VCCINT;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = VCCINT;
	pin T19 = GND;
	pin T20 = VCCAUX;
	pin T21 = IOB_E70_2;
	pin T22 = IOB_E70_3;
	pin T23 = GND;
	pin T24 = VCCIO4;
	pin T25 = IOB_E80_1;
	pin T26 = GND;
	pin T27 = IOB_E76_0;
	pin T28 = VCCIO4;
	pin T29 = GND;
	pin T30 = IOB_E96_3;
	pin U1 = IOB_W84_0;
	pin U2 = IOB_W84_2;
	pin U3 = IOB_W84_3;
	pin U4 = IOB_W76_2;
	pin U5 = IOB_W76_3;
	pin U6 = IOB_W84_6;
	pin U7 = IOB_W84_5;
	pin U8 = NC;
	pin U9 = NC;
	pin U10 = IOB_W98_2;
	pin U11 = VCCAUX;
	pin U12 = GND;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = GND;
	pin U21 = IOB_E74_3;
	pin U22 = IOB_E70_1;
	pin U23 = IOB_E70_0;
	pin U24 = IOB_E80_3;
	pin U25 = IOB_E80_0;
	pin U26 = IOB_E84_4;
	pin U27 = IOB_E84_5;
	pin U28 = IOB_E88_3;
	pin U29 = IOB_E88_2;
	pin U30 = IOB_E96_2;
	pin V1 = IOB_W88_1;
	pin V2 = IOB_W88_2;
	pin V3 = IOB_W88_3;
	pin V4 = IOB_W76_1;
	pin V5 = IOB_W76_0;
	pin V6 = IOB_W84_7;
	pin V7 = IOB_W84_4;
	pin V8 = NC;
	pin V9 = NC;
	pin V10 = IOB_W112_3;
	pin V11 = GND;
	pin V12 = VCCINT;
	pin V13 = GND;
	pin V14 = VCCINT;
	pin V15 = GND;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = VCCAUX;
	pin V21 = IOB_E74_2;
	pin V22 = IOB_E74_1;
	pin V23 = IOB_E74_0;
	pin V24 = IOB_E80_2;
	pin V25 = IOB_E84_6;
	pin V26 = IOB_E84_7;
	pin V27 = IOB_E88_1;
	pin V28 = IOB_E88_0;
	pin V29 = IOB_E96_1;
	pin V30 = IOB_E96_0;
	pin W1 = IOB_W88_0;
	pin W2 = GND;
	pin W3 = VCCIO7;
	pin W4 = IOB_W92_1;
	pin W5 = GND;
	pin W6 = NC;
	pin W7 = VCCIO7;
	pin W8 = GND;
	pin W9 = IOB_W112_1;
	pin W10 = IOB_W112_2;
	pin W11 = VCCAUX;
	pin W12 = GND;
	pin W13 = VCCAUX;
	pin W14 = GND;
	pin W15 = VCCAUX;
	pin W16 = GND;
	pin W17 = VCCAUX;
	pin W18 = GND;
	pin W19 = VCCAUX;
	pin W20 = GND;
	pin W21 = IOB_E92_3;
	pin W22 = IOB_E92_2;
	pin W23 = GND;
	pin W24 = VCCIO4;
	pin W25 = IOB_E106_1;
	pin W26 = GND;
	pin W27 = NC;
	pin W28 = VCCIO4;
	pin W29 = GND;
	pin W30 = IOB_E102_3;
	pin Y1 = NC;
	pin Y2 = NC;
	pin Y3 = IOB_W96_3;
	pin Y4 = IOB_W92_0;
	pin Y5 = IOB_W92_3;
	pin Y6 = NC;
	pin Y7 = NC;
	pin Y8 = NC;
	pin Y9 = IOB_W112_0;
	pin Y10 = IOB_N37_0;
	pin Y11 = IOB_N85_1;
	pin Y12 = IOB_N85_3;
	pin Y13 = IOB_N89_0;
	pin Y14 = IOB_N89_1;
	pin Y15 = IOB_N111_3;
	pin Y16 = IOB_N127_2;
	pin Y17 = IOB_N127_0;
	pin Y18 = IOB_N151_2;
	pin Y19 = IOB_E108_0;
	pin Y20 = IOB_E108_1;
	pin Y21 = IOB_E92_1;
	pin Y22 = IOB_E92_0;
	pin Y23 = IOB_E98_0;
	pin Y24 = IOB_E98_1;
	pin Y25 = IOB_E106_0;
	pin Y26 = NC;
	pin Y27 = NC;
	pin Y28 = IOB_E112_3;
	pin Y29 = IOB_E112_2;
	pin Y30 = IOB_E102_2;
	pin AA1 = NC;
	pin AA2 = NC;
	pin AA3 = IOB_W96_2;
	pin AA4 = IOB_W96_1;
	pin AA5 = IOB_W92_2;
	pin AA6 = IOB_W102_1;
	pin AA7 = IOB_W102_2;
	pin AA8 = IOB_W102_3;
	pin AA9 = IOB_N37_3;
	pin AA10 = IOB_N37_1;
	pin AA11 = IOB_N85_0;
	pin AA12 = IOB_N85_2;
	pin AA13 = IOB_N89_2;
	pin AA14 = IOB_N89_3;
	pin AA15 = IOB_N111_2;
	pin AA16 = IOB_N127_3;
	pin AA17 = IOB_N127_1;
	pin AA18 = IOB_N151_3;
	pin AA19 = IOB_E108_2;
	pin AA20 = IOB_E108_3;
	pin AA21 = IOB_N167_2;
	pin AA22 = IOB_E98_3;
	pin AA23 = IOB_E98_2;
	pin AA24 = IOB_E106_2;
	pin AA25 = IOB_E106_3;
	pin AA26 = NC;
	pin AA27 = IOB_E112_1;
	pin AA28 = IOB_E112_0;
	pin AA29 = IOB_E102_0;
	pin AA30 = IOB_E102_1;
	pin AB1 = IOB_W106_3;
	pin AB2 = GND;
	pin AB3 = VCCIO7;
	pin AB4 = IOB_W96_0;
	pin AB5 = GND;
	pin AB6 = IOB_W102_0;
	pin AB7 = VCCIO7;
	pin AB8 = GND;
	pin AB9 = IOB_N37_2;
	pin AB10 = IOB_N49_3;
	pin AB11 = GND;
	pin AB12 = IOB_N61_2;
	pin AB13 = IOB_N61_3;
	pin AB14 = GND;
	pin AB15 = IOB_N111_1;
	pin AB16 = IOB_N111_0;
	pin AB17 = GND;
	pin AB18 = IOB_N151_1;
	pin AB19 = IOB_N151_0;
	pin AB20 = GND;
	pin AB21 = IOB_N167_3;
	pin AB22 = IOB_N167_0;
	pin AB23 = GND;
	pin AB24 = VCCIO4;
	pin AB25 = IOB_E116_7;
	pin AB26 = GND;
	pin AB27 = IOB_N187_2;
	pin AB28 = VCCIO4;
	pin AB29 = GND;
	pin AB30 = NC;
	pin AC1 = IOB_W106_2;
	pin AC2 = IOB_W106_1;
	pin AC3 = IOB_W106_0;
	pin AC4 = IOB_W108_3;
	pin AC5 = IOB_W108_2;
	pin AC6 = NC;
	pin AC7 = NC;
	pin AC8 = IOB_N21_3;
	pin AC9 = IOB_N21_2;
	pin AC10 = IOB_N49_2;
	pin AC11 = IOB_N61_0;
	pin AC12 = IOB_N61_1;
	pin AC13 = IOB_N65_2;
	pin AC14 = IOB_N65_3;
	pin AC15 = IOB_N99_2;
	pin AC16 = IOB_N99_3;
	pin AC17 = IOB_N115_2;
	pin AC18 = IOB_N115_3;
	pin AC19 = IOB_N163_2;
	pin AC20 = IOB_N163_3;
	pin AC21 = IOB_N171_2;
	pin AC22 = IOB_N167_1;
	pin AC23 = IOB_E116_3;
	pin AC24 = IOB_E116_2;
	pin AC25 = IOB_E116_6;
	pin AC26 = IOB_N187_1;
	pin AC27 = IOB_N187_3;
	pin AC28 = IOB_N179_1;
	pin AC29 = IOB_N179_0;
	pin AC30 = NC;
	pin AD1 = IOB_W116_7;
	pin AD2 = IOB_W116_6;
	pin AD3 = IOB_W116_3;
	pin AD4 = IOB_W108_1;
	pin AD5 = IOB_W108_0;
	pin AD6 = NC;
	pin AD7 = NC;
	pin AD8 = IOB_N21_1;
	pin AD9 = IOB_N21_0;
	pin AD10 = IOB_N49_0;
	pin AD11 = IOB_N49_1;
	pin AD12 = IOB_N65_1;
	pin AD13 = IOB_N65_0;
	pin AD14 = IOB_N99_0;
	pin AD15 = IOB_N99_1;
	pin AD16 = IOB_N115_0;
	pin AD17 = IOB_N115_1;
	pin AD18 = IOB_N139_0;
	pin AD19 = IOB_N163_0;
	pin AD20 = IOB_N163_1;
	pin AD21 = IOB_N171_3;
	pin AD22 = IOB_E116_1;
	pin AD23 = IOB_E116_0;
	pin AD24 = IOB_E116_4;
	pin AD25 = IOB_E116_5;
	pin AD26 = IOB_N187_0;
	pin AD27 = IOB_N179_3;
	pin AD28 = IOB_N179_2;
	pin AD29 = NC;
	pin AD30 = NC;
	pin AE1 = IOB_W116_5;
	pin AE2 = GND;
	pin AE3 = IOB_W116_2;
	pin AE4 = IOB_W116_1;
	pin AE5 = GND;
	pin AE6 = IOB_N9_0;
	pin AE7 = IOB_N9_2;
	pin AE8 = GND;
	pin AE9 = IOB_N25_2;
	pin AE10 = IOB_N33_2;
	pin AE11 = GND;
	pin AE12 = IOB_N53_0;
	pin AE13 = IOB_N53_3;
	pin AE14 = GND;
	pin AE15 = IOB_N77_3;
	pin AE16 = IOB_N93_3;
	pin AE17 = GND;
	pin AE18 = IOB_N139_1;
	pin AE19 = IOB_N139_3;
	pin AE20 = GND;
	pin AE21 = IOB_N171_0;
	pin AE22 = IOB_N171_1;
	pin AE23 = GND;
	pin AE24 = IOB_N183_2;
	pin AE25 = IOB_N183_3;
	pin AE26 = GND;
	pin AE27 = IOB_N175_0;
	pin AE28 = IOB_N175_3;
	pin AE29 = GND;
	pin AE30 = NC;
	pin AF1 = IOB_W116_4;
	pin AF2 = VCCIO0;
	pin AF3 = IOB_N13_2;
	pin AF4 = IOB_W116_0;
	pin AF5 = VCCIO0;
	pin AF6 = IOB_N9_1;
	pin AF7 = IOB_N9_3;
	pin AF8 = VCCIO0;
	pin AF9 = IOB_N25_3;
	pin AF10 = IOB_N33_3;
	pin AF11 = VCCIO1;
	pin AF12 = IOB_N53_1;
	pin AF13 = IOB_N53_2;
	pin AF14 = VCCIO1;
	pin AF15 = IOB_N77_2;
	pin AF16 = IOB_N93_2;
	pin AF17 = VCCIO2;
	pin AF18 = IOB_N107_3;
	pin AF19 = IOB_N139_2;
	pin AF20 = VCCIO2;
	pin AF21 = IOB_N123_3;
	pin AF22 = IOB_N143_1;
	pin AF23 = VCCIO3;
	pin AF24 = IOB_N183_0;
	pin AF25 = IOB_N183_1;
	pin AF26 = VCCIO3;
	pin AF27 = IOB_N175_1;
	pin AF28 = IOB_N175_2;
	pin AF29 = VCCIO3;
	pin AF30 = NC;
	pin AG1 = IOB_N5_3;
	pin AG2 = IOB_N5_2;
	pin AG3 = IOB_N13_3;
	pin AG4 = IOB_N13_0;
	pin AG5 = IOB_N13_1;
	pin AG6 = NC;
	pin AG7 = NC;
	pin AG8 = IOB_N25_0;
	pin AG9 = IOB_N25_1;
	pin AG10 = IOB_N33_0;
	pin AG11 = IOB_N33_1;
	pin AG12 = IOB_N57_0;
	pin AG13 = IOB_N57_2;
	pin AG14 = IOB_N77_0;
	pin AG15 = IOB_N77_1;
	pin AG16 = IOB_N93_0;
	pin AG17 = IOB_N93_1;
	pin AG18 = IOB_N107_2;
	pin AG19 = IOB_N123_0;
	pin AG20 = IOB_N123_1;
	pin AG21 = IOB_N123_2;
	pin AG22 = IOB_N143_0;
	pin AG23 = IOB_N143_2;
	pin AG24 = IOB_N143_3;
	pin AG25 = IOB_N155_2;
	pin AG26 = IOB_N155_3;
	pin AG27 = NC;
	pin AG28 = NC;
	pin AG29 = NC;
	pin AG30 = NC;
	pin AH1 = IOB_N5_0;
	pin AH2 = GND;
	pin AH3 = NC;
	pin AH4 = NC;
	pin AH5 = GND;
	pin AH6 = NC;
	pin AH7 = NC;
	pin AH8 = GND;
	pin AH9 = IOB_N29_2;
	pin AH10 = IOB_N41_0;
	pin AH11 = GND;
	pin AH12 = IOB_N57_1;
	pin AH13 = IOB_N57_3;
	pin AH14 = GND;
	pin AH15 = IOB_N73_3;
	pin AH16 = IOB_N81_3;
	pin AH17 = GND;
	pin AH18 = IOB_N107_0;
	pin AH19 = IOB_N107_1;
	pin AH20 = GND;
	pin AH21 = IOB_N119_3;
	pin AH22 = IOB_N131_3;
	pin AH23 = GND;
	pin AH24 = IOB_N155_0;
	pin AH25 = IOB_N155_1;
	pin AH26 = GND;
	pin AH27 = NC;
	pin AH28 = NC;
	pin AH29 = GND;
	pin AH30 = NC;
	pin AJ1 = IOB_N5_1;
	pin AJ2 = VCCIO0;
	pin AJ3 = NC;
	pin AJ4 = NC;
	pin AJ5 = VCCIO0;
	pin AJ6 = IOB_N17_0;
	pin AJ7 = IOB_N17_2;
	pin AJ8 = VCCIO1;
	pin AJ9 = IOB_N29_3;
	pin AJ10 = IOB_N41_1;
	pin AJ11 = VCCIO1;
	pin AJ12 = IOB_N69_0;
	pin AJ13 = IOB_N69_2;
	pin AJ14 = VCCIO1;
	pin AJ15 = IOB_N73_2;
	pin AJ16 = IOB_N81_2;
	pin AJ17 = VCCIO2;
	pin AJ18 = IOB_N103_1;
	pin AJ19 = IOB_N103_3;
	pin AJ20 = VCCIO2;
	pin AJ21 = IOB_N119_2;
	pin AJ22 = IOB_N131_2;
	pin AJ23 = VCCIO2;
	pin AJ24 = IOB_N135_1;
	pin AJ25 = IOB_N135_3;
	pin AJ26 = VCCIO3;
	pin AJ27 = IOB_N159_2;
	pin AJ28 = IOB_N159_3;
	pin AJ29 = VCCIO3;
	pin AJ30 = NC;
	pin AK1 = GND;
	pin AK2 = NC;
	pin AK3 = NC;
	pin AK4 = NC;
	pin AK5 = NC;
	pin AK6 = IOB_N17_1;
	pin AK7 = IOB_N17_3;
	pin AK8 = IOB_N29_0;
	pin AK9 = IOB_N29_1;
	pin AK10 = IOB_N41_2;
	pin AK11 = IOB_N41_3;
	pin AK12 = IOB_N69_1;
	pin AK13 = IOB_N69_3;
	pin AK14 = IOB_N73_0;
	pin AK15 = IOB_N73_1;
	pin AK16 = IOB_N81_0;
	pin AK17 = IOB_N81_1;
	pin AK18 = IOB_N103_0;
	pin AK19 = IOB_N103_2;
	pin AK20 = IOB_N119_0;
	pin AK21 = IOB_N119_1;
	pin AK22 = IOB_N131_0;
	pin AK23 = IOB_N131_1;
	pin AK24 = IOB_N135_0;
	pin AK25 = IOB_N135_2;
	pin AK26 = IOB_N159_0;
	pin AK27 = IOB_N159_1;
	pin AK28 = NC;
	pin AK29 = NC;
	pin AK30 = GND;
}

// LFE4-190E-FCBGA1152
bond BOND9 {
	kind single;
	pin A2 = SERDES_S13_CH1_IN_P;
	pin A3 = SERDES_S13_CH1_IN_N;
	pin A4 = GNDA;
	pin A5 = SERDES_S13_CH2_OUT_P;
	pin A6 = SERDES_S13_CH2_OUT_N;
	pin A7 = GNDA;
	pin A8 = SERDES_S13_CH0_OUT_P;
	pin A9 = SERDES_S13_CH0_OUT_N;
	pin A10 = GNDA;
	pin A11 = SERDES_S14_CH2_OUT_N;
	pin A12 = SERDES_S14_CH2_OUT_P;
	pin A13 = GNDA;
	pin A14 = SERDES_S14_CH1_IN_N;
	pin A15 = SERDES_S14_CH1_IN_P;
	pin A16 = GNDA;
	pin A17 = SERDES_S14_CH2_IN_N;
	pin A18 = SERDES_S14_CH2_IN_P;
	pin A19 = GNDA;
	pin A20 = SERDES_S15_CH1_IN_P;
	pin A21 = SERDES_S15_CH1_IN_N;
	pin A22 = GNDA;
	pin A23 = SERDES_S15_CH2_OUT_P;
	pin A24 = SERDES_S15_CH2_OUT_N;
	pin A25 = GNDA;
	pin A26 = NC;
	pin A27 = NC;
	pin A28 = GNDA;
	pin A29 = NC;
	pin A30 = NC;
	pin A31 = GNDA;
	pin A32 = NC;
	pin A33 = NC;
	pin B1 = GNDA;
	pin B2 = VCCA;
	pin B3 = VCCA;
	pin B4 = GNDA;
	pin B5 = VCCA;
	pin B6 = VCCA;
	pin B7 = GNDA;
	pin B8 = VCCA;
	pin B9 = VCCA;
	pin B10 = GNDA;
	pin B11 = VCCA;
	pin B12 = VCCA;
	pin B13 = GNDA;
	pin B14 = VCCA;
	pin B15 = VCCA;
	pin B16 = GNDA;
	pin B17 = VCCA;
	pin B18 = VCCA;
	pin B19 = GNDA;
	pin B20 = VCCA;
	pin B21 = VCCA;
	pin B22 = GNDA;
	pin B23 = VCCA;
	pin B24 = VCCA;
	pin B25 = GNDA;
	pin B26 = VCCA;
	pin B27 = VCCA;
	pin B28 = GNDA;
	pin B29 = VCCA;
	pin B30 = VCCA;
	pin B31 = GNDA;
	pin B32 = VCCA;
	pin B33 = VCCA;
	pin B34 = GNDA;
	pin C1 = GNDA;
	pin C2 = SERDES_S13_CH2_IN_P;
	pin C3 = SERDES_S13_CH2_IN_N;
	pin C4 = GNDA;
	pin C5 = SERDES_S13_CH3_OUT_P;
	pin C6 = SERDES_S13_CH3_OUT_N;
	pin C7 = GNDA;
	pin C8 = SERDES_S13_CH1_OUT_P;
	pin C9 = SERDES_S13_CH1_OUT_N;
	pin C10 = GNDA;
	pin C11 = SERDES_S14_CH1_OUT_N;
	pin C12 = SERDES_S14_CH1_OUT_P;
	pin C13 = GNDA;
	pin C14 = SERDES_S14_CH0_IN_N;
	pin C15 = SERDES_S14_CH0_IN_P;
	pin C16 = GNDA;
	pin C17 = SERDES_S14_CH3_IN_N;
	pin C18 = SERDES_S14_CH3_IN_P;
	pin C19 = GNDA;
	pin C20 = SERDES_S15_CH0_IN_P;
	pin C21 = SERDES_S15_CH0_IN_N;
	pin C22 = GNDA;
	pin C23 = SERDES_S15_CH1_OUT_P;
	pin C24 = SERDES_S15_CH1_OUT_N;
	pin C25 = GNDA;
	pin C26 = NC;
	pin C27 = NC;
	pin C28 = GNDA;
	pin C29 = NC;
	pin C30 = NC;
	pin C31 = GNDA;
	pin C32 = NC;
	pin C33 = NC;
	pin C34 = GNDA;
	pin D1 = GNDA;
	pin D2 = VCCA;
	pin D3 = VCCA;
	pin D4 = GNDA;
	pin D5 = VCCA;
	pin D6 = VCCA;
	pin D7 = GNDA;
	pin D8 = VCCA;
	pin D9 = VCCA;
	pin D10 = GNDA;
	pin D11 = VCCA;
	pin D12 = VCCA;
	pin D13 = GNDA;
	pin D14 = VCCA;
	pin D15 = VCCA;
	pin D16 = GNDA;
	pin D17 = VCCA;
	pin D18 = VCCA;
	pin D19 = GNDA;
	pin D20 = VCCA;
	pin D21 = VCCA;
	pin D22 = GNDA;
	pin D23 = VCCA;
	pin D24 = VCCA;
	pin D25 = GNDA;
	pin D26 = VCCA;
	pin D27 = VCCA;
	pin D28 = GNDA;
	pin D29 = VCCA;
	pin D30 = VCCA;
	pin D31 = GNDA;
	pin D32 = VCCA;
	pin D33 = VCCA;
	pin D34 = GNDA;
	pin E1 = GNDA;
	pin E2 = SERDES_S13_CH3_IN_P;
	pin E3 = SERDES_S13_CH3_IN_N;
	pin E4 = GNDA;
	pin E5 = SERDES_S13_CH0_IN_P;
	pin E6 = SERDES_S13_CH0_IN_N;
	pin E7 = GNDA;
	pin E8 = SERDES_S13_CLK_P;
	pin E9 = SERDES_S13_CLK_N;
	pin E10 = GNDA;
	pin E11 = SERDES_S14_CH0_OUT_N;
	pin E12 = SERDES_S14_CH0_OUT_P;
	pin E13 = GNDA;
	pin E14 = SERDES_S14_CH3_OUT_N;
	pin E15 = SERDES_S14_CH3_OUT_P;
	pin E16 = GNDA;
	pin E17 = SERDES_S15_CH2_IN_P;
	pin E18 = SERDES_S15_CH2_IN_N;
	pin E19 = GNDA;
	pin E20 = SERDES_S15_CH3_OUT_P;
	pin E21 = SERDES_S15_CH3_OUT_N;
	pin E22 = GNDA;
	pin E23 = SERDES_S15_CH0_OUT_P;
	pin E24 = SERDES_S15_CH0_OUT_N;
	pin E25 = GNDA;
	pin E26 = NC;
	pin E27 = NC;
	pin E28 = GNDA;
	pin E29 = NC;
	pin E30 = NC;
	pin E31 = GNDA;
	pin E32 = NC;
	pin E33 = NC;
	pin E34 = GNDA;
	pin F1 = GNDA;
	pin F2 = VCCA;
	pin F3 = VCCA;
	pin F4 = GNDA;
	pin F5 = VCCA;
	pin F6 = VCCA;
	pin F7 = GNDA;
	pin F8 = VCCA;
	pin F9 = VCCA;
	pin F10 = GNDA;
	pin F11 = VCCA;
	pin F12 = VCCA;
	pin F13 = GNDA;
	pin F14 = VCCA;
	pin F15 = VCCA;
	pin F16 = GNDA;
	pin F17 = VCCA;
	pin F18 = VCCA;
	pin F19 = GNDA;
	pin F20 = VCCA;
	pin F21 = VCCA;
	pin F22 = GNDA;
	pin F23 = VCCA;
	pin F24 = VCCA;
	pin F25 = GNDA;
	pin F26 = VCCA;
	pin F27 = VCCA;
	pin F28 = GNDA;
	pin F29 = VCCA;
	pin F30 = VCCA;
	pin F31 = GNDA;
	pin F32 = VCCA;
	pin F33 = VCCA;
	pin F34 = GNDA;
	pin G1 = GNDA;
	pin G2 = SERDES_CORNER_RXANTOUTP;
	pin G3 = SERDES_CORNER_RXANTOUTN;
	pin G4 = GNDA;
	pin G5 = GNDA;
	pin G6 = GNDA;
	pin G7 = GNDA;
	pin G8 = GNDA;
	pin G9 = GNDA;
	pin G10 = GNDA;
	pin G11 = VCCAUXA;
	pin G12 = VCCAUXA;
	pin G13 = GNDA;
	pin G14 = SERDES_S14_CLK_P;
	pin G15 = SERDES_S14_CLK_N;
	pin G16 = GNDA;
	pin G17 = SERDES_S15_CH3_IN_P;
	pin G18 = SERDES_S15_CH3_IN_N;
	pin G19 = GNDA;
	pin G20 = SERDES_S15_CLK_P;
	pin G21 = SERDES_S15_CLK_N;
	pin G22 = GNDA;
	pin G23 = VCCAUXA;
	pin G24 = VCCAUXA;
	pin G25 = GNDA;
	pin G26 = SERDES_CORNER_AUXTSTPADOUTP;
	pin G27 = SERDES_CORNER_AUXTSTPADOUTN;
	pin G28 = GNDA;
	pin G29 = GNDA;
	pin G30 = GNDA;
	pin G31 = GNDA;
	pin G32 = SERDES_CORNER_CLK_N;
	pin G33 = SERDES_CORNER_CLK_P;
	pin G34 = GNDA;
	pin H1 = NC;
	pin H2 = NC;
	pin H3 = NC;
	pin H4 = NC;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = GNDA;
	pin H8 = GNDA;
	pin H9 = GNDA;
	pin H10 = GNDA;
	pin H11 = GNDA;
	pin H12 = GNDA;
	pin H13 = GNDA;
	pin H14 = GNDA;
	pin H15 = GNDA;
	pin H16 = GNDA;
	pin H17 = GNDA;
	pin H18 = GNDA;
	pin H19 = GNDA;
	pin H20 = GNDA;
	pin H21 = GNDA;
	pin H22 = GNDA;
	pin H23 = GNDA;
	pin H24 = GNDA;
	pin H25 = GNDA;
	pin H26 = GNDA;
	pin H27 = GNDA;
	pin H28 = GNDA;
	pin H29 = NC;
	pin H30 = NC;
	pin H31 = NC;
	pin H32 = NC;
	pin H33 = NC;
	pin H34 = NC;
	pin J1 = M0;
	pin J2 = DONE;
	pin J3 = CCLK;
	pin J4 = TDO;
	pin J5 = TCK;
	pin J6 = NC;
	pin J7 = NC;
	pin J8 = NC;
	pin J9 = NC;
	pin J10 = NC;
	pin J11 = NC;
	pin J12 = NC;
	pin J13 = NC;
	pin J14 = NC;
	pin J15 = NC;
	pin J16 = NC;
	pin J17 = NC;
	pin J18 = NC;
	pin J19 = NC;
	pin J20 = NC;
	pin J21 = NC;
	pin J22 = NC;
	pin J23 = NC;
	pin J24 = NC;
	pin J25 = NC;
	pin J26 = NC;
	pin J27 = NC;
	pin J28 = NC;
	pin J29 = NC;
	pin J30 = IOB_E6_3;
	pin J31 = IOB_E14_3;
	pin J32 = IOB_E14_2;
	pin J33 = IOB_E14_1;
	pin J34 = IOB_E14_0;
	pin K1 = GND;
	pin K2 = VCCIO6;
	pin K3 = M1;
	pin K4 = GND;
	pin K5 = M2;
	pin K6 = VCCIO6;
	pin K7 = GND;
	pin K8 = IOB_W6_3;
	pin K9 = VCC_JTAG;
	pin K10 = GND;
	pin K11 = TDI;
	pin K12 = VCCAUX;
	pin K13 = GND;
	pin K14 = VCCINT;
	pin K15 = GND;
	pin K16 = VCCINT;
	pin K17 = GND;
	pin K18 = VCCINT;
	pin K19 = GND;
	pin K20 = VCCINT;
	pin K21 = GND;
	pin K22 = VCCINT;
	pin K23 = GND;
	pin K24 = NC;
	pin K25 = GND;
	pin K26 = IOB_E10_1;
	pin K27 = NC;
	pin K28 = GND;
	pin K29 = VCCIO5;
	pin K30 = IOB_E6_2;
	pin K31 = GND;
	pin K32 = IOB_E24_3;
	pin K33 = VCCIO5;
	pin K34 = GND;
	pin L1 = IOB_W28_2;
	pin L2 = IOB_W28_3;
	pin L3 = IOB_W14_0;
	pin L4 = IOB_W14_1;
	pin L5 = IOB_W18_0;
	pin L6 = IOB_W6_0;
	pin L7 = IOB_W6_1;
	pin L8 = IOB_W6_2;
	pin L9 = TMS;
	pin L10 = PROG_B;
	pin L11 = INIT_B;
	pin L12 = GND;
	pin L13 = VCCINT;
	pin L14 = GND;
	pin L15 = VCCINT;
	pin L16 = GND;
	pin L17 = VCCINT;
	pin L18 = GND;
	pin L19 = VCCINT;
	pin L20 = GND;
	pin L21 = VCCINT;
	pin L22 = GND;
	pin L23 = VCCAUX;
	pin L24 = IOB_E10_2;
	pin L25 = IOB_E10_3;
	pin L26 = IOB_E10_0;
	pin L27 = IOB_E13_7;
	pin L28 = IOB_E13_5;
	pin L29 = IOB_E18_3;
	pin L30 = IOB_E6_0;
	pin L31 = IOB_E6_1;
	pin L32 = IOB_E24_2;
	pin L33 = IOB_E24_1;
	pin L34 = IOB_E24_0;
	pin M1 = IOB_W24_2;
	pin M2 = IOB_W24_3;
	pin M3 = IOB_W22_3;
	pin M4 = IOB_W22_0;
	pin M5 = IOB_W22_1;
	pin M6 = IOB_W18_1;
	pin M7 = IOB_W14_2;
	pin M8 = IOB_W14_3;
	pin M9 = IOB_W10_1;
	pin M10 = IOB_W10_0;
	pin M11 = IOB_W10_3;
	pin M12 = VCCAUX;
	pin M13 = GND;
	pin M14 = VCCINT;
	pin M15 = GND;
	pin M16 = VCCINT;
	pin M17 = GND;
	pin M18 = VCCINT;
	pin M19 = GND;
	pin M20 = VCCINT;
	pin M21 = GND;
	pin M22 = VCCINT;
	pin M23 = GND;
	pin M24 = IOB_E38_1;
	pin M25 = NC;
	pin M26 = NC;
	pin M27 = IOB_E13_6;
	pin M28 = IOB_E13_4;
	pin M29 = IOB_E18_2;
	pin M30 = IOB_E18_1;
	pin M31 = IOB_E18_0;
	pin M32 = IOB_E34_3;
	pin M33 = IOB_E34_1;
	pin M34 = IOB_E34_0;
	pin N1 = GND;
	pin N2 = VCCIO6;
	pin N3 = IOB_W22_2;
	pin N4 = GND;
	pin N5 = IOB_W24_1;
	pin N6 = VCCIO6;
	pin N7 = GND;
	pin N8 = IOB_W18_3;
	pin N9 = IOB_W13_5;
	pin N10 = GND;
	pin N11 = IOB_W10_2;
	pin N12 = GND;
	pin N13 = VCCINT;
	pin N14 = GND;
	pin N15 = VCCINT;
	pin N16 = GND;
	pin N17 = VCCINT;
	pin N18 = GND;
	pin N19 = VCCINT;
	pin N20 = GND;
	pin N21 = VCCINT;
	pin N22 = GND;
	pin N23 = VCCAUX;
	pin N24 = IOB_E38_0;
	pin N25 = GND;
	pin N26 = NC;
	pin N27 = IOB_E22_3;
	pin N28 = GND;
	pin N29 = VCCIO5;
	pin N30 = IOB_E28_3;
	pin N31 = GND;
	pin N32 = IOB_E34_2;
	pin N33 = VCCIO5;
	pin N34 = GND;
	pin P1 = IOB_W32_1;
	pin P2 = IOB_W32_3;
	pin P3 = IOB_W34_2;
	pin P4 = IOB_W34_3;
	pin P5 = IOB_W24_0;
	pin P6 = IOB_W28_0;
	pin P7 = IOB_W28_1;
	pin P8 = IOB_W18_2;
	pin P9 = IOB_W13_4;
	pin P10 = IOB_W13_6;
	pin P11 = IOB_W13_7;
	pin P12 = VCCAUX;
	pin P13 = GND;
	pin P14 = VCCINT;
	pin P15 = GND;
	pin P16 = VCCINT;
	pin P17 = GND;
	pin P18 = VCCINT;
	pin P19 = GND;
	pin P20 = VCCINT;
	pin P21 = GND;
	pin P22 = VCCINT;
	pin P23 = GND;
	pin P24 = IOB_E38_2;
	pin P25 = IOB_E38_3;
	pin P26 = NC;
	pin P27 = IOB_E22_2;
	pin P28 = IOB_E22_1;
	pin P29 = IOB_E22_0;
	pin P30 = IOB_E28_2;
	pin P31 = IOB_E28_0;
	pin P32 = IOB_E28_1;
	pin P33 = IOB_E45_7;
	pin P34 = IOB_E45_6;
	pin R1 = IOB_W32_0;
	pin R2 = IOB_W32_2;
	pin R3 = IOB_W45_7;
	pin R4 = IOB_W34_1;
	pin R5 = IOB_W34_0;
	pin R6 = IOB_W42_0;
	pin R7 = IOB_W42_1;
	pin R8 = IOB_W42_3;
	pin R9 = IOB_W38_1;
	pin R10 = IOB_W38_0;
	pin R11 = IOB_W38_3;
	pin R12 = GND;
	pin R13 = VCCINT;
	pin R14 = GND;
	pin R15 = VCCINT;
	pin R16 = GND;
	pin R17 = VCCINT;
	pin R18 = GND;
	pin R19 = VCCINT;
	pin R20 = GND;
	pin R21 = VCCINT;
	pin R22 = GND;
	pin R23 = VCCAUX;
	pin R24 = IOB_E56_0;
	pin R25 = IOB_E56_1;
	pin R26 = NC;
	pin R27 = IOB_E32_3;
	pin R28 = IOB_E32_1;
	pin R29 = IOB_E32_0;
	pin R30 = IOB_E42_3;
	pin R31 = IOB_E42_1;
	pin R32 = IOB_E42_0;
	pin R33 = IOB_E45_5;
	pin R34 = IOB_E45_4;
	pin T1 = GND;
	pin T2 = VCCIO6;
	pin T3 = IOB_W45_6;
	pin T4 = GND;
	pin T5 = IOB_W50_1;
	pin T6 = VCCIO6;
	pin T7 = GND;
	pin T8 = IOB_W42_2;
	pin T9 = IOB_W46_1;
	pin T10 = GND;
	pin T11 = IOB_W38_2;
	pin T12 = VCCAUX;
	pin T13 = GND;
	pin T14 = VCCINT;
	pin T15 = GND;
	pin T16 = VCCINT;
	pin T17 = GND;
	pin T18 = VCCINT;
	pin T19 = GND;
	pin T20 = VCCINT;
	pin T21 = GND;
	pin T22 = VCCINT;
	pin T23 = GND;
	pin T24 = IOB_E56_3;
	pin T25 = GND;
	pin T26 = NC;
	pin T27 = IOB_E32_2;
	pin T28 = GND;
	pin T29 = VCCIO5;
	pin T30 = IOB_E42_2;
	pin T31 = GND;
	pin T32 = IOB_E46_1;
	pin T33 = VCCIO5;
	pin T34 = GND;
	pin U1 = IOB_W54_3;
	pin U2 = IOB_W54_2;
	pin U3 = IOB_W45_5;
	pin U4 = IOB_W45_4;
	pin U5 = IOB_W50_0;
	pin U6 = IOB_W50_2;
	pin U7 = IOB_W50_3;
	pin U8 = IOB_W56_3;
	pin U9 = IOB_W46_0;
	pin U10 = IOB_W46_2;
	pin U11 = IOB_W46_3;
	pin U12 = GND;
	pin U13 = VCCINT;
	pin U14 = GND;
	pin U15 = VCCINT;
	pin U16 = GND;
	pin U17 = VCCINT;
	pin U18 = GND;
	pin U19 = VCCINT;
	pin U20 = GND;
	pin U21 = VCCINT;
	pin U22 = GND;
	pin U23 = VCCAUX;
	pin U24 = IOB_E56_2;
	pin U25 = IOB_E60_3;
	pin U26 = IOB_E60_1;
	pin U27 = IOB_E50_0;
	pin U28 = IOB_E50_1;
	pin U29 = IOB_E50_3;
	pin U30 = IOB_E54_3;
	pin U31 = IOB_E54_2;
	pin U32 = IOB_E46_0;
	pin U33 = IOB_E46_2;
	pin U34 = IOB_E46_3;
	pin V1 = IOB_W54_1;
	pin V2 = IOB_W54_0;
	pin V3 = IOB_W66_2;
	pin V4 = IOB_W66_3;
	pin V5 = IOB_W66_1;
	pin V6 = IOB_W56_1;
	pin V7 = IOB_W56_0;
	pin V8 = IOB_W56_2;
	pin V9 = IOB_W60_1;
	pin V10 = IOB_W60_0;
	pin V11 = IOB_W60_3;
	pin V12 = VCCAUX;
	pin V13 = GND;
	pin V14 = VCCINT;
	pin V15 = GND;
	pin V16 = VCCINT;
	pin V17 = GND;
	pin V18 = VCCINT;
	pin V19 = GND;
	pin V20 = VCCINT;
	pin V21 = GND;
	pin V22 = VCCINT;
	pin V23 = GND;
	pin V24 = IOB_E74_3;
	pin V25 = IOB_E60_2;
	pin V26 = IOB_E60_0;
	pin V27 = IOB_E70_3;
	pin V28 = IOB_E70_2;
	pin V29 = IOB_E50_2;
	pin V30 = IOB_E54_0;
	pin V31 = IOB_E54_1;
	pin V32 = IOB_E66_1;
	pin V33 = IOB_E66_2;
	pin V34 = IOB_E66_3;
	pin W1 = GND;
	pin W2 = VCCIO7;
	pin W3 = IOB_W70_3;
	pin W4 = GND;
	pin W5 = IOB_W66_0;
	pin W6 = VCCIO7;
	pin W7 = GND;
	pin W8 = IOB_W84_5;
	pin W9 = IOB_W80_3;
	pin W10 = GND;
	pin W11 = IOB_W60_2;
	pin W12 = GND;
	pin W13 = VCCINT;
	pin W14 = GND;
	pin W15 = VCCINT;
	pin W16 = GND;
	pin W17 = VCCINT;
	pin W18 = GND;
	pin W19 = VCCINT;
	pin W20 = GND;
	pin W21 = VCCINT;
	pin W22 = GND;
	pin W23 = VCCAUX;
	pin W24 = IOB_E74_2;
	pin W25 = GND;
	pin W26 = IOB_E76_3;
	pin W27 = IOB_E76_2;
	pin W28 = GND;
	pin W29 = VCCIO4;
	pin W30 = IOB_E70_1;
	pin W31 = GND;
	pin W32 = IOB_E66_0;
	pin W33 = VCCIO4;
	pin W34 = GND;
	pin Y1 = IOB_W70_1;
	pin Y2 = IOB_W70_0;
	pin Y3 = IOB_W70_2;
	pin Y4 = IOB_W76_3;
	pin Y5 = IOB_W76_1;
	pin Y6 = IOB_W80_1;
	pin Y7 = IOB_W80_0;
	pin Y8 = IOB_W84_4;
	pin Y9 = IOB_W80_2;
	pin Y10 = IOB_W84_6;
	pin Y11 = IOB_W84_7;
	pin Y12 = VCCAUX;
	pin Y13 = GND;
	pin Y14 = VCCINT;
	pin Y15 = GND;
	pin Y16 = VCCINT;
	pin Y17 = GND;
	pin Y18 = VCCINT;
	pin Y19 = GND;
	pin Y20 = VCCINT;
	pin Y21 = GND;
	pin Y22 = VCCINT;
	pin Y23 = GND;
	pin Y24 = IOB_E74_0;
	pin Y25 = IOB_E74_1;
	pin Y26 = IOB_E88_3;
	pin Y27 = IOB_E80_0;
	pin Y28 = IOB_E80_1;
	pin Y29 = IOB_E80_3;
	pin Y30 = IOB_E70_0;
	pin Y31 = IOB_E76_0;
	pin Y32 = IOB_E76_1;
	pin Y33 = IOB_E84_7;
	pin Y34 = IOB_E84_5;
	pin AA1 = IOB_W74_1;
	pin AA2 = IOB_W74_0;
	pin AA3 = IOB_W74_3;
	pin AA4 = IOB_W76_2;
	pin AA5 = IOB_W76_0;
	pin AA6 = IOB_W88_1;
	pin AA7 = IOB_W88_0;
	pin AA8 = IOB_W88_3;
	pin AA9 = NC;
	pin AA10 = NC;
	pin AA11 = NC;
	pin AA12 = GND;
	pin AA13 = VCCINT;
	pin AA14 = GND;
	pin AA15 = VCCINT;
	pin AA16 = GND;
	pin AA17 = VCCINT;
	pin AA18 = GND;
	pin AA19 = VCCINT;
	pin AA20 = GND;
	pin AA21 = VCCINT;
	pin AA22 = GND;
	pin AA23 = VCCAUX;
	pin AA24 = IOB_E92_3;
	pin AA25 = IOB_E92_2;
	pin AA26 = IOB_E88_2;
	pin AA27 = IOB_E88_0;
	pin AA28 = IOB_E88_1;
	pin AA29 = IOB_E80_2;
	pin AA30 = IOB_E84_1;
	pin AA31 = IOB_E84_2;
	pin AA32 = IOB_E84_3;
	pin AA33 = IOB_E84_6;
	pin AA34 = IOB_E84_4;
	pin AB1 = GND;
	pin AB2 = VCCIO7;
	pin AB3 = IOB_W74_2;
	pin AB4 = GND;
	pin AB5 = NC;
	pin AB6 = VCCIO7;
	pin AB7 = GND;
	pin AB8 = IOB_W88_2;
	pin AB9 = IOB_W98_1;
	pin AB10 = GND;
	pin AB11 = NC;
	pin AB12 = VCCAUX;
	pin AB13 = GND;
	pin AB14 = VCCINT;
	pin AB15 = GND;
	pin AB16 = VCCINT;
	pin AB17 = GND;
	pin AB18 = VCCINT;
	pin AB19 = GND;
	pin AB20 = VCCINT;
	pin AB21 = GND;
	pin AB22 = VCCINT;
	pin AB23 = GND;
	pin AB24 = IOB_E92_1;
	pin AB25 = GND;
	pin AB26 = NC;
	pin AB27 = NC;
	pin AB28 = GND;
	pin AB29 = VCCIO4;
	pin AB30 = IOB_E84_0;
	pin AB31 = GND;
	pin AB32 = NC;
	pin AB33 = VCCIO4;
	pin AB34 = GND;
	pin AC1 = IOB_W84_3;
	pin AC2 = IOB_W84_2;
	pin AC3 = IOB_W92_1;
	pin AC4 = IOB_W92_3;
	pin AC5 = NC;
	pin AC6 = NC;
	pin AC7 = NC;
	pin AC8 = IOB_W102_3;
	pin AC9 = IOB_W98_0;
	pin AC10 = IOB_W98_2;
	pin AC11 = IOB_W98_3;
	pin AC12 = GND;
	pin AC13 = VCCAUX;
	pin AC14 = GND;
	pin AC15 = VCCAUX;
	pin AC16 = GND;
	pin AC17 = VCCAUX;
	pin AC18 = GND;
	pin AC19 = VCCAUX;
	pin AC20 = GND;
	pin AC21 = VCCAUX;
	pin AC22 = GND;
	pin AC23 = VCCAUX;
	pin AC24 = IOB_E92_0;
	pin AC25 = NC;
	pin AC26 = NC;
	pin AC27 = NC;
	pin AC28 = IOB_E106_1;
	pin AC29 = IOB_E106_3;
	pin AC30 = IOB_E96_1;
	pin AC31 = IOB_E96_3;
	pin AC32 = NC;
	pin AC33 = NC;
	pin AC34 = NC;
	pin AD1 = IOB_W84_1;
	pin AD2 = IOB_W84_0;
	pin AD3 = IOB_W92_0;
	pin AD4 = IOB_W92_2;
	pin AD5 = IOB_W102_1;
	pin AD6 = IOB_W102_0;
	pin AD7 = IOB_W102_2;
	pin AD8 = NC;
	pin AD9 = NC;
	pin AD10 = NC;
	pin AD11 = NC;
	pin AD12 = IOB_N49_1;
	pin AD13 = IOB_N49_0;
	pin AD14 = IOB_N49_3;
	pin AD15 = IOB_N77_3;
	pin AD16 = IOB_N77_0;
	pin AD17 = IOB_N77_1;
	pin AD18 = IOB_N115_2;
	pin AD19 = IOB_N115_3;
	pin AD20 = IOB_N115_0;
	pin AD21 = IOB_N139_2;
	pin AD22 = IOB_N175_2;
	pin AD23 = IOB_N175_3;
	pin AD24 = NC;
	pin AD25 = NC;
	pin AD26 = NC;
	pin AD27 = NC;
	pin AD28 = IOB_E106_0;
	pin AD29 = IOB_E106_2;
	pin AD30 = IOB_E96_0;
	pin AD31 = IOB_E96_2;
	pin AD32 = NC;
	pin AD33 = NC;
	pin AD34 = NC;
	pin AE1 = GND;
	pin AE2 = VCCIO7;
	pin AE3 = IOB_W96_1;
	pin AE4 = GND;
	pin AE5 = IOB_W106_1;
	pin AE6 = VCCIO7;
	pin AE7 = GND;
	pin AE8 = NC;
	pin AE9 = NC;
	pin AE10 = GND;
	pin AE11 = NC;
	pin AE12 = NC;
	pin AE13 = GND;
	pin AE14 = IOB_N49_2;
	pin AE15 = IOB_N77_2;
	pin AE16 = GND;
	pin AE17 = IOB_N89_2;
	pin AE18 = IOB_N89_3;
	pin AE19 = GND;
	pin AE20 = IOB_N115_1;
	pin AE21 = IOB_N139_3;
	pin AE22 = GND;
	pin AE23 = IOB_N175_0;
	pin AE24 = IOB_N175_1;
	pin AE25 = GND;
	pin AE26 = IOB_E116_0;
	pin AE27 = IOB_E116_1;
	pin AE28 = GND;
	pin AE29 = VCCIO4;
	pin AE30 = IOB_E98_3;
	pin AE31 = GND;
	pin AE32 = NC;
	pin AE33 = VCCIO4;
	pin AE34 = GND;
	pin AF1 = NC;
	pin AF2 = NC;
	pin AF3 = IOB_W96_0;
	pin AF4 = IOB_W106_3;
	pin AF5 = IOB_W106_0;
	pin AF6 = IOB_W116_3;
	pin AF7 = IOB_W116_2;
	pin AF8 = IOB_N5_2;
	pin AF9 = IOB_N5_3;
	pin AF10 = VCCIO0;
	pin AF11 = NC;
	pin AF12 = NC;
	pin AF13 = VCCIO0;
	pin AF14 = IOB_N61_2;
	pin AF15 = IOB_N61_3;
	pin AF16 = VCCIO1;
	pin AF17 = IOB_N89_0;
	pin AF18 = IOB_N89_1;
	pin AF19 = VCCIO2;
	pin AF20 = IOB_N127_2;
	pin AF21 = IOB_N127_3;
	pin AF22 = VCCIO3;
	pin AF23 = IOB_N171_2;
	pin AF24 = IOB_N171_3;
	pin AF25 = VCCIO3;
	pin AF26 = IOB_N183_2;
	pin AF27 = IOB_N183_3;
	pin AF28 = NC;
	pin AF29 = IOB_E116_3;
	pin AF30 = IOB_E98_2;
	pin AF31 = IOB_E98_0;
	pin AF32 = IOB_E98_1;
	pin AF33 = NC;
	pin AF34 = NC;
	pin AG1 = NC;
	pin AG2 = NC;
	pin AG3 = IOB_W96_2;
	pin AG4 = IOB_W106_2;
	pin AG5 = NC;
	pin AG6 = IOB_W116_1;
	pin AG7 = IOB_W116_0;
	pin AG8 = IOB_N5_0;
	pin AG9 = IOB_N5_1;
	pin AG10 = NC;
	pin AG11 = NC;
	pin AG12 = IOB_N37_2;
	pin AG13 = IOB_N37_3;
	pin AG14 = IOB_N65_2;
	pin AG15 = IOB_N61_1;
	pin AG16 = IOB_N85_2;
	pin AG17 = IOB_N85_3;
	pin AG18 = IOB_N103_2;
	pin AG19 = IOB_N103_3;
	pin AG20 = IOB_N127_1;
	pin AG21 = IOB_N135_3;
	pin AG22 = IOB_N155_2;
	pin AG23 = IOB_N155_3;
	pin AG24 = NC;
	pin AG25 = NC;
	pin AG26 = NC;
	pin AG27 = IOB_N183_1;
	pin AG28 = IOB_E116_4;
	pin AG29 = IOB_E116_2;
	pin AG30 = IOB_E116_7;
	pin AG31 = IOB_E108_0;
	pin AG32 = IOB_E108_1;
	pin AG33 = NC;
	pin AG34 = NC;
	pin AH1 = GND;
	pin AH2 = VCCIO7;
	pin AH3 = IOB_W96_3;
	pin AH4 = GND;
	pin AH5 = IOB_W116_5;
	pin AH6 = NC;
	pin AH7 = GND;
	pin AH8 = NC;
	pin AH9 = NC;
	pin AH10 = GND;
	pin AH11 = NC;
	pin AH12 = IOB_N37_0;
	pin AH13 = GND;
	pin AH14 = IOB_N65_3;
	pin AH15 = IOB_N61_0;
	pin AH16 = GND;
	pin AH17 = IOB_N85_1;
	pin AH18 = IOB_N103_1;
	pin AH19 = GND;
	pin AH20 = IOB_N127_0;
	pin AH21 = IOB_N135_2;
	pin AH22 = GND;
	pin AH23 = IOB_N167_3;
	pin AH24 = IOB_N167_1;
	pin AH25 = GND;
	pin AH26 = NC;
	pin AH27 = IOB_N183_0;
	pin AH28 = GND;
	pin AH29 = IOB_E116_5;
	pin AH30 = IOB_E116_6;
	pin AH31 = GND;
	pin AH32 = IOB_E108_3;
	pin AH33 = VCCIO4;
	pin AH34 = GND;
	pin AJ1 = IOB_W108_1;
	pin AJ2 = IOB_W108_3;
	pin AJ3 = IOB_W108_2;
	pin AJ4 = IOB_W116_7;
	pin AJ5 = IOB_W116_4;
	pin AJ6 = IOB_N9_2;
	pin AJ7 = VCCIO0;
	pin AJ8 = NC;
	pin AJ9 = NC;
	pin AJ10 = VCCIO0;
	pin AJ11 = NC;
	pin AJ12 = IOB_N37_1;
	pin AJ13 = VCCIO1;
	pin AJ14 = IOB_N65_0;
	pin AJ15 = IOB_N65_1;
	pin AJ16 = VCCIO1;
	pin AJ17 = IOB_N85_0;
	pin AJ18 = IOB_N103_0;
	pin AJ19 = VCCIO2;
	pin AJ20 = IOB_N123_2;
	pin AJ21 = IOB_N123_3;
	pin AJ22 = VCCIO2;
	pin AJ23 = IOB_N167_2;
	pin AJ24 = IOB_N167_0;
	pin AJ25 = VCCIO3;
	pin AJ26 = NC;
	pin AJ27 = NC;
	pin AJ28 = VCCIO3;
	pin AJ29 = NC;
	pin AJ30 = NC;
	pin AJ31 = IOB_E112_2;
	pin AJ32 = IOB_E108_2;
	pin AJ33 = IOB_E102_3;
	pin AJ34 = IOB_E102_1;
	pin AK1 = IOB_W108_0;
	pin AK2 = IOB_W112_1;
	pin AK3 = IOB_W112_2;
	pin AK4 = IOB_W116_6;
	pin AK5 = IOB_N9_3;
	pin AK6 = IOB_N13_2;
	pin AK7 = IOB_N13_3;
	pin AK8 = IOB_N21_3;
	pin AK9 = IOB_N25_2;
	pin AK10 = IOB_N25_3;
	pin AK11 = IOB_N33_3;
	pin AK12 = IOB_N53_2;
	pin AK13 = IOB_N53_3;
	pin AK14 = IOB_N73_3;
	pin AK15 = IOB_N73_2;
	pin AK16 = IOB_N99_2;
	pin AK17 = IOB_N99_3;
	pin AK18 = IOB_N111_2;
	pin AK19 = IOB_N111_3;
	pin AK20 = IOB_N123_1;
	pin AK21 = IOB_N135_1;
	pin AK22 = IOB_N139_0;
	pin AK23 = IOB_N139_1;
	pin AK24 = IOB_N163_0;
	pin AK25 = IOB_N163_1;
	pin AK26 = IOB_N171_1;
	pin AK27 = NC;
	pin AK28 = NC;
	pin AK29 = NC;
	pin AK30 = NC;
	pin AK31 = IOB_E112_3;
	pin AK32 = IOB_E112_1;
	pin AK33 = IOB_E102_2;
	pin AK34 = IOB_E102_0;
	pin AL1 = GND;
	pin AL2 = IOB_W112_0;
	pin AL3 = IOB_W112_3;
	pin AL4 = GND;
	pin AL5 = IOB_N9_1;
	pin AL6 = IOB_N13_0;
	pin AL7 = GND;
	pin AL8 = IOB_N21_2;
	pin AL9 = IOB_N25_0;
	pin AL10 = GND;
	pin AL11 = IOB_N33_2;
	pin AL12 = IOB_N53_1;
	pin AL13 = GND;
	pin AL14 = IOB_N73_0;
	pin AL15 = IOB_N73_1;
	pin AL16 = GND;
	pin AL17 = IOB_N99_0;
	pin AL18 = IOB_N107_0;
	pin AL19 = GND;
	pin AL20 = IOB_N123_0;
	pin AL21 = IOB_N135_0;
	pin AL22 = GND;
	pin AL23 = IOB_N143_1;
	pin AL24 = IOB_N143_3;
	pin AL25 = GND;
	pin AL26 = IOB_N171_0;
	pin AL27 = NC;
	pin AL28 = GND;
	pin AL29 = NC;
	pin AL30 = NC;
	pin AL31 = GND;
	pin AL32 = IOB_E112_0;
	pin AL33 = NC;
	pin AL34 = GND;
	pin AM1 = IOB_N17_0;
	pin AM2 = NC;
	pin AM3 = NC;
	pin AM4 = NC;
	pin AM5 = IOB_N9_0;
	pin AM6 = IOB_N13_1;
	pin AM7 = IOB_N21_0;
	pin AM8 = IOB_N21_1;
	pin AM9 = IOB_N25_1;
	pin AM10 = IOB_N33_0;
	pin AM11 = IOB_N33_1;
	pin AM12 = IOB_N53_0;
	pin AM13 = IOB_N69_0;
	pin AM14 = IOB_N69_1;
	pin AM15 = IOB_N81_0;
	pin AM16 = IOB_N81_1;
	pin AM17 = IOB_N99_1;
	pin AM18 = IOB_N107_1;
	pin AM19 = IOB_N107_2;
	pin AM20 = IOB_N107_3;
	pin AM21 = IOB_N119_2;
	pin AM22 = IOB_N119_3;
	pin AM23 = IOB_N143_0;
	pin AM24 = IOB_N143_2;
	pin AM25 = IOB_N151_2;
	pin AM26 = IOB_N151_3;
	pin AM27 = IOB_N163_2;
	pin AM28 = IOB_N163_3;
	pin AM29 = NC;
	pin AM30 = NC;
	pin AM31 = IOB_N179_0;
	pin AM32 = IOB_N179_1;
	pin AM33 = IOB_N179_3;
	pin AM34 = IOB_N187_1;
	pin AN1 = IOB_N17_1;
	pin AN2 = GND;
	pin AN3 = NC;
	pin AN4 = VCCIO0;
	pin AN5 = IOB_N29_0;
	pin AN6 = IOB_N29_2;
	pin AN7 = VCCIO0;
	pin AN8 = IOB_N41_0;
	pin AN9 = IOB_N41_1;
	pin AN10 = VCCIO1;
	pin AN11 = IOB_N57_0;
	pin AN12 = IOB_N57_1;
	pin AN13 = VCCIO1;
	pin AN14 = IOB_N69_3;
	pin AN15 = IOB_N81_2;
	pin AN16 = VCCIO1;
	pin AN17 = IOB_N93_1;
	pin AN18 = IOB_N93_3;
	pin AN19 = VCCIO2;
	pin AN20 = IOB_N111_0;
	pin AN21 = IOB_N119_1;
	pin AN22 = VCCIO2;
	pin AN23 = IOB_N131_1;
	pin AN24 = IOB_N131_3;
	pin AN25 = VCCIO2;
	pin AN26 = IOB_N151_1;
	pin AN27 = IOB_N155_1;
	pin AN28 = VCCIO3;
	pin AN29 = IOB_N159_2;
	pin AN30 = IOB_N159_3;
	pin AN31 = VCCIO3;
	pin AN32 = IOB_N179_2;
	pin AN33 = GND;
	pin AN34 = IOB_N187_0;
	pin AP2 = IOB_N17_2;
	pin AP3 = IOB_N17_3;
	pin AP4 = GND;
	pin AP5 = IOB_N29_1;
	pin AP6 = IOB_N29_3;
	pin AP7 = GND;
	pin AP8 = IOB_N41_2;
	pin AP9 = IOB_N41_3;
	pin AP10 = GND;
	pin AP11 = IOB_N57_2;
	pin AP12 = IOB_N57_3;
	pin AP13 = GND;
	pin AP14 = IOB_N69_2;
	pin AP15 = IOB_N81_3;
	pin AP16 = GND;
	pin AP17 = IOB_N93_0;
	pin AP18 = IOB_N93_2;
	pin AP19 = GND;
	pin AP20 = IOB_N111_1;
	pin AP21 = IOB_N119_0;
	pin AP22 = GND;
	pin AP23 = IOB_N131_0;
	pin AP24 = IOB_N131_2;
	pin AP25 = GND;
	pin AP26 = IOB_N151_0;
	pin AP27 = IOB_N155_0;
	pin AP28 = GND;
	pin AP29 = IOB_N159_0;
	pin AP30 = IOB_N159_1;
	pin AP31 = GND;
	pin AP32 = IOB_N187_2;
	pin AP33 = IOB_N187_3;
}

device LFE4-30E {
	chip CHIP0;
	bond FPBGA484 = BOND0;
	bond FPBGA648 = BOND1;
	bond FCBGA676 = BOND2;
	speed 7;
	speed 8;
	speed 9;
	combo FPBGA484 7;
	combo FPBGA484 8;
	combo FPBGA484 9;
	combo FPBGA648 7;
	combo FPBGA648 8;
	combo FPBGA648 9;
	combo FCBGA676 7;
	combo FCBGA676 8;
	combo FCBGA676 9;
}

device LFE4-50E {
	chip CHIP0;
	bond FPBGA484 = BOND0;
	bond FPBGA648 = BOND1;
	bond FCBGA676 = BOND2;
	speed 7;
	speed 8;
	speed 9;
	combo FPBGA484 7;
	combo FPBGA484 8;
	combo FPBGA484 9;
	combo FPBGA648 7;
	combo FPBGA648 8;
	combo FPBGA648 9;
	combo FCBGA676 7;
	combo FCBGA676 8;
	combo FCBGA676 9;
}

device LFE4-130E {
	chip CHIP1;
	bond FPBGA648 = BOND3;
	bond FPBGA868 = BOND4;
	bond FCBGA676 = BOND5;
	bond FCBGA900 = BOND6;
	speed 7;
	speed 8;
	speed 9;
	combo FPBGA648 7;
	combo FPBGA648 8;
	combo FPBGA648 9;
	combo FPBGA868 7;
	combo FPBGA868 8;
	combo FPBGA868 9;
	combo FCBGA676 7;
	combo FCBGA676 8;
	combo FCBGA676 9;
	combo FCBGA900 7;
	combo FCBGA900 8;
	combo FCBGA900 9;
}

device LFE4-95E {
	chip CHIP1;
	bond FPBGA648 = BOND3;
	bond FPBGA868 = BOND4;
	bond FCBGA676 = BOND5;
	bond FCBGA900 = BOND6;
	speed 7;
	speed 8;
	speed 9;
	combo FPBGA648 7;
	combo FPBGA648 8;
	combo FPBGA648 9;
	combo FPBGA868 7;
	combo FPBGA868 8;
	combo FPBGA868 9;
	combo FCBGA676 7;
	combo FCBGA676 8;
	combo FCBGA676 9;
	combo FCBGA900 7;
	combo FCBGA900 8;
	combo FCBGA900 9;
}

device LFE4-190E {
	chip CHIP2;
	bond FCBGA676 = BOND7;
	bond FCBGA900 = BOND8;
	bond FCBGA1152 = BOND9;
	speed 7;
	speed 8;
	speed 9;
	combo FCBGA676 7;
	combo FCBGA676 8;
	combo FCBGA676 9;
	combo FCBGA900 7;
	combo FCBGA900 8;
	combo FCBGA900 9;
	combo FCBGA1152 7;
	combo FCBGA1152 8;
	combo FCBGA1152 9;
}

intdb {
	region_slot PCLK0;
	region_slot PCLK1;
	region_slot PCLK2;
	region_slot PCLK3;
	region_slot SCLK0;
	region_slot SCLK1;
	region_slot SCLK2;
	region_slot SCLK3;
	region_slot VSDCLK;
	wire TIE0: tie 0;
	wire TIE1: tie 1;
	wire X0_W0: mux;
	wire X0_W1: mux;
	wire X0_E0: mux;
	wire X0_E1: mux;
	wire X0_S0: mux;
	wire X0_S1: mux;
	wire X0_N0: mux;
	wire X0_N1: mux;
	wire X1_W0_0: mux;
	wire X1_W0_1: branch E;
	wire X1_W1_0: mux;
	wire X1_W1_1: branch E;
	wire X1_W4_0: mux;
	wire X1_W4_1: branch E;
	wire X1_W5_0: mux;
	wire X1_W5_1: branch E;
	wire X1_W6_0: mux;
	wire X1_W6_1: branch E;
	wire X1_W7_0: mux;
	wire X1_W7_1: branch E;
	wire X1_E0_0: mux;
	wire X1_E0_1: branch W;
	wire X1_E1_0: mux;
	wire X1_E1_1: branch W;
	wire X1_E4_0: mux;
	wire X1_E4_1: branch W;
	wire X1_E5_0: mux;
	wire X1_E5_1: branch W;
	wire X1_E6_0: mux;
	wire X1_E6_1: branch W;
	wire X1_E7_0: mux;
	wire X1_E7_1: branch W;
	wire X1_S0_0: mux;
	wire X1_S0_1: branch N;
	wire X1_S1_0: mux;
	wire X1_S1_1: branch N;
	wire X1_S4_0: mux;
	wire X1_S4_1: branch N;
	wire X1_S5_0: mux;
	wire X1_S5_1: branch N;
	wire X1_S6_0: mux;
	wire X1_S6_1: branch N;
	wire X1_S7_0: mux;
	wire X1_S7_1: branch N;
	wire X1_N0_0: mux;
	wire X1_N0_1: branch S;
	wire X1_N1_0: mux;
	wire X1_N1_1: branch S;
	wire X1_N4_0: mux;
	wire X1_N4_1: branch S;
	wire X1_N5_0: mux;
	wire X1_N5_1: branch S;
	wire X1_N6_0: mux;
	wire X1_N6_1: branch S;
	wire X1_N7_0: mux;
	wire X1_N7_1: branch S;
	wire X2_W0_0: mux;
	wire X2_W0_1: branch E;
	wire X2_W0_2: branch E;
	wire X2_W1_0: mux;
	wire X2_W1_1: branch E;
	wire X2_W1_2: branch E;
	wire X2_W2_0: mux;
	wire X2_W2_1: branch E;
	wire X2_W2_2: branch E;
	wire X2_W3_0: mux;
	wire X2_W3_1: branch E;
	wire X2_W3_2: branch E;
	wire X2_W4_0: mux;
	wire X2_W4_1: branch E;
	wire X2_W4_2: branch E;
	wire X2_W5_0: mux;
	wire X2_W5_1: branch E;
	wire X2_W5_2: branch E;
	wire X2_W6_0: mux;
	wire X2_W6_1: branch E;
	wire X2_W6_2: branch E;
	wire X2_W7_0: mux;
	wire X2_W7_1: branch E;
	wire X2_W7_2: branch E;
	wire X2_E0_0: mux;
	wire X2_E0_1: branch W;
	wire X2_E0_2: branch W;
	wire X2_E1_0: mux;
	wire X2_E1_1: branch W;
	wire X2_E1_2: branch W;
	wire X2_E2_0: mux;
	wire X2_E2_1: branch W;
	wire X2_E2_2: branch W;
	wire X2_E3_0: mux;
	wire X2_E3_1: branch W;
	wire X2_E3_2: branch W;
	wire X2_E4_0: mux;
	wire X2_E4_1: branch W;
	wire X2_E4_2: branch W;
	wire X2_E5_0: mux;
	wire X2_E5_1: branch W;
	wire X2_E5_2: branch W;
	wire X2_E6_0: mux;
	wire X2_E6_1: branch W;
	wire X2_E6_2: branch W;
	wire X2_E7_0: mux;
	wire X2_E7_1: branch W;
	wire X2_E7_2: branch W;
	wire X2_S0_0: mux;
	wire X2_S0_1: branch N;
	wire X2_S0_2: branch N;
	wire X2_S1_0: mux;
	wire X2_S1_1: branch N;
	wire X2_S1_2: branch N;
	wire X2_S2_0: mux;
	wire X2_S2_1: branch N;
	wire X2_S2_2: branch N;
	wire X2_S3_0: mux;
	wire X2_S3_1: branch N;
	wire X2_S3_2: branch N;
	wire X2_S4_0: mux;
	wire X2_S4_1: branch N;
	wire X2_S4_2: branch N;
	wire X2_S5_0: mux;
	wire X2_S5_1: branch N;
	wire X2_S5_2: branch N;
	wire X2_S6_0: mux;
	wire X2_S6_1: branch N;
	wire X2_S6_2: branch N;
	wire X2_S7_0: mux;
	wire X2_S7_1: branch N;
	wire X2_S7_2: branch N;
	wire X2_N0_0: mux;
	wire X2_N0_1: branch S;
	wire X2_N0_2: branch S;
	wire X2_N1_0: mux;
	wire X2_N1_1: branch S;
	wire X2_N1_2: branch S;
	wire X2_N2_0: mux;
	wire X2_N2_1: branch S;
	wire X2_N2_2: branch S;
	wire X2_N3_0: mux;
	wire X2_N3_1: branch S;
	wire X2_N3_2: branch S;
	wire X2_N4_0: mux;
	wire X2_N4_1: branch S;
	wire X2_N4_2: branch S;
	wire X2_N5_0: mux;
	wire X2_N5_1: branch S;
	wire X2_N5_2: branch S;
	wire X2_N6_0: mux;
	wire X2_N6_1: branch S;
	wire X2_N6_2: branch S;
	wire X2_N7_0: mux;
	wire X2_N7_1: branch S;
	wire X2_N7_2: branch S;
	wire X6_W0_0: mux;
	wire X6_W0_1: branch E;
	wire X6_W0_2: branch E;
	wire X6_W0_3: branch E;
	wire X6_W0_4: branch E;
	wire X6_W0_5: branch E;
	wire X6_W0_6: branch E;
	wire X6_W1_0: mux;
	wire X6_W1_1: branch E;
	wire X6_W1_2: branch E;
	wire X6_W1_3: branch E;
	wire X6_W1_4: branch E;
	wire X6_W1_5: branch E;
	wire X6_W1_6: branch E;
	wire X6_W2_0: mux;
	wire X6_W2_1: branch E;
	wire X6_W2_2: branch E;
	wire X6_W2_3: branch E;
	wire X6_W2_4: branch E;
	wire X6_W2_5: branch E;
	wire X6_W2_6: branch E;
	wire X6_W3_0: mux;
	wire X6_W3_1: branch E;
	wire X6_W3_2: branch E;
	wire X6_W3_3: branch E;
	wire X6_W3_4: branch E;
	wire X6_W3_5: branch E;
	wire X6_W3_6: branch E;
	wire X6_W4_0: mux;
	wire X6_W4_1: branch E;
	wire X6_W4_2: branch E;
	wire X6_W4_3: branch E;
	wire X6_W4_4: branch E;
	wire X6_W4_5: branch E;
	wire X6_W4_6: branch E;
	wire X6_W5_0: mux;
	wire X6_W5_1: branch E;
	wire X6_W5_2: branch E;
	wire X6_W5_3: branch E;
	wire X6_W5_4: branch E;
	wire X6_W5_5: branch E;
	wire X6_W5_6: branch E;
	wire X6_W6_0: mux;
	wire X6_W6_1: branch E;
	wire X6_W6_2: branch E;
	wire X6_W6_3: branch E;
	wire X6_W6_4: branch E;
	wire X6_W6_5: branch E;
	wire X6_W6_6: branch E;
	wire X6_W7_0: mux;
	wire X6_W7_1: branch E;
	wire X6_W7_2: branch E;
	wire X6_W7_3: branch E;
	wire X6_W7_4: branch E;
	wire X6_W7_5: branch E;
	wire X6_W7_6: branch E;
	wire X6_E0_0: mux;
	wire X6_E0_1: branch W;
	wire X6_E0_2: branch W;
	wire X6_E0_3: branch W;
	wire X6_E0_4: branch W;
	wire X6_E0_5: branch W;
	wire X6_E0_6: branch W;
	wire X6_E1_0: mux;
	wire X6_E1_1: branch W;
	wire X6_E1_2: branch W;
	wire X6_E1_3: branch W;
	wire X6_E1_4: branch W;
	wire X6_E1_5: branch W;
	wire X6_E1_6: branch W;
	wire X6_E2_0: mux;
	wire X6_E2_1: branch W;
	wire X6_E2_2: branch W;
	wire X6_E2_3: branch W;
	wire X6_E2_4: branch W;
	wire X6_E2_5: branch W;
	wire X6_E2_6: branch W;
	wire X6_E3_0: mux;
	wire X6_E3_1: branch W;
	wire X6_E3_2: branch W;
	wire X6_E3_3: branch W;
	wire X6_E3_4: branch W;
	wire X6_E3_5: branch W;
	wire X6_E3_6: branch W;
	wire X6_E4_0: mux;
	wire X6_E4_1: branch W;
	wire X6_E4_2: branch W;
	wire X6_E4_3: branch W;
	wire X6_E4_4: branch W;
	wire X6_E4_5: branch W;
	wire X6_E4_6: branch W;
	wire X6_E5_0: mux;
	wire X6_E5_1: branch W;
	wire X6_E5_2: branch W;
	wire X6_E5_3: branch W;
	wire X6_E5_4: branch W;
	wire X6_E5_5: branch W;
	wire X6_E5_6: branch W;
	wire X6_E6_0: mux;
	wire X6_E6_1: branch W;
	wire X6_E6_2: branch W;
	wire X6_E6_3: branch W;
	wire X6_E6_4: branch W;
	wire X6_E6_5: branch W;
	wire X6_E6_6: branch W;
	wire X6_E7_0: mux;
	wire X6_E7_1: branch W;
	wire X6_E7_2: branch W;
	wire X6_E7_3: branch W;
	wire X6_E7_4: branch W;
	wire X6_E7_5: branch W;
	wire X6_E7_6: branch W;
	wire X6_S0_0: mux;
	wire X6_S0_1: branch N;
	wire X6_S0_2: branch N;
	wire X6_S0_3: branch N;
	wire X6_S0_4: branch N;
	wire X6_S0_5: branch N;
	wire X6_S0_6: branch N;
	wire X6_S1_0: mux;
	wire X6_S1_1: branch N;
	wire X6_S1_2: branch N;
	wire X6_S1_3: branch N;
	wire X6_S1_4: branch N;
	wire X6_S1_5: branch N;
	wire X6_S1_6: branch N;
	wire X6_S2_0: mux;
	wire X6_S2_1: branch N;
	wire X6_S2_2: branch N;
	wire X6_S2_3: branch N;
	wire X6_S2_4: branch N;
	wire X6_S2_5: branch N;
	wire X6_S2_6: branch N;
	wire X6_S3_0: mux;
	wire X6_S3_1: branch N;
	wire X6_S3_2: branch N;
	wire X6_S3_3: branch N;
	wire X6_S3_4: branch N;
	wire X6_S3_5: branch N;
	wire X6_S3_6: branch N;
	wire X6_S4_0: mux;
	wire X6_S4_1: branch N;
	wire X6_S4_2: branch N;
	wire X6_S4_3: branch N;
	wire X6_S4_4: branch N;
	wire X6_S4_5: branch N;
	wire X6_S4_6: branch N;
	wire X6_S5_0: mux;
	wire X6_S5_1: branch N;
	wire X6_S5_2: branch N;
	wire X6_S5_3: branch N;
	wire X6_S5_4: branch N;
	wire X6_S5_5: branch N;
	wire X6_S5_6: branch N;
	wire X6_S6_0: mux;
	wire X6_S6_1: branch N;
	wire X6_S6_2: branch N;
	wire X6_S6_3: branch N;
	wire X6_S6_4: branch N;
	wire X6_S6_5: branch N;
	wire X6_S6_6: branch N;
	wire X6_S7_0: mux;
	wire X6_S7_1: branch N;
	wire X6_S7_2: branch N;
	wire X6_S7_3: branch N;
	wire X6_S7_4: branch N;
	wire X6_S7_5: branch N;
	wire X6_S7_6: branch N;
	wire X6_N0_0: mux;
	wire X6_N0_1: branch S;
	wire X6_N0_2: branch S;
	wire X6_N0_3: branch S;
	wire X6_N0_4: branch S;
	wire X6_N0_5: branch S;
	wire X6_N0_6: branch S;
	wire X6_N1_0: mux;
	wire X6_N1_1: branch S;
	wire X6_N1_2: branch S;
	wire X6_N1_3: branch S;
	wire X6_N1_4: branch S;
	wire X6_N1_5: branch S;
	wire X6_N1_6: branch S;
	wire X6_N2_0: mux;
	wire X6_N2_1: branch S;
	wire X6_N2_2: branch S;
	wire X6_N2_3: branch S;
	wire X6_N2_4: branch S;
	wire X6_N2_5: branch S;
	wire X6_N2_6: branch S;
	wire X6_N3_0: mux;
	wire X6_N3_1: branch S;
	wire X6_N3_2: branch S;
	wire X6_N3_3: branch S;
	wire X6_N3_4: branch S;
	wire X6_N3_5: branch S;
	wire X6_N3_6: branch S;
	wire X6_N4_0: mux;
	wire X6_N4_1: branch S;
	wire X6_N4_2: branch S;
	wire X6_N4_3: branch S;
	wire X6_N4_4: branch S;
	wire X6_N4_5: branch S;
	wire X6_N4_6: branch S;
	wire X6_N5_0: mux;
	wire X6_N5_1: branch S;
	wire X6_N5_2: branch S;
	wire X6_N5_3: branch S;
	wire X6_N5_4: branch S;
	wire X6_N5_5: branch S;
	wire X6_N5_6: branch S;
	wire X6_N6_0: mux;
	wire X6_N6_1: branch S;
	wire X6_N6_2: branch S;
	wire X6_N6_3: branch S;
	wire X6_N6_4: branch S;
	wire X6_N6_5: branch S;
	wire X6_N6_6: branch S;
	wire X6_N7_0: mux;
	wire X6_N7_1: branch S;
	wire X6_N7_2: branch S;
	wire X6_N7_3: branch S;
	wire X6_N7_4: branch S;
	wire X6_N7_5: branch S;
	wire X6_N7_6: branch S;
	wire PCLK0: regional PCLK0;
	wire PCLK1: regional PCLK0;
	wire PCLK2: regional PCLK0;
	wire PCLK3: regional PCLK0;
	wire PCLK4: regional PCLK0;
	wire PCLK5: regional PCLK0;
	wire PCLK6: regional PCLK0;
	wire PCLK7: regional PCLK0;
	wire PCLK8: regional PCLK0;
	wire PCLK9: regional PCLK0;
	wire PCLK10: regional PCLK0;
	wire PCLK11: regional PCLK0;
	wire PCLK12: regional PCLK0;
	wire PCLK13: regional PCLK0;
	wire PCLK14: regional PCLK0;
	wire PCLK15: regional PCLK0;
	wire PCLK16: regional PCLK0;
	wire PCLK17: regional PCLK0;
	wire PCLK18: regional PCLK0;
	wire PCLK19: regional PCLK0;
	wire IMUX_A0: mux;
	wire IMUX_A1: mux;
	wire IMUX_A2: mux;
	wire IMUX_A3: mux;
	wire IMUX_A4: mux;
	wire IMUX_A5: mux;
	wire IMUX_A6: mux;
	wire IMUX_A7: mux;
	wire IMUX_B0: mux;
	wire IMUX_B1: mux;
	wire IMUX_B2: mux;
	wire IMUX_B3: mux;
	wire IMUX_B4: mux;
	wire IMUX_B5: mux;
	wire IMUX_B6: mux;
	wire IMUX_B7: mux;
	wire IMUX_C0: mux;
	wire IMUX_C1: mux;
	wire IMUX_C2: mux;
	wire IMUX_C3: mux;
	wire IMUX_C4: mux;
	wire IMUX_C5: mux;
	wire IMUX_C6: mux;
	wire IMUX_C7: mux;
	wire IMUX_D0: mux;
	wire IMUX_D1: mux;
	wire IMUX_D2: mux;
	wire IMUX_D3: mux;
	wire IMUX_D4: mux;
	wire IMUX_D5: mux;
	wire IMUX_D6: mux;
	wire IMUX_D7: mux;
	wire IMUX_M0: mux;
	wire IMUX_M1: mux;
	wire IMUX_M2: mux;
	wire IMUX_M3: mux;
	wire IMUX_M4: mux;
	wire IMUX_M5: mux;
	wire IMUX_M6: mux;
	wire IMUX_M7: mux;
	wire IMUX_CLK0: mux;
	wire IMUX_CLK1: mux;
	wire IMUX_LSR0: mux;
	wire IMUX_LSR1: mux;
	wire IMUX_CLK0_DELAY: mux;
	wire IMUX_CLK1_DELAY: mux;
	wire IMUX_MUXCLK0: mux;
	wire IMUX_MUXCLK1: mux;
	wire IMUX_MUXCLK2: mux;
	wire IMUX_MUXCLK3: mux;
	wire IMUX_MUXLSR0: mux;
	wire IMUX_MUXLSR1: mux;
	wire IMUX_MUXLSR2: mux;
	wire IMUX_MUXLSR3: mux;
	wire IMUX_CE0: mux;
	wire IMUX_CE1: mux;
	wire IMUX_CE2: mux;
	wire IMUX_CE3: mux;
	wire OUT_F0: bel;
	wire OUT_F1: bel;
	wire OUT_F2: bel;
	wire OUT_F3: bel;
	wire OUT_F4: bel;
	wire OUT_F5: bel;
	wire OUT_F6: bel;
	wire OUT_F7: bel;
	wire OUT_Q0: bel;
	wire OUT_Q1: bel;
	wire OUT_Q2: bel;
	wire OUT_Q3: bel;
	wire OUT_Q4: bel;
	wire OUT_Q5: bel;
	wire OUT_Q6: bel;
	wire OUT_Q7: bel;
	wire OUT_OFX0: bel;
	wire OUT_OFX1: bel;
	wire OUT_OFX2: bel;
	wire OUT_OFX3: bel;
	wire OUT_OFX3_W: branch E;
	wire OUT_OFX4: bel;
	wire OUT_OFX5: bel;
	wire OUT_OFX6: bel;
	wire OUT_OFX7: bel;
	wire OUT_TI0: bel;
	wire OUT_TI1: bel;
	wire OUT_TI2: bel;
	wire OUT_TI3: bel;
	wire OUT_TI4: bel;
	wire OUT_TI5: bel;
	wire OUT_TI6: bel;
	wire OUT_TI7: bel;
	wire OUT_TI8: bel;
	wire OUT_TI9: bel;
	wire OUT_TI10: bel;
	wire OUT_TI11: bel;

	tile_slot INT {
		bel_slot INT: legacy;

		tile_class INT_PLC {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux X0_W1 = X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux X0_E0 = X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux X0_E1 = X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux X0_S1 = X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux X0_N0 = X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux X0_N1 = X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux X1_W0_0 = X2_W1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = X2_W2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W4_0 = X2_W5_2 | X2_W6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_W5_0 = X2_W3_2 | X2_W4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_W6_0 = X1_S4_1;
				permabuf X1_W7_0 = X1_N5_1;
				mux X1_E0_0 = X2_E1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = X2_E2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E4_0 = X2_E5_2 | X2_E6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_E5_0 = X2_E3_2 | X2_E4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_E6_0 = X1_N4_1;
				permabuf X1_E7_0 = X1_S5_1;
				mux X1_S0_0 = X2_S1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = X2_S2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S4_0 = X2_S5_2 | X2_S6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_S5_0 = X2_S3_2 | X2_S4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_S6_0 = X1_E4_1;
				permabuf X1_S7_0 = X1_W5_1;
				mux X1_N0_0 = X2_N1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = X2_N2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N4_0 = X2_N5_2 | X2_N6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_N5_0 = X2_N3_2 | X2_N4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_N6_0 = X1_W4_1;
				permabuf X1_N7_0 = X1_E5_1;
				mux X2_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_W1_0 = X1_W4_1 | X1_W6_1 | X1_N6_1 | X2_W1_2 | X2_W3_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_W2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_W3_0 = X1_W6_1 | X1_N4_1 | X1_N6_1 | X2_W1_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_W4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W6_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W4_6 | X6_E4_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W5_1 | X1_W7_1 | X1_S7_1 | X2_W5_2 | X2_W7_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W5_6 | X6_E5_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W6_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W7_1 | X1_S5_1 | X1_S7_1 | X2_W5_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W7_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_E1_0 = X1_E4_1 | X1_E6_1 | X1_S6_1 | X2_E1_2 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_E3_0 = X1_E6_1 | X1_S4_1 | X1_S6_1 | X2_E1_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_E4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W4_6 | X6_E4_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E5_1 | X1_E7_1 | X1_N7_1 | X2_E5_2 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W5_6 | X6_E5_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W6_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E7_1 | X1_N5_1 | X1_N7_1 | X2_E5_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W7_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_S1_0 = X1_W6_1 | X1_S4_1 | X1_S6_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S0_2 | X2_S2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_S3_0 = X1_W4_1 | X1_W6_1 | X1_S6_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S1_2 | X2_S3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_S4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_2 | X2_S6_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_E7_1 | X1_S5_1 | X1_S7_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S5_2 | X2_S7_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S4_2 | X2_S6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S6_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_E5_1 | X1_E7_1 | X1_S7_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S5_2 | X2_S7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S7_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_N1_0 = X1_E6_1 | X1_N4_1 | X1_N6_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N0_2 | X2_N2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_N3_0 = X1_E4_1 | X1_E6_1 | X1_N6_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N1_2 | X2_N3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N4_2 | X2_N6_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_W7_1 | X1_N5_1 | X1_N7_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N5_2 | X2_N7_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N4_2 | X2_N6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S6_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_W5_1 | X1_W7_1 | X1_N7_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N5_2 | X2_N7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S7_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X6_W0_6 | X6_W2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_W1_0 = X1_W4_1 | X1_E6_1 | X1_S6_1 | X2_W1_2 | X6_W1_6 | X6_W3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_W2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_2 | X6_W0_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_W3_0 = X1_W6_1 | X1_N4_1 | X1_N6_1 | X2_W3_2 | X6_W1_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_W4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X6_W4_6 | X6_W6_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_W5_0 = X1_W5_1 | X1_W7_1 | X1_N7_1 | X2_W5_2 | X6_W5_6 | X6_W7_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_W6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W6_2 | X6_W4_6 | X6_W6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_W7_0 = X1_E7_1 | X1_S5_1 | X1_S7_1 | X2_W7_2 | X6_W5_6 | X6_W7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_E0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X6_E0_6 | X6_E2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_E1_0 = X1_E4_1 | X1_E6_1 | X1_S6_1 | X2_E1_2 | X6_E1_6 | X6_E3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E2_2 | X6_E0_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_E3_0 = X1_W6_1 | X1_S4_1 | X1_N6_1 | X2_E3_2 | X6_E1_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_E4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X6_E4_6 | X6_E6_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_E5_0 = X1_W7_1 | X1_E5_1 | X1_N7_1 | X2_E5_2 | X6_E5_6 | X6_E7_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_E6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E6_2 | X6_E4_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_E7_0 = X1_E7_1 | X1_S7_1 | X1_N5_1 | X2_E7_2 | X6_E5_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S0_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S2_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_S1_0 = X1_E6_1 | X1_S4_1 | X1_S6_1 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_S3_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_S2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_S2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S0_6 | X6_S2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_S3_0 = X1_W4_1 | X1_W6_1 | X1_N6_1 | X2_S3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S1_6 | X6_S3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_S4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S4_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_S6_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_S5_0 = X1_W7_1 | X1_S5_1 | X1_N7_1 | X2_S5_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_S7_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_S6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_S6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S4_6 | X6_S6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_S7_0 = X1_E5_1 | X1_E7_1 | X1_S7_1 | X2_S7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S5_6 | X6_S7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_N0_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N2_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_N1_0 = X1_E6_1 | X1_S6_1 | X1_N4_1 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N1_6 | X6_N3_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N0_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_N3_0 = X1_W6_1 | X1_E4_1 | X1_N6_1 | X2_N3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N1_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_N4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_N4_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_N4_6 | X6_N6_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_N5_0 = X1_W7_1 | X1_N5_1 | X1_N7_1 | X2_N5_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_N5_6 | X6_N7_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_N6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_N4_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_N7_0 = X1_W5_1 | X1_E7_1 | X1_S7_1 | X2_N7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_N5_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux IMUX_A0 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W6_3 | X6_S6_3 | OUT_F7 | OUT_Q0 | OUT_Q7 | OUT_OFX2;
				mux IMUX_A1 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W6_3 | X6_S6_3 | OUT_F0 | OUT_F7 | OUT_Q1 | OUT_Q7;
				mux IMUX_A2 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W4_3 | X6_S4_3 | OUT_F4 | OUT_Q2 | OUT_Q4 | OUT_OFX4;
				mux IMUX_A3 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W4_3 | X6_S4_3 | OUT_F2 | OUT_F4 | OUT_Q3 | OUT_Q4;
				mux IMUX_A4 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W3_3 | X6_S3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q4;
				mux IMUX_A5 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W3_3 | X6_S3_3 | OUT_F3 | OUT_Q3 | OUT_Q5 | OUT_OFX6;
				mux IMUX_A6 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W1_3 | X6_S1_3 | OUT_F1 | OUT_Q1 | OUT_Q6 | OUT_OFX1;
				mux IMUX_A7 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W1_3 | X6_S1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q7;
				mux IMUX_B0 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E4_3 | X6_N4_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_B1 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E4_3 | X6_N4_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_B2 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E6_3 | X6_N6_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_B3 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E6_3 | X6_N6_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_B4 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E1_3 | X6_N1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_B5 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E1_3 | X6_N1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_B6 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E3_3 | X6_N3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_B7 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E3_3 | X6_N3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C0 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W2_3 | X6_S2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C1 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W2_3 | X6_S2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C2 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W0_3 | X6_S0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_C3 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W0_3 | X6_S0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_C4 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W7_3 | X6_S7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_C5 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W7_3 | X6_S7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_C6 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W5_3 | X6_S5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_C7 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W5_3 | X6_S5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_D0 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E0_3 | X6_N0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_D1 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E0_3 | X6_N0_3 | OUT_F6 | OUT_Q0 | OUT_Q6 | OUT_OFX5;
				mux IMUX_D2 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E2_3 | X6_N2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_D3 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E2_3 | X6_N2_3 | OUT_F5 | OUT_Q2 | OUT_Q5 | OUT_OFX0;
				mux IMUX_D4 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E5_3 | X6_N5_3 | OUT_F2 | OUT_Q2 | OUT_Q5 | OUT_OFX6;
				mux IMUX_D5 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E5_3 | X6_N5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_D6 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E7_3 | X6_N7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_D7 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E7_3 | X6_N7_3 | OUT_F0 | OUT_Q0 | OUT_Q6 | OUT_OFX3;
				mux IMUX_M0 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux IMUX_M1 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux IMUX_M2 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux IMUX_M3 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux IMUX_M7 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux IMUX_CLK0 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_CLK1 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_LSR0 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_LSR1 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_MUXCLK0 = IMUX_CLK0 | IMUX_CLK1;
				mux IMUX_MUXCLK1 = IMUX_CLK0 | IMUX_CLK1;
				mux IMUX_MUXCLK2 = IMUX_CLK0 | IMUX_CLK1;
				mux IMUX_MUXCLK3 = IMUX_CLK0 | IMUX_CLK1;
				mux IMUX_MUXLSR0 = IMUX_LSR0 | IMUX_LSR1;
				mux IMUX_MUXLSR1 = IMUX_LSR0 | IMUX_LSR1;
				mux IMUX_MUXLSR2 = IMUX_LSR0 | IMUX_LSR1;
				mux IMUX_MUXLSR3 = IMUX_LSR0 | IMUX_LSR1;
				mux IMUX_CE0 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				mux IMUX_CE1 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				mux IMUX_CE2 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				mux IMUX_CE3 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
			}
		}

		tile_class INT_IO_WE {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux X0_W1 = X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux X0_E0 = X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux X0_E1 = X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux X0_S1 = X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux X0_N0 = X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux X0_N1 = X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux X1_W0_0 = X2_W1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = X2_W2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W4_0 = X2_W5_2 | X2_W6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_W5_0 = X2_W3_2 | X2_W4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_W6_0 = X1_S4_1;
				permabuf X1_W7_0 = X1_N5_1;
				mux X1_E0_0 = X2_E1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = X2_E2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E4_0 = X2_E5_2 | X2_E6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_E5_0 = X2_E3_2 | X2_E4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_E6_0 = X1_N4_1;
				permabuf X1_E7_0 = X1_S5_1;
				mux X1_S0_0 = X2_S1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = X2_S2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S4_0 = X2_S5_2 | X2_S6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_S5_0 = X2_S3_2 | X2_S4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_S6_0 = X1_E4_1;
				permabuf X1_S7_0 = X1_W5_1;
				mux X1_N0_0 = X2_N1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = X2_N2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N4_0 = X2_N5_2 | X2_N6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_N5_0 = X2_N3_2 | X2_N4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_N6_0 = X1_W4_1;
				permabuf X1_N7_0 = X1_E5_1;
				mux X2_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_W1_0 = X1_W4_1 | X1_W6_1 | X1_N6_1 | X2_W1_2 | X2_W3_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_W2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_W3_0 = X1_W6_1 | X1_N4_1 | X1_N6_1 | X2_W1_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_W4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W6_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W4_6 | X6_E4_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W5_1 | X1_W7_1 | X1_S7_1 | X2_W5_2 | X2_W7_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W5_6 | X6_E5_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W6_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W7_1 | X1_S5_1 | X1_S7_1 | X2_W5_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W7_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_E1_0 = X1_E4_1 | X1_E6_1 | X1_S6_1 | X2_E1_2 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_E3_0 = X1_E6_1 | X1_S4_1 | X1_S6_1 | X2_E1_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_E4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W4_6 | X6_E4_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E5_1 | X1_E7_1 | X1_N7_1 | X2_E5_2 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W5_6 | X6_E5_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W6_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E7_1 | X1_N5_1 | X1_N7_1 | X2_E5_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W7_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_S1_0 = X1_W6_1 | X1_S4_1 | X1_S6_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S0_2 | X2_S2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_S3_0 = X1_W4_1 | X1_W6_1 | X1_S6_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S1_2 | X2_S3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_S4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_2 | X2_S6_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_E7_1 | X1_S5_1 | X1_S7_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S5_2 | X2_S7_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S4_2 | X2_S6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S6_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_E5_1 | X1_E7_1 | X1_S7_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S5_2 | X2_S7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S7_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_N1_0 = X1_E6_1 | X1_N4_1 | X1_N6_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N0_2 | X2_N2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_N3_0 = X1_E4_1 | X1_E6_1 | X1_N6_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N1_2 | X2_N3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N4_2 | X2_N6_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_W7_1 | X1_N5_1 | X1_N7_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N5_2 | X2_N7_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N4_2 | X2_N6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S6_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_W5_1 | X1_W7_1 | X1_N7_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N5_2 | X2_N7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S7_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X6_W0_6 | X6_W2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_W1_0 = X1_W4_1 | X1_E6_1 | X1_S6_1 | X2_W1_2 | X6_W1_6 | X6_W3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_W2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_2 | X6_W0_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_W3_0 = X1_W6_1 | X1_N4_1 | X1_N6_1 | X2_W3_2 | X6_W1_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_W4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X6_W4_6 | X6_W6_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_W5_0 = X1_W5_1 | X1_W7_1 | X1_N7_1 | X2_W5_2 | X6_W5_6 | X6_W7_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_W6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W6_2 | X6_W4_6 | X6_W6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_W7_0 = X1_E7_1 | X1_S5_1 | X1_S7_1 | X2_W7_2 | X6_W5_6 | X6_W7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_E0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X6_E0_6 | X6_E2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_E1_0 = X1_E4_1 | X1_E6_1 | X1_S6_1 | X2_E1_2 | X6_E1_6 | X6_E3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E2_2 | X6_E0_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_E3_0 = X1_W6_1 | X1_S4_1 | X1_N6_1 | X2_E3_2 | X6_E1_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_E4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X6_E4_6 | X6_E6_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_E5_0 = X1_W7_1 | X1_E5_1 | X1_N7_1 | X2_E5_2 | X6_E5_6 | X6_E7_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_E6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E6_2 | X6_E4_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_E7_0 = X1_E7_1 | X1_S7_1 | X1_N5_1 | X2_E7_2 | X6_E5_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S0_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S2_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_S1_0 = X1_E6_1 | X1_S4_1 | X1_S6_1 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_S3_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_S2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_S2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S0_6 | X6_S2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_S3_0 = X1_W4_1 | X1_W6_1 | X1_N6_1 | X2_S3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S1_6 | X6_S3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_S4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S4_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_S6_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_S5_0 = X1_W7_1 | X1_S5_1 | X1_N7_1 | X2_S5_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_S7_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_S6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_S6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S4_6 | X6_S6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_S7_0 = X1_E5_1 | X1_E7_1 | X1_S7_1 | X2_S7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S5_6 | X6_S7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_N0_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N2_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_N1_0 = X1_E6_1 | X1_S6_1 | X1_N4_1 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N1_6 | X6_N3_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N0_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_N3_0 = X1_W6_1 | X1_E4_1 | X1_N6_1 | X2_N3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N1_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_N4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_N4_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_N4_6 | X6_N6_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_N5_0 = X1_W7_1 | X1_N5_1 | X1_N7_1 | X2_N5_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_N5_6 | X6_N7_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_N6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_N4_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_N7_0 = X1_W5_1 | X1_E7_1 | X1_S7_1 | X2_N7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_N5_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux IMUX_A0 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W6_3 | X6_S6_3 | OUT_F7 | OUT_Q0 | OUT_Q7 | OUT_OFX2;
				mux IMUX_A1 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W6_3 | X6_S6_3 | OUT_F0 | OUT_F7 | OUT_Q1 | OUT_Q7;
				mux IMUX_A2 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W4_3 | X6_S4_3 | OUT_F4 | OUT_Q2 | OUT_Q4 | OUT_OFX4;
				mux IMUX_A3 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W4_3 | X6_S4_3 | OUT_F2 | OUT_F4 | OUT_Q3 | OUT_Q4;
				mux IMUX_A4 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W3_3 | X6_S3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q4;
				mux IMUX_A5 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W3_3 | X6_S3_3 | OUT_F3 | OUT_Q3 | OUT_Q5 | OUT_OFX6;
				mux IMUX_A6 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W1_3 | X6_S1_3 | OUT_F1 | OUT_Q1 | OUT_Q6 | OUT_OFX1;
				mux IMUX_A7 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W1_3 | X6_S1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q7;
				mux IMUX_B0 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E4_3 | X6_N4_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_B1 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E4_3 | X6_N4_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_B2 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E6_3 | X6_N6_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_B3 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E6_3 | X6_N6_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_B4 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E1_3 | X6_N1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_B5 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E1_3 | X6_N1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_B6 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E3_3 | X6_N3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_B7 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E3_3 | X6_N3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C0 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W2_3 | X6_S2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C1 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W2_3 | X6_S2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C2 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W0_3 | X6_S0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_C3 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W0_3 | X6_S0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_C4 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W7_3 | X6_S7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_C5 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W7_3 | X6_S7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_C6 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W5_3 | X6_S5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_C7 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W5_3 | X6_S5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_D0 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E0_3 | X6_N0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_D1 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E0_3 | X6_N0_3 | OUT_F6 | OUT_Q0 | OUT_Q6 | OUT_OFX5;
				mux IMUX_D2 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E2_3 | X6_N2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_D3 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E2_3 | X6_N2_3 | OUT_F5 | OUT_Q2 | OUT_Q5 | OUT_OFX0;
				mux IMUX_D4 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E5_3 | X6_N5_3 | OUT_F2 | OUT_Q2 | OUT_Q5 | OUT_OFX6;
				mux IMUX_D5 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E5_3 | X6_N5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_D6 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E7_3 | X6_N7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_D7 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E7_3 | X6_N7_3 | OUT_F0 | OUT_Q0 | OUT_Q6 | OUT_OFX3;
				mux IMUX_M0 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux IMUX_M1 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux IMUX_M2 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux IMUX_M3 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux IMUX_M7 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux IMUX_CLK0 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_CLK1 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_LSR0 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_LSR1 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_CE0 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				mux IMUX_CE1 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				mux IMUX_CE2 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				mux IMUX_CE3 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				progdelay IMUX_CLK0_DELAY = IMUX_CLK0 #4
				progdelay IMUX_CLK1_DELAY = IMUX_CLK1 #4
			}
		}

		tile_class INT_IO_S {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux X0_W1 = X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux X0_E0 = X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux X0_E1 = X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux X0_S1 = X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux X0_N0 = X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux X0_N1 = X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux X1_W0_0 = X2_W1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = X2_W2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W4_0 = X2_W5_2 | X2_W6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_W5_0 = X2_W3_2 | X2_W4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_W6_0 = X1_S4_1;
				permabuf X1_W7_0 = X1_N5_1;
				mux X1_E0_0 = X2_E1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = X2_E2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E4_0 = X2_E5_2 | X2_E6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_E5_0 = X2_E3_2 | X2_E4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_E6_0 = X1_N4_1;
				permabuf X1_E7_0 = X1_S5_1;
				mux X1_S0_0 = X2_S1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = X2_S2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S4_0 = X2_S5_2 | X2_S6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_S5_0 = X2_S3_2 | X2_S4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_S6_0 = X1_E4_1;
				permabuf X1_S7_0 = X1_W5_1;
				mux X1_N0_0 = X2_N1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = X2_N2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N4_0 = X2_N5_2 | X2_N6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_N5_0 = X2_N3_2 | X2_N4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_N6_0 = X1_W4_1;
				permabuf X1_N7_0 = X1_E5_1;
				mux X2_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_W1_0 = X1_W4_1 | X1_W6_1 | X1_N6_1 | X2_W1_2 | X2_W3_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_W2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_W3_0 = X1_W6_1 | X1_N4_1 | X1_N6_1 | X2_W1_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_W4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W6_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W4_6 | X6_E4_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W5_1 | X1_W7_1 | X1_S7_1 | X2_W5_2 | X2_W7_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W5_6 | X6_E5_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W6_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W7_1 | X1_S5_1 | X1_S7_1 | X2_W5_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W7_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_E1_0 = X1_E4_1 | X1_E6_1 | X1_S6_1 | X2_E1_2 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_E3_0 = X1_E6_1 | X1_S4_1 | X1_S6_1 | X2_E1_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_E4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W4_6 | X6_E4_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E5_1 | X1_E7_1 | X1_N7_1 | X2_E5_2 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W5_6 | X6_E5_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W6_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E7_1 | X1_N5_1 | X1_N7_1 | X2_E5_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W7_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_S1_0 = X1_W6_1 | X1_S4_1 | X1_S6_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S0_2 | X2_S2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_S3_0 = X1_W4_1 | X1_W6_1 | X1_S6_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S1_2 | X2_S3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_S4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_2 | X2_S6_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_E7_1 | X1_S5_1 | X1_S7_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S5_2 | X2_S7_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S4_2 | X2_S6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S6_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_E5_1 | X1_E7_1 | X1_S7_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S5_2 | X2_S7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S7_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_N1_0 = X1_E6_1 | X1_N4_1 | X1_N6_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N0_2 | X2_N2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_N3_0 = X1_E4_1 | X1_E6_1 | X1_N6_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N1_2 | X2_N3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N4_2 | X2_N6_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_W7_1 | X1_N5_1 | X1_N7_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N5_2 | X2_N7_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N4_2 | X2_N6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S6_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_W5_1 | X1_W7_1 | X1_N7_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N5_2 | X2_N7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S7_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X6_W0_6 | X6_W2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_W1_0 = X1_W4_1 | X1_E6_1 | X1_S6_1 | X2_W1_2 | X6_W1_6 | X6_W3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_W2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_2 | X6_W0_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_W3_0 = X1_W6_1 | X1_N4_1 | X1_N6_1 | X2_W3_2 | X6_W1_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_W4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X6_W4_6 | X6_W6_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_W5_0 = X1_W5_1 | X1_W7_1 | X1_N7_1 | X2_W5_2 | X6_W5_6 | X6_W7_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_W6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W6_2 | X6_W4_6 | X6_W6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_W7_0 = X1_E7_1 | X1_S5_1 | X1_S7_1 | X2_W7_2 | X6_W5_6 | X6_W7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_E0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X6_E0_6 | X6_E2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_E1_0 = X1_E4_1 | X1_E6_1 | X1_S6_1 | X2_E1_2 | X6_E1_6 | X6_E3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E2_2 | X6_E0_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_E3_0 = X1_W6_1 | X1_S4_1 | X1_N6_1 | X2_E3_2 | X6_E1_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_E4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X6_E4_6 | X6_E6_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_E5_0 = X1_W7_1 | X1_E5_1 | X1_N7_1 | X2_E5_2 | X6_E5_6 | X6_E7_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_E6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E6_2 | X6_E4_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_E7_0 = X1_E7_1 | X1_S7_1 | X1_N5_1 | X2_E7_2 | X6_E5_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S0_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S2_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_S1_0 = X1_E6_1 | X1_S4_1 | X1_S6_1 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_S3_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_S2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_S2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S0_6 | X6_S2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_S3_0 = X1_W4_1 | X1_W6_1 | X1_N6_1 | X2_S3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S1_6 | X6_S3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_S4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S4_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_S6_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_S5_0 = X1_W7_1 | X1_S5_1 | X1_N7_1 | X2_S5_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_S7_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_S6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_S6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S4_6 | X6_S6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_S7_0 = X1_E5_1 | X1_E7_1 | X1_S7_1 | X2_S7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S5_6 | X6_S7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_N0_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N2_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_N1_0 = X1_E6_1 | X1_S6_1 | X1_N4_1 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N1_6 | X6_N3_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N0_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_N3_0 = X1_W6_1 | X1_E4_1 | X1_N6_1 | X2_N3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N1_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_N4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_N4_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_N4_6 | X6_N6_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_N5_0 = X1_W7_1 | X1_N5_1 | X1_N7_1 | X2_N5_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_N5_6 | X6_N7_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_N6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_N4_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_N7_0 = X1_W5_1 | X1_E7_1 | X1_S7_1 | X2_N7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_N5_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux IMUX_A0 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W6_3 | X6_S6_3 | OUT_F7 | OUT_Q0 | OUT_Q7 | OUT_OFX2;
				mux IMUX_A1 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W6_3 | X6_S6_3 | OUT_F0 | OUT_F7 | OUT_Q1 | OUT_Q7;
				mux IMUX_A2 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W4_3 | X6_S4_3 | OUT_F4 | OUT_Q2 | OUT_Q4 | OUT_OFX4;
				mux IMUX_A3 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W4_3 | X6_S4_3 | OUT_F2 | OUT_F4 | OUT_Q3 | OUT_Q4;
				mux IMUX_A4 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W3_3 | X6_S3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q4;
				mux IMUX_A5 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W3_3 | X6_S3_3 | OUT_F3 | OUT_Q3 | OUT_Q5 | OUT_OFX6;
				mux IMUX_A6 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W1_3 | X6_S1_3 | OUT_F1 | OUT_Q1 | OUT_Q6 | OUT_OFX1;
				mux IMUX_A7 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W1_3 | X6_S1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q7;
				mux IMUX_B0 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E4_3 | X6_N4_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_B1 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E4_3 | X6_N4_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_B2 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E6_3 | X6_N6_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_B3 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E6_3 | X6_N6_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_B4 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E1_3 | X6_N1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_B5 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E1_3 | X6_N1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_B6 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E3_3 | X6_N3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_B7 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E3_3 | X6_N3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C0 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W2_3 | X6_S2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C1 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W2_3 | X6_S2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C2 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W0_3 | X6_S0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_C3 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W0_3 | X6_S0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_C4 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W7_3 | X6_S7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_C5 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W7_3 | X6_S7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_C6 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W5_3 | X6_S5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_C7 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W5_3 | X6_S5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_D0 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E0_3 | X6_N0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_D1 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E0_3 | X6_N0_3 | OUT_F6 | OUT_Q0 | OUT_Q6 | OUT_OFX5;
				mux IMUX_D2 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E2_3 | X6_N2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_D3 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E2_3 | X6_N2_3 | OUT_F5 | OUT_Q2 | OUT_Q5 | OUT_OFX0;
				mux IMUX_D4 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E5_3 | X6_N5_3 | OUT_F2 | OUT_Q2 | OUT_Q5 | OUT_OFX6;
				mux IMUX_D5 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E5_3 | X6_N5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_D6 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E7_3 | X6_N7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_D7 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E7_3 | X6_N7_3 | OUT_F0 | OUT_Q0 | OUT_Q6 | OUT_OFX3;
				mux IMUX_M0 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux IMUX_M1 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux IMUX_M2 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux IMUX_M3 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux IMUX_M7 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux IMUX_CLK0 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_CLK1 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_LSR0 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_LSR1 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_CE0 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				mux IMUX_CE1 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				mux IMUX_CE2 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				mux IMUX_CE3 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				progdelay IMUX_CLK0_DELAY = IMUX_CLK0 #4
				progdelay IMUX_CLK1_DELAY = IMUX_CLK1 #4
			}
		}

		tile_class INT_IO_N {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux X0_W1 = X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux X0_E0 = X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux X0_E1 = X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux X0_S1 = X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux X0_N0 = X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux X0_N1 = X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux X1_W0_0 = X2_W1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = X2_W2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W4_0 = X2_W5_2 | X2_W6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_W5_0 = X2_W3_2 | X2_W4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_W6_0 = X1_S4_1;
				permabuf X1_W7_0 = X1_N5_1;
				mux X1_E0_0 = X2_E1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = X2_E2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E4_0 = X2_E5_2 | X2_E6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_E5_0 = X2_E3_2 | X2_E4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_E6_0 = X1_N4_1;
				permabuf X1_E7_0 = X1_S5_1;
				mux X1_S0_0 = X2_S1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = X2_S2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S4_0 = X2_S5_2 | X2_S6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_S5_0 = X2_S3_2 | X2_S4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_S6_0 = X1_E4_1;
				permabuf X1_S7_0 = X1_W5_1;
				mux X1_N0_0 = X2_N1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = X2_N2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N4_0 = X2_N5_2 | X2_N6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_N5_0 = X2_N3_2 | X2_N4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_N6_0 = X1_W4_1;
				permabuf X1_N7_0 = X1_E5_1;
				mux X2_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_W1_0 = X1_W4_1 | X1_W6_1 | X1_N6_1 | X2_W1_2 | X2_W3_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_W2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_W3_0 = X1_W6_1 | X1_N4_1 | X1_N6_1 | X2_W1_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_W4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W6_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W4_6 | X6_E4_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W5_1 | X1_W7_1 | X1_S7_1 | X2_W5_2 | X2_W7_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W5_6 | X6_E5_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W6_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W7_1 | X1_S5_1 | X1_S7_1 | X2_W5_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W7_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_E1_0 = X1_E4_1 | X1_E6_1 | X1_S6_1 | X2_E1_2 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_E3_0 = X1_E6_1 | X1_S4_1 | X1_S6_1 | X2_E1_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_E4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W4_6 | X6_E4_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E5_1 | X1_E7_1 | X1_N7_1 | X2_E5_2 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W5_6 | X6_E5_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W6_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E7_1 | X1_N5_1 | X1_N7_1 | X2_E5_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W7_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_S1_0 = X1_W6_1 | X1_S4_1 | X1_S6_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S0_2 | X2_S2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_S3_0 = X1_W4_1 | X1_W6_1 | X1_S6_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S1_2 | X2_S3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_S4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_2 | X2_S6_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_E7_1 | X1_S5_1 | X1_S7_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S5_2 | X2_S7_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S4_2 | X2_S6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S6_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_E5_1 | X1_E7_1 | X1_S7_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S5_2 | X2_S7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S7_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_N1_0 = X1_E6_1 | X1_N4_1 | X1_N6_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N0_2 | X2_N2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_N3_0 = X1_E4_1 | X1_E6_1 | X1_N6_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N1_2 | X2_N3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N4_2 | X2_N6_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_W7_1 | X1_N5_1 | X1_N7_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N5_2 | X2_N7_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N4_2 | X2_N6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S6_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_W5_1 | X1_W7_1 | X1_N7_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N5_2 | X2_N7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S7_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X6_W0_6 | X6_W2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_W1_0 = X1_W4_1 | X1_E6_1 | X1_S6_1 | X2_W1_2 | X6_W1_6 | X6_W3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_W2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_2 | X6_W0_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_W3_0 = X1_W6_1 | X1_N4_1 | X1_N6_1 | X2_W3_2 | X6_W1_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_W4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X6_W4_6 | X6_W6_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_W5_0 = X1_W5_1 | X1_W7_1 | X1_N7_1 | X2_W5_2 | X6_W5_6 | X6_W7_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_W6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W6_2 | X6_W4_6 | X6_W6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_W7_0 = X1_E7_1 | X1_S5_1 | X1_S7_1 | X2_W7_2 | X6_W5_6 | X6_W7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_E0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X6_E0_6 | X6_E2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_E1_0 = X1_E4_1 | X1_E6_1 | X1_S6_1 | X2_E1_2 | X6_E1_6 | X6_E3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E2_2 | X6_E0_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_E3_0 = X1_W6_1 | X1_S4_1 | X1_N6_1 | X2_E3_2 | X6_E1_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_E4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X6_E4_6 | X6_E6_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_E5_0 = X1_W7_1 | X1_E5_1 | X1_N7_1 | X2_E5_2 | X6_E5_6 | X6_E7_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_E6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E6_2 | X6_E4_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_E7_0 = X1_E7_1 | X1_S7_1 | X1_N5_1 | X2_E7_2 | X6_E5_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S0_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S2_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_S1_0 = X1_E6_1 | X1_S4_1 | X1_S6_1 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_S3_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_S2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_S2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S0_6 | X6_S2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_S3_0 = X1_W4_1 | X1_W6_1 | X1_N6_1 | X2_S3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S1_6 | X6_S3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_S4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S4_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_S6_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_S5_0 = X1_W7_1 | X1_S5_1 | X1_N7_1 | X2_S5_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_S7_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_S6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_S6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S4_6 | X6_S6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_S7_0 = X1_E5_1 | X1_E7_1 | X1_S7_1 | X2_S7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S5_6 | X6_S7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_N0_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N2_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_N1_0 = X1_E6_1 | X1_S6_1 | X1_N4_1 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N1_6 | X6_N3_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N0_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_N3_0 = X1_W6_1 | X1_E4_1 | X1_N6_1 | X2_N3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N1_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_N4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_N4_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_N4_6 | X6_N6_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_N5_0 = X1_W7_1 | X1_N5_1 | X1_N7_1 | X2_N5_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_N5_6 | X6_N7_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_N6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_N4_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_N7_0 = X1_W5_1 | X1_E7_1 | X1_S7_1 | X2_N7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_N5_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux IMUX_A0 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W6_3 | X6_S6_3 | OUT_F7 | OUT_Q0 | OUT_Q7 | OUT_OFX2;
				mux IMUX_A1 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W6_3 | X6_S6_3 | OUT_F0 | OUT_F7 | OUT_Q1 | OUT_Q7;
				mux IMUX_A2 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W4_3 | X6_S4_3 | OUT_F4 | OUT_Q2 | OUT_Q4 | OUT_OFX4;
				mux IMUX_A3 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W4_3 | X6_S4_3 | OUT_F2 | OUT_F4 | OUT_Q3 | OUT_Q4;
				mux IMUX_A4 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W3_3 | X6_S3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q4;
				mux IMUX_A5 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W3_3 | X6_S3_3 | OUT_F3 | OUT_Q3 | OUT_Q5 | OUT_OFX6;
				mux IMUX_A6 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W1_3 | X6_S1_3 | OUT_F1 | OUT_Q1 | OUT_Q6 | OUT_OFX1;
				mux IMUX_A7 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W1_3 | X6_S1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q7;
				mux IMUX_B0 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E4_3 | X6_N4_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_B1 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E4_3 | X6_N4_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_B2 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E6_3 | X6_N6_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_B3 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E6_3 | X6_N6_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_B4 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E1_3 | X6_N1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_B5 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E1_3 | X6_N1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_B6 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E3_3 | X6_N3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_B7 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E3_3 | X6_N3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C0 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W2_3 | X6_S2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C1 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W2_3 | X6_S2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C2 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W0_3 | X6_S0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_C3 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W0_3 | X6_S0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_C4 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W7_3 | X6_S7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_C5 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W7_3 | X6_S7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_C6 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W5_3 | X6_S5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_C7 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W5_3 | X6_S5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_D0 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E0_3 | X6_N0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_D1 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E0_3 | X6_N0_3 | OUT_F6 | OUT_Q0 | OUT_Q6 | OUT_OFX5;
				mux IMUX_D2 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E2_3 | X6_N2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_D3 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E2_3 | X6_N2_3 | OUT_F5 | OUT_Q2 | OUT_Q5 | OUT_OFX0;
				mux IMUX_D4 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E5_3 | X6_N5_3 | OUT_F2 | OUT_Q2 | OUT_Q5 | OUT_OFX6;
				mux IMUX_D5 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E5_3 | X6_N5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_D6 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E7_3 | X6_N7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_D7 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E7_3 | X6_N7_3 | OUT_F0 | OUT_Q0 | OUT_Q6 | OUT_OFX3;
				mux IMUX_M0 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux IMUX_M1 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux IMUX_M2 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux IMUX_M3 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux IMUX_M7 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux IMUX_CLK0 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_CLK1 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_LSR0 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_LSR1 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_CE0 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				mux IMUX_CE1 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				mux IMUX_CE2 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				mux IMUX_CE3 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				progdelay IMUX_CLK0_DELAY = IMUX_CLK0 #4
				progdelay IMUX_CLK1_DELAY = IMUX_CLK1 #4
			}
		}

		tile_class INT_EBR {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux X0_W1 = X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux X0_E0 = X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux X0_E1 = X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux X0_S1 = X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux X0_N0 = X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux X0_N1 = X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux X1_W0_0 = X2_W1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = X2_W2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W4_0 = X2_W5_2 | X2_W6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_W5_0 = X2_W3_2 | X2_W4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_W6_0 = X1_S4_1;
				permabuf X1_W7_0 = X1_N5_1;
				mux X1_E0_0 = X2_E1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = X2_E2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E4_0 = X2_E5_2 | X2_E6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_E5_0 = X2_E3_2 | X2_E4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_E6_0 = X1_N4_1;
				permabuf X1_E7_0 = X1_S5_1;
				mux X1_S0_0 = X2_S1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = X2_S2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S4_0 = X2_S5_2 | X2_S6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_S5_0 = X2_S3_2 | X2_S4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_S6_0 = X1_E4_1;
				permabuf X1_S7_0 = X1_W5_1;
				mux X1_N0_0 = X2_N1_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = X2_N2_2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N4_0 = X2_N5_2 | X2_N6_2 | IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX6 | OUT_OFX7;
				mux X1_N5_0 = X2_N3_2 | X2_N4_2 | IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5;
				permabuf X1_N6_0 = X1_W4_1;
				permabuf X1_N7_0 = X1_E5_1;
				mux X2_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_W1_0 = X1_W4_1 | X1_W6_1 | X1_N6_1 | X2_W1_2 | X2_W3_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_W2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_W3_0 = X1_W6_1 | X1_N4_1 | X1_N6_1 | X2_W1_2 | X2_W3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_W4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W6_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W4_6 | X6_E4_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W5_1 | X1_W7_1 | X1_S7_1 | X2_W5_2 | X2_W7_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W5_6 | X6_E5_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W6_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W7_1 | X1_S5_1 | X1_S7_1 | X2_W5_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W7_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_E1_0 = X1_E4_1 | X1_E6_1 | X1_S6_1 | X2_E1_2 | X2_E3_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_E3_0 = X1_E6_1 | X1_S4_1 | X1_S6_1 | X2_E1_2 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_E4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E6_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W4_6 | X6_E4_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E5_1 | X1_E7_1 | X1_N7_1 | X2_E5_2 | X2_E7_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W5_6 | X6_E5_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W6_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E7_1 | X1_N5_1 | X1_N7_1 | X2_E5_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W7_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_S1_0 = X1_W6_1 | X1_S4_1 | X1_S6_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S0_2 | X2_S2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_S3_0 = X1_W4_1 | X1_W6_1 | X1_S6_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S1_2 | X2_S3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_S4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_2 | X2_S6_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_E7_1 | X1_S5_1 | X1_S7_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S5_2 | X2_S7_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S4_2 | X2_S6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S6_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_E5_1 | X1_E7_1 | X1_S7_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S5_2 | X2_S7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S7_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N2_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0;
				mux X2_N1_0 = X1_E6_1 | X1_N4_1 | X1_N6_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1;
				mux X2_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N0_2 | X2_N2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2;
				mux X2_N3_0 = X1_E4_1 | X1_E6_1 | X1_N6_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N1_2 | X2_N3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N4_2 | X2_N6_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_W7_1 | X1_N5_1 | X1_N7_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N5_2 | X2_N7_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N4_2 | X2_N6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S6_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_W5_1 | X1_W7_1 | X1_N7_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N5_2 | X2_N7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S7_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_W0_2 | X6_W0_6 | X6_W2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_W1_0 = X1_W4_1 | X1_E6_1 | X1_S6_1 | X2_W1_2 | X6_W1_6 | X6_W3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_W2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_W2_2 | X6_W0_6 | X6_W2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_W3_0 = X1_W6_1 | X1_N4_1 | X1_N6_1 | X2_W3_2 | X6_W1_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_W4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_W4_2 | X6_W4_6 | X6_W6_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_W5_0 = X1_W5_1 | X1_W7_1 | X1_N7_1 | X2_W5_2 | X6_W5_6 | X6_W7_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_W6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W6_2 | X6_W4_6 | X6_W6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_W7_0 = X1_E7_1 | X1_S5_1 | X1_S7_1 | X2_W7_2 | X6_W5_6 | X6_W7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_E0_0 = X1_W0_1 | X1_S0_1 | X1_N0_1 | X2_E0_2 | X6_E0_6 | X6_E2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_E1_0 = X1_E4_1 | X1_E6_1 | X1_S6_1 | X2_E1_2 | X6_E1_6 | X6_E3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_E2_0 = X1_E0_1 | X1_S0_1 | X1_N0_1 | X2_E2_2 | X6_E0_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_E3_0 = X1_W6_1 | X1_S4_1 | X1_N6_1 | X2_E3_2 | X6_E1_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_E4_0 = X1_W1_1 | X1_S1_1 | X1_N1_1 | X2_E4_2 | X6_E4_6 | X6_E6_6 | X6_S4_3 | X6_S4_6 | X6_N4_3 | X6_N4_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_E5_0 = X1_W7_1 | X1_E5_1 | X1_N7_1 | X2_E5_2 | X6_E5_6 | X6_E7_6 | X6_S5_3 | X6_S5_6 | X6_N5_3 | X6_N5_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_E6_0 = X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_E6_2 | X6_E4_6 | X6_E6_6 | X6_S6_3 | X6_S6_6 | X6_N6_3 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_E7_0 = X1_E7_1 | X1_S7_1 | X1_N5_1 | X2_E7_2 | X6_E5_6 | X6_E7_6 | X6_S7_3 | X6_S7_6 | X6_N7_3 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_S0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_S0_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S2_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_S1_0 = X1_E6_1 | X1_S4_1 | X1_S6_1 | X2_S1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_S3_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_S2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_S2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S0_6 | X6_S2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_S3_0 = X1_W4_1 | X1_W6_1 | X1_N6_1 | X2_S3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S1_6 | X6_S3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_S4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_S4_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_S4_6 | X6_S6_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_S5_0 = X1_W7_1 | X1_S5_1 | X1_N7_1 | X2_S5_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_S5_6 | X6_S7_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_S6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_S6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_S4_6 | X6_S6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_S7_0 = X1_E5_1 | X1_E7_1 | X1_S7_1 | X2_S7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_S5_6 | X6_S7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_N0_0 = X1_W0_1 | X1_E0_1 | X1_S0_1 | X2_N0_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N2_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_N1_0 = X1_E6_1 | X1_S6_1 | X1_N4_1 | X2_N1_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N1_6 | X6_N3_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_N2_0 = X1_W0_1 | X1_E0_1 | X1_N0_1 | X2_N2_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N0_6 | X6_N2_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_N3_0 = X1_W6_1 | X1_E4_1 | X1_N6_1 | X2_N3_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N1_6 | X6_N3_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux X6_N4_0 = X1_W1_1 | X1_E1_1 | X1_S1_1 | X2_N4_2 | X6_W4_3 | X6_W4_6 | X6_E4_3 | X6_E4_6 | X6_N4_6 | X6_N6_6 | OUT_F0 | OUT_F4 | OUT_Q0 | OUT_Q4 | OUT_OFX0 | OUT_OFX4;
				mux X6_N5_0 = X1_W7_1 | X1_N5_1 | X1_N7_1 | X2_N5_2 | X6_W5_3 | X6_W5_6 | X6_E5_3 | X6_E5_6 | X6_N5_6 | X6_N7_6 | OUT_F1 | OUT_F5 | OUT_Q1 | OUT_Q5 | OUT_OFX1 | OUT_OFX5;
				mux X6_N6_0 = X1_W1_1 | X1_E1_1 | X1_N1_1 | X2_N6_2 | X6_W6_3 | X6_W6_6 | X6_E6_3 | X6_E6_6 | X6_N4_6 | X6_N6_6 | OUT_F2 | OUT_F6 | OUT_Q2 | OUT_Q6 | OUT_OFX2 | OUT_OFX6;
				mux X6_N7_0 = X1_W5_1 | X1_E7_1 | X1_S7_1 | X2_N7_2 | X6_W7_3 | X6_W7_6 | X6_E7_3 | X6_E7_6 | X6_N5_6 | X6_N7_6 | OUT_F3 | OUT_F7 | OUT_Q3 | OUT_Q7 | OUT_OFX3 | OUT_OFX7;
				mux IMUX_A0 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W6_3 | X6_S6_3 | OUT_F7 | OUT_Q0 | OUT_Q7 | OUT_OFX2;
				mux IMUX_A1 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W6_3 | X6_S6_3 | OUT_F0 | OUT_F7 | OUT_Q1 | OUT_Q7;
				mux IMUX_A2 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W4_3 | X6_S4_3 | OUT_F4 | OUT_Q2 | OUT_Q4 | OUT_OFX4;
				mux IMUX_A3 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W4_3 | X6_S4_3 | OUT_F2 | OUT_F4 | OUT_Q3 | OUT_Q4;
				mux IMUX_A4 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W3_3 | X6_S3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q4;
				mux IMUX_A5 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W3_3 | X6_S3_3 | OUT_F3 | OUT_Q3 | OUT_Q5 | OUT_OFX6;
				mux IMUX_A6 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W1_3 | X6_S1_3 | OUT_F1 | OUT_Q1 | OUT_Q6 | OUT_OFX1;
				mux IMUX_A7 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W1_3 | X6_S1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q7;
				mux IMUX_B0 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E4_3 | X6_N4_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_B1 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E4_3 | X6_N4_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_B2 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E6_3 | X6_N6_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_B3 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E6_3 | X6_N6_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_B4 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E1_3 | X6_N1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_B5 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E1_3 | X6_N1_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_B6 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E3_3 | X6_N3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_B7 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E3_3 | X6_N3_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C0 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W2_3 | X6_S2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C1 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_W2_3 | X6_S2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_C2 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W0_3 | X6_S0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_C3 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_W0_3 | X6_S0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_C4 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W7_3 | X6_S7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_C5 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_W7_3 | X6_S7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_C6 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W5_3 | X6_S5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_C7 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_W5_3 | X6_S5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_D0 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E0_3 | X6_N0_3 | OUT_F1 | OUT_F6 | OUT_Q1 | OUT_Q6;
				mux IMUX_D1 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X6_E0_3 | X6_N0_3 | OUT_F6 | OUT_Q0 | OUT_Q6 | OUT_OFX5;
				mux IMUX_D2 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E2_3 | X6_N2_3 | OUT_F3 | OUT_F5 | OUT_Q3 | OUT_Q5;
				mux IMUX_D3 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_E2_3 | X6_N2_3 | OUT_F5 | OUT_Q2 | OUT_Q5 | OUT_OFX0;
				mux IMUX_D4 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E5_3 | X6_N5_3 | OUT_F2 | OUT_Q2 | OUT_Q5 | OUT_OFX6;
				mux IMUX_D5 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X6_E5_3 | X6_N5_3 | OUT_F2 | OUT_F4 | OUT_Q2 | OUT_Q4;
				mux IMUX_D6 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E7_3 | X6_N7_3 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q7;
				mux IMUX_D7 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_E7_3 | X6_N7_3 | OUT_F0 | OUT_Q0 | OUT_Q6 | OUT_OFX3;
				mux IMUX_M0 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux IMUX_M1 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux IMUX_M2 = X0_N0 | X0_N1 | X1_W0_1 | X1_E0_1 | X1_S0_1 | X1_S6_1 | X1_S7_1 | X1_N0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2;
				mux IMUX_M3 = X0_E0 | X0_E1 | X1_W1_1 | X1_W6_1 | X1_W7_1 | X1_E1_1 | X1_S1_1 | X1_N1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2;
				mux IMUX_M4 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux IMUX_M5 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux IMUX_M6 = X0_S0 | X0_S1 | X1_W4_1 | X1_E4_1 | X1_E6_1 | X1_E7_1 | X1_S4_1 | X1_N4_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2;
				mux IMUX_M7 = X0_W0 | X0_W1 | X1_W5_1 | X1_E5_1 | X1_S5_1 | X1_N5_1 | X1_N6_1 | X1_N7_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2;
				mux IMUX_CLK0 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_CLK1 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_LSR0 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_LSR1 = X0_W0 | X0_W1 | X0_S0 | X0_S1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | PCLK9 | PCLK10 | PCLK11 | PCLK12 | PCLK13 | PCLK14 | PCLK15 | PCLK16 | PCLK17 | PCLK18 | PCLK19;
				mux IMUX_CE0 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				mux IMUX_CE1 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				mux IMUX_CE2 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				mux IMUX_CE3 = X0_E0 | X0_E1 | X0_N0 | X0_N1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | PCLK4 | PCLK5 | PCLK6 | PCLK7 | PCLK8 | PCLK9 | PCLK10;
				progdelay IMUX_CLK0_DELAY = IMUX_CLK0 #4
				progdelay IMUX_CLK1_DELAY = IMUX_CLK1 #4
			}
		}
	}

	tile_slot IO {
		bel_slot IO0: legacy;
		bel_slot IO1: legacy;
		bel_slot IO2: legacy;
		bel_slot IO3: legacy;
		bel_slot IO4: legacy;
		bel_slot IO5: legacy;
		bel_slot IO6: legacy;
		bel_slot IO7: legacy;
		bel_slot IO8: legacy;
		bel_slot IO9: legacy;
		bel_slot IO10: legacy;
		bel_slot IO11: legacy;
		bel_slot PICTEST0: legacy;
		bel_slot PICTEST1: legacy;
		bel_slot PICTEST2: legacy;

		tile_class IO_W {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel IO0 {
				input ACK = CELL0.IMUX_D1;
				input CE = CELL0.IMUX_CE0;
				output CFLAG = CELL0.OUT_Q2;
				input CLK = CELL0.IMUX_CLK0_DELAY;
				output DI = CELL0.OUT_Q0;
				input DIRECTION = CELL0.IMUX_B3;
				input LOADN = CELL0.IMUX_D2;
				input LSR = CELL0.IMUX_LSR0;
				output MINUS = CELL0.OUT_Q5;
				input MOVE = CELL0.IMUX_C3;
				output PLUS = CELL0.OUT_Q4;
				output RXDATA0 = CELL0.OUT_F0;
				output RXDATA1 = CELL0.OUT_F1;
				output RXDATA2 = CELL0.OUT_F2;
				output RXDATA3 = CELL0.OUT_F3;
				output RXDATA4 = CELL0.OUT_F4;
				output RXDATA5 = CELL0.OUT_F5;
				output RXDATA6 = CELL0.OUT_F6;
				output RXDATA7 = CELL0.OUT_F7;
				output RXDATA8 = CELL0.OUT_Q3;
				output RXDATA9 = CELL0.OUT_Q1;
				input SLIP = CELL0.IMUX_D0;
				input TSDATA0 = CELL0.IMUX_B0;
				input TSDATA1 = CELL0.IMUX_B4;
				input TSDATA2 = CELL0.IMUX_C4;
				input TSDATA3 = CELL0.IMUX_D4;
				input TXDATA0 = CELL0.IMUX_A0;
				input TXDATA1 = CELL0.IMUX_A4;
				input TXDATA2 = CELL0.IMUX_C0;
				input TXDATA3 = CELL0.IMUX_A1;
				input TXDATA4 = CELL0.IMUX_B1;
				input TXDATA5 = CELL0.IMUX_C1;
				input TXDATA6 = CELL0.IMUX_A2;
				input TXDATA7 = CELL0.IMUX_B2;
				input TXDATA8 = CELL0.IMUX_C2;
				input TXDATA9 = CELL0.IMUX_A3;
				input WINDOWSIZE0 = CELL0.IMUX_A7;
				input WINDOWSIZE1 = CELL0.IMUX_B7;
			}

			bel IO1 {
				input ACK = CELL1.IMUX_D1;
				input CE = CELL1.IMUX_CE0;
				output CFLAG = CELL1.OUT_Q2;
				input CLK = CELL1.IMUX_CLK0_DELAY;
				output DI = CELL1.OUT_Q1;
				input DIRECTION = CELL1.IMUX_B3;
				input LOADN = CELL1.IMUX_D2;
				input LSR = CELL1.IMUX_LSR0;
				output MINUS = CELL1.OUT_Q5;
				input MOVE = CELL1.IMUX_C3;
				output PLUS = CELL1.OUT_Q4;
				output RXDATA0 = CELL1.OUT_F0;
				output RXDATA1 = CELL1.OUT_F1;
				output RXDATA2 = CELL1.OUT_F2;
				output RXDATA3 = CELL1.OUT_F3;
				output RXDATA4 = CELL1.OUT_F4;
				output RXDATA5 = CELL1.OUT_F5;
				output RXDATA6 = CELL1.OUT_F6;
				output RXDATA7 = CELL1.OUT_F7;
				output RXDATA8 = CELL1.OUT_Q0;
				output RXDATA9 = CELL1.OUT_Q3;
				input SLIP = CELL1.IMUX_D0;
				input TSDATA0 = CELL1.IMUX_B1;
				input TSDATA1 = CELL1.IMUX_B4;
				input TSDATA2 = CELL1.IMUX_C4;
				input TSDATA3 = CELL1.IMUX_D4;
				input TXDATA0 = CELL1.IMUX_A1;
				input TXDATA1 = CELL1.IMUX_B0;
				input TXDATA2 = CELL1.IMUX_C0;
				input TXDATA3 = CELL1.IMUX_A0;
				input TXDATA4 = CELL1.IMUX_A4;
				input TXDATA5 = CELL1.IMUX_C1;
				input TXDATA6 = CELL1.IMUX_A2;
				input TXDATA7 = CELL1.IMUX_B2;
				input TXDATA8 = CELL1.IMUX_C2;
				input TXDATA9 = CELL1.IMUX_A3;
				input WINDOWSIZE0 = CELL1.IMUX_A7;
				input WINDOWSIZE1 = CELL1.IMUX_B7;
			}

			bel IO2 {
				input ACK = CELL2.IMUX_D1;
				input CE = CELL2.IMUX_CE0;
				output CFLAG = CELL2.OUT_Q3;
				input CLK = CELL2.IMUX_CLK0_DELAY;
				output DI = CELL2.OUT_Q2;
				input DIRECTION = CELL2.IMUX_B3;
				input LOADN = CELL2.IMUX_D2;
				input LSR = CELL2.IMUX_LSR0;
				output MINUS = CELL2.OUT_Q5;
				input MOVE = CELL2.IMUX_C3;
				output PLUS = CELL2.OUT_Q4;
				output RXDATA0 = CELL2.OUT_F0;
				output RXDATA1 = CELL2.OUT_F1;
				output RXDATA2 = CELL2.OUT_F2;
				output RXDATA3 = CELL2.OUT_F3;
				output RXDATA4 = CELL2.OUT_F4;
				output RXDATA5 = CELL2.OUT_F5;
				output RXDATA6 = CELL2.OUT_F6;
				output RXDATA7 = CELL2.OUT_F7;
				output RXDATA8 = CELL2.OUT_Q0;
				output RXDATA9 = CELL2.OUT_Q1;
				input SLIP = CELL2.IMUX_D0;
				input TSDATA0 = CELL2.IMUX_B2;
				input TSDATA1 = CELL2.IMUX_B4;
				input TSDATA2 = CELL2.IMUX_C4;
				input TSDATA3 = CELL2.IMUX_D4;
				input TXDATA0 = CELL2.IMUX_A2;
				input TXDATA1 = CELL2.IMUX_B0;
				input TXDATA2 = CELL2.IMUX_C0;
				input TXDATA3 = CELL2.IMUX_A1;
				input TXDATA4 = CELL2.IMUX_B1;
				input TXDATA5 = CELL2.IMUX_C1;
				input TXDATA6 = CELL2.IMUX_A0;
				input TXDATA7 = CELL2.IMUX_A4;
				input TXDATA8 = CELL2.IMUX_C2;
				input TXDATA9 = CELL2.IMUX_A3;
				input WINDOWSIZE0 = CELL2.IMUX_A7;
				input WINDOWSIZE1 = CELL2.IMUX_B7;
			}

			bel IO3 {
				input ACK = CELL3.IMUX_D1;
				input CE = CELL3.IMUX_CE0;
				output CFLAG = CELL3.OUT_Q2;
				input CLK = CELL3.IMUX_CLK0_DELAY;
				output DI = CELL3.OUT_Q3;
				input DIRECTION = CELL3.IMUX_A4;
				input LOADN = CELL3.IMUX_D2;
				input LSR = CELL3.IMUX_LSR0;
				output MINUS = CELL3.OUT_Q5;
				input MOVE = CELL3.IMUX_C3;
				output PLUS = CELL3.OUT_Q4;
				output RXDATA0 = CELL3.OUT_F0;
				output RXDATA1 = CELL3.OUT_F1;
				output RXDATA2 = CELL3.OUT_F2;
				output RXDATA3 = CELL3.OUT_F3;
				output RXDATA4 = CELL3.OUT_F4;
				output RXDATA5 = CELL3.OUT_F5;
				output RXDATA6 = CELL3.OUT_F6;
				output RXDATA7 = CELL3.OUT_F7;
				output RXDATA8 = CELL3.OUT_Q0;
				output RXDATA9 = CELL3.OUT_Q1;
				input SLIP = CELL3.IMUX_D0;
				input TSDATA0 = CELL3.IMUX_B3;
				input TSDATA1 = CELL3.IMUX_B4;
				input TSDATA2 = CELL3.IMUX_C4;
				input TSDATA3 = CELL3.IMUX_D4;
				input TXDATA0 = CELL3.IMUX_A3;
				input TXDATA1 = CELL3.IMUX_B0;
				input TXDATA2 = CELL3.IMUX_C0;
				input TXDATA3 = CELL3.IMUX_A1;
				input TXDATA4 = CELL3.IMUX_B1;
				input TXDATA5 = CELL3.IMUX_C1;
				input TXDATA6 = CELL3.IMUX_A2;
				input TXDATA7 = CELL3.IMUX_B2;
				input TXDATA8 = CELL3.IMUX_C2;
				input TXDATA9 = CELL3.IMUX_A0;
				input WINDOWSIZE0 = CELL3.IMUX_A7;
				input WINDOWSIZE1 = CELL3.IMUX_B7;
			}

			// wire CELL0.IMUX_A0                  IO0.TXDATA0
			// wire CELL0.IMUX_A1                  IO0.TXDATA3
			// wire CELL0.IMUX_A2                  IO0.TXDATA6
			// wire CELL0.IMUX_A3                  IO0.TXDATA9
			// wire CELL0.IMUX_A4                  IO0.TXDATA1
			// wire CELL0.IMUX_A7                  IO0.WINDOWSIZE0
			// wire CELL0.IMUX_B0                  IO0.TSDATA0
			// wire CELL0.IMUX_B1                  IO0.TXDATA4
			// wire CELL0.IMUX_B2                  IO0.TXDATA7
			// wire CELL0.IMUX_B3                  IO0.DIRECTION
			// wire CELL0.IMUX_B4                  IO0.TSDATA1
			// wire CELL0.IMUX_B7                  IO0.WINDOWSIZE1
			// wire CELL0.IMUX_C0                  IO0.TXDATA2
			// wire CELL0.IMUX_C1                  IO0.TXDATA5
			// wire CELL0.IMUX_C2                  IO0.TXDATA8
			// wire CELL0.IMUX_C3                  IO0.MOVE
			// wire CELL0.IMUX_C4                  IO0.TSDATA2
			// wire CELL0.IMUX_D0                  IO0.SLIP
			// wire CELL0.IMUX_D1                  IO0.ACK
			// wire CELL0.IMUX_D2                  IO0.LOADN
			// wire CELL0.IMUX_D4                  IO0.TSDATA3
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_CLK0_DELAY          IO0.CLK
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.OUT_F0                   IO0.RXDATA0
			// wire CELL0.OUT_F1                   IO0.RXDATA1
			// wire CELL0.OUT_F2                   IO0.RXDATA2
			// wire CELL0.OUT_F3                   IO0.RXDATA3
			// wire CELL0.OUT_F4                   IO0.RXDATA4
			// wire CELL0.OUT_F5                   IO0.RXDATA5
			// wire CELL0.OUT_F6                   IO0.RXDATA6
			// wire CELL0.OUT_F7                   IO0.RXDATA7
			// wire CELL0.OUT_Q0                   IO0.DI
			// wire CELL0.OUT_Q1                   IO0.RXDATA9
			// wire CELL0.OUT_Q2                   IO0.CFLAG
			// wire CELL0.OUT_Q3                   IO0.RXDATA8
			// wire CELL0.OUT_Q4                   IO0.PLUS
			// wire CELL0.OUT_Q5                   IO0.MINUS
			// wire CELL1.IMUX_A0                  IO1.TXDATA3
			// wire CELL1.IMUX_A1                  IO1.TXDATA0
			// wire CELL1.IMUX_A2                  IO1.TXDATA6
			// wire CELL1.IMUX_A3                  IO1.TXDATA9
			// wire CELL1.IMUX_A4                  IO1.TXDATA4
			// wire CELL1.IMUX_A7                  IO1.WINDOWSIZE0
			// wire CELL1.IMUX_B0                  IO1.TXDATA1
			// wire CELL1.IMUX_B1                  IO1.TSDATA0
			// wire CELL1.IMUX_B2                  IO1.TXDATA7
			// wire CELL1.IMUX_B3                  IO1.DIRECTION
			// wire CELL1.IMUX_B4                  IO1.TSDATA1
			// wire CELL1.IMUX_B7                  IO1.WINDOWSIZE1
			// wire CELL1.IMUX_C0                  IO1.TXDATA2
			// wire CELL1.IMUX_C1                  IO1.TXDATA5
			// wire CELL1.IMUX_C2                  IO1.TXDATA8
			// wire CELL1.IMUX_C3                  IO1.MOVE
			// wire CELL1.IMUX_C4                  IO1.TSDATA2
			// wire CELL1.IMUX_D0                  IO1.SLIP
			// wire CELL1.IMUX_D1                  IO1.ACK
			// wire CELL1.IMUX_D2                  IO1.LOADN
			// wire CELL1.IMUX_D4                  IO1.TSDATA3
			// wire CELL1.IMUX_LSR0                IO1.LSR
			// wire CELL1.IMUX_CLK0_DELAY          IO1.CLK
			// wire CELL1.IMUX_CE0                 IO1.CE
			// wire CELL1.OUT_F0                   IO1.RXDATA0
			// wire CELL1.OUT_F1                   IO1.RXDATA1
			// wire CELL1.OUT_F2                   IO1.RXDATA2
			// wire CELL1.OUT_F3                   IO1.RXDATA3
			// wire CELL1.OUT_F4                   IO1.RXDATA4
			// wire CELL1.OUT_F5                   IO1.RXDATA5
			// wire CELL1.OUT_F6                   IO1.RXDATA6
			// wire CELL1.OUT_F7                   IO1.RXDATA7
			// wire CELL1.OUT_Q0                   IO1.RXDATA8
			// wire CELL1.OUT_Q1                   IO1.DI
			// wire CELL1.OUT_Q2                   IO1.CFLAG
			// wire CELL1.OUT_Q3                   IO1.RXDATA9
			// wire CELL1.OUT_Q4                   IO1.PLUS
			// wire CELL1.OUT_Q5                   IO1.MINUS
			// wire CELL2.IMUX_A0                  IO2.TXDATA6
			// wire CELL2.IMUX_A1                  IO2.TXDATA3
			// wire CELL2.IMUX_A2                  IO2.TXDATA0
			// wire CELL2.IMUX_A3                  IO2.TXDATA9
			// wire CELL2.IMUX_A4                  IO2.TXDATA7
			// wire CELL2.IMUX_A7                  IO2.WINDOWSIZE0
			// wire CELL2.IMUX_B0                  IO2.TXDATA1
			// wire CELL2.IMUX_B1                  IO2.TXDATA4
			// wire CELL2.IMUX_B2                  IO2.TSDATA0
			// wire CELL2.IMUX_B3                  IO2.DIRECTION
			// wire CELL2.IMUX_B4                  IO2.TSDATA1
			// wire CELL2.IMUX_B7                  IO2.WINDOWSIZE1
			// wire CELL2.IMUX_C0                  IO2.TXDATA2
			// wire CELL2.IMUX_C1                  IO2.TXDATA5
			// wire CELL2.IMUX_C2                  IO2.TXDATA8
			// wire CELL2.IMUX_C3                  IO2.MOVE
			// wire CELL2.IMUX_C4                  IO2.TSDATA2
			// wire CELL2.IMUX_D0                  IO2.SLIP
			// wire CELL2.IMUX_D1                  IO2.ACK
			// wire CELL2.IMUX_D2                  IO2.LOADN
			// wire CELL2.IMUX_D4                  IO2.TSDATA3
			// wire CELL2.IMUX_LSR0                IO2.LSR
			// wire CELL2.IMUX_CLK0_DELAY          IO2.CLK
			// wire CELL2.IMUX_CE0                 IO2.CE
			// wire CELL2.OUT_F0                   IO2.RXDATA0
			// wire CELL2.OUT_F1                   IO2.RXDATA1
			// wire CELL2.OUT_F2                   IO2.RXDATA2
			// wire CELL2.OUT_F3                   IO2.RXDATA3
			// wire CELL2.OUT_F4                   IO2.RXDATA4
			// wire CELL2.OUT_F5                   IO2.RXDATA5
			// wire CELL2.OUT_F6                   IO2.RXDATA6
			// wire CELL2.OUT_F7                   IO2.RXDATA7
			// wire CELL2.OUT_Q0                   IO2.RXDATA8
			// wire CELL2.OUT_Q1                   IO2.RXDATA9
			// wire CELL2.OUT_Q2                   IO2.DI
			// wire CELL2.OUT_Q3                   IO2.CFLAG
			// wire CELL2.OUT_Q4                   IO2.PLUS
			// wire CELL2.OUT_Q5                   IO2.MINUS
			// wire CELL3.IMUX_A0                  IO3.TXDATA9
			// wire CELL3.IMUX_A1                  IO3.TXDATA3
			// wire CELL3.IMUX_A2                  IO3.TXDATA6
			// wire CELL3.IMUX_A3                  IO3.TXDATA0
			// wire CELL3.IMUX_A4                  IO3.DIRECTION
			// wire CELL3.IMUX_A7                  IO3.WINDOWSIZE0
			// wire CELL3.IMUX_B0                  IO3.TXDATA1
			// wire CELL3.IMUX_B1                  IO3.TXDATA4
			// wire CELL3.IMUX_B2                  IO3.TXDATA7
			// wire CELL3.IMUX_B3                  IO3.TSDATA0
			// wire CELL3.IMUX_B4                  IO3.TSDATA1
			// wire CELL3.IMUX_B7                  IO3.WINDOWSIZE1
			// wire CELL3.IMUX_C0                  IO3.TXDATA2
			// wire CELL3.IMUX_C1                  IO3.TXDATA5
			// wire CELL3.IMUX_C2                  IO3.TXDATA8
			// wire CELL3.IMUX_C3                  IO3.MOVE
			// wire CELL3.IMUX_C4                  IO3.TSDATA2
			// wire CELL3.IMUX_D0                  IO3.SLIP
			// wire CELL3.IMUX_D1                  IO3.ACK
			// wire CELL3.IMUX_D2                  IO3.LOADN
			// wire CELL3.IMUX_D4                  IO3.TSDATA3
			// wire CELL3.IMUX_LSR0                IO3.LSR
			// wire CELL3.IMUX_CLK0_DELAY          IO3.CLK
			// wire CELL3.IMUX_CE0                 IO3.CE
			// wire CELL3.OUT_F0                   IO3.RXDATA0
			// wire CELL3.OUT_F1                   IO3.RXDATA1
			// wire CELL3.OUT_F2                   IO3.RXDATA2
			// wire CELL3.OUT_F3                   IO3.RXDATA3
			// wire CELL3.OUT_F4                   IO3.RXDATA4
			// wire CELL3.OUT_F5                   IO3.RXDATA5
			// wire CELL3.OUT_F6                   IO3.RXDATA6
			// wire CELL3.OUT_F7                   IO3.RXDATA7
			// wire CELL3.OUT_Q0                   IO3.RXDATA8
			// wire CELL3.OUT_Q1                   IO3.RXDATA9
			// wire CELL3.OUT_Q2                   IO3.CFLAG
			// wire CELL3.OUT_Q3                   IO3.DI
			// wire CELL3.OUT_Q4                   IO3.PLUS
			// wire CELL3.OUT_Q5                   IO3.MINUS
		}

		tile_class IO_W_EBR_S {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel IO0 {
				input ACK = CELL0.IMUX_D1;
				input CE = CELL0.IMUX_CE0;
				output CFLAG = CELL0.OUT_Q2;
				input CLK = CELL0.IMUX_CLK0_DELAY;
				output DI = CELL0.OUT_Q0;
				input DIRECTION = CELL0.IMUX_B3;
				input LOADN = CELL0.IMUX_D2;
				input LSR = CELL0.IMUX_LSR0;
				output MINUS = CELL0.OUT_Q5;
				input MOVE = CELL0.IMUX_C3;
				output PLUS = CELL0.OUT_Q4;
				output RXDATA0 = CELL0.OUT_F0;
				output RXDATA1 = CELL0.OUT_F1;
				output RXDATA2 = CELL0.OUT_F2;
				output RXDATA3 = CELL0.OUT_F3;
				output RXDATA4 = CELL0.OUT_F4;
				output RXDATA5 = CELL0.OUT_F5;
				output RXDATA6 = CELL0.OUT_F6;
				output RXDATA7 = CELL0.OUT_F7;
				output RXDATA8 = CELL0.OUT_Q3;
				output RXDATA9 = CELL0.OUT_Q1;
				input SLIP = CELL0.IMUX_D0;
				input TSDATA0 = CELL0.IMUX_B0;
				input TSDATA1 = CELL0.IMUX_B4;
				input TSDATA2 = CELL0.IMUX_C4;
				input TSDATA3 = CELL0.IMUX_D4;
				input TXDATA0 = CELL0.IMUX_A0;
				input TXDATA1 = CELL0.IMUX_A4;
				input TXDATA2 = CELL0.IMUX_C0;
				input TXDATA3 = CELL0.IMUX_A1;
				input TXDATA4 = CELL0.IMUX_B1;
				input TXDATA5 = CELL0.IMUX_C1;
				input TXDATA6 = CELL0.IMUX_A2;
				input TXDATA7 = CELL0.IMUX_B2;
				input TXDATA8 = CELL0.IMUX_C2;
				input TXDATA9 = CELL0.IMUX_A3;
				input WINDOWSIZE0 = CELL0.IMUX_A7;
				input WINDOWSIZE1 = CELL0.IMUX_B7;
			}

			bel IO1 {
				input ACK = CELL1.IMUX_D1;
				input CE = CELL1.IMUX_CE0;
				output CFLAG = CELL1.OUT_Q2;
				input CLK = CELL1.IMUX_CLK0_DELAY;
				output DI = CELL1.OUT_Q1;
				input DIRECTION = CELL1.IMUX_B3;
				input LOADN = CELL1.IMUX_D2;
				input LSR = CELL1.IMUX_LSR0;
				output MINUS = CELL1.OUT_Q5;
				input MOVE = CELL1.IMUX_C3;
				output PLUS = CELL1.OUT_Q4;
				output RXDATA0 = CELL1.OUT_F0;
				output RXDATA1 = CELL1.OUT_F1;
				output RXDATA2 = CELL1.OUT_F2;
				output RXDATA3 = CELL1.OUT_F3;
				output RXDATA4 = CELL1.OUT_F4;
				output RXDATA5 = CELL1.OUT_F5;
				output RXDATA6 = CELL1.OUT_F6;
				output RXDATA7 = CELL1.OUT_F7;
				output RXDATA8 = CELL1.OUT_Q0;
				output RXDATA9 = CELL1.OUT_Q3;
				input SLIP = CELL1.IMUX_D0;
				input TSDATA0 = CELL1.IMUX_B1;
				input TSDATA1 = CELL1.IMUX_B4;
				input TSDATA2 = CELL1.IMUX_C4;
				input TSDATA3 = CELL1.IMUX_D4;
				input TXDATA0 = CELL1.IMUX_A1;
				input TXDATA1 = CELL1.IMUX_B0;
				input TXDATA2 = CELL1.IMUX_C0;
				input TXDATA3 = CELL1.IMUX_A0;
				input TXDATA4 = CELL1.IMUX_A4;
				input TXDATA5 = CELL1.IMUX_C1;
				input TXDATA6 = CELL1.IMUX_A2;
				input TXDATA7 = CELL1.IMUX_B2;
				input TXDATA8 = CELL1.IMUX_C2;
				input TXDATA9 = CELL1.IMUX_A3;
				input WINDOWSIZE0 = CELL1.IMUX_A7;
				input WINDOWSIZE1 = CELL1.IMUX_B7;
			}

			bel IO2 {
				input ACK = CELL2.IMUX_D1;
				input CE = CELL2.IMUX_CE0;
				output CFLAG = CELL2.OUT_Q3;
				input CLK = CELL2.IMUX_CLK0_DELAY;
				output DI = CELL2.OUT_Q2;
				input DIRECTION = CELL2.IMUX_B3;
				input LOADN = CELL2.IMUX_D2;
				input LSR = CELL2.IMUX_LSR0;
				output MINUS = CELL2.OUT_Q5;
				input MOVE = CELL2.IMUX_C3;
				output PLUS = CELL2.OUT_Q4;
				output RXDATA0 = CELL2.OUT_F0;
				output RXDATA1 = CELL2.OUT_F1;
				output RXDATA2 = CELL2.OUT_F2;
				output RXDATA3 = CELL2.OUT_F3;
				output RXDATA4 = CELL2.OUT_F4;
				output RXDATA5 = CELL2.OUT_F5;
				output RXDATA6 = CELL2.OUT_F6;
				output RXDATA7 = CELL2.OUT_F7;
				output RXDATA8 = CELL2.OUT_Q0;
				output RXDATA9 = CELL2.OUT_Q1;
				input SLIP = CELL2.IMUX_D0;
				input TSDATA0 = CELL2.IMUX_B2;
				input TSDATA1 = CELL2.IMUX_B4;
				input TSDATA2 = CELL2.IMUX_C4;
				input TSDATA3 = CELL2.IMUX_D4;
				input TXDATA0 = CELL2.IMUX_A2;
				input TXDATA1 = CELL2.IMUX_B0;
				input TXDATA2 = CELL2.IMUX_C0;
				input TXDATA3 = CELL2.IMUX_A1;
				input TXDATA4 = CELL2.IMUX_B1;
				input TXDATA5 = CELL2.IMUX_C1;
				input TXDATA6 = CELL2.IMUX_A0;
				input TXDATA7 = CELL2.IMUX_A4;
				input TXDATA8 = CELL2.IMUX_C2;
				input TXDATA9 = CELL2.IMUX_A3;
				input WINDOWSIZE0 = CELL2.IMUX_A7;
				input WINDOWSIZE1 = CELL2.IMUX_B7;
			}

			bel IO3 {
				input ACK = CELL3.IMUX_D1;
				input CE = CELL3.IMUX_CE0;
				output CFLAG = CELL3.OUT_Q2;
				input CLK = CELL3.IMUX_CLK0_DELAY;
				output DI = CELL3.OUT_Q3;
				input DIRECTION = CELL3.IMUX_A4;
				input LOADN = CELL3.IMUX_D2;
				input LSR = CELL3.IMUX_LSR0;
				output MINUS = CELL3.OUT_Q5;
				input MOVE = CELL3.IMUX_C3;
				output PLUS = CELL3.OUT_Q4;
				output RXDATA0 = CELL3.OUT_F0;
				output RXDATA1 = CELL3.OUT_F1;
				output RXDATA2 = CELL3.OUT_F2;
				output RXDATA3 = CELL3.OUT_F3;
				output RXDATA4 = CELL3.OUT_F4;
				output RXDATA5 = CELL3.OUT_F5;
				output RXDATA6 = CELL3.OUT_F6;
				output RXDATA7 = CELL3.OUT_F7;
				output RXDATA8 = CELL3.OUT_Q0;
				output RXDATA9 = CELL3.OUT_Q1;
				input SLIP = CELL3.IMUX_D0;
				input TSDATA0 = CELL3.IMUX_B3;
				input TSDATA1 = CELL3.IMUX_B4;
				input TSDATA2 = CELL3.IMUX_C4;
				input TSDATA3 = CELL3.IMUX_D4;
				input TXDATA0 = CELL3.IMUX_A3;
				input TXDATA1 = CELL3.IMUX_B0;
				input TXDATA2 = CELL3.IMUX_C0;
				input TXDATA3 = CELL3.IMUX_A1;
				input TXDATA4 = CELL3.IMUX_B1;
				input TXDATA5 = CELL3.IMUX_C1;
				input TXDATA6 = CELL3.IMUX_A2;
				input TXDATA7 = CELL3.IMUX_B2;
				input TXDATA8 = CELL3.IMUX_C2;
				input TXDATA9 = CELL3.IMUX_A0;
				input WINDOWSIZE0 = CELL3.IMUX_A7;
				input WINDOWSIZE1 = CELL3.IMUX_B7;
			}

			// wire CELL0.IMUX_A0                  IO0.TXDATA0
			// wire CELL0.IMUX_A1                  IO0.TXDATA3
			// wire CELL0.IMUX_A2                  IO0.TXDATA6
			// wire CELL0.IMUX_A3                  IO0.TXDATA9
			// wire CELL0.IMUX_A4                  IO0.TXDATA1
			// wire CELL0.IMUX_A7                  IO0.WINDOWSIZE0
			// wire CELL0.IMUX_B0                  IO0.TSDATA0
			// wire CELL0.IMUX_B1                  IO0.TXDATA4
			// wire CELL0.IMUX_B2                  IO0.TXDATA7
			// wire CELL0.IMUX_B3                  IO0.DIRECTION
			// wire CELL0.IMUX_B4                  IO0.TSDATA1
			// wire CELL0.IMUX_B7                  IO0.WINDOWSIZE1
			// wire CELL0.IMUX_C0                  IO0.TXDATA2
			// wire CELL0.IMUX_C1                  IO0.TXDATA5
			// wire CELL0.IMUX_C2                  IO0.TXDATA8
			// wire CELL0.IMUX_C3                  IO0.MOVE
			// wire CELL0.IMUX_C4                  IO0.TSDATA2
			// wire CELL0.IMUX_D0                  IO0.SLIP
			// wire CELL0.IMUX_D1                  IO0.ACK
			// wire CELL0.IMUX_D2                  IO0.LOADN
			// wire CELL0.IMUX_D4                  IO0.TSDATA3
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_CLK0_DELAY          IO0.CLK
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.OUT_F0                   IO0.RXDATA0
			// wire CELL0.OUT_F1                   IO0.RXDATA1
			// wire CELL0.OUT_F2                   IO0.RXDATA2
			// wire CELL0.OUT_F3                   IO0.RXDATA3
			// wire CELL0.OUT_F4                   IO0.RXDATA4
			// wire CELL0.OUT_F5                   IO0.RXDATA5
			// wire CELL0.OUT_F6                   IO0.RXDATA6
			// wire CELL0.OUT_F7                   IO0.RXDATA7
			// wire CELL0.OUT_Q0                   IO0.DI
			// wire CELL0.OUT_Q1                   IO0.RXDATA9
			// wire CELL0.OUT_Q2                   IO0.CFLAG
			// wire CELL0.OUT_Q3                   IO0.RXDATA8
			// wire CELL0.OUT_Q4                   IO0.PLUS
			// wire CELL0.OUT_Q5                   IO0.MINUS
			// wire CELL1.IMUX_A0                  IO1.TXDATA3
			// wire CELL1.IMUX_A1                  IO1.TXDATA0
			// wire CELL1.IMUX_A2                  IO1.TXDATA6
			// wire CELL1.IMUX_A3                  IO1.TXDATA9
			// wire CELL1.IMUX_A4                  IO1.TXDATA4
			// wire CELL1.IMUX_A7                  IO1.WINDOWSIZE0
			// wire CELL1.IMUX_B0                  IO1.TXDATA1
			// wire CELL1.IMUX_B1                  IO1.TSDATA0
			// wire CELL1.IMUX_B2                  IO1.TXDATA7
			// wire CELL1.IMUX_B3                  IO1.DIRECTION
			// wire CELL1.IMUX_B4                  IO1.TSDATA1
			// wire CELL1.IMUX_B7                  IO1.WINDOWSIZE1
			// wire CELL1.IMUX_C0                  IO1.TXDATA2
			// wire CELL1.IMUX_C1                  IO1.TXDATA5
			// wire CELL1.IMUX_C2                  IO1.TXDATA8
			// wire CELL1.IMUX_C3                  IO1.MOVE
			// wire CELL1.IMUX_C4                  IO1.TSDATA2
			// wire CELL1.IMUX_D0                  IO1.SLIP
			// wire CELL1.IMUX_D1                  IO1.ACK
			// wire CELL1.IMUX_D2                  IO1.LOADN
			// wire CELL1.IMUX_D4                  IO1.TSDATA3
			// wire CELL1.IMUX_LSR0                IO1.LSR
			// wire CELL1.IMUX_CLK0_DELAY          IO1.CLK
			// wire CELL1.IMUX_CE0                 IO1.CE
			// wire CELL1.OUT_F0                   IO1.RXDATA0
			// wire CELL1.OUT_F1                   IO1.RXDATA1
			// wire CELL1.OUT_F2                   IO1.RXDATA2
			// wire CELL1.OUT_F3                   IO1.RXDATA3
			// wire CELL1.OUT_F4                   IO1.RXDATA4
			// wire CELL1.OUT_F5                   IO1.RXDATA5
			// wire CELL1.OUT_F6                   IO1.RXDATA6
			// wire CELL1.OUT_F7                   IO1.RXDATA7
			// wire CELL1.OUT_Q0                   IO1.RXDATA8
			// wire CELL1.OUT_Q1                   IO1.DI
			// wire CELL1.OUT_Q2                   IO1.CFLAG
			// wire CELL1.OUT_Q3                   IO1.RXDATA9
			// wire CELL1.OUT_Q4                   IO1.PLUS
			// wire CELL1.OUT_Q5                   IO1.MINUS
			// wire CELL2.IMUX_A0                  IO2.TXDATA6
			// wire CELL2.IMUX_A1                  IO2.TXDATA3
			// wire CELL2.IMUX_A2                  IO2.TXDATA0
			// wire CELL2.IMUX_A3                  IO2.TXDATA9
			// wire CELL2.IMUX_A4                  IO2.TXDATA7
			// wire CELL2.IMUX_A7                  IO2.WINDOWSIZE0
			// wire CELL2.IMUX_B0                  IO2.TXDATA1
			// wire CELL2.IMUX_B1                  IO2.TXDATA4
			// wire CELL2.IMUX_B2                  IO2.TSDATA0
			// wire CELL2.IMUX_B3                  IO2.DIRECTION
			// wire CELL2.IMUX_B4                  IO2.TSDATA1
			// wire CELL2.IMUX_B7                  IO2.WINDOWSIZE1
			// wire CELL2.IMUX_C0                  IO2.TXDATA2
			// wire CELL2.IMUX_C1                  IO2.TXDATA5
			// wire CELL2.IMUX_C2                  IO2.TXDATA8
			// wire CELL2.IMUX_C3                  IO2.MOVE
			// wire CELL2.IMUX_C4                  IO2.TSDATA2
			// wire CELL2.IMUX_D0                  IO2.SLIP
			// wire CELL2.IMUX_D1                  IO2.ACK
			// wire CELL2.IMUX_D2                  IO2.LOADN
			// wire CELL2.IMUX_D4                  IO2.TSDATA3
			// wire CELL2.IMUX_LSR0                IO2.LSR
			// wire CELL2.IMUX_CLK0_DELAY          IO2.CLK
			// wire CELL2.IMUX_CE0                 IO2.CE
			// wire CELL2.OUT_F0                   IO2.RXDATA0
			// wire CELL2.OUT_F1                   IO2.RXDATA1
			// wire CELL2.OUT_F2                   IO2.RXDATA2
			// wire CELL2.OUT_F3                   IO2.RXDATA3
			// wire CELL2.OUT_F4                   IO2.RXDATA4
			// wire CELL2.OUT_F5                   IO2.RXDATA5
			// wire CELL2.OUT_F6                   IO2.RXDATA6
			// wire CELL2.OUT_F7                   IO2.RXDATA7
			// wire CELL2.OUT_Q0                   IO2.RXDATA8
			// wire CELL2.OUT_Q1                   IO2.RXDATA9
			// wire CELL2.OUT_Q2                   IO2.DI
			// wire CELL2.OUT_Q3                   IO2.CFLAG
			// wire CELL2.OUT_Q4                   IO2.PLUS
			// wire CELL2.OUT_Q5                   IO2.MINUS
			// wire CELL3.IMUX_A0                  IO3.TXDATA9
			// wire CELL3.IMUX_A1                  IO3.TXDATA3
			// wire CELL3.IMUX_A2                  IO3.TXDATA6
			// wire CELL3.IMUX_A3                  IO3.TXDATA0
			// wire CELL3.IMUX_A4                  IO3.DIRECTION
			// wire CELL3.IMUX_A7                  IO3.WINDOWSIZE0
			// wire CELL3.IMUX_B0                  IO3.TXDATA1
			// wire CELL3.IMUX_B1                  IO3.TXDATA4
			// wire CELL3.IMUX_B2                  IO3.TXDATA7
			// wire CELL3.IMUX_B3                  IO3.TSDATA0
			// wire CELL3.IMUX_B4                  IO3.TSDATA1
			// wire CELL3.IMUX_B7                  IO3.WINDOWSIZE1
			// wire CELL3.IMUX_C0                  IO3.TXDATA2
			// wire CELL3.IMUX_C1                  IO3.TXDATA5
			// wire CELL3.IMUX_C2                  IO3.TXDATA8
			// wire CELL3.IMUX_C3                  IO3.MOVE
			// wire CELL3.IMUX_C4                  IO3.TSDATA2
			// wire CELL3.IMUX_D0                  IO3.SLIP
			// wire CELL3.IMUX_D1                  IO3.ACK
			// wire CELL3.IMUX_D2                  IO3.LOADN
			// wire CELL3.IMUX_D4                  IO3.TSDATA3
			// wire CELL3.IMUX_LSR0                IO3.LSR
			// wire CELL3.IMUX_CLK0_DELAY          IO3.CLK
			// wire CELL3.IMUX_CE0                 IO3.CE
			// wire CELL3.OUT_F0                   IO3.RXDATA0
			// wire CELL3.OUT_F1                   IO3.RXDATA1
			// wire CELL3.OUT_F2                   IO3.RXDATA2
			// wire CELL3.OUT_F3                   IO3.RXDATA3
			// wire CELL3.OUT_F4                   IO3.RXDATA4
			// wire CELL3.OUT_F5                   IO3.RXDATA5
			// wire CELL3.OUT_F6                   IO3.RXDATA6
			// wire CELL3.OUT_F7                   IO3.RXDATA7
			// wire CELL3.OUT_Q0                   IO3.RXDATA8
			// wire CELL3.OUT_Q1                   IO3.RXDATA9
			// wire CELL3.OUT_Q2                   IO3.CFLAG
			// wire CELL3.OUT_Q3                   IO3.DI
			// wire CELL3.OUT_Q4                   IO3.PLUS
			// wire CELL3.OUT_Q5                   IO3.MINUS
		}

		tile_class IO_W_EBR_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel IO0 {
				input ACK = CELL0.IMUX_D1;
				input CE = CELL0.IMUX_CE0;
				output CFLAG = CELL0.OUT_Q2;
				input CLK = CELL0.IMUX_CLK0_DELAY;
				output DI = CELL0.OUT_Q0;
				input DIRECTION = CELL0.IMUX_B3;
				input LOADN = CELL0.IMUX_D2;
				input LSR = CELL0.IMUX_LSR0;
				output MINUS = CELL0.OUT_Q5;
				input MOVE = CELL0.IMUX_C3;
				output PLUS = CELL0.OUT_Q4;
				output RXDATA0 = CELL0.OUT_F0;
				output RXDATA1 = CELL0.OUT_F1;
				output RXDATA2 = CELL0.OUT_F2;
				output RXDATA3 = CELL0.OUT_F3;
				output RXDATA4 = CELL0.OUT_F4;
				output RXDATA5 = CELL0.OUT_F5;
				output RXDATA6 = CELL0.OUT_F6;
				output RXDATA7 = CELL0.OUT_F7;
				output RXDATA8 = CELL0.OUT_Q3;
				output RXDATA9 = CELL0.OUT_Q1;
				input SLIP = CELL0.IMUX_D0;
				input TSDATA0 = CELL0.IMUX_B0;
				input TSDATA1 = CELL0.IMUX_B4;
				input TSDATA2 = CELL0.IMUX_C4;
				input TSDATA3 = CELL0.IMUX_D4;
				input TXDATA0 = CELL0.IMUX_A0;
				input TXDATA1 = CELL0.IMUX_A4;
				input TXDATA2 = CELL0.IMUX_C0;
				input TXDATA3 = CELL0.IMUX_A1;
				input TXDATA4 = CELL0.IMUX_B1;
				input TXDATA5 = CELL0.IMUX_C1;
				input TXDATA6 = CELL0.IMUX_A2;
				input TXDATA7 = CELL0.IMUX_B2;
				input TXDATA8 = CELL0.IMUX_C2;
				input TXDATA9 = CELL0.IMUX_A3;
				input WINDOWSIZE0 = CELL0.IMUX_A7;
				input WINDOWSIZE1 = CELL0.IMUX_B7;
			}

			bel IO1 {
				input ACK = CELL1.IMUX_D1;
				input CE = CELL1.IMUX_CE0;
				output CFLAG = CELL1.OUT_Q2;
				input CLK = CELL1.IMUX_CLK0_DELAY;
				output DI = CELL1.OUT_Q1;
				input DIRECTION = CELL1.IMUX_B3;
				input LOADN = CELL1.IMUX_D2;
				input LSR = CELL1.IMUX_LSR0;
				output MINUS = CELL1.OUT_Q5;
				input MOVE = CELL1.IMUX_C3;
				output PLUS = CELL1.OUT_Q4;
				output RXDATA0 = CELL1.OUT_F0;
				output RXDATA1 = CELL1.OUT_F1;
				output RXDATA2 = CELL1.OUT_F2;
				output RXDATA3 = CELL1.OUT_F3;
				output RXDATA4 = CELL1.OUT_F4;
				output RXDATA5 = CELL1.OUT_F5;
				output RXDATA6 = CELL1.OUT_F6;
				output RXDATA7 = CELL1.OUT_F7;
				output RXDATA8 = CELL1.OUT_Q0;
				output RXDATA9 = CELL1.OUT_Q3;
				input SLIP = CELL1.IMUX_D0;
				input TSDATA0 = CELL1.IMUX_B1;
				input TSDATA1 = CELL1.IMUX_B4;
				input TSDATA2 = CELL1.IMUX_C4;
				input TSDATA3 = CELL1.IMUX_D4;
				input TXDATA0 = CELL1.IMUX_A1;
				input TXDATA1 = CELL1.IMUX_B0;
				input TXDATA2 = CELL1.IMUX_C0;
				input TXDATA3 = CELL1.IMUX_A0;
				input TXDATA4 = CELL1.IMUX_A4;
				input TXDATA5 = CELL1.IMUX_C1;
				input TXDATA6 = CELL1.IMUX_A2;
				input TXDATA7 = CELL1.IMUX_B2;
				input TXDATA8 = CELL1.IMUX_C2;
				input TXDATA9 = CELL1.IMUX_A3;
				input WINDOWSIZE0 = CELL1.IMUX_A7;
				input WINDOWSIZE1 = CELL1.IMUX_B7;
			}

			bel IO2 {
				input ACK = CELL2.IMUX_D1;
				input CE = CELL2.IMUX_CE0;
				output CFLAG = CELL2.OUT_Q3;
				input CLK = CELL2.IMUX_CLK0_DELAY;
				output DI = CELL2.OUT_Q2;
				input DIRECTION = CELL2.IMUX_B3;
				input LOADN = CELL2.IMUX_D2;
				input LSR = CELL2.IMUX_LSR0;
				output MINUS = CELL2.OUT_Q5;
				input MOVE = CELL2.IMUX_C3;
				output PLUS = CELL2.OUT_Q4;
				output RXDATA0 = CELL2.OUT_F0;
				output RXDATA1 = CELL2.OUT_F1;
				output RXDATA2 = CELL2.OUT_F2;
				output RXDATA3 = CELL2.OUT_F3;
				output RXDATA4 = CELL2.OUT_F4;
				output RXDATA5 = CELL2.OUT_F5;
				output RXDATA6 = CELL2.OUT_F6;
				output RXDATA7 = CELL2.OUT_F7;
				output RXDATA8 = CELL2.OUT_Q0;
				output RXDATA9 = CELL2.OUT_Q1;
				input SLIP = CELL2.IMUX_D0;
				input TSDATA0 = CELL2.IMUX_B2;
				input TSDATA1 = CELL2.IMUX_B4;
				input TSDATA2 = CELL2.IMUX_C4;
				input TSDATA3 = CELL2.IMUX_D4;
				input TXDATA0 = CELL2.IMUX_A2;
				input TXDATA1 = CELL2.IMUX_B0;
				input TXDATA2 = CELL2.IMUX_C0;
				input TXDATA3 = CELL2.IMUX_A1;
				input TXDATA4 = CELL2.IMUX_B1;
				input TXDATA5 = CELL2.IMUX_C1;
				input TXDATA6 = CELL2.IMUX_A0;
				input TXDATA7 = CELL2.IMUX_A4;
				input TXDATA8 = CELL2.IMUX_C2;
				input TXDATA9 = CELL2.IMUX_A3;
				input WINDOWSIZE0 = CELL2.IMUX_A7;
				input WINDOWSIZE1 = CELL2.IMUX_B7;
			}

			bel IO3 {
				input ACK = CELL3.IMUX_D1;
				input CE = CELL3.IMUX_CE0;
				output CFLAG = CELL3.OUT_Q2;
				input CLK = CELL3.IMUX_CLK0_DELAY;
				output DI = CELL3.OUT_Q3;
				input DIRECTION = CELL3.IMUX_A4;
				input LOADN = CELL3.IMUX_D2;
				input LSR = CELL3.IMUX_LSR0;
				output MINUS = CELL3.OUT_Q5;
				input MOVE = CELL3.IMUX_C3;
				output PLUS = CELL3.OUT_Q4;
				output RXDATA0 = CELL3.OUT_F0;
				output RXDATA1 = CELL3.OUT_F1;
				output RXDATA2 = CELL3.OUT_F2;
				output RXDATA3 = CELL3.OUT_F3;
				output RXDATA4 = CELL3.OUT_F4;
				output RXDATA5 = CELL3.OUT_F5;
				output RXDATA6 = CELL3.OUT_F6;
				output RXDATA7 = CELL3.OUT_F7;
				output RXDATA8 = CELL3.OUT_Q0;
				output RXDATA9 = CELL3.OUT_Q1;
				input SLIP = CELL3.IMUX_D0;
				input TSDATA0 = CELL3.IMUX_B3;
				input TSDATA1 = CELL3.IMUX_B4;
				input TSDATA2 = CELL3.IMUX_C4;
				input TSDATA3 = CELL3.IMUX_D4;
				input TXDATA0 = CELL3.IMUX_A3;
				input TXDATA1 = CELL3.IMUX_B0;
				input TXDATA2 = CELL3.IMUX_C0;
				input TXDATA3 = CELL3.IMUX_A1;
				input TXDATA4 = CELL3.IMUX_B1;
				input TXDATA5 = CELL3.IMUX_C1;
				input TXDATA6 = CELL3.IMUX_A2;
				input TXDATA7 = CELL3.IMUX_B2;
				input TXDATA8 = CELL3.IMUX_C2;
				input TXDATA9 = CELL3.IMUX_A0;
				input WINDOWSIZE0 = CELL3.IMUX_A7;
				input WINDOWSIZE1 = CELL3.IMUX_B7;
			}

			// wire CELL0.IMUX_A0                  IO0.TXDATA0
			// wire CELL0.IMUX_A1                  IO0.TXDATA3
			// wire CELL0.IMUX_A2                  IO0.TXDATA6
			// wire CELL0.IMUX_A3                  IO0.TXDATA9
			// wire CELL0.IMUX_A4                  IO0.TXDATA1
			// wire CELL0.IMUX_A7                  IO0.WINDOWSIZE0
			// wire CELL0.IMUX_B0                  IO0.TSDATA0
			// wire CELL0.IMUX_B1                  IO0.TXDATA4
			// wire CELL0.IMUX_B2                  IO0.TXDATA7
			// wire CELL0.IMUX_B3                  IO0.DIRECTION
			// wire CELL0.IMUX_B4                  IO0.TSDATA1
			// wire CELL0.IMUX_B7                  IO0.WINDOWSIZE1
			// wire CELL0.IMUX_C0                  IO0.TXDATA2
			// wire CELL0.IMUX_C1                  IO0.TXDATA5
			// wire CELL0.IMUX_C2                  IO0.TXDATA8
			// wire CELL0.IMUX_C3                  IO0.MOVE
			// wire CELL0.IMUX_C4                  IO0.TSDATA2
			// wire CELL0.IMUX_D0                  IO0.SLIP
			// wire CELL0.IMUX_D1                  IO0.ACK
			// wire CELL0.IMUX_D2                  IO0.LOADN
			// wire CELL0.IMUX_D4                  IO0.TSDATA3
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_CLK0_DELAY          IO0.CLK
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.OUT_F0                   IO0.RXDATA0
			// wire CELL0.OUT_F1                   IO0.RXDATA1
			// wire CELL0.OUT_F2                   IO0.RXDATA2
			// wire CELL0.OUT_F3                   IO0.RXDATA3
			// wire CELL0.OUT_F4                   IO0.RXDATA4
			// wire CELL0.OUT_F5                   IO0.RXDATA5
			// wire CELL0.OUT_F6                   IO0.RXDATA6
			// wire CELL0.OUT_F7                   IO0.RXDATA7
			// wire CELL0.OUT_Q0                   IO0.DI
			// wire CELL0.OUT_Q1                   IO0.RXDATA9
			// wire CELL0.OUT_Q2                   IO0.CFLAG
			// wire CELL0.OUT_Q3                   IO0.RXDATA8
			// wire CELL0.OUT_Q4                   IO0.PLUS
			// wire CELL0.OUT_Q5                   IO0.MINUS
			// wire CELL1.IMUX_A0                  IO1.TXDATA3
			// wire CELL1.IMUX_A1                  IO1.TXDATA0
			// wire CELL1.IMUX_A2                  IO1.TXDATA6
			// wire CELL1.IMUX_A3                  IO1.TXDATA9
			// wire CELL1.IMUX_A4                  IO1.TXDATA4
			// wire CELL1.IMUX_A7                  IO1.WINDOWSIZE0
			// wire CELL1.IMUX_B0                  IO1.TXDATA1
			// wire CELL1.IMUX_B1                  IO1.TSDATA0
			// wire CELL1.IMUX_B2                  IO1.TXDATA7
			// wire CELL1.IMUX_B3                  IO1.DIRECTION
			// wire CELL1.IMUX_B4                  IO1.TSDATA1
			// wire CELL1.IMUX_B7                  IO1.WINDOWSIZE1
			// wire CELL1.IMUX_C0                  IO1.TXDATA2
			// wire CELL1.IMUX_C1                  IO1.TXDATA5
			// wire CELL1.IMUX_C2                  IO1.TXDATA8
			// wire CELL1.IMUX_C3                  IO1.MOVE
			// wire CELL1.IMUX_C4                  IO1.TSDATA2
			// wire CELL1.IMUX_D0                  IO1.SLIP
			// wire CELL1.IMUX_D1                  IO1.ACK
			// wire CELL1.IMUX_D2                  IO1.LOADN
			// wire CELL1.IMUX_D4                  IO1.TSDATA3
			// wire CELL1.IMUX_LSR0                IO1.LSR
			// wire CELL1.IMUX_CLK0_DELAY          IO1.CLK
			// wire CELL1.IMUX_CE0                 IO1.CE
			// wire CELL1.OUT_F0                   IO1.RXDATA0
			// wire CELL1.OUT_F1                   IO1.RXDATA1
			// wire CELL1.OUT_F2                   IO1.RXDATA2
			// wire CELL1.OUT_F3                   IO1.RXDATA3
			// wire CELL1.OUT_F4                   IO1.RXDATA4
			// wire CELL1.OUT_F5                   IO1.RXDATA5
			// wire CELL1.OUT_F6                   IO1.RXDATA6
			// wire CELL1.OUT_F7                   IO1.RXDATA7
			// wire CELL1.OUT_Q0                   IO1.RXDATA8
			// wire CELL1.OUT_Q1                   IO1.DI
			// wire CELL1.OUT_Q2                   IO1.CFLAG
			// wire CELL1.OUT_Q3                   IO1.RXDATA9
			// wire CELL1.OUT_Q4                   IO1.PLUS
			// wire CELL1.OUT_Q5                   IO1.MINUS
			// wire CELL2.IMUX_A0                  IO2.TXDATA6
			// wire CELL2.IMUX_A1                  IO2.TXDATA3
			// wire CELL2.IMUX_A2                  IO2.TXDATA0
			// wire CELL2.IMUX_A3                  IO2.TXDATA9
			// wire CELL2.IMUX_A4                  IO2.TXDATA7
			// wire CELL2.IMUX_A7                  IO2.WINDOWSIZE0
			// wire CELL2.IMUX_B0                  IO2.TXDATA1
			// wire CELL2.IMUX_B1                  IO2.TXDATA4
			// wire CELL2.IMUX_B2                  IO2.TSDATA0
			// wire CELL2.IMUX_B3                  IO2.DIRECTION
			// wire CELL2.IMUX_B4                  IO2.TSDATA1
			// wire CELL2.IMUX_B7                  IO2.WINDOWSIZE1
			// wire CELL2.IMUX_C0                  IO2.TXDATA2
			// wire CELL2.IMUX_C1                  IO2.TXDATA5
			// wire CELL2.IMUX_C2                  IO2.TXDATA8
			// wire CELL2.IMUX_C3                  IO2.MOVE
			// wire CELL2.IMUX_C4                  IO2.TSDATA2
			// wire CELL2.IMUX_D0                  IO2.SLIP
			// wire CELL2.IMUX_D1                  IO2.ACK
			// wire CELL2.IMUX_D2                  IO2.LOADN
			// wire CELL2.IMUX_D4                  IO2.TSDATA3
			// wire CELL2.IMUX_LSR0                IO2.LSR
			// wire CELL2.IMUX_CLK0_DELAY          IO2.CLK
			// wire CELL2.IMUX_CE0                 IO2.CE
			// wire CELL2.OUT_F0                   IO2.RXDATA0
			// wire CELL2.OUT_F1                   IO2.RXDATA1
			// wire CELL2.OUT_F2                   IO2.RXDATA2
			// wire CELL2.OUT_F3                   IO2.RXDATA3
			// wire CELL2.OUT_F4                   IO2.RXDATA4
			// wire CELL2.OUT_F5                   IO2.RXDATA5
			// wire CELL2.OUT_F6                   IO2.RXDATA6
			// wire CELL2.OUT_F7                   IO2.RXDATA7
			// wire CELL2.OUT_Q0                   IO2.RXDATA8
			// wire CELL2.OUT_Q1                   IO2.RXDATA9
			// wire CELL2.OUT_Q2                   IO2.DI
			// wire CELL2.OUT_Q3                   IO2.CFLAG
			// wire CELL2.OUT_Q4                   IO2.PLUS
			// wire CELL2.OUT_Q5                   IO2.MINUS
			// wire CELL3.IMUX_A0                  IO3.TXDATA9
			// wire CELL3.IMUX_A1                  IO3.TXDATA3
			// wire CELL3.IMUX_A2                  IO3.TXDATA6
			// wire CELL3.IMUX_A3                  IO3.TXDATA0
			// wire CELL3.IMUX_A4                  IO3.DIRECTION
			// wire CELL3.IMUX_A7                  IO3.WINDOWSIZE0
			// wire CELL3.IMUX_B0                  IO3.TXDATA1
			// wire CELL3.IMUX_B1                  IO3.TXDATA4
			// wire CELL3.IMUX_B2                  IO3.TXDATA7
			// wire CELL3.IMUX_B3                  IO3.TSDATA0
			// wire CELL3.IMUX_B4                  IO3.TSDATA1
			// wire CELL3.IMUX_B7                  IO3.WINDOWSIZE1
			// wire CELL3.IMUX_C0                  IO3.TXDATA2
			// wire CELL3.IMUX_C1                  IO3.TXDATA5
			// wire CELL3.IMUX_C2                  IO3.TXDATA8
			// wire CELL3.IMUX_C3                  IO3.MOVE
			// wire CELL3.IMUX_C4                  IO3.TSDATA2
			// wire CELL3.IMUX_D0                  IO3.SLIP
			// wire CELL3.IMUX_D1                  IO3.ACK
			// wire CELL3.IMUX_D2                  IO3.LOADN
			// wire CELL3.IMUX_D4                  IO3.TSDATA3
			// wire CELL3.IMUX_LSR0                IO3.LSR
			// wire CELL3.IMUX_CLK0_DELAY          IO3.CLK
			// wire CELL3.IMUX_CE0                 IO3.CE
			// wire CELL3.OUT_F0                   IO3.RXDATA0
			// wire CELL3.OUT_F1                   IO3.RXDATA1
			// wire CELL3.OUT_F2                   IO3.RXDATA2
			// wire CELL3.OUT_F3                   IO3.RXDATA3
			// wire CELL3.OUT_F4                   IO3.RXDATA4
			// wire CELL3.OUT_F5                   IO3.RXDATA5
			// wire CELL3.OUT_F6                   IO3.RXDATA6
			// wire CELL3.OUT_F7                   IO3.RXDATA7
			// wire CELL3.OUT_Q0                   IO3.RXDATA8
			// wire CELL3.OUT_Q1                   IO3.RXDATA9
			// wire CELL3.OUT_Q2                   IO3.CFLAG
			// wire CELL3.OUT_Q3                   IO3.DI
			// wire CELL3.OUT_Q4                   IO3.PLUS
			// wire CELL3.OUT_Q5                   IO3.MINUS
		}

		tile_class IO_W_DSP_S {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel IO0 {
				input ACK = CELL0.IMUX_D1;
				input CE = CELL0.IMUX_CE0;
				output CFLAG = CELL0.OUT_Q2;
				input CLK = CELL0.IMUX_CLK0_DELAY;
				output DI = CELL0.OUT_Q0;
				input DIRECTION = CELL0.IMUX_B3;
				input LOADN = CELL0.IMUX_D2;
				input LSR = CELL0.IMUX_LSR0;
				output MINUS = CELL0.OUT_Q5;
				input MOVE = CELL0.IMUX_C3;
				output PLUS = CELL0.OUT_Q4;
				output RXDATA0 = CELL0.OUT_F0;
				output RXDATA1 = CELL0.OUT_F1;
				output RXDATA2 = CELL0.OUT_F2;
				output RXDATA3 = CELL0.OUT_F3;
				output RXDATA4 = CELL0.OUT_F4;
				output RXDATA5 = CELL0.OUT_F5;
				output RXDATA6 = CELL0.OUT_F6;
				output RXDATA7 = CELL0.OUT_F7;
				output RXDATA8 = CELL0.OUT_Q3;
				output RXDATA9 = CELL0.OUT_Q1;
				input SLIP = CELL0.IMUX_D0;
				input TSDATA0 = CELL0.IMUX_B0;
				input TSDATA1 = CELL0.IMUX_B4;
				input TSDATA2 = CELL0.IMUX_C4;
				input TSDATA3 = CELL0.IMUX_D4;
				input TXDATA0 = CELL0.IMUX_A0;
				input TXDATA1 = CELL0.IMUX_A4;
				input TXDATA2 = CELL0.IMUX_C0;
				input TXDATA3 = CELL0.IMUX_A1;
				input TXDATA4 = CELL0.IMUX_B1;
				input TXDATA5 = CELL0.IMUX_C1;
				input TXDATA6 = CELL0.IMUX_A2;
				input TXDATA7 = CELL0.IMUX_B2;
				input TXDATA8 = CELL0.IMUX_C2;
				input TXDATA9 = CELL0.IMUX_A3;
				input WINDOWSIZE0 = CELL0.IMUX_A7;
				input WINDOWSIZE1 = CELL0.IMUX_B7;
			}

			bel IO1 {
				input ACK = CELL1.IMUX_D1;
				input CE = CELL1.IMUX_CE0;
				output CFLAG = CELL1.OUT_Q2;
				input CLK = CELL1.IMUX_CLK0_DELAY;
				output DI = CELL1.OUT_Q1;
				input DIRECTION = CELL1.IMUX_B3;
				input LOADN = CELL1.IMUX_D2;
				input LSR = CELL1.IMUX_LSR0;
				output MINUS = CELL1.OUT_Q5;
				input MOVE = CELL1.IMUX_C3;
				output PLUS = CELL1.OUT_Q4;
				output RXDATA0 = CELL1.OUT_F0;
				output RXDATA1 = CELL1.OUT_F1;
				output RXDATA2 = CELL1.OUT_F2;
				output RXDATA3 = CELL1.OUT_F3;
				output RXDATA4 = CELL1.OUT_F4;
				output RXDATA5 = CELL1.OUT_F5;
				output RXDATA6 = CELL1.OUT_F6;
				output RXDATA7 = CELL1.OUT_F7;
				output RXDATA8 = CELL1.OUT_Q0;
				output RXDATA9 = CELL1.OUT_Q3;
				input SLIP = CELL1.IMUX_D0;
				input TSDATA0 = CELL1.IMUX_B1;
				input TSDATA1 = CELL1.IMUX_B4;
				input TSDATA2 = CELL1.IMUX_C4;
				input TSDATA3 = CELL1.IMUX_D4;
				input TXDATA0 = CELL1.IMUX_A1;
				input TXDATA1 = CELL1.IMUX_B0;
				input TXDATA2 = CELL1.IMUX_C0;
				input TXDATA3 = CELL1.IMUX_A0;
				input TXDATA4 = CELL1.IMUX_A4;
				input TXDATA5 = CELL1.IMUX_C1;
				input TXDATA6 = CELL1.IMUX_A2;
				input TXDATA7 = CELL1.IMUX_B2;
				input TXDATA8 = CELL1.IMUX_C2;
				input TXDATA9 = CELL1.IMUX_A3;
				input WINDOWSIZE0 = CELL1.IMUX_A7;
				input WINDOWSIZE1 = CELL1.IMUX_B7;
			}

			bel IO2 {
				input ACK = CELL2.IMUX_D1;
				input CE = CELL2.IMUX_CE0;
				output CFLAG = CELL2.OUT_Q3;
				input CLK = CELL2.IMUX_CLK0_DELAY;
				output DI = CELL2.OUT_Q2;
				input DIRECTION = CELL2.IMUX_B3;
				input LOADN = CELL2.IMUX_D2;
				input LSR = CELL2.IMUX_LSR0;
				output MINUS = CELL2.OUT_Q5;
				input MOVE = CELL2.IMUX_C3;
				output PLUS = CELL2.OUT_Q4;
				output RXDATA0 = CELL2.OUT_F0;
				output RXDATA1 = CELL2.OUT_F1;
				output RXDATA2 = CELL2.OUT_F2;
				output RXDATA3 = CELL2.OUT_F3;
				output RXDATA4 = CELL2.OUT_F4;
				output RXDATA5 = CELL2.OUT_F5;
				output RXDATA6 = CELL2.OUT_F6;
				output RXDATA7 = CELL2.OUT_F7;
				output RXDATA8 = CELL2.OUT_Q0;
				output RXDATA9 = CELL2.OUT_Q1;
				input SLIP = CELL2.IMUX_D0;
				input TSDATA0 = CELL2.IMUX_B2;
				input TSDATA1 = CELL2.IMUX_B4;
				input TSDATA2 = CELL2.IMUX_C4;
				input TSDATA3 = CELL2.IMUX_D4;
				input TXDATA0 = CELL2.IMUX_A2;
				input TXDATA1 = CELL2.IMUX_B0;
				input TXDATA2 = CELL2.IMUX_C0;
				input TXDATA3 = CELL2.IMUX_A1;
				input TXDATA4 = CELL2.IMUX_B1;
				input TXDATA5 = CELL2.IMUX_C1;
				input TXDATA6 = CELL2.IMUX_A0;
				input TXDATA7 = CELL2.IMUX_A4;
				input TXDATA8 = CELL2.IMUX_C2;
				input TXDATA9 = CELL2.IMUX_A3;
				input WINDOWSIZE0 = CELL2.IMUX_A7;
				input WINDOWSIZE1 = CELL2.IMUX_B7;
			}

			bel IO3 {
				input ACK = CELL3.IMUX_D1;
				input CE = CELL3.IMUX_CE0;
				output CFLAG = CELL3.OUT_Q2;
				input CLK = CELL3.IMUX_CLK0_DELAY;
				output DI = CELL3.OUT_Q3;
				input DIRECTION = CELL3.IMUX_A4;
				input LOADN = CELL3.IMUX_D2;
				input LSR = CELL3.IMUX_LSR0;
				output MINUS = CELL3.OUT_Q5;
				input MOVE = CELL3.IMUX_C3;
				output PLUS = CELL3.OUT_Q4;
				output RXDATA0 = CELL3.OUT_F0;
				output RXDATA1 = CELL3.OUT_F1;
				output RXDATA2 = CELL3.OUT_F2;
				output RXDATA3 = CELL3.OUT_F3;
				output RXDATA4 = CELL3.OUT_F4;
				output RXDATA5 = CELL3.OUT_F5;
				output RXDATA6 = CELL3.OUT_F6;
				output RXDATA7 = CELL3.OUT_F7;
				output RXDATA8 = CELL3.OUT_Q0;
				output RXDATA9 = CELL3.OUT_Q1;
				input SLIP = CELL3.IMUX_D0;
				input TSDATA0 = CELL3.IMUX_B3;
				input TSDATA1 = CELL3.IMUX_B4;
				input TSDATA2 = CELL3.IMUX_C4;
				input TSDATA3 = CELL3.IMUX_D4;
				input TXDATA0 = CELL3.IMUX_A3;
				input TXDATA1 = CELL3.IMUX_B0;
				input TXDATA2 = CELL3.IMUX_C0;
				input TXDATA3 = CELL3.IMUX_A1;
				input TXDATA4 = CELL3.IMUX_B1;
				input TXDATA5 = CELL3.IMUX_C1;
				input TXDATA6 = CELL3.IMUX_A2;
				input TXDATA7 = CELL3.IMUX_B2;
				input TXDATA8 = CELL3.IMUX_C2;
				input TXDATA9 = CELL3.IMUX_A0;
				input WINDOWSIZE0 = CELL3.IMUX_A7;
				input WINDOWSIZE1 = CELL3.IMUX_B7;
			}

			// wire CELL0.IMUX_A0                  IO0.TXDATA0
			// wire CELL0.IMUX_A1                  IO0.TXDATA3
			// wire CELL0.IMUX_A2                  IO0.TXDATA6
			// wire CELL0.IMUX_A3                  IO0.TXDATA9
			// wire CELL0.IMUX_A4                  IO0.TXDATA1
			// wire CELL0.IMUX_A7                  IO0.WINDOWSIZE0
			// wire CELL0.IMUX_B0                  IO0.TSDATA0
			// wire CELL0.IMUX_B1                  IO0.TXDATA4
			// wire CELL0.IMUX_B2                  IO0.TXDATA7
			// wire CELL0.IMUX_B3                  IO0.DIRECTION
			// wire CELL0.IMUX_B4                  IO0.TSDATA1
			// wire CELL0.IMUX_B7                  IO0.WINDOWSIZE1
			// wire CELL0.IMUX_C0                  IO0.TXDATA2
			// wire CELL0.IMUX_C1                  IO0.TXDATA5
			// wire CELL0.IMUX_C2                  IO0.TXDATA8
			// wire CELL0.IMUX_C3                  IO0.MOVE
			// wire CELL0.IMUX_C4                  IO0.TSDATA2
			// wire CELL0.IMUX_D0                  IO0.SLIP
			// wire CELL0.IMUX_D1                  IO0.ACK
			// wire CELL0.IMUX_D2                  IO0.LOADN
			// wire CELL0.IMUX_D4                  IO0.TSDATA3
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_CLK0_DELAY          IO0.CLK
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.OUT_F0                   IO0.RXDATA0
			// wire CELL0.OUT_F1                   IO0.RXDATA1
			// wire CELL0.OUT_F2                   IO0.RXDATA2
			// wire CELL0.OUT_F3                   IO0.RXDATA3
			// wire CELL0.OUT_F4                   IO0.RXDATA4
			// wire CELL0.OUT_F5                   IO0.RXDATA5
			// wire CELL0.OUT_F6                   IO0.RXDATA6
			// wire CELL0.OUT_F7                   IO0.RXDATA7
			// wire CELL0.OUT_Q0                   IO0.DI
			// wire CELL0.OUT_Q1                   IO0.RXDATA9
			// wire CELL0.OUT_Q2                   IO0.CFLAG
			// wire CELL0.OUT_Q3                   IO0.RXDATA8
			// wire CELL0.OUT_Q4                   IO0.PLUS
			// wire CELL0.OUT_Q5                   IO0.MINUS
			// wire CELL1.IMUX_A0                  IO1.TXDATA3
			// wire CELL1.IMUX_A1                  IO1.TXDATA0
			// wire CELL1.IMUX_A2                  IO1.TXDATA6
			// wire CELL1.IMUX_A3                  IO1.TXDATA9
			// wire CELL1.IMUX_A4                  IO1.TXDATA4
			// wire CELL1.IMUX_A7                  IO1.WINDOWSIZE0
			// wire CELL1.IMUX_B0                  IO1.TXDATA1
			// wire CELL1.IMUX_B1                  IO1.TSDATA0
			// wire CELL1.IMUX_B2                  IO1.TXDATA7
			// wire CELL1.IMUX_B3                  IO1.DIRECTION
			// wire CELL1.IMUX_B4                  IO1.TSDATA1
			// wire CELL1.IMUX_B7                  IO1.WINDOWSIZE1
			// wire CELL1.IMUX_C0                  IO1.TXDATA2
			// wire CELL1.IMUX_C1                  IO1.TXDATA5
			// wire CELL1.IMUX_C2                  IO1.TXDATA8
			// wire CELL1.IMUX_C3                  IO1.MOVE
			// wire CELL1.IMUX_C4                  IO1.TSDATA2
			// wire CELL1.IMUX_D0                  IO1.SLIP
			// wire CELL1.IMUX_D1                  IO1.ACK
			// wire CELL1.IMUX_D2                  IO1.LOADN
			// wire CELL1.IMUX_D4                  IO1.TSDATA3
			// wire CELL1.IMUX_LSR0                IO1.LSR
			// wire CELL1.IMUX_CLK0_DELAY          IO1.CLK
			// wire CELL1.IMUX_CE0                 IO1.CE
			// wire CELL1.OUT_F0                   IO1.RXDATA0
			// wire CELL1.OUT_F1                   IO1.RXDATA1
			// wire CELL1.OUT_F2                   IO1.RXDATA2
			// wire CELL1.OUT_F3                   IO1.RXDATA3
			// wire CELL1.OUT_F4                   IO1.RXDATA4
			// wire CELL1.OUT_F5                   IO1.RXDATA5
			// wire CELL1.OUT_F6                   IO1.RXDATA6
			// wire CELL1.OUT_F7                   IO1.RXDATA7
			// wire CELL1.OUT_Q0                   IO1.RXDATA8
			// wire CELL1.OUT_Q1                   IO1.DI
			// wire CELL1.OUT_Q2                   IO1.CFLAG
			// wire CELL1.OUT_Q3                   IO1.RXDATA9
			// wire CELL1.OUT_Q4                   IO1.PLUS
			// wire CELL1.OUT_Q5                   IO1.MINUS
			// wire CELL2.IMUX_A0                  IO2.TXDATA6
			// wire CELL2.IMUX_A1                  IO2.TXDATA3
			// wire CELL2.IMUX_A2                  IO2.TXDATA0
			// wire CELL2.IMUX_A3                  IO2.TXDATA9
			// wire CELL2.IMUX_A4                  IO2.TXDATA7
			// wire CELL2.IMUX_A7                  IO2.WINDOWSIZE0
			// wire CELL2.IMUX_B0                  IO2.TXDATA1
			// wire CELL2.IMUX_B1                  IO2.TXDATA4
			// wire CELL2.IMUX_B2                  IO2.TSDATA0
			// wire CELL2.IMUX_B3                  IO2.DIRECTION
			// wire CELL2.IMUX_B4                  IO2.TSDATA1
			// wire CELL2.IMUX_B7                  IO2.WINDOWSIZE1
			// wire CELL2.IMUX_C0                  IO2.TXDATA2
			// wire CELL2.IMUX_C1                  IO2.TXDATA5
			// wire CELL2.IMUX_C2                  IO2.TXDATA8
			// wire CELL2.IMUX_C3                  IO2.MOVE
			// wire CELL2.IMUX_C4                  IO2.TSDATA2
			// wire CELL2.IMUX_D0                  IO2.SLIP
			// wire CELL2.IMUX_D1                  IO2.ACK
			// wire CELL2.IMUX_D2                  IO2.LOADN
			// wire CELL2.IMUX_D4                  IO2.TSDATA3
			// wire CELL2.IMUX_LSR0                IO2.LSR
			// wire CELL2.IMUX_CLK0_DELAY          IO2.CLK
			// wire CELL2.IMUX_CE0                 IO2.CE
			// wire CELL2.OUT_F0                   IO2.RXDATA0
			// wire CELL2.OUT_F1                   IO2.RXDATA1
			// wire CELL2.OUT_F2                   IO2.RXDATA2
			// wire CELL2.OUT_F3                   IO2.RXDATA3
			// wire CELL2.OUT_F4                   IO2.RXDATA4
			// wire CELL2.OUT_F5                   IO2.RXDATA5
			// wire CELL2.OUT_F6                   IO2.RXDATA6
			// wire CELL2.OUT_F7                   IO2.RXDATA7
			// wire CELL2.OUT_Q0                   IO2.RXDATA8
			// wire CELL2.OUT_Q1                   IO2.RXDATA9
			// wire CELL2.OUT_Q2                   IO2.DI
			// wire CELL2.OUT_Q3                   IO2.CFLAG
			// wire CELL2.OUT_Q4                   IO2.PLUS
			// wire CELL2.OUT_Q5                   IO2.MINUS
			// wire CELL3.IMUX_A0                  IO3.TXDATA9
			// wire CELL3.IMUX_A1                  IO3.TXDATA3
			// wire CELL3.IMUX_A2                  IO3.TXDATA6
			// wire CELL3.IMUX_A3                  IO3.TXDATA0
			// wire CELL3.IMUX_A4                  IO3.DIRECTION
			// wire CELL3.IMUX_A7                  IO3.WINDOWSIZE0
			// wire CELL3.IMUX_B0                  IO3.TXDATA1
			// wire CELL3.IMUX_B1                  IO3.TXDATA4
			// wire CELL3.IMUX_B2                  IO3.TXDATA7
			// wire CELL3.IMUX_B3                  IO3.TSDATA0
			// wire CELL3.IMUX_B4                  IO3.TSDATA1
			// wire CELL3.IMUX_B7                  IO3.WINDOWSIZE1
			// wire CELL3.IMUX_C0                  IO3.TXDATA2
			// wire CELL3.IMUX_C1                  IO3.TXDATA5
			// wire CELL3.IMUX_C2                  IO3.TXDATA8
			// wire CELL3.IMUX_C3                  IO3.MOVE
			// wire CELL3.IMUX_C4                  IO3.TSDATA2
			// wire CELL3.IMUX_D0                  IO3.SLIP
			// wire CELL3.IMUX_D1                  IO3.ACK
			// wire CELL3.IMUX_D2                  IO3.LOADN
			// wire CELL3.IMUX_D4                  IO3.TSDATA3
			// wire CELL3.IMUX_LSR0                IO3.LSR
			// wire CELL3.IMUX_CLK0_DELAY          IO3.CLK
			// wire CELL3.IMUX_CE0                 IO3.CE
			// wire CELL3.OUT_F0                   IO3.RXDATA0
			// wire CELL3.OUT_F1                   IO3.RXDATA1
			// wire CELL3.OUT_F2                   IO3.RXDATA2
			// wire CELL3.OUT_F3                   IO3.RXDATA3
			// wire CELL3.OUT_F4                   IO3.RXDATA4
			// wire CELL3.OUT_F5                   IO3.RXDATA5
			// wire CELL3.OUT_F6                   IO3.RXDATA6
			// wire CELL3.OUT_F7                   IO3.RXDATA7
			// wire CELL3.OUT_Q0                   IO3.RXDATA8
			// wire CELL3.OUT_Q1                   IO3.RXDATA9
			// wire CELL3.OUT_Q2                   IO3.CFLAG
			// wire CELL3.OUT_Q3                   IO3.DI
			// wire CELL3.OUT_Q4                   IO3.PLUS
			// wire CELL3.OUT_Q5                   IO3.MINUS
		}

		tile_class IO_W_DSP_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel IO0 {
				input ACK = CELL0.IMUX_D1;
				input CE = CELL0.IMUX_CE0;
				output CFLAG = CELL0.OUT_Q2;
				input CLK = CELL0.IMUX_CLK0_DELAY;
				output DI = CELL0.OUT_Q0;
				input DIRECTION = CELL0.IMUX_B3;
				input LOADN = CELL0.IMUX_D2;
				input LSR = CELL0.IMUX_LSR0;
				output MINUS = CELL0.OUT_Q5;
				input MOVE = CELL0.IMUX_C3;
				output PLUS = CELL0.OUT_Q4;
				output RXDATA0 = CELL0.OUT_F0;
				output RXDATA1 = CELL0.OUT_F1;
				output RXDATA2 = CELL0.OUT_F2;
				output RXDATA3 = CELL0.OUT_F3;
				output RXDATA4 = CELL0.OUT_F4;
				output RXDATA5 = CELL0.OUT_F5;
				output RXDATA6 = CELL0.OUT_F6;
				output RXDATA7 = CELL0.OUT_F7;
				output RXDATA8 = CELL0.OUT_Q3;
				output RXDATA9 = CELL0.OUT_Q1;
				input SLIP = CELL0.IMUX_D0;
				input TSDATA0 = CELL0.IMUX_B0;
				input TSDATA1 = CELL0.IMUX_B4;
				input TSDATA2 = CELL0.IMUX_C4;
				input TSDATA3 = CELL0.IMUX_D4;
				input TXDATA0 = CELL0.IMUX_A0;
				input TXDATA1 = CELL0.IMUX_A4;
				input TXDATA2 = CELL0.IMUX_C0;
				input TXDATA3 = CELL0.IMUX_A1;
				input TXDATA4 = CELL0.IMUX_B1;
				input TXDATA5 = CELL0.IMUX_C1;
				input TXDATA6 = CELL0.IMUX_A2;
				input TXDATA7 = CELL0.IMUX_B2;
				input TXDATA8 = CELL0.IMUX_C2;
				input TXDATA9 = CELL0.IMUX_A3;
				input WINDOWSIZE0 = CELL0.IMUX_A7;
				input WINDOWSIZE1 = CELL0.IMUX_B7;
			}

			bel IO1 {
				input ACK = CELL1.IMUX_D1;
				input CE = CELL1.IMUX_CE0;
				output CFLAG = CELL1.OUT_Q2;
				input CLK = CELL1.IMUX_CLK0_DELAY;
				output DI = CELL1.OUT_Q1;
				input DIRECTION = CELL1.IMUX_B3;
				input LOADN = CELL1.IMUX_D2;
				input LSR = CELL1.IMUX_LSR0;
				output MINUS = CELL1.OUT_Q5;
				input MOVE = CELL1.IMUX_C3;
				output PLUS = CELL1.OUT_Q4;
				output RXDATA0 = CELL1.OUT_F0;
				output RXDATA1 = CELL1.OUT_F1;
				output RXDATA2 = CELL1.OUT_F2;
				output RXDATA3 = CELL1.OUT_F3;
				output RXDATA4 = CELL1.OUT_F4;
				output RXDATA5 = CELL1.OUT_F5;
				output RXDATA6 = CELL1.OUT_F6;
				output RXDATA7 = CELL1.OUT_F7;
				output RXDATA8 = CELL1.OUT_Q0;
				output RXDATA9 = CELL1.OUT_Q3;
				input SLIP = CELL1.IMUX_D0;
				input TSDATA0 = CELL1.IMUX_B1;
				input TSDATA1 = CELL1.IMUX_B4;
				input TSDATA2 = CELL1.IMUX_C4;
				input TSDATA3 = CELL1.IMUX_D4;
				input TXDATA0 = CELL1.IMUX_A1;
				input TXDATA1 = CELL1.IMUX_B0;
				input TXDATA2 = CELL1.IMUX_C0;
				input TXDATA3 = CELL1.IMUX_A0;
				input TXDATA4 = CELL1.IMUX_A4;
				input TXDATA5 = CELL1.IMUX_C1;
				input TXDATA6 = CELL1.IMUX_A2;
				input TXDATA7 = CELL1.IMUX_B2;
				input TXDATA8 = CELL1.IMUX_C2;
				input TXDATA9 = CELL1.IMUX_A3;
				input WINDOWSIZE0 = CELL1.IMUX_A7;
				input WINDOWSIZE1 = CELL1.IMUX_B7;
			}

			bel IO2 {
				input ACK = CELL2.IMUX_D1;
				input CE = CELL2.IMUX_CE0;
				output CFLAG = CELL2.OUT_Q3;
				input CLK = CELL2.IMUX_CLK0_DELAY;
				output DI = CELL2.OUT_Q2;
				input DIRECTION = CELL2.IMUX_B3;
				input LOADN = CELL2.IMUX_D2;
				input LSR = CELL2.IMUX_LSR0;
				output MINUS = CELL2.OUT_Q5;
				input MOVE = CELL2.IMUX_C3;
				output PLUS = CELL2.OUT_Q4;
				output RXDATA0 = CELL2.OUT_F0;
				output RXDATA1 = CELL2.OUT_F1;
				output RXDATA2 = CELL2.OUT_F2;
				output RXDATA3 = CELL2.OUT_F3;
				output RXDATA4 = CELL2.OUT_F4;
				output RXDATA5 = CELL2.OUT_F5;
				output RXDATA6 = CELL2.OUT_F6;
				output RXDATA7 = CELL2.OUT_F7;
				output RXDATA8 = CELL2.OUT_Q0;
				output RXDATA9 = CELL2.OUT_Q1;
				input SLIP = CELL2.IMUX_D0;
				input TSDATA0 = CELL2.IMUX_B2;
				input TSDATA1 = CELL2.IMUX_B4;
				input TSDATA2 = CELL2.IMUX_C4;
				input TSDATA3 = CELL2.IMUX_D4;
				input TXDATA0 = CELL2.IMUX_A2;
				input TXDATA1 = CELL2.IMUX_B0;
				input TXDATA2 = CELL2.IMUX_C0;
				input TXDATA3 = CELL2.IMUX_A1;
				input TXDATA4 = CELL2.IMUX_B1;
				input TXDATA5 = CELL2.IMUX_C1;
				input TXDATA6 = CELL2.IMUX_A0;
				input TXDATA7 = CELL2.IMUX_A4;
				input TXDATA8 = CELL2.IMUX_C2;
				input TXDATA9 = CELL2.IMUX_A3;
				input WINDOWSIZE0 = CELL2.IMUX_A7;
				input WINDOWSIZE1 = CELL2.IMUX_B7;
			}

			bel IO3 {
				input ACK = CELL3.IMUX_D1;
				input CE = CELL3.IMUX_CE0;
				output CFLAG = CELL3.OUT_Q2;
				input CLK = CELL3.IMUX_CLK0_DELAY;
				output DI = CELL3.OUT_Q3;
				input DIRECTION = CELL3.IMUX_A4;
				input LOADN = CELL3.IMUX_D2;
				input LSR = CELL3.IMUX_LSR0;
				output MINUS = CELL3.OUT_Q5;
				input MOVE = CELL3.IMUX_C3;
				output PLUS = CELL3.OUT_Q4;
				output RXDATA0 = CELL3.OUT_F0;
				output RXDATA1 = CELL3.OUT_F1;
				output RXDATA2 = CELL3.OUT_F2;
				output RXDATA3 = CELL3.OUT_F3;
				output RXDATA4 = CELL3.OUT_F4;
				output RXDATA5 = CELL3.OUT_F5;
				output RXDATA6 = CELL3.OUT_F6;
				output RXDATA7 = CELL3.OUT_F7;
				output RXDATA8 = CELL3.OUT_Q0;
				output RXDATA9 = CELL3.OUT_Q1;
				input SLIP = CELL3.IMUX_D0;
				input TSDATA0 = CELL3.IMUX_B3;
				input TSDATA1 = CELL3.IMUX_B4;
				input TSDATA2 = CELL3.IMUX_C4;
				input TSDATA3 = CELL3.IMUX_D4;
				input TXDATA0 = CELL3.IMUX_A3;
				input TXDATA1 = CELL3.IMUX_B0;
				input TXDATA2 = CELL3.IMUX_C0;
				input TXDATA3 = CELL3.IMUX_A1;
				input TXDATA4 = CELL3.IMUX_B1;
				input TXDATA5 = CELL3.IMUX_C1;
				input TXDATA6 = CELL3.IMUX_A2;
				input TXDATA7 = CELL3.IMUX_B2;
				input TXDATA8 = CELL3.IMUX_C2;
				input TXDATA9 = CELL3.IMUX_A0;
				input WINDOWSIZE0 = CELL3.IMUX_A7;
				input WINDOWSIZE1 = CELL3.IMUX_B7;
			}

			// wire CELL0.IMUX_A0                  IO0.TXDATA0
			// wire CELL0.IMUX_A1                  IO0.TXDATA3
			// wire CELL0.IMUX_A2                  IO0.TXDATA6
			// wire CELL0.IMUX_A3                  IO0.TXDATA9
			// wire CELL0.IMUX_A4                  IO0.TXDATA1
			// wire CELL0.IMUX_A7                  IO0.WINDOWSIZE0
			// wire CELL0.IMUX_B0                  IO0.TSDATA0
			// wire CELL0.IMUX_B1                  IO0.TXDATA4
			// wire CELL0.IMUX_B2                  IO0.TXDATA7
			// wire CELL0.IMUX_B3                  IO0.DIRECTION
			// wire CELL0.IMUX_B4                  IO0.TSDATA1
			// wire CELL0.IMUX_B7                  IO0.WINDOWSIZE1
			// wire CELL0.IMUX_C0                  IO0.TXDATA2
			// wire CELL0.IMUX_C1                  IO0.TXDATA5
			// wire CELL0.IMUX_C2                  IO0.TXDATA8
			// wire CELL0.IMUX_C3                  IO0.MOVE
			// wire CELL0.IMUX_C4                  IO0.TSDATA2
			// wire CELL0.IMUX_D0                  IO0.SLIP
			// wire CELL0.IMUX_D1                  IO0.ACK
			// wire CELL0.IMUX_D2                  IO0.LOADN
			// wire CELL0.IMUX_D4                  IO0.TSDATA3
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_CLK0_DELAY          IO0.CLK
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.OUT_F0                   IO0.RXDATA0
			// wire CELL0.OUT_F1                   IO0.RXDATA1
			// wire CELL0.OUT_F2                   IO0.RXDATA2
			// wire CELL0.OUT_F3                   IO0.RXDATA3
			// wire CELL0.OUT_F4                   IO0.RXDATA4
			// wire CELL0.OUT_F5                   IO0.RXDATA5
			// wire CELL0.OUT_F6                   IO0.RXDATA6
			// wire CELL0.OUT_F7                   IO0.RXDATA7
			// wire CELL0.OUT_Q0                   IO0.DI
			// wire CELL0.OUT_Q1                   IO0.RXDATA9
			// wire CELL0.OUT_Q2                   IO0.CFLAG
			// wire CELL0.OUT_Q3                   IO0.RXDATA8
			// wire CELL0.OUT_Q4                   IO0.PLUS
			// wire CELL0.OUT_Q5                   IO0.MINUS
			// wire CELL1.IMUX_A0                  IO1.TXDATA3
			// wire CELL1.IMUX_A1                  IO1.TXDATA0
			// wire CELL1.IMUX_A2                  IO1.TXDATA6
			// wire CELL1.IMUX_A3                  IO1.TXDATA9
			// wire CELL1.IMUX_A4                  IO1.TXDATA4
			// wire CELL1.IMUX_A7                  IO1.WINDOWSIZE0
			// wire CELL1.IMUX_B0                  IO1.TXDATA1
			// wire CELL1.IMUX_B1                  IO1.TSDATA0
			// wire CELL1.IMUX_B2                  IO1.TXDATA7
			// wire CELL1.IMUX_B3                  IO1.DIRECTION
			// wire CELL1.IMUX_B4                  IO1.TSDATA1
			// wire CELL1.IMUX_B7                  IO1.WINDOWSIZE1
			// wire CELL1.IMUX_C0                  IO1.TXDATA2
			// wire CELL1.IMUX_C1                  IO1.TXDATA5
			// wire CELL1.IMUX_C2                  IO1.TXDATA8
			// wire CELL1.IMUX_C3                  IO1.MOVE
			// wire CELL1.IMUX_C4                  IO1.TSDATA2
			// wire CELL1.IMUX_D0                  IO1.SLIP
			// wire CELL1.IMUX_D1                  IO1.ACK
			// wire CELL1.IMUX_D2                  IO1.LOADN
			// wire CELL1.IMUX_D4                  IO1.TSDATA3
			// wire CELL1.IMUX_LSR0                IO1.LSR
			// wire CELL1.IMUX_CLK0_DELAY          IO1.CLK
			// wire CELL1.IMUX_CE0                 IO1.CE
			// wire CELL1.OUT_F0                   IO1.RXDATA0
			// wire CELL1.OUT_F1                   IO1.RXDATA1
			// wire CELL1.OUT_F2                   IO1.RXDATA2
			// wire CELL1.OUT_F3                   IO1.RXDATA3
			// wire CELL1.OUT_F4                   IO1.RXDATA4
			// wire CELL1.OUT_F5                   IO1.RXDATA5
			// wire CELL1.OUT_F6                   IO1.RXDATA6
			// wire CELL1.OUT_F7                   IO1.RXDATA7
			// wire CELL1.OUT_Q0                   IO1.RXDATA8
			// wire CELL1.OUT_Q1                   IO1.DI
			// wire CELL1.OUT_Q2                   IO1.CFLAG
			// wire CELL1.OUT_Q3                   IO1.RXDATA9
			// wire CELL1.OUT_Q4                   IO1.PLUS
			// wire CELL1.OUT_Q5                   IO1.MINUS
			// wire CELL2.IMUX_A0                  IO2.TXDATA6
			// wire CELL2.IMUX_A1                  IO2.TXDATA3
			// wire CELL2.IMUX_A2                  IO2.TXDATA0
			// wire CELL2.IMUX_A3                  IO2.TXDATA9
			// wire CELL2.IMUX_A4                  IO2.TXDATA7
			// wire CELL2.IMUX_A7                  IO2.WINDOWSIZE0
			// wire CELL2.IMUX_B0                  IO2.TXDATA1
			// wire CELL2.IMUX_B1                  IO2.TXDATA4
			// wire CELL2.IMUX_B2                  IO2.TSDATA0
			// wire CELL2.IMUX_B3                  IO2.DIRECTION
			// wire CELL2.IMUX_B4                  IO2.TSDATA1
			// wire CELL2.IMUX_B7                  IO2.WINDOWSIZE1
			// wire CELL2.IMUX_C0                  IO2.TXDATA2
			// wire CELL2.IMUX_C1                  IO2.TXDATA5
			// wire CELL2.IMUX_C2                  IO2.TXDATA8
			// wire CELL2.IMUX_C3                  IO2.MOVE
			// wire CELL2.IMUX_C4                  IO2.TSDATA2
			// wire CELL2.IMUX_D0                  IO2.SLIP
			// wire CELL2.IMUX_D1                  IO2.ACK
			// wire CELL2.IMUX_D2                  IO2.LOADN
			// wire CELL2.IMUX_D4                  IO2.TSDATA3
			// wire CELL2.IMUX_LSR0                IO2.LSR
			// wire CELL2.IMUX_CLK0_DELAY          IO2.CLK
			// wire CELL2.IMUX_CE0                 IO2.CE
			// wire CELL2.OUT_F0                   IO2.RXDATA0
			// wire CELL2.OUT_F1                   IO2.RXDATA1
			// wire CELL2.OUT_F2                   IO2.RXDATA2
			// wire CELL2.OUT_F3                   IO2.RXDATA3
			// wire CELL2.OUT_F4                   IO2.RXDATA4
			// wire CELL2.OUT_F5                   IO2.RXDATA5
			// wire CELL2.OUT_F6                   IO2.RXDATA6
			// wire CELL2.OUT_F7                   IO2.RXDATA7
			// wire CELL2.OUT_Q0                   IO2.RXDATA8
			// wire CELL2.OUT_Q1                   IO2.RXDATA9
			// wire CELL2.OUT_Q2                   IO2.DI
			// wire CELL2.OUT_Q3                   IO2.CFLAG
			// wire CELL2.OUT_Q4                   IO2.PLUS
			// wire CELL2.OUT_Q5                   IO2.MINUS
			// wire CELL3.IMUX_A0                  IO3.TXDATA9
			// wire CELL3.IMUX_A1                  IO3.TXDATA3
			// wire CELL3.IMUX_A2                  IO3.TXDATA6
			// wire CELL3.IMUX_A3                  IO3.TXDATA0
			// wire CELL3.IMUX_A4                  IO3.DIRECTION
			// wire CELL3.IMUX_A7                  IO3.WINDOWSIZE0
			// wire CELL3.IMUX_B0                  IO3.TXDATA1
			// wire CELL3.IMUX_B1                  IO3.TXDATA4
			// wire CELL3.IMUX_B2                  IO3.TXDATA7
			// wire CELL3.IMUX_B3                  IO3.TSDATA0
			// wire CELL3.IMUX_B4                  IO3.TSDATA1
			// wire CELL3.IMUX_B7                  IO3.WINDOWSIZE1
			// wire CELL3.IMUX_C0                  IO3.TXDATA2
			// wire CELL3.IMUX_C1                  IO3.TXDATA5
			// wire CELL3.IMUX_C2                  IO3.TXDATA8
			// wire CELL3.IMUX_C3                  IO3.MOVE
			// wire CELL3.IMUX_C4                  IO3.TSDATA2
			// wire CELL3.IMUX_D0                  IO3.SLIP
			// wire CELL3.IMUX_D1                  IO3.ACK
			// wire CELL3.IMUX_D2                  IO3.LOADN
			// wire CELL3.IMUX_D4                  IO3.TSDATA3
			// wire CELL3.IMUX_LSR0                IO3.LSR
			// wire CELL3.IMUX_CLK0_DELAY          IO3.CLK
			// wire CELL3.IMUX_CE0                 IO3.CE
			// wire CELL3.OUT_F0                   IO3.RXDATA0
			// wire CELL3.OUT_F1                   IO3.RXDATA1
			// wire CELL3.OUT_F2                   IO3.RXDATA2
			// wire CELL3.OUT_F3                   IO3.RXDATA3
			// wire CELL3.OUT_F4                   IO3.RXDATA4
			// wire CELL3.OUT_F5                   IO3.RXDATA5
			// wire CELL3.OUT_F6                   IO3.RXDATA6
			// wire CELL3.OUT_F7                   IO3.RXDATA7
			// wire CELL3.OUT_Q0                   IO3.RXDATA8
			// wire CELL3.OUT_Q1                   IO3.RXDATA9
			// wire CELL3.OUT_Q2                   IO3.CFLAG
			// wire CELL3.OUT_Q3                   IO3.DI
			// wire CELL3.OUT_Q4                   IO3.PLUS
			// wire CELL3.OUT_Q5                   IO3.MINUS
		}

		tile_class IO_E {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel IO0 {
				input ACK = CELL0.IMUX_D1;
				input CE = CELL0.IMUX_CE0;
				output CFLAG = CELL0.OUT_Q2;
				input CLK = CELL0.IMUX_CLK0_DELAY;
				output DI = CELL0.OUT_Q0;
				input DIRECTION = CELL0.IMUX_B3;
				input LOADN = CELL0.IMUX_D2;
				input LSR = CELL0.IMUX_LSR0;
				output MINUS = CELL0.OUT_Q5;
				input MOVE = CELL0.IMUX_C3;
				output PLUS = CELL0.OUT_Q4;
				output RXDATA0 = CELL0.OUT_F0;
				output RXDATA1 = CELL0.OUT_F1;
				output RXDATA2 = CELL0.OUT_F2;
				output RXDATA3 = CELL0.OUT_F3;
				output RXDATA4 = CELL0.OUT_F4;
				output RXDATA5 = CELL0.OUT_F5;
				output RXDATA6 = CELL0.OUT_F6;
				output RXDATA7 = CELL0.OUT_F7;
				output RXDATA8 = CELL0.OUT_Q3;
				output RXDATA9 = CELL0.OUT_Q1;
				input SLIP = CELL0.IMUX_D0;
				input TSDATA0 = CELL0.IMUX_B0;
				input TSDATA1 = CELL0.IMUX_B4;
				input TSDATA2 = CELL0.IMUX_C4;
				input TSDATA3 = CELL0.IMUX_D4;
				input TXDATA0 = CELL0.IMUX_A0;
				input TXDATA1 = CELL0.IMUX_A4;
				input TXDATA2 = CELL0.IMUX_C0;
				input TXDATA3 = CELL0.IMUX_A1;
				input TXDATA4 = CELL0.IMUX_B1;
				input TXDATA5 = CELL0.IMUX_C1;
				input TXDATA6 = CELL0.IMUX_A2;
				input TXDATA7 = CELL0.IMUX_B2;
				input TXDATA8 = CELL0.IMUX_C2;
				input TXDATA9 = CELL0.IMUX_A3;
				input WINDOWSIZE0 = CELL0.IMUX_A7;
				input WINDOWSIZE1 = CELL0.IMUX_B7;
			}

			bel IO1 {
				input ACK = CELL1.IMUX_D1;
				input CE = CELL1.IMUX_CE0;
				output CFLAG = CELL1.OUT_Q2;
				input CLK = CELL1.IMUX_CLK0_DELAY;
				output DI = CELL1.OUT_Q1;
				input DIRECTION = CELL1.IMUX_B3;
				input LOADN = CELL1.IMUX_D2;
				input LSR = CELL1.IMUX_LSR0;
				output MINUS = CELL1.OUT_Q5;
				input MOVE = CELL1.IMUX_C3;
				output PLUS = CELL1.OUT_Q4;
				output RXDATA0 = CELL1.OUT_F0;
				output RXDATA1 = CELL1.OUT_F1;
				output RXDATA2 = CELL1.OUT_F2;
				output RXDATA3 = CELL1.OUT_F3;
				output RXDATA4 = CELL1.OUT_F4;
				output RXDATA5 = CELL1.OUT_F5;
				output RXDATA6 = CELL1.OUT_F6;
				output RXDATA7 = CELL1.OUT_F7;
				output RXDATA8 = CELL1.OUT_Q0;
				output RXDATA9 = CELL1.OUT_Q3;
				input SLIP = CELL1.IMUX_D0;
				input TSDATA0 = CELL1.IMUX_B1;
				input TSDATA1 = CELL1.IMUX_B4;
				input TSDATA2 = CELL1.IMUX_C4;
				input TSDATA3 = CELL1.IMUX_D4;
				input TXDATA0 = CELL1.IMUX_A1;
				input TXDATA1 = CELL1.IMUX_B0;
				input TXDATA2 = CELL1.IMUX_C0;
				input TXDATA3 = CELL1.IMUX_A0;
				input TXDATA4 = CELL1.IMUX_A4;
				input TXDATA5 = CELL1.IMUX_C1;
				input TXDATA6 = CELL1.IMUX_A2;
				input TXDATA7 = CELL1.IMUX_B2;
				input TXDATA8 = CELL1.IMUX_C2;
				input TXDATA9 = CELL1.IMUX_A3;
				input WINDOWSIZE0 = CELL1.IMUX_A7;
				input WINDOWSIZE1 = CELL1.IMUX_B7;
			}

			bel IO2 {
				input ACK = CELL2.IMUX_D1;
				input CE = CELL2.IMUX_CE0;
				output CFLAG = CELL2.OUT_Q3;
				input CLK = CELL2.IMUX_CLK0_DELAY;
				output DI = CELL2.OUT_Q2;
				input DIRECTION = CELL2.IMUX_B3;
				input LOADN = CELL2.IMUX_D2;
				input LSR = CELL2.IMUX_LSR0;
				output MINUS = CELL2.OUT_Q5;
				input MOVE = CELL2.IMUX_C3;
				output PLUS = CELL2.OUT_Q4;
				output RXDATA0 = CELL2.OUT_F0;
				output RXDATA1 = CELL2.OUT_F1;
				output RXDATA2 = CELL2.OUT_F2;
				output RXDATA3 = CELL2.OUT_F3;
				output RXDATA4 = CELL2.OUT_F4;
				output RXDATA5 = CELL2.OUT_F5;
				output RXDATA6 = CELL2.OUT_F6;
				output RXDATA7 = CELL2.OUT_F7;
				output RXDATA8 = CELL2.OUT_Q0;
				output RXDATA9 = CELL2.OUT_Q1;
				input SLIP = CELL2.IMUX_D0;
				input TSDATA0 = CELL2.IMUX_B2;
				input TSDATA1 = CELL2.IMUX_B4;
				input TSDATA2 = CELL2.IMUX_C4;
				input TSDATA3 = CELL2.IMUX_D4;
				input TXDATA0 = CELL2.IMUX_A2;
				input TXDATA1 = CELL2.IMUX_B0;
				input TXDATA2 = CELL2.IMUX_C0;
				input TXDATA3 = CELL2.IMUX_A1;
				input TXDATA4 = CELL2.IMUX_B1;
				input TXDATA5 = CELL2.IMUX_C1;
				input TXDATA6 = CELL2.IMUX_A0;
				input TXDATA7 = CELL2.IMUX_A4;
				input TXDATA8 = CELL2.IMUX_C2;
				input TXDATA9 = CELL2.IMUX_A3;
				input WINDOWSIZE0 = CELL2.IMUX_A7;
				input WINDOWSIZE1 = CELL2.IMUX_B7;
			}

			bel IO3 {
				input ACK = CELL3.IMUX_D1;
				input CE = CELL3.IMUX_CE0;
				output CFLAG = CELL3.OUT_Q2;
				input CLK = CELL3.IMUX_CLK0_DELAY;
				output DI = CELL3.OUT_Q3;
				input DIRECTION = CELL3.IMUX_A4;
				input LOADN = CELL3.IMUX_D2;
				input LSR = CELL3.IMUX_LSR0;
				output MINUS = CELL3.OUT_Q5;
				input MOVE = CELL3.IMUX_C3;
				output PLUS = CELL3.OUT_Q4;
				output RXDATA0 = CELL3.OUT_F0;
				output RXDATA1 = CELL3.OUT_F1;
				output RXDATA2 = CELL3.OUT_F2;
				output RXDATA3 = CELL3.OUT_F3;
				output RXDATA4 = CELL3.OUT_F4;
				output RXDATA5 = CELL3.OUT_F5;
				output RXDATA6 = CELL3.OUT_F6;
				output RXDATA7 = CELL3.OUT_F7;
				output RXDATA8 = CELL3.OUT_Q0;
				output RXDATA9 = CELL3.OUT_Q1;
				input SLIP = CELL3.IMUX_D0;
				input TSDATA0 = CELL3.IMUX_B3;
				input TSDATA1 = CELL3.IMUX_B4;
				input TSDATA2 = CELL3.IMUX_C4;
				input TSDATA3 = CELL3.IMUX_D4;
				input TXDATA0 = CELL3.IMUX_A3;
				input TXDATA1 = CELL3.IMUX_B0;
				input TXDATA2 = CELL3.IMUX_C0;
				input TXDATA3 = CELL3.IMUX_A1;
				input TXDATA4 = CELL3.IMUX_B1;
				input TXDATA5 = CELL3.IMUX_C1;
				input TXDATA6 = CELL3.IMUX_A2;
				input TXDATA7 = CELL3.IMUX_B2;
				input TXDATA8 = CELL3.IMUX_C2;
				input TXDATA9 = CELL3.IMUX_A0;
				input WINDOWSIZE0 = CELL3.IMUX_A7;
				input WINDOWSIZE1 = CELL3.IMUX_B7;
			}

			// wire CELL0.IMUX_A0                  IO0.TXDATA0
			// wire CELL0.IMUX_A1                  IO0.TXDATA3
			// wire CELL0.IMUX_A2                  IO0.TXDATA6
			// wire CELL0.IMUX_A3                  IO0.TXDATA9
			// wire CELL0.IMUX_A4                  IO0.TXDATA1
			// wire CELL0.IMUX_A7                  IO0.WINDOWSIZE0
			// wire CELL0.IMUX_B0                  IO0.TSDATA0
			// wire CELL0.IMUX_B1                  IO0.TXDATA4
			// wire CELL0.IMUX_B2                  IO0.TXDATA7
			// wire CELL0.IMUX_B3                  IO0.DIRECTION
			// wire CELL0.IMUX_B4                  IO0.TSDATA1
			// wire CELL0.IMUX_B7                  IO0.WINDOWSIZE1
			// wire CELL0.IMUX_C0                  IO0.TXDATA2
			// wire CELL0.IMUX_C1                  IO0.TXDATA5
			// wire CELL0.IMUX_C2                  IO0.TXDATA8
			// wire CELL0.IMUX_C3                  IO0.MOVE
			// wire CELL0.IMUX_C4                  IO0.TSDATA2
			// wire CELL0.IMUX_D0                  IO0.SLIP
			// wire CELL0.IMUX_D1                  IO0.ACK
			// wire CELL0.IMUX_D2                  IO0.LOADN
			// wire CELL0.IMUX_D4                  IO0.TSDATA3
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_CLK0_DELAY          IO0.CLK
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.OUT_F0                   IO0.RXDATA0
			// wire CELL0.OUT_F1                   IO0.RXDATA1
			// wire CELL0.OUT_F2                   IO0.RXDATA2
			// wire CELL0.OUT_F3                   IO0.RXDATA3
			// wire CELL0.OUT_F4                   IO0.RXDATA4
			// wire CELL0.OUT_F5                   IO0.RXDATA5
			// wire CELL0.OUT_F6                   IO0.RXDATA6
			// wire CELL0.OUT_F7                   IO0.RXDATA7
			// wire CELL0.OUT_Q0                   IO0.DI
			// wire CELL0.OUT_Q1                   IO0.RXDATA9
			// wire CELL0.OUT_Q2                   IO0.CFLAG
			// wire CELL0.OUT_Q3                   IO0.RXDATA8
			// wire CELL0.OUT_Q4                   IO0.PLUS
			// wire CELL0.OUT_Q5                   IO0.MINUS
			// wire CELL1.IMUX_A0                  IO1.TXDATA3
			// wire CELL1.IMUX_A1                  IO1.TXDATA0
			// wire CELL1.IMUX_A2                  IO1.TXDATA6
			// wire CELL1.IMUX_A3                  IO1.TXDATA9
			// wire CELL1.IMUX_A4                  IO1.TXDATA4
			// wire CELL1.IMUX_A7                  IO1.WINDOWSIZE0
			// wire CELL1.IMUX_B0                  IO1.TXDATA1
			// wire CELL1.IMUX_B1                  IO1.TSDATA0
			// wire CELL1.IMUX_B2                  IO1.TXDATA7
			// wire CELL1.IMUX_B3                  IO1.DIRECTION
			// wire CELL1.IMUX_B4                  IO1.TSDATA1
			// wire CELL1.IMUX_B7                  IO1.WINDOWSIZE1
			// wire CELL1.IMUX_C0                  IO1.TXDATA2
			// wire CELL1.IMUX_C1                  IO1.TXDATA5
			// wire CELL1.IMUX_C2                  IO1.TXDATA8
			// wire CELL1.IMUX_C3                  IO1.MOVE
			// wire CELL1.IMUX_C4                  IO1.TSDATA2
			// wire CELL1.IMUX_D0                  IO1.SLIP
			// wire CELL1.IMUX_D1                  IO1.ACK
			// wire CELL1.IMUX_D2                  IO1.LOADN
			// wire CELL1.IMUX_D4                  IO1.TSDATA3
			// wire CELL1.IMUX_LSR0                IO1.LSR
			// wire CELL1.IMUX_CLK0_DELAY          IO1.CLK
			// wire CELL1.IMUX_CE0                 IO1.CE
			// wire CELL1.OUT_F0                   IO1.RXDATA0
			// wire CELL1.OUT_F1                   IO1.RXDATA1
			// wire CELL1.OUT_F2                   IO1.RXDATA2
			// wire CELL1.OUT_F3                   IO1.RXDATA3
			// wire CELL1.OUT_F4                   IO1.RXDATA4
			// wire CELL1.OUT_F5                   IO1.RXDATA5
			// wire CELL1.OUT_F6                   IO1.RXDATA6
			// wire CELL1.OUT_F7                   IO1.RXDATA7
			// wire CELL1.OUT_Q0                   IO1.RXDATA8
			// wire CELL1.OUT_Q1                   IO1.DI
			// wire CELL1.OUT_Q2                   IO1.CFLAG
			// wire CELL1.OUT_Q3                   IO1.RXDATA9
			// wire CELL1.OUT_Q4                   IO1.PLUS
			// wire CELL1.OUT_Q5                   IO1.MINUS
			// wire CELL2.IMUX_A0                  IO2.TXDATA6
			// wire CELL2.IMUX_A1                  IO2.TXDATA3
			// wire CELL2.IMUX_A2                  IO2.TXDATA0
			// wire CELL2.IMUX_A3                  IO2.TXDATA9
			// wire CELL2.IMUX_A4                  IO2.TXDATA7
			// wire CELL2.IMUX_A7                  IO2.WINDOWSIZE0
			// wire CELL2.IMUX_B0                  IO2.TXDATA1
			// wire CELL2.IMUX_B1                  IO2.TXDATA4
			// wire CELL2.IMUX_B2                  IO2.TSDATA0
			// wire CELL2.IMUX_B3                  IO2.DIRECTION
			// wire CELL2.IMUX_B4                  IO2.TSDATA1
			// wire CELL2.IMUX_B7                  IO2.WINDOWSIZE1
			// wire CELL2.IMUX_C0                  IO2.TXDATA2
			// wire CELL2.IMUX_C1                  IO2.TXDATA5
			// wire CELL2.IMUX_C2                  IO2.TXDATA8
			// wire CELL2.IMUX_C3                  IO2.MOVE
			// wire CELL2.IMUX_C4                  IO2.TSDATA2
			// wire CELL2.IMUX_D0                  IO2.SLIP
			// wire CELL2.IMUX_D1                  IO2.ACK
			// wire CELL2.IMUX_D2                  IO2.LOADN
			// wire CELL2.IMUX_D4                  IO2.TSDATA3
			// wire CELL2.IMUX_LSR0                IO2.LSR
			// wire CELL2.IMUX_CLK0_DELAY          IO2.CLK
			// wire CELL2.IMUX_CE0                 IO2.CE
			// wire CELL2.OUT_F0                   IO2.RXDATA0
			// wire CELL2.OUT_F1                   IO2.RXDATA1
			// wire CELL2.OUT_F2                   IO2.RXDATA2
			// wire CELL2.OUT_F3                   IO2.RXDATA3
			// wire CELL2.OUT_F4                   IO2.RXDATA4
			// wire CELL2.OUT_F5                   IO2.RXDATA5
			// wire CELL2.OUT_F6                   IO2.RXDATA6
			// wire CELL2.OUT_F7                   IO2.RXDATA7
			// wire CELL2.OUT_Q0                   IO2.RXDATA8
			// wire CELL2.OUT_Q1                   IO2.RXDATA9
			// wire CELL2.OUT_Q2                   IO2.DI
			// wire CELL2.OUT_Q3                   IO2.CFLAG
			// wire CELL2.OUT_Q4                   IO2.PLUS
			// wire CELL2.OUT_Q5                   IO2.MINUS
			// wire CELL3.IMUX_A0                  IO3.TXDATA9
			// wire CELL3.IMUX_A1                  IO3.TXDATA3
			// wire CELL3.IMUX_A2                  IO3.TXDATA6
			// wire CELL3.IMUX_A3                  IO3.TXDATA0
			// wire CELL3.IMUX_A4                  IO3.DIRECTION
			// wire CELL3.IMUX_A7                  IO3.WINDOWSIZE0
			// wire CELL3.IMUX_B0                  IO3.TXDATA1
			// wire CELL3.IMUX_B1                  IO3.TXDATA4
			// wire CELL3.IMUX_B2                  IO3.TXDATA7
			// wire CELL3.IMUX_B3                  IO3.TSDATA0
			// wire CELL3.IMUX_B4                  IO3.TSDATA1
			// wire CELL3.IMUX_B7                  IO3.WINDOWSIZE1
			// wire CELL3.IMUX_C0                  IO3.TXDATA2
			// wire CELL3.IMUX_C1                  IO3.TXDATA5
			// wire CELL3.IMUX_C2                  IO3.TXDATA8
			// wire CELL3.IMUX_C3                  IO3.MOVE
			// wire CELL3.IMUX_C4                  IO3.TSDATA2
			// wire CELL3.IMUX_D0                  IO3.SLIP
			// wire CELL3.IMUX_D1                  IO3.ACK
			// wire CELL3.IMUX_D2                  IO3.LOADN
			// wire CELL3.IMUX_D4                  IO3.TSDATA3
			// wire CELL3.IMUX_LSR0                IO3.LSR
			// wire CELL3.IMUX_CLK0_DELAY          IO3.CLK
			// wire CELL3.IMUX_CE0                 IO3.CE
			// wire CELL3.OUT_F0                   IO3.RXDATA0
			// wire CELL3.OUT_F1                   IO3.RXDATA1
			// wire CELL3.OUT_F2                   IO3.RXDATA2
			// wire CELL3.OUT_F3                   IO3.RXDATA3
			// wire CELL3.OUT_F4                   IO3.RXDATA4
			// wire CELL3.OUT_F5                   IO3.RXDATA5
			// wire CELL3.OUT_F6                   IO3.RXDATA6
			// wire CELL3.OUT_F7                   IO3.RXDATA7
			// wire CELL3.OUT_Q0                   IO3.RXDATA8
			// wire CELL3.OUT_Q1                   IO3.RXDATA9
			// wire CELL3.OUT_Q2                   IO3.CFLAG
			// wire CELL3.OUT_Q3                   IO3.DI
			// wire CELL3.OUT_Q4                   IO3.PLUS
			// wire CELL3.OUT_Q5                   IO3.MINUS
		}

		tile_class IO_E_EBR_S {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel IO0 {
				input ACK = CELL0.IMUX_D1;
				input CE = CELL0.IMUX_CE0;
				output CFLAG = CELL0.OUT_Q2;
				input CLK = CELL0.IMUX_CLK0_DELAY;
				output DI = CELL0.OUT_Q0;
				input DIRECTION = CELL0.IMUX_B3;
				input LOADN = CELL0.IMUX_D2;
				input LSR = CELL0.IMUX_LSR0;
				output MINUS = CELL0.OUT_Q5;
				input MOVE = CELL0.IMUX_C3;
				output PLUS = CELL0.OUT_Q4;
				output RXDATA0 = CELL0.OUT_F0;
				output RXDATA1 = CELL0.OUT_F1;
				output RXDATA2 = CELL0.OUT_F2;
				output RXDATA3 = CELL0.OUT_F3;
				output RXDATA4 = CELL0.OUT_F4;
				output RXDATA5 = CELL0.OUT_F5;
				output RXDATA6 = CELL0.OUT_F6;
				output RXDATA7 = CELL0.OUT_F7;
				output RXDATA8 = CELL0.OUT_Q3;
				output RXDATA9 = CELL0.OUT_Q1;
				input SLIP = CELL0.IMUX_D0;
				input TSDATA0 = CELL0.IMUX_B0;
				input TSDATA1 = CELL0.IMUX_B4;
				input TSDATA2 = CELL0.IMUX_C4;
				input TSDATA3 = CELL0.IMUX_D4;
				input TXDATA0 = CELL0.IMUX_A0;
				input TXDATA1 = CELL0.IMUX_A4;
				input TXDATA2 = CELL0.IMUX_C0;
				input TXDATA3 = CELL0.IMUX_A1;
				input TXDATA4 = CELL0.IMUX_B1;
				input TXDATA5 = CELL0.IMUX_C1;
				input TXDATA6 = CELL0.IMUX_A2;
				input TXDATA7 = CELL0.IMUX_B2;
				input TXDATA8 = CELL0.IMUX_C2;
				input TXDATA9 = CELL0.IMUX_A3;
				input WINDOWSIZE0 = CELL0.IMUX_A7;
				input WINDOWSIZE1 = CELL0.IMUX_B7;
			}

			bel IO1 {
				input ACK = CELL1.IMUX_D1;
				input CE = CELL1.IMUX_CE0;
				output CFLAG = CELL1.OUT_Q2;
				input CLK = CELL1.IMUX_CLK0_DELAY;
				output DI = CELL1.OUT_Q1;
				input DIRECTION = CELL1.IMUX_B3;
				input LOADN = CELL1.IMUX_D2;
				input LSR = CELL1.IMUX_LSR0;
				output MINUS = CELL1.OUT_Q5;
				input MOVE = CELL1.IMUX_C3;
				output PLUS = CELL1.OUT_Q4;
				output RXDATA0 = CELL1.OUT_F0;
				output RXDATA1 = CELL1.OUT_F1;
				output RXDATA2 = CELL1.OUT_F2;
				output RXDATA3 = CELL1.OUT_F3;
				output RXDATA4 = CELL1.OUT_F4;
				output RXDATA5 = CELL1.OUT_F5;
				output RXDATA6 = CELL1.OUT_F6;
				output RXDATA7 = CELL1.OUT_F7;
				output RXDATA8 = CELL1.OUT_Q0;
				output RXDATA9 = CELL1.OUT_Q3;
				input SLIP = CELL1.IMUX_D0;
				input TSDATA0 = CELL1.IMUX_B1;
				input TSDATA1 = CELL1.IMUX_B4;
				input TSDATA2 = CELL1.IMUX_C4;
				input TSDATA3 = CELL1.IMUX_D4;
				input TXDATA0 = CELL1.IMUX_A1;
				input TXDATA1 = CELL1.IMUX_B0;
				input TXDATA2 = CELL1.IMUX_C0;
				input TXDATA3 = CELL1.IMUX_A0;
				input TXDATA4 = CELL1.IMUX_A4;
				input TXDATA5 = CELL1.IMUX_C1;
				input TXDATA6 = CELL1.IMUX_A2;
				input TXDATA7 = CELL1.IMUX_B2;
				input TXDATA8 = CELL1.IMUX_C2;
				input TXDATA9 = CELL1.IMUX_A3;
				input WINDOWSIZE0 = CELL1.IMUX_A7;
				input WINDOWSIZE1 = CELL1.IMUX_B7;
			}

			bel IO2 {
				input ACK = CELL2.IMUX_D1;
				input CE = CELL2.IMUX_CE0;
				output CFLAG = CELL2.OUT_Q3;
				input CLK = CELL2.IMUX_CLK0_DELAY;
				output DI = CELL2.OUT_Q2;
				input DIRECTION = CELL2.IMUX_B3;
				input LOADN = CELL2.IMUX_D2;
				input LSR = CELL2.IMUX_LSR0;
				output MINUS = CELL2.OUT_Q5;
				input MOVE = CELL2.IMUX_C3;
				output PLUS = CELL2.OUT_Q4;
				output RXDATA0 = CELL2.OUT_F0;
				output RXDATA1 = CELL2.OUT_F1;
				output RXDATA2 = CELL2.OUT_F2;
				output RXDATA3 = CELL2.OUT_F3;
				output RXDATA4 = CELL2.OUT_F4;
				output RXDATA5 = CELL2.OUT_F5;
				output RXDATA6 = CELL2.OUT_F6;
				output RXDATA7 = CELL2.OUT_F7;
				output RXDATA8 = CELL2.OUT_Q0;
				output RXDATA9 = CELL2.OUT_Q1;
				input SLIP = CELL2.IMUX_D0;
				input TSDATA0 = CELL2.IMUX_B2;
				input TSDATA1 = CELL2.IMUX_B4;
				input TSDATA2 = CELL2.IMUX_C4;
				input TSDATA3 = CELL2.IMUX_D4;
				input TXDATA0 = CELL2.IMUX_A2;
				input TXDATA1 = CELL2.IMUX_B0;
				input TXDATA2 = CELL2.IMUX_C0;
				input TXDATA3 = CELL2.IMUX_A1;
				input TXDATA4 = CELL2.IMUX_B1;
				input TXDATA5 = CELL2.IMUX_C1;
				input TXDATA6 = CELL2.IMUX_A0;
				input TXDATA7 = CELL2.IMUX_A4;
				input TXDATA8 = CELL2.IMUX_C2;
				input TXDATA9 = CELL2.IMUX_A3;
				input WINDOWSIZE0 = CELL2.IMUX_A7;
				input WINDOWSIZE1 = CELL2.IMUX_B7;
			}

			bel IO3 {
				input ACK = CELL3.IMUX_D1;
				input CE = CELL3.IMUX_CE0;
				output CFLAG = CELL3.OUT_Q2;
				input CLK = CELL3.IMUX_CLK0_DELAY;
				output DI = CELL3.OUT_Q3;
				input DIRECTION = CELL3.IMUX_A4;
				input LOADN = CELL3.IMUX_D2;
				input LSR = CELL3.IMUX_LSR0;
				output MINUS = CELL3.OUT_Q5;
				input MOVE = CELL3.IMUX_C3;
				output PLUS = CELL3.OUT_Q4;
				output RXDATA0 = CELL3.OUT_F0;
				output RXDATA1 = CELL3.OUT_F1;
				output RXDATA2 = CELL3.OUT_F2;
				output RXDATA3 = CELL3.OUT_F3;
				output RXDATA4 = CELL3.OUT_F4;
				output RXDATA5 = CELL3.OUT_F5;
				output RXDATA6 = CELL3.OUT_F6;
				output RXDATA7 = CELL3.OUT_F7;
				output RXDATA8 = CELL3.OUT_Q0;
				output RXDATA9 = CELL3.OUT_Q1;
				input SLIP = CELL3.IMUX_D0;
				input TSDATA0 = CELL3.IMUX_B3;
				input TSDATA1 = CELL3.IMUX_B4;
				input TSDATA2 = CELL3.IMUX_C4;
				input TSDATA3 = CELL3.IMUX_D4;
				input TXDATA0 = CELL3.IMUX_A3;
				input TXDATA1 = CELL3.IMUX_B0;
				input TXDATA2 = CELL3.IMUX_C0;
				input TXDATA3 = CELL3.IMUX_A1;
				input TXDATA4 = CELL3.IMUX_B1;
				input TXDATA5 = CELL3.IMUX_C1;
				input TXDATA6 = CELL3.IMUX_A2;
				input TXDATA7 = CELL3.IMUX_B2;
				input TXDATA8 = CELL3.IMUX_C2;
				input TXDATA9 = CELL3.IMUX_A0;
				input WINDOWSIZE0 = CELL3.IMUX_A7;
				input WINDOWSIZE1 = CELL3.IMUX_B7;
			}

			// wire CELL0.IMUX_A0                  IO0.TXDATA0
			// wire CELL0.IMUX_A1                  IO0.TXDATA3
			// wire CELL0.IMUX_A2                  IO0.TXDATA6
			// wire CELL0.IMUX_A3                  IO0.TXDATA9
			// wire CELL0.IMUX_A4                  IO0.TXDATA1
			// wire CELL0.IMUX_A7                  IO0.WINDOWSIZE0
			// wire CELL0.IMUX_B0                  IO0.TSDATA0
			// wire CELL0.IMUX_B1                  IO0.TXDATA4
			// wire CELL0.IMUX_B2                  IO0.TXDATA7
			// wire CELL0.IMUX_B3                  IO0.DIRECTION
			// wire CELL0.IMUX_B4                  IO0.TSDATA1
			// wire CELL0.IMUX_B7                  IO0.WINDOWSIZE1
			// wire CELL0.IMUX_C0                  IO0.TXDATA2
			// wire CELL0.IMUX_C1                  IO0.TXDATA5
			// wire CELL0.IMUX_C2                  IO0.TXDATA8
			// wire CELL0.IMUX_C3                  IO0.MOVE
			// wire CELL0.IMUX_C4                  IO0.TSDATA2
			// wire CELL0.IMUX_D0                  IO0.SLIP
			// wire CELL0.IMUX_D1                  IO0.ACK
			// wire CELL0.IMUX_D2                  IO0.LOADN
			// wire CELL0.IMUX_D4                  IO0.TSDATA3
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_CLK0_DELAY          IO0.CLK
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.OUT_F0                   IO0.RXDATA0
			// wire CELL0.OUT_F1                   IO0.RXDATA1
			// wire CELL0.OUT_F2                   IO0.RXDATA2
			// wire CELL0.OUT_F3                   IO0.RXDATA3
			// wire CELL0.OUT_F4                   IO0.RXDATA4
			// wire CELL0.OUT_F5                   IO0.RXDATA5
			// wire CELL0.OUT_F6                   IO0.RXDATA6
			// wire CELL0.OUT_F7                   IO0.RXDATA7
			// wire CELL0.OUT_Q0                   IO0.DI
			// wire CELL0.OUT_Q1                   IO0.RXDATA9
			// wire CELL0.OUT_Q2                   IO0.CFLAG
			// wire CELL0.OUT_Q3                   IO0.RXDATA8
			// wire CELL0.OUT_Q4                   IO0.PLUS
			// wire CELL0.OUT_Q5                   IO0.MINUS
			// wire CELL1.IMUX_A0                  IO1.TXDATA3
			// wire CELL1.IMUX_A1                  IO1.TXDATA0
			// wire CELL1.IMUX_A2                  IO1.TXDATA6
			// wire CELL1.IMUX_A3                  IO1.TXDATA9
			// wire CELL1.IMUX_A4                  IO1.TXDATA4
			// wire CELL1.IMUX_A7                  IO1.WINDOWSIZE0
			// wire CELL1.IMUX_B0                  IO1.TXDATA1
			// wire CELL1.IMUX_B1                  IO1.TSDATA0
			// wire CELL1.IMUX_B2                  IO1.TXDATA7
			// wire CELL1.IMUX_B3                  IO1.DIRECTION
			// wire CELL1.IMUX_B4                  IO1.TSDATA1
			// wire CELL1.IMUX_B7                  IO1.WINDOWSIZE1
			// wire CELL1.IMUX_C0                  IO1.TXDATA2
			// wire CELL1.IMUX_C1                  IO1.TXDATA5
			// wire CELL1.IMUX_C2                  IO1.TXDATA8
			// wire CELL1.IMUX_C3                  IO1.MOVE
			// wire CELL1.IMUX_C4                  IO1.TSDATA2
			// wire CELL1.IMUX_D0                  IO1.SLIP
			// wire CELL1.IMUX_D1                  IO1.ACK
			// wire CELL1.IMUX_D2                  IO1.LOADN
			// wire CELL1.IMUX_D4                  IO1.TSDATA3
			// wire CELL1.IMUX_LSR0                IO1.LSR
			// wire CELL1.IMUX_CLK0_DELAY          IO1.CLK
			// wire CELL1.IMUX_CE0                 IO1.CE
			// wire CELL1.OUT_F0                   IO1.RXDATA0
			// wire CELL1.OUT_F1                   IO1.RXDATA1
			// wire CELL1.OUT_F2                   IO1.RXDATA2
			// wire CELL1.OUT_F3                   IO1.RXDATA3
			// wire CELL1.OUT_F4                   IO1.RXDATA4
			// wire CELL1.OUT_F5                   IO1.RXDATA5
			// wire CELL1.OUT_F6                   IO1.RXDATA6
			// wire CELL1.OUT_F7                   IO1.RXDATA7
			// wire CELL1.OUT_Q0                   IO1.RXDATA8
			// wire CELL1.OUT_Q1                   IO1.DI
			// wire CELL1.OUT_Q2                   IO1.CFLAG
			// wire CELL1.OUT_Q3                   IO1.RXDATA9
			// wire CELL1.OUT_Q4                   IO1.PLUS
			// wire CELL1.OUT_Q5                   IO1.MINUS
			// wire CELL2.IMUX_A0                  IO2.TXDATA6
			// wire CELL2.IMUX_A1                  IO2.TXDATA3
			// wire CELL2.IMUX_A2                  IO2.TXDATA0
			// wire CELL2.IMUX_A3                  IO2.TXDATA9
			// wire CELL2.IMUX_A4                  IO2.TXDATA7
			// wire CELL2.IMUX_A7                  IO2.WINDOWSIZE0
			// wire CELL2.IMUX_B0                  IO2.TXDATA1
			// wire CELL2.IMUX_B1                  IO2.TXDATA4
			// wire CELL2.IMUX_B2                  IO2.TSDATA0
			// wire CELL2.IMUX_B3                  IO2.DIRECTION
			// wire CELL2.IMUX_B4                  IO2.TSDATA1
			// wire CELL2.IMUX_B7                  IO2.WINDOWSIZE1
			// wire CELL2.IMUX_C0                  IO2.TXDATA2
			// wire CELL2.IMUX_C1                  IO2.TXDATA5
			// wire CELL2.IMUX_C2                  IO2.TXDATA8
			// wire CELL2.IMUX_C3                  IO2.MOVE
			// wire CELL2.IMUX_C4                  IO2.TSDATA2
			// wire CELL2.IMUX_D0                  IO2.SLIP
			// wire CELL2.IMUX_D1                  IO2.ACK
			// wire CELL2.IMUX_D2                  IO2.LOADN
			// wire CELL2.IMUX_D4                  IO2.TSDATA3
			// wire CELL2.IMUX_LSR0                IO2.LSR
			// wire CELL2.IMUX_CLK0_DELAY          IO2.CLK
			// wire CELL2.IMUX_CE0                 IO2.CE
			// wire CELL2.OUT_F0                   IO2.RXDATA0
			// wire CELL2.OUT_F1                   IO2.RXDATA1
			// wire CELL2.OUT_F2                   IO2.RXDATA2
			// wire CELL2.OUT_F3                   IO2.RXDATA3
			// wire CELL2.OUT_F4                   IO2.RXDATA4
			// wire CELL2.OUT_F5                   IO2.RXDATA5
			// wire CELL2.OUT_F6                   IO2.RXDATA6
			// wire CELL2.OUT_F7                   IO2.RXDATA7
			// wire CELL2.OUT_Q0                   IO2.RXDATA8
			// wire CELL2.OUT_Q1                   IO2.RXDATA9
			// wire CELL2.OUT_Q2                   IO2.DI
			// wire CELL2.OUT_Q3                   IO2.CFLAG
			// wire CELL2.OUT_Q4                   IO2.PLUS
			// wire CELL2.OUT_Q5                   IO2.MINUS
			// wire CELL3.IMUX_A0                  IO3.TXDATA9
			// wire CELL3.IMUX_A1                  IO3.TXDATA3
			// wire CELL3.IMUX_A2                  IO3.TXDATA6
			// wire CELL3.IMUX_A3                  IO3.TXDATA0
			// wire CELL3.IMUX_A4                  IO3.DIRECTION
			// wire CELL3.IMUX_A7                  IO3.WINDOWSIZE0
			// wire CELL3.IMUX_B0                  IO3.TXDATA1
			// wire CELL3.IMUX_B1                  IO3.TXDATA4
			// wire CELL3.IMUX_B2                  IO3.TXDATA7
			// wire CELL3.IMUX_B3                  IO3.TSDATA0
			// wire CELL3.IMUX_B4                  IO3.TSDATA1
			// wire CELL3.IMUX_B7                  IO3.WINDOWSIZE1
			// wire CELL3.IMUX_C0                  IO3.TXDATA2
			// wire CELL3.IMUX_C1                  IO3.TXDATA5
			// wire CELL3.IMUX_C2                  IO3.TXDATA8
			// wire CELL3.IMUX_C3                  IO3.MOVE
			// wire CELL3.IMUX_C4                  IO3.TSDATA2
			// wire CELL3.IMUX_D0                  IO3.SLIP
			// wire CELL3.IMUX_D1                  IO3.ACK
			// wire CELL3.IMUX_D2                  IO3.LOADN
			// wire CELL3.IMUX_D4                  IO3.TSDATA3
			// wire CELL3.IMUX_LSR0                IO3.LSR
			// wire CELL3.IMUX_CLK0_DELAY          IO3.CLK
			// wire CELL3.IMUX_CE0                 IO3.CE
			// wire CELL3.OUT_F0                   IO3.RXDATA0
			// wire CELL3.OUT_F1                   IO3.RXDATA1
			// wire CELL3.OUT_F2                   IO3.RXDATA2
			// wire CELL3.OUT_F3                   IO3.RXDATA3
			// wire CELL3.OUT_F4                   IO3.RXDATA4
			// wire CELL3.OUT_F5                   IO3.RXDATA5
			// wire CELL3.OUT_F6                   IO3.RXDATA6
			// wire CELL3.OUT_F7                   IO3.RXDATA7
			// wire CELL3.OUT_Q0                   IO3.RXDATA8
			// wire CELL3.OUT_Q1                   IO3.RXDATA9
			// wire CELL3.OUT_Q2                   IO3.CFLAG
			// wire CELL3.OUT_Q3                   IO3.DI
			// wire CELL3.OUT_Q4                   IO3.PLUS
			// wire CELL3.OUT_Q5                   IO3.MINUS
		}

		tile_class IO_E_EBR_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel IO0 {
				input ACK = CELL0.IMUX_D1;
				input CE = CELL0.IMUX_CE0;
				output CFLAG = CELL0.OUT_Q2;
				input CLK = CELL0.IMUX_CLK0_DELAY;
				output DI = CELL0.OUT_Q0;
				input DIRECTION = CELL0.IMUX_B3;
				input LOADN = CELL0.IMUX_D2;
				input LSR = CELL0.IMUX_LSR0;
				output MINUS = CELL0.OUT_Q5;
				input MOVE = CELL0.IMUX_C3;
				output PLUS = CELL0.OUT_Q4;
				output RXDATA0 = CELL0.OUT_F0;
				output RXDATA1 = CELL0.OUT_F1;
				output RXDATA2 = CELL0.OUT_F2;
				output RXDATA3 = CELL0.OUT_F3;
				output RXDATA4 = CELL0.OUT_F4;
				output RXDATA5 = CELL0.OUT_F5;
				output RXDATA6 = CELL0.OUT_F6;
				output RXDATA7 = CELL0.OUT_F7;
				output RXDATA8 = CELL0.OUT_Q3;
				output RXDATA9 = CELL0.OUT_Q1;
				input SLIP = CELL0.IMUX_D0;
				input TSDATA0 = CELL0.IMUX_B0;
				input TSDATA1 = CELL0.IMUX_B4;
				input TSDATA2 = CELL0.IMUX_C4;
				input TSDATA3 = CELL0.IMUX_D4;
				input TXDATA0 = CELL0.IMUX_A0;
				input TXDATA1 = CELL0.IMUX_A4;
				input TXDATA2 = CELL0.IMUX_C0;
				input TXDATA3 = CELL0.IMUX_A1;
				input TXDATA4 = CELL0.IMUX_B1;
				input TXDATA5 = CELL0.IMUX_C1;
				input TXDATA6 = CELL0.IMUX_A2;
				input TXDATA7 = CELL0.IMUX_B2;
				input TXDATA8 = CELL0.IMUX_C2;
				input TXDATA9 = CELL0.IMUX_A3;
				input WINDOWSIZE0 = CELL0.IMUX_A7;
				input WINDOWSIZE1 = CELL0.IMUX_B7;
			}

			bel IO1 {
				input ACK = CELL1.IMUX_D1;
				input CE = CELL1.IMUX_CE0;
				output CFLAG = CELL1.OUT_Q2;
				input CLK = CELL1.IMUX_CLK0_DELAY;
				output DI = CELL1.OUT_Q1;
				input DIRECTION = CELL1.IMUX_B3;
				input LOADN = CELL1.IMUX_D2;
				input LSR = CELL1.IMUX_LSR0;
				output MINUS = CELL1.OUT_Q5;
				input MOVE = CELL1.IMUX_C3;
				output PLUS = CELL1.OUT_Q4;
				output RXDATA0 = CELL1.OUT_F0;
				output RXDATA1 = CELL1.OUT_F1;
				output RXDATA2 = CELL1.OUT_F2;
				output RXDATA3 = CELL1.OUT_F3;
				output RXDATA4 = CELL1.OUT_F4;
				output RXDATA5 = CELL1.OUT_F5;
				output RXDATA6 = CELL1.OUT_F6;
				output RXDATA7 = CELL1.OUT_F7;
				output RXDATA8 = CELL1.OUT_Q0;
				output RXDATA9 = CELL1.OUT_Q3;
				input SLIP = CELL1.IMUX_D0;
				input TSDATA0 = CELL1.IMUX_B1;
				input TSDATA1 = CELL1.IMUX_B4;
				input TSDATA2 = CELL1.IMUX_C4;
				input TSDATA3 = CELL1.IMUX_D4;
				input TXDATA0 = CELL1.IMUX_A1;
				input TXDATA1 = CELL1.IMUX_B0;
				input TXDATA2 = CELL1.IMUX_C0;
				input TXDATA3 = CELL1.IMUX_A0;
				input TXDATA4 = CELL1.IMUX_A4;
				input TXDATA5 = CELL1.IMUX_C1;
				input TXDATA6 = CELL1.IMUX_A2;
				input TXDATA7 = CELL1.IMUX_B2;
				input TXDATA8 = CELL1.IMUX_C2;
				input TXDATA9 = CELL1.IMUX_A3;
				input WINDOWSIZE0 = CELL1.IMUX_A7;
				input WINDOWSIZE1 = CELL1.IMUX_B7;
			}

			bel IO2 {
				input ACK = CELL2.IMUX_D1;
				input CE = CELL2.IMUX_CE0;
				output CFLAG = CELL2.OUT_Q3;
				input CLK = CELL2.IMUX_CLK0_DELAY;
				output DI = CELL2.OUT_Q2;
				input DIRECTION = CELL2.IMUX_B3;
				input LOADN = CELL2.IMUX_D2;
				input LSR = CELL2.IMUX_LSR0;
				output MINUS = CELL2.OUT_Q5;
				input MOVE = CELL2.IMUX_C3;
				output PLUS = CELL2.OUT_Q4;
				output RXDATA0 = CELL2.OUT_F0;
				output RXDATA1 = CELL2.OUT_F1;
				output RXDATA2 = CELL2.OUT_F2;
				output RXDATA3 = CELL2.OUT_F3;
				output RXDATA4 = CELL2.OUT_F4;
				output RXDATA5 = CELL2.OUT_F5;
				output RXDATA6 = CELL2.OUT_F6;
				output RXDATA7 = CELL2.OUT_F7;
				output RXDATA8 = CELL2.OUT_Q0;
				output RXDATA9 = CELL2.OUT_Q1;
				input SLIP = CELL2.IMUX_D0;
				input TSDATA0 = CELL2.IMUX_B2;
				input TSDATA1 = CELL2.IMUX_B4;
				input TSDATA2 = CELL2.IMUX_C4;
				input TSDATA3 = CELL2.IMUX_D4;
				input TXDATA0 = CELL2.IMUX_A2;
				input TXDATA1 = CELL2.IMUX_B0;
				input TXDATA2 = CELL2.IMUX_C0;
				input TXDATA3 = CELL2.IMUX_A1;
				input TXDATA4 = CELL2.IMUX_B1;
				input TXDATA5 = CELL2.IMUX_C1;
				input TXDATA6 = CELL2.IMUX_A0;
				input TXDATA7 = CELL2.IMUX_A4;
				input TXDATA8 = CELL2.IMUX_C2;
				input TXDATA9 = CELL2.IMUX_A3;
				input WINDOWSIZE0 = CELL2.IMUX_A7;
				input WINDOWSIZE1 = CELL2.IMUX_B7;
			}

			bel IO3 {
				input ACK = CELL3.IMUX_D1;
				input CE = CELL3.IMUX_CE0;
				output CFLAG = CELL3.OUT_Q2;
				input CLK = CELL3.IMUX_CLK0_DELAY;
				output DI = CELL3.OUT_Q3;
				input DIRECTION = CELL3.IMUX_A4;
				input LOADN = CELL3.IMUX_D2;
				input LSR = CELL3.IMUX_LSR0;
				output MINUS = CELL3.OUT_Q5;
				input MOVE = CELL3.IMUX_C3;
				output PLUS = CELL3.OUT_Q4;
				output RXDATA0 = CELL3.OUT_F0;
				output RXDATA1 = CELL3.OUT_F1;
				output RXDATA2 = CELL3.OUT_F2;
				output RXDATA3 = CELL3.OUT_F3;
				output RXDATA4 = CELL3.OUT_F4;
				output RXDATA5 = CELL3.OUT_F5;
				output RXDATA6 = CELL3.OUT_F6;
				output RXDATA7 = CELL3.OUT_F7;
				output RXDATA8 = CELL3.OUT_Q0;
				output RXDATA9 = CELL3.OUT_Q1;
				input SLIP = CELL3.IMUX_D0;
				input TSDATA0 = CELL3.IMUX_B3;
				input TSDATA1 = CELL3.IMUX_B4;
				input TSDATA2 = CELL3.IMUX_C4;
				input TSDATA3 = CELL3.IMUX_D4;
				input TXDATA0 = CELL3.IMUX_A3;
				input TXDATA1 = CELL3.IMUX_B0;
				input TXDATA2 = CELL3.IMUX_C0;
				input TXDATA3 = CELL3.IMUX_A1;
				input TXDATA4 = CELL3.IMUX_B1;
				input TXDATA5 = CELL3.IMUX_C1;
				input TXDATA6 = CELL3.IMUX_A2;
				input TXDATA7 = CELL3.IMUX_B2;
				input TXDATA8 = CELL3.IMUX_C2;
				input TXDATA9 = CELL3.IMUX_A0;
				input WINDOWSIZE0 = CELL3.IMUX_A7;
				input WINDOWSIZE1 = CELL3.IMUX_B7;
			}

			// wire CELL0.IMUX_A0                  IO0.TXDATA0
			// wire CELL0.IMUX_A1                  IO0.TXDATA3
			// wire CELL0.IMUX_A2                  IO0.TXDATA6
			// wire CELL0.IMUX_A3                  IO0.TXDATA9
			// wire CELL0.IMUX_A4                  IO0.TXDATA1
			// wire CELL0.IMUX_A7                  IO0.WINDOWSIZE0
			// wire CELL0.IMUX_B0                  IO0.TSDATA0
			// wire CELL0.IMUX_B1                  IO0.TXDATA4
			// wire CELL0.IMUX_B2                  IO0.TXDATA7
			// wire CELL0.IMUX_B3                  IO0.DIRECTION
			// wire CELL0.IMUX_B4                  IO0.TSDATA1
			// wire CELL0.IMUX_B7                  IO0.WINDOWSIZE1
			// wire CELL0.IMUX_C0                  IO0.TXDATA2
			// wire CELL0.IMUX_C1                  IO0.TXDATA5
			// wire CELL0.IMUX_C2                  IO0.TXDATA8
			// wire CELL0.IMUX_C3                  IO0.MOVE
			// wire CELL0.IMUX_C4                  IO0.TSDATA2
			// wire CELL0.IMUX_D0                  IO0.SLIP
			// wire CELL0.IMUX_D1                  IO0.ACK
			// wire CELL0.IMUX_D2                  IO0.LOADN
			// wire CELL0.IMUX_D4                  IO0.TSDATA3
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_CLK0_DELAY          IO0.CLK
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.OUT_F0                   IO0.RXDATA0
			// wire CELL0.OUT_F1                   IO0.RXDATA1
			// wire CELL0.OUT_F2                   IO0.RXDATA2
			// wire CELL0.OUT_F3                   IO0.RXDATA3
			// wire CELL0.OUT_F4                   IO0.RXDATA4
			// wire CELL0.OUT_F5                   IO0.RXDATA5
			// wire CELL0.OUT_F6                   IO0.RXDATA6
			// wire CELL0.OUT_F7                   IO0.RXDATA7
			// wire CELL0.OUT_Q0                   IO0.DI
			// wire CELL0.OUT_Q1                   IO0.RXDATA9
			// wire CELL0.OUT_Q2                   IO0.CFLAG
			// wire CELL0.OUT_Q3                   IO0.RXDATA8
			// wire CELL0.OUT_Q4                   IO0.PLUS
			// wire CELL0.OUT_Q5                   IO0.MINUS
			// wire CELL1.IMUX_A0                  IO1.TXDATA3
			// wire CELL1.IMUX_A1                  IO1.TXDATA0
			// wire CELL1.IMUX_A2                  IO1.TXDATA6
			// wire CELL1.IMUX_A3                  IO1.TXDATA9
			// wire CELL1.IMUX_A4                  IO1.TXDATA4
			// wire CELL1.IMUX_A7                  IO1.WINDOWSIZE0
			// wire CELL1.IMUX_B0                  IO1.TXDATA1
			// wire CELL1.IMUX_B1                  IO1.TSDATA0
			// wire CELL1.IMUX_B2                  IO1.TXDATA7
			// wire CELL1.IMUX_B3                  IO1.DIRECTION
			// wire CELL1.IMUX_B4                  IO1.TSDATA1
			// wire CELL1.IMUX_B7                  IO1.WINDOWSIZE1
			// wire CELL1.IMUX_C0                  IO1.TXDATA2
			// wire CELL1.IMUX_C1                  IO1.TXDATA5
			// wire CELL1.IMUX_C2                  IO1.TXDATA8
			// wire CELL1.IMUX_C3                  IO1.MOVE
			// wire CELL1.IMUX_C4                  IO1.TSDATA2
			// wire CELL1.IMUX_D0                  IO1.SLIP
			// wire CELL1.IMUX_D1                  IO1.ACK
			// wire CELL1.IMUX_D2                  IO1.LOADN
			// wire CELL1.IMUX_D4                  IO1.TSDATA3
			// wire CELL1.IMUX_LSR0                IO1.LSR
			// wire CELL1.IMUX_CLK0_DELAY          IO1.CLK
			// wire CELL1.IMUX_CE0                 IO1.CE
			// wire CELL1.OUT_F0                   IO1.RXDATA0
			// wire CELL1.OUT_F1                   IO1.RXDATA1
			// wire CELL1.OUT_F2                   IO1.RXDATA2
			// wire CELL1.OUT_F3                   IO1.RXDATA3
			// wire CELL1.OUT_F4                   IO1.RXDATA4
			// wire CELL1.OUT_F5                   IO1.RXDATA5
			// wire CELL1.OUT_F6                   IO1.RXDATA6
			// wire CELL1.OUT_F7                   IO1.RXDATA7
			// wire CELL1.OUT_Q0                   IO1.RXDATA8
			// wire CELL1.OUT_Q1                   IO1.DI
			// wire CELL1.OUT_Q2                   IO1.CFLAG
			// wire CELL1.OUT_Q3                   IO1.RXDATA9
			// wire CELL1.OUT_Q4                   IO1.PLUS
			// wire CELL1.OUT_Q5                   IO1.MINUS
			// wire CELL2.IMUX_A0                  IO2.TXDATA6
			// wire CELL2.IMUX_A1                  IO2.TXDATA3
			// wire CELL2.IMUX_A2                  IO2.TXDATA0
			// wire CELL2.IMUX_A3                  IO2.TXDATA9
			// wire CELL2.IMUX_A4                  IO2.TXDATA7
			// wire CELL2.IMUX_A7                  IO2.WINDOWSIZE0
			// wire CELL2.IMUX_B0                  IO2.TXDATA1
			// wire CELL2.IMUX_B1                  IO2.TXDATA4
			// wire CELL2.IMUX_B2                  IO2.TSDATA0
			// wire CELL2.IMUX_B3                  IO2.DIRECTION
			// wire CELL2.IMUX_B4                  IO2.TSDATA1
			// wire CELL2.IMUX_B7                  IO2.WINDOWSIZE1
			// wire CELL2.IMUX_C0                  IO2.TXDATA2
			// wire CELL2.IMUX_C1                  IO2.TXDATA5
			// wire CELL2.IMUX_C2                  IO2.TXDATA8
			// wire CELL2.IMUX_C3                  IO2.MOVE
			// wire CELL2.IMUX_C4                  IO2.TSDATA2
			// wire CELL2.IMUX_D0                  IO2.SLIP
			// wire CELL2.IMUX_D1                  IO2.ACK
			// wire CELL2.IMUX_D2                  IO2.LOADN
			// wire CELL2.IMUX_D4                  IO2.TSDATA3
			// wire CELL2.IMUX_LSR0                IO2.LSR
			// wire CELL2.IMUX_CLK0_DELAY          IO2.CLK
			// wire CELL2.IMUX_CE0                 IO2.CE
			// wire CELL2.OUT_F0                   IO2.RXDATA0
			// wire CELL2.OUT_F1                   IO2.RXDATA1
			// wire CELL2.OUT_F2                   IO2.RXDATA2
			// wire CELL2.OUT_F3                   IO2.RXDATA3
			// wire CELL2.OUT_F4                   IO2.RXDATA4
			// wire CELL2.OUT_F5                   IO2.RXDATA5
			// wire CELL2.OUT_F6                   IO2.RXDATA6
			// wire CELL2.OUT_F7                   IO2.RXDATA7
			// wire CELL2.OUT_Q0                   IO2.RXDATA8
			// wire CELL2.OUT_Q1                   IO2.RXDATA9
			// wire CELL2.OUT_Q2                   IO2.DI
			// wire CELL2.OUT_Q3                   IO2.CFLAG
			// wire CELL2.OUT_Q4                   IO2.PLUS
			// wire CELL2.OUT_Q5                   IO2.MINUS
			// wire CELL3.IMUX_A0                  IO3.TXDATA9
			// wire CELL3.IMUX_A1                  IO3.TXDATA3
			// wire CELL3.IMUX_A2                  IO3.TXDATA6
			// wire CELL3.IMUX_A3                  IO3.TXDATA0
			// wire CELL3.IMUX_A4                  IO3.DIRECTION
			// wire CELL3.IMUX_A7                  IO3.WINDOWSIZE0
			// wire CELL3.IMUX_B0                  IO3.TXDATA1
			// wire CELL3.IMUX_B1                  IO3.TXDATA4
			// wire CELL3.IMUX_B2                  IO3.TXDATA7
			// wire CELL3.IMUX_B3                  IO3.TSDATA0
			// wire CELL3.IMUX_B4                  IO3.TSDATA1
			// wire CELL3.IMUX_B7                  IO3.WINDOWSIZE1
			// wire CELL3.IMUX_C0                  IO3.TXDATA2
			// wire CELL3.IMUX_C1                  IO3.TXDATA5
			// wire CELL3.IMUX_C2                  IO3.TXDATA8
			// wire CELL3.IMUX_C3                  IO3.MOVE
			// wire CELL3.IMUX_C4                  IO3.TSDATA2
			// wire CELL3.IMUX_D0                  IO3.SLIP
			// wire CELL3.IMUX_D1                  IO3.ACK
			// wire CELL3.IMUX_D2                  IO3.LOADN
			// wire CELL3.IMUX_D4                  IO3.TSDATA3
			// wire CELL3.IMUX_LSR0                IO3.LSR
			// wire CELL3.IMUX_CLK0_DELAY          IO3.CLK
			// wire CELL3.IMUX_CE0                 IO3.CE
			// wire CELL3.OUT_F0                   IO3.RXDATA0
			// wire CELL3.OUT_F1                   IO3.RXDATA1
			// wire CELL3.OUT_F2                   IO3.RXDATA2
			// wire CELL3.OUT_F3                   IO3.RXDATA3
			// wire CELL3.OUT_F4                   IO3.RXDATA4
			// wire CELL3.OUT_F5                   IO3.RXDATA5
			// wire CELL3.OUT_F6                   IO3.RXDATA6
			// wire CELL3.OUT_F7                   IO3.RXDATA7
			// wire CELL3.OUT_Q0                   IO3.RXDATA8
			// wire CELL3.OUT_Q1                   IO3.RXDATA9
			// wire CELL3.OUT_Q2                   IO3.CFLAG
			// wire CELL3.OUT_Q3                   IO3.DI
			// wire CELL3.OUT_Q4                   IO3.PLUS
			// wire CELL3.OUT_Q5                   IO3.MINUS
		}

		tile_class IO_E_DSP_S {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel IO0 {
				input ACK = CELL0.IMUX_D1;
				input CE = CELL0.IMUX_CE0;
				output CFLAG = CELL0.OUT_Q2;
				input CLK = CELL0.IMUX_CLK0_DELAY;
				output DI = CELL0.OUT_Q0;
				input DIRECTION = CELL0.IMUX_B3;
				input LOADN = CELL0.IMUX_D2;
				input LSR = CELL0.IMUX_LSR0;
				output MINUS = CELL0.OUT_Q5;
				input MOVE = CELL0.IMUX_C3;
				output PLUS = CELL0.OUT_Q4;
				output RXDATA0 = CELL0.OUT_F0;
				output RXDATA1 = CELL0.OUT_F1;
				output RXDATA2 = CELL0.OUT_F2;
				output RXDATA3 = CELL0.OUT_F3;
				output RXDATA4 = CELL0.OUT_F4;
				output RXDATA5 = CELL0.OUT_F5;
				output RXDATA6 = CELL0.OUT_F6;
				output RXDATA7 = CELL0.OUT_F7;
				output RXDATA8 = CELL0.OUT_Q3;
				output RXDATA9 = CELL0.OUT_Q1;
				input SLIP = CELL0.IMUX_D0;
				input TSDATA0 = CELL0.IMUX_B0;
				input TSDATA1 = CELL0.IMUX_B4;
				input TSDATA2 = CELL0.IMUX_C4;
				input TSDATA3 = CELL0.IMUX_D4;
				input TXDATA0 = CELL0.IMUX_A0;
				input TXDATA1 = CELL0.IMUX_A4;
				input TXDATA2 = CELL0.IMUX_C0;
				input TXDATA3 = CELL0.IMUX_A1;
				input TXDATA4 = CELL0.IMUX_B1;
				input TXDATA5 = CELL0.IMUX_C1;
				input TXDATA6 = CELL0.IMUX_A2;
				input TXDATA7 = CELL0.IMUX_B2;
				input TXDATA8 = CELL0.IMUX_C2;
				input TXDATA9 = CELL0.IMUX_A3;
				input WINDOWSIZE0 = CELL0.IMUX_A7;
				input WINDOWSIZE1 = CELL0.IMUX_B7;
			}

			bel IO1 {
				input ACK = CELL1.IMUX_D1;
				input CE = CELL1.IMUX_CE0;
				output CFLAG = CELL1.OUT_Q2;
				input CLK = CELL1.IMUX_CLK0_DELAY;
				output DI = CELL1.OUT_Q1;
				input DIRECTION = CELL1.IMUX_B3;
				input LOADN = CELL1.IMUX_D2;
				input LSR = CELL1.IMUX_LSR0;
				output MINUS = CELL1.OUT_Q5;
				input MOVE = CELL1.IMUX_C3;
				output PLUS = CELL1.OUT_Q4;
				output RXDATA0 = CELL1.OUT_F0;
				output RXDATA1 = CELL1.OUT_F1;
				output RXDATA2 = CELL1.OUT_F2;
				output RXDATA3 = CELL1.OUT_F3;
				output RXDATA4 = CELL1.OUT_F4;
				output RXDATA5 = CELL1.OUT_F5;
				output RXDATA6 = CELL1.OUT_F6;
				output RXDATA7 = CELL1.OUT_F7;
				output RXDATA8 = CELL1.OUT_Q0;
				output RXDATA9 = CELL1.OUT_Q3;
				input SLIP = CELL1.IMUX_D0;
				input TSDATA0 = CELL1.IMUX_B1;
				input TSDATA1 = CELL1.IMUX_B4;
				input TSDATA2 = CELL1.IMUX_C4;
				input TSDATA3 = CELL1.IMUX_D4;
				input TXDATA0 = CELL1.IMUX_A1;
				input TXDATA1 = CELL1.IMUX_B0;
				input TXDATA2 = CELL1.IMUX_C0;
				input TXDATA3 = CELL1.IMUX_A0;
				input TXDATA4 = CELL1.IMUX_A4;
				input TXDATA5 = CELL1.IMUX_C1;
				input TXDATA6 = CELL1.IMUX_A2;
				input TXDATA7 = CELL1.IMUX_B2;
				input TXDATA8 = CELL1.IMUX_C2;
				input TXDATA9 = CELL1.IMUX_A3;
				input WINDOWSIZE0 = CELL1.IMUX_A7;
				input WINDOWSIZE1 = CELL1.IMUX_B7;
			}

			bel IO2 {
				input ACK = CELL2.IMUX_D1;
				input CE = CELL2.IMUX_CE0;
				output CFLAG = CELL2.OUT_Q3;
				input CLK = CELL2.IMUX_CLK0_DELAY;
				output DI = CELL2.OUT_Q2;
				input DIRECTION = CELL2.IMUX_B3;
				input LOADN = CELL2.IMUX_D2;
				input LSR = CELL2.IMUX_LSR0;
				output MINUS = CELL2.OUT_Q5;
				input MOVE = CELL2.IMUX_C3;
				output PLUS = CELL2.OUT_Q4;
				output RXDATA0 = CELL2.OUT_F0;
				output RXDATA1 = CELL2.OUT_F1;
				output RXDATA2 = CELL2.OUT_F2;
				output RXDATA3 = CELL2.OUT_F3;
				output RXDATA4 = CELL2.OUT_F4;
				output RXDATA5 = CELL2.OUT_F5;
				output RXDATA6 = CELL2.OUT_F6;
				output RXDATA7 = CELL2.OUT_F7;
				output RXDATA8 = CELL2.OUT_Q0;
				output RXDATA9 = CELL2.OUT_Q1;
				input SLIP = CELL2.IMUX_D0;
				input TSDATA0 = CELL2.IMUX_B2;
				input TSDATA1 = CELL2.IMUX_B4;
				input TSDATA2 = CELL2.IMUX_C4;
				input TSDATA3 = CELL2.IMUX_D4;
				input TXDATA0 = CELL2.IMUX_A2;
				input TXDATA1 = CELL2.IMUX_B0;
				input TXDATA2 = CELL2.IMUX_C0;
				input TXDATA3 = CELL2.IMUX_A1;
				input TXDATA4 = CELL2.IMUX_B1;
				input TXDATA5 = CELL2.IMUX_C1;
				input TXDATA6 = CELL2.IMUX_A0;
				input TXDATA7 = CELL2.IMUX_A4;
				input TXDATA8 = CELL2.IMUX_C2;
				input TXDATA9 = CELL2.IMUX_A3;
				input WINDOWSIZE0 = CELL2.IMUX_A7;
				input WINDOWSIZE1 = CELL2.IMUX_B7;
			}

			bel IO3 {
				input ACK = CELL3.IMUX_D1;
				input CE = CELL3.IMUX_CE0;
				output CFLAG = CELL3.OUT_Q2;
				input CLK = CELL3.IMUX_CLK0_DELAY;
				output DI = CELL3.OUT_Q3;
				input DIRECTION = CELL3.IMUX_A4;
				input LOADN = CELL3.IMUX_D2;
				input LSR = CELL3.IMUX_LSR0;
				output MINUS = CELL3.OUT_Q5;
				input MOVE = CELL3.IMUX_C3;
				output PLUS = CELL3.OUT_Q4;
				output RXDATA0 = CELL3.OUT_F0;
				output RXDATA1 = CELL3.OUT_F1;
				output RXDATA2 = CELL3.OUT_F2;
				output RXDATA3 = CELL3.OUT_F3;
				output RXDATA4 = CELL3.OUT_F4;
				output RXDATA5 = CELL3.OUT_F5;
				output RXDATA6 = CELL3.OUT_F6;
				output RXDATA7 = CELL3.OUT_F7;
				output RXDATA8 = CELL3.OUT_Q0;
				output RXDATA9 = CELL3.OUT_Q1;
				input SLIP = CELL3.IMUX_D0;
				input TSDATA0 = CELL3.IMUX_B3;
				input TSDATA1 = CELL3.IMUX_B4;
				input TSDATA2 = CELL3.IMUX_C4;
				input TSDATA3 = CELL3.IMUX_D4;
				input TXDATA0 = CELL3.IMUX_A3;
				input TXDATA1 = CELL3.IMUX_B0;
				input TXDATA2 = CELL3.IMUX_C0;
				input TXDATA3 = CELL3.IMUX_A1;
				input TXDATA4 = CELL3.IMUX_B1;
				input TXDATA5 = CELL3.IMUX_C1;
				input TXDATA6 = CELL3.IMUX_A2;
				input TXDATA7 = CELL3.IMUX_B2;
				input TXDATA8 = CELL3.IMUX_C2;
				input TXDATA9 = CELL3.IMUX_A0;
				input WINDOWSIZE0 = CELL3.IMUX_A7;
				input WINDOWSIZE1 = CELL3.IMUX_B7;
			}

			// wire CELL0.IMUX_A0                  IO0.TXDATA0
			// wire CELL0.IMUX_A1                  IO0.TXDATA3
			// wire CELL0.IMUX_A2                  IO0.TXDATA6
			// wire CELL0.IMUX_A3                  IO0.TXDATA9
			// wire CELL0.IMUX_A4                  IO0.TXDATA1
			// wire CELL0.IMUX_A7                  IO0.WINDOWSIZE0
			// wire CELL0.IMUX_B0                  IO0.TSDATA0
			// wire CELL0.IMUX_B1                  IO0.TXDATA4
			// wire CELL0.IMUX_B2                  IO0.TXDATA7
			// wire CELL0.IMUX_B3                  IO0.DIRECTION
			// wire CELL0.IMUX_B4                  IO0.TSDATA1
			// wire CELL0.IMUX_B7                  IO0.WINDOWSIZE1
			// wire CELL0.IMUX_C0                  IO0.TXDATA2
			// wire CELL0.IMUX_C1                  IO0.TXDATA5
			// wire CELL0.IMUX_C2                  IO0.TXDATA8
			// wire CELL0.IMUX_C3                  IO0.MOVE
			// wire CELL0.IMUX_C4                  IO0.TSDATA2
			// wire CELL0.IMUX_D0                  IO0.SLIP
			// wire CELL0.IMUX_D1                  IO0.ACK
			// wire CELL0.IMUX_D2                  IO0.LOADN
			// wire CELL0.IMUX_D4                  IO0.TSDATA3
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_CLK0_DELAY          IO0.CLK
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.OUT_F0                   IO0.RXDATA0
			// wire CELL0.OUT_F1                   IO0.RXDATA1
			// wire CELL0.OUT_F2                   IO0.RXDATA2
			// wire CELL0.OUT_F3                   IO0.RXDATA3
			// wire CELL0.OUT_F4                   IO0.RXDATA4
			// wire CELL0.OUT_F5                   IO0.RXDATA5
			// wire CELL0.OUT_F6                   IO0.RXDATA6
			// wire CELL0.OUT_F7                   IO0.RXDATA7
			// wire CELL0.OUT_Q0                   IO0.DI
			// wire CELL0.OUT_Q1                   IO0.RXDATA9
			// wire CELL0.OUT_Q2                   IO0.CFLAG
			// wire CELL0.OUT_Q3                   IO0.RXDATA8
			// wire CELL0.OUT_Q4                   IO0.PLUS
			// wire CELL0.OUT_Q5                   IO0.MINUS
			// wire CELL1.IMUX_A0                  IO1.TXDATA3
			// wire CELL1.IMUX_A1                  IO1.TXDATA0
			// wire CELL1.IMUX_A2                  IO1.TXDATA6
			// wire CELL1.IMUX_A3                  IO1.TXDATA9
			// wire CELL1.IMUX_A4                  IO1.TXDATA4
			// wire CELL1.IMUX_A7                  IO1.WINDOWSIZE0
			// wire CELL1.IMUX_B0                  IO1.TXDATA1
			// wire CELL1.IMUX_B1                  IO1.TSDATA0
			// wire CELL1.IMUX_B2                  IO1.TXDATA7
			// wire CELL1.IMUX_B3                  IO1.DIRECTION
			// wire CELL1.IMUX_B4                  IO1.TSDATA1
			// wire CELL1.IMUX_B7                  IO1.WINDOWSIZE1
			// wire CELL1.IMUX_C0                  IO1.TXDATA2
			// wire CELL1.IMUX_C1                  IO1.TXDATA5
			// wire CELL1.IMUX_C2                  IO1.TXDATA8
			// wire CELL1.IMUX_C3                  IO1.MOVE
			// wire CELL1.IMUX_C4                  IO1.TSDATA2
			// wire CELL1.IMUX_D0                  IO1.SLIP
			// wire CELL1.IMUX_D1                  IO1.ACK
			// wire CELL1.IMUX_D2                  IO1.LOADN
			// wire CELL1.IMUX_D4                  IO1.TSDATA3
			// wire CELL1.IMUX_LSR0                IO1.LSR
			// wire CELL1.IMUX_CLK0_DELAY          IO1.CLK
			// wire CELL1.IMUX_CE0                 IO1.CE
			// wire CELL1.OUT_F0                   IO1.RXDATA0
			// wire CELL1.OUT_F1                   IO1.RXDATA1
			// wire CELL1.OUT_F2                   IO1.RXDATA2
			// wire CELL1.OUT_F3                   IO1.RXDATA3
			// wire CELL1.OUT_F4                   IO1.RXDATA4
			// wire CELL1.OUT_F5                   IO1.RXDATA5
			// wire CELL1.OUT_F6                   IO1.RXDATA6
			// wire CELL1.OUT_F7                   IO1.RXDATA7
			// wire CELL1.OUT_Q0                   IO1.RXDATA8
			// wire CELL1.OUT_Q1                   IO1.DI
			// wire CELL1.OUT_Q2                   IO1.CFLAG
			// wire CELL1.OUT_Q3                   IO1.RXDATA9
			// wire CELL1.OUT_Q4                   IO1.PLUS
			// wire CELL1.OUT_Q5                   IO1.MINUS
			// wire CELL2.IMUX_A0                  IO2.TXDATA6
			// wire CELL2.IMUX_A1                  IO2.TXDATA3
			// wire CELL2.IMUX_A2                  IO2.TXDATA0
			// wire CELL2.IMUX_A3                  IO2.TXDATA9
			// wire CELL2.IMUX_A4                  IO2.TXDATA7
			// wire CELL2.IMUX_A7                  IO2.WINDOWSIZE0
			// wire CELL2.IMUX_B0                  IO2.TXDATA1
			// wire CELL2.IMUX_B1                  IO2.TXDATA4
			// wire CELL2.IMUX_B2                  IO2.TSDATA0
			// wire CELL2.IMUX_B3                  IO2.DIRECTION
			// wire CELL2.IMUX_B4                  IO2.TSDATA1
			// wire CELL2.IMUX_B7                  IO2.WINDOWSIZE1
			// wire CELL2.IMUX_C0                  IO2.TXDATA2
			// wire CELL2.IMUX_C1                  IO2.TXDATA5
			// wire CELL2.IMUX_C2                  IO2.TXDATA8
			// wire CELL2.IMUX_C3                  IO2.MOVE
			// wire CELL2.IMUX_C4                  IO2.TSDATA2
			// wire CELL2.IMUX_D0                  IO2.SLIP
			// wire CELL2.IMUX_D1                  IO2.ACK
			// wire CELL2.IMUX_D2                  IO2.LOADN
			// wire CELL2.IMUX_D4                  IO2.TSDATA3
			// wire CELL2.IMUX_LSR0                IO2.LSR
			// wire CELL2.IMUX_CLK0_DELAY          IO2.CLK
			// wire CELL2.IMUX_CE0                 IO2.CE
			// wire CELL2.OUT_F0                   IO2.RXDATA0
			// wire CELL2.OUT_F1                   IO2.RXDATA1
			// wire CELL2.OUT_F2                   IO2.RXDATA2
			// wire CELL2.OUT_F3                   IO2.RXDATA3
			// wire CELL2.OUT_F4                   IO2.RXDATA4
			// wire CELL2.OUT_F5                   IO2.RXDATA5
			// wire CELL2.OUT_F6                   IO2.RXDATA6
			// wire CELL2.OUT_F7                   IO2.RXDATA7
			// wire CELL2.OUT_Q0                   IO2.RXDATA8
			// wire CELL2.OUT_Q1                   IO2.RXDATA9
			// wire CELL2.OUT_Q2                   IO2.DI
			// wire CELL2.OUT_Q3                   IO2.CFLAG
			// wire CELL2.OUT_Q4                   IO2.PLUS
			// wire CELL2.OUT_Q5                   IO2.MINUS
			// wire CELL3.IMUX_A0                  IO3.TXDATA9
			// wire CELL3.IMUX_A1                  IO3.TXDATA3
			// wire CELL3.IMUX_A2                  IO3.TXDATA6
			// wire CELL3.IMUX_A3                  IO3.TXDATA0
			// wire CELL3.IMUX_A4                  IO3.DIRECTION
			// wire CELL3.IMUX_A7                  IO3.WINDOWSIZE0
			// wire CELL3.IMUX_B0                  IO3.TXDATA1
			// wire CELL3.IMUX_B1                  IO3.TXDATA4
			// wire CELL3.IMUX_B2                  IO3.TXDATA7
			// wire CELL3.IMUX_B3                  IO3.TSDATA0
			// wire CELL3.IMUX_B4                  IO3.TSDATA1
			// wire CELL3.IMUX_B7                  IO3.WINDOWSIZE1
			// wire CELL3.IMUX_C0                  IO3.TXDATA2
			// wire CELL3.IMUX_C1                  IO3.TXDATA5
			// wire CELL3.IMUX_C2                  IO3.TXDATA8
			// wire CELL3.IMUX_C3                  IO3.MOVE
			// wire CELL3.IMUX_C4                  IO3.TSDATA2
			// wire CELL3.IMUX_D0                  IO3.SLIP
			// wire CELL3.IMUX_D1                  IO3.ACK
			// wire CELL3.IMUX_D2                  IO3.LOADN
			// wire CELL3.IMUX_D4                  IO3.TSDATA3
			// wire CELL3.IMUX_LSR0                IO3.LSR
			// wire CELL3.IMUX_CLK0_DELAY          IO3.CLK
			// wire CELL3.IMUX_CE0                 IO3.CE
			// wire CELL3.OUT_F0                   IO3.RXDATA0
			// wire CELL3.OUT_F1                   IO3.RXDATA1
			// wire CELL3.OUT_F2                   IO3.RXDATA2
			// wire CELL3.OUT_F3                   IO3.RXDATA3
			// wire CELL3.OUT_F4                   IO3.RXDATA4
			// wire CELL3.OUT_F5                   IO3.RXDATA5
			// wire CELL3.OUT_F6                   IO3.RXDATA6
			// wire CELL3.OUT_F7                   IO3.RXDATA7
			// wire CELL3.OUT_Q0                   IO3.RXDATA8
			// wire CELL3.OUT_Q1                   IO3.RXDATA9
			// wire CELL3.OUT_Q2                   IO3.CFLAG
			// wire CELL3.OUT_Q3                   IO3.DI
			// wire CELL3.OUT_Q4                   IO3.PLUS
			// wire CELL3.OUT_Q5                   IO3.MINUS
		}

		tile_class IO_E_DSP_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel IO0 {
				input ACK = CELL0.IMUX_D1;
				input CE = CELL0.IMUX_CE0;
				output CFLAG = CELL0.OUT_Q2;
				input CLK = CELL0.IMUX_CLK0_DELAY;
				output DI = CELL0.OUT_Q0;
				input DIRECTION = CELL0.IMUX_B3;
				input LOADN = CELL0.IMUX_D2;
				input LSR = CELL0.IMUX_LSR0;
				output MINUS = CELL0.OUT_Q5;
				input MOVE = CELL0.IMUX_C3;
				output PLUS = CELL0.OUT_Q4;
				output RXDATA0 = CELL0.OUT_F0;
				output RXDATA1 = CELL0.OUT_F1;
				output RXDATA2 = CELL0.OUT_F2;
				output RXDATA3 = CELL0.OUT_F3;
				output RXDATA4 = CELL0.OUT_F4;
				output RXDATA5 = CELL0.OUT_F5;
				output RXDATA6 = CELL0.OUT_F6;
				output RXDATA7 = CELL0.OUT_F7;
				output RXDATA8 = CELL0.OUT_Q3;
				output RXDATA9 = CELL0.OUT_Q1;
				input SLIP = CELL0.IMUX_D0;
				input TSDATA0 = CELL0.IMUX_B0;
				input TSDATA1 = CELL0.IMUX_B4;
				input TSDATA2 = CELL0.IMUX_C4;
				input TSDATA3 = CELL0.IMUX_D4;
				input TXDATA0 = CELL0.IMUX_A0;
				input TXDATA1 = CELL0.IMUX_A4;
				input TXDATA2 = CELL0.IMUX_C0;
				input TXDATA3 = CELL0.IMUX_A1;
				input TXDATA4 = CELL0.IMUX_B1;
				input TXDATA5 = CELL0.IMUX_C1;
				input TXDATA6 = CELL0.IMUX_A2;
				input TXDATA7 = CELL0.IMUX_B2;
				input TXDATA8 = CELL0.IMUX_C2;
				input TXDATA9 = CELL0.IMUX_A3;
				input WINDOWSIZE0 = CELL0.IMUX_A7;
				input WINDOWSIZE1 = CELL0.IMUX_B7;
			}

			bel IO1 {
				input ACK = CELL1.IMUX_D1;
				input CE = CELL1.IMUX_CE0;
				output CFLAG = CELL1.OUT_Q2;
				input CLK = CELL1.IMUX_CLK0_DELAY;
				output DI = CELL1.OUT_Q1;
				input DIRECTION = CELL1.IMUX_B3;
				input LOADN = CELL1.IMUX_D2;
				input LSR = CELL1.IMUX_LSR0;
				output MINUS = CELL1.OUT_Q5;
				input MOVE = CELL1.IMUX_C3;
				output PLUS = CELL1.OUT_Q4;
				output RXDATA0 = CELL1.OUT_F0;
				output RXDATA1 = CELL1.OUT_F1;
				output RXDATA2 = CELL1.OUT_F2;
				output RXDATA3 = CELL1.OUT_F3;
				output RXDATA4 = CELL1.OUT_F4;
				output RXDATA5 = CELL1.OUT_F5;
				output RXDATA6 = CELL1.OUT_F6;
				output RXDATA7 = CELL1.OUT_F7;
				output RXDATA8 = CELL1.OUT_Q0;
				output RXDATA9 = CELL1.OUT_Q3;
				input SLIP = CELL1.IMUX_D0;
				input TSDATA0 = CELL1.IMUX_B1;
				input TSDATA1 = CELL1.IMUX_B4;
				input TSDATA2 = CELL1.IMUX_C4;
				input TSDATA3 = CELL1.IMUX_D4;
				input TXDATA0 = CELL1.IMUX_A1;
				input TXDATA1 = CELL1.IMUX_B0;
				input TXDATA2 = CELL1.IMUX_C0;
				input TXDATA3 = CELL1.IMUX_A0;
				input TXDATA4 = CELL1.IMUX_A4;
				input TXDATA5 = CELL1.IMUX_C1;
				input TXDATA6 = CELL1.IMUX_A2;
				input TXDATA7 = CELL1.IMUX_B2;
				input TXDATA8 = CELL1.IMUX_C2;
				input TXDATA9 = CELL1.IMUX_A3;
				input WINDOWSIZE0 = CELL1.IMUX_A7;
				input WINDOWSIZE1 = CELL1.IMUX_B7;
			}

			bel IO2 {
				input ACK = CELL2.IMUX_D1;
				input CE = CELL2.IMUX_CE0;
				output CFLAG = CELL2.OUT_Q3;
				input CLK = CELL2.IMUX_CLK0_DELAY;
				output DI = CELL2.OUT_Q2;
				input DIRECTION = CELL2.IMUX_B3;
				input LOADN = CELL2.IMUX_D2;
				input LSR = CELL2.IMUX_LSR0;
				output MINUS = CELL2.OUT_Q5;
				input MOVE = CELL2.IMUX_C3;
				output PLUS = CELL2.OUT_Q4;
				output RXDATA0 = CELL2.OUT_F0;
				output RXDATA1 = CELL2.OUT_F1;
				output RXDATA2 = CELL2.OUT_F2;
				output RXDATA3 = CELL2.OUT_F3;
				output RXDATA4 = CELL2.OUT_F4;
				output RXDATA5 = CELL2.OUT_F5;
				output RXDATA6 = CELL2.OUT_F6;
				output RXDATA7 = CELL2.OUT_F7;
				output RXDATA8 = CELL2.OUT_Q0;
				output RXDATA9 = CELL2.OUT_Q1;
				input SLIP = CELL2.IMUX_D0;
				input TSDATA0 = CELL2.IMUX_B2;
				input TSDATA1 = CELL2.IMUX_B4;
				input TSDATA2 = CELL2.IMUX_C4;
				input TSDATA3 = CELL2.IMUX_D4;
				input TXDATA0 = CELL2.IMUX_A2;
				input TXDATA1 = CELL2.IMUX_B0;
				input TXDATA2 = CELL2.IMUX_C0;
				input TXDATA3 = CELL2.IMUX_A1;
				input TXDATA4 = CELL2.IMUX_B1;
				input TXDATA5 = CELL2.IMUX_C1;
				input TXDATA6 = CELL2.IMUX_A0;
				input TXDATA7 = CELL2.IMUX_A4;
				input TXDATA8 = CELL2.IMUX_C2;
				input TXDATA9 = CELL2.IMUX_A3;
				input WINDOWSIZE0 = CELL2.IMUX_A7;
				input WINDOWSIZE1 = CELL2.IMUX_B7;
			}

			bel IO3 {
				input ACK = CELL3.IMUX_D1;
				input CE = CELL3.IMUX_CE0;
				output CFLAG = CELL3.OUT_Q2;
				input CLK = CELL3.IMUX_CLK0_DELAY;
				output DI = CELL3.OUT_Q3;
				input DIRECTION = CELL3.IMUX_A4;
				input LOADN = CELL3.IMUX_D2;
				input LSR = CELL3.IMUX_LSR0;
				output MINUS = CELL3.OUT_Q5;
				input MOVE = CELL3.IMUX_C3;
				output PLUS = CELL3.OUT_Q4;
				output RXDATA0 = CELL3.OUT_F0;
				output RXDATA1 = CELL3.OUT_F1;
				output RXDATA2 = CELL3.OUT_F2;
				output RXDATA3 = CELL3.OUT_F3;
				output RXDATA4 = CELL3.OUT_F4;
				output RXDATA5 = CELL3.OUT_F5;
				output RXDATA6 = CELL3.OUT_F6;
				output RXDATA7 = CELL3.OUT_F7;
				output RXDATA8 = CELL3.OUT_Q0;
				output RXDATA9 = CELL3.OUT_Q1;
				input SLIP = CELL3.IMUX_D0;
				input TSDATA0 = CELL3.IMUX_B3;
				input TSDATA1 = CELL3.IMUX_B4;
				input TSDATA2 = CELL3.IMUX_C4;
				input TSDATA3 = CELL3.IMUX_D4;
				input TXDATA0 = CELL3.IMUX_A3;
				input TXDATA1 = CELL3.IMUX_B0;
				input TXDATA2 = CELL3.IMUX_C0;
				input TXDATA3 = CELL3.IMUX_A1;
				input TXDATA4 = CELL3.IMUX_B1;
				input TXDATA5 = CELL3.IMUX_C1;
				input TXDATA6 = CELL3.IMUX_A2;
				input TXDATA7 = CELL3.IMUX_B2;
				input TXDATA8 = CELL3.IMUX_C2;
				input TXDATA9 = CELL3.IMUX_A0;
				input WINDOWSIZE0 = CELL3.IMUX_A7;
				input WINDOWSIZE1 = CELL3.IMUX_B7;
			}

			// wire CELL0.IMUX_A0                  IO0.TXDATA0
			// wire CELL0.IMUX_A1                  IO0.TXDATA3
			// wire CELL0.IMUX_A2                  IO0.TXDATA6
			// wire CELL0.IMUX_A3                  IO0.TXDATA9
			// wire CELL0.IMUX_A4                  IO0.TXDATA1
			// wire CELL0.IMUX_A7                  IO0.WINDOWSIZE0
			// wire CELL0.IMUX_B0                  IO0.TSDATA0
			// wire CELL0.IMUX_B1                  IO0.TXDATA4
			// wire CELL0.IMUX_B2                  IO0.TXDATA7
			// wire CELL0.IMUX_B3                  IO0.DIRECTION
			// wire CELL0.IMUX_B4                  IO0.TSDATA1
			// wire CELL0.IMUX_B7                  IO0.WINDOWSIZE1
			// wire CELL0.IMUX_C0                  IO0.TXDATA2
			// wire CELL0.IMUX_C1                  IO0.TXDATA5
			// wire CELL0.IMUX_C2                  IO0.TXDATA8
			// wire CELL0.IMUX_C3                  IO0.MOVE
			// wire CELL0.IMUX_C4                  IO0.TSDATA2
			// wire CELL0.IMUX_D0                  IO0.SLIP
			// wire CELL0.IMUX_D1                  IO0.ACK
			// wire CELL0.IMUX_D2                  IO0.LOADN
			// wire CELL0.IMUX_D4                  IO0.TSDATA3
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_CLK0_DELAY          IO0.CLK
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.OUT_F0                   IO0.RXDATA0
			// wire CELL0.OUT_F1                   IO0.RXDATA1
			// wire CELL0.OUT_F2                   IO0.RXDATA2
			// wire CELL0.OUT_F3                   IO0.RXDATA3
			// wire CELL0.OUT_F4                   IO0.RXDATA4
			// wire CELL0.OUT_F5                   IO0.RXDATA5
			// wire CELL0.OUT_F6                   IO0.RXDATA6
			// wire CELL0.OUT_F7                   IO0.RXDATA7
			// wire CELL0.OUT_Q0                   IO0.DI
			// wire CELL0.OUT_Q1                   IO0.RXDATA9
			// wire CELL0.OUT_Q2                   IO0.CFLAG
			// wire CELL0.OUT_Q3                   IO0.RXDATA8
			// wire CELL0.OUT_Q4                   IO0.PLUS
			// wire CELL0.OUT_Q5                   IO0.MINUS
			// wire CELL1.IMUX_A0                  IO1.TXDATA3
			// wire CELL1.IMUX_A1                  IO1.TXDATA0
			// wire CELL1.IMUX_A2                  IO1.TXDATA6
			// wire CELL1.IMUX_A3                  IO1.TXDATA9
			// wire CELL1.IMUX_A4                  IO1.TXDATA4
			// wire CELL1.IMUX_A7                  IO1.WINDOWSIZE0
			// wire CELL1.IMUX_B0                  IO1.TXDATA1
			// wire CELL1.IMUX_B1                  IO1.TSDATA0
			// wire CELL1.IMUX_B2                  IO1.TXDATA7
			// wire CELL1.IMUX_B3                  IO1.DIRECTION
			// wire CELL1.IMUX_B4                  IO1.TSDATA1
			// wire CELL1.IMUX_B7                  IO1.WINDOWSIZE1
			// wire CELL1.IMUX_C0                  IO1.TXDATA2
			// wire CELL1.IMUX_C1                  IO1.TXDATA5
			// wire CELL1.IMUX_C2                  IO1.TXDATA8
			// wire CELL1.IMUX_C3                  IO1.MOVE
			// wire CELL1.IMUX_C4                  IO1.TSDATA2
			// wire CELL1.IMUX_D0                  IO1.SLIP
			// wire CELL1.IMUX_D1                  IO1.ACK
			// wire CELL1.IMUX_D2                  IO1.LOADN
			// wire CELL1.IMUX_D4                  IO1.TSDATA3
			// wire CELL1.IMUX_LSR0                IO1.LSR
			// wire CELL1.IMUX_CLK0_DELAY          IO1.CLK
			// wire CELL1.IMUX_CE0                 IO1.CE
			// wire CELL1.OUT_F0                   IO1.RXDATA0
			// wire CELL1.OUT_F1                   IO1.RXDATA1
			// wire CELL1.OUT_F2                   IO1.RXDATA2
			// wire CELL1.OUT_F3                   IO1.RXDATA3
			// wire CELL1.OUT_F4                   IO1.RXDATA4
			// wire CELL1.OUT_F5                   IO1.RXDATA5
			// wire CELL1.OUT_F6                   IO1.RXDATA6
			// wire CELL1.OUT_F7                   IO1.RXDATA7
			// wire CELL1.OUT_Q0                   IO1.RXDATA8
			// wire CELL1.OUT_Q1                   IO1.DI
			// wire CELL1.OUT_Q2                   IO1.CFLAG
			// wire CELL1.OUT_Q3                   IO1.RXDATA9
			// wire CELL1.OUT_Q4                   IO1.PLUS
			// wire CELL1.OUT_Q5                   IO1.MINUS
			// wire CELL2.IMUX_A0                  IO2.TXDATA6
			// wire CELL2.IMUX_A1                  IO2.TXDATA3
			// wire CELL2.IMUX_A2                  IO2.TXDATA0
			// wire CELL2.IMUX_A3                  IO2.TXDATA9
			// wire CELL2.IMUX_A4                  IO2.TXDATA7
			// wire CELL2.IMUX_A7                  IO2.WINDOWSIZE0
			// wire CELL2.IMUX_B0                  IO2.TXDATA1
			// wire CELL2.IMUX_B1                  IO2.TXDATA4
			// wire CELL2.IMUX_B2                  IO2.TSDATA0
			// wire CELL2.IMUX_B3                  IO2.DIRECTION
			// wire CELL2.IMUX_B4                  IO2.TSDATA1
			// wire CELL2.IMUX_B7                  IO2.WINDOWSIZE1
			// wire CELL2.IMUX_C0                  IO2.TXDATA2
			// wire CELL2.IMUX_C1                  IO2.TXDATA5
			// wire CELL2.IMUX_C2                  IO2.TXDATA8
			// wire CELL2.IMUX_C3                  IO2.MOVE
			// wire CELL2.IMUX_C4                  IO2.TSDATA2
			// wire CELL2.IMUX_D0                  IO2.SLIP
			// wire CELL2.IMUX_D1                  IO2.ACK
			// wire CELL2.IMUX_D2                  IO2.LOADN
			// wire CELL2.IMUX_D4                  IO2.TSDATA3
			// wire CELL2.IMUX_LSR0                IO2.LSR
			// wire CELL2.IMUX_CLK0_DELAY          IO2.CLK
			// wire CELL2.IMUX_CE0                 IO2.CE
			// wire CELL2.OUT_F0                   IO2.RXDATA0
			// wire CELL2.OUT_F1                   IO2.RXDATA1
			// wire CELL2.OUT_F2                   IO2.RXDATA2
			// wire CELL2.OUT_F3                   IO2.RXDATA3
			// wire CELL2.OUT_F4                   IO2.RXDATA4
			// wire CELL2.OUT_F5                   IO2.RXDATA5
			// wire CELL2.OUT_F6                   IO2.RXDATA6
			// wire CELL2.OUT_F7                   IO2.RXDATA7
			// wire CELL2.OUT_Q0                   IO2.RXDATA8
			// wire CELL2.OUT_Q1                   IO2.RXDATA9
			// wire CELL2.OUT_Q2                   IO2.DI
			// wire CELL2.OUT_Q3                   IO2.CFLAG
			// wire CELL2.OUT_Q4                   IO2.PLUS
			// wire CELL2.OUT_Q5                   IO2.MINUS
			// wire CELL3.IMUX_A0                  IO3.TXDATA9
			// wire CELL3.IMUX_A1                  IO3.TXDATA3
			// wire CELL3.IMUX_A2                  IO3.TXDATA6
			// wire CELL3.IMUX_A3                  IO3.TXDATA0
			// wire CELL3.IMUX_A4                  IO3.DIRECTION
			// wire CELL3.IMUX_A7                  IO3.WINDOWSIZE0
			// wire CELL3.IMUX_B0                  IO3.TXDATA1
			// wire CELL3.IMUX_B1                  IO3.TXDATA4
			// wire CELL3.IMUX_B2                  IO3.TXDATA7
			// wire CELL3.IMUX_B3                  IO3.TSDATA0
			// wire CELL3.IMUX_B4                  IO3.TSDATA1
			// wire CELL3.IMUX_B7                  IO3.WINDOWSIZE1
			// wire CELL3.IMUX_C0                  IO3.TXDATA2
			// wire CELL3.IMUX_C1                  IO3.TXDATA5
			// wire CELL3.IMUX_C2                  IO3.TXDATA8
			// wire CELL3.IMUX_C3                  IO3.MOVE
			// wire CELL3.IMUX_C4                  IO3.TSDATA2
			// wire CELL3.IMUX_D0                  IO3.SLIP
			// wire CELL3.IMUX_D1                  IO3.ACK
			// wire CELL3.IMUX_D2                  IO3.LOADN
			// wire CELL3.IMUX_D4                  IO3.TSDATA3
			// wire CELL3.IMUX_LSR0                IO3.LSR
			// wire CELL3.IMUX_CLK0_DELAY          IO3.CLK
			// wire CELL3.IMUX_CE0                 IO3.CE
			// wire CELL3.OUT_F0                   IO3.RXDATA0
			// wire CELL3.OUT_F1                   IO3.RXDATA1
			// wire CELL3.OUT_F2                   IO3.RXDATA2
			// wire CELL3.OUT_F3                   IO3.RXDATA3
			// wire CELL3.OUT_F4                   IO3.RXDATA4
			// wire CELL3.OUT_F5                   IO3.RXDATA5
			// wire CELL3.OUT_F6                   IO3.RXDATA6
			// wire CELL3.OUT_F7                   IO3.RXDATA7
			// wire CELL3.OUT_Q0                   IO3.RXDATA8
			// wire CELL3.OUT_Q1                   IO3.RXDATA9
			// wire CELL3.OUT_Q2                   IO3.CFLAG
			// wire CELL3.OUT_Q3                   IO3.DI
			// wire CELL3.OUT_Q4                   IO3.PLUS
			// wire CELL3.OUT_Q5                   IO3.MINUS
		}

		tile_class IO_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel IO0 {
				input ACK = CELL0.IMUX_D1;
				input CE = CELL0.IMUX_CE0;
				output CFLAG = CELL0.OUT_Q2;
				input CLK = CELL0.IMUX_CLK0_DELAY;
				output DI = CELL0.OUT_Q0;
				input DIRECTION = CELL0.IMUX_B3;
				input LOADN = CELL0.IMUX_D2;
				input LSR = CELL0.IMUX_LSR0;
				output MINUS = CELL0.OUT_Q5;
				input MOVE = CELL0.IMUX_C3;
				output PLUS = CELL0.OUT_Q4;
				output RXDATA0 = CELL0.OUT_F0;
				output RXDATA1 = CELL0.OUT_F1;
				output RXDATA2 = CELL0.OUT_F2;
				output RXDATA3 = CELL0.OUT_F3;
				output RXDATA4 = CELL0.OUT_F4;
				output RXDATA5 = CELL0.OUT_F5;
				output RXDATA6 = CELL0.OUT_F6;
				output RXDATA7 = CELL0.OUT_F7;
				output RXDATA8 = CELL0.OUT_Q3;
				output RXDATA9 = CELL0.OUT_Q1;
				input SLIP = CELL0.IMUX_D0;
				input TSDATA0 = CELL0.IMUX_B0;
				input TSDATA1 = CELL0.IMUX_B4;
				input TSDATA2 = CELL0.IMUX_C4;
				input TSDATA3 = CELL0.IMUX_D4;
				input TXDATA0 = CELL0.IMUX_A0;
				input TXDATA1 = CELL0.IMUX_A4;
				input TXDATA2 = CELL0.IMUX_C0;
				input TXDATA3 = CELL0.IMUX_A1;
				input TXDATA4 = CELL0.IMUX_B1;
				input TXDATA5 = CELL0.IMUX_C1;
				input TXDATA6 = CELL0.IMUX_A2;
				input TXDATA7 = CELL0.IMUX_B2;
				input TXDATA8 = CELL0.IMUX_C2;
				input TXDATA9 = CELL0.IMUX_A3;
				input WINDOWSIZE0 = CELL0.IMUX_A7;
				input WINDOWSIZE1 = CELL0.IMUX_B7;
			}

			bel IO1 {
				input ACK = CELL1.IMUX_D1;
				input CE = CELL1.IMUX_CE0;
				output CFLAG = CELL1.OUT_Q2;
				input CLK = CELL1.IMUX_CLK0_DELAY;
				output DI = CELL1.OUT_Q1;
				input DIRECTION = CELL1.IMUX_B3;
				input LOADN = CELL1.IMUX_D2;
				input LSR = CELL1.IMUX_LSR0;
				output MINUS = CELL1.OUT_Q5;
				input MOVE = CELL1.IMUX_C3;
				output PLUS = CELL1.OUT_Q4;
				output RXDATA0 = CELL1.OUT_F0;
				output RXDATA1 = CELL1.OUT_F1;
				output RXDATA2 = CELL1.OUT_F2;
				output RXDATA3 = CELL1.OUT_F3;
				output RXDATA4 = CELL1.OUT_F4;
				output RXDATA5 = CELL1.OUT_F5;
				output RXDATA6 = CELL1.OUT_F6;
				output RXDATA7 = CELL1.OUT_F7;
				output RXDATA8 = CELL1.OUT_Q0;
				output RXDATA9 = CELL1.OUT_Q3;
				input SLIP = CELL1.IMUX_D0;
				input TSDATA0 = CELL1.IMUX_B1;
				input TSDATA1 = CELL1.IMUX_B4;
				input TSDATA2 = CELL1.IMUX_C4;
				input TSDATA3 = CELL1.IMUX_D4;
				input TXDATA0 = CELL1.IMUX_A1;
				input TXDATA1 = CELL1.IMUX_B0;
				input TXDATA2 = CELL1.IMUX_C0;
				input TXDATA3 = CELL1.IMUX_A0;
				input TXDATA4 = CELL1.IMUX_A4;
				input TXDATA5 = CELL1.IMUX_C1;
				input TXDATA6 = CELL1.IMUX_A2;
				input TXDATA7 = CELL1.IMUX_B2;
				input TXDATA8 = CELL1.IMUX_C2;
				input TXDATA9 = CELL1.IMUX_A3;
				input WINDOWSIZE0 = CELL1.IMUX_A7;
				input WINDOWSIZE1 = CELL1.IMUX_B7;
			}

			bel IO2 {
				input ACK = CELL2.IMUX_D1;
				input CE = CELL2.IMUX_CE0;
				output CFLAG = CELL2.OUT_Q3;
				input CLK = CELL2.IMUX_CLK0_DELAY;
				output DI = CELL2.OUT_Q2;
				input DIRECTION = CELL2.IMUX_B3;
				input LOADN = CELL2.IMUX_D2;
				input LSR = CELL2.IMUX_LSR0;
				output MINUS = CELL2.OUT_Q5;
				input MOVE = CELL2.IMUX_C3;
				output PLUS = CELL2.OUT_Q4;
				output RXDATA0 = CELL2.OUT_F0;
				output RXDATA1 = CELL2.OUT_F1;
				output RXDATA2 = CELL2.OUT_F2;
				output RXDATA3 = CELL2.OUT_F3;
				output RXDATA4 = CELL2.OUT_F4;
				output RXDATA5 = CELL2.OUT_F5;
				output RXDATA6 = CELL2.OUT_F6;
				output RXDATA7 = CELL2.OUT_F7;
				output RXDATA8 = CELL2.OUT_Q0;
				output RXDATA9 = CELL2.OUT_Q1;
				input SLIP = CELL2.IMUX_D0;
				input TSDATA0 = CELL2.IMUX_B2;
				input TSDATA1 = CELL2.IMUX_B4;
				input TSDATA2 = CELL2.IMUX_C4;
				input TSDATA3 = CELL2.IMUX_D4;
				input TXDATA0 = CELL2.IMUX_A2;
				input TXDATA1 = CELL2.IMUX_B0;
				input TXDATA2 = CELL2.IMUX_C0;
				input TXDATA3 = CELL2.IMUX_A1;
				input TXDATA4 = CELL2.IMUX_B1;
				input TXDATA5 = CELL2.IMUX_C1;
				input TXDATA6 = CELL2.IMUX_A0;
				input TXDATA7 = CELL2.IMUX_A4;
				input TXDATA8 = CELL2.IMUX_C2;
				input TXDATA9 = CELL2.IMUX_A3;
				input WINDOWSIZE0 = CELL2.IMUX_A7;
				input WINDOWSIZE1 = CELL2.IMUX_B7;
			}

			bel IO3 {
				input ACK = CELL3.IMUX_D1;
				input CE = CELL3.IMUX_CE0;
				output CFLAG = CELL3.OUT_Q2;
				input CLK = CELL3.IMUX_CLK0_DELAY;
				output DI = CELL3.OUT_Q3;
				input DIRECTION = CELL3.IMUX_A4;
				input LOADN = CELL3.IMUX_D2;
				input LSR = CELL3.IMUX_LSR0;
				output MINUS = CELL3.OUT_Q5;
				input MOVE = CELL3.IMUX_C3;
				output PLUS = CELL3.OUT_Q4;
				output RXDATA0 = CELL3.OUT_F0;
				output RXDATA1 = CELL3.OUT_F1;
				output RXDATA2 = CELL3.OUT_F2;
				output RXDATA3 = CELL3.OUT_F3;
				output RXDATA4 = CELL3.OUT_F4;
				output RXDATA5 = CELL3.OUT_F5;
				output RXDATA6 = CELL3.OUT_F6;
				output RXDATA7 = CELL3.OUT_F7;
				output RXDATA8 = CELL3.OUT_Q0;
				output RXDATA9 = CELL3.OUT_Q1;
				input SLIP = CELL3.IMUX_D0;
				input TSDATA0 = CELL3.IMUX_B3;
				input TSDATA1 = CELL3.IMUX_B4;
				input TSDATA2 = CELL3.IMUX_C4;
				input TSDATA3 = CELL3.IMUX_D4;
				input TXDATA0 = CELL3.IMUX_A3;
				input TXDATA1 = CELL3.IMUX_B0;
				input TXDATA2 = CELL3.IMUX_C0;
				input TXDATA3 = CELL3.IMUX_A1;
				input TXDATA4 = CELL3.IMUX_B1;
				input TXDATA5 = CELL3.IMUX_C1;
				input TXDATA6 = CELL3.IMUX_A2;
				input TXDATA7 = CELL3.IMUX_B2;
				input TXDATA8 = CELL3.IMUX_C2;
				input TXDATA9 = CELL3.IMUX_A0;
				input WINDOWSIZE0 = CELL3.IMUX_A7;
				input WINDOWSIZE1 = CELL3.IMUX_B7;
			}

			// wire CELL0.IMUX_A0                  IO0.TXDATA0
			// wire CELL0.IMUX_A1                  IO0.TXDATA3
			// wire CELL0.IMUX_A2                  IO0.TXDATA6
			// wire CELL0.IMUX_A3                  IO0.TXDATA9
			// wire CELL0.IMUX_A4                  IO0.TXDATA1
			// wire CELL0.IMUX_A7                  IO0.WINDOWSIZE0
			// wire CELL0.IMUX_B0                  IO0.TSDATA0
			// wire CELL0.IMUX_B1                  IO0.TXDATA4
			// wire CELL0.IMUX_B2                  IO0.TXDATA7
			// wire CELL0.IMUX_B3                  IO0.DIRECTION
			// wire CELL0.IMUX_B4                  IO0.TSDATA1
			// wire CELL0.IMUX_B7                  IO0.WINDOWSIZE1
			// wire CELL0.IMUX_C0                  IO0.TXDATA2
			// wire CELL0.IMUX_C1                  IO0.TXDATA5
			// wire CELL0.IMUX_C2                  IO0.TXDATA8
			// wire CELL0.IMUX_C3                  IO0.MOVE
			// wire CELL0.IMUX_C4                  IO0.TSDATA2
			// wire CELL0.IMUX_D0                  IO0.SLIP
			// wire CELL0.IMUX_D1                  IO0.ACK
			// wire CELL0.IMUX_D2                  IO0.LOADN
			// wire CELL0.IMUX_D4                  IO0.TSDATA3
			// wire CELL0.IMUX_LSR0                IO0.LSR
			// wire CELL0.IMUX_CLK0_DELAY          IO0.CLK
			// wire CELL0.IMUX_CE0                 IO0.CE
			// wire CELL0.OUT_F0                   IO0.RXDATA0
			// wire CELL0.OUT_F1                   IO0.RXDATA1
			// wire CELL0.OUT_F2                   IO0.RXDATA2
			// wire CELL0.OUT_F3                   IO0.RXDATA3
			// wire CELL0.OUT_F4                   IO0.RXDATA4
			// wire CELL0.OUT_F5                   IO0.RXDATA5
			// wire CELL0.OUT_F6                   IO0.RXDATA6
			// wire CELL0.OUT_F7                   IO0.RXDATA7
			// wire CELL0.OUT_Q0                   IO0.DI
			// wire CELL0.OUT_Q1                   IO0.RXDATA9
			// wire CELL0.OUT_Q2                   IO0.CFLAG
			// wire CELL0.OUT_Q3                   IO0.RXDATA8
			// wire CELL0.OUT_Q4                   IO0.PLUS
			// wire CELL0.OUT_Q5                   IO0.MINUS
			// wire CELL1.IMUX_A0                  IO1.TXDATA3
			// wire CELL1.IMUX_A1                  IO1.TXDATA0
			// wire CELL1.IMUX_A2                  IO1.TXDATA6
			// wire CELL1.IMUX_A3                  IO1.TXDATA9
			// wire CELL1.IMUX_A4                  IO1.TXDATA4
			// wire CELL1.IMUX_A7                  IO1.WINDOWSIZE0
			// wire CELL1.IMUX_B0                  IO1.TXDATA1
			// wire CELL1.IMUX_B1                  IO1.TSDATA0
			// wire CELL1.IMUX_B2                  IO1.TXDATA7
			// wire CELL1.IMUX_B3                  IO1.DIRECTION
			// wire CELL1.IMUX_B4                  IO1.TSDATA1
			// wire CELL1.IMUX_B7                  IO1.WINDOWSIZE1
			// wire CELL1.IMUX_C0                  IO1.TXDATA2
			// wire CELL1.IMUX_C1                  IO1.TXDATA5
			// wire CELL1.IMUX_C2                  IO1.TXDATA8
			// wire CELL1.IMUX_C3                  IO1.MOVE
			// wire CELL1.IMUX_C4                  IO1.TSDATA2
			// wire CELL1.IMUX_D0                  IO1.SLIP
			// wire CELL1.IMUX_D1                  IO1.ACK
			// wire CELL1.IMUX_D2                  IO1.LOADN
			// wire CELL1.IMUX_D4                  IO1.TSDATA3
			// wire CELL1.IMUX_LSR0                IO1.LSR
			// wire CELL1.IMUX_CLK0_DELAY          IO1.CLK
			// wire CELL1.IMUX_CE0                 IO1.CE
			// wire CELL1.OUT_F0                   IO1.RXDATA0
			// wire CELL1.OUT_F1                   IO1.RXDATA1
			// wire CELL1.OUT_F2                   IO1.RXDATA2
			// wire CELL1.OUT_F3                   IO1.RXDATA3
			// wire CELL1.OUT_F4                   IO1.RXDATA4
			// wire CELL1.OUT_F5                   IO1.RXDATA5
			// wire CELL1.OUT_F6                   IO1.RXDATA6
			// wire CELL1.OUT_F7                   IO1.RXDATA7
			// wire CELL1.OUT_Q0                   IO1.RXDATA8
			// wire CELL1.OUT_Q1                   IO1.DI
			// wire CELL1.OUT_Q2                   IO1.CFLAG
			// wire CELL1.OUT_Q3                   IO1.RXDATA9
			// wire CELL1.OUT_Q4                   IO1.PLUS
			// wire CELL1.OUT_Q5                   IO1.MINUS
			// wire CELL2.IMUX_A0                  IO2.TXDATA6
			// wire CELL2.IMUX_A1                  IO2.TXDATA3
			// wire CELL2.IMUX_A2                  IO2.TXDATA0
			// wire CELL2.IMUX_A3                  IO2.TXDATA9
			// wire CELL2.IMUX_A4                  IO2.TXDATA7
			// wire CELL2.IMUX_A7                  IO2.WINDOWSIZE0
			// wire CELL2.IMUX_B0                  IO2.TXDATA1
			// wire CELL2.IMUX_B1                  IO2.TXDATA4
			// wire CELL2.IMUX_B2                  IO2.TSDATA0
			// wire CELL2.IMUX_B3                  IO2.DIRECTION
			// wire CELL2.IMUX_B4                  IO2.TSDATA1
			// wire CELL2.IMUX_B7                  IO2.WINDOWSIZE1
			// wire CELL2.IMUX_C0                  IO2.TXDATA2
			// wire CELL2.IMUX_C1                  IO2.TXDATA5
			// wire CELL2.IMUX_C2                  IO2.TXDATA8
			// wire CELL2.IMUX_C3                  IO2.MOVE
			// wire CELL2.IMUX_C4                  IO2.TSDATA2
			// wire CELL2.IMUX_D0                  IO2.SLIP
			// wire CELL2.IMUX_D1                  IO2.ACK
			// wire CELL2.IMUX_D2                  IO2.LOADN
			// wire CELL2.IMUX_D4                  IO2.TSDATA3
			// wire CELL2.IMUX_LSR0                IO2.LSR
			// wire CELL2.IMUX_CLK0_DELAY          IO2.CLK
			// wire CELL2.IMUX_CE0                 IO2.CE
			// wire CELL2.OUT_F0                   IO2.RXDATA0
			// wire CELL2.OUT_F1                   IO2.RXDATA1
			// wire CELL2.OUT_F2                   IO2.RXDATA2
			// wire CELL2.OUT_F3                   IO2.RXDATA3
			// wire CELL2.OUT_F4                   IO2.RXDATA4
			// wire CELL2.OUT_F5                   IO2.RXDATA5
			// wire CELL2.OUT_F6                   IO2.RXDATA6
			// wire CELL2.OUT_F7                   IO2.RXDATA7
			// wire CELL2.OUT_Q0                   IO2.RXDATA8
			// wire CELL2.OUT_Q1                   IO2.RXDATA9
			// wire CELL2.OUT_Q2                   IO2.DI
			// wire CELL2.OUT_Q3                   IO2.CFLAG
			// wire CELL2.OUT_Q4                   IO2.PLUS
			// wire CELL2.OUT_Q5                   IO2.MINUS
			// wire CELL3.IMUX_A0                  IO3.TXDATA9
			// wire CELL3.IMUX_A1                  IO3.TXDATA3
			// wire CELL3.IMUX_A2                  IO3.TXDATA6
			// wire CELL3.IMUX_A3                  IO3.TXDATA0
			// wire CELL3.IMUX_A4                  IO3.DIRECTION
			// wire CELL3.IMUX_A7                  IO3.WINDOWSIZE0
			// wire CELL3.IMUX_B0                  IO3.TXDATA1
			// wire CELL3.IMUX_B1                  IO3.TXDATA4
			// wire CELL3.IMUX_B2                  IO3.TXDATA7
			// wire CELL3.IMUX_B3                  IO3.TSDATA0
			// wire CELL3.IMUX_B4                  IO3.TSDATA1
			// wire CELL3.IMUX_B7                  IO3.WINDOWSIZE1
			// wire CELL3.IMUX_C0                  IO3.TXDATA2
			// wire CELL3.IMUX_C1                  IO3.TXDATA5
			// wire CELL3.IMUX_C2                  IO3.TXDATA8
			// wire CELL3.IMUX_C3                  IO3.MOVE
			// wire CELL3.IMUX_C4                  IO3.TSDATA2
			// wire CELL3.IMUX_D0                  IO3.SLIP
			// wire CELL3.IMUX_D1                  IO3.ACK
			// wire CELL3.IMUX_D2                  IO3.LOADN
			// wire CELL3.IMUX_D4                  IO3.TSDATA3
			// wire CELL3.IMUX_LSR0                IO3.LSR
			// wire CELL3.IMUX_CLK0_DELAY          IO3.CLK
			// wire CELL3.IMUX_CE0                 IO3.CE
			// wire CELL3.OUT_F0                   IO3.RXDATA0
			// wire CELL3.OUT_F1                   IO3.RXDATA1
			// wire CELL3.OUT_F2                   IO3.RXDATA2
			// wire CELL3.OUT_F3                   IO3.RXDATA3
			// wire CELL3.OUT_F4                   IO3.RXDATA4
			// wire CELL3.OUT_F5                   IO3.RXDATA5
			// wire CELL3.OUT_F6                   IO3.RXDATA6
			// wire CELL3.OUT_F7                   IO3.RXDATA7
			// wire CELL3.OUT_Q0                   IO3.RXDATA8
			// wire CELL3.OUT_Q1                   IO3.RXDATA9
			// wire CELL3.OUT_Q2                   IO3.CFLAG
			// wire CELL3.OUT_Q3                   IO3.DI
			// wire CELL3.OUT_Q4                   IO3.PLUS
			// wire CELL3.OUT_Q5                   IO3.MINUS
		}
	}

	tile_slot BEL {
		bel_slot SLICE0: legacy;
		bel_slot SLICE1: legacy;
		bel_slot SLICE2: legacy;
		bel_slot SLICE3: legacy;
		bel_slot IO_INT: legacy;
		bel_slot DQS0: legacy;
		bel_slot DQS1: legacy;
		bel_slot DQSTEST: legacy;
		bel_slot DQSDLL: legacy;
		bel_slot DQSDLLTEST: legacy;
		bel_slot SERDES: legacy;
		bel_slot SERDES_CENTER: legacy;
		bel_slot SERDES_CORNER: legacy;
		bel_slot MACO: legacy;
		bel_slot MACO_INT: legacy;
		bel_slot MIPI: legacy;
		bel_slot CLKTEST_MIPI: legacy;
		bel_slot CIBTEST_SEL: legacy;
		bel_slot EBR0: legacy;
		bel_slot EBR1: legacy;
		bel_slot EBR2: legacy;
		bel_slot EBR3: legacy;
		bel_slot EBR_INT: legacy;
		bel_slot DSP0: legacy;
		bel_slot DSP1: legacy;
		bel_slot PLL0: legacy;
		bel_slot PLL1: legacy;
		bel_slot PLL_SMI: legacy;
		bel_slot PLLREFCS0: legacy;
		bel_slot PLLREFCS1: legacy;
		bel_slot DLL0: legacy;
		bel_slot DLL1: legacy;
		bel_slot DLL2: legacy;
		bel_slot DLL3: legacy;
		bel_slot DLL_DCNTL0: legacy;
		bel_slot DLL_DCNTL1: legacy;
		bel_slot PROMON: legacy;
		bel_slot RNET: legacy;
		bel_slot DDRDLL: legacy;
		bel_slot DTR: legacy;
		bel_slot ECLK_ALT_ROOT: legacy;
		bel_slot SPLL: legacy;
		bel_slot SYSBUS: legacy;
		bel_slot START: legacy;
		bel_slot OSC: legacy;
		bel_slot JTAG: legacy;
		bel_slot RDBK: legacy;
		bel_slot GSR: legacy;
		bel_slot TSALL: legacy;
		bel_slot SED: legacy;
		bel_slot M0: legacy;
		bel_slot M1: legacy;
		bel_slot M2: legacy;
		bel_slot M3: legacy;
		bel_slot RESETN: legacy;
		bel_slot RDCFGN: legacy;
		bel_slot CCLK: legacy;
		bel_slot TCK: legacy;
		bel_slot TMS: legacy;
		bel_slot TDI: legacy;
		bel_slot SPIM: legacy;
		bel_slot SSPI: legacy;
		bel_slot WAKEUP: legacy;
		bel_slot STF: legacy;
		bel_slot AMBOOT: legacy;
		bel_slot PERREG: legacy;
		bel_slot PCNTR: legacy;
		bel_slot EFB: legacy;
		bel_slot ESB: legacy;
		bel_slot I2C: legacy;
		bel_slot NVCMTEST: legacy;
		bel_slot PMU: legacy;
		bel_slot PMUTEST: legacy;
		bel_slot CFGTEST: legacy;
		bel_slot PVTTEST: legacy;
		bel_slot PVTCAL: legacy;
		bel_slot TESTIN: legacy;
		bel_slot TESTOUT: legacy;
		bel_slot DTS: legacy;

		tile_class PLC {
			cell CELL0;

			bel SLICE0 {
				input A0 = IMUX_A0;
				input A1 = IMUX_A1;
				input B0 = IMUX_B0;
				input B1 = IMUX_B1;
				input C0 = IMUX_C0;
				input C1 = IMUX_C1;
				input CE = IMUX_CE0;
				input CLK = IMUX_MUXCLK0;
				input D0 = IMUX_D0;
				input D1 = IMUX_D1;
				output F0 = OUT_F0;
				output F1 = OUT_F1;
				input LSR = IMUX_MUXLSR0;
				input M0 = IMUX_M0;
				input M1 = IMUX_M1;
				output OFX0 = OUT_OFX0;
				output OFX1 = OUT_OFX1;
				output Q0 = OUT_Q0;
				output Q1 = OUT_Q1;
			}

			bel SLICE1 {
				input A0 = IMUX_A2;
				input A1 = IMUX_A3;
				input B0 = IMUX_B2;
				input B1 = IMUX_B3;
				input C0 = IMUX_C2;
				input C1 = IMUX_C3;
				input CE = IMUX_CE1;
				input CLK = IMUX_MUXCLK1;
				input D0 = IMUX_D2;
				input D1 = IMUX_D3;
				output F0 = OUT_F2;
				output F1 = OUT_F3;
				input LSR = IMUX_MUXLSR1;
				input M0 = IMUX_M2;
				input M1 = IMUX_M3;
				output OFX0 = OUT_OFX2;
				output OFX1 = OUT_OFX3;
				output Q0 = OUT_Q2;
				output Q1 = OUT_Q3;
			}

			bel SLICE2 {
				input A0 = IMUX_A4;
				input A1 = IMUX_A5;
				input B0 = IMUX_B4;
				input B1 = IMUX_B5;
				input C0 = IMUX_C4;
				input C1 = IMUX_C5;
				input CE = IMUX_CE2;
				input CLK = IMUX_MUXCLK2;
				input D0 = IMUX_D4;
				input D1 = IMUX_D5;
				output F0 = OUT_F4;
				output F1 = OUT_F5;
				input LSR = IMUX_MUXLSR2;
				input M0 = IMUX_M4;
				input M1 = IMUX_M5;
				output OFX0 = OUT_OFX4;
				output OFX1 = OUT_OFX5;
				output Q0 = OUT_Q4;
				output Q1 = OUT_Q5;
			}

			bel SLICE3 {
				input A0 = IMUX_A6;
				input A1 = IMUX_A7;
				input B0 = IMUX_B6;
				input B1 = IMUX_B7;
				input C0 = IMUX_C6;
				input C1 = IMUX_C7;
				input CE = IMUX_CE3;
				input CLK = IMUX_MUXCLK3;
				input D0 = IMUX_D6;
				input D1 = IMUX_D7;
				output F0 = OUT_F6;
				output F1 = OUT_F7;
				input FXA = OUT_OFX3_W;
				input LSR = IMUX_MUXLSR3;
				input M0 = IMUX_M6;
				input M1 = IMUX_M7;
				output OFX0 = OUT_OFX6;
				output OFX1 = OUT_OFX7;
				output Q0 = OUT_Q6;
				output Q1 = OUT_Q7;
			}

			// wire IMUX_A0                        SLICE0.A0
			// wire IMUX_A1                        SLICE0.A1
			// wire IMUX_A2                        SLICE1.A0
			// wire IMUX_A3                        SLICE1.A1
			// wire IMUX_A4                        SLICE2.A0
			// wire IMUX_A5                        SLICE2.A1
			// wire IMUX_A6                        SLICE3.A0
			// wire IMUX_A7                        SLICE3.A1
			// wire IMUX_B0                        SLICE0.B0
			// wire IMUX_B1                        SLICE0.B1
			// wire IMUX_B2                        SLICE1.B0
			// wire IMUX_B3                        SLICE1.B1
			// wire IMUX_B4                        SLICE2.B0
			// wire IMUX_B5                        SLICE2.B1
			// wire IMUX_B6                        SLICE3.B0
			// wire IMUX_B7                        SLICE3.B1
			// wire IMUX_C0                        SLICE0.C0
			// wire IMUX_C1                        SLICE0.C1
			// wire IMUX_C2                        SLICE1.C0
			// wire IMUX_C3                        SLICE1.C1
			// wire IMUX_C4                        SLICE2.C0
			// wire IMUX_C5                        SLICE2.C1
			// wire IMUX_C6                        SLICE3.C0
			// wire IMUX_C7                        SLICE3.C1
			// wire IMUX_D0                        SLICE0.D0
			// wire IMUX_D1                        SLICE0.D1
			// wire IMUX_D2                        SLICE1.D0
			// wire IMUX_D3                        SLICE1.D1
			// wire IMUX_D4                        SLICE2.D0
			// wire IMUX_D5                        SLICE2.D1
			// wire IMUX_D6                        SLICE3.D0
			// wire IMUX_D7                        SLICE3.D1
			// wire IMUX_M0                        SLICE0.M0
			// wire IMUX_M1                        SLICE0.M1
			// wire IMUX_M2                        SLICE1.M0
			// wire IMUX_M3                        SLICE1.M1
			// wire IMUX_M4                        SLICE2.M0
			// wire IMUX_M5                        SLICE2.M1
			// wire IMUX_M6                        SLICE3.M0
			// wire IMUX_M7                        SLICE3.M1
			// wire IMUX_MUXCLK0                   SLICE0.CLK
			// wire IMUX_MUXCLK1                   SLICE1.CLK
			// wire IMUX_MUXCLK2                   SLICE2.CLK
			// wire IMUX_MUXCLK3                   SLICE3.CLK
			// wire IMUX_MUXLSR0                   SLICE0.LSR
			// wire IMUX_MUXLSR1                   SLICE1.LSR
			// wire IMUX_MUXLSR2                   SLICE2.LSR
			// wire IMUX_MUXLSR3                   SLICE3.LSR
			// wire IMUX_CE0                       SLICE0.CE
			// wire IMUX_CE1                       SLICE1.CE
			// wire IMUX_CE2                       SLICE2.CE
			// wire IMUX_CE3                       SLICE3.CE
			// wire OUT_F0                         SLICE0.F0
			// wire OUT_F1                         SLICE0.F1
			// wire OUT_F2                         SLICE1.F0
			// wire OUT_F3                         SLICE1.F1
			// wire OUT_F4                         SLICE2.F0
			// wire OUT_F5                         SLICE2.F1
			// wire OUT_F6                         SLICE3.F0
			// wire OUT_F7                         SLICE3.F1
			// wire OUT_Q0                         SLICE0.Q0
			// wire OUT_Q1                         SLICE0.Q1
			// wire OUT_Q2                         SLICE1.Q0
			// wire OUT_Q3                         SLICE1.Q1
			// wire OUT_Q4                         SLICE2.Q0
			// wire OUT_Q5                         SLICE2.Q1
			// wire OUT_Q6                         SLICE3.Q0
			// wire OUT_Q7                         SLICE3.Q1
			// wire OUT_OFX0                       SLICE0.OFX0
			// wire OUT_OFX1                       SLICE0.OFX1
			// wire OUT_OFX2                       SLICE1.OFX0
			// wire OUT_OFX3                       SLICE1.OFX1
			// wire OUT_OFX3_W                     SLICE3.FXA
			// wire OUT_OFX4                       SLICE2.OFX0
			// wire OUT_OFX5                       SLICE2.OFX1
			// wire OUT_OFX6                       SLICE3.OFX0
			// wire OUT_OFX7                       SLICE3.OFX1
		}

		tile_class EBR {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;

			bel EBR0 {
				input ADA0 = CELL0.IMUX_C2;
				input ADA1 = CELL0.IMUX_C3;
				input ADA10 = CELL1.IMUX_C0;
				input ADA11 = CELL1.IMUX_C1;
				input ADA12 = CELL1.IMUX_C6;
				input ADA13 = CELL1.IMUX_C7;
				input ADA2 = CELL0.IMUX_C0;
				input ADA3 = CELL0.IMUX_C1;
				input ADA4 = CELL0.IMUX_C6;
				input ADA5 = CELL0.IMUX_C7;
				input ADA6 = CELL0.IMUX_C4;
				input ADA7 = CELL0.IMUX_C5;
				input ADA8 = CELL1.IMUX_C2;
				input ADA9 = CELL1.IMUX_C3;
				input ADB0 = CELL0.IMUX_A6;
				input ADB1 = CELL0.IMUX_A7;
				input ADB10 = CELL1.IMUX_A4;
				input ADB11 = CELL1.IMUX_A5;
				input ADB12 = CELL1.IMUX_A2;
				input ADB13 = CELL1.IMUX_A3;
				input ADB2 = CELL0.IMUX_A4;
				input ADB3 = CELL0.IMUX_A5;
				input ADB4 = CELL0.IMUX_A2;
				input ADB5 = CELL0.IMUX_A3;
				input ADB6 = CELL0.IMUX_A0;
				input ADB7 = CELL0.IMUX_A1;
				input ADB8 = CELL1.IMUX_A6;
				input ADB9 = CELL1.IMUX_A7;
				output AE = CELL1.OUT_OFX1;
				output AF = CELL0.OUT_OFX1;
				input CEA = CELL0.IMUX_CE1;
				input CEB = CELL1.IMUX_CE1;
				input CLKA = CELL0.IMUX_CLK0_DELAY;
				input CLKB = CELL1.IMUX_CLK0_DELAY;
				input CSA0 = CELL0.IMUX_CE2;
				input CSA1 = CELL0.IMUX_CE3;
				input CSA2 = CELL1.IMUX_CE3;
				input CSB0 = CELL1.IMUX_CE2;
				input CSB1 = CELL2.IMUX_CE2;
				input CSB2 = CELL2.IMUX_CE3;
				input DIA0 = CELL0.IMUX_D0;
				input DIA1 = CELL0.IMUX_D1;
				input DIA10 = CELL1.IMUX_D2;
				input DIA11 = CELL1.IMUX_D3;
				input DIA12 = CELL1.IMUX_D4;
				input DIA13 = CELL1.IMUX_D5;
				input DIA14 = CELL1.IMUX_D6;
				input DIA15 = CELL1.IMUX_D7;
				input DIA16 = CELL2.IMUX_D0;
				input DIA17 = CELL2.IMUX_D1;
				input DIA2 = CELL0.IMUX_D2;
				input DIA3 = CELL0.IMUX_D3;
				input DIA4 = CELL0.IMUX_D4;
				input DIA5 = CELL0.IMUX_D5;
				input DIA6 = CELL0.IMUX_D6;
				input DIA7 = CELL0.IMUX_D7;
				input DIA8 = CELL1.IMUX_D0;
				input DIA9 = CELL1.IMUX_D1;
				input DIB0 = CELL0.IMUX_B4;
				input DIB1 = CELL0.IMUX_B5;
				input DIB10 = CELL1.IMUX_B6;
				input DIB11 = CELL1.IMUX_B7;
				input DIB12 = CELL1.IMUX_B0;
				input DIB13 = CELL1.IMUX_B1;
				input DIB14 = CELL1.IMUX_B2;
				input DIB15 = CELL1.IMUX_B3;
				input DIB16 = CELL2.IMUX_B4;
				input DIB17 = CELL2.IMUX_B5;
				input DIB2 = CELL0.IMUX_B6;
				input DIB3 = CELL0.IMUX_B7;
				input DIB4 = CELL0.IMUX_B0;
				input DIB5 = CELL0.IMUX_B1;
				input DIB6 = CELL0.IMUX_B2;
				input DIB7 = CELL0.IMUX_B3;
				input DIB8 = CELL1.IMUX_B4;
				input DIB9 = CELL1.IMUX_B5;
				output DOA0 = CELL0.OUT_F0;
				output DOA1 = CELL0.OUT_F1;
				output DOA10 = CELL1.OUT_F2;
				output DOA11 = CELL1.OUT_F3;
				output DOA12 = CELL1.OUT_F4;
				output DOA13 = CELL1.OUT_F5;
				output DOA14 = CELL1.OUT_F6;
				output DOA15 = CELL1.OUT_F7;
				output DOA16 = CELL2.OUT_F0;
				output DOA17 = CELL2.OUT_F1;
				output DOA2 = CELL0.OUT_F2;
				output DOA3 = CELL0.OUT_F3;
				output DOA4 = CELL0.OUT_F4;
				output DOA5 = CELL0.OUT_F5;
				output DOA6 = CELL0.OUT_F6;
				output DOA7 = CELL0.OUT_F7;
				output DOA8 = CELL1.OUT_F0;
				output DOA9 = CELL1.OUT_F1;
				output DOB0 = CELL0.OUT_Q0;
				output DOB1 = CELL0.OUT_Q1;
				output DOB10 = CELL1.OUT_Q2;
				output DOB11 = CELL1.OUT_Q3;
				output DOB12 = CELL1.OUT_Q4;
				output DOB13 = CELL1.OUT_Q5;
				output DOB14 = CELL1.OUT_Q6;
				output DOB15 = CELL1.OUT_Q7;
				output DOB16 = CELL2.OUT_Q0;
				output DOB17 = CELL2.OUT_Q1;
				output DOB2 = CELL0.OUT_Q2;
				output DOB3 = CELL0.OUT_Q3;
				output DOB4 = CELL0.OUT_Q4;
				output DOB5 = CELL0.OUT_Q5;
				output DOB6 = CELL0.OUT_Q6;
				output DOB7 = CELL0.OUT_Q7;
				output DOB8 = CELL1.OUT_Q0;
				output DOB9 = CELL1.OUT_Q1;
				output EF = CELL1.OUT_OFX0;
				output FF = CELL0.OUT_OFX0;
				input OCEA = CELL0.IMUX_CE0;
				input OCEB = CELL1.IMUX_CE0;
				input RSTA = CELL0.IMUX_LSR0;
				input RSTB = CELL1.IMUX_LSR0;
				input WEA = CELL0.IMUX_LSR1;
				input WEB = CELL1.IMUX_LSR1;
			}

			bel EBR1 {
				input ADA0 = CELL2.IMUX_C2;
				input ADA1 = CELL2.IMUX_C3;
				input ADA10 = CELL3.IMUX_C0;
				input ADA11 = CELL3.IMUX_C1;
				input ADA12 = CELL3.IMUX_C6;
				input ADA13 = CELL3.IMUX_C7;
				input ADA2 = CELL2.IMUX_C0;
				input ADA3 = CELL2.IMUX_C1;
				input ADA4 = CELL2.IMUX_C6;
				input ADA5 = CELL2.IMUX_C7;
				input ADA6 = CELL2.IMUX_C4;
				input ADA7 = CELL2.IMUX_C5;
				input ADA8 = CELL3.IMUX_C2;
				input ADA9 = CELL3.IMUX_C3;
				input ADB0 = CELL2.IMUX_A6;
				input ADB1 = CELL2.IMUX_A7;
				input ADB10 = CELL3.IMUX_A4;
				input ADB11 = CELL3.IMUX_A5;
				input ADB12 = CELL3.IMUX_A2;
				input ADB13 = CELL3.IMUX_A3;
				input ADB2 = CELL2.IMUX_A4;
				input ADB3 = CELL2.IMUX_A5;
				input ADB4 = CELL2.IMUX_A2;
				input ADB5 = CELL2.IMUX_A3;
				input ADB6 = CELL2.IMUX_A0;
				input ADB7 = CELL2.IMUX_A1;
				input ADB8 = CELL3.IMUX_A6;
				input ADB9 = CELL3.IMUX_A7;
				output AE = CELL3.OUT_OFX1;
				output AF = CELL2.OUT_OFX1;
				input CEA = CELL2.IMUX_CE1;
				input CEB = CELL3.IMUX_CE1;
				input CLKA = CELL2.IMUX_CLK0_DELAY;
				input CLKB = CELL3.IMUX_CLK0_DELAY;
				input CSA0 = CELL3.IMUX_CE2;
				input CSA1 = CELL3.IMUX_CE3;
				input CSA2 = CELL4.IMUX_CLK0_DELAY;
				input CSB0 = CELL4.IMUX_CE0;
				input CSB1 = CELL4.IMUX_CE1;
				input CSB2 = CELL4.IMUX_LSR0;
				input DIA0 = CELL2.IMUX_D2;
				input DIA1 = CELL2.IMUX_D3;
				input DIA10 = CELL3.IMUX_D4;
				input DIA11 = CELL3.IMUX_D5;
				input DIA12 = CELL3.IMUX_D6;
				input DIA13 = CELL3.IMUX_D7;
				input DIA14 = CELL4.IMUX_D0;
				input DIA15 = CELL4.IMUX_D1;
				input DIA16 = CELL4.IMUX_D2;
				input DIA17 = CELL4.IMUX_D3;
				input DIA2 = CELL2.IMUX_D4;
				input DIA3 = CELL2.IMUX_D5;
				input DIA4 = CELL2.IMUX_D6;
				input DIA5 = CELL2.IMUX_D7;
				input DIA6 = CELL3.IMUX_D0;
				input DIA7 = CELL3.IMUX_D1;
				input DIA8 = CELL3.IMUX_D2;
				input DIA9 = CELL3.IMUX_D3;
				input DIB0 = CELL2.IMUX_B6;
				input DIB1 = CELL2.IMUX_B7;
				input DIB10 = CELL3.IMUX_B0;
				input DIB11 = CELL3.IMUX_B1;
				input DIB12 = CELL3.IMUX_B2;
				input DIB13 = CELL3.IMUX_B3;
				input DIB14 = CELL4.IMUX_B4;
				input DIB15 = CELL4.IMUX_B5;
				input DIB16 = CELL4.IMUX_B6;
				input DIB17 = CELL4.IMUX_B7;
				input DIB2 = CELL2.IMUX_B0;
				input DIB3 = CELL2.IMUX_B1;
				input DIB4 = CELL2.IMUX_B2;
				input DIB5 = CELL2.IMUX_B3;
				input DIB6 = CELL3.IMUX_B4;
				input DIB7 = CELL3.IMUX_B5;
				input DIB8 = CELL3.IMUX_B6;
				input DIB9 = CELL3.IMUX_B7;
				output DOA0 = CELL2.OUT_F2;
				output DOA1 = CELL2.OUT_F3;
				output DOA10 = CELL3.OUT_F4;
				output DOA11 = CELL3.OUT_F5;
				output DOA12 = CELL3.OUT_F6;
				output DOA13 = CELL3.OUT_F7;
				output DOA14 = CELL4.OUT_F0;
				output DOA15 = CELL4.OUT_F1;
				output DOA16 = CELL4.OUT_F2;
				output DOA17 = CELL4.OUT_F3;
				output DOA2 = CELL2.OUT_F4;
				output DOA3 = CELL2.OUT_F5;
				output DOA4 = CELL2.OUT_F6;
				output DOA5 = CELL2.OUT_F7;
				output DOA6 = CELL3.OUT_F0;
				output DOA7 = CELL3.OUT_F1;
				output DOA8 = CELL3.OUT_F2;
				output DOA9 = CELL3.OUT_F3;
				output DOB0 = CELL2.OUT_Q2;
				output DOB1 = CELL2.OUT_Q3;
				output DOB10 = CELL3.OUT_Q4;
				output DOB11 = CELL3.OUT_Q5;
				output DOB12 = CELL3.OUT_Q6;
				output DOB13 = CELL3.OUT_Q7;
				output DOB14 = CELL4.OUT_Q0;
				output DOB15 = CELL4.OUT_Q1;
				output DOB16 = CELL4.OUT_Q2;
				output DOB17 = CELL4.OUT_Q3;
				output DOB2 = CELL2.OUT_Q4;
				output DOB3 = CELL2.OUT_Q5;
				output DOB4 = CELL2.OUT_Q6;
				output DOB5 = CELL2.OUT_Q7;
				output DOB6 = CELL3.OUT_Q0;
				output DOB7 = CELL3.OUT_Q1;
				output DOB8 = CELL3.OUT_Q2;
				output DOB9 = CELL3.OUT_Q3;
				output EF = CELL3.OUT_OFX0;
				output FF = CELL2.OUT_OFX0;
				input OCEA = CELL2.IMUX_CE0;
				input OCEB = CELL3.IMUX_CE0;
				input RSTA = CELL2.IMUX_LSR0;
				input RSTB = CELL3.IMUX_LSR0;
				input WEA = CELL2.IMUX_LSR1;
				input WEB = CELL3.IMUX_LSR1;
			}

			bel EBR2 {
				input ADA0 = CELL5.IMUX_C2;
				input ADA1 = CELL5.IMUX_C3;
				input ADA10 = CELL6.IMUX_C0;
				input ADA11 = CELL6.IMUX_C1;
				input ADA12 = CELL6.IMUX_C6;
				input ADA13 = CELL6.IMUX_C7;
				input ADA2 = CELL5.IMUX_C0;
				input ADA3 = CELL5.IMUX_C1;
				input ADA4 = CELL5.IMUX_C6;
				input ADA5 = CELL5.IMUX_C7;
				input ADA6 = CELL5.IMUX_C4;
				input ADA7 = CELL5.IMUX_C5;
				input ADA8 = CELL6.IMUX_C2;
				input ADA9 = CELL6.IMUX_C3;
				input ADB0 = CELL5.IMUX_A6;
				input ADB1 = CELL5.IMUX_A7;
				input ADB10 = CELL6.IMUX_A4;
				input ADB11 = CELL6.IMUX_A5;
				input ADB12 = CELL6.IMUX_A2;
				input ADB13 = CELL6.IMUX_A3;
				input ADB2 = CELL5.IMUX_A4;
				input ADB3 = CELL5.IMUX_A5;
				input ADB4 = CELL5.IMUX_A2;
				input ADB5 = CELL5.IMUX_A3;
				input ADB6 = CELL5.IMUX_A0;
				input ADB7 = CELL5.IMUX_A1;
				input ADB8 = CELL6.IMUX_A6;
				input ADB9 = CELL6.IMUX_A7;
				output AE = CELL6.OUT_OFX1;
				output AF = CELL5.OUT_OFX1;
				input CEA = CELL5.IMUX_CE1;
				input CEB = CELL6.IMUX_CE1;
				input CLKA = CELL5.IMUX_CLK0_DELAY;
				input CLKB = CELL6.IMUX_CLK0_DELAY;
				input CSA0 = CELL4.IMUX_CE2;
				input CSA1 = CELL4.IMUX_CE3;
				input CSA2 = CELL4.IMUX_CLK1_DELAY;
				input CSB0 = CELL5.IMUX_CE2;
				input CSB1 = CELL5.IMUX_CE3;
				input CSB2 = CELL4.IMUX_LSR1;
				input DIA0 = CELL4.IMUX_D4;
				input DIA1 = CELL4.IMUX_D5;
				input DIA10 = CELL5.IMUX_D6;
				input DIA11 = CELL5.IMUX_D7;
				input DIA12 = CELL6.IMUX_D0;
				input DIA13 = CELL6.IMUX_D1;
				input DIA14 = CELL6.IMUX_D2;
				input DIA15 = CELL6.IMUX_D3;
				input DIA16 = CELL6.IMUX_D4;
				input DIA17 = CELL6.IMUX_D5;
				input DIA2 = CELL4.IMUX_D6;
				input DIA3 = CELL4.IMUX_D7;
				input DIA4 = CELL5.IMUX_D0;
				input DIA5 = CELL5.IMUX_D1;
				input DIA6 = CELL5.IMUX_D2;
				input DIA7 = CELL5.IMUX_D3;
				input DIA8 = CELL5.IMUX_D4;
				input DIA9 = CELL5.IMUX_D5;
				input DIB0 = CELL4.IMUX_B0;
				input DIB1 = CELL4.IMUX_B1;
				input DIB10 = CELL5.IMUX_B2;
				input DIB11 = CELL5.IMUX_B3;
				input DIB12 = CELL6.IMUX_B4;
				input DIB13 = CELL6.IMUX_B5;
				input DIB14 = CELL6.IMUX_B6;
				input DIB15 = CELL6.IMUX_B7;
				input DIB16 = CELL6.IMUX_B0;
				input DIB17 = CELL6.IMUX_B1;
				input DIB2 = CELL4.IMUX_B2;
				input DIB3 = CELL4.IMUX_B3;
				input DIB4 = CELL5.IMUX_B4;
				input DIB5 = CELL5.IMUX_B5;
				input DIB6 = CELL5.IMUX_B6;
				input DIB7 = CELL5.IMUX_B7;
				input DIB8 = CELL5.IMUX_B0;
				input DIB9 = CELL5.IMUX_B1;
				output DOA0 = CELL4.OUT_F4;
				output DOA1 = CELL4.OUT_F5;
				output DOA10 = CELL5.OUT_F6;
				output DOA11 = CELL5.OUT_F7;
				output DOA12 = CELL6.OUT_F0;
				output DOA13 = CELL6.OUT_F1;
				output DOA14 = CELL6.OUT_F2;
				output DOA15 = CELL6.OUT_F3;
				output DOA16 = CELL6.OUT_F4;
				output DOA17 = CELL6.OUT_F5;
				output DOA2 = CELL4.OUT_F6;
				output DOA3 = CELL4.OUT_F7;
				output DOA4 = CELL5.OUT_F0;
				output DOA5 = CELL5.OUT_F1;
				output DOA6 = CELL5.OUT_F2;
				output DOA7 = CELL5.OUT_F3;
				output DOA8 = CELL5.OUT_F4;
				output DOA9 = CELL5.OUT_F5;
				output DOB0 = CELL4.OUT_Q4;
				output DOB1 = CELL4.OUT_Q5;
				output DOB10 = CELL5.OUT_Q6;
				output DOB11 = CELL5.OUT_Q7;
				output DOB12 = CELL6.OUT_Q0;
				output DOB13 = CELL6.OUT_Q1;
				output DOB14 = CELL6.OUT_Q2;
				output DOB15 = CELL6.OUT_Q3;
				output DOB16 = CELL6.OUT_Q4;
				output DOB17 = CELL6.OUT_Q5;
				output DOB2 = CELL4.OUT_Q6;
				output DOB3 = CELL4.OUT_Q7;
				output DOB4 = CELL5.OUT_Q0;
				output DOB5 = CELL5.OUT_Q1;
				output DOB6 = CELL5.OUT_Q2;
				output DOB7 = CELL5.OUT_Q3;
				output DOB8 = CELL5.OUT_Q4;
				output DOB9 = CELL5.OUT_Q5;
				output EF = CELL6.OUT_OFX0;
				output FF = CELL5.OUT_OFX0;
				input OCEA = CELL5.IMUX_CE0;
				input OCEB = CELL6.IMUX_CE0;
				input RSTA = CELL5.IMUX_LSR0;
				input RSTB = CELL6.IMUX_LSR0;
				input WEA = CELL5.IMUX_LSR1;
				input WEB = CELL6.IMUX_LSR1;
			}

			bel EBR3 {
				input ADA0 = CELL7.IMUX_C2;
				input ADA1 = CELL7.IMUX_C3;
				input ADA10 = CELL8.IMUX_C0;
				input ADA11 = CELL8.IMUX_C1;
				input ADA12 = CELL8.IMUX_C6;
				input ADA13 = CELL8.IMUX_C7;
				input ADA2 = CELL7.IMUX_C0;
				input ADA3 = CELL7.IMUX_C1;
				input ADA4 = CELL7.IMUX_C6;
				input ADA5 = CELL7.IMUX_C7;
				input ADA6 = CELL7.IMUX_C4;
				input ADA7 = CELL7.IMUX_C5;
				input ADA8 = CELL8.IMUX_C2;
				input ADA9 = CELL8.IMUX_C3;
				input ADB0 = CELL7.IMUX_A6;
				input ADB1 = CELL7.IMUX_A7;
				input ADB10 = CELL8.IMUX_A4;
				input ADB11 = CELL8.IMUX_A5;
				input ADB12 = CELL8.IMUX_A2;
				input ADB13 = CELL8.IMUX_A3;
				input ADB2 = CELL7.IMUX_A4;
				input ADB3 = CELL7.IMUX_A5;
				input ADB4 = CELL7.IMUX_A2;
				input ADB5 = CELL7.IMUX_A3;
				input ADB6 = CELL7.IMUX_A0;
				input ADB7 = CELL7.IMUX_A1;
				input ADB8 = CELL8.IMUX_A6;
				input ADB9 = CELL8.IMUX_A7;
				output AE = CELL8.OUT_OFX1;
				output AF = CELL7.OUT_OFX1;
				input CEA = CELL7.IMUX_CE1;
				input CEB = CELL8.IMUX_CE1;
				input CLKA = CELL7.IMUX_CLK0_DELAY;
				input CLKB = CELL8.IMUX_CLK0_DELAY;
				input CSA0 = CELL7.IMUX_CE2;
				input CSA1 = CELL6.IMUX_CE2;
				input CSA2 = CELL6.IMUX_CE3;
				input CSB0 = CELL8.IMUX_CE2;
				input CSB1 = CELL8.IMUX_CE3;
				input CSB2 = CELL7.IMUX_CE3;
				input DIA0 = CELL6.IMUX_D6;
				input DIA1 = CELL6.IMUX_D7;
				input DIA10 = CELL8.IMUX_D0;
				input DIA11 = CELL8.IMUX_D1;
				input DIA12 = CELL8.IMUX_D2;
				input DIA13 = CELL8.IMUX_D3;
				input DIA14 = CELL8.IMUX_D4;
				input DIA15 = CELL8.IMUX_D5;
				input DIA16 = CELL8.IMUX_D6;
				input DIA17 = CELL8.IMUX_D7;
				input DIA2 = CELL7.IMUX_D0;
				input DIA3 = CELL7.IMUX_D1;
				input DIA4 = CELL7.IMUX_D2;
				input DIA5 = CELL7.IMUX_D3;
				input DIA6 = CELL7.IMUX_D4;
				input DIA7 = CELL7.IMUX_D5;
				input DIA8 = CELL7.IMUX_D6;
				input DIA9 = CELL7.IMUX_D7;
				input DIB0 = CELL6.IMUX_B2;
				input DIB1 = CELL6.IMUX_B3;
				input DIB10 = CELL8.IMUX_B4;
				input DIB11 = CELL8.IMUX_B5;
				input DIB12 = CELL8.IMUX_B6;
				input DIB13 = CELL8.IMUX_B7;
				input DIB14 = CELL8.IMUX_B0;
				input DIB15 = CELL8.IMUX_B1;
				input DIB16 = CELL8.IMUX_B2;
				input DIB17 = CELL8.IMUX_B3;
				input DIB2 = CELL7.IMUX_B4;
				input DIB3 = CELL7.IMUX_B5;
				input DIB4 = CELL7.IMUX_B6;
				input DIB5 = CELL7.IMUX_B7;
				input DIB6 = CELL7.IMUX_B0;
				input DIB7 = CELL7.IMUX_B1;
				input DIB8 = CELL7.IMUX_B2;
				input DIB9 = CELL7.IMUX_B3;
				output DOA0 = CELL6.OUT_F6;
				output DOA1 = CELL6.OUT_F7;
				output DOA10 = CELL8.OUT_F0;
				output DOA11 = CELL8.OUT_F1;
				output DOA12 = CELL8.OUT_F2;
				output DOA13 = CELL8.OUT_F3;
				output DOA14 = CELL8.OUT_F4;
				output DOA15 = CELL8.OUT_F5;
				output DOA16 = CELL8.OUT_F6;
				output DOA17 = CELL8.OUT_F7;
				output DOA2 = CELL7.OUT_F0;
				output DOA3 = CELL7.OUT_F1;
				output DOA4 = CELL7.OUT_F2;
				output DOA5 = CELL7.OUT_F3;
				output DOA6 = CELL7.OUT_F4;
				output DOA7 = CELL7.OUT_F5;
				output DOA8 = CELL7.OUT_F6;
				output DOA9 = CELL7.OUT_F7;
				output DOB0 = CELL6.OUT_Q6;
				output DOB1 = CELL6.OUT_Q7;
				output DOB10 = CELL8.OUT_Q0;
				output DOB11 = CELL8.OUT_Q1;
				output DOB12 = CELL8.OUT_Q2;
				output DOB13 = CELL8.OUT_Q3;
				output DOB14 = CELL8.OUT_Q4;
				output DOB15 = CELL8.OUT_Q5;
				output DOB16 = CELL8.OUT_Q6;
				output DOB17 = CELL8.OUT_Q7;
				output DOB2 = CELL7.OUT_Q0;
				output DOB3 = CELL7.OUT_Q1;
				output DOB4 = CELL7.OUT_Q2;
				output DOB5 = CELL7.OUT_Q3;
				output DOB6 = CELL7.OUT_Q4;
				output DOB7 = CELL7.OUT_Q5;
				output DOB8 = CELL7.OUT_Q6;
				output DOB9 = CELL7.OUT_Q7;
				output EF = CELL8.OUT_OFX0;
				output FF = CELL7.OUT_OFX0;
				input OCEA = CELL7.IMUX_CE0;
				input OCEB = CELL8.IMUX_CE0;
				input RSTA = CELL7.IMUX_LSR0;
				input RSTB = CELL8.IMUX_LSR0;
				input WEA = CELL7.IMUX_LSR1;
				input WEB = CELL8.IMUX_LSR1;
			}

			// wire CELL0.IMUX_A0                  EBR0.ADB6
			// wire CELL0.IMUX_A1                  EBR0.ADB7
			// wire CELL0.IMUX_A2                  EBR0.ADB4
			// wire CELL0.IMUX_A3                  EBR0.ADB5
			// wire CELL0.IMUX_A4                  EBR0.ADB2
			// wire CELL0.IMUX_A5                  EBR0.ADB3
			// wire CELL0.IMUX_A6                  EBR0.ADB0
			// wire CELL0.IMUX_A7                  EBR0.ADB1
			// wire CELL0.IMUX_B0                  EBR0.DIB4
			// wire CELL0.IMUX_B1                  EBR0.DIB5
			// wire CELL0.IMUX_B2                  EBR0.DIB6
			// wire CELL0.IMUX_B3                  EBR0.DIB7
			// wire CELL0.IMUX_B4                  EBR0.DIB0
			// wire CELL0.IMUX_B5                  EBR0.DIB1
			// wire CELL0.IMUX_B6                  EBR0.DIB2
			// wire CELL0.IMUX_B7                  EBR0.DIB3
			// wire CELL0.IMUX_C0                  EBR0.ADA2
			// wire CELL0.IMUX_C1                  EBR0.ADA3
			// wire CELL0.IMUX_C2                  EBR0.ADA0
			// wire CELL0.IMUX_C3                  EBR0.ADA1
			// wire CELL0.IMUX_C4                  EBR0.ADA6
			// wire CELL0.IMUX_C5                  EBR0.ADA7
			// wire CELL0.IMUX_C6                  EBR0.ADA4
			// wire CELL0.IMUX_C7                  EBR0.ADA5
			// wire CELL0.IMUX_D0                  EBR0.DIA0
			// wire CELL0.IMUX_D1                  EBR0.DIA1
			// wire CELL0.IMUX_D2                  EBR0.DIA2
			// wire CELL0.IMUX_D3                  EBR0.DIA3
			// wire CELL0.IMUX_D4                  EBR0.DIA4
			// wire CELL0.IMUX_D5                  EBR0.DIA5
			// wire CELL0.IMUX_D6                  EBR0.DIA6
			// wire CELL0.IMUX_D7                  EBR0.DIA7
			// wire CELL0.IMUX_LSR0                EBR0.RSTA
			// wire CELL0.IMUX_LSR1                EBR0.WEA
			// wire CELL0.IMUX_CLK0_DELAY          EBR0.CLKA
			// wire CELL0.IMUX_CE0                 EBR0.OCEA
			// wire CELL0.IMUX_CE1                 EBR0.CEA
			// wire CELL0.IMUX_CE2                 EBR0.CSA0
			// wire CELL0.IMUX_CE3                 EBR0.CSA1
			// wire CELL0.OUT_F0                   EBR0.DOA0
			// wire CELL0.OUT_F1                   EBR0.DOA1
			// wire CELL0.OUT_F2                   EBR0.DOA2
			// wire CELL0.OUT_F3                   EBR0.DOA3
			// wire CELL0.OUT_F4                   EBR0.DOA4
			// wire CELL0.OUT_F5                   EBR0.DOA5
			// wire CELL0.OUT_F6                   EBR0.DOA6
			// wire CELL0.OUT_F7                   EBR0.DOA7
			// wire CELL0.OUT_Q0                   EBR0.DOB0
			// wire CELL0.OUT_Q1                   EBR0.DOB1
			// wire CELL0.OUT_Q2                   EBR0.DOB2
			// wire CELL0.OUT_Q3                   EBR0.DOB3
			// wire CELL0.OUT_Q4                   EBR0.DOB4
			// wire CELL0.OUT_Q5                   EBR0.DOB5
			// wire CELL0.OUT_Q6                   EBR0.DOB6
			// wire CELL0.OUT_Q7                   EBR0.DOB7
			// wire CELL0.OUT_OFX0                 EBR0.FF
			// wire CELL0.OUT_OFX1                 EBR0.AF
			// wire CELL1.IMUX_A2                  EBR0.ADB12
			// wire CELL1.IMUX_A3                  EBR0.ADB13
			// wire CELL1.IMUX_A4                  EBR0.ADB10
			// wire CELL1.IMUX_A5                  EBR0.ADB11
			// wire CELL1.IMUX_A6                  EBR0.ADB8
			// wire CELL1.IMUX_A7                  EBR0.ADB9
			// wire CELL1.IMUX_B0                  EBR0.DIB12
			// wire CELL1.IMUX_B1                  EBR0.DIB13
			// wire CELL1.IMUX_B2                  EBR0.DIB14
			// wire CELL1.IMUX_B3                  EBR0.DIB15
			// wire CELL1.IMUX_B4                  EBR0.DIB8
			// wire CELL1.IMUX_B5                  EBR0.DIB9
			// wire CELL1.IMUX_B6                  EBR0.DIB10
			// wire CELL1.IMUX_B7                  EBR0.DIB11
			// wire CELL1.IMUX_C0                  EBR0.ADA10
			// wire CELL1.IMUX_C1                  EBR0.ADA11
			// wire CELL1.IMUX_C2                  EBR0.ADA8
			// wire CELL1.IMUX_C3                  EBR0.ADA9
			// wire CELL1.IMUX_C6                  EBR0.ADA12
			// wire CELL1.IMUX_C7                  EBR0.ADA13
			// wire CELL1.IMUX_D0                  EBR0.DIA8
			// wire CELL1.IMUX_D1                  EBR0.DIA9
			// wire CELL1.IMUX_D2                  EBR0.DIA10
			// wire CELL1.IMUX_D3                  EBR0.DIA11
			// wire CELL1.IMUX_D4                  EBR0.DIA12
			// wire CELL1.IMUX_D5                  EBR0.DIA13
			// wire CELL1.IMUX_D6                  EBR0.DIA14
			// wire CELL1.IMUX_D7                  EBR0.DIA15
			// wire CELL1.IMUX_LSR0                EBR0.RSTB
			// wire CELL1.IMUX_LSR1                EBR0.WEB
			// wire CELL1.IMUX_CLK0_DELAY          EBR0.CLKB
			// wire CELL1.IMUX_CE0                 EBR0.OCEB
			// wire CELL1.IMUX_CE1                 EBR0.CEB
			// wire CELL1.IMUX_CE2                 EBR0.CSB0
			// wire CELL1.IMUX_CE3                 EBR0.CSA2
			// wire CELL1.OUT_F0                   EBR0.DOA8
			// wire CELL1.OUT_F1                   EBR0.DOA9
			// wire CELL1.OUT_F2                   EBR0.DOA10
			// wire CELL1.OUT_F3                   EBR0.DOA11
			// wire CELL1.OUT_F4                   EBR0.DOA12
			// wire CELL1.OUT_F5                   EBR0.DOA13
			// wire CELL1.OUT_F6                   EBR0.DOA14
			// wire CELL1.OUT_F7                   EBR0.DOA15
			// wire CELL1.OUT_Q0                   EBR0.DOB8
			// wire CELL1.OUT_Q1                   EBR0.DOB9
			// wire CELL1.OUT_Q2                   EBR0.DOB10
			// wire CELL1.OUT_Q3                   EBR0.DOB11
			// wire CELL1.OUT_Q4                   EBR0.DOB12
			// wire CELL1.OUT_Q5                   EBR0.DOB13
			// wire CELL1.OUT_Q6                   EBR0.DOB14
			// wire CELL1.OUT_Q7                   EBR0.DOB15
			// wire CELL1.OUT_OFX0                 EBR0.EF
			// wire CELL1.OUT_OFX1                 EBR0.AE
			// wire CELL2.IMUX_A0                  EBR1.ADB6
			// wire CELL2.IMUX_A1                  EBR1.ADB7
			// wire CELL2.IMUX_A2                  EBR1.ADB4
			// wire CELL2.IMUX_A3                  EBR1.ADB5
			// wire CELL2.IMUX_A4                  EBR1.ADB2
			// wire CELL2.IMUX_A5                  EBR1.ADB3
			// wire CELL2.IMUX_A6                  EBR1.ADB0
			// wire CELL2.IMUX_A7                  EBR1.ADB1
			// wire CELL2.IMUX_B0                  EBR1.DIB2
			// wire CELL2.IMUX_B1                  EBR1.DIB3
			// wire CELL2.IMUX_B2                  EBR1.DIB4
			// wire CELL2.IMUX_B3                  EBR1.DIB5
			// wire CELL2.IMUX_B4                  EBR0.DIB16
			// wire CELL2.IMUX_B5                  EBR0.DIB17
			// wire CELL2.IMUX_B6                  EBR1.DIB0
			// wire CELL2.IMUX_B7                  EBR1.DIB1
			// wire CELL2.IMUX_C0                  EBR1.ADA2
			// wire CELL2.IMUX_C1                  EBR1.ADA3
			// wire CELL2.IMUX_C2                  EBR1.ADA0
			// wire CELL2.IMUX_C3                  EBR1.ADA1
			// wire CELL2.IMUX_C4                  EBR1.ADA6
			// wire CELL2.IMUX_C5                  EBR1.ADA7
			// wire CELL2.IMUX_C6                  EBR1.ADA4
			// wire CELL2.IMUX_C7                  EBR1.ADA5
			// wire CELL2.IMUX_D0                  EBR0.DIA16
			// wire CELL2.IMUX_D1                  EBR0.DIA17
			// wire CELL2.IMUX_D2                  EBR1.DIA0
			// wire CELL2.IMUX_D3                  EBR1.DIA1
			// wire CELL2.IMUX_D4                  EBR1.DIA2
			// wire CELL2.IMUX_D5                  EBR1.DIA3
			// wire CELL2.IMUX_D6                  EBR1.DIA4
			// wire CELL2.IMUX_D7                  EBR1.DIA5
			// wire CELL2.IMUX_LSR0                EBR1.RSTA
			// wire CELL2.IMUX_LSR1                EBR1.WEA
			// wire CELL2.IMUX_CLK0_DELAY          EBR1.CLKA
			// wire CELL2.IMUX_CE0                 EBR1.OCEA
			// wire CELL2.IMUX_CE1                 EBR1.CEA
			// wire CELL2.IMUX_CE2                 EBR0.CSB1
			// wire CELL2.IMUX_CE3                 EBR0.CSB2
			// wire CELL2.OUT_F0                   EBR0.DOA16
			// wire CELL2.OUT_F1                   EBR0.DOA17
			// wire CELL2.OUT_F2                   EBR1.DOA0
			// wire CELL2.OUT_F3                   EBR1.DOA1
			// wire CELL2.OUT_F4                   EBR1.DOA2
			// wire CELL2.OUT_F5                   EBR1.DOA3
			// wire CELL2.OUT_F6                   EBR1.DOA4
			// wire CELL2.OUT_F7                   EBR1.DOA5
			// wire CELL2.OUT_Q0                   EBR0.DOB16
			// wire CELL2.OUT_Q1                   EBR0.DOB17
			// wire CELL2.OUT_Q2                   EBR1.DOB0
			// wire CELL2.OUT_Q3                   EBR1.DOB1
			// wire CELL2.OUT_Q4                   EBR1.DOB2
			// wire CELL2.OUT_Q5                   EBR1.DOB3
			// wire CELL2.OUT_Q6                   EBR1.DOB4
			// wire CELL2.OUT_Q7                   EBR1.DOB5
			// wire CELL2.OUT_OFX0                 EBR1.FF
			// wire CELL2.OUT_OFX1                 EBR1.AF
			// wire CELL3.IMUX_A2                  EBR1.ADB12
			// wire CELL3.IMUX_A3                  EBR1.ADB13
			// wire CELL3.IMUX_A4                  EBR1.ADB10
			// wire CELL3.IMUX_A5                  EBR1.ADB11
			// wire CELL3.IMUX_A6                  EBR1.ADB8
			// wire CELL3.IMUX_A7                  EBR1.ADB9
			// wire CELL3.IMUX_B0                  EBR1.DIB10
			// wire CELL3.IMUX_B1                  EBR1.DIB11
			// wire CELL3.IMUX_B2                  EBR1.DIB12
			// wire CELL3.IMUX_B3                  EBR1.DIB13
			// wire CELL3.IMUX_B4                  EBR1.DIB6
			// wire CELL3.IMUX_B5                  EBR1.DIB7
			// wire CELL3.IMUX_B6                  EBR1.DIB8
			// wire CELL3.IMUX_B7                  EBR1.DIB9
			// wire CELL3.IMUX_C0                  EBR1.ADA10
			// wire CELL3.IMUX_C1                  EBR1.ADA11
			// wire CELL3.IMUX_C2                  EBR1.ADA8
			// wire CELL3.IMUX_C3                  EBR1.ADA9
			// wire CELL3.IMUX_C6                  EBR1.ADA12
			// wire CELL3.IMUX_C7                  EBR1.ADA13
			// wire CELL3.IMUX_D0                  EBR1.DIA6
			// wire CELL3.IMUX_D1                  EBR1.DIA7
			// wire CELL3.IMUX_D2                  EBR1.DIA8
			// wire CELL3.IMUX_D3                  EBR1.DIA9
			// wire CELL3.IMUX_D4                  EBR1.DIA10
			// wire CELL3.IMUX_D5                  EBR1.DIA11
			// wire CELL3.IMUX_D6                  EBR1.DIA12
			// wire CELL3.IMUX_D7                  EBR1.DIA13
			// wire CELL3.IMUX_LSR0                EBR1.RSTB
			// wire CELL3.IMUX_LSR1                EBR1.WEB
			// wire CELL3.IMUX_CLK0_DELAY          EBR1.CLKB
			// wire CELL3.IMUX_CE0                 EBR1.OCEB
			// wire CELL3.IMUX_CE1                 EBR1.CEB
			// wire CELL3.IMUX_CE2                 EBR1.CSA0
			// wire CELL3.IMUX_CE3                 EBR1.CSA1
			// wire CELL3.OUT_F0                   EBR1.DOA6
			// wire CELL3.OUT_F1                   EBR1.DOA7
			// wire CELL3.OUT_F2                   EBR1.DOA8
			// wire CELL3.OUT_F3                   EBR1.DOA9
			// wire CELL3.OUT_F4                   EBR1.DOA10
			// wire CELL3.OUT_F5                   EBR1.DOA11
			// wire CELL3.OUT_F6                   EBR1.DOA12
			// wire CELL3.OUT_F7                   EBR1.DOA13
			// wire CELL3.OUT_Q0                   EBR1.DOB6
			// wire CELL3.OUT_Q1                   EBR1.DOB7
			// wire CELL3.OUT_Q2                   EBR1.DOB8
			// wire CELL3.OUT_Q3                   EBR1.DOB9
			// wire CELL3.OUT_Q4                   EBR1.DOB10
			// wire CELL3.OUT_Q5                   EBR1.DOB11
			// wire CELL3.OUT_Q6                   EBR1.DOB12
			// wire CELL3.OUT_Q7                   EBR1.DOB13
			// wire CELL3.OUT_OFX0                 EBR1.EF
			// wire CELL3.OUT_OFX1                 EBR1.AE
			// wire CELL4.IMUX_B0                  EBR2.DIB0
			// wire CELL4.IMUX_B1                  EBR2.DIB1
			// wire CELL4.IMUX_B2                  EBR2.DIB2
			// wire CELL4.IMUX_B3                  EBR2.DIB3
			// wire CELL4.IMUX_B4                  EBR1.DIB14
			// wire CELL4.IMUX_B5                  EBR1.DIB15
			// wire CELL4.IMUX_B6                  EBR1.DIB16
			// wire CELL4.IMUX_B7                  EBR1.DIB17
			// wire CELL4.IMUX_D0                  EBR1.DIA14
			// wire CELL4.IMUX_D1                  EBR1.DIA15
			// wire CELL4.IMUX_D2                  EBR1.DIA16
			// wire CELL4.IMUX_D3                  EBR1.DIA17
			// wire CELL4.IMUX_D4                  EBR2.DIA0
			// wire CELL4.IMUX_D5                  EBR2.DIA1
			// wire CELL4.IMUX_D6                  EBR2.DIA2
			// wire CELL4.IMUX_D7                  EBR2.DIA3
			// wire CELL4.IMUX_LSR0                EBR1.CSB2
			// wire CELL4.IMUX_LSR1                EBR2.CSB2
			// wire CELL4.IMUX_CLK0_DELAY          EBR1.CSA2
			// wire CELL4.IMUX_CLK1_DELAY          EBR2.CSA2
			// wire CELL4.IMUX_CE0                 EBR1.CSB0
			// wire CELL4.IMUX_CE1                 EBR1.CSB1
			// wire CELL4.IMUX_CE2                 EBR2.CSA0
			// wire CELL4.IMUX_CE3                 EBR2.CSA1
			// wire CELL4.OUT_F0                   EBR1.DOA14
			// wire CELL4.OUT_F1                   EBR1.DOA15
			// wire CELL4.OUT_F2                   EBR1.DOA16
			// wire CELL4.OUT_F3                   EBR1.DOA17
			// wire CELL4.OUT_F4                   EBR2.DOA0
			// wire CELL4.OUT_F5                   EBR2.DOA1
			// wire CELL4.OUT_F6                   EBR2.DOA2
			// wire CELL4.OUT_F7                   EBR2.DOA3
			// wire CELL4.OUT_Q0                   EBR1.DOB14
			// wire CELL4.OUT_Q1                   EBR1.DOB15
			// wire CELL4.OUT_Q2                   EBR1.DOB16
			// wire CELL4.OUT_Q3                   EBR1.DOB17
			// wire CELL4.OUT_Q4                   EBR2.DOB0
			// wire CELL4.OUT_Q5                   EBR2.DOB1
			// wire CELL4.OUT_Q6                   EBR2.DOB2
			// wire CELL4.OUT_Q7                   EBR2.DOB3
			// wire CELL5.IMUX_A0                  EBR2.ADB6
			// wire CELL5.IMUX_A1                  EBR2.ADB7
			// wire CELL5.IMUX_A2                  EBR2.ADB4
			// wire CELL5.IMUX_A3                  EBR2.ADB5
			// wire CELL5.IMUX_A4                  EBR2.ADB2
			// wire CELL5.IMUX_A5                  EBR2.ADB3
			// wire CELL5.IMUX_A6                  EBR2.ADB0
			// wire CELL5.IMUX_A7                  EBR2.ADB1
			// wire CELL5.IMUX_B0                  EBR2.DIB8
			// wire CELL5.IMUX_B1                  EBR2.DIB9
			// wire CELL5.IMUX_B2                  EBR2.DIB10
			// wire CELL5.IMUX_B3                  EBR2.DIB11
			// wire CELL5.IMUX_B4                  EBR2.DIB4
			// wire CELL5.IMUX_B5                  EBR2.DIB5
			// wire CELL5.IMUX_B6                  EBR2.DIB6
			// wire CELL5.IMUX_B7                  EBR2.DIB7
			// wire CELL5.IMUX_C0                  EBR2.ADA2
			// wire CELL5.IMUX_C1                  EBR2.ADA3
			// wire CELL5.IMUX_C2                  EBR2.ADA0
			// wire CELL5.IMUX_C3                  EBR2.ADA1
			// wire CELL5.IMUX_C4                  EBR2.ADA6
			// wire CELL5.IMUX_C5                  EBR2.ADA7
			// wire CELL5.IMUX_C6                  EBR2.ADA4
			// wire CELL5.IMUX_C7                  EBR2.ADA5
			// wire CELL5.IMUX_D0                  EBR2.DIA4
			// wire CELL5.IMUX_D1                  EBR2.DIA5
			// wire CELL5.IMUX_D2                  EBR2.DIA6
			// wire CELL5.IMUX_D3                  EBR2.DIA7
			// wire CELL5.IMUX_D4                  EBR2.DIA8
			// wire CELL5.IMUX_D5                  EBR2.DIA9
			// wire CELL5.IMUX_D6                  EBR2.DIA10
			// wire CELL5.IMUX_D7                  EBR2.DIA11
			// wire CELL5.IMUX_LSR0                EBR2.RSTA
			// wire CELL5.IMUX_LSR1                EBR2.WEA
			// wire CELL5.IMUX_CLK0_DELAY          EBR2.CLKA
			// wire CELL5.IMUX_CE0                 EBR2.OCEA
			// wire CELL5.IMUX_CE1                 EBR2.CEA
			// wire CELL5.IMUX_CE2                 EBR2.CSB0
			// wire CELL5.IMUX_CE3                 EBR2.CSB1
			// wire CELL5.OUT_F0                   EBR2.DOA4
			// wire CELL5.OUT_F1                   EBR2.DOA5
			// wire CELL5.OUT_F2                   EBR2.DOA6
			// wire CELL5.OUT_F3                   EBR2.DOA7
			// wire CELL5.OUT_F4                   EBR2.DOA8
			// wire CELL5.OUT_F5                   EBR2.DOA9
			// wire CELL5.OUT_F6                   EBR2.DOA10
			// wire CELL5.OUT_F7                   EBR2.DOA11
			// wire CELL5.OUT_Q0                   EBR2.DOB4
			// wire CELL5.OUT_Q1                   EBR2.DOB5
			// wire CELL5.OUT_Q2                   EBR2.DOB6
			// wire CELL5.OUT_Q3                   EBR2.DOB7
			// wire CELL5.OUT_Q4                   EBR2.DOB8
			// wire CELL5.OUT_Q5                   EBR2.DOB9
			// wire CELL5.OUT_Q6                   EBR2.DOB10
			// wire CELL5.OUT_Q7                   EBR2.DOB11
			// wire CELL5.OUT_OFX0                 EBR2.FF
			// wire CELL5.OUT_OFX1                 EBR2.AF
			// wire CELL6.IMUX_A2                  EBR2.ADB12
			// wire CELL6.IMUX_A3                  EBR2.ADB13
			// wire CELL6.IMUX_A4                  EBR2.ADB10
			// wire CELL6.IMUX_A5                  EBR2.ADB11
			// wire CELL6.IMUX_A6                  EBR2.ADB8
			// wire CELL6.IMUX_A7                  EBR2.ADB9
			// wire CELL6.IMUX_B0                  EBR2.DIB16
			// wire CELL6.IMUX_B1                  EBR2.DIB17
			// wire CELL6.IMUX_B2                  EBR3.DIB0
			// wire CELL6.IMUX_B3                  EBR3.DIB1
			// wire CELL6.IMUX_B4                  EBR2.DIB12
			// wire CELL6.IMUX_B5                  EBR2.DIB13
			// wire CELL6.IMUX_B6                  EBR2.DIB14
			// wire CELL6.IMUX_B7                  EBR2.DIB15
			// wire CELL6.IMUX_C0                  EBR2.ADA10
			// wire CELL6.IMUX_C1                  EBR2.ADA11
			// wire CELL6.IMUX_C2                  EBR2.ADA8
			// wire CELL6.IMUX_C3                  EBR2.ADA9
			// wire CELL6.IMUX_C6                  EBR2.ADA12
			// wire CELL6.IMUX_C7                  EBR2.ADA13
			// wire CELL6.IMUX_D0                  EBR2.DIA12
			// wire CELL6.IMUX_D1                  EBR2.DIA13
			// wire CELL6.IMUX_D2                  EBR2.DIA14
			// wire CELL6.IMUX_D3                  EBR2.DIA15
			// wire CELL6.IMUX_D4                  EBR2.DIA16
			// wire CELL6.IMUX_D5                  EBR2.DIA17
			// wire CELL6.IMUX_D6                  EBR3.DIA0
			// wire CELL6.IMUX_D7                  EBR3.DIA1
			// wire CELL6.IMUX_LSR0                EBR2.RSTB
			// wire CELL6.IMUX_LSR1                EBR2.WEB
			// wire CELL6.IMUX_CLK0_DELAY          EBR2.CLKB
			// wire CELL6.IMUX_CE0                 EBR2.OCEB
			// wire CELL6.IMUX_CE1                 EBR2.CEB
			// wire CELL6.IMUX_CE2                 EBR3.CSA1
			// wire CELL6.IMUX_CE3                 EBR3.CSA2
			// wire CELL6.OUT_F0                   EBR2.DOA12
			// wire CELL6.OUT_F1                   EBR2.DOA13
			// wire CELL6.OUT_F2                   EBR2.DOA14
			// wire CELL6.OUT_F3                   EBR2.DOA15
			// wire CELL6.OUT_F4                   EBR2.DOA16
			// wire CELL6.OUT_F5                   EBR2.DOA17
			// wire CELL6.OUT_F6                   EBR3.DOA0
			// wire CELL6.OUT_F7                   EBR3.DOA1
			// wire CELL6.OUT_Q0                   EBR2.DOB12
			// wire CELL6.OUT_Q1                   EBR2.DOB13
			// wire CELL6.OUT_Q2                   EBR2.DOB14
			// wire CELL6.OUT_Q3                   EBR2.DOB15
			// wire CELL6.OUT_Q4                   EBR2.DOB16
			// wire CELL6.OUT_Q5                   EBR2.DOB17
			// wire CELL6.OUT_Q6                   EBR3.DOB0
			// wire CELL6.OUT_Q7                   EBR3.DOB1
			// wire CELL6.OUT_OFX0                 EBR2.EF
			// wire CELL6.OUT_OFX1                 EBR2.AE
			// wire CELL7.IMUX_A0                  EBR3.ADB6
			// wire CELL7.IMUX_A1                  EBR3.ADB7
			// wire CELL7.IMUX_A2                  EBR3.ADB4
			// wire CELL7.IMUX_A3                  EBR3.ADB5
			// wire CELL7.IMUX_A4                  EBR3.ADB2
			// wire CELL7.IMUX_A5                  EBR3.ADB3
			// wire CELL7.IMUX_A6                  EBR3.ADB0
			// wire CELL7.IMUX_A7                  EBR3.ADB1
			// wire CELL7.IMUX_B0                  EBR3.DIB6
			// wire CELL7.IMUX_B1                  EBR3.DIB7
			// wire CELL7.IMUX_B2                  EBR3.DIB8
			// wire CELL7.IMUX_B3                  EBR3.DIB9
			// wire CELL7.IMUX_B4                  EBR3.DIB2
			// wire CELL7.IMUX_B5                  EBR3.DIB3
			// wire CELL7.IMUX_B6                  EBR3.DIB4
			// wire CELL7.IMUX_B7                  EBR3.DIB5
			// wire CELL7.IMUX_C0                  EBR3.ADA2
			// wire CELL7.IMUX_C1                  EBR3.ADA3
			// wire CELL7.IMUX_C2                  EBR3.ADA0
			// wire CELL7.IMUX_C3                  EBR3.ADA1
			// wire CELL7.IMUX_C4                  EBR3.ADA6
			// wire CELL7.IMUX_C5                  EBR3.ADA7
			// wire CELL7.IMUX_C6                  EBR3.ADA4
			// wire CELL7.IMUX_C7                  EBR3.ADA5
			// wire CELL7.IMUX_D0                  EBR3.DIA2
			// wire CELL7.IMUX_D1                  EBR3.DIA3
			// wire CELL7.IMUX_D2                  EBR3.DIA4
			// wire CELL7.IMUX_D3                  EBR3.DIA5
			// wire CELL7.IMUX_D4                  EBR3.DIA6
			// wire CELL7.IMUX_D5                  EBR3.DIA7
			// wire CELL7.IMUX_D6                  EBR3.DIA8
			// wire CELL7.IMUX_D7                  EBR3.DIA9
			// wire CELL7.IMUX_LSR0                EBR3.RSTA
			// wire CELL7.IMUX_LSR1                EBR3.WEA
			// wire CELL7.IMUX_CLK0_DELAY          EBR3.CLKA
			// wire CELL7.IMUX_CE0                 EBR3.OCEA
			// wire CELL7.IMUX_CE1                 EBR3.CEA
			// wire CELL7.IMUX_CE2                 EBR3.CSA0
			// wire CELL7.IMUX_CE3                 EBR3.CSB2
			// wire CELL7.OUT_F0                   EBR3.DOA2
			// wire CELL7.OUT_F1                   EBR3.DOA3
			// wire CELL7.OUT_F2                   EBR3.DOA4
			// wire CELL7.OUT_F3                   EBR3.DOA5
			// wire CELL7.OUT_F4                   EBR3.DOA6
			// wire CELL7.OUT_F5                   EBR3.DOA7
			// wire CELL7.OUT_F6                   EBR3.DOA8
			// wire CELL7.OUT_F7                   EBR3.DOA9
			// wire CELL7.OUT_Q0                   EBR3.DOB2
			// wire CELL7.OUT_Q1                   EBR3.DOB3
			// wire CELL7.OUT_Q2                   EBR3.DOB4
			// wire CELL7.OUT_Q3                   EBR3.DOB5
			// wire CELL7.OUT_Q4                   EBR3.DOB6
			// wire CELL7.OUT_Q5                   EBR3.DOB7
			// wire CELL7.OUT_Q6                   EBR3.DOB8
			// wire CELL7.OUT_Q7                   EBR3.DOB9
			// wire CELL7.OUT_OFX0                 EBR3.FF
			// wire CELL7.OUT_OFX1                 EBR3.AF
			// wire CELL8.IMUX_A2                  EBR3.ADB12
			// wire CELL8.IMUX_A3                  EBR3.ADB13
			// wire CELL8.IMUX_A4                  EBR3.ADB10
			// wire CELL8.IMUX_A5                  EBR3.ADB11
			// wire CELL8.IMUX_A6                  EBR3.ADB8
			// wire CELL8.IMUX_A7                  EBR3.ADB9
			// wire CELL8.IMUX_B0                  EBR3.DIB14
			// wire CELL8.IMUX_B1                  EBR3.DIB15
			// wire CELL8.IMUX_B2                  EBR3.DIB16
			// wire CELL8.IMUX_B3                  EBR3.DIB17
			// wire CELL8.IMUX_B4                  EBR3.DIB10
			// wire CELL8.IMUX_B5                  EBR3.DIB11
			// wire CELL8.IMUX_B6                  EBR3.DIB12
			// wire CELL8.IMUX_B7                  EBR3.DIB13
			// wire CELL8.IMUX_C0                  EBR3.ADA10
			// wire CELL8.IMUX_C1                  EBR3.ADA11
			// wire CELL8.IMUX_C2                  EBR3.ADA8
			// wire CELL8.IMUX_C3                  EBR3.ADA9
			// wire CELL8.IMUX_C6                  EBR3.ADA12
			// wire CELL8.IMUX_C7                  EBR3.ADA13
			// wire CELL8.IMUX_D0                  EBR3.DIA10
			// wire CELL8.IMUX_D1                  EBR3.DIA11
			// wire CELL8.IMUX_D2                  EBR3.DIA12
			// wire CELL8.IMUX_D3                  EBR3.DIA13
			// wire CELL8.IMUX_D4                  EBR3.DIA14
			// wire CELL8.IMUX_D5                  EBR3.DIA15
			// wire CELL8.IMUX_D6                  EBR3.DIA16
			// wire CELL8.IMUX_D7                  EBR3.DIA17
			// wire CELL8.IMUX_LSR0                EBR3.RSTB
			// wire CELL8.IMUX_LSR1                EBR3.WEB
			// wire CELL8.IMUX_CLK0_DELAY          EBR3.CLKB
			// wire CELL8.IMUX_CE0                 EBR3.OCEB
			// wire CELL8.IMUX_CE1                 EBR3.CEB
			// wire CELL8.IMUX_CE2                 EBR3.CSB0
			// wire CELL8.IMUX_CE3                 EBR3.CSB1
			// wire CELL8.OUT_F0                   EBR3.DOA10
			// wire CELL8.OUT_F1                   EBR3.DOA11
			// wire CELL8.OUT_F2                   EBR3.DOA12
			// wire CELL8.OUT_F3                   EBR3.DOA13
			// wire CELL8.OUT_F4                   EBR3.DOA14
			// wire CELL8.OUT_F5                   EBR3.DOA15
			// wire CELL8.OUT_F6                   EBR3.DOA16
			// wire CELL8.OUT_F7                   EBR3.DOA17
			// wire CELL8.OUT_Q0                   EBR3.DOB10
			// wire CELL8.OUT_Q1                   EBR3.DOB11
			// wire CELL8.OUT_Q2                   EBR3.DOB12
			// wire CELL8.OUT_Q3                   EBR3.DOB13
			// wire CELL8.OUT_Q4                   EBR3.DOB14
			// wire CELL8.OUT_Q5                   EBR3.DOB15
			// wire CELL8.OUT_Q6                   EBR3.DOB16
			// wire CELL8.OUT_Q7                   EBR3.DOB17
			// wire CELL8.OUT_OFX0                 EBR3.EF
			// wire CELL8.OUT_OFX1                 EBR3.AE
		}

		tile_class DSP {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;

			bel DSP0 {
				input A0_0 = CELL0.IMUX_D0;
				input A0_1 = CELL2.IMUX_D2;
				input A10_0 = CELL1.IMUX_D2;
				input A10_1 = CELL3.IMUX_D4;
				input A11_0 = CELL1.IMUX_D3;
				input A11_1 = CELL3.IMUX_D5;
				input A12_0 = CELL1.IMUX_D4;
				input A12_1 = CELL3.IMUX_D6;
				input A13_0 = CELL1.IMUX_D5;
				input A13_1 = CELL3.IMUX_D7;
				input A14_0 = CELL1.IMUX_D6;
				input A14_1 = CELL4.IMUX_D0;
				input A15_0 = CELL1.IMUX_D7;
				input A15_1 = CELL4.IMUX_D1;
				input A16_0 = CELL2.IMUX_D0;
				input A16_1 = CELL4.IMUX_D2;
				input A17_0 = CELL2.IMUX_D1;
				input A17_1 = CELL4.IMUX_D3;
				input A1_0 = CELL0.IMUX_D1;
				input A1_1 = CELL2.IMUX_D3;
				input A2_0 = CELL0.IMUX_D2;
				input A2_1 = CELL2.IMUX_D4;
				input A3_0 = CELL0.IMUX_D3;
				input A3_1 = CELL2.IMUX_D5;
				input A4_0 = CELL0.IMUX_D4;
				input A4_1 = CELL2.IMUX_D6;
				input A5_0 = CELL0.IMUX_D5;
				input A5_1 = CELL2.IMUX_D7;
				input A6_0 = CELL0.IMUX_D6;
				input A6_1 = CELL3.IMUX_D0;
				input A7_0 = CELL0.IMUX_D7;
				input A7_1 = CELL3.IMUX_D1;
				input A8_0 = CELL1.IMUX_D0;
				input A8_1 = CELL3.IMUX_D2;
				input A9_0 = CELL1.IMUX_D1;
				input A9_1 = CELL3.IMUX_D3;
				input B0_0 = CELL0.IMUX_B4;
				input B0_1 = CELL2.IMUX_B6;
				input B10_0 = CELL1.IMUX_B6;
				input B10_1 = CELL3.IMUX_B0;
				input B11_0 = CELL1.IMUX_B7;
				input B11_1 = CELL3.IMUX_B1;
				input B12_0 = CELL1.IMUX_B0;
				input B12_1 = CELL3.IMUX_B2;
				input B13_0 = CELL1.IMUX_B1;
				input B13_1 = CELL3.IMUX_B3;
				input B14_0 = CELL1.IMUX_B2;
				input B14_1 = CELL4.IMUX_B4;
				input B15_0 = CELL1.IMUX_B3;
				input B15_1 = CELL4.IMUX_B5;
				input B16_0 = CELL2.IMUX_B4;
				input B16_1 = CELL4.IMUX_B6;
				input B17_0 = CELL2.IMUX_B5;
				input B17_1 = CELL4.IMUX_B7;
				input B1_0 = CELL0.IMUX_B5;
				input B1_1 = CELL2.IMUX_B7;
				input B2_0 = CELL0.IMUX_B6;
				input B2_1 = CELL2.IMUX_B0;
				input B3_0 = CELL0.IMUX_B7;
				input B3_1 = CELL2.IMUX_B1;
				input B4_0 = CELL0.IMUX_B0;
				input B4_1 = CELL2.IMUX_B2;
				input B5_0 = CELL0.IMUX_B1;
				input B5_1 = CELL2.IMUX_B3;
				input B6_0 = CELL0.IMUX_B2;
				input B6_1 = CELL3.IMUX_B4;
				input B7_0 = CELL0.IMUX_B3;
				input B7_1 = CELL3.IMUX_B5;
				input B8_0 = CELL1.IMUX_B4;
				input B8_1 = CELL3.IMUX_B6;
				input B9_0 = CELL1.IMUX_B5;
				input B9_1 = CELL3.IMUX_B7;
				input C0 = CELL0.IMUX_C2;
				input C1 = CELL0.IMUX_C3;
				input C10 = CELL1.IMUX_C0;
				input C11 = CELL1.IMUX_C1;
				input C12 = CELL1.IMUX_C6;
				input C13 = CELL1.IMUX_C7;
				input C14 = CELL1.IMUX_C4;
				input C15 = CELL1.IMUX_C5;
				input C16 = CELL2.IMUX_C2;
				input C17 = CELL2.IMUX_C3;
				input C18 = CELL2.IMUX_C0;
				input C19 = CELL2.IMUX_C1;
				input C2 = CELL0.IMUX_C0;
				input C20 = CELL2.IMUX_C6;
				input C21 = CELL2.IMUX_C7;
				input C22 = CELL2.IMUX_C4;
				input C23 = CELL2.IMUX_C5;
				input C24 = CELL3.IMUX_C2;
				input C25 = CELL3.IMUX_C3;
				input C26 = CELL3.IMUX_C0;
				input C27 = CELL3.IMUX_C1;
				input C28 = CELL3.IMUX_C6;
				input C29 = CELL3.IMUX_C7;
				input C3 = CELL0.IMUX_C1;
				input C30 = CELL3.IMUX_C4;
				input C31 = CELL3.IMUX_C5;
				input C32 = CELL0.IMUX_A6;
				input C33 = CELL0.IMUX_A7;
				input C34 = CELL0.IMUX_A4;
				input C35 = CELL0.IMUX_A5;
				input C36 = CELL0.IMUX_A2;
				input C37 = CELL0.IMUX_A3;
				input C38 = CELL0.IMUX_A0;
				input C39 = CELL0.IMUX_A1;
				input C4 = CELL0.IMUX_C6;
				input C40 = CELL1.IMUX_A6;
				input C41 = CELL1.IMUX_A7;
				input C42 = CELL1.IMUX_A4;
				input C43 = CELL1.IMUX_A5;
				input C44 = CELL1.IMUX_A2;
				input C45 = CELL1.IMUX_A3;
				input C46 = CELL1.IMUX_A0;
				input C47 = CELL1.IMUX_A1;
				input C48 = CELL2.IMUX_A6;
				input C49 = CELL2.IMUX_A7;
				input C5 = CELL0.IMUX_C7;
				input C50 = CELL2.IMUX_A4;
				input C51 = CELL2.IMUX_A5;
				input C52 = CELL2.IMUX_A2;
				input C53 = CELL2.IMUX_A3;
				input C6 = CELL0.IMUX_C4;
				input C7 = CELL0.IMUX_C5;
				input C8 = CELL1.IMUX_C2;
				input C9 = CELL1.IMUX_C3;
				input CE0 = CELL1.IMUX_CE0;
				input CE1 = CELL1.IMUX_CE1;
				input CE2 = CELL2.IMUX_CE0;
				input CE3 = CELL2.IMUX_CE1;
				input CLK0 = CELL1.IMUX_CLK0_DELAY;
				input CLK1 = CELL1.IMUX_CLK1_DELAY;
				input CLK2 = CELL2.IMUX_CLK0_DELAY;
				input CLK3 = CELL2.IMUX_CLK1_DELAY;
				output EQOM = CELL2.OUT_Q7;
				output EQPAT = CELL2.OUT_Q6;
				output EQPATB = CELL2.OUT_Q5;
				output EQZ = CELL3.OUT_Q1;
				output EQZM = CELL3.OUT_Q0;
				input OP0 = CELL0.IMUX_CE2;
				input OP1 = CELL0.IMUX_CE3;
				input OP10 = CELL4.IMUX_CE0;
				input OP2 = CELL1.IMUX_CE2;
				input OP3 = CELL1.IMUX_CE3;
				input OP4 = CELL2.IMUX_CE2;
				input OP5 = CELL2.IMUX_CE3;
				input OP6 = CELL3.IMUX_CE0;
				input OP7 = CELL3.IMUX_CE1;
				input OP8 = CELL3.IMUX_CE2;
				input OP9 = CELL3.IMUX_CE3;
				input OPPRE_0 = CELL2.IMUX_A0;
				input OPPRE_1 = CELL2.IMUX_A1;
				output OVER = CELL2.OUT_Q4;
				output OVERUNDER = CELL2.OUT_Q2;
				output P0_0 = CELL0.OUT_F0;
				output P0_1 = CELL0.OUT_Q0;
				output P10_0 = CELL1.OUT_F2;
				output P10_1 = CELL1.OUT_Q2;
				output P11_0 = CELL1.OUT_F3;
				output P11_1 = CELL1.OUT_Q3;
				output P12_0 = CELL1.OUT_F4;
				output P12_1 = CELL1.OUT_Q4;
				output P13_0 = CELL1.OUT_F5;
				output P13_1 = CELL1.OUT_Q5;
				output P14_0 = CELL1.OUT_F6;
				output P14_1 = CELL1.OUT_Q6;
				output P15_0 = CELL1.OUT_F7;
				output P15_1 = CELL1.OUT_Q7;
				output P16_0 = CELL2.OUT_F0;
				output P16_1 = CELL2.OUT_Q0;
				output P17_0 = CELL2.OUT_F1;
				output P17_1 = CELL2.OUT_Q1;
				output P18_0 = CELL2.OUT_F2;
				output P18_1 = CELL2.OUT_Q2;
				output P19_0 = CELL2.OUT_F3;
				output P19_1 = CELL2.OUT_Q3;
				output P1_0 = CELL0.OUT_F1;
				output P1_1 = CELL0.OUT_Q1;
				output P20_0 = CELL2.OUT_F4;
				output P20_1 = CELL2.OUT_Q4;
				output P21_0 = CELL2.OUT_F5;
				output P21_1 = CELL2.OUT_Q5;
				output P22_0 = CELL2.OUT_F6;
				output P22_1 = CELL2.OUT_Q6;
				output P23_0 = CELL2.OUT_F7;
				output P23_1 = CELL2.OUT_Q7;
				output P24_0 = CELL3.OUT_F0;
				output P24_1 = CELL3.OUT_Q0;
				output P25_0 = CELL3.OUT_F1;
				output P25_1 = CELL3.OUT_Q1;
				output P26_0 = CELL3.OUT_F2;
				output P26_1 = CELL3.OUT_Q2;
				output P27_0 = CELL3.OUT_F3;
				output P27_1 = CELL3.OUT_Q3;
				output P28_0 = CELL3.OUT_F4;
				output P28_1 = CELL3.OUT_Q4;
				output P29_0 = CELL3.OUT_F5;
				output P29_1 = CELL3.OUT_Q5;
				output P2_0 = CELL0.OUT_F2;
				output P2_1 = CELL0.OUT_Q2;
				output P30_0 = CELL3.OUT_F6;
				output P30_1 = CELL3.OUT_Q6;
				output P31_0 = CELL3.OUT_F7;
				output P31_1 = CELL3.OUT_Q7;
				output P32_0 = CELL4.OUT_F0;
				output P32_1 = CELL4.OUT_Q0;
				output P33_0 = CELL4.OUT_F1;
				output P33_1 = CELL4.OUT_Q1;
				output P34_0 = CELL4.OUT_F2;
				output P34_1 = CELL4.OUT_Q2;
				output P35_0 = CELL4.OUT_F3;
				output P35_1 = CELL4.OUT_Q3;
				output P3_0 = CELL0.OUT_F3;
				output P3_1 = CELL0.OUT_Q3;
				output P4_0 = CELL0.OUT_F4;
				output P4_1 = CELL0.OUT_Q4;
				output P5_0 = CELL0.OUT_F5;
				output P5_1 = CELL0.OUT_Q5;
				output P6_0 = CELL0.OUT_F6;
				output P6_1 = CELL0.OUT_Q6;
				output P7_0 = CELL0.OUT_F7;
				output P7_1 = CELL0.OUT_Q7;
				output P8_0 = CELL1.OUT_F0;
				output P8_1 = CELL1.OUT_Q0;
				output P9_0 = CELL1.OUT_F1;
				output P9_1 = CELL1.OUT_Q1;
				output R0 = CELL0.OUT_F0;
				output R1 = CELL0.OUT_F1;
				output R10 = CELL1.OUT_F2;
				output R11 = CELL1.OUT_F3;
				output R12 = CELL1.OUT_F4;
				output R13 = CELL1.OUT_F5;
				output R14 = CELL1.OUT_F6;
				output R15 = CELL1.OUT_F7;
				output R16 = CELL2.OUT_F0;
				output R17 = CELL2.OUT_F1;
				output R18 = CELL0.OUT_Q0;
				output R19 = CELL0.OUT_Q1;
				output R2 = CELL0.OUT_F2;
				output R20 = CELL0.OUT_Q2;
				output R21 = CELL0.OUT_Q3;
				output R22 = CELL0.OUT_Q4;
				output R23 = CELL0.OUT_Q5;
				output R24 = CELL0.OUT_Q6;
				output R25 = CELL0.OUT_Q7;
				output R26 = CELL1.OUT_Q0;
				output R27 = CELL2.OUT_F2;
				output R28 = CELL2.OUT_F3;
				output R29 = CELL2.OUT_F4;
				output R3 = CELL0.OUT_F3;
				output R30 = CELL2.OUT_F5;
				output R31 = CELL2.OUT_F6;
				output R32 = CELL2.OUT_F7;
				output R33 = CELL3.OUT_F0;
				output R34 = CELL3.OUT_F1;
				output R35 = CELL3.OUT_F2;
				output R36 = CELL3.OUT_F3;
				output R37 = CELL3.OUT_F4;
				output R38 = CELL3.OUT_F5;
				output R39 = CELL3.OUT_F6;
				output R4 = CELL0.OUT_F4;
				output R40 = CELL3.OUT_F7;
				output R41 = CELL4.OUT_F0;
				output R42 = CELL4.OUT_F1;
				output R43 = CELL4.OUT_F2;
				output R44 = CELL4.OUT_F3;
				output R45 = CELL1.OUT_Q1;
				output R46 = CELL1.OUT_Q2;
				output R47 = CELL1.OUT_Q3;
				output R48 = CELL1.OUT_Q4;
				output R49 = CELL1.OUT_Q5;
				output R5 = CELL0.OUT_F5;
				output R50 = CELL1.OUT_Q6;
				output R51 = CELL1.OUT_Q7;
				output R52 = CELL2.OUT_Q0;
				output R53 = CELL2.OUT_Q1;
				output R6 = CELL0.OUT_F6;
				output R7 = CELL0.OUT_F7;
				output R8 = CELL1.OUT_F0;
				output R9 = CELL1.OUT_F1;
				input RST0 = CELL3.IMUX_LSR0;
				input RST1 = CELL3.IMUX_LSR1;
				input RST2 = CELL5.IMUX_LSR0;
				input RST3 = CELL5.IMUX_LSR1;
				input SIGNEDA_0 = CELL0.IMUX_CE0;
				input SIGNEDA_1 = CELL2.IMUX_LSR1;
				input SIGNEDB_0 = CELL0.IMUX_CE1;
				input SIGNEDB_1 = CELL4.IMUX_CE1;
				input SOURCEA_0 = CELL0.IMUX_LSR0;
				input SOURCEA_1 = CELL1.IMUX_LSR1;
				input SOURCEB_0 = CELL0.IMUX_LSR1;
				input SOURCEB_1 = CELL2.IMUX_LSR0;
				output SROA0 = CELL2.OUT_Q2;
				output SROA1 = CELL2.OUT_Q3;
				output SROA10 = CELL3.OUT_Q4;
				output SROA11 = CELL3.OUT_Q5;
				output SROA12 = CELL3.OUT_Q6;
				output SROA13 = CELL3.OUT_Q7;
				output SROA14 = CELL4.OUT_Q0;
				output SROA15 = CELL4.OUT_Q1;
				output SROA16 = CELL4.OUT_Q2;
				output SROA17 = CELL4.OUT_Q3;
				output SROA2 = CELL2.OUT_Q4;
				output SROA3 = CELL2.OUT_Q5;
				output SROA4 = CELL2.OUT_Q6;
				output SROA5 = CELL2.OUT_Q7;
				output SROA6 = CELL3.OUT_Q0;
				output SROA7 = CELL3.OUT_Q1;
				output SROA8 = CELL3.OUT_Q2;
				output SROA9 = CELL3.OUT_Q3;
				output UNDER = CELL2.OUT_Q3;
			}

			bel DSP1 {
				input A0_0 = CELL4.IMUX_D4;
				input A0_1 = CELL6.IMUX_D6;
				input A10_0 = CELL5.IMUX_D6;
				input A10_1 = CELL8.IMUX_D0;
				input A11_0 = CELL5.IMUX_D7;
				input A11_1 = CELL8.IMUX_D1;
				input A12_0 = CELL6.IMUX_D0;
				input A12_1 = CELL8.IMUX_D2;
				input A13_0 = CELL6.IMUX_D1;
				input A13_1 = CELL8.IMUX_D3;
				input A14_0 = CELL6.IMUX_D2;
				input A14_1 = CELL8.IMUX_D4;
				input A15_0 = CELL6.IMUX_D3;
				input A15_1 = CELL8.IMUX_D5;
				input A16_0 = CELL6.IMUX_D4;
				input A16_1 = CELL8.IMUX_D6;
				input A17_0 = CELL6.IMUX_D5;
				input A17_1 = CELL8.IMUX_D7;
				input A1_0 = CELL4.IMUX_D5;
				input A1_1 = CELL6.IMUX_D7;
				input A2_0 = CELL4.IMUX_D6;
				input A2_1 = CELL7.IMUX_D0;
				input A3_0 = CELL4.IMUX_D7;
				input A3_1 = CELL7.IMUX_D1;
				input A4_0 = CELL5.IMUX_D0;
				input A4_1 = CELL7.IMUX_D2;
				input A5_0 = CELL5.IMUX_D1;
				input A5_1 = CELL7.IMUX_D3;
				input A6_0 = CELL5.IMUX_D2;
				input A6_1 = CELL7.IMUX_D4;
				input A7_0 = CELL5.IMUX_D3;
				input A7_1 = CELL7.IMUX_D5;
				input A8_0 = CELL5.IMUX_D4;
				input A8_1 = CELL7.IMUX_D6;
				input A9_0 = CELL5.IMUX_D5;
				input A9_1 = CELL7.IMUX_D7;
				input B0_0 = CELL4.IMUX_B0;
				input B0_1 = CELL6.IMUX_B2;
				input B10_0 = CELL5.IMUX_B2;
				input B10_1 = CELL8.IMUX_B4;
				input B11_0 = CELL5.IMUX_B3;
				input B11_1 = CELL8.IMUX_B5;
				input B12_0 = CELL6.IMUX_B4;
				input B12_1 = CELL8.IMUX_B6;
				input B13_0 = CELL6.IMUX_B5;
				input B13_1 = CELL8.IMUX_B7;
				input B14_0 = CELL6.IMUX_B6;
				input B14_1 = CELL8.IMUX_B0;
				input B15_0 = CELL6.IMUX_B7;
				input B15_1 = CELL8.IMUX_B1;
				input B16_0 = CELL6.IMUX_B0;
				input B16_1 = CELL8.IMUX_B2;
				input B17_0 = CELL6.IMUX_B1;
				input B17_1 = CELL8.IMUX_B3;
				input B1_0 = CELL4.IMUX_B1;
				input B1_1 = CELL6.IMUX_B3;
				input B2_0 = CELL4.IMUX_B2;
				input B2_1 = CELL7.IMUX_B4;
				input B3_0 = CELL4.IMUX_B3;
				input B3_1 = CELL7.IMUX_B5;
				input B4_0 = CELL5.IMUX_B4;
				input B4_1 = CELL7.IMUX_B6;
				input B5_0 = CELL5.IMUX_B5;
				input B5_1 = CELL7.IMUX_B7;
				input B6_0 = CELL5.IMUX_B6;
				input B6_1 = CELL7.IMUX_B0;
				input B7_0 = CELL5.IMUX_B7;
				input B7_1 = CELL7.IMUX_B1;
				input B8_0 = CELL5.IMUX_B0;
				input B8_1 = CELL7.IMUX_B2;
				input B9_0 = CELL5.IMUX_B1;
				input B9_1 = CELL7.IMUX_B3;
				input C0 = CELL5.IMUX_C2;
				input C1 = CELL5.IMUX_C3;
				input C10 = CELL6.IMUX_C0;
				input C11 = CELL6.IMUX_C1;
				input C12 = CELL6.IMUX_C6;
				input C13 = CELL6.IMUX_C7;
				input C14 = CELL6.IMUX_C4;
				input C15 = CELL6.IMUX_C5;
				input C16 = CELL7.IMUX_C2;
				input C17 = CELL7.IMUX_C3;
				input C18 = CELL7.IMUX_C0;
				input C19 = CELL7.IMUX_C1;
				input C2 = CELL5.IMUX_C0;
				input C20 = CELL7.IMUX_C6;
				input C21 = CELL7.IMUX_C7;
				input C22 = CELL7.IMUX_C4;
				input C23 = CELL7.IMUX_C5;
				input C24 = CELL8.IMUX_C2;
				input C25 = CELL8.IMUX_C3;
				input C26 = CELL8.IMUX_C0;
				input C27 = CELL8.IMUX_C1;
				input C28 = CELL8.IMUX_C6;
				input C29 = CELL8.IMUX_C7;
				input C3 = CELL5.IMUX_C1;
				input C30 = CELL8.IMUX_C4;
				input C31 = CELL8.IMUX_C5;
				input C32 = CELL5.IMUX_A6;
				input C33 = CELL5.IMUX_A7;
				input C34 = CELL5.IMUX_A4;
				input C35 = CELL5.IMUX_A5;
				input C36 = CELL5.IMUX_A2;
				input C37 = CELL5.IMUX_A3;
				input C38 = CELL5.IMUX_A0;
				input C39 = CELL5.IMUX_A1;
				input C4 = CELL5.IMUX_C6;
				input C40 = CELL6.IMUX_A6;
				input C41 = CELL6.IMUX_A7;
				input C42 = CELL6.IMUX_A4;
				input C43 = CELL6.IMUX_A5;
				input C44 = CELL6.IMUX_A2;
				input C45 = CELL6.IMUX_A3;
				input C46 = CELL6.IMUX_A0;
				input C47 = CELL6.IMUX_A1;
				input C48 = CELL7.IMUX_A6;
				input C49 = CELL7.IMUX_A7;
				input C5 = CELL5.IMUX_C7;
				input C50 = CELL7.IMUX_A4;
				input C51 = CELL7.IMUX_A5;
				input C52 = CELL7.IMUX_A2;
				input C53 = CELL7.IMUX_A3;
				input C6 = CELL5.IMUX_C4;
				input C7 = CELL5.IMUX_C5;
				input C8 = CELL6.IMUX_C2;
				input C9 = CELL6.IMUX_C3;
				input CE0 = CELL6.IMUX_CE0;
				input CE1 = CELL6.IMUX_CE1;
				input CE2 = CELL7.IMUX_CE0;
				input CE3 = CELL7.IMUX_CE1;
				input CLK0 = CELL6.IMUX_CLK0_DELAY;
				input CLK1 = CELL6.IMUX_CLK1_DELAY;
				input CLK2 = CELL7.IMUX_CLK0_DELAY;
				input CLK3 = CELL7.IMUX_CLK1_DELAY;
				output EQOM = CELL7.OUT_Q3;
				output EQPAT = CELL7.OUT_Q2;
				output EQPATB = CELL7.OUT_Q1;
				output EQZ = CELL7.OUT_Q5;
				output EQZM = CELL7.OUT_Q4;
				input OP0 = CELL5.IMUX_CE0;
				input OP1 = CELL5.IMUX_CE1;
				input OP10 = CELL8.IMUX_CE2;
				input OP2 = CELL5.IMUX_CE2;
				input OP3 = CELL5.IMUX_CE3;
				input OP4 = CELL6.IMUX_CE2;
				input OP5 = CELL6.IMUX_CE3;
				input OP6 = CELL7.IMUX_CE2;
				input OP7 = CELL7.IMUX_CE3;
				input OP8 = CELL8.IMUX_CE0;
				input OP9 = CELL8.IMUX_CE1;
				input OPPRE_0 = CELL7.IMUX_A0;
				input OPPRE_1 = CELL7.IMUX_A1;
				output OVER = CELL7.OUT_Q0;
				output OVERUNDER = CELL6.OUT_Q6;
				output P0_0 = CELL4.OUT_F4;
				output P0_1 = CELL4.OUT_Q4;
				output P10_0 = CELL5.OUT_F6;
				output P10_1 = CELL5.OUT_Q6;
				output P11_0 = CELL5.OUT_F7;
				output P11_1 = CELL5.OUT_Q7;
				output P12_0 = CELL6.OUT_F0;
				output P12_1 = CELL6.OUT_Q0;
				output P13_0 = CELL6.OUT_F1;
				output P13_1 = CELL6.OUT_Q1;
				output P14_0 = CELL6.OUT_F2;
				output P14_1 = CELL6.OUT_Q2;
				output P15_0 = CELL6.OUT_F3;
				output P15_1 = CELL6.OUT_Q3;
				output P16_0 = CELL6.OUT_F4;
				output P16_1 = CELL6.OUT_Q4;
				output P17_0 = CELL6.OUT_F5;
				output P17_1 = CELL6.OUT_Q5;
				output P18_0 = CELL6.OUT_F6;
				output P18_1 = CELL6.OUT_Q6;
				output P19_0 = CELL6.OUT_F7;
				output P19_1 = CELL6.OUT_Q7;
				output P1_0 = CELL4.OUT_F5;
				output P1_1 = CELL4.OUT_Q5;
				output P20_0 = CELL7.OUT_F0;
				output P20_1 = CELL7.OUT_Q0;
				output P21_0 = CELL7.OUT_F1;
				output P21_1 = CELL7.OUT_Q1;
				output P22_0 = CELL7.OUT_F2;
				output P22_1 = CELL7.OUT_Q2;
				output P23_0 = CELL7.OUT_F3;
				output P23_1 = CELL7.OUT_Q3;
				output P24_0 = CELL7.OUT_F4;
				output P24_1 = CELL7.OUT_Q4;
				output P25_0 = CELL7.OUT_F5;
				output P25_1 = CELL7.OUT_Q5;
				output P26_0 = CELL7.OUT_F6;
				output P26_1 = CELL7.OUT_Q6;
				output P27_0 = CELL7.OUT_F7;
				output P27_1 = CELL7.OUT_Q7;
				output P28_0 = CELL8.OUT_F0;
				output P28_1 = CELL8.OUT_Q0;
				output P29_0 = CELL8.OUT_F1;
				output P29_1 = CELL8.OUT_Q1;
				output P2_0 = CELL4.OUT_F6;
				output P2_1 = CELL4.OUT_Q6;
				output P30_0 = CELL8.OUT_F2;
				output P30_1 = CELL8.OUT_Q2;
				output P31_0 = CELL8.OUT_F3;
				output P31_1 = CELL8.OUT_Q3;
				output P32_0 = CELL8.OUT_F4;
				output P32_1 = CELL8.OUT_Q4;
				output P33_0 = CELL8.OUT_F5;
				output P33_1 = CELL8.OUT_Q5;
				output P34_0 = CELL8.OUT_F6;
				output P34_1 = CELL8.OUT_Q6;
				output P35_0 = CELL8.OUT_F7;
				output P35_1 = CELL8.OUT_Q7;
				output P3_0 = CELL4.OUT_F7;
				output P3_1 = CELL4.OUT_Q7;
				output P4_0 = CELL5.OUT_F0;
				output P4_1 = CELL5.OUT_Q0;
				output P5_0 = CELL5.OUT_F1;
				output P5_1 = CELL5.OUT_Q1;
				output P6_0 = CELL5.OUT_F2;
				output P6_1 = CELL5.OUT_Q2;
				output P7_0 = CELL5.OUT_F3;
				output P7_1 = CELL5.OUT_Q3;
				output P8_0 = CELL5.OUT_F4;
				output P8_1 = CELL5.OUT_Q4;
				output P9_0 = CELL5.OUT_F5;
				output P9_1 = CELL5.OUT_Q5;
				output R0 = CELL4.OUT_F4;
				output R1 = CELL4.OUT_F5;
				output R10 = CELL5.OUT_F6;
				output R11 = CELL5.OUT_F7;
				output R12 = CELL6.OUT_F0;
				output R13 = CELL6.OUT_F1;
				output R14 = CELL6.OUT_F2;
				output R15 = CELL6.OUT_F3;
				output R16 = CELL6.OUT_F4;
				output R17 = CELL6.OUT_F5;
				output R18 = CELL4.OUT_Q4;
				output R19 = CELL4.OUT_Q5;
				output R2 = CELL4.OUT_F6;
				output R20 = CELL4.OUT_Q6;
				output R21 = CELL4.OUT_Q7;
				output R22 = CELL5.OUT_Q0;
				output R23 = CELL5.OUT_Q1;
				output R24 = CELL5.OUT_Q2;
				output R25 = CELL5.OUT_Q3;
				output R26 = CELL5.OUT_Q4;
				output R27 = CELL6.OUT_F6;
				output R28 = CELL6.OUT_F7;
				output R29 = CELL7.OUT_F0;
				output R3 = CELL4.OUT_F7;
				output R30 = CELL7.OUT_F1;
				output R31 = CELL7.OUT_F2;
				output R32 = CELL7.OUT_F3;
				output R33 = CELL7.OUT_F4;
				output R34 = CELL7.OUT_F5;
				output R35 = CELL7.OUT_F6;
				output R36 = CELL7.OUT_F7;
				output R37 = CELL8.OUT_F0;
				output R38 = CELL8.OUT_F1;
				output R39 = CELL8.OUT_F2;
				output R4 = CELL5.OUT_F0;
				output R40 = CELL8.OUT_F3;
				output R41 = CELL8.OUT_F4;
				output R42 = CELL8.OUT_F5;
				output R43 = CELL8.OUT_F6;
				output R44 = CELL8.OUT_F7;
				output R45 = CELL5.OUT_Q5;
				output R46 = CELL5.OUT_Q6;
				output R47 = CELL5.OUT_Q7;
				output R48 = CELL6.OUT_Q0;
				output R49 = CELL6.OUT_Q1;
				output R5 = CELL5.OUT_F1;
				output R50 = CELL6.OUT_Q2;
				output R51 = CELL6.OUT_Q3;
				output R52 = CELL6.OUT_Q4;
				output R53 = CELL6.OUT_Q5;
				output R6 = CELL5.OUT_F2;
				output R7 = CELL5.OUT_F3;
				output R8 = CELL5.OUT_F4;
				output R9 = CELL5.OUT_F5;
				input RST0 = CELL3.IMUX_LSR0;
				input RST1 = CELL3.IMUX_LSR1;
				input RST2 = CELL5.IMUX_LSR0;
				input RST3 = CELL5.IMUX_LSR1;
				input SIGNEDA_0 = CELL4.IMUX_CE2;
				input SIGNEDA_1 = CELL7.IMUX_LSR1;
				input SIGNEDB_0 = CELL4.IMUX_CE3;
				input SIGNEDB_1 = CELL8.IMUX_CE3;
				input SOURCEA_0 = CELL6.IMUX_LSR0;
				input SOURCEA_1 = CELL8.IMUX_LSR1;
				input SOURCEB_0 = CELL6.IMUX_LSR1;
				input SOURCEB_1 = CELL8.IMUX_LSR0;
				output SROA0 = CELL6.OUT_Q6;
				output SROA1 = CELL6.OUT_Q7;
				output SROA10 = CELL8.OUT_Q0;
				output SROA11 = CELL8.OUT_Q1;
				output SROA12 = CELL8.OUT_Q2;
				output SROA13 = CELL8.OUT_Q3;
				output SROA14 = CELL8.OUT_Q4;
				output SROA15 = CELL8.OUT_Q5;
				output SROA16 = CELL8.OUT_Q6;
				output SROA17 = CELL8.OUT_Q7;
				output SROA2 = CELL7.OUT_Q0;
				output SROA3 = CELL7.OUT_Q1;
				output SROA4 = CELL7.OUT_Q2;
				output SROA5 = CELL7.OUT_Q3;
				output SROA6 = CELL7.OUT_Q4;
				output SROA7 = CELL7.OUT_Q5;
				output SROA8 = CELL7.OUT_Q6;
				output SROA9 = CELL7.OUT_Q7;
				output UNDER = CELL6.OUT_Q7;
			}

			// wire CELL0.IMUX_A0                  DSP0.C38
			// wire CELL0.IMUX_A1                  DSP0.C39
			// wire CELL0.IMUX_A2                  DSP0.C36
			// wire CELL0.IMUX_A3                  DSP0.C37
			// wire CELL0.IMUX_A4                  DSP0.C34
			// wire CELL0.IMUX_A5                  DSP0.C35
			// wire CELL0.IMUX_A6                  DSP0.C32
			// wire CELL0.IMUX_A7                  DSP0.C33
			// wire CELL0.IMUX_B0                  DSP0.B4_0
			// wire CELL0.IMUX_B1                  DSP0.B5_0
			// wire CELL0.IMUX_B2                  DSP0.B6_0
			// wire CELL0.IMUX_B3                  DSP0.B7_0
			// wire CELL0.IMUX_B4                  DSP0.B0_0
			// wire CELL0.IMUX_B5                  DSP0.B1_0
			// wire CELL0.IMUX_B6                  DSP0.B2_0
			// wire CELL0.IMUX_B7                  DSP0.B3_0
			// wire CELL0.IMUX_C0                  DSP0.C2
			// wire CELL0.IMUX_C1                  DSP0.C3
			// wire CELL0.IMUX_C2                  DSP0.C0
			// wire CELL0.IMUX_C3                  DSP0.C1
			// wire CELL0.IMUX_C4                  DSP0.C6
			// wire CELL0.IMUX_C5                  DSP0.C7
			// wire CELL0.IMUX_C6                  DSP0.C4
			// wire CELL0.IMUX_C7                  DSP0.C5
			// wire CELL0.IMUX_D0                  DSP0.A0_0
			// wire CELL0.IMUX_D1                  DSP0.A1_0
			// wire CELL0.IMUX_D2                  DSP0.A2_0
			// wire CELL0.IMUX_D3                  DSP0.A3_0
			// wire CELL0.IMUX_D4                  DSP0.A4_0
			// wire CELL0.IMUX_D5                  DSP0.A5_0
			// wire CELL0.IMUX_D6                  DSP0.A6_0
			// wire CELL0.IMUX_D7                  DSP0.A7_0
			// wire CELL0.IMUX_LSR0                DSP0.SOURCEA_0
			// wire CELL0.IMUX_LSR1                DSP0.SOURCEB_0
			// wire CELL0.IMUX_CE0                 DSP0.SIGNEDA_0
			// wire CELL0.IMUX_CE1                 DSP0.SIGNEDB_0
			// wire CELL0.IMUX_CE2                 DSP0.OP0
			// wire CELL0.IMUX_CE3                 DSP0.OP1
			// wire CELL0.OUT_F0                   DSP0.P0_0 DSP0.R0
			// wire CELL0.OUT_F1                   DSP0.P1_0 DSP0.R1
			// wire CELL0.OUT_F2                   DSP0.P2_0 DSP0.R2
			// wire CELL0.OUT_F3                   DSP0.P3_0 DSP0.R3
			// wire CELL0.OUT_F4                   DSP0.P4_0 DSP0.R4
			// wire CELL0.OUT_F5                   DSP0.P5_0 DSP0.R5
			// wire CELL0.OUT_F6                   DSP0.P6_0 DSP0.R6
			// wire CELL0.OUT_F7                   DSP0.P7_0 DSP0.R7
			// wire CELL0.OUT_Q0                   DSP0.P0_1 DSP0.R18
			// wire CELL0.OUT_Q1                   DSP0.P1_1 DSP0.R19
			// wire CELL0.OUT_Q2                   DSP0.P2_1 DSP0.R20
			// wire CELL0.OUT_Q3                   DSP0.P3_1 DSP0.R21
			// wire CELL0.OUT_Q4                   DSP0.P4_1 DSP0.R22
			// wire CELL0.OUT_Q5                   DSP0.P5_1 DSP0.R23
			// wire CELL0.OUT_Q6                   DSP0.P6_1 DSP0.R24
			// wire CELL0.OUT_Q7                   DSP0.P7_1 DSP0.R25
			// wire CELL1.IMUX_A0                  DSP0.C46
			// wire CELL1.IMUX_A1                  DSP0.C47
			// wire CELL1.IMUX_A2                  DSP0.C44
			// wire CELL1.IMUX_A3                  DSP0.C45
			// wire CELL1.IMUX_A4                  DSP0.C42
			// wire CELL1.IMUX_A5                  DSP0.C43
			// wire CELL1.IMUX_A6                  DSP0.C40
			// wire CELL1.IMUX_A7                  DSP0.C41
			// wire CELL1.IMUX_B0                  DSP0.B12_0
			// wire CELL1.IMUX_B1                  DSP0.B13_0
			// wire CELL1.IMUX_B2                  DSP0.B14_0
			// wire CELL1.IMUX_B3                  DSP0.B15_0
			// wire CELL1.IMUX_B4                  DSP0.B8_0
			// wire CELL1.IMUX_B5                  DSP0.B9_0
			// wire CELL1.IMUX_B6                  DSP0.B10_0
			// wire CELL1.IMUX_B7                  DSP0.B11_0
			// wire CELL1.IMUX_C0                  DSP0.C10
			// wire CELL1.IMUX_C1                  DSP0.C11
			// wire CELL1.IMUX_C2                  DSP0.C8
			// wire CELL1.IMUX_C3                  DSP0.C9
			// wire CELL1.IMUX_C4                  DSP0.C14
			// wire CELL1.IMUX_C5                  DSP0.C15
			// wire CELL1.IMUX_C6                  DSP0.C12
			// wire CELL1.IMUX_C7                  DSP0.C13
			// wire CELL1.IMUX_D0                  DSP0.A8_0
			// wire CELL1.IMUX_D1                  DSP0.A9_0
			// wire CELL1.IMUX_D2                  DSP0.A10_0
			// wire CELL1.IMUX_D3                  DSP0.A11_0
			// wire CELL1.IMUX_D4                  DSP0.A12_0
			// wire CELL1.IMUX_D5                  DSP0.A13_0
			// wire CELL1.IMUX_D6                  DSP0.A14_0
			// wire CELL1.IMUX_D7                  DSP0.A15_0
			// wire CELL1.IMUX_LSR1                DSP0.SOURCEA_1
			// wire CELL1.IMUX_CLK0_DELAY          DSP0.CLK0
			// wire CELL1.IMUX_CLK1_DELAY          DSP0.CLK1
			// wire CELL1.IMUX_CE0                 DSP0.CE0
			// wire CELL1.IMUX_CE1                 DSP0.CE1
			// wire CELL1.IMUX_CE2                 DSP0.OP2
			// wire CELL1.IMUX_CE3                 DSP0.OP3
			// wire CELL1.OUT_F0                   DSP0.P8_0 DSP0.R8
			// wire CELL1.OUT_F1                   DSP0.P9_0 DSP0.R9
			// wire CELL1.OUT_F2                   DSP0.P10_0 DSP0.R10
			// wire CELL1.OUT_F3                   DSP0.P11_0 DSP0.R11
			// wire CELL1.OUT_F4                   DSP0.P12_0 DSP0.R12
			// wire CELL1.OUT_F5                   DSP0.P13_0 DSP0.R13
			// wire CELL1.OUT_F6                   DSP0.P14_0 DSP0.R14
			// wire CELL1.OUT_F7                   DSP0.P15_0 DSP0.R15
			// wire CELL1.OUT_Q0                   DSP0.P8_1 DSP0.R26
			// wire CELL1.OUT_Q1                   DSP0.P9_1 DSP0.R45
			// wire CELL1.OUT_Q2                   DSP0.P10_1 DSP0.R46
			// wire CELL1.OUT_Q3                   DSP0.P11_1 DSP0.R47
			// wire CELL1.OUT_Q4                   DSP0.P12_1 DSP0.R48
			// wire CELL1.OUT_Q5                   DSP0.P13_1 DSP0.R49
			// wire CELL1.OUT_Q6                   DSP0.P14_1 DSP0.R50
			// wire CELL1.OUT_Q7                   DSP0.P15_1 DSP0.R51
			// wire CELL2.IMUX_A0                  DSP0.OPPRE_0
			// wire CELL2.IMUX_A1                  DSP0.OPPRE_1
			// wire CELL2.IMUX_A2                  DSP0.C52
			// wire CELL2.IMUX_A3                  DSP0.C53
			// wire CELL2.IMUX_A4                  DSP0.C50
			// wire CELL2.IMUX_A5                  DSP0.C51
			// wire CELL2.IMUX_A6                  DSP0.C48
			// wire CELL2.IMUX_A7                  DSP0.C49
			// wire CELL2.IMUX_B0                  DSP0.B2_1
			// wire CELL2.IMUX_B1                  DSP0.B3_1
			// wire CELL2.IMUX_B2                  DSP0.B4_1
			// wire CELL2.IMUX_B3                  DSP0.B5_1
			// wire CELL2.IMUX_B4                  DSP0.B16_0
			// wire CELL2.IMUX_B5                  DSP0.B17_0
			// wire CELL2.IMUX_B6                  DSP0.B0_1
			// wire CELL2.IMUX_B7                  DSP0.B1_1
			// wire CELL2.IMUX_C0                  DSP0.C18
			// wire CELL2.IMUX_C1                  DSP0.C19
			// wire CELL2.IMUX_C2                  DSP0.C16
			// wire CELL2.IMUX_C3                  DSP0.C17
			// wire CELL2.IMUX_C4                  DSP0.C22
			// wire CELL2.IMUX_C5                  DSP0.C23
			// wire CELL2.IMUX_C6                  DSP0.C20
			// wire CELL2.IMUX_C7                  DSP0.C21
			// wire CELL2.IMUX_D0                  DSP0.A16_0
			// wire CELL2.IMUX_D1                  DSP0.A17_0
			// wire CELL2.IMUX_D2                  DSP0.A0_1
			// wire CELL2.IMUX_D3                  DSP0.A1_1
			// wire CELL2.IMUX_D4                  DSP0.A2_1
			// wire CELL2.IMUX_D5                  DSP0.A3_1
			// wire CELL2.IMUX_D6                  DSP0.A4_1
			// wire CELL2.IMUX_D7                  DSP0.A5_1
			// wire CELL2.IMUX_LSR0                DSP0.SOURCEB_1
			// wire CELL2.IMUX_LSR1                DSP0.SIGNEDA_1
			// wire CELL2.IMUX_CLK0_DELAY          DSP0.CLK2
			// wire CELL2.IMUX_CLK1_DELAY          DSP0.CLK3
			// wire CELL2.IMUX_CE0                 DSP0.CE2
			// wire CELL2.IMUX_CE1                 DSP0.CE3
			// wire CELL2.IMUX_CE2                 DSP0.OP4
			// wire CELL2.IMUX_CE3                 DSP0.OP5
			// wire CELL2.OUT_F0                   DSP0.P16_0 DSP0.R16
			// wire CELL2.OUT_F1                   DSP0.P17_0 DSP0.R17
			// wire CELL2.OUT_F2                   DSP0.P18_0 DSP0.R27
			// wire CELL2.OUT_F3                   DSP0.P19_0 DSP0.R28
			// wire CELL2.OUT_F4                   DSP0.P20_0 DSP0.R29
			// wire CELL2.OUT_F5                   DSP0.P21_0 DSP0.R30
			// wire CELL2.OUT_F6                   DSP0.P22_0 DSP0.R31
			// wire CELL2.OUT_F7                   DSP0.P23_0 DSP0.R32
			// wire CELL2.OUT_Q0                   DSP0.P16_1 DSP0.R52
			// wire CELL2.OUT_Q1                   DSP0.P17_1 DSP0.R53
			// wire CELL2.OUT_Q2                   DSP0.OVERUNDER DSP0.P18_1 DSP0.SROA0
			// wire CELL2.OUT_Q3                   DSP0.P19_1 DSP0.SROA1 DSP0.UNDER
			// wire CELL2.OUT_Q4                   DSP0.OVER DSP0.P20_1 DSP0.SROA2
			// wire CELL2.OUT_Q5                   DSP0.EQPATB DSP0.P21_1 DSP0.SROA3
			// wire CELL2.OUT_Q6                   DSP0.EQPAT DSP0.P22_1 DSP0.SROA4
			// wire CELL2.OUT_Q7                   DSP0.EQOM DSP0.P23_1 DSP0.SROA5
			// wire CELL3.IMUX_B0                  DSP0.B10_1
			// wire CELL3.IMUX_B1                  DSP0.B11_1
			// wire CELL3.IMUX_B2                  DSP0.B12_1
			// wire CELL3.IMUX_B3                  DSP0.B13_1
			// wire CELL3.IMUX_B4                  DSP0.B6_1
			// wire CELL3.IMUX_B5                  DSP0.B7_1
			// wire CELL3.IMUX_B6                  DSP0.B8_1
			// wire CELL3.IMUX_B7                  DSP0.B9_1
			// wire CELL3.IMUX_C0                  DSP0.C26
			// wire CELL3.IMUX_C1                  DSP0.C27
			// wire CELL3.IMUX_C2                  DSP0.C24
			// wire CELL3.IMUX_C3                  DSP0.C25
			// wire CELL3.IMUX_C4                  DSP0.C30
			// wire CELL3.IMUX_C5                  DSP0.C31
			// wire CELL3.IMUX_C6                  DSP0.C28
			// wire CELL3.IMUX_C7                  DSP0.C29
			// wire CELL3.IMUX_D0                  DSP0.A6_1
			// wire CELL3.IMUX_D1                  DSP0.A7_1
			// wire CELL3.IMUX_D2                  DSP0.A8_1
			// wire CELL3.IMUX_D3                  DSP0.A9_1
			// wire CELL3.IMUX_D4                  DSP0.A10_1
			// wire CELL3.IMUX_D5                  DSP0.A11_1
			// wire CELL3.IMUX_D6                  DSP0.A12_1
			// wire CELL3.IMUX_D7                  DSP0.A13_1
			// wire CELL3.IMUX_LSR0                DSP0.RST0 DSP1.RST0
			// wire CELL3.IMUX_LSR1                DSP0.RST1 DSP1.RST1
			// wire CELL3.IMUX_CE0                 DSP0.OP6
			// wire CELL3.IMUX_CE1                 DSP0.OP7
			// wire CELL3.IMUX_CE2                 DSP0.OP8
			// wire CELL3.IMUX_CE3                 DSP0.OP9
			// wire CELL3.OUT_F0                   DSP0.P24_0 DSP0.R33
			// wire CELL3.OUT_F1                   DSP0.P25_0 DSP0.R34
			// wire CELL3.OUT_F2                   DSP0.P26_0 DSP0.R35
			// wire CELL3.OUT_F3                   DSP0.P27_0 DSP0.R36
			// wire CELL3.OUT_F4                   DSP0.P28_0 DSP0.R37
			// wire CELL3.OUT_F5                   DSP0.P29_0 DSP0.R38
			// wire CELL3.OUT_F6                   DSP0.P30_0 DSP0.R39
			// wire CELL3.OUT_F7                   DSP0.P31_0 DSP0.R40
			// wire CELL3.OUT_Q0                   DSP0.EQZM DSP0.P24_1 DSP0.SROA6
			// wire CELL3.OUT_Q1                   DSP0.EQZ DSP0.P25_1 DSP0.SROA7
			// wire CELL3.OUT_Q2                   DSP0.P26_1 DSP0.SROA8
			// wire CELL3.OUT_Q3                   DSP0.P27_1 DSP0.SROA9
			// wire CELL3.OUT_Q4                   DSP0.P28_1 DSP0.SROA10
			// wire CELL3.OUT_Q5                   DSP0.P29_1 DSP0.SROA11
			// wire CELL3.OUT_Q6                   DSP0.P30_1 DSP0.SROA12
			// wire CELL3.OUT_Q7                   DSP0.P31_1 DSP0.SROA13
			// wire CELL4.IMUX_B0                  DSP1.B0_0
			// wire CELL4.IMUX_B1                  DSP1.B1_0
			// wire CELL4.IMUX_B2                  DSP1.B2_0
			// wire CELL4.IMUX_B3                  DSP1.B3_0
			// wire CELL4.IMUX_B4                  DSP0.B14_1
			// wire CELL4.IMUX_B5                  DSP0.B15_1
			// wire CELL4.IMUX_B6                  DSP0.B16_1
			// wire CELL4.IMUX_B7                  DSP0.B17_1
			// wire CELL4.IMUX_D0                  DSP0.A14_1
			// wire CELL4.IMUX_D1                  DSP0.A15_1
			// wire CELL4.IMUX_D2                  DSP0.A16_1
			// wire CELL4.IMUX_D3                  DSP0.A17_1
			// wire CELL4.IMUX_D4                  DSP1.A0_0
			// wire CELL4.IMUX_D5                  DSP1.A1_0
			// wire CELL4.IMUX_D6                  DSP1.A2_0
			// wire CELL4.IMUX_D7                  DSP1.A3_0
			// wire CELL4.IMUX_CE0                 DSP0.OP10
			// wire CELL4.IMUX_CE1                 DSP0.SIGNEDB_1
			// wire CELL4.IMUX_CE2                 DSP1.SIGNEDA_0
			// wire CELL4.IMUX_CE3                 DSP1.SIGNEDB_0
			// wire CELL4.OUT_F0                   DSP0.P32_0 DSP0.R41
			// wire CELL4.OUT_F1                   DSP0.P33_0 DSP0.R42
			// wire CELL4.OUT_F2                   DSP0.P34_0 DSP0.R43
			// wire CELL4.OUT_F3                   DSP0.P35_0 DSP0.R44
			// wire CELL4.OUT_F4                   DSP1.P0_0 DSP1.R0
			// wire CELL4.OUT_F5                   DSP1.P1_0 DSP1.R1
			// wire CELL4.OUT_F6                   DSP1.P2_0 DSP1.R2
			// wire CELL4.OUT_F7                   DSP1.P3_0 DSP1.R3
			// wire CELL4.OUT_Q0                   DSP0.P32_1 DSP0.SROA14
			// wire CELL4.OUT_Q1                   DSP0.P33_1 DSP0.SROA15
			// wire CELL4.OUT_Q2                   DSP0.P34_1 DSP0.SROA16
			// wire CELL4.OUT_Q3                   DSP0.P35_1 DSP0.SROA17
			// wire CELL4.OUT_Q4                   DSP1.P0_1 DSP1.R18
			// wire CELL4.OUT_Q5                   DSP1.P1_1 DSP1.R19
			// wire CELL4.OUT_Q6                   DSP1.P2_1 DSP1.R20
			// wire CELL4.OUT_Q7                   DSP1.P3_1 DSP1.R21
			// wire CELL5.IMUX_A0                  DSP1.C38
			// wire CELL5.IMUX_A1                  DSP1.C39
			// wire CELL5.IMUX_A2                  DSP1.C36
			// wire CELL5.IMUX_A3                  DSP1.C37
			// wire CELL5.IMUX_A4                  DSP1.C34
			// wire CELL5.IMUX_A5                  DSP1.C35
			// wire CELL5.IMUX_A6                  DSP1.C32
			// wire CELL5.IMUX_A7                  DSP1.C33
			// wire CELL5.IMUX_B0                  DSP1.B8_0
			// wire CELL5.IMUX_B1                  DSP1.B9_0
			// wire CELL5.IMUX_B2                  DSP1.B10_0
			// wire CELL5.IMUX_B3                  DSP1.B11_0
			// wire CELL5.IMUX_B4                  DSP1.B4_0
			// wire CELL5.IMUX_B5                  DSP1.B5_0
			// wire CELL5.IMUX_B6                  DSP1.B6_0
			// wire CELL5.IMUX_B7                  DSP1.B7_0
			// wire CELL5.IMUX_C0                  DSP1.C2
			// wire CELL5.IMUX_C1                  DSP1.C3
			// wire CELL5.IMUX_C2                  DSP1.C0
			// wire CELL5.IMUX_C3                  DSP1.C1
			// wire CELL5.IMUX_C4                  DSP1.C6
			// wire CELL5.IMUX_C5                  DSP1.C7
			// wire CELL5.IMUX_C6                  DSP1.C4
			// wire CELL5.IMUX_C7                  DSP1.C5
			// wire CELL5.IMUX_D0                  DSP1.A4_0
			// wire CELL5.IMUX_D1                  DSP1.A5_0
			// wire CELL5.IMUX_D2                  DSP1.A6_0
			// wire CELL5.IMUX_D3                  DSP1.A7_0
			// wire CELL5.IMUX_D4                  DSP1.A8_0
			// wire CELL5.IMUX_D5                  DSP1.A9_0
			// wire CELL5.IMUX_D6                  DSP1.A10_0
			// wire CELL5.IMUX_D7                  DSP1.A11_0
			// wire CELL5.IMUX_LSR0                DSP0.RST2 DSP1.RST2
			// wire CELL5.IMUX_LSR1                DSP0.RST3 DSP1.RST3
			// wire CELL5.IMUX_CE0                 DSP1.OP0
			// wire CELL5.IMUX_CE1                 DSP1.OP1
			// wire CELL5.IMUX_CE2                 DSP1.OP2
			// wire CELL5.IMUX_CE3                 DSP1.OP3
			// wire CELL5.OUT_F0                   DSP1.P4_0 DSP1.R4
			// wire CELL5.OUT_F1                   DSP1.P5_0 DSP1.R5
			// wire CELL5.OUT_F2                   DSP1.P6_0 DSP1.R6
			// wire CELL5.OUT_F3                   DSP1.P7_0 DSP1.R7
			// wire CELL5.OUT_F4                   DSP1.P8_0 DSP1.R8
			// wire CELL5.OUT_F5                   DSP1.P9_0 DSP1.R9
			// wire CELL5.OUT_F6                   DSP1.P10_0 DSP1.R10
			// wire CELL5.OUT_F7                   DSP1.P11_0 DSP1.R11
			// wire CELL5.OUT_Q0                   DSP1.P4_1 DSP1.R22
			// wire CELL5.OUT_Q1                   DSP1.P5_1 DSP1.R23
			// wire CELL5.OUT_Q2                   DSP1.P6_1 DSP1.R24
			// wire CELL5.OUT_Q3                   DSP1.P7_1 DSP1.R25
			// wire CELL5.OUT_Q4                   DSP1.P8_1 DSP1.R26
			// wire CELL5.OUT_Q5                   DSP1.P9_1 DSP1.R45
			// wire CELL5.OUT_Q6                   DSP1.P10_1 DSP1.R46
			// wire CELL5.OUT_Q7                   DSP1.P11_1 DSP1.R47
			// wire CELL6.IMUX_A0                  DSP1.C46
			// wire CELL6.IMUX_A1                  DSP1.C47
			// wire CELL6.IMUX_A2                  DSP1.C44
			// wire CELL6.IMUX_A3                  DSP1.C45
			// wire CELL6.IMUX_A4                  DSP1.C42
			// wire CELL6.IMUX_A5                  DSP1.C43
			// wire CELL6.IMUX_A6                  DSP1.C40
			// wire CELL6.IMUX_A7                  DSP1.C41
			// wire CELL6.IMUX_B0                  DSP1.B16_0
			// wire CELL6.IMUX_B1                  DSP1.B17_0
			// wire CELL6.IMUX_B2                  DSP1.B0_1
			// wire CELL6.IMUX_B3                  DSP1.B1_1
			// wire CELL6.IMUX_B4                  DSP1.B12_0
			// wire CELL6.IMUX_B5                  DSP1.B13_0
			// wire CELL6.IMUX_B6                  DSP1.B14_0
			// wire CELL6.IMUX_B7                  DSP1.B15_0
			// wire CELL6.IMUX_C0                  DSP1.C10
			// wire CELL6.IMUX_C1                  DSP1.C11
			// wire CELL6.IMUX_C2                  DSP1.C8
			// wire CELL6.IMUX_C3                  DSP1.C9
			// wire CELL6.IMUX_C4                  DSP1.C14
			// wire CELL6.IMUX_C5                  DSP1.C15
			// wire CELL6.IMUX_C6                  DSP1.C12
			// wire CELL6.IMUX_C7                  DSP1.C13
			// wire CELL6.IMUX_D0                  DSP1.A12_0
			// wire CELL6.IMUX_D1                  DSP1.A13_0
			// wire CELL6.IMUX_D2                  DSP1.A14_0
			// wire CELL6.IMUX_D3                  DSP1.A15_0
			// wire CELL6.IMUX_D4                  DSP1.A16_0
			// wire CELL6.IMUX_D5                  DSP1.A17_0
			// wire CELL6.IMUX_D6                  DSP1.A0_1
			// wire CELL6.IMUX_D7                  DSP1.A1_1
			// wire CELL6.IMUX_LSR0                DSP1.SOURCEA_0
			// wire CELL6.IMUX_LSR1                DSP1.SOURCEB_0
			// wire CELL6.IMUX_CLK0_DELAY          DSP1.CLK0
			// wire CELL6.IMUX_CLK1_DELAY          DSP1.CLK1
			// wire CELL6.IMUX_CE0                 DSP1.CE0
			// wire CELL6.IMUX_CE1                 DSP1.CE1
			// wire CELL6.IMUX_CE2                 DSP1.OP4
			// wire CELL6.IMUX_CE3                 DSP1.OP5
			// wire CELL6.OUT_F0                   DSP1.P12_0 DSP1.R12
			// wire CELL6.OUT_F1                   DSP1.P13_0 DSP1.R13
			// wire CELL6.OUT_F2                   DSP1.P14_0 DSP1.R14
			// wire CELL6.OUT_F3                   DSP1.P15_0 DSP1.R15
			// wire CELL6.OUT_F4                   DSP1.P16_0 DSP1.R16
			// wire CELL6.OUT_F5                   DSP1.P17_0 DSP1.R17
			// wire CELL6.OUT_F6                   DSP1.P18_0 DSP1.R27
			// wire CELL6.OUT_F7                   DSP1.P19_0 DSP1.R28
			// wire CELL6.OUT_Q0                   DSP1.P12_1 DSP1.R48
			// wire CELL6.OUT_Q1                   DSP1.P13_1 DSP1.R49
			// wire CELL6.OUT_Q2                   DSP1.P14_1 DSP1.R50
			// wire CELL6.OUT_Q3                   DSP1.P15_1 DSP1.R51
			// wire CELL6.OUT_Q4                   DSP1.P16_1 DSP1.R52
			// wire CELL6.OUT_Q5                   DSP1.P17_1 DSP1.R53
			// wire CELL6.OUT_Q6                   DSP1.OVERUNDER DSP1.P18_1 DSP1.SROA0
			// wire CELL6.OUT_Q7                   DSP1.P19_1 DSP1.SROA1 DSP1.UNDER
			// wire CELL7.IMUX_A0                  DSP1.OPPRE_0
			// wire CELL7.IMUX_A1                  DSP1.OPPRE_1
			// wire CELL7.IMUX_A2                  DSP1.C52
			// wire CELL7.IMUX_A3                  DSP1.C53
			// wire CELL7.IMUX_A4                  DSP1.C50
			// wire CELL7.IMUX_A5                  DSP1.C51
			// wire CELL7.IMUX_A6                  DSP1.C48
			// wire CELL7.IMUX_A7                  DSP1.C49
			// wire CELL7.IMUX_B0                  DSP1.B6_1
			// wire CELL7.IMUX_B1                  DSP1.B7_1
			// wire CELL7.IMUX_B2                  DSP1.B8_1
			// wire CELL7.IMUX_B3                  DSP1.B9_1
			// wire CELL7.IMUX_B4                  DSP1.B2_1
			// wire CELL7.IMUX_B5                  DSP1.B3_1
			// wire CELL7.IMUX_B6                  DSP1.B4_1
			// wire CELL7.IMUX_B7                  DSP1.B5_1
			// wire CELL7.IMUX_C0                  DSP1.C18
			// wire CELL7.IMUX_C1                  DSP1.C19
			// wire CELL7.IMUX_C2                  DSP1.C16
			// wire CELL7.IMUX_C3                  DSP1.C17
			// wire CELL7.IMUX_C4                  DSP1.C22
			// wire CELL7.IMUX_C5                  DSP1.C23
			// wire CELL7.IMUX_C6                  DSP1.C20
			// wire CELL7.IMUX_C7                  DSP1.C21
			// wire CELL7.IMUX_D0                  DSP1.A2_1
			// wire CELL7.IMUX_D1                  DSP1.A3_1
			// wire CELL7.IMUX_D2                  DSP1.A4_1
			// wire CELL7.IMUX_D3                  DSP1.A5_1
			// wire CELL7.IMUX_D4                  DSP1.A6_1
			// wire CELL7.IMUX_D5                  DSP1.A7_1
			// wire CELL7.IMUX_D6                  DSP1.A8_1
			// wire CELL7.IMUX_D7                  DSP1.A9_1
			// wire CELL7.IMUX_LSR1                DSP1.SIGNEDA_1
			// wire CELL7.IMUX_CLK0_DELAY          DSP1.CLK2
			// wire CELL7.IMUX_CLK1_DELAY          DSP1.CLK3
			// wire CELL7.IMUX_CE0                 DSP1.CE2
			// wire CELL7.IMUX_CE1                 DSP1.CE3
			// wire CELL7.IMUX_CE2                 DSP1.OP6
			// wire CELL7.IMUX_CE3                 DSP1.OP7
			// wire CELL7.OUT_F0                   DSP1.P20_0 DSP1.R29
			// wire CELL7.OUT_F1                   DSP1.P21_0 DSP1.R30
			// wire CELL7.OUT_F2                   DSP1.P22_0 DSP1.R31
			// wire CELL7.OUT_F3                   DSP1.P23_0 DSP1.R32
			// wire CELL7.OUT_F4                   DSP1.P24_0 DSP1.R33
			// wire CELL7.OUT_F5                   DSP1.P25_0 DSP1.R34
			// wire CELL7.OUT_F6                   DSP1.P26_0 DSP1.R35
			// wire CELL7.OUT_F7                   DSP1.P27_0 DSP1.R36
			// wire CELL7.OUT_Q0                   DSP1.OVER DSP1.P20_1 DSP1.SROA2
			// wire CELL7.OUT_Q1                   DSP1.EQPATB DSP1.P21_1 DSP1.SROA3
			// wire CELL7.OUT_Q2                   DSP1.EQPAT DSP1.P22_1 DSP1.SROA4
			// wire CELL7.OUT_Q3                   DSP1.EQOM DSP1.P23_1 DSP1.SROA5
			// wire CELL7.OUT_Q4                   DSP1.EQZM DSP1.P24_1 DSP1.SROA6
			// wire CELL7.OUT_Q5                   DSP1.EQZ DSP1.P25_1 DSP1.SROA7
			// wire CELL7.OUT_Q6                   DSP1.P26_1 DSP1.SROA8
			// wire CELL7.OUT_Q7                   DSP1.P27_1 DSP1.SROA9
			// wire CELL8.IMUX_B0                  DSP1.B14_1
			// wire CELL8.IMUX_B1                  DSP1.B15_1
			// wire CELL8.IMUX_B2                  DSP1.B16_1
			// wire CELL8.IMUX_B3                  DSP1.B17_1
			// wire CELL8.IMUX_B4                  DSP1.B10_1
			// wire CELL8.IMUX_B5                  DSP1.B11_1
			// wire CELL8.IMUX_B6                  DSP1.B12_1
			// wire CELL8.IMUX_B7                  DSP1.B13_1
			// wire CELL8.IMUX_C0                  DSP1.C26
			// wire CELL8.IMUX_C1                  DSP1.C27
			// wire CELL8.IMUX_C2                  DSP1.C24
			// wire CELL8.IMUX_C3                  DSP1.C25
			// wire CELL8.IMUX_C4                  DSP1.C30
			// wire CELL8.IMUX_C5                  DSP1.C31
			// wire CELL8.IMUX_C6                  DSP1.C28
			// wire CELL8.IMUX_C7                  DSP1.C29
			// wire CELL8.IMUX_D0                  DSP1.A10_1
			// wire CELL8.IMUX_D1                  DSP1.A11_1
			// wire CELL8.IMUX_D2                  DSP1.A12_1
			// wire CELL8.IMUX_D3                  DSP1.A13_1
			// wire CELL8.IMUX_D4                  DSP1.A14_1
			// wire CELL8.IMUX_D5                  DSP1.A15_1
			// wire CELL8.IMUX_D6                  DSP1.A16_1
			// wire CELL8.IMUX_D7                  DSP1.A17_1
			// wire CELL8.IMUX_LSR0                DSP1.SOURCEB_1
			// wire CELL8.IMUX_LSR1                DSP1.SOURCEA_1
			// wire CELL8.IMUX_CE0                 DSP1.OP8
			// wire CELL8.IMUX_CE1                 DSP1.OP9
			// wire CELL8.IMUX_CE2                 DSP1.OP10
			// wire CELL8.IMUX_CE3                 DSP1.SIGNEDB_1
			// wire CELL8.OUT_F0                   DSP1.P28_0 DSP1.R37
			// wire CELL8.OUT_F1                   DSP1.P29_0 DSP1.R38
			// wire CELL8.OUT_F2                   DSP1.P30_0 DSP1.R39
			// wire CELL8.OUT_F3                   DSP1.P31_0 DSP1.R40
			// wire CELL8.OUT_F4                   DSP1.P32_0 DSP1.R41
			// wire CELL8.OUT_F5                   DSP1.P33_0 DSP1.R42
			// wire CELL8.OUT_F6                   DSP1.P34_0 DSP1.R43
			// wire CELL8.OUT_F7                   DSP1.P35_0 DSP1.R44
			// wire CELL8.OUT_Q0                   DSP1.P28_1 DSP1.SROA10
			// wire CELL8.OUT_Q1                   DSP1.P29_1 DSP1.SROA11
			// wire CELL8.OUT_Q2                   DSP1.P30_1 DSP1.SROA12
			// wire CELL8.OUT_Q3                   DSP1.P31_1 DSP1.SROA13
			// wire CELL8.OUT_Q4                   DSP1.P32_1 DSP1.SROA14
			// wire CELL8.OUT_Q5                   DSP1.P33_1 DSP1.SROA15
			// wire CELL8.OUT_Q6                   DSP1.P34_1 DSP1.SROA16
			// wire CELL8.OUT_Q7                   DSP1.P35_1 DSP1.SROA17
		}

		tile_class CONFIG {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;

			bel START {
				input STARTCLK = CELL0.IMUX_CLK0_DELAY;
			}

			bel OSC {
				output OSC = CELL6.OUT_Q0;
				input STDBY = CELL0.IMUX_LSR1;
			}

			bel JTAG {
				output JCE1 = CELL0.OUT_Q1;
				output JCE2 = CELL0.OUT_Q3;
				output JRSTN = CELL0.OUT_F6;
				output JRTI1 = CELL0.OUT_Q2;
				output JRTI2 = CELL0.OUT_Q4;
				output JSHIFT = CELL0.OUT_F7;
				output JTCK = CELL7.OUT_Q0;
				output JTDI = CELL0.OUT_F5;
				input JTDO1 = CELL0.IMUX_A4;
				input JTDO2 = CELL0.IMUX_B4;
				output JUPDATE = CELL0.OUT_Q0;
			}

			bel GSR {
				input CLK = CELL10.IMUX_CLK0_DELAY;
				input GSR = CELL2.IMUX_C4;
			}

			bel SED {
				output AUTODONE = CELL1.OUT_F4;
				output SEDCLKOUT = CELL9.OUT_Q0;
				output SEDDONE = CELL1.OUT_F6;
				input SEDENABLE = CELL1.IMUX_LSR0;
				output SEDERR = CELL1.OUT_F7;
				input SEDEXCLK = CELL1.IMUX_CLK0_DELAY;
				input SEDFRCERR = CELL1.IMUX_A0;
				output SEDINPROG = CELL1.OUT_Q0;
				input SEDSTART = CELL1.IMUX_LSR1;
			}

			bel PCNTR {
				input CLK = CELL3.IMUX_CLK1_DELAY;
				input CLRFLAG = CELL3.IMUX_B0;
				output SFLAG = CELL3.OUT_Q5;
				output STDBY = CELL3.OUT_Q3;
				output STOP = CELL3.OUT_Q4;
				input USERSTDBY = CELL3.IMUX_LSR1;
				input USERTIMEOUT = CELL3.IMUX_C0;
			}

			bel EFB {
				output I2C1IRQO = CELL1.OUT_Q3;
				output I2C2IRQO = CELL1.OUT_Q4;
				input I2C2SCLI = CELL1.IMUX_CLK1_DELAY;
				output I2C2SCLO = CELL1.OUT_Q1;
				output I2C2SCLOEN = CELL1.OUT_Q5;
				input I2C2SDAI = CELL1.IMUX_C0;
				output I2C2SDAO = CELL1.OUT_Q2;
				output I2C2SDAOEN = CELL1.OUT_Q6;
				output PCS0INT = CELL5.OUT_F0;
				output PCS1INT = CELL5.OUT_F1;
				output PCS2INT = CELL5.OUT_F2;
				output PCS3INT = CELL5.OUT_F3;
				output PCS4INT = CELL5.OUT_F4;
				output SMIADO = CELL5.OUT_Q0;
				output SMICLKO = CELL8.OUT_Q0;
				input SMIRDATAI = CELL5.IMUX_A0;
				output SMIRDO = CELL5.OUT_Q2;
				output SMIRSTNO = CELL5.OUT_Q3;
				output SMIWDATAO = CELL5.OUT_Q4;
				output SMIWRO = CELL5.OUT_Q5;
				output SPIIRQO = CELL3.OUT_Q0;
				output SPIMCSN1 = CELL2.OUT_Q2;
				output SPIMCSN2 = CELL2.OUT_Q3;
				output SPIMCSN3 = CELL2.OUT_Q4;
				output SPIMCSN4 = CELL3.OUT_F0;
				output SPIMCSN5 = CELL3.OUT_F1;
				output SPIMCSN6 = CELL3.OUT_F2;
				output SPIMCSN7 = CELL3.OUT_F3;
				input SPISCSN = CELL3.IMUX_CE0;
				input TCCLKI = CELL3.IMUX_CLK0_DELAY;
				input TCIC = CELL3.IMUX_A0;
				output TCINT = CELL3.OUT_Q1;
				output TCOC = CELL3.OUT_Q2;
				input TCRSTN = CELL3.IMUX_LSR0;
				output WBACKO = CELL2.OUT_Q0;
				input WBADRI0 = CELL1.IMUX_A2;
				input WBADRI1 = CELL1.IMUX_B2;
				input WBADRI10 = CELL1.IMUX_C4;
				input WBADRI11 = CELL1.IMUX_D4;
				input WBADRI12 = CELL1.IMUX_A5;
				input WBADRI13 = CELL1.IMUX_B5;
				input WBADRI14 = CELL1.IMUX_C5;
				input WBADRI15 = CELL1.IMUX_D5;
				input WBADRI2 = CELL1.IMUX_C2;
				input WBADRI3 = CELL1.IMUX_D2;
				input WBADRI4 = CELL1.IMUX_A3;
				input WBADRI5 = CELL1.IMUX_B3;
				input WBADRI6 = CELL1.IMUX_C3;
				input WBADRI7 = CELL1.IMUX_D3;
				input WBADRI8 = CELL1.IMUX_A4;
				input WBADRI9 = CELL1.IMUX_B4;
				output WBCFGINT = CELL2.OUT_Q1;
				input WBCLKI = CELL2.IMUX_CLK1_DELAY;
				input WBCYCI = CELL2.IMUX_A4;
				input WBDATI0 = CELL2.IMUX_A0;
				input WBDATI1 = CELL2.IMUX_B0;
				input WBDATI2 = CELL2.IMUX_C0;
				input WBDATI3 = CELL2.IMUX_D0;
				input WBDATI4 = CELL2.IMUX_A2;
				input WBDATI5 = CELL2.IMUX_B2;
				input WBDATI6 = CELL2.IMUX_C2;
				input WBDATI7 = CELL2.IMUX_D2;
				output WBDATO0 = CELL2.OUT_F0;
				output WBDATO1 = CELL2.OUT_F1;
				output WBDATO2 = CELL2.OUT_F2;
				output WBDATO3 = CELL2.OUT_F3;
				output WBDATO4 = CELL2.OUT_F4;
				output WBDATO5 = CELL2.OUT_F5;
				output WBDATO6 = CELL2.OUT_F6;
				output WBDATO7 = CELL2.OUT_F7;
				output WBERRO = CELL2.OUT_Q5;
				input WBRSTI = CELL2.IMUX_CE0;
				output WBRTYO = CELL2.OUT_Q6;
				input WBSTBI = CELL2.IMUX_LSR1;
				input WBWEI = CELL2.IMUX_B4;
			}

			// wire CELL0.IMUX_A4                  JTAG.JTDO1
			// wire CELL0.IMUX_B4                  JTAG.JTDO2
			// wire CELL0.IMUX_LSR1                OSC.STDBY
			// wire CELL0.IMUX_CLK0_DELAY          START.STARTCLK
			// wire CELL0.OUT_F5                   JTAG.JTDI
			// wire CELL0.OUT_F6                   JTAG.JRSTN
			// wire CELL0.OUT_F7                   JTAG.JSHIFT
			// wire CELL0.OUT_Q0                   JTAG.JUPDATE
			// wire CELL0.OUT_Q1                   JTAG.JCE1
			// wire CELL0.OUT_Q2                   JTAG.JRTI1
			// wire CELL0.OUT_Q3                   JTAG.JCE2
			// wire CELL0.OUT_Q4                   JTAG.JRTI2
			// wire CELL1.IMUX_A0                  SED.SEDFRCERR
			// wire CELL1.IMUX_A2                  EFB.WBADRI0
			// wire CELL1.IMUX_A3                  EFB.WBADRI4
			// wire CELL1.IMUX_A4                  EFB.WBADRI8
			// wire CELL1.IMUX_A5                  EFB.WBADRI12
			// wire CELL1.IMUX_B2                  EFB.WBADRI1
			// wire CELL1.IMUX_B3                  EFB.WBADRI5
			// wire CELL1.IMUX_B4                  EFB.WBADRI9
			// wire CELL1.IMUX_B5                  EFB.WBADRI13
			// wire CELL1.IMUX_C0                  EFB.I2C2SDAI
			// wire CELL1.IMUX_C2                  EFB.WBADRI2
			// wire CELL1.IMUX_C3                  EFB.WBADRI6
			// wire CELL1.IMUX_C4                  EFB.WBADRI10
			// wire CELL1.IMUX_C5                  EFB.WBADRI14
			// wire CELL1.IMUX_D2                  EFB.WBADRI3
			// wire CELL1.IMUX_D3                  EFB.WBADRI7
			// wire CELL1.IMUX_D4                  EFB.WBADRI11
			// wire CELL1.IMUX_D5                  EFB.WBADRI15
			// wire CELL1.IMUX_LSR0                SED.SEDENABLE
			// wire CELL1.IMUX_LSR1                SED.SEDSTART
			// wire CELL1.IMUX_CLK0_DELAY          SED.SEDEXCLK
			// wire CELL1.IMUX_CLK1_DELAY          EFB.I2C2SCLI
			// wire CELL1.OUT_F4                   SED.AUTODONE
			// wire CELL1.OUT_F6                   SED.SEDDONE
			// wire CELL1.OUT_F7                   SED.SEDERR
			// wire CELL1.OUT_Q0                   SED.SEDINPROG
			// wire CELL1.OUT_Q1                   EFB.I2C2SCLO
			// wire CELL1.OUT_Q2                   EFB.I2C2SDAO
			// wire CELL1.OUT_Q3                   EFB.I2C1IRQO
			// wire CELL1.OUT_Q4                   EFB.I2C2IRQO
			// wire CELL1.OUT_Q5                   EFB.I2C2SCLOEN
			// wire CELL1.OUT_Q6                   EFB.I2C2SDAOEN
			// wire CELL2.IMUX_A0                  EFB.WBDATI0
			// wire CELL2.IMUX_A2                  EFB.WBDATI4
			// wire CELL2.IMUX_A4                  EFB.WBCYCI
			// wire CELL2.IMUX_B0                  EFB.WBDATI1
			// wire CELL2.IMUX_B2                  EFB.WBDATI5
			// wire CELL2.IMUX_B4                  EFB.WBWEI
			// wire CELL2.IMUX_C0                  EFB.WBDATI2
			// wire CELL2.IMUX_C2                  EFB.WBDATI6
			// wire CELL2.IMUX_C4                  GSR.GSR
			// wire CELL2.IMUX_D0                  EFB.WBDATI3
			// wire CELL2.IMUX_D2                  EFB.WBDATI7
			// wire CELL2.IMUX_LSR1                EFB.WBSTBI
			// wire CELL2.IMUX_CLK1_DELAY          EFB.WBCLKI
			// wire CELL2.IMUX_CE0                 EFB.WBRSTI
			// wire CELL2.OUT_F0                   EFB.WBDATO0
			// wire CELL2.OUT_F1                   EFB.WBDATO1
			// wire CELL2.OUT_F2                   EFB.WBDATO2
			// wire CELL2.OUT_F3                   EFB.WBDATO3
			// wire CELL2.OUT_F4                   EFB.WBDATO4
			// wire CELL2.OUT_F5                   EFB.WBDATO5
			// wire CELL2.OUT_F6                   EFB.WBDATO6
			// wire CELL2.OUT_F7                   EFB.WBDATO7
			// wire CELL2.OUT_Q0                   EFB.WBACKO
			// wire CELL2.OUT_Q1                   EFB.WBCFGINT
			// wire CELL2.OUT_Q2                   EFB.SPIMCSN1
			// wire CELL2.OUT_Q3                   EFB.SPIMCSN2
			// wire CELL2.OUT_Q4                   EFB.SPIMCSN3
			// wire CELL2.OUT_Q5                   EFB.WBERRO
			// wire CELL2.OUT_Q6                   EFB.WBRTYO
			// wire CELL3.IMUX_A0                  EFB.TCIC
			// wire CELL3.IMUX_B0                  PCNTR.CLRFLAG
			// wire CELL3.IMUX_C0                  PCNTR.USERTIMEOUT
			// wire CELL3.IMUX_LSR0                EFB.TCRSTN
			// wire CELL3.IMUX_LSR1                PCNTR.USERSTDBY
			// wire CELL3.IMUX_CLK0_DELAY          EFB.TCCLKI
			// wire CELL3.IMUX_CLK1_DELAY          PCNTR.CLK
			// wire CELL3.IMUX_CE0                 EFB.SPISCSN
			// wire CELL3.OUT_F0                   EFB.SPIMCSN4
			// wire CELL3.OUT_F1                   EFB.SPIMCSN5
			// wire CELL3.OUT_F2                   EFB.SPIMCSN6
			// wire CELL3.OUT_F3                   EFB.SPIMCSN7
			// wire CELL3.OUT_Q0                   EFB.SPIIRQO
			// wire CELL3.OUT_Q1                   EFB.TCINT
			// wire CELL3.OUT_Q2                   EFB.TCOC
			// wire CELL3.OUT_Q3                   PCNTR.STDBY
			// wire CELL3.OUT_Q4                   PCNTR.STOP
			// wire CELL3.OUT_Q5                   PCNTR.SFLAG
			// wire CELL5.IMUX_A0                  EFB.SMIRDATAI
			// wire CELL5.OUT_F0                   EFB.PCS0INT
			// wire CELL5.OUT_F1                   EFB.PCS1INT
			// wire CELL5.OUT_F2                   EFB.PCS2INT
			// wire CELL5.OUT_F3                   EFB.PCS3INT
			// wire CELL5.OUT_F4                   EFB.PCS4INT
			// wire CELL5.OUT_Q0                   EFB.SMIADO
			// wire CELL5.OUT_Q2                   EFB.SMIRDO
			// wire CELL5.OUT_Q3                   EFB.SMIRSTNO
			// wire CELL5.OUT_Q4                   EFB.SMIWDATAO
			// wire CELL5.OUT_Q5                   EFB.SMIWRO
			// wire CELL6.OUT_Q0                   OSC.OSC
			// wire CELL7.OUT_Q0                   JTAG.JTCK
			// wire CELL8.OUT_Q0                   EFB.SMICLKO
			// wire CELL9.OUT_Q0                   SED.SEDCLKOUT
			// wire CELL10.IMUX_CLK0_DELAY         GSR.CLK
		}

		tile_class PVTTEST {
			cell CELL0;

			bel PVTTEST {
				input TESTIN0 = IMUX_A0;
				input TESTIN1 = IMUX_A1;
				input TESTIN2 = IMUX_A2;
				input TESTIN3 = IMUX_A3;
				input TESTIN4 = IMUX_A4;
				input TESTIN5 = IMUX_B2;
				input TESTIN6 = IMUX_B0;
				output TESTOUT0 = OUT_F0;
				output TESTOUT1 = OUT_F1;
				output TESTOUT2 = OUT_F2;
				output TESTOUT3 = OUT_F3;
				output TESTOUT4 = OUT_F4;
				output TESTOUT5 = OUT_F5;
				output TESTOUT6 = OUT_F6;
			}

			bel PVTCAL {
				input STARTCAL = IMUX_B1;
			}

			// wire IMUX_A0                        PVTTEST.TESTIN0
			// wire IMUX_A1                        PVTTEST.TESTIN1
			// wire IMUX_A2                        PVTTEST.TESTIN2
			// wire IMUX_A3                        PVTTEST.TESTIN3
			// wire IMUX_A4                        PVTTEST.TESTIN4
			// wire IMUX_B0                        PVTTEST.TESTIN6
			// wire IMUX_B1                        PVTCAL.STARTCAL
			// wire IMUX_B2                        PVTTEST.TESTIN5
			// wire OUT_F0                         PVTTEST.TESTOUT0
			// wire OUT_F1                         PVTTEST.TESTOUT1
			// wire OUT_F2                         PVTTEST.TESTOUT2
			// wire OUT_F3                         PVTTEST.TESTOUT3
			// wire OUT_F4                         PVTTEST.TESTOUT4
			// wire OUT_F5                         PVTTEST.TESTOUT5
			// wire OUT_F6                         PVTTEST.TESTOUT6
		}

		tile_class DDRDLL_S {
			cell CELL0;

			bel DDRDLL {
				input CLK = IMUX_CLK0_DELAY;
				output DCNTL0 = OUT_F0;
				output DCNTL1 = OUT_F1;
				output DCNTL2 = OUT_F2;
				output DCNTL3 = OUT_F3;
				output DCNTL4 = OUT_F4;
				output DCNTL5 = OUT_F5;
				output DCNTL6 = OUT_F6;
				output DCNTL7 = OUT_F7;
				output DIVOSC = OUT_Q1;
				input FREEZE = IMUX_A0;
				output LOCK = OUT_Q0;
				input RST = IMUX_LSR0;
				input UDDCNTLN = IMUX_B0;
			}

			// wire IMUX_A0                        DDRDLL.FREEZE
			// wire IMUX_B0                        DDRDLL.UDDCNTLN
			// wire IMUX_LSR0                      DDRDLL.RST
			// wire IMUX_CLK0_DELAY                DDRDLL.CLK
			// wire OUT_F0                         DDRDLL.DCNTL0
			// wire OUT_F1                         DDRDLL.DCNTL1
			// wire OUT_F2                         DDRDLL.DCNTL2
			// wire OUT_F3                         DDRDLL.DCNTL3
			// wire OUT_F4                         DDRDLL.DCNTL4
			// wire OUT_F5                         DDRDLL.DCNTL5
			// wire OUT_F6                         DDRDLL.DCNTL6
			// wire OUT_F7                         DDRDLL.DCNTL7
			// wire OUT_Q0                         DDRDLL.LOCK
			// wire OUT_Q1                         DDRDLL.DIVOSC
		}

		tile_class DDRDLL_N {
			cell CELL0;

			bel DDRDLL {
				input CLK = IMUX_CLK0_DELAY;
				output DCNTL0 = OUT_F0;
				output DCNTL1 = OUT_F1;
				output DCNTL2 = OUT_F2;
				output DCNTL3 = OUT_F3;
				output DCNTL4 = OUT_F4;
				output DCNTL5 = OUT_F5;
				output DCNTL6 = OUT_F6;
				output DCNTL7 = OUT_F7;
				output DIVOSC = OUT_Q1;
				input FREEZE = IMUX_A0;
				output LOCK = OUT_Q0;
				input RST = IMUX_LSR0;
				input UDDCNTLN = IMUX_B0;
			}

			// wire IMUX_A0                        DDRDLL.FREEZE
			// wire IMUX_B0                        DDRDLL.UDDCNTLN
			// wire IMUX_LSR0                      DDRDLL.RST
			// wire IMUX_CLK0_DELAY                DDRDLL.CLK
			// wire OUT_F0                         DDRDLL.DCNTL0
			// wire OUT_F1                         DDRDLL.DCNTL1
			// wire OUT_F2                         DDRDLL.DCNTL2
			// wire OUT_F3                         DDRDLL.DCNTL3
			// wire OUT_F4                         DDRDLL.DCNTL4
			// wire OUT_F5                         DDRDLL.DCNTL5
			// wire OUT_F6                         DDRDLL.DCNTL6
			// wire OUT_F7                         DDRDLL.DCNTL7
			// wire OUT_Q0                         DDRDLL.LOCK
			// wire OUT_Q1                         DDRDLL.DIVOSC
		}

		tile_class DTR_S {
			cell CELL0;

			bel DTR {
				output DTR_OUT0 = OUT_F0;
				output DTR_OUT1 = OUT_F1;
				output DTR_OUT2 = OUT_F2;
				output DTR_OUT3 = OUT_F3;
				output DTR_OUT4 = OUT_F4;
				output DTR_OUT5 = OUT_F5;
				output DTR_OUT6 = OUT_F6;
				output DTR_OUT7 = OUT_F7;
				input START_PULSE = IMUX_A0;
			}

			// wire IMUX_A0                        DTR.START_PULSE
			// wire OUT_F0                         DTR.DTR_OUT0
			// wire OUT_F1                         DTR.DTR_OUT1
			// wire OUT_F2                         DTR.DTR_OUT2
			// wire OUT_F3                         DTR.DTR_OUT3
			// wire OUT_F4                         DTR.DTR_OUT4
			// wire OUT_F5                         DTR.DTR_OUT5
			// wire OUT_F6                         DTR.DTR_OUT6
			// wire OUT_F7                         DTR.DTR_OUT7
		}

		tile_class DTR_N {
			cell CELL0;

			bel DTR {
				output DTR_OUT0 = OUT_F0;
				output DTR_OUT1 = OUT_F1;
				output DTR_OUT2 = OUT_F2;
				output DTR_OUT3 = OUT_F3;
				output DTR_OUT4 = OUT_F4;
				output DTR_OUT5 = OUT_F5;
				output DTR_OUT6 = OUT_F6;
				output DTR_OUT7 = OUT_F7;
				input START_PULSE = IMUX_A0;
			}

			// wire IMUX_A0                        DTR.START_PULSE
			// wire OUT_F0                         DTR.DTR_OUT0
			// wire OUT_F1                         DTR.DTR_OUT1
			// wire OUT_F2                         DTR.DTR_OUT2
			// wire OUT_F3                         DTR.DTR_OUT3
			// wire OUT_F4                         DTR.DTR_OUT4
			// wire OUT_F5                         DTR.DTR_OUT5
			// wire OUT_F6                         DTR.DTR_OUT6
			// wire OUT_F7                         DTR.DTR_OUT7
		}

		tile_class DQS_W {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;

			bel DQS0 {
				input ALIGNWD = CELL1.IMUX_A6;
				output BURSTDET = CELL1.OUT_Q7;
				output CRUCLK = CELL0.OUT_Q6;
				output DATAVALID = CELL1.OUT_Q6;
				output DIVCLK = CELL0.OUT_Q7, CELL4.OUT_Q7;
				output DQSR90 = CELL2.OUT_Q6;
				output DQSW = CELL2.OUT_Q7;
				output DQSW270 = CELL3.OUT_Q6;
				input PAUSE = CELL1.IMUX_A5;
				output RDCFLAG = CELL3.OUT_Q7;
				input RDDIRECTION = CELL3.IMUX_B5;
				input RDLOADN = CELL3.IMUX_A5;
				input RDMOVE = CELL3.IMUX_C5;
				input READ0 = CELL1.IMUX_B6;
				input READ1 = CELL1.IMUX_C6;
				input READ2 = CELL1.IMUX_D6;
				input READ3 = CELL1.IMUX_C7;
				input READCLKSEL0 = CELL1.IMUX_B5;
				input READCLKSEL1 = CELL1.IMUX_C5;
				input READCLKSEL2 = CELL1.IMUX_D5;
				input RST = CELL2.IMUX_LSR1;
				input SCLK = CELL2.IMUX_CLK1_DELAY;
				input SELA0 = CELL0.IMUX_D3;
				input SELA1 = CELL0.IMUX_A5;
				input SELA10 = CELL0.IMUX_D7;
				input SELA2 = CELL0.IMUX_B5;
				input SELA3 = CELL0.IMUX_C5;
				input SELA4 = CELL0.IMUX_D5;
				input SELA5 = CELL0.IMUX_A6;
				input SELA6 = CELL0.IMUX_B6;
				input SELA7 = CELL0.IMUX_C6;
				input SELA8 = CELL0.IMUX_D6;
				input SELA9 = CELL0.IMUX_C7;
				input SELB0 = CELL2.IMUX_D3;
				input SELB1 = CELL2.IMUX_A5;
				input SELB10 = CELL2.IMUX_D7;
				input SELB2 = CELL2.IMUX_B5;
				input SELB3 = CELL2.IMUX_C5;
				input SELB4 = CELL2.IMUX_D5;
				input SELB5 = CELL2.IMUX_A6;
				input SELB6 = CELL2.IMUX_B6;
				input SELB7 = CELL2.IMUX_C6;
				input SELB8 = CELL2.IMUX_D6;
				input SELB9 = CELL2.IMUX_C7;
				input SWITCH = CELL1.IMUX_D7;
				output WRCFLAG = CELL4.OUT_Q6;
				input WRDIRECTION = CELL3.IMUX_A6;
				input WRLOADN = CELL3.IMUX_D5;
				input WRMOVE = CELL3.IMUX_B6;
			}

			// wire CELL0.IMUX_A5                  DQS0.SELA1
			// wire CELL0.IMUX_A6                  DQS0.SELA5
			// wire CELL0.IMUX_B5                  DQS0.SELA2
			// wire CELL0.IMUX_B6                  DQS0.SELA6
			// wire CELL0.IMUX_C5                  DQS0.SELA3
			// wire CELL0.IMUX_C6                  DQS0.SELA7
			// wire CELL0.IMUX_C7                  DQS0.SELA9
			// wire CELL0.IMUX_D3                  DQS0.SELA0
			// wire CELL0.IMUX_D5                  DQS0.SELA4
			// wire CELL0.IMUX_D6                  DQS0.SELA8
			// wire CELL0.IMUX_D7                  DQS0.SELA10
			// wire CELL0.OUT_Q6                   DQS0.CRUCLK
			// wire CELL0.OUT_Q7                   DQS0.DIVCLK
			// wire CELL1.IMUX_A5                  DQS0.PAUSE
			// wire CELL1.IMUX_A6                  DQS0.ALIGNWD
			// wire CELL1.IMUX_B5                  DQS0.READCLKSEL0
			// wire CELL1.IMUX_B6                  DQS0.READ0
			// wire CELL1.IMUX_C5                  DQS0.READCLKSEL1
			// wire CELL1.IMUX_C6                  DQS0.READ1
			// wire CELL1.IMUX_C7                  DQS0.READ3
			// wire CELL1.IMUX_D5                  DQS0.READCLKSEL2
			// wire CELL1.IMUX_D6                  DQS0.READ2
			// wire CELL1.IMUX_D7                  DQS0.SWITCH
			// wire CELL1.OUT_Q6                   DQS0.DATAVALID
			// wire CELL1.OUT_Q7                   DQS0.BURSTDET
			// wire CELL2.IMUX_A5                  DQS0.SELB1
			// wire CELL2.IMUX_A6                  DQS0.SELB5
			// wire CELL2.IMUX_B5                  DQS0.SELB2
			// wire CELL2.IMUX_B6                  DQS0.SELB6
			// wire CELL2.IMUX_C5                  DQS0.SELB3
			// wire CELL2.IMUX_C6                  DQS0.SELB7
			// wire CELL2.IMUX_C7                  DQS0.SELB9
			// wire CELL2.IMUX_D3                  DQS0.SELB0
			// wire CELL2.IMUX_D5                  DQS0.SELB4
			// wire CELL2.IMUX_D6                  DQS0.SELB8
			// wire CELL2.IMUX_D7                  DQS0.SELB10
			// wire CELL2.IMUX_LSR1                DQS0.RST
			// wire CELL2.IMUX_CLK1_DELAY          DQS0.SCLK
			// wire CELL2.OUT_Q6                   DQS0.DQSR90
			// wire CELL2.OUT_Q7                   DQS0.DQSW
			// wire CELL3.IMUX_A5                  DQS0.RDLOADN
			// wire CELL3.IMUX_A6                  DQS0.WRDIRECTION
			// wire CELL3.IMUX_B5                  DQS0.RDDIRECTION
			// wire CELL3.IMUX_B6                  DQS0.WRMOVE
			// wire CELL3.IMUX_C5                  DQS0.RDMOVE
			// wire CELL3.IMUX_D5                  DQS0.WRLOADN
			// wire CELL3.OUT_Q6                   DQS0.DQSW270
			// wire CELL3.OUT_Q7                   DQS0.RDCFLAG
			// wire CELL4.OUT_Q6                   DQS0.WRCFLAG
			// wire CELL4.OUT_Q7                   DQS0.DIVCLK
		}

		tile_class DQS_W_BELOW_DSP_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;

			bel DQS0 {
				input ALIGNWD = CELL1.IMUX_A6;
				output BURSTDET = CELL1.OUT_Q7;
				output CRUCLK = CELL0.OUT_Q6;
				output DATAVALID = CELL1.OUT_Q6;
				output DIVCLK = CELL0.OUT_Q7, CELL4.OUT_Q7;
				output DQSR90 = CELL2.OUT_Q6;
				output DQSW = CELL2.OUT_Q7;
				output DQSW270 = CELL3.OUT_Q6;
				input PAUSE = CELL1.IMUX_A5;
				output RDCFLAG = CELL3.OUT_Q7;
				input RDDIRECTION = CELL3.IMUX_B5;
				input RDLOADN = CELL3.IMUX_A5;
				input RDMOVE = CELL3.IMUX_C5;
				input READ0 = CELL1.IMUX_B6;
				input READ1 = CELL1.IMUX_C6;
				input READ2 = CELL1.IMUX_D6;
				input READ3 = CELL1.IMUX_C7;
				input READCLKSEL0 = CELL1.IMUX_B5;
				input READCLKSEL1 = CELL1.IMUX_C5;
				input READCLKSEL2 = CELL1.IMUX_D5;
				input RST = CELL2.IMUX_LSR1;
				input SCLK = CELL2.IMUX_CLK1_DELAY;
				input SELA0 = CELL0.IMUX_D3;
				input SELA1 = CELL0.IMUX_A5;
				input SELA10 = CELL0.IMUX_D7;
				input SELA2 = CELL0.IMUX_B5;
				input SELA3 = CELL0.IMUX_C5;
				input SELA4 = CELL0.IMUX_D5;
				input SELA5 = CELL0.IMUX_A6;
				input SELA6 = CELL0.IMUX_B6;
				input SELA7 = CELL0.IMUX_C6;
				input SELA8 = CELL0.IMUX_D6;
				input SELA9 = CELL0.IMUX_C7;
				input SELB0 = CELL2.IMUX_D3;
				input SELB1 = CELL2.IMUX_A5;
				input SELB10 = CELL2.IMUX_D7;
				input SELB2 = CELL2.IMUX_B5;
				input SELB3 = CELL2.IMUX_C5;
				input SELB4 = CELL2.IMUX_D5;
				input SELB5 = CELL2.IMUX_A6;
				input SELB6 = CELL2.IMUX_B6;
				input SELB7 = CELL2.IMUX_C6;
				input SELB8 = CELL2.IMUX_D6;
				input SELB9 = CELL2.IMUX_C7;
				input SWITCH = CELL1.IMUX_D7;
				output WRCFLAG = CELL4.OUT_Q6;
				input WRDIRECTION = CELL3.IMUX_A6;
				input WRLOADN = CELL3.IMUX_D5;
				input WRMOVE = CELL3.IMUX_B6;
			}

			// wire CELL0.IMUX_A5                  DQS0.SELA1
			// wire CELL0.IMUX_A6                  DQS0.SELA5
			// wire CELL0.IMUX_B5                  DQS0.SELA2
			// wire CELL0.IMUX_B6                  DQS0.SELA6
			// wire CELL0.IMUX_C5                  DQS0.SELA3
			// wire CELL0.IMUX_C6                  DQS0.SELA7
			// wire CELL0.IMUX_C7                  DQS0.SELA9
			// wire CELL0.IMUX_D3                  DQS0.SELA0
			// wire CELL0.IMUX_D5                  DQS0.SELA4
			// wire CELL0.IMUX_D6                  DQS0.SELA8
			// wire CELL0.IMUX_D7                  DQS0.SELA10
			// wire CELL0.OUT_Q6                   DQS0.CRUCLK
			// wire CELL0.OUT_Q7                   DQS0.DIVCLK
			// wire CELL1.IMUX_A5                  DQS0.PAUSE
			// wire CELL1.IMUX_A6                  DQS0.ALIGNWD
			// wire CELL1.IMUX_B5                  DQS0.READCLKSEL0
			// wire CELL1.IMUX_B6                  DQS0.READ0
			// wire CELL1.IMUX_C5                  DQS0.READCLKSEL1
			// wire CELL1.IMUX_C6                  DQS0.READ1
			// wire CELL1.IMUX_C7                  DQS0.READ3
			// wire CELL1.IMUX_D5                  DQS0.READCLKSEL2
			// wire CELL1.IMUX_D6                  DQS0.READ2
			// wire CELL1.IMUX_D7                  DQS0.SWITCH
			// wire CELL1.OUT_Q6                   DQS0.DATAVALID
			// wire CELL1.OUT_Q7                   DQS0.BURSTDET
			// wire CELL2.IMUX_A5                  DQS0.SELB1
			// wire CELL2.IMUX_A6                  DQS0.SELB5
			// wire CELL2.IMUX_B5                  DQS0.SELB2
			// wire CELL2.IMUX_B6                  DQS0.SELB6
			// wire CELL2.IMUX_C5                  DQS0.SELB3
			// wire CELL2.IMUX_C6                  DQS0.SELB7
			// wire CELL2.IMUX_C7                  DQS0.SELB9
			// wire CELL2.IMUX_D3                  DQS0.SELB0
			// wire CELL2.IMUX_D5                  DQS0.SELB4
			// wire CELL2.IMUX_D6                  DQS0.SELB8
			// wire CELL2.IMUX_D7                  DQS0.SELB10
			// wire CELL2.IMUX_LSR1                DQS0.RST
			// wire CELL2.IMUX_CLK1_DELAY          DQS0.SCLK
			// wire CELL2.OUT_Q6                   DQS0.DQSR90
			// wire CELL2.OUT_Q7                   DQS0.DQSW
			// wire CELL3.IMUX_A5                  DQS0.RDLOADN
			// wire CELL3.IMUX_A6                  DQS0.WRDIRECTION
			// wire CELL3.IMUX_B5                  DQS0.RDDIRECTION
			// wire CELL3.IMUX_B6                  DQS0.WRMOVE
			// wire CELL3.IMUX_C5                  DQS0.RDMOVE
			// wire CELL3.IMUX_D5                  DQS0.WRLOADN
			// wire CELL3.OUT_Q6                   DQS0.DQSW270
			// wire CELL3.OUT_Q7                   DQS0.RDCFLAG
			// wire CELL4.OUT_Q6                   DQS0.WRCFLAG
			// wire CELL4.OUT_Q7                   DQS0.DIVCLK
		}

		tile_class DQS_W_BELOW_EBR_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;

			bel DQS0 {
				input ALIGNWD = CELL1.IMUX_A6;
				output BURSTDET = CELL1.OUT_Q7;
				output CRUCLK = CELL0.OUT_Q6;
				output DATAVALID = CELL1.OUT_Q6;
				output DIVCLK = CELL0.OUT_Q7, CELL4.OUT_Q7;
				output DQSR90 = CELL2.OUT_Q6;
				output DQSW = CELL2.OUT_Q7;
				output DQSW270 = CELL3.OUT_Q6;
				input PAUSE = CELL1.IMUX_A5;
				output RDCFLAG = CELL3.OUT_Q7;
				input RDDIRECTION = CELL3.IMUX_B5;
				input RDLOADN = CELL3.IMUX_A5;
				input RDMOVE = CELL3.IMUX_C5;
				input READ0 = CELL1.IMUX_B6;
				input READ1 = CELL1.IMUX_C6;
				input READ2 = CELL1.IMUX_D6;
				input READ3 = CELL1.IMUX_C7;
				input READCLKSEL0 = CELL1.IMUX_B5;
				input READCLKSEL1 = CELL1.IMUX_C5;
				input READCLKSEL2 = CELL1.IMUX_D5;
				input RST = CELL2.IMUX_LSR1;
				input SCLK = CELL2.IMUX_CLK1_DELAY;
				input SELA0 = CELL0.IMUX_D3;
				input SELA1 = CELL0.IMUX_A5;
				input SELA10 = CELL0.IMUX_D7;
				input SELA2 = CELL0.IMUX_B5;
				input SELA3 = CELL0.IMUX_C5;
				input SELA4 = CELL0.IMUX_D5;
				input SELA5 = CELL0.IMUX_A6;
				input SELA6 = CELL0.IMUX_B6;
				input SELA7 = CELL0.IMUX_C6;
				input SELA8 = CELL0.IMUX_D6;
				input SELA9 = CELL0.IMUX_C7;
				input SELB0 = CELL2.IMUX_D3;
				input SELB1 = CELL2.IMUX_A5;
				input SELB10 = CELL2.IMUX_D7;
				input SELB2 = CELL2.IMUX_B5;
				input SELB3 = CELL2.IMUX_C5;
				input SELB4 = CELL2.IMUX_D5;
				input SELB5 = CELL2.IMUX_A6;
				input SELB6 = CELL2.IMUX_B6;
				input SELB7 = CELL2.IMUX_C6;
				input SELB8 = CELL2.IMUX_D6;
				input SELB9 = CELL2.IMUX_C7;
				input SWITCH = CELL1.IMUX_D7;
				output WRCFLAG = CELL4.OUT_Q6;
				input WRDIRECTION = CELL3.IMUX_A6;
				input WRLOADN = CELL3.IMUX_D5;
				input WRMOVE = CELL3.IMUX_B6;
			}

			// wire CELL0.IMUX_A5                  DQS0.SELA1
			// wire CELL0.IMUX_A6                  DQS0.SELA5
			// wire CELL0.IMUX_B5                  DQS0.SELA2
			// wire CELL0.IMUX_B6                  DQS0.SELA6
			// wire CELL0.IMUX_C5                  DQS0.SELA3
			// wire CELL0.IMUX_C6                  DQS0.SELA7
			// wire CELL0.IMUX_C7                  DQS0.SELA9
			// wire CELL0.IMUX_D3                  DQS0.SELA0
			// wire CELL0.IMUX_D5                  DQS0.SELA4
			// wire CELL0.IMUX_D6                  DQS0.SELA8
			// wire CELL0.IMUX_D7                  DQS0.SELA10
			// wire CELL0.OUT_Q6                   DQS0.CRUCLK
			// wire CELL0.OUT_Q7                   DQS0.DIVCLK
			// wire CELL1.IMUX_A5                  DQS0.PAUSE
			// wire CELL1.IMUX_A6                  DQS0.ALIGNWD
			// wire CELL1.IMUX_B5                  DQS0.READCLKSEL0
			// wire CELL1.IMUX_B6                  DQS0.READ0
			// wire CELL1.IMUX_C5                  DQS0.READCLKSEL1
			// wire CELL1.IMUX_C6                  DQS0.READ1
			// wire CELL1.IMUX_C7                  DQS0.READ3
			// wire CELL1.IMUX_D5                  DQS0.READCLKSEL2
			// wire CELL1.IMUX_D6                  DQS0.READ2
			// wire CELL1.IMUX_D7                  DQS0.SWITCH
			// wire CELL1.OUT_Q6                   DQS0.DATAVALID
			// wire CELL1.OUT_Q7                   DQS0.BURSTDET
			// wire CELL2.IMUX_A5                  DQS0.SELB1
			// wire CELL2.IMUX_A6                  DQS0.SELB5
			// wire CELL2.IMUX_B5                  DQS0.SELB2
			// wire CELL2.IMUX_B6                  DQS0.SELB6
			// wire CELL2.IMUX_C5                  DQS0.SELB3
			// wire CELL2.IMUX_C6                  DQS0.SELB7
			// wire CELL2.IMUX_C7                  DQS0.SELB9
			// wire CELL2.IMUX_D3                  DQS0.SELB0
			// wire CELL2.IMUX_D5                  DQS0.SELB4
			// wire CELL2.IMUX_D6                  DQS0.SELB8
			// wire CELL2.IMUX_D7                  DQS0.SELB10
			// wire CELL2.IMUX_LSR1                DQS0.RST
			// wire CELL2.IMUX_CLK1_DELAY          DQS0.SCLK
			// wire CELL2.OUT_Q6                   DQS0.DQSR90
			// wire CELL2.OUT_Q7                   DQS0.DQSW
			// wire CELL3.IMUX_A5                  DQS0.RDLOADN
			// wire CELL3.IMUX_A6                  DQS0.WRDIRECTION
			// wire CELL3.IMUX_B5                  DQS0.RDDIRECTION
			// wire CELL3.IMUX_B6                  DQS0.WRMOVE
			// wire CELL3.IMUX_C5                  DQS0.RDMOVE
			// wire CELL3.IMUX_D5                  DQS0.WRLOADN
			// wire CELL3.OUT_Q6                   DQS0.DQSW270
			// wire CELL3.OUT_Q7                   DQS0.RDCFLAG
			// wire CELL4.OUT_Q6                   DQS0.WRCFLAG
			// wire CELL4.OUT_Q7                   DQS0.DIVCLK
		}

		tile_class DQS_W_BELOW_EBR_S {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;

			bel DQS0 {
				input ALIGNWD = CELL1.IMUX_A6;
				output BURSTDET = CELL1.OUT_Q7;
				output CRUCLK = CELL0.OUT_Q6;
				output DATAVALID = CELL1.OUT_Q6;
				output DIVCLK = CELL0.OUT_Q7, CELL4.OUT_Q7;
				output DQSR90 = CELL2.OUT_Q6;
				output DQSW = CELL2.OUT_Q7;
				output DQSW270 = CELL3.OUT_Q6;
				input PAUSE = CELL1.IMUX_A5;
				output RDCFLAG = CELL3.OUT_Q7;
				input RDDIRECTION = CELL3.IMUX_B5;
				input RDLOADN = CELL3.IMUX_A5;
				input RDMOVE = CELL3.IMUX_C5;
				input READ0 = CELL1.IMUX_B6;
				input READ1 = CELL1.IMUX_C6;
				input READ2 = CELL1.IMUX_D6;
				input READ3 = CELL1.IMUX_C7;
				input READCLKSEL0 = CELL1.IMUX_B5;
				input READCLKSEL1 = CELL1.IMUX_C5;
				input READCLKSEL2 = CELL1.IMUX_D5;
				input RST = CELL2.IMUX_LSR1;
				input SCLK = CELL2.IMUX_CLK1_DELAY;
				input SELA0 = CELL0.IMUX_D3;
				input SELA1 = CELL0.IMUX_A5;
				input SELA10 = CELL0.IMUX_D7;
				input SELA2 = CELL0.IMUX_B5;
				input SELA3 = CELL0.IMUX_C5;
				input SELA4 = CELL0.IMUX_D5;
				input SELA5 = CELL0.IMUX_A6;
				input SELA6 = CELL0.IMUX_B6;
				input SELA7 = CELL0.IMUX_C6;
				input SELA8 = CELL0.IMUX_D6;
				input SELA9 = CELL0.IMUX_C7;
				input SELB0 = CELL2.IMUX_D3;
				input SELB1 = CELL2.IMUX_A5;
				input SELB10 = CELL2.IMUX_D7;
				input SELB2 = CELL2.IMUX_B5;
				input SELB3 = CELL2.IMUX_C5;
				input SELB4 = CELL2.IMUX_D5;
				input SELB5 = CELL2.IMUX_A6;
				input SELB6 = CELL2.IMUX_B6;
				input SELB7 = CELL2.IMUX_C6;
				input SELB8 = CELL2.IMUX_D6;
				input SELB9 = CELL2.IMUX_C7;
				input SWITCH = CELL1.IMUX_D7;
				output WRCFLAG = CELL4.OUT_Q6;
				input WRDIRECTION = CELL3.IMUX_A6;
				input WRLOADN = CELL3.IMUX_D5;
				input WRMOVE = CELL3.IMUX_B6;
			}

			// wire CELL0.IMUX_A5                  DQS0.SELA1
			// wire CELL0.IMUX_A6                  DQS0.SELA5
			// wire CELL0.IMUX_B5                  DQS0.SELA2
			// wire CELL0.IMUX_B6                  DQS0.SELA6
			// wire CELL0.IMUX_C5                  DQS0.SELA3
			// wire CELL0.IMUX_C6                  DQS0.SELA7
			// wire CELL0.IMUX_C7                  DQS0.SELA9
			// wire CELL0.IMUX_D3                  DQS0.SELA0
			// wire CELL0.IMUX_D5                  DQS0.SELA4
			// wire CELL0.IMUX_D6                  DQS0.SELA8
			// wire CELL0.IMUX_D7                  DQS0.SELA10
			// wire CELL0.OUT_Q6                   DQS0.CRUCLK
			// wire CELL0.OUT_Q7                   DQS0.DIVCLK
			// wire CELL1.IMUX_A5                  DQS0.PAUSE
			// wire CELL1.IMUX_A6                  DQS0.ALIGNWD
			// wire CELL1.IMUX_B5                  DQS0.READCLKSEL0
			// wire CELL1.IMUX_B6                  DQS0.READ0
			// wire CELL1.IMUX_C5                  DQS0.READCLKSEL1
			// wire CELL1.IMUX_C6                  DQS0.READ1
			// wire CELL1.IMUX_C7                  DQS0.READ3
			// wire CELL1.IMUX_D5                  DQS0.READCLKSEL2
			// wire CELL1.IMUX_D6                  DQS0.READ2
			// wire CELL1.IMUX_D7                  DQS0.SWITCH
			// wire CELL1.OUT_Q6                   DQS0.DATAVALID
			// wire CELL1.OUT_Q7                   DQS0.BURSTDET
			// wire CELL2.IMUX_A5                  DQS0.SELB1
			// wire CELL2.IMUX_A6                  DQS0.SELB5
			// wire CELL2.IMUX_B5                  DQS0.SELB2
			// wire CELL2.IMUX_B6                  DQS0.SELB6
			// wire CELL2.IMUX_C5                  DQS0.SELB3
			// wire CELL2.IMUX_C6                  DQS0.SELB7
			// wire CELL2.IMUX_C7                  DQS0.SELB9
			// wire CELL2.IMUX_D3                  DQS0.SELB0
			// wire CELL2.IMUX_D5                  DQS0.SELB4
			// wire CELL2.IMUX_D6                  DQS0.SELB8
			// wire CELL2.IMUX_D7                  DQS0.SELB10
			// wire CELL2.IMUX_LSR1                DQS0.RST
			// wire CELL2.IMUX_CLK1_DELAY          DQS0.SCLK
			// wire CELL2.OUT_Q6                   DQS0.DQSR90
			// wire CELL2.OUT_Q7                   DQS0.DQSW
			// wire CELL3.IMUX_A5                  DQS0.RDLOADN
			// wire CELL3.IMUX_A6                  DQS0.WRDIRECTION
			// wire CELL3.IMUX_B5                  DQS0.RDDIRECTION
			// wire CELL3.IMUX_B6                  DQS0.WRMOVE
			// wire CELL3.IMUX_C5                  DQS0.RDMOVE
			// wire CELL3.IMUX_D5                  DQS0.WRLOADN
			// wire CELL3.OUT_Q6                   DQS0.DQSW270
			// wire CELL3.OUT_Q7                   DQS0.RDCFLAG
			// wire CELL4.OUT_Q6                   DQS0.WRCFLAG
			// wire CELL4.OUT_Q7                   DQS0.DIVCLK
		}

		tile_class DQS_W_EBR_S {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;

			bel DQS0 {
				input ALIGNWD = CELL1.IMUX_A6;
				output BURSTDET = CELL1.OUT_Q7;
				output CRUCLK = CELL0.OUT_Q6;
				output DATAVALID = CELL1.OUT_Q6;
				output DIVCLK = CELL0.OUT_Q7, CELL4.OUT_Q7;
				output DQSR90 = CELL2.OUT_Q6;
				output DQSW = CELL2.OUT_Q7;
				output DQSW270 = CELL3.OUT_Q6;
				input PAUSE = CELL1.IMUX_A5;
				output RDCFLAG = CELL3.OUT_Q7;
				input RDDIRECTION = CELL3.IMUX_B5;
				input RDLOADN = CELL3.IMUX_A5;
				input RDMOVE = CELL3.IMUX_C5;
				input READ0 = CELL1.IMUX_B6;
				input READ1 = CELL1.IMUX_C6;
				input READ2 = CELL1.IMUX_D6;
				input READ3 = CELL1.IMUX_C7;
				input READCLKSEL0 = CELL1.IMUX_B5;
				input READCLKSEL1 = CELL1.IMUX_C5;
				input READCLKSEL2 = CELL1.IMUX_D5;
				input RST = CELL2.IMUX_LSR1;
				input SCLK = CELL2.IMUX_CLK1_DELAY;
				input SELA0 = CELL0.IMUX_D3;
				input SELA1 = CELL0.IMUX_A5;
				input SELA10 = CELL0.IMUX_D7;
				input SELA2 = CELL0.IMUX_B5;
				input SELA3 = CELL0.IMUX_C5;
				input SELA4 = CELL0.IMUX_D5;
				input SELA5 = CELL0.IMUX_A6;
				input SELA6 = CELL0.IMUX_B6;
				input SELA7 = CELL0.IMUX_C6;
				input SELA8 = CELL0.IMUX_D6;
				input SELA9 = CELL0.IMUX_C7;
				input SELB0 = CELL2.IMUX_D3;
				input SELB1 = CELL2.IMUX_A5;
				input SELB10 = CELL2.IMUX_D7;
				input SELB2 = CELL2.IMUX_B5;
				input SELB3 = CELL2.IMUX_C5;
				input SELB4 = CELL2.IMUX_D5;
				input SELB5 = CELL2.IMUX_A6;
				input SELB6 = CELL2.IMUX_B6;
				input SELB7 = CELL2.IMUX_C6;
				input SELB8 = CELL2.IMUX_D6;
				input SELB9 = CELL2.IMUX_C7;
				input SWITCH = CELL1.IMUX_D7;
				output WRCFLAG = CELL4.OUT_Q6;
				input WRDIRECTION = CELL3.IMUX_A6;
				input WRLOADN = CELL3.IMUX_D5;
				input WRMOVE = CELL3.IMUX_B6;
			}

			// wire CELL0.IMUX_A5                  DQS0.SELA1
			// wire CELL0.IMUX_A6                  DQS0.SELA5
			// wire CELL0.IMUX_B5                  DQS0.SELA2
			// wire CELL0.IMUX_B6                  DQS0.SELA6
			// wire CELL0.IMUX_C5                  DQS0.SELA3
			// wire CELL0.IMUX_C6                  DQS0.SELA7
			// wire CELL0.IMUX_C7                  DQS0.SELA9
			// wire CELL0.IMUX_D3                  DQS0.SELA0
			// wire CELL0.IMUX_D5                  DQS0.SELA4
			// wire CELL0.IMUX_D6                  DQS0.SELA8
			// wire CELL0.IMUX_D7                  DQS0.SELA10
			// wire CELL0.OUT_Q6                   DQS0.CRUCLK
			// wire CELL0.OUT_Q7                   DQS0.DIVCLK
			// wire CELL1.IMUX_A5                  DQS0.PAUSE
			// wire CELL1.IMUX_A6                  DQS0.ALIGNWD
			// wire CELL1.IMUX_B5                  DQS0.READCLKSEL0
			// wire CELL1.IMUX_B6                  DQS0.READ0
			// wire CELL1.IMUX_C5                  DQS0.READCLKSEL1
			// wire CELL1.IMUX_C6                  DQS0.READ1
			// wire CELL1.IMUX_C7                  DQS0.READ3
			// wire CELL1.IMUX_D5                  DQS0.READCLKSEL2
			// wire CELL1.IMUX_D6                  DQS0.READ2
			// wire CELL1.IMUX_D7                  DQS0.SWITCH
			// wire CELL1.OUT_Q6                   DQS0.DATAVALID
			// wire CELL1.OUT_Q7                   DQS0.BURSTDET
			// wire CELL2.IMUX_A5                  DQS0.SELB1
			// wire CELL2.IMUX_A6                  DQS0.SELB5
			// wire CELL2.IMUX_B5                  DQS0.SELB2
			// wire CELL2.IMUX_B6                  DQS0.SELB6
			// wire CELL2.IMUX_C5                  DQS0.SELB3
			// wire CELL2.IMUX_C6                  DQS0.SELB7
			// wire CELL2.IMUX_C7                  DQS0.SELB9
			// wire CELL2.IMUX_D3                  DQS0.SELB0
			// wire CELL2.IMUX_D5                  DQS0.SELB4
			// wire CELL2.IMUX_D6                  DQS0.SELB8
			// wire CELL2.IMUX_D7                  DQS0.SELB10
			// wire CELL2.IMUX_LSR1                DQS0.RST
			// wire CELL2.IMUX_CLK1_DELAY          DQS0.SCLK
			// wire CELL2.OUT_Q6                   DQS0.DQSR90
			// wire CELL2.OUT_Q7                   DQS0.DQSW
			// wire CELL3.IMUX_A5                  DQS0.RDLOADN
			// wire CELL3.IMUX_A6                  DQS0.WRDIRECTION
			// wire CELL3.IMUX_B5                  DQS0.RDDIRECTION
			// wire CELL3.IMUX_B6                  DQS0.WRMOVE
			// wire CELL3.IMUX_C5                  DQS0.RDMOVE
			// wire CELL3.IMUX_D5                  DQS0.WRLOADN
			// wire CELL3.OUT_Q6                   DQS0.DQSW270
			// wire CELL3.OUT_Q7                   DQS0.RDCFLAG
			// wire CELL4.OUT_Q6                   DQS0.WRCFLAG
			// wire CELL4.OUT_Q7                   DQS0.DIVCLK
		}

		tile_class DQS_W_EBR_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;

			bel DQS0 {
				input ALIGNWD = CELL4.IMUX_A6;
				output BURSTDET = CELL4.OUT_Q7;
				output CRUCLK = CELL0.OUT_Q6;
				output DATAVALID = CELL4.OUT_Q6;
				output DIVCLK = CELL0.OUT_Q7, CELL1.OUT_Q7;
				output DQSR90 = CELL3.OUT_Q6;
				output DQSW = CELL3.OUT_Q7;
				output DQSW270 = CELL2.OUT_Q6;
				input PAUSE = CELL4.IMUX_A5;
				output RDCFLAG = CELL2.OUT_Q7;
				input RDDIRECTION = CELL2.IMUX_B5;
				input RDLOADN = CELL2.IMUX_A5;
				input RDMOVE = CELL2.IMUX_C5;
				input READ0 = CELL4.IMUX_B6;
				input READ1 = CELL4.IMUX_C6;
				input READ2 = CELL4.IMUX_D6;
				input READ3 = CELL4.IMUX_C7;
				input READCLKSEL0 = CELL4.IMUX_B5;
				input READCLKSEL1 = CELL4.IMUX_C5;
				input READCLKSEL2 = CELL4.IMUX_D5;
				input RST = CELL3.IMUX_LSR1;
				input SCLK = CELL3.IMUX_CLK1_DELAY;
				input SELA0 = CELL0.IMUX_D3;
				input SELA1 = CELL0.IMUX_A5;
				input SELA10 = CELL0.IMUX_D7;
				input SELA2 = CELL0.IMUX_B5;
				input SELA3 = CELL0.IMUX_C5;
				input SELA4 = CELL0.IMUX_D5;
				input SELA5 = CELL0.IMUX_A6;
				input SELA6 = CELL0.IMUX_B6;
				input SELA7 = CELL0.IMUX_C6;
				input SELA8 = CELL0.IMUX_D6;
				input SELA9 = CELL0.IMUX_C7;
				input SELB0 = CELL3.IMUX_D3;
				input SELB1 = CELL3.IMUX_A5;
				input SELB10 = CELL3.IMUX_D7;
				input SELB2 = CELL3.IMUX_B5;
				input SELB3 = CELL3.IMUX_C5;
				input SELB4 = CELL3.IMUX_D5;
				input SELB5 = CELL3.IMUX_A6;
				input SELB6 = CELL3.IMUX_B6;
				input SELB7 = CELL3.IMUX_C6;
				input SELB8 = CELL3.IMUX_D6;
				input SELB9 = CELL3.IMUX_C7;
				input SWITCH = CELL4.IMUX_D7;
				output WRCFLAG = CELL1.OUT_Q6;
				input WRDIRECTION = CELL2.IMUX_A6;
				input WRLOADN = CELL2.IMUX_D5;
				input WRMOVE = CELL2.IMUX_B6;
			}

			// wire CELL0.IMUX_A5                  DQS0.SELA1
			// wire CELL0.IMUX_A6                  DQS0.SELA5
			// wire CELL0.IMUX_B5                  DQS0.SELA2
			// wire CELL0.IMUX_B6                  DQS0.SELA6
			// wire CELL0.IMUX_C5                  DQS0.SELA3
			// wire CELL0.IMUX_C6                  DQS0.SELA7
			// wire CELL0.IMUX_C7                  DQS0.SELA9
			// wire CELL0.IMUX_D3                  DQS0.SELA0
			// wire CELL0.IMUX_D5                  DQS0.SELA4
			// wire CELL0.IMUX_D6                  DQS0.SELA8
			// wire CELL0.IMUX_D7                  DQS0.SELA10
			// wire CELL0.OUT_Q6                   DQS0.CRUCLK
			// wire CELL0.OUT_Q7                   DQS0.DIVCLK
			// wire CELL1.OUT_Q6                   DQS0.WRCFLAG
			// wire CELL1.OUT_Q7                   DQS0.DIVCLK
			// wire CELL2.IMUX_A5                  DQS0.RDLOADN
			// wire CELL2.IMUX_A6                  DQS0.WRDIRECTION
			// wire CELL2.IMUX_B5                  DQS0.RDDIRECTION
			// wire CELL2.IMUX_B6                  DQS0.WRMOVE
			// wire CELL2.IMUX_C5                  DQS0.RDMOVE
			// wire CELL2.IMUX_D5                  DQS0.WRLOADN
			// wire CELL2.OUT_Q6                   DQS0.DQSW270
			// wire CELL2.OUT_Q7                   DQS0.RDCFLAG
			// wire CELL3.IMUX_A5                  DQS0.SELB1
			// wire CELL3.IMUX_A6                  DQS0.SELB5
			// wire CELL3.IMUX_B5                  DQS0.SELB2
			// wire CELL3.IMUX_B6                  DQS0.SELB6
			// wire CELL3.IMUX_C5                  DQS0.SELB3
			// wire CELL3.IMUX_C6                  DQS0.SELB7
			// wire CELL3.IMUX_C7                  DQS0.SELB9
			// wire CELL3.IMUX_D3                  DQS0.SELB0
			// wire CELL3.IMUX_D5                  DQS0.SELB4
			// wire CELL3.IMUX_D6                  DQS0.SELB8
			// wire CELL3.IMUX_D7                  DQS0.SELB10
			// wire CELL3.IMUX_LSR1                DQS0.RST
			// wire CELL3.IMUX_CLK1_DELAY          DQS0.SCLK
			// wire CELL3.OUT_Q6                   DQS0.DQSR90
			// wire CELL3.OUT_Q7                   DQS0.DQSW
			// wire CELL4.IMUX_A5                  DQS0.PAUSE
			// wire CELL4.IMUX_A6                  DQS0.ALIGNWD
			// wire CELL4.IMUX_B5                  DQS0.READCLKSEL0
			// wire CELL4.IMUX_B6                  DQS0.READ0
			// wire CELL4.IMUX_C5                  DQS0.READCLKSEL1
			// wire CELL4.IMUX_C6                  DQS0.READ1
			// wire CELL4.IMUX_C7                  DQS0.READ3
			// wire CELL4.IMUX_D5                  DQS0.READCLKSEL2
			// wire CELL4.IMUX_D6                  DQS0.READ2
			// wire CELL4.IMUX_D7                  DQS0.SWITCH
			// wire CELL4.OUT_Q6                   DQS0.DATAVALID
			// wire CELL4.OUT_Q7                   DQS0.BURSTDET
		}

		tile_class DQS_W_DSP_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;

			bel DQS0 {
				input ALIGNWD = CELL1.IMUX_A6;
				output BURSTDET = CELL1.OUT_Q7;
				output CRUCLK = CELL0.OUT_Q6;
				output DATAVALID = CELL1.OUT_Q6;
				output DIVCLK = CELL0.OUT_Q7, CELL3.OUT_Q7;
				output DQSR90 = CELL2.OUT_Q6;
				output DQSW = CELL2.OUT_Q7;
				output DQSW270 = CELL4.OUT_Q6;
				input PAUSE = CELL1.IMUX_A5;
				output RDCFLAG = CELL4.OUT_Q7;
				input RDDIRECTION = CELL4.IMUX_B5;
				input RDLOADN = CELL4.IMUX_A5;
				input RDMOVE = CELL4.IMUX_C5;
				input READ0 = CELL1.IMUX_B6;
				input READ1 = CELL1.IMUX_C6;
				input READ2 = CELL1.IMUX_D6;
				input READ3 = CELL1.IMUX_C7;
				input READCLKSEL0 = CELL1.IMUX_B5;
				input READCLKSEL1 = CELL1.IMUX_C5;
				input READCLKSEL2 = CELL1.IMUX_D5;
				input RST = CELL2.IMUX_LSR1;
				input SCLK = CELL2.IMUX_CLK1_DELAY;
				input SELA0 = CELL0.IMUX_D3;
				input SELA1 = CELL0.IMUX_A5;
				input SELA10 = CELL0.IMUX_D7;
				input SELA2 = CELL0.IMUX_B5;
				input SELA3 = CELL0.IMUX_C5;
				input SELA4 = CELL0.IMUX_D5;
				input SELA5 = CELL0.IMUX_A6;
				input SELA6 = CELL0.IMUX_B6;
				input SELA7 = CELL0.IMUX_C6;
				input SELA8 = CELL0.IMUX_D6;
				input SELA9 = CELL0.IMUX_C7;
				input SELB0 = CELL2.IMUX_D3;
				input SELB1 = CELL2.IMUX_A5;
				input SELB10 = CELL2.IMUX_D7;
				input SELB2 = CELL2.IMUX_B5;
				input SELB3 = CELL2.IMUX_C5;
				input SELB4 = CELL2.IMUX_D5;
				input SELB5 = CELL2.IMUX_A6;
				input SELB6 = CELL2.IMUX_B6;
				input SELB7 = CELL2.IMUX_C6;
				input SELB8 = CELL2.IMUX_D6;
				input SELB9 = CELL2.IMUX_C7;
				input SWITCH = CELL1.IMUX_D7;
				output WRCFLAG = CELL3.OUT_Q6;
				input WRDIRECTION = CELL4.IMUX_A6;
				input WRLOADN = CELL4.IMUX_D5;
				input WRMOVE = CELL4.IMUX_B6;
			}

			// wire CELL0.IMUX_A5                  DQS0.SELA1
			// wire CELL0.IMUX_A6                  DQS0.SELA5
			// wire CELL0.IMUX_B5                  DQS0.SELA2
			// wire CELL0.IMUX_B6                  DQS0.SELA6
			// wire CELL0.IMUX_C5                  DQS0.SELA3
			// wire CELL0.IMUX_C6                  DQS0.SELA7
			// wire CELL0.IMUX_C7                  DQS0.SELA9
			// wire CELL0.IMUX_D3                  DQS0.SELA0
			// wire CELL0.IMUX_D5                  DQS0.SELA4
			// wire CELL0.IMUX_D6                  DQS0.SELA8
			// wire CELL0.IMUX_D7                  DQS0.SELA10
			// wire CELL0.OUT_Q6                   DQS0.CRUCLK
			// wire CELL0.OUT_Q7                   DQS0.DIVCLK
			// wire CELL1.IMUX_A5                  DQS0.PAUSE
			// wire CELL1.IMUX_A6                  DQS0.ALIGNWD
			// wire CELL1.IMUX_B5                  DQS0.READCLKSEL0
			// wire CELL1.IMUX_B6                  DQS0.READ0
			// wire CELL1.IMUX_C5                  DQS0.READCLKSEL1
			// wire CELL1.IMUX_C6                  DQS0.READ1
			// wire CELL1.IMUX_C7                  DQS0.READ3
			// wire CELL1.IMUX_D5                  DQS0.READCLKSEL2
			// wire CELL1.IMUX_D6                  DQS0.READ2
			// wire CELL1.IMUX_D7                  DQS0.SWITCH
			// wire CELL1.OUT_Q6                   DQS0.DATAVALID
			// wire CELL1.OUT_Q7                   DQS0.BURSTDET
			// wire CELL2.IMUX_A5                  DQS0.SELB1
			// wire CELL2.IMUX_A6                  DQS0.SELB5
			// wire CELL2.IMUX_B5                  DQS0.SELB2
			// wire CELL2.IMUX_B6                  DQS0.SELB6
			// wire CELL2.IMUX_C5                  DQS0.SELB3
			// wire CELL2.IMUX_C6                  DQS0.SELB7
			// wire CELL2.IMUX_C7                  DQS0.SELB9
			// wire CELL2.IMUX_D3                  DQS0.SELB0
			// wire CELL2.IMUX_D5                  DQS0.SELB4
			// wire CELL2.IMUX_D6                  DQS0.SELB8
			// wire CELL2.IMUX_D7                  DQS0.SELB10
			// wire CELL2.IMUX_LSR1                DQS0.RST
			// wire CELL2.IMUX_CLK1_DELAY          DQS0.SCLK
			// wire CELL2.OUT_Q6                   DQS0.DQSR90
			// wire CELL2.OUT_Q7                   DQS0.DQSW
			// wire CELL3.OUT_Q6                   DQS0.WRCFLAG
			// wire CELL3.OUT_Q7                   DQS0.DIVCLK
			// wire CELL4.IMUX_A5                  DQS0.RDLOADN
			// wire CELL4.IMUX_A6                  DQS0.WRDIRECTION
			// wire CELL4.IMUX_B5                  DQS0.RDDIRECTION
			// wire CELL4.IMUX_B6                  DQS0.WRMOVE
			// wire CELL4.IMUX_C5                  DQS0.RDMOVE
			// wire CELL4.IMUX_D5                  DQS0.WRLOADN
			// wire CELL4.OUT_Q6                   DQS0.DQSW270
			// wire CELL4.OUT_Q7                   DQS0.RDCFLAG
		}

		tile_class DQS_E {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;

			bel DQS0 {
				input ALIGNWD = CELL1.IMUX_A6;
				output BURSTDET = CELL1.OUT_Q7;
				output CRUCLK = CELL0.OUT_Q6;
				output DATAVALID = CELL1.OUT_Q6;
				output DIVCLK = CELL0.OUT_Q7, CELL4.OUT_Q7;
				output DQSR90 = CELL2.OUT_Q6;
				output DQSW = CELL2.OUT_Q7;
				output DQSW270 = CELL3.OUT_Q6;
				input PAUSE = CELL1.IMUX_A5;
				output RDCFLAG = CELL3.OUT_Q7;
				input RDDIRECTION = CELL3.IMUX_B5;
				input RDLOADN = CELL3.IMUX_A5;
				input RDMOVE = CELL3.IMUX_C5;
				input READ0 = CELL1.IMUX_B6;
				input READ1 = CELL1.IMUX_C6;
				input READ2 = CELL1.IMUX_D6;
				input READ3 = CELL1.IMUX_C7;
				input READCLKSEL0 = CELL1.IMUX_B5;
				input READCLKSEL1 = CELL1.IMUX_C5;
				input READCLKSEL2 = CELL1.IMUX_D5;
				input RST = CELL2.IMUX_LSR1;
				input SCLK = CELL2.IMUX_CLK1_DELAY;
				input SELA0 = CELL0.IMUX_D3;
				input SELA1 = CELL0.IMUX_A5;
				input SELA10 = CELL0.IMUX_D7;
				input SELA2 = CELL0.IMUX_B5;
				input SELA3 = CELL0.IMUX_C5;
				input SELA4 = CELL0.IMUX_D5;
				input SELA5 = CELL0.IMUX_A6;
				input SELA6 = CELL0.IMUX_B6;
				input SELA7 = CELL0.IMUX_C6;
				input SELA8 = CELL0.IMUX_D6;
				input SELA9 = CELL0.IMUX_C7;
				input SELB0 = CELL2.IMUX_D3;
				input SELB1 = CELL2.IMUX_A5;
				input SELB10 = CELL2.IMUX_D7;
				input SELB2 = CELL2.IMUX_B5;
				input SELB3 = CELL2.IMUX_C5;
				input SELB4 = CELL2.IMUX_D5;
				input SELB5 = CELL2.IMUX_A6;
				input SELB6 = CELL2.IMUX_B6;
				input SELB7 = CELL2.IMUX_C6;
				input SELB8 = CELL2.IMUX_D6;
				input SELB9 = CELL2.IMUX_C7;
				input SWITCH = CELL1.IMUX_D7;
				output WRCFLAG = CELL4.OUT_Q6;
				input WRDIRECTION = CELL3.IMUX_A6;
				input WRLOADN = CELL3.IMUX_D5;
				input WRMOVE = CELL3.IMUX_B6;
			}

			// wire CELL0.IMUX_A5                  DQS0.SELA1
			// wire CELL0.IMUX_A6                  DQS0.SELA5
			// wire CELL0.IMUX_B5                  DQS0.SELA2
			// wire CELL0.IMUX_B6                  DQS0.SELA6
			// wire CELL0.IMUX_C5                  DQS0.SELA3
			// wire CELL0.IMUX_C6                  DQS0.SELA7
			// wire CELL0.IMUX_C7                  DQS0.SELA9
			// wire CELL0.IMUX_D3                  DQS0.SELA0
			// wire CELL0.IMUX_D5                  DQS0.SELA4
			// wire CELL0.IMUX_D6                  DQS0.SELA8
			// wire CELL0.IMUX_D7                  DQS0.SELA10
			// wire CELL0.OUT_Q6                   DQS0.CRUCLK
			// wire CELL0.OUT_Q7                   DQS0.DIVCLK
			// wire CELL1.IMUX_A5                  DQS0.PAUSE
			// wire CELL1.IMUX_A6                  DQS0.ALIGNWD
			// wire CELL1.IMUX_B5                  DQS0.READCLKSEL0
			// wire CELL1.IMUX_B6                  DQS0.READ0
			// wire CELL1.IMUX_C5                  DQS0.READCLKSEL1
			// wire CELL1.IMUX_C6                  DQS0.READ1
			// wire CELL1.IMUX_C7                  DQS0.READ3
			// wire CELL1.IMUX_D5                  DQS0.READCLKSEL2
			// wire CELL1.IMUX_D6                  DQS0.READ2
			// wire CELL1.IMUX_D7                  DQS0.SWITCH
			// wire CELL1.OUT_Q6                   DQS0.DATAVALID
			// wire CELL1.OUT_Q7                   DQS0.BURSTDET
			// wire CELL2.IMUX_A5                  DQS0.SELB1
			// wire CELL2.IMUX_A6                  DQS0.SELB5
			// wire CELL2.IMUX_B5                  DQS0.SELB2
			// wire CELL2.IMUX_B6                  DQS0.SELB6
			// wire CELL2.IMUX_C5                  DQS0.SELB3
			// wire CELL2.IMUX_C6                  DQS0.SELB7
			// wire CELL2.IMUX_C7                  DQS0.SELB9
			// wire CELL2.IMUX_D3                  DQS0.SELB0
			// wire CELL2.IMUX_D5                  DQS0.SELB4
			// wire CELL2.IMUX_D6                  DQS0.SELB8
			// wire CELL2.IMUX_D7                  DQS0.SELB10
			// wire CELL2.IMUX_LSR1                DQS0.RST
			// wire CELL2.IMUX_CLK1_DELAY          DQS0.SCLK
			// wire CELL2.OUT_Q6                   DQS0.DQSR90
			// wire CELL2.OUT_Q7                   DQS0.DQSW
			// wire CELL3.IMUX_A5                  DQS0.RDLOADN
			// wire CELL3.IMUX_A6                  DQS0.WRDIRECTION
			// wire CELL3.IMUX_B5                  DQS0.RDDIRECTION
			// wire CELL3.IMUX_B6                  DQS0.WRMOVE
			// wire CELL3.IMUX_C5                  DQS0.RDMOVE
			// wire CELL3.IMUX_D5                  DQS0.WRLOADN
			// wire CELL3.OUT_Q6                   DQS0.DQSW270
			// wire CELL3.OUT_Q7                   DQS0.RDCFLAG
			// wire CELL4.OUT_Q6                   DQS0.WRCFLAG
			// wire CELL4.OUT_Q7                   DQS0.DIVCLK
		}

		tile_class DQS_E_BELOW_DSP_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;

			bel DQS0 {
				input ALIGNWD = CELL1.IMUX_A6;
				output BURSTDET = CELL1.OUT_Q7;
				output CRUCLK = CELL0.OUT_Q6;
				output DATAVALID = CELL1.OUT_Q6;
				output DIVCLK = CELL0.OUT_Q7, CELL4.OUT_Q7;
				output DQSR90 = CELL2.OUT_Q6;
				output DQSW = CELL2.OUT_Q7;
				output DQSW270 = CELL3.OUT_Q6;
				input PAUSE = CELL1.IMUX_A5;
				output RDCFLAG = CELL3.OUT_Q7;
				input RDDIRECTION = CELL3.IMUX_B5;
				input RDLOADN = CELL3.IMUX_A5;
				input RDMOVE = CELL3.IMUX_C5;
				input READ0 = CELL1.IMUX_B6;
				input READ1 = CELL1.IMUX_C6;
				input READ2 = CELL1.IMUX_D6;
				input READ3 = CELL1.IMUX_C7;
				input READCLKSEL0 = CELL1.IMUX_B5;
				input READCLKSEL1 = CELL1.IMUX_C5;
				input READCLKSEL2 = CELL1.IMUX_D5;
				input RST = CELL2.IMUX_LSR1;
				input SCLK = CELL2.IMUX_CLK1_DELAY;
				input SELA0 = CELL0.IMUX_D3;
				input SELA1 = CELL0.IMUX_A5;
				input SELA10 = CELL0.IMUX_D7;
				input SELA2 = CELL0.IMUX_B5;
				input SELA3 = CELL0.IMUX_C5;
				input SELA4 = CELL0.IMUX_D5;
				input SELA5 = CELL0.IMUX_A6;
				input SELA6 = CELL0.IMUX_B6;
				input SELA7 = CELL0.IMUX_C6;
				input SELA8 = CELL0.IMUX_D6;
				input SELA9 = CELL0.IMUX_C7;
				input SELB0 = CELL2.IMUX_D3;
				input SELB1 = CELL2.IMUX_A5;
				input SELB10 = CELL2.IMUX_D7;
				input SELB2 = CELL2.IMUX_B5;
				input SELB3 = CELL2.IMUX_C5;
				input SELB4 = CELL2.IMUX_D5;
				input SELB5 = CELL2.IMUX_A6;
				input SELB6 = CELL2.IMUX_B6;
				input SELB7 = CELL2.IMUX_C6;
				input SELB8 = CELL2.IMUX_D6;
				input SELB9 = CELL2.IMUX_C7;
				input SWITCH = CELL1.IMUX_D7;
				output WRCFLAG = CELL4.OUT_Q6;
				input WRDIRECTION = CELL3.IMUX_A6;
				input WRLOADN = CELL3.IMUX_D5;
				input WRMOVE = CELL3.IMUX_B6;
			}

			// wire CELL0.IMUX_A5                  DQS0.SELA1
			// wire CELL0.IMUX_A6                  DQS0.SELA5
			// wire CELL0.IMUX_B5                  DQS0.SELA2
			// wire CELL0.IMUX_B6                  DQS0.SELA6
			// wire CELL0.IMUX_C5                  DQS0.SELA3
			// wire CELL0.IMUX_C6                  DQS0.SELA7
			// wire CELL0.IMUX_C7                  DQS0.SELA9
			// wire CELL0.IMUX_D3                  DQS0.SELA0
			// wire CELL0.IMUX_D5                  DQS0.SELA4
			// wire CELL0.IMUX_D6                  DQS0.SELA8
			// wire CELL0.IMUX_D7                  DQS0.SELA10
			// wire CELL0.OUT_Q6                   DQS0.CRUCLK
			// wire CELL0.OUT_Q7                   DQS0.DIVCLK
			// wire CELL1.IMUX_A5                  DQS0.PAUSE
			// wire CELL1.IMUX_A6                  DQS0.ALIGNWD
			// wire CELL1.IMUX_B5                  DQS0.READCLKSEL0
			// wire CELL1.IMUX_B6                  DQS0.READ0
			// wire CELL1.IMUX_C5                  DQS0.READCLKSEL1
			// wire CELL1.IMUX_C6                  DQS0.READ1
			// wire CELL1.IMUX_C7                  DQS0.READ3
			// wire CELL1.IMUX_D5                  DQS0.READCLKSEL2
			// wire CELL1.IMUX_D6                  DQS0.READ2
			// wire CELL1.IMUX_D7                  DQS0.SWITCH
			// wire CELL1.OUT_Q6                   DQS0.DATAVALID
			// wire CELL1.OUT_Q7                   DQS0.BURSTDET
			// wire CELL2.IMUX_A5                  DQS0.SELB1
			// wire CELL2.IMUX_A6                  DQS0.SELB5
			// wire CELL2.IMUX_B5                  DQS0.SELB2
			// wire CELL2.IMUX_B6                  DQS0.SELB6
			// wire CELL2.IMUX_C5                  DQS0.SELB3
			// wire CELL2.IMUX_C6                  DQS0.SELB7
			// wire CELL2.IMUX_C7                  DQS0.SELB9
			// wire CELL2.IMUX_D3                  DQS0.SELB0
			// wire CELL2.IMUX_D5                  DQS0.SELB4
			// wire CELL2.IMUX_D6                  DQS0.SELB8
			// wire CELL2.IMUX_D7                  DQS0.SELB10
			// wire CELL2.IMUX_LSR1                DQS0.RST
			// wire CELL2.IMUX_CLK1_DELAY          DQS0.SCLK
			// wire CELL2.OUT_Q6                   DQS0.DQSR90
			// wire CELL2.OUT_Q7                   DQS0.DQSW
			// wire CELL3.IMUX_A5                  DQS0.RDLOADN
			// wire CELL3.IMUX_A6                  DQS0.WRDIRECTION
			// wire CELL3.IMUX_B5                  DQS0.RDDIRECTION
			// wire CELL3.IMUX_B6                  DQS0.WRMOVE
			// wire CELL3.IMUX_C5                  DQS0.RDMOVE
			// wire CELL3.IMUX_D5                  DQS0.WRLOADN
			// wire CELL3.OUT_Q6                   DQS0.DQSW270
			// wire CELL3.OUT_Q7                   DQS0.RDCFLAG
			// wire CELL4.OUT_Q6                   DQS0.WRCFLAG
			// wire CELL4.OUT_Q7                   DQS0.DIVCLK
		}

		tile_class DQS_E_BELOW_EBR_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;

			bel DQS0 {
				input ALIGNWD = CELL1.IMUX_A6;
				output BURSTDET = CELL1.OUT_Q7;
				output CRUCLK = CELL0.OUT_Q6;
				output DATAVALID = CELL1.OUT_Q6;
				output DIVCLK = CELL0.OUT_Q7, CELL4.OUT_Q7;
				output DQSR90 = CELL2.OUT_Q6;
				output DQSW = CELL2.OUT_Q7;
				output DQSW270 = CELL3.OUT_Q6;
				input PAUSE = CELL1.IMUX_A5;
				output RDCFLAG = CELL3.OUT_Q7;
				input RDDIRECTION = CELL3.IMUX_B5;
				input RDLOADN = CELL3.IMUX_A5;
				input RDMOVE = CELL3.IMUX_C5;
				input READ0 = CELL1.IMUX_B6;
				input READ1 = CELL1.IMUX_C6;
				input READ2 = CELL1.IMUX_D6;
				input READ3 = CELL1.IMUX_C7;
				input READCLKSEL0 = CELL1.IMUX_B5;
				input READCLKSEL1 = CELL1.IMUX_C5;
				input READCLKSEL2 = CELL1.IMUX_D5;
				input RST = CELL2.IMUX_LSR1;
				input SCLK = CELL2.IMUX_CLK1_DELAY;
				input SELA0 = CELL0.IMUX_D3;
				input SELA1 = CELL0.IMUX_A5;
				input SELA10 = CELL0.IMUX_D7;
				input SELA2 = CELL0.IMUX_B5;
				input SELA3 = CELL0.IMUX_C5;
				input SELA4 = CELL0.IMUX_D5;
				input SELA5 = CELL0.IMUX_A6;
				input SELA6 = CELL0.IMUX_B6;
				input SELA7 = CELL0.IMUX_C6;
				input SELA8 = CELL0.IMUX_D6;
				input SELA9 = CELL0.IMUX_C7;
				input SELB0 = CELL2.IMUX_D3;
				input SELB1 = CELL2.IMUX_A5;
				input SELB10 = CELL2.IMUX_D7;
				input SELB2 = CELL2.IMUX_B5;
				input SELB3 = CELL2.IMUX_C5;
				input SELB4 = CELL2.IMUX_D5;
				input SELB5 = CELL2.IMUX_A6;
				input SELB6 = CELL2.IMUX_B6;
				input SELB7 = CELL2.IMUX_C6;
				input SELB8 = CELL2.IMUX_D6;
				input SELB9 = CELL2.IMUX_C7;
				input SWITCH = CELL1.IMUX_D7;
				output WRCFLAG = CELL4.OUT_Q6;
				input WRDIRECTION = CELL3.IMUX_A6;
				input WRLOADN = CELL3.IMUX_D5;
				input WRMOVE = CELL3.IMUX_B6;
			}

			// wire CELL0.IMUX_A5                  DQS0.SELA1
			// wire CELL0.IMUX_A6                  DQS0.SELA5
			// wire CELL0.IMUX_B5                  DQS0.SELA2
			// wire CELL0.IMUX_B6                  DQS0.SELA6
			// wire CELL0.IMUX_C5                  DQS0.SELA3
			// wire CELL0.IMUX_C6                  DQS0.SELA7
			// wire CELL0.IMUX_C7                  DQS0.SELA9
			// wire CELL0.IMUX_D3                  DQS0.SELA0
			// wire CELL0.IMUX_D5                  DQS0.SELA4
			// wire CELL0.IMUX_D6                  DQS0.SELA8
			// wire CELL0.IMUX_D7                  DQS0.SELA10
			// wire CELL0.OUT_Q6                   DQS0.CRUCLK
			// wire CELL0.OUT_Q7                   DQS0.DIVCLK
			// wire CELL1.IMUX_A5                  DQS0.PAUSE
			// wire CELL1.IMUX_A6                  DQS0.ALIGNWD
			// wire CELL1.IMUX_B5                  DQS0.READCLKSEL0
			// wire CELL1.IMUX_B6                  DQS0.READ0
			// wire CELL1.IMUX_C5                  DQS0.READCLKSEL1
			// wire CELL1.IMUX_C6                  DQS0.READ1
			// wire CELL1.IMUX_C7                  DQS0.READ3
			// wire CELL1.IMUX_D5                  DQS0.READCLKSEL2
			// wire CELL1.IMUX_D6                  DQS0.READ2
			// wire CELL1.IMUX_D7                  DQS0.SWITCH
			// wire CELL1.OUT_Q6                   DQS0.DATAVALID
			// wire CELL1.OUT_Q7                   DQS0.BURSTDET
			// wire CELL2.IMUX_A5                  DQS0.SELB1
			// wire CELL2.IMUX_A6                  DQS0.SELB5
			// wire CELL2.IMUX_B5                  DQS0.SELB2
			// wire CELL2.IMUX_B6                  DQS0.SELB6
			// wire CELL2.IMUX_C5                  DQS0.SELB3
			// wire CELL2.IMUX_C6                  DQS0.SELB7
			// wire CELL2.IMUX_C7                  DQS0.SELB9
			// wire CELL2.IMUX_D3                  DQS0.SELB0
			// wire CELL2.IMUX_D5                  DQS0.SELB4
			// wire CELL2.IMUX_D6                  DQS0.SELB8
			// wire CELL2.IMUX_D7                  DQS0.SELB10
			// wire CELL2.IMUX_LSR1                DQS0.RST
			// wire CELL2.IMUX_CLK1_DELAY          DQS0.SCLK
			// wire CELL2.OUT_Q6                   DQS0.DQSR90
			// wire CELL2.OUT_Q7                   DQS0.DQSW
			// wire CELL3.IMUX_A5                  DQS0.RDLOADN
			// wire CELL3.IMUX_A6                  DQS0.WRDIRECTION
			// wire CELL3.IMUX_B5                  DQS0.RDDIRECTION
			// wire CELL3.IMUX_B6                  DQS0.WRMOVE
			// wire CELL3.IMUX_C5                  DQS0.RDMOVE
			// wire CELL3.IMUX_D5                  DQS0.WRLOADN
			// wire CELL3.OUT_Q6                   DQS0.DQSW270
			// wire CELL3.OUT_Q7                   DQS0.RDCFLAG
			// wire CELL4.OUT_Q6                   DQS0.WRCFLAG
			// wire CELL4.OUT_Q7                   DQS0.DIVCLK
		}

		tile_class DQS_E_BELOW_EBR_S {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;

			bel DQS0 {
				input ALIGNWD = CELL1.IMUX_A6;
				output BURSTDET = CELL1.OUT_Q7;
				output CRUCLK = CELL0.OUT_Q6;
				output DATAVALID = CELL1.OUT_Q6;
				output DIVCLK = CELL0.OUT_Q7, CELL4.OUT_Q7;
				output DQSR90 = CELL2.OUT_Q6;
				output DQSW = CELL2.OUT_Q7;
				output DQSW270 = CELL3.OUT_Q6;
				input PAUSE = CELL1.IMUX_A5;
				output RDCFLAG = CELL3.OUT_Q7;
				input RDDIRECTION = CELL3.IMUX_B5;
				input RDLOADN = CELL3.IMUX_A5;
				input RDMOVE = CELL3.IMUX_C5;
				input READ0 = CELL1.IMUX_B6;
				input READ1 = CELL1.IMUX_C6;
				input READ2 = CELL1.IMUX_D6;
				input READ3 = CELL1.IMUX_C7;
				input READCLKSEL0 = CELL1.IMUX_B5;
				input READCLKSEL1 = CELL1.IMUX_C5;
				input READCLKSEL2 = CELL1.IMUX_D5;
				input RST = CELL2.IMUX_LSR1;
				input SCLK = CELL2.IMUX_CLK1_DELAY;
				input SELA0 = CELL0.IMUX_D3;
				input SELA1 = CELL0.IMUX_A5;
				input SELA10 = CELL0.IMUX_D7;
				input SELA2 = CELL0.IMUX_B5;
				input SELA3 = CELL0.IMUX_C5;
				input SELA4 = CELL0.IMUX_D5;
				input SELA5 = CELL0.IMUX_A6;
				input SELA6 = CELL0.IMUX_B6;
				input SELA7 = CELL0.IMUX_C6;
				input SELA8 = CELL0.IMUX_D6;
				input SELA9 = CELL0.IMUX_C7;
				input SELB0 = CELL2.IMUX_D3;
				input SELB1 = CELL2.IMUX_A5;
				input SELB10 = CELL2.IMUX_D7;
				input SELB2 = CELL2.IMUX_B5;
				input SELB3 = CELL2.IMUX_C5;
				input SELB4 = CELL2.IMUX_D5;
				input SELB5 = CELL2.IMUX_A6;
				input SELB6 = CELL2.IMUX_B6;
				input SELB7 = CELL2.IMUX_C6;
				input SELB8 = CELL2.IMUX_D6;
				input SELB9 = CELL2.IMUX_C7;
				input SWITCH = CELL1.IMUX_D7;
				output WRCFLAG = CELL4.OUT_Q6;
				input WRDIRECTION = CELL3.IMUX_A6;
				input WRLOADN = CELL3.IMUX_D5;
				input WRMOVE = CELL3.IMUX_B6;
			}

			// wire CELL0.IMUX_A5                  DQS0.SELA1
			// wire CELL0.IMUX_A6                  DQS0.SELA5
			// wire CELL0.IMUX_B5                  DQS0.SELA2
			// wire CELL0.IMUX_B6                  DQS0.SELA6
			// wire CELL0.IMUX_C5                  DQS0.SELA3
			// wire CELL0.IMUX_C6                  DQS0.SELA7
			// wire CELL0.IMUX_C7                  DQS0.SELA9
			// wire CELL0.IMUX_D3                  DQS0.SELA0
			// wire CELL0.IMUX_D5                  DQS0.SELA4
			// wire CELL0.IMUX_D6                  DQS0.SELA8
			// wire CELL0.IMUX_D7                  DQS0.SELA10
			// wire CELL0.OUT_Q6                   DQS0.CRUCLK
			// wire CELL0.OUT_Q7                   DQS0.DIVCLK
			// wire CELL1.IMUX_A5                  DQS0.PAUSE
			// wire CELL1.IMUX_A6                  DQS0.ALIGNWD
			// wire CELL1.IMUX_B5                  DQS0.READCLKSEL0
			// wire CELL1.IMUX_B6                  DQS0.READ0
			// wire CELL1.IMUX_C5                  DQS0.READCLKSEL1
			// wire CELL1.IMUX_C6                  DQS0.READ1
			// wire CELL1.IMUX_C7                  DQS0.READ3
			// wire CELL1.IMUX_D5                  DQS0.READCLKSEL2
			// wire CELL1.IMUX_D6                  DQS0.READ2
			// wire CELL1.IMUX_D7                  DQS0.SWITCH
			// wire CELL1.OUT_Q6                   DQS0.DATAVALID
			// wire CELL1.OUT_Q7                   DQS0.BURSTDET
			// wire CELL2.IMUX_A5                  DQS0.SELB1
			// wire CELL2.IMUX_A6                  DQS0.SELB5
			// wire CELL2.IMUX_B5                  DQS0.SELB2
			// wire CELL2.IMUX_B6                  DQS0.SELB6
			// wire CELL2.IMUX_C5                  DQS0.SELB3
			// wire CELL2.IMUX_C6                  DQS0.SELB7
			// wire CELL2.IMUX_C7                  DQS0.SELB9
			// wire CELL2.IMUX_D3                  DQS0.SELB0
			// wire CELL2.IMUX_D5                  DQS0.SELB4
			// wire CELL2.IMUX_D6                  DQS0.SELB8
			// wire CELL2.IMUX_D7                  DQS0.SELB10
			// wire CELL2.IMUX_LSR1                DQS0.RST
			// wire CELL2.IMUX_CLK1_DELAY          DQS0.SCLK
			// wire CELL2.OUT_Q6                   DQS0.DQSR90
			// wire CELL2.OUT_Q7                   DQS0.DQSW
			// wire CELL3.IMUX_A5                  DQS0.RDLOADN
			// wire CELL3.IMUX_A6                  DQS0.WRDIRECTION
			// wire CELL3.IMUX_B5                  DQS0.RDDIRECTION
			// wire CELL3.IMUX_B6                  DQS0.WRMOVE
			// wire CELL3.IMUX_C5                  DQS0.RDMOVE
			// wire CELL3.IMUX_D5                  DQS0.WRLOADN
			// wire CELL3.OUT_Q6                   DQS0.DQSW270
			// wire CELL3.OUT_Q7                   DQS0.RDCFLAG
			// wire CELL4.OUT_Q6                   DQS0.WRCFLAG
			// wire CELL4.OUT_Q7                   DQS0.DIVCLK
		}

		tile_class DQS_E_EBR_S {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;

			bel DQS0 {
				input ALIGNWD = CELL1.IMUX_A6;
				output BURSTDET = CELL1.OUT_Q7;
				output CRUCLK = CELL0.OUT_Q6;
				output DATAVALID = CELL1.OUT_Q6;
				output DIVCLK = CELL0.OUT_Q7, CELL4.OUT_Q7;
				output DQSR90 = CELL2.OUT_Q6;
				output DQSW = CELL2.OUT_Q7;
				output DQSW270 = CELL3.OUT_Q6;
				input PAUSE = CELL1.IMUX_A5;
				output RDCFLAG = CELL3.OUT_Q7;
				input RDDIRECTION = CELL3.IMUX_B5;
				input RDLOADN = CELL3.IMUX_A5;
				input RDMOVE = CELL3.IMUX_C5;
				input READ0 = CELL1.IMUX_B6;
				input READ1 = CELL1.IMUX_C6;
				input READ2 = CELL1.IMUX_D6;
				input READ3 = CELL1.IMUX_C7;
				input READCLKSEL0 = CELL1.IMUX_B5;
				input READCLKSEL1 = CELL1.IMUX_C5;
				input READCLKSEL2 = CELL1.IMUX_D5;
				input RST = CELL2.IMUX_LSR1;
				input SCLK = CELL2.IMUX_CLK1_DELAY;
				input SELA0 = CELL0.IMUX_D3;
				input SELA1 = CELL0.IMUX_A5;
				input SELA10 = CELL0.IMUX_D7;
				input SELA2 = CELL0.IMUX_B5;
				input SELA3 = CELL0.IMUX_C5;
				input SELA4 = CELL0.IMUX_D5;
				input SELA5 = CELL0.IMUX_A6;
				input SELA6 = CELL0.IMUX_B6;
				input SELA7 = CELL0.IMUX_C6;
				input SELA8 = CELL0.IMUX_D6;
				input SELA9 = CELL0.IMUX_C7;
				input SELB0 = CELL2.IMUX_D3;
				input SELB1 = CELL2.IMUX_A5;
				input SELB10 = CELL2.IMUX_D7;
				input SELB2 = CELL2.IMUX_B5;
				input SELB3 = CELL2.IMUX_C5;
				input SELB4 = CELL2.IMUX_D5;
				input SELB5 = CELL2.IMUX_A6;
				input SELB6 = CELL2.IMUX_B6;
				input SELB7 = CELL2.IMUX_C6;
				input SELB8 = CELL2.IMUX_D6;
				input SELB9 = CELL2.IMUX_C7;
				input SWITCH = CELL1.IMUX_D7;
				output WRCFLAG = CELL4.OUT_Q6;
				input WRDIRECTION = CELL3.IMUX_A6;
				input WRLOADN = CELL3.IMUX_D5;
				input WRMOVE = CELL3.IMUX_B6;
			}

			// wire CELL0.IMUX_A5                  DQS0.SELA1
			// wire CELL0.IMUX_A6                  DQS0.SELA5
			// wire CELL0.IMUX_B5                  DQS0.SELA2
			// wire CELL0.IMUX_B6                  DQS0.SELA6
			// wire CELL0.IMUX_C5                  DQS0.SELA3
			// wire CELL0.IMUX_C6                  DQS0.SELA7
			// wire CELL0.IMUX_C7                  DQS0.SELA9
			// wire CELL0.IMUX_D3                  DQS0.SELA0
			// wire CELL0.IMUX_D5                  DQS0.SELA4
			// wire CELL0.IMUX_D6                  DQS0.SELA8
			// wire CELL0.IMUX_D7                  DQS0.SELA10
			// wire CELL0.OUT_Q6                   DQS0.CRUCLK
			// wire CELL0.OUT_Q7                   DQS0.DIVCLK
			// wire CELL1.IMUX_A5                  DQS0.PAUSE
			// wire CELL1.IMUX_A6                  DQS0.ALIGNWD
			// wire CELL1.IMUX_B5                  DQS0.READCLKSEL0
			// wire CELL1.IMUX_B6                  DQS0.READ0
			// wire CELL1.IMUX_C5                  DQS0.READCLKSEL1
			// wire CELL1.IMUX_C6                  DQS0.READ1
			// wire CELL1.IMUX_C7                  DQS0.READ3
			// wire CELL1.IMUX_D5                  DQS0.READCLKSEL2
			// wire CELL1.IMUX_D6                  DQS0.READ2
			// wire CELL1.IMUX_D7                  DQS0.SWITCH
			// wire CELL1.OUT_Q6                   DQS0.DATAVALID
			// wire CELL1.OUT_Q7                   DQS0.BURSTDET
			// wire CELL2.IMUX_A5                  DQS0.SELB1
			// wire CELL2.IMUX_A6                  DQS0.SELB5
			// wire CELL2.IMUX_B5                  DQS0.SELB2
			// wire CELL2.IMUX_B6                  DQS0.SELB6
			// wire CELL2.IMUX_C5                  DQS0.SELB3
			// wire CELL2.IMUX_C6                  DQS0.SELB7
			// wire CELL2.IMUX_C7                  DQS0.SELB9
			// wire CELL2.IMUX_D3                  DQS0.SELB0
			// wire CELL2.IMUX_D5                  DQS0.SELB4
			// wire CELL2.IMUX_D6                  DQS0.SELB8
			// wire CELL2.IMUX_D7                  DQS0.SELB10
			// wire CELL2.IMUX_LSR1                DQS0.RST
			// wire CELL2.IMUX_CLK1_DELAY          DQS0.SCLK
			// wire CELL2.OUT_Q6                   DQS0.DQSR90
			// wire CELL2.OUT_Q7                   DQS0.DQSW
			// wire CELL3.IMUX_A5                  DQS0.RDLOADN
			// wire CELL3.IMUX_A6                  DQS0.WRDIRECTION
			// wire CELL3.IMUX_B5                  DQS0.RDDIRECTION
			// wire CELL3.IMUX_B6                  DQS0.WRMOVE
			// wire CELL3.IMUX_C5                  DQS0.RDMOVE
			// wire CELL3.IMUX_D5                  DQS0.WRLOADN
			// wire CELL3.OUT_Q6                   DQS0.DQSW270
			// wire CELL3.OUT_Q7                   DQS0.RDCFLAG
			// wire CELL4.OUT_Q6                   DQS0.WRCFLAG
			// wire CELL4.OUT_Q7                   DQS0.DIVCLK
		}

		tile_class DQS_E_EBR_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;

			bel DQS0 {
				input ALIGNWD = CELL4.IMUX_A6;
				output BURSTDET = CELL4.OUT_Q7;
				output CRUCLK = CELL0.OUT_Q6;
				output DATAVALID = CELL4.OUT_Q6;
				output DIVCLK = CELL0.OUT_Q7, CELL1.OUT_Q7;
				output DQSR90 = CELL3.OUT_Q6;
				output DQSW = CELL3.OUT_Q7;
				output DQSW270 = CELL2.OUT_Q6;
				input PAUSE = CELL4.IMUX_A5;
				output RDCFLAG = CELL2.OUT_Q7;
				input RDDIRECTION = CELL2.IMUX_B5;
				input RDLOADN = CELL2.IMUX_A5;
				input RDMOVE = CELL2.IMUX_C5;
				input READ0 = CELL4.IMUX_B6;
				input READ1 = CELL4.IMUX_C6;
				input READ2 = CELL4.IMUX_D6;
				input READ3 = CELL4.IMUX_C7;
				input READCLKSEL0 = CELL4.IMUX_B5;
				input READCLKSEL1 = CELL4.IMUX_C5;
				input READCLKSEL2 = CELL4.IMUX_D5;
				input RST = CELL3.IMUX_LSR1;
				input SCLK = CELL3.IMUX_CLK1_DELAY;
				input SELA0 = CELL0.IMUX_D3;
				input SELA1 = CELL0.IMUX_A5;
				input SELA10 = CELL0.IMUX_D7;
				input SELA2 = CELL0.IMUX_B5;
				input SELA3 = CELL0.IMUX_C5;
				input SELA4 = CELL0.IMUX_D5;
				input SELA5 = CELL0.IMUX_A6;
				input SELA6 = CELL0.IMUX_B6;
				input SELA7 = CELL0.IMUX_C6;
				input SELA8 = CELL0.IMUX_D6;
				input SELA9 = CELL0.IMUX_C7;
				input SELB0 = CELL3.IMUX_D3;
				input SELB1 = CELL3.IMUX_A5;
				input SELB10 = CELL3.IMUX_D7;
				input SELB2 = CELL3.IMUX_B5;
				input SELB3 = CELL3.IMUX_C5;
				input SELB4 = CELL3.IMUX_D5;
				input SELB5 = CELL3.IMUX_A6;
				input SELB6 = CELL3.IMUX_B6;
				input SELB7 = CELL3.IMUX_C6;
				input SELB8 = CELL3.IMUX_D6;
				input SELB9 = CELL3.IMUX_C7;
				input SWITCH = CELL4.IMUX_D7;
				output WRCFLAG = CELL1.OUT_Q6;
				input WRDIRECTION = CELL2.IMUX_A6;
				input WRLOADN = CELL2.IMUX_D5;
				input WRMOVE = CELL2.IMUX_B6;
			}

			// wire CELL0.IMUX_A5                  DQS0.SELA1
			// wire CELL0.IMUX_A6                  DQS0.SELA5
			// wire CELL0.IMUX_B5                  DQS0.SELA2
			// wire CELL0.IMUX_B6                  DQS0.SELA6
			// wire CELL0.IMUX_C5                  DQS0.SELA3
			// wire CELL0.IMUX_C6                  DQS0.SELA7
			// wire CELL0.IMUX_C7                  DQS0.SELA9
			// wire CELL0.IMUX_D3                  DQS0.SELA0
			// wire CELL0.IMUX_D5                  DQS0.SELA4
			// wire CELL0.IMUX_D6                  DQS0.SELA8
			// wire CELL0.IMUX_D7                  DQS0.SELA10
			// wire CELL0.OUT_Q6                   DQS0.CRUCLK
			// wire CELL0.OUT_Q7                   DQS0.DIVCLK
			// wire CELL1.OUT_Q6                   DQS0.WRCFLAG
			// wire CELL1.OUT_Q7                   DQS0.DIVCLK
			// wire CELL2.IMUX_A5                  DQS0.RDLOADN
			// wire CELL2.IMUX_A6                  DQS0.WRDIRECTION
			// wire CELL2.IMUX_B5                  DQS0.RDDIRECTION
			// wire CELL2.IMUX_B6                  DQS0.WRMOVE
			// wire CELL2.IMUX_C5                  DQS0.RDMOVE
			// wire CELL2.IMUX_D5                  DQS0.WRLOADN
			// wire CELL2.OUT_Q6                   DQS0.DQSW270
			// wire CELL2.OUT_Q7                   DQS0.RDCFLAG
			// wire CELL3.IMUX_A5                  DQS0.SELB1
			// wire CELL3.IMUX_A6                  DQS0.SELB5
			// wire CELL3.IMUX_B5                  DQS0.SELB2
			// wire CELL3.IMUX_B6                  DQS0.SELB6
			// wire CELL3.IMUX_C5                  DQS0.SELB3
			// wire CELL3.IMUX_C6                  DQS0.SELB7
			// wire CELL3.IMUX_C7                  DQS0.SELB9
			// wire CELL3.IMUX_D3                  DQS0.SELB0
			// wire CELL3.IMUX_D5                  DQS0.SELB4
			// wire CELL3.IMUX_D6                  DQS0.SELB8
			// wire CELL3.IMUX_D7                  DQS0.SELB10
			// wire CELL3.IMUX_LSR1                DQS0.RST
			// wire CELL3.IMUX_CLK1_DELAY          DQS0.SCLK
			// wire CELL3.OUT_Q6                   DQS0.DQSR90
			// wire CELL3.OUT_Q7                   DQS0.DQSW
			// wire CELL4.IMUX_A5                  DQS0.PAUSE
			// wire CELL4.IMUX_A6                  DQS0.ALIGNWD
			// wire CELL4.IMUX_B5                  DQS0.READCLKSEL0
			// wire CELL4.IMUX_B6                  DQS0.READ0
			// wire CELL4.IMUX_C5                  DQS0.READCLKSEL1
			// wire CELL4.IMUX_C6                  DQS0.READ1
			// wire CELL4.IMUX_C7                  DQS0.READ3
			// wire CELL4.IMUX_D5                  DQS0.READCLKSEL2
			// wire CELL4.IMUX_D6                  DQS0.READ2
			// wire CELL4.IMUX_D7                  DQS0.SWITCH
			// wire CELL4.OUT_Q6                   DQS0.DATAVALID
			// wire CELL4.OUT_Q7                   DQS0.BURSTDET
		}

		tile_class DQS_E_DSP_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;

			bel DQS0 {
				input ALIGNWD = CELL1.IMUX_A6;
				output BURSTDET = CELL1.OUT_Q7;
				output CRUCLK = CELL0.OUT_Q6;
				output DATAVALID = CELL1.OUT_Q6;
				output DIVCLK = CELL0.OUT_Q7, CELL3.OUT_Q7;
				output DQSR90 = CELL2.OUT_Q6;
				output DQSW = CELL2.OUT_Q7;
				output DQSW270 = CELL4.OUT_Q6;
				input PAUSE = CELL1.IMUX_A5;
				output RDCFLAG = CELL4.OUT_Q7;
				input RDDIRECTION = CELL4.IMUX_B5;
				input RDLOADN = CELL4.IMUX_A5;
				input RDMOVE = CELL4.IMUX_C5;
				input READ0 = CELL1.IMUX_B6;
				input READ1 = CELL1.IMUX_C6;
				input READ2 = CELL1.IMUX_D6;
				input READ3 = CELL1.IMUX_C7;
				input READCLKSEL0 = CELL1.IMUX_B5;
				input READCLKSEL1 = CELL1.IMUX_C5;
				input READCLKSEL2 = CELL1.IMUX_D5;
				input RST = CELL2.IMUX_LSR1;
				input SCLK = CELL2.IMUX_CLK1_DELAY;
				input SELA0 = CELL0.IMUX_D3;
				input SELA1 = CELL0.IMUX_A5;
				input SELA10 = CELL0.IMUX_D7;
				input SELA2 = CELL0.IMUX_B5;
				input SELA3 = CELL0.IMUX_C5;
				input SELA4 = CELL0.IMUX_D5;
				input SELA5 = CELL0.IMUX_A6;
				input SELA6 = CELL0.IMUX_B6;
				input SELA7 = CELL0.IMUX_C6;
				input SELA8 = CELL0.IMUX_D6;
				input SELA9 = CELL0.IMUX_C7;
				input SELB0 = CELL2.IMUX_D3;
				input SELB1 = CELL2.IMUX_A5;
				input SELB10 = CELL2.IMUX_D7;
				input SELB2 = CELL2.IMUX_B5;
				input SELB3 = CELL2.IMUX_C5;
				input SELB4 = CELL2.IMUX_D5;
				input SELB5 = CELL2.IMUX_A6;
				input SELB6 = CELL2.IMUX_B6;
				input SELB7 = CELL2.IMUX_C6;
				input SELB8 = CELL2.IMUX_D6;
				input SELB9 = CELL2.IMUX_C7;
				input SWITCH = CELL1.IMUX_D7;
				output WRCFLAG = CELL3.OUT_Q6;
				input WRDIRECTION = CELL4.IMUX_A6;
				input WRLOADN = CELL4.IMUX_D5;
				input WRMOVE = CELL4.IMUX_B6;
			}

			// wire CELL0.IMUX_A5                  DQS0.SELA1
			// wire CELL0.IMUX_A6                  DQS0.SELA5
			// wire CELL0.IMUX_B5                  DQS0.SELA2
			// wire CELL0.IMUX_B6                  DQS0.SELA6
			// wire CELL0.IMUX_C5                  DQS0.SELA3
			// wire CELL0.IMUX_C6                  DQS0.SELA7
			// wire CELL0.IMUX_C7                  DQS0.SELA9
			// wire CELL0.IMUX_D3                  DQS0.SELA0
			// wire CELL0.IMUX_D5                  DQS0.SELA4
			// wire CELL0.IMUX_D6                  DQS0.SELA8
			// wire CELL0.IMUX_D7                  DQS0.SELA10
			// wire CELL0.OUT_Q6                   DQS0.CRUCLK
			// wire CELL0.OUT_Q7                   DQS0.DIVCLK
			// wire CELL1.IMUX_A5                  DQS0.PAUSE
			// wire CELL1.IMUX_A6                  DQS0.ALIGNWD
			// wire CELL1.IMUX_B5                  DQS0.READCLKSEL0
			// wire CELL1.IMUX_B6                  DQS0.READ0
			// wire CELL1.IMUX_C5                  DQS0.READCLKSEL1
			// wire CELL1.IMUX_C6                  DQS0.READ1
			// wire CELL1.IMUX_C7                  DQS0.READ3
			// wire CELL1.IMUX_D5                  DQS0.READCLKSEL2
			// wire CELL1.IMUX_D6                  DQS0.READ2
			// wire CELL1.IMUX_D7                  DQS0.SWITCH
			// wire CELL1.OUT_Q6                   DQS0.DATAVALID
			// wire CELL1.OUT_Q7                   DQS0.BURSTDET
			// wire CELL2.IMUX_A5                  DQS0.SELB1
			// wire CELL2.IMUX_A6                  DQS0.SELB5
			// wire CELL2.IMUX_B5                  DQS0.SELB2
			// wire CELL2.IMUX_B6                  DQS0.SELB6
			// wire CELL2.IMUX_C5                  DQS0.SELB3
			// wire CELL2.IMUX_C6                  DQS0.SELB7
			// wire CELL2.IMUX_C7                  DQS0.SELB9
			// wire CELL2.IMUX_D3                  DQS0.SELB0
			// wire CELL2.IMUX_D5                  DQS0.SELB4
			// wire CELL2.IMUX_D6                  DQS0.SELB8
			// wire CELL2.IMUX_D7                  DQS0.SELB10
			// wire CELL2.IMUX_LSR1                DQS0.RST
			// wire CELL2.IMUX_CLK1_DELAY          DQS0.SCLK
			// wire CELL2.OUT_Q6                   DQS0.DQSR90
			// wire CELL2.OUT_Q7                   DQS0.DQSW
			// wire CELL3.OUT_Q6                   DQS0.WRCFLAG
			// wire CELL3.OUT_Q7                   DQS0.DIVCLK
			// wire CELL4.IMUX_A5                  DQS0.RDLOADN
			// wire CELL4.IMUX_A6                  DQS0.WRDIRECTION
			// wire CELL4.IMUX_B5                  DQS0.RDDIRECTION
			// wire CELL4.IMUX_B6                  DQS0.WRMOVE
			// wire CELL4.IMUX_C5                  DQS0.RDMOVE
			// wire CELL4.IMUX_D5                  DQS0.WRLOADN
			// wire CELL4.OUT_Q6                   DQS0.DQSW270
			// wire CELL4.OUT_Q7                   DQS0.RDCFLAG
		}

		tile_class DQS_N {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;

			bel DQS0 {
				input ALIGNWD = CELL1.IMUX_A6;
				output BURSTDET = CELL1.OUT_Q7;
				output CRUCLK = CELL0.OUT_Q6;
				output DATAVALID = CELL1.OUT_Q6;
				output DIVCLK = CELL0.OUT_Q7, CELL4.OUT_Q7;
				output DQSR90 = CELL2.OUT_Q6;
				output DQSW = CELL2.OUT_Q7;
				output DQSW270 = CELL3.OUT_Q6;
				input PAUSE = CELL1.IMUX_A5;
				output RDCFLAG = CELL3.OUT_Q7;
				input RDDIRECTION = CELL3.IMUX_B5;
				input RDLOADN = CELL3.IMUX_A5;
				input RDMOVE = CELL3.IMUX_C5;
				input READ0 = CELL1.IMUX_B6;
				input READ1 = CELL1.IMUX_C6;
				input READ2 = CELL1.IMUX_D6;
				input READ3 = CELL1.IMUX_C7;
				input READCLKSEL0 = CELL1.IMUX_B5;
				input READCLKSEL1 = CELL1.IMUX_C5;
				input READCLKSEL2 = CELL1.IMUX_D5;
				input RST = CELL2.IMUX_LSR1;
				input SCLK = CELL2.IMUX_CLK1_DELAY;
				input SELA0 = CELL0.IMUX_D3;
				input SELA1 = CELL0.IMUX_A5;
				input SELA10 = CELL0.IMUX_D7;
				input SELA2 = CELL0.IMUX_B5;
				input SELA3 = CELL0.IMUX_C5;
				input SELA4 = CELL0.IMUX_D5;
				input SELA5 = CELL0.IMUX_A6;
				input SELA6 = CELL0.IMUX_B6;
				input SELA7 = CELL0.IMUX_C6;
				input SELA8 = CELL0.IMUX_D6;
				input SELA9 = CELL0.IMUX_C7;
				input SELB0 = CELL2.IMUX_D3;
				input SELB1 = CELL2.IMUX_A5;
				input SELB10 = CELL2.IMUX_D7;
				input SELB2 = CELL2.IMUX_B5;
				input SELB3 = CELL2.IMUX_C5;
				input SELB4 = CELL2.IMUX_D5;
				input SELB5 = CELL2.IMUX_A6;
				input SELB6 = CELL2.IMUX_B6;
				input SELB7 = CELL2.IMUX_C6;
				input SELB8 = CELL2.IMUX_D6;
				input SELB9 = CELL2.IMUX_C7;
				input SWITCH = CELL1.IMUX_D7;
				output WRCFLAG = CELL4.OUT_Q6;
				input WRDIRECTION = CELL3.IMUX_A6;
				input WRLOADN = CELL3.IMUX_D5;
				input WRMOVE = CELL3.IMUX_B6;
			}

			// wire CELL0.IMUX_A5                  DQS0.SELA1
			// wire CELL0.IMUX_A6                  DQS0.SELA5
			// wire CELL0.IMUX_B5                  DQS0.SELA2
			// wire CELL0.IMUX_B6                  DQS0.SELA6
			// wire CELL0.IMUX_C5                  DQS0.SELA3
			// wire CELL0.IMUX_C6                  DQS0.SELA7
			// wire CELL0.IMUX_C7                  DQS0.SELA9
			// wire CELL0.IMUX_D3                  DQS0.SELA0
			// wire CELL0.IMUX_D5                  DQS0.SELA4
			// wire CELL0.IMUX_D6                  DQS0.SELA8
			// wire CELL0.IMUX_D7                  DQS0.SELA10
			// wire CELL0.OUT_Q6                   DQS0.CRUCLK
			// wire CELL0.OUT_Q7                   DQS0.DIVCLK
			// wire CELL1.IMUX_A5                  DQS0.PAUSE
			// wire CELL1.IMUX_A6                  DQS0.ALIGNWD
			// wire CELL1.IMUX_B5                  DQS0.READCLKSEL0
			// wire CELL1.IMUX_B6                  DQS0.READ0
			// wire CELL1.IMUX_C5                  DQS0.READCLKSEL1
			// wire CELL1.IMUX_C6                  DQS0.READ1
			// wire CELL1.IMUX_C7                  DQS0.READ3
			// wire CELL1.IMUX_D5                  DQS0.READCLKSEL2
			// wire CELL1.IMUX_D6                  DQS0.READ2
			// wire CELL1.IMUX_D7                  DQS0.SWITCH
			// wire CELL1.OUT_Q6                   DQS0.DATAVALID
			// wire CELL1.OUT_Q7                   DQS0.BURSTDET
			// wire CELL2.IMUX_A5                  DQS0.SELB1
			// wire CELL2.IMUX_A6                  DQS0.SELB5
			// wire CELL2.IMUX_B5                  DQS0.SELB2
			// wire CELL2.IMUX_B6                  DQS0.SELB6
			// wire CELL2.IMUX_C5                  DQS0.SELB3
			// wire CELL2.IMUX_C6                  DQS0.SELB7
			// wire CELL2.IMUX_C7                  DQS0.SELB9
			// wire CELL2.IMUX_D3                  DQS0.SELB0
			// wire CELL2.IMUX_D5                  DQS0.SELB4
			// wire CELL2.IMUX_D6                  DQS0.SELB8
			// wire CELL2.IMUX_D7                  DQS0.SELB10
			// wire CELL2.IMUX_LSR1                DQS0.RST
			// wire CELL2.IMUX_CLK1_DELAY          DQS0.SCLK
			// wire CELL2.OUT_Q6                   DQS0.DQSR90
			// wire CELL2.OUT_Q7                   DQS0.DQSW
			// wire CELL3.IMUX_A5                  DQS0.RDLOADN
			// wire CELL3.IMUX_A6                  DQS0.WRDIRECTION
			// wire CELL3.IMUX_B5                  DQS0.RDDIRECTION
			// wire CELL3.IMUX_B6                  DQS0.WRMOVE
			// wire CELL3.IMUX_C5                  DQS0.RDMOVE
			// wire CELL3.IMUX_D5                  DQS0.WRLOADN
			// wire CELL3.OUT_Q6                   DQS0.DQSW270
			// wire CELL3.OUT_Q7                   DQS0.RDCFLAG
			// wire CELL4.OUT_Q6                   DQS0.WRCFLAG
			// wire CELL4.OUT_Q7                   DQS0.DIVCLK
		}

		tile_class SERDES1 {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;
			cell CELL16;
			cell CELL17;
			cell CELL18;
			cell CELL19;
			cell CELL20;
			cell CELL21;
			cell CELL22;
			cell CELL23;
			cell CELL24;
			cell CELL25;
			cell CELL26;
			cell CELL27;
			cell CELL28;
			cell CELL29;
			cell CELL30;
			cell CELL31;
			cell CELL32;
			cell CELL33;
			cell CELL34;
			cell CELL35;
			cell CELL36;
			cell CELL37;
			cell CELL38;
			cell CELL39;
			cell CELL40;
			cell CELL41;
			cell CELL42;
			cell CELL43;
			cell CELL44;
			cell CELL45;
			cell CELL46;
			cell CELL47;
			cell CELL48;
			cell CELL49;
			cell CELL50;
			cell CELL51;
			cell CELL52;
			cell CELL53;
			cell CELL54;
			cell CELL55;
			cell CELL56;
			cell CELL57;
			cell CELL58;
			cell CELL59;
			cell CELL60;
			cell CELL61;

			bel SERDES {
				input CORNER_FCSCANMODE = CELL61.IMUX_C0;
				input CORNER_FCSYNCTOGGLE = CELL61.IMUX_B0;
				output CORNER_FOREFCK2CORE = CELL61.OUT_F0;
				output CORNER_LSPLLLOL = CELL61.OUT_Q0;
				input CORNER_LSPLLPWRUP = CELL61.IMUX_A0;
				input CORNER_LSPLLREFCLKI = CELL61.IMUX_CLK0_DELAY;
				input CORNER_LSPLLRST = CELL61.IMUX_LSR0;
				input Q0CH0_FCALIGNEN = CELL0.IMUX_B0;
				input Q0CH0_FCCDRFORCEDLOCK = CELL16.IMUX_A0;
				input Q0CH0_FCDFERDEN = CELL6.IMUX_CE3;
				input Q0CH0_FCDFEUPD = CELL7.IMUX_CE3;
				input Q0CH0_FCLDRTXEN = CELL0.IMUX_A0;
				input Q0CH0_FCLSMEN = CELL15.IMUX_D2;
				input Q0CH0_FCPCIEDETEN = CELL15.IMUX_B2;
				input Q0CH0_FCPCSRXRST = CELL12.IMUX_LSR0;
				input Q0CH0_FCPCSTXRST = CELL10.IMUX_LSR0;
				input Q0CH0_FCPIPEPHYRESETN = CELL7.IMUX_LSR0;
				input Q0CH0_FCPLLLOL = CELL16.IMUX_A4;
				input Q0CH0_FCRATE0 = CELL0.IMUX_B6;
				input Q0CH0_FCRATE1 = CELL1.IMUX_A3;
				input Q0CH0_FCRATE2 = CELL1.IMUX_A2;
				input Q0CH0_FCRRST = CELL14.IMUX_LSR0;
				input Q0CH0_FCRXPOLARITY = CELL15.IMUX_C0;
				input Q0CH0_FCRXPWRUP = CELL0.IMUX_D1;
				input Q0CH0_FCTMRSTART = CELL3.IMUX_A6;
				input Q0CH0_FCTMRSTOP = CELL4.IMUX_A2;
				input Q0CH0_FCTRST = CELL16.IMUX_LSR0;
				input Q0CH0_FCTXMARGIN0 = CELL16.IMUX_C2;
				input Q0CH0_FCTXMARGIN1 = CELL16.IMUX_C1;
				input Q0CH0_FCTXMARGIN2 = CELL16.IMUX_C0;
				input Q0CH0_FCTXPWRUP = CELL0.IMUX_C1;
				input Q0CH0_FCWORDALGNEN = CELL15.IMUX_C4;
				output Q0CH0_FDLDRRX = CELL3.OUT_F0;
				input Q0CH0_FDLDRTX = CELL16.IMUX_B2;
				output Q0CH0_FDRX0 = CELL9.OUT_Q5;
				output Q0CH0_FDRX1 = CELL9.OUT_Q4;
				output Q0CH0_FDRX10 = CELL9.OUT_F3;
				output Q0CH0_FDRX11 = CELL9.OUT_F2;
				output Q0CH0_FDRX12 = CELL9.OUT_F1;
				output Q0CH0_FDRX13 = CELL9.OUT_F0;
				output Q0CH0_FDRX14 = CELL8.OUT_F7;
				output Q0CH0_FDRX15 = CELL8.OUT_F6;
				output Q0CH0_FDRX16 = CELL8.OUT_Q5;
				output Q0CH0_FDRX17 = CELL8.OUT_Q4;
				output Q0CH0_FDRX18 = CELL8.OUT_Q3;
				output Q0CH0_FDRX19 = CELL8.OUT_Q2;
				output Q0CH0_FDRX2 = CELL9.OUT_Q3;
				output Q0CH0_FDRX20 = CELL8.OUT_Q1;
				output Q0CH0_FDRX21 = CELL8.OUT_Q0;
				output Q0CH0_FDRX22 = CELL7.OUT_Q7;
				output Q0CH0_FDRX23 = CELL7.OUT_Q6;
				output Q0CH0_FDRX24 = CELL8.OUT_F5;
				output Q0CH0_FDRX25 = CELL8.OUT_F4;
				output Q0CH0_FDRX26 = CELL8.OUT_F3;
				output Q0CH0_FDRX27 = CELL8.OUT_F2;
				output Q0CH0_FDRX28 = CELL8.OUT_F1;
				output Q0CH0_FDRX29 = CELL8.OUT_F0;
				output Q0CH0_FDRX3 = CELL9.OUT_Q2;
				output Q0CH0_FDRX30 = CELL7.OUT_F7;
				output Q0CH0_FDRX31 = CELL7.OUT_F6;
				output Q0CH0_FDRX32 = CELL7.OUT_Q5;
				output Q0CH0_FDRX33 = CELL7.OUT_Q4;
				output Q0CH0_FDRX34 = CELL7.OUT_Q3;
				output Q0CH0_FDRX35 = CELL7.OUT_Q2;
				output Q0CH0_FDRX36 = CELL7.OUT_Q1;
				output Q0CH0_FDRX37 = CELL7.OUT_Q0;
				output Q0CH0_FDRX38 = CELL6.OUT_Q7;
				output Q0CH0_FDRX39 = CELL6.OUT_Q6;
				output Q0CH0_FDRX4 = CELL9.OUT_Q1;
				output Q0CH0_FDRX40 = CELL7.OUT_F5;
				output Q0CH0_FDRX41 = CELL7.OUT_F4;
				output Q0CH0_FDRX42 = CELL7.OUT_F3;
				output Q0CH0_FDRX43 = CELL7.OUT_F2;
				output Q0CH0_FDRX44 = CELL7.OUT_F1;
				output Q0CH0_FDRX45 = CELL7.OUT_F0;
				output Q0CH0_FDRX46 = CELL6.OUT_F7;
				output Q0CH0_FDRX47 = CELL6.OUT_F6;
				output Q0CH0_FDRX5 = CELL9.OUT_Q0;
				output Q0CH0_FDRX6 = CELL8.OUT_Q7;
				output Q0CH0_FDRX7 = CELL8.OUT_Q6;
				output Q0CH0_FDRX8 = CELL9.OUT_F5;
				output Q0CH0_FDRX9 = CELL9.OUT_F4;
				input Q0CH0_FDTX0 = CELL8.IMUX_A7;
				input Q0CH0_FDTX1 = CELL8.IMUX_A6;
				input Q0CH0_FDTX10 = CELL8.IMUX_C1;
				input Q0CH0_FDTX11 = CELL8.IMUX_C0;
				input Q0CH0_FDTX12 = CELL7.IMUX_C7;
				input Q0CH0_FDTX13 = CELL7.IMUX_C6;
				input Q0CH0_FDTX14 = CELL8.IMUX_B3;
				input Q0CH0_FDTX15 = CELL8.IMUX_B2;
				input Q0CH0_FDTX16 = CELL8.IMUX_B1;
				input Q0CH0_FDTX17 = CELL8.IMUX_B0;
				input Q0CH0_FDTX18 = CELL7.IMUX_B7;
				input Q0CH0_FDTX19 = CELL7.IMUX_B6;
				input Q0CH0_FDTX2 = CELL8.IMUX_D3;
				input Q0CH0_FDTX20 = CELL8.IMUX_A3;
				input Q0CH0_FDTX21 = CELL8.IMUX_A2;
				input Q0CH0_FDTX22 = CELL8.IMUX_A1;
				input Q0CH0_FDTX23 = CELL8.IMUX_A0;
				input Q0CH0_FDTX24 = CELL7.IMUX_A7;
				input Q0CH0_FDTX25 = CELL7.IMUX_A6;
				input Q0CH0_FDTX26 = CELL7.IMUX_D3;
				input Q0CH0_FDTX27 = CELL7.IMUX_D2;
				input Q0CH0_FDTX28 = CELL7.IMUX_D1;
				input Q0CH0_FDTX29 = CELL7.IMUX_D0;
				input Q0CH0_FDTX3 = CELL8.IMUX_D2;
				input Q0CH0_FDTX30 = CELL6.IMUX_D7;
				input Q0CH0_FDTX31 = CELL6.IMUX_D6;
				input Q0CH0_FDTX32 = CELL7.IMUX_C3;
				input Q0CH0_FDTX33 = CELL7.IMUX_C2;
				input Q0CH0_FDTX34 = CELL7.IMUX_C1;
				input Q0CH0_FDTX35 = CELL7.IMUX_C0;
				input Q0CH0_FDTX36 = CELL6.IMUX_C7;
				input Q0CH0_FDTX37 = CELL6.IMUX_C6;
				input Q0CH0_FDTX38 = CELL7.IMUX_B3;
				input Q0CH0_FDTX39 = CELL7.IMUX_B2;
				input Q0CH0_FDTX4 = CELL8.IMUX_D1;
				input Q0CH0_FDTX40 = CELL7.IMUX_B1;
				input Q0CH0_FDTX41 = CELL7.IMUX_B0;
				input Q0CH0_FDTX42 = CELL6.IMUX_B7;
				input Q0CH0_FDTX43 = CELL6.IMUX_B6;
				input Q0CH0_FDTX44 = CELL7.IMUX_A3;
				input Q0CH0_FDTX45 = CELL7.IMUX_A2;
				input Q0CH0_FDTX46 = CELL7.IMUX_A1;
				input Q0CH0_FDTX47 = CELL7.IMUX_A0;
				input Q0CH0_FDTX48 = CELL6.IMUX_A7;
				input Q0CH0_FDTX49 = CELL6.IMUX_A6;
				input Q0CH0_FDTX5 = CELL8.IMUX_D0;
				input Q0CH0_FDTX6 = CELL7.IMUX_D7;
				input Q0CH0_FDTX7 = CELL7.IMUX_D6;
				input Q0CH0_FDTX8 = CELL8.IMUX_C3;
				input Q0CH0_FDTX9 = CELL8.IMUX_C2;
				input Q0CH0_FIRCLK = CELL10.IMUX_CLK0_DELAY;
				input Q0CH0_FIREFRXCLK = CELL8.IMUX_CLK0_DELAY;
				input Q0CH0_FITCLK = CELL12.IMUX_CLK0_DELAY;
				input Q0CH0_FITMRSTARTCLK = CELL1.IMUX_CLK1_DELAY;
				input Q0CH0_FITMRSTOPCLK = CELL3.IMUX_CLK1_DELAY;
				output Q0CH0_FSCCOVERRUN = CELL1.OUT_Q6;
				output Q0CH0_FSCCUNDERRUN = CELL2.OUT_F2;
				output Q0CH0_FSDFEVLD = CELL5.OUT_Q1;
				output Q0CH0_FSLSM = CELL1.OUT_F6;
				output Q0CH0_FSPCIECON = CELL0.OUT_Q6;
				output Q0CH0_FSPCIEDONE = CELL1.OUT_F2;
				output Q0CH0_FSRCDONE = CELL4.OUT_F1;
				output Q0CH0_FSRLOL = CELL2.OUT_Q2;
				output Q0CH0_FSRLOS = CELL1.OUT_Q2;
				output Q0CH0_FSSKPADDED = CELL3.OUT_F4;
				output Q0CH0_FSSKPDELETED = CELL3.OUT_Q0;
				input Q0CH1_FCALIGNEN = CELL0.IMUX_B1;
				input Q0CH1_FCCDRFORCEDLOCK = CELL16.IMUX_A1;
				input Q0CH1_FCDFERDEN = CELL7.IMUX_CE0;
				input Q0CH1_FCDFEUPD = CELL8.IMUX_CE0;
				input Q0CH1_FCLDRTXEN = CELL0.IMUX_A1;
				input Q0CH1_FCLSMEN = CELL15.IMUX_D3;
				input Q0CH1_FCPCIEDETEN = CELL15.IMUX_B3;
				input Q0CH1_FCPCSRXRST = CELL12.IMUX_LSR1;
				input Q0CH1_FCPCSTXRST = CELL10.IMUX_LSR1;
				input Q0CH1_FCPIPEPHYRESETN = CELL7.IMUX_LSR1;
				input Q0CH1_FCPLLLOL = CELL16.IMUX_A5;
				input Q0CH1_FCRATE0 = CELL1.IMUX_B1;
				input Q0CH1_FCRATE1 = CELL1.IMUX_B0;
				input Q0CH1_FCRATE2 = CELL0.IMUX_B7;
				input Q0CH1_FCRRST = CELL14.IMUX_LSR1;
				input Q0CH1_FCRXPOLARITY = CELL15.IMUX_C1;
				input Q0CH1_FCRXPWRUP = CELL0.IMUX_D2;
				input Q0CH1_FCTMRSTART = CELL3.IMUX_A7;
				input Q0CH1_FCTMRSTOP = CELL4.IMUX_A3;
				input Q0CH1_FCTRST = CELL16.IMUX_LSR1;
				input Q0CH1_FCTXMARGIN0 = CELL16.IMUX_C5;
				input Q0CH1_FCTXMARGIN1 = CELL16.IMUX_C4;
				input Q0CH1_FCTXMARGIN2 = CELL16.IMUX_C3;
				input Q0CH1_FCTXPWRUP = CELL0.IMUX_C2;
				input Q0CH1_FCWORDALGNEN = CELL15.IMUX_C5;
				output Q0CH1_FDLDRRX = CELL3.OUT_F1;
				input Q0CH1_FDLDRTX = CELL16.IMUX_B3;
				output Q0CH1_FDRX0 = CELL12.OUT_Q7;
				output Q0CH1_FDRX1 = CELL12.OUT_Q6;
				output Q0CH1_FDRX10 = CELL12.OUT_F5;
				output Q0CH1_FDRX11 = CELL12.OUT_F4;
				output Q0CH1_FDRX12 = CELL12.OUT_F3;
				output Q0CH1_FDRX13 = CELL12.OUT_F2;
				output Q0CH1_FDRX14 = CELL12.OUT_F1;
				output Q0CH1_FDRX15 = CELL12.OUT_F0;
				output Q0CH1_FDRX16 = CELL11.OUT_Q5;
				output Q0CH1_FDRX17 = CELL11.OUT_Q4;
				output Q0CH1_FDRX18 = CELL11.OUT_Q3;
				output Q0CH1_FDRX19 = CELL11.OUT_Q2;
				output Q0CH1_FDRX2 = CELL12.OUT_Q5;
				output Q0CH1_FDRX20 = CELL11.OUT_Q1;
				output Q0CH1_FDRX21 = CELL11.OUT_Q0;
				output Q0CH1_FDRX22 = CELL10.OUT_Q7;
				output Q0CH1_FDRX23 = CELL10.OUT_Q6;
				output Q0CH1_FDRX24 = CELL11.OUT_F5;
				output Q0CH1_FDRX25 = CELL11.OUT_F4;
				output Q0CH1_FDRX26 = CELL11.OUT_F3;
				output Q0CH1_FDRX27 = CELL11.OUT_F2;
				output Q0CH1_FDRX28 = CELL11.OUT_F1;
				output Q0CH1_FDRX29 = CELL11.OUT_F0;
				output Q0CH1_FDRX3 = CELL12.OUT_Q4;
				output Q0CH1_FDRX30 = CELL10.OUT_F7;
				output Q0CH1_FDRX31 = CELL10.OUT_F6;
				output Q0CH1_FDRX32 = CELL10.OUT_Q5;
				output Q0CH1_FDRX33 = CELL10.OUT_Q4;
				output Q0CH1_FDRX34 = CELL10.OUT_Q3;
				output Q0CH1_FDRX35 = CELL10.OUT_Q2;
				output Q0CH1_FDRX36 = CELL10.OUT_Q1;
				output Q0CH1_FDRX37 = CELL10.OUT_Q0;
				output Q0CH1_FDRX38 = CELL9.OUT_Q7;
				output Q0CH1_FDRX39 = CELL9.OUT_Q6;
				output Q0CH1_FDRX4 = CELL12.OUT_Q3;
				output Q0CH1_FDRX40 = CELL10.OUT_F5;
				output Q0CH1_FDRX41 = CELL10.OUT_F4;
				output Q0CH1_FDRX42 = CELL10.OUT_F3;
				output Q0CH1_FDRX43 = CELL10.OUT_F2;
				output Q0CH1_FDRX44 = CELL10.OUT_F1;
				output Q0CH1_FDRX45 = CELL10.OUT_F0;
				output Q0CH1_FDRX46 = CELL9.OUT_F7;
				output Q0CH1_FDRX47 = CELL9.OUT_F6;
				output Q0CH1_FDRX5 = CELL12.OUT_Q2;
				output Q0CH1_FDRX6 = CELL12.OUT_Q1;
				output Q0CH1_FDRX7 = CELL12.OUT_Q0;
				output Q0CH1_FDRX8 = CELL12.OUT_F7;
				output Q0CH1_FDRX9 = CELL12.OUT_F6;
				input Q0CH1_FDTX0 = CELL11.IMUX_A1;
				input Q0CH1_FDTX1 = CELL11.IMUX_A0;
				input Q0CH1_FDTX10 = CELL10.IMUX_C3;
				input Q0CH1_FDTX11 = CELL10.IMUX_C2;
				input Q0CH1_FDTX12 = CELL10.IMUX_C1;
				input Q0CH1_FDTX13 = CELL10.IMUX_C0;
				input Q0CH1_FDTX14 = CELL9.IMUX_C7;
				input Q0CH1_FDTX15 = CELL9.IMUX_C6;
				input Q0CH1_FDTX16 = CELL10.IMUX_B3;
				input Q0CH1_FDTX17 = CELL10.IMUX_B2;
				input Q0CH1_FDTX18 = CELL10.IMUX_B1;
				input Q0CH1_FDTX19 = CELL10.IMUX_B0;
				input Q0CH1_FDTX2 = CELL10.IMUX_A7;
				input Q0CH1_FDTX20 = CELL9.IMUX_B7;
				input Q0CH1_FDTX21 = CELL9.IMUX_B6;
				input Q0CH1_FDTX22 = CELL10.IMUX_A3;
				input Q0CH1_FDTX23 = CELL10.IMUX_A2;
				input Q0CH1_FDTX24 = CELL10.IMUX_A1;
				input Q0CH1_FDTX25 = CELL10.IMUX_A0;
				input Q0CH1_FDTX26 = CELL9.IMUX_A7;
				input Q0CH1_FDTX27 = CELL9.IMUX_A6;
				input Q0CH1_FDTX28 = CELL9.IMUX_D3;
				input Q0CH1_FDTX29 = CELL9.IMUX_D2;
				input Q0CH1_FDTX3 = CELL10.IMUX_A6;
				input Q0CH1_FDTX30 = CELL9.IMUX_D1;
				input Q0CH1_FDTX31 = CELL9.IMUX_D0;
				input Q0CH1_FDTX32 = CELL8.IMUX_D7;
				input Q0CH1_FDTX33 = CELL8.IMUX_D6;
				input Q0CH1_FDTX34 = CELL9.IMUX_C3;
				input Q0CH1_FDTX35 = CELL9.IMUX_C2;
				input Q0CH1_FDTX36 = CELL9.IMUX_C1;
				input Q0CH1_FDTX37 = CELL9.IMUX_C0;
				input Q0CH1_FDTX38 = CELL8.IMUX_C7;
				input Q0CH1_FDTX39 = CELL8.IMUX_C6;
				input Q0CH1_FDTX4 = CELL10.IMUX_D3;
				input Q0CH1_FDTX40 = CELL9.IMUX_B3;
				input Q0CH1_FDTX41 = CELL9.IMUX_B2;
				input Q0CH1_FDTX42 = CELL9.IMUX_B1;
				input Q0CH1_FDTX43 = CELL9.IMUX_B0;
				input Q0CH1_FDTX44 = CELL8.IMUX_B7;
				input Q0CH1_FDTX45 = CELL8.IMUX_B6;
				input Q0CH1_FDTX46 = CELL9.IMUX_A3;
				input Q0CH1_FDTX47 = CELL9.IMUX_A2;
				input Q0CH1_FDTX48 = CELL9.IMUX_A1;
				input Q0CH1_FDTX49 = CELL9.IMUX_A0;
				input Q0CH1_FDTX5 = CELL10.IMUX_D2;
				input Q0CH1_FDTX6 = CELL10.IMUX_D1;
				input Q0CH1_FDTX7 = CELL10.IMUX_D0;
				input Q0CH1_FDTX8 = CELL9.IMUX_D7;
				input Q0CH1_FDTX9 = CELL9.IMUX_D6;
				input Q0CH1_FIRCLK = CELL10.IMUX_CLK1_DELAY;
				input Q0CH1_FIREFRXCLK = CELL8.IMUX_CLK1_DELAY;
				input Q0CH1_FITCLK = CELL12.IMUX_CLK1_DELAY;
				input Q0CH1_FITMRSTARTCLK = CELL2.IMUX_CLK0_DELAY;
				input Q0CH1_FITMRSTOPCLK = CELL4.IMUX_CLK0_DELAY;
				output Q0CH1_FSCCOVERRUN = CELL1.OUT_Q7;
				output Q0CH1_FSCCUNDERRUN = CELL2.OUT_F3;
				output Q0CH1_FSDFEVLD = CELL5.OUT_Q2;
				output Q0CH1_FSLSM = CELL1.OUT_F7;
				output Q0CH1_FSPCIECON = CELL0.OUT_Q7;
				output Q0CH1_FSPCIEDONE = CELL1.OUT_F3;
				output Q0CH1_FSRCDONE = CELL4.OUT_F2;
				output Q0CH1_FSRLOL = CELL2.OUT_Q3;
				output Q0CH1_FSRLOS = CELL1.OUT_Q3;
				output Q0CH1_FSSKPADDED = CELL3.OUT_F5;
				output Q0CH1_FSSKPDELETED = CELL3.OUT_Q1;
				input Q0CH2_FCALIGNEN = CELL0.IMUX_B2;
				input Q0CH2_FCCDRFORCEDLOCK = CELL16.IMUX_A2;
				input Q0CH2_FCDFERDEN = CELL7.IMUX_CE1;
				input Q0CH2_FCDFEUPD = CELL8.IMUX_CE1;
				input Q0CH2_FCLDRTXEN = CELL0.IMUX_A2;
				input Q0CH2_FCLSMEN = CELL15.IMUX_D4;
				input Q0CH2_FCPCIEDETEN = CELL15.IMUX_B4;
				input Q0CH2_FCPCSRXRST = CELL13.IMUX_LSR0;
				input Q0CH2_FCPCSTXRST = CELL11.IMUX_LSR0;
				input Q0CH2_FCPIPEPHYRESETN = CELL8.IMUX_LSR0;
				input Q0CH2_FCPLLLOL = CELL16.IMUX_B0;
				input Q0CH2_FCRATE0 = CELL0.IMUX_C6;
				input Q0CH2_FCRATE1 = CELL1.IMUX_B3;
				input Q0CH2_FCRATE2 = CELL1.IMUX_B2;
				input Q0CH2_FCRRST = CELL15.IMUX_LSR0;
				input Q0CH2_FCRXPOLARITY = CELL15.IMUX_C2;
				input Q0CH2_FCRXPWRUP = CELL0.IMUX_D3;
				input Q0CH2_FCTMRSTART = CELL4.IMUX_A0;
				input Q0CH2_FCTMRSTOP = CELL3.IMUX_B6;
				input Q0CH2_FCTRST = CELL1.IMUX_LSR0;
				input Q0CH2_FCTXMARGIN0 = CELL16.IMUX_D2;
				input Q0CH2_FCTXMARGIN1 = CELL16.IMUX_D1;
				input Q0CH2_FCTXMARGIN2 = CELL16.IMUX_D0;
				input Q0CH2_FCTXPWRUP = CELL0.IMUX_C3;
				input Q0CH2_FCWORDALGNEN = CELL15.IMUX_D0;
				output Q0CH2_FDLDRRX = CELL3.OUT_F2;
				input Q0CH2_FDLDRTX = CELL16.IMUX_B4;
				output Q0CH2_FDRX0 = CELL15.OUT_Q7;
				output Q0CH2_FDRX1 = CELL15.OUT_Q6;
				output Q0CH2_FDRX10 = CELL15.OUT_F5;
				output Q0CH2_FDRX11 = CELL15.OUT_F4;
				output Q0CH2_FDRX12 = CELL15.OUT_F3;
				output Q0CH2_FDRX13 = CELL15.OUT_F2;
				output Q0CH2_FDRX14 = CELL15.OUT_F1;
				output Q0CH2_FDRX15 = CELL15.OUT_F0;
				output Q0CH2_FDRX16 = CELL14.OUT_Q7;
				output Q0CH2_FDRX17 = CELL14.OUT_Q6;
				output Q0CH2_FDRX18 = CELL14.OUT_Q5;
				output Q0CH2_FDRX19 = CELL14.OUT_Q4;
				output Q0CH2_FDRX2 = CELL15.OUT_Q5;
				output Q0CH2_FDRX20 = CELL14.OUT_Q3;
				output Q0CH2_FDRX21 = CELL14.OUT_Q2;
				output Q0CH2_FDRX22 = CELL14.OUT_Q1;
				output Q0CH2_FDRX23 = CELL14.OUT_Q0;
				output Q0CH2_FDRX24 = CELL14.OUT_F7;
				output Q0CH2_FDRX25 = CELL14.OUT_F6;
				output Q0CH2_FDRX26 = CELL14.OUT_F5;
				output Q0CH2_FDRX27 = CELL14.OUT_F4;
				output Q0CH2_FDRX28 = CELL14.OUT_F3;
				output Q0CH2_FDRX29 = CELL14.OUT_F2;
				output Q0CH2_FDRX3 = CELL15.OUT_Q4;
				output Q0CH2_FDRX30 = CELL14.OUT_F1;
				output Q0CH2_FDRX31 = CELL14.OUT_F0;
				output Q0CH2_FDRX32 = CELL13.OUT_Q7;
				output Q0CH2_FDRX33 = CELL13.OUT_Q6;
				output Q0CH2_FDRX34 = CELL13.OUT_Q5;
				output Q0CH2_FDRX35 = CELL13.OUT_Q4;
				output Q0CH2_FDRX36 = CELL13.OUT_Q3;
				output Q0CH2_FDRX37 = CELL13.OUT_Q2;
				output Q0CH2_FDRX38 = CELL13.OUT_Q1;
				output Q0CH2_FDRX39 = CELL13.OUT_Q0;
				output Q0CH2_FDRX4 = CELL15.OUT_Q3;
				output Q0CH2_FDRX40 = CELL13.OUT_F7;
				output Q0CH2_FDRX41 = CELL13.OUT_F6;
				output Q0CH2_FDRX42 = CELL13.OUT_F5;
				output Q0CH2_FDRX43 = CELL13.OUT_F4;
				output Q0CH2_FDRX44 = CELL13.OUT_F3;
				output Q0CH2_FDRX45 = CELL13.OUT_F2;
				output Q0CH2_FDRX46 = CELL13.OUT_F1;
				output Q0CH2_FDRX47 = CELL13.OUT_F0;
				output Q0CH2_FDRX5 = CELL15.OUT_Q2;
				output Q0CH2_FDRX6 = CELL15.OUT_Q1;
				output Q0CH2_FDRX7 = CELL15.OUT_Q0;
				output Q0CH2_FDRX8 = CELL15.OUT_F7;
				output Q0CH2_FDRX9 = CELL15.OUT_F6;
				input Q0CH2_FDTX0 = CELL13.IMUX_A5;
				input Q0CH2_FDTX1 = CELL13.IMUX_A4;
				input Q0CH2_FDTX10 = CELL12.IMUX_D1;
				input Q0CH2_FDTX11 = CELL12.IMUX_D0;
				input Q0CH2_FDTX12 = CELL12.IMUX_C5;
				input Q0CH2_FDTX13 = CELL12.IMUX_C4;
				input Q0CH2_FDTX14 = CELL12.IMUX_C3;
				input Q0CH2_FDTX15 = CELL12.IMUX_C2;
				input Q0CH2_FDTX16 = CELL12.IMUX_C1;
				input Q0CH2_FDTX17 = CELL12.IMUX_C0;
				input Q0CH2_FDTX18 = CELL12.IMUX_B5;
				input Q0CH2_FDTX19 = CELL12.IMUX_B4;
				input Q0CH2_FDTX2 = CELL13.IMUX_A3;
				input Q0CH2_FDTX20 = CELL12.IMUX_B3;
				input Q0CH2_FDTX21 = CELL12.IMUX_B2;
				input Q0CH2_FDTX22 = CELL12.IMUX_B1;
				input Q0CH2_FDTX23 = CELL12.IMUX_B0;
				input Q0CH2_FDTX24 = CELL12.IMUX_A5;
				input Q0CH2_FDTX25 = CELL12.IMUX_A4;
				input Q0CH2_FDTX26 = CELL12.IMUX_A3;
				input Q0CH2_FDTX27 = CELL12.IMUX_A2;
				input Q0CH2_FDTX28 = CELL12.IMUX_A1;
				input Q0CH2_FDTX29 = CELL12.IMUX_A0;
				input Q0CH2_FDTX3 = CELL13.IMUX_A2;
				input Q0CH2_FDTX30 = CELL11.IMUX_D3;
				input Q0CH2_FDTX31 = CELL11.IMUX_D2;
				input Q0CH2_FDTX32 = CELL11.IMUX_D1;
				input Q0CH2_FDTX33 = CELL11.IMUX_D0;
				input Q0CH2_FDTX34 = CELL10.IMUX_D7;
				input Q0CH2_FDTX35 = CELL10.IMUX_D6;
				input Q0CH2_FDTX36 = CELL11.IMUX_C3;
				input Q0CH2_FDTX37 = CELL11.IMUX_C2;
				input Q0CH2_FDTX38 = CELL11.IMUX_C1;
				input Q0CH2_FDTX39 = CELL11.IMUX_C0;
				input Q0CH2_FDTX4 = CELL13.IMUX_A1;
				input Q0CH2_FDTX40 = CELL10.IMUX_C7;
				input Q0CH2_FDTX41 = CELL10.IMUX_C6;
				input Q0CH2_FDTX42 = CELL11.IMUX_B3;
				input Q0CH2_FDTX43 = CELL11.IMUX_B2;
				input Q0CH2_FDTX44 = CELL11.IMUX_B1;
				input Q0CH2_FDTX45 = CELL11.IMUX_B0;
				input Q0CH2_FDTX46 = CELL10.IMUX_B7;
				input Q0CH2_FDTX47 = CELL10.IMUX_B6;
				input Q0CH2_FDTX48 = CELL11.IMUX_A3;
				input Q0CH2_FDTX49 = CELL11.IMUX_A2;
				input Q0CH2_FDTX5 = CELL13.IMUX_A0;
				input Q0CH2_FDTX6 = CELL12.IMUX_D5;
				input Q0CH2_FDTX7 = CELL12.IMUX_D4;
				input Q0CH2_FDTX8 = CELL12.IMUX_D3;
				input Q0CH2_FDTX9 = CELL12.IMUX_D2;
				input Q0CH2_FIRCLK = CELL11.IMUX_CLK0_DELAY;
				input Q0CH2_FIREFRXCLK = CELL9.IMUX_CLK0_DELAY;
				input Q0CH2_FITCLK = CELL13.IMUX_CLK0_DELAY;
				input Q0CH2_FITMRSTARTCLK = CELL2.IMUX_CLK1_DELAY;
				input Q0CH2_FITMRSTOPCLK = CELL4.IMUX_CLK1_DELAY;
				output Q0CH2_FSCCOVERRUN = CELL2.OUT_Q0;
				output Q0CH2_FSCCUNDERRUN = CELL2.OUT_F4;
				output Q0CH2_FSDFEVLD = CELL5.OUT_Q3;
				output Q0CH2_FSLSM = CELL2.OUT_F0;
				output Q0CH2_FSPCIECON = CELL1.OUT_Q0;
				output Q0CH2_FSPCIEDONE = CELL1.OUT_F4;
				output Q0CH2_FSRCDONE = CELL4.OUT_F3;
				output Q0CH2_FSRLOL = CELL2.OUT_Q4;
				output Q0CH2_FSRLOS = CELL1.OUT_Q4;
				output Q0CH2_FSSKPADDED = CELL2.OUT_Q6;
				output Q0CH2_FSSKPDELETED = CELL3.OUT_Q2;
				input Q0CH3_FCALIGNEN = CELL0.IMUX_B3;
				input Q0CH3_FCCDRFORCEDLOCK = CELL16.IMUX_A3;
				input Q0CH3_FCDFERDEN = CELL7.IMUX_CE2;
				input Q0CH3_FCDFEUPD = CELL8.IMUX_CE2;
				input Q0CH3_FCLDRTXEN = CELL0.IMUX_A3;
				input Q0CH3_FCLSMEN = CELL15.IMUX_D5;
				input Q0CH3_FCPCIEDETEN = CELL15.IMUX_B5;
				input Q0CH3_FCPCSRXRST = CELL13.IMUX_LSR1;
				input Q0CH3_FCPCSTXRST = CELL11.IMUX_LSR1;
				input Q0CH3_FCPIPEPHYRESETN = CELL8.IMUX_LSR1;
				input Q0CH3_FCPLLLOL = CELL16.IMUX_B1;
				input Q0CH3_FCRATE0 = CELL1.IMUX_C1;
				input Q0CH3_FCRATE1 = CELL1.IMUX_C0;
				input Q0CH3_FCRATE2 = CELL0.IMUX_C7;
				input Q0CH3_FCRRST = CELL15.IMUX_LSR1;
				input Q0CH3_FCRXPOLARITY = CELL15.IMUX_C3;
				input Q0CH3_FCRXPWRUP = CELL0.IMUX_A6;
				input Q0CH3_FCTMRSTART = CELL4.IMUX_A1;
				input Q0CH3_FCTMRSTOP = CELL3.IMUX_B7;
				input Q0CH3_FCTRST = CELL1.IMUX_LSR1;
				input Q0CH3_FCTXMARGIN0 = CELL16.IMUX_D5;
				input Q0CH3_FCTXMARGIN1 = CELL16.IMUX_D4;
				input Q0CH3_FCTXMARGIN2 = CELL16.IMUX_D3;
				input Q0CH3_FCTXPWRUP = CELL0.IMUX_D0;
				input Q0CH3_FCWORDALGNEN = CELL15.IMUX_D1;
				output Q0CH3_FDLDRRX = CELL3.OUT_F3;
				input Q0CH3_FDLDRTX = CELL16.IMUX_B5;
				output Q0CH3_FDRX0 = CELL1.OUT_F1;
				output Q0CH3_FDRX1 = CELL1.OUT_F0;
				output Q0CH3_FDRX10 = CELL0.OUT_F5;
				output Q0CH3_FDRX11 = CELL0.OUT_F4;
				output Q0CH3_FDRX12 = CELL0.OUT_F3;
				output Q0CH3_FDRX13 = CELL0.OUT_F2;
				output Q0CH3_FDRX14 = CELL0.OUT_F1;
				output Q0CH3_FDRX15 = CELL0.OUT_F0;
				output Q0CH3_FDRX16 = CELL17.OUT_Q7;
				output Q0CH3_FDRX17 = CELL17.OUT_Q6;
				output Q0CH3_FDRX18 = CELL17.OUT_Q5;
				output Q0CH3_FDRX19 = CELL17.OUT_Q4;
				output Q0CH3_FDRX2 = CELL0.OUT_F7;
				output Q0CH3_FDRX20 = CELL17.OUT_Q3;
				output Q0CH3_FDRX21 = CELL17.OUT_Q2;
				output Q0CH3_FDRX22 = CELL17.OUT_Q1;
				output Q0CH3_FDRX23 = CELL17.OUT_Q0;
				output Q0CH3_FDRX24 = CELL17.OUT_F7;
				output Q0CH3_FDRX25 = CELL17.OUT_F6;
				output Q0CH3_FDRX26 = CELL17.OUT_F5;
				output Q0CH3_FDRX27 = CELL17.OUT_F4;
				output Q0CH3_FDRX28 = CELL17.OUT_F3;
				output Q0CH3_FDRX29 = CELL17.OUT_F2;
				output Q0CH3_FDRX3 = CELL0.OUT_F6;
				output Q0CH3_FDRX30 = CELL17.OUT_F1;
				output Q0CH3_FDRX31 = CELL17.OUT_F0;
				output Q0CH3_FDRX32 = CELL16.OUT_Q7;
				output Q0CH3_FDRX33 = CELL16.OUT_Q6;
				output Q0CH3_FDRX34 = CELL16.OUT_Q5;
				output Q0CH3_FDRX35 = CELL16.OUT_Q4;
				output Q0CH3_FDRX36 = CELL16.OUT_Q3;
				output Q0CH3_FDRX37 = CELL16.OUT_Q2;
				output Q0CH3_FDRX38 = CELL16.OUT_Q1;
				output Q0CH3_FDRX39 = CELL16.OUT_Q0;
				output Q0CH3_FDRX4 = CELL0.OUT_Q5;
				output Q0CH3_FDRX40 = CELL16.OUT_F7;
				output Q0CH3_FDRX41 = CELL16.OUT_F6;
				output Q0CH3_FDRX42 = CELL16.OUT_F5;
				output Q0CH3_FDRX43 = CELL16.OUT_F4;
				output Q0CH3_FDRX44 = CELL16.OUT_F3;
				output Q0CH3_FDRX45 = CELL16.OUT_F2;
				output Q0CH3_FDRX46 = CELL16.OUT_F1;
				output Q0CH3_FDRX47 = CELL16.OUT_F0;
				output Q0CH3_FDRX5 = CELL0.OUT_Q4;
				output Q0CH3_FDRX6 = CELL0.OUT_Q3;
				output Q0CH3_FDRX7 = CELL0.OUT_Q2;
				output Q0CH3_FDRX8 = CELL0.OUT_Q1;
				output Q0CH3_FDRX9 = CELL0.OUT_Q0;
				input Q0CH3_FDTX0 = CELL15.IMUX_B1;
				input Q0CH3_FDTX1 = CELL15.IMUX_B0;
				input Q0CH3_FDTX10 = CELL14.IMUX_D3;
				input Q0CH3_FDTX11 = CELL14.IMUX_D2;
				input Q0CH3_FDTX12 = CELL14.IMUX_D1;
				input Q0CH3_FDTX13 = CELL14.IMUX_D0;
				input Q0CH3_FDTX14 = CELL14.IMUX_C5;
				input Q0CH3_FDTX15 = CELL14.IMUX_C4;
				input Q0CH3_FDTX16 = CELL14.IMUX_C3;
				input Q0CH3_FDTX17 = CELL14.IMUX_C2;
				input Q0CH3_FDTX18 = CELL14.IMUX_C1;
				input Q0CH3_FDTX19 = CELL14.IMUX_C0;
				input Q0CH3_FDTX2 = CELL15.IMUX_A5;
				input Q0CH3_FDTX20 = CELL14.IMUX_B5;
				input Q0CH3_FDTX21 = CELL14.IMUX_B4;
				input Q0CH3_FDTX22 = CELL14.IMUX_B3;
				input Q0CH3_FDTX23 = CELL14.IMUX_B2;
				input Q0CH3_FDTX24 = CELL14.IMUX_B1;
				input Q0CH3_FDTX25 = CELL14.IMUX_B0;
				input Q0CH3_FDTX26 = CELL14.IMUX_A5;
				input Q0CH3_FDTX27 = CELL14.IMUX_A4;
				input Q0CH3_FDTX28 = CELL14.IMUX_A3;
				input Q0CH3_FDTX29 = CELL14.IMUX_A2;
				input Q0CH3_FDTX3 = CELL15.IMUX_A4;
				input Q0CH3_FDTX30 = CELL14.IMUX_A1;
				input Q0CH3_FDTX31 = CELL14.IMUX_A0;
				input Q0CH3_FDTX32 = CELL13.IMUX_D5;
				input Q0CH3_FDTX33 = CELL13.IMUX_D4;
				input Q0CH3_FDTX34 = CELL13.IMUX_D3;
				input Q0CH3_FDTX35 = CELL13.IMUX_D2;
				input Q0CH3_FDTX36 = CELL13.IMUX_D1;
				input Q0CH3_FDTX37 = CELL13.IMUX_D0;
				input Q0CH3_FDTX38 = CELL13.IMUX_C5;
				input Q0CH3_FDTX39 = CELL13.IMUX_C4;
				input Q0CH3_FDTX4 = CELL15.IMUX_A3;
				input Q0CH3_FDTX40 = CELL13.IMUX_C3;
				input Q0CH3_FDTX41 = CELL13.IMUX_C2;
				input Q0CH3_FDTX42 = CELL13.IMUX_C1;
				input Q0CH3_FDTX43 = CELL13.IMUX_C0;
				input Q0CH3_FDTX44 = CELL13.IMUX_B5;
				input Q0CH3_FDTX45 = CELL13.IMUX_B4;
				input Q0CH3_FDTX46 = CELL13.IMUX_B3;
				input Q0CH3_FDTX47 = CELL13.IMUX_B2;
				input Q0CH3_FDTX48 = CELL13.IMUX_B1;
				input Q0CH3_FDTX49 = CELL13.IMUX_B0;
				input Q0CH3_FDTX5 = CELL15.IMUX_A2;
				input Q0CH3_FDTX6 = CELL15.IMUX_A1;
				input Q0CH3_FDTX7 = CELL15.IMUX_A0;
				input Q0CH3_FDTX8 = CELL14.IMUX_D5;
				input Q0CH3_FDTX9 = CELL14.IMUX_D4;
				input Q0CH3_FIRCLK = CELL11.IMUX_CLK1_DELAY;
				input Q0CH3_FIREFRXCLK = CELL9.IMUX_CLK1_DELAY;
				input Q0CH3_FITCLK = CELL13.IMUX_CLK1_DELAY;
				input Q0CH3_FITMRSTARTCLK = CELL3.IMUX_CLK0_DELAY;
				input Q0CH3_FITMRSTOPCLK = CELL5.IMUX_CLK0_DELAY;
				output Q0CH3_FSCCOVERRUN = CELL2.OUT_Q1;
				output Q0CH3_FSCCUNDERRUN = CELL2.OUT_F5;
				output Q0CH3_FSDFEVLD = CELL5.OUT_Q4;
				output Q0CH3_FSLSM = CELL2.OUT_F1;
				output Q0CH3_FSPCIECON = CELL1.OUT_Q1;
				output Q0CH3_FSPCIEDONE = CELL1.OUT_F5;
				output Q0CH3_FSRCDONE = CELL4.OUT_F4;
				output Q0CH3_FSRLOL = CELL2.OUT_Q5;
				output Q0CH3_FSRLOS = CELL1.OUT_Q5;
				output Q0CH3_FSSKPADDED = CELL2.OUT_Q7;
				output Q0CH3_FSSKPDELETED = CELL3.OUT_Q3;
				input Q0D0_FCDERST = CELL9.IMUX_LSR0;
				output Q0D0_FSDE = CELL3.OUT_Q4;
				output Q0D0_FSDM = CELL3.OUT_F6;
				input Q0D1_FCDERST = CELL9.IMUX_LSR1;
				output Q0D1_FSDE = CELL3.OUT_Q5;
				output Q0D1_FSDM = CELL3.OUT_F7;
				input Q0P_CORERRIN = CELL46.IMUX_A5;
				output Q0P_CORERROUT = CELL41.OUT_F5;
				output Q0P_DBGDATOUT0 = CELL43.OUT_F4;
				output Q0P_DBGDATOUT1 = CELL43.OUT_F7;
				output Q0P_DBGDATOUT10 = CELL43.OUT_Q4;
				output Q0P_DBGDATOUT11 = CELL43.OUT_Q2;
				output Q0P_DBGDATOUT12 = CELL42.OUT_Q6;
				output Q0P_DBGDATOUT13 = CELL43.OUT_F6;
				output Q0P_DBGDATOUT14 = CELL43.OUT_F1;
				output Q0P_DBGDATOUT15 = CELL43.OUT_Q5;
				output Q0P_DBGDATOUT2 = CELL43.OUT_F5;
				output Q0P_DBGDATOUT3 = CELL43.OUT_Q1;
				output Q0P_DBGDATOUT4 = CELL43.OUT_F2;
				output Q0P_DBGDATOUT5 = CELL42.OUT_Q1;
				output Q0P_DBGDATOUT6 = CELL42.OUT_Q7;
				output Q0P_DBGDATOUT7 = CELL42.OUT_Q3;
				output Q0P_DBGDATOUT8 = CELL42.OUT_Q4;
				output Q0P_DBGDATOUT9 = CELL43.OUT_F3;
				output Q0P_FTLERROUT = CELL40.OUT_Q4;
				output Q0P_FUNCPWRSTATE0 = CELL41.OUT_F3;
				output Q0P_FUNCPWRSTATE1 = CELL41.OUT_F1;
				output Q0P_FUNCPWRSTATE2 = CELL41.OUT_Q0;
				output Q0P_FUNCSTS0 = CELL41.OUT_Q3;
				output Q0P_FUNCSTS1 = CELL41.OUT_F6;
				output Q0P_FUNCSTS2 = CELL40.OUT_Q7;
				output Q0P_FUNCSTS3 = CELL41.OUT_Q7;
				output Q0P_HALMSTACK = CELL41.OUT_Q4;
				output Q0P_HALMSTCOMPDES0 = CELL35.OUT_F1;
				output Q0P_HALMSTCOMPDES1 = CELL35.OUT_F4;
				output Q0P_HALMSTCOMPDES10 = CELL39.OUT_F2;
				output Q0P_HALMSTCOMPDES100 = CELL35.OUT_F7;
				output Q0P_HALMSTCOMPDES101 = CELL31.OUT_Q3;
				output Q0P_HALMSTCOMPDES102 = CELL31.OUT_Q2;
				output Q0P_HALMSTCOMPDES103 = CELL31.OUT_Q4;
				output Q0P_HALMSTCOMPDES104 = CELL31.OUT_Q1;
				output Q0P_HALMSTCOMPDES105 = CELL32.OUT_F1;
				output Q0P_HALMSTCOMPDES106 = CELL32.OUT_F4;
				output Q0P_HALMSTCOMPDES107 = CELL31.OUT_F2;
				output Q0P_HALMSTCOMPDES108 = CELL31.OUT_F0;
				output Q0P_HALMSTCOMPDES109 = CELL30.OUT_Q6;
				output Q0P_HALMSTCOMPDES11 = CELL36.OUT_Q0;
				output Q0P_HALMSTCOMPDES110 = CELL31.OUT_F1;
				output Q0P_HALMSTCOMPDES111 = CELL31.OUT_F5;
				output Q0P_HALMSTCOMPDES112 = CELL30.OUT_Q7;
				output Q0P_HALMSTCOMPDES113 = CELL30.OUT_Q3;
				output Q0P_HALMSTCOMPDES114 = CELL30.OUT_Q2;
				output Q0P_HALMSTCOMPDES115 = CELL30.OUT_Q0;
				output Q0P_HALMSTCOMPDES116 = CELL30.OUT_F7;
				output Q0P_HALMSTCOMPDES117 = CELL30.OUT_Q1;
				output Q0P_HALMSTCOMPDES118 = CELL30.OUT_Q4;
				output Q0P_HALMSTCOMPDES119 = CELL31.OUT_F7;
				output Q0P_HALMSTCOMPDES12 = CELL39.OUT_F6;
				output Q0P_HALMSTCOMPDES120 = CELL34.OUT_F5;
				output Q0P_HALMSTCOMPDES121 = CELL37.OUT_F1;
				output Q0P_HALMSTCOMPDES122 = CELL36.OUT_Q5;
				output Q0P_HALMSTCOMPDES123 = CELL36.OUT_F6;
				output Q0P_HALMSTCOMPDES124 = CELL43.OUT_Q0;
				output Q0P_HALMSTCOMPDES125 = CELL31.OUT_F4;
				output Q0P_HALMSTCOMPDES126 = CELL31.OUT_F3;
				output Q0P_HALMSTCOMPDES127 = CELL31.OUT_F6;
				output Q0P_HALMSTCOMPDES13 = CELL37.OUT_Q7;
				output Q0P_HALMSTCOMPDES14 = CELL36.OUT_Q7;
				output Q0P_HALMSTCOMPDES15 = CELL37.OUT_Q6;
				output Q0P_HALMSTCOMPDES16 = CELL39.OUT_Q0;
				output Q0P_HALMSTCOMPDES17 = CELL38.OUT_F1;
				output Q0P_HALMSTCOMPDES18 = CELL40.OUT_Q2;
				output Q0P_HALMSTCOMPDES19 = CELL39.OUT_Q5;
				output Q0P_HALMSTCOMPDES2 = CELL35.OUT_Q0;
				output Q0P_HALMSTCOMPDES20 = CELL38.OUT_Q2;
				output Q0P_HALMSTCOMPDES21 = CELL40.OUT_Q3;
				output Q0P_HALMSTCOMPDES22 = CELL39.OUT_Q4;
				output Q0P_HALMSTCOMPDES23 = CELL38.OUT_Q5;
				output Q0P_HALMSTCOMPDES24 = CELL40.OUT_F7;
				output Q0P_HALMSTCOMPDES25 = CELL40.OUT_F6;
				output Q0P_HALMSTCOMPDES26 = CELL40.OUT_F3;
				output Q0P_HALMSTCOMPDES27 = CELL40.OUT_F5;
				output Q0P_HALMSTCOMPDES28 = CELL40.OUT_F2;
				output Q0P_HALMSTCOMPDES29 = CELL39.OUT_F5;
				output Q0P_HALMSTCOMPDES3 = CELL36.OUT_Q1;
				output Q0P_HALMSTCOMPDES30 = CELL35.OUT_Q5;
				output Q0P_HALMSTCOMPDES31 = CELL38.OUT_F0;
				output Q0P_HALMSTCOMPDES32 = CELL36.OUT_F3;
				output Q0P_HALMSTCOMPDES33 = CELL36.OUT_F7;
				output Q0P_HALMSTCOMPDES34 = CELL36.OUT_Q3;
				output Q0P_HALMSTCOMPDES35 = CELL37.OUT_Q3;
				output Q0P_HALMSTCOMPDES36 = CELL37.OUT_Q1;
				output Q0P_HALMSTCOMPDES37 = CELL36.OUT_F5;
				output Q0P_HALMSTCOMPDES38 = CELL35.OUT_Q7;
				output Q0P_HALMSTCOMPDES39 = CELL39.OUT_Q6;
				output Q0P_HALMSTCOMPDES4 = CELL36.OUT_Q6;
				output Q0P_HALMSTCOMPDES40 = CELL38.OUT_Q1;
				output Q0P_HALMSTCOMPDES41 = CELL39.OUT_F7;
				output Q0P_HALMSTCOMPDES42 = CELL39.OUT_Q3;
				output Q0P_HALMSTCOMPDES43 = CELL39.OUT_F3;
				output Q0P_HALMSTCOMPDES44 = CELL38.OUT_Q3;
				output Q0P_HALMSTCOMPDES45 = CELL38.OUT_F7;
				output Q0P_HALMSTCOMPDES46 = CELL38.OUT_F6;
				output Q0P_HALMSTCOMPDES47 = CELL37.OUT_Q2;
				output Q0P_HALMSTCOMPDES48 = CELL36.OUT_Q4;
				output Q0P_HALMSTCOMPDES49 = CELL38.OUT_F4;
				output Q0P_HALMSTCOMPDES5 = CELL36.OUT_Q2;
				output Q0P_HALMSTCOMPDES50 = CELL37.OUT_F6;
				output Q0P_HALMSTCOMPDES51 = CELL37.OUT_F7;
				output Q0P_HALMSTCOMPDES52 = CELL39.OUT_F0;
				output Q0P_HALMSTCOMPDES53 = CELL38.OUT_F3;
				output Q0P_HALMSTCOMPDES54 = CELL38.OUT_Q6;
				output Q0P_HALMSTCOMPDES55 = CELL36.OUT_F4;
				output Q0P_HALMSTCOMPDES56 = CELL38.OUT_Q7;
				output Q0P_HALMSTCOMPDES57 = CELL39.OUT_Q2;
				output Q0P_HALMSTCOMPDES58 = CELL38.OUT_Q0;
				output Q0P_HALMSTCOMPDES59 = CELL37.OUT_Q0;
				output Q0P_HALMSTCOMPDES6 = CELL37.OUT_F0;
				output Q0P_HALMSTCOMPDES60 = CELL37.OUT_F3;
				output Q0P_HALMSTCOMPDES61 = CELL38.OUT_F5;
				output Q0P_HALMSTCOMPDES62 = CELL39.OUT_Q1;
				output Q0P_HALMSTCOMPDES63 = CELL37.OUT_F2;
				output Q0P_HALMSTCOMPDES64 = CELL32.OUT_Q7;
				output Q0P_HALMSTCOMPDES65 = CELL33.OUT_F3;
				output Q0P_HALMSTCOMPDES66 = CELL32.OUT_Q4;
				output Q0P_HALMSTCOMPDES67 = CELL31.OUT_Q6;
				output Q0P_HALMSTCOMPDES68 = CELL32.OUT_Q1;
				output Q0P_HALMSTCOMPDES69 = CELL33.OUT_F2;
				output Q0P_HALMSTCOMPDES7 = CELL39.OUT_F4;
				output Q0P_HALMSTCOMPDES70 = CELL32.OUT_F2;
				output Q0P_HALMSTCOMPDES71 = CELL32.OUT_F7;
				output Q0P_HALMSTCOMPDES72 = CELL31.OUT_Q7;
				output Q0P_HALMSTCOMPDES73 = CELL32.OUT_F6;
				output Q0P_HALMSTCOMPDES74 = CELL32.OUT_F3;
				output Q0P_HALMSTCOMPDES75 = CELL32.OUT_F0;
				output Q0P_HALMSTCOMPDES76 = CELL31.OUT_Q5;
				output Q0P_HALMSTCOMPDES77 = CELL33.OUT_Q0;
				output Q0P_HALMSTCOMPDES78 = CELL33.OUT_Q2;
				output Q0P_HALMSTCOMPDES79 = CELL31.OUT_Q0;
				output Q0P_HALMSTCOMPDES8 = CELL38.OUT_Q4;
				output Q0P_HALMSTCOMPDES80 = CELL35.OUT_F6;
				output Q0P_HALMSTCOMPDES81 = CELL35.OUT_Q3;
				output Q0P_HALMSTCOMPDES82 = CELL36.OUT_F2;
				output Q0P_HALMSTCOMPDES83 = CELL35.OUT_F2;
				output Q0P_HALMSTCOMPDES84 = CELL34.OUT_F6;
				output Q0P_HALMSTCOMPDES85 = CELL34.OUT_F4;
				output Q0P_HALMSTCOMPDES86 = CELL34.OUT_Q2;
				output Q0P_HALMSTCOMPDES87 = CELL34.OUT_F7;
				output Q0P_HALMSTCOMPDES88 = CELL33.OUT_F7;
				output Q0P_HALMSTCOMPDES89 = CELL33.OUT_F6;
				output Q0P_HALMSTCOMPDES9 = CELL39.OUT_F1;
				output Q0P_HALMSTCOMPDES90 = CELL32.OUT_Q5;
				output Q0P_HALMSTCOMPDES91 = CELL32.OUT_Q2;
				output Q0P_HALMSTCOMPDES92 = CELL33.OUT_F1;
				output Q0P_HALMSTCOMPDES93 = CELL32.OUT_Q3;
				output Q0P_HALMSTCOMPDES94 = CELL33.OUT_F0;
				output Q0P_HALMSTCOMPDES95 = CELL33.OUT_F4;
				output Q0P_HALMSTCOMPDES96 = CELL35.OUT_Q6;
				output Q0P_HALMSTCOMPDES97 = CELL36.OUT_F0;
				output Q0P_HALMSTCOMPDES98 = CELL36.OUT_F1;
				output Q0P_HALMSTCOMPDES99 = CELL35.OUT_Q4;
				output Q0P_HALMSTCOMPEOP = CELL35.OUT_F3;
				input Q0P_HALMSTCOMPRDY = CELL45.IMUX_A2;
				output Q0P_HALMSTCOMPSOP = CELL34.OUT_Q7;
				output Q0P_HALMSTCOMPVLD = CELL34.OUT_Q6;
				output Q0P_HALMSTRBVLD0 = CELL35.OUT_F0;
				output Q0P_HALMSTRBVLD1 = CELL34.OUT_Q3;
				output Q0P_HALMSTRBVLD2 = CELL35.OUT_Q2;
				output Q0P_HALMSTRBVLD3 = CELL34.OUT_F3;
				output Q0P_HALMSTRBVLD4 = CELL34.OUT_F2;
				output Q0P_HALMSTRBVLD5 = CELL35.OUT_F5;
				output Q0P_HALMSTRBVLD6 = CELL34.OUT_Q5;
				output Q0P_HALMSTRBVLD7 = CELL34.OUT_Q4;
				output Q0P_HALMSTREJ = CELL41.OUT_Q1;
				input Q0P_HALMSTREQ = CELL41.IMUX_A5;
				input Q0P_HALMSTREQATTR0 = CELL45.IMUX_A0;
				input Q0P_HALMSTREQATTR1 = CELL45.IMUX_A1;
				input Q0P_HALMSTREQATTR2 = CELL46.IMUX_A3;
				input Q0P_HALMSTREQDES0 = CELL44.IMUX_B0;
				input Q0P_HALMSTREQDES1 = CELL43.IMUX_C1;
				input Q0P_HALMSTREQDES10 = CELL43.IMUX_C2;
				input Q0P_HALMSTREQDES100 = CELL39.IMUX_C5;
				input Q0P_HALMSTREQDES101 = CELL39.IMUX_C4;
				input Q0P_HALMSTREQDES102 = CELL39.IMUX_B5;
				input Q0P_HALMSTREQDES103 = CELL39.IMUX_B4;
				input Q0P_HALMSTREQDES104 = CELL39.IMUX_B3;
				input Q0P_HALMSTREQDES105 = CELL39.IMUX_B2;
				input Q0P_HALMSTREQDES106 = CELL39.IMUX_B1;
				input Q0P_HALMSTREQDES107 = CELL39.IMUX_C1;
				input Q0P_HALMSTREQDES108 = CELL39.IMUX_A5;
				input Q0P_HALMSTREQDES109 = CELL39.IMUX_A4;
				input Q0P_HALMSTREQDES11 = CELL43.IMUX_C3;
				input Q0P_HALMSTREQDES110 = CELL39.IMUX_C3;
				input Q0P_HALMSTREQDES111 = CELL39.IMUX_A3;
				input Q0P_HALMSTREQDES112 = CELL39.IMUX_A2;
				input Q0P_HALMSTREQDES113 = CELL39.IMUX_A1;
				input Q0P_HALMSTREQDES114 = CELL39.IMUX_B0;
				input Q0P_HALMSTREQDES115 = CELL39.IMUX_C2;
				input Q0P_HALMSTREQDES116 = CELL39.IMUX_A0;
				input Q0P_HALMSTREQDES117 = CELL38.IMUX_D5;
				input Q0P_HALMSTREQDES118 = CELL38.IMUX_D4;
				input Q0P_HALMSTREQDES119 = CELL38.IMUX_D3;
				input Q0P_HALMSTREQDES12 = CELL43.IMUX_B4;
				input Q0P_HALMSTREQDES120 = CELL38.IMUX_D2;
				input Q0P_HALMSTREQDES121 = CELL38.IMUX_D0;
				input Q0P_HALMSTREQDES122 = CELL38.IMUX_C5;
				input Q0P_HALMSTREQDES123 = CELL38.IMUX_C3;
				input Q0P_HALMSTREQDES124 = CELL38.IMUX_C2;
				input Q0P_HALMSTREQDES125 = CELL38.IMUX_C4;
				input Q0P_HALMSTREQDES126 = CELL39.IMUX_C0;
				input Q0P_HALMSTREQDES127 = CELL41.IMUX_A4;
				input Q0P_HALMSTREQDES13 = CELL44.IMUX_B3;
				input Q0P_HALMSTREQDES14 = CELL44.IMUX_B2;
				input Q0P_HALMSTREQDES15 = CELL44.IMUX_A0;
				input Q0P_HALMSTREQDES16 = CELL43.IMUX_C4;
				input Q0P_HALMSTREQDES17 = CELL43.IMUX_B1;
				input Q0P_HALMSTREQDES18 = CELL43.IMUX_D2;
				input Q0P_HALMSTREQDES19 = CELL43.IMUX_A4;
				input Q0P_HALMSTREQDES2 = CELL43.IMUX_D5;
				input Q0P_HALMSTREQDES20 = CELL43.IMUX_A1;
				input Q0P_HALMSTREQDES21 = CELL43.IMUX_B2;
				input Q0P_HALMSTREQDES22 = CELL43.IMUX_B3;
				input Q0P_HALMSTREQDES23 = CELL42.IMUX_D3;
				input Q0P_HALMSTREQDES24 = CELL44.IMUX_D2;
				input Q0P_HALMSTREQDES25 = CELL44.IMUX_C3;
				input Q0P_HALMSTREQDES26 = CELL44.IMUX_D4;
				input Q0P_HALMSTREQDES27 = CELL44.IMUX_D1;
				input Q0P_HALMSTREQDES28 = CELL44.IMUX_C4;
				input Q0P_HALMSTREQDES29 = CELL44.IMUX_D0;
				input Q0P_HALMSTREQDES3 = CELL43.IMUX_D4;
				input Q0P_HALMSTREQDES30 = CELL44.IMUX_C5;
				input Q0P_HALMSTREQDES31 = CELL44.IMUX_B1;
				input Q0P_HALMSTREQDES32 = CELL44.IMUX_A3;
				input Q0P_HALMSTREQDES33 = CELL44.IMUX_A1;
				input Q0P_HALMSTREQDES34 = CELL43.IMUX_C0;
				input Q0P_HALMSTREQDES35 = CELL43.IMUX_C5;
				input Q0P_HALMSTREQDES36 = CELL43.IMUX_A2;
				input Q0P_HALMSTREQDES37 = CELL42.IMUX_D4;
				input Q0P_HALMSTREQDES38 = CELL43.IMUX_A0;
				input Q0P_HALMSTREQDES39 = CELL42.IMUX_D2;
				input Q0P_HALMSTREQDES4 = CELL43.IMUX_D3;
				input Q0P_HALMSTREQDES40 = CELL42.IMUX_D0;
				input Q0P_HALMSTREQDES41 = CELL42.IMUX_D5;
				input Q0P_HALMSTREQDES42 = CELL42.IMUX_C4;
				input Q0P_HALMSTREQDES43 = CELL42.IMUX_C3;
				input Q0P_HALMSTREQDES44 = CELL42.IMUX_C5;
				input Q0P_HALMSTREQDES45 = CELL42.IMUX_C2;
				input Q0P_HALMSTREQDES46 = CELL42.IMUX_B2;
				input Q0P_HALMSTREQDES47 = CELL42.IMUX_B3;
				input Q0P_HALMSTREQDES48 = CELL42.IMUX_C1;
				input Q0P_HALMSTREQDES49 = CELL42.IMUX_C0;
				input Q0P_HALMSTREQDES5 = CELL43.IMUX_D1;
				input Q0P_HALMSTREQDES50 = CELL42.IMUX_B1;
				input Q0P_HALMSTREQDES51 = CELL42.IMUX_B4;
				input Q0P_HALMSTREQDES52 = CELL42.IMUX_B5;
				input Q0P_HALMSTREQDES53 = CELL42.IMUX_B0;
				input Q0P_HALMSTREQDES54 = CELL42.IMUX_A3;
				input Q0P_HALMSTREQDES55 = CELL42.IMUX_A4;
				input Q0P_HALMSTREQDES56 = CELL42.IMUX_A1;
				input Q0P_HALMSTREQDES57 = CELL41.IMUX_D0;
				input Q0P_HALMSTREQDES58 = CELL41.IMUX_D1;
				input Q0P_HALMSTREQDES59 = CELL42.IMUX_A0;
				input Q0P_HALMSTREQDES6 = CELL43.IMUX_D0;
				input Q0P_HALMSTREQDES60 = CELL41.IMUX_D2;
				input Q0P_HALMSTREQDES61 = CELL41.IMUX_D3;
				input Q0P_HALMSTREQDES62 = CELL41.IMUX_C4;
				input Q0P_HALMSTREQDES63 = CELL41.IMUX_C3;
				input Q0P_HALMSTREQDES64 = CELL41.IMUX_C0;
				input Q0P_HALMSTREQDES65 = CELL41.IMUX_C1;
				input Q0P_HALMSTREQDES66 = CELL41.IMUX_C5;
				input Q0P_HALMSTREQDES67 = CELL42.IMUX_A5;
				input Q0P_HALMSTREQDES68 = CELL41.IMUX_D5;
				input Q0P_HALMSTREQDES69 = CELL41.IMUX_D4;
				input Q0P_HALMSTREQDES7 = CELL42.IMUX_D1;
				input Q0P_HALMSTREQDES70 = CELL41.IMUX_B3;
				input Q0P_HALMSTREQDES71 = CELL41.IMUX_B0;
				input Q0P_HALMSTREQDES72 = CELL41.IMUX_A3;
				input Q0P_HALMSTREQDES73 = CELL42.IMUX_A2;
				input Q0P_HALMSTREQDES74 = CELL41.IMUX_A2;
				input Q0P_HALMSTREQDES75 = CELL41.IMUX_A1;
				input Q0P_HALMSTREQDES76 = CELL41.IMUX_B5;
				input Q0P_HALMSTREQDES77 = CELL41.IMUX_B1;
				input Q0P_HALMSTREQDES78 = CELL41.IMUX_C2;
				input Q0P_HALMSTREQDES79 = CELL40.IMUX_D5;
				input Q0P_HALMSTREQDES8 = CELL43.IMUX_B0;
				input Q0P_HALMSTREQDES80 = CELL41.IMUX_B2;
				input Q0P_HALMSTREQDES81 = CELL40.IMUX_D4;
				input Q0P_HALMSTREQDES82 = CELL40.IMUX_D3;
				input Q0P_HALMSTREQDES83 = CELL40.IMUX_D2;
				input Q0P_HALMSTREQDES84 = CELL40.IMUX_C2;
				input Q0P_HALMSTREQDES85 = CELL40.IMUX_B5;
				input Q0P_HALMSTREQDES86 = CELL45.IMUX_A4;
				input Q0P_HALMSTREQDES87 = CELL40.IMUX_B4;
				input Q0P_HALMSTREQDES88 = CELL40.IMUX_B3;
				input Q0P_HALMSTREQDES89 = CELL40.IMUX_B2;
				input Q0P_HALMSTREQDES9 = CELL43.IMUX_A3;
				input Q0P_HALMSTREQDES90 = CELL40.IMUX_A5;
				input Q0P_HALMSTREQDES91 = CELL40.IMUX_A4;
				input Q0P_HALMSTREQDES92 = CELL40.IMUX_A3;
				input Q0P_HALMSTREQDES93 = CELL40.IMUX_A2;
				input Q0P_HALMSTREQDES94 = CELL39.IMUX_D5;
				input Q0P_HALMSTREQDES95 = CELL39.IMUX_D4;
				input Q0P_HALMSTREQDES96 = CELL39.IMUX_D3;
				input Q0P_HALMSTREQDES97 = CELL39.IMUX_D2;
				input Q0P_HALMSTREQDES98 = CELL39.IMUX_D1;
				input Q0P_HALMSTREQDES99 = CELL39.IMUX_D0;
				input Q0P_HALMSTREQTPHPRESENT = CELL47.IMUX_C7;
				input Q0P_HALMSTREQTPHSTTAG0 = CELL48.IMUX_C4;
				input Q0P_HALMSTREQTPHSTTAG1 = CELL48.IMUX_A7;
				input Q0P_HALMSTREQTPHSTTAG2 = CELL48.IMUX_A5;
				input Q0P_HALMSTREQTPHSTTAG3 = CELL48.IMUX_B7;
				input Q0P_HALMSTREQTPHSTTAG4 = CELL48.IMUX_A4;
				input Q0P_HALMSTREQTPHSTTAG5 = CELL48.IMUX_C5;
				input Q0P_HALMSTREQTPHSTTAG6 = CELL48.IMUX_B3;
				input Q0P_HALMSTREQTPHSTTAG7 = CELL48.IMUX_B5;
				input Q0P_HALMSTREQTPHTYPE0 = CELL47.IMUX_D6;
				input Q0P_HALMSTREQTPHTYPE1 = CELL47.IMUX_D4;
				output Q0P_HALMSTRERR = CELL44.OUT_F4;
				output Q0P_HALMSTTAG0 = CELL42.OUT_F6;
				output Q0P_HALMSTTAG1 = CELL42.OUT_F3;
				output Q0P_HALMSTTAG2 = CELL42.OUT_F1;
				output Q0P_HALMSTTAG3 = CELL42.OUT_F4;
				output Q0P_HALMSTTAG4 = CELL42.OUT_F5;
				input Q0P_HALMSTWBVLD0 = CELL44.IMUX_A4;
				input Q0P_HALMSTWBVLD1 = CELL43.IMUX_A5;
				input Q0P_HALMSTWBVLD2 = CELL43.IMUX_B5;
				input Q0P_HALMSTWBVLD3 = CELL44.IMUX_C1;
				input Q0P_HALMSTWBVLD4 = CELL44.IMUX_C2;
				input Q0P_HALMSTWBVLD5 = CELL44.IMUX_D3;
				input Q0P_HALMSTWBVLD6 = CELL44.IMUX_B5;
				input Q0P_HALMSTWBVLD7 = CELL44.IMUX_C0;
				input Q0P_HALMSTWDATVLD = CELL44.IMUX_A5;
				input Q0P_HALMSTWEOP = CELL44.IMUX_A2;
				input Q0P_HALMSTWERR = CELL44.IMUX_B4;
				output Q0P_HALMSTWRDY = CELL30.OUT_F0;
				input Q0P_HALTGTACK = CELL38.IMUX_B5;
				input Q0P_HALTGTCAREQDES0 = CELL38.IMUX_C1;
				input Q0P_HALTGTCAREQDES1 = CELL38.IMUX_B4;
				input Q0P_HALTGTCAREQDES10 = CELL38.IMUX_A1;
				input Q0P_HALTGTCAREQDES100 = CELL35.IMUX_D1;
				input Q0P_HALTGTCAREQDES101 = CELL36.IMUX_A1;
				input Q0P_HALTGTCAREQDES102 = CELL36.IMUX_C1;
				input Q0P_HALTGTCAREQDES103 = CELL36.IMUX_C2;
				input Q0P_HALTGTCAREQDES104 = CELL33.IMUX_B4;
				input Q0P_HALTGTCAREQDES105 = CELL33.IMUX_B3;
				input Q0P_HALTGTCAREQDES106 = CELL33.IMUX_B2;
				input Q0P_HALTGTCAREQDES107 = CELL46.IMUX_A2;
				input Q0P_HALTGTCAREQDES108 = CELL45.IMUX_A5;
				input Q0P_HALTGTCAREQDES109 = CELL45.IMUX_D5;
				input Q0P_HALTGTCAREQDES11 = CELL38.IMUX_A0;
				input Q0P_HALTGTCAREQDES110 = CELL45.IMUX_B0;
				input Q0P_HALTGTCAREQDES111 = CELL45.IMUX_D4;
				input Q0P_HALTGTCAREQDES112 = CELL45.IMUX_B1;
				input Q0P_HALTGTCAREQDES113 = CELL45.IMUX_B2;
				input Q0P_HALTGTCAREQDES114 = CELL45.IMUX_D3;
				input Q0P_HALTGTCAREQDES115 = CELL45.IMUX_D2;
				input Q0P_HALTGTCAREQDES116 = CELL45.IMUX_B3;
				input Q0P_HALTGTCAREQDES117 = CELL45.IMUX_D1;
				input Q0P_HALTGTCAREQDES118 = CELL45.IMUX_B4;
				input Q0P_HALTGTCAREQDES119 = CELL45.IMUX_D0;
				input Q0P_HALTGTCAREQDES12 = CELL37.IMUX_D3;
				input Q0P_HALTGTCAREQDES120 = CELL38.IMUX_D1;
				input Q0P_HALTGTCAREQDES121 = CELL33.IMUX_D5;
				input Q0P_HALTGTCAREQDES122 = CELL45.IMUX_C5;
				input Q0P_HALTGTCAREQDES123 = CELL45.IMUX_C4;
				input Q0P_HALTGTCAREQDES124 = CELL45.IMUX_B5;
				input Q0P_HALTGTCAREQDES125 = CELL45.IMUX_C3;
				input Q0P_HALTGTCAREQDES126 = CELL45.IMUX_C0;
				input Q0P_HALTGTCAREQDES127 = CELL45.IMUX_C2;
				input Q0P_HALTGTCAREQDES13 = CELL37.IMUX_D2;
				input Q0P_HALTGTCAREQDES14 = CELL37.IMUX_D1;
				input Q0P_HALTGTCAREQDES15 = CELL37.IMUX_D0;
				input Q0P_HALTGTCAREQDES16 = CELL37.IMUX_C3;
				input Q0P_HALTGTCAREQDES17 = CELL37.IMUX_C2;
				input Q0P_HALTGTCAREQDES18 = CELL37.IMUX_C1;
				input Q0P_HALTGTCAREQDES19 = CELL37.IMUX_C0;
				input Q0P_HALTGTCAREQDES2 = CELL38.IMUX_B3;
				input Q0P_HALTGTCAREQDES20 = CELL37.IMUX_B3;
				input Q0P_HALTGTCAREQDES21 = CELL37.IMUX_B2;
				input Q0P_HALTGTCAREQDES22 = CELL37.IMUX_B1;
				input Q0P_HALTGTCAREQDES23 = CELL37.IMUX_B0;
				input Q0P_HALTGTCAREQDES24 = CELL37.IMUX_A3;
				input Q0P_HALTGTCAREQDES25 = CELL37.IMUX_A2;
				input Q0P_HALTGTCAREQDES26 = CELL37.IMUX_A1;
				input Q0P_HALTGTCAREQDES27 = CELL37.IMUX_A0;
				input Q0P_HALTGTCAREQDES28 = CELL36.IMUX_D5;
				input Q0P_HALTGTCAREQDES29 = CELL36.IMUX_D4;
				input Q0P_HALTGTCAREQDES3 = CELL38.IMUX_B2;
				input Q0P_HALTGTCAREQDES30 = CELL36.IMUX_D3;
				input Q0P_HALTGTCAREQDES31 = CELL36.IMUX_D2;
				input Q0P_HALTGTCAREQDES32 = CELL36.IMUX_D1;
				input Q0P_HALTGTCAREQDES33 = CELL36.IMUX_D0;
				input Q0P_HALTGTCAREQDES34 = CELL36.IMUX_C5;
				input Q0P_HALTGTCAREQDES35 = CELL36.IMUX_C4;
				input Q0P_HALTGTCAREQDES36 = CELL36.IMUX_C3;
				input Q0P_HALTGTCAREQDES37 = CELL36.IMUX_C0;
				input Q0P_HALTGTCAREQDES38 = CELL36.IMUX_B5;
				input Q0P_HALTGTCAREQDES39 = CELL36.IMUX_B4;
				input Q0P_HALTGTCAREQDES4 = CELL38.IMUX_B1;
				input Q0P_HALTGTCAREQDES40 = CELL36.IMUX_B3;
				input Q0P_HALTGTCAREQDES41 = CELL36.IMUX_B2;
				input Q0P_HALTGTCAREQDES42 = CELL36.IMUX_B1;
				input Q0P_HALTGTCAREQDES43 = CELL36.IMUX_B0;
				input Q0P_HALTGTCAREQDES44 = CELL36.IMUX_A5;
				input Q0P_HALTGTCAREQDES45 = CELL36.IMUX_A4;
				input Q0P_HALTGTCAREQDES46 = CELL36.IMUX_A3;
				input Q0P_HALTGTCAREQDES47 = CELL36.IMUX_A2;
				input Q0P_HALTGTCAREQDES48 = CELL35.IMUX_D5;
				input Q0P_HALTGTCAREQDES49 = CELL35.IMUX_D4;
				input Q0P_HALTGTCAREQDES5 = CELL38.IMUX_B0;
				input Q0P_HALTGTCAREQDES50 = CELL35.IMUX_D3;
				input Q0P_HALTGTCAREQDES51 = CELL35.IMUX_D2;
				input Q0P_HALTGTCAREQDES52 = CELL35.IMUX_D0;
				input Q0P_HALTGTCAREQDES53 = CELL35.IMUX_C5;
				input Q0P_HALTGTCAREQDES54 = CELL35.IMUX_C4;
				input Q0P_HALTGTCAREQDES55 = CELL35.IMUX_C3;
				input Q0P_HALTGTCAREQDES56 = CELL35.IMUX_C2;
				input Q0P_HALTGTCAREQDES57 = CELL35.IMUX_C1;
				input Q0P_HALTGTCAREQDES58 = CELL35.IMUX_C0;
				input Q0P_HALTGTCAREQDES59 = CELL35.IMUX_B5;
				input Q0P_HALTGTCAREQDES6 = CELL38.IMUX_A5;
				input Q0P_HALTGTCAREQDES60 = CELL35.IMUX_B3;
				input Q0P_HALTGTCAREQDES61 = CELL35.IMUX_B2;
				input Q0P_HALTGTCAREQDES62 = CELL35.IMUX_B0;
				input Q0P_HALTGTCAREQDES63 = CELL35.IMUX_A5;
				input Q0P_HALTGTCAREQDES64 = CELL35.IMUX_A4;
				input Q0P_HALTGTCAREQDES65 = CELL35.IMUX_A3;
				input Q0P_HALTGTCAREQDES66 = CELL35.IMUX_A2;
				input Q0P_HALTGTCAREQDES67 = CELL35.IMUX_A1;
				input Q0P_HALTGTCAREQDES68 = CELL34.IMUX_D5;
				input Q0P_HALTGTCAREQDES69 = CELL34.IMUX_D4;
				input Q0P_HALTGTCAREQDES7 = CELL38.IMUX_A4;
				input Q0P_HALTGTCAREQDES70 = CELL34.IMUX_D3;
				input Q0P_HALTGTCAREQDES71 = CELL34.IMUX_D2;
				input Q0P_HALTGTCAREQDES72 = CELL34.IMUX_C5;
				input Q0P_HALTGTCAREQDES73 = CELL34.IMUX_C4;
				input Q0P_HALTGTCAREQDES74 = CELL34.IMUX_B5;
				input Q0P_HALTGTCAREQDES75 = CELL34.IMUX_B4;
				input Q0P_HALTGTCAREQDES76 = CELL34.IMUX_B3;
				input Q0P_HALTGTCAREQDES77 = CELL34.IMUX_B2;
				input Q0P_HALTGTCAREQDES78 = CELL34.IMUX_A5;
				input Q0P_HALTGTCAREQDES79 = CELL34.IMUX_A4;
				input Q0P_HALTGTCAREQDES8 = CELL38.IMUX_A3;
				input Q0P_HALTGTCAREQDES80 = CELL34.IMUX_A3;
				input Q0P_HALTGTCAREQDES81 = CELL36.IMUX_A0;
				input Q0P_HALTGTCAREQDES82 = CELL35.IMUX_A0;
				input Q0P_HALTGTCAREQDES83 = CELL35.IMUX_B1;
				input Q0P_HALTGTCAREQDES84 = CELL34.IMUX_A2;
				input Q0P_HALTGTCAREQDES85 = CELL33.IMUX_D4;
				input Q0P_HALTGTCAREQDES86 = CELL34.IMUX_C3;
				input Q0P_HALTGTCAREQDES87 = CELL33.IMUX_D3;
				input Q0P_HALTGTCAREQDES88 = CELL33.IMUX_D2;
				input Q0P_HALTGTCAREQDES89 = CELL33.IMUX_D1;
				input Q0P_HALTGTCAREQDES9 = CELL38.IMUX_A2;
				input Q0P_HALTGTCAREQDES90 = CELL33.IMUX_D0;
				input Q0P_HALTGTCAREQDES91 = CELL33.IMUX_C5;
				input Q0P_HALTGTCAREQDES92 = CELL33.IMUX_C4;
				input Q0P_HALTGTCAREQDES93 = CELL33.IMUX_C3;
				input Q0P_HALTGTCAREQDES94 = CELL33.IMUX_C2;
				input Q0P_HALTGTCAREQDES95 = CELL35.IMUX_B4;
				input Q0P_HALTGTCAREQDES96 = CELL33.IMUX_C1;
				input Q0P_HALTGTCAREQDES97 = CELL33.IMUX_C0;
				input Q0P_HALTGTCAREQDES98 = CELL33.IMUX_B5;
				input Q0P_HALTGTCAREQDES99 = CELL34.IMUX_C2;
				input Q0P_HALTGTCLNTCOMPID0 = CELL33.IMUX_B1;
				input Q0P_HALTGTCLNTCOMPID1 = CELL33.IMUX_B0;
				input Q0P_HALTGTCLNTCOMPID10 = CELL32.IMUX_D3;
				input Q0P_HALTGTCLNTCOMPID11 = CELL32.IMUX_D2;
				input Q0P_HALTGTCLNTCOMPID12 = CELL32.IMUX_D1;
				input Q0P_HALTGTCLNTCOMPID13 = CELL32.IMUX_D0;
				input Q0P_HALTGTCLNTCOMPID14 = CELL32.IMUX_C5;
				input Q0P_HALTGTCLNTCOMPID15 = CELL32.IMUX_C4;
				input Q0P_HALTGTCLNTCOMPID2 = CELL33.IMUX_A5;
				input Q0P_HALTGTCLNTCOMPID3 = CELL33.IMUX_A4;
				input Q0P_HALTGTCLNTCOMPID4 = CELL33.IMUX_A3;
				input Q0P_HALTGTCLNTCOMPID5 = CELL33.IMUX_A2;
				input Q0P_HALTGTCLNTCOMPID6 = CELL33.IMUX_A1;
				input Q0P_HALTGTCLNTCOMPID7 = CELL33.IMUX_A0;
				input Q0P_HALTGTCLNTCOMPID8 = CELL32.IMUX_D5;
				input Q0P_HALTGTCLNTCOMPID9 = CELL32.IMUX_D4;
				input Q0P_HALTGTCLNTCOMPIDEN = CELL28.IMUX_C0;
				input Q0P_HALTGTCOMPBVLD0 = CELL32.IMUX_C3;
				input Q0P_HALTGTCOMPBVLD1 = CELL32.IMUX_C2;
				input Q0P_HALTGTCOMPBVLD2 = CELL32.IMUX_C1;
				input Q0P_HALTGTCOMPBVLD3 = CELL32.IMUX_C0;
				input Q0P_HALTGTCOMPBVLD4 = CELL32.IMUX_B5;
				input Q0P_HALTGTCOMPBVLD5 = CELL32.IMUX_B4;
				input Q0P_HALTGTCOMPBVLD6 = CELL32.IMUX_B3;
				input Q0P_HALTGTCOMPBVLD7 = CELL32.IMUX_B2;
				input Q0P_HALTGTCOMPDES0 = CELL32.IMUX_B1;
				input Q0P_HALTGTCOMPDES1 = CELL32.IMUX_B0;
				input Q0P_HALTGTCOMPDES10 = CELL27.IMUX_A1;
				input Q0P_HALTGTCOMPDES100 = CELL29.IMUX_A5;
				input Q0P_HALTGTCOMPDES101 = CELL29.IMUX_A0;
				input Q0P_HALTGTCOMPDES102 = CELL28.IMUX_C4;
				input Q0P_HALTGTCOMPDES103 = CELL28.IMUX_D2;
				input Q0P_HALTGTCOMPDES104 = CELL29.IMUX_C3;
				input Q0P_HALTGTCOMPDES105 = CELL29.IMUX_C5;
				input Q0P_HALTGTCOMPDES106 = CELL30.IMUX_C0;
				input Q0P_HALTGTCOMPDES107 = CELL29.IMUX_D1;
				input Q0P_HALTGTCOMPDES108 = CELL29.IMUX_B2;
				input Q0P_HALTGTCOMPDES109 = CELL30.IMUX_B2;
				input Q0P_HALTGTCOMPDES11 = CELL27.IMUX_A2;
				input Q0P_HALTGTCOMPDES110 = CELL30.IMUX_B5;
				input Q0P_HALTGTCOMPDES111 = CELL30.IMUX_B3;
				input Q0P_HALTGTCOMPDES112 = CELL30.IMUX_A5;
				input Q0P_HALTGTCOMPDES113 = CELL30.IMUX_A0;
				input Q0P_HALTGTCOMPDES114 = CELL30.IMUX_A1;
				input Q0P_HALTGTCOMPDES115 = CELL29.IMUX_C1;
				input Q0P_HALTGTCOMPDES116 = CELL29.IMUX_C0;
				input Q0P_HALTGTCOMPDES117 = CELL30.IMUX_A3;
				input Q0P_HALTGTCOMPDES118 = CELL29.IMUX_B5;
				input Q0P_HALTGTCOMPDES119 = CELL45.IMUX_C1;
				input Q0P_HALTGTCOMPDES12 = CELL31.IMUX_D4;
				input Q0P_HALTGTCOMPDES120 = CELL29.IMUX_D2;
				input Q0P_HALTGTCOMPDES121 = CELL28.IMUX_C1;
				input Q0P_HALTGTCOMPDES122 = CELL29.IMUX_B1;
				input Q0P_HALTGTCOMPDES123 = CELL29.IMUX_B3;
				input Q0P_HALTGTCOMPDES124 = CELL29.IMUX_B4;
				input Q0P_HALTGTCOMPDES125 = CELL28.IMUX_D3;
				input Q0P_HALTGTCOMPDES126 = CELL28.IMUX_D5;
				input Q0P_HALTGTCOMPDES127 = CELL27.IMUX_D5;
				input Q0P_HALTGTCOMPDES13 = CELL27.IMUX_A3;
				input Q0P_HALTGTCOMPDES14 = CELL27.IMUX_A4;
				input Q0P_HALTGTCOMPDES15 = CELL31.IMUX_D3;
				input Q0P_HALTGTCOMPDES16 = CELL27.IMUX_A5;
				input Q0P_HALTGTCOMPDES17 = CELL27.IMUX_B0;
				input Q0P_HALTGTCOMPDES18 = CELL31.IMUX_D2;
				input Q0P_HALTGTCOMPDES19 = CELL31.IMUX_D1;
				input Q0P_HALTGTCOMPDES2 = CELL32.IMUX_A5;
				input Q0P_HALTGTCOMPDES20 = CELL31.IMUX_D0;
				input Q0P_HALTGTCOMPDES21 = CELL31.IMUX_C4;
				input Q0P_HALTGTCOMPDES22 = CELL27.IMUX_B1;
				input Q0P_HALTGTCOMPDES23 = CELL27.IMUX_B2;
				input Q0P_HALTGTCOMPDES24 = CELL27.IMUX_B3;
				input Q0P_HALTGTCOMPDES25 = CELL27.IMUX_B4;
				input Q0P_HALTGTCOMPDES26 = CELL27.IMUX_B5;
				input Q0P_HALTGTCOMPDES27 = CELL27.IMUX_C0;
				input Q0P_HALTGTCOMPDES28 = CELL27.IMUX_C1;
				input Q0P_HALTGTCOMPDES29 = CELL27.IMUX_C2;
				input Q0P_HALTGTCOMPDES3 = CELL32.IMUX_A4;
				input Q0P_HALTGTCOMPDES30 = CELL27.IMUX_C3;
				input Q0P_HALTGTCOMPDES31 = CELL27.IMUX_C4;
				input Q0P_HALTGTCOMPDES32 = CELL27.IMUX_C5;
				input Q0P_HALTGTCOMPDES33 = CELL27.IMUX_D0;
				input Q0P_HALTGTCOMPDES34 = CELL31.IMUX_C3;
				input Q0P_HALTGTCOMPDES35 = CELL31.IMUX_C2;
				input Q0P_HALTGTCOMPDES36 = CELL31.IMUX_C1;
				input Q0P_HALTGTCOMPDES37 = CELL31.IMUX_C0;
				input Q0P_HALTGTCOMPDES38 = CELL31.IMUX_B5;
				input Q0P_HALTGTCOMPDES39 = CELL31.IMUX_B4;
				input Q0P_HALTGTCOMPDES4 = CELL32.IMUX_A3;
				input Q0P_HALTGTCOMPDES40 = CELL31.IMUX_B3;
				input Q0P_HALTGTCOMPDES41 = CELL31.IMUX_B2;
				input Q0P_HALTGTCOMPDES42 = CELL31.IMUX_B1;
				input Q0P_HALTGTCOMPDES43 = CELL31.IMUX_B0;
				input Q0P_HALTGTCOMPDES44 = CELL31.IMUX_A5;
				input Q0P_HALTGTCOMPDES45 = CELL31.IMUX_A4;
				input Q0P_HALTGTCOMPDES46 = CELL31.IMUX_A3;
				input Q0P_HALTGTCOMPDES47 = CELL31.IMUX_A2;
				input Q0P_HALTGTCOMPDES48 = CELL31.IMUX_A1;
				input Q0P_HALTGTCOMPDES49 = CELL31.IMUX_A0;
				input Q0P_HALTGTCOMPDES5 = CELL32.IMUX_A2;
				input Q0P_HALTGTCOMPDES50 = CELL30.IMUX_D5;
				input Q0P_HALTGTCOMPDES51 = CELL30.IMUX_D4;
				input Q0P_HALTGTCOMPDES52 = CELL30.IMUX_D3;
				input Q0P_HALTGTCOMPDES53 = CELL30.IMUX_D2;
				input Q0P_HALTGTCOMPDES54 = CELL30.IMUX_D1;
				input Q0P_HALTGTCOMPDES55 = CELL30.IMUX_D0;
				input Q0P_HALTGTCOMPDES56 = CELL30.IMUX_C5;
				input Q0P_HALTGTCOMPDES57 = CELL30.IMUX_C4;
				input Q0P_HALTGTCOMPDES58 = CELL30.IMUX_C3;
				input Q0P_HALTGTCOMPDES59 = CELL27.IMUX_D1;
				input Q0P_HALTGTCOMPDES6 = CELL32.IMUX_A1;
				input Q0P_HALTGTCOMPDES60 = CELL30.IMUX_C2;
				input Q0P_HALTGTCOMPDES61 = CELL27.IMUX_D2;
				input Q0P_HALTGTCOMPDES62 = CELL27.IMUX_D3;
				input Q0P_HALTGTCOMPDES63 = CELL27.IMUX_D4;
				input Q0P_HALTGTCOMPDES64 = CELL28.IMUX_A0;
				input Q0P_HALTGTCOMPDES65 = CELL28.IMUX_A1;
				input Q0P_HALTGTCOMPDES66 = CELL28.IMUX_A2;
				input Q0P_HALTGTCOMPDES67 = CELL28.IMUX_A3;
				input Q0P_HALTGTCOMPDES68 = CELL31.IMUX_C5;
				input Q0P_HALTGTCOMPDES69 = CELL28.IMUX_A4;
				input Q0P_HALTGTCOMPDES7 = CELL32.IMUX_A0;
				input Q0P_HALTGTCOMPDES70 = CELL30.IMUX_C1;
				input Q0P_HALTGTCOMPDES71 = CELL28.IMUX_A5;
				input Q0P_HALTGTCOMPDES72 = CELL28.IMUX_B0;
				input Q0P_HALTGTCOMPDES73 = CELL28.IMUX_B1;
				input Q0P_HALTGTCOMPDES74 = CELL28.IMUX_B2;
				input Q0P_HALTGTCOMPDES75 = CELL30.IMUX_B4;
				input Q0P_HALTGTCOMPDES76 = CELL30.IMUX_B1;
				input Q0P_HALTGTCOMPDES77 = CELL28.IMUX_B3;
				input Q0P_HALTGTCOMPDES78 = CELL28.IMUX_B4;
				input Q0P_HALTGTCOMPDES79 = CELL28.IMUX_B5;
				input Q0P_HALTGTCOMPDES8 = CELL31.IMUX_D5;
				input Q0P_HALTGTCOMPDES80 = CELL28.IMUX_C2;
				input Q0P_HALTGTCOMPDES81 = CELL28.IMUX_C3;
				input Q0P_HALTGTCOMPDES82 = CELL30.IMUX_B0;
				input Q0P_HALTGTCOMPDES83 = CELL29.IMUX_D0;
				input Q0P_HALTGTCOMPDES84 = CELL29.IMUX_C4;
				input Q0P_HALTGTCOMPDES85 = CELL29.IMUX_A2;
				input Q0P_HALTGTCOMPDES86 = CELL29.IMUX_A1;
				input Q0P_HALTGTCOMPDES87 = CELL29.IMUX_D4;
				input Q0P_HALTGTCOMPDES88 = CELL30.IMUX_A2;
				input Q0P_HALTGTCOMPDES89 = CELL29.IMUX_D3;
				input Q0P_HALTGTCOMPDES9 = CELL27.IMUX_A0;
				input Q0P_HALTGTCOMPDES90 = CELL29.IMUX_A3;
				input Q0P_HALTGTCOMPDES91 = CELL29.IMUX_D5;
				input Q0P_HALTGTCOMPDES92 = CELL29.IMUX_A4;
				input Q0P_HALTGTCOMPDES93 = CELL29.IMUX_C2;
				input Q0P_HALTGTCOMPDES94 = CELL28.IMUX_D0;
				input Q0P_HALTGTCOMPDES95 = CELL28.IMUX_C5;
				input Q0P_HALTGTCOMPDES96 = CELL28.IMUX_D4;
				input Q0P_HALTGTCOMPDES97 = CELL30.IMUX_A4;
				input Q0P_HALTGTCOMPDES98 = CELL29.IMUX_B0;
				input Q0P_HALTGTCOMPDES99 = CELL28.IMUX_D1;
				input Q0P_HALTGTCOMPEOP = CELL41.IMUX_A0;
				input Q0P_HALTGTCOMPERR = CELL40.IMUX_C3;
				output Q0P_HALTGTCOMPRDY = CELL18.OUT_F4;
				input Q0P_HALTGTCOMPSOP = CELL40.IMUX_C5;
				input Q0P_HALTGTCOMPVLD = CELL40.IMUX_C4;
				input Q0P_HALTGTNPREJ = CELL41.IMUX_B4;
				output Q0P_HALTGTREQ = CELL22.OUT_F0;
				output Q0P_HALTGTREQDES0 = CELL19.OUT_Q0;
				output Q0P_HALTGTREQDES1 = CELL19.OUT_F5;
				output Q0P_HALTGTREQDES10 = CELL18.OUT_Q4;
				output Q0P_HALTGTREQDES100 = CELL28.OUT_Q3;
				output Q0P_HALTGTREQDES101 = CELL27.OUT_F4;
				output Q0P_HALTGTREQDES102 = CELL23.OUT_Q0;
				output Q0P_HALTGTREQDES103 = CELL22.OUT_Q0;
				output Q0P_HALTGTREQDES104 = CELL23.OUT_F1;
				output Q0P_HALTGTREQDES105 = CELL22.OUT_Q4;
				output Q0P_HALTGTREQDES106 = CELL27.OUT_Q6;
				output Q0P_HALTGTREQDES107 = CELL45.OUT_F2;
				output Q0P_HALTGTREQDES108 = CELL45.OUT_F0;
				output Q0P_HALTGTREQDES109 = CELL28.OUT_F2;
				output Q0P_HALTGTREQDES11 = CELL18.OUT_Q3;
				output Q0P_HALTGTREQDES110 = CELL27.OUT_Q2;
				output Q0P_HALTGTREQDES111 = CELL24.OUT_Q4;
				output Q0P_HALTGTREQDES112 = CELL45.OUT_F1;
				output Q0P_HALTGTREQDES113 = CELL44.OUT_Q6;
				output Q0P_HALTGTREQDES114 = CELL44.OUT_Q5;
				output Q0P_HALTGTREQDES115 = CELL44.OUT_Q7;
				output Q0P_HALTGTREQDES116 = CELL44.OUT_Q4;
				output Q0P_HALTGTREQDES117 = CELL44.OUT_Q3;
				output Q0P_HALTGTREQDES118 = CELL44.OUT_Q1;
				output Q0P_HALTGTREQDES119 = CELL44.OUT_Q2;
				output Q0P_HALTGTREQDES12 = CELL18.OUT_Q2;
				output Q0P_HALTGTREQDES120 = CELL22.OUT_F7;
				output Q0P_HALTGTREQDES121 = CELL28.OUT_Q1;
				output Q0P_HALTGTREQDES122 = CELL29.OUT_Q5;
				output Q0P_HALTGTREQDES123 = CELL29.OUT_Q0;
				output Q0P_HALTGTREQDES124 = CELL23.OUT_F5;
				output Q0P_HALTGTREQDES125 = CELL27.OUT_F3;
				output Q0P_HALTGTREQDES126 = CELL22.OUT_F3;
				output Q0P_HALTGTREQDES127 = CELL23.OUT_Q4;
				output Q0P_HALTGTREQDES13 = CELL18.OUT_Q1;
				output Q0P_HALTGTREQDES14 = CELL18.OUT_Q0;
				output Q0P_HALTGTREQDES15 = CELL18.OUT_Q5;
				output Q0P_HALTGTREQDES16 = CELL19.OUT_Q1;
				output Q0P_HALTGTREQDES17 = CELL18.OUT_F7;
				output Q0P_HALTGTREQDES18 = CELL18.OUT_F6;
				output Q0P_HALTGTREQDES19 = CELL18.OUT_F5;
				output Q0P_HALTGTREQDES2 = CELL19.OUT_F4;
				output Q0P_HALTGTREQDES20 = CELL27.OUT_F0;
				output Q0P_HALTGTREQDES21 = CELL23.OUT_Q6;
				output Q0P_HALTGTREQDES22 = CELL24.OUT_F6;
				output Q0P_HALTGTREQDES23 = CELL23.OUT_Q7;
				output Q0P_HALTGTREQDES24 = CELL24.OUT_F2;
				output Q0P_HALTGTREQDES25 = CELL24.OUT_F3;
				output Q0P_HALTGTREQDES26 = CELL24.OUT_F7;
				output Q0P_HALTGTREQDES27 = CELL29.OUT_Q4;
				output Q0P_HALTGTREQDES28 = CELL29.OUT_F6;
				output Q0P_HALTGTREQDES29 = CELL29.OUT_F7;
				output Q0P_HALTGTREQDES3 = CELL19.OUT_F3;
				output Q0P_HALTGTREQDES30 = CELL24.OUT_F0;
				output Q0P_HALTGTREQDES31 = CELL23.OUT_Q3;
				output Q0P_HALTGTREQDES32 = CELL24.OUT_Q0;
				output Q0P_HALTGTREQDES33 = CELL24.OUT_F1;
				output Q0P_HALTGTREQDES34 = CELL24.OUT_F4;
				output Q0P_HALTGTREQDES35 = CELL22.OUT_F5;
				output Q0P_HALTGTREQDES36 = CELL30.OUT_F3;
				output Q0P_HALTGTREQDES37 = CELL30.OUT_F6;
				output Q0P_HALTGTREQDES38 = CELL30.OUT_F4;
				output Q0P_HALTGTREQDES39 = CELL32.OUT_Q0;
				output Q0P_HALTGTREQDES4 = CELL19.OUT_F2;
				output Q0P_HALTGTREQDES40 = CELL30.OUT_F1;
				output Q0P_HALTGTREQDES41 = CELL23.OUT_Q2;
				output Q0P_HALTGTREQDES42 = CELL29.OUT_Q6;
				output Q0P_HALTGTREQDES43 = CELL24.OUT_Q1;
				output Q0P_HALTGTREQDES44 = CELL22.OUT_Q7;
				output Q0P_HALTGTREQDES45 = CELL29.OUT_Q3;
				output Q0P_HALTGTREQDES46 = CELL29.OUT_Q2;
				output Q0P_HALTGTREQDES47 = CELL23.OUT_F6;
				output Q0P_HALTGTREQDES48 = CELL24.OUT_Q2;
				output Q0P_HALTGTREQDES49 = CELL24.OUT_Q3;
				output Q0P_HALTGTREQDES5 = CELL19.OUT_F1;
				output Q0P_HALTGTREQDES50 = CELL29.OUT_F5;
				output Q0P_HALTGTREQDES51 = CELL24.OUT_F5;
				output Q0P_HALTGTREQDES52 = CELL23.OUT_F0;
				output Q0P_HALTGTREQDES53 = CELL29.OUT_F4;
				output Q0P_HALTGTREQDES54 = CELL23.OUT_F4;
				output Q0P_HALTGTREQDES55 = CELL24.OUT_Q5;
				output Q0P_HALTGTREQDES56 = CELL27.OUT_F7;
				output Q0P_HALTGTREQDES57 = CELL22.OUT_Q2;
				output Q0P_HALTGTREQDES58 = CELL21.OUT_Q5;
				output Q0P_HALTGTREQDES59 = CELL29.OUT_Q1;
				output Q0P_HALTGTREQDES6 = CELL19.OUT_F0;
				output Q0P_HALTGTREQDES60 = CELL21.OUT_Q3;
				output Q0P_HALTGTREQDES61 = CELL22.OUT_Q5;
				output Q0P_HALTGTREQDES62 = CELL23.OUT_F2;
				output Q0P_HALTGTREQDES63 = CELL29.OUT_F1;
				output Q0P_HALTGTREQDES64 = CELL29.OUT_F0;
				output Q0P_HALTGTREQDES65 = CELL28.OUT_Q4;
				output Q0P_HALTGTREQDES66 = CELL24.OUT_Q6;
				output Q0P_HALTGTREQDES67 = CELL28.OUT_Q2;
				output Q0P_HALTGTREQDES68 = CELL22.OUT_Q6;
				output Q0P_HALTGTREQDES69 = CELL27.OUT_Q0;
				output Q0P_HALTGTREQDES7 = CELL18.OUT_Q7;
				output Q0P_HALTGTREQDES70 = CELL27.OUT_Q5;
				output Q0P_HALTGTREQDES71 = CELL28.OUT_F5;
				output Q0P_HALTGTREQDES72 = CELL28.OUT_Q6;
				output Q0P_HALTGTREQDES73 = CELL27.OUT_Q4;
				output Q0P_HALTGTREQDES74 = CELL28.OUT_F4;
				output Q0P_HALTGTREQDES75 = CELL28.OUT_F1;
				output Q0P_HALTGTREQDES76 = CELL22.OUT_F4;
				output Q0P_HALTGTREQDES77 = CELL23.OUT_F7;
				output Q0P_HALTGTREQDES78 = CELL27.OUT_Q1;
				output Q0P_HALTGTREQDES79 = CELL28.OUT_Q0;
				output Q0P_HALTGTREQDES8 = CELL18.OUT_Q6;
				output Q0P_HALTGTREQDES80 = CELL27.OUT_F6;
				output Q0P_HALTGTREQDES81 = CELL21.OUT_Q4;
				output Q0P_HALTGTREQDES82 = CELL28.OUT_F0;
				output Q0P_HALTGTREQDES83 = CELL28.OUT_F7;
				output Q0P_HALTGTREQDES84 = CELL27.OUT_Q3;
				output Q0P_HALTGTREQDES85 = CELL28.OUT_F3;
				output Q0P_HALTGTREQDES86 = CELL29.OUT_F2;
				output Q0P_HALTGTREQDES87 = CELL27.OUT_Q7;
				output Q0P_HALTGTREQDES88 = CELL28.OUT_Q5;
				output Q0P_HALTGTREQDES89 = CELL23.OUT_F3;
				output Q0P_HALTGTREQDES9 = CELL21.OUT_Q0;
				output Q0P_HALTGTREQDES90 = CELL22.OUT_Q3;
				output Q0P_HALTGTREQDES91 = CELL21.OUT_Q7;
				output Q0P_HALTGTREQDES92 = CELL29.OUT_F3;
				output Q0P_HALTGTREQDES93 = CELL24.OUT_Q7;
				output Q0P_HALTGTREQDES94 = CELL28.OUT_Q7;
				output Q0P_HALTGTREQDES95 = CELL27.OUT_F2;
				output Q0P_HALTGTREQDES96 = CELL27.OUT_F1;
				output Q0P_HALTGTREQDES97 = CELL22.OUT_Q1;
				output Q0P_HALTGTREQDES98 = CELL28.OUT_F6;
				output Q0P_HALTGTREQDES99 = CELL27.OUT_F5;
				output Q0P_HALTGTREQMBA0 = CELL20.OUT_F4;
				output Q0P_HALTGTREQMBA1 = CELL20.OUT_F3;
				output Q0P_HALTGTREQMBA2 = CELL20.OUT_F2;
				output Q0P_HALTGTREQMBA3 = CELL20.OUT_F1;
				output Q0P_HALTGTREQMBA4 = CELL20.OUT_F0;
				output Q0P_HALTGTREQMBA5 = CELL19.OUT_Q5;
				output Q0P_HALTGTREQTPHPRESENT = CELL18.OUT_F1;
				output Q0P_HALTGTREQTPHSTTAG0 = CELL20.OUT_Q6;
				output Q0P_HALTGTREQTPHSTTAG1 = CELL20.OUT_Q5;
				output Q0P_HALTGTREQTPHSTTAG2 = CELL20.OUT_Q4;
				output Q0P_HALTGTREQTPHSTTAG3 = CELL20.OUT_Q3;
				output Q0P_HALTGTREQTPHSTTAG4 = CELL20.OUT_Q2;
				output Q0P_HALTGTREQTPHSTTAG5 = CELL20.OUT_Q1;
				output Q0P_HALTGTREQTPHSTTAG6 = CELL20.OUT_Q0;
				output Q0P_HALTGTREQTPHSTTAG7 = CELL20.OUT_F7;
				output Q0P_HALTGTREQTPHTYPE0 = CELL20.OUT_F6;
				output Q0P_HALTGTREQTPHTYPE1 = CELL20.OUT_F5;
				output Q0P_HALTGTWBVLD0 = CELL21.OUT_F6;
				output Q0P_HALTGTWBVLD1 = CELL21.OUT_F5;
				output Q0P_HALTGTWBVLD2 = CELL21.OUT_F4;
				output Q0P_HALTGTWBVLD3 = CELL21.OUT_F3;
				output Q0P_HALTGTWBVLD4 = CELL21.OUT_F2;
				output Q0P_HALTGTWBVLD5 = CELL21.OUT_F1;
				output Q0P_HALTGTWBVLD6 = CELL21.OUT_F0;
				output Q0P_HALTGTWBVLD7 = CELL20.OUT_Q7;
				output Q0P_HALTGTWDATVLD = CELL18.OUT_F2;
				output Q0P_HALTGTWEOP = CELL18.OUT_F3;
				input Q0P_HALTGTWRDY = CELL38.IMUX_C0;
				output Q0P_HALTSTREQATTR0 = CELL19.OUT_Q4;
				output Q0P_HALTSTREQATTR1 = CELL19.OUT_Q3;
				output Q0P_HALTSTREQATTR2 = CELL19.OUT_Q2;
				input Q0P_HOTRSTIN = CELL30.IMUX_LSR0;
				output Q0P_HOTRSTOUT = CELL46.OUT_F5;
				output Q0P_INTACK = CELL33.OUT_Q5;
				input Q0P_INTAI = CELL44.IMUX_D5;
				output Q0P_INTAO = CELL23.OUT_Q1;
				input Q0P_INTBI = CELL47.IMUX_C3;
				output Q0P_INTBO = CELL23.OUT_Q5;
				input Q0P_INTCI = CELL47.IMUX_C4;
				output Q0P_INTCO = CELL22.OUT_F2;
				input Q0P_INTDI = CELL47.IMUX_C5;
				output Q0P_INTDO = CELL22.OUT_F6;
				input Q0P_INTPENDSTS = CELL47.IMUX_C6;
				output Q0P_LCLINT = CELL42.OUT_F2;
				output Q0P_LNKDWNRSTOUT = CELL45.OUT_Q1;
				output Q0P_LNKPWRSTATE0 = CELL46.OUT_F3;
				output Q0P_LNKPWRSTATE1 = CELL45.OUT_Q3;
				output Q0P_LNKPWRSTATE2 = CELL45.OUT_F7;
				output Q0P_LNKPWRSTATE3 = CELL44.OUT_F7;
				output Q0P_LNKSTS0 = CELL43.OUT_Q6;
				output Q0P_LNKSTS1 = CELL45.OUT_F4;
				output Q0P_LTSSMSTATE0 = CELL43.OUT_Q7;
				output Q0P_LTSSMSTATE1 = CELL44.OUT_F1;
				output Q0P_LTSSMSTATE2 = CELL44.OUT_F3;
				output Q0P_LTSSMSTATE3 = CELL44.OUT_F6;
				output Q0P_LTSSMSTATE4 = CELL44.OUT_F0;
				output Q0P_LTSSMSTATE5 = CELL43.OUT_Q3;
				output Q0P_MAXPYLDSIZE0 = CELL45.OUT_F6;
				output Q0P_MAXPYLDSIZE1 = CELL45.OUT_Q7;
				output Q0P_MAXPYLDSIZE2 = CELL45.OUT_Q0;
				output Q0P_MAXREADREQSIZE0 = CELL41.OUT_Q6;
				output Q0P_MAXREADREQSIZE1 = CELL38.OUT_F2;
				output Q0P_MAXREADREQSIZE2 = CELL40.OUT_Q5;
				input Q0P_MBISTCLK = CELL27.IMUX_CLK1_DELAY;
				input Q0P_MBISTMODE = CELL27.IMUX_LSR0;
				input Q0P_MBISTRSTN = CELL28.IMUX_LSR1;
				input Q0P_MSIASRTINT0 = CELL50.IMUX_C6;
				input Q0P_MSIASRTINT1 = CELL51.IMUX_B2;
				input Q0P_MSIASRTINT10 = CELL50.IMUX_C7;
				input Q0P_MSIASRTINT11 = CELL51.IMUX_A2;
				input Q0P_MSIASRTINT12 = CELL51.IMUX_B4;
				input Q0P_MSIASRTINT13 = CELL51.IMUX_A6;
				input Q0P_MSIASRTINT14 = CELL50.IMUX_D2;
				input Q0P_MSIASRTINT15 = CELL51.IMUX_A5;
				input Q0P_MSIASRTINT16 = CELL51.IMUX_A4;
				input Q0P_MSIASRTINT17 = CELL50.IMUX_D4;
				input Q0P_MSIASRTINT18 = CELL50.IMUX_D3;
				input Q0P_MSIASRTINT19 = CELL51.IMUX_D4;
				input Q0P_MSIASRTINT2 = CELL51.IMUX_D2;
				input Q0P_MSIASRTINT20 = CELL52.IMUX_A7;
				input Q0P_MSIASRTINT21 = CELL51.IMUX_D5;
				input Q0P_MSIASRTINT22 = CELL52.IMUX_A4;
				input Q0P_MSIASRTINT23 = CELL52.IMUX_A3;
				input Q0P_MSIASRTINT24 = CELL51.IMUX_C7;
				input Q0P_MSIASRTINT25 = CELL51.IMUX_D7;
				input Q0P_MSIASRTINT26 = CELL51.IMUX_C6;
				input Q0P_MSIASRTINT27 = CELL51.IMUX_B5;
				input Q0P_MSIASRTINT28 = CELL51.IMUX_B3;
				input Q0P_MSIASRTINT29 = CELL51.IMUX_A3;
				input Q0P_MSIASRTINT3 = CELL51.IMUX_C4;
				input Q0P_MSIASRTINT30 = CELL50.IMUX_D6;
				input Q0P_MSIASRTINT31 = CELL50.IMUX_D7;
				input Q0P_MSIASRTINT4 = CELL50.IMUX_D5;
				input Q0P_MSIASRTINT5 = CELL51.IMUX_C5;
				input Q0P_MSIASRTINT6 = CELL51.IMUX_B6;
				input Q0P_MSIASRTINT7 = CELL51.IMUX_C3;
				input Q0P_MSIASRTINT8 = CELL51.IMUX_A7;
				input Q0P_MSIASRTINT9 = CELL51.IMUX_C2;
				input Q0P_MSIATTRIN0 = CELL49.IMUX_D3;
				input Q0P_MSIATTRIN1 = CELL49.IMUX_D2;
				input Q0P_MSIATTRIN2 = CELL45.IMUX_A3;
				output Q0P_MSIEN = CELL33.OUT_Q6;
				output Q0P_MSIMSGABRT = CELL42.OUT_F7;
				output Q0P_MSIMSGSENT = CELL42.OUT_Q2;
				input Q0P_MSIREQTPHPRESENT = CELL48.IMUX_D3;
				input Q0P_MSIREQTPHSTTAG0 = CELL50.IMUX_B6;
				input Q0P_MSIREQTPHSTTAG1 = CELL48.IMUX_D2;
				input Q0P_MSIREQTPHSTTAG2 = CELL48.IMUX_C7;
				input Q0P_MSIREQTPHSTTAG3 = CELL49.IMUX_A7;
				input Q0P_MSIREQTPHSTTAG4 = CELL48.IMUX_D4;
				input Q0P_MSIREQTPHSTTAG5 = CELL50.IMUX_B2;
				input Q0P_MSIREQTPHSTTAG6 = CELL49.IMUX_B2;
				input Q0P_MSIREQTPHSTTAG7 = CELL50.IMUX_A6;
				input Q0P_MSIREQTPHTYPE0 = CELL49.IMUX_D4;
				input Q0P_MSIREQTPHTYPE1 = CELL48.IMUX_D6;
				output Q0P_MSIVECCNT0 = CELL33.OUT_Q3;
				output Q0P_MSIVECCNT1 = CELL33.OUT_F5;
				output Q0P_MSIVECCNT2 = CELL33.OUT_Q1;
				input Q0P_MSIXATTRIN0 = CELL47.IMUX_D3;
				input Q0P_MSIXATTRIN1 = CELL47.IMUX_D2;
				input Q0P_MSIXATTRIN2 = CELL46.IMUX_A4;
				output Q0P_MSIXEN = CELL41.OUT_Q5;
				output Q0P_MSIXMASK = CELL40.OUT_F4;
				input Q0P_MSIXMSGADDR0 = CELL48.IMUX_D7;
				input Q0P_MSIXMSGADDR1 = CELL49.IMUX_A2;
				input Q0P_MSIXMSGADDR10 = CELL49.IMUX_C3;
				input Q0P_MSIXMSGADDR11 = CELL49.IMUX_C6;
				input Q0P_MSIXMSGADDR12 = CELL50.IMUX_B3;
				input Q0P_MSIXMSGADDR13 = CELL49.IMUX_C7;
				input Q0P_MSIXMSGADDR14 = CELL49.IMUX_C5;
				input Q0P_MSIXMSGADDR15 = CELL49.IMUX_B7;
				input Q0P_MSIXMSGADDR16 = CELL50.IMUX_A4;
				input Q0P_MSIXMSGADDR17 = CELL49.IMUX_D7;
				input Q0P_MSIXMSGADDR18 = CELL49.IMUX_B6;
				input Q0P_MSIXMSGADDR19 = CELL50.IMUX_A3;
				input Q0P_MSIXMSGADDR2 = CELL49.IMUX_A3;
				input Q0P_MSIXMSGADDR20 = CELL49.IMUX_D6;
				input Q0P_MSIXMSGADDR21 = CELL50.IMUX_B7;
				input Q0P_MSIXMSGADDR22 = CELL50.IMUX_C4;
				input Q0P_MSIXMSGADDR23 = CELL50.IMUX_C5;
				input Q0P_MSIXMSGADDR24 = CELL50.IMUX_C2;
				input Q0P_MSIXMSGADDR25 = CELL50.IMUX_A5;
				input Q0P_MSIXMSGADDR26 = CELL49.IMUX_D5;
				input Q0P_MSIXMSGADDR27 = CELL50.IMUX_B5;
				input Q0P_MSIXMSGADDR28 = CELL50.IMUX_A7;
				input Q0P_MSIXMSGADDR29 = CELL50.IMUX_B4;
				input Q0P_MSIXMSGADDR3 = CELL49.IMUX_A4;
				input Q0P_MSIXMSGADDR30 = CELL50.IMUX_A2;
				input Q0P_MSIXMSGADDR31 = CELL50.IMUX_C3;
				input Q0P_MSIXMSGADDR32 = CELL53.IMUX_B3;
				input Q0P_MSIXMSGADDR33 = CELL53.IMUX_A7;
				input Q0P_MSIXMSGADDR34 = CELL53.IMUX_B2;
				input Q0P_MSIXMSGADDR35 = CELL53.IMUX_A4;
				input Q0P_MSIXMSGADDR36 = CELL53.IMUX_A5;
				input Q0P_MSIXMSGADDR37 = CELL52.IMUX_B4;
				input Q0P_MSIXMSGADDR38 = CELL53.IMUX_A3;
				input Q0P_MSIXMSGADDR39 = CELL53.IMUX_A2;
				input Q0P_MSIXMSGADDR4 = CELL49.IMUX_A5;
				input Q0P_MSIXMSGADDR40 = CELL52.IMUX_B5;
				input Q0P_MSIXMSGADDR41 = CELL53.IMUX_A6;
				input Q0P_MSIXMSGADDR42 = CELL52.IMUX_D5;
				input Q0P_MSIXMSGADDR43 = CELL52.IMUX_D6;
				input Q0P_MSIXMSGADDR44 = CELL52.IMUX_C5;
				input Q0P_MSIXMSGADDR45 = CELL52.IMUX_B7;
				input Q0P_MSIXMSGADDR46 = CELL52.IMUX_C6;
				input Q0P_MSIXMSGADDR47 = CELL52.IMUX_C4;
				input Q0P_MSIXMSGADDR48 = CELL52.IMUX_D7;
				input Q0P_MSIXMSGADDR49 = CELL52.IMUX_B6;
				input Q0P_MSIXMSGADDR5 = CELL49.IMUX_A6;
				input Q0P_MSIXMSGADDR50 = CELL52.IMUX_D3;
				input Q0P_MSIXMSGADDR51 = CELL52.IMUX_C3;
				input Q0P_MSIXMSGADDR52 = CELL52.IMUX_C7;
				input Q0P_MSIXMSGADDR53 = CELL52.IMUX_C2;
				input Q0P_MSIXMSGADDR54 = CELL52.IMUX_D4;
				input Q0P_MSIXMSGADDR55 = CELL52.IMUX_D2;
				input Q0P_MSIXMSGADDR56 = CELL52.IMUX_A6;
				input Q0P_MSIXMSGADDR57 = CELL52.IMUX_B3;
				input Q0P_MSIXMSGADDR58 = CELL52.IMUX_B2;
				input Q0P_MSIXMSGADDR59 = CELL52.IMUX_A5;
				input Q0P_MSIXMSGADDR6 = CELL49.IMUX_B4;
				input Q0P_MSIXMSGADDR60 = CELL51.IMUX_D3;
				input Q0P_MSIXMSGADDR61 = CELL52.IMUX_A2;
				input Q0P_MSIXMSGADDR62 = CELL51.IMUX_D6;
				input Q0P_MSIXMSGADDR63 = CELL51.IMUX_B7;
				input Q0P_MSIXMSGADDR7 = CELL49.IMUX_C2;
				input Q0P_MSIXMSGADDR8 = CELL49.IMUX_B3;
				input Q0P_MSIXMSGADDR9 = CELL49.IMUX_B5;
				input Q0P_MSIXMSGDAT0 = CELL47.IMUX_A6;
				input Q0P_MSIXMSGDAT1 = CELL47.IMUX_A5;
				input Q0P_MSIXMSGDAT10 = CELL46.IMUX_A7;
				input Q0P_MSIXMSGDAT11 = CELL46.IMUX_C4;
				input Q0P_MSIXMSGDAT12 = CELL47.IMUX_A7;
				input Q0P_MSIXMSGDAT13 = CELL47.IMUX_A4;
				input Q0P_MSIXMSGDAT14 = CELL47.IMUX_A3;
				input Q0P_MSIXMSGDAT15 = CELL46.IMUX_D6;
				input Q0P_MSIXMSGDAT16 = CELL46.IMUX_D5;
				input Q0P_MSIXMSGDAT17 = CELL46.IMUX_D4;
				input Q0P_MSIXMSGDAT18 = CELL46.IMUX_B7;
				input Q0P_MSIXMSGDAT19 = CELL47.IMUX_A2;
				input Q0P_MSIXMSGDAT2 = CELL47.IMUX_B3;
				input Q0P_MSIXMSGDAT20 = CELL46.IMUX_C5;
				input Q0P_MSIXMSGDAT21 = CELL46.IMUX_C2;
				input Q0P_MSIXMSGDAT22 = CELL46.IMUX_C6;
				input Q0P_MSIXMSGDAT23 = CELL46.IMUX_B5;
				input Q0P_MSIXMSGDAT24 = CELL46.IMUX_D2;
				input Q0P_MSIXMSGDAT25 = CELL46.IMUX_D3;
				input Q0P_MSIXMSGDAT26 = CELL46.IMUX_D7;
				input Q0P_MSIXMSGDAT27 = CELL46.IMUX_B2;
				input Q0P_MSIXMSGDAT28 = CELL46.IMUX_B4;
				input Q0P_MSIXMSGDAT29 = CELL46.IMUX_C3;
				input Q0P_MSIXMSGDAT3 = CELL47.IMUX_B6;
				input Q0P_MSIXMSGDAT30 = CELL46.IMUX_B3;
				input Q0P_MSIXMSGDAT31 = CELL46.IMUX_C7;
				input Q0P_MSIXMSGDAT4 = CELL46.IMUX_B6;
				input Q0P_MSIXMSGDAT5 = CELL47.IMUX_B5;
				input Q0P_MSIXMSGDAT6 = CELL47.IMUX_B2;
				input Q0P_MSIXMSGDAT7 = CELL47.IMUX_B4;
				input Q0P_MSIXMSGDAT8 = CELL47.IMUX_C2;
				input Q0P_MSIXMSGDAT9 = CELL47.IMUX_B7;
				output Q0P_MSIXMSGSENT = CELL46.OUT_F4;
				input Q0P_MSIXMSGVLD = CELL49.IMUX_C4;
				input Q0P_MSIXREQTPHPRESENT = CELL48.IMUX_A2;
				input Q0P_MSIXREQTPHSTTAG0 = CELL48.IMUX_C3;
				input Q0P_MSIXREQTPHSTTAG1 = CELL48.IMUX_B2;
				input Q0P_MSIXREQTPHSTTAG2 = CELL48.IMUX_A6;
				input Q0P_MSIXREQTPHSTTAG3 = CELL48.IMUX_C2;
				input Q0P_MSIXREQTPHSTTAG4 = CELL48.IMUX_A3;
				input Q0P_MSIXREQTPHSTTAG5 = CELL48.IMUX_C6;
				input Q0P_MSIXREQTPHSTTAG6 = CELL48.IMUX_B4;
				input Q0P_MSIXREQTPHSTTAG7 = CELL48.IMUX_B6;
				input Q0P_MSIXREQTPHTYPE0 = CELL47.IMUX_D7;
				input Q0P_MSIXREQTPHTYPE1 = CELL47.IMUX_D5;
				output Q0P_NEGLNKWIDTH0 = CELL45.OUT_F3;
				output Q0P_NEGLNKWIDTH1 = CELL45.OUT_F5;
				output Q0P_NEGSPEED = CELL45.OUT_Q2;
				output Q0P_NFTLERROUT = CELL41.OUT_F7;
				input Q0P_PWRSTATECHNGACK = CELL46.IMUX_A6;
				output Q0P_PWRSTATECHNGINT = CELL30.OUT_F5;
				output Q0P_RCBSTS = CELL39.OUT_Q7;
				input Q0P_RSTN = CELL29.IMUX_LSR0;
				input Q0P_SCANCLK = CELL27.IMUX_CLK0_DELAY;
				input Q0P_SCANENA = CELL29.IMUX_LSR1;
				input Q0P_SCANI0 = CELL28.IMUX_CE1;
				input Q0P_SCANI1 = CELL31.IMUX_CE3;
				input Q0P_SCANI10 = CELL27.IMUX_CE2;
				input Q0P_SCANI11 = CELL28.IMUX_CE2;
				input Q0P_SCANI12 = CELL29.IMUX_CE1;
				input Q0P_SCANI13 = CELL32.IMUX_CE0;
				input Q0P_SCANI14 = CELL31.IMUX_CE1;
				input Q0P_SCANI15 = CELL32.IMUX_CE2;
				input Q0P_SCANI16 = CELL31.IMUX_CE0;
				input Q0P_SCANI17 = CELL28.IMUX_CE3;
				input Q0P_SCANI18 = CELL29.IMUX_CE2;
				input Q0P_SCANI19 = CELL27.IMUX_CE0;
				input Q0P_SCANI2 = CELL30.IMUX_CE3;
				input Q0P_SCANI20 = CELL27.IMUX_CE3;
				input Q0P_SCANI21 = CELL31.IMUX_CE2;
				input Q0P_SCANI22 = CELL33.IMUX_CE0;
				input Q0P_SCANI23 = CELL32.IMUX_CE3;
				input Q0P_SCANI24 = CELL28.IMUX_CE0;
				input Q0P_SCANI25 = CELL30.IMUX_CE2;
				input Q0P_SCANI26 = CELL30.IMUX_CE1;
				input Q0P_SCANI3 = CELL32.IMUX_CE1;
				input Q0P_SCANI4 = CELL33.IMUX_CE1;
				input Q0P_SCANI5 = CELL33.IMUX_CE2;
				input Q0P_SCANI6 = CELL30.IMUX_CE0;
				input Q0P_SCANI7 = CELL29.IMUX_CE3;
				input Q0P_SCANI8 = CELL29.IMUX_CE0;
				input Q0P_SCANI9 = CELL27.IMUX_CE1;
				input Q0P_SCANMODE = CELL28.IMUX_LSR0;
				output Q0P_SCANO0 = CELL45.OUT_Q4;
				output Q0P_SCANO1 = CELL22.OUT_F1;
				output Q0P_SCANO10 = CELL41.OUT_Q2;
				output Q0P_SCANO11 = CELL21.OUT_F7;
				output Q0P_SCANO12 = CELL42.OUT_Q5;
				output Q0P_SCANO13 = CELL44.OUT_F5;
				output Q0P_SCANO14 = CELL30.OUT_F2;
				output Q0P_SCANO15 = CELL45.OUT_Q6;
				output Q0P_SCANO16 = CELL45.OUT_Q5;
				output Q0P_SCANO17 = CELL44.OUT_Q0;
				output Q0P_SCANO18 = CELL21.OUT_Q6;
				output Q0P_SCANO19 = CELL30.OUT_Q5;
				output Q0P_SCANO2 = CELL21.OUT_Q1;
				output Q0P_SCANO20 = CELL18.OUT_F0;
				output Q0P_SCANO21 = CELL21.OUT_Q2;
				output Q0P_SCANO22 = CELL29.OUT_Q7;
				output Q0P_SCANO23 = CELL46.OUT_F6;
				output Q0P_SCANO24 = CELL46.OUT_F2;
				output Q0P_SCANO3 = CELL44.OUT_F2;
				output Q0P_SCANO4 = CELL43.OUT_F0;
				output Q0P_SCANO5 = CELL32.OUT_Q6;
				output Q0P_SCANO6 = CELL35.OUT_Q1;
				output Q0P_SCANO7 = CELL33.OUT_Q4;
				output Q0P_SCANO8 = CELL32.OUT_F5;
				output Q0P_SCANO9 = CELL33.OUT_Q7;
				input Q0P_SCANRSTN = CELL27.IMUX_LSR1;
				output Q0P_TPHREQENABLE = CELL42.OUT_Q0;
				output Q0P_TPHSTMODE0 = CELL41.OUT_F2;
				output Q0P_TPHSTMODE1 = CELL42.OUT_F0;
				output Q0P_TPHSTMODE2 = CELL40.OUT_Q6;
				input Q0P_UNCORRERRIN = CELL48.IMUX_D5;
				input Q0_FCDFECOEFF0_0 = CELL2.IMUX_A0;
				input Q0_FCDFECOEFF0_1 = CELL1.IMUX_A7;
				input Q0_FCDFECOEFF0_2 = CELL1.IMUX_A6;
				input Q0_FCDFECOEFF0_3 = CELL1.IMUX_D3;
				input Q0_FCDFECOEFF0_4 = CELL1.IMUX_D2;
				input Q0_FCDFECOEFF0_5 = CELL1.IMUX_D1;
				input Q0_FCDFECOEFF0_6 = CELL1.IMUX_D0;
				input Q0_FCDFECOEFF0_7 = CELL0.IMUX_D7;
				input Q0_FCDFECOEFF1_0 = CELL2.IMUX_B2;
				input Q0_FCDFECOEFF1_1 = CELL2.IMUX_B1;
				input Q0_FCDFECOEFF1_2 = CELL2.IMUX_B0;
				input Q0_FCDFECOEFF1_3 = CELL1.IMUX_B7;
				input Q0_FCDFECOEFF1_4 = CELL1.IMUX_B6;
				input Q0_FCDFECOEFF1_5 = CELL2.IMUX_A3;
				input Q0_FCDFECOEFF1_6 = CELL2.IMUX_A2;
				input Q0_FCDFECOEFF1_7 = CELL2.IMUX_A1;
				input Q0_FCDFECOEFF2_0 = CELL1.IMUX_D6;
				input Q0_FCDFECOEFF2_1 = CELL2.IMUX_C3;
				input Q0_FCDFECOEFF2_2 = CELL2.IMUX_C2;
				input Q0_FCDFECOEFF2_3 = CELL2.IMUX_C1;
				input Q0_FCDFECOEFF2_4 = CELL2.IMUX_C0;
				input Q0_FCDFECOEFF2_5 = CELL1.IMUX_C7;
				input Q0_FCDFECOEFF2_6 = CELL1.IMUX_C6;
				input Q0_FCDFECOEFF2_7 = CELL2.IMUX_B3;
				input Q0_FCDFECOEFF3_0 = CELL3.IMUX_A0;
				input Q0_FCDFECOEFF3_1 = CELL2.IMUX_A7;
				input Q0_FCDFECOEFF3_2 = CELL2.IMUX_A6;
				input Q0_FCDFECOEFF3_3 = CELL2.IMUX_D3;
				input Q0_FCDFECOEFF3_4 = CELL2.IMUX_D2;
				input Q0_FCDFECOEFF3_5 = CELL2.IMUX_D1;
				input Q0_FCDFECOEFF3_6 = CELL2.IMUX_D0;
				input Q0_FCDFECOEFF3_7 = CELL1.IMUX_D7;
				input Q0_FCDFECOEFF4_0 = CELL3.IMUX_B2;
				input Q0_FCDFECOEFF4_1 = CELL3.IMUX_B1;
				input Q0_FCDFECOEFF4_2 = CELL3.IMUX_B0;
				input Q0_FCDFECOEFF4_3 = CELL2.IMUX_B7;
				input Q0_FCDFECOEFF4_4 = CELL2.IMUX_B6;
				input Q0_FCDFECOEFF4_5 = CELL3.IMUX_A3;
				input Q0_FCDFECOEFF4_6 = CELL3.IMUX_A2;
				input Q0_FCDFECOEFF4_7 = CELL3.IMUX_A1;
				input Q0_FCDFECOEFF5_0 = CELL2.IMUX_D6;
				input Q0_FCDFECOEFF5_1 = CELL3.IMUX_C3;
				input Q0_FCDFECOEFF5_2 = CELL3.IMUX_C2;
				input Q0_FCDFECOEFF5_3 = CELL3.IMUX_C1;
				input Q0_FCDFECOEFF5_4 = CELL3.IMUX_C0;
				input Q0_FCDFECOEFF5_5 = CELL2.IMUX_C7;
				input Q0_FCDFECOEFF5_6 = CELL2.IMUX_C6;
				input Q0_FCDFECOEFF5_7 = CELL3.IMUX_B3;
				input Q0_FCDFESIGN1 = CELL3.IMUX_D3;
				input Q0_FCDFESIGN2 = CELL3.IMUX_D2;
				input Q0_FCDFESIGN3 = CELL3.IMUX_D1;
				input Q0_FCDFESIGN4 = CELL3.IMUX_D0;
				input Q0_FCDFESIGN5 = CELL2.IMUX_D7;
				input Q0_FCMPWRUP = CELL0.IMUX_A7;
				input Q0_FCMRST = CELL0.IMUX_C0;
				input Q0_FCSCANMODE = CELL1.IMUX_C2;
				input Q0_FDDFECHSEL0 = CELL0.IMUX_D6;
				input Q0_FDDFECHSEL1 = CELL1.IMUX_C3;
				output Q0_FDDFEDATA0 = CELL4.OUT_F6;
				output Q0_FDDFEDATA1 = CELL4.OUT_Q5;
				output Q0_FDDFEDATA2 = CELL4.OUT_Q4;
				output Q0_FDDFEDATA3 = CELL4.OUT_Q3;
				output Q0_FDDFEDATA4 = CELL4.OUT_Q2;
				output Q0_FDDFEDATA5 = CELL4.OUT_Q1;
				output Q0_FDDFEDATA6 = CELL4.OUT_Q0;
				output Q0_FDDFEDATA7 = CELL3.OUT_Q7;
				output Q0_FDDFEDATA8 = CELL3.OUT_Q6;
				output Q0_FDDFEDATA9 = CELL4.OUT_F5;
				output Q0_FDDFEERR0 = CELL5.OUT_Q0;
				output Q0_FDDFEERR1 = CELL4.OUT_Q7;
				output Q0_FDDFEERR2 = CELL4.OUT_Q6;
				output Q0_FDDFEERR3 = CELL5.OUT_F5;
				output Q0_FDDFEERR4 = CELL5.OUT_F4;
				output Q0_FDDFEERR5 = CELL5.OUT_F3;
				output Q0_FDDFEERR6 = CELL5.OUT_F2;
				output Q0_FDDFEERR7 = CELL5.OUT_F1;
				output Q0_FDDFEERR8 = CELL5.OUT_F0;
				output Q0_FDDFEERR9 = CELL4.OUT_F7;
				input Q0_FIGRPFBRRCLK0 = CELL14.IMUX_CLK1_DELAY;
				input Q0_FIGRPFBRRCLK1 = CELL14.IMUX_CLK0_DELAY;
				input Q0_FIGRPFBTWCLK0 = CELL15.IMUX_CLK1_DELAY;
				input Q0_FIGRPFBTWCLK1 = CELL15.IMUX_CLK0_DELAY;
				input Q0_FIRXTESTCLK = CELL16.IMUX_CLK1_DELAY;
				input Q0_FISYNCCLK = CELL16.IMUX_CLK0_DELAY;
				input Q0_FITMRCLK = CELL1.IMUX_CLK0_DELAY;
				input Q0_FITXTESTCLK = CELL0.IMUX_CLK1_DELAY;
				output Q0_FOREFCLK2FPGA = CELL4.OUT_F0;
				output Q0_HSPLLLOL = CELL2.OUT_F6;
				input Q0_HSPLLPWRUP = CELL1.IMUX_A0;
				input Q0_HSPLLREFCLKI = CELL7.IMUX_CLK0_DELAY;
				input Q0_HSPLLRST = CELL2.IMUX_LSR1;
				output Q0_LSPLLLOL = CELL2.OUT_F7;
				input Q0_LSPLLPWRUP = CELL1.IMUX_A1;
				input Q0_LSPLLREFCLKI = CELL7.IMUX_CLK1_DELAY;
				input Q0_LSPLLRST = CELL2.IMUX_LSR0;
			}

			// wire CELL0.IMUX_A0                  SERDES.Q0CH0_FCLDRTXEN
			// wire CELL0.IMUX_A1                  SERDES.Q0CH1_FCLDRTXEN
			// wire CELL0.IMUX_A2                  SERDES.Q0CH2_FCLDRTXEN
			// wire CELL0.IMUX_A3                  SERDES.Q0CH3_FCLDRTXEN
			// wire CELL0.IMUX_A6                  SERDES.Q0CH3_FCRXPWRUP
			// wire CELL0.IMUX_A7                  SERDES.Q0_FCMPWRUP
			// wire CELL0.IMUX_B0                  SERDES.Q0CH0_FCALIGNEN
			// wire CELL0.IMUX_B1                  SERDES.Q0CH1_FCALIGNEN
			// wire CELL0.IMUX_B2                  SERDES.Q0CH2_FCALIGNEN
			// wire CELL0.IMUX_B3                  SERDES.Q0CH3_FCALIGNEN
			// wire CELL0.IMUX_B6                  SERDES.Q0CH0_FCRATE0
			// wire CELL0.IMUX_B7                  SERDES.Q0CH1_FCRATE2
			// wire CELL0.IMUX_C0                  SERDES.Q0_FCMRST
			// wire CELL0.IMUX_C1                  SERDES.Q0CH0_FCTXPWRUP
			// wire CELL0.IMUX_C2                  SERDES.Q0CH1_FCTXPWRUP
			// wire CELL0.IMUX_C3                  SERDES.Q0CH2_FCTXPWRUP
			// wire CELL0.IMUX_C6                  SERDES.Q0CH2_FCRATE0
			// wire CELL0.IMUX_C7                  SERDES.Q0CH3_FCRATE2
			// wire CELL0.IMUX_D0                  SERDES.Q0CH3_FCTXPWRUP
			// wire CELL0.IMUX_D1                  SERDES.Q0CH0_FCRXPWRUP
			// wire CELL0.IMUX_D2                  SERDES.Q0CH1_FCRXPWRUP
			// wire CELL0.IMUX_D3                  SERDES.Q0CH2_FCRXPWRUP
			// wire CELL0.IMUX_D6                  SERDES.Q0_FDDFECHSEL0
			// wire CELL0.IMUX_D7                  SERDES.Q0_FCDFECOEFF0_7
			// wire CELL0.IMUX_CLK1_DELAY          SERDES.Q0_FITXTESTCLK
			// wire CELL0.OUT_F0                   SERDES.Q0CH3_FDRX15
			// wire CELL0.OUT_F1                   SERDES.Q0CH3_FDRX14
			// wire CELL0.OUT_F2                   SERDES.Q0CH3_FDRX13
			// wire CELL0.OUT_F3                   SERDES.Q0CH3_FDRX12
			// wire CELL0.OUT_F4                   SERDES.Q0CH3_FDRX11
			// wire CELL0.OUT_F5                   SERDES.Q0CH3_FDRX10
			// wire CELL0.OUT_F6                   SERDES.Q0CH3_FDRX3
			// wire CELL0.OUT_F7                   SERDES.Q0CH3_FDRX2
			// wire CELL0.OUT_Q0                   SERDES.Q0CH3_FDRX9
			// wire CELL0.OUT_Q1                   SERDES.Q0CH3_FDRX8
			// wire CELL0.OUT_Q2                   SERDES.Q0CH3_FDRX7
			// wire CELL0.OUT_Q3                   SERDES.Q0CH3_FDRX6
			// wire CELL0.OUT_Q4                   SERDES.Q0CH3_FDRX5
			// wire CELL0.OUT_Q5                   SERDES.Q0CH3_FDRX4
			// wire CELL0.OUT_Q6                   SERDES.Q0CH0_FSPCIECON
			// wire CELL0.OUT_Q7                   SERDES.Q0CH1_FSPCIECON
			// wire CELL1.IMUX_A0                  SERDES.Q0_HSPLLPWRUP
			// wire CELL1.IMUX_A1                  SERDES.Q0_LSPLLPWRUP
			// wire CELL1.IMUX_A2                  SERDES.Q0CH0_FCRATE2
			// wire CELL1.IMUX_A3                  SERDES.Q0CH0_FCRATE1
			// wire CELL1.IMUX_A6                  SERDES.Q0_FCDFECOEFF0_2
			// wire CELL1.IMUX_A7                  SERDES.Q0_FCDFECOEFF0_1
			// wire CELL1.IMUX_B0                  SERDES.Q0CH1_FCRATE1
			// wire CELL1.IMUX_B1                  SERDES.Q0CH1_FCRATE0
			// wire CELL1.IMUX_B2                  SERDES.Q0CH2_FCRATE2
			// wire CELL1.IMUX_B3                  SERDES.Q0CH2_FCRATE1
			// wire CELL1.IMUX_B6                  SERDES.Q0_FCDFECOEFF1_4
			// wire CELL1.IMUX_B7                  SERDES.Q0_FCDFECOEFF1_3
			// wire CELL1.IMUX_C0                  SERDES.Q0CH3_FCRATE1
			// wire CELL1.IMUX_C1                  SERDES.Q0CH3_FCRATE0
			// wire CELL1.IMUX_C2                  SERDES.Q0_FCSCANMODE
			// wire CELL1.IMUX_C3                  SERDES.Q0_FDDFECHSEL1
			// wire CELL1.IMUX_C6                  SERDES.Q0_FCDFECOEFF2_6
			// wire CELL1.IMUX_C7                  SERDES.Q0_FCDFECOEFF2_5
			// wire CELL1.IMUX_D0                  SERDES.Q0_FCDFECOEFF0_6
			// wire CELL1.IMUX_D1                  SERDES.Q0_FCDFECOEFF0_5
			// wire CELL1.IMUX_D2                  SERDES.Q0_FCDFECOEFF0_4
			// wire CELL1.IMUX_D3                  SERDES.Q0_FCDFECOEFF0_3
			// wire CELL1.IMUX_D6                  SERDES.Q0_FCDFECOEFF2_0
			// wire CELL1.IMUX_D7                  SERDES.Q0_FCDFECOEFF3_7
			// wire CELL1.IMUX_LSR0                SERDES.Q0CH2_FCTRST
			// wire CELL1.IMUX_LSR1                SERDES.Q0CH3_FCTRST
			// wire CELL1.IMUX_CLK0_DELAY          SERDES.Q0_FITMRCLK
			// wire CELL1.IMUX_CLK1_DELAY          SERDES.Q0CH0_FITMRSTARTCLK
			// wire CELL1.OUT_F0                   SERDES.Q0CH3_FDRX1
			// wire CELL1.OUT_F1                   SERDES.Q0CH3_FDRX0
			// wire CELL1.OUT_F2                   SERDES.Q0CH0_FSPCIEDONE
			// wire CELL1.OUT_F3                   SERDES.Q0CH1_FSPCIEDONE
			// wire CELL1.OUT_F4                   SERDES.Q0CH2_FSPCIEDONE
			// wire CELL1.OUT_F5                   SERDES.Q0CH3_FSPCIEDONE
			// wire CELL1.OUT_F6                   SERDES.Q0CH0_FSLSM
			// wire CELL1.OUT_F7                   SERDES.Q0CH1_FSLSM
			// wire CELL1.OUT_Q0                   SERDES.Q0CH2_FSPCIECON
			// wire CELL1.OUT_Q1                   SERDES.Q0CH3_FSPCIECON
			// wire CELL1.OUT_Q2                   SERDES.Q0CH0_FSRLOS
			// wire CELL1.OUT_Q3                   SERDES.Q0CH1_FSRLOS
			// wire CELL1.OUT_Q4                   SERDES.Q0CH2_FSRLOS
			// wire CELL1.OUT_Q5                   SERDES.Q0CH3_FSRLOS
			// wire CELL1.OUT_Q6                   SERDES.Q0CH0_FSCCOVERRUN
			// wire CELL1.OUT_Q7                   SERDES.Q0CH1_FSCCOVERRUN
			// wire CELL2.IMUX_A0                  SERDES.Q0_FCDFECOEFF0_0
			// wire CELL2.IMUX_A1                  SERDES.Q0_FCDFECOEFF1_7
			// wire CELL2.IMUX_A2                  SERDES.Q0_FCDFECOEFF1_6
			// wire CELL2.IMUX_A3                  SERDES.Q0_FCDFECOEFF1_5
			// wire CELL2.IMUX_A6                  SERDES.Q0_FCDFECOEFF3_2
			// wire CELL2.IMUX_A7                  SERDES.Q0_FCDFECOEFF3_1
			// wire CELL2.IMUX_B0                  SERDES.Q0_FCDFECOEFF1_2
			// wire CELL2.IMUX_B1                  SERDES.Q0_FCDFECOEFF1_1
			// wire CELL2.IMUX_B2                  SERDES.Q0_FCDFECOEFF1_0
			// wire CELL2.IMUX_B3                  SERDES.Q0_FCDFECOEFF2_7
			// wire CELL2.IMUX_B6                  SERDES.Q0_FCDFECOEFF4_4
			// wire CELL2.IMUX_B7                  SERDES.Q0_FCDFECOEFF4_3
			// wire CELL2.IMUX_C0                  SERDES.Q0_FCDFECOEFF2_4
			// wire CELL2.IMUX_C1                  SERDES.Q0_FCDFECOEFF2_3
			// wire CELL2.IMUX_C2                  SERDES.Q0_FCDFECOEFF2_2
			// wire CELL2.IMUX_C3                  SERDES.Q0_FCDFECOEFF2_1
			// wire CELL2.IMUX_C6                  SERDES.Q0_FCDFECOEFF5_6
			// wire CELL2.IMUX_C7                  SERDES.Q0_FCDFECOEFF5_5
			// wire CELL2.IMUX_D0                  SERDES.Q0_FCDFECOEFF3_6
			// wire CELL2.IMUX_D1                  SERDES.Q0_FCDFECOEFF3_5
			// wire CELL2.IMUX_D2                  SERDES.Q0_FCDFECOEFF3_4
			// wire CELL2.IMUX_D3                  SERDES.Q0_FCDFECOEFF3_3
			// wire CELL2.IMUX_D6                  SERDES.Q0_FCDFECOEFF5_0
			// wire CELL2.IMUX_D7                  SERDES.Q0_FCDFESIGN5
			// wire CELL2.IMUX_LSR0                SERDES.Q0_LSPLLRST
			// wire CELL2.IMUX_LSR1                SERDES.Q0_HSPLLRST
			// wire CELL2.IMUX_CLK0_DELAY          SERDES.Q0CH1_FITMRSTARTCLK
			// wire CELL2.IMUX_CLK1_DELAY          SERDES.Q0CH2_FITMRSTARTCLK
			// wire CELL2.OUT_F0                   SERDES.Q0CH2_FSLSM
			// wire CELL2.OUT_F1                   SERDES.Q0CH3_FSLSM
			// wire CELL2.OUT_F2                   SERDES.Q0CH0_FSCCUNDERRUN
			// wire CELL2.OUT_F3                   SERDES.Q0CH1_FSCCUNDERRUN
			// wire CELL2.OUT_F4                   SERDES.Q0CH2_FSCCUNDERRUN
			// wire CELL2.OUT_F5                   SERDES.Q0CH3_FSCCUNDERRUN
			// wire CELL2.OUT_F6                   SERDES.Q0_HSPLLLOL
			// wire CELL2.OUT_F7                   SERDES.Q0_LSPLLLOL
			// wire CELL2.OUT_Q0                   SERDES.Q0CH2_FSCCOVERRUN
			// wire CELL2.OUT_Q1                   SERDES.Q0CH3_FSCCOVERRUN
			// wire CELL2.OUT_Q2                   SERDES.Q0CH0_FSRLOL
			// wire CELL2.OUT_Q3                   SERDES.Q0CH1_FSRLOL
			// wire CELL2.OUT_Q4                   SERDES.Q0CH2_FSRLOL
			// wire CELL2.OUT_Q5                   SERDES.Q0CH3_FSRLOL
			// wire CELL2.OUT_Q6                   SERDES.Q0CH2_FSSKPADDED
			// wire CELL2.OUT_Q7                   SERDES.Q0CH3_FSSKPADDED
			// wire CELL3.IMUX_A0                  SERDES.Q0_FCDFECOEFF3_0
			// wire CELL3.IMUX_A1                  SERDES.Q0_FCDFECOEFF4_7
			// wire CELL3.IMUX_A2                  SERDES.Q0_FCDFECOEFF4_6
			// wire CELL3.IMUX_A3                  SERDES.Q0_FCDFECOEFF4_5
			// wire CELL3.IMUX_A6                  SERDES.Q0CH0_FCTMRSTART
			// wire CELL3.IMUX_A7                  SERDES.Q0CH1_FCTMRSTART
			// wire CELL3.IMUX_B0                  SERDES.Q0_FCDFECOEFF4_2
			// wire CELL3.IMUX_B1                  SERDES.Q0_FCDFECOEFF4_1
			// wire CELL3.IMUX_B2                  SERDES.Q0_FCDFECOEFF4_0
			// wire CELL3.IMUX_B3                  SERDES.Q0_FCDFECOEFF5_7
			// wire CELL3.IMUX_B6                  SERDES.Q0CH2_FCTMRSTOP
			// wire CELL3.IMUX_B7                  SERDES.Q0CH3_FCTMRSTOP
			// wire CELL3.IMUX_C0                  SERDES.Q0_FCDFECOEFF5_4
			// wire CELL3.IMUX_C1                  SERDES.Q0_FCDFECOEFF5_3
			// wire CELL3.IMUX_C2                  SERDES.Q0_FCDFECOEFF5_2
			// wire CELL3.IMUX_C3                  SERDES.Q0_FCDFECOEFF5_1
			// wire CELL3.IMUX_D0                  SERDES.Q0_FCDFESIGN4
			// wire CELL3.IMUX_D1                  SERDES.Q0_FCDFESIGN3
			// wire CELL3.IMUX_D2                  SERDES.Q0_FCDFESIGN2
			// wire CELL3.IMUX_D3                  SERDES.Q0_FCDFESIGN1
			// wire CELL3.IMUX_CLK0_DELAY          SERDES.Q0CH3_FITMRSTARTCLK
			// wire CELL3.IMUX_CLK1_DELAY          SERDES.Q0CH0_FITMRSTOPCLK
			// wire CELL3.OUT_F0                   SERDES.Q0CH0_FDLDRRX
			// wire CELL3.OUT_F1                   SERDES.Q0CH1_FDLDRRX
			// wire CELL3.OUT_F2                   SERDES.Q0CH2_FDLDRRX
			// wire CELL3.OUT_F3                   SERDES.Q0CH3_FDLDRRX
			// wire CELL3.OUT_F4                   SERDES.Q0CH0_FSSKPADDED
			// wire CELL3.OUT_F5                   SERDES.Q0CH1_FSSKPADDED
			// wire CELL3.OUT_F6                   SERDES.Q0D0_FSDM
			// wire CELL3.OUT_F7                   SERDES.Q0D1_FSDM
			// wire CELL3.OUT_Q0                   SERDES.Q0CH0_FSSKPDELETED
			// wire CELL3.OUT_Q1                   SERDES.Q0CH1_FSSKPDELETED
			// wire CELL3.OUT_Q2                   SERDES.Q0CH2_FSSKPDELETED
			// wire CELL3.OUT_Q3                   SERDES.Q0CH3_FSSKPDELETED
			// wire CELL3.OUT_Q4                   SERDES.Q0D0_FSDE
			// wire CELL3.OUT_Q5                   SERDES.Q0D1_FSDE
			// wire CELL3.OUT_Q6                   SERDES.Q0_FDDFEDATA8
			// wire CELL3.OUT_Q7                   SERDES.Q0_FDDFEDATA7
			// wire CELL4.IMUX_A0                  SERDES.Q0CH2_FCTMRSTART
			// wire CELL4.IMUX_A1                  SERDES.Q0CH3_FCTMRSTART
			// wire CELL4.IMUX_A2                  SERDES.Q0CH0_FCTMRSTOP
			// wire CELL4.IMUX_A3                  SERDES.Q0CH1_FCTMRSTOP
			// wire CELL4.IMUX_CLK0_DELAY          SERDES.Q0CH1_FITMRSTOPCLK
			// wire CELL4.IMUX_CLK1_DELAY          SERDES.Q0CH2_FITMRSTOPCLK
			// wire CELL4.OUT_F0                   SERDES.Q0_FOREFCLK2FPGA
			// wire CELL4.OUT_F1                   SERDES.Q0CH0_FSRCDONE
			// wire CELL4.OUT_F2                   SERDES.Q0CH1_FSRCDONE
			// wire CELL4.OUT_F3                   SERDES.Q0CH2_FSRCDONE
			// wire CELL4.OUT_F4                   SERDES.Q0CH3_FSRCDONE
			// wire CELL4.OUT_F5                   SERDES.Q0_FDDFEDATA9
			// wire CELL4.OUT_F6                   SERDES.Q0_FDDFEDATA0
			// wire CELL4.OUT_F7                   SERDES.Q0_FDDFEERR9
			// wire CELL4.OUT_Q0                   SERDES.Q0_FDDFEDATA6
			// wire CELL4.OUT_Q1                   SERDES.Q0_FDDFEDATA5
			// wire CELL4.OUT_Q2                   SERDES.Q0_FDDFEDATA4
			// wire CELL4.OUT_Q3                   SERDES.Q0_FDDFEDATA3
			// wire CELL4.OUT_Q4                   SERDES.Q0_FDDFEDATA2
			// wire CELL4.OUT_Q5                   SERDES.Q0_FDDFEDATA1
			// wire CELL4.OUT_Q6                   SERDES.Q0_FDDFEERR2
			// wire CELL4.OUT_Q7                   SERDES.Q0_FDDFEERR1
			// wire CELL5.IMUX_CLK0_DELAY          SERDES.Q0CH3_FITMRSTOPCLK
			// wire CELL5.OUT_F0                   SERDES.Q0_FDDFEERR8
			// wire CELL5.OUT_F1                   SERDES.Q0_FDDFEERR7
			// wire CELL5.OUT_F2                   SERDES.Q0_FDDFEERR6
			// wire CELL5.OUT_F3                   SERDES.Q0_FDDFEERR5
			// wire CELL5.OUT_F4                   SERDES.Q0_FDDFEERR4
			// wire CELL5.OUT_F5                   SERDES.Q0_FDDFEERR3
			// wire CELL5.OUT_Q0                   SERDES.Q0_FDDFEERR0
			// wire CELL5.OUT_Q1                   SERDES.Q0CH0_FSDFEVLD
			// wire CELL5.OUT_Q2                   SERDES.Q0CH1_FSDFEVLD
			// wire CELL5.OUT_Q3                   SERDES.Q0CH2_FSDFEVLD
			// wire CELL5.OUT_Q4                   SERDES.Q0CH3_FSDFEVLD
			// wire CELL6.IMUX_A6                  SERDES.Q0CH0_FDTX49
			// wire CELL6.IMUX_A7                  SERDES.Q0CH0_FDTX48
			// wire CELL6.IMUX_B6                  SERDES.Q0CH0_FDTX43
			// wire CELL6.IMUX_B7                  SERDES.Q0CH0_FDTX42
			// wire CELL6.IMUX_C6                  SERDES.Q0CH0_FDTX37
			// wire CELL6.IMUX_C7                  SERDES.Q0CH0_FDTX36
			// wire CELL6.IMUX_D6                  SERDES.Q0CH0_FDTX31
			// wire CELL6.IMUX_D7                  SERDES.Q0CH0_FDTX30
			// wire CELL6.IMUX_CE3                 SERDES.Q0CH0_FCDFERDEN
			// wire CELL6.OUT_F6                   SERDES.Q0CH0_FDRX47
			// wire CELL6.OUT_F7                   SERDES.Q0CH0_FDRX46
			// wire CELL6.OUT_Q6                   SERDES.Q0CH0_FDRX39
			// wire CELL6.OUT_Q7                   SERDES.Q0CH0_FDRX38
			// wire CELL7.IMUX_A0                  SERDES.Q0CH0_FDTX47
			// wire CELL7.IMUX_A1                  SERDES.Q0CH0_FDTX46
			// wire CELL7.IMUX_A2                  SERDES.Q0CH0_FDTX45
			// wire CELL7.IMUX_A3                  SERDES.Q0CH0_FDTX44
			// wire CELL7.IMUX_A6                  SERDES.Q0CH0_FDTX25
			// wire CELL7.IMUX_A7                  SERDES.Q0CH0_FDTX24
			// wire CELL7.IMUX_B0                  SERDES.Q0CH0_FDTX41
			// wire CELL7.IMUX_B1                  SERDES.Q0CH0_FDTX40
			// wire CELL7.IMUX_B2                  SERDES.Q0CH0_FDTX39
			// wire CELL7.IMUX_B3                  SERDES.Q0CH0_FDTX38
			// wire CELL7.IMUX_B6                  SERDES.Q0CH0_FDTX19
			// wire CELL7.IMUX_B7                  SERDES.Q0CH0_FDTX18
			// wire CELL7.IMUX_C0                  SERDES.Q0CH0_FDTX35
			// wire CELL7.IMUX_C1                  SERDES.Q0CH0_FDTX34
			// wire CELL7.IMUX_C2                  SERDES.Q0CH0_FDTX33
			// wire CELL7.IMUX_C3                  SERDES.Q0CH0_FDTX32
			// wire CELL7.IMUX_C6                  SERDES.Q0CH0_FDTX13
			// wire CELL7.IMUX_C7                  SERDES.Q0CH0_FDTX12
			// wire CELL7.IMUX_D0                  SERDES.Q0CH0_FDTX29
			// wire CELL7.IMUX_D1                  SERDES.Q0CH0_FDTX28
			// wire CELL7.IMUX_D2                  SERDES.Q0CH0_FDTX27
			// wire CELL7.IMUX_D3                  SERDES.Q0CH0_FDTX26
			// wire CELL7.IMUX_D6                  SERDES.Q0CH0_FDTX7
			// wire CELL7.IMUX_D7                  SERDES.Q0CH0_FDTX6
			// wire CELL7.IMUX_LSR0                SERDES.Q0CH0_FCPIPEPHYRESETN
			// wire CELL7.IMUX_LSR1                SERDES.Q0CH1_FCPIPEPHYRESETN
			// wire CELL7.IMUX_CLK0_DELAY          SERDES.Q0_HSPLLREFCLKI
			// wire CELL7.IMUX_CLK1_DELAY          SERDES.Q0_LSPLLREFCLKI
			// wire CELL7.IMUX_CE0                 SERDES.Q0CH1_FCDFERDEN
			// wire CELL7.IMUX_CE1                 SERDES.Q0CH2_FCDFERDEN
			// wire CELL7.IMUX_CE2                 SERDES.Q0CH3_FCDFERDEN
			// wire CELL7.IMUX_CE3                 SERDES.Q0CH0_FCDFEUPD
			// wire CELL7.OUT_F0                   SERDES.Q0CH0_FDRX45
			// wire CELL7.OUT_F1                   SERDES.Q0CH0_FDRX44
			// wire CELL7.OUT_F2                   SERDES.Q0CH0_FDRX43
			// wire CELL7.OUT_F3                   SERDES.Q0CH0_FDRX42
			// wire CELL7.OUT_F4                   SERDES.Q0CH0_FDRX41
			// wire CELL7.OUT_F5                   SERDES.Q0CH0_FDRX40
			// wire CELL7.OUT_F6                   SERDES.Q0CH0_FDRX31
			// wire CELL7.OUT_F7                   SERDES.Q0CH0_FDRX30
			// wire CELL7.OUT_Q0                   SERDES.Q0CH0_FDRX37
			// wire CELL7.OUT_Q1                   SERDES.Q0CH0_FDRX36
			// wire CELL7.OUT_Q2                   SERDES.Q0CH0_FDRX35
			// wire CELL7.OUT_Q3                   SERDES.Q0CH0_FDRX34
			// wire CELL7.OUT_Q4                   SERDES.Q0CH0_FDRX33
			// wire CELL7.OUT_Q5                   SERDES.Q0CH0_FDRX32
			// wire CELL7.OUT_Q6                   SERDES.Q0CH0_FDRX23
			// wire CELL7.OUT_Q7                   SERDES.Q0CH0_FDRX22
			// wire CELL8.IMUX_A0                  SERDES.Q0CH0_FDTX23
			// wire CELL8.IMUX_A1                  SERDES.Q0CH0_FDTX22
			// wire CELL8.IMUX_A2                  SERDES.Q0CH0_FDTX21
			// wire CELL8.IMUX_A3                  SERDES.Q0CH0_FDTX20
			// wire CELL8.IMUX_A6                  SERDES.Q0CH0_FDTX1
			// wire CELL8.IMUX_A7                  SERDES.Q0CH0_FDTX0
			// wire CELL8.IMUX_B0                  SERDES.Q0CH0_FDTX17
			// wire CELL8.IMUX_B1                  SERDES.Q0CH0_FDTX16
			// wire CELL8.IMUX_B2                  SERDES.Q0CH0_FDTX15
			// wire CELL8.IMUX_B3                  SERDES.Q0CH0_FDTX14
			// wire CELL8.IMUX_B6                  SERDES.Q0CH1_FDTX45
			// wire CELL8.IMUX_B7                  SERDES.Q0CH1_FDTX44
			// wire CELL8.IMUX_C0                  SERDES.Q0CH0_FDTX11
			// wire CELL8.IMUX_C1                  SERDES.Q0CH0_FDTX10
			// wire CELL8.IMUX_C2                  SERDES.Q0CH0_FDTX9
			// wire CELL8.IMUX_C3                  SERDES.Q0CH0_FDTX8
			// wire CELL8.IMUX_C6                  SERDES.Q0CH1_FDTX39
			// wire CELL8.IMUX_C7                  SERDES.Q0CH1_FDTX38
			// wire CELL8.IMUX_D0                  SERDES.Q0CH0_FDTX5
			// wire CELL8.IMUX_D1                  SERDES.Q0CH0_FDTX4
			// wire CELL8.IMUX_D2                  SERDES.Q0CH0_FDTX3
			// wire CELL8.IMUX_D3                  SERDES.Q0CH0_FDTX2
			// wire CELL8.IMUX_D6                  SERDES.Q0CH1_FDTX33
			// wire CELL8.IMUX_D7                  SERDES.Q0CH1_FDTX32
			// wire CELL8.IMUX_LSR0                SERDES.Q0CH2_FCPIPEPHYRESETN
			// wire CELL8.IMUX_LSR1                SERDES.Q0CH3_FCPIPEPHYRESETN
			// wire CELL8.IMUX_CLK0_DELAY          SERDES.Q0CH0_FIREFRXCLK
			// wire CELL8.IMUX_CLK1_DELAY          SERDES.Q0CH1_FIREFRXCLK
			// wire CELL8.IMUX_CE0                 SERDES.Q0CH1_FCDFEUPD
			// wire CELL8.IMUX_CE1                 SERDES.Q0CH2_FCDFEUPD
			// wire CELL8.IMUX_CE2                 SERDES.Q0CH3_FCDFEUPD
			// wire CELL8.OUT_F0                   SERDES.Q0CH0_FDRX29
			// wire CELL8.OUT_F1                   SERDES.Q0CH0_FDRX28
			// wire CELL8.OUT_F2                   SERDES.Q0CH0_FDRX27
			// wire CELL8.OUT_F3                   SERDES.Q0CH0_FDRX26
			// wire CELL8.OUT_F4                   SERDES.Q0CH0_FDRX25
			// wire CELL8.OUT_F5                   SERDES.Q0CH0_FDRX24
			// wire CELL8.OUT_F6                   SERDES.Q0CH0_FDRX15
			// wire CELL8.OUT_F7                   SERDES.Q0CH0_FDRX14
			// wire CELL8.OUT_Q0                   SERDES.Q0CH0_FDRX21
			// wire CELL8.OUT_Q1                   SERDES.Q0CH0_FDRX20
			// wire CELL8.OUT_Q2                   SERDES.Q0CH0_FDRX19
			// wire CELL8.OUT_Q3                   SERDES.Q0CH0_FDRX18
			// wire CELL8.OUT_Q4                   SERDES.Q0CH0_FDRX17
			// wire CELL8.OUT_Q5                   SERDES.Q0CH0_FDRX16
			// wire CELL8.OUT_Q6                   SERDES.Q0CH0_FDRX7
			// wire CELL8.OUT_Q7                   SERDES.Q0CH0_FDRX6
			// wire CELL9.IMUX_A0                  SERDES.Q0CH1_FDTX49
			// wire CELL9.IMUX_A1                  SERDES.Q0CH1_FDTX48
			// wire CELL9.IMUX_A2                  SERDES.Q0CH1_FDTX47
			// wire CELL9.IMUX_A3                  SERDES.Q0CH1_FDTX46
			// wire CELL9.IMUX_A6                  SERDES.Q0CH1_FDTX27
			// wire CELL9.IMUX_A7                  SERDES.Q0CH1_FDTX26
			// wire CELL9.IMUX_B0                  SERDES.Q0CH1_FDTX43
			// wire CELL9.IMUX_B1                  SERDES.Q0CH1_FDTX42
			// wire CELL9.IMUX_B2                  SERDES.Q0CH1_FDTX41
			// wire CELL9.IMUX_B3                  SERDES.Q0CH1_FDTX40
			// wire CELL9.IMUX_B6                  SERDES.Q0CH1_FDTX21
			// wire CELL9.IMUX_B7                  SERDES.Q0CH1_FDTX20
			// wire CELL9.IMUX_C0                  SERDES.Q0CH1_FDTX37
			// wire CELL9.IMUX_C1                  SERDES.Q0CH1_FDTX36
			// wire CELL9.IMUX_C2                  SERDES.Q0CH1_FDTX35
			// wire CELL9.IMUX_C3                  SERDES.Q0CH1_FDTX34
			// wire CELL9.IMUX_C6                  SERDES.Q0CH1_FDTX15
			// wire CELL9.IMUX_C7                  SERDES.Q0CH1_FDTX14
			// wire CELL9.IMUX_D0                  SERDES.Q0CH1_FDTX31
			// wire CELL9.IMUX_D1                  SERDES.Q0CH1_FDTX30
			// wire CELL9.IMUX_D2                  SERDES.Q0CH1_FDTX29
			// wire CELL9.IMUX_D3                  SERDES.Q0CH1_FDTX28
			// wire CELL9.IMUX_D6                  SERDES.Q0CH1_FDTX9
			// wire CELL9.IMUX_D7                  SERDES.Q0CH1_FDTX8
			// wire CELL9.IMUX_LSR0                SERDES.Q0D0_FCDERST
			// wire CELL9.IMUX_LSR1                SERDES.Q0D1_FCDERST
			// wire CELL9.IMUX_CLK0_DELAY          SERDES.Q0CH2_FIREFRXCLK
			// wire CELL9.IMUX_CLK1_DELAY          SERDES.Q0CH3_FIREFRXCLK
			// wire CELL9.OUT_F0                   SERDES.Q0CH0_FDRX13
			// wire CELL9.OUT_F1                   SERDES.Q0CH0_FDRX12
			// wire CELL9.OUT_F2                   SERDES.Q0CH0_FDRX11
			// wire CELL9.OUT_F3                   SERDES.Q0CH0_FDRX10
			// wire CELL9.OUT_F4                   SERDES.Q0CH0_FDRX9
			// wire CELL9.OUT_F5                   SERDES.Q0CH0_FDRX8
			// wire CELL9.OUT_F6                   SERDES.Q0CH1_FDRX47
			// wire CELL9.OUT_F7                   SERDES.Q0CH1_FDRX46
			// wire CELL9.OUT_Q0                   SERDES.Q0CH0_FDRX5
			// wire CELL9.OUT_Q1                   SERDES.Q0CH0_FDRX4
			// wire CELL9.OUT_Q2                   SERDES.Q0CH0_FDRX3
			// wire CELL9.OUT_Q3                   SERDES.Q0CH0_FDRX2
			// wire CELL9.OUT_Q4                   SERDES.Q0CH0_FDRX1
			// wire CELL9.OUT_Q5                   SERDES.Q0CH0_FDRX0
			// wire CELL9.OUT_Q6                   SERDES.Q0CH1_FDRX39
			// wire CELL9.OUT_Q7                   SERDES.Q0CH1_FDRX38
			// wire CELL10.IMUX_A0                 SERDES.Q0CH1_FDTX25
			// wire CELL10.IMUX_A1                 SERDES.Q0CH1_FDTX24
			// wire CELL10.IMUX_A2                 SERDES.Q0CH1_FDTX23
			// wire CELL10.IMUX_A3                 SERDES.Q0CH1_FDTX22
			// wire CELL10.IMUX_A6                 SERDES.Q0CH1_FDTX3
			// wire CELL10.IMUX_A7                 SERDES.Q0CH1_FDTX2
			// wire CELL10.IMUX_B0                 SERDES.Q0CH1_FDTX19
			// wire CELL10.IMUX_B1                 SERDES.Q0CH1_FDTX18
			// wire CELL10.IMUX_B2                 SERDES.Q0CH1_FDTX17
			// wire CELL10.IMUX_B3                 SERDES.Q0CH1_FDTX16
			// wire CELL10.IMUX_B6                 SERDES.Q0CH2_FDTX47
			// wire CELL10.IMUX_B7                 SERDES.Q0CH2_FDTX46
			// wire CELL10.IMUX_C0                 SERDES.Q0CH1_FDTX13
			// wire CELL10.IMUX_C1                 SERDES.Q0CH1_FDTX12
			// wire CELL10.IMUX_C2                 SERDES.Q0CH1_FDTX11
			// wire CELL10.IMUX_C3                 SERDES.Q0CH1_FDTX10
			// wire CELL10.IMUX_C6                 SERDES.Q0CH2_FDTX41
			// wire CELL10.IMUX_C7                 SERDES.Q0CH2_FDTX40
			// wire CELL10.IMUX_D0                 SERDES.Q0CH1_FDTX7
			// wire CELL10.IMUX_D1                 SERDES.Q0CH1_FDTX6
			// wire CELL10.IMUX_D2                 SERDES.Q0CH1_FDTX5
			// wire CELL10.IMUX_D3                 SERDES.Q0CH1_FDTX4
			// wire CELL10.IMUX_D6                 SERDES.Q0CH2_FDTX35
			// wire CELL10.IMUX_D7                 SERDES.Q0CH2_FDTX34
			// wire CELL10.IMUX_LSR0               SERDES.Q0CH0_FCPCSTXRST
			// wire CELL10.IMUX_LSR1               SERDES.Q0CH1_FCPCSTXRST
			// wire CELL10.IMUX_CLK0_DELAY         SERDES.Q0CH0_FIRCLK
			// wire CELL10.IMUX_CLK1_DELAY         SERDES.Q0CH1_FIRCLK
			// wire CELL10.OUT_F0                  SERDES.Q0CH1_FDRX45
			// wire CELL10.OUT_F1                  SERDES.Q0CH1_FDRX44
			// wire CELL10.OUT_F2                  SERDES.Q0CH1_FDRX43
			// wire CELL10.OUT_F3                  SERDES.Q0CH1_FDRX42
			// wire CELL10.OUT_F4                  SERDES.Q0CH1_FDRX41
			// wire CELL10.OUT_F5                  SERDES.Q0CH1_FDRX40
			// wire CELL10.OUT_F6                  SERDES.Q0CH1_FDRX31
			// wire CELL10.OUT_F7                  SERDES.Q0CH1_FDRX30
			// wire CELL10.OUT_Q0                  SERDES.Q0CH1_FDRX37
			// wire CELL10.OUT_Q1                  SERDES.Q0CH1_FDRX36
			// wire CELL10.OUT_Q2                  SERDES.Q0CH1_FDRX35
			// wire CELL10.OUT_Q3                  SERDES.Q0CH1_FDRX34
			// wire CELL10.OUT_Q4                  SERDES.Q0CH1_FDRX33
			// wire CELL10.OUT_Q5                  SERDES.Q0CH1_FDRX32
			// wire CELL10.OUT_Q6                  SERDES.Q0CH1_FDRX23
			// wire CELL10.OUT_Q7                  SERDES.Q0CH1_FDRX22
			// wire CELL11.IMUX_A0                 SERDES.Q0CH1_FDTX1
			// wire CELL11.IMUX_A1                 SERDES.Q0CH1_FDTX0
			// wire CELL11.IMUX_A2                 SERDES.Q0CH2_FDTX49
			// wire CELL11.IMUX_A3                 SERDES.Q0CH2_FDTX48
			// wire CELL11.IMUX_B0                 SERDES.Q0CH2_FDTX45
			// wire CELL11.IMUX_B1                 SERDES.Q0CH2_FDTX44
			// wire CELL11.IMUX_B2                 SERDES.Q0CH2_FDTX43
			// wire CELL11.IMUX_B3                 SERDES.Q0CH2_FDTX42
			// wire CELL11.IMUX_C0                 SERDES.Q0CH2_FDTX39
			// wire CELL11.IMUX_C1                 SERDES.Q0CH2_FDTX38
			// wire CELL11.IMUX_C2                 SERDES.Q0CH2_FDTX37
			// wire CELL11.IMUX_C3                 SERDES.Q0CH2_FDTX36
			// wire CELL11.IMUX_D0                 SERDES.Q0CH2_FDTX33
			// wire CELL11.IMUX_D1                 SERDES.Q0CH2_FDTX32
			// wire CELL11.IMUX_D2                 SERDES.Q0CH2_FDTX31
			// wire CELL11.IMUX_D3                 SERDES.Q0CH2_FDTX30
			// wire CELL11.IMUX_LSR0               SERDES.Q0CH2_FCPCSTXRST
			// wire CELL11.IMUX_LSR1               SERDES.Q0CH3_FCPCSTXRST
			// wire CELL11.IMUX_CLK0_DELAY         SERDES.Q0CH2_FIRCLK
			// wire CELL11.IMUX_CLK1_DELAY         SERDES.Q0CH3_FIRCLK
			// wire CELL11.OUT_F0                  SERDES.Q0CH1_FDRX29
			// wire CELL11.OUT_F1                  SERDES.Q0CH1_FDRX28
			// wire CELL11.OUT_F2                  SERDES.Q0CH1_FDRX27
			// wire CELL11.OUT_F3                  SERDES.Q0CH1_FDRX26
			// wire CELL11.OUT_F4                  SERDES.Q0CH1_FDRX25
			// wire CELL11.OUT_F5                  SERDES.Q0CH1_FDRX24
			// wire CELL11.OUT_Q0                  SERDES.Q0CH1_FDRX21
			// wire CELL11.OUT_Q1                  SERDES.Q0CH1_FDRX20
			// wire CELL11.OUT_Q2                  SERDES.Q0CH1_FDRX19
			// wire CELL11.OUT_Q3                  SERDES.Q0CH1_FDRX18
			// wire CELL11.OUT_Q4                  SERDES.Q0CH1_FDRX17
			// wire CELL11.OUT_Q5                  SERDES.Q0CH1_FDRX16
			// wire CELL12.IMUX_A0                 SERDES.Q0CH2_FDTX29
			// wire CELL12.IMUX_A1                 SERDES.Q0CH2_FDTX28
			// wire CELL12.IMUX_A2                 SERDES.Q0CH2_FDTX27
			// wire CELL12.IMUX_A3                 SERDES.Q0CH2_FDTX26
			// wire CELL12.IMUX_A4                 SERDES.Q0CH2_FDTX25
			// wire CELL12.IMUX_A5                 SERDES.Q0CH2_FDTX24
			// wire CELL12.IMUX_B0                 SERDES.Q0CH2_FDTX23
			// wire CELL12.IMUX_B1                 SERDES.Q0CH2_FDTX22
			// wire CELL12.IMUX_B2                 SERDES.Q0CH2_FDTX21
			// wire CELL12.IMUX_B3                 SERDES.Q0CH2_FDTX20
			// wire CELL12.IMUX_B4                 SERDES.Q0CH2_FDTX19
			// wire CELL12.IMUX_B5                 SERDES.Q0CH2_FDTX18
			// wire CELL12.IMUX_C0                 SERDES.Q0CH2_FDTX17
			// wire CELL12.IMUX_C1                 SERDES.Q0CH2_FDTX16
			// wire CELL12.IMUX_C2                 SERDES.Q0CH2_FDTX15
			// wire CELL12.IMUX_C3                 SERDES.Q0CH2_FDTX14
			// wire CELL12.IMUX_C4                 SERDES.Q0CH2_FDTX13
			// wire CELL12.IMUX_C5                 SERDES.Q0CH2_FDTX12
			// wire CELL12.IMUX_D0                 SERDES.Q0CH2_FDTX11
			// wire CELL12.IMUX_D1                 SERDES.Q0CH2_FDTX10
			// wire CELL12.IMUX_D2                 SERDES.Q0CH2_FDTX9
			// wire CELL12.IMUX_D3                 SERDES.Q0CH2_FDTX8
			// wire CELL12.IMUX_D4                 SERDES.Q0CH2_FDTX7
			// wire CELL12.IMUX_D5                 SERDES.Q0CH2_FDTX6
			// wire CELL12.IMUX_LSR0               SERDES.Q0CH0_FCPCSRXRST
			// wire CELL12.IMUX_LSR1               SERDES.Q0CH1_FCPCSRXRST
			// wire CELL12.IMUX_CLK0_DELAY         SERDES.Q0CH0_FITCLK
			// wire CELL12.IMUX_CLK1_DELAY         SERDES.Q0CH1_FITCLK
			// wire CELL12.OUT_F0                  SERDES.Q0CH1_FDRX15
			// wire CELL12.OUT_F1                  SERDES.Q0CH1_FDRX14
			// wire CELL12.OUT_F2                  SERDES.Q0CH1_FDRX13
			// wire CELL12.OUT_F3                  SERDES.Q0CH1_FDRX12
			// wire CELL12.OUT_F4                  SERDES.Q0CH1_FDRX11
			// wire CELL12.OUT_F5                  SERDES.Q0CH1_FDRX10
			// wire CELL12.OUT_F6                  SERDES.Q0CH1_FDRX9
			// wire CELL12.OUT_F7                  SERDES.Q0CH1_FDRX8
			// wire CELL12.OUT_Q0                  SERDES.Q0CH1_FDRX7
			// wire CELL12.OUT_Q1                  SERDES.Q0CH1_FDRX6
			// wire CELL12.OUT_Q2                  SERDES.Q0CH1_FDRX5
			// wire CELL12.OUT_Q3                  SERDES.Q0CH1_FDRX4
			// wire CELL12.OUT_Q4                  SERDES.Q0CH1_FDRX3
			// wire CELL12.OUT_Q5                  SERDES.Q0CH1_FDRX2
			// wire CELL12.OUT_Q6                  SERDES.Q0CH1_FDRX1
			// wire CELL12.OUT_Q7                  SERDES.Q0CH1_FDRX0
			// wire CELL13.IMUX_A0                 SERDES.Q0CH2_FDTX5
			// wire CELL13.IMUX_A1                 SERDES.Q0CH2_FDTX4
			// wire CELL13.IMUX_A2                 SERDES.Q0CH2_FDTX3
			// wire CELL13.IMUX_A3                 SERDES.Q0CH2_FDTX2
			// wire CELL13.IMUX_A4                 SERDES.Q0CH2_FDTX1
			// wire CELL13.IMUX_A5                 SERDES.Q0CH2_FDTX0
			// wire CELL13.IMUX_B0                 SERDES.Q0CH3_FDTX49
			// wire CELL13.IMUX_B1                 SERDES.Q0CH3_FDTX48
			// wire CELL13.IMUX_B2                 SERDES.Q0CH3_FDTX47
			// wire CELL13.IMUX_B3                 SERDES.Q0CH3_FDTX46
			// wire CELL13.IMUX_B4                 SERDES.Q0CH3_FDTX45
			// wire CELL13.IMUX_B5                 SERDES.Q0CH3_FDTX44
			// wire CELL13.IMUX_C0                 SERDES.Q0CH3_FDTX43
			// wire CELL13.IMUX_C1                 SERDES.Q0CH3_FDTX42
			// wire CELL13.IMUX_C2                 SERDES.Q0CH3_FDTX41
			// wire CELL13.IMUX_C3                 SERDES.Q0CH3_FDTX40
			// wire CELL13.IMUX_C4                 SERDES.Q0CH3_FDTX39
			// wire CELL13.IMUX_C5                 SERDES.Q0CH3_FDTX38
			// wire CELL13.IMUX_D0                 SERDES.Q0CH3_FDTX37
			// wire CELL13.IMUX_D1                 SERDES.Q0CH3_FDTX36
			// wire CELL13.IMUX_D2                 SERDES.Q0CH3_FDTX35
			// wire CELL13.IMUX_D3                 SERDES.Q0CH3_FDTX34
			// wire CELL13.IMUX_D4                 SERDES.Q0CH3_FDTX33
			// wire CELL13.IMUX_D5                 SERDES.Q0CH3_FDTX32
			// wire CELL13.IMUX_LSR0               SERDES.Q0CH2_FCPCSRXRST
			// wire CELL13.IMUX_LSR1               SERDES.Q0CH3_FCPCSRXRST
			// wire CELL13.IMUX_CLK0_DELAY         SERDES.Q0CH2_FITCLK
			// wire CELL13.IMUX_CLK1_DELAY         SERDES.Q0CH3_FITCLK
			// wire CELL13.OUT_F0                  SERDES.Q0CH2_FDRX47
			// wire CELL13.OUT_F1                  SERDES.Q0CH2_FDRX46
			// wire CELL13.OUT_F2                  SERDES.Q0CH2_FDRX45
			// wire CELL13.OUT_F3                  SERDES.Q0CH2_FDRX44
			// wire CELL13.OUT_F4                  SERDES.Q0CH2_FDRX43
			// wire CELL13.OUT_F5                  SERDES.Q0CH2_FDRX42
			// wire CELL13.OUT_F6                  SERDES.Q0CH2_FDRX41
			// wire CELL13.OUT_F7                  SERDES.Q0CH2_FDRX40
			// wire CELL13.OUT_Q0                  SERDES.Q0CH2_FDRX39
			// wire CELL13.OUT_Q1                  SERDES.Q0CH2_FDRX38
			// wire CELL13.OUT_Q2                  SERDES.Q0CH2_FDRX37
			// wire CELL13.OUT_Q3                  SERDES.Q0CH2_FDRX36
			// wire CELL13.OUT_Q4                  SERDES.Q0CH2_FDRX35
			// wire CELL13.OUT_Q5                  SERDES.Q0CH2_FDRX34
			// wire CELL13.OUT_Q6                  SERDES.Q0CH2_FDRX33
			// wire CELL13.OUT_Q7                  SERDES.Q0CH2_FDRX32
			// wire CELL14.IMUX_A0                 SERDES.Q0CH3_FDTX31
			// wire CELL14.IMUX_A1                 SERDES.Q0CH3_FDTX30
			// wire CELL14.IMUX_A2                 SERDES.Q0CH3_FDTX29
			// wire CELL14.IMUX_A3                 SERDES.Q0CH3_FDTX28
			// wire CELL14.IMUX_A4                 SERDES.Q0CH3_FDTX27
			// wire CELL14.IMUX_A5                 SERDES.Q0CH3_FDTX26
			// wire CELL14.IMUX_B0                 SERDES.Q0CH3_FDTX25
			// wire CELL14.IMUX_B1                 SERDES.Q0CH3_FDTX24
			// wire CELL14.IMUX_B2                 SERDES.Q0CH3_FDTX23
			// wire CELL14.IMUX_B3                 SERDES.Q0CH3_FDTX22
			// wire CELL14.IMUX_B4                 SERDES.Q0CH3_FDTX21
			// wire CELL14.IMUX_B5                 SERDES.Q0CH3_FDTX20
			// wire CELL14.IMUX_C0                 SERDES.Q0CH3_FDTX19
			// wire CELL14.IMUX_C1                 SERDES.Q0CH3_FDTX18
			// wire CELL14.IMUX_C2                 SERDES.Q0CH3_FDTX17
			// wire CELL14.IMUX_C3                 SERDES.Q0CH3_FDTX16
			// wire CELL14.IMUX_C4                 SERDES.Q0CH3_FDTX15
			// wire CELL14.IMUX_C5                 SERDES.Q0CH3_FDTX14
			// wire CELL14.IMUX_D0                 SERDES.Q0CH3_FDTX13
			// wire CELL14.IMUX_D1                 SERDES.Q0CH3_FDTX12
			// wire CELL14.IMUX_D2                 SERDES.Q0CH3_FDTX11
			// wire CELL14.IMUX_D3                 SERDES.Q0CH3_FDTX10
			// wire CELL14.IMUX_D4                 SERDES.Q0CH3_FDTX9
			// wire CELL14.IMUX_D5                 SERDES.Q0CH3_FDTX8
			// wire CELL14.IMUX_LSR0               SERDES.Q0CH0_FCRRST
			// wire CELL14.IMUX_LSR1               SERDES.Q0CH1_FCRRST
			// wire CELL14.IMUX_CLK0_DELAY         SERDES.Q0_FIGRPFBRRCLK1
			// wire CELL14.IMUX_CLK1_DELAY         SERDES.Q0_FIGRPFBRRCLK0
			// wire CELL14.OUT_F0                  SERDES.Q0CH2_FDRX31
			// wire CELL14.OUT_F1                  SERDES.Q0CH2_FDRX30
			// wire CELL14.OUT_F2                  SERDES.Q0CH2_FDRX29
			// wire CELL14.OUT_F3                  SERDES.Q0CH2_FDRX28
			// wire CELL14.OUT_F4                  SERDES.Q0CH2_FDRX27
			// wire CELL14.OUT_F5                  SERDES.Q0CH2_FDRX26
			// wire CELL14.OUT_F6                  SERDES.Q0CH2_FDRX25
			// wire CELL14.OUT_F7                  SERDES.Q0CH2_FDRX24
			// wire CELL14.OUT_Q0                  SERDES.Q0CH2_FDRX23
			// wire CELL14.OUT_Q1                  SERDES.Q0CH2_FDRX22
			// wire CELL14.OUT_Q2                  SERDES.Q0CH2_FDRX21
			// wire CELL14.OUT_Q3                  SERDES.Q0CH2_FDRX20
			// wire CELL14.OUT_Q4                  SERDES.Q0CH2_FDRX19
			// wire CELL14.OUT_Q5                  SERDES.Q0CH2_FDRX18
			// wire CELL14.OUT_Q6                  SERDES.Q0CH2_FDRX17
			// wire CELL14.OUT_Q7                  SERDES.Q0CH2_FDRX16
			// wire CELL15.IMUX_A0                 SERDES.Q0CH3_FDTX7
			// wire CELL15.IMUX_A1                 SERDES.Q0CH3_FDTX6
			// wire CELL15.IMUX_A2                 SERDES.Q0CH3_FDTX5
			// wire CELL15.IMUX_A3                 SERDES.Q0CH3_FDTX4
			// wire CELL15.IMUX_A4                 SERDES.Q0CH3_FDTX3
			// wire CELL15.IMUX_A5                 SERDES.Q0CH3_FDTX2
			// wire CELL15.IMUX_B0                 SERDES.Q0CH3_FDTX1
			// wire CELL15.IMUX_B1                 SERDES.Q0CH3_FDTX0
			// wire CELL15.IMUX_B2                 SERDES.Q0CH0_FCPCIEDETEN
			// wire CELL15.IMUX_B3                 SERDES.Q0CH1_FCPCIEDETEN
			// wire CELL15.IMUX_B4                 SERDES.Q0CH2_FCPCIEDETEN
			// wire CELL15.IMUX_B5                 SERDES.Q0CH3_FCPCIEDETEN
			// wire CELL15.IMUX_C0                 SERDES.Q0CH0_FCRXPOLARITY
			// wire CELL15.IMUX_C1                 SERDES.Q0CH1_FCRXPOLARITY
			// wire CELL15.IMUX_C2                 SERDES.Q0CH2_FCRXPOLARITY
			// wire CELL15.IMUX_C3                 SERDES.Q0CH3_FCRXPOLARITY
			// wire CELL15.IMUX_C4                 SERDES.Q0CH0_FCWORDALGNEN
			// wire CELL15.IMUX_C5                 SERDES.Q0CH1_FCWORDALGNEN
			// wire CELL15.IMUX_D0                 SERDES.Q0CH2_FCWORDALGNEN
			// wire CELL15.IMUX_D1                 SERDES.Q0CH3_FCWORDALGNEN
			// wire CELL15.IMUX_D2                 SERDES.Q0CH0_FCLSMEN
			// wire CELL15.IMUX_D3                 SERDES.Q0CH1_FCLSMEN
			// wire CELL15.IMUX_D4                 SERDES.Q0CH2_FCLSMEN
			// wire CELL15.IMUX_D5                 SERDES.Q0CH3_FCLSMEN
			// wire CELL15.IMUX_LSR0               SERDES.Q0CH2_FCRRST
			// wire CELL15.IMUX_LSR1               SERDES.Q0CH3_FCRRST
			// wire CELL15.IMUX_CLK0_DELAY         SERDES.Q0_FIGRPFBTWCLK1
			// wire CELL15.IMUX_CLK1_DELAY         SERDES.Q0_FIGRPFBTWCLK0
			// wire CELL15.OUT_F0                  SERDES.Q0CH2_FDRX15
			// wire CELL15.OUT_F1                  SERDES.Q0CH2_FDRX14
			// wire CELL15.OUT_F2                  SERDES.Q0CH2_FDRX13
			// wire CELL15.OUT_F3                  SERDES.Q0CH2_FDRX12
			// wire CELL15.OUT_F4                  SERDES.Q0CH2_FDRX11
			// wire CELL15.OUT_F5                  SERDES.Q0CH2_FDRX10
			// wire CELL15.OUT_F6                  SERDES.Q0CH2_FDRX9
			// wire CELL15.OUT_F7                  SERDES.Q0CH2_FDRX8
			// wire CELL15.OUT_Q0                  SERDES.Q0CH2_FDRX7
			// wire CELL15.OUT_Q1                  SERDES.Q0CH2_FDRX6
			// wire CELL15.OUT_Q2                  SERDES.Q0CH2_FDRX5
			// wire CELL15.OUT_Q3                  SERDES.Q0CH2_FDRX4
			// wire CELL15.OUT_Q4                  SERDES.Q0CH2_FDRX3
			// wire CELL15.OUT_Q5                  SERDES.Q0CH2_FDRX2
			// wire CELL15.OUT_Q6                  SERDES.Q0CH2_FDRX1
			// wire CELL15.OUT_Q7                  SERDES.Q0CH2_FDRX0
			// wire CELL16.IMUX_A0                 SERDES.Q0CH0_FCCDRFORCEDLOCK
			// wire CELL16.IMUX_A1                 SERDES.Q0CH1_FCCDRFORCEDLOCK
			// wire CELL16.IMUX_A2                 SERDES.Q0CH2_FCCDRFORCEDLOCK
			// wire CELL16.IMUX_A3                 SERDES.Q0CH3_FCCDRFORCEDLOCK
			// wire CELL16.IMUX_A4                 SERDES.Q0CH0_FCPLLLOL
			// wire CELL16.IMUX_A5                 SERDES.Q0CH1_FCPLLLOL
			// wire CELL16.IMUX_B0                 SERDES.Q0CH2_FCPLLLOL
			// wire CELL16.IMUX_B1                 SERDES.Q0CH3_FCPLLLOL
			// wire CELL16.IMUX_B2                 SERDES.Q0CH0_FDLDRTX
			// wire CELL16.IMUX_B3                 SERDES.Q0CH1_FDLDRTX
			// wire CELL16.IMUX_B4                 SERDES.Q0CH2_FDLDRTX
			// wire CELL16.IMUX_B5                 SERDES.Q0CH3_FDLDRTX
			// wire CELL16.IMUX_C0                 SERDES.Q0CH0_FCTXMARGIN2
			// wire CELL16.IMUX_C1                 SERDES.Q0CH0_FCTXMARGIN1
			// wire CELL16.IMUX_C2                 SERDES.Q0CH0_FCTXMARGIN0
			// wire CELL16.IMUX_C3                 SERDES.Q0CH1_FCTXMARGIN2
			// wire CELL16.IMUX_C4                 SERDES.Q0CH1_FCTXMARGIN1
			// wire CELL16.IMUX_C5                 SERDES.Q0CH1_FCTXMARGIN0
			// wire CELL16.IMUX_D0                 SERDES.Q0CH2_FCTXMARGIN2
			// wire CELL16.IMUX_D1                 SERDES.Q0CH2_FCTXMARGIN1
			// wire CELL16.IMUX_D2                 SERDES.Q0CH2_FCTXMARGIN0
			// wire CELL16.IMUX_D3                 SERDES.Q0CH3_FCTXMARGIN2
			// wire CELL16.IMUX_D4                 SERDES.Q0CH3_FCTXMARGIN1
			// wire CELL16.IMUX_D5                 SERDES.Q0CH3_FCTXMARGIN0
			// wire CELL16.IMUX_LSR0               SERDES.Q0CH0_FCTRST
			// wire CELL16.IMUX_LSR1               SERDES.Q0CH1_FCTRST
			// wire CELL16.IMUX_CLK0_DELAY         SERDES.Q0_FISYNCCLK
			// wire CELL16.IMUX_CLK1_DELAY         SERDES.Q0_FIRXTESTCLK
			// wire CELL16.OUT_F0                  SERDES.Q0CH3_FDRX47
			// wire CELL16.OUT_F1                  SERDES.Q0CH3_FDRX46
			// wire CELL16.OUT_F2                  SERDES.Q0CH3_FDRX45
			// wire CELL16.OUT_F3                  SERDES.Q0CH3_FDRX44
			// wire CELL16.OUT_F4                  SERDES.Q0CH3_FDRX43
			// wire CELL16.OUT_F5                  SERDES.Q0CH3_FDRX42
			// wire CELL16.OUT_F6                  SERDES.Q0CH3_FDRX41
			// wire CELL16.OUT_F7                  SERDES.Q0CH3_FDRX40
			// wire CELL16.OUT_Q0                  SERDES.Q0CH3_FDRX39
			// wire CELL16.OUT_Q1                  SERDES.Q0CH3_FDRX38
			// wire CELL16.OUT_Q2                  SERDES.Q0CH3_FDRX37
			// wire CELL16.OUT_Q3                  SERDES.Q0CH3_FDRX36
			// wire CELL16.OUT_Q4                  SERDES.Q0CH3_FDRX35
			// wire CELL16.OUT_Q5                  SERDES.Q0CH3_FDRX34
			// wire CELL16.OUT_Q6                  SERDES.Q0CH3_FDRX33
			// wire CELL16.OUT_Q7                  SERDES.Q0CH3_FDRX32
			// wire CELL17.OUT_F0                  SERDES.Q0CH3_FDRX31
			// wire CELL17.OUT_F1                  SERDES.Q0CH3_FDRX30
			// wire CELL17.OUT_F2                  SERDES.Q0CH3_FDRX29
			// wire CELL17.OUT_F3                  SERDES.Q0CH3_FDRX28
			// wire CELL17.OUT_F4                  SERDES.Q0CH3_FDRX27
			// wire CELL17.OUT_F5                  SERDES.Q0CH3_FDRX26
			// wire CELL17.OUT_F6                  SERDES.Q0CH3_FDRX25
			// wire CELL17.OUT_F7                  SERDES.Q0CH3_FDRX24
			// wire CELL17.OUT_Q0                  SERDES.Q0CH3_FDRX23
			// wire CELL17.OUT_Q1                  SERDES.Q0CH3_FDRX22
			// wire CELL17.OUT_Q2                  SERDES.Q0CH3_FDRX21
			// wire CELL17.OUT_Q3                  SERDES.Q0CH3_FDRX20
			// wire CELL17.OUT_Q4                  SERDES.Q0CH3_FDRX19
			// wire CELL17.OUT_Q5                  SERDES.Q0CH3_FDRX18
			// wire CELL17.OUT_Q6                  SERDES.Q0CH3_FDRX17
			// wire CELL17.OUT_Q7                  SERDES.Q0CH3_FDRX16
			// wire CELL18.OUT_F0                  SERDES.Q0P_SCANO20
			// wire CELL18.OUT_F1                  SERDES.Q0P_HALTGTREQTPHPRESENT
			// wire CELL18.OUT_F2                  SERDES.Q0P_HALTGTWDATVLD
			// wire CELL18.OUT_F3                  SERDES.Q0P_HALTGTWEOP
			// wire CELL18.OUT_F4                  SERDES.Q0P_HALTGTCOMPRDY
			// wire CELL18.OUT_F5                  SERDES.Q0P_HALTGTREQDES19
			// wire CELL18.OUT_F6                  SERDES.Q0P_HALTGTREQDES18
			// wire CELL18.OUT_F7                  SERDES.Q0P_HALTGTREQDES17
			// wire CELL18.OUT_Q0                  SERDES.Q0P_HALTGTREQDES14
			// wire CELL18.OUT_Q1                  SERDES.Q0P_HALTGTREQDES13
			// wire CELL18.OUT_Q2                  SERDES.Q0P_HALTGTREQDES12
			// wire CELL18.OUT_Q3                  SERDES.Q0P_HALTGTREQDES11
			// wire CELL18.OUT_Q4                  SERDES.Q0P_HALTGTREQDES10
			// wire CELL18.OUT_Q5                  SERDES.Q0P_HALTGTREQDES15
			// wire CELL18.OUT_Q6                  SERDES.Q0P_HALTGTREQDES8
			// wire CELL18.OUT_Q7                  SERDES.Q0P_HALTGTREQDES7
			// wire CELL19.OUT_F0                  SERDES.Q0P_HALTGTREQDES6
			// wire CELL19.OUT_F1                  SERDES.Q0P_HALTGTREQDES5
			// wire CELL19.OUT_F2                  SERDES.Q0P_HALTGTREQDES4
			// wire CELL19.OUT_F3                  SERDES.Q0P_HALTGTREQDES3
			// wire CELL19.OUT_F4                  SERDES.Q0P_HALTGTREQDES2
			// wire CELL19.OUT_F5                  SERDES.Q0P_HALTGTREQDES1
			// wire CELL19.OUT_Q0                  SERDES.Q0P_HALTGTREQDES0
			// wire CELL19.OUT_Q1                  SERDES.Q0P_HALTGTREQDES16
			// wire CELL19.OUT_Q2                  SERDES.Q0P_HALTSTREQATTR2
			// wire CELL19.OUT_Q3                  SERDES.Q0P_HALTSTREQATTR1
			// wire CELL19.OUT_Q4                  SERDES.Q0P_HALTSTREQATTR0
			// wire CELL19.OUT_Q5                  SERDES.Q0P_HALTGTREQMBA5
			// wire CELL20.OUT_F0                  SERDES.Q0P_HALTGTREQMBA4
			// wire CELL20.OUT_F1                  SERDES.Q0P_HALTGTREQMBA3
			// wire CELL20.OUT_F2                  SERDES.Q0P_HALTGTREQMBA2
			// wire CELL20.OUT_F3                  SERDES.Q0P_HALTGTREQMBA1
			// wire CELL20.OUT_F4                  SERDES.Q0P_HALTGTREQMBA0
			// wire CELL20.OUT_F5                  SERDES.Q0P_HALTGTREQTPHTYPE1
			// wire CELL20.OUT_F6                  SERDES.Q0P_HALTGTREQTPHTYPE0
			// wire CELL20.OUT_F7                  SERDES.Q0P_HALTGTREQTPHSTTAG7
			// wire CELL20.OUT_Q0                  SERDES.Q0P_HALTGTREQTPHSTTAG6
			// wire CELL20.OUT_Q1                  SERDES.Q0P_HALTGTREQTPHSTTAG5
			// wire CELL20.OUT_Q2                  SERDES.Q0P_HALTGTREQTPHSTTAG4
			// wire CELL20.OUT_Q3                  SERDES.Q0P_HALTGTREQTPHSTTAG3
			// wire CELL20.OUT_Q4                  SERDES.Q0P_HALTGTREQTPHSTTAG2
			// wire CELL20.OUT_Q5                  SERDES.Q0P_HALTGTREQTPHSTTAG1
			// wire CELL20.OUT_Q6                  SERDES.Q0P_HALTGTREQTPHSTTAG0
			// wire CELL20.OUT_Q7                  SERDES.Q0P_HALTGTWBVLD7
			// wire CELL21.OUT_F0                  SERDES.Q0P_HALTGTWBVLD6
			// wire CELL21.OUT_F1                  SERDES.Q0P_HALTGTWBVLD5
			// wire CELL21.OUT_F2                  SERDES.Q0P_HALTGTWBVLD4
			// wire CELL21.OUT_F3                  SERDES.Q0P_HALTGTWBVLD3
			// wire CELL21.OUT_F4                  SERDES.Q0P_HALTGTWBVLD2
			// wire CELL21.OUT_F5                  SERDES.Q0P_HALTGTWBVLD1
			// wire CELL21.OUT_F6                  SERDES.Q0P_HALTGTWBVLD0
			// wire CELL21.OUT_F7                  SERDES.Q0P_SCANO11
			// wire CELL21.OUT_Q0                  SERDES.Q0P_HALTGTREQDES9
			// wire CELL21.OUT_Q1                  SERDES.Q0P_SCANO2
			// wire CELL21.OUT_Q2                  SERDES.Q0P_SCANO21
			// wire CELL21.OUT_Q3                  SERDES.Q0P_HALTGTREQDES60
			// wire CELL21.OUT_Q4                  SERDES.Q0P_HALTGTREQDES81
			// wire CELL21.OUT_Q5                  SERDES.Q0P_HALTGTREQDES58
			// wire CELL21.OUT_Q6                  SERDES.Q0P_SCANO18
			// wire CELL21.OUT_Q7                  SERDES.Q0P_HALTGTREQDES91
			// wire CELL22.OUT_F0                  SERDES.Q0P_HALTGTREQ
			// wire CELL22.OUT_F1                  SERDES.Q0P_SCANO1
			// wire CELL22.OUT_F2                  SERDES.Q0P_INTCO
			// wire CELL22.OUT_F3                  SERDES.Q0P_HALTGTREQDES126
			// wire CELL22.OUT_F4                  SERDES.Q0P_HALTGTREQDES76
			// wire CELL22.OUT_F5                  SERDES.Q0P_HALTGTREQDES35
			// wire CELL22.OUT_F6                  SERDES.Q0P_INTDO
			// wire CELL22.OUT_F7                  SERDES.Q0P_HALTGTREQDES120
			// wire CELL22.OUT_Q0                  SERDES.Q0P_HALTGTREQDES103
			// wire CELL22.OUT_Q1                  SERDES.Q0P_HALTGTREQDES97
			// wire CELL22.OUT_Q2                  SERDES.Q0P_HALTGTREQDES57
			// wire CELL22.OUT_Q3                  SERDES.Q0P_HALTGTREQDES90
			// wire CELL22.OUT_Q4                  SERDES.Q0P_HALTGTREQDES105
			// wire CELL22.OUT_Q5                  SERDES.Q0P_HALTGTREQDES61
			// wire CELL22.OUT_Q6                  SERDES.Q0P_HALTGTREQDES68
			// wire CELL22.OUT_Q7                  SERDES.Q0P_HALTGTREQDES44
			// wire CELL23.OUT_F0                  SERDES.Q0P_HALTGTREQDES52
			// wire CELL23.OUT_F1                  SERDES.Q0P_HALTGTREQDES104
			// wire CELL23.OUT_F2                  SERDES.Q0P_HALTGTREQDES62
			// wire CELL23.OUT_F3                  SERDES.Q0P_HALTGTREQDES89
			// wire CELL23.OUT_F4                  SERDES.Q0P_HALTGTREQDES54
			// wire CELL23.OUT_F5                  SERDES.Q0P_HALTGTREQDES124
			// wire CELL23.OUT_F6                  SERDES.Q0P_HALTGTREQDES47
			// wire CELL23.OUT_F7                  SERDES.Q0P_HALTGTREQDES77
			// wire CELL23.OUT_Q0                  SERDES.Q0P_HALTGTREQDES102
			// wire CELL23.OUT_Q1                  SERDES.Q0P_INTAO
			// wire CELL23.OUT_Q2                  SERDES.Q0P_HALTGTREQDES41
			// wire CELL23.OUT_Q3                  SERDES.Q0P_HALTGTREQDES31
			// wire CELL23.OUT_Q4                  SERDES.Q0P_HALTGTREQDES127
			// wire CELL23.OUT_Q5                  SERDES.Q0P_INTBO
			// wire CELL23.OUT_Q6                  SERDES.Q0P_HALTGTREQDES21
			// wire CELL23.OUT_Q7                  SERDES.Q0P_HALTGTREQDES23
			// wire CELL24.OUT_F0                  SERDES.Q0P_HALTGTREQDES30
			// wire CELL24.OUT_F1                  SERDES.Q0P_HALTGTREQDES33
			// wire CELL24.OUT_F2                  SERDES.Q0P_HALTGTREQDES24
			// wire CELL24.OUT_F3                  SERDES.Q0P_HALTGTREQDES25
			// wire CELL24.OUT_F4                  SERDES.Q0P_HALTGTREQDES34
			// wire CELL24.OUT_F5                  SERDES.Q0P_HALTGTREQDES51
			// wire CELL24.OUT_F6                  SERDES.Q0P_HALTGTREQDES22
			// wire CELL24.OUT_F7                  SERDES.Q0P_HALTGTREQDES26
			// wire CELL24.OUT_Q0                  SERDES.Q0P_HALTGTREQDES32
			// wire CELL24.OUT_Q1                  SERDES.Q0P_HALTGTREQDES43
			// wire CELL24.OUT_Q2                  SERDES.Q0P_HALTGTREQDES48
			// wire CELL24.OUT_Q3                  SERDES.Q0P_HALTGTREQDES49
			// wire CELL24.OUT_Q4                  SERDES.Q0P_HALTGTREQDES111
			// wire CELL24.OUT_Q5                  SERDES.Q0P_HALTGTREQDES55
			// wire CELL24.OUT_Q6                  SERDES.Q0P_HALTGTREQDES66
			// wire CELL24.OUT_Q7                  SERDES.Q0P_HALTGTREQDES93
			// wire CELL27.IMUX_A0                 SERDES.Q0P_HALTGTCOMPDES9
			// wire CELL27.IMUX_A1                 SERDES.Q0P_HALTGTCOMPDES10
			// wire CELL27.IMUX_A2                 SERDES.Q0P_HALTGTCOMPDES11
			// wire CELL27.IMUX_A3                 SERDES.Q0P_HALTGTCOMPDES13
			// wire CELL27.IMUX_A4                 SERDES.Q0P_HALTGTCOMPDES14
			// wire CELL27.IMUX_A5                 SERDES.Q0P_HALTGTCOMPDES16
			// wire CELL27.IMUX_B0                 SERDES.Q0P_HALTGTCOMPDES17
			// wire CELL27.IMUX_B1                 SERDES.Q0P_HALTGTCOMPDES22
			// wire CELL27.IMUX_B2                 SERDES.Q0P_HALTGTCOMPDES23
			// wire CELL27.IMUX_B3                 SERDES.Q0P_HALTGTCOMPDES24
			// wire CELL27.IMUX_B4                 SERDES.Q0P_HALTGTCOMPDES25
			// wire CELL27.IMUX_B5                 SERDES.Q0P_HALTGTCOMPDES26
			// wire CELL27.IMUX_C0                 SERDES.Q0P_HALTGTCOMPDES27
			// wire CELL27.IMUX_C1                 SERDES.Q0P_HALTGTCOMPDES28
			// wire CELL27.IMUX_C2                 SERDES.Q0P_HALTGTCOMPDES29
			// wire CELL27.IMUX_C3                 SERDES.Q0P_HALTGTCOMPDES30
			// wire CELL27.IMUX_C4                 SERDES.Q0P_HALTGTCOMPDES31
			// wire CELL27.IMUX_C5                 SERDES.Q0P_HALTGTCOMPDES32
			// wire CELL27.IMUX_D0                 SERDES.Q0P_HALTGTCOMPDES33
			// wire CELL27.IMUX_D1                 SERDES.Q0P_HALTGTCOMPDES59
			// wire CELL27.IMUX_D2                 SERDES.Q0P_HALTGTCOMPDES61
			// wire CELL27.IMUX_D3                 SERDES.Q0P_HALTGTCOMPDES62
			// wire CELL27.IMUX_D4                 SERDES.Q0P_HALTGTCOMPDES63
			// wire CELL27.IMUX_D5                 SERDES.Q0P_HALTGTCOMPDES127
			// wire CELL27.IMUX_LSR0               SERDES.Q0P_MBISTMODE
			// wire CELL27.IMUX_LSR1               SERDES.Q0P_SCANRSTN
			// wire CELL27.IMUX_CLK0_DELAY         SERDES.Q0P_SCANCLK
			// wire CELL27.IMUX_CLK1_DELAY         SERDES.Q0P_MBISTCLK
			// wire CELL27.IMUX_CE0                SERDES.Q0P_SCANI19
			// wire CELL27.IMUX_CE1                SERDES.Q0P_SCANI9
			// wire CELL27.IMUX_CE2                SERDES.Q0P_SCANI10
			// wire CELL27.IMUX_CE3                SERDES.Q0P_SCANI20
			// wire CELL27.OUT_F0                  SERDES.Q0P_HALTGTREQDES20
			// wire CELL27.OUT_F1                  SERDES.Q0P_HALTGTREQDES96
			// wire CELL27.OUT_F2                  SERDES.Q0P_HALTGTREQDES95
			// wire CELL27.OUT_F3                  SERDES.Q0P_HALTGTREQDES125
			// wire CELL27.OUT_F4                  SERDES.Q0P_HALTGTREQDES101
			// wire CELL27.OUT_F5                  SERDES.Q0P_HALTGTREQDES99
			// wire CELL27.OUT_F6                  SERDES.Q0P_HALTGTREQDES80
			// wire CELL27.OUT_F7                  SERDES.Q0P_HALTGTREQDES56
			// wire CELL27.OUT_Q0                  SERDES.Q0P_HALTGTREQDES69
			// wire CELL27.OUT_Q1                  SERDES.Q0P_HALTGTREQDES78
			// wire CELL27.OUT_Q2                  SERDES.Q0P_HALTGTREQDES110
			// wire CELL27.OUT_Q3                  SERDES.Q0P_HALTGTREQDES84
			// wire CELL27.OUT_Q4                  SERDES.Q0P_HALTGTREQDES73
			// wire CELL27.OUT_Q5                  SERDES.Q0P_HALTGTREQDES70
			// wire CELL27.OUT_Q6                  SERDES.Q0P_HALTGTREQDES106
			// wire CELL27.OUT_Q7                  SERDES.Q0P_HALTGTREQDES87
			// wire CELL28.IMUX_A0                 SERDES.Q0P_HALTGTCOMPDES64
			// wire CELL28.IMUX_A1                 SERDES.Q0P_HALTGTCOMPDES65
			// wire CELL28.IMUX_A2                 SERDES.Q0P_HALTGTCOMPDES66
			// wire CELL28.IMUX_A3                 SERDES.Q0P_HALTGTCOMPDES67
			// wire CELL28.IMUX_A4                 SERDES.Q0P_HALTGTCOMPDES69
			// wire CELL28.IMUX_A5                 SERDES.Q0P_HALTGTCOMPDES71
			// wire CELL28.IMUX_B0                 SERDES.Q0P_HALTGTCOMPDES72
			// wire CELL28.IMUX_B1                 SERDES.Q0P_HALTGTCOMPDES73
			// wire CELL28.IMUX_B2                 SERDES.Q0P_HALTGTCOMPDES74
			// wire CELL28.IMUX_B3                 SERDES.Q0P_HALTGTCOMPDES77
			// wire CELL28.IMUX_B4                 SERDES.Q0P_HALTGTCOMPDES78
			// wire CELL28.IMUX_B5                 SERDES.Q0P_HALTGTCOMPDES79
			// wire CELL28.IMUX_C0                 SERDES.Q0P_HALTGTCLNTCOMPIDEN
			// wire CELL28.IMUX_C1                 SERDES.Q0P_HALTGTCOMPDES121
			// wire CELL28.IMUX_C2                 SERDES.Q0P_HALTGTCOMPDES80
			// wire CELL28.IMUX_C3                 SERDES.Q0P_HALTGTCOMPDES81
			// wire CELL28.IMUX_C4                 SERDES.Q0P_HALTGTCOMPDES102
			// wire CELL28.IMUX_C5                 SERDES.Q0P_HALTGTCOMPDES95
			// wire CELL28.IMUX_D0                 SERDES.Q0P_HALTGTCOMPDES94
			// wire CELL28.IMUX_D1                 SERDES.Q0P_HALTGTCOMPDES99
			// wire CELL28.IMUX_D2                 SERDES.Q0P_HALTGTCOMPDES103
			// wire CELL28.IMUX_D3                 SERDES.Q0P_HALTGTCOMPDES125
			// wire CELL28.IMUX_D4                 SERDES.Q0P_HALTGTCOMPDES96
			// wire CELL28.IMUX_D5                 SERDES.Q0P_HALTGTCOMPDES126
			// wire CELL28.IMUX_LSR0               SERDES.Q0P_SCANMODE
			// wire CELL28.IMUX_LSR1               SERDES.Q0P_MBISTRSTN
			// wire CELL28.IMUX_CE0                SERDES.Q0P_SCANI24
			// wire CELL28.IMUX_CE1                SERDES.Q0P_SCANI0
			// wire CELL28.IMUX_CE2                SERDES.Q0P_SCANI11
			// wire CELL28.IMUX_CE3                SERDES.Q0P_SCANI17
			// wire CELL28.OUT_F0                  SERDES.Q0P_HALTGTREQDES82
			// wire CELL28.OUT_F1                  SERDES.Q0P_HALTGTREQDES75
			// wire CELL28.OUT_F2                  SERDES.Q0P_HALTGTREQDES109
			// wire CELL28.OUT_F3                  SERDES.Q0P_HALTGTREQDES85
			// wire CELL28.OUT_F4                  SERDES.Q0P_HALTGTREQDES74
			// wire CELL28.OUT_F5                  SERDES.Q0P_HALTGTREQDES71
			// wire CELL28.OUT_F6                  SERDES.Q0P_HALTGTREQDES98
			// wire CELL28.OUT_F7                  SERDES.Q0P_HALTGTREQDES83
			// wire CELL28.OUT_Q0                  SERDES.Q0P_HALTGTREQDES79
			// wire CELL28.OUT_Q1                  SERDES.Q0P_HALTGTREQDES121
			// wire CELL28.OUT_Q2                  SERDES.Q0P_HALTGTREQDES67
			// wire CELL28.OUT_Q3                  SERDES.Q0P_HALTGTREQDES100
			// wire CELL28.OUT_Q4                  SERDES.Q0P_HALTGTREQDES65
			// wire CELL28.OUT_Q5                  SERDES.Q0P_HALTGTREQDES88
			// wire CELL28.OUT_Q6                  SERDES.Q0P_HALTGTREQDES72
			// wire CELL28.OUT_Q7                  SERDES.Q0P_HALTGTREQDES94
			// wire CELL29.IMUX_A0                 SERDES.Q0P_HALTGTCOMPDES101
			// wire CELL29.IMUX_A1                 SERDES.Q0P_HALTGTCOMPDES86
			// wire CELL29.IMUX_A2                 SERDES.Q0P_HALTGTCOMPDES85
			// wire CELL29.IMUX_A3                 SERDES.Q0P_HALTGTCOMPDES90
			// wire CELL29.IMUX_A4                 SERDES.Q0P_HALTGTCOMPDES92
			// wire CELL29.IMUX_A5                 SERDES.Q0P_HALTGTCOMPDES100
			// wire CELL29.IMUX_B0                 SERDES.Q0P_HALTGTCOMPDES98
			// wire CELL29.IMUX_B1                 SERDES.Q0P_HALTGTCOMPDES122
			// wire CELL29.IMUX_B2                 SERDES.Q0P_HALTGTCOMPDES108
			// wire CELL29.IMUX_B3                 SERDES.Q0P_HALTGTCOMPDES123
			// wire CELL29.IMUX_B4                 SERDES.Q0P_HALTGTCOMPDES124
			// wire CELL29.IMUX_B5                 SERDES.Q0P_HALTGTCOMPDES118
			// wire CELL29.IMUX_C0                 SERDES.Q0P_HALTGTCOMPDES116
			// wire CELL29.IMUX_C1                 SERDES.Q0P_HALTGTCOMPDES115
			// wire CELL29.IMUX_C2                 SERDES.Q0P_HALTGTCOMPDES93
			// wire CELL29.IMUX_C3                 SERDES.Q0P_HALTGTCOMPDES104
			// wire CELL29.IMUX_C4                 SERDES.Q0P_HALTGTCOMPDES84
			// wire CELL29.IMUX_C5                 SERDES.Q0P_HALTGTCOMPDES105
			// wire CELL29.IMUX_D0                 SERDES.Q0P_HALTGTCOMPDES83
			// wire CELL29.IMUX_D1                 SERDES.Q0P_HALTGTCOMPDES107
			// wire CELL29.IMUX_D2                 SERDES.Q0P_HALTGTCOMPDES120
			// wire CELL29.IMUX_D3                 SERDES.Q0P_HALTGTCOMPDES89
			// wire CELL29.IMUX_D4                 SERDES.Q0P_HALTGTCOMPDES87
			// wire CELL29.IMUX_D5                 SERDES.Q0P_HALTGTCOMPDES91
			// wire CELL29.IMUX_LSR0               SERDES.Q0P_RSTN
			// wire CELL29.IMUX_LSR1               SERDES.Q0P_SCANENA
			// wire CELL29.IMUX_CE0                SERDES.Q0P_SCANI8
			// wire CELL29.IMUX_CE1                SERDES.Q0P_SCANI12
			// wire CELL29.IMUX_CE2                SERDES.Q0P_SCANI18
			// wire CELL29.IMUX_CE3                SERDES.Q0P_SCANI7
			// wire CELL29.OUT_F0                  SERDES.Q0P_HALTGTREQDES64
			// wire CELL29.OUT_F1                  SERDES.Q0P_HALTGTREQDES63
			// wire CELL29.OUT_F2                  SERDES.Q0P_HALTGTREQDES86
			// wire CELL29.OUT_F3                  SERDES.Q0P_HALTGTREQDES92
			// wire CELL29.OUT_F4                  SERDES.Q0P_HALTGTREQDES53
			// wire CELL29.OUT_F5                  SERDES.Q0P_HALTGTREQDES50
			// wire CELL29.OUT_F6                  SERDES.Q0P_HALTGTREQDES28
			// wire CELL29.OUT_F7                  SERDES.Q0P_HALTGTREQDES29
			// wire CELL29.OUT_Q0                  SERDES.Q0P_HALTGTREQDES123
			// wire CELL29.OUT_Q1                  SERDES.Q0P_HALTGTREQDES59
			// wire CELL29.OUT_Q2                  SERDES.Q0P_HALTGTREQDES46
			// wire CELL29.OUT_Q3                  SERDES.Q0P_HALTGTREQDES45
			// wire CELL29.OUT_Q4                  SERDES.Q0P_HALTGTREQDES27
			// wire CELL29.OUT_Q5                  SERDES.Q0P_HALTGTREQDES122
			// wire CELL29.OUT_Q6                  SERDES.Q0P_HALTGTREQDES42
			// wire CELL29.OUT_Q7                  SERDES.Q0P_SCANO22
			// wire CELL30.IMUX_A0                 SERDES.Q0P_HALTGTCOMPDES113
			// wire CELL30.IMUX_A1                 SERDES.Q0P_HALTGTCOMPDES114
			// wire CELL30.IMUX_A2                 SERDES.Q0P_HALTGTCOMPDES88
			// wire CELL30.IMUX_A3                 SERDES.Q0P_HALTGTCOMPDES117
			// wire CELL30.IMUX_A4                 SERDES.Q0P_HALTGTCOMPDES97
			// wire CELL30.IMUX_A5                 SERDES.Q0P_HALTGTCOMPDES112
			// wire CELL30.IMUX_B0                 SERDES.Q0P_HALTGTCOMPDES82
			// wire CELL30.IMUX_B1                 SERDES.Q0P_HALTGTCOMPDES76
			// wire CELL30.IMUX_B2                 SERDES.Q0P_HALTGTCOMPDES109
			// wire CELL30.IMUX_B3                 SERDES.Q0P_HALTGTCOMPDES111
			// wire CELL30.IMUX_B4                 SERDES.Q0P_HALTGTCOMPDES75
			// wire CELL30.IMUX_B5                 SERDES.Q0P_HALTGTCOMPDES110
			// wire CELL30.IMUX_C0                 SERDES.Q0P_HALTGTCOMPDES106
			// wire CELL30.IMUX_C1                 SERDES.Q0P_HALTGTCOMPDES70
			// wire CELL30.IMUX_C2                 SERDES.Q0P_HALTGTCOMPDES60
			// wire CELL30.IMUX_C3                 SERDES.Q0P_HALTGTCOMPDES58
			// wire CELL30.IMUX_C4                 SERDES.Q0P_HALTGTCOMPDES57
			// wire CELL30.IMUX_C5                 SERDES.Q0P_HALTGTCOMPDES56
			// wire CELL30.IMUX_D0                 SERDES.Q0P_HALTGTCOMPDES55
			// wire CELL30.IMUX_D1                 SERDES.Q0P_HALTGTCOMPDES54
			// wire CELL30.IMUX_D2                 SERDES.Q0P_HALTGTCOMPDES53
			// wire CELL30.IMUX_D3                 SERDES.Q0P_HALTGTCOMPDES52
			// wire CELL30.IMUX_D4                 SERDES.Q0P_HALTGTCOMPDES51
			// wire CELL30.IMUX_D5                 SERDES.Q0P_HALTGTCOMPDES50
			// wire CELL30.IMUX_LSR0               SERDES.Q0P_HOTRSTIN
			// wire CELL30.IMUX_CE0                SERDES.Q0P_SCANI6
			// wire CELL30.IMUX_CE1                SERDES.Q0P_SCANI26
			// wire CELL30.IMUX_CE2                SERDES.Q0P_SCANI25
			// wire CELL30.IMUX_CE3                SERDES.Q0P_SCANI2
			// wire CELL30.OUT_F0                  SERDES.Q0P_HALMSTWRDY
			// wire CELL30.OUT_F1                  SERDES.Q0P_HALTGTREQDES40
			// wire CELL30.OUT_F2                  SERDES.Q0P_SCANO14
			// wire CELL30.OUT_F3                  SERDES.Q0P_HALTGTREQDES36
			// wire CELL30.OUT_F4                  SERDES.Q0P_HALTGTREQDES38
			// wire CELL30.OUT_F5                  SERDES.Q0P_PWRSTATECHNGINT
			// wire CELL30.OUT_F6                  SERDES.Q0P_HALTGTREQDES37
			// wire CELL30.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES116
			// wire CELL30.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES115
			// wire CELL30.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES117
			// wire CELL30.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES114
			// wire CELL30.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES113
			// wire CELL30.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES118
			// wire CELL30.OUT_Q5                  SERDES.Q0P_SCANO19
			// wire CELL30.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES109
			// wire CELL30.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES112
			// wire CELL31.IMUX_A0                 SERDES.Q0P_HALTGTCOMPDES49
			// wire CELL31.IMUX_A1                 SERDES.Q0P_HALTGTCOMPDES48
			// wire CELL31.IMUX_A2                 SERDES.Q0P_HALTGTCOMPDES47
			// wire CELL31.IMUX_A3                 SERDES.Q0P_HALTGTCOMPDES46
			// wire CELL31.IMUX_A4                 SERDES.Q0P_HALTGTCOMPDES45
			// wire CELL31.IMUX_A5                 SERDES.Q0P_HALTGTCOMPDES44
			// wire CELL31.IMUX_B0                 SERDES.Q0P_HALTGTCOMPDES43
			// wire CELL31.IMUX_B1                 SERDES.Q0P_HALTGTCOMPDES42
			// wire CELL31.IMUX_B2                 SERDES.Q0P_HALTGTCOMPDES41
			// wire CELL31.IMUX_B3                 SERDES.Q0P_HALTGTCOMPDES40
			// wire CELL31.IMUX_B4                 SERDES.Q0P_HALTGTCOMPDES39
			// wire CELL31.IMUX_B5                 SERDES.Q0P_HALTGTCOMPDES38
			// wire CELL31.IMUX_C0                 SERDES.Q0P_HALTGTCOMPDES37
			// wire CELL31.IMUX_C1                 SERDES.Q0P_HALTGTCOMPDES36
			// wire CELL31.IMUX_C2                 SERDES.Q0P_HALTGTCOMPDES35
			// wire CELL31.IMUX_C3                 SERDES.Q0P_HALTGTCOMPDES34
			// wire CELL31.IMUX_C4                 SERDES.Q0P_HALTGTCOMPDES21
			// wire CELL31.IMUX_C5                 SERDES.Q0P_HALTGTCOMPDES68
			// wire CELL31.IMUX_D0                 SERDES.Q0P_HALTGTCOMPDES20
			// wire CELL31.IMUX_D1                 SERDES.Q0P_HALTGTCOMPDES19
			// wire CELL31.IMUX_D2                 SERDES.Q0P_HALTGTCOMPDES18
			// wire CELL31.IMUX_D3                 SERDES.Q0P_HALTGTCOMPDES15
			// wire CELL31.IMUX_D4                 SERDES.Q0P_HALTGTCOMPDES12
			// wire CELL31.IMUX_D5                 SERDES.Q0P_HALTGTCOMPDES8
			// wire CELL31.IMUX_CE0                SERDES.Q0P_SCANI16
			// wire CELL31.IMUX_CE1                SERDES.Q0P_SCANI14
			// wire CELL31.IMUX_CE2                SERDES.Q0P_SCANI21
			// wire CELL31.IMUX_CE3                SERDES.Q0P_SCANI1
			// wire CELL31.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES108
			// wire CELL31.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES110
			// wire CELL31.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES107
			// wire CELL31.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES126
			// wire CELL31.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES125
			// wire CELL31.OUT_F5                  SERDES.Q0P_HALMSTCOMPDES111
			// wire CELL31.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES127
			// wire CELL31.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES119
			// wire CELL31.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES79
			// wire CELL31.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES104
			// wire CELL31.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES102
			// wire CELL31.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES101
			// wire CELL31.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES103
			// wire CELL31.OUT_Q5                  SERDES.Q0P_HALMSTCOMPDES76
			// wire CELL31.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES67
			// wire CELL31.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES72
			// wire CELL32.IMUX_A0                 SERDES.Q0P_HALTGTCOMPDES7
			// wire CELL32.IMUX_A1                 SERDES.Q0P_HALTGTCOMPDES6
			// wire CELL32.IMUX_A2                 SERDES.Q0P_HALTGTCOMPDES5
			// wire CELL32.IMUX_A3                 SERDES.Q0P_HALTGTCOMPDES4
			// wire CELL32.IMUX_A4                 SERDES.Q0P_HALTGTCOMPDES3
			// wire CELL32.IMUX_A5                 SERDES.Q0P_HALTGTCOMPDES2
			// wire CELL32.IMUX_B0                 SERDES.Q0P_HALTGTCOMPDES1
			// wire CELL32.IMUX_B1                 SERDES.Q0P_HALTGTCOMPDES0
			// wire CELL32.IMUX_B2                 SERDES.Q0P_HALTGTCOMPBVLD7
			// wire CELL32.IMUX_B3                 SERDES.Q0P_HALTGTCOMPBVLD6
			// wire CELL32.IMUX_B4                 SERDES.Q0P_HALTGTCOMPBVLD5
			// wire CELL32.IMUX_B5                 SERDES.Q0P_HALTGTCOMPBVLD4
			// wire CELL32.IMUX_C0                 SERDES.Q0P_HALTGTCOMPBVLD3
			// wire CELL32.IMUX_C1                 SERDES.Q0P_HALTGTCOMPBVLD2
			// wire CELL32.IMUX_C2                 SERDES.Q0P_HALTGTCOMPBVLD1
			// wire CELL32.IMUX_C3                 SERDES.Q0P_HALTGTCOMPBVLD0
			// wire CELL32.IMUX_C4                 SERDES.Q0P_HALTGTCLNTCOMPID15
			// wire CELL32.IMUX_C5                 SERDES.Q0P_HALTGTCLNTCOMPID14
			// wire CELL32.IMUX_D0                 SERDES.Q0P_HALTGTCLNTCOMPID13
			// wire CELL32.IMUX_D1                 SERDES.Q0P_HALTGTCLNTCOMPID12
			// wire CELL32.IMUX_D2                 SERDES.Q0P_HALTGTCLNTCOMPID11
			// wire CELL32.IMUX_D3                 SERDES.Q0P_HALTGTCLNTCOMPID10
			// wire CELL32.IMUX_D4                 SERDES.Q0P_HALTGTCLNTCOMPID9
			// wire CELL32.IMUX_D5                 SERDES.Q0P_HALTGTCLNTCOMPID8
			// wire CELL32.IMUX_CE0                SERDES.Q0P_SCANI13
			// wire CELL32.IMUX_CE1                SERDES.Q0P_SCANI3
			// wire CELL32.IMUX_CE2                SERDES.Q0P_SCANI15
			// wire CELL32.IMUX_CE3                SERDES.Q0P_SCANI23
			// wire CELL32.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES75
			// wire CELL32.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES105
			// wire CELL32.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES70
			// wire CELL32.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES74
			// wire CELL32.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES106
			// wire CELL32.OUT_F5                  SERDES.Q0P_SCANO8
			// wire CELL32.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES73
			// wire CELL32.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES71
			// wire CELL32.OUT_Q0                  SERDES.Q0P_HALTGTREQDES39
			// wire CELL32.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES68
			// wire CELL32.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES91
			// wire CELL32.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES93
			// wire CELL32.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES66
			// wire CELL32.OUT_Q5                  SERDES.Q0P_HALMSTCOMPDES90
			// wire CELL32.OUT_Q6                  SERDES.Q0P_SCANO5
			// wire CELL32.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES64
			// wire CELL33.IMUX_A0                 SERDES.Q0P_HALTGTCLNTCOMPID7
			// wire CELL33.IMUX_A1                 SERDES.Q0P_HALTGTCLNTCOMPID6
			// wire CELL33.IMUX_A2                 SERDES.Q0P_HALTGTCLNTCOMPID5
			// wire CELL33.IMUX_A3                 SERDES.Q0P_HALTGTCLNTCOMPID4
			// wire CELL33.IMUX_A4                 SERDES.Q0P_HALTGTCLNTCOMPID3
			// wire CELL33.IMUX_A5                 SERDES.Q0P_HALTGTCLNTCOMPID2
			// wire CELL33.IMUX_B0                 SERDES.Q0P_HALTGTCLNTCOMPID1
			// wire CELL33.IMUX_B1                 SERDES.Q0P_HALTGTCLNTCOMPID0
			// wire CELL33.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES106
			// wire CELL33.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES105
			// wire CELL33.IMUX_B4                 SERDES.Q0P_HALTGTCAREQDES104
			// wire CELL33.IMUX_B5                 SERDES.Q0P_HALTGTCAREQDES98
			// wire CELL33.IMUX_C0                 SERDES.Q0P_HALTGTCAREQDES97
			// wire CELL33.IMUX_C1                 SERDES.Q0P_HALTGTCAREQDES96
			// wire CELL33.IMUX_C2                 SERDES.Q0P_HALTGTCAREQDES94
			// wire CELL33.IMUX_C3                 SERDES.Q0P_HALTGTCAREQDES93
			// wire CELL33.IMUX_C4                 SERDES.Q0P_HALTGTCAREQDES92
			// wire CELL33.IMUX_C5                 SERDES.Q0P_HALTGTCAREQDES91
			// wire CELL33.IMUX_D0                 SERDES.Q0P_HALTGTCAREQDES90
			// wire CELL33.IMUX_D1                 SERDES.Q0P_HALTGTCAREQDES89
			// wire CELL33.IMUX_D2                 SERDES.Q0P_HALTGTCAREQDES88
			// wire CELL33.IMUX_D3                 SERDES.Q0P_HALTGTCAREQDES87
			// wire CELL33.IMUX_D4                 SERDES.Q0P_HALTGTCAREQDES85
			// wire CELL33.IMUX_D5                 SERDES.Q0P_HALTGTCAREQDES121
			// wire CELL33.IMUX_CE0                SERDES.Q0P_SCANI22
			// wire CELL33.IMUX_CE1                SERDES.Q0P_SCANI4
			// wire CELL33.IMUX_CE2                SERDES.Q0P_SCANI5
			// wire CELL33.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES94
			// wire CELL33.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES92
			// wire CELL33.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES69
			// wire CELL33.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES65
			// wire CELL33.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES95
			// wire CELL33.OUT_F5                  SERDES.Q0P_MSIVECCNT1
			// wire CELL33.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES89
			// wire CELL33.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES88
			// wire CELL33.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES77
			// wire CELL33.OUT_Q1                  SERDES.Q0P_MSIVECCNT2
			// wire CELL33.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES78
			// wire CELL33.OUT_Q3                  SERDES.Q0P_MSIVECCNT0
			// wire CELL33.OUT_Q4                  SERDES.Q0P_SCANO7
			// wire CELL33.OUT_Q5                  SERDES.Q0P_INTACK
			// wire CELL33.OUT_Q6                  SERDES.Q0P_MSIEN
			// wire CELL33.OUT_Q7                  SERDES.Q0P_SCANO9
			// wire CELL34.IMUX_A2                 SERDES.Q0P_HALTGTCAREQDES84
			// wire CELL34.IMUX_A3                 SERDES.Q0P_HALTGTCAREQDES80
			// wire CELL34.IMUX_A4                 SERDES.Q0P_HALTGTCAREQDES79
			// wire CELL34.IMUX_A5                 SERDES.Q0P_HALTGTCAREQDES78
			// wire CELL34.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES77
			// wire CELL34.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES76
			// wire CELL34.IMUX_B4                 SERDES.Q0P_HALTGTCAREQDES75
			// wire CELL34.IMUX_B5                 SERDES.Q0P_HALTGTCAREQDES74
			// wire CELL34.IMUX_C2                 SERDES.Q0P_HALTGTCAREQDES99
			// wire CELL34.IMUX_C3                 SERDES.Q0P_HALTGTCAREQDES86
			// wire CELL34.IMUX_C4                 SERDES.Q0P_HALTGTCAREQDES73
			// wire CELL34.IMUX_C5                 SERDES.Q0P_HALTGTCAREQDES72
			// wire CELL34.IMUX_D2                 SERDES.Q0P_HALTGTCAREQDES71
			// wire CELL34.IMUX_D3                 SERDES.Q0P_HALTGTCAREQDES70
			// wire CELL34.IMUX_D4                 SERDES.Q0P_HALTGTCAREQDES69
			// wire CELL34.IMUX_D5                 SERDES.Q0P_HALTGTCAREQDES68
			// wire CELL34.OUT_F2                  SERDES.Q0P_HALMSTRBVLD4
			// wire CELL34.OUT_F3                  SERDES.Q0P_HALMSTRBVLD3
			// wire CELL34.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES85
			// wire CELL34.OUT_F5                  SERDES.Q0P_HALMSTCOMPDES120
			// wire CELL34.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES84
			// wire CELL34.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES87
			// wire CELL34.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES86
			// wire CELL34.OUT_Q3                  SERDES.Q0P_HALMSTRBVLD1
			// wire CELL34.OUT_Q4                  SERDES.Q0P_HALMSTRBVLD7
			// wire CELL34.OUT_Q5                  SERDES.Q0P_HALMSTRBVLD6
			// wire CELL34.OUT_Q6                  SERDES.Q0P_HALMSTCOMPVLD
			// wire CELL34.OUT_Q7                  SERDES.Q0P_HALMSTCOMPSOP
			// wire CELL35.IMUX_A0                 SERDES.Q0P_HALTGTCAREQDES82
			// wire CELL35.IMUX_A1                 SERDES.Q0P_HALTGTCAREQDES67
			// wire CELL35.IMUX_A2                 SERDES.Q0P_HALTGTCAREQDES66
			// wire CELL35.IMUX_A3                 SERDES.Q0P_HALTGTCAREQDES65
			// wire CELL35.IMUX_A4                 SERDES.Q0P_HALTGTCAREQDES64
			// wire CELL35.IMUX_A5                 SERDES.Q0P_HALTGTCAREQDES63
			// wire CELL35.IMUX_B0                 SERDES.Q0P_HALTGTCAREQDES62
			// wire CELL35.IMUX_B1                 SERDES.Q0P_HALTGTCAREQDES83
			// wire CELL35.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES61
			// wire CELL35.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES60
			// wire CELL35.IMUX_B4                 SERDES.Q0P_HALTGTCAREQDES95
			// wire CELL35.IMUX_B5                 SERDES.Q0P_HALTGTCAREQDES59
			// wire CELL35.IMUX_C0                 SERDES.Q0P_HALTGTCAREQDES58
			// wire CELL35.IMUX_C1                 SERDES.Q0P_HALTGTCAREQDES57
			// wire CELL35.IMUX_C2                 SERDES.Q0P_HALTGTCAREQDES56
			// wire CELL35.IMUX_C3                 SERDES.Q0P_HALTGTCAREQDES55
			// wire CELL35.IMUX_C4                 SERDES.Q0P_HALTGTCAREQDES54
			// wire CELL35.IMUX_C5                 SERDES.Q0P_HALTGTCAREQDES53
			// wire CELL35.IMUX_D0                 SERDES.Q0P_HALTGTCAREQDES52
			// wire CELL35.IMUX_D1                 SERDES.Q0P_HALTGTCAREQDES100
			// wire CELL35.IMUX_D2                 SERDES.Q0P_HALTGTCAREQDES51
			// wire CELL35.IMUX_D3                 SERDES.Q0P_HALTGTCAREQDES50
			// wire CELL35.IMUX_D4                 SERDES.Q0P_HALTGTCAREQDES49
			// wire CELL35.IMUX_D5                 SERDES.Q0P_HALTGTCAREQDES48
			// wire CELL35.OUT_F0                  SERDES.Q0P_HALMSTRBVLD0
			// wire CELL35.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES0
			// wire CELL35.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES83
			// wire CELL35.OUT_F3                  SERDES.Q0P_HALMSTCOMPEOP
			// wire CELL35.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES1
			// wire CELL35.OUT_F5                  SERDES.Q0P_HALMSTRBVLD5
			// wire CELL35.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES80
			// wire CELL35.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES100
			// wire CELL35.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES2
			// wire CELL35.OUT_Q1                  SERDES.Q0P_SCANO6
			// wire CELL35.OUT_Q2                  SERDES.Q0P_HALMSTRBVLD2
			// wire CELL35.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES81
			// wire CELL35.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES99
			// wire CELL35.OUT_Q5                  SERDES.Q0P_HALMSTCOMPDES30
			// wire CELL35.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES96
			// wire CELL35.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES38
			// wire CELL36.IMUX_A0                 SERDES.Q0P_HALTGTCAREQDES81
			// wire CELL36.IMUX_A1                 SERDES.Q0P_HALTGTCAREQDES101
			// wire CELL36.IMUX_A2                 SERDES.Q0P_HALTGTCAREQDES47
			// wire CELL36.IMUX_A3                 SERDES.Q0P_HALTGTCAREQDES46
			// wire CELL36.IMUX_A4                 SERDES.Q0P_HALTGTCAREQDES45
			// wire CELL36.IMUX_A5                 SERDES.Q0P_HALTGTCAREQDES44
			// wire CELL36.IMUX_B0                 SERDES.Q0P_HALTGTCAREQDES43
			// wire CELL36.IMUX_B1                 SERDES.Q0P_HALTGTCAREQDES42
			// wire CELL36.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES41
			// wire CELL36.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES40
			// wire CELL36.IMUX_B4                 SERDES.Q0P_HALTGTCAREQDES39
			// wire CELL36.IMUX_B5                 SERDES.Q0P_HALTGTCAREQDES38
			// wire CELL36.IMUX_C0                 SERDES.Q0P_HALTGTCAREQDES37
			// wire CELL36.IMUX_C1                 SERDES.Q0P_HALTGTCAREQDES102
			// wire CELL36.IMUX_C2                 SERDES.Q0P_HALTGTCAREQDES103
			// wire CELL36.IMUX_C3                 SERDES.Q0P_HALTGTCAREQDES36
			// wire CELL36.IMUX_C4                 SERDES.Q0P_HALTGTCAREQDES35
			// wire CELL36.IMUX_C5                 SERDES.Q0P_HALTGTCAREQDES34
			// wire CELL36.IMUX_D0                 SERDES.Q0P_HALTGTCAREQDES33
			// wire CELL36.IMUX_D1                 SERDES.Q0P_HALTGTCAREQDES32
			// wire CELL36.IMUX_D2                 SERDES.Q0P_HALTGTCAREQDES31
			// wire CELL36.IMUX_D3                 SERDES.Q0P_HALTGTCAREQDES30
			// wire CELL36.IMUX_D4                 SERDES.Q0P_HALTGTCAREQDES29
			// wire CELL36.IMUX_D5                 SERDES.Q0P_HALTGTCAREQDES28
			// wire CELL36.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES97
			// wire CELL36.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES98
			// wire CELL36.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES82
			// wire CELL36.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES32
			// wire CELL36.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES55
			// wire CELL36.OUT_F5                  SERDES.Q0P_HALMSTCOMPDES37
			// wire CELL36.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES123
			// wire CELL36.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES33
			// wire CELL36.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES11
			// wire CELL36.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES3
			// wire CELL36.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES5
			// wire CELL36.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES34
			// wire CELL36.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES48
			// wire CELL36.OUT_Q5                  SERDES.Q0P_HALMSTCOMPDES122
			// wire CELL36.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES4
			// wire CELL36.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES14
			// wire CELL37.IMUX_A0                 SERDES.Q0P_HALTGTCAREQDES27
			// wire CELL37.IMUX_A1                 SERDES.Q0P_HALTGTCAREQDES26
			// wire CELL37.IMUX_A2                 SERDES.Q0P_HALTGTCAREQDES25
			// wire CELL37.IMUX_A3                 SERDES.Q0P_HALTGTCAREQDES24
			// wire CELL37.IMUX_B0                 SERDES.Q0P_HALTGTCAREQDES23
			// wire CELL37.IMUX_B1                 SERDES.Q0P_HALTGTCAREQDES22
			// wire CELL37.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES21
			// wire CELL37.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES20
			// wire CELL37.IMUX_C0                 SERDES.Q0P_HALTGTCAREQDES19
			// wire CELL37.IMUX_C1                 SERDES.Q0P_HALTGTCAREQDES18
			// wire CELL37.IMUX_C2                 SERDES.Q0P_HALTGTCAREQDES17
			// wire CELL37.IMUX_C3                 SERDES.Q0P_HALTGTCAREQDES16
			// wire CELL37.IMUX_D0                 SERDES.Q0P_HALTGTCAREQDES15
			// wire CELL37.IMUX_D1                 SERDES.Q0P_HALTGTCAREQDES14
			// wire CELL37.IMUX_D2                 SERDES.Q0P_HALTGTCAREQDES13
			// wire CELL37.IMUX_D3                 SERDES.Q0P_HALTGTCAREQDES12
			// wire CELL37.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES6
			// wire CELL37.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES121
			// wire CELL37.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES63
			// wire CELL37.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES60
			// wire CELL37.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES50
			// wire CELL37.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES51
			// wire CELL37.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES59
			// wire CELL37.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES36
			// wire CELL37.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES47
			// wire CELL37.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES35
			// wire CELL37.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES15
			// wire CELL37.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES13
			// wire CELL38.IMUX_A0                 SERDES.Q0P_HALTGTCAREQDES11
			// wire CELL38.IMUX_A1                 SERDES.Q0P_HALTGTCAREQDES10
			// wire CELL38.IMUX_A2                 SERDES.Q0P_HALTGTCAREQDES9
			// wire CELL38.IMUX_A3                 SERDES.Q0P_HALTGTCAREQDES8
			// wire CELL38.IMUX_A4                 SERDES.Q0P_HALTGTCAREQDES7
			// wire CELL38.IMUX_A5                 SERDES.Q0P_HALTGTCAREQDES6
			// wire CELL38.IMUX_B0                 SERDES.Q0P_HALTGTCAREQDES5
			// wire CELL38.IMUX_B1                 SERDES.Q0P_HALTGTCAREQDES4
			// wire CELL38.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES3
			// wire CELL38.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES2
			// wire CELL38.IMUX_B4                 SERDES.Q0P_HALTGTCAREQDES1
			// wire CELL38.IMUX_B5                 SERDES.Q0P_HALTGTACK
			// wire CELL38.IMUX_C0                 SERDES.Q0P_HALTGTWRDY
			// wire CELL38.IMUX_C1                 SERDES.Q0P_HALTGTCAREQDES0
			// wire CELL38.IMUX_C2                 SERDES.Q0P_HALMSTREQDES124
			// wire CELL38.IMUX_C3                 SERDES.Q0P_HALMSTREQDES123
			// wire CELL38.IMUX_C4                 SERDES.Q0P_HALMSTREQDES125
			// wire CELL38.IMUX_C5                 SERDES.Q0P_HALMSTREQDES122
			// wire CELL38.IMUX_D0                 SERDES.Q0P_HALMSTREQDES121
			// wire CELL38.IMUX_D1                 SERDES.Q0P_HALTGTCAREQDES120
			// wire CELL38.IMUX_D2                 SERDES.Q0P_HALMSTREQDES120
			// wire CELL38.IMUX_D3                 SERDES.Q0P_HALMSTREQDES119
			// wire CELL38.IMUX_D4                 SERDES.Q0P_HALMSTREQDES118
			// wire CELL38.IMUX_D5                 SERDES.Q0P_HALMSTREQDES117
			// wire CELL38.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES31
			// wire CELL38.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES17
			// wire CELL38.OUT_F2                  SERDES.Q0P_MAXREADREQSIZE1
			// wire CELL38.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES53
			// wire CELL38.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES49
			// wire CELL38.OUT_F5                  SERDES.Q0P_HALMSTCOMPDES61
			// wire CELL38.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES46
			// wire CELL38.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES45
			// wire CELL38.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES58
			// wire CELL38.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES40
			// wire CELL38.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES20
			// wire CELL38.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES44
			// wire CELL38.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES8
			// wire CELL38.OUT_Q5                  SERDES.Q0P_HALMSTCOMPDES23
			// wire CELL38.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES54
			// wire CELL38.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES56
			// wire CELL39.IMUX_A0                 SERDES.Q0P_HALMSTREQDES116
			// wire CELL39.IMUX_A1                 SERDES.Q0P_HALMSTREQDES113
			// wire CELL39.IMUX_A2                 SERDES.Q0P_HALMSTREQDES112
			// wire CELL39.IMUX_A3                 SERDES.Q0P_HALMSTREQDES111
			// wire CELL39.IMUX_A4                 SERDES.Q0P_HALMSTREQDES109
			// wire CELL39.IMUX_A5                 SERDES.Q0P_HALMSTREQDES108
			// wire CELL39.IMUX_B0                 SERDES.Q0P_HALMSTREQDES114
			// wire CELL39.IMUX_B1                 SERDES.Q0P_HALMSTREQDES106
			// wire CELL39.IMUX_B2                 SERDES.Q0P_HALMSTREQDES105
			// wire CELL39.IMUX_B3                 SERDES.Q0P_HALMSTREQDES104
			// wire CELL39.IMUX_B4                 SERDES.Q0P_HALMSTREQDES103
			// wire CELL39.IMUX_B5                 SERDES.Q0P_HALMSTREQDES102
			// wire CELL39.IMUX_C0                 SERDES.Q0P_HALMSTREQDES126
			// wire CELL39.IMUX_C1                 SERDES.Q0P_HALMSTREQDES107
			// wire CELL39.IMUX_C2                 SERDES.Q0P_HALMSTREQDES115
			// wire CELL39.IMUX_C3                 SERDES.Q0P_HALMSTREQDES110
			// wire CELL39.IMUX_C4                 SERDES.Q0P_HALMSTREQDES101
			// wire CELL39.IMUX_C5                 SERDES.Q0P_HALMSTREQDES100
			// wire CELL39.IMUX_D0                 SERDES.Q0P_HALMSTREQDES99
			// wire CELL39.IMUX_D1                 SERDES.Q0P_HALMSTREQDES98
			// wire CELL39.IMUX_D2                 SERDES.Q0P_HALMSTREQDES97
			// wire CELL39.IMUX_D3                 SERDES.Q0P_HALMSTREQDES96
			// wire CELL39.IMUX_D4                 SERDES.Q0P_HALMSTREQDES95
			// wire CELL39.IMUX_D5                 SERDES.Q0P_HALMSTREQDES94
			// wire CELL39.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES52
			// wire CELL39.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES9
			// wire CELL39.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES10
			// wire CELL39.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES43
			// wire CELL39.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES7
			// wire CELL39.OUT_F5                  SERDES.Q0P_HALMSTCOMPDES29
			// wire CELL39.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES12
			// wire CELL39.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES41
			// wire CELL39.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES16
			// wire CELL39.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES62
			// wire CELL39.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES57
			// wire CELL39.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES42
			// wire CELL39.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES22
			// wire CELL39.OUT_Q5                  SERDES.Q0P_HALMSTCOMPDES19
			// wire CELL39.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES39
			// wire CELL39.OUT_Q7                  SERDES.Q0P_RCBSTS
			// wire CELL40.IMUX_A2                 SERDES.Q0P_HALMSTREQDES93
			// wire CELL40.IMUX_A3                 SERDES.Q0P_HALMSTREQDES92
			// wire CELL40.IMUX_A4                 SERDES.Q0P_HALMSTREQDES91
			// wire CELL40.IMUX_A5                 SERDES.Q0P_HALMSTREQDES90
			// wire CELL40.IMUX_B2                 SERDES.Q0P_HALMSTREQDES89
			// wire CELL40.IMUX_B3                 SERDES.Q0P_HALMSTREQDES88
			// wire CELL40.IMUX_B4                 SERDES.Q0P_HALMSTREQDES87
			// wire CELL40.IMUX_B5                 SERDES.Q0P_HALMSTREQDES85
			// wire CELL40.IMUX_C2                 SERDES.Q0P_HALMSTREQDES84
			// wire CELL40.IMUX_C3                 SERDES.Q0P_HALTGTCOMPERR
			// wire CELL40.IMUX_C4                 SERDES.Q0P_HALTGTCOMPVLD
			// wire CELL40.IMUX_C5                 SERDES.Q0P_HALTGTCOMPSOP
			// wire CELL40.IMUX_D2                 SERDES.Q0P_HALMSTREQDES83
			// wire CELL40.IMUX_D3                 SERDES.Q0P_HALMSTREQDES82
			// wire CELL40.IMUX_D4                 SERDES.Q0P_HALMSTREQDES81
			// wire CELL40.IMUX_D5                 SERDES.Q0P_HALMSTREQDES79
			// wire CELL40.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES28
			// wire CELL40.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES26
			// wire CELL40.OUT_F4                  SERDES.Q0P_MSIXMASK
			// wire CELL40.OUT_F5                  SERDES.Q0P_HALMSTCOMPDES27
			// wire CELL40.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES25
			// wire CELL40.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES24
			// wire CELL40.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES18
			// wire CELL40.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES21
			// wire CELL40.OUT_Q4                  SERDES.Q0P_FTLERROUT
			// wire CELL40.OUT_Q5                  SERDES.Q0P_MAXREADREQSIZE2
			// wire CELL40.OUT_Q6                  SERDES.Q0P_TPHSTMODE2
			// wire CELL40.OUT_Q7                  SERDES.Q0P_FUNCSTS2
			// wire CELL41.IMUX_A0                 SERDES.Q0P_HALTGTCOMPEOP
			// wire CELL41.IMUX_A1                 SERDES.Q0P_HALMSTREQDES75
			// wire CELL41.IMUX_A2                 SERDES.Q0P_HALMSTREQDES74
			// wire CELL41.IMUX_A3                 SERDES.Q0P_HALMSTREQDES72
			// wire CELL41.IMUX_A4                 SERDES.Q0P_HALMSTREQDES127
			// wire CELL41.IMUX_A5                 SERDES.Q0P_HALMSTREQ
			// wire CELL41.IMUX_B0                 SERDES.Q0P_HALMSTREQDES71
			// wire CELL41.IMUX_B1                 SERDES.Q0P_HALMSTREQDES77
			// wire CELL41.IMUX_B2                 SERDES.Q0P_HALMSTREQDES80
			// wire CELL41.IMUX_B3                 SERDES.Q0P_HALMSTREQDES70
			// wire CELL41.IMUX_B4                 SERDES.Q0P_HALTGTNPREJ
			// wire CELL41.IMUX_B5                 SERDES.Q0P_HALMSTREQDES76
			// wire CELL41.IMUX_C0                 SERDES.Q0P_HALMSTREQDES64
			// wire CELL41.IMUX_C1                 SERDES.Q0P_HALMSTREQDES65
			// wire CELL41.IMUX_C2                 SERDES.Q0P_HALMSTREQDES78
			// wire CELL41.IMUX_C3                 SERDES.Q0P_HALMSTREQDES63
			// wire CELL41.IMUX_C4                 SERDES.Q0P_HALMSTREQDES62
			// wire CELL41.IMUX_C5                 SERDES.Q0P_HALMSTREQDES66
			// wire CELL41.IMUX_D0                 SERDES.Q0P_HALMSTREQDES57
			// wire CELL41.IMUX_D1                 SERDES.Q0P_HALMSTREQDES58
			// wire CELL41.IMUX_D2                 SERDES.Q0P_HALMSTREQDES60
			// wire CELL41.IMUX_D3                 SERDES.Q0P_HALMSTREQDES61
			// wire CELL41.IMUX_D4                 SERDES.Q0P_HALMSTREQDES69
			// wire CELL41.IMUX_D5                 SERDES.Q0P_HALMSTREQDES68
			// wire CELL41.OUT_F1                  SERDES.Q0P_FUNCPWRSTATE1
			// wire CELL41.OUT_F2                  SERDES.Q0P_TPHSTMODE0
			// wire CELL41.OUT_F3                  SERDES.Q0P_FUNCPWRSTATE0
			// wire CELL41.OUT_F5                  SERDES.Q0P_CORERROUT
			// wire CELL41.OUT_F6                  SERDES.Q0P_FUNCSTS1
			// wire CELL41.OUT_F7                  SERDES.Q0P_NFTLERROUT
			// wire CELL41.OUT_Q0                  SERDES.Q0P_FUNCPWRSTATE2
			// wire CELL41.OUT_Q1                  SERDES.Q0P_HALMSTREJ
			// wire CELL41.OUT_Q2                  SERDES.Q0P_SCANO10
			// wire CELL41.OUT_Q3                  SERDES.Q0P_FUNCSTS0
			// wire CELL41.OUT_Q4                  SERDES.Q0P_HALMSTACK
			// wire CELL41.OUT_Q5                  SERDES.Q0P_MSIXEN
			// wire CELL41.OUT_Q6                  SERDES.Q0P_MAXREADREQSIZE0
			// wire CELL41.OUT_Q7                  SERDES.Q0P_FUNCSTS3
			// wire CELL42.IMUX_A0                 SERDES.Q0P_HALMSTREQDES59
			// wire CELL42.IMUX_A1                 SERDES.Q0P_HALMSTREQDES56
			// wire CELL42.IMUX_A2                 SERDES.Q0P_HALMSTREQDES73
			// wire CELL42.IMUX_A3                 SERDES.Q0P_HALMSTREQDES54
			// wire CELL42.IMUX_A4                 SERDES.Q0P_HALMSTREQDES55
			// wire CELL42.IMUX_A5                 SERDES.Q0P_HALMSTREQDES67
			// wire CELL42.IMUX_B0                 SERDES.Q0P_HALMSTREQDES53
			// wire CELL42.IMUX_B1                 SERDES.Q0P_HALMSTREQDES50
			// wire CELL42.IMUX_B2                 SERDES.Q0P_HALMSTREQDES46
			// wire CELL42.IMUX_B3                 SERDES.Q0P_HALMSTREQDES47
			// wire CELL42.IMUX_B4                 SERDES.Q0P_HALMSTREQDES51
			// wire CELL42.IMUX_B5                 SERDES.Q0P_HALMSTREQDES52
			// wire CELL42.IMUX_C0                 SERDES.Q0P_HALMSTREQDES49
			// wire CELL42.IMUX_C1                 SERDES.Q0P_HALMSTREQDES48
			// wire CELL42.IMUX_C2                 SERDES.Q0P_HALMSTREQDES45
			// wire CELL42.IMUX_C3                 SERDES.Q0P_HALMSTREQDES43
			// wire CELL42.IMUX_C4                 SERDES.Q0P_HALMSTREQDES42
			// wire CELL42.IMUX_C5                 SERDES.Q0P_HALMSTREQDES44
			// wire CELL42.IMUX_D0                 SERDES.Q0P_HALMSTREQDES40
			// wire CELL42.IMUX_D1                 SERDES.Q0P_HALMSTREQDES7
			// wire CELL42.IMUX_D2                 SERDES.Q0P_HALMSTREQDES39
			// wire CELL42.IMUX_D3                 SERDES.Q0P_HALMSTREQDES23
			// wire CELL42.IMUX_D4                 SERDES.Q0P_HALMSTREQDES37
			// wire CELL42.IMUX_D5                 SERDES.Q0P_HALMSTREQDES41
			// wire CELL42.OUT_F0                  SERDES.Q0P_TPHSTMODE1
			// wire CELL42.OUT_F1                  SERDES.Q0P_HALMSTTAG2
			// wire CELL42.OUT_F2                  SERDES.Q0P_LCLINT
			// wire CELL42.OUT_F3                  SERDES.Q0P_HALMSTTAG1
			// wire CELL42.OUT_F4                  SERDES.Q0P_HALMSTTAG3
			// wire CELL42.OUT_F5                  SERDES.Q0P_HALMSTTAG4
			// wire CELL42.OUT_F6                  SERDES.Q0P_HALMSTTAG0
			// wire CELL42.OUT_F7                  SERDES.Q0P_MSIMSGABRT
			// wire CELL42.OUT_Q0                  SERDES.Q0P_TPHREQENABLE
			// wire CELL42.OUT_Q1                  SERDES.Q0P_DBGDATOUT5
			// wire CELL42.OUT_Q2                  SERDES.Q0P_MSIMSGSENT
			// wire CELL42.OUT_Q3                  SERDES.Q0P_DBGDATOUT7
			// wire CELL42.OUT_Q4                  SERDES.Q0P_DBGDATOUT8
			// wire CELL42.OUT_Q5                  SERDES.Q0P_SCANO12
			// wire CELL42.OUT_Q6                  SERDES.Q0P_DBGDATOUT12
			// wire CELL42.OUT_Q7                  SERDES.Q0P_DBGDATOUT6
			// wire CELL43.IMUX_A0                 SERDES.Q0P_HALMSTREQDES38
			// wire CELL43.IMUX_A1                 SERDES.Q0P_HALMSTREQDES20
			// wire CELL43.IMUX_A2                 SERDES.Q0P_HALMSTREQDES36
			// wire CELL43.IMUX_A3                 SERDES.Q0P_HALMSTREQDES9
			// wire CELL43.IMUX_A4                 SERDES.Q0P_HALMSTREQDES19
			// wire CELL43.IMUX_A5                 SERDES.Q0P_HALMSTWBVLD1
			// wire CELL43.IMUX_B0                 SERDES.Q0P_HALMSTREQDES8
			// wire CELL43.IMUX_B1                 SERDES.Q0P_HALMSTREQDES17
			// wire CELL43.IMUX_B2                 SERDES.Q0P_HALMSTREQDES21
			// wire CELL43.IMUX_B3                 SERDES.Q0P_HALMSTREQDES22
			// wire CELL43.IMUX_B4                 SERDES.Q0P_HALMSTREQDES12
			// wire CELL43.IMUX_B5                 SERDES.Q0P_HALMSTWBVLD2
			// wire CELL43.IMUX_C0                 SERDES.Q0P_HALMSTREQDES34
			// wire CELL43.IMUX_C1                 SERDES.Q0P_HALMSTREQDES1
			// wire CELL43.IMUX_C2                 SERDES.Q0P_HALMSTREQDES10
			// wire CELL43.IMUX_C3                 SERDES.Q0P_HALMSTREQDES11
			// wire CELL43.IMUX_C4                 SERDES.Q0P_HALMSTREQDES16
			// wire CELL43.IMUX_C5                 SERDES.Q0P_HALMSTREQDES35
			// wire CELL43.IMUX_D0                 SERDES.Q0P_HALMSTREQDES6
			// wire CELL43.IMUX_D1                 SERDES.Q0P_HALMSTREQDES5
			// wire CELL43.IMUX_D2                 SERDES.Q0P_HALMSTREQDES18
			// wire CELL43.IMUX_D3                 SERDES.Q0P_HALMSTREQDES4
			// wire CELL43.IMUX_D4                 SERDES.Q0P_HALMSTREQDES3
			// wire CELL43.IMUX_D5                 SERDES.Q0P_HALMSTREQDES2
			// wire CELL43.OUT_F0                  SERDES.Q0P_SCANO4
			// wire CELL43.OUT_F1                  SERDES.Q0P_DBGDATOUT14
			// wire CELL43.OUT_F2                  SERDES.Q0P_DBGDATOUT4
			// wire CELL43.OUT_F3                  SERDES.Q0P_DBGDATOUT9
			// wire CELL43.OUT_F4                  SERDES.Q0P_DBGDATOUT0
			// wire CELL43.OUT_F5                  SERDES.Q0P_DBGDATOUT2
			// wire CELL43.OUT_F6                  SERDES.Q0P_DBGDATOUT13
			// wire CELL43.OUT_F7                  SERDES.Q0P_DBGDATOUT1
			// wire CELL43.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES124
			// wire CELL43.OUT_Q1                  SERDES.Q0P_DBGDATOUT3
			// wire CELL43.OUT_Q2                  SERDES.Q0P_DBGDATOUT11
			// wire CELL43.OUT_Q3                  SERDES.Q0P_LTSSMSTATE5
			// wire CELL43.OUT_Q4                  SERDES.Q0P_DBGDATOUT10
			// wire CELL43.OUT_Q5                  SERDES.Q0P_DBGDATOUT15
			// wire CELL43.OUT_Q6                  SERDES.Q0P_LNKSTS0
			// wire CELL43.OUT_Q7                  SERDES.Q0P_LTSSMSTATE0
			// wire CELL44.IMUX_A0                 SERDES.Q0P_HALMSTREQDES15
			// wire CELL44.IMUX_A1                 SERDES.Q0P_HALMSTREQDES33
			// wire CELL44.IMUX_A2                 SERDES.Q0P_HALMSTWEOP
			// wire CELL44.IMUX_A3                 SERDES.Q0P_HALMSTREQDES32
			// wire CELL44.IMUX_A4                 SERDES.Q0P_HALMSTWBVLD0
			// wire CELL44.IMUX_A5                 SERDES.Q0P_HALMSTWDATVLD
			// wire CELL44.IMUX_B0                 SERDES.Q0P_HALMSTREQDES0
			// wire CELL44.IMUX_B1                 SERDES.Q0P_HALMSTREQDES31
			// wire CELL44.IMUX_B2                 SERDES.Q0P_HALMSTREQDES14
			// wire CELL44.IMUX_B3                 SERDES.Q0P_HALMSTREQDES13
			// wire CELL44.IMUX_B4                 SERDES.Q0P_HALMSTWERR
			// wire CELL44.IMUX_B5                 SERDES.Q0P_HALMSTWBVLD6
			// wire CELL44.IMUX_C0                 SERDES.Q0P_HALMSTWBVLD7
			// wire CELL44.IMUX_C1                 SERDES.Q0P_HALMSTWBVLD3
			// wire CELL44.IMUX_C2                 SERDES.Q0P_HALMSTWBVLD4
			// wire CELL44.IMUX_C3                 SERDES.Q0P_HALMSTREQDES25
			// wire CELL44.IMUX_C4                 SERDES.Q0P_HALMSTREQDES28
			// wire CELL44.IMUX_C5                 SERDES.Q0P_HALMSTREQDES30
			// wire CELL44.IMUX_D0                 SERDES.Q0P_HALMSTREQDES29
			// wire CELL44.IMUX_D1                 SERDES.Q0P_HALMSTREQDES27
			// wire CELL44.IMUX_D2                 SERDES.Q0P_HALMSTREQDES24
			// wire CELL44.IMUX_D3                 SERDES.Q0P_HALMSTWBVLD5
			// wire CELL44.IMUX_D4                 SERDES.Q0P_HALMSTREQDES26
			// wire CELL44.IMUX_D5                 SERDES.Q0P_INTAI
			// wire CELL44.OUT_F0                  SERDES.Q0P_LTSSMSTATE4
			// wire CELL44.OUT_F1                  SERDES.Q0P_LTSSMSTATE1
			// wire CELL44.OUT_F2                  SERDES.Q0P_SCANO3
			// wire CELL44.OUT_F3                  SERDES.Q0P_LTSSMSTATE2
			// wire CELL44.OUT_F4                  SERDES.Q0P_HALMSTRERR
			// wire CELL44.OUT_F5                  SERDES.Q0P_SCANO13
			// wire CELL44.OUT_F6                  SERDES.Q0P_LTSSMSTATE3
			// wire CELL44.OUT_F7                  SERDES.Q0P_LNKPWRSTATE3
			// wire CELL44.OUT_Q0                  SERDES.Q0P_SCANO17
			// wire CELL44.OUT_Q1                  SERDES.Q0P_HALTGTREQDES118
			// wire CELL44.OUT_Q2                  SERDES.Q0P_HALTGTREQDES119
			// wire CELL44.OUT_Q3                  SERDES.Q0P_HALTGTREQDES117
			// wire CELL44.OUT_Q4                  SERDES.Q0P_HALTGTREQDES116
			// wire CELL44.OUT_Q5                  SERDES.Q0P_HALTGTREQDES114
			// wire CELL44.OUT_Q6                  SERDES.Q0P_HALTGTREQDES113
			// wire CELL44.OUT_Q7                  SERDES.Q0P_HALTGTREQDES115
			// wire CELL45.IMUX_A0                 SERDES.Q0P_HALMSTREQATTR0
			// wire CELL45.IMUX_A1                 SERDES.Q0P_HALMSTREQATTR1
			// wire CELL45.IMUX_A2                 SERDES.Q0P_HALMSTCOMPRDY
			// wire CELL45.IMUX_A3                 SERDES.Q0P_MSIATTRIN2
			// wire CELL45.IMUX_A4                 SERDES.Q0P_HALMSTREQDES86
			// wire CELL45.IMUX_A5                 SERDES.Q0P_HALTGTCAREQDES108
			// wire CELL45.IMUX_B0                 SERDES.Q0P_HALTGTCAREQDES110
			// wire CELL45.IMUX_B1                 SERDES.Q0P_HALTGTCAREQDES112
			// wire CELL45.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES113
			// wire CELL45.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES116
			// wire CELL45.IMUX_B4                 SERDES.Q0P_HALTGTCAREQDES118
			// wire CELL45.IMUX_B5                 SERDES.Q0P_HALTGTCAREQDES124
			// wire CELL45.IMUX_C0                 SERDES.Q0P_HALTGTCAREQDES126
			// wire CELL45.IMUX_C1                 SERDES.Q0P_HALTGTCOMPDES119
			// wire CELL45.IMUX_C2                 SERDES.Q0P_HALTGTCAREQDES127
			// wire CELL45.IMUX_C3                 SERDES.Q0P_HALTGTCAREQDES125
			// wire CELL45.IMUX_C4                 SERDES.Q0P_HALTGTCAREQDES123
			// wire CELL45.IMUX_C5                 SERDES.Q0P_HALTGTCAREQDES122
			// wire CELL45.IMUX_D0                 SERDES.Q0P_HALTGTCAREQDES119
			// wire CELL45.IMUX_D1                 SERDES.Q0P_HALTGTCAREQDES117
			// wire CELL45.IMUX_D2                 SERDES.Q0P_HALTGTCAREQDES115
			// wire CELL45.IMUX_D3                 SERDES.Q0P_HALTGTCAREQDES114
			// wire CELL45.IMUX_D4                 SERDES.Q0P_HALTGTCAREQDES111
			// wire CELL45.IMUX_D5                 SERDES.Q0P_HALTGTCAREQDES109
			// wire CELL45.OUT_F0                  SERDES.Q0P_HALTGTREQDES108
			// wire CELL45.OUT_F1                  SERDES.Q0P_HALTGTREQDES112
			// wire CELL45.OUT_F2                  SERDES.Q0P_HALTGTREQDES107
			// wire CELL45.OUT_F3                  SERDES.Q0P_NEGLNKWIDTH0
			// wire CELL45.OUT_F4                  SERDES.Q0P_LNKSTS1
			// wire CELL45.OUT_F5                  SERDES.Q0P_NEGLNKWIDTH1
			// wire CELL45.OUT_F6                  SERDES.Q0P_MAXPYLDSIZE0
			// wire CELL45.OUT_F7                  SERDES.Q0P_LNKPWRSTATE2
			// wire CELL45.OUT_Q0                  SERDES.Q0P_MAXPYLDSIZE2
			// wire CELL45.OUT_Q1                  SERDES.Q0P_LNKDWNRSTOUT
			// wire CELL45.OUT_Q2                  SERDES.Q0P_NEGSPEED
			// wire CELL45.OUT_Q3                  SERDES.Q0P_LNKPWRSTATE1
			// wire CELL45.OUT_Q4                  SERDES.Q0P_SCANO0
			// wire CELL45.OUT_Q5                  SERDES.Q0P_SCANO16
			// wire CELL45.OUT_Q6                  SERDES.Q0P_SCANO15
			// wire CELL45.OUT_Q7                  SERDES.Q0P_MAXPYLDSIZE1
			// wire CELL46.IMUX_A2                 SERDES.Q0P_HALTGTCAREQDES107
			// wire CELL46.IMUX_A3                 SERDES.Q0P_HALMSTREQATTR2
			// wire CELL46.IMUX_A4                 SERDES.Q0P_MSIXATTRIN2
			// wire CELL46.IMUX_A5                 SERDES.Q0P_CORERRIN
			// wire CELL46.IMUX_A6                 SERDES.Q0P_PWRSTATECHNGACK
			// wire CELL46.IMUX_A7                 SERDES.Q0P_MSIXMSGDAT10
			// wire CELL46.IMUX_B2                 SERDES.Q0P_MSIXMSGDAT27
			// wire CELL46.IMUX_B3                 SERDES.Q0P_MSIXMSGDAT30
			// wire CELL46.IMUX_B4                 SERDES.Q0P_MSIXMSGDAT28
			// wire CELL46.IMUX_B5                 SERDES.Q0P_MSIXMSGDAT23
			// wire CELL46.IMUX_B6                 SERDES.Q0P_MSIXMSGDAT4
			// wire CELL46.IMUX_B7                 SERDES.Q0P_MSIXMSGDAT18
			// wire CELL46.IMUX_C2                 SERDES.Q0P_MSIXMSGDAT21
			// wire CELL46.IMUX_C3                 SERDES.Q0P_MSIXMSGDAT29
			// wire CELL46.IMUX_C4                 SERDES.Q0P_MSIXMSGDAT11
			// wire CELL46.IMUX_C5                 SERDES.Q0P_MSIXMSGDAT20
			// wire CELL46.IMUX_C6                 SERDES.Q0P_MSIXMSGDAT22
			// wire CELL46.IMUX_C7                 SERDES.Q0P_MSIXMSGDAT31
			// wire CELL46.IMUX_D2                 SERDES.Q0P_MSIXMSGDAT24
			// wire CELL46.IMUX_D3                 SERDES.Q0P_MSIXMSGDAT25
			// wire CELL46.IMUX_D4                 SERDES.Q0P_MSIXMSGDAT17
			// wire CELL46.IMUX_D5                 SERDES.Q0P_MSIXMSGDAT16
			// wire CELL46.IMUX_D6                 SERDES.Q0P_MSIXMSGDAT15
			// wire CELL46.IMUX_D7                 SERDES.Q0P_MSIXMSGDAT26
			// wire CELL46.OUT_F2                  SERDES.Q0P_SCANO24
			// wire CELL46.OUT_F3                  SERDES.Q0P_LNKPWRSTATE0
			// wire CELL46.OUT_F4                  SERDES.Q0P_MSIXMSGSENT
			// wire CELL46.OUT_F5                  SERDES.Q0P_HOTRSTOUT
			// wire CELL46.OUT_F6                  SERDES.Q0P_SCANO23
			// wire CELL47.IMUX_A2                 SERDES.Q0P_MSIXMSGDAT19
			// wire CELL47.IMUX_A3                 SERDES.Q0P_MSIXMSGDAT14
			// wire CELL47.IMUX_A4                 SERDES.Q0P_MSIXMSGDAT13
			// wire CELL47.IMUX_A5                 SERDES.Q0P_MSIXMSGDAT1
			// wire CELL47.IMUX_A6                 SERDES.Q0P_MSIXMSGDAT0
			// wire CELL47.IMUX_A7                 SERDES.Q0P_MSIXMSGDAT12
			// wire CELL47.IMUX_B2                 SERDES.Q0P_MSIXMSGDAT6
			// wire CELL47.IMUX_B3                 SERDES.Q0P_MSIXMSGDAT2
			// wire CELL47.IMUX_B4                 SERDES.Q0P_MSIXMSGDAT7
			// wire CELL47.IMUX_B5                 SERDES.Q0P_MSIXMSGDAT5
			// wire CELL47.IMUX_B6                 SERDES.Q0P_MSIXMSGDAT3
			// wire CELL47.IMUX_B7                 SERDES.Q0P_MSIXMSGDAT9
			// wire CELL47.IMUX_C2                 SERDES.Q0P_MSIXMSGDAT8
			// wire CELL47.IMUX_C3                 SERDES.Q0P_INTBI
			// wire CELL47.IMUX_C4                 SERDES.Q0P_INTCI
			// wire CELL47.IMUX_C5                 SERDES.Q0P_INTDI
			// wire CELL47.IMUX_C6                 SERDES.Q0P_INTPENDSTS
			// wire CELL47.IMUX_C7                 SERDES.Q0P_HALMSTREQTPHPRESENT
			// wire CELL47.IMUX_D2                 SERDES.Q0P_MSIXATTRIN1
			// wire CELL47.IMUX_D3                 SERDES.Q0P_MSIXATTRIN0
			// wire CELL47.IMUX_D4                 SERDES.Q0P_HALMSTREQTPHTYPE1
			// wire CELL47.IMUX_D5                 SERDES.Q0P_MSIXREQTPHTYPE1
			// wire CELL47.IMUX_D6                 SERDES.Q0P_HALMSTREQTPHTYPE0
			// wire CELL47.IMUX_D7                 SERDES.Q0P_MSIXREQTPHTYPE0
			// wire CELL48.IMUX_A2                 SERDES.Q0P_MSIXREQTPHPRESENT
			// wire CELL48.IMUX_A3                 SERDES.Q0P_MSIXREQTPHSTTAG4
			// wire CELL48.IMUX_A4                 SERDES.Q0P_HALMSTREQTPHSTTAG4
			// wire CELL48.IMUX_A5                 SERDES.Q0P_HALMSTREQTPHSTTAG2
			// wire CELL48.IMUX_A6                 SERDES.Q0P_MSIXREQTPHSTTAG2
			// wire CELL48.IMUX_A7                 SERDES.Q0P_HALMSTREQTPHSTTAG1
			// wire CELL48.IMUX_B2                 SERDES.Q0P_MSIXREQTPHSTTAG1
			// wire CELL48.IMUX_B3                 SERDES.Q0P_HALMSTREQTPHSTTAG6
			// wire CELL48.IMUX_B4                 SERDES.Q0P_MSIXREQTPHSTTAG6
			// wire CELL48.IMUX_B5                 SERDES.Q0P_HALMSTREQTPHSTTAG7
			// wire CELL48.IMUX_B6                 SERDES.Q0P_MSIXREQTPHSTTAG7
			// wire CELL48.IMUX_B7                 SERDES.Q0P_HALMSTREQTPHSTTAG3
			// wire CELL48.IMUX_C2                 SERDES.Q0P_MSIXREQTPHSTTAG3
			// wire CELL48.IMUX_C3                 SERDES.Q0P_MSIXREQTPHSTTAG0
			// wire CELL48.IMUX_C4                 SERDES.Q0P_HALMSTREQTPHSTTAG0
			// wire CELL48.IMUX_C5                 SERDES.Q0P_HALMSTREQTPHSTTAG5
			// wire CELL48.IMUX_C6                 SERDES.Q0P_MSIXREQTPHSTTAG5
			// wire CELL48.IMUX_C7                 SERDES.Q0P_MSIREQTPHSTTAG2
			// wire CELL48.IMUX_D2                 SERDES.Q0P_MSIREQTPHSTTAG1
			// wire CELL48.IMUX_D3                 SERDES.Q0P_MSIREQTPHPRESENT
			// wire CELL48.IMUX_D4                 SERDES.Q0P_MSIREQTPHSTTAG4
			// wire CELL48.IMUX_D5                 SERDES.Q0P_UNCORRERRIN
			// wire CELL48.IMUX_D6                 SERDES.Q0P_MSIREQTPHTYPE1
			// wire CELL48.IMUX_D7                 SERDES.Q0P_MSIXMSGADDR0
			// wire CELL49.IMUX_A2                 SERDES.Q0P_MSIXMSGADDR1
			// wire CELL49.IMUX_A3                 SERDES.Q0P_MSIXMSGADDR2
			// wire CELL49.IMUX_A4                 SERDES.Q0P_MSIXMSGADDR3
			// wire CELL49.IMUX_A5                 SERDES.Q0P_MSIXMSGADDR4
			// wire CELL49.IMUX_A6                 SERDES.Q0P_MSIXMSGADDR5
			// wire CELL49.IMUX_A7                 SERDES.Q0P_MSIREQTPHSTTAG3
			// wire CELL49.IMUX_B2                 SERDES.Q0P_MSIREQTPHSTTAG6
			// wire CELL49.IMUX_B3                 SERDES.Q0P_MSIXMSGADDR8
			// wire CELL49.IMUX_B4                 SERDES.Q0P_MSIXMSGADDR6
			// wire CELL49.IMUX_B5                 SERDES.Q0P_MSIXMSGADDR9
			// wire CELL49.IMUX_B6                 SERDES.Q0P_MSIXMSGADDR18
			// wire CELL49.IMUX_B7                 SERDES.Q0P_MSIXMSGADDR15
			// wire CELL49.IMUX_C2                 SERDES.Q0P_MSIXMSGADDR7
			// wire CELL49.IMUX_C3                 SERDES.Q0P_MSIXMSGADDR10
			// wire CELL49.IMUX_C4                 SERDES.Q0P_MSIXMSGVLD
			// wire CELL49.IMUX_C5                 SERDES.Q0P_MSIXMSGADDR14
			// wire CELL49.IMUX_C6                 SERDES.Q0P_MSIXMSGADDR11
			// wire CELL49.IMUX_C7                 SERDES.Q0P_MSIXMSGADDR13
			// wire CELL49.IMUX_D2                 SERDES.Q0P_MSIATTRIN1
			// wire CELL49.IMUX_D3                 SERDES.Q0P_MSIATTRIN0
			// wire CELL49.IMUX_D4                 SERDES.Q0P_MSIREQTPHTYPE0
			// wire CELL49.IMUX_D5                 SERDES.Q0P_MSIXMSGADDR26
			// wire CELL49.IMUX_D6                 SERDES.Q0P_MSIXMSGADDR20
			// wire CELL49.IMUX_D7                 SERDES.Q0P_MSIXMSGADDR17
			// wire CELL50.IMUX_A2                 SERDES.Q0P_MSIXMSGADDR30
			// wire CELL50.IMUX_A3                 SERDES.Q0P_MSIXMSGADDR19
			// wire CELL50.IMUX_A4                 SERDES.Q0P_MSIXMSGADDR16
			// wire CELL50.IMUX_A5                 SERDES.Q0P_MSIXMSGADDR25
			// wire CELL50.IMUX_A6                 SERDES.Q0P_MSIREQTPHSTTAG7
			// wire CELL50.IMUX_A7                 SERDES.Q0P_MSIXMSGADDR28
			// wire CELL50.IMUX_B2                 SERDES.Q0P_MSIREQTPHSTTAG5
			// wire CELL50.IMUX_B3                 SERDES.Q0P_MSIXMSGADDR12
			// wire CELL50.IMUX_B4                 SERDES.Q0P_MSIXMSGADDR29
			// wire CELL50.IMUX_B5                 SERDES.Q0P_MSIXMSGADDR27
			// wire CELL50.IMUX_B6                 SERDES.Q0P_MSIREQTPHSTTAG0
			// wire CELL50.IMUX_B7                 SERDES.Q0P_MSIXMSGADDR21
			// wire CELL50.IMUX_C2                 SERDES.Q0P_MSIXMSGADDR24
			// wire CELL50.IMUX_C3                 SERDES.Q0P_MSIXMSGADDR31
			// wire CELL50.IMUX_C4                 SERDES.Q0P_MSIXMSGADDR22
			// wire CELL50.IMUX_C5                 SERDES.Q0P_MSIXMSGADDR23
			// wire CELL50.IMUX_C6                 SERDES.Q0P_MSIASRTINT0
			// wire CELL50.IMUX_C7                 SERDES.Q0P_MSIASRTINT10
			// wire CELL50.IMUX_D2                 SERDES.Q0P_MSIASRTINT14
			// wire CELL50.IMUX_D3                 SERDES.Q0P_MSIASRTINT18
			// wire CELL50.IMUX_D4                 SERDES.Q0P_MSIASRTINT17
			// wire CELL50.IMUX_D5                 SERDES.Q0P_MSIASRTINT4
			// wire CELL50.IMUX_D6                 SERDES.Q0P_MSIASRTINT30
			// wire CELL50.IMUX_D7                 SERDES.Q0P_MSIASRTINT31
			// wire CELL51.IMUX_A2                 SERDES.Q0P_MSIASRTINT11
			// wire CELL51.IMUX_A3                 SERDES.Q0P_MSIASRTINT29
			// wire CELL51.IMUX_A4                 SERDES.Q0P_MSIASRTINT16
			// wire CELL51.IMUX_A5                 SERDES.Q0P_MSIASRTINT15
			// wire CELL51.IMUX_A6                 SERDES.Q0P_MSIASRTINT13
			// wire CELL51.IMUX_A7                 SERDES.Q0P_MSIASRTINT8
			// wire CELL51.IMUX_B2                 SERDES.Q0P_MSIASRTINT1
			// wire CELL51.IMUX_B3                 SERDES.Q0P_MSIASRTINT28
			// wire CELL51.IMUX_B4                 SERDES.Q0P_MSIASRTINT12
			// wire CELL51.IMUX_B5                 SERDES.Q0P_MSIASRTINT27
			// wire CELL51.IMUX_B6                 SERDES.Q0P_MSIASRTINT6
			// wire CELL51.IMUX_B7                 SERDES.Q0P_MSIXMSGADDR63
			// wire CELL51.IMUX_C2                 SERDES.Q0P_MSIASRTINT9
			// wire CELL51.IMUX_C3                 SERDES.Q0P_MSIASRTINT7
			// wire CELL51.IMUX_C4                 SERDES.Q0P_MSIASRTINT3
			// wire CELL51.IMUX_C5                 SERDES.Q0P_MSIASRTINT5
			// wire CELL51.IMUX_C6                 SERDES.Q0P_MSIASRTINT26
			// wire CELL51.IMUX_C7                 SERDES.Q0P_MSIASRTINT24
			// wire CELL51.IMUX_D2                 SERDES.Q0P_MSIASRTINT2
			// wire CELL51.IMUX_D3                 SERDES.Q0P_MSIXMSGADDR60
			// wire CELL51.IMUX_D4                 SERDES.Q0P_MSIASRTINT19
			// wire CELL51.IMUX_D5                 SERDES.Q0P_MSIASRTINT21
			// wire CELL51.IMUX_D6                 SERDES.Q0P_MSIXMSGADDR62
			// wire CELL51.IMUX_D7                 SERDES.Q0P_MSIASRTINT25
			// wire CELL52.IMUX_A2                 SERDES.Q0P_MSIXMSGADDR61
			// wire CELL52.IMUX_A3                 SERDES.Q0P_MSIASRTINT23
			// wire CELL52.IMUX_A4                 SERDES.Q0P_MSIASRTINT22
			// wire CELL52.IMUX_A5                 SERDES.Q0P_MSIXMSGADDR59
			// wire CELL52.IMUX_A6                 SERDES.Q0P_MSIXMSGADDR56
			// wire CELL52.IMUX_A7                 SERDES.Q0P_MSIASRTINT20
			// wire CELL52.IMUX_B2                 SERDES.Q0P_MSIXMSGADDR58
			// wire CELL52.IMUX_B3                 SERDES.Q0P_MSIXMSGADDR57
			// wire CELL52.IMUX_B4                 SERDES.Q0P_MSIXMSGADDR37
			// wire CELL52.IMUX_B5                 SERDES.Q0P_MSIXMSGADDR40
			// wire CELL52.IMUX_B6                 SERDES.Q0P_MSIXMSGADDR49
			// wire CELL52.IMUX_B7                 SERDES.Q0P_MSIXMSGADDR45
			// wire CELL52.IMUX_C2                 SERDES.Q0P_MSIXMSGADDR53
			// wire CELL52.IMUX_C3                 SERDES.Q0P_MSIXMSGADDR51
			// wire CELL52.IMUX_C4                 SERDES.Q0P_MSIXMSGADDR47
			// wire CELL52.IMUX_C5                 SERDES.Q0P_MSIXMSGADDR44
			// wire CELL52.IMUX_C6                 SERDES.Q0P_MSIXMSGADDR46
			// wire CELL52.IMUX_C7                 SERDES.Q0P_MSIXMSGADDR52
			// wire CELL52.IMUX_D2                 SERDES.Q0P_MSIXMSGADDR55
			// wire CELL52.IMUX_D3                 SERDES.Q0P_MSIXMSGADDR50
			// wire CELL52.IMUX_D4                 SERDES.Q0P_MSIXMSGADDR54
			// wire CELL52.IMUX_D5                 SERDES.Q0P_MSIXMSGADDR42
			// wire CELL52.IMUX_D6                 SERDES.Q0P_MSIXMSGADDR43
			// wire CELL52.IMUX_D7                 SERDES.Q0P_MSIXMSGADDR48
			// wire CELL53.IMUX_A2                 SERDES.Q0P_MSIXMSGADDR39
			// wire CELL53.IMUX_A3                 SERDES.Q0P_MSIXMSGADDR38
			// wire CELL53.IMUX_A4                 SERDES.Q0P_MSIXMSGADDR35
			// wire CELL53.IMUX_A5                 SERDES.Q0P_MSIXMSGADDR36
			// wire CELL53.IMUX_A6                 SERDES.Q0P_MSIXMSGADDR41
			// wire CELL53.IMUX_A7                 SERDES.Q0P_MSIXMSGADDR33
			// wire CELL53.IMUX_B2                 SERDES.Q0P_MSIXMSGADDR34
			// wire CELL53.IMUX_B3                 SERDES.Q0P_MSIXMSGADDR32
			// wire CELL61.IMUX_A0                 SERDES.CORNER_LSPLLPWRUP
			// wire CELL61.IMUX_B0                 SERDES.CORNER_FCSYNCTOGGLE
			// wire CELL61.IMUX_C0                 SERDES.CORNER_FCSCANMODE
			// wire CELL61.IMUX_LSR0               SERDES.CORNER_LSPLLRST
			// wire CELL61.IMUX_CLK0_DELAY         SERDES.CORNER_LSPLLREFCLKI
			// wire CELL61.OUT_F0                  SERDES.CORNER_FOREFCK2CORE
			// wire CELL61.OUT_Q0                  SERDES.CORNER_LSPLLLOL
		}

		tile_class SERDES2 {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;
			cell CELL16;
			cell CELL17;
			cell CELL18;
			cell CELL19;
			cell CELL20;
			cell CELL21;
			cell CELL22;
			cell CELL23;
			cell CELL24;
			cell CELL25;
			cell CELL26;
			cell CELL27;
			cell CELL28;
			cell CELL29;
			cell CELL30;
			cell CELL31;
			cell CELL32;
			cell CELL33;
			cell CELL34;
			cell CELL35;
			cell CELL36;
			cell CELL37;
			cell CELL38;
			cell CELL39;
			cell CELL40;
			cell CELL41;
			cell CELL42;
			cell CELL43;
			cell CELL44;
			cell CELL45;
			cell CELL46;
			cell CELL47;
			cell CELL48;
			cell CELL49;
			cell CELL50;
			cell CELL51;
			cell CELL52;
			cell CELL53;
			cell CELL54;
			cell CELL55;
			cell CELL56;
			cell CELL57;
			cell CELL58;
			cell CELL59;
			cell CELL60;
			cell CELL61;
			cell CELL62;
			cell CELL63;
			cell CELL64;
			cell CELL65;
			cell CELL66;
			cell CELL67;
			cell CELL68;
			cell CELL69;
			cell CELL70;
			cell CELL71;
			cell CELL72;
			cell CELL73;
			cell CELL74;
			cell CELL75;
			cell CELL76;
			cell CELL77;
			cell CELL78;
			cell CELL79;
			cell CELL80;
			cell CELL81;
			cell CELL82;
			cell CELL83;
			cell CELL84;
			cell CELL85;
			cell CELL86;
			cell CELL87;
			cell CELL88;
			cell CELL89;
			cell CELL90;
			cell CELL91;
			cell CELL92;
			cell CELL93;
			cell CELL94;
			cell CELL95;
			cell CELL96;
			cell CELL97;
			cell CELL98;
			cell CELL99;
			cell CELL100;
			cell CELL101;
			cell CELL102;
			cell CELL103;
			cell CELL104;
			cell CELL105;
			cell CELL106;
			cell CELL107;
			cell CELL108;
			cell CELL109;
			cell CELL110;
			cell CELL111;
			cell CELL112;
			cell CELL113;
			cell CELL114;
			cell CELL115;
			cell CELL116;
			cell CELL117;
			cell CELL118;
			cell CELL119;

			bel SERDES {
				input CORNER_FCSCANMODE = CELL119.IMUX_C0;
				input CORNER_FCSYNCTOGGLE = CELL119.IMUX_B0;
				output CORNER_FOREFCK2CORE = CELL119.OUT_F0;
				output CORNER_LSPLLLOL = CELL119.OUT_Q0;
				input CORNER_LSPLLPWRUP = CELL119.IMUX_A0;
				input CORNER_LSPLLREFCLKI = CELL119.IMUX_CLK0_DELAY;
				input CORNER_LSPLLRST = CELL119.IMUX_LSR0;
				input Q0CH0_FCALIGNEN = CELL0.IMUX_B2;
				input Q0CH0_FCCDRFORCEDLOCK = CELL16.IMUX_A2;
				input Q0CH0_FCDFERDEN = CELL7.IMUX_CE0;
				input Q0CH0_FCDFEUPD = CELL8.IMUX_CE0;
				input Q0CH0_FCLDRTXEN = CELL0.IMUX_A2;
				input Q0CH0_FCLSMEN = CELL15.IMUX_D4;
				input Q0CH0_FCPCIEDETEN = CELL15.IMUX_B4;
				input Q0CH0_FCPCSRXRST = CELL12.IMUX_LSR0;
				input Q0CH0_FCPCSTXRST = CELL10.IMUX_LSR0;
				input Q0CH0_FCPIPEPHYRESETN = CELL7.IMUX_LSR0;
				input Q0CH0_FCPLLLOL = CELL16.IMUX_A6;
				input Q0CH0_FCRATE0 = CELL1.IMUX_B0;
				input Q0CH0_FCRATE1 = CELL1.IMUX_A5;
				input Q0CH0_FCRATE2 = CELL1.IMUX_A4;
				input Q0CH0_FCRRST = CELL14.IMUX_LSR0;
				input Q0CH0_FCRXPOLARITY = CELL15.IMUX_C2;
				input Q0CH0_FCRXPWRUP = CELL0.IMUX_D3;
				input Q0CH0_FCTMRSTART = CELL4.IMUX_A0;
				input Q0CH0_FCTMRSTOP = CELL4.IMUX_A4;
				input Q0CH0_FCTRST = CELL16.IMUX_LSR0;
				input Q0CH0_FCTXMARGIN0 = CELL16.IMUX_C4;
				input Q0CH0_FCTXMARGIN1 = CELL16.IMUX_C3;
				input Q0CH0_FCTXMARGIN2 = CELL16.IMUX_C2;
				input Q0CH0_FCTXPWRUP = CELL0.IMUX_C3;
				input Q0CH0_FCWORDALGNEN = CELL15.IMUX_C6;
				output Q0CH0_FDLDRRX = CELL3.OUT_F2;
				input Q0CH0_FDLDRTX = CELL16.IMUX_B4;
				output Q0CH0_FDRX0 = CELL9.OUT_Q7;
				output Q0CH0_FDRX1 = CELL9.OUT_Q6;
				output Q0CH0_FDRX10 = CELL9.OUT_F5;
				output Q0CH0_FDRX11 = CELL9.OUT_F4;
				output Q0CH0_FDRX12 = CELL9.OUT_F3;
				output Q0CH0_FDRX13 = CELL9.OUT_F2;
				output Q0CH0_FDRX14 = CELL9.OUT_F1;
				output Q0CH0_FDRX15 = CELL9.OUT_F0;
				output Q0CH0_FDRX16 = CELL8.OUT_Q7;
				output Q0CH0_FDRX17 = CELL8.OUT_Q6;
				output Q0CH0_FDRX18 = CELL8.OUT_Q5;
				output Q0CH0_FDRX19 = CELL8.OUT_Q4;
				output Q0CH0_FDRX2 = CELL9.OUT_Q5;
				output Q0CH0_FDRX20 = CELL8.OUT_Q3;
				output Q0CH0_FDRX21 = CELL8.OUT_Q2;
				output Q0CH0_FDRX22 = CELL8.OUT_Q1;
				output Q0CH0_FDRX23 = CELL8.OUT_Q0;
				output Q0CH0_FDRX24 = CELL8.OUT_F7;
				output Q0CH0_FDRX25 = CELL8.OUT_F6;
				output Q0CH0_FDRX26 = CELL8.OUT_F5;
				output Q0CH0_FDRX27 = CELL8.OUT_F4;
				output Q0CH0_FDRX28 = CELL8.OUT_F3;
				output Q0CH0_FDRX29 = CELL8.OUT_F2;
				output Q0CH0_FDRX3 = CELL9.OUT_Q4;
				output Q0CH0_FDRX30 = CELL8.OUT_F1;
				output Q0CH0_FDRX31 = CELL8.OUT_F0;
				output Q0CH0_FDRX32 = CELL7.OUT_Q7;
				output Q0CH0_FDRX33 = CELL7.OUT_Q6;
				output Q0CH0_FDRX34 = CELL7.OUT_Q5;
				output Q0CH0_FDRX35 = CELL7.OUT_Q4;
				output Q0CH0_FDRX36 = CELL7.OUT_Q3;
				output Q0CH0_FDRX37 = CELL7.OUT_Q2;
				output Q0CH0_FDRX38 = CELL7.OUT_Q1;
				output Q0CH0_FDRX39 = CELL7.OUT_Q0;
				output Q0CH0_FDRX4 = CELL9.OUT_Q3;
				output Q0CH0_FDRX40 = CELL7.OUT_F7;
				output Q0CH0_FDRX41 = CELL7.OUT_F6;
				output Q0CH0_FDRX42 = CELL7.OUT_F5;
				output Q0CH0_FDRX43 = CELL7.OUT_F4;
				output Q0CH0_FDRX44 = CELL7.OUT_F3;
				output Q0CH0_FDRX45 = CELL7.OUT_F2;
				output Q0CH0_FDRX46 = CELL7.OUT_F1;
				output Q0CH0_FDRX47 = CELL7.OUT_F0;
				output Q0CH0_FDRX5 = CELL9.OUT_Q2;
				output Q0CH0_FDRX6 = CELL9.OUT_Q1;
				output Q0CH0_FDRX7 = CELL9.OUT_Q0;
				output Q0CH0_FDRX8 = CELL9.OUT_F7;
				output Q0CH0_FDRX9 = CELL9.OUT_F6;
				input Q0CH0_FDTX0 = CELL9.IMUX_A1;
				input Q0CH0_FDTX1 = CELL9.IMUX_A0;
				input Q0CH0_FDTX10 = CELL8.IMUX_C3;
				input Q0CH0_FDTX11 = CELL8.IMUX_C2;
				input Q0CH0_FDTX12 = CELL8.IMUX_C1;
				input Q0CH0_FDTX13 = CELL8.IMUX_C0;
				input Q0CH0_FDTX14 = CELL8.IMUX_B5;
				input Q0CH0_FDTX15 = CELL8.IMUX_B4;
				input Q0CH0_FDTX16 = CELL8.IMUX_B3;
				input Q0CH0_FDTX17 = CELL8.IMUX_B2;
				input Q0CH0_FDTX18 = CELL8.IMUX_B1;
				input Q0CH0_FDTX19 = CELL8.IMUX_B0;
				input Q0CH0_FDTX2 = CELL8.IMUX_D5;
				input Q0CH0_FDTX20 = CELL8.IMUX_A5;
				input Q0CH0_FDTX21 = CELL8.IMUX_A4;
				input Q0CH0_FDTX22 = CELL8.IMUX_A3;
				input Q0CH0_FDTX23 = CELL8.IMUX_A2;
				input Q0CH0_FDTX24 = CELL8.IMUX_A1;
				input Q0CH0_FDTX25 = CELL8.IMUX_A0;
				input Q0CH0_FDTX26 = CELL7.IMUX_D5;
				input Q0CH0_FDTX27 = CELL7.IMUX_D4;
				input Q0CH0_FDTX28 = CELL7.IMUX_D3;
				input Q0CH0_FDTX29 = CELL7.IMUX_D2;
				input Q0CH0_FDTX3 = CELL8.IMUX_D4;
				input Q0CH0_FDTX30 = CELL7.IMUX_D1;
				input Q0CH0_FDTX31 = CELL7.IMUX_D0;
				input Q0CH0_FDTX32 = CELL7.IMUX_C5;
				input Q0CH0_FDTX33 = CELL7.IMUX_C4;
				input Q0CH0_FDTX34 = CELL7.IMUX_C3;
				input Q0CH0_FDTX35 = CELL7.IMUX_C2;
				input Q0CH0_FDTX36 = CELL7.IMUX_C1;
				input Q0CH0_FDTX37 = CELL7.IMUX_C0;
				input Q0CH0_FDTX38 = CELL7.IMUX_B5;
				input Q0CH0_FDTX39 = CELL7.IMUX_B4;
				input Q0CH0_FDTX4 = CELL8.IMUX_D3;
				input Q0CH0_FDTX40 = CELL7.IMUX_B3;
				input Q0CH0_FDTX41 = CELL7.IMUX_B2;
				input Q0CH0_FDTX42 = CELL7.IMUX_B1;
				input Q0CH0_FDTX43 = CELL7.IMUX_B0;
				input Q0CH0_FDTX44 = CELL7.IMUX_A5;
				input Q0CH0_FDTX45 = CELL7.IMUX_A4;
				input Q0CH0_FDTX46 = CELL7.IMUX_A3;
				input Q0CH0_FDTX47 = CELL7.IMUX_A2;
				input Q0CH0_FDTX48 = CELL7.IMUX_A1;
				input Q0CH0_FDTX49 = CELL7.IMUX_A0;
				input Q0CH0_FDTX5 = CELL8.IMUX_D2;
				input Q0CH0_FDTX6 = CELL8.IMUX_D1;
				input Q0CH0_FDTX7 = CELL8.IMUX_D0;
				input Q0CH0_FDTX8 = CELL8.IMUX_C5;
				input Q0CH0_FDTX9 = CELL8.IMUX_C4;
				input Q0CH0_FIRCLK = CELL10.IMUX_CLK0_DELAY;
				input Q0CH0_FIREFRXCLK = CELL8.IMUX_CLK0_DELAY;
				input Q0CH0_FITCLK = CELL12.IMUX_CLK0_DELAY;
				input Q0CH0_FITMRSTARTCLK = CELL1.IMUX_CLK1_DELAY;
				input Q0CH0_FITMRSTOPCLK = CELL3.IMUX_CLK1_DELAY;
				output Q0CH0_FSCCOVERRUN = CELL2.OUT_Q0;
				output Q0CH0_FSCCUNDERRUN = CELL2.OUT_F4;
				output Q0CH0_FSDFEVLD = CELL5.OUT_Q3;
				output Q0CH0_FSLSM = CELL2.OUT_F0;
				output Q0CH0_FSPCIECON = CELL1.OUT_Q0;
				output Q0CH0_FSPCIEDONE = CELL1.OUT_F4;
				output Q0CH0_FSRCDONE = CELL4.OUT_F3;
				output Q0CH0_FSRLOL = CELL2.OUT_Q4;
				output Q0CH0_FSRLOS = CELL1.OUT_Q4;
				output Q0CH0_FSSKPADDED = CELL3.OUT_F6;
				output Q0CH0_FSSKPDELETED = CELL3.OUT_Q2;
				input Q0CH1_FCALIGNEN = CELL0.IMUX_B3;
				input Q0CH1_FCCDRFORCEDLOCK = CELL16.IMUX_A3;
				input Q0CH1_FCDFERDEN = CELL7.IMUX_CE1;
				input Q0CH1_FCDFEUPD = CELL8.IMUX_CE1;
				input Q0CH1_FCLDRTXEN = CELL0.IMUX_A3;
				input Q0CH1_FCLSMEN = CELL15.IMUX_D5;
				input Q0CH1_FCPCIEDETEN = CELL15.IMUX_B5;
				input Q0CH1_FCPCSRXRST = CELL12.IMUX_LSR1;
				input Q0CH1_FCPCSTXRST = CELL10.IMUX_LSR1;
				input Q0CH1_FCPIPEPHYRESETN = CELL7.IMUX_LSR1;
				input Q0CH1_FCPLLLOL = CELL16.IMUX_A7;
				input Q0CH1_FCRATE0 = CELL1.IMUX_B3;
				input Q0CH1_FCRATE1 = CELL1.IMUX_B2;
				input Q0CH1_FCRATE2 = CELL1.IMUX_B1;
				input Q0CH1_FCRRST = CELL14.IMUX_LSR1;
				input Q0CH1_FCRXPOLARITY = CELL15.IMUX_C3;
				input Q0CH1_FCRXPWRUP = CELL0.IMUX_D4;
				input Q0CH1_FCTMRSTART = CELL4.IMUX_A1;
				input Q0CH1_FCTMRSTOP = CELL4.IMUX_A5;
				input Q0CH1_FCTRST = CELL16.IMUX_LSR1;
				input Q0CH1_FCTXMARGIN0 = CELL16.IMUX_C7;
				input Q0CH1_FCTXMARGIN1 = CELL16.IMUX_C6;
				input Q0CH1_FCTXMARGIN2 = CELL16.IMUX_C5;
				input Q0CH1_FCTXPWRUP = CELL0.IMUX_C4;
				input Q0CH1_FCWORDALGNEN = CELL15.IMUX_C7;
				output Q0CH1_FDLDRRX = CELL3.OUT_F3;
				input Q0CH1_FDLDRTX = CELL16.IMUX_B5;
				output Q0CH1_FDRX0 = CELL13.OUT_Q1;
				output Q0CH1_FDRX1 = CELL13.OUT_Q0;
				output Q0CH1_FDRX10 = CELL12.OUT_F7;
				output Q0CH1_FDRX11 = CELL12.OUT_F6;
				output Q0CH1_FDRX12 = CELL12.OUT_F5;
				output Q0CH1_FDRX13 = CELL12.OUT_F4;
				output Q0CH1_FDRX14 = CELL12.OUT_F3;
				output Q0CH1_FDRX15 = CELL12.OUT_F2;
				output Q0CH1_FDRX16 = CELL11.OUT_Q7;
				output Q0CH1_FDRX17 = CELL11.OUT_Q6;
				output Q0CH1_FDRX18 = CELL11.OUT_Q5;
				output Q0CH1_FDRX19 = CELL11.OUT_Q4;
				output Q0CH1_FDRX2 = CELL12.OUT_Q7;
				output Q0CH1_FDRX20 = CELL11.OUT_Q3;
				output Q0CH1_FDRX21 = CELL11.OUT_Q2;
				output Q0CH1_FDRX22 = CELL11.OUT_Q1;
				output Q0CH1_FDRX23 = CELL11.OUT_Q0;
				output Q0CH1_FDRX24 = CELL11.OUT_F7;
				output Q0CH1_FDRX25 = CELL11.OUT_F6;
				output Q0CH1_FDRX26 = CELL11.OUT_F5;
				output Q0CH1_FDRX27 = CELL11.OUT_F4;
				output Q0CH1_FDRX28 = CELL11.OUT_F3;
				output Q0CH1_FDRX29 = CELL11.OUT_F2;
				output Q0CH1_FDRX3 = CELL12.OUT_Q6;
				output Q0CH1_FDRX30 = CELL11.OUT_F1;
				output Q0CH1_FDRX31 = CELL11.OUT_F0;
				output Q0CH1_FDRX32 = CELL10.OUT_Q7;
				output Q0CH1_FDRX33 = CELL10.OUT_Q6;
				output Q0CH1_FDRX34 = CELL10.OUT_Q5;
				output Q0CH1_FDRX35 = CELL10.OUT_Q4;
				output Q0CH1_FDRX36 = CELL10.OUT_Q3;
				output Q0CH1_FDRX37 = CELL10.OUT_Q2;
				output Q0CH1_FDRX38 = CELL10.OUT_Q1;
				output Q0CH1_FDRX39 = CELL10.OUT_Q0;
				output Q0CH1_FDRX4 = CELL12.OUT_Q5;
				output Q0CH1_FDRX40 = CELL10.OUT_F7;
				output Q0CH1_FDRX41 = CELL10.OUT_F6;
				output Q0CH1_FDRX42 = CELL10.OUT_F5;
				output Q0CH1_FDRX43 = CELL10.OUT_F4;
				output Q0CH1_FDRX44 = CELL10.OUT_F3;
				output Q0CH1_FDRX45 = CELL10.OUT_F2;
				output Q0CH1_FDRX46 = CELL10.OUT_F1;
				output Q0CH1_FDRX47 = CELL10.OUT_F0;
				output Q0CH1_FDRX5 = CELL12.OUT_Q4;
				output Q0CH1_FDRX6 = CELL12.OUT_Q3;
				output Q0CH1_FDRX7 = CELL12.OUT_Q2;
				output Q0CH1_FDRX8 = CELL13.OUT_F1;
				output Q0CH1_FDRX9 = CELL13.OUT_F0;
				input Q0CH1_FDTX0 = CELL11.IMUX_A3;
				input Q0CH1_FDTX1 = CELL11.IMUX_A2;
				input Q0CH1_FDTX10 = CELL10.IMUX_C5;
				input Q0CH1_FDTX11 = CELL10.IMUX_C4;
				input Q0CH1_FDTX12 = CELL10.IMUX_C3;
				input Q0CH1_FDTX13 = CELL10.IMUX_C2;
				input Q0CH1_FDTX14 = CELL10.IMUX_C1;
				input Q0CH1_FDTX15 = CELL10.IMUX_C0;
				input Q0CH1_FDTX16 = CELL10.IMUX_B5;
				input Q0CH1_FDTX17 = CELL10.IMUX_B4;
				input Q0CH1_FDTX18 = CELL10.IMUX_B3;
				input Q0CH1_FDTX19 = CELL10.IMUX_B2;
				input Q0CH1_FDTX2 = CELL11.IMUX_A1;
				input Q0CH1_FDTX20 = CELL10.IMUX_B1;
				input Q0CH1_FDTX21 = CELL10.IMUX_B0;
				input Q0CH1_FDTX22 = CELL10.IMUX_A5;
				input Q0CH1_FDTX23 = CELL10.IMUX_A4;
				input Q0CH1_FDTX24 = CELL10.IMUX_A3;
				input Q0CH1_FDTX25 = CELL10.IMUX_A2;
				input Q0CH1_FDTX26 = CELL10.IMUX_A1;
				input Q0CH1_FDTX27 = CELL10.IMUX_A0;
				input Q0CH1_FDTX28 = CELL9.IMUX_D5;
				input Q0CH1_FDTX29 = CELL9.IMUX_D4;
				input Q0CH1_FDTX3 = CELL11.IMUX_A0;
				input Q0CH1_FDTX30 = CELL9.IMUX_D3;
				input Q0CH1_FDTX31 = CELL9.IMUX_D2;
				input Q0CH1_FDTX32 = CELL9.IMUX_D1;
				input Q0CH1_FDTX33 = CELL9.IMUX_D0;
				input Q0CH1_FDTX34 = CELL9.IMUX_C5;
				input Q0CH1_FDTX35 = CELL9.IMUX_C4;
				input Q0CH1_FDTX36 = CELL9.IMUX_C3;
				input Q0CH1_FDTX37 = CELL9.IMUX_C2;
				input Q0CH1_FDTX38 = CELL9.IMUX_C1;
				input Q0CH1_FDTX39 = CELL9.IMUX_C0;
				input Q0CH1_FDTX4 = CELL10.IMUX_D5;
				input Q0CH1_FDTX40 = CELL9.IMUX_B5;
				input Q0CH1_FDTX41 = CELL9.IMUX_B4;
				input Q0CH1_FDTX42 = CELL9.IMUX_B3;
				input Q0CH1_FDTX43 = CELL9.IMUX_B2;
				input Q0CH1_FDTX44 = CELL9.IMUX_B1;
				input Q0CH1_FDTX45 = CELL9.IMUX_B0;
				input Q0CH1_FDTX46 = CELL9.IMUX_A5;
				input Q0CH1_FDTX47 = CELL9.IMUX_A4;
				input Q0CH1_FDTX48 = CELL9.IMUX_A3;
				input Q0CH1_FDTX49 = CELL9.IMUX_A2;
				input Q0CH1_FDTX5 = CELL10.IMUX_D4;
				input Q0CH1_FDTX6 = CELL10.IMUX_D3;
				input Q0CH1_FDTX7 = CELL10.IMUX_D2;
				input Q0CH1_FDTX8 = CELL10.IMUX_D1;
				input Q0CH1_FDTX9 = CELL10.IMUX_D0;
				input Q0CH1_FIRCLK = CELL10.IMUX_CLK1_DELAY;
				input Q0CH1_FIREFRXCLK = CELL8.IMUX_CLK1_DELAY;
				input Q0CH1_FITCLK = CELL12.IMUX_CLK1_DELAY;
				input Q0CH1_FITMRSTARTCLK = CELL2.IMUX_CLK0_DELAY;
				input Q0CH1_FITMRSTOPCLK = CELL4.IMUX_CLK0_DELAY;
				output Q0CH1_FSCCOVERRUN = CELL2.OUT_Q1;
				output Q0CH1_FSCCUNDERRUN = CELL2.OUT_F5;
				output Q0CH1_FSDFEVLD = CELL5.OUT_Q4;
				output Q0CH1_FSLSM = CELL2.OUT_F1;
				output Q0CH1_FSPCIECON = CELL1.OUT_Q1;
				output Q0CH1_FSPCIEDONE = CELL1.OUT_F5;
				output Q0CH1_FSRCDONE = CELL4.OUT_F4;
				output Q0CH1_FSRLOL = CELL2.OUT_Q5;
				output Q0CH1_FSRLOS = CELL1.OUT_Q5;
				output Q0CH1_FSSKPADDED = CELL3.OUT_F7;
				output Q0CH1_FSSKPDELETED = CELL3.OUT_Q3;
				input Q0CH2_FCALIGNEN = CELL0.IMUX_B4;
				input Q0CH2_FCCDRFORCEDLOCK = CELL16.IMUX_A4;
				input Q0CH2_FCDFERDEN = CELL7.IMUX_CE2;
				input Q0CH2_FCDFEUPD = CELL8.IMUX_CE2;
				input Q0CH2_FCLDRTXEN = CELL0.IMUX_A4;
				input Q0CH2_FCLSMEN = CELL15.IMUX_D6;
				input Q0CH2_FCPCIEDETEN = CELL15.IMUX_B6;
				input Q0CH2_FCPCSRXRST = CELL13.IMUX_LSR0;
				input Q0CH2_FCPCSTXRST = CELL11.IMUX_LSR0;
				input Q0CH2_FCPIPEPHYRESETN = CELL8.IMUX_LSR0;
				input Q0CH2_FCPLLLOL = CELL16.IMUX_B2;
				input Q0CH2_FCRATE0 = CELL1.IMUX_C0;
				input Q0CH2_FCRATE1 = CELL1.IMUX_B5;
				input Q0CH2_FCRATE2 = CELL1.IMUX_B4;
				input Q0CH2_FCRRST = CELL15.IMUX_LSR0;
				input Q0CH2_FCRXPOLARITY = CELL15.IMUX_C4;
				input Q0CH2_FCRXPWRUP = CELL0.IMUX_D5;
				input Q0CH2_FCTMRSTART = CELL4.IMUX_A2;
				input Q0CH2_FCTMRSTOP = CELL4.IMUX_B0;
				input Q0CH2_FCTRST = CELL1.IMUX_LSR0;
				input Q0CH2_FCTXMARGIN0 = CELL16.IMUX_D4;
				input Q0CH2_FCTXMARGIN1 = CELL16.IMUX_D3;
				input Q0CH2_FCTXMARGIN2 = CELL16.IMUX_D2;
				input Q0CH2_FCTXPWRUP = CELL0.IMUX_C5;
				input Q0CH2_FCWORDALGNEN = CELL15.IMUX_D2;
				output Q0CH2_FDLDRRX = CELL3.OUT_F4;
				input Q0CH2_FDLDRTX = CELL16.IMUX_B6;
				output Q0CH2_FDRX0 = CELL16.OUT_Q1;
				output Q0CH2_FDRX1 = CELL16.OUT_Q0;
				output Q0CH2_FDRX10 = CELL15.OUT_F7;
				output Q0CH2_FDRX11 = CELL15.OUT_F6;
				output Q0CH2_FDRX12 = CELL15.OUT_F5;
				output Q0CH2_FDRX13 = CELL15.OUT_F4;
				output Q0CH2_FDRX14 = CELL15.OUT_F3;
				output Q0CH2_FDRX15 = CELL15.OUT_F2;
				output Q0CH2_FDRX16 = CELL15.OUT_Q1;
				output Q0CH2_FDRX17 = CELL15.OUT_Q0;
				output Q0CH2_FDRX18 = CELL14.OUT_Q7;
				output Q0CH2_FDRX19 = CELL14.OUT_Q6;
				output Q0CH2_FDRX2 = CELL15.OUT_Q7;
				output Q0CH2_FDRX20 = CELL14.OUT_Q5;
				output Q0CH2_FDRX21 = CELL14.OUT_Q4;
				output Q0CH2_FDRX22 = CELL14.OUT_Q3;
				output Q0CH2_FDRX23 = CELL14.OUT_Q2;
				output Q0CH2_FDRX24 = CELL15.OUT_F1;
				output Q0CH2_FDRX25 = CELL15.OUT_F0;
				output Q0CH2_FDRX26 = CELL14.OUT_F7;
				output Q0CH2_FDRX27 = CELL14.OUT_F6;
				output Q0CH2_FDRX28 = CELL14.OUT_F5;
				output Q0CH2_FDRX29 = CELL14.OUT_F4;
				output Q0CH2_FDRX3 = CELL15.OUT_Q6;
				output Q0CH2_FDRX30 = CELL14.OUT_F3;
				output Q0CH2_FDRX31 = CELL14.OUT_F2;
				output Q0CH2_FDRX32 = CELL14.OUT_Q1;
				output Q0CH2_FDRX33 = CELL14.OUT_Q0;
				output Q0CH2_FDRX34 = CELL13.OUT_Q7;
				output Q0CH2_FDRX35 = CELL13.OUT_Q6;
				output Q0CH2_FDRX36 = CELL13.OUT_Q5;
				output Q0CH2_FDRX37 = CELL13.OUT_Q4;
				output Q0CH2_FDRX38 = CELL13.OUT_Q3;
				output Q0CH2_FDRX39 = CELL13.OUT_Q2;
				output Q0CH2_FDRX4 = CELL15.OUT_Q5;
				output Q0CH2_FDRX40 = CELL14.OUT_F1;
				output Q0CH2_FDRX41 = CELL14.OUT_F0;
				output Q0CH2_FDRX42 = CELL13.OUT_F7;
				output Q0CH2_FDRX43 = CELL13.OUT_F6;
				output Q0CH2_FDRX44 = CELL13.OUT_F5;
				output Q0CH2_FDRX45 = CELL13.OUT_F4;
				output Q0CH2_FDRX46 = CELL13.OUT_F3;
				output Q0CH2_FDRX47 = CELL13.OUT_F2;
				output Q0CH2_FDRX5 = CELL15.OUT_Q4;
				output Q0CH2_FDRX6 = CELL15.OUT_Q3;
				output Q0CH2_FDRX7 = CELL15.OUT_Q2;
				output Q0CH2_FDRX8 = CELL16.OUT_F1;
				output Q0CH2_FDRX9 = CELL16.OUT_F0;
				input Q0CH2_FDTX0 = CELL13.IMUX_A7;
				input Q0CH2_FDTX1 = CELL13.IMUX_A6;
				input Q0CH2_FDTX10 = CELL12.IMUX_D3;
				input Q0CH2_FDTX11 = CELL12.IMUX_D2;
				input Q0CH2_FDTX12 = CELL12.IMUX_C7;
				input Q0CH2_FDTX13 = CELL12.IMUX_C6;
				input Q0CH2_FDTX14 = CELL12.IMUX_C5;
				input Q0CH2_FDTX15 = CELL12.IMUX_C4;
				input Q0CH2_FDTX16 = CELL12.IMUX_C3;
				input Q0CH2_FDTX17 = CELL12.IMUX_C2;
				input Q0CH2_FDTX18 = CELL12.IMUX_B7;
				input Q0CH2_FDTX19 = CELL12.IMUX_B6;
				input Q0CH2_FDTX2 = CELL13.IMUX_A5;
				input Q0CH2_FDTX20 = CELL12.IMUX_B5;
				input Q0CH2_FDTX21 = CELL12.IMUX_B4;
				input Q0CH2_FDTX22 = CELL12.IMUX_B3;
				input Q0CH2_FDTX23 = CELL12.IMUX_B2;
				input Q0CH2_FDTX24 = CELL12.IMUX_A7;
				input Q0CH2_FDTX25 = CELL12.IMUX_A6;
				input Q0CH2_FDTX26 = CELL12.IMUX_A5;
				input Q0CH2_FDTX27 = CELL12.IMUX_A4;
				input Q0CH2_FDTX28 = CELL12.IMUX_A3;
				input Q0CH2_FDTX29 = CELL12.IMUX_A2;
				input Q0CH2_FDTX3 = CELL13.IMUX_A4;
				input Q0CH2_FDTX30 = CELL11.IMUX_D5;
				input Q0CH2_FDTX31 = CELL11.IMUX_D4;
				input Q0CH2_FDTX32 = CELL11.IMUX_D3;
				input Q0CH2_FDTX33 = CELL11.IMUX_D2;
				input Q0CH2_FDTX34 = CELL11.IMUX_D1;
				input Q0CH2_FDTX35 = CELL11.IMUX_D0;
				input Q0CH2_FDTX36 = CELL11.IMUX_C5;
				input Q0CH2_FDTX37 = CELL11.IMUX_C4;
				input Q0CH2_FDTX38 = CELL11.IMUX_C3;
				input Q0CH2_FDTX39 = CELL11.IMUX_C2;
				input Q0CH2_FDTX4 = CELL13.IMUX_A3;
				input Q0CH2_FDTX40 = CELL11.IMUX_C1;
				input Q0CH2_FDTX41 = CELL11.IMUX_C0;
				input Q0CH2_FDTX42 = CELL11.IMUX_B5;
				input Q0CH2_FDTX43 = CELL11.IMUX_B4;
				input Q0CH2_FDTX44 = CELL11.IMUX_B3;
				input Q0CH2_FDTX45 = CELL11.IMUX_B2;
				input Q0CH2_FDTX46 = CELL11.IMUX_B1;
				input Q0CH2_FDTX47 = CELL11.IMUX_B0;
				input Q0CH2_FDTX48 = CELL11.IMUX_A5;
				input Q0CH2_FDTX49 = CELL11.IMUX_A4;
				input Q0CH2_FDTX5 = CELL13.IMUX_A2;
				input Q0CH2_FDTX6 = CELL12.IMUX_D7;
				input Q0CH2_FDTX7 = CELL12.IMUX_D6;
				input Q0CH2_FDTX8 = CELL12.IMUX_D5;
				input Q0CH2_FDTX9 = CELL12.IMUX_D4;
				input Q0CH2_FIRCLK = CELL11.IMUX_CLK0_DELAY;
				input Q0CH2_FIREFRXCLK = CELL9.IMUX_CLK0_DELAY;
				input Q0CH2_FITCLK = CELL13.IMUX_CLK0_DELAY;
				input Q0CH2_FITMRSTARTCLK = CELL2.IMUX_CLK1_DELAY;
				input Q0CH2_FITMRSTOPCLK = CELL4.IMUX_CLK1_DELAY;
				output Q0CH2_FSCCOVERRUN = CELL2.OUT_Q2;
				output Q0CH2_FSCCUNDERRUN = CELL2.OUT_F6;
				output Q0CH2_FSDFEVLD = CELL5.OUT_Q5;
				output Q0CH2_FSLSM = CELL2.OUT_F2;
				output Q0CH2_FSPCIECON = CELL1.OUT_Q2;
				output Q0CH2_FSPCIEDONE = CELL1.OUT_F6;
				output Q0CH2_FSRCDONE = CELL4.OUT_F5;
				output Q0CH2_FSRLOL = CELL2.OUT_Q6;
				output Q0CH2_FSRLOS = CELL1.OUT_Q6;
				output Q0CH2_FSSKPADDED = CELL3.OUT_Q0;
				output Q0CH2_FSSKPDELETED = CELL3.OUT_Q4;
				input Q0CH3_FCALIGNEN = CELL0.IMUX_B5;
				input Q0CH3_FCCDRFORCEDLOCK = CELL16.IMUX_A5;
				input Q0CH3_FCDFERDEN = CELL7.IMUX_CE3;
				input Q0CH3_FCDFEUPD = CELL8.IMUX_CE3;
				input Q0CH3_FCLDRTXEN = CELL0.IMUX_A5;
				input Q0CH3_FCLSMEN = CELL15.IMUX_D7;
				input Q0CH3_FCPCIEDETEN = CELL15.IMUX_B7;
				input Q0CH3_FCPCSRXRST = CELL13.IMUX_LSR1;
				input Q0CH3_FCPCSTXRST = CELL11.IMUX_LSR1;
				input Q0CH3_FCPIPEPHYRESETN = CELL8.IMUX_LSR1;
				input Q0CH3_FCPLLLOL = CELL16.IMUX_B3;
				input Q0CH3_FCRATE0 = CELL1.IMUX_C3;
				input Q0CH3_FCRATE1 = CELL1.IMUX_C2;
				input Q0CH3_FCRATE2 = CELL1.IMUX_C1;
				input Q0CH3_FCRRST = CELL15.IMUX_LSR1;
				input Q0CH3_FCRXPOLARITY = CELL15.IMUX_C5;
				input Q0CH3_FCRXPWRUP = CELL1.IMUX_A0;
				input Q0CH3_FCTMRSTART = CELL4.IMUX_A3;
				input Q0CH3_FCTMRSTOP = CELL4.IMUX_B1;
				input Q0CH3_FCTRST = CELL1.IMUX_LSR1;
				input Q0CH3_FCTXMARGIN0 = CELL16.IMUX_D7;
				input Q0CH3_FCTXMARGIN1 = CELL16.IMUX_D6;
				input Q0CH3_FCTXMARGIN2 = CELL16.IMUX_D5;
				input Q0CH3_FCTXPWRUP = CELL0.IMUX_D2;
				input Q0CH3_FCWORDALGNEN = CELL15.IMUX_D3;
				output Q0CH3_FDLDRRX = CELL3.OUT_F5;
				input Q0CH3_FDLDRTX = CELL16.IMUX_B7;
				output Q0CH3_FDRX0 = CELL1.OUT_F3;
				output Q0CH3_FDRX1 = CELL1.OUT_F2;
				output Q0CH3_FDRX10 = CELL0.OUT_F7;
				output Q0CH3_FDRX11 = CELL0.OUT_F6;
				output Q0CH3_FDRX12 = CELL0.OUT_F5;
				output Q0CH3_FDRX13 = CELL0.OUT_F4;
				output Q0CH3_FDRX14 = CELL0.OUT_F3;
				output Q0CH3_FDRX15 = CELL0.OUT_F2;
				output Q0CH3_FDRX16 = CELL18.OUT_Q1;
				output Q0CH3_FDRX17 = CELL18.OUT_Q0;
				output Q0CH3_FDRX18 = CELL17.OUT_Q7;
				output Q0CH3_FDRX19 = CELL17.OUT_Q6;
				output Q0CH3_FDRX2 = CELL1.OUT_F1;
				output Q0CH3_FDRX20 = CELL17.OUT_Q5;
				output Q0CH3_FDRX21 = CELL17.OUT_Q4;
				output Q0CH3_FDRX22 = CELL17.OUT_Q3;
				output Q0CH3_FDRX23 = CELL17.OUT_Q2;
				output Q0CH3_FDRX24 = CELL18.OUT_F1;
				output Q0CH3_FDRX25 = CELL18.OUT_F0;
				output Q0CH3_FDRX26 = CELL17.OUT_F7;
				output Q0CH3_FDRX27 = CELL17.OUT_F6;
				output Q0CH3_FDRX28 = CELL17.OUT_F5;
				output Q0CH3_FDRX29 = CELL17.OUT_F4;
				output Q0CH3_FDRX3 = CELL1.OUT_F0;
				output Q0CH3_FDRX30 = CELL17.OUT_F3;
				output Q0CH3_FDRX31 = CELL17.OUT_F2;
				output Q0CH3_FDRX32 = CELL17.OUT_Q1;
				output Q0CH3_FDRX33 = CELL17.OUT_Q0;
				output Q0CH3_FDRX34 = CELL16.OUT_Q7;
				output Q0CH3_FDRX35 = CELL16.OUT_Q6;
				output Q0CH3_FDRX36 = CELL16.OUT_Q5;
				output Q0CH3_FDRX37 = CELL16.OUT_Q4;
				output Q0CH3_FDRX38 = CELL16.OUT_Q3;
				output Q0CH3_FDRX39 = CELL16.OUT_Q2;
				output Q0CH3_FDRX4 = CELL0.OUT_Q7;
				output Q0CH3_FDRX40 = CELL17.OUT_F1;
				output Q0CH3_FDRX41 = CELL17.OUT_F0;
				output Q0CH3_FDRX42 = CELL16.OUT_F7;
				output Q0CH3_FDRX43 = CELL16.OUT_F6;
				output Q0CH3_FDRX44 = CELL16.OUT_F5;
				output Q0CH3_FDRX45 = CELL16.OUT_F4;
				output Q0CH3_FDRX46 = CELL16.OUT_F3;
				output Q0CH3_FDRX47 = CELL16.OUT_F2;
				output Q0CH3_FDRX5 = CELL0.OUT_Q6;
				output Q0CH3_FDRX6 = CELL0.OUT_Q5;
				output Q0CH3_FDRX7 = CELL0.OUT_Q4;
				output Q0CH3_FDRX8 = CELL0.OUT_Q3;
				output Q0CH3_FDRX9 = CELL0.OUT_Q2;
				input Q0CH3_FDTX0 = CELL15.IMUX_B3;
				input Q0CH3_FDTX1 = CELL15.IMUX_B2;
				input Q0CH3_FDTX10 = CELL14.IMUX_D5;
				input Q0CH3_FDTX11 = CELL14.IMUX_D4;
				input Q0CH3_FDTX12 = CELL14.IMUX_D3;
				input Q0CH3_FDTX13 = CELL14.IMUX_D2;
				input Q0CH3_FDTX14 = CELL14.IMUX_C7;
				input Q0CH3_FDTX15 = CELL14.IMUX_C6;
				input Q0CH3_FDTX16 = CELL14.IMUX_C5;
				input Q0CH3_FDTX17 = CELL14.IMUX_C4;
				input Q0CH3_FDTX18 = CELL14.IMUX_C3;
				input Q0CH3_FDTX19 = CELL14.IMUX_C2;
				input Q0CH3_FDTX2 = CELL15.IMUX_A7;
				input Q0CH3_FDTX20 = CELL14.IMUX_B7;
				input Q0CH3_FDTX21 = CELL14.IMUX_B6;
				input Q0CH3_FDTX22 = CELL14.IMUX_B5;
				input Q0CH3_FDTX23 = CELL14.IMUX_B4;
				input Q0CH3_FDTX24 = CELL14.IMUX_B3;
				input Q0CH3_FDTX25 = CELL14.IMUX_B2;
				input Q0CH3_FDTX26 = CELL14.IMUX_A7;
				input Q0CH3_FDTX27 = CELL14.IMUX_A6;
				input Q0CH3_FDTX28 = CELL14.IMUX_A5;
				input Q0CH3_FDTX29 = CELL14.IMUX_A4;
				input Q0CH3_FDTX3 = CELL15.IMUX_A6;
				input Q0CH3_FDTX30 = CELL14.IMUX_A3;
				input Q0CH3_FDTX31 = CELL14.IMUX_A2;
				input Q0CH3_FDTX32 = CELL13.IMUX_D7;
				input Q0CH3_FDTX33 = CELL13.IMUX_D6;
				input Q0CH3_FDTX34 = CELL13.IMUX_D5;
				input Q0CH3_FDTX35 = CELL13.IMUX_D4;
				input Q0CH3_FDTX36 = CELL13.IMUX_D3;
				input Q0CH3_FDTX37 = CELL13.IMUX_D2;
				input Q0CH3_FDTX38 = CELL13.IMUX_C7;
				input Q0CH3_FDTX39 = CELL13.IMUX_C6;
				input Q0CH3_FDTX4 = CELL15.IMUX_A5;
				input Q0CH3_FDTX40 = CELL13.IMUX_C5;
				input Q0CH3_FDTX41 = CELL13.IMUX_C4;
				input Q0CH3_FDTX42 = CELL13.IMUX_C3;
				input Q0CH3_FDTX43 = CELL13.IMUX_C2;
				input Q0CH3_FDTX44 = CELL13.IMUX_B7;
				input Q0CH3_FDTX45 = CELL13.IMUX_B6;
				input Q0CH3_FDTX46 = CELL13.IMUX_B5;
				input Q0CH3_FDTX47 = CELL13.IMUX_B4;
				input Q0CH3_FDTX48 = CELL13.IMUX_B3;
				input Q0CH3_FDTX49 = CELL13.IMUX_B2;
				input Q0CH3_FDTX5 = CELL15.IMUX_A4;
				input Q0CH3_FDTX6 = CELL15.IMUX_A3;
				input Q0CH3_FDTX7 = CELL15.IMUX_A2;
				input Q0CH3_FDTX8 = CELL14.IMUX_D7;
				input Q0CH3_FDTX9 = CELL14.IMUX_D6;
				input Q0CH3_FIRCLK = CELL11.IMUX_CLK1_DELAY;
				input Q0CH3_FIREFRXCLK = CELL9.IMUX_CLK1_DELAY;
				input Q0CH3_FITCLK = CELL13.IMUX_CLK1_DELAY;
				input Q0CH3_FITMRSTARTCLK = CELL3.IMUX_CLK0_DELAY;
				input Q0CH3_FITMRSTOPCLK = CELL5.IMUX_CLK0_DELAY;
				output Q0CH3_FSCCOVERRUN = CELL2.OUT_Q3;
				output Q0CH3_FSCCUNDERRUN = CELL2.OUT_F7;
				output Q0CH3_FSDFEVLD = CELL5.OUT_Q6;
				output Q0CH3_FSLSM = CELL2.OUT_F3;
				output Q0CH3_FSPCIECON = CELL1.OUT_Q3;
				output Q0CH3_FSPCIEDONE = CELL1.OUT_F7;
				output Q0CH3_FSRCDONE = CELL4.OUT_F6;
				output Q0CH3_FSRLOL = CELL2.OUT_Q7;
				output Q0CH3_FSRLOS = CELL1.OUT_Q7;
				output Q0CH3_FSSKPADDED = CELL3.OUT_Q1;
				output Q0CH3_FSSKPDELETED = CELL3.OUT_Q5;
				input Q0D0_FCDERST = CELL9.IMUX_LSR0;
				output Q0D0_FSDE = CELL3.OUT_Q6;
				output Q0D0_FSDM = CELL4.OUT_F0;
				input Q0D1_FCDERST = CELL9.IMUX_LSR1;
				output Q0D1_FSDE = CELL3.OUT_Q7;
				output Q0D1_FSDM = CELL4.OUT_F1;
				input Q0P_CORERRIN = CELL48.IMUX_A5;
				output Q0P_CORERROUT = CELL43.OUT_F5;
				output Q0P_DBGDATOUT0 = CELL45.OUT_F4;
				output Q0P_DBGDATOUT1 = CELL45.OUT_F7;
				output Q0P_DBGDATOUT10 = CELL45.OUT_Q4;
				output Q0P_DBGDATOUT11 = CELL45.OUT_Q2;
				output Q0P_DBGDATOUT12 = CELL44.OUT_Q6;
				output Q0P_DBGDATOUT13 = CELL45.OUT_F6;
				output Q0P_DBGDATOUT14 = CELL45.OUT_F1;
				output Q0P_DBGDATOUT15 = CELL45.OUT_Q5;
				output Q0P_DBGDATOUT2 = CELL45.OUT_F5;
				output Q0P_DBGDATOUT3 = CELL45.OUT_Q1;
				output Q0P_DBGDATOUT4 = CELL45.OUT_F2;
				output Q0P_DBGDATOUT5 = CELL44.OUT_Q1;
				output Q0P_DBGDATOUT6 = CELL44.OUT_Q7;
				output Q0P_DBGDATOUT7 = CELL44.OUT_Q3;
				output Q0P_DBGDATOUT8 = CELL44.OUT_Q4;
				output Q0P_DBGDATOUT9 = CELL45.OUT_F3;
				output Q0P_FTLERROUT = CELL42.OUT_Q4;
				output Q0P_FUNCPWRSTATE0 = CELL43.OUT_F3;
				output Q0P_FUNCPWRSTATE1 = CELL43.OUT_F1;
				output Q0P_FUNCPWRSTATE2 = CELL43.OUT_Q0;
				output Q0P_FUNCSTS0 = CELL43.OUT_Q3;
				output Q0P_FUNCSTS1 = CELL43.OUT_F6;
				output Q0P_FUNCSTS2 = CELL42.OUT_Q7;
				output Q0P_FUNCSTS3 = CELL43.OUT_Q7;
				output Q0P_HALMSTACK = CELL43.OUT_Q4;
				output Q0P_HALMSTCOMPDES0 = CELL37.OUT_F1;
				output Q0P_HALMSTCOMPDES1 = CELL37.OUT_F4;
				output Q0P_HALMSTCOMPDES10 = CELL41.OUT_F2;
				output Q0P_HALMSTCOMPDES100 = CELL37.OUT_F7;
				output Q0P_HALMSTCOMPDES101 = CELL33.OUT_Q3;
				output Q0P_HALMSTCOMPDES102 = CELL33.OUT_Q2;
				output Q0P_HALMSTCOMPDES103 = CELL33.OUT_Q4;
				output Q0P_HALMSTCOMPDES104 = CELL33.OUT_Q1;
				output Q0P_HALMSTCOMPDES105 = CELL34.OUT_F1;
				output Q0P_HALMSTCOMPDES106 = CELL34.OUT_F4;
				output Q0P_HALMSTCOMPDES107 = CELL33.OUT_F2;
				output Q0P_HALMSTCOMPDES108 = CELL33.OUT_F0;
				output Q0P_HALMSTCOMPDES109 = CELL32.OUT_Q6;
				output Q0P_HALMSTCOMPDES11 = CELL38.OUT_Q0;
				output Q0P_HALMSTCOMPDES110 = CELL33.OUT_F1;
				output Q0P_HALMSTCOMPDES111 = CELL33.OUT_F5;
				output Q0P_HALMSTCOMPDES112 = CELL32.OUT_Q7;
				output Q0P_HALMSTCOMPDES113 = CELL32.OUT_Q3;
				output Q0P_HALMSTCOMPDES114 = CELL32.OUT_Q2;
				output Q0P_HALMSTCOMPDES115 = CELL32.OUT_Q0;
				output Q0P_HALMSTCOMPDES116 = CELL32.OUT_F7;
				output Q0P_HALMSTCOMPDES117 = CELL32.OUT_Q1;
				output Q0P_HALMSTCOMPDES118 = CELL32.OUT_Q4;
				output Q0P_HALMSTCOMPDES119 = CELL33.OUT_F7;
				output Q0P_HALMSTCOMPDES12 = CELL41.OUT_F6;
				output Q0P_HALMSTCOMPDES120 = CELL36.OUT_F5;
				output Q0P_HALMSTCOMPDES121 = CELL39.OUT_F1;
				output Q0P_HALMSTCOMPDES122 = CELL38.OUT_Q5;
				output Q0P_HALMSTCOMPDES123 = CELL38.OUT_F6;
				output Q0P_HALMSTCOMPDES124 = CELL45.OUT_Q0;
				output Q0P_HALMSTCOMPDES125 = CELL33.OUT_F4;
				output Q0P_HALMSTCOMPDES126 = CELL33.OUT_F3;
				output Q0P_HALMSTCOMPDES127 = CELL33.OUT_F6;
				output Q0P_HALMSTCOMPDES13 = CELL39.OUT_Q7;
				output Q0P_HALMSTCOMPDES14 = CELL38.OUT_Q7;
				output Q0P_HALMSTCOMPDES15 = CELL39.OUT_Q6;
				output Q0P_HALMSTCOMPDES16 = CELL41.OUT_Q0;
				output Q0P_HALMSTCOMPDES17 = CELL40.OUT_F1;
				output Q0P_HALMSTCOMPDES18 = CELL42.OUT_Q2;
				output Q0P_HALMSTCOMPDES19 = CELL41.OUT_Q5;
				output Q0P_HALMSTCOMPDES2 = CELL37.OUT_Q0;
				output Q0P_HALMSTCOMPDES20 = CELL40.OUT_Q2;
				output Q0P_HALMSTCOMPDES21 = CELL42.OUT_Q3;
				output Q0P_HALMSTCOMPDES22 = CELL41.OUT_Q4;
				output Q0P_HALMSTCOMPDES23 = CELL40.OUT_Q5;
				output Q0P_HALMSTCOMPDES24 = CELL42.OUT_F7;
				output Q0P_HALMSTCOMPDES25 = CELL42.OUT_F6;
				output Q0P_HALMSTCOMPDES26 = CELL42.OUT_F3;
				output Q0P_HALMSTCOMPDES27 = CELL42.OUT_F5;
				output Q0P_HALMSTCOMPDES28 = CELL42.OUT_F2;
				output Q0P_HALMSTCOMPDES29 = CELL41.OUT_F5;
				output Q0P_HALMSTCOMPDES3 = CELL38.OUT_Q1;
				output Q0P_HALMSTCOMPDES30 = CELL37.OUT_Q5;
				output Q0P_HALMSTCOMPDES31 = CELL40.OUT_F0;
				output Q0P_HALMSTCOMPDES32 = CELL38.OUT_F3;
				output Q0P_HALMSTCOMPDES33 = CELL38.OUT_F7;
				output Q0P_HALMSTCOMPDES34 = CELL38.OUT_Q3;
				output Q0P_HALMSTCOMPDES35 = CELL39.OUT_Q3;
				output Q0P_HALMSTCOMPDES36 = CELL39.OUT_Q1;
				output Q0P_HALMSTCOMPDES37 = CELL38.OUT_F5;
				output Q0P_HALMSTCOMPDES38 = CELL37.OUT_Q7;
				output Q0P_HALMSTCOMPDES39 = CELL41.OUT_Q6;
				output Q0P_HALMSTCOMPDES4 = CELL38.OUT_Q6;
				output Q0P_HALMSTCOMPDES40 = CELL40.OUT_Q1;
				output Q0P_HALMSTCOMPDES41 = CELL41.OUT_F7;
				output Q0P_HALMSTCOMPDES42 = CELL41.OUT_Q3;
				output Q0P_HALMSTCOMPDES43 = CELL41.OUT_F3;
				output Q0P_HALMSTCOMPDES44 = CELL40.OUT_Q3;
				output Q0P_HALMSTCOMPDES45 = CELL40.OUT_F7;
				output Q0P_HALMSTCOMPDES46 = CELL40.OUT_F6;
				output Q0P_HALMSTCOMPDES47 = CELL39.OUT_Q2;
				output Q0P_HALMSTCOMPDES48 = CELL38.OUT_Q4;
				output Q0P_HALMSTCOMPDES49 = CELL40.OUT_F4;
				output Q0P_HALMSTCOMPDES5 = CELL38.OUT_Q2;
				output Q0P_HALMSTCOMPDES50 = CELL39.OUT_F6;
				output Q0P_HALMSTCOMPDES51 = CELL39.OUT_F7;
				output Q0P_HALMSTCOMPDES52 = CELL41.OUT_F0;
				output Q0P_HALMSTCOMPDES53 = CELL40.OUT_F3;
				output Q0P_HALMSTCOMPDES54 = CELL40.OUT_Q6;
				output Q0P_HALMSTCOMPDES55 = CELL38.OUT_F4;
				output Q0P_HALMSTCOMPDES56 = CELL40.OUT_Q7;
				output Q0P_HALMSTCOMPDES57 = CELL41.OUT_Q2;
				output Q0P_HALMSTCOMPDES58 = CELL40.OUT_Q0;
				output Q0P_HALMSTCOMPDES59 = CELL39.OUT_Q0;
				output Q0P_HALMSTCOMPDES6 = CELL39.OUT_F0;
				output Q0P_HALMSTCOMPDES60 = CELL39.OUT_F3;
				output Q0P_HALMSTCOMPDES61 = CELL40.OUT_F5;
				output Q0P_HALMSTCOMPDES62 = CELL41.OUT_Q1;
				output Q0P_HALMSTCOMPDES63 = CELL39.OUT_F2;
				output Q0P_HALMSTCOMPDES64 = CELL34.OUT_Q7;
				output Q0P_HALMSTCOMPDES65 = CELL35.OUT_F3;
				output Q0P_HALMSTCOMPDES66 = CELL34.OUT_Q4;
				output Q0P_HALMSTCOMPDES67 = CELL33.OUT_Q6;
				output Q0P_HALMSTCOMPDES68 = CELL34.OUT_Q1;
				output Q0P_HALMSTCOMPDES69 = CELL35.OUT_F2;
				output Q0P_HALMSTCOMPDES7 = CELL41.OUT_F4;
				output Q0P_HALMSTCOMPDES70 = CELL34.OUT_F2;
				output Q0P_HALMSTCOMPDES71 = CELL34.OUT_F7;
				output Q0P_HALMSTCOMPDES72 = CELL33.OUT_Q7;
				output Q0P_HALMSTCOMPDES73 = CELL34.OUT_F6;
				output Q0P_HALMSTCOMPDES74 = CELL34.OUT_F3;
				output Q0P_HALMSTCOMPDES75 = CELL34.OUT_F0;
				output Q0P_HALMSTCOMPDES76 = CELL33.OUT_Q5;
				output Q0P_HALMSTCOMPDES77 = CELL35.OUT_Q0;
				output Q0P_HALMSTCOMPDES78 = CELL35.OUT_Q2;
				output Q0P_HALMSTCOMPDES79 = CELL33.OUT_Q0;
				output Q0P_HALMSTCOMPDES8 = CELL40.OUT_Q4;
				output Q0P_HALMSTCOMPDES80 = CELL37.OUT_F6;
				output Q0P_HALMSTCOMPDES81 = CELL37.OUT_Q3;
				output Q0P_HALMSTCOMPDES82 = CELL38.OUT_F2;
				output Q0P_HALMSTCOMPDES83 = CELL37.OUT_F2;
				output Q0P_HALMSTCOMPDES84 = CELL36.OUT_F6;
				output Q0P_HALMSTCOMPDES85 = CELL36.OUT_F4;
				output Q0P_HALMSTCOMPDES86 = CELL36.OUT_Q2;
				output Q0P_HALMSTCOMPDES87 = CELL36.OUT_F7;
				output Q0P_HALMSTCOMPDES88 = CELL35.OUT_F7;
				output Q0P_HALMSTCOMPDES89 = CELL35.OUT_F6;
				output Q0P_HALMSTCOMPDES9 = CELL41.OUT_F1;
				output Q0P_HALMSTCOMPDES90 = CELL34.OUT_Q5;
				output Q0P_HALMSTCOMPDES91 = CELL34.OUT_Q2;
				output Q0P_HALMSTCOMPDES92 = CELL35.OUT_F1;
				output Q0P_HALMSTCOMPDES93 = CELL34.OUT_Q3;
				output Q0P_HALMSTCOMPDES94 = CELL35.OUT_F0;
				output Q0P_HALMSTCOMPDES95 = CELL35.OUT_F4;
				output Q0P_HALMSTCOMPDES96 = CELL37.OUT_Q6;
				output Q0P_HALMSTCOMPDES97 = CELL38.OUT_F0;
				output Q0P_HALMSTCOMPDES98 = CELL38.OUT_F1;
				output Q0P_HALMSTCOMPDES99 = CELL37.OUT_Q4;
				output Q0P_HALMSTCOMPEOP = CELL37.OUT_F3;
				input Q0P_HALMSTCOMPRDY = CELL47.IMUX_A2;
				output Q0P_HALMSTCOMPSOP = CELL36.OUT_Q7;
				output Q0P_HALMSTCOMPVLD = CELL36.OUT_Q6;
				output Q0P_HALMSTRBVLD0 = CELL37.OUT_F0;
				output Q0P_HALMSTRBVLD1 = CELL36.OUT_Q3;
				output Q0P_HALMSTRBVLD2 = CELL37.OUT_Q2;
				output Q0P_HALMSTRBVLD3 = CELL36.OUT_F3;
				output Q0P_HALMSTRBVLD4 = CELL36.OUT_F2;
				output Q0P_HALMSTRBVLD5 = CELL37.OUT_F5;
				output Q0P_HALMSTRBVLD6 = CELL36.OUT_Q5;
				output Q0P_HALMSTRBVLD7 = CELL36.OUT_Q4;
				output Q0P_HALMSTREJ = CELL43.OUT_Q1;
				input Q0P_HALMSTREQ = CELL43.IMUX_A5;
				input Q0P_HALMSTREQATTR0 = CELL47.IMUX_A0;
				input Q0P_HALMSTREQATTR1 = CELL47.IMUX_A1;
				input Q0P_HALMSTREQATTR2 = CELL48.IMUX_A3;
				input Q0P_HALMSTREQDES0 = CELL46.IMUX_B0;
				input Q0P_HALMSTREQDES1 = CELL45.IMUX_C1;
				input Q0P_HALMSTREQDES10 = CELL45.IMUX_C2;
				input Q0P_HALMSTREQDES100 = CELL41.IMUX_C5;
				input Q0P_HALMSTREQDES101 = CELL41.IMUX_C4;
				input Q0P_HALMSTREQDES102 = CELL41.IMUX_B5;
				input Q0P_HALMSTREQDES103 = CELL41.IMUX_B4;
				input Q0P_HALMSTREQDES104 = CELL41.IMUX_B3;
				input Q0P_HALMSTREQDES105 = CELL41.IMUX_B2;
				input Q0P_HALMSTREQDES106 = CELL41.IMUX_B1;
				input Q0P_HALMSTREQDES107 = CELL41.IMUX_C1;
				input Q0P_HALMSTREQDES108 = CELL41.IMUX_A5;
				input Q0P_HALMSTREQDES109 = CELL41.IMUX_A4;
				input Q0P_HALMSTREQDES11 = CELL45.IMUX_C3;
				input Q0P_HALMSTREQDES110 = CELL41.IMUX_C3;
				input Q0P_HALMSTREQDES111 = CELL41.IMUX_A3;
				input Q0P_HALMSTREQDES112 = CELL41.IMUX_A2;
				input Q0P_HALMSTREQDES113 = CELL41.IMUX_A1;
				input Q0P_HALMSTREQDES114 = CELL41.IMUX_B0;
				input Q0P_HALMSTREQDES115 = CELL41.IMUX_C2;
				input Q0P_HALMSTREQDES116 = CELL41.IMUX_A0;
				input Q0P_HALMSTREQDES117 = CELL40.IMUX_D5;
				input Q0P_HALMSTREQDES118 = CELL40.IMUX_D4;
				input Q0P_HALMSTREQDES119 = CELL40.IMUX_D3;
				input Q0P_HALMSTREQDES12 = CELL45.IMUX_B4;
				input Q0P_HALMSTREQDES120 = CELL40.IMUX_D2;
				input Q0P_HALMSTREQDES121 = CELL40.IMUX_D0;
				input Q0P_HALMSTREQDES122 = CELL40.IMUX_C5;
				input Q0P_HALMSTREQDES123 = CELL40.IMUX_C3;
				input Q0P_HALMSTREQDES124 = CELL40.IMUX_C2;
				input Q0P_HALMSTREQDES125 = CELL40.IMUX_C4;
				input Q0P_HALMSTREQDES126 = CELL41.IMUX_C0;
				input Q0P_HALMSTREQDES127 = CELL43.IMUX_A4;
				input Q0P_HALMSTREQDES13 = CELL46.IMUX_B3;
				input Q0P_HALMSTREQDES14 = CELL46.IMUX_B2;
				input Q0P_HALMSTREQDES15 = CELL46.IMUX_A0;
				input Q0P_HALMSTREQDES16 = CELL45.IMUX_C4;
				input Q0P_HALMSTREQDES17 = CELL45.IMUX_B1;
				input Q0P_HALMSTREQDES18 = CELL45.IMUX_D2;
				input Q0P_HALMSTREQDES19 = CELL45.IMUX_A4;
				input Q0P_HALMSTREQDES2 = CELL45.IMUX_D5;
				input Q0P_HALMSTREQDES20 = CELL45.IMUX_A1;
				input Q0P_HALMSTREQDES21 = CELL45.IMUX_B2;
				input Q0P_HALMSTREQDES22 = CELL45.IMUX_B3;
				input Q0P_HALMSTREQDES23 = CELL44.IMUX_D3;
				input Q0P_HALMSTREQDES24 = CELL46.IMUX_D2;
				input Q0P_HALMSTREQDES25 = CELL46.IMUX_C3;
				input Q0P_HALMSTREQDES26 = CELL46.IMUX_D4;
				input Q0P_HALMSTREQDES27 = CELL46.IMUX_D1;
				input Q0P_HALMSTREQDES28 = CELL46.IMUX_C4;
				input Q0P_HALMSTREQDES29 = CELL46.IMUX_D0;
				input Q0P_HALMSTREQDES3 = CELL45.IMUX_D4;
				input Q0P_HALMSTREQDES30 = CELL46.IMUX_C5;
				input Q0P_HALMSTREQDES31 = CELL46.IMUX_B1;
				input Q0P_HALMSTREQDES32 = CELL46.IMUX_A3;
				input Q0P_HALMSTREQDES33 = CELL46.IMUX_A1;
				input Q0P_HALMSTREQDES34 = CELL45.IMUX_C0;
				input Q0P_HALMSTREQDES35 = CELL45.IMUX_C5;
				input Q0P_HALMSTREQDES36 = CELL45.IMUX_A2;
				input Q0P_HALMSTREQDES37 = CELL44.IMUX_D4;
				input Q0P_HALMSTREQDES38 = CELL45.IMUX_A0;
				input Q0P_HALMSTREQDES39 = CELL44.IMUX_D2;
				input Q0P_HALMSTREQDES4 = CELL45.IMUX_D3;
				input Q0P_HALMSTREQDES40 = CELL44.IMUX_D0;
				input Q0P_HALMSTREQDES41 = CELL44.IMUX_D5;
				input Q0P_HALMSTREQDES42 = CELL44.IMUX_C4;
				input Q0P_HALMSTREQDES43 = CELL44.IMUX_C3;
				input Q0P_HALMSTREQDES44 = CELL44.IMUX_C5;
				input Q0P_HALMSTREQDES45 = CELL44.IMUX_C2;
				input Q0P_HALMSTREQDES46 = CELL44.IMUX_B2;
				input Q0P_HALMSTREQDES47 = CELL44.IMUX_B3;
				input Q0P_HALMSTREQDES48 = CELL44.IMUX_C1;
				input Q0P_HALMSTREQDES49 = CELL44.IMUX_C0;
				input Q0P_HALMSTREQDES5 = CELL45.IMUX_D1;
				input Q0P_HALMSTREQDES50 = CELL44.IMUX_B1;
				input Q0P_HALMSTREQDES51 = CELL44.IMUX_B4;
				input Q0P_HALMSTREQDES52 = CELL44.IMUX_B5;
				input Q0P_HALMSTREQDES53 = CELL44.IMUX_B0;
				input Q0P_HALMSTREQDES54 = CELL44.IMUX_A3;
				input Q0P_HALMSTREQDES55 = CELL44.IMUX_A4;
				input Q0P_HALMSTREQDES56 = CELL44.IMUX_A1;
				input Q0P_HALMSTREQDES57 = CELL43.IMUX_D0;
				input Q0P_HALMSTREQDES58 = CELL43.IMUX_D1;
				input Q0P_HALMSTREQDES59 = CELL44.IMUX_A0;
				input Q0P_HALMSTREQDES6 = CELL45.IMUX_D0;
				input Q0P_HALMSTREQDES60 = CELL43.IMUX_D2;
				input Q0P_HALMSTREQDES61 = CELL43.IMUX_D3;
				input Q0P_HALMSTREQDES62 = CELL43.IMUX_C4;
				input Q0P_HALMSTREQDES63 = CELL43.IMUX_C3;
				input Q0P_HALMSTREQDES64 = CELL43.IMUX_C0;
				input Q0P_HALMSTREQDES65 = CELL43.IMUX_C1;
				input Q0P_HALMSTREQDES66 = CELL43.IMUX_C5;
				input Q0P_HALMSTREQDES67 = CELL44.IMUX_A5;
				input Q0P_HALMSTREQDES68 = CELL43.IMUX_D5;
				input Q0P_HALMSTREQDES69 = CELL43.IMUX_D4;
				input Q0P_HALMSTREQDES7 = CELL44.IMUX_D1;
				input Q0P_HALMSTREQDES70 = CELL43.IMUX_B3;
				input Q0P_HALMSTREQDES71 = CELL43.IMUX_B0;
				input Q0P_HALMSTREQDES72 = CELL43.IMUX_A3;
				input Q0P_HALMSTREQDES73 = CELL44.IMUX_A2;
				input Q0P_HALMSTREQDES74 = CELL43.IMUX_A2;
				input Q0P_HALMSTREQDES75 = CELL43.IMUX_A1;
				input Q0P_HALMSTREQDES76 = CELL43.IMUX_B5;
				input Q0P_HALMSTREQDES77 = CELL43.IMUX_B1;
				input Q0P_HALMSTREQDES78 = CELL43.IMUX_C2;
				input Q0P_HALMSTREQDES79 = CELL42.IMUX_D5;
				input Q0P_HALMSTREQDES8 = CELL45.IMUX_B0;
				input Q0P_HALMSTREQDES80 = CELL43.IMUX_B2;
				input Q0P_HALMSTREQDES81 = CELL42.IMUX_D4;
				input Q0P_HALMSTREQDES82 = CELL42.IMUX_D3;
				input Q0P_HALMSTREQDES83 = CELL42.IMUX_D2;
				input Q0P_HALMSTREQDES84 = CELL42.IMUX_C2;
				input Q0P_HALMSTREQDES85 = CELL42.IMUX_B5;
				input Q0P_HALMSTREQDES86 = CELL47.IMUX_A4;
				input Q0P_HALMSTREQDES87 = CELL42.IMUX_B4;
				input Q0P_HALMSTREQDES88 = CELL42.IMUX_B3;
				input Q0P_HALMSTREQDES89 = CELL42.IMUX_B2;
				input Q0P_HALMSTREQDES9 = CELL45.IMUX_A3;
				input Q0P_HALMSTREQDES90 = CELL42.IMUX_A5;
				input Q0P_HALMSTREQDES91 = CELL42.IMUX_A4;
				input Q0P_HALMSTREQDES92 = CELL42.IMUX_A3;
				input Q0P_HALMSTREQDES93 = CELL42.IMUX_A2;
				input Q0P_HALMSTREQDES94 = CELL41.IMUX_D5;
				input Q0P_HALMSTREQDES95 = CELL41.IMUX_D4;
				input Q0P_HALMSTREQDES96 = CELL41.IMUX_D3;
				input Q0P_HALMSTREQDES97 = CELL41.IMUX_D2;
				input Q0P_HALMSTREQDES98 = CELL41.IMUX_D1;
				input Q0P_HALMSTREQDES99 = CELL41.IMUX_D0;
				input Q0P_HALMSTREQTPHPRESENT = CELL49.IMUX_C7;
				input Q0P_HALMSTREQTPHSTTAG0 = CELL50.IMUX_C4;
				input Q0P_HALMSTREQTPHSTTAG1 = CELL50.IMUX_A7;
				input Q0P_HALMSTREQTPHSTTAG2 = CELL50.IMUX_A5;
				input Q0P_HALMSTREQTPHSTTAG3 = CELL50.IMUX_B7;
				input Q0P_HALMSTREQTPHSTTAG4 = CELL50.IMUX_A4;
				input Q0P_HALMSTREQTPHSTTAG5 = CELL50.IMUX_C5;
				input Q0P_HALMSTREQTPHSTTAG6 = CELL50.IMUX_B3;
				input Q0P_HALMSTREQTPHSTTAG7 = CELL50.IMUX_B5;
				input Q0P_HALMSTREQTPHTYPE0 = CELL49.IMUX_D6;
				input Q0P_HALMSTREQTPHTYPE1 = CELL49.IMUX_D4;
				output Q0P_HALMSTRERR = CELL46.OUT_F4;
				output Q0P_HALMSTTAG0 = CELL44.OUT_F6;
				output Q0P_HALMSTTAG1 = CELL44.OUT_F3;
				output Q0P_HALMSTTAG2 = CELL44.OUT_F1;
				output Q0P_HALMSTTAG3 = CELL44.OUT_F4;
				output Q0P_HALMSTTAG4 = CELL44.OUT_F5;
				input Q0P_HALMSTWBVLD0 = CELL46.IMUX_A4;
				input Q0P_HALMSTWBVLD1 = CELL45.IMUX_A5;
				input Q0P_HALMSTWBVLD2 = CELL45.IMUX_B5;
				input Q0P_HALMSTWBVLD3 = CELL46.IMUX_C1;
				input Q0P_HALMSTWBVLD4 = CELL46.IMUX_C2;
				input Q0P_HALMSTWBVLD5 = CELL46.IMUX_D3;
				input Q0P_HALMSTWBVLD6 = CELL46.IMUX_B5;
				input Q0P_HALMSTWBVLD7 = CELL46.IMUX_C0;
				input Q0P_HALMSTWDATVLD = CELL46.IMUX_A5;
				input Q0P_HALMSTWEOP = CELL46.IMUX_A2;
				input Q0P_HALMSTWERR = CELL46.IMUX_B4;
				output Q0P_HALMSTWRDY = CELL32.OUT_F0;
				input Q0P_HALTGTACK = CELL40.IMUX_B5;
				input Q0P_HALTGTCAREQDES0 = CELL40.IMUX_C1;
				input Q0P_HALTGTCAREQDES1 = CELL40.IMUX_B4;
				input Q0P_HALTGTCAREQDES10 = CELL40.IMUX_A1;
				input Q0P_HALTGTCAREQDES100 = CELL37.IMUX_D1;
				input Q0P_HALTGTCAREQDES101 = CELL38.IMUX_A1;
				input Q0P_HALTGTCAREQDES102 = CELL38.IMUX_C1;
				input Q0P_HALTGTCAREQDES103 = CELL38.IMUX_C2;
				input Q0P_HALTGTCAREQDES104 = CELL35.IMUX_B4;
				input Q0P_HALTGTCAREQDES105 = CELL35.IMUX_B3;
				input Q0P_HALTGTCAREQDES106 = CELL35.IMUX_B2;
				input Q0P_HALTGTCAREQDES107 = CELL48.IMUX_A2;
				input Q0P_HALTGTCAREQDES108 = CELL47.IMUX_A5;
				input Q0P_HALTGTCAREQDES109 = CELL47.IMUX_D5;
				input Q0P_HALTGTCAREQDES11 = CELL40.IMUX_A0;
				input Q0P_HALTGTCAREQDES110 = CELL47.IMUX_B0;
				input Q0P_HALTGTCAREQDES111 = CELL47.IMUX_D4;
				input Q0P_HALTGTCAREQDES112 = CELL47.IMUX_B1;
				input Q0P_HALTGTCAREQDES113 = CELL47.IMUX_B2;
				input Q0P_HALTGTCAREQDES114 = CELL47.IMUX_D3;
				input Q0P_HALTGTCAREQDES115 = CELL47.IMUX_D2;
				input Q0P_HALTGTCAREQDES116 = CELL47.IMUX_B3;
				input Q0P_HALTGTCAREQDES117 = CELL47.IMUX_D1;
				input Q0P_HALTGTCAREQDES118 = CELL47.IMUX_B4;
				input Q0P_HALTGTCAREQDES119 = CELL47.IMUX_D0;
				input Q0P_HALTGTCAREQDES12 = CELL39.IMUX_D3;
				input Q0P_HALTGTCAREQDES120 = CELL40.IMUX_D1;
				input Q0P_HALTGTCAREQDES121 = CELL35.IMUX_D5;
				input Q0P_HALTGTCAREQDES122 = CELL47.IMUX_C5;
				input Q0P_HALTGTCAREQDES123 = CELL47.IMUX_C4;
				input Q0P_HALTGTCAREQDES124 = CELL47.IMUX_B5;
				input Q0P_HALTGTCAREQDES125 = CELL47.IMUX_C3;
				input Q0P_HALTGTCAREQDES126 = CELL47.IMUX_C0;
				input Q0P_HALTGTCAREQDES127 = CELL47.IMUX_C2;
				input Q0P_HALTGTCAREQDES13 = CELL39.IMUX_D2;
				input Q0P_HALTGTCAREQDES14 = CELL39.IMUX_D1;
				input Q0P_HALTGTCAREQDES15 = CELL39.IMUX_D0;
				input Q0P_HALTGTCAREQDES16 = CELL39.IMUX_C3;
				input Q0P_HALTGTCAREQDES17 = CELL39.IMUX_C2;
				input Q0P_HALTGTCAREQDES18 = CELL39.IMUX_C1;
				input Q0P_HALTGTCAREQDES19 = CELL39.IMUX_C0;
				input Q0P_HALTGTCAREQDES2 = CELL40.IMUX_B3;
				input Q0P_HALTGTCAREQDES20 = CELL39.IMUX_B3;
				input Q0P_HALTGTCAREQDES21 = CELL39.IMUX_B2;
				input Q0P_HALTGTCAREQDES22 = CELL39.IMUX_B1;
				input Q0P_HALTGTCAREQDES23 = CELL39.IMUX_B0;
				input Q0P_HALTGTCAREQDES24 = CELL39.IMUX_A3;
				input Q0P_HALTGTCAREQDES25 = CELL39.IMUX_A2;
				input Q0P_HALTGTCAREQDES26 = CELL39.IMUX_A1;
				input Q0P_HALTGTCAREQDES27 = CELL39.IMUX_A0;
				input Q0P_HALTGTCAREQDES28 = CELL38.IMUX_D5;
				input Q0P_HALTGTCAREQDES29 = CELL38.IMUX_D4;
				input Q0P_HALTGTCAREQDES3 = CELL40.IMUX_B2;
				input Q0P_HALTGTCAREQDES30 = CELL38.IMUX_D3;
				input Q0P_HALTGTCAREQDES31 = CELL38.IMUX_D2;
				input Q0P_HALTGTCAREQDES32 = CELL38.IMUX_D1;
				input Q0P_HALTGTCAREQDES33 = CELL38.IMUX_D0;
				input Q0P_HALTGTCAREQDES34 = CELL38.IMUX_C5;
				input Q0P_HALTGTCAREQDES35 = CELL38.IMUX_C4;
				input Q0P_HALTGTCAREQDES36 = CELL38.IMUX_C3;
				input Q0P_HALTGTCAREQDES37 = CELL38.IMUX_C0;
				input Q0P_HALTGTCAREQDES38 = CELL38.IMUX_B5;
				input Q0P_HALTGTCAREQDES39 = CELL38.IMUX_B4;
				input Q0P_HALTGTCAREQDES4 = CELL40.IMUX_B1;
				input Q0P_HALTGTCAREQDES40 = CELL38.IMUX_B3;
				input Q0P_HALTGTCAREQDES41 = CELL38.IMUX_B2;
				input Q0P_HALTGTCAREQDES42 = CELL38.IMUX_B1;
				input Q0P_HALTGTCAREQDES43 = CELL38.IMUX_B0;
				input Q0P_HALTGTCAREQDES44 = CELL38.IMUX_A5;
				input Q0P_HALTGTCAREQDES45 = CELL38.IMUX_A4;
				input Q0P_HALTGTCAREQDES46 = CELL38.IMUX_A3;
				input Q0P_HALTGTCAREQDES47 = CELL38.IMUX_A2;
				input Q0P_HALTGTCAREQDES48 = CELL37.IMUX_D5;
				input Q0P_HALTGTCAREQDES49 = CELL37.IMUX_D4;
				input Q0P_HALTGTCAREQDES5 = CELL40.IMUX_B0;
				input Q0P_HALTGTCAREQDES50 = CELL37.IMUX_D3;
				input Q0P_HALTGTCAREQDES51 = CELL37.IMUX_D2;
				input Q0P_HALTGTCAREQDES52 = CELL37.IMUX_D0;
				input Q0P_HALTGTCAREQDES53 = CELL37.IMUX_C5;
				input Q0P_HALTGTCAREQDES54 = CELL37.IMUX_C4;
				input Q0P_HALTGTCAREQDES55 = CELL37.IMUX_C3;
				input Q0P_HALTGTCAREQDES56 = CELL37.IMUX_C2;
				input Q0P_HALTGTCAREQDES57 = CELL37.IMUX_C1;
				input Q0P_HALTGTCAREQDES58 = CELL37.IMUX_C0;
				input Q0P_HALTGTCAREQDES59 = CELL37.IMUX_B5;
				input Q0P_HALTGTCAREQDES6 = CELL40.IMUX_A5;
				input Q0P_HALTGTCAREQDES60 = CELL37.IMUX_B3;
				input Q0P_HALTGTCAREQDES61 = CELL37.IMUX_B2;
				input Q0P_HALTGTCAREQDES62 = CELL37.IMUX_B0;
				input Q0P_HALTGTCAREQDES63 = CELL37.IMUX_A5;
				input Q0P_HALTGTCAREQDES64 = CELL37.IMUX_A4;
				input Q0P_HALTGTCAREQDES65 = CELL37.IMUX_A3;
				input Q0P_HALTGTCAREQDES66 = CELL37.IMUX_A2;
				input Q0P_HALTGTCAREQDES67 = CELL37.IMUX_A1;
				input Q0P_HALTGTCAREQDES68 = CELL36.IMUX_D5;
				input Q0P_HALTGTCAREQDES69 = CELL36.IMUX_D4;
				input Q0P_HALTGTCAREQDES7 = CELL40.IMUX_A4;
				input Q0P_HALTGTCAREQDES70 = CELL36.IMUX_D3;
				input Q0P_HALTGTCAREQDES71 = CELL36.IMUX_D2;
				input Q0P_HALTGTCAREQDES72 = CELL36.IMUX_C5;
				input Q0P_HALTGTCAREQDES73 = CELL36.IMUX_C4;
				input Q0P_HALTGTCAREQDES74 = CELL36.IMUX_B5;
				input Q0P_HALTGTCAREQDES75 = CELL36.IMUX_B4;
				input Q0P_HALTGTCAREQDES76 = CELL36.IMUX_B3;
				input Q0P_HALTGTCAREQDES77 = CELL36.IMUX_B2;
				input Q0P_HALTGTCAREQDES78 = CELL36.IMUX_A5;
				input Q0P_HALTGTCAREQDES79 = CELL36.IMUX_A4;
				input Q0P_HALTGTCAREQDES8 = CELL40.IMUX_A3;
				input Q0P_HALTGTCAREQDES80 = CELL36.IMUX_A3;
				input Q0P_HALTGTCAREQDES81 = CELL38.IMUX_A0;
				input Q0P_HALTGTCAREQDES82 = CELL37.IMUX_A0;
				input Q0P_HALTGTCAREQDES83 = CELL37.IMUX_B1;
				input Q0P_HALTGTCAREQDES84 = CELL36.IMUX_A2;
				input Q0P_HALTGTCAREQDES85 = CELL35.IMUX_D4;
				input Q0P_HALTGTCAREQDES86 = CELL36.IMUX_C3;
				input Q0P_HALTGTCAREQDES87 = CELL35.IMUX_D3;
				input Q0P_HALTGTCAREQDES88 = CELL35.IMUX_D2;
				input Q0P_HALTGTCAREQDES89 = CELL35.IMUX_D1;
				input Q0P_HALTGTCAREQDES9 = CELL40.IMUX_A2;
				input Q0P_HALTGTCAREQDES90 = CELL35.IMUX_D0;
				input Q0P_HALTGTCAREQDES91 = CELL35.IMUX_C5;
				input Q0P_HALTGTCAREQDES92 = CELL35.IMUX_C4;
				input Q0P_HALTGTCAREQDES93 = CELL35.IMUX_C3;
				input Q0P_HALTGTCAREQDES94 = CELL35.IMUX_C2;
				input Q0P_HALTGTCAREQDES95 = CELL37.IMUX_B4;
				input Q0P_HALTGTCAREQDES96 = CELL35.IMUX_C1;
				input Q0P_HALTGTCAREQDES97 = CELL35.IMUX_C0;
				input Q0P_HALTGTCAREQDES98 = CELL35.IMUX_B5;
				input Q0P_HALTGTCAREQDES99 = CELL36.IMUX_C2;
				input Q0P_HALTGTCLNTCOMPID0 = CELL35.IMUX_B1;
				input Q0P_HALTGTCLNTCOMPID1 = CELL35.IMUX_B0;
				input Q0P_HALTGTCLNTCOMPID10 = CELL34.IMUX_D3;
				input Q0P_HALTGTCLNTCOMPID11 = CELL34.IMUX_D2;
				input Q0P_HALTGTCLNTCOMPID12 = CELL34.IMUX_D1;
				input Q0P_HALTGTCLNTCOMPID13 = CELL34.IMUX_D0;
				input Q0P_HALTGTCLNTCOMPID14 = CELL34.IMUX_C5;
				input Q0P_HALTGTCLNTCOMPID15 = CELL34.IMUX_C4;
				input Q0P_HALTGTCLNTCOMPID2 = CELL35.IMUX_A5;
				input Q0P_HALTGTCLNTCOMPID3 = CELL35.IMUX_A4;
				input Q0P_HALTGTCLNTCOMPID4 = CELL35.IMUX_A3;
				input Q0P_HALTGTCLNTCOMPID5 = CELL35.IMUX_A2;
				input Q0P_HALTGTCLNTCOMPID6 = CELL35.IMUX_A1;
				input Q0P_HALTGTCLNTCOMPID7 = CELL35.IMUX_A0;
				input Q0P_HALTGTCLNTCOMPID8 = CELL34.IMUX_D5;
				input Q0P_HALTGTCLNTCOMPID9 = CELL34.IMUX_D4;
				input Q0P_HALTGTCLNTCOMPIDEN = CELL30.IMUX_C0;
				input Q0P_HALTGTCOMPBVLD0 = CELL34.IMUX_C3;
				input Q0P_HALTGTCOMPBVLD1 = CELL34.IMUX_C2;
				input Q0P_HALTGTCOMPBVLD2 = CELL34.IMUX_C1;
				input Q0P_HALTGTCOMPBVLD3 = CELL34.IMUX_C0;
				input Q0P_HALTGTCOMPBVLD4 = CELL34.IMUX_B5;
				input Q0P_HALTGTCOMPBVLD5 = CELL34.IMUX_B4;
				input Q0P_HALTGTCOMPBVLD6 = CELL34.IMUX_B3;
				input Q0P_HALTGTCOMPBVLD7 = CELL34.IMUX_B2;
				input Q0P_HALTGTCOMPDES0 = CELL34.IMUX_B1;
				input Q0P_HALTGTCOMPDES1 = CELL34.IMUX_B0;
				input Q0P_HALTGTCOMPDES10 = CELL29.IMUX_A1;
				input Q0P_HALTGTCOMPDES100 = CELL31.IMUX_A5;
				input Q0P_HALTGTCOMPDES101 = CELL31.IMUX_A0;
				input Q0P_HALTGTCOMPDES102 = CELL30.IMUX_C4;
				input Q0P_HALTGTCOMPDES103 = CELL30.IMUX_D2;
				input Q0P_HALTGTCOMPDES104 = CELL31.IMUX_C3;
				input Q0P_HALTGTCOMPDES105 = CELL31.IMUX_C5;
				input Q0P_HALTGTCOMPDES106 = CELL32.IMUX_C0;
				input Q0P_HALTGTCOMPDES107 = CELL31.IMUX_D1;
				input Q0P_HALTGTCOMPDES108 = CELL31.IMUX_B2;
				input Q0P_HALTGTCOMPDES109 = CELL32.IMUX_B2;
				input Q0P_HALTGTCOMPDES11 = CELL29.IMUX_A2;
				input Q0P_HALTGTCOMPDES110 = CELL32.IMUX_B5;
				input Q0P_HALTGTCOMPDES111 = CELL32.IMUX_B3;
				input Q0P_HALTGTCOMPDES112 = CELL32.IMUX_A5;
				input Q0P_HALTGTCOMPDES113 = CELL32.IMUX_A0;
				input Q0P_HALTGTCOMPDES114 = CELL32.IMUX_A1;
				input Q0P_HALTGTCOMPDES115 = CELL31.IMUX_C1;
				input Q0P_HALTGTCOMPDES116 = CELL31.IMUX_C0;
				input Q0P_HALTGTCOMPDES117 = CELL32.IMUX_A3;
				input Q0P_HALTGTCOMPDES118 = CELL31.IMUX_B5;
				input Q0P_HALTGTCOMPDES119 = CELL47.IMUX_C1;
				input Q0P_HALTGTCOMPDES12 = CELL33.IMUX_D4;
				input Q0P_HALTGTCOMPDES120 = CELL31.IMUX_D2;
				input Q0P_HALTGTCOMPDES121 = CELL30.IMUX_C1;
				input Q0P_HALTGTCOMPDES122 = CELL31.IMUX_B1;
				input Q0P_HALTGTCOMPDES123 = CELL31.IMUX_B3;
				input Q0P_HALTGTCOMPDES124 = CELL31.IMUX_B4;
				input Q0P_HALTGTCOMPDES125 = CELL30.IMUX_D3;
				input Q0P_HALTGTCOMPDES126 = CELL30.IMUX_D5;
				input Q0P_HALTGTCOMPDES127 = CELL29.IMUX_D5;
				input Q0P_HALTGTCOMPDES13 = CELL29.IMUX_A3;
				input Q0P_HALTGTCOMPDES14 = CELL29.IMUX_A4;
				input Q0P_HALTGTCOMPDES15 = CELL33.IMUX_D3;
				input Q0P_HALTGTCOMPDES16 = CELL29.IMUX_A5;
				input Q0P_HALTGTCOMPDES17 = CELL29.IMUX_B0;
				input Q0P_HALTGTCOMPDES18 = CELL33.IMUX_D2;
				input Q0P_HALTGTCOMPDES19 = CELL33.IMUX_D1;
				input Q0P_HALTGTCOMPDES2 = CELL34.IMUX_A5;
				input Q0P_HALTGTCOMPDES20 = CELL33.IMUX_D0;
				input Q0P_HALTGTCOMPDES21 = CELL33.IMUX_C4;
				input Q0P_HALTGTCOMPDES22 = CELL29.IMUX_B1;
				input Q0P_HALTGTCOMPDES23 = CELL29.IMUX_B2;
				input Q0P_HALTGTCOMPDES24 = CELL29.IMUX_B3;
				input Q0P_HALTGTCOMPDES25 = CELL29.IMUX_B4;
				input Q0P_HALTGTCOMPDES26 = CELL29.IMUX_B5;
				input Q0P_HALTGTCOMPDES27 = CELL29.IMUX_C0;
				input Q0P_HALTGTCOMPDES28 = CELL29.IMUX_C1;
				input Q0P_HALTGTCOMPDES29 = CELL29.IMUX_C2;
				input Q0P_HALTGTCOMPDES3 = CELL34.IMUX_A4;
				input Q0P_HALTGTCOMPDES30 = CELL29.IMUX_C3;
				input Q0P_HALTGTCOMPDES31 = CELL29.IMUX_C4;
				input Q0P_HALTGTCOMPDES32 = CELL29.IMUX_C5;
				input Q0P_HALTGTCOMPDES33 = CELL29.IMUX_D0;
				input Q0P_HALTGTCOMPDES34 = CELL33.IMUX_C3;
				input Q0P_HALTGTCOMPDES35 = CELL33.IMUX_C2;
				input Q0P_HALTGTCOMPDES36 = CELL33.IMUX_C1;
				input Q0P_HALTGTCOMPDES37 = CELL33.IMUX_C0;
				input Q0P_HALTGTCOMPDES38 = CELL33.IMUX_B5;
				input Q0P_HALTGTCOMPDES39 = CELL33.IMUX_B4;
				input Q0P_HALTGTCOMPDES4 = CELL34.IMUX_A3;
				input Q0P_HALTGTCOMPDES40 = CELL33.IMUX_B3;
				input Q0P_HALTGTCOMPDES41 = CELL33.IMUX_B2;
				input Q0P_HALTGTCOMPDES42 = CELL33.IMUX_B1;
				input Q0P_HALTGTCOMPDES43 = CELL33.IMUX_B0;
				input Q0P_HALTGTCOMPDES44 = CELL33.IMUX_A5;
				input Q0P_HALTGTCOMPDES45 = CELL33.IMUX_A4;
				input Q0P_HALTGTCOMPDES46 = CELL33.IMUX_A3;
				input Q0P_HALTGTCOMPDES47 = CELL33.IMUX_A2;
				input Q0P_HALTGTCOMPDES48 = CELL33.IMUX_A1;
				input Q0P_HALTGTCOMPDES49 = CELL33.IMUX_A0;
				input Q0P_HALTGTCOMPDES5 = CELL34.IMUX_A2;
				input Q0P_HALTGTCOMPDES50 = CELL32.IMUX_D5;
				input Q0P_HALTGTCOMPDES51 = CELL32.IMUX_D4;
				input Q0P_HALTGTCOMPDES52 = CELL32.IMUX_D3;
				input Q0P_HALTGTCOMPDES53 = CELL32.IMUX_D2;
				input Q0P_HALTGTCOMPDES54 = CELL32.IMUX_D1;
				input Q0P_HALTGTCOMPDES55 = CELL32.IMUX_D0;
				input Q0P_HALTGTCOMPDES56 = CELL32.IMUX_C5;
				input Q0P_HALTGTCOMPDES57 = CELL32.IMUX_C4;
				input Q0P_HALTGTCOMPDES58 = CELL32.IMUX_C3;
				input Q0P_HALTGTCOMPDES59 = CELL29.IMUX_D1;
				input Q0P_HALTGTCOMPDES6 = CELL34.IMUX_A1;
				input Q0P_HALTGTCOMPDES60 = CELL32.IMUX_C2;
				input Q0P_HALTGTCOMPDES61 = CELL29.IMUX_D2;
				input Q0P_HALTGTCOMPDES62 = CELL29.IMUX_D3;
				input Q0P_HALTGTCOMPDES63 = CELL29.IMUX_D4;
				input Q0P_HALTGTCOMPDES64 = CELL30.IMUX_A0;
				input Q0P_HALTGTCOMPDES65 = CELL30.IMUX_A1;
				input Q0P_HALTGTCOMPDES66 = CELL30.IMUX_A2;
				input Q0P_HALTGTCOMPDES67 = CELL30.IMUX_A3;
				input Q0P_HALTGTCOMPDES68 = CELL33.IMUX_C5;
				input Q0P_HALTGTCOMPDES69 = CELL30.IMUX_A4;
				input Q0P_HALTGTCOMPDES7 = CELL34.IMUX_A0;
				input Q0P_HALTGTCOMPDES70 = CELL32.IMUX_C1;
				input Q0P_HALTGTCOMPDES71 = CELL30.IMUX_A5;
				input Q0P_HALTGTCOMPDES72 = CELL30.IMUX_B0;
				input Q0P_HALTGTCOMPDES73 = CELL30.IMUX_B1;
				input Q0P_HALTGTCOMPDES74 = CELL30.IMUX_B2;
				input Q0P_HALTGTCOMPDES75 = CELL32.IMUX_B4;
				input Q0P_HALTGTCOMPDES76 = CELL32.IMUX_B1;
				input Q0P_HALTGTCOMPDES77 = CELL30.IMUX_B3;
				input Q0P_HALTGTCOMPDES78 = CELL30.IMUX_B4;
				input Q0P_HALTGTCOMPDES79 = CELL30.IMUX_B5;
				input Q0P_HALTGTCOMPDES8 = CELL33.IMUX_D5;
				input Q0P_HALTGTCOMPDES80 = CELL30.IMUX_C2;
				input Q0P_HALTGTCOMPDES81 = CELL30.IMUX_C3;
				input Q0P_HALTGTCOMPDES82 = CELL32.IMUX_B0;
				input Q0P_HALTGTCOMPDES83 = CELL31.IMUX_D0;
				input Q0P_HALTGTCOMPDES84 = CELL31.IMUX_C4;
				input Q0P_HALTGTCOMPDES85 = CELL31.IMUX_A2;
				input Q0P_HALTGTCOMPDES86 = CELL31.IMUX_A1;
				input Q0P_HALTGTCOMPDES87 = CELL31.IMUX_D4;
				input Q0P_HALTGTCOMPDES88 = CELL32.IMUX_A2;
				input Q0P_HALTGTCOMPDES89 = CELL31.IMUX_D3;
				input Q0P_HALTGTCOMPDES9 = CELL29.IMUX_A0;
				input Q0P_HALTGTCOMPDES90 = CELL31.IMUX_A3;
				input Q0P_HALTGTCOMPDES91 = CELL31.IMUX_D5;
				input Q0P_HALTGTCOMPDES92 = CELL31.IMUX_A4;
				input Q0P_HALTGTCOMPDES93 = CELL31.IMUX_C2;
				input Q0P_HALTGTCOMPDES94 = CELL30.IMUX_D0;
				input Q0P_HALTGTCOMPDES95 = CELL30.IMUX_C5;
				input Q0P_HALTGTCOMPDES96 = CELL30.IMUX_D4;
				input Q0P_HALTGTCOMPDES97 = CELL32.IMUX_A4;
				input Q0P_HALTGTCOMPDES98 = CELL31.IMUX_B0;
				input Q0P_HALTGTCOMPDES99 = CELL30.IMUX_D1;
				input Q0P_HALTGTCOMPEOP = CELL43.IMUX_A0;
				input Q0P_HALTGTCOMPERR = CELL42.IMUX_C3;
				output Q0P_HALTGTCOMPRDY = CELL18.OUT_F6;
				input Q0P_HALTGTCOMPSOP = CELL42.IMUX_C5;
				input Q0P_HALTGTCOMPVLD = CELL42.IMUX_C4;
				input Q0P_HALTGTNPREJ = CELL43.IMUX_B4;
				output Q0P_HALTGTREQ = CELL22.OUT_F0;
				output Q0P_HALTGTREQDES0 = CELL19.OUT_Q2;
				output Q0P_HALTGTREQDES1 = CELL19.OUT_F7;
				output Q0P_HALTGTREQDES10 = CELL18.OUT_Q6;
				output Q0P_HALTGTREQDES100 = CELL30.OUT_Q3;
				output Q0P_HALTGTREQDES101 = CELL29.OUT_F4;
				output Q0P_HALTGTREQDES102 = CELL23.OUT_Q0;
				output Q0P_HALTGTREQDES103 = CELL22.OUT_Q0;
				output Q0P_HALTGTREQDES104 = CELL23.OUT_F1;
				output Q0P_HALTGTREQDES105 = CELL22.OUT_Q4;
				output Q0P_HALTGTREQDES106 = CELL29.OUT_Q6;
				output Q0P_HALTGTREQDES107 = CELL47.OUT_F2;
				output Q0P_HALTGTREQDES108 = CELL47.OUT_F0;
				output Q0P_HALTGTREQDES109 = CELL30.OUT_F2;
				output Q0P_HALTGTREQDES11 = CELL18.OUT_Q5;
				output Q0P_HALTGTREQDES110 = CELL29.OUT_Q2;
				output Q0P_HALTGTREQDES111 = CELL24.OUT_Q4;
				output Q0P_HALTGTREQDES112 = CELL47.OUT_F1;
				output Q0P_HALTGTREQDES113 = CELL46.OUT_Q6;
				output Q0P_HALTGTREQDES114 = CELL46.OUT_Q5;
				output Q0P_HALTGTREQDES115 = CELL46.OUT_Q7;
				output Q0P_HALTGTREQDES116 = CELL46.OUT_Q4;
				output Q0P_HALTGTREQDES117 = CELL46.OUT_Q3;
				output Q0P_HALTGTREQDES118 = CELL46.OUT_Q1;
				output Q0P_HALTGTREQDES119 = CELL46.OUT_Q2;
				output Q0P_HALTGTREQDES12 = CELL18.OUT_Q4;
				output Q0P_HALTGTREQDES120 = CELL22.OUT_F7;
				output Q0P_HALTGTREQDES121 = CELL30.OUT_Q1;
				output Q0P_HALTGTREQDES122 = CELL31.OUT_Q5;
				output Q0P_HALTGTREQDES123 = CELL31.OUT_Q0;
				output Q0P_HALTGTREQDES124 = CELL23.OUT_F5;
				output Q0P_HALTGTREQDES125 = CELL29.OUT_F3;
				output Q0P_HALTGTREQDES126 = CELL22.OUT_F3;
				output Q0P_HALTGTREQDES127 = CELL23.OUT_Q4;
				output Q0P_HALTGTREQDES13 = CELL18.OUT_Q3;
				output Q0P_HALTGTREQDES14 = CELL18.OUT_Q2;
				output Q0P_HALTGTREQDES15 = CELL18.OUT_Q7;
				output Q0P_HALTGTREQDES16 = CELL19.OUT_Q3;
				output Q0P_HALTGTREQDES17 = CELL19.OUT_F1;
				output Q0P_HALTGTREQDES18 = CELL19.OUT_F0;
				output Q0P_HALTGTREQDES19 = CELL18.OUT_F7;
				output Q0P_HALTGTREQDES2 = CELL19.OUT_F6;
				output Q0P_HALTGTREQDES20 = CELL29.OUT_F0;
				output Q0P_HALTGTREQDES21 = CELL23.OUT_Q6;
				output Q0P_HALTGTREQDES22 = CELL24.OUT_F6;
				output Q0P_HALTGTREQDES23 = CELL23.OUT_Q7;
				output Q0P_HALTGTREQDES24 = CELL24.OUT_F2;
				output Q0P_HALTGTREQDES25 = CELL24.OUT_F3;
				output Q0P_HALTGTREQDES26 = CELL24.OUT_F7;
				output Q0P_HALTGTREQDES27 = CELL31.OUT_Q4;
				output Q0P_HALTGTREQDES28 = CELL31.OUT_F6;
				output Q0P_HALTGTREQDES29 = CELL31.OUT_F7;
				output Q0P_HALTGTREQDES3 = CELL19.OUT_F5;
				output Q0P_HALTGTREQDES30 = CELL24.OUT_F0;
				output Q0P_HALTGTREQDES31 = CELL23.OUT_Q3;
				output Q0P_HALTGTREQDES32 = CELL24.OUT_Q0;
				output Q0P_HALTGTREQDES33 = CELL24.OUT_F1;
				output Q0P_HALTGTREQDES34 = CELL24.OUT_F4;
				output Q0P_HALTGTREQDES35 = CELL22.OUT_F5;
				output Q0P_HALTGTREQDES36 = CELL32.OUT_F3;
				output Q0P_HALTGTREQDES37 = CELL32.OUT_F6;
				output Q0P_HALTGTREQDES38 = CELL32.OUT_F4;
				output Q0P_HALTGTREQDES39 = CELL34.OUT_Q0;
				output Q0P_HALTGTREQDES4 = CELL19.OUT_F4;
				output Q0P_HALTGTREQDES40 = CELL32.OUT_F1;
				output Q0P_HALTGTREQDES41 = CELL23.OUT_Q2;
				output Q0P_HALTGTREQDES42 = CELL31.OUT_Q6;
				output Q0P_HALTGTREQDES43 = CELL24.OUT_Q1;
				output Q0P_HALTGTREQDES44 = CELL22.OUT_Q7;
				output Q0P_HALTGTREQDES45 = CELL31.OUT_Q3;
				output Q0P_HALTGTREQDES46 = CELL31.OUT_Q2;
				output Q0P_HALTGTREQDES47 = CELL23.OUT_F6;
				output Q0P_HALTGTREQDES48 = CELL24.OUT_Q2;
				output Q0P_HALTGTREQDES49 = CELL24.OUT_Q3;
				output Q0P_HALTGTREQDES5 = CELL19.OUT_F3;
				output Q0P_HALTGTREQDES50 = CELL31.OUT_F5;
				output Q0P_HALTGTREQDES51 = CELL24.OUT_F5;
				output Q0P_HALTGTREQDES52 = CELL23.OUT_F0;
				output Q0P_HALTGTREQDES53 = CELL31.OUT_F4;
				output Q0P_HALTGTREQDES54 = CELL23.OUT_F4;
				output Q0P_HALTGTREQDES55 = CELL24.OUT_Q5;
				output Q0P_HALTGTREQDES56 = CELL29.OUT_F7;
				output Q0P_HALTGTREQDES57 = CELL22.OUT_Q2;
				output Q0P_HALTGTREQDES58 = CELL21.OUT_Q5;
				output Q0P_HALTGTREQDES59 = CELL31.OUT_Q1;
				output Q0P_HALTGTREQDES6 = CELL19.OUT_F2;
				output Q0P_HALTGTREQDES60 = CELL21.OUT_Q3;
				output Q0P_HALTGTREQDES61 = CELL22.OUT_Q5;
				output Q0P_HALTGTREQDES62 = CELL23.OUT_F2;
				output Q0P_HALTGTREQDES63 = CELL31.OUT_F1;
				output Q0P_HALTGTREQDES64 = CELL31.OUT_F0;
				output Q0P_HALTGTREQDES65 = CELL30.OUT_Q4;
				output Q0P_HALTGTREQDES66 = CELL24.OUT_Q6;
				output Q0P_HALTGTREQDES67 = CELL30.OUT_Q2;
				output Q0P_HALTGTREQDES68 = CELL22.OUT_Q6;
				output Q0P_HALTGTREQDES69 = CELL29.OUT_Q0;
				output Q0P_HALTGTREQDES7 = CELL19.OUT_Q1;
				output Q0P_HALTGTREQDES70 = CELL29.OUT_Q5;
				output Q0P_HALTGTREQDES71 = CELL30.OUT_F5;
				output Q0P_HALTGTREQDES72 = CELL30.OUT_Q6;
				output Q0P_HALTGTREQDES73 = CELL29.OUT_Q4;
				output Q0P_HALTGTREQDES74 = CELL30.OUT_F4;
				output Q0P_HALTGTREQDES75 = CELL30.OUT_F1;
				output Q0P_HALTGTREQDES76 = CELL22.OUT_F4;
				output Q0P_HALTGTREQDES77 = CELL23.OUT_F7;
				output Q0P_HALTGTREQDES78 = CELL29.OUT_Q1;
				output Q0P_HALTGTREQDES79 = CELL30.OUT_Q0;
				output Q0P_HALTGTREQDES8 = CELL19.OUT_Q0;
				output Q0P_HALTGTREQDES80 = CELL29.OUT_F6;
				output Q0P_HALTGTREQDES81 = CELL21.OUT_Q4;
				output Q0P_HALTGTREQDES82 = CELL30.OUT_F0;
				output Q0P_HALTGTREQDES83 = CELL30.OUT_F7;
				output Q0P_HALTGTREQDES84 = CELL29.OUT_Q3;
				output Q0P_HALTGTREQDES85 = CELL30.OUT_F3;
				output Q0P_HALTGTREQDES86 = CELL31.OUT_F2;
				output Q0P_HALTGTREQDES87 = CELL29.OUT_Q7;
				output Q0P_HALTGTREQDES88 = CELL30.OUT_Q5;
				output Q0P_HALTGTREQDES89 = CELL23.OUT_F3;
				output Q0P_HALTGTREQDES9 = CELL21.OUT_Q0;
				output Q0P_HALTGTREQDES90 = CELL22.OUT_Q3;
				output Q0P_HALTGTREQDES91 = CELL21.OUT_Q7;
				output Q0P_HALTGTREQDES92 = CELL31.OUT_F3;
				output Q0P_HALTGTREQDES93 = CELL24.OUT_Q7;
				output Q0P_HALTGTREQDES94 = CELL30.OUT_Q7;
				output Q0P_HALTGTREQDES95 = CELL29.OUT_F2;
				output Q0P_HALTGTREQDES96 = CELL29.OUT_F1;
				output Q0P_HALTGTREQDES97 = CELL22.OUT_Q1;
				output Q0P_HALTGTREQDES98 = CELL30.OUT_F6;
				output Q0P_HALTGTREQDES99 = CELL29.OUT_F5;
				output Q0P_HALTGTREQMBA0 = CELL20.OUT_F4;
				output Q0P_HALTGTREQMBA1 = CELL20.OUT_F3;
				output Q0P_HALTGTREQMBA2 = CELL20.OUT_F2;
				output Q0P_HALTGTREQMBA3 = CELL20.OUT_F1;
				output Q0P_HALTGTREQMBA4 = CELL20.OUT_F0;
				output Q0P_HALTGTREQMBA5 = CELL19.OUT_Q7;
				output Q0P_HALTGTREQTPHPRESENT = CELL18.OUT_F3;
				output Q0P_HALTGTREQTPHSTTAG0 = CELL20.OUT_Q6;
				output Q0P_HALTGTREQTPHSTTAG1 = CELL20.OUT_Q5;
				output Q0P_HALTGTREQTPHSTTAG2 = CELL20.OUT_Q4;
				output Q0P_HALTGTREQTPHSTTAG3 = CELL20.OUT_Q3;
				output Q0P_HALTGTREQTPHSTTAG4 = CELL20.OUT_Q2;
				output Q0P_HALTGTREQTPHSTTAG5 = CELL20.OUT_Q1;
				output Q0P_HALTGTREQTPHSTTAG6 = CELL20.OUT_Q0;
				output Q0P_HALTGTREQTPHSTTAG7 = CELL20.OUT_F7;
				output Q0P_HALTGTREQTPHTYPE0 = CELL20.OUT_F6;
				output Q0P_HALTGTREQTPHTYPE1 = CELL20.OUT_F5;
				output Q0P_HALTGTWBVLD0 = CELL21.OUT_F6;
				output Q0P_HALTGTWBVLD1 = CELL21.OUT_F5;
				output Q0P_HALTGTWBVLD2 = CELL21.OUT_F4;
				output Q0P_HALTGTWBVLD3 = CELL21.OUT_F3;
				output Q0P_HALTGTWBVLD4 = CELL21.OUT_F2;
				output Q0P_HALTGTWBVLD5 = CELL21.OUT_F1;
				output Q0P_HALTGTWBVLD6 = CELL21.OUT_F0;
				output Q0P_HALTGTWBVLD7 = CELL20.OUT_Q7;
				output Q0P_HALTGTWDATVLD = CELL18.OUT_F4;
				output Q0P_HALTGTWEOP = CELL18.OUT_F5;
				input Q0P_HALTGTWRDY = CELL40.IMUX_C0;
				output Q0P_HALTSTREQATTR0 = CELL19.OUT_Q6;
				output Q0P_HALTSTREQATTR1 = CELL19.OUT_Q5;
				output Q0P_HALTSTREQATTR2 = CELL19.OUT_Q4;
				input Q0P_HOTRSTIN = CELL32.IMUX_LSR0;
				output Q0P_HOTRSTOUT = CELL48.OUT_F5;
				output Q0P_INTACK = CELL35.OUT_Q5;
				input Q0P_INTAI = CELL46.IMUX_D5;
				output Q0P_INTAO = CELL23.OUT_Q1;
				input Q0P_INTBI = CELL49.IMUX_C3;
				output Q0P_INTBO = CELL23.OUT_Q5;
				input Q0P_INTCI = CELL49.IMUX_C4;
				output Q0P_INTCO = CELL22.OUT_F2;
				input Q0P_INTDI = CELL49.IMUX_C5;
				output Q0P_INTDO = CELL22.OUT_F6;
				input Q0P_INTPENDSTS = CELL49.IMUX_C6;
				output Q0P_LCLINT = CELL44.OUT_F2;
				output Q0P_LNKDWNRSTOUT = CELL47.OUT_Q1;
				output Q0P_LNKPWRSTATE0 = CELL48.OUT_F3;
				output Q0P_LNKPWRSTATE1 = CELL47.OUT_Q3;
				output Q0P_LNKPWRSTATE2 = CELL47.OUT_F7;
				output Q0P_LNKPWRSTATE3 = CELL46.OUT_F7;
				output Q0P_LNKSTS0 = CELL45.OUT_Q6;
				output Q0P_LNKSTS1 = CELL47.OUT_F4;
				output Q0P_LTSSMSTATE0 = CELL45.OUT_Q7;
				output Q0P_LTSSMSTATE1 = CELL46.OUT_F1;
				output Q0P_LTSSMSTATE2 = CELL46.OUT_F3;
				output Q0P_LTSSMSTATE3 = CELL46.OUT_F6;
				output Q0P_LTSSMSTATE4 = CELL46.OUT_F0;
				output Q0P_LTSSMSTATE5 = CELL45.OUT_Q3;
				output Q0P_MAXPYLDSIZE0 = CELL47.OUT_F6;
				output Q0P_MAXPYLDSIZE1 = CELL47.OUT_Q7;
				output Q0P_MAXPYLDSIZE2 = CELL47.OUT_Q0;
				output Q0P_MAXREADREQSIZE0 = CELL43.OUT_Q6;
				output Q0P_MAXREADREQSIZE1 = CELL40.OUT_F2;
				output Q0P_MAXREADREQSIZE2 = CELL42.OUT_Q5;
				input Q0P_MBISTCLK = CELL29.IMUX_CLK1_DELAY;
				input Q0P_MBISTMODE = CELL29.IMUX_LSR0;
				input Q0P_MBISTRSTN = CELL30.IMUX_LSR1;
				input Q0P_MSIASRTINT0 = CELL52.IMUX_C6;
				input Q0P_MSIASRTINT1 = CELL53.IMUX_B2;
				input Q0P_MSIASRTINT10 = CELL52.IMUX_C7;
				input Q0P_MSIASRTINT11 = CELL53.IMUX_A2;
				input Q0P_MSIASRTINT12 = CELL53.IMUX_B4;
				input Q0P_MSIASRTINT13 = CELL53.IMUX_A6;
				input Q0P_MSIASRTINT14 = CELL52.IMUX_D2;
				input Q0P_MSIASRTINT15 = CELL53.IMUX_A5;
				input Q0P_MSIASRTINT16 = CELL53.IMUX_A4;
				input Q0P_MSIASRTINT17 = CELL52.IMUX_D4;
				input Q0P_MSIASRTINT18 = CELL52.IMUX_D3;
				input Q0P_MSIASRTINT19 = CELL53.IMUX_D4;
				input Q0P_MSIASRTINT2 = CELL53.IMUX_D2;
				input Q0P_MSIASRTINT20 = CELL54.IMUX_A7;
				input Q0P_MSIASRTINT21 = CELL53.IMUX_D5;
				input Q0P_MSIASRTINT22 = CELL54.IMUX_A4;
				input Q0P_MSIASRTINT23 = CELL54.IMUX_A3;
				input Q0P_MSIASRTINT24 = CELL53.IMUX_C7;
				input Q0P_MSIASRTINT25 = CELL53.IMUX_D7;
				input Q0P_MSIASRTINT26 = CELL53.IMUX_C6;
				input Q0P_MSIASRTINT27 = CELL53.IMUX_B5;
				input Q0P_MSIASRTINT28 = CELL53.IMUX_B3;
				input Q0P_MSIASRTINT29 = CELL53.IMUX_A3;
				input Q0P_MSIASRTINT3 = CELL53.IMUX_C4;
				input Q0P_MSIASRTINT30 = CELL52.IMUX_D6;
				input Q0P_MSIASRTINT31 = CELL52.IMUX_D7;
				input Q0P_MSIASRTINT4 = CELL52.IMUX_D5;
				input Q0P_MSIASRTINT5 = CELL53.IMUX_C5;
				input Q0P_MSIASRTINT6 = CELL53.IMUX_B6;
				input Q0P_MSIASRTINT7 = CELL53.IMUX_C3;
				input Q0P_MSIASRTINT8 = CELL53.IMUX_A7;
				input Q0P_MSIASRTINT9 = CELL53.IMUX_C2;
				input Q0P_MSIATTRIN0 = CELL51.IMUX_D3;
				input Q0P_MSIATTRIN1 = CELL51.IMUX_D2;
				input Q0P_MSIATTRIN2 = CELL47.IMUX_A3;
				output Q0P_MSIEN = CELL35.OUT_Q6;
				output Q0P_MSIMSGABRT = CELL44.OUT_F7;
				output Q0P_MSIMSGSENT = CELL44.OUT_Q2;
				input Q0P_MSIREQTPHPRESENT = CELL50.IMUX_D3;
				input Q0P_MSIREQTPHSTTAG0 = CELL52.IMUX_B6;
				input Q0P_MSIREQTPHSTTAG1 = CELL50.IMUX_D2;
				input Q0P_MSIREQTPHSTTAG2 = CELL50.IMUX_C7;
				input Q0P_MSIREQTPHSTTAG3 = CELL51.IMUX_A7;
				input Q0P_MSIREQTPHSTTAG4 = CELL50.IMUX_D4;
				input Q0P_MSIREQTPHSTTAG5 = CELL52.IMUX_B2;
				input Q0P_MSIREQTPHSTTAG6 = CELL51.IMUX_B2;
				input Q0P_MSIREQTPHSTTAG7 = CELL52.IMUX_A6;
				input Q0P_MSIREQTPHTYPE0 = CELL51.IMUX_D4;
				input Q0P_MSIREQTPHTYPE1 = CELL50.IMUX_D6;
				output Q0P_MSIVECCNT0 = CELL35.OUT_Q3;
				output Q0P_MSIVECCNT1 = CELL35.OUT_F5;
				output Q0P_MSIVECCNT2 = CELL35.OUT_Q1;
				input Q0P_MSIXATTRIN0 = CELL49.IMUX_D3;
				input Q0P_MSIXATTRIN1 = CELL49.IMUX_D2;
				input Q0P_MSIXATTRIN2 = CELL48.IMUX_A4;
				output Q0P_MSIXEN = CELL43.OUT_Q5;
				output Q0P_MSIXMASK = CELL42.OUT_F4;
				input Q0P_MSIXMSGADDR0 = CELL50.IMUX_D7;
				input Q0P_MSIXMSGADDR1 = CELL51.IMUX_A2;
				input Q0P_MSIXMSGADDR10 = CELL51.IMUX_C3;
				input Q0P_MSIXMSGADDR11 = CELL51.IMUX_C6;
				input Q0P_MSIXMSGADDR12 = CELL52.IMUX_B3;
				input Q0P_MSIXMSGADDR13 = CELL51.IMUX_C7;
				input Q0P_MSIXMSGADDR14 = CELL51.IMUX_C5;
				input Q0P_MSIXMSGADDR15 = CELL51.IMUX_B7;
				input Q0P_MSIXMSGADDR16 = CELL52.IMUX_A4;
				input Q0P_MSIXMSGADDR17 = CELL51.IMUX_D7;
				input Q0P_MSIXMSGADDR18 = CELL51.IMUX_B6;
				input Q0P_MSIXMSGADDR19 = CELL52.IMUX_A3;
				input Q0P_MSIXMSGADDR2 = CELL51.IMUX_A3;
				input Q0P_MSIXMSGADDR20 = CELL51.IMUX_D6;
				input Q0P_MSIXMSGADDR21 = CELL52.IMUX_B7;
				input Q0P_MSIXMSGADDR22 = CELL52.IMUX_C4;
				input Q0P_MSIXMSGADDR23 = CELL52.IMUX_C5;
				input Q0P_MSIXMSGADDR24 = CELL52.IMUX_C2;
				input Q0P_MSIXMSGADDR25 = CELL52.IMUX_A5;
				input Q0P_MSIXMSGADDR26 = CELL51.IMUX_D5;
				input Q0P_MSIXMSGADDR27 = CELL52.IMUX_B5;
				input Q0P_MSIXMSGADDR28 = CELL52.IMUX_A7;
				input Q0P_MSIXMSGADDR29 = CELL52.IMUX_B4;
				input Q0P_MSIXMSGADDR3 = CELL51.IMUX_A4;
				input Q0P_MSIXMSGADDR30 = CELL52.IMUX_A2;
				input Q0P_MSIXMSGADDR31 = CELL52.IMUX_C3;
				input Q0P_MSIXMSGADDR32 = CELL55.IMUX_B3;
				input Q0P_MSIXMSGADDR33 = CELL55.IMUX_A7;
				input Q0P_MSIXMSGADDR34 = CELL55.IMUX_B2;
				input Q0P_MSIXMSGADDR35 = CELL55.IMUX_A4;
				input Q0P_MSIXMSGADDR36 = CELL55.IMUX_A5;
				input Q0P_MSIXMSGADDR37 = CELL54.IMUX_B4;
				input Q0P_MSIXMSGADDR38 = CELL55.IMUX_A3;
				input Q0P_MSIXMSGADDR39 = CELL55.IMUX_A2;
				input Q0P_MSIXMSGADDR4 = CELL51.IMUX_A5;
				input Q0P_MSIXMSGADDR40 = CELL54.IMUX_B5;
				input Q0P_MSIXMSGADDR41 = CELL55.IMUX_A6;
				input Q0P_MSIXMSGADDR42 = CELL54.IMUX_D5;
				input Q0P_MSIXMSGADDR43 = CELL54.IMUX_D6;
				input Q0P_MSIXMSGADDR44 = CELL54.IMUX_C5;
				input Q0P_MSIXMSGADDR45 = CELL54.IMUX_B7;
				input Q0P_MSIXMSGADDR46 = CELL54.IMUX_C6;
				input Q0P_MSIXMSGADDR47 = CELL54.IMUX_C4;
				input Q0P_MSIXMSGADDR48 = CELL54.IMUX_D7;
				input Q0P_MSIXMSGADDR49 = CELL54.IMUX_B6;
				input Q0P_MSIXMSGADDR5 = CELL51.IMUX_A6;
				input Q0P_MSIXMSGADDR50 = CELL54.IMUX_D3;
				input Q0P_MSIXMSGADDR51 = CELL54.IMUX_C3;
				input Q0P_MSIXMSGADDR52 = CELL54.IMUX_C7;
				input Q0P_MSIXMSGADDR53 = CELL54.IMUX_C2;
				input Q0P_MSIXMSGADDR54 = CELL54.IMUX_D4;
				input Q0P_MSIXMSGADDR55 = CELL54.IMUX_D2;
				input Q0P_MSIXMSGADDR56 = CELL54.IMUX_A6;
				input Q0P_MSIXMSGADDR57 = CELL54.IMUX_B3;
				input Q0P_MSIXMSGADDR58 = CELL54.IMUX_B2;
				input Q0P_MSIXMSGADDR59 = CELL54.IMUX_A5;
				input Q0P_MSIXMSGADDR6 = CELL51.IMUX_B4;
				input Q0P_MSIXMSGADDR60 = CELL53.IMUX_D3;
				input Q0P_MSIXMSGADDR61 = CELL54.IMUX_A2;
				input Q0P_MSIXMSGADDR62 = CELL53.IMUX_D6;
				input Q0P_MSIXMSGADDR63 = CELL53.IMUX_B7;
				input Q0P_MSIXMSGADDR7 = CELL51.IMUX_C2;
				input Q0P_MSIXMSGADDR8 = CELL51.IMUX_B3;
				input Q0P_MSIXMSGADDR9 = CELL51.IMUX_B5;
				input Q0P_MSIXMSGDAT0 = CELL49.IMUX_A6;
				input Q0P_MSIXMSGDAT1 = CELL49.IMUX_A5;
				input Q0P_MSIXMSGDAT10 = CELL48.IMUX_A7;
				input Q0P_MSIXMSGDAT11 = CELL48.IMUX_C4;
				input Q0P_MSIXMSGDAT12 = CELL49.IMUX_A7;
				input Q0P_MSIXMSGDAT13 = CELL49.IMUX_A4;
				input Q0P_MSIXMSGDAT14 = CELL49.IMUX_A3;
				input Q0P_MSIXMSGDAT15 = CELL48.IMUX_D6;
				input Q0P_MSIXMSGDAT16 = CELL48.IMUX_D5;
				input Q0P_MSIXMSGDAT17 = CELL48.IMUX_D4;
				input Q0P_MSIXMSGDAT18 = CELL48.IMUX_B7;
				input Q0P_MSIXMSGDAT19 = CELL49.IMUX_A2;
				input Q0P_MSIXMSGDAT2 = CELL49.IMUX_B3;
				input Q0P_MSIXMSGDAT20 = CELL48.IMUX_C5;
				input Q0P_MSIXMSGDAT21 = CELL48.IMUX_C2;
				input Q0P_MSIXMSGDAT22 = CELL48.IMUX_C6;
				input Q0P_MSIXMSGDAT23 = CELL48.IMUX_B5;
				input Q0P_MSIXMSGDAT24 = CELL48.IMUX_D2;
				input Q0P_MSIXMSGDAT25 = CELL48.IMUX_D3;
				input Q0P_MSIXMSGDAT26 = CELL48.IMUX_D7;
				input Q0P_MSIXMSGDAT27 = CELL48.IMUX_B2;
				input Q0P_MSIXMSGDAT28 = CELL48.IMUX_B4;
				input Q0P_MSIXMSGDAT29 = CELL48.IMUX_C3;
				input Q0P_MSIXMSGDAT3 = CELL49.IMUX_B6;
				input Q0P_MSIXMSGDAT30 = CELL48.IMUX_B3;
				input Q0P_MSIXMSGDAT31 = CELL48.IMUX_C7;
				input Q0P_MSIXMSGDAT4 = CELL48.IMUX_B6;
				input Q0P_MSIXMSGDAT5 = CELL49.IMUX_B5;
				input Q0P_MSIXMSGDAT6 = CELL49.IMUX_B2;
				input Q0P_MSIXMSGDAT7 = CELL49.IMUX_B4;
				input Q0P_MSIXMSGDAT8 = CELL49.IMUX_C2;
				input Q0P_MSIXMSGDAT9 = CELL49.IMUX_B7;
				output Q0P_MSIXMSGSENT = CELL48.OUT_F4;
				input Q0P_MSIXMSGVLD = CELL51.IMUX_C4;
				input Q0P_MSIXREQTPHPRESENT = CELL50.IMUX_A2;
				input Q0P_MSIXREQTPHSTTAG0 = CELL50.IMUX_C3;
				input Q0P_MSIXREQTPHSTTAG1 = CELL50.IMUX_B2;
				input Q0P_MSIXREQTPHSTTAG2 = CELL50.IMUX_A6;
				input Q0P_MSIXREQTPHSTTAG3 = CELL50.IMUX_C2;
				input Q0P_MSIXREQTPHSTTAG4 = CELL50.IMUX_A3;
				input Q0P_MSIXREQTPHSTTAG5 = CELL50.IMUX_C6;
				input Q0P_MSIXREQTPHSTTAG6 = CELL50.IMUX_B4;
				input Q0P_MSIXREQTPHSTTAG7 = CELL50.IMUX_B6;
				input Q0P_MSIXREQTPHTYPE0 = CELL49.IMUX_D7;
				input Q0P_MSIXREQTPHTYPE1 = CELL49.IMUX_D5;
				output Q0P_NEGLNKWIDTH0 = CELL47.OUT_F3;
				output Q0P_NEGLNKWIDTH1 = CELL47.OUT_F5;
				output Q0P_NEGSPEED = CELL47.OUT_Q2;
				output Q0P_NFTLERROUT = CELL43.OUT_F7;
				input Q0P_PWRSTATECHNGACK = CELL48.IMUX_A6;
				output Q0P_PWRSTATECHNGINT = CELL32.OUT_F5;
				output Q0P_RCBSTS = CELL41.OUT_Q7;
				input Q0P_RSTN = CELL31.IMUX_LSR0;
				input Q0P_SCANCLK = CELL29.IMUX_CLK0_DELAY;
				input Q0P_SCANENA = CELL31.IMUX_LSR1;
				input Q0P_SCANI0 = CELL30.IMUX_CE1;
				input Q0P_SCANI1 = CELL33.IMUX_CE3;
				input Q0P_SCANI10 = CELL29.IMUX_CE2;
				input Q0P_SCANI11 = CELL30.IMUX_CE2;
				input Q0P_SCANI12 = CELL31.IMUX_CE1;
				input Q0P_SCANI13 = CELL34.IMUX_CE0;
				input Q0P_SCANI14 = CELL33.IMUX_CE1;
				input Q0P_SCANI15 = CELL34.IMUX_CE2;
				input Q0P_SCANI16 = CELL33.IMUX_CE0;
				input Q0P_SCANI17 = CELL30.IMUX_CE3;
				input Q0P_SCANI18 = CELL31.IMUX_CE2;
				input Q0P_SCANI19 = CELL29.IMUX_CE0;
				input Q0P_SCANI2 = CELL32.IMUX_CE3;
				input Q0P_SCANI20 = CELL29.IMUX_CE3;
				input Q0P_SCANI21 = CELL33.IMUX_CE2;
				input Q0P_SCANI22 = CELL35.IMUX_CE0;
				input Q0P_SCANI23 = CELL34.IMUX_CE3;
				input Q0P_SCANI24 = CELL30.IMUX_CE0;
				input Q0P_SCANI25 = CELL32.IMUX_CE2;
				input Q0P_SCANI26 = CELL32.IMUX_CE1;
				input Q0P_SCANI3 = CELL34.IMUX_CE1;
				input Q0P_SCANI4 = CELL35.IMUX_CE1;
				input Q0P_SCANI5 = CELL35.IMUX_CE2;
				input Q0P_SCANI6 = CELL32.IMUX_CE0;
				input Q0P_SCANI7 = CELL31.IMUX_CE3;
				input Q0P_SCANI8 = CELL31.IMUX_CE0;
				input Q0P_SCANI9 = CELL29.IMUX_CE1;
				input Q0P_SCANMODE = CELL30.IMUX_LSR0;
				output Q0P_SCANO0 = CELL47.OUT_Q4;
				output Q0P_SCANO1 = CELL22.OUT_F1;
				output Q0P_SCANO10 = CELL43.OUT_Q2;
				output Q0P_SCANO11 = CELL21.OUT_F7;
				output Q0P_SCANO12 = CELL44.OUT_Q5;
				output Q0P_SCANO13 = CELL46.OUT_F5;
				output Q0P_SCANO14 = CELL32.OUT_F2;
				output Q0P_SCANO15 = CELL47.OUT_Q6;
				output Q0P_SCANO16 = CELL47.OUT_Q5;
				output Q0P_SCANO17 = CELL46.OUT_Q0;
				output Q0P_SCANO18 = CELL21.OUT_Q6;
				output Q0P_SCANO19 = CELL32.OUT_Q5;
				output Q0P_SCANO2 = CELL21.OUT_Q1;
				output Q0P_SCANO20 = CELL18.OUT_F2;
				output Q0P_SCANO21 = CELL21.OUT_Q2;
				output Q0P_SCANO22 = CELL31.OUT_Q7;
				output Q0P_SCANO23 = CELL48.OUT_F6;
				output Q0P_SCANO24 = CELL48.OUT_F2;
				output Q0P_SCANO3 = CELL46.OUT_F2;
				output Q0P_SCANO4 = CELL45.OUT_F0;
				output Q0P_SCANO5 = CELL34.OUT_Q6;
				output Q0P_SCANO6 = CELL37.OUT_Q1;
				output Q0P_SCANO7 = CELL35.OUT_Q4;
				output Q0P_SCANO8 = CELL34.OUT_F5;
				output Q0P_SCANO9 = CELL35.OUT_Q7;
				input Q0P_SCANRSTN = CELL29.IMUX_LSR1;
				output Q0P_TPHREQENABLE = CELL44.OUT_Q0;
				output Q0P_TPHSTMODE0 = CELL43.OUT_F2;
				output Q0P_TPHSTMODE1 = CELL44.OUT_F0;
				output Q0P_TPHSTMODE2 = CELL42.OUT_Q6;
				input Q0P_UNCORRERRIN = CELL50.IMUX_D5;
				input Q0_FCDFECOEFF0_0 = CELL2.IMUX_A2;
				input Q0_FCDFECOEFF0_1 = CELL2.IMUX_A1;
				input Q0_FCDFECOEFF0_2 = CELL2.IMUX_A0;
				input Q0_FCDFECOEFF0_3 = CELL1.IMUX_D5;
				input Q0_FCDFECOEFF0_4 = CELL1.IMUX_D4;
				input Q0_FCDFECOEFF0_5 = CELL1.IMUX_D3;
				input Q0_FCDFECOEFF0_6 = CELL1.IMUX_D2;
				input Q0_FCDFECOEFF0_7 = CELL1.IMUX_D1;
				input Q0_FCDFECOEFF1_0 = CELL2.IMUX_B4;
				input Q0_FCDFECOEFF1_1 = CELL2.IMUX_B3;
				input Q0_FCDFECOEFF1_2 = CELL2.IMUX_B2;
				input Q0_FCDFECOEFF1_3 = CELL2.IMUX_B1;
				input Q0_FCDFECOEFF1_4 = CELL2.IMUX_B0;
				input Q0_FCDFECOEFF1_5 = CELL2.IMUX_A5;
				input Q0_FCDFECOEFF1_6 = CELL2.IMUX_A4;
				input Q0_FCDFECOEFF1_7 = CELL2.IMUX_A3;
				input Q0_FCDFECOEFF2_0 = CELL2.IMUX_D0;
				input Q0_FCDFECOEFF2_1 = CELL2.IMUX_C5;
				input Q0_FCDFECOEFF2_2 = CELL2.IMUX_C4;
				input Q0_FCDFECOEFF2_3 = CELL2.IMUX_C3;
				input Q0_FCDFECOEFF2_4 = CELL2.IMUX_C2;
				input Q0_FCDFECOEFF2_5 = CELL2.IMUX_C1;
				input Q0_FCDFECOEFF2_6 = CELL2.IMUX_C0;
				input Q0_FCDFECOEFF2_7 = CELL2.IMUX_B5;
				input Q0_FCDFECOEFF3_0 = CELL3.IMUX_A2;
				input Q0_FCDFECOEFF3_1 = CELL3.IMUX_A1;
				input Q0_FCDFECOEFF3_2 = CELL3.IMUX_A0;
				input Q0_FCDFECOEFF3_3 = CELL2.IMUX_D5;
				input Q0_FCDFECOEFF3_4 = CELL2.IMUX_D4;
				input Q0_FCDFECOEFF3_5 = CELL2.IMUX_D3;
				input Q0_FCDFECOEFF3_6 = CELL2.IMUX_D2;
				input Q0_FCDFECOEFF3_7 = CELL2.IMUX_D1;
				input Q0_FCDFECOEFF4_0 = CELL3.IMUX_B4;
				input Q0_FCDFECOEFF4_1 = CELL3.IMUX_B3;
				input Q0_FCDFECOEFF4_2 = CELL3.IMUX_B2;
				input Q0_FCDFECOEFF4_3 = CELL3.IMUX_B1;
				input Q0_FCDFECOEFF4_4 = CELL3.IMUX_B0;
				input Q0_FCDFECOEFF4_5 = CELL3.IMUX_A5;
				input Q0_FCDFECOEFF4_6 = CELL3.IMUX_A4;
				input Q0_FCDFECOEFF4_7 = CELL3.IMUX_A3;
				input Q0_FCDFECOEFF5_0 = CELL3.IMUX_D0;
				input Q0_FCDFECOEFF5_1 = CELL3.IMUX_C5;
				input Q0_FCDFECOEFF5_2 = CELL3.IMUX_C4;
				input Q0_FCDFECOEFF5_3 = CELL3.IMUX_C3;
				input Q0_FCDFECOEFF5_4 = CELL3.IMUX_C2;
				input Q0_FCDFECOEFF5_5 = CELL3.IMUX_C1;
				input Q0_FCDFECOEFF5_6 = CELL3.IMUX_C0;
				input Q0_FCDFECOEFF5_7 = CELL3.IMUX_B5;
				input Q0_FCDFESIGN1 = CELL3.IMUX_D5;
				input Q0_FCDFESIGN2 = CELL3.IMUX_D4;
				input Q0_FCDFESIGN3 = CELL3.IMUX_D3;
				input Q0_FCDFESIGN4 = CELL3.IMUX_D2;
				input Q0_FCDFESIGN5 = CELL3.IMUX_D1;
				input Q0_FCMPWRUP = CELL1.IMUX_A1;
				input Q0_FCMRST = CELL0.IMUX_C2;
				input Q0_FCSCANMODE = CELL1.IMUX_C4;
				input Q0_FDDFECHSEL0 = CELL1.IMUX_D0;
				input Q0_FDDFECHSEL1 = CELL1.IMUX_C5;
				output Q0_FDDFEDATA0 = CELL5.OUT_F0;
				output Q0_FDDFEDATA1 = CELL4.OUT_Q7;
				output Q0_FDDFEDATA2 = CELL4.OUT_Q6;
				output Q0_FDDFEDATA3 = CELL4.OUT_Q5;
				output Q0_FDDFEDATA4 = CELL4.OUT_Q4;
				output Q0_FDDFEDATA5 = CELL4.OUT_Q3;
				output Q0_FDDFEDATA6 = CELL4.OUT_Q2;
				output Q0_FDDFEDATA7 = CELL4.OUT_Q1;
				output Q0_FDDFEDATA8 = CELL4.OUT_Q0;
				output Q0_FDDFEDATA9 = CELL4.OUT_F7;
				output Q0_FDDFEERR0 = CELL5.OUT_Q2;
				output Q0_FDDFEERR1 = CELL5.OUT_Q1;
				output Q0_FDDFEERR2 = CELL5.OUT_Q0;
				output Q0_FDDFEERR3 = CELL5.OUT_F7;
				output Q0_FDDFEERR4 = CELL5.OUT_F6;
				output Q0_FDDFEERR5 = CELL5.OUT_F5;
				output Q0_FDDFEERR6 = CELL5.OUT_F4;
				output Q0_FDDFEERR7 = CELL5.OUT_F3;
				output Q0_FDDFEERR8 = CELL5.OUT_F2;
				output Q0_FDDFEERR9 = CELL5.OUT_F1;
				input Q0_FIGRPFBRRCLK0 = CELL14.IMUX_CLK1_DELAY;
				input Q0_FIGRPFBRRCLK1 = CELL14.IMUX_CLK0_DELAY;
				input Q0_FIGRPFBTWCLK0 = CELL15.IMUX_CLK1_DELAY;
				input Q0_FIGRPFBTWCLK1 = CELL15.IMUX_CLK0_DELAY;
				input Q0_FIRXTESTCLK = CELL16.IMUX_CLK1_DELAY;
				input Q0_FISYNCCLK = CELL16.IMUX_CLK0_DELAY;
				input Q0_FITMRCLK = CELL1.IMUX_CLK0_DELAY;
				input Q0_FITXTESTCLK = CELL0.IMUX_CLK1_DELAY;
				output Q0_FOREFCLK2FPGA = CELL4.OUT_F2;
				output Q0_HSPLLLOL = CELL3.OUT_F0;
				input Q0_HSPLLPWRUP = CELL1.IMUX_A2;
				input Q0_HSPLLREFCLKI = CELL7.IMUX_CLK0_DELAY;
				input Q0_HSPLLRST = CELL2.IMUX_LSR1;
				output Q0_LSPLLLOL = CELL3.OUT_F1;
				input Q0_LSPLLPWRUP = CELL1.IMUX_A3;
				input Q0_LSPLLREFCLKI = CELL7.IMUX_CLK1_DELAY;
				input Q0_LSPLLRST = CELL2.IMUX_LSR0;
				input Q1CH0_FCALIGNEN = CELL113.IMUX_B5;
				input Q1CH0_FCCDRFORCEDLOCK = CELL97.IMUX_A5;
				input Q1CH0_FCDFERDEN = CELL106.IMUX_CE3;
				input Q1CH0_FCDFEUPD = CELL105.IMUX_CE3;
				input Q1CH0_FCLDRTXEN = CELL113.IMUX_A5;
				input Q1CH0_FCLSMEN = CELL98.IMUX_D3;
				input Q1CH0_FCPCIEDETEN = CELL98.IMUX_B3;
				input Q1CH0_FCPCSRXRST = CELL101.IMUX_LSR1;
				input Q1CH0_FCPCSTXRST = CELL103.IMUX_LSR1;
				input Q1CH0_FCPIPEPHYRESETN = CELL106.IMUX_LSR1;
				input Q1CH0_FCPLLLOL = CELL97.IMUX_A1;
				input Q1CH0_FCRATE0 = CELL112.IMUX_B7;
				input Q1CH0_FCRATE1 = CELL112.IMUX_A2;
				input Q1CH0_FCRATE2 = CELL112.IMUX_A3;
				input Q1CH0_FCRRST = CELL99.IMUX_LSR1;
				input Q1CH0_FCRXPOLARITY = CELL98.IMUX_C5;
				input Q1CH0_FCRXPWRUP = CELL113.IMUX_D4;
				input Q1CH0_FCTMRSTART = CELL109.IMUX_A7;
				input Q1CH0_FCTMRSTOP = CELL109.IMUX_A3;
				input Q1CH0_FCTRST = CELL97.IMUX_LSR1;
				input Q1CH0_FCTXMARGIN0 = CELL97.IMUX_C3;
				input Q1CH0_FCTXMARGIN1 = CELL97.IMUX_C4;
				input Q1CH0_FCTXMARGIN2 = CELL97.IMUX_C5;
				input Q1CH0_FCTXPWRUP = CELL113.IMUX_C4;
				input Q1CH0_FCWORDALGNEN = CELL98.IMUX_C1;
				output Q1CH0_FDLDRRX = CELL110.OUT_F5;
				input Q1CH0_FDLDRTX = CELL97.IMUX_B3;
				output Q1CH0_FDRX0 = CELL104.OUT_Q0;
				output Q1CH0_FDRX1 = CELL104.OUT_Q1;
				output Q1CH0_FDRX10 = CELL104.OUT_F2;
				output Q1CH0_FDRX11 = CELL104.OUT_F3;
				output Q1CH0_FDRX12 = CELL104.OUT_F4;
				output Q1CH0_FDRX13 = CELL104.OUT_F5;
				output Q1CH0_FDRX14 = CELL104.OUT_F6;
				output Q1CH0_FDRX15 = CELL104.OUT_F7;
				output Q1CH0_FDRX16 = CELL105.OUT_Q0;
				output Q1CH0_FDRX17 = CELL105.OUT_Q1;
				output Q1CH0_FDRX18 = CELL105.OUT_Q2;
				output Q1CH0_FDRX19 = CELL105.OUT_Q3;
				output Q1CH0_FDRX2 = CELL104.OUT_Q2;
				output Q1CH0_FDRX20 = CELL105.OUT_Q4;
				output Q1CH0_FDRX21 = CELL105.OUT_Q5;
				output Q1CH0_FDRX22 = CELL105.OUT_Q6;
				output Q1CH0_FDRX23 = CELL105.OUT_Q7;
				output Q1CH0_FDRX24 = CELL105.OUT_F0;
				output Q1CH0_FDRX25 = CELL105.OUT_F1;
				output Q1CH0_FDRX26 = CELL105.OUT_F2;
				output Q1CH0_FDRX27 = CELL105.OUT_F3;
				output Q1CH0_FDRX28 = CELL105.OUT_F4;
				output Q1CH0_FDRX29 = CELL105.OUT_F5;
				output Q1CH0_FDRX3 = CELL104.OUT_Q3;
				output Q1CH0_FDRX30 = CELL105.OUT_F6;
				output Q1CH0_FDRX31 = CELL105.OUT_F7;
				output Q1CH0_FDRX32 = CELL106.OUT_Q0;
				output Q1CH0_FDRX33 = CELL106.OUT_Q1;
				output Q1CH0_FDRX34 = CELL106.OUT_Q2;
				output Q1CH0_FDRX35 = CELL106.OUT_Q3;
				output Q1CH0_FDRX36 = CELL106.OUT_Q4;
				output Q1CH0_FDRX37 = CELL106.OUT_Q5;
				output Q1CH0_FDRX38 = CELL106.OUT_Q6;
				output Q1CH0_FDRX39 = CELL106.OUT_Q7;
				output Q1CH0_FDRX4 = CELL104.OUT_Q4;
				output Q1CH0_FDRX40 = CELL106.OUT_F0;
				output Q1CH0_FDRX41 = CELL106.OUT_F1;
				output Q1CH0_FDRX42 = CELL106.OUT_F2;
				output Q1CH0_FDRX43 = CELL106.OUT_F3;
				output Q1CH0_FDRX44 = CELL106.OUT_F4;
				output Q1CH0_FDRX45 = CELL106.OUT_F5;
				output Q1CH0_FDRX46 = CELL106.OUT_F6;
				output Q1CH0_FDRX47 = CELL106.OUT_F7;
				output Q1CH0_FDRX5 = CELL104.OUT_Q5;
				output Q1CH0_FDRX6 = CELL104.OUT_Q6;
				output Q1CH0_FDRX7 = CELL104.OUT_Q7;
				output Q1CH0_FDRX8 = CELL104.OUT_F0;
				output Q1CH0_FDRX9 = CELL104.OUT_F1;
				input Q1CH0_FDTX0 = CELL104.IMUX_A6;
				input Q1CH0_FDTX1 = CELL104.IMUX_A7;
				input Q1CH0_FDTX10 = CELL105.IMUX_C4;
				input Q1CH0_FDTX11 = CELL105.IMUX_C5;
				input Q1CH0_FDTX12 = CELL105.IMUX_C6;
				input Q1CH0_FDTX13 = CELL105.IMUX_C7;
				input Q1CH0_FDTX14 = CELL105.IMUX_B2;
				input Q1CH0_FDTX15 = CELL105.IMUX_B3;
				input Q1CH0_FDTX16 = CELL105.IMUX_B4;
				input Q1CH0_FDTX17 = CELL105.IMUX_B5;
				input Q1CH0_FDTX18 = CELL105.IMUX_B6;
				input Q1CH0_FDTX19 = CELL105.IMUX_B7;
				input Q1CH0_FDTX2 = CELL105.IMUX_D2;
				input Q1CH0_FDTX20 = CELL105.IMUX_A2;
				input Q1CH0_FDTX21 = CELL105.IMUX_A3;
				input Q1CH0_FDTX22 = CELL105.IMUX_A4;
				input Q1CH0_FDTX23 = CELL105.IMUX_A5;
				input Q1CH0_FDTX24 = CELL105.IMUX_A6;
				input Q1CH0_FDTX25 = CELL105.IMUX_A7;
				input Q1CH0_FDTX26 = CELL106.IMUX_D2;
				input Q1CH0_FDTX27 = CELL106.IMUX_D3;
				input Q1CH0_FDTX28 = CELL106.IMUX_D4;
				input Q1CH0_FDTX29 = CELL106.IMUX_D5;
				input Q1CH0_FDTX3 = CELL105.IMUX_D3;
				input Q1CH0_FDTX30 = CELL106.IMUX_D6;
				input Q1CH0_FDTX31 = CELL106.IMUX_D7;
				input Q1CH0_FDTX32 = CELL106.IMUX_C2;
				input Q1CH0_FDTX33 = CELL106.IMUX_C3;
				input Q1CH0_FDTX34 = CELL106.IMUX_C4;
				input Q1CH0_FDTX35 = CELL106.IMUX_C5;
				input Q1CH0_FDTX36 = CELL106.IMUX_C6;
				input Q1CH0_FDTX37 = CELL106.IMUX_C7;
				input Q1CH0_FDTX38 = CELL106.IMUX_B2;
				input Q1CH0_FDTX39 = CELL106.IMUX_B3;
				input Q1CH0_FDTX4 = CELL105.IMUX_D4;
				input Q1CH0_FDTX40 = CELL106.IMUX_B4;
				input Q1CH0_FDTX41 = CELL106.IMUX_B5;
				input Q1CH0_FDTX42 = CELL106.IMUX_B6;
				input Q1CH0_FDTX43 = CELL106.IMUX_B7;
				input Q1CH0_FDTX44 = CELL106.IMUX_A2;
				input Q1CH0_FDTX45 = CELL106.IMUX_A3;
				input Q1CH0_FDTX46 = CELL106.IMUX_A4;
				input Q1CH0_FDTX47 = CELL106.IMUX_A5;
				input Q1CH0_FDTX48 = CELL106.IMUX_A6;
				input Q1CH0_FDTX49 = CELL106.IMUX_A7;
				input Q1CH0_FDTX5 = CELL105.IMUX_D5;
				input Q1CH0_FDTX6 = CELL105.IMUX_D6;
				input Q1CH0_FDTX7 = CELL105.IMUX_D7;
				input Q1CH0_FDTX8 = CELL105.IMUX_C2;
				input Q1CH0_FDTX9 = CELL105.IMUX_C3;
				input Q1CH0_FIRCLK = CELL103.IMUX_CLK0_DELAY;
				input Q1CH0_FIREFRXCLK = CELL105.IMUX_CLK0_DELAY;
				input Q1CH0_FITCLK = CELL101.IMUX_CLK0_DELAY;
				input Q1CH0_FITMRSTARTCLK = CELL112.IMUX_CLK1_DELAY;
				input Q1CH0_FITMRSTOPCLK = CELL110.IMUX_CLK1_DELAY;
				output Q1CH0_FSCCOVERRUN = CELL111.OUT_Q7;
				output Q1CH0_FSCCUNDERRUN = CELL111.OUT_F3;
				output Q1CH0_FSDFEVLD = CELL108.OUT_Q4;
				output Q1CH0_FSLSM = CELL111.OUT_F7;
				output Q1CH0_FSPCIECON = CELL112.OUT_Q7;
				output Q1CH0_FSPCIEDONE = CELL112.OUT_F3;
				output Q1CH0_FSRCDONE = CELL109.OUT_F4;
				output Q1CH0_FSRLOL = CELL111.OUT_Q3;
				output Q1CH0_FSRLOS = CELL112.OUT_Q3;
				output Q1CH0_FSSKPADDED = CELL110.OUT_F1;
				output Q1CH0_FSSKPDELETED = CELL110.OUT_Q5;
				input Q1CH1_FCALIGNEN = CELL113.IMUX_B4;
				input Q1CH1_FCCDRFORCEDLOCK = CELL97.IMUX_A4;
				input Q1CH1_FCDFERDEN = CELL106.IMUX_CE2;
				input Q1CH1_FCDFEUPD = CELL105.IMUX_CE2;
				input Q1CH1_FCLDRTXEN = CELL113.IMUX_A4;
				input Q1CH1_FCLSMEN = CELL98.IMUX_D2;
				input Q1CH1_FCPCIEDETEN = CELL98.IMUX_B2;
				input Q1CH1_FCPCSRXRST = CELL101.IMUX_LSR0;
				input Q1CH1_FCPCSTXRST = CELL103.IMUX_LSR0;
				input Q1CH1_FCPIPEPHYRESETN = CELL106.IMUX_LSR0;
				input Q1CH1_FCPLLLOL = CELL97.IMUX_A0;
				input Q1CH1_FCRATE0 = CELL112.IMUX_B4;
				input Q1CH1_FCRATE1 = CELL112.IMUX_B5;
				input Q1CH1_FCRATE2 = CELL112.IMUX_B6;
				input Q1CH1_FCRRST = CELL99.IMUX_LSR0;
				input Q1CH1_FCRXPOLARITY = CELL98.IMUX_C4;
				input Q1CH1_FCRXPWRUP = CELL113.IMUX_D3;
				input Q1CH1_FCTMRSTART = CELL109.IMUX_A6;
				input Q1CH1_FCTMRSTOP = CELL109.IMUX_A2;
				input Q1CH1_FCTRST = CELL97.IMUX_LSR0;
				input Q1CH1_FCTXMARGIN0 = CELL97.IMUX_C0;
				input Q1CH1_FCTXMARGIN1 = CELL97.IMUX_C1;
				input Q1CH1_FCTXMARGIN2 = CELL97.IMUX_C2;
				input Q1CH1_FCTXPWRUP = CELL113.IMUX_C3;
				input Q1CH1_FCWORDALGNEN = CELL98.IMUX_C0;
				output Q1CH1_FDLDRRX = CELL110.OUT_F4;
				input Q1CH1_FDLDRTX = CELL97.IMUX_B2;
				output Q1CH1_FDRX0 = CELL100.OUT_Q6;
				output Q1CH1_FDRX1 = CELL100.OUT_Q7;
				output Q1CH1_FDRX10 = CELL101.OUT_F0;
				output Q1CH1_FDRX11 = CELL101.OUT_F1;
				output Q1CH1_FDRX12 = CELL101.OUT_F2;
				output Q1CH1_FDRX13 = CELL101.OUT_F3;
				output Q1CH1_FDRX14 = CELL101.OUT_F4;
				output Q1CH1_FDRX15 = CELL101.OUT_F5;
				output Q1CH1_FDRX16 = CELL102.OUT_Q0;
				output Q1CH1_FDRX17 = CELL102.OUT_Q1;
				output Q1CH1_FDRX18 = CELL102.OUT_Q2;
				output Q1CH1_FDRX19 = CELL102.OUT_Q3;
				output Q1CH1_FDRX2 = CELL101.OUT_Q0;
				output Q1CH1_FDRX20 = CELL102.OUT_Q4;
				output Q1CH1_FDRX21 = CELL102.OUT_Q5;
				output Q1CH1_FDRX22 = CELL102.OUT_Q6;
				output Q1CH1_FDRX23 = CELL102.OUT_Q7;
				output Q1CH1_FDRX24 = CELL102.OUT_F0;
				output Q1CH1_FDRX25 = CELL102.OUT_F1;
				output Q1CH1_FDRX26 = CELL102.OUT_F2;
				output Q1CH1_FDRX27 = CELL102.OUT_F3;
				output Q1CH1_FDRX28 = CELL102.OUT_F4;
				output Q1CH1_FDRX29 = CELL102.OUT_F5;
				output Q1CH1_FDRX3 = CELL101.OUT_Q1;
				output Q1CH1_FDRX30 = CELL102.OUT_F6;
				output Q1CH1_FDRX31 = CELL102.OUT_F7;
				output Q1CH1_FDRX32 = CELL103.OUT_Q0;
				output Q1CH1_FDRX33 = CELL103.OUT_Q1;
				output Q1CH1_FDRX34 = CELL103.OUT_Q2;
				output Q1CH1_FDRX35 = CELL103.OUT_Q3;
				output Q1CH1_FDRX36 = CELL103.OUT_Q4;
				output Q1CH1_FDRX37 = CELL103.OUT_Q5;
				output Q1CH1_FDRX38 = CELL103.OUT_Q6;
				output Q1CH1_FDRX39 = CELL103.OUT_Q7;
				output Q1CH1_FDRX4 = CELL101.OUT_Q2;
				output Q1CH1_FDRX40 = CELL103.OUT_F0;
				output Q1CH1_FDRX41 = CELL103.OUT_F1;
				output Q1CH1_FDRX42 = CELL103.OUT_F2;
				output Q1CH1_FDRX43 = CELL103.OUT_F3;
				output Q1CH1_FDRX44 = CELL103.OUT_F4;
				output Q1CH1_FDRX45 = CELL103.OUT_F5;
				output Q1CH1_FDRX46 = CELL103.OUT_F6;
				output Q1CH1_FDRX47 = CELL103.OUT_F7;
				output Q1CH1_FDRX5 = CELL101.OUT_Q3;
				output Q1CH1_FDRX6 = CELL101.OUT_Q4;
				output Q1CH1_FDRX7 = CELL101.OUT_Q5;
				output Q1CH1_FDRX8 = CELL100.OUT_F6;
				output Q1CH1_FDRX9 = CELL100.OUT_F7;
				input Q1CH1_FDTX0 = CELL102.IMUX_A4;
				input Q1CH1_FDTX1 = CELL102.IMUX_A5;
				input Q1CH1_FDTX10 = CELL103.IMUX_C2;
				input Q1CH1_FDTX11 = CELL103.IMUX_C3;
				input Q1CH1_FDTX12 = CELL103.IMUX_C4;
				input Q1CH1_FDTX13 = CELL103.IMUX_C5;
				input Q1CH1_FDTX14 = CELL103.IMUX_C6;
				input Q1CH1_FDTX15 = CELL103.IMUX_C7;
				input Q1CH1_FDTX16 = CELL103.IMUX_B2;
				input Q1CH1_FDTX17 = CELL103.IMUX_B3;
				input Q1CH1_FDTX18 = CELL103.IMUX_B4;
				input Q1CH1_FDTX19 = CELL103.IMUX_B5;
				input Q1CH1_FDTX2 = CELL102.IMUX_A6;
				input Q1CH1_FDTX20 = CELL103.IMUX_B6;
				input Q1CH1_FDTX21 = CELL103.IMUX_B7;
				input Q1CH1_FDTX22 = CELL103.IMUX_A2;
				input Q1CH1_FDTX23 = CELL103.IMUX_A3;
				input Q1CH1_FDTX24 = CELL103.IMUX_A4;
				input Q1CH1_FDTX25 = CELL103.IMUX_A5;
				input Q1CH1_FDTX26 = CELL103.IMUX_A6;
				input Q1CH1_FDTX27 = CELL103.IMUX_A7;
				input Q1CH1_FDTX28 = CELL104.IMUX_D2;
				input Q1CH1_FDTX29 = CELL104.IMUX_D3;
				input Q1CH1_FDTX3 = CELL102.IMUX_A7;
				input Q1CH1_FDTX30 = CELL104.IMUX_D4;
				input Q1CH1_FDTX31 = CELL104.IMUX_D5;
				input Q1CH1_FDTX32 = CELL104.IMUX_D6;
				input Q1CH1_FDTX33 = CELL104.IMUX_D7;
				input Q1CH1_FDTX34 = CELL104.IMUX_C2;
				input Q1CH1_FDTX35 = CELL104.IMUX_C3;
				input Q1CH1_FDTX36 = CELL104.IMUX_C4;
				input Q1CH1_FDTX37 = CELL104.IMUX_C5;
				input Q1CH1_FDTX38 = CELL104.IMUX_C6;
				input Q1CH1_FDTX39 = CELL104.IMUX_C7;
				input Q1CH1_FDTX4 = CELL103.IMUX_D2;
				input Q1CH1_FDTX40 = CELL104.IMUX_B2;
				input Q1CH1_FDTX41 = CELL104.IMUX_B3;
				input Q1CH1_FDTX42 = CELL104.IMUX_B4;
				input Q1CH1_FDTX43 = CELL104.IMUX_B5;
				input Q1CH1_FDTX44 = CELL104.IMUX_B6;
				input Q1CH1_FDTX45 = CELL104.IMUX_B7;
				input Q1CH1_FDTX46 = CELL104.IMUX_A2;
				input Q1CH1_FDTX47 = CELL104.IMUX_A3;
				input Q1CH1_FDTX48 = CELL104.IMUX_A4;
				input Q1CH1_FDTX49 = CELL104.IMUX_A5;
				input Q1CH1_FDTX5 = CELL103.IMUX_D3;
				input Q1CH1_FDTX6 = CELL103.IMUX_D4;
				input Q1CH1_FDTX7 = CELL103.IMUX_D5;
				input Q1CH1_FDTX8 = CELL103.IMUX_D6;
				input Q1CH1_FDTX9 = CELL103.IMUX_D7;
				input Q1CH1_FIRCLK = CELL103.IMUX_CLK1_DELAY;
				input Q1CH1_FIREFRXCLK = CELL105.IMUX_CLK1_DELAY;
				input Q1CH1_FITCLK = CELL101.IMUX_CLK1_DELAY;
				input Q1CH1_FITMRSTARTCLK = CELL111.IMUX_CLK0_DELAY;
				input Q1CH1_FITMRSTOPCLK = CELL109.IMUX_CLK0_DELAY;
				output Q1CH1_FSCCOVERRUN = CELL111.OUT_Q6;
				output Q1CH1_FSCCUNDERRUN = CELL111.OUT_F2;
				output Q1CH1_FSDFEVLD = CELL108.OUT_Q3;
				output Q1CH1_FSLSM = CELL111.OUT_F6;
				output Q1CH1_FSPCIECON = CELL112.OUT_Q6;
				output Q1CH1_FSPCIEDONE = CELL112.OUT_F2;
				output Q1CH1_FSRCDONE = CELL109.OUT_F3;
				output Q1CH1_FSRLOL = CELL111.OUT_Q2;
				output Q1CH1_FSRLOS = CELL112.OUT_Q2;
				output Q1CH1_FSSKPADDED = CELL110.OUT_F0;
				output Q1CH1_FSSKPDELETED = CELL110.OUT_Q4;
				input Q1CH2_FCALIGNEN = CELL113.IMUX_B3;
				input Q1CH2_FCCDRFORCEDLOCK = CELL97.IMUX_A3;
				input Q1CH2_FCDFERDEN = CELL106.IMUX_CE1;
				input Q1CH2_FCDFEUPD = CELL105.IMUX_CE1;
				input Q1CH2_FCLDRTXEN = CELL113.IMUX_A3;
				input Q1CH2_FCLSMEN = CELL98.IMUX_D1;
				input Q1CH2_FCPCIEDETEN = CELL98.IMUX_B1;
				input Q1CH2_FCPCSRXRST = CELL100.IMUX_LSR1;
				input Q1CH2_FCPCSTXRST = CELL102.IMUX_LSR1;
				input Q1CH2_FCPIPEPHYRESETN = CELL105.IMUX_LSR1;
				input Q1CH2_FCPLLLOL = CELL97.IMUX_B5;
				input Q1CH2_FCRATE0 = CELL112.IMUX_C7;
				input Q1CH2_FCRATE1 = CELL112.IMUX_B2;
				input Q1CH2_FCRATE2 = CELL112.IMUX_B3;
				input Q1CH2_FCRRST = CELL98.IMUX_LSR1;
				input Q1CH2_FCRXPOLARITY = CELL98.IMUX_C3;
				input Q1CH2_FCRXPWRUP = CELL113.IMUX_D2;
				input Q1CH2_FCTMRSTART = CELL109.IMUX_A5;
				input Q1CH2_FCTMRSTOP = CELL109.IMUX_B7;
				input Q1CH2_FCTRST = CELL112.IMUX_LSR1;
				input Q1CH2_FCTXMARGIN0 = CELL97.IMUX_D3;
				input Q1CH2_FCTXMARGIN1 = CELL97.IMUX_D4;
				input Q1CH2_FCTXMARGIN2 = CELL97.IMUX_D5;
				input Q1CH2_FCTXPWRUP = CELL113.IMUX_C2;
				input Q1CH2_FCWORDALGNEN = CELL98.IMUX_D5;
				output Q1CH2_FDLDRRX = CELL110.OUT_F3;
				input Q1CH2_FDLDRTX = CELL97.IMUX_B1;
				output Q1CH2_FDRX0 = CELL97.OUT_Q6;
				output Q1CH2_FDRX1 = CELL97.OUT_Q7;
				output Q1CH2_FDRX10 = CELL98.OUT_F0;
				output Q1CH2_FDRX11 = CELL98.OUT_F1;
				output Q1CH2_FDRX12 = CELL98.OUT_F2;
				output Q1CH2_FDRX13 = CELL98.OUT_F3;
				output Q1CH2_FDRX14 = CELL98.OUT_F4;
				output Q1CH2_FDRX15 = CELL98.OUT_F5;
				output Q1CH2_FDRX16 = CELL98.OUT_Q6;
				output Q1CH2_FDRX17 = CELL98.OUT_Q7;
				output Q1CH2_FDRX18 = CELL99.OUT_Q0;
				output Q1CH2_FDRX19 = CELL99.OUT_Q1;
				output Q1CH2_FDRX2 = CELL98.OUT_Q0;
				output Q1CH2_FDRX20 = CELL99.OUT_Q2;
				output Q1CH2_FDRX21 = CELL99.OUT_Q3;
				output Q1CH2_FDRX22 = CELL99.OUT_Q4;
				output Q1CH2_FDRX23 = CELL99.OUT_Q5;
				output Q1CH2_FDRX24 = CELL98.OUT_F6;
				output Q1CH2_FDRX25 = CELL98.OUT_F7;
				output Q1CH2_FDRX26 = CELL99.OUT_F0;
				output Q1CH2_FDRX27 = CELL99.OUT_F1;
				output Q1CH2_FDRX28 = CELL99.OUT_F2;
				output Q1CH2_FDRX29 = CELL99.OUT_F3;
				output Q1CH2_FDRX3 = CELL98.OUT_Q1;
				output Q1CH2_FDRX30 = CELL99.OUT_F4;
				output Q1CH2_FDRX31 = CELL99.OUT_F5;
				output Q1CH2_FDRX32 = CELL99.OUT_Q6;
				output Q1CH2_FDRX33 = CELL99.OUT_Q7;
				output Q1CH2_FDRX34 = CELL100.OUT_Q0;
				output Q1CH2_FDRX35 = CELL100.OUT_Q1;
				output Q1CH2_FDRX36 = CELL100.OUT_Q2;
				output Q1CH2_FDRX37 = CELL100.OUT_Q3;
				output Q1CH2_FDRX38 = CELL100.OUT_Q4;
				output Q1CH2_FDRX39 = CELL100.OUT_Q5;
				output Q1CH2_FDRX4 = CELL98.OUT_Q2;
				output Q1CH2_FDRX40 = CELL99.OUT_F6;
				output Q1CH2_FDRX41 = CELL99.OUT_F7;
				output Q1CH2_FDRX42 = CELL100.OUT_F0;
				output Q1CH2_FDRX43 = CELL100.OUT_F1;
				output Q1CH2_FDRX44 = CELL100.OUT_F2;
				output Q1CH2_FDRX45 = CELL100.OUT_F3;
				output Q1CH2_FDRX46 = CELL100.OUT_F4;
				output Q1CH2_FDRX47 = CELL100.OUT_F5;
				output Q1CH2_FDRX5 = CELL98.OUT_Q3;
				output Q1CH2_FDRX6 = CELL98.OUT_Q4;
				output Q1CH2_FDRX7 = CELL98.OUT_Q5;
				output Q1CH2_FDRX8 = CELL97.OUT_F6;
				output Q1CH2_FDRX9 = CELL97.OUT_F7;
				input Q1CH2_FDTX0 = CELL100.IMUX_A0;
				input Q1CH2_FDTX1 = CELL100.IMUX_A1;
				input Q1CH2_FDTX10 = CELL101.IMUX_D4;
				input Q1CH2_FDTX11 = CELL101.IMUX_D5;
				input Q1CH2_FDTX12 = CELL101.IMUX_C0;
				input Q1CH2_FDTX13 = CELL101.IMUX_C1;
				input Q1CH2_FDTX14 = CELL101.IMUX_C2;
				input Q1CH2_FDTX15 = CELL101.IMUX_C3;
				input Q1CH2_FDTX16 = CELL101.IMUX_C4;
				input Q1CH2_FDTX17 = CELL101.IMUX_C5;
				input Q1CH2_FDTX18 = CELL101.IMUX_B0;
				input Q1CH2_FDTX19 = CELL101.IMUX_B1;
				input Q1CH2_FDTX2 = CELL100.IMUX_A2;
				input Q1CH2_FDTX20 = CELL101.IMUX_B2;
				input Q1CH2_FDTX21 = CELL101.IMUX_B3;
				input Q1CH2_FDTX22 = CELL101.IMUX_B4;
				input Q1CH2_FDTX23 = CELL101.IMUX_B5;
				input Q1CH2_FDTX24 = CELL101.IMUX_A0;
				input Q1CH2_FDTX25 = CELL101.IMUX_A1;
				input Q1CH2_FDTX26 = CELL101.IMUX_A2;
				input Q1CH2_FDTX27 = CELL101.IMUX_A3;
				input Q1CH2_FDTX28 = CELL101.IMUX_A4;
				input Q1CH2_FDTX29 = CELL101.IMUX_A5;
				input Q1CH2_FDTX3 = CELL100.IMUX_A3;
				input Q1CH2_FDTX30 = CELL102.IMUX_D2;
				input Q1CH2_FDTX31 = CELL102.IMUX_D3;
				input Q1CH2_FDTX32 = CELL102.IMUX_D4;
				input Q1CH2_FDTX33 = CELL102.IMUX_D5;
				input Q1CH2_FDTX34 = CELL102.IMUX_D6;
				input Q1CH2_FDTX35 = CELL102.IMUX_D7;
				input Q1CH2_FDTX36 = CELL102.IMUX_C2;
				input Q1CH2_FDTX37 = CELL102.IMUX_C3;
				input Q1CH2_FDTX38 = CELL102.IMUX_C4;
				input Q1CH2_FDTX39 = CELL102.IMUX_C5;
				input Q1CH2_FDTX4 = CELL100.IMUX_A4;
				input Q1CH2_FDTX40 = CELL102.IMUX_C6;
				input Q1CH2_FDTX41 = CELL102.IMUX_C7;
				input Q1CH2_FDTX42 = CELL102.IMUX_B2;
				input Q1CH2_FDTX43 = CELL102.IMUX_B3;
				input Q1CH2_FDTX44 = CELL102.IMUX_B4;
				input Q1CH2_FDTX45 = CELL102.IMUX_B5;
				input Q1CH2_FDTX46 = CELL102.IMUX_B6;
				input Q1CH2_FDTX47 = CELL102.IMUX_B7;
				input Q1CH2_FDTX48 = CELL102.IMUX_A2;
				input Q1CH2_FDTX49 = CELL102.IMUX_A3;
				input Q1CH2_FDTX5 = CELL100.IMUX_A5;
				input Q1CH2_FDTX6 = CELL101.IMUX_D0;
				input Q1CH2_FDTX7 = CELL101.IMUX_D1;
				input Q1CH2_FDTX8 = CELL101.IMUX_D2;
				input Q1CH2_FDTX9 = CELL101.IMUX_D3;
				input Q1CH2_FIRCLK = CELL102.IMUX_CLK0_DELAY;
				input Q1CH2_FIREFRXCLK = CELL104.IMUX_CLK0_DELAY;
				input Q1CH2_FITCLK = CELL100.IMUX_CLK0_DELAY;
				input Q1CH2_FITMRSTARTCLK = CELL111.IMUX_CLK1_DELAY;
				input Q1CH2_FITMRSTOPCLK = CELL109.IMUX_CLK1_DELAY;
				output Q1CH2_FSCCOVERRUN = CELL111.OUT_Q5;
				output Q1CH2_FSCCUNDERRUN = CELL111.OUT_F1;
				output Q1CH2_FSDFEVLD = CELL108.OUT_Q2;
				output Q1CH2_FSLSM = CELL111.OUT_F5;
				output Q1CH2_FSPCIECON = CELL112.OUT_Q5;
				output Q1CH2_FSPCIEDONE = CELL112.OUT_F1;
				output Q1CH2_FSRCDONE = CELL109.OUT_F2;
				output Q1CH2_FSRLOL = CELL111.OUT_Q1;
				output Q1CH2_FSRLOS = CELL112.OUT_Q1;
				output Q1CH2_FSSKPADDED = CELL110.OUT_Q7;
				output Q1CH2_FSSKPDELETED = CELL110.OUT_Q3;
				input Q1CH3_FCALIGNEN = CELL113.IMUX_B2;
				input Q1CH3_FCCDRFORCEDLOCK = CELL97.IMUX_A2;
				input Q1CH3_FCDFERDEN = CELL106.IMUX_CE0;
				input Q1CH3_FCDFEUPD = CELL105.IMUX_CE0;
				input Q1CH3_FCLDRTXEN = CELL113.IMUX_A2;
				input Q1CH3_FCLSMEN = CELL98.IMUX_D0;
				input Q1CH3_FCPCIEDETEN = CELL98.IMUX_B0;
				input Q1CH3_FCPCSRXRST = CELL100.IMUX_LSR0;
				input Q1CH3_FCPCSTXRST = CELL102.IMUX_LSR0;
				input Q1CH3_FCPIPEPHYRESETN = CELL105.IMUX_LSR0;
				input Q1CH3_FCPLLLOL = CELL97.IMUX_B4;
				input Q1CH3_FCRATE0 = CELL112.IMUX_C4;
				input Q1CH3_FCRATE1 = CELL112.IMUX_C5;
				input Q1CH3_FCRATE2 = CELL112.IMUX_C6;
				input Q1CH3_FCRRST = CELL98.IMUX_LSR0;
				input Q1CH3_FCRXPOLARITY = CELL98.IMUX_C2;
				input Q1CH3_FCRXPWRUP = CELL112.IMUX_A7;
				input Q1CH3_FCTMRSTART = CELL109.IMUX_A4;
				input Q1CH3_FCTMRSTOP = CELL109.IMUX_B6;
				input Q1CH3_FCTRST = CELL112.IMUX_LSR0;
				input Q1CH3_FCTXMARGIN0 = CELL97.IMUX_D0;
				input Q1CH3_FCTXMARGIN1 = CELL97.IMUX_D1;
				input Q1CH3_FCTXMARGIN2 = CELL97.IMUX_D2;
				input Q1CH3_FCTXPWRUP = CELL113.IMUX_D5;
				input Q1CH3_FCWORDALGNEN = CELL98.IMUX_D4;
				output Q1CH3_FDLDRRX = CELL110.OUT_F2;
				input Q1CH3_FDLDRTX = CELL97.IMUX_B0;
				output Q1CH3_FDRX0 = CELL112.OUT_F4;
				output Q1CH3_FDRX1 = CELL112.OUT_F5;
				output Q1CH3_FDRX10 = CELL113.OUT_F0;
				output Q1CH3_FDRX11 = CELL113.OUT_F1;
				output Q1CH3_FDRX12 = CELL113.OUT_F2;
				output Q1CH3_FDRX13 = CELL113.OUT_F3;
				output Q1CH3_FDRX14 = CELL113.OUT_F4;
				output Q1CH3_FDRX15 = CELL113.OUT_F5;
				output Q1CH3_FDRX16 = CELL95.OUT_Q6;
				output Q1CH3_FDRX17 = CELL95.OUT_Q7;
				output Q1CH3_FDRX18 = CELL96.OUT_Q0;
				output Q1CH3_FDRX19 = CELL96.OUT_Q1;
				output Q1CH3_FDRX2 = CELL112.OUT_F6;
				output Q1CH3_FDRX20 = CELL96.OUT_Q2;
				output Q1CH3_FDRX21 = CELL96.OUT_Q3;
				output Q1CH3_FDRX22 = CELL96.OUT_Q4;
				output Q1CH3_FDRX23 = CELL96.OUT_Q5;
				output Q1CH3_FDRX24 = CELL95.OUT_F6;
				output Q1CH3_FDRX25 = CELL95.OUT_F7;
				output Q1CH3_FDRX26 = CELL96.OUT_F0;
				output Q1CH3_FDRX27 = CELL96.OUT_F1;
				output Q1CH3_FDRX28 = CELL96.OUT_F2;
				output Q1CH3_FDRX29 = CELL96.OUT_F3;
				output Q1CH3_FDRX3 = CELL112.OUT_F7;
				output Q1CH3_FDRX30 = CELL96.OUT_F4;
				output Q1CH3_FDRX31 = CELL96.OUT_F5;
				output Q1CH3_FDRX32 = CELL96.OUT_Q6;
				output Q1CH3_FDRX33 = CELL96.OUT_Q7;
				output Q1CH3_FDRX34 = CELL97.OUT_Q0;
				output Q1CH3_FDRX35 = CELL97.OUT_Q1;
				output Q1CH3_FDRX36 = CELL97.OUT_Q2;
				output Q1CH3_FDRX37 = CELL97.OUT_Q3;
				output Q1CH3_FDRX38 = CELL97.OUT_Q4;
				output Q1CH3_FDRX39 = CELL97.OUT_Q5;
				output Q1CH3_FDRX4 = CELL113.OUT_Q0;
				output Q1CH3_FDRX40 = CELL96.OUT_F6;
				output Q1CH3_FDRX41 = CELL96.OUT_F7;
				output Q1CH3_FDRX42 = CELL97.OUT_F0;
				output Q1CH3_FDRX43 = CELL97.OUT_F1;
				output Q1CH3_FDRX44 = CELL97.OUT_F2;
				output Q1CH3_FDRX45 = CELL97.OUT_F3;
				output Q1CH3_FDRX46 = CELL97.OUT_F4;
				output Q1CH3_FDRX47 = CELL97.OUT_F5;
				output Q1CH3_FDRX5 = CELL113.OUT_Q1;
				output Q1CH3_FDRX6 = CELL113.OUT_Q2;
				output Q1CH3_FDRX7 = CELL113.OUT_Q3;
				output Q1CH3_FDRX8 = CELL113.OUT_Q4;
				output Q1CH3_FDRX9 = CELL113.OUT_Q5;
				input Q1CH3_FDTX0 = CELL98.IMUX_B4;
				input Q1CH3_FDTX1 = CELL98.IMUX_B5;
				input Q1CH3_FDTX10 = CELL99.IMUX_D2;
				input Q1CH3_FDTX11 = CELL99.IMUX_D3;
				input Q1CH3_FDTX12 = CELL99.IMUX_D4;
				input Q1CH3_FDTX13 = CELL99.IMUX_D5;
				input Q1CH3_FDTX14 = CELL99.IMUX_C0;
				input Q1CH3_FDTX15 = CELL99.IMUX_C1;
				input Q1CH3_FDTX16 = CELL99.IMUX_C2;
				input Q1CH3_FDTX17 = CELL99.IMUX_C3;
				input Q1CH3_FDTX18 = CELL99.IMUX_C4;
				input Q1CH3_FDTX19 = CELL99.IMUX_C5;
				input Q1CH3_FDTX2 = CELL98.IMUX_A0;
				input Q1CH3_FDTX20 = CELL99.IMUX_B0;
				input Q1CH3_FDTX21 = CELL99.IMUX_B1;
				input Q1CH3_FDTX22 = CELL99.IMUX_B2;
				input Q1CH3_FDTX23 = CELL99.IMUX_B3;
				input Q1CH3_FDTX24 = CELL99.IMUX_B4;
				input Q1CH3_FDTX25 = CELL99.IMUX_B5;
				input Q1CH3_FDTX26 = CELL99.IMUX_A0;
				input Q1CH3_FDTX27 = CELL99.IMUX_A1;
				input Q1CH3_FDTX28 = CELL99.IMUX_A2;
				input Q1CH3_FDTX29 = CELL99.IMUX_A3;
				input Q1CH3_FDTX3 = CELL98.IMUX_A1;
				input Q1CH3_FDTX30 = CELL99.IMUX_A4;
				input Q1CH3_FDTX31 = CELL99.IMUX_A5;
				input Q1CH3_FDTX32 = CELL100.IMUX_D0;
				input Q1CH3_FDTX33 = CELL100.IMUX_D1;
				input Q1CH3_FDTX34 = CELL100.IMUX_D2;
				input Q1CH3_FDTX35 = CELL100.IMUX_D3;
				input Q1CH3_FDTX36 = CELL100.IMUX_D4;
				input Q1CH3_FDTX37 = CELL100.IMUX_D5;
				input Q1CH3_FDTX38 = CELL100.IMUX_C0;
				input Q1CH3_FDTX39 = CELL100.IMUX_C1;
				input Q1CH3_FDTX4 = CELL98.IMUX_A2;
				input Q1CH3_FDTX40 = CELL100.IMUX_C2;
				input Q1CH3_FDTX41 = CELL100.IMUX_C3;
				input Q1CH3_FDTX42 = CELL100.IMUX_C4;
				input Q1CH3_FDTX43 = CELL100.IMUX_C5;
				input Q1CH3_FDTX44 = CELL100.IMUX_B0;
				input Q1CH3_FDTX45 = CELL100.IMUX_B1;
				input Q1CH3_FDTX46 = CELL100.IMUX_B2;
				input Q1CH3_FDTX47 = CELL100.IMUX_B3;
				input Q1CH3_FDTX48 = CELL100.IMUX_B4;
				input Q1CH3_FDTX49 = CELL100.IMUX_B5;
				input Q1CH3_FDTX5 = CELL98.IMUX_A3;
				input Q1CH3_FDTX6 = CELL98.IMUX_A4;
				input Q1CH3_FDTX7 = CELL98.IMUX_A5;
				input Q1CH3_FDTX8 = CELL99.IMUX_D0;
				input Q1CH3_FDTX9 = CELL99.IMUX_D1;
				input Q1CH3_FIRCLK = CELL102.IMUX_CLK1_DELAY;
				input Q1CH3_FIREFRXCLK = CELL104.IMUX_CLK1_DELAY;
				input Q1CH3_FITCLK = CELL100.IMUX_CLK1_DELAY;
				input Q1CH3_FITMRSTARTCLK = CELL110.IMUX_CLK0_DELAY;
				input Q1CH3_FITMRSTOPCLK = CELL108.IMUX_CLK0_DELAY;
				output Q1CH3_FSCCOVERRUN = CELL111.OUT_Q4;
				output Q1CH3_FSCCUNDERRUN = CELL111.OUT_F0;
				output Q1CH3_FSDFEVLD = CELL108.OUT_Q1;
				output Q1CH3_FSLSM = CELL111.OUT_F4;
				output Q1CH3_FSPCIECON = CELL112.OUT_Q4;
				output Q1CH3_FSPCIEDONE = CELL112.OUT_F0;
				output Q1CH3_FSRCDONE = CELL109.OUT_F1;
				output Q1CH3_FSRLOL = CELL111.OUT_Q0;
				output Q1CH3_FSRLOS = CELL112.OUT_Q0;
				output Q1CH3_FSSKPADDED = CELL110.OUT_Q6;
				output Q1CH3_FSSKPDELETED = CELL110.OUT_Q2;
				input Q1D0_FCDERST = CELL104.IMUX_LSR1;
				output Q1D0_FSDE = CELL110.OUT_Q1;
				output Q1D0_FSDM = CELL109.OUT_F7;
				input Q1D1_FCDERST = CELL104.IMUX_LSR0;
				output Q1D1_FSDE = CELL110.OUT_Q0;
				output Q1D1_FSDM = CELL109.OUT_F6;
				input Q1EA0_CIRXFULL = CELL66.IMUX_A5;
				input Q1EA0_CIRXIGNOREPKT = CELL67.IMUX_A2;
				input Q1EA0_CITXDATA0 = CELL63.IMUX_D2;
				input Q1EA0_CITXDATA1 = CELL63.IMUX_D1;
				input Q1EA0_CITXDATA10 = CELL62.IMUX_B4;
				input Q1EA0_CITXDATA11 = CELL62.IMUX_B3;
				input Q1EA0_CITXDATA12 = CELL62.IMUX_B2;
				input Q1EA0_CITXDATA13 = CELL62.IMUX_B1;
				input Q1EA0_CITXDATA14 = CELL62.IMUX_B0;
				input Q1EA0_CITXDATA15 = CELL62.IMUX_C5;
				input Q1EA0_CITXDATA2 = CELL63.IMUX_D0;
				input Q1EA0_CITXDATA3 = CELL62.IMUX_A5;
				input Q1EA0_CITXDATA4 = CELL62.IMUX_A4;
				input Q1EA0_CITXDATA5 = CELL62.IMUX_A3;
				input Q1EA0_CITXDATA6 = CELL62.IMUX_A2;
				input Q1EA0_CITXDATA7 = CELL62.IMUX_A1;
				input Q1EA0_CITXDATA8 = CELL62.IMUX_A0;
				input Q1EA0_CITXDATA9 = CELL62.IMUX_B5;
				input Q1EA0_CITXDATAAVAIL = CELL63.IMUX_B4;
				input Q1EA0_CITXEMPTY = CELL64.IMUX_C2;
				input Q1EA0_CITXEOF = CELL60.IMUX_A4;
				input Q1EA0_CITXFIFOCTRL = CELL65.IMUX_B3;
				input Q1EA0_CITXFORCEERR = CELL65.IMUX_C3;
				input Q1EA0_CITXLASTBYTEVLD = CELL61.IMUX_D1;
				input Q1EA0_CITXPAUSREQ = CELL64.IMUX_A1;
				input Q1EA0_CITXPAUSTIM0 = CELL65.IMUX_B0;
				input Q1EA0_CITXPAUSTIM1 = CELL65.IMUX_D3;
				input Q1EA0_CITXPAUSTIM10 = CELL65.IMUX_C0;
				input Q1EA0_CITXPAUSTIM11 = CELL65.IMUX_C4;
				input Q1EA0_CITXPAUSTIM12 = CELL65.IMUX_C5;
				input Q1EA0_CITXPAUSTIM13 = CELL64.IMUX_A3;
				input Q1EA0_CITXPAUSTIM14 = CELL65.IMUX_B1;
				input Q1EA0_CITXPAUSTIM15 = CELL64.IMUX_A5;
				input Q1EA0_CITXPAUSTIM2 = CELL64.IMUX_B5;
				input Q1EA0_CITXPAUSTIM3 = CELL65.IMUX_D1;
				input Q1EA0_CITXPAUSTIM4 = CELL65.IMUX_C1;
				input Q1EA0_CITXPAUSTIM5 = CELL64.IMUX_A4;
				input Q1EA0_CITXPAUSTIM6 = CELL65.IMUX_D2;
				input Q1EA0_CITXPAUSTIM7 = CELL65.IMUX_D4;
				input Q1EA0_CITXPAUSTIM8 = CELL65.IMUX_C2;
				input Q1EA0_CITXPAUSTIM9 = CELL65.IMUX_D5;
				output Q1EA0_CORXDATA0 = CELL66.OUT_F5;
				output Q1EA0_CORXDATA1 = CELL67.OUT_Q2;
				output Q1EA0_CORXDATA10 = CELL66.OUT_Q1;
				output Q1EA0_CORXDATA11 = CELL66.OUT_Q3;
				output Q1EA0_CORXDATA12 = CELL66.OUT_Q7;
				output Q1EA0_CORXDATA13 = CELL66.OUT_Q0;
				output Q1EA0_CORXDATA14 = CELL65.OUT_Q4;
				output Q1EA0_CORXDATA15 = CELL66.OUT_Q2;
				output Q1EA0_CORXDATA2 = CELL66.OUT_F6;
				output Q1EA0_CORXDATA3 = CELL66.OUT_F4;
				output Q1EA0_CORXDATA4 = CELL66.OUT_F7;
				output Q1EA0_CORXDATA5 = CELL67.OUT_Q6;
				output Q1EA0_CORXDATA6 = CELL67.OUT_Q1;
				output Q1EA0_CORXDATA7 = CELL67.OUT_Q4;
				output Q1EA0_CORXDATA8 = CELL66.OUT_F1;
				output Q1EA0_CORXDATA9 = CELL66.OUT_F0;
				output Q1EA0_CORXEOF = CELL64.OUT_F1;
				output Q1EA0_CORXERROR = CELL64.OUT_Q7;
				output Q1EA0_CORXFIFOFULLERROR = CELL64.OUT_Q1;
				output Q1EA0_CORXLASTBYTEVLD = CELL62.OUT_F3;
				output Q1EA0_CORXSTATEN = CELL65.OUT_Q0;
				output Q1EA0_CORXSTATVEC0 = CELL68.OUT_Q7;
				output Q1EA0_CORXSTATVEC1 = CELL67.OUT_Q7;
				output Q1EA0_CORXSTATVEC2 = CELL67.OUT_F0;
				output Q1EA0_CORXSTATVEC3 = CELL67.OUT_F1;
				output Q1EA0_CORXSTATVEC4 = CELL67.OUT_F2;
				output Q1EA0_CORXSTATVEC5 = CELL67.OUT_F3;
				output Q1EA0_CORXSTATVEC6 = CELL67.OUT_F4;
				output Q1EA0_CORXSTATVEC7 = CELL67.OUT_F6;
				output Q1EA0_CORXWRITE = CELL63.OUT_F4;
				output Q1EA0_COTXDISCFRM = CELL58.OUT_F4;
				output Q1EA0_COTXDONE = CELL59.OUT_F6;
				output Q1EA0_COTXREAD = CELL58.OUT_F1;
				output Q1EA0_COTXSTATEN = CELL59.OUT_Q1;
				output Q1EA0_COTXSTATVEC0 = CELL59.OUT_F1;
				output Q1EA0_COTXSTATVEC1 = CELL59.OUT_Q5;
				output Q1EA0_COTXSTATVEC2 = CELL60.OUT_Q0;
				output Q1EA0_COTXSTATVEC3 = CELL59.OUT_Q3;
				output Q1EA0_COTXSTATVEC4 = CELL59.OUT_F2;
				output Q1EA0_COTXSTATVEC5 = CELL60.OUT_Q4;
				output Q1EA0_COTXSTATVEC6 = CELL58.OUT_F7;
				output Q1EA0_COTXSTATVEC7 = CELL58.OUT_F6;
				input Q1EA0_GIIPGSHRINK = CELL67.IMUX_C3;
				input Q1EA0_GINONPADRXDV = CELL67.IMUX_A4;
				input Q1EA0_GISYNCCOL = CELL65.IMUX_B4;
				input Q1EA0_GISYNCCRS = CELL65.IMUX_A1;
				input Q1EA0_GISYNCNIBDRIB = CELL67.IMUX_C4;
				input Q1EA0_GISYNCRXD0 = CELL67.IMUX_A3;
				input Q1EA0_GISYNCRXD1 = CELL67.IMUX_D7;
				input Q1EA0_GISYNCRXD2 = CELL67.IMUX_C6;
				input Q1EA0_GISYNCRXD3 = CELL67.IMUX_B5;
				input Q1EA0_GISYNCRXD4 = CELL67.IMUX_C2;
				input Q1EA0_GISYNCRXD5 = CELL67.IMUX_C7;
				input Q1EA0_GISYNCRXD6 = CELL67.IMUX_C5;
				input Q1EA0_GISYNCRXD7 = CELL67.IMUX_B6;
				input Q1EA0_GISYNCRXDV = CELL67.IMUX_A6;
				input Q1EA0_GISYNCRXER = CELL67.IMUX_B4;
				output Q1EA0_GODISCARDFCS = CELL62.OUT_Q4;
				output Q1EA0_GOTXMACDATA0 = CELL62.OUT_Q0;
				output Q1EA0_GOTXMACDATA1 = CELL61.OUT_F1;
				output Q1EA0_GOTXMACDATA2 = CELL61.OUT_Q2;
				output Q1EA0_GOTXMACDATA3 = CELL61.OUT_F3;
				output Q1EA0_GOTXMACDATA4 = CELL60.OUT_Q6;
				output Q1EA0_GOTXMACDATA5 = CELL60.OUT_F6;
				output Q1EA0_GOTXMACDATA6 = CELL61.OUT_F5;
				output Q1EA0_GOTXMACDATA7 = CELL61.OUT_F2;
				output Q1EA0_GOTXMACERR = CELL60.OUT_F1;
				output Q1EA0_GOTXMACWR = CELL61.OUT_Q5;
				input Q1EA0_KIRSTN = CELL79.IMUX_LSR1;
				input Q1EA0_KIRXMACCLK = CELL80.IMUX_CLK1_DELAY;
				input Q1EA0_KIRXMACCLKENEXT = CELL67.IMUX_D5;
				input Q1EA0_KIRXTXFECLK = CELL76.IMUX_CLK1_DELAY;
				input Q1EA0_KITXGMIILPBK = CELL67.IMUX_D4;
				input Q1EA0_KITXMACCLK = CELL75.IMUX_CLK0_DELAY;
				input Q1EA0_KITXMACCLKENEXT = CELL66.IMUX_D7;
				output Q1EA0_KOGBITEN = CELL63.OUT_Q4;
				output Q1EA0_KORXMACCLKEN = CELL64.OUT_F4;
				input Q1EA1_CIRXFULL = CELL65.IMUX_B2;
				input Q1EA1_CIRXIGNOREPKT = CELL70.IMUX_D7;
				input Q1EA1_CITXDATA0 = CELL62.IMUX_C4;
				input Q1EA1_CITXDATA1 = CELL62.IMUX_C3;
				input Q1EA1_CITXDATA10 = CELL62.IMUX_D0;
				input Q1EA1_CITXDATA11 = CELL61.IMUX_A5;
				input Q1EA1_CITXDATA12 = CELL61.IMUX_A4;
				input Q1EA1_CITXDATA13 = CELL61.IMUX_A3;
				input Q1EA1_CITXDATA14 = CELL61.IMUX_A2;
				input Q1EA1_CITXDATA15 = CELL61.IMUX_A1;
				input Q1EA1_CITXDATA2 = CELL62.IMUX_C2;
				input Q1EA1_CITXDATA3 = CELL62.IMUX_C1;
				input Q1EA1_CITXDATA4 = CELL62.IMUX_C0;
				input Q1EA1_CITXDATA5 = CELL62.IMUX_D5;
				input Q1EA1_CITXDATA6 = CELL62.IMUX_D4;
				input Q1EA1_CITXDATA7 = CELL62.IMUX_D3;
				input Q1EA1_CITXDATA8 = CELL62.IMUX_D2;
				input Q1EA1_CITXDATA9 = CELL62.IMUX_D1;
				input Q1EA1_CITXDATAAVAIL = CELL64.IMUX_D2;
				input Q1EA1_CITXEMPTY = CELL63.IMUX_A1;
				input Q1EA1_CITXEOF = CELL60.IMUX_A3;
				input Q1EA1_CITXFIFOCTRL = CELL64.IMUX_A2;
				input Q1EA1_CITXFORCEERR = CELL65.IMUX_D0;
				input Q1EA1_CITXLASTBYTEVLD = CELL61.IMUX_D0;
				input Q1EA1_CITXPAUSREQ = CELL64.IMUX_A0;
				input Q1EA1_CITXPAUSTIM0 = CELL64.IMUX_C3;
				input Q1EA1_CITXPAUSTIM1 = CELL64.IMUX_C1;
				input Q1EA1_CITXPAUSTIM10 = CELL64.IMUX_B1;
				input Q1EA1_CITXPAUSTIM11 = CELL63.IMUX_A2;
				input Q1EA1_CITXPAUSTIM12 = CELL64.IMUX_D5;
				input Q1EA1_CITXPAUSTIM13 = CELL64.IMUX_B0;
				input Q1EA1_CITXPAUSTIM14 = CELL63.IMUX_A4;
				input Q1EA1_CITXPAUSTIM15 = CELL64.IMUX_C0;
				input Q1EA1_CITXPAUSTIM2 = CELL64.IMUX_D4;
				input Q1EA1_CITXPAUSTIM3 = CELL63.IMUX_B0;
				input Q1EA1_CITXPAUSTIM4 = CELL63.IMUX_A3;
				input Q1EA1_CITXPAUSTIM5 = CELL63.IMUX_C5;
				input Q1EA1_CITXPAUSTIM6 = CELL63.IMUX_B1;
				input Q1EA1_CITXPAUSTIM7 = CELL64.IMUX_D3;
				input Q1EA1_CITXPAUSTIM8 = CELL63.IMUX_A0;
				input Q1EA1_CITXPAUSTIM9 = CELL63.IMUX_B5;
				output Q1EA1_CORXDATA0 = CELL73.OUT_Q3;
				output Q1EA1_CORXDATA1 = CELL73.OUT_F2;
				output Q1EA1_CORXDATA10 = CELL74.OUT_Q7;
				output Q1EA1_CORXDATA11 = CELL74.OUT_Q5;
				output Q1EA1_CORXDATA12 = CELL73.OUT_F7;
				output Q1EA1_CORXDATA13 = CELL74.OUT_F4;
				output Q1EA1_CORXDATA14 = CELL74.OUT_F7;
				output Q1EA1_CORXDATA15 = CELL74.OUT_Q1;
				output Q1EA1_CORXDATA2 = CELL72.OUT_F1;
				output Q1EA1_CORXDATA3 = CELL72.OUT_Q5;
				output Q1EA1_CORXDATA4 = CELL72.OUT_F6;
				output Q1EA1_CORXDATA5 = CELL73.OUT_Q6;
				output Q1EA1_CORXDATA6 = CELL73.OUT_Q0;
				output Q1EA1_CORXDATA7 = CELL72.OUT_F7;
				output Q1EA1_CORXDATA8 = CELL72.OUT_Q7;
				output Q1EA1_CORXDATA9 = CELL73.OUT_Q1;
				output Q1EA1_CORXEOF = CELL73.OUT_Q2;
				output Q1EA1_CORXERROR = CELL72.OUT_Q6;
				output Q1EA1_CORXFIFOFULLERROR = CELL72.OUT_F0;
				output Q1EA1_CORXLASTBYTEVLD = CELL63.OUT_Q1;
				output Q1EA1_CORXSTATEN = CELL69.OUT_Q3;
				output Q1EA1_CORXSTATVEC0 = CELL71.OUT_F5;
				output Q1EA1_CORXSTATVEC1 = CELL71.OUT_F0;
				output Q1EA1_CORXSTATVEC2 = CELL71.OUT_Q3;
				output Q1EA1_CORXSTATVEC3 = CELL70.OUT_F2;
				output Q1EA1_CORXSTATVEC4 = CELL70.OUT_F1;
				output Q1EA1_CORXSTATVEC5 = CELL71.OUT_Q0;
				output Q1EA1_CORXSTATVEC6 = CELL72.OUT_Q2;
				output Q1EA1_CORXSTATVEC7 = CELL72.OUT_Q0;
				output Q1EA1_CORXWRITE = CELL72.OUT_F5;
				output Q1EA1_COTXDISCFRM = CELL58.OUT_F5;
				output Q1EA1_COTXDONE = CELL59.OUT_Q2;
				output Q1EA1_COTXREAD = CELL58.OUT_F0;
				output Q1EA1_COTXSTATEN = CELL59.OUT_Q0;
				output Q1EA1_COTXSTATVEC0 = CELL59.OUT_F5;
				output Q1EA1_COTXSTATVEC1 = CELL59.OUT_Q6;
				output Q1EA1_COTXSTATVEC2 = CELL59.OUT_F0;
				output Q1EA1_COTXSTATVEC3 = CELL59.OUT_F3;
				output Q1EA1_COTXSTATVEC4 = CELL60.OUT_Q1;
				output Q1EA1_COTXSTATVEC5 = CELL59.OUT_F4;
				output Q1EA1_COTXSTATVEC6 = CELL60.OUT_Q2;
				output Q1EA1_COTXSTATVEC7 = CELL59.OUT_Q7;
				input Q1EA1_GIIPGSHRINK = CELL69.IMUX_A5;
				input Q1EA1_GINONPADRXDV = CELL70.IMUX_D5;
				input Q1EA1_GISYNCCOL = CELL65.IMUX_B5;
				input Q1EA1_GISYNCCRS = CELL65.IMUX_A0;
				input Q1EA1_GISYNCNIBDRIB = CELL69.IMUX_B3;
				input Q1EA1_GISYNCRXD0 = CELL70.IMUX_D3;
				input Q1EA1_GISYNCRXD1 = CELL70.IMUX_C4;
				input Q1EA1_GISYNCRXD2 = CELL70.IMUX_D4;
				input Q1EA1_GISYNCRXD3 = CELL69.IMUX_B2;
				input Q1EA1_GISYNCRXD4 = CELL70.IMUX_C6;
				input Q1EA1_GISYNCRXD5 = CELL70.IMUX_B4;
				input Q1EA1_GISYNCRXD6 = CELL70.IMUX_B3;
				input Q1EA1_GISYNCRXD7 = CELL70.IMUX_C2;
				input Q1EA1_GISYNCRXDV = CELL69.IMUX_A6;
				input Q1EA1_GISYNCRXER = CELL70.IMUX_A2;
				output Q1EA1_GODISCARDFCS = CELL62.OUT_Q5;
				output Q1EA1_GOTXMACDATA0 = CELL60.OUT_F5;
				output Q1EA1_GOTXMACDATA1 = CELL62.OUT_Q2;
				output Q1EA1_GOTXMACDATA2 = CELL60.OUT_F4;
				output Q1EA1_GOTXMACDATA3 = CELL61.OUT_Q0;
				output Q1EA1_GOTXMACDATA4 = CELL60.OUT_F2;
				output Q1EA1_GOTXMACDATA5 = CELL61.OUT_Q1;
				output Q1EA1_GOTXMACDATA6 = CELL59.OUT_F7;
				output Q1EA1_GOTXMACDATA7 = CELL60.OUT_F0;
				output Q1EA1_GOTXMACERR = CELL59.OUT_Q4;
				output Q1EA1_GOTXMACWR = CELL60.OUT_F3;
				input Q1EA1_KIRSTN = CELL80.IMUX_LSR1;
				input Q1EA1_KIRXMACCLK = CELL80.IMUX_CLK0_DELAY;
				input Q1EA1_KIRXMACCLKENEXT = CELL67.IMUX_D6;
				input Q1EA1_KIRXTXFECLK = CELL78.IMUX_CLK0_DELAY;
				input Q1EA1_KITXGMIILPBK = CELL67.IMUX_D3;
				input Q1EA1_KITXMACCLK = CELL79.IMUX_CLK1_DELAY;
				input Q1EA1_KITXMACCLKENEXT = CELL66.IMUX_A4;
				output Q1EA1_KOGBITEN = CELL62.OUT_F4;
				output Q1EA1_KORXMACCLKEN = CELL63.OUT_Q0;
				input Q1EA2_CIRXFULL = CELL69.IMUX_D7;
				input Q1EA2_CIRXIGNOREPKT = CELL70.IMUX_D6;
				input Q1EA2_CITXDATA0 = CELL64.IMUX_B3;
				input Q1EA2_CITXDATA1 = CELL64.IMUX_C4;
				input Q1EA2_CITXDATA10 = CELL63.IMUX_C3;
				input Q1EA2_CITXDATA11 = CELL63.IMUX_D5;
				input Q1EA2_CITXDATA12 = CELL61.IMUX_A0;
				input Q1EA2_CITXDATA13 = CELL63.IMUX_D3;
				input Q1EA2_CITXDATA14 = CELL63.IMUX_C0;
				input Q1EA2_CITXDATA15 = CELL63.IMUX_C2;
				input Q1EA2_CITXDATA2 = CELL64.IMUX_B2;
				input Q1EA2_CITXDATA3 = CELL64.IMUX_B4;
				input Q1EA2_CITXDATA4 = CELL64.IMUX_C5;
				input Q1EA2_CITXDATA5 = CELL63.IMUX_A5;
				input Q1EA2_CITXDATA6 = CELL64.IMUX_D0;
				input Q1EA2_CITXDATA7 = CELL63.IMUX_B2;
				input Q1EA2_CITXDATA8 = CELL64.IMUX_D1;
				input Q1EA2_CITXDATA9 = CELL63.IMUX_C4;
				input Q1EA2_CITXDATAAVAIL = CELL63.IMUX_D4;
				input Q1EA2_CITXEMPTY = CELL66.IMUX_B7;
				input Q1EA2_CITXEOF = CELL63.IMUX_C1;
				input Q1EA2_CITXFIFOCTRL = CELL67.IMUX_B7;
				input Q1EA2_CITXFORCEERR = CELL67.IMUX_B3;
				input Q1EA2_CITXLASTBYTEVLD = CELL63.IMUX_B3;
				input Q1EA2_CITXPAUSREQ = CELL66.IMUX_A3;
				input Q1EA2_CITXPAUSTIM0 = CELL67.IMUX_A7;
				input Q1EA2_CITXPAUSTIM1 = CELL68.IMUX_D2;
				input Q1EA2_CITXPAUSTIM10 = CELL68.IMUX_C4;
				input Q1EA2_CITXPAUSTIM11 = CELL68.IMUX_D7;
				input Q1EA2_CITXPAUSTIM12 = CELL68.IMUX_C2;
				input Q1EA2_CITXPAUSTIM13 = CELL68.IMUX_C7;
				input Q1EA2_CITXPAUSTIM14 = CELL68.IMUX_B4;
				input Q1EA2_CITXPAUSTIM15 = CELL68.IMUX_D5;
				input Q1EA2_CITXPAUSTIM2 = CELL68.IMUX_C6;
				input Q1EA2_CITXPAUSTIM3 = CELL68.IMUX_D4;
				input Q1EA2_CITXPAUSTIM4 = CELL68.IMUX_B3;
				input Q1EA2_CITXPAUSTIM5 = CELL68.IMUX_C5;
				input Q1EA2_CITXPAUSTIM6 = CELL68.IMUX_B2;
				input Q1EA2_CITXPAUSTIM7 = CELL68.IMUX_D6;
				input Q1EA2_CITXPAUSTIM8 = CELL68.IMUX_D3;
				input Q1EA2_CITXPAUSTIM9 = CELL68.IMUX_C3;
				output Q1EA2_CORXDATA0 = CELL73.OUT_Q7;
				output Q1EA2_CORXDATA1 = CELL73.OUT_F6;
				output Q1EA2_CORXDATA10 = CELL72.OUT_Q4;
				output Q1EA2_CORXDATA11 = CELL72.OUT_F2;
				output Q1EA2_CORXDATA12 = CELL74.OUT_F0;
				output Q1EA2_CORXDATA13 = CELL75.OUT_Q0;
				output Q1EA2_CORXDATA14 = CELL74.OUT_F6;
				output Q1EA2_CORXDATA15 = CELL74.OUT_F5;
				output Q1EA2_CORXDATA2 = CELL73.OUT_F3;
				output Q1EA2_CORXDATA3 = CELL72.OUT_F4;
				output Q1EA2_CORXDATA4 = CELL73.OUT_F5;
				output Q1EA2_CORXDATA5 = CELL73.OUT_F0;
				output Q1EA2_CORXDATA6 = CELL73.OUT_Q4;
				output Q1EA2_CORXDATA7 = CELL74.OUT_Q0;
				output Q1EA2_CORXDATA8 = CELL74.OUT_F1;
				output Q1EA2_CORXDATA9 = CELL74.OUT_Q6;
				output Q1EA2_CORXEOF = CELL71.OUT_F2;
				output Q1EA2_CORXERROR = CELL71.OUT_F3;
				output Q1EA2_CORXFIFOFULLERROR = CELL71.OUT_F4;
				output Q1EA2_CORXLASTBYTEVLD = CELL63.OUT_F7;
				output Q1EA2_CORXSTATEN = CELL70.OUT_Q0;
				output Q1EA2_CORXSTATVEC0 = CELL71.OUT_Q1;
				output Q1EA2_CORXSTATVEC1 = CELL71.OUT_F1;
				output Q1EA2_CORXSTATVEC2 = CELL72.OUT_F3;
				output Q1EA2_CORXSTATVEC3 = CELL73.OUT_F1;
				output Q1EA2_CORXSTATVEC4 = CELL73.OUT_Q5;
				output Q1EA2_CORXSTATVEC5 = CELL72.OUT_Q3;
				output Q1EA2_CORXSTATVEC6 = CELL72.OUT_Q1;
				output Q1EA2_CORXSTATVEC7 = CELL71.OUT_Q2;
				output Q1EA2_CORXWRITE = CELL71.OUT_Q5;
				output Q1EA2_COTXDISCFRM = CELL63.OUT_F5;
				output Q1EA2_COTXDONE = CELL64.OUT_F2;
				output Q1EA2_COTXREAD = CELL62.OUT_Q7;
				output Q1EA2_COTXSTATEN = CELL64.OUT_F0;
				output Q1EA2_COTXSTATVEC0 = CELL65.OUT_F0;
				output Q1EA2_COTXSTATVEC1 = CELL65.OUT_Q5;
				output Q1EA2_COTXSTATVEC2 = CELL65.OUT_Q3;
				output Q1EA2_COTXSTATVEC3 = CELL64.OUT_F5;
				output Q1EA2_COTXSTATVEC4 = CELL65.OUT_Q2;
				output Q1EA2_COTXSTATVEC5 = CELL65.OUT_F5;
				output Q1EA2_COTXSTATVEC6 = CELL64.OUT_Q6;
				output Q1EA2_COTXSTATVEC7 = CELL65.OUT_F2;
				input Q1EA2_GIIPGSHRINK = CELL69.IMUX_B4;
				input Q1EA2_GINONPADRXDV = CELL71.IMUX_D2;
				input Q1EA2_GISYNCCOL = CELL68.IMUX_B6;
				input Q1EA2_GISYNCCRS = CELL68.IMUX_B5;
				input Q1EA2_GISYNCNIBDRIB = CELL70.IMUX_C5;
				input Q1EA2_GISYNCRXD0 = CELL70.IMUX_C7;
				input Q1EA2_GISYNCRXD1 = CELL70.IMUX_B7;
				input Q1EA2_GISYNCRXD2 = CELL69.IMUX_A3;
				input Q1EA2_GISYNCRXD3 = CELL69.IMUX_A4;
				input Q1EA2_GISYNCRXD4 = CELL69.IMUX_A2;
				input Q1EA2_GISYNCRXD5 = CELL69.IMUX_B7;
				input Q1EA2_GISYNCRXD6 = CELL69.IMUX_B5;
				input Q1EA2_GISYNCRXD7 = CELL69.IMUX_B6;
				input Q1EA2_GISYNCRXDV = CELL70.IMUX_A4;
				input Q1EA2_GISYNCRXER = CELL70.IMUX_B6;
				output Q1EA2_GODISCARDFCS = CELL68.OUT_Q3;
				output Q1EA2_GOTXMACDATA0 = CELL61.OUT_F4;
				output Q1EA2_GOTXMACDATA1 = CELL61.OUT_Q3;
				output Q1EA2_GOTXMACDATA2 = CELL61.OUT_Q4;
				output Q1EA2_GOTXMACDATA3 = CELL60.OUT_F7;
				output Q1EA2_GOTXMACDATA4 = CELL64.OUT_Q5;
				output Q1EA2_GOTXMACDATA5 = CELL64.OUT_F7;
				output Q1EA2_GOTXMACDATA6 = CELL65.OUT_F1;
				output Q1EA2_GOTXMACDATA7 = CELL61.OUT_Q6;
				output Q1EA2_GOTXMACERR = CELL61.OUT_Q7;
				output Q1EA2_GOTXMACWR = CELL61.OUT_F0;
				input Q1EA2_KIRSTN = CELL80.IMUX_LSR0;
				input Q1EA2_KIRXMACCLK = CELL81.IMUX_CLK0_DELAY;
				input Q1EA2_KIRXMACCLKENEXT = CELL68.IMUX_A5;
				input Q1EA2_KIRXTXFECLK = CELL78.IMUX_CLK1_DELAY;
				input Q1EA2_KITXGMIILPBK = CELL68.IMUX_A2;
				input Q1EA2_KITXMACCLK = CELL79.IMUX_CLK0_DELAY;
				input Q1EA2_KITXMACCLKENEXT = CELL68.IMUX_B7;
				output Q1EA2_KOGBITEN = CELL63.OUT_Q3;
				output Q1EA2_KORXMACCLKEN = CELL62.OUT_F0;
				input Q1EA3_CIRXFULL = CELL68.IMUX_A6;
				input Q1EA3_CIRXIGNOREPKT = CELL69.IMUX_C2;
				input Q1EA3_CITXDATA0 = CELL61.IMUX_B5;
				input Q1EA3_CITXDATA1 = CELL61.IMUX_B4;
				input Q1EA3_CITXDATA10 = CELL61.IMUX_C1;
				input Q1EA3_CITXDATA11 = CELL61.IMUX_C0;
				input Q1EA3_CITXDATA12 = CELL61.IMUX_D5;
				input Q1EA3_CITXDATA13 = CELL61.IMUX_D4;
				input Q1EA3_CITXDATA14 = CELL61.IMUX_D3;
				input Q1EA3_CITXDATA15 = CELL61.IMUX_D2;
				input Q1EA3_CITXDATA2 = CELL61.IMUX_B2;
				input Q1EA3_CITXDATA3 = CELL61.IMUX_B3;
				input Q1EA3_CITXDATA4 = CELL61.IMUX_B1;
				input Q1EA3_CITXDATA5 = CELL61.IMUX_B0;
				input Q1EA3_CITXDATA6 = CELL61.IMUX_C5;
				input Q1EA3_CITXDATA7 = CELL61.IMUX_C4;
				input Q1EA3_CITXDATA8 = CELL61.IMUX_C3;
				input Q1EA3_CITXDATA9 = CELL61.IMUX_C2;
				input Q1EA3_CITXDATAAVAIL = CELL65.IMUX_A2;
				input Q1EA3_CITXEMPTY = CELL65.IMUX_A3;
				input Q1EA3_CITXEOF = CELL60.IMUX_A2;
				input Q1EA3_CITXFIFOCTRL = CELL66.IMUX_A2;
				input Q1EA3_CITXFORCEERR = CELL66.IMUX_C7;
				input Q1EA3_CITXLASTBYTEVLD = CELL60.IMUX_A5;
				input Q1EA3_CITXPAUSREQ = CELL65.IMUX_A4;
				input Q1EA3_CITXPAUSTIM0 = CELL66.IMUX_B6;
				input Q1EA3_CITXPAUSTIM1 = CELL66.IMUX_B4;
				input Q1EA3_CITXPAUSTIM10 = CELL66.IMUX_D6;
				input Q1EA3_CITXPAUSTIM11 = CELL66.IMUX_B3;
				input Q1EA3_CITXPAUSTIM12 = CELL66.IMUX_D3;
				input Q1EA3_CITXPAUSTIM13 = CELL65.IMUX_A5;
				input Q1EA3_CITXPAUSTIM14 = CELL66.IMUX_C6;
				input Q1EA3_CITXPAUSTIM15 = CELL66.IMUX_B2;
				input Q1EA3_CITXPAUSTIM2 = CELL66.IMUX_C4;
				input Q1EA3_CITXPAUSTIM3 = CELL66.IMUX_B5;
				input Q1EA3_CITXPAUSTIM4 = CELL66.IMUX_D5;
				input Q1EA3_CITXPAUSTIM5 = CELL66.IMUX_D4;
				input Q1EA3_CITXPAUSTIM6 = CELL66.IMUX_D2;
				input Q1EA3_CITXPAUSTIM7 = CELL66.IMUX_C3;
				input Q1EA3_CITXPAUSTIM8 = CELL66.IMUX_C5;
				input Q1EA3_CITXPAUSTIM9 = CELL66.IMUX_C2;
				output Q1EA3_CORXDATA0 = CELL69.OUT_F0;
				output Q1EA3_CORXDATA1 = CELL69.OUT_Q1;
				output Q1EA3_CORXDATA10 = CELL70.OUT_Q7;
				output Q1EA3_CORXDATA11 = CELL70.OUT_F3;
				output Q1EA3_CORXDATA12 = CELL70.OUT_Q1;
				output Q1EA3_CORXDATA13 = CELL70.OUT_F5;
				output Q1EA3_CORXDATA14 = CELL70.OUT_Q5;
				output Q1EA3_CORXDATA15 = CELL69.OUT_F5;
				output Q1EA3_CORXDATA2 = CELL69.OUT_F2;
				output Q1EA3_CORXDATA3 = CELL69.OUT_Q6;
				output Q1EA3_CORXDATA4 = CELL69.OUT_Q2;
				output Q1EA3_CORXDATA5 = CELL69.OUT_Q7;
				output Q1EA3_CORXDATA6 = CELL69.OUT_F4;
				output Q1EA3_CORXDATA7 = CELL69.OUT_F6;
				output Q1EA3_CORXDATA8 = CELL70.OUT_F0;
				output Q1EA3_CORXDATA9 = CELL69.OUT_F7;
				output Q1EA3_CORXEOF = CELL68.OUT_F6;
				output Q1EA3_CORXERROR = CELL69.OUT_Q0;
				output Q1EA3_CORXFIFOFULLERROR = CELL68.OUT_F4;
				output Q1EA3_CORXLASTBYTEVLD = CELL63.OUT_F6;
				output Q1EA3_CORXSTATEN = CELL68.OUT_F7;
				output Q1EA3_CORXSTATVEC0 = CELL70.OUT_F7;
				output Q1EA3_CORXSTATVEC1 = CELL70.OUT_F4;
				output Q1EA3_CORXSTATVEC2 = CELL70.OUT_Q6;
				output Q1EA3_CORXSTATVEC3 = CELL69.OUT_F1;
				output Q1EA3_CORXSTATVEC4 = CELL70.OUT_Q4;
				output Q1EA3_CORXSTATVEC5 = CELL70.OUT_F6;
				output Q1EA3_CORXSTATVEC6 = CELL70.OUT_Q3;
				output Q1EA3_CORXSTATVEC7 = CELL69.OUT_Q5;
				output Q1EA3_CORXWRITE = CELL68.OUT_F3;
				output Q1EA3_COTXDISCFRM = CELL62.OUT_Q3;
				output Q1EA3_COTXDONE = CELL61.OUT_F7;
				output Q1EA3_COTXREAD = CELL58.OUT_Q7;
				output Q1EA3_COTXSTATEN = CELL62.OUT_F2;
				output Q1EA3_COTXSTATVEC0 = CELL63.OUT_F2;
				output Q1EA3_COTXSTATVEC1 = CELL63.OUT_Q5;
				output Q1EA3_COTXSTATVEC2 = CELL64.OUT_Q4;
				output Q1EA3_COTXSTATVEC3 = CELL63.OUT_F1;
				output Q1EA3_COTXSTATVEC4 = CELL63.OUT_Q6;
				output Q1EA3_COTXSTATVEC5 = CELL62.OUT_F7;
				output Q1EA3_COTXSTATVEC6 = CELL63.OUT_F0;
				output Q1EA3_COTXSTATVEC7 = CELL62.OUT_F6;
				input Q1EA3_GIIPGSHRINK = CELL69.IMUX_D5;
				input Q1EA3_GINONPADRXDV = CELL69.IMUX_C6;
				input Q1EA3_GISYNCCOL = CELL66.IMUX_A6;
				input Q1EA3_GISYNCCRS = CELL66.IMUX_A7;
				input Q1EA3_GISYNCNIBDRIB = CELL69.IMUX_C5;
				input Q1EA3_GISYNCRXD0 = CELL69.IMUX_C7;
				input Q1EA3_GISYNCRXD1 = CELL69.IMUX_D6;
				input Q1EA3_GISYNCRXD2 = CELL69.IMUX_D4;
				input Q1EA3_GISYNCRXD3 = CELL68.IMUX_A3;
				input Q1EA3_GISYNCRXD4 = CELL69.IMUX_D3;
				input Q1EA3_GISYNCRXD5 = CELL68.IMUX_A4;
				input Q1EA3_GISYNCRXD6 = CELL69.IMUX_D2;
				input Q1EA3_GISYNCRXD7 = CELL68.IMUX_A7;
				input Q1EA3_GISYNCRXDV = CELL69.IMUX_C4;
				input Q1EA3_GISYNCRXER = CELL69.IMUX_C3;
				output Q1EA3_GODISCARDFCS = CELL60.OUT_Q5;
				output Q1EA3_GOTXMACDATA0 = CELL62.OUT_F5;
				output Q1EA3_GOTXMACDATA1 = CELL61.OUT_F6;
				output Q1EA3_GOTXMACDATA2 = CELL60.OUT_Q3;
				output Q1EA3_GOTXMACDATA3 = CELL62.OUT_F1;
				output Q1EA3_GOTXMACDATA4 = CELL64.OUT_Q2;
				output Q1EA3_GOTXMACDATA5 = CELL63.OUT_Q2;
				output Q1EA3_GOTXMACDATA6 = CELL63.OUT_F3;
				output Q1EA3_GOTXMACDATA7 = CELL64.OUT_Q0;
				output Q1EA3_GOTXMACERR = CELL62.OUT_Q1;
				output Q1EA3_GOTXMACWR = CELL58.OUT_F3;
				input Q1EA3_KIRSTN = CELL79.IMUX_LSR0;
				input Q1EA3_KIRXMACCLK = CELL81.IMUX_CLK1_DELAY;
				input Q1EA3_KIRXMACCLKENEXT = CELL67.IMUX_A5;
				input Q1EA3_KIRXTXFECLK = CELL77.IMUX_CLK1_DELAY;
				input Q1EA3_KITXGMIILPBK = CELL67.IMUX_B2;
				input Q1EA3_KITXMACCLK = CELL76.IMUX_CLK0_DELAY;
				input Q1EA3_KITXMACCLKENEXT = CELL67.IMUX_D2;
				output Q1EA3_KOGBITEN = CELL63.OUT_Q7;
				output Q1EA3_KORXMACCLKEN = CELL60.OUT_Q7;
				input Q1S_BAUDSUPPORT0 = CELL78.IMUX_A2;
				input Q1S_BAUDSUPPORT1 = CELL79.IMUX_D3;
				input Q1S_BAUDSUPPORT2 = CELL79.IMUX_D2;
				input Q1S_BAUDSUPPORT3 = CELL79.IMUX_D5;
				input Q1S_BAUDSUPPORT4 = CELL72.IMUX_A5;
				output Q1S_BUFFDEQACKADVPTRN = CELL81.OUT_F3;
				output Q1S_DECRBUFCNTVECTOR0 = CELL90.OUT_Q4;
				output Q1S_DECRBUFCNTVECTOR1 = CELL90.OUT_Q3;
				output Q1S_DECRBUFCNTVECTOR2 = CELL90.OUT_Q2;
				output Q1S_DECRBUFCNTVECTOR3 = CELL90.OUT_Q1;
				output Q1S_DECRBUFCNTVECTOR4 = CELL90.OUT_Q0;
				output Q1S_DECRBUFCNTVECTOR5 = CELL89.OUT_F7;
				output Q1S_DECRBUFCNTVECTOR6 = CELL95.OUT_F5;
				output Q1S_DECRBUFCNTVECTOR7 = CELL89.OUT_F6;
				output Q1S_DECRBUFCNTVECTOR8 = CELL89.OUT_F5;
				output Q1S_DECRBUFCNTVECTOR9 = CELL89.OUT_F4;
				input Q1S_ENABLETXFLOWCONTROLN = CELL79.IMUX_A4;
				output Q1S_FLOWFIFOACKON0 = CELL82.OUT_Q3;
				output Q1S_FLOWFIFOACKON1 = CELL81.OUT_F4;
				output Q1S_FLOWFIFOACKON2 = CELL81.OUT_F7;
				output Q1S_FLOWFIFOACKON3 = CELL81.OUT_F1;
				input Q1S_GEAR = CELL81.IMUX_A6;
				input Q1S_LNKCLK = CELL84.IMUX_CLK1_DELAY;
				input Q1S_LNKCLKDIV2 = CELL84.IMUX_CLK0_DELAY;
				output Q1S_LNKCLKDIV2RSTN = CELL92.OUT_F7;
				output Q1S_LNKCLKRSTN = CELL94.OUT_Q1;
				input Q1S_LNKDIV2RSTN = CELL84.IMUX_LSR0;
				input Q1S_LNKMCERXACKN = CELL80.IMUX_A4;
				output Q1S_LNKMCERXREQN = CELL78.OUT_F4;
				output Q1S_LNKMCETXACKN = CELL81.OUT_F5;
				input Q1S_LNKMCETXREQN = CELL81.IMUX_D6;
				input Q1S_LNKRSTN = CELL84.IMUX_LSR1;
				output Q1S_LNKTOUTPUTPORTENABLE = CELL81.OUT_Q1;
				input Q1S_LOOPBACK0 = CELL80.IMUX_A7;
				input Q1S_LOOPBACK1 = CELL81.IMUX_D3;
				input Q1S_LOOPBACK2 = CELL81.IMUX_D4;
				output Q1S_MASTERENABLE = CELL84.OUT_Q2;
				input Q1S_MGTA0 = CELL77.IMUX_A4;
				input Q1S_MGTA1 = CELL77.IMUX_B4;
				input Q1S_MGTA10 = CELL76.IMUX_A6;
				input Q1S_MGTA11 = CELL77.IMUX_D2;
				input Q1S_MGTA12 = CELL76.IMUX_A5;
				input Q1S_MGTA13 = CELL77.IMUX_D4;
				input Q1S_MGTA14 = CELL76.IMUX_B3;
				input Q1S_MGTA15 = CELL76.IMUX_A4;
				input Q1S_MGTA16 = CELL77.IMUX_D3;
				input Q1S_MGTA17 = CELL76.IMUX_B4;
				input Q1S_MGTA18 = CELL73.IMUX_B7;
				input Q1S_MGTA19 = CELL78.IMUX_D7;
				input Q1S_MGTA2 = CELL77.IMUX_A5;
				input Q1S_MGTA20 = CELL78.IMUX_D3;
				input Q1S_MGTA21 = CELL77.IMUX_A2;
				input Q1S_MGTA3 = CELL77.IMUX_A3;
				input Q1S_MGTA4 = CELL78.IMUX_D5;
				input Q1S_MGTA5 = CELL78.IMUX_D4;
				input Q1S_MGTA6 = CELL78.IMUX_D2;
				input Q1S_MGTA7 = CELL77.IMUX_D5;
				input Q1S_MGTA8 = CELL76.IMUX_A7;
				input Q1S_MGTA9 = CELL77.IMUX_C4;
				input Q1S_MGTCLK = CELL83.IMUX_CLK1_DELAY;
				output Q1S_MGTCLKRSTN = CELL82.OUT_Q5;
				input Q1S_MGTDI0 = CELL80.IMUX_B5;
				input Q1S_MGTDI1 = CELL80.IMUX_B6;
				input Q1S_MGTDI10 = CELL79.IMUX_C2;
				input Q1S_MGTDI11 = CELL79.IMUX_B5;
				input Q1S_MGTDI12 = CELL79.IMUX_A6;
				input Q1S_MGTDI13 = CELL80.IMUX_B4;
				input Q1S_MGTDI14 = CELL79.IMUX_A2;
				input Q1S_MGTDI15 = CELL78.IMUX_A6;
				input Q1S_MGTDI16 = CELL80.IMUX_D6;
				input Q1S_MGTDI17 = CELL80.IMUX_D4;
				input Q1S_MGTDI18 = CELL79.IMUX_A7;
				input Q1S_MGTDI19 = CELL79.IMUX_B4;
				input Q1S_MGTDI2 = CELL80.IMUX_B3;
				input Q1S_MGTDI20 = CELL79.IMUX_B3;
				input Q1S_MGTDI21 = CELL79.IMUX_C6;
				input Q1S_MGTDI22 = CELL79.IMUX_B2;
				input Q1S_MGTDI23 = CELL79.IMUX_C7;
				input Q1S_MGTDI24 = CELL78.IMUX_B2;
				input Q1S_MGTDI25 = CELL78.IMUX_B3;
				input Q1S_MGTDI26 = CELL79.IMUX_D4;
				input Q1S_MGTDI27 = CELL78.IMUX_A7;
				input Q1S_MGTDI28 = CELL78.IMUX_B5;
				input Q1S_MGTDI29 = CELL78.IMUX_B4;
				input Q1S_MGTDI3 = CELL79.IMUX_C5;
				input Q1S_MGTDI30 = CELL78.IMUX_B7;
				input Q1S_MGTDI31 = CELL78.IMUX_B6;
				input Q1S_MGTDI4 = CELL79.IMUX_C4;
				input Q1S_MGTDI5 = CELL79.IMUX_D6;
				input Q1S_MGTDI6 = CELL79.IMUX_C3;
				input Q1S_MGTDI7 = CELL78.IMUX_A3;
				input Q1S_MGTDI8 = CELL80.IMUX_B7;
				input Q1S_MGTDI9 = CELL80.IMUX_A2;
				input Q1S_MGTRDN = CELL78.IMUX_C6;
				input Q1S_MGTRSTN = CELL83.IMUX_LSR0;
				input Q1S_MGTWRN0 = CELL78.IMUX_C5;
				input Q1S_MGTWRN1 = CELL78.IMUX_C4;
				input Q1S_MGTWRN2 = CELL78.IMUX_D6;
				input Q1S_MGTWRN3 = CELL77.IMUX_B5;
				input Q1S_OLLMEFPTR0 = CELL79.IMUX_D7;
				input Q1S_OLLMEFPTR1 = CELL80.IMUX_D7;
				input Q1S_OLLMEFPTR10 = CELL79.IMUX_A3;
				input Q1S_OLLMEFPTR11 = CELL80.IMUX_C7;
				input Q1S_OLLMEFPTR12 = CELL80.IMUX_B2;
				input Q1S_OLLMEFPTR13 = CELL80.IMUX_C4;
				input Q1S_OLLMEFPTR14 = CELL80.IMUX_C3;
				input Q1S_OLLMEFPTR15 = CELL79.IMUX_A5;
				input Q1S_OLLMEFPTR2 = CELL80.IMUX_D5;
				input Q1S_OLLMEFPTR3 = CELL80.IMUX_C5;
				input Q1S_OLLMEFPTR4 = CELL80.IMUX_C2;
				input Q1S_OLLMEFPTR5 = CELL80.IMUX_D2;
				input Q1S_OLLMEFPTR6 = CELL79.IMUX_B7;
				input Q1S_OLLMEFPTR7 = CELL79.IMUX_B6;
				input Q1S_OLLMEFPTR8 = CELL80.IMUX_D3;
				input Q1S_OLLMEFPTR9 = CELL80.IMUX_C6;
				output Q1S_OLLMMGTDI0 = CELL76.OUT_Q4;
				output Q1S_OLLMMGTDI1 = CELL78.OUT_Q2;
				output Q1S_OLLMMGTDI10 = CELL77.OUT_F0;
				output Q1S_OLLMMGTDI11 = CELL78.OUT_Q7;
				output Q1S_OLLMMGTDI12 = CELL76.OUT_Q3;
				output Q1S_OLLMMGTDI13 = CELL76.OUT_Q0;
				output Q1S_OLLMMGTDI14 = CELL77.OUT_Q3;
				output Q1S_OLLMMGTDI15 = CELL76.OUT_F3;
				output Q1S_OLLMMGTDI16 = CELL75.OUT_F5;
				output Q1S_OLLMMGTDI17 = CELL78.OUT_Q5;
				output Q1S_OLLMMGTDI18 = CELL77.OUT_Q1;
				output Q1S_OLLMMGTDI19 = CELL77.OUT_Q0;
				output Q1S_OLLMMGTDI2 = CELL77.OUT_Q2;
				output Q1S_OLLMMGTDI20 = CELL76.OUT_F7;
				output Q1S_OLLMMGTDI21 = CELL75.OUT_F7;
				output Q1S_OLLMMGTDI22 = CELL76.OUT_Q6;
				output Q1S_OLLMMGTDI23 = CELL76.OUT_F0;
				output Q1S_OLLMMGTDI24 = CELL76.OUT_F6;
				output Q1S_OLLMMGTDI25 = CELL76.OUT_F5;
				output Q1S_OLLMMGTDI26 = CELL78.OUT_Q0;
				output Q1S_OLLMMGTDI27 = CELL77.OUT_F1;
				output Q1S_OLLMMGTDI28 = CELL78.OUT_Q1;
				output Q1S_OLLMMGTDI29 = CELL75.OUT_F6;
				output Q1S_OLLMMGTDI3 = CELL76.OUT_Q2;
				output Q1S_OLLMMGTDI30 = CELL76.OUT_F4;
				output Q1S_OLLMMGTDI31 = CELL77.OUT_F2;
				output Q1S_OLLMMGTDI4 = CELL77.OUT_F3;
				output Q1S_OLLMMGTDI5 = CELL76.OUT_Q1;
				output Q1S_OLLMMGTDI6 = CELL76.OUT_Q7;
				output Q1S_OLLMMGTDI7 = CELL76.OUT_F2;
				output Q1S_OLLMMGTDI8 = CELL78.OUT_F5;
				output Q1S_OLLMMGTDI9 = CELL78.OUT_F3;
				output Q1S_OLLMMGTINTN = CELL76.OUT_F1;
				output Q1S_OLLMMGTRDYN = CELL78.OUT_Q6;
				input Q1S_OUTPUTUNRECOVERREVENTACKN = CELL80.IMUX_A3;
				output Q1S_OUTPUTUNRECOVERREVENTREQN = CELL79.OUT_Q5;
				input Q1S_PHYCLK = CELL82.IMUX_CLK0_DELAY;
				input Q1S_PHYEMEVENTACKN = CELL80.IMUX_A6;
				output Q1S_PHYEMEVENTREQN = CELL78.OUT_F7;
				input Q1S_PHYMSTB = CELL80.IMUX_A5;
				input Q1S_PHYRINITN = CELL78.IMUX_C7;
				input Q1S_PHYRSTN = CELL81.IMUX_LSR1;
				input Q1S_PHYTINITN = CELL78.IMUX_C3;
				input Q1S_PHYUSTB = CELL78.IMUX_A4;
				output Q1S_PORTDISABLE = CELL84.OUT_Q7;
				output Q1S_PORTNERRORDETECT0 = CELL89.OUT_F3;
				output Q1S_PORTNERRORDETECT1 = CELL89.OUT_F2;
				output Q1S_PORTNERRORDETECT10 = CELL79.OUT_Q1;
				output Q1S_PORTNERRORDETECT11 = CELL79.OUT_F4;
				output Q1S_PORTNERRORDETECT12 = CELL80.OUT_Q0;
				output Q1S_PORTNERRORDETECT13 = CELL80.OUT_F4;
				output Q1S_PORTNERRORDETECT14 = CELL80.OUT_F7;
				output Q1S_PORTNERRORDETECT15 = CELL89.OUT_Q1;
				output Q1S_PORTNERRORDETECT16 = CELL89.OUT_Q4;
				output Q1S_PORTNERRORDETECT17 = CELL89.OUT_Q0;
				output Q1S_PORTNERRORDETECT18 = CELL84.OUT_F6;
				output Q1S_PORTNERRORDETECT19 = CELL84.OUT_F7;
				output Q1S_PORTNERRORDETECT2 = CELL89.OUT_F1;
				output Q1S_PORTNERRORDETECT20 = CELL84.OUT_F4;
				output Q1S_PORTNERRORDETECT21 = CELL84.OUT_F5;
				output Q1S_PORTNERRORDETECT22 = CELL89.OUT_Q5;
				output Q1S_PORTNERRORDETECT23 = CELL84.OUT_F1;
				output Q1S_PORTNERRORDETECT24 = CELL84.OUT_F2;
				output Q1S_PORTNERRORDETECT25 = CELL84.OUT_F3;
				output Q1S_PORTNERRORDETECT26 = CELL79.OUT_Q4;
				output Q1S_PORTNERRORDETECT27 = CELL79.OUT_F2;
				output Q1S_PORTNERRORDETECT28 = CELL79.OUT_Q0;
				output Q1S_PORTNERRORDETECT29 = CELL79.OUT_Q3;
				output Q1S_PORTNERRORDETECT3 = CELL89.OUT_F0;
				output Q1S_PORTNERRORDETECT30 = CELL79.OUT_Q2;
				output Q1S_PORTNERRORDETECT31 = CELL79.OUT_Q6;
				output Q1S_PORTNERRORDETECT4 = CELL89.OUT_Q6;
				output Q1S_PORTNERRORDETECT5 = CELL89.OUT_Q3;
				output Q1S_PORTNERRORDETECT6 = CELL89.OUT_Q7;
				output Q1S_PORTNERRORDETECT7 = CELL89.OUT_Q2;
				output Q1S_PORTNERRORDETECT8 = CELL80.OUT_Q7;
				output Q1S_PORTNERRORDETECT9 = CELL79.OUT_F7;
				input Q1S_RCVCLKSEL0 = CELL81.IMUX_C3;
				input Q1S_RCVCLKSEL1 = CELL78.IMUX_A5;
				input Q1S_RCVCLKSEL2 = CELL81.IMUX_C4;
				input Q1S_RCVCLKSEL3 = CELL78.IMUX_C2;
				input Q1S_RECOVERRSTN = CELL73.IMUX_B2;
				output Q1S_RESPTIMEOUT0 = CELL78.OUT_F6;
				output Q1S_RESPTIMEOUT1 = CELL79.OUT_Q7;
				output Q1S_RESPTIMEOUT10 = CELL81.OUT_Q4;
				output Q1S_RESPTIMEOUT11 = CELL81.OUT_Q6;
				output Q1S_RESPTIMEOUT12 = CELL81.OUT_Q7;
				output Q1S_RESPTIMEOUT13 = CELL81.OUT_Q5;
				output Q1S_RESPTIMEOUT14 = CELL81.OUT_Q3;
				output Q1S_RESPTIMEOUT15 = CELL81.OUT_Q0;
				output Q1S_RESPTIMEOUT16 = CELL80.OUT_F3;
				output Q1S_RESPTIMEOUT17 = CELL79.OUT_F3;
				output Q1S_RESPTIMEOUT18 = CELL80.OUT_Q3;
				output Q1S_RESPTIMEOUT19 = CELL80.OUT_Q2;
				output Q1S_RESPTIMEOUT2 = CELL79.OUT_F5;
				output Q1S_RESPTIMEOUT20 = CELL80.OUT_Q1;
				output Q1S_RESPTIMEOUT21 = CELL79.OUT_F6;
				output Q1S_RESPTIMEOUT22 = CELL79.OUT_F1;
				output Q1S_RESPTIMEOUT23 = CELL79.OUT_F0;
				output Q1S_RESPTIMEOUT3 = CELL80.OUT_Q5;
				output Q1S_RESPTIMEOUT4 = CELL80.OUT_F5;
				output Q1S_RESPTIMEOUT5 = CELL80.OUT_F1;
				output Q1S_RESPTIMEOUT6 = CELL80.OUT_F0;
				output Q1S_RESPTIMEOUT7 = CELL80.OUT_Q6;
				output Q1S_RESPTIMEOUT8 = CELL80.OUT_F6;
				output Q1S_RESPTIMEOUT9 = CELL81.OUT_Q2;
				input Q1S_RIOCLK = CELL83.IMUX_CLK0_DELAY;
				input Q1S_RIORSTN = CELL83.IMUX_LSR1;
				output Q1S_RLNKBEATS0 = CELL90.OUT_F4;
				output Q1S_RLNKBEATS1 = CELL90.OUT_F3;
				output Q1S_RLNKBEATS2 = CELL90.OUT_F2;
				output Q1S_RLNKBEATS3 = CELL90.OUT_F1;
				output Q1S_RLNKBEATS4 = CELL90.OUT_F0;
				output Q1S_RLNKBEATS5 = CELL90.OUT_Q7;
				output Q1S_RLNKBEATS6 = CELL90.OUT_Q6;
				output Q1S_RLNKBEATS7 = CELL90.OUT_Q5;
				output Q1S_RLNKD0 = CELL95.OUT_Q2;
				output Q1S_RLNKD1 = CELL95.OUT_Q1;
				output Q1S_RLNKD10 = CELL94.OUT_F0;
				output Q1S_RLNKD11 = CELL94.OUT_Q5;
				output Q1S_RLNKD12 = CELL94.OUT_Q4;
				output Q1S_RLNKD13 = CELL94.OUT_Q3;
				output Q1S_RLNKD14 = CELL94.OUT_Q2;
				output Q1S_RLNKD15 = CELL94.OUT_Q0;
				output Q1S_RLNKD16 = CELL93.OUT_F7;
				output Q1S_RLNKD17 = CELL93.OUT_F6;
				output Q1S_RLNKD18 = CELL93.OUT_F5;
				output Q1S_RLNKD19 = CELL93.OUT_F4;
				output Q1S_RLNKD2 = CELL95.OUT_Q0;
				output Q1S_RLNKD20 = CELL93.OUT_F3;
				output Q1S_RLNKD21 = CELL93.OUT_F2;
				output Q1S_RLNKD22 = CELL93.OUT_F1;
				output Q1S_RLNKD23 = CELL93.OUT_F0;
				output Q1S_RLNKD24 = CELL93.OUT_Q7;
				output Q1S_RLNKD25 = CELL93.OUT_Q6;
				output Q1S_RLNKD26 = CELL93.OUT_Q5;
				output Q1S_RLNKD27 = CELL93.OUT_Q4;
				output Q1S_RLNKD28 = CELL93.OUT_Q3;
				output Q1S_RLNKD29 = CELL93.OUT_Q2;
				output Q1S_RLNKD3 = CELL94.OUT_Q7;
				output Q1S_RLNKD30 = CELL93.OUT_Q1;
				output Q1S_RLNKD31 = CELL92.OUT_F6;
				output Q1S_RLNKD32 = CELL92.OUT_F5;
				output Q1S_RLNKD33 = CELL92.OUT_F4;
				output Q1S_RLNKD34 = CELL92.OUT_F3;
				output Q1S_RLNKD35 = CELL92.OUT_F2;
				output Q1S_RLNKD36 = CELL92.OUT_F1;
				output Q1S_RLNKD37 = CELL92.OUT_F0;
				output Q1S_RLNKD38 = CELL92.OUT_Q7;
				output Q1S_RLNKD39 = CELL92.OUT_Q6;
				output Q1S_RLNKD4 = CELL94.OUT_Q6;
				output Q1S_RLNKD40 = CELL92.OUT_Q5;
				output Q1S_RLNKD41 = CELL92.OUT_Q4;
				output Q1S_RLNKD42 = CELL92.OUT_Q3;
				output Q1S_RLNKD43 = CELL92.OUT_Q2;
				output Q1S_RLNKD44 = CELL92.OUT_Q1;
				output Q1S_RLNKD45 = CELL92.OUT_Q0;
				output Q1S_RLNKD46 = CELL91.OUT_F7;
				output Q1S_RLNKD47 = CELL91.OUT_F6;
				output Q1S_RLNKD48 = CELL91.OUT_F5;
				output Q1S_RLNKD49 = CELL91.OUT_F4;
				output Q1S_RLNKD5 = CELL94.OUT_F5;
				output Q1S_RLNKD50 = CELL91.OUT_F3;
				output Q1S_RLNKD51 = CELL91.OUT_F2;
				output Q1S_RLNKD52 = CELL91.OUT_F1;
				output Q1S_RLNKD53 = CELL91.OUT_F0;
				output Q1S_RLNKD54 = CELL91.OUT_Q7;
				output Q1S_RLNKD55 = CELL91.OUT_Q5;
				output Q1S_RLNKD56 = CELL91.OUT_Q4;
				output Q1S_RLNKD57 = CELL91.OUT_Q3;
				output Q1S_RLNKD58 = CELL91.OUT_Q2;
				output Q1S_RLNKD59 = CELL91.OUT_Q1;
				output Q1S_RLNKD6 = CELL94.OUT_F4;
				output Q1S_RLNKD60 = CELL91.OUT_Q0;
				output Q1S_RLNKD61 = CELL90.OUT_F7;
				output Q1S_RLNKD62 = CELL90.OUT_F6;
				output Q1S_RLNKD63 = CELL90.OUT_F5;
				output Q1S_RLNKD7 = CELL94.OUT_F3;
				output Q1S_RLNKD8 = CELL94.OUT_F2;
				output Q1S_RLNKD9 = CELL94.OUT_F1;
				input Q1S_RLNKDSTDSCN = CELL84.IMUX_D6;
				input Q1S_RLNKDSTRDYN = CELL83.IMUX_A7;
				output Q1S_RLNKEOFN = CELL95.OUT_F1;
				output Q1S_RLNKREM0 = CELL95.OUT_Q5;
				output Q1S_RLNKREM1 = CELL95.OUT_Q4;
				output Q1S_RLNKREM2 = CELL95.OUT_Q3;
				output Q1S_RLNKSOFN = CELL95.OUT_F2;
				output Q1S_RLNKSRCRDYN = CELL95.OUT_F3;
				output Q1S_RXINITN = CELL83.OUT_F6;
				input Q1S_RXPFORCERETRYN = CELL73.IMUX_B3;
				input Q1S_RXSYNCCTRL0 = CELL81.IMUX_D5;
				input Q1S_RXSYNCCTRL1 = CELL81.IMUX_D2;
				input Q1S_SOFTRSTN = CELL82.IMUX_LSR0;
				output Q1S_STATUS0 = CELL83.OUT_F1;
				output Q1S_STATUS1 = CELL83.OUT_Q0;
				output Q1S_STATUS10 = CELL76.OUT_Q5;
				output Q1S_STATUS11 = CELL75.OUT_F4;
				output Q1S_STATUS12 = CELL82.OUT_F5;
				output Q1S_STATUS13 = CELL84.OUT_Q4;
				output Q1S_STATUS14 = CELL81.OUT_F0;
				output Q1S_STATUS15 = CELL94.OUT_F6;
				output Q1S_STATUS16 = CELL80.OUT_F2;
				output Q1S_STATUS17 = CELL77.OUT_F5;
				output Q1S_STATUS18 = CELL83.OUT_Q7;
				output Q1S_STATUS19 = CELL83.OUT_F3;
				output Q1S_STATUS2 = CELL83.OUT_Q4;
				output Q1S_STATUS20 = CELL78.OUT_F0;
				output Q1S_STATUS21 = CELL84.OUT_F0;
				output Q1S_STATUS3 = CELL82.OUT_F4;
				output Q1S_STATUS4 = CELL83.OUT_Q2;
				output Q1S_STATUS5 = CELL83.OUT_F0;
				output Q1S_STATUS6 = CELL82.OUT_F2;
				output Q1S_STATUS7 = CELL83.OUT_F2;
				output Q1S_STATUS8 = CELL82.OUT_F3;
				output Q1S_STATUS9 = CELL93.OUT_Q0;
				input Q1S_SYSRSTIN = CELL82.IMUX_LSR1;
				output Q1S_SYSRSTON = CELL80.OUT_Q4;
				input Q1S_TIMBISTBANKSEL0 = CELL72.IMUX_D6;
				input Q1S_TIMBISTBANKSEL1 = CELL72.IMUX_C5;
				input Q1S_TIMBISTBANKSEL2 = CELL72.IMUX_C2;
				input Q1S_TIMBISTBANKSEL3 = CELL72.IMUX_D7;
				input Q1S_TIMBISTMODE = CELL72.IMUX_B5;
				input Q1S_TIMBISTRA0 = CELL72.IMUX_C3;
				input Q1S_TIMBISTRA1 = CELL72.IMUX_C4;
				input Q1S_TIMBISTRA2 = CELL72.IMUX_D4;
				input Q1S_TIMBISTRA3 = CELL72.IMUX_D3;
				input Q1S_TIMBISTRA4 = CELL71.IMUX_A5;
				input Q1S_TIMBISTRA5 = CELL71.IMUX_A2;
				input Q1S_TIMBISTRA6 = CELL71.IMUX_B4;
				input Q1S_TIMBISTRA7 = CELL71.IMUX_C5;
				input Q1S_TIMBISTRE = CELL72.IMUX_B2;
				input Q1S_TIMBISTSDI0 = CELL71.IMUX_D3;
				input Q1S_TIMBISTSDI1 = CELL70.IMUX_A5;
				input Q1S_TIMBISTSDI10 = CELL71.IMUX_D5;
				input Q1S_TIMBISTSDI11 = CELL71.IMUX_B5;
				input Q1S_TIMBISTSDI12 = CELL71.IMUX_A3;
				input Q1S_TIMBISTSDI13 = CELL72.IMUX_D5;
				input Q1S_TIMBISTSDI14 = CELL72.IMUX_C6;
				input Q1S_TIMBISTSDI15 = CELL72.IMUX_C7;
				input Q1S_TIMBISTSDI16 = CELL72.IMUX_B4;
				input Q1S_TIMBISTSDI17 = CELL72.IMUX_A3;
				input Q1S_TIMBISTSDI18 = CELL73.IMUX_D2;
				input Q1S_TIMBISTSDI19 = CELL73.IMUX_D3;
				input Q1S_TIMBISTSDI2 = CELL70.IMUX_A3;
				input Q1S_TIMBISTSDI20 = CELL73.IMUX_D5;
				input Q1S_TIMBISTSDI21 = CELL73.IMUX_D6;
				input Q1S_TIMBISTSDI22 = CELL73.IMUX_C2;
				input Q1S_TIMBISTSDI23 = CELL73.IMUX_C3;
				input Q1S_TIMBISTSDI24 = CELL73.IMUX_C4;
				input Q1S_TIMBISTSDI25 = CELL73.IMUX_C6;
				input Q1S_TIMBISTSDI26 = CELL73.IMUX_C7;
				input Q1S_TIMBISTSDI27 = CELL73.IMUX_C5;
				input Q1S_TIMBISTSDI28 = CELL73.IMUX_D7;
				input Q1S_TIMBISTSDI29 = CELL73.IMUX_D4;
				input Q1S_TIMBISTSDI3 = CELL70.IMUX_B5;
				input Q1S_TIMBISTSDI30 = CELL72.IMUX_A7;
				input Q1S_TIMBISTSDI31 = CELL72.IMUX_A6;
				input Q1S_TIMBISTSDI32 = CELL72.IMUX_A4;
				input Q1S_TIMBISTSDI33 = CELL72.IMUX_A2;
				input Q1S_TIMBISTSDI34 = CELL72.IMUX_B7;
				input Q1S_TIMBISTSDI35 = CELL72.IMUX_B6;
				input Q1S_TIMBISTSDI4 = CELL70.IMUX_B2;
				input Q1S_TIMBISTSDI5 = CELL70.IMUX_D2;
				input Q1S_TIMBISTSDI6 = CELL69.IMUX_A7;
				input Q1S_TIMBISTSDI7 = CELL70.IMUX_C3;
				input Q1S_TIMBISTSDI8 = CELL70.IMUX_A6;
				input Q1S_TIMBISTSDI9 = CELL70.IMUX_A7;
				input Q1S_TIMBISTWA0 = CELL71.IMUX_C4;
				input Q1S_TIMBISTWA1 = CELL71.IMUX_C2;
				input Q1S_TIMBISTWA2 = CELL71.IMUX_C3;
				input Q1S_TIMBISTWA3 = CELL71.IMUX_B3;
				input Q1S_TIMBISTWA4 = CELL71.IMUX_D4;
				input Q1S_TIMBISTWA5 = CELL71.IMUX_B2;
				input Q1S_TIMBISTWA6 = CELL71.IMUX_A4;
				input Q1S_TIMBISTWA7 = CELL72.IMUX_D2;
				input Q1S_TIMBISTWE = CELL72.IMUX_B3;
				input Q1S_TISCANCLK = CELL82.IMUX_CLK1_DELAY;
				input Q1S_TISCANENA = CELL81.IMUX_LSR0;
				input Q1S_TISCANI0 = CELL77.IMUX_CE2;
				input Q1S_TISCANI1 = CELL84.IMUX_CE2;
				input Q1S_TISCANI10 = CELL78.IMUX_CE1;
				input Q1S_TISCANI11 = CELL79.IMUX_CE1;
				input Q1S_TISCANI12 = CELL79.IMUX_CE0;
				input Q1S_TISCANI13 = CELL78.IMUX_CE2;
				input Q1S_TISCANI14 = CELL82.IMUX_CE1;
				input Q1S_TISCANI15 = CELL84.IMUX_CE3;
				input Q1S_TISCANI16 = CELL84.IMUX_CE1;
				input Q1S_TISCANI17 = CELL82.IMUX_CE2;
				input Q1S_TISCANI18 = CELL83.IMUX_CE2;
				input Q1S_TISCANI19 = CELL84.IMUX_CE0;
				input Q1S_TISCANI2 = CELL77.IMUX_CE1;
				input Q1S_TISCANI20 = CELL82.IMUX_CE0;
				input Q1S_TISCANI21 = CELL79.IMUX_CE3;
				input Q1S_TISCANI22 = CELL81.IMUX_CE3;
				input Q1S_TISCANI23 = CELL80.IMUX_CE0;
				input Q1S_TISCANI24 = CELL81.IMUX_CE2;
				input Q1S_TISCANI25 = CELL80.IMUX_CE1;
				input Q1S_TISCANI26 = CELL81.IMUX_CE1;
				input Q1S_TISCANI27 = CELL81.IMUX_CE0;
				input Q1S_TISCANI28 = CELL80.IMUX_CE2;
				input Q1S_TISCANI29 = CELL80.IMUX_CE3;
				input Q1S_TISCANI3 = CELL79.IMUX_CE2;
				input Q1S_TISCANI4 = CELL83.IMUX_CE0;
				input Q1S_TISCANI5 = CELL82.IMUX_CE3;
				input Q1S_TISCANI6 = CELL78.IMUX_CE3;
				input Q1S_TISCANI7 = CELL83.IMUX_CE3;
				input Q1S_TISCANI8 = CELL83.IMUX_CE1;
				input Q1S_TISCANI9 = CELL78.IMUX_CE0;
				input Q1S_TISCANMODE = CELL78.IMUX_LSR1;
				output Q1S_TISCANO0 = CELL64.OUT_F3;
				output Q1S_TISCANO1 = CELL94.OUT_F7;
				output Q1S_TISCANO10 = CELL71.OUT_Q4;
				output Q1S_TISCANO11 = CELL70.OUT_Q2;
				output Q1S_TISCANO12 = CELL62.OUT_Q6;
				output Q1S_TISCANO13 = CELL58.OUT_F2;
				output Q1S_TISCANO14 = CELL64.OUT_Q3;
				output Q1S_TISCANO15 = CELL75.OUT_F1;
				output Q1S_TISCANO16 = CELL91.OUT_Q6;
				output Q1S_TISCANO17 = CELL78.OUT_F2;
				output Q1S_TISCANO18 = CELL84.OUT_Q3;
				output Q1S_TISCANO19 = CELL75.OUT_F2;
				output Q1S_TISCANO2 = CELL95.OUT_F4;
				output Q1S_TISCANO20 = CELL82.OUT_Q7;
				output Q1S_TISCANO21 = CELL82.OUT_F0;
				output Q1S_TISCANO22 = CELL82.OUT_F1;
				output Q1S_TISCANO23 = CELL82.OUT_F6;
				output Q1S_TISCANO24 = CELL83.OUT_Q3;
				output Q1S_TISCANO25 = CELL83.OUT_Q5;
				output Q1S_TISCANO26 = CELL83.OUT_Q6;
				output Q1S_TISCANO27 = CELL83.OUT_F5;
				output Q1S_TISCANO28 = CELL84.OUT_Q1;
				output Q1S_TISCANO29 = CELL84.OUT_Q6;
				output Q1S_TISCANO3 = CELL78.OUT_Q3;
				output Q1S_TISCANO4 = CELL78.OUT_F1;
				output Q1S_TISCANO5 = CELL68.OUT_Q2;
				output Q1S_TISCANO6 = CELL81.OUT_F2;
				output Q1S_TISCANO7 = CELL81.OUT_F6;
				output Q1S_TISCANO8 = CELL82.OUT_Q2;
				output Q1S_TISCANO9 = CELL58.OUT_Q6;
				input Q1S_TISCANRSTN = CELL78.IMUX_LSR0;
				input Q1S_TLNKD0 = CELL84.IMUX_A4;
				input Q1S_TLNKD1 = CELL84.IMUX_C7;
				input Q1S_TLNKD10 = CELL84.IMUX_B2;
				input Q1S_TLNKD11 = CELL84.IMUX_A7;
				input Q1S_TLNKD12 = CELL84.IMUX_C5;
				input Q1S_TLNKD13 = CELL84.IMUX_D3;
				input Q1S_TLNKD14 = CELL83.IMUX_C6;
				input Q1S_TLNKD15 = CELL84.IMUX_D2;
				input Q1S_TLNKD16 = CELL84.IMUX_C6;
				input Q1S_TLNKD17 = CELL83.IMUX_A2;
				input Q1S_TLNKD18 = CELL84.IMUX_C3;
				input Q1S_TLNKD19 = CELL83.IMUX_B2;
				input Q1S_TLNKD2 = CELL84.IMUX_B7;
				input Q1S_TLNKD20 = CELL84.IMUX_C2;
				input Q1S_TLNKD21 = CELL83.IMUX_A6;
				input Q1S_TLNKD22 = CELL83.IMUX_C5;
				input Q1S_TLNKD23 = CELL83.IMUX_C3;
				input Q1S_TLNKD24 = CELL83.IMUX_C2;
				input Q1S_TLNKD25 = CELL83.IMUX_D7;
				input Q1S_TLNKD26 = CELL83.IMUX_B5;
				input Q1S_TLNKD27 = CELL83.IMUX_D6;
				input Q1S_TLNKD28 = CELL83.IMUX_C4;
				input Q1S_TLNKD29 = CELL83.IMUX_B7;
				input Q1S_TLNKD3 = CELL84.IMUX_A5;
				input Q1S_TLNKD30 = CELL83.IMUX_A5;
				input Q1S_TLNKD31 = CELL83.IMUX_B3;
				input Q1S_TLNKD32 = CELL83.IMUX_A4;
				input Q1S_TLNKD33 = CELL83.IMUX_B6;
				input Q1S_TLNKD34 = CELL83.IMUX_B4;
				input Q1S_TLNKD35 = CELL83.IMUX_D5;
				input Q1S_TLNKD36 = CELL83.IMUX_D4;
				input Q1S_TLNKD37 = CELL83.IMUX_D3;
				input Q1S_TLNKD38 = CELL83.IMUX_D2;
				input Q1S_TLNKD39 = CELL82.IMUX_A7;
				input Q1S_TLNKD4 = CELL84.IMUX_A6;
				input Q1S_TLNKD40 = CELL82.IMUX_A6;
				input Q1S_TLNKD41 = CELL82.IMUX_A5;
				input Q1S_TLNKD42 = CELL82.IMUX_A4;
				input Q1S_TLNKD43 = CELL82.IMUX_A3;
				input Q1S_TLNKD44 = CELL82.IMUX_A2;
				input Q1S_TLNKD45 = CELL82.IMUX_B7;
				input Q1S_TLNKD46 = CELL82.IMUX_B6;
				input Q1S_TLNKD47 = CELL82.IMUX_B5;
				input Q1S_TLNKD48 = CELL82.IMUX_B4;
				input Q1S_TLNKD49 = CELL82.IMUX_B3;
				input Q1S_TLNKD5 = CELL84.IMUX_D4;
				input Q1S_TLNKD50 = CELL82.IMUX_B2;
				input Q1S_TLNKD51 = CELL82.IMUX_C7;
				input Q1S_TLNKD52 = CELL82.IMUX_C6;
				input Q1S_TLNKD53 = CELL82.IMUX_C5;
				input Q1S_TLNKD54 = CELL82.IMUX_C4;
				input Q1S_TLNKD55 = CELL82.IMUX_C3;
				input Q1S_TLNKD56 = CELL82.IMUX_C2;
				input Q1S_TLNKD57 = CELL82.IMUX_D7;
				input Q1S_TLNKD58 = CELL82.IMUX_D6;
				input Q1S_TLNKD59 = CELL82.IMUX_D5;
				input Q1S_TLNKD6 = CELL83.IMUX_A3;
				input Q1S_TLNKD60 = CELL82.IMUX_D4;
				input Q1S_TLNKD61 = CELL82.IMUX_D3;
				input Q1S_TLNKD62 = CELL82.IMUX_D2;
				input Q1S_TLNKD63 = CELL81.IMUX_A7;
				input Q1S_TLNKD7 = CELL84.IMUX_B5;
				input Q1S_TLNKD8 = CELL84.IMUX_B4;
				input Q1S_TLNKD9 = CELL84.IMUX_B3;
				output Q1S_TLNKDSTRDYN = CELL95.OUT_F0;
				input Q1S_TLNKEOFN = CELL84.IMUX_D5;
				input Q1S_TLNKREM0 = CELL84.IMUX_A3;
				input Q1S_TLNKREM1 = CELL84.IMUX_A2;
				input Q1S_TLNKREM2 = CELL83.IMUX_C7;
				input Q1S_TLNKSOFN = CELL84.IMUX_D7;
				input Q1S_TLNKSRCDSCN = CELL84.IMUX_C4;
				input Q1S_TLNKSRCRDYN = CELL84.IMUX_B6;
				output Q1S_TOMBISTDO0 = CELL75.OUT_F3;
				output Q1S_TOMBISTDO1 = CELL69.OUT_F3;
				output Q1S_TOMBISTDO10 = CELL66.OUT_Q5;
				output Q1S_TOMBISTDO11 = CELL66.OUT_Q4;
				output Q1S_TOMBISTDO12 = CELL66.OUT_F2;
				output Q1S_TOMBISTDO13 = CELL66.OUT_F3;
				output Q1S_TOMBISTDO14 = CELL67.OUT_Q3;
				output Q1S_TOMBISTDO15 = CELL67.OUT_Q5;
				output Q1S_TOMBISTDO16 = CELL67.OUT_F5;
				output Q1S_TOMBISTDO17 = CELL68.OUT_Q0;
				output Q1S_TOMBISTDO18 = CELL68.OUT_Q1;
				output Q1S_TOMBISTDO19 = CELL68.OUT_Q5;
				output Q1S_TOMBISTDO2 = CELL68.OUT_Q6;
				output Q1S_TOMBISTDO20 = CELL68.OUT_Q4;
				output Q1S_TOMBISTDO21 = CELL68.OUT_F1;
				output Q1S_TOMBISTDO22 = CELL68.OUT_F0;
				output Q1S_TOMBISTDO23 = CELL68.OUT_F2;
				output Q1S_TOMBISTDO24 = CELL68.OUT_F5;
				output Q1S_TOMBISTDO25 = CELL69.OUT_Q4;
				output Q1S_TOMBISTDO26 = CELL73.OUT_F4;
				output Q1S_TOMBISTDO27 = CELL75.OUT_Q1;
				output Q1S_TOMBISTDO28 = CELL75.OUT_Q3;
				output Q1S_TOMBISTDO29 = CELL75.OUT_F0;
				output Q1S_TOMBISTDO3 = CELL67.OUT_F7;
				output Q1S_TOMBISTDO30 = CELL75.OUT_Q6;
				output Q1S_TOMBISTDO31 = CELL75.OUT_Q7;
				output Q1S_TOMBISTDO32 = CELL75.OUT_Q5;
				output Q1S_TOMBISTDO33 = CELL75.OUT_Q4;
				output Q1S_TOMBISTDO34 = CELL75.OUT_Q2;
				output Q1S_TOMBISTDO35 = CELL74.OUT_Q4;
				output Q1S_TOMBISTDO4 = CELL67.OUT_Q0;
				output Q1S_TOMBISTDO5 = CELL66.OUT_Q6;
				output Q1S_TOMBISTDO6 = CELL65.OUT_F3;
				output Q1S_TOMBISTDO7 = CELL65.OUT_Q1;
				output Q1S_TOMBISTDO8 = CELL64.OUT_F6;
				output Q1S_TOMBISTDO9 = CELL65.OUT_F4;
				input Q1S_TPORTCHARISK0 = CELL77.IMUX_C2;
				input Q1S_TPORTCHARISK1 = CELL76.IMUX_A2;
				input Q1S_TPORTCHARISK2 = CELL76.IMUX_A3;
				input Q1S_TPORTCHARISK3 = CELL77.IMUX_C5;
				input Q1S_TPORTCHARISK4 = CELL76.IMUX_B6;
				input Q1S_TPORTCHARISK5 = CELL77.IMUX_B2;
				input Q1S_TPORTCHARISK6 = CELL77.IMUX_C3;
				input Q1S_TPORTCHARISK7 = CELL77.IMUX_B3;
				input Q1S_TPORTENABLEN = CELL81.IMUX_C5;
				input Q1S_TPORTTDI0 = CELL74.IMUX_D4;
				input Q1S_TPORTTDI1 = CELL75.IMUX_B5;
				input Q1S_TPORTTDI10 = CELL73.IMUX_A4;
				input Q1S_TPORTTDI11 = CELL74.IMUX_D5;
				input Q1S_TPORTTDI12 = CELL73.IMUX_A5;
				input Q1S_TPORTTDI13 = CELL76.IMUX_C2;
				input Q1S_TPORTTDI14 = CELL76.IMUX_D2;
				input Q1S_TPORTTDI15 = CELL76.IMUX_B7;
				input Q1S_TPORTTDI16 = CELL74.IMUX_D6;
				input Q1S_TPORTTDI17 = CELL75.IMUX_B4;
				input Q1S_TPORTTDI18 = CELL73.IMUX_A2;
				input Q1S_TPORTTDI19 = CELL73.IMUX_B4;
				input Q1S_TPORTTDI2 = CELL73.IMUX_A6;
				input Q1S_TPORTTDI20 = CELL73.IMUX_B6;
				input Q1S_TPORTTDI21 = CELL75.IMUX_A3;
				input Q1S_TPORTTDI22 = CELL76.IMUX_C5;
				input Q1S_TPORTTDI23 = CELL75.IMUX_A7;
				input Q1S_TPORTTDI24 = CELL74.IMUX_B4;
				input Q1S_TPORTTDI25 = CELL75.IMUX_B6;
				input Q1S_TPORTTDI26 = CELL74.IMUX_A6;
				input Q1S_TPORTTDI27 = CELL74.IMUX_B7;
				input Q1S_TPORTTDI28 = CELL74.IMUX_C5;
				input Q1S_TPORTTDI29 = CELL75.IMUX_C4;
				input Q1S_TPORTTDI3 = CELL73.IMUX_A3;
				input Q1S_TPORTTDI30 = CELL75.IMUX_A4;
				input Q1S_TPORTTDI31 = CELL76.IMUX_B2;
				input Q1S_TPORTTDI32 = CELL76.IMUX_D6;
				input Q1S_TPORTTDI33 = CELL75.IMUX_A6;
				input Q1S_TPORTTDI34 = CELL75.IMUX_D6;
				input Q1S_TPORTTDI35 = CELL74.IMUX_B6;
				input Q1S_TPORTTDI36 = CELL74.IMUX_A5;
				input Q1S_TPORTTDI37 = CELL76.IMUX_D4;
				input Q1S_TPORTTDI38 = CELL76.IMUX_C6;
				input Q1S_TPORTTDI39 = CELL76.IMUX_C4;
				input Q1S_TPORTTDI4 = CELL73.IMUX_A7;
				input Q1S_TPORTTDI40 = CELL75.IMUX_D3;
				input Q1S_TPORTTDI41 = CELL76.IMUX_D5;
				input Q1S_TPORTTDI42 = CELL74.IMUX_A4;
				input Q1S_TPORTTDI43 = CELL74.IMUX_C6;
				input Q1S_TPORTTDI44 = CELL75.IMUX_D7;
				input Q1S_TPORTTDI45 = CELL75.IMUX_A2;
				input Q1S_TPORTTDI46 = CELL75.IMUX_B2;
				input Q1S_TPORTTDI47 = CELL75.IMUX_B3;
				input Q1S_TPORTTDI48 = CELL74.IMUX_D7;
				input Q1S_TPORTTDI49 = CELL74.IMUX_C7;
				input Q1S_TPORTTDI5 = CELL75.IMUX_A5;
				input Q1S_TPORTTDI50 = CELL73.IMUX_B5;
				input Q1S_TPORTTDI51 = CELL75.IMUX_D2;
				input Q1S_TPORTTDI52 = CELL74.IMUX_C4;
				input Q1S_TPORTTDI53 = CELL76.IMUX_B5;
				input Q1S_TPORTTDI54 = CELL75.IMUX_C5;
				input Q1S_TPORTTDI55 = CELL75.IMUX_C2;
				input Q1S_TPORTTDI56 = CELL75.IMUX_D4;
				input Q1S_TPORTTDI57 = CELL75.IMUX_C7;
				input Q1S_TPORTTDI58 = CELL74.IMUX_A7;
				input Q1S_TPORTTDI59 = CELL74.IMUX_B5;
				input Q1S_TPORTTDI6 = CELL76.IMUX_D3;
				input Q1S_TPORTTDI60 = CELL75.IMUX_C3;
				input Q1S_TPORTTDI61 = CELL75.IMUX_C6;
				input Q1S_TPORTTDI62 = CELL75.IMUX_B7;
				input Q1S_TPORTTDI63 = CELL76.IMUX_C3;
				input Q1S_TPORTTDI7 = CELL76.IMUX_D7;
				input Q1S_TPORTTDI8 = CELL75.IMUX_D5;
				input Q1S_TPORTTDI9 = CELL76.IMUX_C7;
				output Q1S_TXENQUEUEFLOWN0 = CELL82.OUT_Q6;
				output Q1S_TXENQUEUEFLOWN1 = CELL82.OUT_Q4;
				output Q1S_TXENQUEUEFLOWN2 = CELL82.OUT_Q0;
				output Q1S_TXENQUEUEFLOWN3 = CELL82.OUT_Q1;
				output Q1S_TXFLOWCTRLSTATE0 = CELL82.OUT_F7;
				output Q1S_TXFLOWCTRLSTATE1 = CELL83.OUT_Q1;
				output Q1S_TXFLOWCTRLSTATE2 = CELL84.OUT_Q0;
				output Q1S_TXFLOWCTRLSTATE3 = CELL83.OUT_F4;
				output Q1S_TXFLOWCTRLSTATE4 = CELL84.OUT_Q5;
				output Q1S_TXINITN = CELL83.OUT_F7;
				output Q1S_TXLANESILENCECH0 = CELL78.OUT_Q4;
				output Q1S_TXLANESILENCECH1 = CELL77.OUT_Q4;
				output Q1S_TXLANESILENCECH2 = CELL77.OUT_F4;
				output Q1S_TXLANESILENCECH3 = CELL77.OUT_Q5;
				input Q1S_TXSYNCCTRL0 = CELL81.IMUX_C2;
				input Q1S_TXSYNCCTRL1 = CELL81.IMUX_D7;
				input Q1S_WM00 = CELL81.IMUX_B4;
				input Q1S_WM01 = CELL81.IMUX_B5;
				input Q1S_WM02 = CELL81.IMUX_C7;
				input Q1S_WM03 = CELL81.IMUX_A3;
				input Q1S_WM10 = CELL81.IMUX_B3;
				input Q1S_WM11 = CELL81.IMUX_A2;
				input Q1S_WM12 = CELL81.IMUX_B6;
				input Q1S_WM13 = CELL81.IMUX_B2;
				input Q1S_WM20 = CELL81.IMUX_C6;
				input Q1S_WM21 = CELL81.IMUX_A5;
				input Q1S_WM22 = CELL81.IMUX_A4;
				input Q1S_WM23 = CELL81.IMUX_B7;
				input Q1_FCDFECOEFF0_0 = CELL111.IMUX_A5;
				input Q1_FCDFECOEFF0_1 = CELL111.IMUX_A6;
				input Q1_FCDFECOEFF0_2 = CELL111.IMUX_A7;
				input Q1_FCDFECOEFF0_3 = CELL112.IMUX_D2;
				input Q1_FCDFECOEFF0_4 = CELL112.IMUX_D3;
				input Q1_FCDFECOEFF0_5 = CELL112.IMUX_D4;
				input Q1_FCDFECOEFF0_6 = CELL112.IMUX_D5;
				input Q1_FCDFECOEFF0_7 = CELL112.IMUX_D6;
				input Q1_FCDFECOEFF1_0 = CELL111.IMUX_B3;
				input Q1_FCDFECOEFF1_1 = CELL111.IMUX_B4;
				input Q1_FCDFECOEFF1_2 = CELL111.IMUX_B5;
				input Q1_FCDFECOEFF1_3 = CELL111.IMUX_B6;
				input Q1_FCDFECOEFF1_4 = CELL111.IMUX_B7;
				input Q1_FCDFECOEFF1_5 = CELL111.IMUX_A2;
				input Q1_FCDFECOEFF1_6 = CELL111.IMUX_A3;
				input Q1_FCDFECOEFF1_7 = CELL111.IMUX_A4;
				input Q1_FCDFECOEFF2_0 = CELL111.IMUX_D7;
				input Q1_FCDFECOEFF2_1 = CELL111.IMUX_C2;
				input Q1_FCDFECOEFF2_2 = CELL111.IMUX_C3;
				input Q1_FCDFECOEFF2_3 = CELL111.IMUX_C4;
				input Q1_FCDFECOEFF2_4 = CELL111.IMUX_C5;
				input Q1_FCDFECOEFF2_5 = CELL111.IMUX_C6;
				input Q1_FCDFECOEFF2_6 = CELL111.IMUX_C7;
				input Q1_FCDFECOEFF2_7 = CELL111.IMUX_B2;
				input Q1_FCDFECOEFF3_0 = CELL110.IMUX_A5;
				input Q1_FCDFECOEFF3_1 = CELL110.IMUX_A6;
				input Q1_FCDFECOEFF3_2 = CELL110.IMUX_A7;
				input Q1_FCDFECOEFF3_3 = CELL111.IMUX_D2;
				input Q1_FCDFECOEFF3_4 = CELL111.IMUX_D3;
				input Q1_FCDFECOEFF3_5 = CELL111.IMUX_D4;
				input Q1_FCDFECOEFF3_6 = CELL111.IMUX_D5;
				input Q1_FCDFECOEFF3_7 = CELL111.IMUX_D6;
				input Q1_FCDFECOEFF4_0 = CELL110.IMUX_B3;
				input Q1_FCDFECOEFF4_1 = CELL110.IMUX_B4;
				input Q1_FCDFECOEFF4_2 = CELL110.IMUX_B5;
				input Q1_FCDFECOEFF4_3 = CELL110.IMUX_B6;
				input Q1_FCDFECOEFF4_4 = CELL110.IMUX_B7;
				input Q1_FCDFECOEFF4_5 = CELL110.IMUX_A2;
				input Q1_FCDFECOEFF4_6 = CELL110.IMUX_A3;
				input Q1_FCDFECOEFF4_7 = CELL110.IMUX_A4;
				input Q1_FCDFECOEFF5_0 = CELL110.IMUX_D7;
				input Q1_FCDFECOEFF5_1 = CELL110.IMUX_C2;
				input Q1_FCDFECOEFF5_2 = CELL110.IMUX_C3;
				input Q1_FCDFECOEFF5_3 = CELL110.IMUX_C4;
				input Q1_FCDFECOEFF5_4 = CELL110.IMUX_C5;
				input Q1_FCDFECOEFF5_5 = CELL110.IMUX_C6;
				input Q1_FCDFECOEFF5_6 = CELL110.IMUX_C7;
				input Q1_FCDFECOEFF5_7 = CELL110.IMUX_B2;
				input Q1_FCDFESIGN1 = CELL110.IMUX_D2;
				input Q1_FCDFESIGN2 = CELL110.IMUX_D3;
				input Q1_FCDFESIGN3 = CELL110.IMUX_D4;
				input Q1_FCDFESIGN4 = CELL110.IMUX_D5;
				input Q1_FCDFESIGN5 = CELL110.IMUX_D6;
				input Q1_FCMPWRUP = CELL112.IMUX_A6;
				input Q1_FCMRST = CELL113.IMUX_C5;
				input Q1_FCSCANMODE = CELL112.IMUX_C3;
				input Q1_FDDFECHSEL0 = CELL112.IMUX_D7;
				input Q1_FDDFECHSEL1 = CELL112.IMUX_C2;
				output Q1_FDDFEDATA0 = CELL108.OUT_F7;
				output Q1_FDDFEDATA1 = CELL109.OUT_Q0;
				output Q1_FDDFEDATA2 = CELL109.OUT_Q1;
				output Q1_FDDFEDATA3 = CELL109.OUT_Q2;
				output Q1_FDDFEDATA4 = CELL109.OUT_Q3;
				output Q1_FDDFEDATA5 = CELL109.OUT_Q4;
				output Q1_FDDFEDATA6 = CELL109.OUT_Q5;
				output Q1_FDDFEDATA7 = CELL109.OUT_Q6;
				output Q1_FDDFEDATA8 = CELL109.OUT_Q7;
				output Q1_FDDFEDATA9 = CELL109.OUT_F0;
				output Q1_FDDFEERR0 = CELL108.OUT_Q5;
				output Q1_FDDFEERR1 = CELL108.OUT_Q6;
				output Q1_FDDFEERR2 = CELL108.OUT_Q7;
				output Q1_FDDFEERR3 = CELL108.OUT_F0;
				output Q1_FDDFEERR4 = CELL108.OUT_F1;
				output Q1_FDDFEERR5 = CELL108.OUT_F2;
				output Q1_FDDFEERR6 = CELL108.OUT_F3;
				output Q1_FDDFEERR7 = CELL108.OUT_F4;
				output Q1_FDDFEERR8 = CELL108.OUT_F5;
				output Q1_FDDFEERR9 = CELL108.OUT_F6;
				input Q1_FIGRPFBRRCLK0 = CELL99.IMUX_CLK1_DELAY;
				input Q1_FIGRPFBRRCLK1 = CELL99.IMUX_CLK0_DELAY;
				input Q1_FIGRPFBTWCLK0 = CELL98.IMUX_CLK1_DELAY;
				input Q1_FIGRPFBTWCLK1 = CELL98.IMUX_CLK0_DELAY;
				input Q1_FIRXTESTCLK = CELL97.IMUX_CLK1_DELAY;
				input Q1_FISYNCCLK = CELL97.IMUX_CLK0_DELAY;
				input Q1_FITMRCLK = CELL112.IMUX_CLK0_DELAY;
				input Q1_FITXTESTCLK = CELL113.IMUX_CLK1_DELAY;
				output Q1_FOREFCLK2FPGA = CELL109.OUT_F5;
				output Q1_HSPLLLOL = CELL110.OUT_F7;
				input Q1_HSPLLPWRUP = CELL112.IMUX_A5;
				input Q1_HSPLLREFCLKI = CELL106.IMUX_CLK0_DELAY;
				input Q1_HSPLLRST = CELL111.IMUX_LSR0;
				output Q1_LSPLLLOL = CELL110.OUT_F6;
				input Q1_LSPLLPWRUP = CELL112.IMUX_A4;
				input Q1_LSPLLREFCLKI = CELL106.IMUX_CLK1_DELAY;
				input Q1_LSPLLRST = CELL111.IMUX_LSR1;
			}

			// wire CELL0.IMUX_A2                  SERDES.Q0CH0_FCLDRTXEN
			// wire CELL0.IMUX_A3                  SERDES.Q0CH1_FCLDRTXEN
			// wire CELL0.IMUX_A4                  SERDES.Q0CH2_FCLDRTXEN
			// wire CELL0.IMUX_A5                  SERDES.Q0CH3_FCLDRTXEN
			// wire CELL0.IMUX_B2                  SERDES.Q0CH0_FCALIGNEN
			// wire CELL0.IMUX_B3                  SERDES.Q0CH1_FCALIGNEN
			// wire CELL0.IMUX_B4                  SERDES.Q0CH2_FCALIGNEN
			// wire CELL0.IMUX_B5                  SERDES.Q0CH3_FCALIGNEN
			// wire CELL0.IMUX_C2                  SERDES.Q0_FCMRST
			// wire CELL0.IMUX_C3                  SERDES.Q0CH0_FCTXPWRUP
			// wire CELL0.IMUX_C4                  SERDES.Q0CH1_FCTXPWRUP
			// wire CELL0.IMUX_C5                  SERDES.Q0CH2_FCTXPWRUP
			// wire CELL0.IMUX_D2                  SERDES.Q0CH3_FCTXPWRUP
			// wire CELL0.IMUX_D3                  SERDES.Q0CH0_FCRXPWRUP
			// wire CELL0.IMUX_D4                  SERDES.Q0CH1_FCRXPWRUP
			// wire CELL0.IMUX_D5                  SERDES.Q0CH2_FCRXPWRUP
			// wire CELL0.IMUX_CLK1_DELAY          SERDES.Q0_FITXTESTCLK
			// wire CELL0.OUT_F2                   SERDES.Q0CH3_FDRX15
			// wire CELL0.OUT_F3                   SERDES.Q0CH3_FDRX14
			// wire CELL0.OUT_F4                   SERDES.Q0CH3_FDRX13
			// wire CELL0.OUT_F5                   SERDES.Q0CH3_FDRX12
			// wire CELL0.OUT_F6                   SERDES.Q0CH3_FDRX11
			// wire CELL0.OUT_F7                   SERDES.Q0CH3_FDRX10
			// wire CELL0.OUT_Q2                   SERDES.Q0CH3_FDRX9
			// wire CELL0.OUT_Q3                   SERDES.Q0CH3_FDRX8
			// wire CELL0.OUT_Q4                   SERDES.Q0CH3_FDRX7
			// wire CELL0.OUT_Q5                   SERDES.Q0CH3_FDRX6
			// wire CELL0.OUT_Q6                   SERDES.Q0CH3_FDRX5
			// wire CELL0.OUT_Q7                   SERDES.Q0CH3_FDRX4
			// wire CELL1.IMUX_A0                  SERDES.Q0CH3_FCRXPWRUP
			// wire CELL1.IMUX_A1                  SERDES.Q0_FCMPWRUP
			// wire CELL1.IMUX_A2                  SERDES.Q0_HSPLLPWRUP
			// wire CELL1.IMUX_A3                  SERDES.Q0_LSPLLPWRUP
			// wire CELL1.IMUX_A4                  SERDES.Q0CH0_FCRATE2
			// wire CELL1.IMUX_A5                  SERDES.Q0CH0_FCRATE1
			// wire CELL1.IMUX_B0                  SERDES.Q0CH0_FCRATE0
			// wire CELL1.IMUX_B1                  SERDES.Q0CH1_FCRATE2
			// wire CELL1.IMUX_B2                  SERDES.Q0CH1_FCRATE1
			// wire CELL1.IMUX_B3                  SERDES.Q0CH1_FCRATE0
			// wire CELL1.IMUX_B4                  SERDES.Q0CH2_FCRATE2
			// wire CELL1.IMUX_B5                  SERDES.Q0CH2_FCRATE1
			// wire CELL1.IMUX_C0                  SERDES.Q0CH2_FCRATE0
			// wire CELL1.IMUX_C1                  SERDES.Q0CH3_FCRATE2
			// wire CELL1.IMUX_C2                  SERDES.Q0CH3_FCRATE1
			// wire CELL1.IMUX_C3                  SERDES.Q0CH3_FCRATE0
			// wire CELL1.IMUX_C4                  SERDES.Q0_FCSCANMODE
			// wire CELL1.IMUX_C5                  SERDES.Q0_FDDFECHSEL1
			// wire CELL1.IMUX_D0                  SERDES.Q0_FDDFECHSEL0
			// wire CELL1.IMUX_D1                  SERDES.Q0_FCDFECOEFF0_7
			// wire CELL1.IMUX_D2                  SERDES.Q0_FCDFECOEFF0_6
			// wire CELL1.IMUX_D3                  SERDES.Q0_FCDFECOEFF0_5
			// wire CELL1.IMUX_D4                  SERDES.Q0_FCDFECOEFF0_4
			// wire CELL1.IMUX_D5                  SERDES.Q0_FCDFECOEFF0_3
			// wire CELL1.IMUX_LSR0                SERDES.Q0CH2_FCTRST
			// wire CELL1.IMUX_LSR1                SERDES.Q0CH3_FCTRST
			// wire CELL1.IMUX_CLK0_DELAY          SERDES.Q0_FITMRCLK
			// wire CELL1.IMUX_CLK1_DELAY          SERDES.Q0CH0_FITMRSTARTCLK
			// wire CELL1.OUT_F0                   SERDES.Q0CH3_FDRX3
			// wire CELL1.OUT_F1                   SERDES.Q0CH3_FDRX2
			// wire CELL1.OUT_F2                   SERDES.Q0CH3_FDRX1
			// wire CELL1.OUT_F3                   SERDES.Q0CH3_FDRX0
			// wire CELL1.OUT_F4                   SERDES.Q0CH0_FSPCIEDONE
			// wire CELL1.OUT_F5                   SERDES.Q0CH1_FSPCIEDONE
			// wire CELL1.OUT_F6                   SERDES.Q0CH2_FSPCIEDONE
			// wire CELL1.OUT_F7                   SERDES.Q0CH3_FSPCIEDONE
			// wire CELL1.OUT_Q0                   SERDES.Q0CH0_FSPCIECON
			// wire CELL1.OUT_Q1                   SERDES.Q0CH1_FSPCIECON
			// wire CELL1.OUT_Q2                   SERDES.Q0CH2_FSPCIECON
			// wire CELL1.OUT_Q3                   SERDES.Q0CH3_FSPCIECON
			// wire CELL1.OUT_Q4                   SERDES.Q0CH0_FSRLOS
			// wire CELL1.OUT_Q5                   SERDES.Q0CH1_FSRLOS
			// wire CELL1.OUT_Q6                   SERDES.Q0CH2_FSRLOS
			// wire CELL1.OUT_Q7                   SERDES.Q0CH3_FSRLOS
			// wire CELL2.IMUX_A0                  SERDES.Q0_FCDFECOEFF0_2
			// wire CELL2.IMUX_A1                  SERDES.Q0_FCDFECOEFF0_1
			// wire CELL2.IMUX_A2                  SERDES.Q0_FCDFECOEFF0_0
			// wire CELL2.IMUX_A3                  SERDES.Q0_FCDFECOEFF1_7
			// wire CELL2.IMUX_A4                  SERDES.Q0_FCDFECOEFF1_6
			// wire CELL2.IMUX_A5                  SERDES.Q0_FCDFECOEFF1_5
			// wire CELL2.IMUX_B0                  SERDES.Q0_FCDFECOEFF1_4
			// wire CELL2.IMUX_B1                  SERDES.Q0_FCDFECOEFF1_3
			// wire CELL2.IMUX_B2                  SERDES.Q0_FCDFECOEFF1_2
			// wire CELL2.IMUX_B3                  SERDES.Q0_FCDFECOEFF1_1
			// wire CELL2.IMUX_B4                  SERDES.Q0_FCDFECOEFF1_0
			// wire CELL2.IMUX_B5                  SERDES.Q0_FCDFECOEFF2_7
			// wire CELL2.IMUX_C0                  SERDES.Q0_FCDFECOEFF2_6
			// wire CELL2.IMUX_C1                  SERDES.Q0_FCDFECOEFF2_5
			// wire CELL2.IMUX_C2                  SERDES.Q0_FCDFECOEFF2_4
			// wire CELL2.IMUX_C3                  SERDES.Q0_FCDFECOEFF2_3
			// wire CELL2.IMUX_C4                  SERDES.Q0_FCDFECOEFF2_2
			// wire CELL2.IMUX_C5                  SERDES.Q0_FCDFECOEFF2_1
			// wire CELL2.IMUX_D0                  SERDES.Q0_FCDFECOEFF2_0
			// wire CELL2.IMUX_D1                  SERDES.Q0_FCDFECOEFF3_7
			// wire CELL2.IMUX_D2                  SERDES.Q0_FCDFECOEFF3_6
			// wire CELL2.IMUX_D3                  SERDES.Q0_FCDFECOEFF3_5
			// wire CELL2.IMUX_D4                  SERDES.Q0_FCDFECOEFF3_4
			// wire CELL2.IMUX_D5                  SERDES.Q0_FCDFECOEFF3_3
			// wire CELL2.IMUX_LSR0                SERDES.Q0_LSPLLRST
			// wire CELL2.IMUX_LSR1                SERDES.Q0_HSPLLRST
			// wire CELL2.IMUX_CLK0_DELAY          SERDES.Q0CH1_FITMRSTARTCLK
			// wire CELL2.IMUX_CLK1_DELAY          SERDES.Q0CH2_FITMRSTARTCLK
			// wire CELL2.OUT_F0                   SERDES.Q0CH0_FSLSM
			// wire CELL2.OUT_F1                   SERDES.Q0CH1_FSLSM
			// wire CELL2.OUT_F2                   SERDES.Q0CH2_FSLSM
			// wire CELL2.OUT_F3                   SERDES.Q0CH3_FSLSM
			// wire CELL2.OUT_F4                   SERDES.Q0CH0_FSCCUNDERRUN
			// wire CELL2.OUT_F5                   SERDES.Q0CH1_FSCCUNDERRUN
			// wire CELL2.OUT_F6                   SERDES.Q0CH2_FSCCUNDERRUN
			// wire CELL2.OUT_F7                   SERDES.Q0CH3_FSCCUNDERRUN
			// wire CELL2.OUT_Q0                   SERDES.Q0CH0_FSCCOVERRUN
			// wire CELL2.OUT_Q1                   SERDES.Q0CH1_FSCCOVERRUN
			// wire CELL2.OUT_Q2                   SERDES.Q0CH2_FSCCOVERRUN
			// wire CELL2.OUT_Q3                   SERDES.Q0CH3_FSCCOVERRUN
			// wire CELL2.OUT_Q4                   SERDES.Q0CH0_FSRLOL
			// wire CELL2.OUT_Q5                   SERDES.Q0CH1_FSRLOL
			// wire CELL2.OUT_Q6                   SERDES.Q0CH2_FSRLOL
			// wire CELL2.OUT_Q7                   SERDES.Q0CH3_FSRLOL
			// wire CELL3.IMUX_A0                  SERDES.Q0_FCDFECOEFF3_2
			// wire CELL3.IMUX_A1                  SERDES.Q0_FCDFECOEFF3_1
			// wire CELL3.IMUX_A2                  SERDES.Q0_FCDFECOEFF3_0
			// wire CELL3.IMUX_A3                  SERDES.Q0_FCDFECOEFF4_7
			// wire CELL3.IMUX_A4                  SERDES.Q0_FCDFECOEFF4_6
			// wire CELL3.IMUX_A5                  SERDES.Q0_FCDFECOEFF4_5
			// wire CELL3.IMUX_B0                  SERDES.Q0_FCDFECOEFF4_4
			// wire CELL3.IMUX_B1                  SERDES.Q0_FCDFECOEFF4_3
			// wire CELL3.IMUX_B2                  SERDES.Q0_FCDFECOEFF4_2
			// wire CELL3.IMUX_B3                  SERDES.Q0_FCDFECOEFF4_1
			// wire CELL3.IMUX_B4                  SERDES.Q0_FCDFECOEFF4_0
			// wire CELL3.IMUX_B5                  SERDES.Q0_FCDFECOEFF5_7
			// wire CELL3.IMUX_C0                  SERDES.Q0_FCDFECOEFF5_6
			// wire CELL3.IMUX_C1                  SERDES.Q0_FCDFECOEFF5_5
			// wire CELL3.IMUX_C2                  SERDES.Q0_FCDFECOEFF5_4
			// wire CELL3.IMUX_C3                  SERDES.Q0_FCDFECOEFF5_3
			// wire CELL3.IMUX_C4                  SERDES.Q0_FCDFECOEFF5_2
			// wire CELL3.IMUX_C5                  SERDES.Q0_FCDFECOEFF5_1
			// wire CELL3.IMUX_D0                  SERDES.Q0_FCDFECOEFF5_0
			// wire CELL3.IMUX_D1                  SERDES.Q0_FCDFESIGN5
			// wire CELL3.IMUX_D2                  SERDES.Q0_FCDFESIGN4
			// wire CELL3.IMUX_D3                  SERDES.Q0_FCDFESIGN3
			// wire CELL3.IMUX_D4                  SERDES.Q0_FCDFESIGN2
			// wire CELL3.IMUX_D5                  SERDES.Q0_FCDFESIGN1
			// wire CELL3.IMUX_CLK0_DELAY          SERDES.Q0CH3_FITMRSTARTCLK
			// wire CELL3.IMUX_CLK1_DELAY          SERDES.Q0CH0_FITMRSTOPCLK
			// wire CELL3.OUT_F0                   SERDES.Q0_HSPLLLOL
			// wire CELL3.OUT_F1                   SERDES.Q0_LSPLLLOL
			// wire CELL3.OUT_F2                   SERDES.Q0CH0_FDLDRRX
			// wire CELL3.OUT_F3                   SERDES.Q0CH1_FDLDRRX
			// wire CELL3.OUT_F4                   SERDES.Q0CH2_FDLDRRX
			// wire CELL3.OUT_F5                   SERDES.Q0CH3_FDLDRRX
			// wire CELL3.OUT_F6                   SERDES.Q0CH0_FSSKPADDED
			// wire CELL3.OUT_F7                   SERDES.Q0CH1_FSSKPADDED
			// wire CELL3.OUT_Q0                   SERDES.Q0CH2_FSSKPADDED
			// wire CELL3.OUT_Q1                   SERDES.Q0CH3_FSSKPADDED
			// wire CELL3.OUT_Q2                   SERDES.Q0CH0_FSSKPDELETED
			// wire CELL3.OUT_Q3                   SERDES.Q0CH1_FSSKPDELETED
			// wire CELL3.OUT_Q4                   SERDES.Q0CH2_FSSKPDELETED
			// wire CELL3.OUT_Q5                   SERDES.Q0CH3_FSSKPDELETED
			// wire CELL3.OUT_Q6                   SERDES.Q0D0_FSDE
			// wire CELL3.OUT_Q7                   SERDES.Q0D1_FSDE
			// wire CELL4.IMUX_A0                  SERDES.Q0CH0_FCTMRSTART
			// wire CELL4.IMUX_A1                  SERDES.Q0CH1_FCTMRSTART
			// wire CELL4.IMUX_A2                  SERDES.Q0CH2_FCTMRSTART
			// wire CELL4.IMUX_A3                  SERDES.Q0CH3_FCTMRSTART
			// wire CELL4.IMUX_A4                  SERDES.Q0CH0_FCTMRSTOP
			// wire CELL4.IMUX_A5                  SERDES.Q0CH1_FCTMRSTOP
			// wire CELL4.IMUX_B0                  SERDES.Q0CH2_FCTMRSTOP
			// wire CELL4.IMUX_B1                  SERDES.Q0CH3_FCTMRSTOP
			// wire CELL4.IMUX_CLK0_DELAY          SERDES.Q0CH1_FITMRSTOPCLK
			// wire CELL4.IMUX_CLK1_DELAY          SERDES.Q0CH2_FITMRSTOPCLK
			// wire CELL4.OUT_F0                   SERDES.Q0D0_FSDM
			// wire CELL4.OUT_F1                   SERDES.Q0D1_FSDM
			// wire CELL4.OUT_F2                   SERDES.Q0_FOREFCLK2FPGA
			// wire CELL4.OUT_F3                   SERDES.Q0CH0_FSRCDONE
			// wire CELL4.OUT_F4                   SERDES.Q0CH1_FSRCDONE
			// wire CELL4.OUT_F5                   SERDES.Q0CH2_FSRCDONE
			// wire CELL4.OUT_F6                   SERDES.Q0CH3_FSRCDONE
			// wire CELL4.OUT_F7                   SERDES.Q0_FDDFEDATA9
			// wire CELL4.OUT_Q0                   SERDES.Q0_FDDFEDATA8
			// wire CELL4.OUT_Q1                   SERDES.Q0_FDDFEDATA7
			// wire CELL4.OUT_Q2                   SERDES.Q0_FDDFEDATA6
			// wire CELL4.OUT_Q3                   SERDES.Q0_FDDFEDATA5
			// wire CELL4.OUT_Q4                   SERDES.Q0_FDDFEDATA4
			// wire CELL4.OUT_Q5                   SERDES.Q0_FDDFEDATA3
			// wire CELL4.OUT_Q6                   SERDES.Q0_FDDFEDATA2
			// wire CELL4.OUT_Q7                   SERDES.Q0_FDDFEDATA1
			// wire CELL5.IMUX_CLK0_DELAY          SERDES.Q0CH3_FITMRSTOPCLK
			// wire CELL5.OUT_F0                   SERDES.Q0_FDDFEDATA0
			// wire CELL5.OUT_F1                   SERDES.Q0_FDDFEERR9
			// wire CELL5.OUT_F2                   SERDES.Q0_FDDFEERR8
			// wire CELL5.OUT_F3                   SERDES.Q0_FDDFEERR7
			// wire CELL5.OUT_F4                   SERDES.Q0_FDDFEERR6
			// wire CELL5.OUT_F5                   SERDES.Q0_FDDFEERR5
			// wire CELL5.OUT_F6                   SERDES.Q0_FDDFEERR4
			// wire CELL5.OUT_F7                   SERDES.Q0_FDDFEERR3
			// wire CELL5.OUT_Q0                   SERDES.Q0_FDDFEERR2
			// wire CELL5.OUT_Q1                   SERDES.Q0_FDDFEERR1
			// wire CELL5.OUT_Q2                   SERDES.Q0_FDDFEERR0
			// wire CELL5.OUT_Q3                   SERDES.Q0CH0_FSDFEVLD
			// wire CELL5.OUT_Q4                   SERDES.Q0CH1_FSDFEVLD
			// wire CELL5.OUT_Q5                   SERDES.Q0CH2_FSDFEVLD
			// wire CELL5.OUT_Q6                   SERDES.Q0CH3_FSDFEVLD
			// wire CELL7.IMUX_A0                  SERDES.Q0CH0_FDTX49
			// wire CELL7.IMUX_A1                  SERDES.Q0CH0_FDTX48
			// wire CELL7.IMUX_A2                  SERDES.Q0CH0_FDTX47
			// wire CELL7.IMUX_A3                  SERDES.Q0CH0_FDTX46
			// wire CELL7.IMUX_A4                  SERDES.Q0CH0_FDTX45
			// wire CELL7.IMUX_A5                  SERDES.Q0CH0_FDTX44
			// wire CELL7.IMUX_B0                  SERDES.Q0CH0_FDTX43
			// wire CELL7.IMUX_B1                  SERDES.Q0CH0_FDTX42
			// wire CELL7.IMUX_B2                  SERDES.Q0CH0_FDTX41
			// wire CELL7.IMUX_B3                  SERDES.Q0CH0_FDTX40
			// wire CELL7.IMUX_B4                  SERDES.Q0CH0_FDTX39
			// wire CELL7.IMUX_B5                  SERDES.Q0CH0_FDTX38
			// wire CELL7.IMUX_C0                  SERDES.Q0CH0_FDTX37
			// wire CELL7.IMUX_C1                  SERDES.Q0CH0_FDTX36
			// wire CELL7.IMUX_C2                  SERDES.Q0CH0_FDTX35
			// wire CELL7.IMUX_C3                  SERDES.Q0CH0_FDTX34
			// wire CELL7.IMUX_C4                  SERDES.Q0CH0_FDTX33
			// wire CELL7.IMUX_C5                  SERDES.Q0CH0_FDTX32
			// wire CELL7.IMUX_D0                  SERDES.Q0CH0_FDTX31
			// wire CELL7.IMUX_D1                  SERDES.Q0CH0_FDTX30
			// wire CELL7.IMUX_D2                  SERDES.Q0CH0_FDTX29
			// wire CELL7.IMUX_D3                  SERDES.Q0CH0_FDTX28
			// wire CELL7.IMUX_D4                  SERDES.Q0CH0_FDTX27
			// wire CELL7.IMUX_D5                  SERDES.Q0CH0_FDTX26
			// wire CELL7.IMUX_LSR0                SERDES.Q0CH0_FCPIPEPHYRESETN
			// wire CELL7.IMUX_LSR1                SERDES.Q0CH1_FCPIPEPHYRESETN
			// wire CELL7.IMUX_CLK0_DELAY          SERDES.Q0_HSPLLREFCLKI
			// wire CELL7.IMUX_CLK1_DELAY          SERDES.Q0_LSPLLREFCLKI
			// wire CELL7.IMUX_CE0                 SERDES.Q0CH0_FCDFERDEN
			// wire CELL7.IMUX_CE1                 SERDES.Q0CH1_FCDFERDEN
			// wire CELL7.IMUX_CE2                 SERDES.Q0CH2_FCDFERDEN
			// wire CELL7.IMUX_CE3                 SERDES.Q0CH3_FCDFERDEN
			// wire CELL7.OUT_F0                   SERDES.Q0CH0_FDRX47
			// wire CELL7.OUT_F1                   SERDES.Q0CH0_FDRX46
			// wire CELL7.OUT_F2                   SERDES.Q0CH0_FDRX45
			// wire CELL7.OUT_F3                   SERDES.Q0CH0_FDRX44
			// wire CELL7.OUT_F4                   SERDES.Q0CH0_FDRX43
			// wire CELL7.OUT_F5                   SERDES.Q0CH0_FDRX42
			// wire CELL7.OUT_F6                   SERDES.Q0CH0_FDRX41
			// wire CELL7.OUT_F7                   SERDES.Q0CH0_FDRX40
			// wire CELL7.OUT_Q0                   SERDES.Q0CH0_FDRX39
			// wire CELL7.OUT_Q1                   SERDES.Q0CH0_FDRX38
			// wire CELL7.OUT_Q2                   SERDES.Q0CH0_FDRX37
			// wire CELL7.OUT_Q3                   SERDES.Q0CH0_FDRX36
			// wire CELL7.OUT_Q4                   SERDES.Q0CH0_FDRX35
			// wire CELL7.OUT_Q5                   SERDES.Q0CH0_FDRX34
			// wire CELL7.OUT_Q6                   SERDES.Q0CH0_FDRX33
			// wire CELL7.OUT_Q7                   SERDES.Q0CH0_FDRX32
			// wire CELL8.IMUX_A0                  SERDES.Q0CH0_FDTX25
			// wire CELL8.IMUX_A1                  SERDES.Q0CH0_FDTX24
			// wire CELL8.IMUX_A2                  SERDES.Q0CH0_FDTX23
			// wire CELL8.IMUX_A3                  SERDES.Q0CH0_FDTX22
			// wire CELL8.IMUX_A4                  SERDES.Q0CH0_FDTX21
			// wire CELL8.IMUX_A5                  SERDES.Q0CH0_FDTX20
			// wire CELL8.IMUX_B0                  SERDES.Q0CH0_FDTX19
			// wire CELL8.IMUX_B1                  SERDES.Q0CH0_FDTX18
			// wire CELL8.IMUX_B2                  SERDES.Q0CH0_FDTX17
			// wire CELL8.IMUX_B3                  SERDES.Q0CH0_FDTX16
			// wire CELL8.IMUX_B4                  SERDES.Q0CH0_FDTX15
			// wire CELL8.IMUX_B5                  SERDES.Q0CH0_FDTX14
			// wire CELL8.IMUX_C0                  SERDES.Q0CH0_FDTX13
			// wire CELL8.IMUX_C1                  SERDES.Q0CH0_FDTX12
			// wire CELL8.IMUX_C2                  SERDES.Q0CH0_FDTX11
			// wire CELL8.IMUX_C3                  SERDES.Q0CH0_FDTX10
			// wire CELL8.IMUX_C4                  SERDES.Q0CH0_FDTX9
			// wire CELL8.IMUX_C5                  SERDES.Q0CH0_FDTX8
			// wire CELL8.IMUX_D0                  SERDES.Q0CH0_FDTX7
			// wire CELL8.IMUX_D1                  SERDES.Q0CH0_FDTX6
			// wire CELL8.IMUX_D2                  SERDES.Q0CH0_FDTX5
			// wire CELL8.IMUX_D3                  SERDES.Q0CH0_FDTX4
			// wire CELL8.IMUX_D4                  SERDES.Q0CH0_FDTX3
			// wire CELL8.IMUX_D5                  SERDES.Q0CH0_FDTX2
			// wire CELL8.IMUX_LSR0                SERDES.Q0CH2_FCPIPEPHYRESETN
			// wire CELL8.IMUX_LSR1                SERDES.Q0CH3_FCPIPEPHYRESETN
			// wire CELL8.IMUX_CLK0_DELAY          SERDES.Q0CH0_FIREFRXCLK
			// wire CELL8.IMUX_CLK1_DELAY          SERDES.Q0CH1_FIREFRXCLK
			// wire CELL8.IMUX_CE0                 SERDES.Q0CH0_FCDFEUPD
			// wire CELL8.IMUX_CE1                 SERDES.Q0CH1_FCDFEUPD
			// wire CELL8.IMUX_CE2                 SERDES.Q0CH2_FCDFEUPD
			// wire CELL8.IMUX_CE3                 SERDES.Q0CH3_FCDFEUPD
			// wire CELL8.OUT_F0                   SERDES.Q0CH0_FDRX31
			// wire CELL8.OUT_F1                   SERDES.Q0CH0_FDRX30
			// wire CELL8.OUT_F2                   SERDES.Q0CH0_FDRX29
			// wire CELL8.OUT_F3                   SERDES.Q0CH0_FDRX28
			// wire CELL8.OUT_F4                   SERDES.Q0CH0_FDRX27
			// wire CELL8.OUT_F5                   SERDES.Q0CH0_FDRX26
			// wire CELL8.OUT_F6                   SERDES.Q0CH0_FDRX25
			// wire CELL8.OUT_F7                   SERDES.Q0CH0_FDRX24
			// wire CELL8.OUT_Q0                   SERDES.Q0CH0_FDRX23
			// wire CELL8.OUT_Q1                   SERDES.Q0CH0_FDRX22
			// wire CELL8.OUT_Q2                   SERDES.Q0CH0_FDRX21
			// wire CELL8.OUT_Q3                   SERDES.Q0CH0_FDRX20
			// wire CELL8.OUT_Q4                   SERDES.Q0CH0_FDRX19
			// wire CELL8.OUT_Q5                   SERDES.Q0CH0_FDRX18
			// wire CELL8.OUT_Q6                   SERDES.Q0CH0_FDRX17
			// wire CELL8.OUT_Q7                   SERDES.Q0CH0_FDRX16
			// wire CELL9.IMUX_A0                  SERDES.Q0CH0_FDTX1
			// wire CELL9.IMUX_A1                  SERDES.Q0CH0_FDTX0
			// wire CELL9.IMUX_A2                  SERDES.Q0CH1_FDTX49
			// wire CELL9.IMUX_A3                  SERDES.Q0CH1_FDTX48
			// wire CELL9.IMUX_A4                  SERDES.Q0CH1_FDTX47
			// wire CELL9.IMUX_A5                  SERDES.Q0CH1_FDTX46
			// wire CELL9.IMUX_B0                  SERDES.Q0CH1_FDTX45
			// wire CELL9.IMUX_B1                  SERDES.Q0CH1_FDTX44
			// wire CELL9.IMUX_B2                  SERDES.Q0CH1_FDTX43
			// wire CELL9.IMUX_B3                  SERDES.Q0CH1_FDTX42
			// wire CELL9.IMUX_B4                  SERDES.Q0CH1_FDTX41
			// wire CELL9.IMUX_B5                  SERDES.Q0CH1_FDTX40
			// wire CELL9.IMUX_C0                  SERDES.Q0CH1_FDTX39
			// wire CELL9.IMUX_C1                  SERDES.Q0CH1_FDTX38
			// wire CELL9.IMUX_C2                  SERDES.Q0CH1_FDTX37
			// wire CELL9.IMUX_C3                  SERDES.Q0CH1_FDTX36
			// wire CELL9.IMUX_C4                  SERDES.Q0CH1_FDTX35
			// wire CELL9.IMUX_C5                  SERDES.Q0CH1_FDTX34
			// wire CELL9.IMUX_D0                  SERDES.Q0CH1_FDTX33
			// wire CELL9.IMUX_D1                  SERDES.Q0CH1_FDTX32
			// wire CELL9.IMUX_D2                  SERDES.Q0CH1_FDTX31
			// wire CELL9.IMUX_D3                  SERDES.Q0CH1_FDTX30
			// wire CELL9.IMUX_D4                  SERDES.Q0CH1_FDTX29
			// wire CELL9.IMUX_D5                  SERDES.Q0CH1_FDTX28
			// wire CELL9.IMUX_LSR0                SERDES.Q0D0_FCDERST
			// wire CELL9.IMUX_LSR1                SERDES.Q0D1_FCDERST
			// wire CELL9.IMUX_CLK0_DELAY          SERDES.Q0CH2_FIREFRXCLK
			// wire CELL9.IMUX_CLK1_DELAY          SERDES.Q0CH3_FIREFRXCLK
			// wire CELL9.OUT_F0                   SERDES.Q0CH0_FDRX15
			// wire CELL9.OUT_F1                   SERDES.Q0CH0_FDRX14
			// wire CELL9.OUT_F2                   SERDES.Q0CH0_FDRX13
			// wire CELL9.OUT_F3                   SERDES.Q0CH0_FDRX12
			// wire CELL9.OUT_F4                   SERDES.Q0CH0_FDRX11
			// wire CELL9.OUT_F5                   SERDES.Q0CH0_FDRX10
			// wire CELL9.OUT_F6                   SERDES.Q0CH0_FDRX9
			// wire CELL9.OUT_F7                   SERDES.Q0CH0_FDRX8
			// wire CELL9.OUT_Q0                   SERDES.Q0CH0_FDRX7
			// wire CELL9.OUT_Q1                   SERDES.Q0CH0_FDRX6
			// wire CELL9.OUT_Q2                   SERDES.Q0CH0_FDRX5
			// wire CELL9.OUT_Q3                   SERDES.Q0CH0_FDRX4
			// wire CELL9.OUT_Q4                   SERDES.Q0CH0_FDRX3
			// wire CELL9.OUT_Q5                   SERDES.Q0CH0_FDRX2
			// wire CELL9.OUT_Q6                   SERDES.Q0CH0_FDRX1
			// wire CELL9.OUT_Q7                   SERDES.Q0CH0_FDRX0
			// wire CELL10.IMUX_A0                 SERDES.Q0CH1_FDTX27
			// wire CELL10.IMUX_A1                 SERDES.Q0CH1_FDTX26
			// wire CELL10.IMUX_A2                 SERDES.Q0CH1_FDTX25
			// wire CELL10.IMUX_A3                 SERDES.Q0CH1_FDTX24
			// wire CELL10.IMUX_A4                 SERDES.Q0CH1_FDTX23
			// wire CELL10.IMUX_A5                 SERDES.Q0CH1_FDTX22
			// wire CELL10.IMUX_B0                 SERDES.Q0CH1_FDTX21
			// wire CELL10.IMUX_B1                 SERDES.Q0CH1_FDTX20
			// wire CELL10.IMUX_B2                 SERDES.Q0CH1_FDTX19
			// wire CELL10.IMUX_B3                 SERDES.Q0CH1_FDTX18
			// wire CELL10.IMUX_B4                 SERDES.Q0CH1_FDTX17
			// wire CELL10.IMUX_B5                 SERDES.Q0CH1_FDTX16
			// wire CELL10.IMUX_C0                 SERDES.Q0CH1_FDTX15
			// wire CELL10.IMUX_C1                 SERDES.Q0CH1_FDTX14
			// wire CELL10.IMUX_C2                 SERDES.Q0CH1_FDTX13
			// wire CELL10.IMUX_C3                 SERDES.Q0CH1_FDTX12
			// wire CELL10.IMUX_C4                 SERDES.Q0CH1_FDTX11
			// wire CELL10.IMUX_C5                 SERDES.Q0CH1_FDTX10
			// wire CELL10.IMUX_D0                 SERDES.Q0CH1_FDTX9
			// wire CELL10.IMUX_D1                 SERDES.Q0CH1_FDTX8
			// wire CELL10.IMUX_D2                 SERDES.Q0CH1_FDTX7
			// wire CELL10.IMUX_D3                 SERDES.Q0CH1_FDTX6
			// wire CELL10.IMUX_D4                 SERDES.Q0CH1_FDTX5
			// wire CELL10.IMUX_D5                 SERDES.Q0CH1_FDTX4
			// wire CELL10.IMUX_LSR0               SERDES.Q0CH0_FCPCSTXRST
			// wire CELL10.IMUX_LSR1               SERDES.Q0CH1_FCPCSTXRST
			// wire CELL10.IMUX_CLK0_DELAY         SERDES.Q0CH0_FIRCLK
			// wire CELL10.IMUX_CLK1_DELAY         SERDES.Q0CH1_FIRCLK
			// wire CELL10.OUT_F0                  SERDES.Q0CH1_FDRX47
			// wire CELL10.OUT_F1                  SERDES.Q0CH1_FDRX46
			// wire CELL10.OUT_F2                  SERDES.Q0CH1_FDRX45
			// wire CELL10.OUT_F3                  SERDES.Q0CH1_FDRX44
			// wire CELL10.OUT_F4                  SERDES.Q0CH1_FDRX43
			// wire CELL10.OUT_F5                  SERDES.Q0CH1_FDRX42
			// wire CELL10.OUT_F6                  SERDES.Q0CH1_FDRX41
			// wire CELL10.OUT_F7                  SERDES.Q0CH1_FDRX40
			// wire CELL10.OUT_Q0                  SERDES.Q0CH1_FDRX39
			// wire CELL10.OUT_Q1                  SERDES.Q0CH1_FDRX38
			// wire CELL10.OUT_Q2                  SERDES.Q0CH1_FDRX37
			// wire CELL10.OUT_Q3                  SERDES.Q0CH1_FDRX36
			// wire CELL10.OUT_Q4                  SERDES.Q0CH1_FDRX35
			// wire CELL10.OUT_Q5                  SERDES.Q0CH1_FDRX34
			// wire CELL10.OUT_Q6                  SERDES.Q0CH1_FDRX33
			// wire CELL10.OUT_Q7                  SERDES.Q0CH1_FDRX32
			// wire CELL11.IMUX_A0                 SERDES.Q0CH1_FDTX3
			// wire CELL11.IMUX_A1                 SERDES.Q0CH1_FDTX2
			// wire CELL11.IMUX_A2                 SERDES.Q0CH1_FDTX1
			// wire CELL11.IMUX_A3                 SERDES.Q0CH1_FDTX0
			// wire CELL11.IMUX_A4                 SERDES.Q0CH2_FDTX49
			// wire CELL11.IMUX_A5                 SERDES.Q0CH2_FDTX48
			// wire CELL11.IMUX_B0                 SERDES.Q0CH2_FDTX47
			// wire CELL11.IMUX_B1                 SERDES.Q0CH2_FDTX46
			// wire CELL11.IMUX_B2                 SERDES.Q0CH2_FDTX45
			// wire CELL11.IMUX_B3                 SERDES.Q0CH2_FDTX44
			// wire CELL11.IMUX_B4                 SERDES.Q0CH2_FDTX43
			// wire CELL11.IMUX_B5                 SERDES.Q0CH2_FDTX42
			// wire CELL11.IMUX_C0                 SERDES.Q0CH2_FDTX41
			// wire CELL11.IMUX_C1                 SERDES.Q0CH2_FDTX40
			// wire CELL11.IMUX_C2                 SERDES.Q0CH2_FDTX39
			// wire CELL11.IMUX_C3                 SERDES.Q0CH2_FDTX38
			// wire CELL11.IMUX_C4                 SERDES.Q0CH2_FDTX37
			// wire CELL11.IMUX_C5                 SERDES.Q0CH2_FDTX36
			// wire CELL11.IMUX_D0                 SERDES.Q0CH2_FDTX35
			// wire CELL11.IMUX_D1                 SERDES.Q0CH2_FDTX34
			// wire CELL11.IMUX_D2                 SERDES.Q0CH2_FDTX33
			// wire CELL11.IMUX_D3                 SERDES.Q0CH2_FDTX32
			// wire CELL11.IMUX_D4                 SERDES.Q0CH2_FDTX31
			// wire CELL11.IMUX_D5                 SERDES.Q0CH2_FDTX30
			// wire CELL11.IMUX_LSR0               SERDES.Q0CH2_FCPCSTXRST
			// wire CELL11.IMUX_LSR1               SERDES.Q0CH3_FCPCSTXRST
			// wire CELL11.IMUX_CLK0_DELAY         SERDES.Q0CH2_FIRCLK
			// wire CELL11.IMUX_CLK1_DELAY         SERDES.Q0CH3_FIRCLK
			// wire CELL11.OUT_F0                  SERDES.Q0CH1_FDRX31
			// wire CELL11.OUT_F1                  SERDES.Q0CH1_FDRX30
			// wire CELL11.OUT_F2                  SERDES.Q0CH1_FDRX29
			// wire CELL11.OUT_F3                  SERDES.Q0CH1_FDRX28
			// wire CELL11.OUT_F4                  SERDES.Q0CH1_FDRX27
			// wire CELL11.OUT_F5                  SERDES.Q0CH1_FDRX26
			// wire CELL11.OUT_F6                  SERDES.Q0CH1_FDRX25
			// wire CELL11.OUT_F7                  SERDES.Q0CH1_FDRX24
			// wire CELL11.OUT_Q0                  SERDES.Q0CH1_FDRX23
			// wire CELL11.OUT_Q1                  SERDES.Q0CH1_FDRX22
			// wire CELL11.OUT_Q2                  SERDES.Q0CH1_FDRX21
			// wire CELL11.OUT_Q3                  SERDES.Q0CH1_FDRX20
			// wire CELL11.OUT_Q4                  SERDES.Q0CH1_FDRX19
			// wire CELL11.OUT_Q5                  SERDES.Q0CH1_FDRX18
			// wire CELL11.OUT_Q6                  SERDES.Q0CH1_FDRX17
			// wire CELL11.OUT_Q7                  SERDES.Q0CH1_FDRX16
			// wire CELL12.IMUX_A2                 SERDES.Q0CH2_FDTX29
			// wire CELL12.IMUX_A3                 SERDES.Q0CH2_FDTX28
			// wire CELL12.IMUX_A4                 SERDES.Q0CH2_FDTX27
			// wire CELL12.IMUX_A5                 SERDES.Q0CH2_FDTX26
			// wire CELL12.IMUX_A6                 SERDES.Q0CH2_FDTX25
			// wire CELL12.IMUX_A7                 SERDES.Q0CH2_FDTX24
			// wire CELL12.IMUX_B2                 SERDES.Q0CH2_FDTX23
			// wire CELL12.IMUX_B3                 SERDES.Q0CH2_FDTX22
			// wire CELL12.IMUX_B4                 SERDES.Q0CH2_FDTX21
			// wire CELL12.IMUX_B5                 SERDES.Q0CH2_FDTX20
			// wire CELL12.IMUX_B6                 SERDES.Q0CH2_FDTX19
			// wire CELL12.IMUX_B7                 SERDES.Q0CH2_FDTX18
			// wire CELL12.IMUX_C2                 SERDES.Q0CH2_FDTX17
			// wire CELL12.IMUX_C3                 SERDES.Q0CH2_FDTX16
			// wire CELL12.IMUX_C4                 SERDES.Q0CH2_FDTX15
			// wire CELL12.IMUX_C5                 SERDES.Q0CH2_FDTX14
			// wire CELL12.IMUX_C6                 SERDES.Q0CH2_FDTX13
			// wire CELL12.IMUX_C7                 SERDES.Q0CH2_FDTX12
			// wire CELL12.IMUX_D2                 SERDES.Q0CH2_FDTX11
			// wire CELL12.IMUX_D3                 SERDES.Q0CH2_FDTX10
			// wire CELL12.IMUX_D4                 SERDES.Q0CH2_FDTX9
			// wire CELL12.IMUX_D5                 SERDES.Q0CH2_FDTX8
			// wire CELL12.IMUX_D6                 SERDES.Q0CH2_FDTX7
			// wire CELL12.IMUX_D7                 SERDES.Q0CH2_FDTX6
			// wire CELL12.IMUX_LSR0               SERDES.Q0CH0_FCPCSRXRST
			// wire CELL12.IMUX_LSR1               SERDES.Q0CH1_FCPCSRXRST
			// wire CELL12.IMUX_CLK0_DELAY         SERDES.Q0CH0_FITCLK
			// wire CELL12.IMUX_CLK1_DELAY         SERDES.Q0CH1_FITCLK
			// wire CELL12.OUT_F2                  SERDES.Q0CH1_FDRX15
			// wire CELL12.OUT_F3                  SERDES.Q0CH1_FDRX14
			// wire CELL12.OUT_F4                  SERDES.Q0CH1_FDRX13
			// wire CELL12.OUT_F5                  SERDES.Q0CH1_FDRX12
			// wire CELL12.OUT_F6                  SERDES.Q0CH1_FDRX11
			// wire CELL12.OUT_F7                  SERDES.Q0CH1_FDRX10
			// wire CELL12.OUT_Q2                  SERDES.Q0CH1_FDRX7
			// wire CELL12.OUT_Q3                  SERDES.Q0CH1_FDRX6
			// wire CELL12.OUT_Q4                  SERDES.Q0CH1_FDRX5
			// wire CELL12.OUT_Q5                  SERDES.Q0CH1_FDRX4
			// wire CELL12.OUT_Q6                  SERDES.Q0CH1_FDRX3
			// wire CELL12.OUT_Q7                  SERDES.Q0CH1_FDRX2
			// wire CELL13.IMUX_A2                 SERDES.Q0CH2_FDTX5
			// wire CELL13.IMUX_A3                 SERDES.Q0CH2_FDTX4
			// wire CELL13.IMUX_A4                 SERDES.Q0CH2_FDTX3
			// wire CELL13.IMUX_A5                 SERDES.Q0CH2_FDTX2
			// wire CELL13.IMUX_A6                 SERDES.Q0CH2_FDTX1
			// wire CELL13.IMUX_A7                 SERDES.Q0CH2_FDTX0
			// wire CELL13.IMUX_B2                 SERDES.Q0CH3_FDTX49
			// wire CELL13.IMUX_B3                 SERDES.Q0CH3_FDTX48
			// wire CELL13.IMUX_B4                 SERDES.Q0CH3_FDTX47
			// wire CELL13.IMUX_B5                 SERDES.Q0CH3_FDTX46
			// wire CELL13.IMUX_B6                 SERDES.Q0CH3_FDTX45
			// wire CELL13.IMUX_B7                 SERDES.Q0CH3_FDTX44
			// wire CELL13.IMUX_C2                 SERDES.Q0CH3_FDTX43
			// wire CELL13.IMUX_C3                 SERDES.Q0CH3_FDTX42
			// wire CELL13.IMUX_C4                 SERDES.Q0CH3_FDTX41
			// wire CELL13.IMUX_C5                 SERDES.Q0CH3_FDTX40
			// wire CELL13.IMUX_C6                 SERDES.Q0CH3_FDTX39
			// wire CELL13.IMUX_C7                 SERDES.Q0CH3_FDTX38
			// wire CELL13.IMUX_D2                 SERDES.Q0CH3_FDTX37
			// wire CELL13.IMUX_D3                 SERDES.Q0CH3_FDTX36
			// wire CELL13.IMUX_D4                 SERDES.Q0CH3_FDTX35
			// wire CELL13.IMUX_D5                 SERDES.Q0CH3_FDTX34
			// wire CELL13.IMUX_D6                 SERDES.Q0CH3_FDTX33
			// wire CELL13.IMUX_D7                 SERDES.Q0CH3_FDTX32
			// wire CELL13.IMUX_LSR0               SERDES.Q0CH2_FCPCSRXRST
			// wire CELL13.IMUX_LSR1               SERDES.Q0CH3_FCPCSRXRST
			// wire CELL13.IMUX_CLK0_DELAY         SERDES.Q0CH2_FITCLK
			// wire CELL13.IMUX_CLK1_DELAY         SERDES.Q0CH3_FITCLK
			// wire CELL13.OUT_F0                  SERDES.Q0CH1_FDRX9
			// wire CELL13.OUT_F1                  SERDES.Q0CH1_FDRX8
			// wire CELL13.OUT_F2                  SERDES.Q0CH2_FDRX47
			// wire CELL13.OUT_F3                  SERDES.Q0CH2_FDRX46
			// wire CELL13.OUT_F4                  SERDES.Q0CH2_FDRX45
			// wire CELL13.OUT_F5                  SERDES.Q0CH2_FDRX44
			// wire CELL13.OUT_F6                  SERDES.Q0CH2_FDRX43
			// wire CELL13.OUT_F7                  SERDES.Q0CH2_FDRX42
			// wire CELL13.OUT_Q0                  SERDES.Q0CH1_FDRX1
			// wire CELL13.OUT_Q1                  SERDES.Q0CH1_FDRX0
			// wire CELL13.OUT_Q2                  SERDES.Q0CH2_FDRX39
			// wire CELL13.OUT_Q3                  SERDES.Q0CH2_FDRX38
			// wire CELL13.OUT_Q4                  SERDES.Q0CH2_FDRX37
			// wire CELL13.OUT_Q5                  SERDES.Q0CH2_FDRX36
			// wire CELL13.OUT_Q6                  SERDES.Q0CH2_FDRX35
			// wire CELL13.OUT_Q7                  SERDES.Q0CH2_FDRX34
			// wire CELL14.IMUX_A2                 SERDES.Q0CH3_FDTX31
			// wire CELL14.IMUX_A3                 SERDES.Q0CH3_FDTX30
			// wire CELL14.IMUX_A4                 SERDES.Q0CH3_FDTX29
			// wire CELL14.IMUX_A5                 SERDES.Q0CH3_FDTX28
			// wire CELL14.IMUX_A6                 SERDES.Q0CH3_FDTX27
			// wire CELL14.IMUX_A7                 SERDES.Q0CH3_FDTX26
			// wire CELL14.IMUX_B2                 SERDES.Q0CH3_FDTX25
			// wire CELL14.IMUX_B3                 SERDES.Q0CH3_FDTX24
			// wire CELL14.IMUX_B4                 SERDES.Q0CH3_FDTX23
			// wire CELL14.IMUX_B5                 SERDES.Q0CH3_FDTX22
			// wire CELL14.IMUX_B6                 SERDES.Q0CH3_FDTX21
			// wire CELL14.IMUX_B7                 SERDES.Q0CH3_FDTX20
			// wire CELL14.IMUX_C2                 SERDES.Q0CH3_FDTX19
			// wire CELL14.IMUX_C3                 SERDES.Q0CH3_FDTX18
			// wire CELL14.IMUX_C4                 SERDES.Q0CH3_FDTX17
			// wire CELL14.IMUX_C5                 SERDES.Q0CH3_FDTX16
			// wire CELL14.IMUX_C6                 SERDES.Q0CH3_FDTX15
			// wire CELL14.IMUX_C7                 SERDES.Q0CH3_FDTX14
			// wire CELL14.IMUX_D2                 SERDES.Q0CH3_FDTX13
			// wire CELL14.IMUX_D3                 SERDES.Q0CH3_FDTX12
			// wire CELL14.IMUX_D4                 SERDES.Q0CH3_FDTX11
			// wire CELL14.IMUX_D5                 SERDES.Q0CH3_FDTX10
			// wire CELL14.IMUX_D6                 SERDES.Q0CH3_FDTX9
			// wire CELL14.IMUX_D7                 SERDES.Q0CH3_FDTX8
			// wire CELL14.IMUX_LSR0               SERDES.Q0CH0_FCRRST
			// wire CELL14.IMUX_LSR1               SERDES.Q0CH1_FCRRST
			// wire CELL14.IMUX_CLK0_DELAY         SERDES.Q0_FIGRPFBRRCLK1
			// wire CELL14.IMUX_CLK1_DELAY         SERDES.Q0_FIGRPFBRRCLK0
			// wire CELL14.OUT_F0                  SERDES.Q0CH2_FDRX41
			// wire CELL14.OUT_F1                  SERDES.Q0CH2_FDRX40
			// wire CELL14.OUT_F2                  SERDES.Q0CH2_FDRX31
			// wire CELL14.OUT_F3                  SERDES.Q0CH2_FDRX30
			// wire CELL14.OUT_F4                  SERDES.Q0CH2_FDRX29
			// wire CELL14.OUT_F5                  SERDES.Q0CH2_FDRX28
			// wire CELL14.OUT_F6                  SERDES.Q0CH2_FDRX27
			// wire CELL14.OUT_F7                  SERDES.Q0CH2_FDRX26
			// wire CELL14.OUT_Q0                  SERDES.Q0CH2_FDRX33
			// wire CELL14.OUT_Q1                  SERDES.Q0CH2_FDRX32
			// wire CELL14.OUT_Q2                  SERDES.Q0CH2_FDRX23
			// wire CELL14.OUT_Q3                  SERDES.Q0CH2_FDRX22
			// wire CELL14.OUT_Q4                  SERDES.Q0CH2_FDRX21
			// wire CELL14.OUT_Q5                  SERDES.Q0CH2_FDRX20
			// wire CELL14.OUT_Q6                  SERDES.Q0CH2_FDRX19
			// wire CELL14.OUT_Q7                  SERDES.Q0CH2_FDRX18
			// wire CELL15.IMUX_A2                 SERDES.Q0CH3_FDTX7
			// wire CELL15.IMUX_A3                 SERDES.Q0CH3_FDTX6
			// wire CELL15.IMUX_A4                 SERDES.Q0CH3_FDTX5
			// wire CELL15.IMUX_A5                 SERDES.Q0CH3_FDTX4
			// wire CELL15.IMUX_A6                 SERDES.Q0CH3_FDTX3
			// wire CELL15.IMUX_A7                 SERDES.Q0CH3_FDTX2
			// wire CELL15.IMUX_B2                 SERDES.Q0CH3_FDTX1
			// wire CELL15.IMUX_B3                 SERDES.Q0CH3_FDTX0
			// wire CELL15.IMUX_B4                 SERDES.Q0CH0_FCPCIEDETEN
			// wire CELL15.IMUX_B5                 SERDES.Q0CH1_FCPCIEDETEN
			// wire CELL15.IMUX_B6                 SERDES.Q0CH2_FCPCIEDETEN
			// wire CELL15.IMUX_B7                 SERDES.Q0CH3_FCPCIEDETEN
			// wire CELL15.IMUX_C2                 SERDES.Q0CH0_FCRXPOLARITY
			// wire CELL15.IMUX_C3                 SERDES.Q0CH1_FCRXPOLARITY
			// wire CELL15.IMUX_C4                 SERDES.Q0CH2_FCRXPOLARITY
			// wire CELL15.IMUX_C5                 SERDES.Q0CH3_FCRXPOLARITY
			// wire CELL15.IMUX_C6                 SERDES.Q0CH0_FCWORDALGNEN
			// wire CELL15.IMUX_C7                 SERDES.Q0CH1_FCWORDALGNEN
			// wire CELL15.IMUX_D2                 SERDES.Q0CH2_FCWORDALGNEN
			// wire CELL15.IMUX_D3                 SERDES.Q0CH3_FCWORDALGNEN
			// wire CELL15.IMUX_D4                 SERDES.Q0CH0_FCLSMEN
			// wire CELL15.IMUX_D5                 SERDES.Q0CH1_FCLSMEN
			// wire CELL15.IMUX_D6                 SERDES.Q0CH2_FCLSMEN
			// wire CELL15.IMUX_D7                 SERDES.Q0CH3_FCLSMEN
			// wire CELL15.IMUX_LSR0               SERDES.Q0CH2_FCRRST
			// wire CELL15.IMUX_LSR1               SERDES.Q0CH3_FCRRST
			// wire CELL15.IMUX_CLK0_DELAY         SERDES.Q0_FIGRPFBTWCLK1
			// wire CELL15.IMUX_CLK1_DELAY         SERDES.Q0_FIGRPFBTWCLK0
			// wire CELL15.OUT_F0                  SERDES.Q0CH2_FDRX25
			// wire CELL15.OUT_F1                  SERDES.Q0CH2_FDRX24
			// wire CELL15.OUT_F2                  SERDES.Q0CH2_FDRX15
			// wire CELL15.OUT_F3                  SERDES.Q0CH2_FDRX14
			// wire CELL15.OUT_F4                  SERDES.Q0CH2_FDRX13
			// wire CELL15.OUT_F5                  SERDES.Q0CH2_FDRX12
			// wire CELL15.OUT_F6                  SERDES.Q0CH2_FDRX11
			// wire CELL15.OUT_F7                  SERDES.Q0CH2_FDRX10
			// wire CELL15.OUT_Q0                  SERDES.Q0CH2_FDRX17
			// wire CELL15.OUT_Q1                  SERDES.Q0CH2_FDRX16
			// wire CELL15.OUT_Q2                  SERDES.Q0CH2_FDRX7
			// wire CELL15.OUT_Q3                  SERDES.Q0CH2_FDRX6
			// wire CELL15.OUT_Q4                  SERDES.Q0CH2_FDRX5
			// wire CELL15.OUT_Q5                  SERDES.Q0CH2_FDRX4
			// wire CELL15.OUT_Q6                  SERDES.Q0CH2_FDRX3
			// wire CELL15.OUT_Q7                  SERDES.Q0CH2_FDRX2
			// wire CELL16.IMUX_A2                 SERDES.Q0CH0_FCCDRFORCEDLOCK
			// wire CELL16.IMUX_A3                 SERDES.Q0CH1_FCCDRFORCEDLOCK
			// wire CELL16.IMUX_A4                 SERDES.Q0CH2_FCCDRFORCEDLOCK
			// wire CELL16.IMUX_A5                 SERDES.Q0CH3_FCCDRFORCEDLOCK
			// wire CELL16.IMUX_A6                 SERDES.Q0CH0_FCPLLLOL
			// wire CELL16.IMUX_A7                 SERDES.Q0CH1_FCPLLLOL
			// wire CELL16.IMUX_B2                 SERDES.Q0CH2_FCPLLLOL
			// wire CELL16.IMUX_B3                 SERDES.Q0CH3_FCPLLLOL
			// wire CELL16.IMUX_B4                 SERDES.Q0CH0_FDLDRTX
			// wire CELL16.IMUX_B5                 SERDES.Q0CH1_FDLDRTX
			// wire CELL16.IMUX_B6                 SERDES.Q0CH2_FDLDRTX
			// wire CELL16.IMUX_B7                 SERDES.Q0CH3_FDLDRTX
			// wire CELL16.IMUX_C2                 SERDES.Q0CH0_FCTXMARGIN2
			// wire CELL16.IMUX_C3                 SERDES.Q0CH0_FCTXMARGIN1
			// wire CELL16.IMUX_C4                 SERDES.Q0CH0_FCTXMARGIN0
			// wire CELL16.IMUX_C5                 SERDES.Q0CH1_FCTXMARGIN2
			// wire CELL16.IMUX_C6                 SERDES.Q0CH1_FCTXMARGIN1
			// wire CELL16.IMUX_C7                 SERDES.Q0CH1_FCTXMARGIN0
			// wire CELL16.IMUX_D2                 SERDES.Q0CH2_FCTXMARGIN2
			// wire CELL16.IMUX_D3                 SERDES.Q0CH2_FCTXMARGIN1
			// wire CELL16.IMUX_D4                 SERDES.Q0CH2_FCTXMARGIN0
			// wire CELL16.IMUX_D5                 SERDES.Q0CH3_FCTXMARGIN2
			// wire CELL16.IMUX_D6                 SERDES.Q0CH3_FCTXMARGIN1
			// wire CELL16.IMUX_D7                 SERDES.Q0CH3_FCTXMARGIN0
			// wire CELL16.IMUX_LSR0               SERDES.Q0CH0_FCTRST
			// wire CELL16.IMUX_LSR1               SERDES.Q0CH1_FCTRST
			// wire CELL16.IMUX_CLK0_DELAY         SERDES.Q0_FISYNCCLK
			// wire CELL16.IMUX_CLK1_DELAY         SERDES.Q0_FIRXTESTCLK
			// wire CELL16.OUT_F0                  SERDES.Q0CH2_FDRX9
			// wire CELL16.OUT_F1                  SERDES.Q0CH2_FDRX8
			// wire CELL16.OUT_F2                  SERDES.Q0CH3_FDRX47
			// wire CELL16.OUT_F3                  SERDES.Q0CH3_FDRX46
			// wire CELL16.OUT_F4                  SERDES.Q0CH3_FDRX45
			// wire CELL16.OUT_F5                  SERDES.Q0CH3_FDRX44
			// wire CELL16.OUT_F6                  SERDES.Q0CH3_FDRX43
			// wire CELL16.OUT_F7                  SERDES.Q0CH3_FDRX42
			// wire CELL16.OUT_Q0                  SERDES.Q0CH2_FDRX1
			// wire CELL16.OUT_Q1                  SERDES.Q0CH2_FDRX0
			// wire CELL16.OUT_Q2                  SERDES.Q0CH3_FDRX39
			// wire CELL16.OUT_Q3                  SERDES.Q0CH3_FDRX38
			// wire CELL16.OUT_Q4                  SERDES.Q0CH3_FDRX37
			// wire CELL16.OUT_Q5                  SERDES.Q0CH3_FDRX36
			// wire CELL16.OUT_Q6                  SERDES.Q0CH3_FDRX35
			// wire CELL16.OUT_Q7                  SERDES.Q0CH3_FDRX34
			// wire CELL17.OUT_F0                  SERDES.Q0CH3_FDRX41
			// wire CELL17.OUT_F1                  SERDES.Q0CH3_FDRX40
			// wire CELL17.OUT_F2                  SERDES.Q0CH3_FDRX31
			// wire CELL17.OUT_F3                  SERDES.Q0CH3_FDRX30
			// wire CELL17.OUT_F4                  SERDES.Q0CH3_FDRX29
			// wire CELL17.OUT_F5                  SERDES.Q0CH3_FDRX28
			// wire CELL17.OUT_F6                  SERDES.Q0CH3_FDRX27
			// wire CELL17.OUT_F7                  SERDES.Q0CH3_FDRX26
			// wire CELL17.OUT_Q0                  SERDES.Q0CH3_FDRX33
			// wire CELL17.OUT_Q1                  SERDES.Q0CH3_FDRX32
			// wire CELL17.OUT_Q2                  SERDES.Q0CH3_FDRX23
			// wire CELL17.OUT_Q3                  SERDES.Q0CH3_FDRX22
			// wire CELL17.OUT_Q4                  SERDES.Q0CH3_FDRX21
			// wire CELL17.OUT_Q5                  SERDES.Q0CH3_FDRX20
			// wire CELL17.OUT_Q6                  SERDES.Q0CH3_FDRX19
			// wire CELL17.OUT_Q7                  SERDES.Q0CH3_FDRX18
			// wire CELL18.OUT_F0                  SERDES.Q0CH3_FDRX25
			// wire CELL18.OUT_F1                  SERDES.Q0CH3_FDRX24
			// wire CELL18.OUT_F2                  SERDES.Q0P_SCANO20
			// wire CELL18.OUT_F3                  SERDES.Q0P_HALTGTREQTPHPRESENT
			// wire CELL18.OUT_F4                  SERDES.Q0P_HALTGTWDATVLD
			// wire CELL18.OUT_F5                  SERDES.Q0P_HALTGTWEOP
			// wire CELL18.OUT_F6                  SERDES.Q0P_HALTGTCOMPRDY
			// wire CELL18.OUT_F7                  SERDES.Q0P_HALTGTREQDES19
			// wire CELL18.OUT_Q0                  SERDES.Q0CH3_FDRX17
			// wire CELL18.OUT_Q1                  SERDES.Q0CH3_FDRX16
			// wire CELL18.OUT_Q2                  SERDES.Q0P_HALTGTREQDES14
			// wire CELL18.OUT_Q3                  SERDES.Q0P_HALTGTREQDES13
			// wire CELL18.OUT_Q4                  SERDES.Q0P_HALTGTREQDES12
			// wire CELL18.OUT_Q5                  SERDES.Q0P_HALTGTREQDES11
			// wire CELL18.OUT_Q6                  SERDES.Q0P_HALTGTREQDES10
			// wire CELL18.OUT_Q7                  SERDES.Q0P_HALTGTREQDES15
			// wire CELL19.OUT_F0                  SERDES.Q0P_HALTGTREQDES18
			// wire CELL19.OUT_F1                  SERDES.Q0P_HALTGTREQDES17
			// wire CELL19.OUT_F2                  SERDES.Q0P_HALTGTREQDES6
			// wire CELL19.OUT_F3                  SERDES.Q0P_HALTGTREQDES5
			// wire CELL19.OUT_F4                  SERDES.Q0P_HALTGTREQDES4
			// wire CELL19.OUT_F5                  SERDES.Q0P_HALTGTREQDES3
			// wire CELL19.OUT_F6                  SERDES.Q0P_HALTGTREQDES2
			// wire CELL19.OUT_F7                  SERDES.Q0P_HALTGTREQDES1
			// wire CELL19.OUT_Q0                  SERDES.Q0P_HALTGTREQDES8
			// wire CELL19.OUT_Q1                  SERDES.Q0P_HALTGTREQDES7
			// wire CELL19.OUT_Q2                  SERDES.Q0P_HALTGTREQDES0
			// wire CELL19.OUT_Q3                  SERDES.Q0P_HALTGTREQDES16
			// wire CELL19.OUT_Q4                  SERDES.Q0P_HALTSTREQATTR2
			// wire CELL19.OUT_Q5                  SERDES.Q0P_HALTSTREQATTR1
			// wire CELL19.OUT_Q6                  SERDES.Q0P_HALTSTREQATTR0
			// wire CELL19.OUT_Q7                  SERDES.Q0P_HALTGTREQMBA5
			// wire CELL20.OUT_F0                  SERDES.Q0P_HALTGTREQMBA4
			// wire CELL20.OUT_F1                  SERDES.Q0P_HALTGTREQMBA3
			// wire CELL20.OUT_F2                  SERDES.Q0P_HALTGTREQMBA2
			// wire CELL20.OUT_F3                  SERDES.Q0P_HALTGTREQMBA1
			// wire CELL20.OUT_F4                  SERDES.Q0P_HALTGTREQMBA0
			// wire CELL20.OUT_F5                  SERDES.Q0P_HALTGTREQTPHTYPE1
			// wire CELL20.OUT_F6                  SERDES.Q0P_HALTGTREQTPHTYPE0
			// wire CELL20.OUT_F7                  SERDES.Q0P_HALTGTREQTPHSTTAG7
			// wire CELL20.OUT_Q0                  SERDES.Q0P_HALTGTREQTPHSTTAG6
			// wire CELL20.OUT_Q1                  SERDES.Q0P_HALTGTREQTPHSTTAG5
			// wire CELL20.OUT_Q2                  SERDES.Q0P_HALTGTREQTPHSTTAG4
			// wire CELL20.OUT_Q3                  SERDES.Q0P_HALTGTREQTPHSTTAG3
			// wire CELL20.OUT_Q4                  SERDES.Q0P_HALTGTREQTPHSTTAG2
			// wire CELL20.OUT_Q5                  SERDES.Q0P_HALTGTREQTPHSTTAG1
			// wire CELL20.OUT_Q6                  SERDES.Q0P_HALTGTREQTPHSTTAG0
			// wire CELL20.OUT_Q7                  SERDES.Q0P_HALTGTWBVLD7
			// wire CELL21.OUT_F0                  SERDES.Q0P_HALTGTWBVLD6
			// wire CELL21.OUT_F1                  SERDES.Q0P_HALTGTWBVLD5
			// wire CELL21.OUT_F2                  SERDES.Q0P_HALTGTWBVLD4
			// wire CELL21.OUT_F3                  SERDES.Q0P_HALTGTWBVLD3
			// wire CELL21.OUT_F4                  SERDES.Q0P_HALTGTWBVLD2
			// wire CELL21.OUT_F5                  SERDES.Q0P_HALTGTWBVLD1
			// wire CELL21.OUT_F6                  SERDES.Q0P_HALTGTWBVLD0
			// wire CELL21.OUT_F7                  SERDES.Q0P_SCANO11
			// wire CELL21.OUT_Q0                  SERDES.Q0P_HALTGTREQDES9
			// wire CELL21.OUT_Q1                  SERDES.Q0P_SCANO2
			// wire CELL21.OUT_Q2                  SERDES.Q0P_SCANO21
			// wire CELL21.OUT_Q3                  SERDES.Q0P_HALTGTREQDES60
			// wire CELL21.OUT_Q4                  SERDES.Q0P_HALTGTREQDES81
			// wire CELL21.OUT_Q5                  SERDES.Q0P_HALTGTREQDES58
			// wire CELL21.OUT_Q6                  SERDES.Q0P_SCANO18
			// wire CELL21.OUT_Q7                  SERDES.Q0P_HALTGTREQDES91
			// wire CELL22.OUT_F0                  SERDES.Q0P_HALTGTREQ
			// wire CELL22.OUT_F1                  SERDES.Q0P_SCANO1
			// wire CELL22.OUT_F2                  SERDES.Q0P_INTCO
			// wire CELL22.OUT_F3                  SERDES.Q0P_HALTGTREQDES126
			// wire CELL22.OUT_F4                  SERDES.Q0P_HALTGTREQDES76
			// wire CELL22.OUT_F5                  SERDES.Q0P_HALTGTREQDES35
			// wire CELL22.OUT_F6                  SERDES.Q0P_INTDO
			// wire CELL22.OUT_F7                  SERDES.Q0P_HALTGTREQDES120
			// wire CELL22.OUT_Q0                  SERDES.Q0P_HALTGTREQDES103
			// wire CELL22.OUT_Q1                  SERDES.Q0P_HALTGTREQDES97
			// wire CELL22.OUT_Q2                  SERDES.Q0P_HALTGTREQDES57
			// wire CELL22.OUT_Q3                  SERDES.Q0P_HALTGTREQDES90
			// wire CELL22.OUT_Q4                  SERDES.Q0P_HALTGTREQDES105
			// wire CELL22.OUT_Q5                  SERDES.Q0P_HALTGTREQDES61
			// wire CELL22.OUT_Q6                  SERDES.Q0P_HALTGTREQDES68
			// wire CELL22.OUT_Q7                  SERDES.Q0P_HALTGTREQDES44
			// wire CELL23.OUT_F0                  SERDES.Q0P_HALTGTREQDES52
			// wire CELL23.OUT_F1                  SERDES.Q0P_HALTGTREQDES104
			// wire CELL23.OUT_F2                  SERDES.Q0P_HALTGTREQDES62
			// wire CELL23.OUT_F3                  SERDES.Q0P_HALTGTREQDES89
			// wire CELL23.OUT_F4                  SERDES.Q0P_HALTGTREQDES54
			// wire CELL23.OUT_F5                  SERDES.Q0P_HALTGTREQDES124
			// wire CELL23.OUT_F6                  SERDES.Q0P_HALTGTREQDES47
			// wire CELL23.OUT_F7                  SERDES.Q0P_HALTGTREQDES77
			// wire CELL23.OUT_Q0                  SERDES.Q0P_HALTGTREQDES102
			// wire CELL23.OUT_Q1                  SERDES.Q0P_INTAO
			// wire CELL23.OUT_Q2                  SERDES.Q0P_HALTGTREQDES41
			// wire CELL23.OUT_Q3                  SERDES.Q0P_HALTGTREQDES31
			// wire CELL23.OUT_Q4                  SERDES.Q0P_HALTGTREQDES127
			// wire CELL23.OUT_Q5                  SERDES.Q0P_INTBO
			// wire CELL23.OUT_Q6                  SERDES.Q0P_HALTGTREQDES21
			// wire CELL23.OUT_Q7                  SERDES.Q0P_HALTGTREQDES23
			// wire CELL24.OUT_F0                  SERDES.Q0P_HALTGTREQDES30
			// wire CELL24.OUT_F1                  SERDES.Q0P_HALTGTREQDES33
			// wire CELL24.OUT_F2                  SERDES.Q0P_HALTGTREQDES24
			// wire CELL24.OUT_F3                  SERDES.Q0P_HALTGTREQDES25
			// wire CELL24.OUT_F4                  SERDES.Q0P_HALTGTREQDES34
			// wire CELL24.OUT_F5                  SERDES.Q0P_HALTGTREQDES51
			// wire CELL24.OUT_F6                  SERDES.Q0P_HALTGTREQDES22
			// wire CELL24.OUT_F7                  SERDES.Q0P_HALTGTREQDES26
			// wire CELL24.OUT_Q0                  SERDES.Q0P_HALTGTREQDES32
			// wire CELL24.OUT_Q1                  SERDES.Q0P_HALTGTREQDES43
			// wire CELL24.OUT_Q2                  SERDES.Q0P_HALTGTREQDES48
			// wire CELL24.OUT_Q3                  SERDES.Q0P_HALTGTREQDES49
			// wire CELL24.OUT_Q4                  SERDES.Q0P_HALTGTREQDES111
			// wire CELL24.OUT_Q5                  SERDES.Q0P_HALTGTREQDES55
			// wire CELL24.OUT_Q6                  SERDES.Q0P_HALTGTREQDES66
			// wire CELL24.OUT_Q7                  SERDES.Q0P_HALTGTREQDES93
			// wire CELL29.IMUX_A0                 SERDES.Q0P_HALTGTCOMPDES9
			// wire CELL29.IMUX_A1                 SERDES.Q0P_HALTGTCOMPDES10
			// wire CELL29.IMUX_A2                 SERDES.Q0P_HALTGTCOMPDES11
			// wire CELL29.IMUX_A3                 SERDES.Q0P_HALTGTCOMPDES13
			// wire CELL29.IMUX_A4                 SERDES.Q0P_HALTGTCOMPDES14
			// wire CELL29.IMUX_A5                 SERDES.Q0P_HALTGTCOMPDES16
			// wire CELL29.IMUX_B0                 SERDES.Q0P_HALTGTCOMPDES17
			// wire CELL29.IMUX_B1                 SERDES.Q0P_HALTGTCOMPDES22
			// wire CELL29.IMUX_B2                 SERDES.Q0P_HALTGTCOMPDES23
			// wire CELL29.IMUX_B3                 SERDES.Q0P_HALTGTCOMPDES24
			// wire CELL29.IMUX_B4                 SERDES.Q0P_HALTGTCOMPDES25
			// wire CELL29.IMUX_B5                 SERDES.Q0P_HALTGTCOMPDES26
			// wire CELL29.IMUX_C0                 SERDES.Q0P_HALTGTCOMPDES27
			// wire CELL29.IMUX_C1                 SERDES.Q0P_HALTGTCOMPDES28
			// wire CELL29.IMUX_C2                 SERDES.Q0P_HALTGTCOMPDES29
			// wire CELL29.IMUX_C3                 SERDES.Q0P_HALTGTCOMPDES30
			// wire CELL29.IMUX_C4                 SERDES.Q0P_HALTGTCOMPDES31
			// wire CELL29.IMUX_C5                 SERDES.Q0P_HALTGTCOMPDES32
			// wire CELL29.IMUX_D0                 SERDES.Q0P_HALTGTCOMPDES33
			// wire CELL29.IMUX_D1                 SERDES.Q0P_HALTGTCOMPDES59
			// wire CELL29.IMUX_D2                 SERDES.Q0P_HALTGTCOMPDES61
			// wire CELL29.IMUX_D3                 SERDES.Q0P_HALTGTCOMPDES62
			// wire CELL29.IMUX_D4                 SERDES.Q0P_HALTGTCOMPDES63
			// wire CELL29.IMUX_D5                 SERDES.Q0P_HALTGTCOMPDES127
			// wire CELL29.IMUX_LSR0               SERDES.Q0P_MBISTMODE
			// wire CELL29.IMUX_LSR1               SERDES.Q0P_SCANRSTN
			// wire CELL29.IMUX_CLK0_DELAY         SERDES.Q0P_SCANCLK
			// wire CELL29.IMUX_CLK1_DELAY         SERDES.Q0P_MBISTCLK
			// wire CELL29.IMUX_CE0                SERDES.Q0P_SCANI19
			// wire CELL29.IMUX_CE1                SERDES.Q0P_SCANI9
			// wire CELL29.IMUX_CE2                SERDES.Q0P_SCANI10
			// wire CELL29.IMUX_CE3                SERDES.Q0P_SCANI20
			// wire CELL29.OUT_F0                  SERDES.Q0P_HALTGTREQDES20
			// wire CELL29.OUT_F1                  SERDES.Q0P_HALTGTREQDES96
			// wire CELL29.OUT_F2                  SERDES.Q0P_HALTGTREQDES95
			// wire CELL29.OUT_F3                  SERDES.Q0P_HALTGTREQDES125
			// wire CELL29.OUT_F4                  SERDES.Q0P_HALTGTREQDES101
			// wire CELL29.OUT_F5                  SERDES.Q0P_HALTGTREQDES99
			// wire CELL29.OUT_F6                  SERDES.Q0P_HALTGTREQDES80
			// wire CELL29.OUT_F7                  SERDES.Q0P_HALTGTREQDES56
			// wire CELL29.OUT_Q0                  SERDES.Q0P_HALTGTREQDES69
			// wire CELL29.OUT_Q1                  SERDES.Q0P_HALTGTREQDES78
			// wire CELL29.OUT_Q2                  SERDES.Q0P_HALTGTREQDES110
			// wire CELL29.OUT_Q3                  SERDES.Q0P_HALTGTREQDES84
			// wire CELL29.OUT_Q4                  SERDES.Q0P_HALTGTREQDES73
			// wire CELL29.OUT_Q5                  SERDES.Q0P_HALTGTREQDES70
			// wire CELL29.OUT_Q6                  SERDES.Q0P_HALTGTREQDES106
			// wire CELL29.OUT_Q7                  SERDES.Q0P_HALTGTREQDES87
			// wire CELL30.IMUX_A0                 SERDES.Q0P_HALTGTCOMPDES64
			// wire CELL30.IMUX_A1                 SERDES.Q0P_HALTGTCOMPDES65
			// wire CELL30.IMUX_A2                 SERDES.Q0P_HALTGTCOMPDES66
			// wire CELL30.IMUX_A3                 SERDES.Q0P_HALTGTCOMPDES67
			// wire CELL30.IMUX_A4                 SERDES.Q0P_HALTGTCOMPDES69
			// wire CELL30.IMUX_A5                 SERDES.Q0P_HALTGTCOMPDES71
			// wire CELL30.IMUX_B0                 SERDES.Q0P_HALTGTCOMPDES72
			// wire CELL30.IMUX_B1                 SERDES.Q0P_HALTGTCOMPDES73
			// wire CELL30.IMUX_B2                 SERDES.Q0P_HALTGTCOMPDES74
			// wire CELL30.IMUX_B3                 SERDES.Q0P_HALTGTCOMPDES77
			// wire CELL30.IMUX_B4                 SERDES.Q0P_HALTGTCOMPDES78
			// wire CELL30.IMUX_B5                 SERDES.Q0P_HALTGTCOMPDES79
			// wire CELL30.IMUX_C0                 SERDES.Q0P_HALTGTCLNTCOMPIDEN
			// wire CELL30.IMUX_C1                 SERDES.Q0P_HALTGTCOMPDES121
			// wire CELL30.IMUX_C2                 SERDES.Q0P_HALTGTCOMPDES80
			// wire CELL30.IMUX_C3                 SERDES.Q0P_HALTGTCOMPDES81
			// wire CELL30.IMUX_C4                 SERDES.Q0P_HALTGTCOMPDES102
			// wire CELL30.IMUX_C5                 SERDES.Q0P_HALTGTCOMPDES95
			// wire CELL30.IMUX_D0                 SERDES.Q0P_HALTGTCOMPDES94
			// wire CELL30.IMUX_D1                 SERDES.Q0P_HALTGTCOMPDES99
			// wire CELL30.IMUX_D2                 SERDES.Q0P_HALTGTCOMPDES103
			// wire CELL30.IMUX_D3                 SERDES.Q0P_HALTGTCOMPDES125
			// wire CELL30.IMUX_D4                 SERDES.Q0P_HALTGTCOMPDES96
			// wire CELL30.IMUX_D5                 SERDES.Q0P_HALTGTCOMPDES126
			// wire CELL30.IMUX_LSR0               SERDES.Q0P_SCANMODE
			// wire CELL30.IMUX_LSR1               SERDES.Q0P_MBISTRSTN
			// wire CELL30.IMUX_CE0                SERDES.Q0P_SCANI24
			// wire CELL30.IMUX_CE1                SERDES.Q0P_SCANI0
			// wire CELL30.IMUX_CE2                SERDES.Q0P_SCANI11
			// wire CELL30.IMUX_CE3                SERDES.Q0P_SCANI17
			// wire CELL30.OUT_F0                  SERDES.Q0P_HALTGTREQDES82
			// wire CELL30.OUT_F1                  SERDES.Q0P_HALTGTREQDES75
			// wire CELL30.OUT_F2                  SERDES.Q0P_HALTGTREQDES109
			// wire CELL30.OUT_F3                  SERDES.Q0P_HALTGTREQDES85
			// wire CELL30.OUT_F4                  SERDES.Q0P_HALTGTREQDES74
			// wire CELL30.OUT_F5                  SERDES.Q0P_HALTGTREQDES71
			// wire CELL30.OUT_F6                  SERDES.Q0P_HALTGTREQDES98
			// wire CELL30.OUT_F7                  SERDES.Q0P_HALTGTREQDES83
			// wire CELL30.OUT_Q0                  SERDES.Q0P_HALTGTREQDES79
			// wire CELL30.OUT_Q1                  SERDES.Q0P_HALTGTREQDES121
			// wire CELL30.OUT_Q2                  SERDES.Q0P_HALTGTREQDES67
			// wire CELL30.OUT_Q3                  SERDES.Q0P_HALTGTREQDES100
			// wire CELL30.OUT_Q4                  SERDES.Q0P_HALTGTREQDES65
			// wire CELL30.OUT_Q5                  SERDES.Q0P_HALTGTREQDES88
			// wire CELL30.OUT_Q6                  SERDES.Q0P_HALTGTREQDES72
			// wire CELL30.OUT_Q7                  SERDES.Q0P_HALTGTREQDES94
			// wire CELL31.IMUX_A0                 SERDES.Q0P_HALTGTCOMPDES101
			// wire CELL31.IMUX_A1                 SERDES.Q0P_HALTGTCOMPDES86
			// wire CELL31.IMUX_A2                 SERDES.Q0P_HALTGTCOMPDES85
			// wire CELL31.IMUX_A3                 SERDES.Q0P_HALTGTCOMPDES90
			// wire CELL31.IMUX_A4                 SERDES.Q0P_HALTGTCOMPDES92
			// wire CELL31.IMUX_A5                 SERDES.Q0P_HALTGTCOMPDES100
			// wire CELL31.IMUX_B0                 SERDES.Q0P_HALTGTCOMPDES98
			// wire CELL31.IMUX_B1                 SERDES.Q0P_HALTGTCOMPDES122
			// wire CELL31.IMUX_B2                 SERDES.Q0P_HALTGTCOMPDES108
			// wire CELL31.IMUX_B3                 SERDES.Q0P_HALTGTCOMPDES123
			// wire CELL31.IMUX_B4                 SERDES.Q0P_HALTGTCOMPDES124
			// wire CELL31.IMUX_B5                 SERDES.Q0P_HALTGTCOMPDES118
			// wire CELL31.IMUX_C0                 SERDES.Q0P_HALTGTCOMPDES116
			// wire CELL31.IMUX_C1                 SERDES.Q0P_HALTGTCOMPDES115
			// wire CELL31.IMUX_C2                 SERDES.Q0P_HALTGTCOMPDES93
			// wire CELL31.IMUX_C3                 SERDES.Q0P_HALTGTCOMPDES104
			// wire CELL31.IMUX_C4                 SERDES.Q0P_HALTGTCOMPDES84
			// wire CELL31.IMUX_C5                 SERDES.Q0P_HALTGTCOMPDES105
			// wire CELL31.IMUX_D0                 SERDES.Q0P_HALTGTCOMPDES83
			// wire CELL31.IMUX_D1                 SERDES.Q0P_HALTGTCOMPDES107
			// wire CELL31.IMUX_D2                 SERDES.Q0P_HALTGTCOMPDES120
			// wire CELL31.IMUX_D3                 SERDES.Q0P_HALTGTCOMPDES89
			// wire CELL31.IMUX_D4                 SERDES.Q0P_HALTGTCOMPDES87
			// wire CELL31.IMUX_D5                 SERDES.Q0P_HALTGTCOMPDES91
			// wire CELL31.IMUX_LSR0               SERDES.Q0P_RSTN
			// wire CELL31.IMUX_LSR1               SERDES.Q0P_SCANENA
			// wire CELL31.IMUX_CE0                SERDES.Q0P_SCANI8
			// wire CELL31.IMUX_CE1                SERDES.Q0P_SCANI12
			// wire CELL31.IMUX_CE2                SERDES.Q0P_SCANI18
			// wire CELL31.IMUX_CE3                SERDES.Q0P_SCANI7
			// wire CELL31.OUT_F0                  SERDES.Q0P_HALTGTREQDES64
			// wire CELL31.OUT_F1                  SERDES.Q0P_HALTGTREQDES63
			// wire CELL31.OUT_F2                  SERDES.Q0P_HALTGTREQDES86
			// wire CELL31.OUT_F3                  SERDES.Q0P_HALTGTREQDES92
			// wire CELL31.OUT_F4                  SERDES.Q0P_HALTGTREQDES53
			// wire CELL31.OUT_F5                  SERDES.Q0P_HALTGTREQDES50
			// wire CELL31.OUT_F6                  SERDES.Q0P_HALTGTREQDES28
			// wire CELL31.OUT_F7                  SERDES.Q0P_HALTGTREQDES29
			// wire CELL31.OUT_Q0                  SERDES.Q0P_HALTGTREQDES123
			// wire CELL31.OUT_Q1                  SERDES.Q0P_HALTGTREQDES59
			// wire CELL31.OUT_Q2                  SERDES.Q0P_HALTGTREQDES46
			// wire CELL31.OUT_Q3                  SERDES.Q0P_HALTGTREQDES45
			// wire CELL31.OUT_Q4                  SERDES.Q0P_HALTGTREQDES27
			// wire CELL31.OUT_Q5                  SERDES.Q0P_HALTGTREQDES122
			// wire CELL31.OUT_Q6                  SERDES.Q0P_HALTGTREQDES42
			// wire CELL31.OUT_Q7                  SERDES.Q0P_SCANO22
			// wire CELL32.IMUX_A0                 SERDES.Q0P_HALTGTCOMPDES113
			// wire CELL32.IMUX_A1                 SERDES.Q0P_HALTGTCOMPDES114
			// wire CELL32.IMUX_A2                 SERDES.Q0P_HALTGTCOMPDES88
			// wire CELL32.IMUX_A3                 SERDES.Q0P_HALTGTCOMPDES117
			// wire CELL32.IMUX_A4                 SERDES.Q0P_HALTGTCOMPDES97
			// wire CELL32.IMUX_A5                 SERDES.Q0P_HALTGTCOMPDES112
			// wire CELL32.IMUX_B0                 SERDES.Q0P_HALTGTCOMPDES82
			// wire CELL32.IMUX_B1                 SERDES.Q0P_HALTGTCOMPDES76
			// wire CELL32.IMUX_B2                 SERDES.Q0P_HALTGTCOMPDES109
			// wire CELL32.IMUX_B3                 SERDES.Q0P_HALTGTCOMPDES111
			// wire CELL32.IMUX_B4                 SERDES.Q0P_HALTGTCOMPDES75
			// wire CELL32.IMUX_B5                 SERDES.Q0P_HALTGTCOMPDES110
			// wire CELL32.IMUX_C0                 SERDES.Q0P_HALTGTCOMPDES106
			// wire CELL32.IMUX_C1                 SERDES.Q0P_HALTGTCOMPDES70
			// wire CELL32.IMUX_C2                 SERDES.Q0P_HALTGTCOMPDES60
			// wire CELL32.IMUX_C3                 SERDES.Q0P_HALTGTCOMPDES58
			// wire CELL32.IMUX_C4                 SERDES.Q0P_HALTGTCOMPDES57
			// wire CELL32.IMUX_C5                 SERDES.Q0P_HALTGTCOMPDES56
			// wire CELL32.IMUX_D0                 SERDES.Q0P_HALTGTCOMPDES55
			// wire CELL32.IMUX_D1                 SERDES.Q0P_HALTGTCOMPDES54
			// wire CELL32.IMUX_D2                 SERDES.Q0P_HALTGTCOMPDES53
			// wire CELL32.IMUX_D3                 SERDES.Q0P_HALTGTCOMPDES52
			// wire CELL32.IMUX_D4                 SERDES.Q0P_HALTGTCOMPDES51
			// wire CELL32.IMUX_D5                 SERDES.Q0P_HALTGTCOMPDES50
			// wire CELL32.IMUX_LSR0               SERDES.Q0P_HOTRSTIN
			// wire CELL32.IMUX_CE0                SERDES.Q0P_SCANI6
			// wire CELL32.IMUX_CE1                SERDES.Q0P_SCANI26
			// wire CELL32.IMUX_CE2                SERDES.Q0P_SCANI25
			// wire CELL32.IMUX_CE3                SERDES.Q0P_SCANI2
			// wire CELL32.OUT_F0                  SERDES.Q0P_HALMSTWRDY
			// wire CELL32.OUT_F1                  SERDES.Q0P_HALTGTREQDES40
			// wire CELL32.OUT_F2                  SERDES.Q0P_SCANO14
			// wire CELL32.OUT_F3                  SERDES.Q0P_HALTGTREQDES36
			// wire CELL32.OUT_F4                  SERDES.Q0P_HALTGTREQDES38
			// wire CELL32.OUT_F5                  SERDES.Q0P_PWRSTATECHNGINT
			// wire CELL32.OUT_F6                  SERDES.Q0P_HALTGTREQDES37
			// wire CELL32.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES116
			// wire CELL32.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES115
			// wire CELL32.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES117
			// wire CELL32.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES114
			// wire CELL32.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES113
			// wire CELL32.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES118
			// wire CELL32.OUT_Q5                  SERDES.Q0P_SCANO19
			// wire CELL32.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES109
			// wire CELL32.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES112
			// wire CELL33.IMUX_A0                 SERDES.Q0P_HALTGTCOMPDES49
			// wire CELL33.IMUX_A1                 SERDES.Q0P_HALTGTCOMPDES48
			// wire CELL33.IMUX_A2                 SERDES.Q0P_HALTGTCOMPDES47
			// wire CELL33.IMUX_A3                 SERDES.Q0P_HALTGTCOMPDES46
			// wire CELL33.IMUX_A4                 SERDES.Q0P_HALTGTCOMPDES45
			// wire CELL33.IMUX_A5                 SERDES.Q0P_HALTGTCOMPDES44
			// wire CELL33.IMUX_B0                 SERDES.Q0P_HALTGTCOMPDES43
			// wire CELL33.IMUX_B1                 SERDES.Q0P_HALTGTCOMPDES42
			// wire CELL33.IMUX_B2                 SERDES.Q0P_HALTGTCOMPDES41
			// wire CELL33.IMUX_B3                 SERDES.Q0P_HALTGTCOMPDES40
			// wire CELL33.IMUX_B4                 SERDES.Q0P_HALTGTCOMPDES39
			// wire CELL33.IMUX_B5                 SERDES.Q0P_HALTGTCOMPDES38
			// wire CELL33.IMUX_C0                 SERDES.Q0P_HALTGTCOMPDES37
			// wire CELL33.IMUX_C1                 SERDES.Q0P_HALTGTCOMPDES36
			// wire CELL33.IMUX_C2                 SERDES.Q0P_HALTGTCOMPDES35
			// wire CELL33.IMUX_C3                 SERDES.Q0P_HALTGTCOMPDES34
			// wire CELL33.IMUX_C4                 SERDES.Q0P_HALTGTCOMPDES21
			// wire CELL33.IMUX_C5                 SERDES.Q0P_HALTGTCOMPDES68
			// wire CELL33.IMUX_D0                 SERDES.Q0P_HALTGTCOMPDES20
			// wire CELL33.IMUX_D1                 SERDES.Q0P_HALTGTCOMPDES19
			// wire CELL33.IMUX_D2                 SERDES.Q0P_HALTGTCOMPDES18
			// wire CELL33.IMUX_D3                 SERDES.Q0P_HALTGTCOMPDES15
			// wire CELL33.IMUX_D4                 SERDES.Q0P_HALTGTCOMPDES12
			// wire CELL33.IMUX_D5                 SERDES.Q0P_HALTGTCOMPDES8
			// wire CELL33.IMUX_CE0                SERDES.Q0P_SCANI16
			// wire CELL33.IMUX_CE1                SERDES.Q0P_SCANI14
			// wire CELL33.IMUX_CE2                SERDES.Q0P_SCANI21
			// wire CELL33.IMUX_CE3                SERDES.Q0P_SCANI1
			// wire CELL33.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES108
			// wire CELL33.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES110
			// wire CELL33.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES107
			// wire CELL33.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES126
			// wire CELL33.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES125
			// wire CELL33.OUT_F5                  SERDES.Q0P_HALMSTCOMPDES111
			// wire CELL33.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES127
			// wire CELL33.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES119
			// wire CELL33.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES79
			// wire CELL33.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES104
			// wire CELL33.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES102
			// wire CELL33.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES101
			// wire CELL33.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES103
			// wire CELL33.OUT_Q5                  SERDES.Q0P_HALMSTCOMPDES76
			// wire CELL33.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES67
			// wire CELL33.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES72
			// wire CELL34.IMUX_A0                 SERDES.Q0P_HALTGTCOMPDES7
			// wire CELL34.IMUX_A1                 SERDES.Q0P_HALTGTCOMPDES6
			// wire CELL34.IMUX_A2                 SERDES.Q0P_HALTGTCOMPDES5
			// wire CELL34.IMUX_A3                 SERDES.Q0P_HALTGTCOMPDES4
			// wire CELL34.IMUX_A4                 SERDES.Q0P_HALTGTCOMPDES3
			// wire CELL34.IMUX_A5                 SERDES.Q0P_HALTGTCOMPDES2
			// wire CELL34.IMUX_B0                 SERDES.Q0P_HALTGTCOMPDES1
			// wire CELL34.IMUX_B1                 SERDES.Q0P_HALTGTCOMPDES0
			// wire CELL34.IMUX_B2                 SERDES.Q0P_HALTGTCOMPBVLD7
			// wire CELL34.IMUX_B3                 SERDES.Q0P_HALTGTCOMPBVLD6
			// wire CELL34.IMUX_B4                 SERDES.Q0P_HALTGTCOMPBVLD5
			// wire CELL34.IMUX_B5                 SERDES.Q0P_HALTGTCOMPBVLD4
			// wire CELL34.IMUX_C0                 SERDES.Q0P_HALTGTCOMPBVLD3
			// wire CELL34.IMUX_C1                 SERDES.Q0P_HALTGTCOMPBVLD2
			// wire CELL34.IMUX_C2                 SERDES.Q0P_HALTGTCOMPBVLD1
			// wire CELL34.IMUX_C3                 SERDES.Q0P_HALTGTCOMPBVLD0
			// wire CELL34.IMUX_C4                 SERDES.Q0P_HALTGTCLNTCOMPID15
			// wire CELL34.IMUX_C5                 SERDES.Q0P_HALTGTCLNTCOMPID14
			// wire CELL34.IMUX_D0                 SERDES.Q0P_HALTGTCLNTCOMPID13
			// wire CELL34.IMUX_D1                 SERDES.Q0P_HALTGTCLNTCOMPID12
			// wire CELL34.IMUX_D2                 SERDES.Q0P_HALTGTCLNTCOMPID11
			// wire CELL34.IMUX_D3                 SERDES.Q0P_HALTGTCLNTCOMPID10
			// wire CELL34.IMUX_D4                 SERDES.Q0P_HALTGTCLNTCOMPID9
			// wire CELL34.IMUX_D5                 SERDES.Q0P_HALTGTCLNTCOMPID8
			// wire CELL34.IMUX_CE0                SERDES.Q0P_SCANI13
			// wire CELL34.IMUX_CE1                SERDES.Q0P_SCANI3
			// wire CELL34.IMUX_CE2                SERDES.Q0P_SCANI15
			// wire CELL34.IMUX_CE3                SERDES.Q0P_SCANI23
			// wire CELL34.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES75
			// wire CELL34.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES105
			// wire CELL34.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES70
			// wire CELL34.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES74
			// wire CELL34.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES106
			// wire CELL34.OUT_F5                  SERDES.Q0P_SCANO8
			// wire CELL34.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES73
			// wire CELL34.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES71
			// wire CELL34.OUT_Q0                  SERDES.Q0P_HALTGTREQDES39
			// wire CELL34.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES68
			// wire CELL34.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES91
			// wire CELL34.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES93
			// wire CELL34.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES66
			// wire CELL34.OUT_Q5                  SERDES.Q0P_HALMSTCOMPDES90
			// wire CELL34.OUT_Q6                  SERDES.Q0P_SCANO5
			// wire CELL34.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES64
			// wire CELL35.IMUX_A0                 SERDES.Q0P_HALTGTCLNTCOMPID7
			// wire CELL35.IMUX_A1                 SERDES.Q0P_HALTGTCLNTCOMPID6
			// wire CELL35.IMUX_A2                 SERDES.Q0P_HALTGTCLNTCOMPID5
			// wire CELL35.IMUX_A3                 SERDES.Q0P_HALTGTCLNTCOMPID4
			// wire CELL35.IMUX_A4                 SERDES.Q0P_HALTGTCLNTCOMPID3
			// wire CELL35.IMUX_A5                 SERDES.Q0P_HALTGTCLNTCOMPID2
			// wire CELL35.IMUX_B0                 SERDES.Q0P_HALTGTCLNTCOMPID1
			// wire CELL35.IMUX_B1                 SERDES.Q0P_HALTGTCLNTCOMPID0
			// wire CELL35.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES106
			// wire CELL35.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES105
			// wire CELL35.IMUX_B4                 SERDES.Q0P_HALTGTCAREQDES104
			// wire CELL35.IMUX_B5                 SERDES.Q0P_HALTGTCAREQDES98
			// wire CELL35.IMUX_C0                 SERDES.Q0P_HALTGTCAREQDES97
			// wire CELL35.IMUX_C1                 SERDES.Q0P_HALTGTCAREQDES96
			// wire CELL35.IMUX_C2                 SERDES.Q0P_HALTGTCAREQDES94
			// wire CELL35.IMUX_C3                 SERDES.Q0P_HALTGTCAREQDES93
			// wire CELL35.IMUX_C4                 SERDES.Q0P_HALTGTCAREQDES92
			// wire CELL35.IMUX_C5                 SERDES.Q0P_HALTGTCAREQDES91
			// wire CELL35.IMUX_D0                 SERDES.Q0P_HALTGTCAREQDES90
			// wire CELL35.IMUX_D1                 SERDES.Q0P_HALTGTCAREQDES89
			// wire CELL35.IMUX_D2                 SERDES.Q0P_HALTGTCAREQDES88
			// wire CELL35.IMUX_D3                 SERDES.Q0P_HALTGTCAREQDES87
			// wire CELL35.IMUX_D4                 SERDES.Q0P_HALTGTCAREQDES85
			// wire CELL35.IMUX_D5                 SERDES.Q0P_HALTGTCAREQDES121
			// wire CELL35.IMUX_CE0                SERDES.Q0P_SCANI22
			// wire CELL35.IMUX_CE1                SERDES.Q0P_SCANI4
			// wire CELL35.IMUX_CE2                SERDES.Q0P_SCANI5
			// wire CELL35.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES94
			// wire CELL35.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES92
			// wire CELL35.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES69
			// wire CELL35.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES65
			// wire CELL35.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES95
			// wire CELL35.OUT_F5                  SERDES.Q0P_MSIVECCNT1
			// wire CELL35.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES89
			// wire CELL35.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES88
			// wire CELL35.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES77
			// wire CELL35.OUT_Q1                  SERDES.Q0P_MSIVECCNT2
			// wire CELL35.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES78
			// wire CELL35.OUT_Q3                  SERDES.Q0P_MSIVECCNT0
			// wire CELL35.OUT_Q4                  SERDES.Q0P_SCANO7
			// wire CELL35.OUT_Q5                  SERDES.Q0P_INTACK
			// wire CELL35.OUT_Q6                  SERDES.Q0P_MSIEN
			// wire CELL35.OUT_Q7                  SERDES.Q0P_SCANO9
			// wire CELL36.IMUX_A2                 SERDES.Q0P_HALTGTCAREQDES84
			// wire CELL36.IMUX_A3                 SERDES.Q0P_HALTGTCAREQDES80
			// wire CELL36.IMUX_A4                 SERDES.Q0P_HALTGTCAREQDES79
			// wire CELL36.IMUX_A5                 SERDES.Q0P_HALTGTCAREQDES78
			// wire CELL36.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES77
			// wire CELL36.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES76
			// wire CELL36.IMUX_B4                 SERDES.Q0P_HALTGTCAREQDES75
			// wire CELL36.IMUX_B5                 SERDES.Q0P_HALTGTCAREQDES74
			// wire CELL36.IMUX_C2                 SERDES.Q0P_HALTGTCAREQDES99
			// wire CELL36.IMUX_C3                 SERDES.Q0P_HALTGTCAREQDES86
			// wire CELL36.IMUX_C4                 SERDES.Q0P_HALTGTCAREQDES73
			// wire CELL36.IMUX_C5                 SERDES.Q0P_HALTGTCAREQDES72
			// wire CELL36.IMUX_D2                 SERDES.Q0P_HALTGTCAREQDES71
			// wire CELL36.IMUX_D3                 SERDES.Q0P_HALTGTCAREQDES70
			// wire CELL36.IMUX_D4                 SERDES.Q0P_HALTGTCAREQDES69
			// wire CELL36.IMUX_D5                 SERDES.Q0P_HALTGTCAREQDES68
			// wire CELL36.OUT_F2                  SERDES.Q0P_HALMSTRBVLD4
			// wire CELL36.OUT_F3                  SERDES.Q0P_HALMSTRBVLD3
			// wire CELL36.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES85
			// wire CELL36.OUT_F5                  SERDES.Q0P_HALMSTCOMPDES120
			// wire CELL36.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES84
			// wire CELL36.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES87
			// wire CELL36.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES86
			// wire CELL36.OUT_Q3                  SERDES.Q0P_HALMSTRBVLD1
			// wire CELL36.OUT_Q4                  SERDES.Q0P_HALMSTRBVLD7
			// wire CELL36.OUT_Q5                  SERDES.Q0P_HALMSTRBVLD6
			// wire CELL36.OUT_Q6                  SERDES.Q0P_HALMSTCOMPVLD
			// wire CELL36.OUT_Q7                  SERDES.Q0P_HALMSTCOMPSOP
			// wire CELL37.IMUX_A0                 SERDES.Q0P_HALTGTCAREQDES82
			// wire CELL37.IMUX_A1                 SERDES.Q0P_HALTGTCAREQDES67
			// wire CELL37.IMUX_A2                 SERDES.Q0P_HALTGTCAREQDES66
			// wire CELL37.IMUX_A3                 SERDES.Q0P_HALTGTCAREQDES65
			// wire CELL37.IMUX_A4                 SERDES.Q0P_HALTGTCAREQDES64
			// wire CELL37.IMUX_A5                 SERDES.Q0P_HALTGTCAREQDES63
			// wire CELL37.IMUX_B0                 SERDES.Q0P_HALTGTCAREQDES62
			// wire CELL37.IMUX_B1                 SERDES.Q0P_HALTGTCAREQDES83
			// wire CELL37.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES61
			// wire CELL37.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES60
			// wire CELL37.IMUX_B4                 SERDES.Q0P_HALTGTCAREQDES95
			// wire CELL37.IMUX_B5                 SERDES.Q0P_HALTGTCAREQDES59
			// wire CELL37.IMUX_C0                 SERDES.Q0P_HALTGTCAREQDES58
			// wire CELL37.IMUX_C1                 SERDES.Q0P_HALTGTCAREQDES57
			// wire CELL37.IMUX_C2                 SERDES.Q0P_HALTGTCAREQDES56
			// wire CELL37.IMUX_C3                 SERDES.Q0P_HALTGTCAREQDES55
			// wire CELL37.IMUX_C4                 SERDES.Q0P_HALTGTCAREQDES54
			// wire CELL37.IMUX_C5                 SERDES.Q0P_HALTGTCAREQDES53
			// wire CELL37.IMUX_D0                 SERDES.Q0P_HALTGTCAREQDES52
			// wire CELL37.IMUX_D1                 SERDES.Q0P_HALTGTCAREQDES100
			// wire CELL37.IMUX_D2                 SERDES.Q0P_HALTGTCAREQDES51
			// wire CELL37.IMUX_D3                 SERDES.Q0P_HALTGTCAREQDES50
			// wire CELL37.IMUX_D4                 SERDES.Q0P_HALTGTCAREQDES49
			// wire CELL37.IMUX_D5                 SERDES.Q0P_HALTGTCAREQDES48
			// wire CELL37.OUT_F0                  SERDES.Q0P_HALMSTRBVLD0
			// wire CELL37.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES0
			// wire CELL37.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES83
			// wire CELL37.OUT_F3                  SERDES.Q0P_HALMSTCOMPEOP
			// wire CELL37.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES1
			// wire CELL37.OUT_F5                  SERDES.Q0P_HALMSTRBVLD5
			// wire CELL37.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES80
			// wire CELL37.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES100
			// wire CELL37.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES2
			// wire CELL37.OUT_Q1                  SERDES.Q0P_SCANO6
			// wire CELL37.OUT_Q2                  SERDES.Q0P_HALMSTRBVLD2
			// wire CELL37.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES81
			// wire CELL37.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES99
			// wire CELL37.OUT_Q5                  SERDES.Q0P_HALMSTCOMPDES30
			// wire CELL37.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES96
			// wire CELL37.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES38
			// wire CELL38.IMUX_A0                 SERDES.Q0P_HALTGTCAREQDES81
			// wire CELL38.IMUX_A1                 SERDES.Q0P_HALTGTCAREQDES101
			// wire CELL38.IMUX_A2                 SERDES.Q0P_HALTGTCAREQDES47
			// wire CELL38.IMUX_A3                 SERDES.Q0P_HALTGTCAREQDES46
			// wire CELL38.IMUX_A4                 SERDES.Q0P_HALTGTCAREQDES45
			// wire CELL38.IMUX_A5                 SERDES.Q0P_HALTGTCAREQDES44
			// wire CELL38.IMUX_B0                 SERDES.Q0P_HALTGTCAREQDES43
			// wire CELL38.IMUX_B1                 SERDES.Q0P_HALTGTCAREQDES42
			// wire CELL38.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES41
			// wire CELL38.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES40
			// wire CELL38.IMUX_B4                 SERDES.Q0P_HALTGTCAREQDES39
			// wire CELL38.IMUX_B5                 SERDES.Q0P_HALTGTCAREQDES38
			// wire CELL38.IMUX_C0                 SERDES.Q0P_HALTGTCAREQDES37
			// wire CELL38.IMUX_C1                 SERDES.Q0P_HALTGTCAREQDES102
			// wire CELL38.IMUX_C2                 SERDES.Q0P_HALTGTCAREQDES103
			// wire CELL38.IMUX_C3                 SERDES.Q0P_HALTGTCAREQDES36
			// wire CELL38.IMUX_C4                 SERDES.Q0P_HALTGTCAREQDES35
			// wire CELL38.IMUX_C5                 SERDES.Q0P_HALTGTCAREQDES34
			// wire CELL38.IMUX_D0                 SERDES.Q0P_HALTGTCAREQDES33
			// wire CELL38.IMUX_D1                 SERDES.Q0P_HALTGTCAREQDES32
			// wire CELL38.IMUX_D2                 SERDES.Q0P_HALTGTCAREQDES31
			// wire CELL38.IMUX_D3                 SERDES.Q0P_HALTGTCAREQDES30
			// wire CELL38.IMUX_D4                 SERDES.Q0P_HALTGTCAREQDES29
			// wire CELL38.IMUX_D5                 SERDES.Q0P_HALTGTCAREQDES28
			// wire CELL38.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES97
			// wire CELL38.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES98
			// wire CELL38.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES82
			// wire CELL38.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES32
			// wire CELL38.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES55
			// wire CELL38.OUT_F5                  SERDES.Q0P_HALMSTCOMPDES37
			// wire CELL38.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES123
			// wire CELL38.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES33
			// wire CELL38.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES11
			// wire CELL38.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES3
			// wire CELL38.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES5
			// wire CELL38.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES34
			// wire CELL38.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES48
			// wire CELL38.OUT_Q5                  SERDES.Q0P_HALMSTCOMPDES122
			// wire CELL38.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES4
			// wire CELL38.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES14
			// wire CELL39.IMUX_A0                 SERDES.Q0P_HALTGTCAREQDES27
			// wire CELL39.IMUX_A1                 SERDES.Q0P_HALTGTCAREQDES26
			// wire CELL39.IMUX_A2                 SERDES.Q0P_HALTGTCAREQDES25
			// wire CELL39.IMUX_A3                 SERDES.Q0P_HALTGTCAREQDES24
			// wire CELL39.IMUX_B0                 SERDES.Q0P_HALTGTCAREQDES23
			// wire CELL39.IMUX_B1                 SERDES.Q0P_HALTGTCAREQDES22
			// wire CELL39.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES21
			// wire CELL39.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES20
			// wire CELL39.IMUX_C0                 SERDES.Q0P_HALTGTCAREQDES19
			// wire CELL39.IMUX_C1                 SERDES.Q0P_HALTGTCAREQDES18
			// wire CELL39.IMUX_C2                 SERDES.Q0P_HALTGTCAREQDES17
			// wire CELL39.IMUX_C3                 SERDES.Q0P_HALTGTCAREQDES16
			// wire CELL39.IMUX_D0                 SERDES.Q0P_HALTGTCAREQDES15
			// wire CELL39.IMUX_D1                 SERDES.Q0P_HALTGTCAREQDES14
			// wire CELL39.IMUX_D2                 SERDES.Q0P_HALTGTCAREQDES13
			// wire CELL39.IMUX_D3                 SERDES.Q0P_HALTGTCAREQDES12
			// wire CELL39.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES6
			// wire CELL39.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES121
			// wire CELL39.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES63
			// wire CELL39.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES60
			// wire CELL39.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES50
			// wire CELL39.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES51
			// wire CELL39.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES59
			// wire CELL39.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES36
			// wire CELL39.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES47
			// wire CELL39.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES35
			// wire CELL39.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES15
			// wire CELL39.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES13
			// wire CELL40.IMUX_A0                 SERDES.Q0P_HALTGTCAREQDES11
			// wire CELL40.IMUX_A1                 SERDES.Q0P_HALTGTCAREQDES10
			// wire CELL40.IMUX_A2                 SERDES.Q0P_HALTGTCAREQDES9
			// wire CELL40.IMUX_A3                 SERDES.Q0P_HALTGTCAREQDES8
			// wire CELL40.IMUX_A4                 SERDES.Q0P_HALTGTCAREQDES7
			// wire CELL40.IMUX_A5                 SERDES.Q0P_HALTGTCAREQDES6
			// wire CELL40.IMUX_B0                 SERDES.Q0P_HALTGTCAREQDES5
			// wire CELL40.IMUX_B1                 SERDES.Q0P_HALTGTCAREQDES4
			// wire CELL40.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES3
			// wire CELL40.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES2
			// wire CELL40.IMUX_B4                 SERDES.Q0P_HALTGTCAREQDES1
			// wire CELL40.IMUX_B5                 SERDES.Q0P_HALTGTACK
			// wire CELL40.IMUX_C0                 SERDES.Q0P_HALTGTWRDY
			// wire CELL40.IMUX_C1                 SERDES.Q0P_HALTGTCAREQDES0
			// wire CELL40.IMUX_C2                 SERDES.Q0P_HALMSTREQDES124
			// wire CELL40.IMUX_C3                 SERDES.Q0P_HALMSTREQDES123
			// wire CELL40.IMUX_C4                 SERDES.Q0P_HALMSTREQDES125
			// wire CELL40.IMUX_C5                 SERDES.Q0P_HALMSTREQDES122
			// wire CELL40.IMUX_D0                 SERDES.Q0P_HALMSTREQDES121
			// wire CELL40.IMUX_D1                 SERDES.Q0P_HALTGTCAREQDES120
			// wire CELL40.IMUX_D2                 SERDES.Q0P_HALMSTREQDES120
			// wire CELL40.IMUX_D3                 SERDES.Q0P_HALMSTREQDES119
			// wire CELL40.IMUX_D4                 SERDES.Q0P_HALMSTREQDES118
			// wire CELL40.IMUX_D5                 SERDES.Q0P_HALMSTREQDES117
			// wire CELL40.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES31
			// wire CELL40.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES17
			// wire CELL40.OUT_F2                  SERDES.Q0P_MAXREADREQSIZE1
			// wire CELL40.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES53
			// wire CELL40.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES49
			// wire CELL40.OUT_F5                  SERDES.Q0P_HALMSTCOMPDES61
			// wire CELL40.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES46
			// wire CELL40.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES45
			// wire CELL40.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES58
			// wire CELL40.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES40
			// wire CELL40.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES20
			// wire CELL40.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES44
			// wire CELL40.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES8
			// wire CELL40.OUT_Q5                  SERDES.Q0P_HALMSTCOMPDES23
			// wire CELL40.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES54
			// wire CELL40.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES56
			// wire CELL41.IMUX_A0                 SERDES.Q0P_HALMSTREQDES116
			// wire CELL41.IMUX_A1                 SERDES.Q0P_HALMSTREQDES113
			// wire CELL41.IMUX_A2                 SERDES.Q0P_HALMSTREQDES112
			// wire CELL41.IMUX_A3                 SERDES.Q0P_HALMSTREQDES111
			// wire CELL41.IMUX_A4                 SERDES.Q0P_HALMSTREQDES109
			// wire CELL41.IMUX_A5                 SERDES.Q0P_HALMSTREQDES108
			// wire CELL41.IMUX_B0                 SERDES.Q0P_HALMSTREQDES114
			// wire CELL41.IMUX_B1                 SERDES.Q0P_HALMSTREQDES106
			// wire CELL41.IMUX_B2                 SERDES.Q0P_HALMSTREQDES105
			// wire CELL41.IMUX_B3                 SERDES.Q0P_HALMSTREQDES104
			// wire CELL41.IMUX_B4                 SERDES.Q0P_HALMSTREQDES103
			// wire CELL41.IMUX_B5                 SERDES.Q0P_HALMSTREQDES102
			// wire CELL41.IMUX_C0                 SERDES.Q0P_HALMSTREQDES126
			// wire CELL41.IMUX_C1                 SERDES.Q0P_HALMSTREQDES107
			// wire CELL41.IMUX_C2                 SERDES.Q0P_HALMSTREQDES115
			// wire CELL41.IMUX_C3                 SERDES.Q0P_HALMSTREQDES110
			// wire CELL41.IMUX_C4                 SERDES.Q0P_HALMSTREQDES101
			// wire CELL41.IMUX_C5                 SERDES.Q0P_HALMSTREQDES100
			// wire CELL41.IMUX_D0                 SERDES.Q0P_HALMSTREQDES99
			// wire CELL41.IMUX_D1                 SERDES.Q0P_HALMSTREQDES98
			// wire CELL41.IMUX_D2                 SERDES.Q0P_HALMSTREQDES97
			// wire CELL41.IMUX_D3                 SERDES.Q0P_HALMSTREQDES96
			// wire CELL41.IMUX_D4                 SERDES.Q0P_HALMSTREQDES95
			// wire CELL41.IMUX_D5                 SERDES.Q0P_HALMSTREQDES94
			// wire CELL41.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES52
			// wire CELL41.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES9
			// wire CELL41.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES10
			// wire CELL41.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES43
			// wire CELL41.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES7
			// wire CELL41.OUT_F5                  SERDES.Q0P_HALMSTCOMPDES29
			// wire CELL41.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES12
			// wire CELL41.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES41
			// wire CELL41.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES16
			// wire CELL41.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES62
			// wire CELL41.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES57
			// wire CELL41.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES42
			// wire CELL41.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES22
			// wire CELL41.OUT_Q5                  SERDES.Q0P_HALMSTCOMPDES19
			// wire CELL41.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES39
			// wire CELL41.OUT_Q7                  SERDES.Q0P_RCBSTS
			// wire CELL42.IMUX_A2                 SERDES.Q0P_HALMSTREQDES93
			// wire CELL42.IMUX_A3                 SERDES.Q0P_HALMSTREQDES92
			// wire CELL42.IMUX_A4                 SERDES.Q0P_HALMSTREQDES91
			// wire CELL42.IMUX_A5                 SERDES.Q0P_HALMSTREQDES90
			// wire CELL42.IMUX_B2                 SERDES.Q0P_HALMSTREQDES89
			// wire CELL42.IMUX_B3                 SERDES.Q0P_HALMSTREQDES88
			// wire CELL42.IMUX_B4                 SERDES.Q0P_HALMSTREQDES87
			// wire CELL42.IMUX_B5                 SERDES.Q0P_HALMSTREQDES85
			// wire CELL42.IMUX_C2                 SERDES.Q0P_HALMSTREQDES84
			// wire CELL42.IMUX_C3                 SERDES.Q0P_HALTGTCOMPERR
			// wire CELL42.IMUX_C4                 SERDES.Q0P_HALTGTCOMPVLD
			// wire CELL42.IMUX_C5                 SERDES.Q0P_HALTGTCOMPSOP
			// wire CELL42.IMUX_D2                 SERDES.Q0P_HALMSTREQDES83
			// wire CELL42.IMUX_D3                 SERDES.Q0P_HALMSTREQDES82
			// wire CELL42.IMUX_D4                 SERDES.Q0P_HALMSTREQDES81
			// wire CELL42.IMUX_D5                 SERDES.Q0P_HALMSTREQDES79
			// wire CELL42.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES28
			// wire CELL42.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES26
			// wire CELL42.OUT_F4                  SERDES.Q0P_MSIXMASK
			// wire CELL42.OUT_F5                  SERDES.Q0P_HALMSTCOMPDES27
			// wire CELL42.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES25
			// wire CELL42.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES24
			// wire CELL42.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES18
			// wire CELL42.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES21
			// wire CELL42.OUT_Q4                  SERDES.Q0P_FTLERROUT
			// wire CELL42.OUT_Q5                  SERDES.Q0P_MAXREADREQSIZE2
			// wire CELL42.OUT_Q6                  SERDES.Q0P_TPHSTMODE2
			// wire CELL42.OUT_Q7                  SERDES.Q0P_FUNCSTS2
			// wire CELL43.IMUX_A0                 SERDES.Q0P_HALTGTCOMPEOP
			// wire CELL43.IMUX_A1                 SERDES.Q0P_HALMSTREQDES75
			// wire CELL43.IMUX_A2                 SERDES.Q0P_HALMSTREQDES74
			// wire CELL43.IMUX_A3                 SERDES.Q0P_HALMSTREQDES72
			// wire CELL43.IMUX_A4                 SERDES.Q0P_HALMSTREQDES127
			// wire CELL43.IMUX_A5                 SERDES.Q0P_HALMSTREQ
			// wire CELL43.IMUX_B0                 SERDES.Q0P_HALMSTREQDES71
			// wire CELL43.IMUX_B1                 SERDES.Q0P_HALMSTREQDES77
			// wire CELL43.IMUX_B2                 SERDES.Q0P_HALMSTREQDES80
			// wire CELL43.IMUX_B3                 SERDES.Q0P_HALMSTREQDES70
			// wire CELL43.IMUX_B4                 SERDES.Q0P_HALTGTNPREJ
			// wire CELL43.IMUX_B5                 SERDES.Q0P_HALMSTREQDES76
			// wire CELL43.IMUX_C0                 SERDES.Q0P_HALMSTREQDES64
			// wire CELL43.IMUX_C1                 SERDES.Q0P_HALMSTREQDES65
			// wire CELL43.IMUX_C2                 SERDES.Q0P_HALMSTREQDES78
			// wire CELL43.IMUX_C3                 SERDES.Q0P_HALMSTREQDES63
			// wire CELL43.IMUX_C4                 SERDES.Q0P_HALMSTREQDES62
			// wire CELL43.IMUX_C5                 SERDES.Q0P_HALMSTREQDES66
			// wire CELL43.IMUX_D0                 SERDES.Q0P_HALMSTREQDES57
			// wire CELL43.IMUX_D1                 SERDES.Q0P_HALMSTREQDES58
			// wire CELL43.IMUX_D2                 SERDES.Q0P_HALMSTREQDES60
			// wire CELL43.IMUX_D3                 SERDES.Q0P_HALMSTREQDES61
			// wire CELL43.IMUX_D4                 SERDES.Q0P_HALMSTREQDES69
			// wire CELL43.IMUX_D5                 SERDES.Q0P_HALMSTREQDES68
			// wire CELL43.OUT_F1                  SERDES.Q0P_FUNCPWRSTATE1
			// wire CELL43.OUT_F2                  SERDES.Q0P_TPHSTMODE0
			// wire CELL43.OUT_F3                  SERDES.Q0P_FUNCPWRSTATE0
			// wire CELL43.OUT_F5                  SERDES.Q0P_CORERROUT
			// wire CELL43.OUT_F6                  SERDES.Q0P_FUNCSTS1
			// wire CELL43.OUT_F7                  SERDES.Q0P_NFTLERROUT
			// wire CELL43.OUT_Q0                  SERDES.Q0P_FUNCPWRSTATE2
			// wire CELL43.OUT_Q1                  SERDES.Q0P_HALMSTREJ
			// wire CELL43.OUT_Q2                  SERDES.Q0P_SCANO10
			// wire CELL43.OUT_Q3                  SERDES.Q0P_FUNCSTS0
			// wire CELL43.OUT_Q4                  SERDES.Q0P_HALMSTACK
			// wire CELL43.OUT_Q5                  SERDES.Q0P_MSIXEN
			// wire CELL43.OUT_Q6                  SERDES.Q0P_MAXREADREQSIZE0
			// wire CELL43.OUT_Q7                  SERDES.Q0P_FUNCSTS3
			// wire CELL44.IMUX_A0                 SERDES.Q0P_HALMSTREQDES59
			// wire CELL44.IMUX_A1                 SERDES.Q0P_HALMSTREQDES56
			// wire CELL44.IMUX_A2                 SERDES.Q0P_HALMSTREQDES73
			// wire CELL44.IMUX_A3                 SERDES.Q0P_HALMSTREQDES54
			// wire CELL44.IMUX_A4                 SERDES.Q0P_HALMSTREQDES55
			// wire CELL44.IMUX_A5                 SERDES.Q0P_HALMSTREQDES67
			// wire CELL44.IMUX_B0                 SERDES.Q0P_HALMSTREQDES53
			// wire CELL44.IMUX_B1                 SERDES.Q0P_HALMSTREQDES50
			// wire CELL44.IMUX_B2                 SERDES.Q0P_HALMSTREQDES46
			// wire CELL44.IMUX_B3                 SERDES.Q0P_HALMSTREQDES47
			// wire CELL44.IMUX_B4                 SERDES.Q0P_HALMSTREQDES51
			// wire CELL44.IMUX_B5                 SERDES.Q0P_HALMSTREQDES52
			// wire CELL44.IMUX_C0                 SERDES.Q0P_HALMSTREQDES49
			// wire CELL44.IMUX_C1                 SERDES.Q0P_HALMSTREQDES48
			// wire CELL44.IMUX_C2                 SERDES.Q0P_HALMSTREQDES45
			// wire CELL44.IMUX_C3                 SERDES.Q0P_HALMSTREQDES43
			// wire CELL44.IMUX_C4                 SERDES.Q0P_HALMSTREQDES42
			// wire CELL44.IMUX_C5                 SERDES.Q0P_HALMSTREQDES44
			// wire CELL44.IMUX_D0                 SERDES.Q0P_HALMSTREQDES40
			// wire CELL44.IMUX_D1                 SERDES.Q0P_HALMSTREQDES7
			// wire CELL44.IMUX_D2                 SERDES.Q0P_HALMSTREQDES39
			// wire CELL44.IMUX_D3                 SERDES.Q0P_HALMSTREQDES23
			// wire CELL44.IMUX_D4                 SERDES.Q0P_HALMSTREQDES37
			// wire CELL44.IMUX_D5                 SERDES.Q0P_HALMSTREQDES41
			// wire CELL44.OUT_F0                  SERDES.Q0P_TPHSTMODE1
			// wire CELL44.OUT_F1                  SERDES.Q0P_HALMSTTAG2
			// wire CELL44.OUT_F2                  SERDES.Q0P_LCLINT
			// wire CELL44.OUT_F3                  SERDES.Q0P_HALMSTTAG1
			// wire CELL44.OUT_F4                  SERDES.Q0P_HALMSTTAG3
			// wire CELL44.OUT_F5                  SERDES.Q0P_HALMSTTAG4
			// wire CELL44.OUT_F6                  SERDES.Q0P_HALMSTTAG0
			// wire CELL44.OUT_F7                  SERDES.Q0P_MSIMSGABRT
			// wire CELL44.OUT_Q0                  SERDES.Q0P_TPHREQENABLE
			// wire CELL44.OUT_Q1                  SERDES.Q0P_DBGDATOUT5
			// wire CELL44.OUT_Q2                  SERDES.Q0P_MSIMSGSENT
			// wire CELL44.OUT_Q3                  SERDES.Q0P_DBGDATOUT7
			// wire CELL44.OUT_Q4                  SERDES.Q0P_DBGDATOUT8
			// wire CELL44.OUT_Q5                  SERDES.Q0P_SCANO12
			// wire CELL44.OUT_Q6                  SERDES.Q0P_DBGDATOUT12
			// wire CELL44.OUT_Q7                  SERDES.Q0P_DBGDATOUT6
			// wire CELL45.IMUX_A0                 SERDES.Q0P_HALMSTREQDES38
			// wire CELL45.IMUX_A1                 SERDES.Q0P_HALMSTREQDES20
			// wire CELL45.IMUX_A2                 SERDES.Q0P_HALMSTREQDES36
			// wire CELL45.IMUX_A3                 SERDES.Q0P_HALMSTREQDES9
			// wire CELL45.IMUX_A4                 SERDES.Q0P_HALMSTREQDES19
			// wire CELL45.IMUX_A5                 SERDES.Q0P_HALMSTWBVLD1
			// wire CELL45.IMUX_B0                 SERDES.Q0P_HALMSTREQDES8
			// wire CELL45.IMUX_B1                 SERDES.Q0P_HALMSTREQDES17
			// wire CELL45.IMUX_B2                 SERDES.Q0P_HALMSTREQDES21
			// wire CELL45.IMUX_B3                 SERDES.Q0P_HALMSTREQDES22
			// wire CELL45.IMUX_B4                 SERDES.Q0P_HALMSTREQDES12
			// wire CELL45.IMUX_B5                 SERDES.Q0P_HALMSTWBVLD2
			// wire CELL45.IMUX_C0                 SERDES.Q0P_HALMSTREQDES34
			// wire CELL45.IMUX_C1                 SERDES.Q0P_HALMSTREQDES1
			// wire CELL45.IMUX_C2                 SERDES.Q0P_HALMSTREQDES10
			// wire CELL45.IMUX_C3                 SERDES.Q0P_HALMSTREQDES11
			// wire CELL45.IMUX_C4                 SERDES.Q0P_HALMSTREQDES16
			// wire CELL45.IMUX_C5                 SERDES.Q0P_HALMSTREQDES35
			// wire CELL45.IMUX_D0                 SERDES.Q0P_HALMSTREQDES6
			// wire CELL45.IMUX_D1                 SERDES.Q0P_HALMSTREQDES5
			// wire CELL45.IMUX_D2                 SERDES.Q0P_HALMSTREQDES18
			// wire CELL45.IMUX_D3                 SERDES.Q0P_HALMSTREQDES4
			// wire CELL45.IMUX_D4                 SERDES.Q0P_HALMSTREQDES3
			// wire CELL45.IMUX_D5                 SERDES.Q0P_HALMSTREQDES2
			// wire CELL45.OUT_F0                  SERDES.Q0P_SCANO4
			// wire CELL45.OUT_F1                  SERDES.Q0P_DBGDATOUT14
			// wire CELL45.OUT_F2                  SERDES.Q0P_DBGDATOUT4
			// wire CELL45.OUT_F3                  SERDES.Q0P_DBGDATOUT9
			// wire CELL45.OUT_F4                  SERDES.Q0P_DBGDATOUT0
			// wire CELL45.OUT_F5                  SERDES.Q0P_DBGDATOUT2
			// wire CELL45.OUT_F6                  SERDES.Q0P_DBGDATOUT13
			// wire CELL45.OUT_F7                  SERDES.Q0P_DBGDATOUT1
			// wire CELL45.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES124
			// wire CELL45.OUT_Q1                  SERDES.Q0P_DBGDATOUT3
			// wire CELL45.OUT_Q2                  SERDES.Q0P_DBGDATOUT11
			// wire CELL45.OUT_Q3                  SERDES.Q0P_LTSSMSTATE5
			// wire CELL45.OUT_Q4                  SERDES.Q0P_DBGDATOUT10
			// wire CELL45.OUT_Q5                  SERDES.Q0P_DBGDATOUT15
			// wire CELL45.OUT_Q6                  SERDES.Q0P_LNKSTS0
			// wire CELL45.OUT_Q7                  SERDES.Q0P_LTSSMSTATE0
			// wire CELL46.IMUX_A0                 SERDES.Q0P_HALMSTREQDES15
			// wire CELL46.IMUX_A1                 SERDES.Q0P_HALMSTREQDES33
			// wire CELL46.IMUX_A2                 SERDES.Q0P_HALMSTWEOP
			// wire CELL46.IMUX_A3                 SERDES.Q0P_HALMSTREQDES32
			// wire CELL46.IMUX_A4                 SERDES.Q0P_HALMSTWBVLD0
			// wire CELL46.IMUX_A5                 SERDES.Q0P_HALMSTWDATVLD
			// wire CELL46.IMUX_B0                 SERDES.Q0P_HALMSTREQDES0
			// wire CELL46.IMUX_B1                 SERDES.Q0P_HALMSTREQDES31
			// wire CELL46.IMUX_B2                 SERDES.Q0P_HALMSTREQDES14
			// wire CELL46.IMUX_B3                 SERDES.Q0P_HALMSTREQDES13
			// wire CELL46.IMUX_B4                 SERDES.Q0P_HALMSTWERR
			// wire CELL46.IMUX_B5                 SERDES.Q0P_HALMSTWBVLD6
			// wire CELL46.IMUX_C0                 SERDES.Q0P_HALMSTWBVLD7
			// wire CELL46.IMUX_C1                 SERDES.Q0P_HALMSTWBVLD3
			// wire CELL46.IMUX_C2                 SERDES.Q0P_HALMSTWBVLD4
			// wire CELL46.IMUX_C3                 SERDES.Q0P_HALMSTREQDES25
			// wire CELL46.IMUX_C4                 SERDES.Q0P_HALMSTREQDES28
			// wire CELL46.IMUX_C5                 SERDES.Q0P_HALMSTREQDES30
			// wire CELL46.IMUX_D0                 SERDES.Q0P_HALMSTREQDES29
			// wire CELL46.IMUX_D1                 SERDES.Q0P_HALMSTREQDES27
			// wire CELL46.IMUX_D2                 SERDES.Q0P_HALMSTREQDES24
			// wire CELL46.IMUX_D3                 SERDES.Q0P_HALMSTWBVLD5
			// wire CELL46.IMUX_D4                 SERDES.Q0P_HALMSTREQDES26
			// wire CELL46.IMUX_D5                 SERDES.Q0P_INTAI
			// wire CELL46.OUT_F0                  SERDES.Q0P_LTSSMSTATE4
			// wire CELL46.OUT_F1                  SERDES.Q0P_LTSSMSTATE1
			// wire CELL46.OUT_F2                  SERDES.Q0P_SCANO3
			// wire CELL46.OUT_F3                  SERDES.Q0P_LTSSMSTATE2
			// wire CELL46.OUT_F4                  SERDES.Q0P_HALMSTRERR
			// wire CELL46.OUT_F5                  SERDES.Q0P_SCANO13
			// wire CELL46.OUT_F6                  SERDES.Q0P_LTSSMSTATE3
			// wire CELL46.OUT_F7                  SERDES.Q0P_LNKPWRSTATE3
			// wire CELL46.OUT_Q0                  SERDES.Q0P_SCANO17
			// wire CELL46.OUT_Q1                  SERDES.Q0P_HALTGTREQDES118
			// wire CELL46.OUT_Q2                  SERDES.Q0P_HALTGTREQDES119
			// wire CELL46.OUT_Q3                  SERDES.Q0P_HALTGTREQDES117
			// wire CELL46.OUT_Q4                  SERDES.Q0P_HALTGTREQDES116
			// wire CELL46.OUT_Q5                  SERDES.Q0P_HALTGTREQDES114
			// wire CELL46.OUT_Q6                  SERDES.Q0P_HALTGTREQDES113
			// wire CELL46.OUT_Q7                  SERDES.Q0P_HALTGTREQDES115
			// wire CELL47.IMUX_A0                 SERDES.Q0P_HALMSTREQATTR0
			// wire CELL47.IMUX_A1                 SERDES.Q0P_HALMSTREQATTR1
			// wire CELL47.IMUX_A2                 SERDES.Q0P_HALMSTCOMPRDY
			// wire CELL47.IMUX_A3                 SERDES.Q0P_MSIATTRIN2
			// wire CELL47.IMUX_A4                 SERDES.Q0P_HALMSTREQDES86
			// wire CELL47.IMUX_A5                 SERDES.Q0P_HALTGTCAREQDES108
			// wire CELL47.IMUX_B0                 SERDES.Q0P_HALTGTCAREQDES110
			// wire CELL47.IMUX_B1                 SERDES.Q0P_HALTGTCAREQDES112
			// wire CELL47.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES113
			// wire CELL47.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES116
			// wire CELL47.IMUX_B4                 SERDES.Q0P_HALTGTCAREQDES118
			// wire CELL47.IMUX_B5                 SERDES.Q0P_HALTGTCAREQDES124
			// wire CELL47.IMUX_C0                 SERDES.Q0P_HALTGTCAREQDES126
			// wire CELL47.IMUX_C1                 SERDES.Q0P_HALTGTCOMPDES119
			// wire CELL47.IMUX_C2                 SERDES.Q0P_HALTGTCAREQDES127
			// wire CELL47.IMUX_C3                 SERDES.Q0P_HALTGTCAREQDES125
			// wire CELL47.IMUX_C4                 SERDES.Q0P_HALTGTCAREQDES123
			// wire CELL47.IMUX_C5                 SERDES.Q0P_HALTGTCAREQDES122
			// wire CELL47.IMUX_D0                 SERDES.Q0P_HALTGTCAREQDES119
			// wire CELL47.IMUX_D1                 SERDES.Q0P_HALTGTCAREQDES117
			// wire CELL47.IMUX_D2                 SERDES.Q0P_HALTGTCAREQDES115
			// wire CELL47.IMUX_D3                 SERDES.Q0P_HALTGTCAREQDES114
			// wire CELL47.IMUX_D4                 SERDES.Q0P_HALTGTCAREQDES111
			// wire CELL47.IMUX_D5                 SERDES.Q0P_HALTGTCAREQDES109
			// wire CELL47.OUT_F0                  SERDES.Q0P_HALTGTREQDES108
			// wire CELL47.OUT_F1                  SERDES.Q0P_HALTGTREQDES112
			// wire CELL47.OUT_F2                  SERDES.Q0P_HALTGTREQDES107
			// wire CELL47.OUT_F3                  SERDES.Q0P_NEGLNKWIDTH0
			// wire CELL47.OUT_F4                  SERDES.Q0P_LNKSTS1
			// wire CELL47.OUT_F5                  SERDES.Q0P_NEGLNKWIDTH1
			// wire CELL47.OUT_F6                  SERDES.Q0P_MAXPYLDSIZE0
			// wire CELL47.OUT_F7                  SERDES.Q0P_LNKPWRSTATE2
			// wire CELL47.OUT_Q0                  SERDES.Q0P_MAXPYLDSIZE2
			// wire CELL47.OUT_Q1                  SERDES.Q0P_LNKDWNRSTOUT
			// wire CELL47.OUT_Q2                  SERDES.Q0P_NEGSPEED
			// wire CELL47.OUT_Q3                  SERDES.Q0P_LNKPWRSTATE1
			// wire CELL47.OUT_Q4                  SERDES.Q0P_SCANO0
			// wire CELL47.OUT_Q5                  SERDES.Q0P_SCANO16
			// wire CELL47.OUT_Q6                  SERDES.Q0P_SCANO15
			// wire CELL47.OUT_Q7                  SERDES.Q0P_MAXPYLDSIZE1
			// wire CELL48.IMUX_A2                 SERDES.Q0P_HALTGTCAREQDES107
			// wire CELL48.IMUX_A3                 SERDES.Q0P_HALMSTREQATTR2
			// wire CELL48.IMUX_A4                 SERDES.Q0P_MSIXATTRIN2
			// wire CELL48.IMUX_A5                 SERDES.Q0P_CORERRIN
			// wire CELL48.IMUX_A6                 SERDES.Q0P_PWRSTATECHNGACK
			// wire CELL48.IMUX_A7                 SERDES.Q0P_MSIXMSGDAT10
			// wire CELL48.IMUX_B2                 SERDES.Q0P_MSIXMSGDAT27
			// wire CELL48.IMUX_B3                 SERDES.Q0P_MSIXMSGDAT30
			// wire CELL48.IMUX_B4                 SERDES.Q0P_MSIXMSGDAT28
			// wire CELL48.IMUX_B5                 SERDES.Q0P_MSIXMSGDAT23
			// wire CELL48.IMUX_B6                 SERDES.Q0P_MSIXMSGDAT4
			// wire CELL48.IMUX_B7                 SERDES.Q0P_MSIXMSGDAT18
			// wire CELL48.IMUX_C2                 SERDES.Q0P_MSIXMSGDAT21
			// wire CELL48.IMUX_C3                 SERDES.Q0P_MSIXMSGDAT29
			// wire CELL48.IMUX_C4                 SERDES.Q0P_MSIXMSGDAT11
			// wire CELL48.IMUX_C5                 SERDES.Q0P_MSIXMSGDAT20
			// wire CELL48.IMUX_C6                 SERDES.Q0P_MSIXMSGDAT22
			// wire CELL48.IMUX_C7                 SERDES.Q0P_MSIXMSGDAT31
			// wire CELL48.IMUX_D2                 SERDES.Q0P_MSIXMSGDAT24
			// wire CELL48.IMUX_D3                 SERDES.Q0P_MSIXMSGDAT25
			// wire CELL48.IMUX_D4                 SERDES.Q0P_MSIXMSGDAT17
			// wire CELL48.IMUX_D5                 SERDES.Q0P_MSIXMSGDAT16
			// wire CELL48.IMUX_D6                 SERDES.Q0P_MSIXMSGDAT15
			// wire CELL48.IMUX_D7                 SERDES.Q0P_MSIXMSGDAT26
			// wire CELL48.OUT_F2                  SERDES.Q0P_SCANO24
			// wire CELL48.OUT_F3                  SERDES.Q0P_LNKPWRSTATE0
			// wire CELL48.OUT_F4                  SERDES.Q0P_MSIXMSGSENT
			// wire CELL48.OUT_F5                  SERDES.Q0P_HOTRSTOUT
			// wire CELL48.OUT_F6                  SERDES.Q0P_SCANO23
			// wire CELL49.IMUX_A2                 SERDES.Q0P_MSIXMSGDAT19
			// wire CELL49.IMUX_A3                 SERDES.Q0P_MSIXMSGDAT14
			// wire CELL49.IMUX_A4                 SERDES.Q0P_MSIXMSGDAT13
			// wire CELL49.IMUX_A5                 SERDES.Q0P_MSIXMSGDAT1
			// wire CELL49.IMUX_A6                 SERDES.Q0P_MSIXMSGDAT0
			// wire CELL49.IMUX_A7                 SERDES.Q0P_MSIXMSGDAT12
			// wire CELL49.IMUX_B2                 SERDES.Q0P_MSIXMSGDAT6
			// wire CELL49.IMUX_B3                 SERDES.Q0P_MSIXMSGDAT2
			// wire CELL49.IMUX_B4                 SERDES.Q0P_MSIXMSGDAT7
			// wire CELL49.IMUX_B5                 SERDES.Q0P_MSIXMSGDAT5
			// wire CELL49.IMUX_B6                 SERDES.Q0P_MSIXMSGDAT3
			// wire CELL49.IMUX_B7                 SERDES.Q0P_MSIXMSGDAT9
			// wire CELL49.IMUX_C2                 SERDES.Q0P_MSIXMSGDAT8
			// wire CELL49.IMUX_C3                 SERDES.Q0P_INTBI
			// wire CELL49.IMUX_C4                 SERDES.Q0P_INTCI
			// wire CELL49.IMUX_C5                 SERDES.Q0P_INTDI
			// wire CELL49.IMUX_C6                 SERDES.Q0P_INTPENDSTS
			// wire CELL49.IMUX_C7                 SERDES.Q0P_HALMSTREQTPHPRESENT
			// wire CELL49.IMUX_D2                 SERDES.Q0P_MSIXATTRIN1
			// wire CELL49.IMUX_D3                 SERDES.Q0P_MSIXATTRIN0
			// wire CELL49.IMUX_D4                 SERDES.Q0P_HALMSTREQTPHTYPE1
			// wire CELL49.IMUX_D5                 SERDES.Q0P_MSIXREQTPHTYPE1
			// wire CELL49.IMUX_D6                 SERDES.Q0P_HALMSTREQTPHTYPE0
			// wire CELL49.IMUX_D7                 SERDES.Q0P_MSIXREQTPHTYPE0
			// wire CELL50.IMUX_A2                 SERDES.Q0P_MSIXREQTPHPRESENT
			// wire CELL50.IMUX_A3                 SERDES.Q0P_MSIXREQTPHSTTAG4
			// wire CELL50.IMUX_A4                 SERDES.Q0P_HALMSTREQTPHSTTAG4
			// wire CELL50.IMUX_A5                 SERDES.Q0P_HALMSTREQTPHSTTAG2
			// wire CELL50.IMUX_A6                 SERDES.Q0P_MSIXREQTPHSTTAG2
			// wire CELL50.IMUX_A7                 SERDES.Q0P_HALMSTREQTPHSTTAG1
			// wire CELL50.IMUX_B2                 SERDES.Q0P_MSIXREQTPHSTTAG1
			// wire CELL50.IMUX_B3                 SERDES.Q0P_HALMSTREQTPHSTTAG6
			// wire CELL50.IMUX_B4                 SERDES.Q0P_MSIXREQTPHSTTAG6
			// wire CELL50.IMUX_B5                 SERDES.Q0P_HALMSTREQTPHSTTAG7
			// wire CELL50.IMUX_B6                 SERDES.Q0P_MSIXREQTPHSTTAG7
			// wire CELL50.IMUX_B7                 SERDES.Q0P_HALMSTREQTPHSTTAG3
			// wire CELL50.IMUX_C2                 SERDES.Q0P_MSIXREQTPHSTTAG3
			// wire CELL50.IMUX_C3                 SERDES.Q0P_MSIXREQTPHSTTAG0
			// wire CELL50.IMUX_C4                 SERDES.Q0P_HALMSTREQTPHSTTAG0
			// wire CELL50.IMUX_C5                 SERDES.Q0P_HALMSTREQTPHSTTAG5
			// wire CELL50.IMUX_C6                 SERDES.Q0P_MSIXREQTPHSTTAG5
			// wire CELL50.IMUX_C7                 SERDES.Q0P_MSIREQTPHSTTAG2
			// wire CELL50.IMUX_D2                 SERDES.Q0P_MSIREQTPHSTTAG1
			// wire CELL50.IMUX_D3                 SERDES.Q0P_MSIREQTPHPRESENT
			// wire CELL50.IMUX_D4                 SERDES.Q0P_MSIREQTPHSTTAG4
			// wire CELL50.IMUX_D5                 SERDES.Q0P_UNCORRERRIN
			// wire CELL50.IMUX_D6                 SERDES.Q0P_MSIREQTPHTYPE1
			// wire CELL50.IMUX_D7                 SERDES.Q0P_MSIXMSGADDR0
			// wire CELL51.IMUX_A2                 SERDES.Q0P_MSIXMSGADDR1
			// wire CELL51.IMUX_A3                 SERDES.Q0P_MSIXMSGADDR2
			// wire CELL51.IMUX_A4                 SERDES.Q0P_MSIXMSGADDR3
			// wire CELL51.IMUX_A5                 SERDES.Q0P_MSIXMSGADDR4
			// wire CELL51.IMUX_A6                 SERDES.Q0P_MSIXMSGADDR5
			// wire CELL51.IMUX_A7                 SERDES.Q0P_MSIREQTPHSTTAG3
			// wire CELL51.IMUX_B2                 SERDES.Q0P_MSIREQTPHSTTAG6
			// wire CELL51.IMUX_B3                 SERDES.Q0P_MSIXMSGADDR8
			// wire CELL51.IMUX_B4                 SERDES.Q0P_MSIXMSGADDR6
			// wire CELL51.IMUX_B5                 SERDES.Q0P_MSIXMSGADDR9
			// wire CELL51.IMUX_B6                 SERDES.Q0P_MSIXMSGADDR18
			// wire CELL51.IMUX_B7                 SERDES.Q0P_MSIXMSGADDR15
			// wire CELL51.IMUX_C2                 SERDES.Q0P_MSIXMSGADDR7
			// wire CELL51.IMUX_C3                 SERDES.Q0P_MSIXMSGADDR10
			// wire CELL51.IMUX_C4                 SERDES.Q0P_MSIXMSGVLD
			// wire CELL51.IMUX_C5                 SERDES.Q0P_MSIXMSGADDR14
			// wire CELL51.IMUX_C6                 SERDES.Q0P_MSIXMSGADDR11
			// wire CELL51.IMUX_C7                 SERDES.Q0P_MSIXMSGADDR13
			// wire CELL51.IMUX_D2                 SERDES.Q0P_MSIATTRIN1
			// wire CELL51.IMUX_D3                 SERDES.Q0P_MSIATTRIN0
			// wire CELL51.IMUX_D4                 SERDES.Q0P_MSIREQTPHTYPE0
			// wire CELL51.IMUX_D5                 SERDES.Q0P_MSIXMSGADDR26
			// wire CELL51.IMUX_D6                 SERDES.Q0P_MSIXMSGADDR20
			// wire CELL51.IMUX_D7                 SERDES.Q0P_MSIXMSGADDR17
			// wire CELL52.IMUX_A2                 SERDES.Q0P_MSIXMSGADDR30
			// wire CELL52.IMUX_A3                 SERDES.Q0P_MSIXMSGADDR19
			// wire CELL52.IMUX_A4                 SERDES.Q0P_MSIXMSGADDR16
			// wire CELL52.IMUX_A5                 SERDES.Q0P_MSIXMSGADDR25
			// wire CELL52.IMUX_A6                 SERDES.Q0P_MSIREQTPHSTTAG7
			// wire CELL52.IMUX_A7                 SERDES.Q0P_MSIXMSGADDR28
			// wire CELL52.IMUX_B2                 SERDES.Q0P_MSIREQTPHSTTAG5
			// wire CELL52.IMUX_B3                 SERDES.Q0P_MSIXMSGADDR12
			// wire CELL52.IMUX_B4                 SERDES.Q0P_MSIXMSGADDR29
			// wire CELL52.IMUX_B5                 SERDES.Q0P_MSIXMSGADDR27
			// wire CELL52.IMUX_B6                 SERDES.Q0P_MSIREQTPHSTTAG0
			// wire CELL52.IMUX_B7                 SERDES.Q0P_MSIXMSGADDR21
			// wire CELL52.IMUX_C2                 SERDES.Q0P_MSIXMSGADDR24
			// wire CELL52.IMUX_C3                 SERDES.Q0P_MSIXMSGADDR31
			// wire CELL52.IMUX_C4                 SERDES.Q0P_MSIXMSGADDR22
			// wire CELL52.IMUX_C5                 SERDES.Q0P_MSIXMSGADDR23
			// wire CELL52.IMUX_C6                 SERDES.Q0P_MSIASRTINT0
			// wire CELL52.IMUX_C7                 SERDES.Q0P_MSIASRTINT10
			// wire CELL52.IMUX_D2                 SERDES.Q0P_MSIASRTINT14
			// wire CELL52.IMUX_D3                 SERDES.Q0P_MSIASRTINT18
			// wire CELL52.IMUX_D4                 SERDES.Q0P_MSIASRTINT17
			// wire CELL52.IMUX_D5                 SERDES.Q0P_MSIASRTINT4
			// wire CELL52.IMUX_D6                 SERDES.Q0P_MSIASRTINT30
			// wire CELL52.IMUX_D7                 SERDES.Q0P_MSIASRTINT31
			// wire CELL53.IMUX_A2                 SERDES.Q0P_MSIASRTINT11
			// wire CELL53.IMUX_A3                 SERDES.Q0P_MSIASRTINT29
			// wire CELL53.IMUX_A4                 SERDES.Q0P_MSIASRTINT16
			// wire CELL53.IMUX_A5                 SERDES.Q0P_MSIASRTINT15
			// wire CELL53.IMUX_A6                 SERDES.Q0P_MSIASRTINT13
			// wire CELL53.IMUX_A7                 SERDES.Q0P_MSIASRTINT8
			// wire CELL53.IMUX_B2                 SERDES.Q0P_MSIASRTINT1
			// wire CELL53.IMUX_B3                 SERDES.Q0P_MSIASRTINT28
			// wire CELL53.IMUX_B4                 SERDES.Q0P_MSIASRTINT12
			// wire CELL53.IMUX_B5                 SERDES.Q0P_MSIASRTINT27
			// wire CELL53.IMUX_B6                 SERDES.Q0P_MSIASRTINT6
			// wire CELL53.IMUX_B7                 SERDES.Q0P_MSIXMSGADDR63
			// wire CELL53.IMUX_C2                 SERDES.Q0P_MSIASRTINT9
			// wire CELL53.IMUX_C3                 SERDES.Q0P_MSIASRTINT7
			// wire CELL53.IMUX_C4                 SERDES.Q0P_MSIASRTINT3
			// wire CELL53.IMUX_C5                 SERDES.Q0P_MSIASRTINT5
			// wire CELL53.IMUX_C6                 SERDES.Q0P_MSIASRTINT26
			// wire CELL53.IMUX_C7                 SERDES.Q0P_MSIASRTINT24
			// wire CELL53.IMUX_D2                 SERDES.Q0P_MSIASRTINT2
			// wire CELL53.IMUX_D3                 SERDES.Q0P_MSIXMSGADDR60
			// wire CELL53.IMUX_D4                 SERDES.Q0P_MSIASRTINT19
			// wire CELL53.IMUX_D5                 SERDES.Q0P_MSIASRTINT21
			// wire CELL53.IMUX_D6                 SERDES.Q0P_MSIXMSGADDR62
			// wire CELL53.IMUX_D7                 SERDES.Q0P_MSIASRTINT25
			// wire CELL54.IMUX_A2                 SERDES.Q0P_MSIXMSGADDR61
			// wire CELL54.IMUX_A3                 SERDES.Q0P_MSIASRTINT23
			// wire CELL54.IMUX_A4                 SERDES.Q0P_MSIASRTINT22
			// wire CELL54.IMUX_A5                 SERDES.Q0P_MSIXMSGADDR59
			// wire CELL54.IMUX_A6                 SERDES.Q0P_MSIXMSGADDR56
			// wire CELL54.IMUX_A7                 SERDES.Q0P_MSIASRTINT20
			// wire CELL54.IMUX_B2                 SERDES.Q0P_MSIXMSGADDR58
			// wire CELL54.IMUX_B3                 SERDES.Q0P_MSIXMSGADDR57
			// wire CELL54.IMUX_B4                 SERDES.Q0P_MSIXMSGADDR37
			// wire CELL54.IMUX_B5                 SERDES.Q0P_MSIXMSGADDR40
			// wire CELL54.IMUX_B6                 SERDES.Q0P_MSIXMSGADDR49
			// wire CELL54.IMUX_B7                 SERDES.Q0P_MSIXMSGADDR45
			// wire CELL54.IMUX_C2                 SERDES.Q0P_MSIXMSGADDR53
			// wire CELL54.IMUX_C3                 SERDES.Q0P_MSIXMSGADDR51
			// wire CELL54.IMUX_C4                 SERDES.Q0P_MSIXMSGADDR47
			// wire CELL54.IMUX_C5                 SERDES.Q0P_MSIXMSGADDR44
			// wire CELL54.IMUX_C6                 SERDES.Q0P_MSIXMSGADDR46
			// wire CELL54.IMUX_C7                 SERDES.Q0P_MSIXMSGADDR52
			// wire CELL54.IMUX_D2                 SERDES.Q0P_MSIXMSGADDR55
			// wire CELL54.IMUX_D3                 SERDES.Q0P_MSIXMSGADDR50
			// wire CELL54.IMUX_D4                 SERDES.Q0P_MSIXMSGADDR54
			// wire CELL54.IMUX_D5                 SERDES.Q0P_MSIXMSGADDR42
			// wire CELL54.IMUX_D6                 SERDES.Q0P_MSIXMSGADDR43
			// wire CELL54.IMUX_D7                 SERDES.Q0P_MSIXMSGADDR48
			// wire CELL55.IMUX_A2                 SERDES.Q0P_MSIXMSGADDR39
			// wire CELL55.IMUX_A3                 SERDES.Q0P_MSIXMSGADDR38
			// wire CELL55.IMUX_A4                 SERDES.Q0P_MSIXMSGADDR35
			// wire CELL55.IMUX_A5                 SERDES.Q0P_MSIXMSGADDR36
			// wire CELL55.IMUX_A6                 SERDES.Q0P_MSIXMSGADDR41
			// wire CELL55.IMUX_A7                 SERDES.Q0P_MSIXMSGADDR33
			// wire CELL55.IMUX_B2                 SERDES.Q0P_MSIXMSGADDR34
			// wire CELL55.IMUX_B3                 SERDES.Q0P_MSIXMSGADDR32
			// wire CELL58.OUT_F0                  SERDES.Q1EA1_COTXREAD
			// wire CELL58.OUT_F1                  SERDES.Q1EA0_COTXREAD
			// wire CELL58.OUT_F2                  SERDES.Q1S_TISCANO13
			// wire CELL58.OUT_F3                  SERDES.Q1EA3_GOTXMACWR
			// wire CELL58.OUT_F4                  SERDES.Q1EA0_COTXDISCFRM
			// wire CELL58.OUT_F5                  SERDES.Q1EA1_COTXDISCFRM
			// wire CELL58.OUT_F6                  SERDES.Q1EA0_COTXSTATVEC7
			// wire CELL58.OUT_F7                  SERDES.Q1EA0_COTXSTATVEC6
			// wire CELL58.OUT_Q6                  SERDES.Q1S_TISCANO9
			// wire CELL58.OUT_Q7                  SERDES.Q1EA3_COTXREAD
			// wire CELL59.OUT_F0                  SERDES.Q1EA1_COTXSTATVEC2
			// wire CELL59.OUT_F1                  SERDES.Q1EA0_COTXSTATVEC0
			// wire CELL59.OUT_F2                  SERDES.Q1EA0_COTXSTATVEC4
			// wire CELL59.OUT_F3                  SERDES.Q1EA1_COTXSTATVEC3
			// wire CELL59.OUT_F4                  SERDES.Q1EA1_COTXSTATVEC5
			// wire CELL59.OUT_F5                  SERDES.Q1EA1_COTXSTATVEC0
			// wire CELL59.OUT_F6                  SERDES.Q1EA0_COTXDONE
			// wire CELL59.OUT_F7                  SERDES.Q1EA1_GOTXMACDATA6
			// wire CELL59.OUT_Q0                  SERDES.Q1EA1_COTXSTATEN
			// wire CELL59.OUT_Q1                  SERDES.Q1EA0_COTXSTATEN
			// wire CELL59.OUT_Q2                  SERDES.Q1EA1_COTXDONE
			// wire CELL59.OUT_Q3                  SERDES.Q1EA0_COTXSTATVEC3
			// wire CELL59.OUT_Q4                  SERDES.Q1EA1_GOTXMACERR
			// wire CELL59.OUT_Q5                  SERDES.Q1EA0_COTXSTATVEC1
			// wire CELL59.OUT_Q6                  SERDES.Q1EA1_COTXSTATVEC1
			// wire CELL59.OUT_Q7                  SERDES.Q1EA1_COTXSTATVEC7
			// wire CELL60.IMUX_A2                 SERDES.Q1EA3_CITXEOF
			// wire CELL60.IMUX_A3                 SERDES.Q1EA1_CITXEOF
			// wire CELL60.IMUX_A4                 SERDES.Q1EA0_CITXEOF
			// wire CELL60.IMUX_A5                 SERDES.Q1EA3_CITXLASTBYTEVLD
			// wire CELL60.OUT_F0                  SERDES.Q1EA1_GOTXMACDATA7
			// wire CELL60.OUT_F1                  SERDES.Q1EA0_GOTXMACERR
			// wire CELL60.OUT_F2                  SERDES.Q1EA1_GOTXMACDATA4
			// wire CELL60.OUT_F3                  SERDES.Q1EA1_GOTXMACWR
			// wire CELL60.OUT_F4                  SERDES.Q1EA1_GOTXMACDATA2
			// wire CELL60.OUT_F5                  SERDES.Q1EA1_GOTXMACDATA0
			// wire CELL60.OUT_F6                  SERDES.Q1EA0_GOTXMACDATA5
			// wire CELL60.OUT_F7                  SERDES.Q1EA2_GOTXMACDATA3
			// wire CELL60.OUT_Q0                  SERDES.Q1EA0_COTXSTATVEC2
			// wire CELL60.OUT_Q1                  SERDES.Q1EA1_COTXSTATVEC4
			// wire CELL60.OUT_Q2                  SERDES.Q1EA1_COTXSTATVEC6
			// wire CELL60.OUT_Q3                  SERDES.Q1EA3_GOTXMACDATA2
			// wire CELL60.OUT_Q4                  SERDES.Q1EA0_COTXSTATVEC5
			// wire CELL60.OUT_Q5                  SERDES.Q1EA3_GODISCARDFCS
			// wire CELL60.OUT_Q6                  SERDES.Q1EA0_GOTXMACDATA4
			// wire CELL60.OUT_Q7                  SERDES.Q1EA3_KORXMACCLKEN
			// wire CELL61.IMUX_A0                 SERDES.Q1EA2_CITXDATA12
			// wire CELL61.IMUX_A1                 SERDES.Q1EA1_CITXDATA15
			// wire CELL61.IMUX_A2                 SERDES.Q1EA1_CITXDATA14
			// wire CELL61.IMUX_A3                 SERDES.Q1EA1_CITXDATA13
			// wire CELL61.IMUX_A4                 SERDES.Q1EA1_CITXDATA12
			// wire CELL61.IMUX_A5                 SERDES.Q1EA1_CITXDATA11
			// wire CELL61.IMUX_B0                 SERDES.Q1EA3_CITXDATA5
			// wire CELL61.IMUX_B1                 SERDES.Q1EA3_CITXDATA4
			// wire CELL61.IMUX_B2                 SERDES.Q1EA3_CITXDATA2
			// wire CELL61.IMUX_B3                 SERDES.Q1EA3_CITXDATA3
			// wire CELL61.IMUX_B4                 SERDES.Q1EA3_CITXDATA1
			// wire CELL61.IMUX_B5                 SERDES.Q1EA3_CITXDATA0
			// wire CELL61.IMUX_C0                 SERDES.Q1EA3_CITXDATA11
			// wire CELL61.IMUX_C1                 SERDES.Q1EA3_CITXDATA10
			// wire CELL61.IMUX_C2                 SERDES.Q1EA3_CITXDATA9
			// wire CELL61.IMUX_C3                 SERDES.Q1EA3_CITXDATA8
			// wire CELL61.IMUX_C4                 SERDES.Q1EA3_CITXDATA7
			// wire CELL61.IMUX_C5                 SERDES.Q1EA3_CITXDATA6
			// wire CELL61.IMUX_D0                 SERDES.Q1EA1_CITXLASTBYTEVLD
			// wire CELL61.IMUX_D1                 SERDES.Q1EA0_CITXLASTBYTEVLD
			// wire CELL61.IMUX_D2                 SERDES.Q1EA3_CITXDATA15
			// wire CELL61.IMUX_D3                 SERDES.Q1EA3_CITXDATA14
			// wire CELL61.IMUX_D4                 SERDES.Q1EA3_CITXDATA13
			// wire CELL61.IMUX_D5                 SERDES.Q1EA3_CITXDATA12
			// wire CELL61.OUT_F0                  SERDES.Q1EA2_GOTXMACWR
			// wire CELL61.OUT_F1                  SERDES.Q1EA0_GOTXMACDATA1
			// wire CELL61.OUT_F2                  SERDES.Q1EA0_GOTXMACDATA7
			// wire CELL61.OUT_F3                  SERDES.Q1EA0_GOTXMACDATA3
			// wire CELL61.OUT_F4                  SERDES.Q1EA2_GOTXMACDATA0
			// wire CELL61.OUT_F5                  SERDES.Q1EA0_GOTXMACDATA6
			// wire CELL61.OUT_F6                  SERDES.Q1EA3_GOTXMACDATA1
			// wire CELL61.OUT_F7                  SERDES.Q1EA3_COTXDONE
			// wire CELL61.OUT_Q0                  SERDES.Q1EA1_GOTXMACDATA3
			// wire CELL61.OUT_Q1                  SERDES.Q1EA1_GOTXMACDATA5
			// wire CELL61.OUT_Q2                  SERDES.Q1EA0_GOTXMACDATA2
			// wire CELL61.OUT_Q3                  SERDES.Q1EA2_GOTXMACDATA1
			// wire CELL61.OUT_Q4                  SERDES.Q1EA2_GOTXMACDATA2
			// wire CELL61.OUT_Q5                  SERDES.Q1EA0_GOTXMACWR
			// wire CELL61.OUT_Q6                  SERDES.Q1EA2_GOTXMACDATA7
			// wire CELL61.OUT_Q7                  SERDES.Q1EA2_GOTXMACERR
			// wire CELL62.IMUX_A0                 SERDES.Q1EA0_CITXDATA8
			// wire CELL62.IMUX_A1                 SERDES.Q1EA0_CITXDATA7
			// wire CELL62.IMUX_A2                 SERDES.Q1EA0_CITXDATA6
			// wire CELL62.IMUX_A3                 SERDES.Q1EA0_CITXDATA5
			// wire CELL62.IMUX_A4                 SERDES.Q1EA0_CITXDATA4
			// wire CELL62.IMUX_A5                 SERDES.Q1EA0_CITXDATA3
			// wire CELL62.IMUX_B0                 SERDES.Q1EA0_CITXDATA14
			// wire CELL62.IMUX_B1                 SERDES.Q1EA0_CITXDATA13
			// wire CELL62.IMUX_B2                 SERDES.Q1EA0_CITXDATA12
			// wire CELL62.IMUX_B3                 SERDES.Q1EA0_CITXDATA11
			// wire CELL62.IMUX_B4                 SERDES.Q1EA0_CITXDATA10
			// wire CELL62.IMUX_B5                 SERDES.Q1EA0_CITXDATA9
			// wire CELL62.IMUX_C0                 SERDES.Q1EA1_CITXDATA4
			// wire CELL62.IMUX_C1                 SERDES.Q1EA1_CITXDATA3
			// wire CELL62.IMUX_C2                 SERDES.Q1EA1_CITXDATA2
			// wire CELL62.IMUX_C3                 SERDES.Q1EA1_CITXDATA1
			// wire CELL62.IMUX_C4                 SERDES.Q1EA1_CITXDATA0
			// wire CELL62.IMUX_C5                 SERDES.Q1EA0_CITXDATA15
			// wire CELL62.IMUX_D0                 SERDES.Q1EA1_CITXDATA10
			// wire CELL62.IMUX_D1                 SERDES.Q1EA1_CITXDATA9
			// wire CELL62.IMUX_D2                 SERDES.Q1EA1_CITXDATA8
			// wire CELL62.IMUX_D3                 SERDES.Q1EA1_CITXDATA7
			// wire CELL62.IMUX_D4                 SERDES.Q1EA1_CITXDATA6
			// wire CELL62.IMUX_D5                 SERDES.Q1EA1_CITXDATA5
			// wire CELL62.OUT_F0                  SERDES.Q1EA2_KORXMACCLKEN
			// wire CELL62.OUT_F1                  SERDES.Q1EA3_GOTXMACDATA3
			// wire CELL62.OUT_F2                  SERDES.Q1EA3_COTXSTATEN
			// wire CELL62.OUT_F3                  SERDES.Q1EA0_CORXLASTBYTEVLD
			// wire CELL62.OUT_F4                  SERDES.Q1EA1_KOGBITEN
			// wire CELL62.OUT_F5                  SERDES.Q1EA3_GOTXMACDATA0
			// wire CELL62.OUT_F6                  SERDES.Q1EA3_COTXSTATVEC7
			// wire CELL62.OUT_F7                  SERDES.Q1EA3_COTXSTATVEC5
			// wire CELL62.OUT_Q0                  SERDES.Q1EA0_GOTXMACDATA0
			// wire CELL62.OUT_Q1                  SERDES.Q1EA3_GOTXMACERR
			// wire CELL62.OUT_Q2                  SERDES.Q1EA1_GOTXMACDATA1
			// wire CELL62.OUT_Q3                  SERDES.Q1EA3_COTXDISCFRM
			// wire CELL62.OUT_Q4                  SERDES.Q1EA0_GODISCARDFCS
			// wire CELL62.OUT_Q5                  SERDES.Q1EA1_GODISCARDFCS
			// wire CELL62.OUT_Q6                  SERDES.Q1S_TISCANO12
			// wire CELL62.OUT_Q7                  SERDES.Q1EA2_COTXREAD
			// wire CELL63.IMUX_A0                 SERDES.Q1EA1_CITXPAUSTIM8
			// wire CELL63.IMUX_A1                 SERDES.Q1EA1_CITXEMPTY
			// wire CELL63.IMUX_A2                 SERDES.Q1EA1_CITXPAUSTIM11
			// wire CELL63.IMUX_A3                 SERDES.Q1EA1_CITXPAUSTIM4
			// wire CELL63.IMUX_A4                 SERDES.Q1EA1_CITXPAUSTIM14
			// wire CELL63.IMUX_A5                 SERDES.Q1EA2_CITXDATA5
			// wire CELL63.IMUX_B0                 SERDES.Q1EA1_CITXPAUSTIM3
			// wire CELL63.IMUX_B1                 SERDES.Q1EA1_CITXPAUSTIM6
			// wire CELL63.IMUX_B2                 SERDES.Q1EA2_CITXDATA7
			// wire CELL63.IMUX_B3                 SERDES.Q1EA2_CITXLASTBYTEVLD
			// wire CELL63.IMUX_B4                 SERDES.Q1EA0_CITXDATAAVAIL
			// wire CELL63.IMUX_B5                 SERDES.Q1EA1_CITXPAUSTIM9
			// wire CELL63.IMUX_C0                 SERDES.Q1EA2_CITXDATA14
			// wire CELL63.IMUX_C1                 SERDES.Q1EA2_CITXEOF
			// wire CELL63.IMUX_C2                 SERDES.Q1EA2_CITXDATA15
			// wire CELL63.IMUX_C3                 SERDES.Q1EA2_CITXDATA10
			// wire CELL63.IMUX_C4                 SERDES.Q1EA2_CITXDATA9
			// wire CELL63.IMUX_C5                 SERDES.Q1EA1_CITXPAUSTIM5
			// wire CELL63.IMUX_D0                 SERDES.Q1EA0_CITXDATA2
			// wire CELL63.IMUX_D1                 SERDES.Q1EA0_CITXDATA1
			// wire CELL63.IMUX_D2                 SERDES.Q1EA0_CITXDATA0
			// wire CELL63.IMUX_D3                 SERDES.Q1EA2_CITXDATA13
			// wire CELL63.IMUX_D4                 SERDES.Q1EA2_CITXDATAAVAIL
			// wire CELL63.IMUX_D5                 SERDES.Q1EA2_CITXDATA11
			// wire CELL63.OUT_F0                  SERDES.Q1EA3_COTXSTATVEC6
			// wire CELL63.OUT_F1                  SERDES.Q1EA3_COTXSTATVEC3
			// wire CELL63.OUT_F2                  SERDES.Q1EA3_COTXSTATVEC0
			// wire CELL63.OUT_F3                  SERDES.Q1EA3_GOTXMACDATA6
			// wire CELL63.OUT_F4                  SERDES.Q1EA0_CORXWRITE
			// wire CELL63.OUT_F5                  SERDES.Q1EA2_COTXDISCFRM
			// wire CELL63.OUT_F6                  SERDES.Q1EA3_CORXLASTBYTEVLD
			// wire CELL63.OUT_F7                  SERDES.Q1EA2_CORXLASTBYTEVLD
			// wire CELL63.OUT_Q0                  SERDES.Q1EA1_KORXMACCLKEN
			// wire CELL63.OUT_Q1                  SERDES.Q1EA1_CORXLASTBYTEVLD
			// wire CELL63.OUT_Q2                  SERDES.Q1EA3_GOTXMACDATA5
			// wire CELL63.OUT_Q3                  SERDES.Q1EA2_KOGBITEN
			// wire CELL63.OUT_Q4                  SERDES.Q1EA0_KOGBITEN
			// wire CELL63.OUT_Q5                  SERDES.Q1EA3_COTXSTATVEC1
			// wire CELL63.OUT_Q6                  SERDES.Q1EA3_COTXSTATVEC4
			// wire CELL63.OUT_Q7                  SERDES.Q1EA3_KOGBITEN
			// wire CELL64.IMUX_A0                 SERDES.Q1EA1_CITXPAUSREQ
			// wire CELL64.IMUX_A1                 SERDES.Q1EA0_CITXPAUSREQ
			// wire CELL64.IMUX_A2                 SERDES.Q1EA1_CITXFIFOCTRL
			// wire CELL64.IMUX_A3                 SERDES.Q1EA0_CITXPAUSTIM13
			// wire CELL64.IMUX_A4                 SERDES.Q1EA0_CITXPAUSTIM5
			// wire CELL64.IMUX_A5                 SERDES.Q1EA0_CITXPAUSTIM15
			// wire CELL64.IMUX_B0                 SERDES.Q1EA1_CITXPAUSTIM13
			// wire CELL64.IMUX_B1                 SERDES.Q1EA1_CITXPAUSTIM10
			// wire CELL64.IMUX_B2                 SERDES.Q1EA2_CITXDATA2
			// wire CELL64.IMUX_B3                 SERDES.Q1EA2_CITXDATA0
			// wire CELL64.IMUX_B4                 SERDES.Q1EA2_CITXDATA3
			// wire CELL64.IMUX_B5                 SERDES.Q1EA0_CITXPAUSTIM2
			// wire CELL64.IMUX_C0                 SERDES.Q1EA1_CITXPAUSTIM15
			// wire CELL64.IMUX_C1                 SERDES.Q1EA1_CITXPAUSTIM1
			// wire CELL64.IMUX_C2                 SERDES.Q1EA0_CITXEMPTY
			// wire CELL64.IMUX_C3                 SERDES.Q1EA1_CITXPAUSTIM0
			// wire CELL64.IMUX_C4                 SERDES.Q1EA2_CITXDATA1
			// wire CELL64.IMUX_C5                 SERDES.Q1EA2_CITXDATA4
			// wire CELL64.IMUX_D0                 SERDES.Q1EA2_CITXDATA6
			// wire CELL64.IMUX_D1                 SERDES.Q1EA2_CITXDATA8
			// wire CELL64.IMUX_D2                 SERDES.Q1EA1_CITXDATAAVAIL
			// wire CELL64.IMUX_D3                 SERDES.Q1EA1_CITXPAUSTIM7
			// wire CELL64.IMUX_D4                 SERDES.Q1EA1_CITXPAUSTIM2
			// wire CELL64.IMUX_D5                 SERDES.Q1EA1_CITXPAUSTIM12
			// wire CELL64.OUT_F0                  SERDES.Q1EA2_COTXSTATEN
			// wire CELL64.OUT_F1                  SERDES.Q1EA0_CORXEOF
			// wire CELL64.OUT_F2                  SERDES.Q1EA2_COTXDONE
			// wire CELL64.OUT_F3                  SERDES.Q1S_TISCANO0
			// wire CELL64.OUT_F4                  SERDES.Q1EA0_KORXMACCLKEN
			// wire CELL64.OUT_F5                  SERDES.Q1EA2_COTXSTATVEC3
			// wire CELL64.OUT_F6                  SERDES.Q1S_TOMBISTDO8
			// wire CELL64.OUT_F7                  SERDES.Q1EA2_GOTXMACDATA5
			// wire CELL64.OUT_Q0                  SERDES.Q1EA3_GOTXMACDATA7
			// wire CELL64.OUT_Q1                  SERDES.Q1EA0_CORXFIFOFULLERROR
			// wire CELL64.OUT_Q2                  SERDES.Q1EA3_GOTXMACDATA4
			// wire CELL64.OUT_Q3                  SERDES.Q1S_TISCANO14
			// wire CELL64.OUT_Q4                  SERDES.Q1EA3_COTXSTATVEC2
			// wire CELL64.OUT_Q5                  SERDES.Q1EA2_GOTXMACDATA4
			// wire CELL64.OUT_Q6                  SERDES.Q1EA2_COTXSTATVEC6
			// wire CELL64.OUT_Q7                  SERDES.Q1EA0_CORXERROR
			// wire CELL65.IMUX_A0                 SERDES.Q1EA1_GISYNCCRS
			// wire CELL65.IMUX_A1                 SERDES.Q1EA0_GISYNCCRS
			// wire CELL65.IMUX_A2                 SERDES.Q1EA3_CITXDATAAVAIL
			// wire CELL65.IMUX_A3                 SERDES.Q1EA3_CITXEMPTY
			// wire CELL65.IMUX_A4                 SERDES.Q1EA3_CITXPAUSREQ
			// wire CELL65.IMUX_A5                 SERDES.Q1EA3_CITXPAUSTIM13
			// wire CELL65.IMUX_B0                 SERDES.Q1EA0_CITXPAUSTIM0
			// wire CELL65.IMUX_B1                 SERDES.Q1EA0_CITXPAUSTIM14
			// wire CELL65.IMUX_B2                 SERDES.Q1EA1_CIRXFULL
			// wire CELL65.IMUX_B3                 SERDES.Q1EA0_CITXFIFOCTRL
			// wire CELL65.IMUX_B4                 SERDES.Q1EA0_GISYNCCOL
			// wire CELL65.IMUX_B5                 SERDES.Q1EA1_GISYNCCOL
			// wire CELL65.IMUX_C0                 SERDES.Q1EA0_CITXPAUSTIM10
			// wire CELL65.IMUX_C1                 SERDES.Q1EA0_CITXPAUSTIM4
			// wire CELL65.IMUX_C2                 SERDES.Q1EA0_CITXPAUSTIM8
			// wire CELL65.IMUX_C3                 SERDES.Q1EA0_CITXFORCEERR
			// wire CELL65.IMUX_C4                 SERDES.Q1EA0_CITXPAUSTIM11
			// wire CELL65.IMUX_C5                 SERDES.Q1EA0_CITXPAUSTIM12
			// wire CELL65.IMUX_D0                 SERDES.Q1EA1_CITXFORCEERR
			// wire CELL65.IMUX_D1                 SERDES.Q1EA0_CITXPAUSTIM3
			// wire CELL65.IMUX_D2                 SERDES.Q1EA0_CITXPAUSTIM6
			// wire CELL65.IMUX_D3                 SERDES.Q1EA0_CITXPAUSTIM1
			// wire CELL65.IMUX_D4                 SERDES.Q1EA0_CITXPAUSTIM7
			// wire CELL65.IMUX_D5                 SERDES.Q1EA0_CITXPAUSTIM9
			// wire CELL65.OUT_F0                  SERDES.Q1EA2_COTXSTATVEC0
			// wire CELL65.OUT_F1                  SERDES.Q1EA2_GOTXMACDATA6
			// wire CELL65.OUT_F2                  SERDES.Q1EA2_COTXSTATVEC7
			// wire CELL65.OUT_F3                  SERDES.Q1S_TOMBISTDO6
			// wire CELL65.OUT_F4                  SERDES.Q1S_TOMBISTDO9
			// wire CELL65.OUT_F5                  SERDES.Q1EA2_COTXSTATVEC5
			// wire CELL65.OUT_Q0                  SERDES.Q1EA0_CORXSTATEN
			// wire CELL65.OUT_Q1                  SERDES.Q1S_TOMBISTDO7
			// wire CELL65.OUT_Q2                  SERDES.Q1EA2_COTXSTATVEC4
			// wire CELL65.OUT_Q3                  SERDES.Q1EA2_COTXSTATVEC2
			// wire CELL65.OUT_Q4                  SERDES.Q1EA0_CORXDATA14
			// wire CELL65.OUT_Q5                  SERDES.Q1EA2_COTXSTATVEC1
			// wire CELL66.IMUX_A2                 SERDES.Q1EA3_CITXFIFOCTRL
			// wire CELL66.IMUX_A3                 SERDES.Q1EA2_CITXPAUSREQ
			// wire CELL66.IMUX_A4                 SERDES.Q1EA1_KITXMACCLKENEXT
			// wire CELL66.IMUX_A5                 SERDES.Q1EA0_CIRXFULL
			// wire CELL66.IMUX_A6                 SERDES.Q1EA3_GISYNCCOL
			// wire CELL66.IMUX_A7                 SERDES.Q1EA3_GISYNCCRS
			// wire CELL66.IMUX_B2                 SERDES.Q1EA3_CITXPAUSTIM15
			// wire CELL66.IMUX_B3                 SERDES.Q1EA3_CITXPAUSTIM11
			// wire CELL66.IMUX_B4                 SERDES.Q1EA3_CITXPAUSTIM1
			// wire CELL66.IMUX_B5                 SERDES.Q1EA3_CITXPAUSTIM3
			// wire CELL66.IMUX_B6                 SERDES.Q1EA3_CITXPAUSTIM0
			// wire CELL66.IMUX_B7                 SERDES.Q1EA2_CITXEMPTY
			// wire CELL66.IMUX_C2                 SERDES.Q1EA3_CITXPAUSTIM9
			// wire CELL66.IMUX_C3                 SERDES.Q1EA3_CITXPAUSTIM7
			// wire CELL66.IMUX_C4                 SERDES.Q1EA3_CITXPAUSTIM2
			// wire CELL66.IMUX_C5                 SERDES.Q1EA3_CITXPAUSTIM8
			// wire CELL66.IMUX_C6                 SERDES.Q1EA3_CITXPAUSTIM14
			// wire CELL66.IMUX_C7                 SERDES.Q1EA3_CITXFORCEERR
			// wire CELL66.IMUX_D2                 SERDES.Q1EA3_CITXPAUSTIM6
			// wire CELL66.IMUX_D3                 SERDES.Q1EA3_CITXPAUSTIM12
			// wire CELL66.IMUX_D4                 SERDES.Q1EA3_CITXPAUSTIM5
			// wire CELL66.IMUX_D5                 SERDES.Q1EA3_CITXPAUSTIM4
			// wire CELL66.IMUX_D6                 SERDES.Q1EA3_CITXPAUSTIM10
			// wire CELL66.IMUX_D7                 SERDES.Q1EA0_KITXMACCLKENEXT
			// wire CELL66.OUT_F0                  SERDES.Q1EA0_CORXDATA9
			// wire CELL66.OUT_F1                  SERDES.Q1EA0_CORXDATA8
			// wire CELL66.OUT_F2                  SERDES.Q1S_TOMBISTDO12
			// wire CELL66.OUT_F3                  SERDES.Q1S_TOMBISTDO13
			// wire CELL66.OUT_F4                  SERDES.Q1EA0_CORXDATA3
			// wire CELL66.OUT_F5                  SERDES.Q1EA0_CORXDATA0
			// wire CELL66.OUT_F6                  SERDES.Q1EA0_CORXDATA2
			// wire CELL66.OUT_F7                  SERDES.Q1EA0_CORXDATA4
			// wire CELL66.OUT_Q0                  SERDES.Q1EA0_CORXDATA13
			// wire CELL66.OUT_Q1                  SERDES.Q1EA0_CORXDATA10
			// wire CELL66.OUT_Q2                  SERDES.Q1EA0_CORXDATA15
			// wire CELL66.OUT_Q3                  SERDES.Q1EA0_CORXDATA11
			// wire CELL66.OUT_Q4                  SERDES.Q1S_TOMBISTDO11
			// wire CELL66.OUT_Q5                  SERDES.Q1S_TOMBISTDO10
			// wire CELL66.OUT_Q6                  SERDES.Q1S_TOMBISTDO5
			// wire CELL66.OUT_Q7                  SERDES.Q1EA0_CORXDATA12
			// wire CELL67.IMUX_A2                 SERDES.Q1EA0_CIRXIGNOREPKT
			// wire CELL67.IMUX_A3                 SERDES.Q1EA0_GISYNCRXD0
			// wire CELL67.IMUX_A4                 SERDES.Q1EA0_GINONPADRXDV
			// wire CELL67.IMUX_A5                 SERDES.Q1EA3_KIRXMACCLKENEXT
			// wire CELL67.IMUX_A6                 SERDES.Q1EA0_GISYNCRXDV
			// wire CELL67.IMUX_A7                 SERDES.Q1EA2_CITXPAUSTIM0
			// wire CELL67.IMUX_B2                 SERDES.Q1EA3_KITXGMIILPBK
			// wire CELL67.IMUX_B3                 SERDES.Q1EA2_CITXFORCEERR
			// wire CELL67.IMUX_B4                 SERDES.Q1EA0_GISYNCRXER
			// wire CELL67.IMUX_B5                 SERDES.Q1EA0_GISYNCRXD3
			// wire CELL67.IMUX_B6                 SERDES.Q1EA0_GISYNCRXD7
			// wire CELL67.IMUX_B7                 SERDES.Q1EA2_CITXFIFOCTRL
			// wire CELL67.IMUX_C2                 SERDES.Q1EA0_GISYNCRXD4
			// wire CELL67.IMUX_C3                 SERDES.Q1EA0_GIIPGSHRINK
			// wire CELL67.IMUX_C4                 SERDES.Q1EA0_GISYNCNIBDRIB
			// wire CELL67.IMUX_C5                 SERDES.Q1EA0_GISYNCRXD6
			// wire CELL67.IMUX_C6                 SERDES.Q1EA0_GISYNCRXD2
			// wire CELL67.IMUX_C7                 SERDES.Q1EA0_GISYNCRXD5
			// wire CELL67.IMUX_D2                 SERDES.Q1EA3_KITXMACCLKENEXT
			// wire CELL67.IMUX_D3                 SERDES.Q1EA1_KITXGMIILPBK
			// wire CELL67.IMUX_D4                 SERDES.Q1EA0_KITXGMIILPBK
			// wire CELL67.IMUX_D5                 SERDES.Q1EA0_KIRXMACCLKENEXT
			// wire CELL67.IMUX_D6                 SERDES.Q1EA1_KIRXMACCLKENEXT
			// wire CELL67.IMUX_D7                 SERDES.Q1EA0_GISYNCRXD1
			// wire CELL67.OUT_F0                  SERDES.Q1EA0_CORXSTATVEC2
			// wire CELL67.OUT_F1                  SERDES.Q1EA0_CORXSTATVEC3
			// wire CELL67.OUT_F2                  SERDES.Q1EA0_CORXSTATVEC4
			// wire CELL67.OUT_F3                  SERDES.Q1EA0_CORXSTATVEC5
			// wire CELL67.OUT_F4                  SERDES.Q1EA0_CORXSTATVEC6
			// wire CELL67.OUT_F5                  SERDES.Q1S_TOMBISTDO16
			// wire CELL67.OUT_F6                  SERDES.Q1EA0_CORXSTATVEC7
			// wire CELL67.OUT_F7                  SERDES.Q1S_TOMBISTDO3
			// wire CELL67.OUT_Q0                  SERDES.Q1S_TOMBISTDO4
			// wire CELL67.OUT_Q1                  SERDES.Q1EA0_CORXDATA6
			// wire CELL67.OUT_Q2                  SERDES.Q1EA0_CORXDATA1
			// wire CELL67.OUT_Q3                  SERDES.Q1S_TOMBISTDO14
			// wire CELL67.OUT_Q4                  SERDES.Q1EA0_CORXDATA7
			// wire CELL67.OUT_Q5                  SERDES.Q1S_TOMBISTDO15
			// wire CELL67.OUT_Q6                  SERDES.Q1EA0_CORXDATA5
			// wire CELL67.OUT_Q7                  SERDES.Q1EA0_CORXSTATVEC1
			// wire CELL68.IMUX_A2                 SERDES.Q1EA2_KITXGMIILPBK
			// wire CELL68.IMUX_A3                 SERDES.Q1EA3_GISYNCRXD3
			// wire CELL68.IMUX_A4                 SERDES.Q1EA3_GISYNCRXD5
			// wire CELL68.IMUX_A5                 SERDES.Q1EA2_KIRXMACCLKENEXT
			// wire CELL68.IMUX_A6                 SERDES.Q1EA3_CIRXFULL
			// wire CELL68.IMUX_A7                 SERDES.Q1EA3_GISYNCRXD7
			// wire CELL68.IMUX_B2                 SERDES.Q1EA2_CITXPAUSTIM6
			// wire CELL68.IMUX_B3                 SERDES.Q1EA2_CITXPAUSTIM4
			// wire CELL68.IMUX_B4                 SERDES.Q1EA2_CITXPAUSTIM14
			// wire CELL68.IMUX_B5                 SERDES.Q1EA2_GISYNCCRS
			// wire CELL68.IMUX_B6                 SERDES.Q1EA2_GISYNCCOL
			// wire CELL68.IMUX_B7                 SERDES.Q1EA2_KITXMACCLKENEXT
			// wire CELL68.IMUX_C2                 SERDES.Q1EA2_CITXPAUSTIM12
			// wire CELL68.IMUX_C3                 SERDES.Q1EA2_CITXPAUSTIM9
			// wire CELL68.IMUX_C4                 SERDES.Q1EA2_CITXPAUSTIM10
			// wire CELL68.IMUX_C5                 SERDES.Q1EA2_CITXPAUSTIM5
			// wire CELL68.IMUX_C6                 SERDES.Q1EA2_CITXPAUSTIM2
			// wire CELL68.IMUX_C7                 SERDES.Q1EA2_CITXPAUSTIM13
			// wire CELL68.IMUX_D2                 SERDES.Q1EA2_CITXPAUSTIM1
			// wire CELL68.IMUX_D3                 SERDES.Q1EA2_CITXPAUSTIM8
			// wire CELL68.IMUX_D4                 SERDES.Q1EA2_CITXPAUSTIM3
			// wire CELL68.IMUX_D5                 SERDES.Q1EA2_CITXPAUSTIM15
			// wire CELL68.IMUX_D6                 SERDES.Q1EA2_CITXPAUSTIM7
			// wire CELL68.IMUX_D7                 SERDES.Q1EA2_CITXPAUSTIM11
			// wire CELL68.OUT_F0                  SERDES.Q1S_TOMBISTDO22
			// wire CELL68.OUT_F1                  SERDES.Q1S_TOMBISTDO21
			// wire CELL68.OUT_F2                  SERDES.Q1S_TOMBISTDO23
			// wire CELL68.OUT_F3                  SERDES.Q1EA3_CORXWRITE
			// wire CELL68.OUT_F4                  SERDES.Q1EA3_CORXFIFOFULLERROR
			// wire CELL68.OUT_F5                  SERDES.Q1S_TOMBISTDO24
			// wire CELL68.OUT_F6                  SERDES.Q1EA3_CORXEOF
			// wire CELL68.OUT_F7                  SERDES.Q1EA3_CORXSTATEN
			// wire CELL68.OUT_Q0                  SERDES.Q1S_TOMBISTDO17
			// wire CELL68.OUT_Q1                  SERDES.Q1S_TOMBISTDO18
			// wire CELL68.OUT_Q2                  SERDES.Q1S_TISCANO5
			// wire CELL68.OUT_Q3                  SERDES.Q1EA2_GODISCARDFCS
			// wire CELL68.OUT_Q4                  SERDES.Q1S_TOMBISTDO20
			// wire CELL68.OUT_Q5                  SERDES.Q1S_TOMBISTDO19
			// wire CELL68.OUT_Q6                  SERDES.Q1S_TOMBISTDO2
			// wire CELL68.OUT_Q7                  SERDES.Q1EA0_CORXSTATVEC0
			// wire CELL69.IMUX_A2                 SERDES.Q1EA2_GISYNCRXD4
			// wire CELL69.IMUX_A3                 SERDES.Q1EA2_GISYNCRXD2
			// wire CELL69.IMUX_A4                 SERDES.Q1EA2_GISYNCRXD3
			// wire CELL69.IMUX_A5                 SERDES.Q1EA1_GIIPGSHRINK
			// wire CELL69.IMUX_A6                 SERDES.Q1EA1_GISYNCRXDV
			// wire CELL69.IMUX_A7                 SERDES.Q1S_TIMBISTSDI6
			// wire CELL69.IMUX_B2                 SERDES.Q1EA1_GISYNCRXD3
			// wire CELL69.IMUX_B3                 SERDES.Q1EA1_GISYNCNIBDRIB
			// wire CELL69.IMUX_B4                 SERDES.Q1EA2_GIIPGSHRINK
			// wire CELL69.IMUX_B5                 SERDES.Q1EA2_GISYNCRXD6
			// wire CELL69.IMUX_B6                 SERDES.Q1EA2_GISYNCRXD7
			// wire CELL69.IMUX_B7                 SERDES.Q1EA2_GISYNCRXD5
			// wire CELL69.IMUX_C2                 SERDES.Q1EA3_CIRXIGNOREPKT
			// wire CELL69.IMUX_C3                 SERDES.Q1EA3_GISYNCRXER
			// wire CELL69.IMUX_C4                 SERDES.Q1EA3_GISYNCRXDV
			// wire CELL69.IMUX_C5                 SERDES.Q1EA3_GISYNCNIBDRIB
			// wire CELL69.IMUX_C6                 SERDES.Q1EA3_GINONPADRXDV
			// wire CELL69.IMUX_C7                 SERDES.Q1EA3_GISYNCRXD0
			// wire CELL69.IMUX_D2                 SERDES.Q1EA3_GISYNCRXD6
			// wire CELL69.IMUX_D3                 SERDES.Q1EA3_GISYNCRXD4
			// wire CELL69.IMUX_D4                 SERDES.Q1EA3_GISYNCRXD2
			// wire CELL69.IMUX_D5                 SERDES.Q1EA3_GIIPGSHRINK
			// wire CELL69.IMUX_D6                 SERDES.Q1EA3_GISYNCRXD1
			// wire CELL69.IMUX_D7                 SERDES.Q1EA2_CIRXFULL
			// wire CELL69.OUT_F0                  SERDES.Q1EA3_CORXDATA0
			// wire CELL69.OUT_F1                  SERDES.Q1EA3_CORXSTATVEC3
			// wire CELL69.OUT_F2                  SERDES.Q1EA3_CORXDATA2
			// wire CELL69.OUT_F3                  SERDES.Q1S_TOMBISTDO1
			// wire CELL69.OUT_F4                  SERDES.Q1EA3_CORXDATA6
			// wire CELL69.OUT_F5                  SERDES.Q1EA3_CORXDATA15
			// wire CELL69.OUT_F6                  SERDES.Q1EA3_CORXDATA7
			// wire CELL69.OUT_F7                  SERDES.Q1EA3_CORXDATA9
			// wire CELL69.OUT_Q0                  SERDES.Q1EA3_CORXERROR
			// wire CELL69.OUT_Q1                  SERDES.Q1EA3_CORXDATA1
			// wire CELL69.OUT_Q2                  SERDES.Q1EA3_CORXDATA4
			// wire CELL69.OUT_Q3                  SERDES.Q1EA1_CORXSTATEN
			// wire CELL69.OUT_Q4                  SERDES.Q1S_TOMBISTDO25
			// wire CELL69.OUT_Q5                  SERDES.Q1EA3_CORXSTATVEC7
			// wire CELL69.OUT_Q6                  SERDES.Q1EA3_CORXDATA3
			// wire CELL69.OUT_Q7                  SERDES.Q1EA3_CORXDATA5
			// wire CELL70.IMUX_A2                 SERDES.Q1EA1_GISYNCRXER
			// wire CELL70.IMUX_A3                 SERDES.Q1S_TIMBISTSDI2
			// wire CELL70.IMUX_A4                 SERDES.Q1EA2_GISYNCRXDV
			// wire CELL70.IMUX_A5                 SERDES.Q1S_TIMBISTSDI1
			// wire CELL70.IMUX_A6                 SERDES.Q1S_TIMBISTSDI8
			// wire CELL70.IMUX_A7                 SERDES.Q1S_TIMBISTSDI9
			// wire CELL70.IMUX_B2                 SERDES.Q1S_TIMBISTSDI4
			// wire CELL70.IMUX_B3                 SERDES.Q1EA1_GISYNCRXD6
			// wire CELL70.IMUX_B4                 SERDES.Q1EA1_GISYNCRXD5
			// wire CELL70.IMUX_B5                 SERDES.Q1S_TIMBISTSDI3
			// wire CELL70.IMUX_B6                 SERDES.Q1EA2_GISYNCRXER
			// wire CELL70.IMUX_B7                 SERDES.Q1EA2_GISYNCRXD1
			// wire CELL70.IMUX_C2                 SERDES.Q1EA1_GISYNCRXD7
			// wire CELL70.IMUX_C3                 SERDES.Q1S_TIMBISTSDI7
			// wire CELL70.IMUX_C4                 SERDES.Q1EA1_GISYNCRXD1
			// wire CELL70.IMUX_C5                 SERDES.Q1EA2_GISYNCNIBDRIB
			// wire CELL70.IMUX_C6                 SERDES.Q1EA1_GISYNCRXD4
			// wire CELL70.IMUX_C7                 SERDES.Q1EA2_GISYNCRXD0
			// wire CELL70.IMUX_D2                 SERDES.Q1S_TIMBISTSDI5
			// wire CELL70.IMUX_D3                 SERDES.Q1EA1_GISYNCRXD0
			// wire CELL70.IMUX_D4                 SERDES.Q1EA1_GISYNCRXD2
			// wire CELL70.IMUX_D5                 SERDES.Q1EA1_GINONPADRXDV
			// wire CELL70.IMUX_D6                 SERDES.Q1EA2_CIRXIGNOREPKT
			// wire CELL70.IMUX_D7                 SERDES.Q1EA1_CIRXIGNOREPKT
			// wire CELL70.OUT_F0                  SERDES.Q1EA3_CORXDATA8
			// wire CELL70.OUT_F1                  SERDES.Q1EA1_CORXSTATVEC4
			// wire CELL70.OUT_F2                  SERDES.Q1EA1_CORXSTATVEC3
			// wire CELL70.OUT_F3                  SERDES.Q1EA3_CORXDATA11
			// wire CELL70.OUT_F4                  SERDES.Q1EA3_CORXSTATVEC1
			// wire CELL70.OUT_F5                  SERDES.Q1EA3_CORXDATA13
			// wire CELL70.OUT_F6                  SERDES.Q1EA3_CORXSTATVEC5
			// wire CELL70.OUT_F7                  SERDES.Q1EA3_CORXSTATVEC0
			// wire CELL70.OUT_Q0                  SERDES.Q1EA2_CORXSTATEN
			// wire CELL70.OUT_Q1                  SERDES.Q1EA3_CORXDATA12
			// wire CELL70.OUT_Q2                  SERDES.Q1S_TISCANO11
			// wire CELL70.OUT_Q3                  SERDES.Q1EA3_CORXSTATVEC6
			// wire CELL70.OUT_Q4                  SERDES.Q1EA3_CORXSTATVEC4
			// wire CELL70.OUT_Q5                  SERDES.Q1EA3_CORXDATA14
			// wire CELL70.OUT_Q6                  SERDES.Q1EA3_CORXSTATVEC2
			// wire CELL70.OUT_Q7                  SERDES.Q1EA3_CORXDATA10
			// wire CELL71.IMUX_A2                 SERDES.Q1S_TIMBISTRA5
			// wire CELL71.IMUX_A3                 SERDES.Q1S_TIMBISTSDI12
			// wire CELL71.IMUX_A4                 SERDES.Q1S_TIMBISTWA6
			// wire CELL71.IMUX_A5                 SERDES.Q1S_TIMBISTRA4
			// wire CELL71.IMUX_B2                 SERDES.Q1S_TIMBISTWA5
			// wire CELL71.IMUX_B3                 SERDES.Q1S_TIMBISTWA3
			// wire CELL71.IMUX_B4                 SERDES.Q1S_TIMBISTRA6
			// wire CELL71.IMUX_B5                 SERDES.Q1S_TIMBISTSDI11
			// wire CELL71.IMUX_C2                 SERDES.Q1S_TIMBISTWA1
			// wire CELL71.IMUX_C3                 SERDES.Q1S_TIMBISTWA2
			// wire CELL71.IMUX_C4                 SERDES.Q1S_TIMBISTWA0
			// wire CELL71.IMUX_C5                 SERDES.Q1S_TIMBISTRA7
			// wire CELL71.IMUX_D2                 SERDES.Q1EA2_GINONPADRXDV
			// wire CELL71.IMUX_D3                 SERDES.Q1S_TIMBISTSDI0
			// wire CELL71.IMUX_D4                 SERDES.Q1S_TIMBISTWA4
			// wire CELL71.IMUX_D5                 SERDES.Q1S_TIMBISTSDI10
			// wire CELL71.OUT_F0                  SERDES.Q1EA1_CORXSTATVEC1
			// wire CELL71.OUT_F1                  SERDES.Q1EA2_CORXSTATVEC1
			// wire CELL71.OUT_F2                  SERDES.Q1EA2_CORXEOF
			// wire CELL71.OUT_F3                  SERDES.Q1EA2_CORXERROR
			// wire CELL71.OUT_F4                  SERDES.Q1EA2_CORXFIFOFULLERROR
			// wire CELL71.OUT_F5                  SERDES.Q1EA1_CORXSTATVEC0
			// wire CELL71.OUT_Q0                  SERDES.Q1EA1_CORXSTATVEC5
			// wire CELL71.OUT_Q1                  SERDES.Q1EA2_CORXSTATVEC0
			// wire CELL71.OUT_Q2                  SERDES.Q1EA2_CORXSTATVEC7
			// wire CELL71.OUT_Q3                  SERDES.Q1EA1_CORXSTATVEC2
			// wire CELL71.OUT_Q4                  SERDES.Q1S_TISCANO10
			// wire CELL71.OUT_Q5                  SERDES.Q1EA2_CORXWRITE
			// wire CELL72.IMUX_A2                 SERDES.Q1S_TIMBISTSDI33
			// wire CELL72.IMUX_A3                 SERDES.Q1S_TIMBISTSDI17
			// wire CELL72.IMUX_A4                 SERDES.Q1S_TIMBISTSDI32
			// wire CELL72.IMUX_A5                 SERDES.Q1S_BAUDSUPPORT4
			// wire CELL72.IMUX_A6                 SERDES.Q1S_TIMBISTSDI31
			// wire CELL72.IMUX_A7                 SERDES.Q1S_TIMBISTSDI30
			// wire CELL72.IMUX_B2                 SERDES.Q1S_TIMBISTRE
			// wire CELL72.IMUX_B3                 SERDES.Q1S_TIMBISTWE
			// wire CELL72.IMUX_B4                 SERDES.Q1S_TIMBISTSDI16
			// wire CELL72.IMUX_B5                 SERDES.Q1S_TIMBISTMODE
			// wire CELL72.IMUX_B6                 SERDES.Q1S_TIMBISTSDI35
			// wire CELL72.IMUX_B7                 SERDES.Q1S_TIMBISTSDI34
			// wire CELL72.IMUX_C2                 SERDES.Q1S_TIMBISTBANKSEL2
			// wire CELL72.IMUX_C3                 SERDES.Q1S_TIMBISTRA0
			// wire CELL72.IMUX_C4                 SERDES.Q1S_TIMBISTRA1
			// wire CELL72.IMUX_C5                 SERDES.Q1S_TIMBISTBANKSEL1
			// wire CELL72.IMUX_C6                 SERDES.Q1S_TIMBISTSDI14
			// wire CELL72.IMUX_C7                 SERDES.Q1S_TIMBISTSDI15
			// wire CELL72.IMUX_D2                 SERDES.Q1S_TIMBISTWA7
			// wire CELL72.IMUX_D3                 SERDES.Q1S_TIMBISTRA3
			// wire CELL72.IMUX_D4                 SERDES.Q1S_TIMBISTRA2
			// wire CELL72.IMUX_D5                 SERDES.Q1S_TIMBISTSDI13
			// wire CELL72.IMUX_D6                 SERDES.Q1S_TIMBISTBANKSEL0
			// wire CELL72.IMUX_D7                 SERDES.Q1S_TIMBISTBANKSEL3
			// wire CELL72.OUT_F0                  SERDES.Q1EA1_CORXFIFOFULLERROR
			// wire CELL72.OUT_F1                  SERDES.Q1EA1_CORXDATA2
			// wire CELL72.OUT_F2                  SERDES.Q1EA2_CORXDATA11
			// wire CELL72.OUT_F3                  SERDES.Q1EA2_CORXSTATVEC2
			// wire CELL72.OUT_F4                  SERDES.Q1EA2_CORXDATA3
			// wire CELL72.OUT_F5                  SERDES.Q1EA1_CORXWRITE
			// wire CELL72.OUT_F6                  SERDES.Q1EA1_CORXDATA4
			// wire CELL72.OUT_F7                  SERDES.Q1EA1_CORXDATA7
			// wire CELL72.OUT_Q0                  SERDES.Q1EA1_CORXSTATVEC7
			// wire CELL72.OUT_Q1                  SERDES.Q1EA2_CORXSTATVEC6
			// wire CELL72.OUT_Q2                  SERDES.Q1EA1_CORXSTATVEC6
			// wire CELL72.OUT_Q3                  SERDES.Q1EA2_CORXSTATVEC5
			// wire CELL72.OUT_Q4                  SERDES.Q1EA2_CORXDATA10
			// wire CELL72.OUT_Q5                  SERDES.Q1EA1_CORXDATA3
			// wire CELL72.OUT_Q6                  SERDES.Q1EA1_CORXERROR
			// wire CELL72.OUT_Q7                  SERDES.Q1EA1_CORXDATA8
			// wire CELL73.IMUX_A2                 SERDES.Q1S_TPORTTDI18
			// wire CELL73.IMUX_A3                 SERDES.Q1S_TPORTTDI3
			// wire CELL73.IMUX_A4                 SERDES.Q1S_TPORTTDI10
			// wire CELL73.IMUX_A5                 SERDES.Q1S_TPORTTDI12
			// wire CELL73.IMUX_A6                 SERDES.Q1S_TPORTTDI2
			// wire CELL73.IMUX_A7                 SERDES.Q1S_TPORTTDI4
			// wire CELL73.IMUX_B2                 SERDES.Q1S_RECOVERRSTN
			// wire CELL73.IMUX_B3                 SERDES.Q1S_RXPFORCERETRYN
			// wire CELL73.IMUX_B4                 SERDES.Q1S_TPORTTDI19
			// wire CELL73.IMUX_B5                 SERDES.Q1S_TPORTTDI50
			// wire CELL73.IMUX_B6                 SERDES.Q1S_TPORTTDI20
			// wire CELL73.IMUX_B7                 SERDES.Q1S_MGTA18
			// wire CELL73.IMUX_C2                 SERDES.Q1S_TIMBISTSDI22
			// wire CELL73.IMUX_C3                 SERDES.Q1S_TIMBISTSDI23
			// wire CELL73.IMUX_C4                 SERDES.Q1S_TIMBISTSDI24
			// wire CELL73.IMUX_C5                 SERDES.Q1S_TIMBISTSDI27
			// wire CELL73.IMUX_C6                 SERDES.Q1S_TIMBISTSDI25
			// wire CELL73.IMUX_C7                 SERDES.Q1S_TIMBISTSDI26
			// wire CELL73.IMUX_D2                 SERDES.Q1S_TIMBISTSDI18
			// wire CELL73.IMUX_D3                 SERDES.Q1S_TIMBISTSDI19
			// wire CELL73.IMUX_D4                 SERDES.Q1S_TIMBISTSDI29
			// wire CELL73.IMUX_D5                 SERDES.Q1S_TIMBISTSDI20
			// wire CELL73.IMUX_D6                 SERDES.Q1S_TIMBISTSDI21
			// wire CELL73.IMUX_D7                 SERDES.Q1S_TIMBISTSDI28
			// wire CELL73.OUT_F0                  SERDES.Q1EA2_CORXDATA5
			// wire CELL73.OUT_F1                  SERDES.Q1EA2_CORXSTATVEC3
			// wire CELL73.OUT_F2                  SERDES.Q1EA1_CORXDATA1
			// wire CELL73.OUT_F3                  SERDES.Q1EA2_CORXDATA2
			// wire CELL73.OUT_F4                  SERDES.Q1S_TOMBISTDO26
			// wire CELL73.OUT_F5                  SERDES.Q1EA2_CORXDATA4
			// wire CELL73.OUT_F6                  SERDES.Q1EA2_CORXDATA1
			// wire CELL73.OUT_F7                  SERDES.Q1EA1_CORXDATA12
			// wire CELL73.OUT_Q0                  SERDES.Q1EA1_CORXDATA6
			// wire CELL73.OUT_Q1                  SERDES.Q1EA1_CORXDATA9
			// wire CELL73.OUT_Q2                  SERDES.Q1EA1_CORXEOF
			// wire CELL73.OUT_Q3                  SERDES.Q1EA1_CORXDATA0
			// wire CELL73.OUT_Q4                  SERDES.Q1EA2_CORXDATA6
			// wire CELL73.OUT_Q5                  SERDES.Q1EA2_CORXSTATVEC4
			// wire CELL73.OUT_Q6                  SERDES.Q1EA1_CORXDATA5
			// wire CELL73.OUT_Q7                  SERDES.Q1EA2_CORXDATA0
			// wire CELL74.IMUX_A4                 SERDES.Q1S_TPORTTDI42
			// wire CELL74.IMUX_A5                 SERDES.Q1S_TPORTTDI36
			// wire CELL74.IMUX_A6                 SERDES.Q1S_TPORTTDI26
			// wire CELL74.IMUX_A7                 SERDES.Q1S_TPORTTDI58
			// wire CELL74.IMUX_B4                 SERDES.Q1S_TPORTTDI24
			// wire CELL74.IMUX_B5                 SERDES.Q1S_TPORTTDI59
			// wire CELL74.IMUX_B6                 SERDES.Q1S_TPORTTDI35
			// wire CELL74.IMUX_B7                 SERDES.Q1S_TPORTTDI27
			// wire CELL74.IMUX_C4                 SERDES.Q1S_TPORTTDI52
			// wire CELL74.IMUX_C5                 SERDES.Q1S_TPORTTDI28
			// wire CELL74.IMUX_C6                 SERDES.Q1S_TPORTTDI43
			// wire CELL74.IMUX_C7                 SERDES.Q1S_TPORTTDI49
			// wire CELL74.IMUX_D4                 SERDES.Q1S_TPORTTDI0
			// wire CELL74.IMUX_D5                 SERDES.Q1S_TPORTTDI11
			// wire CELL74.IMUX_D6                 SERDES.Q1S_TPORTTDI16
			// wire CELL74.IMUX_D7                 SERDES.Q1S_TPORTTDI48
			// wire CELL74.OUT_F0                  SERDES.Q1EA2_CORXDATA12
			// wire CELL74.OUT_F1                  SERDES.Q1EA2_CORXDATA8
			// wire CELL74.OUT_F4                  SERDES.Q1EA1_CORXDATA13
			// wire CELL74.OUT_F5                  SERDES.Q1EA2_CORXDATA15
			// wire CELL74.OUT_F6                  SERDES.Q1EA2_CORXDATA14
			// wire CELL74.OUT_F7                  SERDES.Q1EA1_CORXDATA14
			// wire CELL74.OUT_Q0                  SERDES.Q1EA2_CORXDATA7
			// wire CELL74.OUT_Q1                  SERDES.Q1EA1_CORXDATA15
			// wire CELL74.OUT_Q4                  SERDES.Q1S_TOMBISTDO35
			// wire CELL74.OUT_Q5                  SERDES.Q1EA1_CORXDATA11
			// wire CELL74.OUT_Q6                  SERDES.Q1EA2_CORXDATA9
			// wire CELL74.OUT_Q7                  SERDES.Q1EA1_CORXDATA10
			// wire CELL75.IMUX_A2                 SERDES.Q1S_TPORTTDI45
			// wire CELL75.IMUX_A3                 SERDES.Q1S_TPORTTDI21
			// wire CELL75.IMUX_A4                 SERDES.Q1S_TPORTTDI30
			// wire CELL75.IMUX_A5                 SERDES.Q1S_TPORTTDI5
			// wire CELL75.IMUX_A6                 SERDES.Q1S_TPORTTDI33
			// wire CELL75.IMUX_A7                 SERDES.Q1S_TPORTTDI23
			// wire CELL75.IMUX_B2                 SERDES.Q1S_TPORTTDI46
			// wire CELL75.IMUX_B3                 SERDES.Q1S_TPORTTDI47
			// wire CELL75.IMUX_B4                 SERDES.Q1S_TPORTTDI17
			// wire CELL75.IMUX_B5                 SERDES.Q1S_TPORTTDI1
			// wire CELL75.IMUX_B6                 SERDES.Q1S_TPORTTDI25
			// wire CELL75.IMUX_B7                 SERDES.Q1S_TPORTTDI62
			// wire CELL75.IMUX_C2                 SERDES.Q1S_TPORTTDI55
			// wire CELL75.IMUX_C3                 SERDES.Q1S_TPORTTDI60
			// wire CELL75.IMUX_C4                 SERDES.Q1S_TPORTTDI29
			// wire CELL75.IMUX_C5                 SERDES.Q1S_TPORTTDI54
			// wire CELL75.IMUX_C6                 SERDES.Q1S_TPORTTDI61
			// wire CELL75.IMUX_C7                 SERDES.Q1S_TPORTTDI57
			// wire CELL75.IMUX_D2                 SERDES.Q1S_TPORTTDI51
			// wire CELL75.IMUX_D3                 SERDES.Q1S_TPORTTDI40
			// wire CELL75.IMUX_D4                 SERDES.Q1S_TPORTTDI56
			// wire CELL75.IMUX_D5                 SERDES.Q1S_TPORTTDI8
			// wire CELL75.IMUX_D6                 SERDES.Q1S_TPORTTDI34
			// wire CELL75.IMUX_D7                 SERDES.Q1S_TPORTTDI44
			// wire CELL75.IMUX_CLK0_DELAY         SERDES.Q1EA0_KITXMACCLK
			// wire CELL75.OUT_F0                  SERDES.Q1S_TOMBISTDO29
			// wire CELL75.OUT_F1                  SERDES.Q1S_TISCANO15
			// wire CELL75.OUT_F2                  SERDES.Q1S_TISCANO19
			// wire CELL75.OUT_F3                  SERDES.Q1S_TOMBISTDO0
			// wire CELL75.OUT_F4                  SERDES.Q1S_STATUS11
			// wire CELL75.OUT_F5                  SERDES.Q1S_OLLMMGTDI16
			// wire CELL75.OUT_F6                  SERDES.Q1S_OLLMMGTDI29
			// wire CELL75.OUT_F7                  SERDES.Q1S_OLLMMGTDI21
			// wire CELL75.OUT_Q0                  SERDES.Q1EA2_CORXDATA13
			// wire CELL75.OUT_Q1                  SERDES.Q1S_TOMBISTDO27
			// wire CELL75.OUT_Q2                  SERDES.Q1S_TOMBISTDO34
			// wire CELL75.OUT_Q3                  SERDES.Q1S_TOMBISTDO28
			// wire CELL75.OUT_Q4                  SERDES.Q1S_TOMBISTDO33
			// wire CELL75.OUT_Q5                  SERDES.Q1S_TOMBISTDO32
			// wire CELL75.OUT_Q6                  SERDES.Q1S_TOMBISTDO30
			// wire CELL75.OUT_Q7                  SERDES.Q1S_TOMBISTDO31
			// wire CELL76.IMUX_A2                 SERDES.Q1S_TPORTCHARISK1
			// wire CELL76.IMUX_A3                 SERDES.Q1S_TPORTCHARISK2
			// wire CELL76.IMUX_A4                 SERDES.Q1S_MGTA15
			// wire CELL76.IMUX_A5                 SERDES.Q1S_MGTA12
			// wire CELL76.IMUX_A6                 SERDES.Q1S_MGTA10
			// wire CELL76.IMUX_A7                 SERDES.Q1S_MGTA8
			// wire CELL76.IMUX_B2                 SERDES.Q1S_TPORTTDI31
			// wire CELL76.IMUX_B3                 SERDES.Q1S_MGTA14
			// wire CELL76.IMUX_B4                 SERDES.Q1S_MGTA17
			// wire CELL76.IMUX_B5                 SERDES.Q1S_TPORTTDI53
			// wire CELL76.IMUX_B6                 SERDES.Q1S_TPORTCHARISK4
			// wire CELL76.IMUX_B7                 SERDES.Q1S_TPORTTDI15
			// wire CELL76.IMUX_C2                 SERDES.Q1S_TPORTTDI13
			// wire CELL76.IMUX_C3                 SERDES.Q1S_TPORTTDI63
			// wire CELL76.IMUX_C4                 SERDES.Q1S_TPORTTDI39
			// wire CELL76.IMUX_C5                 SERDES.Q1S_TPORTTDI22
			// wire CELL76.IMUX_C6                 SERDES.Q1S_TPORTTDI38
			// wire CELL76.IMUX_C7                 SERDES.Q1S_TPORTTDI9
			// wire CELL76.IMUX_D2                 SERDES.Q1S_TPORTTDI14
			// wire CELL76.IMUX_D3                 SERDES.Q1S_TPORTTDI6
			// wire CELL76.IMUX_D4                 SERDES.Q1S_TPORTTDI37
			// wire CELL76.IMUX_D5                 SERDES.Q1S_TPORTTDI41
			// wire CELL76.IMUX_D6                 SERDES.Q1S_TPORTTDI32
			// wire CELL76.IMUX_D7                 SERDES.Q1S_TPORTTDI7
			// wire CELL76.IMUX_CLK0_DELAY         SERDES.Q1EA3_KITXMACCLK
			// wire CELL76.IMUX_CLK1_DELAY         SERDES.Q1EA0_KIRXTXFECLK
			// wire CELL76.OUT_F0                  SERDES.Q1S_OLLMMGTDI23
			// wire CELL76.OUT_F1                  SERDES.Q1S_OLLMMGTINTN
			// wire CELL76.OUT_F2                  SERDES.Q1S_OLLMMGTDI7
			// wire CELL76.OUT_F3                  SERDES.Q1S_OLLMMGTDI15
			// wire CELL76.OUT_F4                  SERDES.Q1S_OLLMMGTDI30
			// wire CELL76.OUT_F5                  SERDES.Q1S_OLLMMGTDI25
			// wire CELL76.OUT_F6                  SERDES.Q1S_OLLMMGTDI24
			// wire CELL76.OUT_F7                  SERDES.Q1S_OLLMMGTDI20
			// wire CELL76.OUT_Q0                  SERDES.Q1S_OLLMMGTDI13
			// wire CELL76.OUT_Q1                  SERDES.Q1S_OLLMMGTDI5
			// wire CELL76.OUT_Q2                  SERDES.Q1S_OLLMMGTDI3
			// wire CELL76.OUT_Q3                  SERDES.Q1S_OLLMMGTDI12
			// wire CELL76.OUT_Q4                  SERDES.Q1S_OLLMMGTDI0
			// wire CELL76.OUT_Q5                  SERDES.Q1S_STATUS10
			// wire CELL76.OUT_Q6                  SERDES.Q1S_OLLMMGTDI22
			// wire CELL76.OUT_Q7                  SERDES.Q1S_OLLMMGTDI6
			// wire CELL77.IMUX_A2                 SERDES.Q1S_MGTA21
			// wire CELL77.IMUX_A3                 SERDES.Q1S_MGTA3
			// wire CELL77.IMUX_A4                 SERDES.Q1S_MGTA0
			// wire CELL77.IMUX_A5                 SERDES.Q1S_MGTA2
			// wire CELL77.IMUX_B2                 SERDES.Q1S_TPORTCHARISK5
			// wire CELL77.IMUX_B3                 SERDES.Q1S_TPORTCHARISK7
			// wire CELL77.IMUX_B4                 SERDES.Q1S_MGTA1
			// wire CELL77.IMUX_B5                 SERDES.Q1S_MGTWRN3
			// wire CELL77.IMUX_C2                 SERDES.Q1S_TPORTCHARISK0
			// wire CELL77.IMUX_C3                 SERDES.Q1S_TPORTCHARISK6
			// wire CELL77.IMUX_C4                 SERDES.Q1S_MGTA9
			// wire CELL77.IMUX_C5                 SERDES.Q1S_TPORTCHARISK3
			// wire CELL77.IMUX_D2                 SERDES.Q1S_MGTA11
			// wire CELL77.IMUX_D3                 SERDES.Q1S_MGTA16
			// wire CELL77.IMUX_D4                 SERDES.Q1S_MGTA13
			// wire CELL77.IMUX_D5                 SERDES.Q1S_MGTA7
			// wire CELL77.IMUX_CLK1_DELAY         SERDES.Q1EA3_KIRXTXFECLK
			// wire CELL77.IMUX_CE1                SERDES.Q1S_TISCANI2
			// wire CELL77.IMUX_CE2                SERDES.Q1S_TISCANI0
			// wire CELL77.OUT_F0                  SERDES.Q1S_OLLMMGTDI10
			// wire CELL77.OUT_F1                  SERDES.Q1S_OLLMMGTDI27
			// wire CELL77.OUT_F2                  SERDES.Q1S_OLLMMGTDI31
			// wire CELL77.OUT_F3                  SERDES.Q1S_OLLMMGTDI4
			// wire CELL77.OUT_F4                  SERDES.Q1S_TXLANESILENCECH2
			// wire CELL77.OUT_F5                  SERDES.Q1S_STATUS17
			// wire CELL77.OUT_Q0                  SERDES.Q1S_OLLMMGTDI19
			// wire CELL77.OUT_Q1                  SERDES.Q1S_OLLMMGTDI18
			// wire CELL77.OUT_Q2                  SERDES.Q1S_OLLMMGTDI2
			// wire CELL77.OUT_Q3                  SERDES.Q1S_OLLMMGTDI14
			// wire CELL77.OUT_Q4                  SERDES.Q1S_TXLANESILENCECH1
			// wire CELL77.OUT_Q5                  SERDES.Q1S_TXLANESILENCECH3
			// wire CELL78.IMUX_A2                 SERDES.Q1S_BAUDSUPPORT0
			// wire CELL78.IMUX_A3                 SERDES.Q1S_MGTDI7
			// wire CELL78.IMUX_A4                 SERDES.Q1S_PHYUSTB
			// wire CELL78.IMUX_A5                 SERDES.Q1S_RCVCLKSEL1
			// wire CELL78.IMUX_A6                 SERDES.Q1S_MGTDI15
			// wire CELL78.IMUX_A7                 SERDES.Q1S_MGTDI27
			// wire CELL78.IMUX_B2                 SERDES.Q1S_MGTDI24
			// wire CELL78.IMUX_B3                 SERDES.Q1S_MGTDI25
			// wire CELL78.IMUX_B4                 SERDES.Q1S_MGTDI29
			// wire CELL78.IMUX_B5                 SERDES.Q1S_MGTDI28
			// wire CELL78.IMUX_B6                 SERDES.Q1S_MGTDI31
			// wire CELL78.IMUX_B7                 SERDES.Q1S_MGTDI30
			// wire CELL78.IMUX_C2                 SERDES.Q1S_RCVCLKSEL3
			// wire CELL78.IMUX_C3                 SERDES.Q1S_PHYTINITN
			// wire CELL78.IMUX_C4                 SERDES.Q1S_MGTWRN1
			// wire CELL78.IMUX_C5                 SERDES.Q1S_MGTWRN0
			// wire CELL78.IMUX_C6                 SERDES.Q1S_MGTRDN
			// wire CELL78.IMUX_C7                 SERDES.Q1S_PHYRINITN
			// wire CELL78.IMUX_D2                 SERDES.Q1S_MGTA6
			// wire CELL78.IMUX_D3                 SERDES.Q1S_MGTA20
			// wire CELL78.IMUX_D4                 SERDES.Q1S_MGTA5
			// wire CELL78.IMUX_D5                 SERDES.Q1S_MGTA4
			// wire CELL78.IMUX_D6                 SERDES.Q1S_MGTWRN2
			// wire CELL78.IMUX_D7                 SERDES.Q1S_MGTA19
			// wire CELL78.IMUX_LSR0               SERDES.Q1S_TISCANRSTN
			// wire CELL78.IMUX_LSR1               SERDES.Q1S_TISCANMODE
			// wire CELL78.IMUX_CLK0_DELAY         SERDES.Q1EA1_KIRXTXFECLK
			// wire CELL78.IMUX_CLK1_DELAY         SERDES.Q1EA2_KIRXTXFECLK
			// wire CELL78.IMUX_CE0                SERDES.Q1S_TISCANI9
			// wire CELL78.IMUX_CE1                SERDES.Q1S_TISCANI10
			// wire CELL78.IMUX_CE2                SERDES.Q1S_TISCANI13
			// wire CELL78.IMUX_CE3                SERDES.Q1S_TISCANI6
			// wire CELL78.OUT_F0                  SERDES.Q1S_STATUS20
			// wire CELL78.OUT_F1                  SERDES.Q1S_TISCANO4
			// wire CELL78.OUT_F2                  SERDES.Q1S_TISCANO17
			// wire CELL78.OUT_F3                  SERDES.Q1S_OLLMMGTDI9
			// wire CELL78.OUT_F4                  SERDES.Q1S_LNKMCERXREQN
			// wire CELL78.OUT_F5                  SERDES.Q1S_OLLMMGTDI8
			// wire CELL78.OUT_F6                  SERDES.Q1S_RESPTIMEOUT0
			// wire CELL78.OUT_F7                  SERDES.Q1S_PHYEMEVENTREQN
			// wire CELL78.OUT_Q0                  SERDES.Q1S_OLLMMGTDI26
			// wire CELL78.OUT_Q1                  SERDES.Q1S_OLLMMGTDI28
			// wire CELL78.OUT_Q2                  SERDES.Q1S_OLLMMGTDI1
			// wire CELL78.OUT_Q3                  SERDES.Q1S_TISCANO3
			// wire CELL78.OUT_Q4                  SERDES.Q1S_TXLANESILENCECH0
			// wire CELL78.OUT_Q5                  SERDES.Q1S_OLLMMGTDI17
			// wire CELL78.OUT_Q6                  SERDES.Q1S_OLLMMGTRDYN
			// wire CELL78.OUT_Q7                  SERDES.Q1S_OLLMMGTDI11
			// wire CELL79.IMUX_A2                 SERDES.Q1S_MGTDI14
			// wire CELL79.IMUX_A3                 SERDES.Q1S_OLLMEFPTR10
			// wire CELL79.IMUX_A4                 SERDES.Q1S_ENABLETXFLOWCONTROLN
			// wire CELL79.IMUX_A5                 SERDES.Q1S_OLLMEFPTR15
			// wire CELL79.IMUX_A6                 SERDES.Q1S_MGTDI12
			// wire CELL79.IMUX_A7                 SERDES.Q1S_MGTDI18
			// wire CELL79.IMUX_B2                 SERDES.Q1S_MGTDI22
			// wire CELL79.IMUX_B3                 SERDES.Q1S_MGTDI20
			// wire CELL79.IMUX_B4                 SERDES.Q1S_MGTDI19
			// wire CELL79.IMUX_B5                 SERDES.Q1S_MGTDI11
			// wire CELL79.IMUX_B6                 SERDES.Q1S_OLLMEFPTR7
			// wire CELL79.IMUX_B7                 SERDES.Q1S_OLLMEFPTR6
			// wire CELL79.IMUX_C2                 SERDES.Q1S_MGTDI10
			// wire CELL79.IMUX_C3                 SERDES.Q1S_MGTDI6
			// wire CELL79.IMUX_C4                 SERDES.Q1S_MGTDI4
			// wire CELL79.IMUX_C5                 SERDES.Q1S_MGTDI3
			// wire CELL79.IMUX_C6                 SERDES.Q1S_MGTDI21
			// wire CELL79.IMUX_C7                 SERDES.Q1S_MGTDI23
			// wire CELL79.IMUX_D2                 SERDES.Q1S_BAUDSUPPORT2
			// wire CELL79.IMUX_D3                 SERDES.Q1S_BAUDSUPPORT1
			// wire CELL79.IMUX_D4                 SERDES.Q1S_MGTDI26
			// wire CELL79.IMUX_D5                 SERDES.Q1S_BAUDSUPPORT3
			// wire CELL79.IMUX_D6                 SERDES.Q1S_MGTDI5
			// wire CELL79.IMUX_D7                 SERDES.Q1S_OLLMEFPTR0
			// wire CELL79.IMUX_LSR0               SERDES.Q1EA3_KIRSTN
			// wire CELL79.IMUX_LSR1               SERDES.Q1EA0_KIRSTN
			// wire CELL79.IMUX_CLK0_DELAY         SERDES.Q1EA2_KITXMACCLK
			// wire CELL79.IMUX_CLK1_DELAY         SERDES.Q1EA1_KITXMACCLK
			// wire CELL79.IMUX_CE0                SERDES.Q1S_TISCANI12
			// wire CELL79.IMUX_CE1                SERDES.Q1S_TISCANI11
			// wire CELL79.IMUX_CE2                SERDES.Q1S_TISCANI3
			// wire CELL79.IMUX_CE3                SERDES.Q1S_TISCANI21
			// wire CELL79.OUT_F0                  SERDES.Q1S_RESPTIMEOUT23
			// wire CELL79.OUT_F1                  SERDES.Q1S_RESPTIMEOUT22
			// wire CELL79.OUT_F2                  SERDES.Q1S_PORTNERRORDETECT27
			// wire CELL79.OUT_F3                  SERDES.Q1S_RESPTIMEOUT17
			// wire CELL79.OUT_F4                  SERDES.Q1S_PORTNERRORDETECT11
			// wire CELL79.OUT_F5                  SERDES.Q1S_RESPTIMEOUT2
			// wire CELL79.OUT_F6                  SERDES.Q1S_RESPTIMEOUT21
			// wire CELL79.OUT_F7                  SERDES.Q1S_PORTNERRORDETECT9
			// wire CELL79.OUT_Q0                  SERDES.Q1S_PORTNERRORDETECT28
			// wire CELL79.OUT_Q1                  SERDES.Q1S_PORTNERRORDETECT10
			// wire CELL79.OUT_Q2                  SERDES.Q1S_PORTNERRORDETECT30
			// wire CELL79.OUT_Q3                  SERDES.Q1S_PORTNERRORDETECT29
			// wire CELL79.OUT_Q4                  SERDES.Q1S_PORTNERRORDETECT26
			// wire CELL79.OUT_Q5                  SERDES.Q1S_OUTPUTUNRECOVERREVENTREQN
			// wire CELL79.OUT_Q6                  SERDES.Q1S_PORTNERRORDETECT31
			// wire CELL79.OUT_Q7                  SERDES.Q1S_RESPTIMEOUT1
			// wire CELL80.IMUX_A2                 SERDES.Q1S_MGTDI9
			// wire CELL80.IMUX_A3                 SERDES.Q1S_OUTPUTUNRECOVERREVENTACKN
			// wire CELL80.IMUX_A4                 SERDES.Q1S_LNKMCERXACKN
			// wire CELL80.IMUX_A5                 SERDES.Q1S_PHYMSTB
			// wire CELL80.IMUX_A6                 SERDES.Q1S_PHYEMEVENTACKN
			// wire CELL80.IMUX_A7                 SERDES.Q1S_LOOPBACK0
			// wire CELL80.IMUX_B2                 SERDES.Q1S_OLLMEFPTR12
			// wire CELL80.IMUX_B3                 SERDES.Q1S_MGTDI2
			// wire CELL80.IMUX_B4                 SERDES.Q1S_MGTDI13
			// wire CELL80.IMUX_B5                 SERDES.Q1S_MGTDI0
			// wire CELL80.IMUX_B6                 SERDES.Q1S_MGTDI1
			// wire CELL80.IMUX_B7                 SERDES.Q1S_MGTDI8
			// wire CELL80.IMUX_C2                 SERDES.Q1S_OLLMEFPTR4
			// wire CELL80.IMUX_C3                 SERDES.Q1S_OLLMEFPTR14
			// wire CELL80.IMUX_C4                 SERDES.Q1S_OLLMEFPTR13
			// wire CELL80.IMUX_C5                 SERDES.Q1S_OLLMEFPTR3
			// wire CELL80.IMUX_C6                 SERDES.Q1S_OLLMEFPTR9
			// wire CELL80.IMUX_C7                 SERDES.Q1S_OLLMEFPTR11
			// wire CELL80.IMUX_D2                 SERDES.Q1S_OLLMEFPTR5
			// wire CELL80.IMUX_D3                 SERDES.Q1S_OLLMEFPTR8
			// wire CELL80.IMUX_D4                 SERDES.Q1S_MGTDI17
			// wire CELL80.IMUX_D5                 SERDES.Q1S_OLLMEFPTR2
			// wire CELL80.IMUX_D6                 SERDES.Q1S_MGTDI16
			// wire CELL80.IMUX_D7                 SERDES.Q1S_OLLMEFPTR1
			// wire CELL80.IMUX_LSR0               SERDES.Q1EA2_KIRSTN
			// wire CELL80.IMUX_LSR1               SERDES.Q1EA1_KIRSTN
			// wire CELL80.IMUX_CLK0_DELAY         SERDES.Q1EA1_KIRXMACCLK
			// wire CELL80.IMUX_CLK1_DELAY         SERDES.Q1EA0_KIRXMACCLK
			// wire CELL80.IMUX_CE0                SERDES.Q1S_TISCANI23
			// wire CELL80.IMUX_CE1                SERDES.Q1S_TISCANI25
			// wire CELL80.IMUX_CE2                SERDES.Q1S_TISCANI28
			// wire CELL80.IMUX_CE3                SERDES.Q1S_TISCANI29
			// wire CELL80.OUT_F0                  SERDES.Q1S_RESPTIMEOUT6
			// wire CELL80.OUT_F1                  SERDES.Q1S_RESPTIMEOUT5
			// wire CELL80.OUT_F2                  SERDES.Q1S_STATUS16
			// wire CELL80.OUT_F3                  SERDES.Q1S_RESPTIMEOUT16
			// wire CELL80.OUT_F4                  SERDES.Q1S_PORTNERRORDETECT13
			// wire CELL80.OUT_F5                  SERDES.Q1S_RESPTIMEOUT4
			// wire CELL80.OUT_F6                  SERDES.Q1S_RESPTIMEOUT8
			// wire CELL80.OUT_F7                  SERDES.Q1S_PORTNERRORDETECT14
			// wire CELL80.OUT_Q0                  SERDES.Q1S_PORTNERRORDETECT12
			// wire CELL80.OUT_Q1                  SERDES.Q1S_RESPTIMEOUT20
			// wire CELL80.OUT_Q2                  SERDES.Q1S_RESPTIMEOUT19
			// wire CELL80.OUT_Q3                  SERDES.Q1S_RESPTIMEOUT18
			// wire CELL80.OUT_Q4                  SERDES.Q1S_SYSRSTON
			// wire CELL80.OUT_Q5                  SERDES.Q1S_RESPTIMEOUT3
			// wire CELL80.OUT_Q6                  SERDES.Q1S_RESPTIMEOUT7
			// wire CELL80.OUT_Q7                  SERDES.Q1S_PORTNERRORDETECT8
			// wire CELL81.IMUX_A2                 SERDES.Q1S_WM11
			// wire CELL81.IMUX_A3                 SERDES.Q1S_WM03
			// wire CELL81.IMUX_A4                 SERDES.Q1S_WM22
			// wire CELL81.IMUX_A5                 SERDES.Q1S_WM21
			// wire CELL81.IMUX_A6                 SERDES.Q1S_GEAR
			// wire CELL81.IMUX_A7                 SERDES.Q1S_TLNKD63
			// wire CELL81.IMUX_B2                 SERDES.Q1S_WM13
			// wire CELL81.IMUX_B3                 SERDES.Q1S_WM10
			// wire CELL81.IMUX_B4                 SERDES.Q1S_WM00
			// wire CELL81.IMUX_B5                 SERDES.Q1S_WM01
			// wire CELL81.IMUX_B6                 SERDES.Q1S_WM12
			// wire CELL81.IMUX_B7                 SERDES.Q1S_WM23
			// wire CELL81.IMUX_C2                 SERDES.Q1S_TXSYNCCTRL0
			// wire CELL81.IMUX_C3                 SERDES.Q1S_RCVCLKSEL0
			// wire CELL81.IMUX_C4                 SERDES.Q1S_RCVCLKSEL2
			// wire CELL81.IMUX_C5                 SERDES.Q1S_TPORTENABLEN
			// wire CELL81.IMUX_C6                 SERDES.Q1S_WM20
			// wire CELL81.IMUX_C7                 SERDES.Q1S_WM02
			// wire CELL81.IMUX_D2                 SERDES.Q1S_RXSYNCCTRL1
			// wire CELL81.IMUX_D3                 SERDES.Q1S_LOOPBACK1
			// wire CELL81.IMUX_D4                 SERDES.Q1S_LOOPBACK2
			// wire CELL81.IMUX_D5                 SERDES.Q1S_RXSYNCCTRL0
			// wire CELL81.IMUX_D6                 SERDES.Q1S_LNKMCETXREQN
			// wire CELL81.IMUX_D7                 SERDES.Q1S_TXSYNCCTRL1
			// wire CELL81.IMUX_LSR0               SERDES.Q1S_TISCANENA
			// wire CELL81.IMUX_LSR1               SERDES.Q1S_PHYRSTN
			// wire CELL81.IMUX_CLK0_DELAY         SERDES.Q1EA2_KIRXMACCLK
			// wire CELL81.IMUX_CLK1_DELAY         SERDES.Q1EA3_KIRXMACCLK
			// wire CELL81.IMUX_CE0                SERDES.Q1S_TISCANI27
			// wire CELL81.IMUX_CE1                SERDES.Q1S_TISCANI26
			// wire CELL81.IMUX_CE2                SERDES.Q1S_TISCANI24
			// wire CELL81.IMUX_CE3                SERDES.Q1S_TISCANI22
			// wire CELL81.OUT_F0                  SERDES.Q1S_STATUS14
			// wire CELL81.OUT_F1                  SERDES.Q1S_FLOWFIFOACKON3
			// wire CELL81.OUT_F2                  SERDES.Q1S_TISCANO6
			// wire CELL81.OUT_F3                  SERDES.Q1S_BUFFDEQACKADVPTRN
			// wire CELL81.OUT_F4                  SERDES.Q1S_FLOWFIFOACKON1
			// wire CELL81.OUT_F5                  SERDES.Q1S_LNKMCETXACKN
			// wire CELL81.OUT_F6                  SERDES.Q1S_TISCANO7
			// wire CELL81.OUT_F7                  SERDES.Q1S_FLOWFIFOACKON2
			// wire CELL81.OUT_Q0                  SERDES.Q1S_RESPTIMEOUT15
			// wire CELL81.OUT_Q1                  SERDES.Q1S_LNKTOUTPUTPORTENABLE
			// wire CELL81.OUT_Q2                  SERDES.Q1S_RESPTIMEOUT9
			// wire CELL81.OUT_Q3                  SERDES.Q1S_RESPTIMEOUT14
			// wire CELL81.OUT_Q4                  SERDES.Q1S_RESPTIMEOUT10
			// wire CELL81.OUT_Q5                  SERDES.Q1S_RESPTIMEOUT13
			// wire CELL81.OUT_Q6                  SERDES.Q1S_RESPTIMEOUT11
			// wire CELL81.OUT_Q7                  SERDES.Q1S_RESPTIMEOUT12
			// wire CELL82.IMUX_A2                 SERDES.Q1S_TLNKD44
			// wire CELL82.IMUX_A3                 SERDES.Q1S_TLNKD43
			// wire CELL82.IMUX_A4                 SERDES.Q1S_TLNKD42
			// wire CELL82.IMUX_A5                 SERDES.Q1S_TLNKD41
			// wire CELL82.IMUX_A6                 SERDES.Q1S_TLNKD40
			// wire CELL82.IMUX_A7                 SERDES.Q1S_TLNKD39
			// wire CELL82.IMUX_B2                 SERDES.Q1S_TLNKD50
			// wire CELL82.IMUX_B3                 SERDES.Q1S_TLNKD49
			// wire CELL82.IMUX_B4                 SERDES.Q1S_TLNKD48
			// wire CELL82.IMUX_B5                 SERDES.Q1S_TLNKD47
			// wire CELL82.IMUX_B6                 SERDES.Q1S_TLNKD46
			// wire CELL82.IMUX_B7                 SERDES.Q1S_TLNKD45
			// wire CELL82.IMUX_C2                 SERDES.Q1S_TLNKD56
			// wire CELL82.IMUX_C3                 SERDES.Q1S_TLNKD55
			// wire CELL82.IMUX_C4                 SERDES.Q1S_TLNKD54
			// wire CELL82.IMUX_C5                 SERDES.Q1S_TLNKD53
			// wire CELL82.IMUX_C6                 SERDES.Q1S_TLNKD52
			// wire CELL82.IMUX_C7                 SERDES.Q1S_TLNKD51
			// wire CELL82.IMUX_D2                 SERDES.Q1S_TLNKD62
			// wire CELL82.IMUX_D3                 SERDES.Q1S_TLNKD61
			// wire CELL82.IMUX_D4                 SERDES.Q1S_TLNKD60
			// wire CELL82.IMUX_D5                 SERDES.Q1S_TLNKD59
			// wire CELL82.IMUX_D6                 SERDES.Q1S_TLNKD58
			// wire CELL82.IMUX_D7                 SERDES.Q1S_TLNKD57
			// wire CELL82.IMUX_LSR0               SERDES.Q1S_SOFTRSTN
			// wire CELL82.IMUX_LSR1               SERDES.Q1S_SYSRSTIN
			// wire CELL82.IMUX_CLK0_DELAY         SERDES.Q1S_PHYCLK
			// wire CELL82.IMUX_CLK1_DELAY         SERDES.Q1S_TISCANCLK
			// wire CELL82.IMUX_CE0                SERDES.Q1S_TISCANI20
			// wire CELL82.IMUX_CE1                SERDES.Q1S_TISCANI14
			// wire CELL82.IMUX_CE2                SERDES.Q1S_TISCANI17
			// wire CELL82.IMUX_CE3                SERDES.Q1S_TISCANI5
			// wire CELL82.OUT_F0                  SERDES.Q1S_TISCANO21
			// wire CELL82.OUT_F1                  SERDES.Q1S_TISCANO22
			// wire CELL82.OUT_F2                  SERDES.Q1S_STATUS6
			// wire CELL82.OUT_F3                  SERDES.Q1S_STATUS8
			// wire CELL82.OUT_F4                  SERDES.Q1S_STATUS3
			// wire CELL82.OUT_F5                  SERDES.Q1S_STATUS12
			// wire CELL82.OUT_F6                  SERDES.Q1S_TISCANO23
			// wire CELL82.OUT_F7                  SERDES.Q1S_TXFLOWCTRLSTATE0
			// wire CELL82.OUT_Q0                  SERDES.Q1S_TXENQUEUEFLOWN2
			// wire CELL82.OUT_Q1                  SERDES.Q1S_TXENQUEUEFLOWN3
			// wire CELL82.OUT_Q2                  SERDES.Q1S_TISCANO8
			// wire CELL82.OUT_Q3                  SERDES.Q1S_FLOWFIFOACKON0
			// wire CELL82.OUT_Q4                  SERDES.Q1S_TXENQUEUEFLOWN1
			// wire CELL82.OUT_Q5                  SERDES.Q1S_MGTCLKRSTN
			// wire CELL82.OUT_Q6                  SERDES.Q1S_TXENQUEUEFLOWN0
			// wire CELL82.OUT_Q7                  SERDES.Q1S_TISCANO20
			// wire CELL83.IMUX_A2                 SERDES.Q1S_TLNKD17
			// wire CELL83.IMUX_A3                 SERDES.Q1S_TLNKD6
			// wire CELL83.IMUX_A4                 SERDES.Q1S_TLNKD32
			// wire CELL83.IMUX_A5                 SERDES.Q1S_TLNKD30
			// wire CELL83.IMUX_A6                 SERDES.Q1S_TLNKD21
			// wire CELL83.IMUX_A7                 SERDES.Q1S_RLNKDSTRDYN
			// wire CELL83.IMUX_B2                 SERDES.Q1S_TLNKD19
			// wire CELL83.IMUX_B3                 SERDES.Q1S_TLNKD31
			// wire CELL83.IMUX_B4                 SERDES.Q1S_TLNKD34
			// wire CELL83.IMUX_B5                 SERDES.Q1S_TLNKD26
			// wire CELL83.IMUX_B6                 SERDES.Q1S_TLNKD33
			// wire CELL83.IMUX_B7                 SERDES.Q1S_TLNKD29
			// wire CELL83.IMUX_C2                 SERDES.Q1S_TLNKD24
			// wire CELL83.IMUX_C3                 SERDES.Q1S_TLNKD23
			// wire CELL83.IMUX_C4                 SERDES.Q1S_TLNKD28
			// wire CELL83.IMUX_C5                 SERDES.Q1S_TLNKD22
			// wire CELL83.IMUX_C6                 SERDES.Q1S_TLNKD14
			// wire CELL83.IMUX_C7                 SERDES.Q1S_TLNKREM2
			// wire CELL83.IMUX_D2                 SERDES.Q1S_TLNKD38
			// wire CELL83.IMUX_D3                 SERDES.Q1S_TLNKD37
			// wire CELL83.IMUX_D4                 SERDES.Q1S_TLNKD36
			// wire CELL83.IMUX_D5                 SERDES.Q1S_TLNKD35
			// wire CELL83.IMUX_D6                 SERDES.Q1S_TLNKD27
			// wire CELL83.IMUX_D7                 SERDES.Q1S_TLNKD25
			// wire CELL83.IMUX_LSR0               SERDES.Q1S_MGTRSTN
			// wire CELL83.IMUX_LSR1               SERDES.Q1S_RIORSTN
			// wire CELL83.IMUX_CLK0_DELAY         SERDES.Q1S_RIOCLK
			// wire CELL83.IMUX_CLK1_DELAY         SERDES.Q1S_MGTCLK
			// wire CELL83.IMUX_CE0                SERDES.Q1S_TISCANI4
			// wire CELL83.IMUX_CE1                SERDES.Q1S_TISCANI8
			// wire CELL83.IMUX_CE2                SERDES.Q1S_TISCANI18
			// wire CELL83.IMUX_CE3                SERDES.Q1S_TISCANI7
			// wire CELL83.OUT_F0                  SERDES.Q1S_STATUS5
			// wire CELL83.OUT_F1                  SERDES.Q1S_STATUS0
			// wire CELL83.OUT_F2                  SERDES.Q1S_STATUS7
			// wire CELL83.OUT_F3                  SERDES.Q1S_STATUS19
			// wire CELL83.OUT_F4                  SERDES.Q1S_TXFLOWCTRLSTATE3
			// wire CELL83.OUT_F5                  SERDES.Q1S_TISCANO27
			// wire CELL83.OUT_F6                  SERDES.Q1S_RXINITN
			// wire CELL83.OUT_F7                  SERDES.Q1S_TXINITN
			// wire CELL83.OUT_Q0                  SERDES.Q1S_STATUS1
			// wire CELL83.OUT_Q1                  SERDES.Q1S_TXFLOWCTRLSTATE1
			// wire CELL83.OUT_Q2                  SERDES.Q1S_STATUS4
			// wire CELL83.OUT_Q3                  SERDES.Q1S_TISCANO24
			// wire CELL83.OUT_Q4                  SERDES.Q1S_STATUS2
			// wire CELL83.OUT_Q5                  SERDES.Q1S_TISCANO25
			// wire CELL83.OUT_Q6                  SERDES.Q1S_TISCANO26
			// wire CELL83.OUT_Q7                  SERDES.Q1S_STATUS18
			// wire CELL84.IMUX_A2                 SERDES.Q1S_TLNKREM1
			// wire CELL84.IMUX_A3                 SERDES.Q1S_TLNKREM0
			// wire CELL84.IMUX_A4                 SERDES.Q1S_TLNKD0
			// wire CELL84.IMUX_A5                 SERDES.Q1S_TLNKD3
			// wire CELL84.IMUX_A6                 SERDES.Q1S_TLNKD4
			// wire CELL84.IMUX_A7                 SERDES.Q1S_TLNKD11
			// wire CELL84.IMUX_B2                 SERDES.Q1S_TLNKD10
			// wire CELL84.IMUX_B3                 SERDES.Q1S_TLNKD9
			// wire CELL84.IMUX_B4                 SERDES.Q1S_TLNKD8
			// wire CELL84.IMUX_B5                 SERDES.Q1S_TLNKD7
			// wire CELL84.IMUX_B6                 SERDES.Q1S_TLNKSRCRDYN
			// wire CELL84.IMUX_B7                 SERDES.Q1S_TLNKD2
			// wire CELL84.IMUX_C2                 SERDES.Q1S_TLNKD20
			// wire CELL84.IMUX_C3                 SERDES.Q1S_TLNKD18
			// wire CELL84.IMUX_C4                 SERDES.Q1S_TLNKSRCDSCN
			// wire CELL84.IMUX_C5                 SERDES.Q1S_TLNKD12
			// wire CELL84.IMUX_C6                 SERDES.Q1S_TLNKD16
			// wire CELL84.IMUX_C7                 SERDES.Q1S_TLNKD1
			// wire CELL84.IMUX_D2                 SERDES.Q1S_TLNKD15
			// wire CELL84.IMUX_D3                 SERDES.Q1S_TLNKD13
			// wire CELL84.IMUX_D4                 SERDES.Q1S_TLNKD5
			// wire CELL84.IMUX_D5                 SERDES.Q1S_TLNKEOFN
			// wire CELL84.IMUX_D6                 SERDES.Q1S_RLNKDSTDSCN
			// wire CELL84.IMUX_D7                 SERDES.Q1S_TLNKSOFN
			// wire CELL84.IMUX_LSR0               SERDES.Q1S_LNKDIV2RSTN
			// wire CELL84.IMUX_LSR1               SERDES.Q1S_LNKRSTN
			// wire CELL84.IMUX_CLK0_DELAY         SERDES.Q1S_LNKCLKDIV2
			// wire CELL84.IMUX_CLK1_DELAY         SERDES.Q1S_LNKCLK
			// wire CELL84.IMUX_CE0                SERDES.Q1S_TISCANI19
			// wire CELL84.IMUX_CE1                SERDES.Q1S_TISCANI16
			// wire CELL84.IMUX_CE2                SERDES.Q1S_TISCANI1
			// wire CELL84.IMUX_CE3                SERDES.Q1S_TISCANI15
			// wire CELL84.OUT_F0                  SERDES.Q1S_STATUS21
			// wire CELL84.OUT_F1                  SERDES.Q1S_PORTNERRORDETECT23
			// wire CELL84.OUT_F2                  SERDES.Q1S_PORTNERRORDETECT24
			// wire CELL84.OUT_F3                  SERDES.Q1S_PORTNERRORDETECT25
			// wire CELL84.OUT_F4                  SERDES.Q1S_PORTNERRORDETECT20
			// wire CELL84.OUT_F5                  SERDES.Q1S_PORTNERRORDETECT21
			// wire CELL84.OUT_F6                  SERDES.Q1S_PORTNERRORDETECT18
			// wire CELL84.OUT_F7                  SERDES.Q1S_PORTNERRORDETECT19
			// wire CELL84.OUT_Q0                  SERDES.Q1S_TXFLOWCTRLSTATE2
			// wire CELL84.OUT_Q1                  SERDES.Q1S_TISCANO28
			// wire CELL84.OUT_Q2                  SERDES.Q1S_MASTERENABLE
			// wire CELL84.OUT_Q3                  SERDES.Q1S_TISCANO18
			// wire CELL84.OUT_Q4                  SERDES.Q1S_STATUS13
			// wire CELL84.OUT_Q5                  SERDES.Q1S_TXFLOWCTRLSTATE4
			// wire CELL84.OUT_Q6                  SERDES.Q1S_TISCANO29
			// wire CELL84.OUT_Q7                  SERDES.Q1S_PORTDISABLE
			// wire CELL89.OUT_F0                  SERDES.Q1S_PORTNERRORDETECT3
			// wire CELL89.OUT_F1                  SERDES.Q1S_PORTNERRORDETECT2
			// wire CELL89.OUT_F2                  SERDES.Q1S_PORTNERRORDETECT1
			// wire CELL89.OUT_F3                  SERDES.Q1S_PORTNERRORDETECT0
			// wire CELL89.OUT_F4                  SERDES.Q1S_DECRBUFCNTVECTOR9
			// wire CELL89.OUT_F5                  SERDES.Q1S_DECRBUFCNTVECTOR8
			// wire CELL89.OUT_F6                  SERDES.Q1S_DECRBUFCNTVECTOR7
			// wire CELL89.OUT_F7                  SERDES.Q1S_DECRBUFCNTVECTOR5
			// wire CELL89.OUT_Q0                  SERDES.Q1S_PORTNERRORDETECT17
			// wire CELL89.OUT_Q1                  SERDES.Q1S_PORTNERRORDETECT15
			// wire CELL89.OUT_Q2                  SERDES.Q1S_PORTNERRORDETECT7
			// wire CELL89.OUT_Q3                  SERDES.Q1S_PORTNERRORDETECT5
			// wire CELL89.OUT_Q4                  SERDES.Q1S_PORTNERRORDETECT16
			// wire CELL89.OUT_Q5                  SERDES.Q1S_PORTNERRORDETECT22
			// wire CELL89.OUT_Q6                  SERDES.Q1S_PORTNERRORDETECT4
			// wire CELL89.OUT_Q7                  SERDES.Q1S_PORTNERRORDETECT6
			// wire CELL90.OUT_F0                  SERDES.Q1S_RLNKBEATS4
			// wire CELL90.OUT_F1                  SERDES.Q1S_RLNKBEATS3
			// wire CELL90.OUT_F2                  SERDES.Q1S_RLNKBEATS2
			// wire CELL90.OUT_F3                  SERDES.Q1S_RLNKBEATS1
			// wire CELL90.OUT_F4                  SERDES.Q1S_RLNKBEATS0
			// wire CELL90.OUT_F5                  SERDES.Q1S_RLNKD63
			// wire CELL90.OUT_F6                  SERDES.Q1S_RLNKD62
			// wire CELL90.OUT_F7                  SERDES.Q1S_RLNKD61
			// wire CELL90.OUT_Q0                  SERDES.Q1S_DECRBUFCNTVECTOR4
			// wire CELL90.OUT_Q1                  SERDES.Q1S_DECRBUFCNTVECTOR3
			// wire CELL90.OUT_Q2                  SERDES.Q1S_DECRBUFCNTVECTOR2
			// wire CELL90.OUT_Q3                  SERDES.Q1S_DECRBUFCNTVECTOR1
			// wire CELL90.OUT_Q4                  SERDES.Q1S_DECRBUFCNTVECTOR0
			// wire CELL90.OUT_Q5                  SERDES.Q1S_RLNKBEATS7
			// wire CELL90.OUT_Q6                  SERDES.Q1S_RLNKBEATS6
			// wire CELL90.OUT_Q7                  SERDES.Q1S_RLNKBEATS5
			// wire CELL91.OUT_F0                  SERDES.Q1S_RLNKD53
			// wire CELL91.OUT_F1                  SERDES.Q1S_RLNKD52
			// wire CELL91.OUT_F2                  SERDES.Q1S_RLNKD51
			// wire CELL91.OUT_F3                  SERDES.Q1S_RLNKD50
			// wire CELL91.OUT_F4                  SERDES.Q1S_RLNKD49
			// wire CELL91.OUT_F5                  SERDES.Q1S_RLNKD48
			// wire CELL91.OUT_F6                  SERDES.Q1S_RLNKD47
			// wire CELL91.OUT_F7                  SERDES.Q1S_RLNKD46
			// wire CELL91.OUT_Q0                  SERDES.Q1S_RLNKD60
			// wire CELL91.OUT_Q1                  SERDES.Q1S_RLNKD59
			// wire CELL91.OUT_Q2                  SERDES.Q1S_RLNKD58
			// wire CELL91.OUT_Q3                  SERDES.Q1S_RLNKD57
			// wire CELL91.OUT_Q4                  SERDES.Q1S_RLNKD56
			// wire CELL91.OUT_Q5                  SERDES.Q1S_RLNKD55
			// wire CELL91.OUT_Q6                  SERDES.Q1S_TISCANO16
			// wire CELL91.OUT_Q7                  SERDES.Q1S_RLNKD54
			// wire CELL92.OUT_F0                  SERDES.Q1S_RLNKD37
			// wire CELL92.OUT_F1                  SERDES.Q1S_RLNKD36
			// wire CELL92.OUT_F2                  SERDES.Q1S_RLNKD35
			// wire CELL92.OUT_F3                  SERDES.Q1S_RLNKD34
			// wire CELL92.OUT_F4                  SERDES.Q1S_RLNKD33
			// wire CELL92.OUT_F5                  SERDES.Q1S_RLNKD32
			// wire CELL92.OUT_F6                  SERDES.Q1S_RLNKD31
			// wire CELL92.OUT_F7                  SERDES.Q1S_LNKCLKDIV2RSTN
			// wire CELL92.OUT_Q0                  SERDES.Q1S_RLNKD45
			// wire CELL92.OUT_Q1                  SERDES.Q1S_RLNKD44
			// wire CELL92.OUT_Q2                  SERDES.Q1S_RLNKD43
			// wire CELL92.OUT_Q3                  SERDES.Q1S_RLNKD42
			// wire CELL92.OUT_Q4                  SERDES.Q1S_RLNKD41
			// wire CELL92.OUT_Q5                  SERDES.Q1S_RLNKD40
			// wire CELL92.OUT_Q6                  SERDES.Q1S_RLNKD39
			// wire CELL92.OUT_Q7                  SERDES.Q1S_RLNKD38
			// wire CELL93.OUT_F0                  SERDES.Q1S_RLNKD23
			// wire CELL93.OUT_F1                  SERDES.Q1S_RLNKD22
			// wire CELL93.OUT_F2                  SERDES.Q1S_RLNKD21
			// wire CELL93.OUT_F3                  SERDES.Q1S_RLNKD20
			// wire CELL93.OUT_F4                  SERDES.Q1S_RLNKD19
			// wire CELL93.OUT_F5                  SERDES.Q1S_RLNKD18
			// wire CELL93.OUT_F6                  SERDES.Q1S_RLNKD17
			// wire CELL93.OUT_F7                  SERDES.Q1S_RLNKD16
			// wire CELL93.OUT_Q0                  SERDES.Q1S_STATUS9
			// wire CELL93.OUT_Q1                  SERDES.Q1S_RLNKD30
			// wire CELL93.OUT_Q2                  SERDES.Q1S_RLNKD29
			// wire CELL93.OUT_Q3                  SERDES.Q1S_RLNKD28
			// wire CELL93.OUT_Q4                  SERDES.Q1S_RLNKD27
			// wire CELL93.OUT_Q5                  SERDES.Q1S_RLNKD26
			// wire CELL93.OUT_Q6                  SERDES.Q1S_RLNKD25
			// wire CELL93.OUT_Q7                  SERDES.Q1S_RLNKD24
			// wire CELL94.OUT_F0                  SERDES.Q1S_RLNKD10
			// wire CELL94.OUT_F1                  SERDES.Q1S_RLNKD9
			// wire CELL94.OUT_F2                  SERDES.Q1S_RLNKD8
			// wire CELL94.OUT_F3                  SERDES.Q1S_RLNKD7
			// wire CELL94.OUT_F4                  SERDES.Q1S_RLNKD6
			// wire CELL94.OUT_F5                  SERDES.Q1S_RLNKD5
			// wire CELL94.OUT_F6                  SERDES.Q1S_STATUS15
			// wire CELL94.OUT_F7                  SERDES.Q1S_TISCANO1
			// wire CELL94.OUT_Q0                  SERDES.Q1S_RLNKD15
			// wire CELL94.OUT_Q1                  SERDES.Q1S_LNKCLKRSTN
			// wire CELL94.OUT_Q2                  SERDES.Q1S_RLNKD14
			// wire CELL94.OUT_Q3                  SERDES.Q1S_RLNKD13
			// wire CELL94.OUT_Q4                  SERDES.Q1S_RLNKD12
			// wire CELL94.OUT_Q5                  SERDES.Q1S_RLNKD11
			// wire CELL94.OUT_Q6                  SERDES.Q1S_RLNKD4
			// wire CELL94.OUT_Q7                  SERDES.Q1S_RLNKD3
			// wire CELL95.OUT_F0                  SERDES.Q1S_TLNKDSTRDYN
			// wire CELL95.OUT_F1                  SERDES.Q1S_RLNKEOFN
			// wire CELL95.OUT_F2                  SERDES.Q1S_RLNKSOFN
			// wire CELL95.OUT_F3                  SERDES.Q1S_RLNKSRCRDYN
			// wire CELL95.OUT_F4                  SERDES.Q1S_TISCANO2
			// wire CELL95.OUT_F5                  SERDES.Q1S_DECRBUFCNTVECTOR6
			// wire CELL95.OUT_F6                  SERDES.Q1CH3_FDRX24
			// wire CELL95.OUT_F7                  SERDES.Q1CH3_FDRX25
			// wire CELL95.OUT_Q0                  SERDES.Q1S_RLNKD2
			// wire CELL95.OUT_Q1                  SERDES.Q1S_RLNKD1
			// wire CELL95.OUT_Q2                  SERDES.Q1S_RLNKD0
			// wire CELL95.OUT_Q3                  SERDES.Q1S_RLNKREM2
			// wire CELL95.OUT_Q4                  SERDES.Q1S_RLNKREM1
			// wire CELL95.OUT_Q5                  SERDES.Q1S_RLNKREM0
			// wire CELL95.OUT_Q6                  SERDES.Q1CH3_FDRX16
			// wire CELL95.OUT_Q7                  SERDES.Q1CH3_FDRX17
			// wire CELL96.OUT_F0                  SERDES.Q1CH3_FDRX26
			// wire CELL96.OUT_F1                  SERDES.Q1CH3_FDRX27
			// wire CELL96.OUT_F2                  SERDES.Q1CH3_FDRX28
			// wire CELL96.OUT_F3                  SERDES.Q1CH3_FDRX29
			// wire CELL96.OUT_F4                  SERDES.Q1CH3_FDRX30
			// wire CELL96.OUT_F5                  SERDES.Q1CH3_FDRX31
			// wire CELL96.OUT_F6                  SERDES.Q1CH3_FDRX40
			// wire CELL96.OUT_F7                  SERDES.Q1CH3_FDRX41
			// wire CELL96.OUT_Q0                  SERDES.Q1CH3_FDRX18
			// wire CELL96.OUT_Q1                  SERDES.Q1CH3_FDRX19
			// wire CELL96.OUT_Q2                  SERDES.Q1CH3_FDRX20
			// wire CELL96.OUT_Q3                  SERDES.Q1CH3_FDRX21
			// wire CELL96.OUT_Q4                  SERDES.Q1CH3_FDRX22
			// wire CELL96.OUT_Q5                  SERDES.Q1CH3_FDRX23
			// wire CELL96.OUT_Q6                  SERDES.Q1CH3_FDRX32
			// wire CELL96.OUT_Q7                  SERDES.Q1CH3_FDRX33
			// wire CELL97.IMUX_A0                 SERDES.Q1CH1_FCPLLLOL
			// wire CELL97.IMUX_A1                 SERDES.Q1CH0_FCPLLLOL
			// wire CELL97.IMUX_A2                 SERDES.Q1CH3_FCCDRFORCEDLOCK
			// wire CELL97.IMUX_A3                 SERDES.Q1CH2_FCCDRFORCEDLOCK
			// wire CELL97.IMUX_A4                 SERDES.Q1CH1_FCCDRFORCEDLOCK
			// wire CELL97.IMUX_A5                 SERDES.Q1CH0_FCCDRFORCEDLOCK
			// wire CELL97.IMUX_B0                 SERDES.Q1CH3_FDLDRTX
			// wire CELL97.IMUX_B1                 SERDES.Q1CH2_FDLDRTX
			// wire CELL97.IMUX_B2                 SERDES.Q1CH1_FDLDRTX
			// wire CELL97.IMUX_B3                 SERDES.Q1CH0_FDLDRTX
			// wire CELL97.IMUX_B4                 SERDES.Q1CH3_FCPLLLOL
			// wire CELL97.IMUX_B5                 SERDES.Q1CH2_FCPLLLOL
			// wire CELL97.IMUX_C0                 SERDES.Q1CH1_FCTXMARGIN0
			// wire CELL97.IMUX_C1                 SERDES.Q1CH1_FCTXMARGIN1
			// wire CELL97.IMUX_C2                 SERDES.Q1CH1_FCTXMARGIN2
			// wire CELL97.IMUX_C3                 SERDES.Q1CH0_FCTXMARGIN0
			// wire CELL97.IMUX_C4                 SERDES.Q1CH0_FCTXMARGIN1
			// wire CELL97.IMUX_C5                 SERDES.Q1CH0_FCTXMARGIN2
			// wire CELL97.IMUX_D0                 SERDES.Q1CH3_FCTXMARGIN0
			// wire CELL97.IMUX_D1                 SERDES.Q1CH3_FCTXMARGIN1
			// wire CELL97.IMUX_D2                 SERDES.Q1CH3_FCTXMARGIN2
			// wire CELL97.IMUX_D3                 SERDES.Q1CH2_FCTXMARGIN0
			// wire CELL97.IMUX_D4                 SERDES.Q1CH2_FCTXMARGIN1
			// wire CELL97.IMUX_D5                 SERDES.Q1CH2_FCTXMARGIN2
			// wire CELL97.IMUX_LSR0               SERDES.Q1CH1_FCTRST
			// wire CELL97.IMUX_LSR1               SERDES.Q1CH0_FCTRST
			// wire CELL97.IMUX_CLK0_DELAY         SERDES.Q1_FISYNCCLK
			// wire CELL97.IMUX_CLK1_DELAY         SERDES.Q1_FIRXTESTCLK
			// wire CELL97.OUT_F0                  SERDES.Q1CH3_FDRX42
			// wire CELL97.OUT_F1                  SERDES.Q1CH3_FDRX43
			// wire CELL97.OUT_F2                  SERDES.Q1CH3_FDRX44
			// wire CELL97.OUT_F3                  SERDES.Q1CH3_FDRX45
			// wire CELL97.OUT_F4                  SERDES.Q1CH3_FDRX46
			// wire CELL97.OUT_F5                  SERDES.Q1CH3_FDRX47
			// wire CELL97.OUT_F6                  SERDES.Q1CH2_FDRX8
			// wire CELL97.OUT_F7                  SERDES.Q1CH2_FDRX9
			// wire CELL97.OUT_Q0                  SERDES.Q1CH3_FDRX34
			// wire CELL97.OUT_Q1                  SERDES.Q1CH3_FDRX35
			// wire CELL97.OUT_Q2                  SERDES.Q1CH3_FDRX36
			// wire CELL97.OUT_Q3                  SERDES.Q1CH3_FDRX37
			// wire CELL97.OUT_Q4                  SERDES.Q1CH3_FDRX38
			// wire CELL97.OUT_Q5                  SERDES.Q1CH3_FDRX39
			// wire CELL97.OUT_Q6                  SERDES.Q1CH2_FDRX0
			// wire CELL97.OUT_Q7                  SERDES.Q1CH2_FDRX1
			// wire CELL98.IMUX_A0                 SERDES.Q1CH3_FDTX2
			// wire CELL98.IMUX_A1                 SERDES.Q1CH3_FDTX3
			// wire CELL98.IMUX_A2                 SERDES.Q1CH3_FDTX4
			// wire CELL98.IMUX_A3                 SERDES.Q1CH3_FDTX5
			// wire CELL98.IMUX_A4                 SERDES.Q1CH3_FDTX6
			// wire CELL98.IMUX_A5                 SERDES.Q1CH3_FDTX7
			// wire CELL98.IMUX_B0                 SERDES.Q1CH3_FCPCIEDETEN
			// wire CELL98.IMUX_B1                 SERDES.Q1CH2_FCPCIEDETEN
			// wire CELL98.IMUX_B2                 SERDES.Q1CH1_FCPCIEDETEN
			// wire CELL98.IMUX_B3                 SERDES.Q1CH0_FCPCIEDETEN
			// wire CELL98.IMUX_B4                 SERDES.Q1CH3_FDTX0
			// wire CELL98.IMUX_B5                 SERDES.Q1CH3_FDTX1
			// wire CELL98.IMUX_C0                 SERDES.Q1CH1_FCWORDALGNEN
			// wire CELL98.IMUX_C1                 SERDES.Q1CH0_FCWORDALGNEN
			// wire CELL98.IMUX_C2                 SERDES.Q1CH3_FCRXPOLARITY
			// wire CELL98.IMUX_C3                 SERDES.Q1CH2_FCRXPOLARITY
			// wire CELL98.IMUX_C4                 SERDES.Q1CH1_FCRXPOLARITY
			// wire CELL98.IMUX_C5                 SERDES.Q1CH0_FCRXPOLARITY
			// wire CELL98.IMUX_D0                 SERDES.Q1CH3_FCLSMEN
			// wire CELL98.IMUX_D1                 SERDES.Q1CH2_FCLSMEN
			// wire CELL98.IMUX_D2                 SERDES.Q1CH1_FCLSMEN
			// wire CELL98.IMUX_D3                 SERDES.Q1CH0_FCLSMEN
			// wire CELL98.IMUX_D4                 SERDES.Q1CH3_FCWORDALGNEN
			// wire CELL98.IMUX_D5                 SERDES.Q1CH2_FCWORDALGNEN
			// wire CELL98.IMUX_LSR0               SERDES.Q1CH3_FCRRST
			// wire CELL98.IMUX_LSR1               SERDES.Q1CH2_FCRRST
			// wire CELL98.IMUX_CLK0_DELAY         SERDES.Q1_FIGRPFBTWCLK1
			// wire CELL98.IMUX_CLK1_DELAY         SERDES.Q1_FIGRPFBTWCLK0
			// wire CELL98.OUT_F0                  SERDES.Q1CH2_FDRX10
			// wire CELL98.OUT_F1                  SERDES.Q1CH2_FDRX11
			// wire CELL98.OUT_F2                  SERDES.Q1CH2_FDRX12
			// wire CELL98.OUT_F3                  SERDES.Q1CH2_FDRX13
			// wire CELL98.OUT_F4                  SERDES.Q1CH2_FDRX14
			// wire CELL98.OUT_F5                  SERDES.Q1CH2_FDRX15
			// wire CELL98.OUT_F6                  SERDES.Q1CH2_FDRX24
			// wire CELL98.OUT_F7                  SERDES.Q1CH2_FDRX25
			// wire CELL98.OUT_Q0                  SERDES.Q1CH2_FDRX2
			// wire CELL98.OUT_Q1                  SERDES.Q1CH2_FDRX3
			// wire CELL98.OUT_Q2                  SERDES.Q1CH2_FDRX4
			// wire CELL98.OUT_Q3                  SERDES.Q1CH2_FDRX5
			// wire CELL98.OUT_Q4                  SERDES.Q1CH2_FDRX6
			// wire CELL98.OUT_Q5                  SERDES.Q1CH2_FDRX7
			// wire CELL98.OUT_Q6                  SERDES.Q1CH2_FDRX16
			// wire CELL98.OUT_Q7                  SERDES.Q1CH2_FDRX17
			// wire CELL99.IMUX_A0                 SERDES.Q1CH3_FDTX26
			// wire CELL99.IMUX_A1                 SERDES.Q1CH3_FDTX27
			// wire CELL99.IMUX_A2                 SERDES.Q1CH3_FDTX28
			// wire CELL99.IMUX_A3                 SERDES.Q1CH3_FDTX29
			// wire CELL99.IMUX_A4                 SERDES.Q1CH3_FDTX30
			// wire CELL99.IMUX_A5                 SERDES.Q1CH3_FDTX31
			// wire CELL99.IMUX_B0                 SERDES.Q1CH3_FDTX20
			// wire CELL99.IMUX_B1                 SERDES.Q1CH3_FDTX21
			// wire CELL99.IMUX_B2                 SERDES.Q1CH3_FDTX22
			// wire CELL99.IMUX_B3                 SERDES.Q1CH3_FDTX23
			// wire CELL99.IMUX_B4                 SERDES.Q1CH3_FDTX24
			// wire CELL99.IMUX_B5                 SERDES.Q1CH3_FDTX25
			// wire CELL99.IMUX_C0                 SERDES.Q1CH3_FDTX14
			// wire CELL99.IMUX_C1                 SERDES.Q1CH3_FDTX15
			// wire CELL99.IMUX_C2                 SERDES.Q1CH3_FDTX16
			// wire CELL99.IMUX_C3                 SERDES.Q1CH3_FDTX17
			// wire CELL99.IMUX_C4                 SERDES.Q1CH3_FDTX18
			// wire CELL99.IMUX_C5                 SERDES.Q1CH3_FDTX19
			// wire CELL99.IMUX_D0                 SERDES.Q1CH3_FDTX8
			// wire CELL99.IMUX_D1                 SERDES.Q1CH3_FDTX9
			// wire CELL99.IMUX_D2                 SERDES.Q1CH3_FDTX10
			// wire CELL99.IMUX_D3                 SERDES.Q1CH3_FDTX11
			// wire CELL99.IMUX_D4                 SERDES.Q1CH3_FDTX12
			// wire CELL99.IMUX_D5                 SERDES.Q1CH3_FDTX13
			// wire CELL99.IMUX_LSR0               SERDES.Q1CH1_FCRRST
			// wire CELL99.IMUX_LSR1               SERDES.Q1CH0_FCRRST
			// wire CELL99.IMUX_CLK0_DELAY         SERDES.Q1_FIGRPFBRRCLK1
			// wire CELL99.IMUX_CLK1_DELAY         SERDES.Q1_FIGRPFBRRCLK0
			// wire CELL99.OUT_F0                  SERDES.Q1CH2_FDRX26
			// wire CELL99.OUT_F1                  SERDES.Q1CH2_FDRX27
			// wire CELL99.OUT_F2                  SERDES.Q1CH2_FDRX28
			// wire CELL99.OUT_F3                  SERDES.Q1CH2_FDRX29
			// wire CELL99.OUT_F4                  SERDES.Q1CH2_FDRX30
			// wire CELL99.OUT_F5                  SERDES.Q1CH2_FDRX31
			// wire CELL99.OUT_F6                  SERDES.Q1CH2_FDRX40
			// wire CELL99.OUT_F7                  SERDES.Q1CH2_FDRX41
			// wire CELL99.OUT_Q0                  SERDES.Q1CH2_FDRX18
			// wire CELL99.OUT_Q1                  SERDES.Q1CH2_FDRX19
			// wire CELL99.OUT_Q2                  SERDES.Q1CH2_FDRX20
			// wire CELL99.OUT_Q3                  SERDES.Q1CH2_FDRX21
			// wire CELL99.OUT_Q4                  SERDES.Q1CH2_FDRX22
			// wire CELL99.OUT_Q5                  SERDES.Q1CH2_FDRX23
			// wire CELL99.OUT_Q6                  SERDES.Q1CH2_FDRX32
			// wire CELL99.OUT_Q7                  SERDES.Q1CH2_FDRX33
			// wire CELL100.IMUX_A0                SERDES.Q1CH2_FDTX0
			// wire CELL100.IMUX_A1                SERDES.Q1CH2_FDTX1
			// wire CELL100.IMUX_A2                SERDES.Q1CH2_FDTX2
			// wire CELL100.IMUX_A3                SERDES.Q1CH2_FDTX3
			// wire CELL100.IMUX_A4                SERDES.Q1CH2_FDTX4
			// wire CELL100.IMUX_A5                SERDES.Q1CH2_FDTX5
			// wire CELL100.IMUX_B0                SERDES.Q1CH3_FDTX44
			// wire CELL100.IMUX_B1                SERDES.Q1CH3_FDTX45
			// wire CELL100.IMUX_B2                SERDES.Q1CH3_FDTX46
			// wire CELL100.IMUX_B3                SERDES.Q1CH3_FDTX47
			// wire CELL100.IMUX_B4                SERDES.Q1CH3_FDTX48
			// wire CELL100.IMUX_B5                SERDES.Q1CH3_FDTX49
			// wire CELL100.IMUX_C0                SERDES.Q1CH3_FDTX38
			// wire CELL100.IMUX_C1                SERDES.Q1CH3_FDTX39
			// wire CELL100.IMUX_C2                SERDES.Q1CH3_FDTX40
			// wire CELL100.IMUX_C3                SERDES.Q1CH3_FDTX41
			// wire CELL100.IMUX_C4                SERDES.Q1CH3_FDTX42
			// wire CELL100.IMUX_C5                SERDES.Q1CH3_FDTX43
			// wire CELL100.IMUX_D0                SERDES.Q1CH3_FDTX32
			// wire CELL100.IMUX_D1                SERDES.Q1CH3_FDTX33
			// wire CELL100.IMUX_D2                SERDES.Q1CH3_FDTX34
			// wire CELL100.IMUX_D3                SERDES.Q1CH3_FDTX35
			// wire CELL100.IMUX_D4                SERDES.Q1CH3_FDTX36
			// wire CELL100.IMUX_D5                SERDES.Q1CH3_FDTX37
			// wire CELL100.IMUX_LSR0              SERDES.Q1CH3_FCPCSRXRST
			// wire CELL100.IMUX_LSR1              SERDES.Q1CH2_FCPCSRXRST
			// wire CELL100.IMUX_CLK0_DELAY        SERDES.Q1CH2_FITCLK
			// wire CELL100.IMUX_CLK1_DELAY        SERDES.Q1CH3_FITCLK
			// wire CELL100.OUT_F0                 SERDES.Q1CH2_FDRX42
			// wire CELL100.OUT_F1                 SERDES.Q1CH2_FDRX43
			// wire CELL100.OUT_F2                 SERDES.Q1CH2_FDRX44
			// wire CELL100.OUT_F3                 SERDES.Q1CH2_FDRX45
			// wire CELL100.OUT_F4                 SERDES.Q1CH2_FDRX46
			// wire CELL100.OUT_F5                 SERDES.Q1CH2_FDRX47
			// wire CELL100.OUT_F6                 SERDES.Q1CH1_FDRX8
			// wire CELL100.OUT_F7                 SERDES.Q1CH1_FDRX9
			// wire CELL100.OUT_Q0                 SERDES.Q1CH2_FDRX34
			// wire CELL100.OUT_Q1                 SERDES.Q1CH2_FDRX35
			// wire CELL100.OUT_Q2                 SERDES.Q1CH2_FDRX36
			// wire CELL100.OUT_Q3                 SERDES.Q1CH2_FDRX37
			// wire CELL100.OUT_Q4                 SERDES.Q1CH2_FDRX38
			// wire CELL100.OUT_Q5                 SERDES.Q1CH2_FDRX39
			// wire CELL100.OUT_Q6                 SERDES.Q1CH1_FDRX0
			// wire CELL100.OUT_Q7                 SERDES.Q1CH1_FDRX1
			// wire CELL101.IMUX_A0                SERDES.Q1CH2_FDTX24
			// wire CELL101.IMUX_A1                SERDES.Q1CH2_FDTX25
			// wire CELL101.IMUX_A2                SERDES.Q1CH2_FDTX26
			// wire CELL101.IMUX_A3                SERDES.Q1CH2_FDTX27
			// wire CELL101.IMUX_A4                SERDES.Q1CH2_FDTX28
			// wire CELL101.IMUX_A5                SERDES.Q1CH2_FDTX29
			// wire CELL101.IMUX_B0                SERDES.Q1CH2_FDTX18
			// wire CELL101.IMUX_B1                SERDES.Q1CH2_FDTX19
			// wire CELL101.IMUX_B2                SERDES.Q1CH2_FDTX20
			// wire CELL101.IMUX_B3                SERDES.Q1CH2_FDTX21
			// wire CELL101.IMUX_B4                SERDES.Q1CH2_FDTX22
			// wire CELL101.IMUX_B5                SERDES.Q1CH2_FDTX23
			// wire CELL101.IMUX_C0                SERDES.Q1CH2_FDTX12
			// wire CELL101.IMUX_C1                SERDES.Q1CH2_FDTX13
			// wire CELL101.IMUX_C2                SERDES.Q1CH2_FDTX14
			// wire CELL101.IMUX_C3                SERDES.Q1CH2_FDTX15
			// wire CELL101.IMUX_C4                SERDES.Q1CH2_FDTX16
			// wire CELL101.IMUX_C5                SERDES.Q1CH2_FDTX17
			// wire CELL101.IMUX_D0                SERDES.Q1CH2_FDTX6
			// wire CELL101.IMUX_D1                SERDES.Q1CH2_FDTX7
			// wire CELL101.IMUX_D2                SERDES.Q1CH2_FDTX8
			// wire CELL101.IMUX_D3                SERDES.Q1CH2_FDTX9
			// wire CELL101.IMUX_D4                SERDES.Q1CH2_FDTX10
			// wire CELL101.IMUX_D5                SERDES.Q1CH2_FDTX11
			// wire CELL101.IMUX_LSR0              SERDES.Q1CH1_FCPCSRXRST
			// wire CELL101.IMUX_LSR1              SERDES.Q1CH0_FCPCSRXRST
			// wire CELL101.IMUX_CLK0_DELAY        SERDES.Q1CH0_FITCLK
			// wire CELL101.IMUX_CLK1_DELAY        SERDES.Q1CH1_FITCLK
			// wire CELL101.OUT_F0                 SERDES.Q1CH1_FDRX10
			// wire CELL101.OUT_F1                 SERDES.Q1CH1_FDRX11
			// wire CELL101.OUT_F2                 SERDES.Q1CH1_FDRX12
			// wire CELL101.OUT_F3                 SERDES.Q1CH1_FDRX13
			// wire CELL101.OUT_F4                 SERDES.Q1CH1_FDRX14
			// wire CELL101.OUT_F5                 SERDES.Q1CH1_FDRX15
			// wire CELL101.OUT_Q0                 SERDES.Q1CH1_FDRX2
			// wire CELL101.OUT_Q1                 SERDES.Q1CH1_FDRX3
			// wire CELL101.OUT_Q2                 SERDES.Q1CH1_FDRX4
			// wire CELL101.OUT_Q3                 SERDES.Q1CH1_FDRX5
			// wire CELL101.OUT_Q4                 SERDES.Q1CH1_FDRX6
			// wire CELL101.OUT_Q5                 SERDES.Q1CH1_FDRX7
			// wire CELL102.IMUX_A2                SERDES.Q1CH2_FDTX48
			// wire CELL102.IMUX_A3                SERDES.Q1CH2_FDTX49
			// wire CELL102.IMUX_A4                SERDES.Q1CH1_FDTX0
			// wire CELL102.IMUX_A5                SERDES.Q1CH1_FDTX1
			// wire CELL102.IMUX_A6                SERDES.Q1CH1_FDTX2
			// wire CELL102.IMUX_A7                SERDES.Q1CH1_FDTX3
			// wire CELL102.IMUX_B2                SERDES.Q1CH2_FDTX42
			// wire CELL102.IMUX_B3                SERDES.Q1CH2_FDTX43
			// wire CELL102.IMUX_B4                SERDES.Q1CH2_FDTX44
			// wire CELL102.IMUX_B5                SERDES.Q1CH2_FDTX45
			// wire CELL102.IMUX_B6                SERDES.Q1CH2_FDTX46
			// wire CELL102.IMUX_B7                SERDES.Q1CH2_FDTX47
			// wire CELL102.IMUX_C2                SERDES.Q1CH2_FDTX36
			// wire CELL102.IMUX_C3                SERDES.Q1CH2_FDTX37
			// wire CELL102.IMUX_C4                SERDES.Q1CH2_FDTX38
			// wire CELL102.IMUX_C5                SERDES.Q1CH2_FDTX39
			// wire CELL102.IMUX_C6                SERDES.Q1CH2_FDTX40
			// wire CELL102.IMUX_C7                SERDES.Q1CH2_FDTX41
			// wire CELL102.IMUX_D2                SERDES.Q1CH2_FDTX30
			// wire CELL102.IMUX_D3                SERDES.Q1CH2_FDTX31
			// wire CELL102.IMUX_D4                SERDES.Q1CH2_FDTX32
			// wire CELL102.IMUX_D5                SERDES.Q1CH2_FDTX33
			// wire CELL102.IMUX_D6                SERDES.Q1CH2_FDTX34
			// wire CELL102.IMUX_D7                SERDES.Q1CH2_FDTX35
			// wire CELL102.IMUX_LSR0              SERDES.Q1CH3_FCPCSTXRST
			// wire CELL102.IMUX_LSR1              SERDES.Q1CH2_FCPCSTXRST
			// wire CELL102.IMUX_CLK0_DELAY        SERDES.Q1CH2_FIRCLK
			// wire CELL102.IMUX_CLK1_DELAY        SERDES.Q1CH3_FIRCLK
			// wire CELL102.OUT_F0                 SERDES.Q1CH1_FDRX24
			// wire CELL102.OUT_F1                 SERDES.Q1CH1_FDRX25
			// wire CELL102.OUT_F2                 SERDES.Q1CH1_FDRX26
			// wire CELL102.OUT_F3                 SERDES.Q1CH1_FDRX27
			// wire CELL102.OUT_F4                 SERDES.Q1CH1_FDRX28
			// wire CELL102.OUT_F5                 SERDES.Q1CH1_FDRX29
			// wire CELL102.OUT_F6                 SERDES.Q1CH1_FDRX30
			// wire CELL102.OUT_F7                 SERDES.Q1CH1_FDRX31
			// wire CELL102.OUT_Q0                 SERDES.Q1CH1_FDRX16
			// wire CELL102.OUT_Q1                 SERDES.Q1CH1_FDRX17
			// wire CELL102.OUT_Q2                 SERDES.Q1CH1_FDRX18
			// wire CELL102.OUT_Q3                 SERDES.Q1CH1_FDRX19
			// wire CELL102.OUT_Q4                 SERDES.Q1CH1_FDRX20
			// wire CELL102.OUT_Q5                 SERDES.Q1CH1_FDRX21
			// wire CELL102.OUT_Q6                 SERDES.Q1CH1_FDRX22
			// wire CELL102.OUT_Q7                 SERDES.Q1CH1_FDRX23
			// wire CELL103.IMUX_A2                SERDES.Q1CH1_FDTX22
			// wire CELL103.IMUX_A3                SERDES.Q1CH1_FDTX23
			// wire CELL103.IMUX_A4                SERDES.Q1CH1_FDTX24
			// wire CELL103.IMUX_A5                SERDES.Q1CH1_FDTX25
			// wire CELL103.IMUX_A6                SERDES.Q1CH1_FDTX26
			// wire CELL103.IMUX_A7                SERDES.Q1CH1_FDTX27
			// wire CELL103.IMUX_B2                SERDES.Q1CH1_FDTX16
			// wire CELL103.IMUX_B3                SERDES.Q1CH1_FDTX17
			// wire CELL103.IMUX_B4                SERDES.Q1CH1_FDTX18
			// wire CELL103.IMUX_B5                SERDES.Q1CH1_FDTX19
			// wire CELL103.IMUX_B6                SERDES.Q1CH1_FDTX20
			// wire CELL103.IMUX_B7                SERDES.Q1CH1_FDTX21
			// wire CELL103.IMUX_C2                SERDES.Q1CH1_FDTX10
			// wire CELL103.IMUX_C3                SERDES.Q1CH1_FDTX11
			// wire CELL103.IMUX_C4                SERDES.Q1CH1_FDTX12
			// wire CELL103.IMUX_C5                SERDES.Q1CH1_FDTX13
			// wire CELL103.IMUX_C6                SERDES.Q1CH1_FDTX14
			// wire CELL103.IMUX_C7                SERDES.Q1CH1_FDTX15
			// wire CELL103.IMUX_D2                SERDES.Q1CH1_FDTX4
			// wire CELL103.IMUX_D3                SERDES.Q1CH1_FDTX5
			// wire CELL103.IMUX_D4                SERDES.Q1CH1_FDTX6
			// wire CELL103.IMUX_D5                SERDES.Q1CH1_FDTX7
			// wire CELL103.IMUX_D6                SERDES.Q1CH1_FDTX8
			// wire CELL103.IMUX_D7                SERDES.Q1CH1_FDTX9
			// wire CELL103.IMUX_LSR0              SERDES.Q1CH1_FCPCSTXRST
			// wire CELL103.IMUX_LSR1              SERDES.Q1CH0_FCPCSTXRST
			// wire CELL103.IMUX_CLK0_DELAY        SERDES.Q1CH0_FIRCLK
			// wire CELL103.IMUX_CLK1_DELAY        SERDES.Q1CH1_FIRCLK
			// wire CELL103.OUT_F0                 SERDES.Q1CH1_FDRX40
			// wire CELL103.OUT_F1                 SERDES.Q1CH1_FDRX41
			// wire CELL103.OUT_F2                 SERDES.Q1CH1_FDRX42
			// wire CELL103.OUT_F3                 SERDES.Q1CH1_FDRX43
			// wire CELL103.OUT_F4                 SERDES.Q1CH1_FDRX44
			// wire CELL103.OUT_F5                 SERDES.Q1CH1_FDRX45
			// wire CELL103.OUT_F6                 SERDES.Q1CH1_FDRX46
			// wire CELL103.OUT_F7                 SERDES.Q1CH1_FDRX47
			// wire CELL103.OUT_Q0                 SERDES.Q1CH1_FDRX32
			// wire CELL103.OUT_Q1                 SERDES.Q1CH1_FDRX33
			// wire CELL103.OUT_Q2                 SERDES.Q1CH1_FDRX34
			// wire CELL103.OUT_Q3                 SERDES.Q1CH1_FDRX35
			// wire CELL103.OUT_Q4                 SERDES.Q1CH1_FDRX36
			// wire CELL103.OUT_Q5                 SERDES.Q1CH1_FDRX37
			// wire CELL103.OUT_Q6                 SERDES.Q1CH1_FDRX38
			// wire CELL103.OUT_Q7                 SERDES.Q1CH1_FDRX39
			// wire CELL104.IMUX_A2                SERDES.Q1CH1_FDTX46
			// wire CELL104.IMUX_A3                SERDES.Q1CH1_FDTX47
			// wire CELL104.IMUX_A4                SERDES.Q1CH1_FDTX48
			// wire CELL104.IMUX_A5                SERDES.Q1CH1_FDTX49
			// wire CELL104.IMUX_A6                SERDES.Q1CH0_FDTX0
			// wire CELL104.IMUX_A7                SERDES.Q1CH0_FDTX1
			// wire CELL104.IMUX_B2                SERDES.Q1CH1_FDTX40
			// wire CELL104.IMUX_B3                SERDES.Q1CH1_FDTX41
			// wire CELL104.IMUX_B4                SERDES.Q1CH1_FDTX42
			// wire CELL104.IMUX_B5                SERDES.Q1CH1_FDTX43
			// wire CELL104.IMUX_B6                SERDES.Q1CH1_FDTX44
			// wire CELL104.IMUX_B7                SERDES.Q1CH1_FDTX45
			// wire CELL104.IMUX_C2                SERDES.Q1CH1_FDTX34
			// wire CELL104.IMUX_C3                SERDES.Q1CH1_FDTX35
			// wire CELL104.IMUX_C4                SERDES.Q1CH1_FDTX36
			// wire CELL104.IMUX_C5                SERDES.Q1CH1_FDTX37
			// wire CELL104.IMUX_C6                SERDES.Q1CH1_FDTX38
			// wire CELL104.IMUX_C7                SERDES.Q1CH1_FDTX39
			// wire CELL104.IMUX_D2                SERDES.Q1CH1_FDTX28
			// wire CELL104.IMUX_D3                SERDES.Q1CH1_FDTX29
			// wire CELL104.IMUX_D4                SERDES.Q1CH1_FDTX30
			// wire CELL104.IMUX_D5                SERDES.Q1CH1_FDTX31
			// wire CELL104.IMUX_D6                SERDES.Q1CH1_FDTX32
			// wire CELL104.IMUX_D7                SERDES.Q1CH1_FDTX33
			// wire CELL104.IMUX_LSR0              SERDES.Q1D1_FCDERST
			// wire CELL104.IMUX_LSR1              SERDES.Q1D0_FCDERST
			// wire CELL104.IMUX_CLK0_DELAY        SERDES.Q1CH2_FIREFRXCLK
			// wire CELL104.IMUX_CLK1_DELAY        SERDES.Q1CH3_FIREFRXCLK
			// wire CELL104.OUT_F0                 SERDES.Q1CH0_FDRX8
			// wire CELL104.OUT_F1                 SERDES.Q1CH0_FDRX9
			// wire CELL104.OUT_F2                 SERDES.Q1CH0_FDRX10
			// wire CELL104.OUT_F3                 SERDES.Q1CH0_FDRX11
			// wire CELL104.OUT_F4                 SERDES.Q1CH0_FDRX12
			// wire CELL104.OUT_F5                 SERDES.Q1CH0_FDRX13
			// wire CELL104.OUT_F6                 SERDES.Q1CH0_FDRX14
			// wire CELL104.OUT_F7                 SERDES.Q1CH0_FDRX15
			// wire CELL104.OUT_Q0                 SERDES.Q1CH0_FDRX0
			// wire CELL104.OUT_Q1                 SERDES.Q1CH0_FDRX1
			// wire CELL104.OUT_Q2                 SERDES.Q1CH0_FDRX2
			// wire CELL104.OUT_Q3                 SERDES.Q1CH0_FDRX3
			// wire CELL104.OUT_Q4                 SERDES.Q1CH0_FDRX4
			// wire CELL104.OUT_Q5                 SERDES.Q1CH0_FDRX5
			// wire CELL104.OUT_Q6                 SERDES.Q1CH0_FDRX6
			// wire CELL104.OUT_Q7                 SERDES.Q1CH0_FDRX7
			// wire CELL105.IMUX_A2                SERDES.Q1CH0_FDTX20
			// wire CELL105.IMUX_A3                SERDES.Q1CH0_FDTX21
			// wire CELL105.IMUX_A4                SERDES.Q1CH0_FDTX22
			// wire CELL105.IMUX_A5                SERDES.Q1CH0_FDTX23
			// wire CELL105.IMUX_A6                SERDES.Q1CH0_FDTX24
			// wire CELL105.IMUX_A7                SERDES.Q1CH0_FDTX25
			// wire CELL105.IMUX_B2                SERDES.Q1CH0_FDTX14
			// wire CELL105.IMUX_B3                SERDES.Q1CH0_FDTX15
			// wire CELL105.IMUX_B4                SERDES.Q1CH0_FDTX16
			// wire CELL105.IMUX_B5                SERDES.Q1CH0_FDTX17
			// wire CELL105.IMUX_B6                SERDES.Q1CH0_FDTX18
			// wire CELL105.IMUX_B7                SERDES.Q1CH0_FDTX19
			// wire CELL105.IMUX_C2                SERDES.Q1CH0_FDTX8
			// wire CELL105.IMUX_C3                SERDES.Q1CH0_FDTX9
			// wire CELL105.IMUX_C4                SERDES.Q1CH0_FDTX10
			// wire CELL105.IMUX_C5                SERDES.Q1CH0_FDTX11
			// wire CELL105.IMUX_C6                SERDES.Q1CH0_FDTX12
			// wire CELL105.IMUX_C7                SERDES.Q1CH0_FDTX13
			// wire CELL105.IMUX_D2                SERDES.Q1CH0_FDTX2
			// wire CELL105.IMUX_D3                SERDES.Q1CH0_FDTX3
			// wire CELL105.IMUX_D4                SERDES.Q1CH0_FDTX4
			// wire CELL105.IMUX_D5                SERDES.Q1CH0_FDTX5
			// wire CELL105.IMUX_D6                SERDES.Q1CH0_FDTX6
			// wire CELL105.IMUX_D7                SERDES.Q1CH0_FDTX7
			// wire CELL105.IMUX_LSR0              SERDES.Q1CH3_FCPIPEPHYRESETN
			// wire CELL105.IMUX_LSR1              SERDES.Q1CH2_FCPIPEPHYRESETN
			// wire CELL105.IMUX_CLK0_DELAY        SERDES.Q1CH0_FIREFRXCLK
			// wire CELL105.IMUX_CLK1_DELAY        SERDES.Q1CH1_FIREFRXCLK
			// wire CELL105.IMUX_CE0               SERDES.Q1CH3_FCDFEUPD
			// wire CELL105.IMUX_CE1               SERDES.Q1CH2_FCDFEUPD
			// wire CELL105.IMUX_CE2               SERDES.Q1CH1_FCDFEUPD
			// wire CELL105.IMUX_CE3               SERDES.Q1CH0_FCDFEUPD
			// wire CELL105.OUT_F0                 SERDES.Q1CH0_FDRX24
			// wire CELL105.OUT_F1                 SERDES.Q1CH0_FDRX25
			// wire CELL105.OUT_F2                 SERDES.Q1CH0_FDRX26
			// wire CELL105.OUT_F3                 SERDES.Q1CH0_FDRX27
			// wire CELL105.OUT_F4                 SERDES.Q1CH0_FDRX28
			// wire CELL105.OUT_F5                 SERDES.Q1CH0_FDRX29
			// wire CELL105.OUT_F6                 SERDES.Q1CH0_FDRX30
			// wire CELL105.OUT_F7                 SERDES.Q1CH0_FDRX31
			// wire CELL105.OUT_Q0                 SERDES.Q1CH0_FDRX16
			// wire CELL105.OUT_Q1                 SERDES.Q1CH0_FDRX17
			// wire CELL105.OUT_Q2                 SERDES.Q1CH0_FDRX18
			// wire CELL105.OUT_Q3                 SERDES.Q1CH0_FDRX19
			// wire CELL105.OUT_Q4                 SERDES.Q1CH0_FDRX20
			// wire CELL105.OUT_Q5                 SERDES.Q1CH0_FDRX21
			// wire CELL105.OUT_Q6                 SERDES.Q1CH0_FDRX22
			// wire CELL105.OUT_Q7                 SERDES.Q1CH0_FDRX23
			// wire CELL106.IMUX_A2                SERDES.Q1CH0_FDTX44
			// wire CELL106.IMUX_A3                SERDES.Q1CH0_FDTX45
			// wire CELL106.IMUX_A4                SERDES.Q1CH0_FDTX46
			// wire CELL106.IMUX_A5                SERDES.Q1CH0_FDTX47
			// wire CELL106.IMUX_A6                SERDES.Q1CH0_FDTX48
			// wire CELL106.IMUX_A7                SERDES.Q1CH0_FDTX49
			// wire CELL106.IMUX_B2                SERDES.Q1CH0_FDTX38
			// wire CELL106.IMUX_B3                SERDES.Q1CH0_FDTX39
			// wire CELL106.IMUX_B4                SERDES.Q1CH0_FDTX40
			// wire CELL106.IMUX_B5                SERDES.Q1CH0_FDTX41
			// wire CELL106.IMUX_B6                SERDES.Q1CH0_FDTX42
			// wire CELL106.IMUX_B7                SERDES.Q1CH0_FDTX43
			// wire CELL106.IMUX_C2                SERDES.Q1CH0_FDTX32
			// wire CELL106.IMUX_C3                SERDES.Q1CH0_FDTX33
			// wire CELL106.IMUX_C4                SERDES.Q1CH0_FDTX34
			// wire CELL106.IMUX_C5                SERDES.Q1CH0_FDTX35
			// wire CELL106.IMUX_C6                SERDES.Q1CH0_FDTX36
			// wire CELL106.IMUX_C7                SERDES.Q1CH0_FDTX37
			// wire CELL106.IMUX_D2                SERDES.Q1CH0_FDTX26
			// wire CELL106.IMUX_D3                SERDES.Q1CH0_FDTX27
			// wire CELL106.IMUX_D4                SERDES.Q1CH0_FDTX28
			// wire CELL106.IMUX_D5                SERDES.Q1CH0_FDTX29
			// wire CELL106.IMUX_D6                SERDES.Q1CH0_FDTX30
			// wire CELL106.IMUX_D7                SERDES.Q1CH0_FDTX31
			// wire CELL106.IMUX_LSR0              SERDES.Q1CH1_FCPIPEPHYRESETN
			// wire CELL106.IMUX_LSR1              SERDES.Q1CH0_FCPIPEPHYRESETN
			// wire CELL106.IMUX_CLK0_DELAY        SERDES.Q1_HSPLLREFCLKI
			// wire CELL106.IMUX_CLK1_DELAY        SERDES.Q1_LSPLLREFCLKI
			// wire CELL106.IMUX_CE0               SERDES.Q1CH3_FCDFERDEN
			// wire CELL106.IMUX_CE1               SERDES.Q1CH2_FCDFERDEN
			// wire CELL106.IMUX_CE2               SERDES.Q1CH1_FCDFERDEN
			// wire CELL106.IMUX_CE3               SERDES.Q1CH0_FCDFERDEN
			// wire CELL106.OUT_F0                 SERDES.Q1CH0_FDRX40
			// wire CELL106.OUT_F1                 SERDES.Q1CH0_FDRX41
			// wire CELL106.OUT_F2                 SERDES.Q1CH0_FDRX42
			// wire CELL106.OUT_F3                 SERDES.Q1CH0_FDRX43
			// wire CELL106.OUT_F4                 SERDES.Q1CH0_FDRX44
			// wire CELL106.OUT_F5                 SERDES.Q1CH0_FDRX45
			// wire CELL106.OUT_F6                 SERDES.Q1CH0_FDRX46
			// wire CELL106.OUT_F7                 SERDES.Q1CH0_FDRX47
			// wire CELL106.OUT_Q0                 SERDES.Q1CH0_FDRX32
			// wire CELL106.OUT_Q1                 SERDES.Q1CH0_FDRX33
			// wire CELL106.OUT_Q2                 SERDES.Q1CH0_FDRX34
			// wire CELL106.OUT_Q3                 SERDES.Q1CH0_FDRX35
			// wire CELL106.OUT_Q4                 SERDES.Q1CH0_FDRX36
			// wire CELL106.OUT_Q5                 SERDES.Q1CH0_FDRX37
			// wire CELL106.OUT_Q6                 SERDES.Q1CH0_FDRX38
			// wire CELL106.OUT_Q7                 SERDES.Q1CH0_FDRX39
			// wire CELL108.IMUX_CLK0_DELAY        SERDES.Q1CH3_FITMRSTOPCLK
			// wire CELL108.OUT_F0                 SERDES.Q1_FDDFEERR3
			// wire CELL108.OUT_F1                 SERDES.Q1_FDDFEERR4
			// wire CELL108.OUT_F2                 SERDES.Q1_FDDFEERR5
			// wire CELL108.OUT_F3                 SERDES.Q1_FDDFEERR6
			// wire CELL108.OUT_F4                 SERDES.Q1_FDDFEERR7
			// wire CELL108.OUT_F5                 SERDES.Q1_FDDFEERR8
			// wire CELL108.OUT_F6                 SERDES.Q1_FDDFEERR9
			// wire CELL108.OUT_F7                 SERDES.Q1_FDDFEDATA0
			// wire CELL108.OUT_Q1                 SERDES.Q1CH3_FSDFEVLD
			// wire CELL108.OUT_Q2                 SERDES.Q1CH2_FSDFEVLD
			// wire CELL108.OUT_Q3                 SERDES.Q1CH1_FSDFEVLD
			// wire CELL108.OUT_Q4                 SERDES.Q1CH0_FSDFEVLD
			// wire CELL108.OUT_Q5                 SERDES.Q1_FDDFEERR0
			// wire CELL108.OUT_Q6                 SERDES.Q1_FDDFEERR1
			// wire CELL108.OUT_Q7                 SERDES.Q1_FDDFEERR2
			// wire CELL109.IMUX_A2                SERDES.Q1CH1_FCTMRSTOP
			// wire CELL109.IMUX_A3                SERDES.Q1CH0_FCTMRSTOP
			// wire CELL109.IMUX_A4                SERDES.Q1CH3_FCTMRSTART
			// wire CELL109.IMUX_A5                SERDES.Q1CH2_FCTMRSTART
			// wire CELL109.IMUX_A6                SERDES.Q1CH1_FCTMRSTART
			// wire CELL109.IMUX_A7                SERDES.Q1CH0_FCTMRSTART
			// wire CELL109.IMUX_B6                SERDES.Q1CH3_FCTMRSTOP
			// wire CELL109.IMUX_B7                SERDES.Q1CH2_FCTMRSTOP
			// wire CELL109.IMUX_CLK0_DELAY        SERDES.Q1CH1_FITMRSTOPCLK
			// wire CELL109.IMUX_CLK1_DELAY        SERDES.Q1CH2_FITMRSTOPCLK
			// wire CELL109.OUT_F0                 SERDES.Q1_FDDFEDATA9
			// wire CELL109.OUT_F1                 SERDES.Q1CH3_FSRCDONE
			// wire CELL109.OUT_F2                 SERDES.Q1CH2_FSRCDONE
			// wire CELL109.OUT_F3                 SERDES.Q1CH1_FSRCDONE
			// wire CELL109.OUT_F4                 SERDES.Q1CH0_FSRCDONE
			// wire CELL109.OUT_F5                 SERDES.Q1_FOREFCLK2FPGA
			// wire CELL109.OUT_F6                 SERDES.Q1D1_FSDM
			// wire CELL109.OUT_F7                 SERDES.Q1D0_FSDM
			// wire CELL109.OUT_Q0                 SERDES.Q1_FDDFEDATA1
			// wire CELL109.OUT_Q1                 SERDES.Q1_FDDFEDATA2
			// wire CELL109.OUT_Q2                 SERDES.Q1_FDDFEDATA3
			// wire CELL109.OUT_Q3                 SERDES.Q1_FDDFEDATA4
			// wire CELL109.OUT_Q4                 SERDES.Q1_FDDFEDATA5
			// wire CELL109.OUT_Q5                 SERDES.Q1_FDDFEDATA6
			// wire CELL109.OUT_Q6                 SERDES.Q1_FDDFEDATA7
			// wire CELL109.OUT_Q7                 SERDES.Q1_FDDFEDATA8
			// wire CELL110.IMUX_A2                SERDES.Q1_FCDFECOEFF4_5
			// wire CELL110.IMUX_A3                SERDES.Q1_FCDFECOEFF4_6
			// wire CELL110.IMUX_A4                SERDES.Q1_FCDFECOEFF4_7
			// wire CELL110.IMUX_A5                SERDES.Q1_FCDFECOEFF3_0
			// wire CELL110.IMUX_A6                SERDES.Q1_FCDFECOEFF3_1
			// wire CELL110.IMUX_A7                SERDES.Q1_FCDFECOEFF3_2
			// wire CELL110.IMUX_B2                SERDES.Q1_FCDFECOEFF5_7
			// wire CELL110.IMUX_B3                SERDES.Q1_FCDFECOEFF4_0
			// wire CELL110.IMUX_B4                SERDES.Q1_FCDFECOEFF4_1
			// wire CELL110.IMUX_B5                SERDES.Q1_FCDFECOEFF4_2
			// wire CELL110.IMUX_B6                SERDES.Q1_FCDFECOEFF4_3
			// wire CELL110.IMUX_B7                SERDES.Q1_FCDFECOEFF4_4
			// wire CELL110.IMUX_C2                SERDES.Q1_FCDFECOEFF5_1
			// wire CELL110.IMUX_C3                SERDES.Q1_FCDFECOEFF5_2
			// wire CELL110.IMUX_C4                SERDES.Q1_FCDFECOEFF5_3
			// wire CELL110.IMUX_C5                SERDES.Q1_FCDFECOEFF5_4
			// wire CELL110.IMUX_C6                SERDES.Q1_FCDFECOEFF5_5
			// wire CELL110.IMUX_C7                SERDES.Q1_FCDFECOEFF5_6
			// wire CELL110.IMUX_D2                SERDES.Q1_FCDFESIGN1
			// wire CELL110.IMUX_D3                SERDES.Q1_FCDFESIGN2
			// wire CELL110.IMUX_D4                SERDES.Q1_FCDFESIGN3
			// wire CELL110.IMUX_D5                SERDES.Q1_FCDFESIGN4
			// wire CELL110.IMUX_D6                SERDES.Q1_FCDFESIGN5
			// wire CELL110.IMUX_D7                SERDES.Q1_FCDFECOEFF5_0
			// wire CELL110.IMUX_CLK0_DELAY        SERDES.Q1CH3_FITMRSTARTCLK
			// wire CELL110.IMUX_CLK1_DELAY        SERDES.Q1CH0_FITMRSTOPCLK
			// wire CELL110.OUT_F0                 SERDES.Q1CH1_FSSKPADDED
			// wire CELL110.OUT_F1                 SERDES.Q1CH0_FSSKPADDED
			// wire CELL110.OUT_F2                 SERDES.Q1CH3_FDLDRRX
			// wire CELL110.OUT_F3                 SERDES.Q1CH2_FDLDRRX
			// wire CELL110.OUT_F4                 SERDES.Q1CH1_FDLDRRX
			// wire CELL110.OUT_F5                 SERDES.Q1CH0_FDLDRRX
			// wire CELL110.OUT_F6                 SERDES.Q1_LSPLLLOL
			// wire CELL110.OUT_F7                 SERDES.Q1_HSPLLLOL
			// wire CELL110.OUT_Q0                 SERDES.Q1D1_FSDE
			// wire CELL110.OUT_Q1                 SERDES.Q1D0_FSDE
			// wire CELL110.OUT_Q2                 SERDES.Q1CH3_FSSKPDELETED
			// wire CELL110.OUT_Q3                 SERDES.Q1CH2_FSSKPDELETED
			// wire CELL110.OUT_Q4                 SERDES.Q1CH1_FSSKPDELETED
			// wire CELL110.OUT_Q5                 SERDES.Q1CH0_FSSKPDELETED
			// wire CELL110.OUT_Q6                 SERDES.Q1CH3_FSSKPADDED
			// wire CELL110.OUT_Q7                 SERDES.Q1CH2_FSSKPADDED
			// wire CELL111.IMUX_A2                SERDES.Q1_FCDFECOEFF1_5
			// wire CELL111.IMUX_A3                SERDES.Q1_FCDFECOEFF1_6
			// wire CELL111.IMUX_A4                SERDES.Q1_FCDFECOEFF1_7
			// wire CELL111.IMUX_A5                SERDES.Q1_FCDFECOEFF0_0
			// wire CELL111.IMUX_A6                SERDES.Q1_FCDFECOEFF0_1
			// wire CELL111.IMUX_A7                SERDES.Q1_FCDFECOEFF0_2
			// wire CELL111.IMUX_B2                SERDES.Q1_FCDFECOEFF2_7
			// wire CELL111.IMUX_B3                SERDES.Q1_FCDFECOEFF1_0
			// wire CELL111.IMUX_B4                SERDES.Q1_FCDFECOEFF1_1
			// wire CELL111.IMUX_B5                SERDES.Q1_FCDFECOEFF1_2
			// wire CELL111.IMUX_B6                SERDES.Q1_FCDFECOEFF1_3
			// wire CELL111.IMUX_B7                SERDES.Q1_FCDFECOEFF1_4
			// wire CELL111.IMUX_C2                SERDES.Q1_FCDFECOEFF2_1
			// wire CELL111.IMUX_C3                SERDES.Q1_FCDFECOEFF2_2
			// wire CELL111.IMUX_C4                SERDES.Q1_FCDFECOEFF2_3
			// wire CELL111.IMUX_C5                SERDES.Q1_FCDFECOEFF2_4
			// wire CELL111.IMUX_C6                SERDES.Q1_FCDFECOEFF2_5
			// wire CELL111.IMUX_C7                SERDES.Q1_FCDFECOEFF2_6
			// wire CELL111.IMUX_D2                SERDES.Q1_FCDFECOEFF3_3
			// wire CELL111.IMUX_D3                SERDES.Q1_FCDFECOEFF3_4
			// wire CELL111.IMUX_D4                SERDES.Q1_FCDFECOEFF3_5
			// wire CELL111.IMUX_D5                SERDES.Q1_FCDFECOEFF3_6
			// wire CELL111.IMUX_D6                SERDES.Q1_FCDFECOEFF3_7
			// wire CELL111.IMUX_D7                SERDES.Q1_FCDFECOEFF2_0
			// wire CELL111.IMUX_LSR0              SERDES.Q1_HSPLLRST
			// wire CELL111.IMUX_LSR1              SERDES.Q1_LSPLLRST
			// wire CELL111.IMUX_CLK0_DELAY        SERDES.Q1CH1_FITMRSTARTCLK
			// wire CELL111.IMUX_CLK1_DELAY        SERDES.Q1CH2_FITMRSTARTCLK
			// wire CELL111.OUT_F0                 SERDES.Q1CH3_FSCCUNDERRUN
			// wire CELL111.OUT_F1                 SERDES.Q1CH2_FSCCUNDERRUN
			// wire CELL111.OUT_F2                 SERDES.Q1CH1_FSCCUNDERRUN
			// wire CELL111.OUT_F3                 SERDES.Q1CH0_FSCCUNDERRUN
			// wire CELL111.OUT_F4                 SERDES.Q1CH3_FSLSM
			// wire CELL111.OUT_F5                 SERDES.Q1CH2_FSLSM
			// wire CELL111.OUT_F6                 SERDES.Q1CH1_FSLSM
			// wire CELL111.OUT_F7                 SERDES.Q1CH0_FSLSM
			// wire CELL111.OUT_Q0                 SERDES.Q1CH3_FSRLOL
			// wire CELL111.OUT_Q1                 SERDES.Q1CH2_FSRLOL
			// wire CELL111.OUT_Q2                 SERDES.Q1CH1_FSRLOL
			// wire CELL111.OUT_Q3                 SERDES.Q1CH0_FSRLOL
			// wire CELL111.OUT_Q4                 SERDES.Q1CH3_FSCCOVERRUN
			// wire CELL111.OUT_Q5                 SERDES.Q1CH2_FSCCOVERRUN
			// wire CELL111.OUT_Q6                 SERDES.Q1CH1_FSCCOVERRUN
			// wire CELL111.OUT_Q7                 SERDES.Q1CH0_FSCCOVERRUN
			// wire CELL112.IMUX_A2                SERDES.Q1CH0_FCRATE1
			// wire CELL112.IMUX_A3                SERDES.Q1CH0_FCRATE2
			// wire CELL112.IMUX_A4                SERDES.Q1_LSPLLPWRUP
			// wire CELL112.IMUX_A5                SERDES.Q1_HSPLLPWRUP
			// wire CELL112.IMUX_A6                SERDES.Q1_FCMPWRUP
			// wire CELL112.IMUX_A7                SERDES.Q1CH3_FCRXPWRUP
			// wire CELL112.IMUX_B2                SERDES.Q1CH2_FCRATE1
			// wire CELL112.IMUX_B3                SERDES.Q1CH2_FCRATE2
			// wire CELL112.IMUX_B4                SERDES.Q1CH1_FCRATE0
			// wire CELL112.IMUX_B5                SERDES.Q1CH1_FCRATE1
			// wire CELL112.IMUX_B6                SERDES.Q1CH1_FCRATE2
			// wire CELL112.IMUX_B7                SERDES.Q1CH0_FCRATE0
			// wire CELL112.IMUX_C2                SERDES.Q1_FDDFECHSEL1
			// wire CELL112.IMUX_C3                SERDES.Q1_FCSCANMODE
			// wire CELL112.IMUX_C4                SERDES.Q1CH3_FCRATE0
			// wire CELL112.IMUX_C5                SERDES.Q1CH3_FCRATE1
			// wire CELL112.IMUX_C6                SERDES.Q1CH3_FCRATE2
			// wire CELL112.IMUX_C7                SERDES.Q1CH2_FCRATE0
			// wire CELL112.IMUX_D2                SERDES.Q1_FCDFECOEFF0_3
			// wire CELL112.IMUX_D3                SERDES.Q1_FCDFECOEFF0_4
			// wire CELL112.IMUX_D4                SERDES.Q1_FCDFECOEFF0_5
			// wire CELL112.IMUX_D5                SERDES.Q1_FCDFECOEFF0_6
			// wire CELL112.IMUX_D6                SERDES.Q1_FCDFECOEFF0_7
			// wire CELL112.IMUX_D7                SERDES.Q1_FDDFECHSEL0
			// wire CELL112.IMUX_LSR0              SERDES.Q1CH3_FCTRST
			// wire CELL112.IMUX_LSR1              SERDES.Q1CH2_FCTRST
			// wire CELL112.IMUX_CLK0_DELAY        SERDES.Q1_FITMRCLK
			// wire CELL112.IMUX_CLK1_DELAY        SERDES.Q1CH0_FITMRSTARTCLK
			// wire CELL112.OUT_F0                 SERDES.Q1CH3_FSPCIEDONE
			// wire CELL112.OUT_F1                 SERDES.Q1CH2_FSPCIEDONE
			// wire CELL112.OUT_F2                 SERDES.Q1CH1_FSPCIEDONE
			// wire CELL112.OUT_F3                 SERDES.Q1CH0_FSPCIEDONE
			// wire CELL112.OUT_F4                 SERDES.Q1CH3_FDRX0
			// wire CELL112.OUT_F5                 SERDES.Q1CH3_FDRX1
			// wire CELL112.OUT_F6                 SERDES.Q1CH3_FDRX2
			// wire CELL112.OUT_F7                 SERDES.Q1CH3_FDRX3
			// wire CELL112.OUT_Q0                 SERDES.Q1CH3_FSRLOS
			// wire CELL112.OUT_Q1                 SERDES.Q1CH2_FSRLOS
			// wire CELL112.OUT_Q2                 SERDES.Q1CH1_FSRLOS
			// wire CELL112.OUT_Q3                 SERDES.Q1CH0_FSRLOS
			// wire CELL112.OUT_Q4                 SERDES.Q1CH3_FSPCIECON
			// wire CELL112.OUT_Q5                 SERDES.Q1CH2_FSPCIECON
			// wire CELL112.OUT_Q6                 SERDES.Q1CH1_FSPCIECON
			// wire CELL112.OUT_Q7                 SERDES.Q1CH0_FSPCIECON
			// wire CELL113.IMUX_A2                SERDES.Q1CH3_FCLDRTXEN
			// wire CELL113.IMUX_A3                SERDES.Q1CH2_FCLDRTXEN
			// wire CELL113.IMUX_A4                SERDES.Q1CH1_FCLDRTXEN
			// wire CELL113.IMUX_A5                SERDES.Q1CH0_FCLDRTXEN
			// wire CELL113.IMUX_B2                SERDES.Q1CH3_FCALIGNEN
			// wire CELL113.IMUX_B3                SERDES.Q1CH2_FCALIGNEN
			// wire CELL113.IMUX_B4                SERDES.Q1CH1_FCALIGNEN
			// wire CELL113.IMUX_B5                SERDES.Q1CH0_FCALIGNEN
			// wire CELL113.IMUX_C2                SERDES.Q1CH2_FCTXPWRUP
			// wire CELL113.IMUX_C3                SERDES.Q1CH1_FCTXPWRUP
			// wire CELL113.IMUX_C4                SERDES.Q1CH0_FCTXPWRUP
			// wire CELL113.IMUX_C5                SERDES.Q1_FCMRST
			// wire CELL113.IMUX_D2                SERDES.Q1CH2_FCRXPWRUP
			// wire CELL113.IMUX_D3                SERDES.Q1CH1_FCRXPWRUP
			// wire CELL113.IMUX_D4                SERDES.Q1CH0_FCRXPWRUP
			// wire CELL113.IMUX_D5                SERDES.Q1CH3_FCTXPWRUP
			// wire CELL113.IMUX_CLK1_DELAY        SERDES.Q1_FITXTESTCLK
			// wire CELL113.OUT_F0                 SERDES.Q1CH3_FDRX10
			// wire CELL113.OUT_F1                 SERDES.Q1CH3_FDRX11
			// wire CELL113.OUT_F2                 SERDES.Q1CH3_FDRX12
			// wire CELL113.OUT_F3                 SERDES.Q1CH3_FDRX13
			// wire CELL113.OUT_F4                 SERDES.Q1CH3_FDRX14
			// wire CELL113.OUT_F5                 SERDES.Q1CH3_FDRX15
			// wire CELL113.OUT_Q0                 SERDES.Q1CH3_FDRX4
			// wire CELL113.OUT_Q1                 SERDES.Q1CH3_FDRX5
			// wire CELL113.OUT_Q2                 SERDES.Q1CH3_FDRX6
			// wire CELL113.OUT_Q3                 SERDES.Q1CH3_FDRX7
			// wire CELL113.OUT_Q4                 SERDES.Q1CH3_FDRX8
			// wire CELL113.OUT_Q5                 SERDES.Q1CH3_FDRX9
			// wire CELL119.IMUX_A0                SERDES.CORNER_LSPLLPWRUP
			// wire CELL119.IMUX_B0                SERDES.CORNER_FCSYNCTOGGLE
			// wire CELL119.IMUX_C0                SERDES.CORNER_FCSCANMODE
			// wire CELL119.IMUX_LSR0              SERDES.CORNER_LSPLLRST
			// wire CELL119.IMUX_CLK0_DELAY        SERDES.CORNER_LSPLLREFCLKI
			// wire CELL119.OUT_F0                 SERDES.CORNER_FOREFCK2CORE
			// wire CELL119.OUT_Q0                 SERDES.CORNER_LSPLLLOL
		}

		tile_class SERDES3 {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;
			cell CELL16;
			cell CELL17;
			cell CELL18;
			cell CELL19;
			cell CELL20;
			cell CELL21;
			cell CELL22;
			cell CELL23;
			cell CELL24;
			cell CELL25;
			cell CELL26;
			cell CELL27;
			cell CELL28;
			cell CELL29;
			cell CELL30;
			cell CELL31;
			cell CELL32;
			cell CELL33;
			cell CELL34;
			cell CELL35;
			cell CELL36;
			cell CELL37;
			cell CELL38;
			cell CELL39;
			cell CELL40;
			cell CELL41;
			cell CELL42;
			cell CELL43;
			cell CELL44;
			cell CELL45;
			cell CELL46;
			cell CELL47;
			cell CELL48;
			cell CELL49;
			cell CELL50;
			cell CELL51;
			cell CELL52;
			cell CELL53;
			cell CELL54;
			cell CELL55;
			cell CELL56;
			cell CELL57;
			cell CELL58;
			cell CELL59;
			cell CELL60;
			cell CELL61;
			cell CELL62;
			cell CELL63;
			cell CELL64;
			cell CELL65;
			cell CELL66;
			cell CELL67;
			cell CELL68;
			cell CELL69;
			cell CELL70;
			cell CELL71;
			cell CELL72;
			cell CELL73;
			cell CELL74;
			cell CELL75;
			cell CELL76;
			cell CELL77;
			cell CELL78;
			cell CELL79;
			cell CELL80;
			cell CELL81;
			cell CELL82;
			cell CELL83;
			cell CELL84;
			cell CELL85;
			cell CELL86;
			cell CELL87;
			cell CELL88;
			cell CELL89;
			cell CELL90;
			cell CELL91;
			cell CELL92;
			cell CELL93;
			cell CELL94;
			cell CELL95;
			cell CELL96;
			cell CELL97;
			cell CELL98;
			cell CELL99;
			cell CELL100;
			cell CELL101;
			cell CELL102;
			cell CELL103;
			cell CELL104;
			cell CELL105;
			cell CELL106;
			cell CELL107;
			cell CELL108;
			cell CELL109;
			cell CELL110;
			cell CELL111;
			cell CELL112;
			cell CELL113;
			cell CELL114;
			cell CELL115;
			cell CELL116;
			cell CELL117;
			cell CELL118;
			cell CELL119;
			cell CELL120;
			cell CELL121;
			cell CELL122;
			cell CELL123;
			cell CELL124;
			cell CELL125;
			cell CELL126;
			cell CELL127;
			cell CELL128;
			cell CELL129;
			cell CELL130;
			cell CELL131;
			cell CELL132;
			cell CELL133;
			cell CELL134;
			cell CELL135;
			cell CELL136;
			cell CELL137;
			cell CELL138;
			cell CELL139;
			cell CELL140;
			cell CELL141;
			cell CELL142;
			cell CELL143;
			cell CELL144;
			cell CELL145;
			cell CELL146;
			cell CELL147;
			cell CELL148;
			cell CELL149;
			cell CELL150;
			cell CELL151;
			cell CELL152;
			cell CELL153;
			cell CELL154;
			cell CELL155;
			cell CELL156;
			cell CELL157;
			cell CELL158;
			cell CELL159;
			cell CELL160;
			cell CELL161;
			cell CELL162;
			cell CELL163;
			cell CELL164;
			cell CELL165;
			cell CELL166;
			cell CELL167;
			cell CELL168;
			cell CELL169;
			cell CELL170;
			cell CELL171;
			cell CELL172;
			cell CELL173;
			cell CELL174;
			cell CELL175;
			cell CELL176;

			bel SERDES {
				input CORNER_FCSCANMODE = CELL176.IMUX_C0;
				input CORNER_FCSYNCTOGGLE = CELL176.IMUX_B0;
				output CORNER_FOREFCK2CORE = CELL176.OUT_F0;
				output CORNER_LSPLLLOL = CELL176.OUT_Q0;
				input CORNER_LSPLLPWRUP = CELL176.IMUX_A0;
				input CORNER_LSPLLREFCLKI = CELL176.IMUX_CLK0_DELAY;
				input CORNER_LSPLLRST = CELL176.IMUX_LSR0;
				input Q0CH0_FCALIGNEN = CELL0.IMUX_B2;
				input Q0CH0_FCCDRFORCEDLOCK = CELL16.IMUX_A0;
				input Q0CH0_FCDFERDEN = CELL7.IMUX_CE0;
				input Q0CH0_FCDFEUPD = CELL8.IMUX_CE0;
				input Q0CH0_FCLDRTXEN = CELL0.IMUX_A2;
				input Q0CH0_FCLSMEN = CELL15.IMUX_D2;
				input Q0CH0_FCPCIEDETEN = CELL15.IMUX_B2;
				input Q0CH0_FCPCSRXRST = CELL12.IMUX_LSR0;
				input Q0CH0_FCPCSTXRST = CELL10.IMUX_LSR0;
				input Q0CH0_FCPIPEPHYRESETN = CELL7.IMUX_LSR0;
				input Q0CH0_FCPLLLOL = CELL16.IMUX_A4;
				input Q0CH0_FCRATE0 = CELL1.IMUX_B0;
				input Q0CH0_FCRATE1 = CELL1.IMUX_A5;
				input Q0CH0_FCRATE2 = CELL1.IMUX_A4;
				input Q0CH0_FCRRST = CELL14.IMUX_LSR0;
				input Q0CH0_FCRXPOLARITY = CELL15.IMUX_C0;
				input Q0CH0_FCRXPWRUP = CELL0.IMUX_D3;
				input Q0CH0_FCTMRSTART = CELL4.IMUX_A0;
				input Q0CH0_FCTMRSTOP = CELL4.IMUX_A4;
				input Q0CH0_FCTRST = CELL16.IMUX_LSR0;
				input Q0CH0_FCTXMARGIN0 = CELL16.IMUX_C2;
				input Q0CH0_FCTXMARGIN1 = CELL16.IMUX_C1;
				input Q0CH0_FCTXMARGIN2 = CELL16.IMUX_C0;
				input Q0CH0_FCTXPWRUP = CELL0.IMUX_C3;
				input Q0CH0_FCWORDALGNEN = CELL15.IMUX_C4;
				output Q0CH0_FDLDRRX = CELL3.OUT_F2;
				input Q0CH0_FDLDRTX = CELL16.IMUX_B2;
				output Q0CH0_FDRX0 = CELL17.OUT_Q7;
				output Q0CH0_FDRX1 = CELL17.OUT_Q6;
				output Q0CH0_FDRX10 = CELL17.OUT_F5;
				output Q0CH0_FDRX11 = CELL17.OUT_F4;
				output Q0CH0_FDRX12 = CELL17.OUT_F3;
				output Q0CH0_FDRX13 = CELL17.OUT_F2;
				output Q0CH0_FDRX14 = CELL17.OUT_F1;
				output Q0CH0_FDRX15 = CELL17.OUT_F0;
				output Q0CH0_FDRX16 = CELL16.OUT_Q7;
				output Q0CH0_FDRX17 = CELL16.OUT_Q6;
				output Q0CH0_FDRX18 = CELL16.OUT_Q5;
				output Q0CH0_FDRX19 = CELL16.OUT_Q4;
				output Q0CH0_FDRX2 = CELL17.OUT_Q5;
				output Q0CH0_FDRX20 = CELL16.OUT_Q3;
				output Q0CH0_FDRX21 = CELL16.OUT_Q2;
				output Q0CH0_FDRX22 = CELL16.OUT_Q1;
				output Q0CH0_FDRX23 = CELL16.OUT_Q0;
				output Q0CH0_FDRX24 = CELL16.OUT_F7;
				output Q0CH0_FDRX25 = CELL16.OUT_F6;
				output Q0CH0_FDRX26 = CELL16.OUT_F5;
				output Q0CH0_FDRX27 = CELL16.OUT_F4;
				output Q0CH0_FDRX28 = CELL16.OUT_F3;
				output Q0CH0_FDRX29 = CELL16.OUT_F2;
				output Q0CH0_FDRX3 = CELL17.OUT_Q4;
				output Q0CH0_FDRX30 = CELL16.OUT_F1;
				output Q0CH0_FDRX31 = CELL16.OUT_F0;
				output Q0CH0_FDRX32 = CELL15.OUT_Q7;
				output Q0CH0_FDRX33 = CELL15.OUT_Q6;
				output Q0CH0_FDRX34 = CELL15.OUT_Q5;
				output Q0CH0_FDRX35 = CELL15.OUT_Q4;
				output Q0CH0_FDRX36 = CELL15.OUT_Q3;
				output Q0CH0_FDRX37 = CELL15.OUT_Q2;
				output Q0CH0_FDRX38 = CELL15.OUT_Q1;
				output Q0CH0_FDRX39 = CELL15.OUT_Q0;
				output Q0CH0_FDRX4 = CELL17.OUT_Q3;
				output Q0CH0_FDRX40 = CELL15.OUT_F7;
				output Q0CH0_FDRX41 = CELL15.OUT_F6;
				output Q0CH0_FDRX42 = CELL15.OUT_F5;
				output Q0CH0_FDRX43 = CELL15.OUT_F4;
				output Q0CH0_FDRX44 = CELL15.OUT_F3;
				output Q0CH0_FDRX45 = CELL15.OUT_F2;
				output Q0CH0_FDRX46 = CELL15.OUT_F1;
				output Q0CH0_FDRX47 = CELL15.OUT_F0;
				output Q0CH0_FDRX5 = CELL17.OUT_Q2;
				output Q0CH0_FDRX6 = CELL17.OUT_Q1;
				output Q0CH0_FDRX7 = CELL17.OUT_Q0;
				output Q0CH0_FDRX8 = CELL17.OUT_F7;
				output Q0CH0_FDRX9 = CELL17.OUT_F6;
				input Q0CH0_FDTX0 = CELL15.IMUX_B1;
				input Q0CH0_FDTX1 = CELL15.IMUX_B0;
				input Q0CH0_FDTX10 = CELL14.IMUX_D3;
				input Q0CH0_FDTX11 = CELL14.IMUX_D2;
				input Q0CH0_FDTX12 = CELL14.IMUX_D1;
				input Q0CH0_FDTX13 = CELL14.IMUX_D0;
				input Q0CH0_FDTX14 = CELL14.IMUX_C5;
				input Q0CH0_FDTX15 = CELL14.IMUX_C4;
				input Q0CH0_FDTX16 = CELL14.IMUX_C3;
				input Q0CH0_FDTX17 = CELL14.IMUX_C2;
				input Q0CH0_FDTX18 = CELL14.IMUX_C1;
				input Q0CH0_FDTX19 = CELL14.IMUX_C0;
				input Q0CH0_FDTX2 = CELL15.IMUX_A5;
				input Q0CH0_FDTX20 = CELL14.IMUX_B5;
				input Q0CH0_FDTX21 = CELL14.IMUX_B4;
				input Q0CH0_FDTX22 = CELL14.IMUX_B3;
				input Q0CH0_FDTX23 = CELL14.IMUX_B2;
				input Q0CH0_FDTX24 = CELL14.IMUX_B1;
				input Q0CH0_FDTX25 = CELL14.IMUX_B0;
				input Q0CH0_FDTX26 = CELL14.IMUX_A5;
				input Q0CH0_FDTX27 = CELL14.IMUX_A4;
				input Q0CH0_FDTX28 = CELL14.IMUX_A3;
				input Q0CH0_FDTX29 = CELL14.IMUX_A2;
				input Q0CH0_FDTX3 = CELL15.IMUX_A4;
				input Q0CH0_FDTX30 = CELL14.IMUX_A1;
				input Q0CH0_FDTX31 = CELL14.IMUX_A0;
				input Q0CH0_FDTX32 = CELL13.IMUX_D5;
				input Q0CH0_FDTX33 = CELL13.IMUX_D4;
				input Q0CH0_FDTX34 = CELL13.IMUX_D3;
				input Q0CH0_FDTX35 = CELL13.IMUX_D2;
				input Q0CH0_FDTX36 = CELL13.IMUX_D1;
				input Q0CH0_FDTX37 = CELL13.IMUX_D0;
				input Q0CH0_FDTX38 = CELL13.IMUX_C5;
				input Q0CH0_FDTX39 = CELL13.IMUX_C4;
				input Q0CH0_FDTX4 = CELL15.IMUX_A3;
				input Q0CH0_FDTX40 = CELL13.IMUX_C3;
				input Q0CH0_FDTX41 = CELL13.IMUX_C2;
				input Q0CH0_FDTX42 = CELL13.IMUX_C1;
				input Q0CH0_FDTX43 = CELL13.IMUX_C0;
				input Q0CH0_FDTX44 = CELL13.IMUX_B5;
				input Q0CH0_FDTX45 = CELL13.IMUX_B4;
				input Q0CH0_FDTX46 = CELL13.IMUX_B3;
				input Q0CH0_FDTX47 = CELL13.IMUX_B2;
				input Q0CH0_FDTX48 = CELL13.IMUX_B1;
				input Q0CH0_FDTX49 = CELL13.IMUX_B0;
				input Q0CH0_FDTX5 = CELL15.IMUX_A2;
				input Q0CH0_FDTX6 = CELL15.IMUX_A1;
				input Q0CH0_FDTX7 = CELL15.IMUX_A0;
				input Q0CH0_FDTX8 = CELL14.IMUX_D5;
				input Q0CH0_FDTX9 = CELL14.IMUX_D4;
				input Q0CH0_FIRCLK = CELL10.IMUX_CLK0_DELAY;
				input Q0CH0_FIREFRXCLK = CELL8.IMUX_CLK0_DELAY;
				input Q0CH0_FITCLK = CELL12.IMUX_CLK0_DELAY;
				input Q0CH0_FITMRSTARTCLK = CELL1.IMUX_CLK1_DELAY;
				input Q0CH0_FITMRSTOPCLK = CELL3.IMUX_CLK1_DELAY;
				output Q0CH0_FSCCOVERRUN = CELL2.OUT_Q0;
				output Q0CH0_FSCCUNDERRUN = CELL2.OUT_F4;
				output Q0CH0_FSDFEVLD = CELL5.OUT_Q3;
				output Q0CH0_FSLSM = CELL2.OUT_F0;
				output Q0CH0_FSPCIECON = CELL1.OUT_Q0;
				output Q0CH0_FSPCIEDONE = CELL1.OUT_F4;
				output Q0CH0_FSRCDONE = CELL4.OUT_F3;
				output Q0CH0_FSRLOL = CELL2.OUT_Q4;
				output Q0CH0_FSRLOS = CELL1.OUT_Q4;
				output Q0CH0_FSSKPADDED = CELL3.OUT_F6;
				output Q0CH0_FSSKPDELETED = CELL3.OUT_Q2;
				input Q0CH1_FCALIGNEN = CELL0.IMUX_B3;
				input Q0CH1_FCCDRFORCEDLOCK = CELL16.IMUX_A1;
				input Q0CH1_FCDFERDEN = CELL7.IMUX_CE1;
				input Q0CH1_FCDFEUPD = CELL8.IMUX_CE1;
				input Q0CH1_FCLDRTXEN = CELL0.IMUX_A3;
				input Q0CH1_FCLSMEN = CELL15.IMUX_D3;
				input Q0CH1_FCPCIEDETEN = CELL15.IMUX_B3;
				input Q0CH1_FCPCSRXRST = CELL12.IMUX_LSR1;
				input Q0CH1_FCPCSTXRST = CELL10.IMUX_LSR1;
				input Q0CH1_FCPIPEPHYRESETN = CELL7.IMUX_LSR1;
				input Q0CH1_FCPLLLOL = CELL16.IMUX_A5;
				input Q0CH1_FCRATE0 = CELL1.IMUX_B3;
				input Q0CH1_FCRATE1 = CELL1.IMUX_B2;
				input Q0CH1_FCRATE2 = CELL1.IMUX_B1;
				input Q0CH1_FCRRST = CELL14.IMUX_LSR1;
				input Q0CH1_FCRXPOLARITY = CELL15.IMUX_C1;
				input Q0CH1_FCRXPWRUP = CELL0.IMUX_D4;
				input Q0CH1_FCTMRSTART = CELL4.IMUX_A1;
				input Q0CH1_FCTMRSTOP = CELL4.IMUX_A5;
				input Q0CH1_FCTRST = CELL16.IMUX_LSR1;
				input Q0CH1_FCTXMARGIN0 = CELL16.IMUX_C5;
				input Q0CH1_FCTXMARGIN1 = CELL16.IMUX_C4;
				input Q0CH1_FCTXMARGIN2 = CELL16.IMUX_C3;
				input Q0CH1_FCTXPWRUP = CELL0.IMUX_C4;
				input Q0CH1_FCWORDALGNEN = CELL15.IMUX_C5;
				output Q0CH1_FDLDRRX = CELL3.OUT_F3;
				input Q0CH1_FDLDRTX = CELL16.IMUX_B3;
				output Q0CH1_FDRX0 = CELL14.OUT_Q7;
				output Q0CH1_FDRX1 = CELL14.OUT_Q6;
				output Q0CH1_FDRX10 = CELL14.OUT_F5;
				output Q0CH1_FDRX11 = CELL14.OUT_F4;
				output Q0CH1_FDRX12 = CELL14.OUT_F3;
				output Q0CH1_FDRX13 = CELL14.OUT_F2;
				output Q0CH1_FDRX14 = CELL14.OUT_F1;
				output Q0CH1_FDRX15 = CELL14.OUT_F0;
				output Q0CH1_FDRX16 = CELL13.OUT_Q7;
				output Q0CH1_FDRX17 = CELL13.OUT_Q6;
				output Q0CH1_FDRX18 = CELL13.OUT_Q5;
				output Q0CH1_FDRX19 = CELL13.OUT_Q4;
				output Q0CH1_FDRX2 = CELL14.OUT_Q5;
				output Q0CH1_FDRX20 = CELL13.OUT_Q3;
				output Q0CH1_FDRX21 = CELL13.OUT_Q2;
				output Q0CH1_FDRX22 = CELL13.OUT_Q1;
				output Q0CH1_FDRX23 = CELL13.OUT_Q0;
				output Q0CH1_FDRX24 = CELL13.OUT_F7;
				output Q0CH1_FDRX25 = CELL13.OUT_F6;
				output Q0CH1_FDRX26 = CELL13.OUT_F5;
				output Q0CH1_FDRX27 = CELL13.OUT_F4;
				output Q0CH1_FDRX28 = CELL13.OUT_F3;
				output Q0CH1_FDRX29 = CELL13.OUT_F2;
				output Q0CH1_FDRX3 = CELL14.OUT_Q4;
				output Q0CH1_FDRX30 = CELL13.OUT_F1;
				output Q0CH1_FDRX31 = CELL13.OUT_F0;
				output Q0CH1_FDRX32 = CELL12.OUT_Q7;
				output Q0CH1_FDRX33 = CELL12.OUT_Q6;
				output Q0CH1_FDRX34 = CELL12.OUT_Q5;
				output Q0CH1_FDRX35 = CELL12.OUT_Q4;
				output Q0CH1_FDRX36 = CELL12.OUT_Q3;
				output Q0CH1_FDRX37 = CELL12.OUT_Q2;
				output Q0CH1_FDRX38 = CELL12.OUT_Q1;
				output Q0CH1_FDRX39 = CELL12.OUT_Q0;
				output Q0CH1_FDRX4 = CELL14.OUT_Q3;
				output Q0CH1_FDRX40 = CELL12.OUT_F7;
				output Q0CH1_FDRX41 = CELL12.OUT_F6;
				output Q0CH1_FDRX42 = CELL12.OUT_F5;
				output Q0CH1_FDRX43 = CELL12.OUT_F4;
				output Q0CH1_FDRX44 = CELL12.OUT_F3;
				output Q0CH1_FDRX45 = CELL12.OUT_F2;
				output Q0CH1_FDRX46 = CELL12.OUT_F1;
				output Q0CH1_FDRX47 = CELL12.OUT_F0;
				output Q0CH1_FDRX5 = CELL14.OUT_Q2;
				output Q0CH1_FDRX6 = CELL14.OUT_Q1;
				output Q0CH1_FDRX7 = CELL14.OUT_Q0;
				output Q0CH1_FDRX8 = CELL14.OUT_F7;
				output Q0CH1_FDRX9 = CELL14.OUT_F6;
				input Q0CH1_FDTX0 = CELL13.IMUX_A5;
				input Q0CH1_FDTX1 = CELL13.IMUX_A4;
				input Q0CH1_FDTX10 = CELL12.IMUX_D1;
				input Q0CH1_FDTX11 = CELL12.IMUX_D0;
				input Q0CH1_FDTX12 = CELL12.IMUX_C5;
				input Q0CH1_FDTX13 = CELL12.IMUX_C4;
				input Q0CH1_FDTX14 = CELL12.IMUX_C3;
				input Q0CH1_FDTX15 = CELL12.IMUX_C2;
				input Q0CH1_FDTX16 = CELL12.IMUX_C1;
				input Q0CH1_FDTX17 = CELL12.IMUX_C0;
				input Q0CH1_FDTX18 = CELL12.IMUX_B5;
				input Q0CH1_FDTX19 = CELL12.IMUX_B4;
				input Q0CH1_FDTX2 = CELL13.IMUX_A3;
				input Q0CH1_FDTX20 = CELL12.IMUX_B3;
				input Q0CH1_FDTX21 = CELL12.IMUX_B2;
				input Q0CH1_FDTX22 = CELL12.IMUX_B1;
				input Q0CH1_FDTX23 = CELL12.IMUX_B0;
				input Q0CH1_FDTX24 = CELL12.IMUX_A5;
				input Q0CH1_FDTX25 = CELL12.IMUX_A4;
				input Q0CH1_FDTX26 = CELL12.IMUX_A3;
				input Q0CH1_FDTX27 = CELL12.IMUX_A2;
				input Q0CH1_FDTX28 = CELL12.IMUX_A1;
				input Q0CH1_FDTX29 = CELL12.IMUX_A0;
				input Q0CH1_FDTX3 = CELL13.IMUX_A2;
				input Q0CH1_FDTX30 = CELL11.IMUX_D5;
				input Q0CH1_FDTX31 = CELL11.IMUX_D4;
				input Q0CH1_FDTX32 = CELL11.IMUX_D3;
				input Q0CH1_FDTX33 = CELL11.IMUX_D2;
				input Q0CH1_FDTX34 = CELL11.IMUX_D1;
				input Q0CH1_FDTX35 = CELL11.IMUX_D0;
				input Q0CH1_FDTX36 = CELL11.IMUX_C5;
				input Q0CH1_FDTX37 = CELL11.IMUX_C4;
				input Q0CH1_FDTX38 = CELL11.IMUX_C3;
				input Q0CH1_FDTX39 = CELL11.IMUX_C2;
				input Q0CH1_FDTX4 = CELL13.IMUX_A1;
				input Q0CH1_FDTX40 = CELL11.IMUX_C1;
				input Q0CH1_FDTX41 = CELL11.IMUX_C0;
				input Q0CH1_FDTX42 = CELL11.IMUX_B5;
				input Q0CH1_FDTX43 = CELL11.IMUX_B4;
				input Q0CH1_FDTX44 = CELL11.IMUX_B3;
				input Q0CH1_FDTX45 = CELL11.IMUX_B2;
				input Q0CH1_FDTX46 = CELL11.IMUX_B1;
				input Q0CH1_FDTX47 = CELL11.IMUX_B0;
				input Q0CH1_FDTX48 = CELL11.IMUX_A5;
				input Q0CH1_FDTX49 = CELL11.IMUX_A4;
				input Q0CH1_FDTX5 = CELL13.IMUX_A0;
				input Q0CH1_FDTX6 = CELL12.IMUX_D5;
				input Q0CH1_FDTX7 = CELL12.IMUX_D4;
				input Q0CH1_FDTX8 = CELL12.IMUX_D3;
				input Q0CH1_FDTX9 = CELL12.IMUX_D2;
				input Q0CH1_FIRCLK = CELL10.IMUX_CLK1_DELAY;
				input Q0CH1_FIREFRXCLK = CELL8.IMUX_CLK1_DELAY;
				input Q0CH1_FITCLK = CELL12.IMUX_CLK1_DELAY;
				input Q0CH1_FITMRSTARTCLK = CELL2.IMUX_CLK0_DELAY;
				input Q0CH1_FITMRSTOPCLK = CELL4.IMUX_CLK0_DELAY;
				output Q0CH1_FSCCOVERRUN = CELL2.OUT_Q1;
				output Q0CH1_FSCCUNDERRUN = CELL2.OUT_F5;
				output Q0CH1_FSDFEVLD = CELL5.OUT_Q4;
				output Q0CH1_FSLSM = CELL2.OUT_F1;
				output Q0CH1_FSPCIECON = CELL1.OUT_Q1;
				output Q0CH1_FSPCIEDONE = CELL1.OUT_F5;
				output Q0CH1_FSRCDONE = CELL4.OUT_F4;
				output Q0CH1_FSRLOL = CELL2.OUT_Q5;
				output Q0CH1_FSRLOS = CELL1.OUT_Q5;
				output Q0CH1_FSSKPADDED = CELL3.OUT_F7;
				output Q0CH1_FSSKPDELETED = CELL3.OUT_Q3;
				input Q0CH2_FCALIGNEN = CELL0.IMUX_B4;
				input Q0CH2_FCCDRFORCEDLOCK = CELL16.IMUX_A2;
				input Q0CH2_FCDFERDEN = CELL7.IMUX_CE2;
				input Q0CH2_FCDFEUPD = CELL8.IMUX_CE2;
				input Q0CH2_FCLDRTXEN = CELL0.IMUX_A4;
				input Q0CH2_FCLSMEN = CELL15.IMUX_D4;
				input Q0CH2_FCPCIEDETEN = CELL15.IMUX_B4;
				input Q0CH2_FCPCSRXRST = CELL13.IMUX_LSR0;
				input Q0CH2_FCPCSTXRST = CELL11.IMUX_LSR0;
				input Q0CH2_FCPIPEPHYRESETN = CELL8.IMUX_LSR0;
				input Q0CH2_FCPLLLOL = CELL16.IMUX_B0;
				input Q0CH2_FCRATE0 = CELL1.IMUX_C0;
				input Q0CH2_FCRATE1 = CELL1.IMUX_B5;
				input Q0CH2_FCRATE2 = CELL1.IMUX_B4;
				input Q0CH2_FCRRST = CELL15.IMUX_LSR0;
				input Q0CH2_FCRXPOLARITY = CELL15.IMUX_C2;
				input Q0CH2_FCRXPWRUP = CELL0.IMUX_D5;
				input Q0CH2_FCTMRSTART = CELL4.IMUX_A2;
				input Q0CH2_FCTMRSTOP = CELL4.IMUX_B0;
				input Q0CH2_FCTRST = CELL1.IMUX_LSR0;
				input Q0CH2_FCTXMARGIN0 = CELL16.IMUX_D2;
				input Q0CH2_FCTXMARGIN1 = CELL16.IMUX_D1;
				input Q0CH2_FCTXMARGIN2 = CELL16.IMUX_D0;
				input Q0CH2_FCTXPWRUP = CELL0.IMUX_C5;
				input Q0CH2_FCWORDALGNEN = CELL15.IMUX_D0;
				output Q0CH2_FDLDRRX = CELL3.OUT_F4;
				input Q0CH2_FDLDRTX = CELL16.IMUX_B4;
				output Q0CH2_FDRX0 = CELL11.OUT_Q7;
				output Q0CH2_FDRX1 = CELL11.OUT_Q6;
				output Q0CH2_FDRX10 = CELL11.OUT_F5;
				output Q0CH2_FDRX11 = CELL11.OUT_F4;
				output Q0CH2_FDRX12 = CELL11.OUT_F3;
				output Q0CH2_FDRX13 = CELL11.OUT_F2;
				output Q0CH2_FDRX14 = CELL11.OUT_F1;
				output Q0CH2_FDRX15 = CELL11.OUT_F0;
				output Q0CH2_FDRX16 = CELL10.OUT_Q7;
				output Q0CH2_FDRX17 = CELL10.OUT_Q6;
				output Q0CH2_FDRX18 = CELL10.OUT_Q5;
				output Q0CH2_FDRX19 = CELL10.OUT_Q4;
				output Q0CH2_FDRX2 = CELL11.OUT_Q5;
				output Q0CH2_FDRX20 = CELL10.OUT_Q3;
				output Q0CH2_FDRX21 = CELL10.OUT_Q2;
				output Q0CH2_FDRX22 = CELL10.OUT_Q1;
				output Q0CH2_FDRX23 = CELL10.OUT_Q0;
				output Q0CH2_FDRX24 = CELL10.OUT_F7;
				output Q0CH2_FDRX25 = CELL10.OUT_F6;
				output Q0CH2_FDRX26 = CELL10.OUT_F5;
				output Q0CH2_FDRX27 = CELL10.OUT_F4;
				output Q0CH2_FDRX28 = CELL10.OUT_F3;
				output Q0CH2_FDRX29 = CELL10.OUT_F2;
				output Q0CH2_FDRX3 = CELL11.OUT_Q4;
				output Q0CH2_FDRX30 = CELL10.OUT_F1;
				output Q0CH2_FDRX31 = CELL10.OUT_F0;
				output Q0CH2_FDRX32 = CELL9.OUT_Q7;
				output Q0CH2_FDRX33 = CELL9.OUT_Q6;
				output Q0CH2_FDRX34 = CELL9.OUT_Q5;
				output Q0CH2_FDRX35 = CELL9.OUT_Q4;
				output Q0CH2_FDRX36 = CELL9.OUT_Q3;
				output Q0CH2_FDRX37 = CELL9.OUT_Q2;
				output Q0CH2_FDRX38 = CELL9.OUT_Q1;
				output Q0CH2_FDRX39 = CELL9.OUT_Q0;
				output Q0CH2_FDRX4 = CELL11.OUT_Q3;
				output Q0CH2_FDRX40 = CELL9.OUT_F7;
				output Q0CH2_FDRX41 = CELL9.OUT_F6;
				output Q0CH2_FDRX42 = CELL9.OUT_F5;
				output Q0CH2_FDRX43 = CELL9.OUT_F4;
				output Q0CH2_FDRX44 = CELL9.OUT_F3;
				output Q0CH2_FDRX45 = CELL9.OUT_F2;
				output Q0CH2_FDRX46 = CELL9.OUT_F1;
				output Q0CH2_FDRX47 = CELL9.OUT_F0;
				output Q0CH2_FDRX5 = CELL11.OUT_Q2;
				output Q0CH2_FDRX6 = CELL11.OUT_Q1;
				output Q0CH2_FDRX7 = CELL11.OUT_Q0;
				output Q0CH2_FDRX8 = CELL11.OUT_F7;
				output Q0CH2_FDRX9 = CELL11.OUT_F6;
				input Q0CH2_FDTX0 = CELL11.IMUX_A3;
				input Q0CH2_FDTX1 = CELL11.IMUX_A2;
				input Q0CH2_FDTX10 = CELL10.IMUX_C5;
				input Q0CH2_FDTX11 = CELL10.IMUX_C4;
				input Q0CH2_FDTX12 = CELL10.IMUX_C3;
				input Q0CH2_FDTX13 = CELL10.IMUX_C2;
				input Q0CH2_FDTX14 = CELL10.IMUX_C1;
				input Q0CH2_FDTX15 = CELL10.IMUX_C0;
				input Q0CH2_FDTX16 = CELL10.IMUX_B5;
				input Q0CH2_FDTX17 = CELL10.IMUX_B4;
				input Q0CH2_FDTX18 = CELL10.IMUX_B3;
				input Q0CH2_FDTX19 = CELL10.IMUX_B2;
				input Q0CH2_FDTX2 = CELL11.IMUX_A1;
				input Q0CH2_FDTX20 = CELL10.IMUX_B1;
				input Q0CH2_FDTX21 = CELL10.IMUX_B0;
				input Q0CH2_FDTX22 = CELL10.IMUX_A5;
				input Q0CH2_FDTX23 = CELL10.IMUX_A4;
				input Q0CH2_FDTX24 = CELL10.IMUX_A3;
				input Q0CH2_FDTX25 = CELL10.IMUX_A2;
				input Q0CH2_FDTX26 = CELL10.IMUX_A1;
				input Q0CH2_FDTX27 = CELL10.IMUX_A0;
				input Q0CH2_FDTX28 = CELL9.IMUX_D5;
				input Q0CH2_FDTX29 = CELL9.IMUX_D4;
				input Q0CH2_FDTX3 = CELL11.IMUX_A0;
				input Q0CH2_FDTX30 = CELL9.IMUX_D3;
				input Q0CH2_FDTX31 = CELL9.IMUX_D2;
				input Q0CH2_FDTX32 = CELL9.IMUX_D1;
				input Q0CH2_FDTX33 = CELL9.IMUX_D0;
				input Q0CH2_FDTX34 = CELL9.IMUX_C5;
				input Q0CH2_FDTX35 = CELL9.IMUX_C4;
				input Q0CH2_FDTX36 = CELL9.IMUX_C3;
				input Q0CH2_FDTX37 = CELL9.IMUX_C2;
				input Q0CH2_FDTX38 = CELL9.IMUX_C1;
				input Q0CH2_FDTX39 = CELL9.IMUX_C0;
				input Q0CH2_FDTX4 = CELL10.IMUX_D5;
				input Q0CH2_FDTX40 = CELL9.IMUX_B5;
				input Q0CH2_FDTX41 = CELL9.IMUX_B4;
				input Q0CH2_FDTX42 = CELL9.IMUX_B3;
				input Q0CH2_FDTX43 = CELL9.IMUX_B2;
				input Q0CH2_FDTX44 = CELL9.IMUX_B1;
				input Q0CH2_FDTX45 = CELL9.IMUX_B0;
				input Q0CH2_FDTX46 = CELL9.IMUX_A5;
				input Q0CH2_FDTX47 = CELL9.IMUX_A4;
				input Q0CH2_FDTX48 = CELL9.IMUX_A3;
				input Q0CH2_FDTX49 = CELL9.IMUX_A2;
				input Q0CH2_FDTX5 = CELL10.IMUX_D4;
				input Q0CH2_FDTX6 = CELL10.IMUX_D3;
				input Q0CH2_FDTX7 = CELL10.IMUX_D2;
				input Q0CH2_FDTX8 = CELL10.IMUX_D1;
				input Q0CH2_FDTX9 = CELL10.IMUX_D0;
				input Q0CH2_FIRCLK = CELL11.IMUX_CLK0_DELAY;
				input Q0CH2_FIREFRXCLK = CELL9.IMUX_CLK0_DELAY;
				input Q0CH2_FITCLK = CELL13.IMUX_CLK0_DELAY;
				input Q0CH2_FITMRSTARTCLK = CELL2.IMUX_CLK1_DELAY;
				input Q0CH2_FITMRSTOPCLK = CELL4.IMUX_CLK1_DELAY;
				output Q0CH2_FSCCOVERRUN = CELL2.OUT_Q2;
				output Q0CH2_FSCCUNDERRUN = CELL2.OUT_F6;
				output Q0CH2_FSDFEVLD = CELL5.OUT_Q5;
				output Q0CH2_FSLSM = CELL2.OUT_F2;
				output Q0CH2_FSPCIECON = CELL1.OUT_Q2;
				output Q0CH2_FSPCIEDONE = CELL1.OUT_F6;
				output Q0CH2_FSRCDONE = CELL4.OUT_F5;
				output Q0CH2_FSRLOL = CELL2.OUT_Q6;
				output Q0CH2_FSRLOS = CELL1.OUT_Q6;
				output Q0CH2_FSSKPADDED = CELL3.OUT_Q0;
				output Q0CH2_FSSKPDELETED = CELL3.OUT_Q4;
				input Q0CH3_FCALIGNEN = CELL0.IMUX_B5;
				input Q0CH3_FCCDRFORCEDLOCK = CELL16.IMUX_A3;
				input Q0CH3_FCDFERDEN = CELL7.IMUX_CE3;
				input Q0CH3_FCDFEUPD = CELL8.IMUX_CE3;
				input Q0CH3_FCLDRTXEN = CELL0.IMUX_A5;
				input Q0CH3_FCLSMEN = CELL15.IMUX_D5;
				input Q0CH3_FCPCIEDETEN = CELL15.IMUX_B5;
				input Q0CH3_FCPCSRXRST = CELL13.IMUX_LSR1;
				input Q0CH3_FCPCSTXRST = CELL11.IMUX_LSR1;
				input Q0CH3_FCPIPEPHYRESETN = CELL8.IMUX_LSR1;
				input Q0CH3_FCPLLLOL = CELL16.IMUX_B1;
				input Q0CH3_FCRATE0 = CELL1.IMUX_C3;
				input Q0CH3_FCRATE1 = CELL1.IMUX_C2;
				input Q0CH3_FCRATE2 = CELL1.IMUX_C1;
				input Q0CH3_FCRRST = CELL15.IMUX_LSR1;
				input Q0CH3_FCRXPOLARITY = CELL15.IMUX_C3;
				input Q0CH3_FCRXPWRUP = CELL1.IMUX_A0;
				input Q0CH3_FCTMRSTART = CELL4.IMUX_A3;
				input Q0CH3_FCTMRSTOP = CELL4.IMUX_B1;
				input Q0CH3_FCTRST = CELL1.IMUX_LSR1;
				input Q0CH3_FCTXMARGIN0 = CELL16.IMUX_D5;
				input Q0CH3_FCTXMARGIN1 = CELL16.IMUX_D4;
				input Q0CH3_FCTXMARGIN2 = CELL16.IMUX_D3;
				input Q0CH3_FCTXPWRUP = CELL0.IMUX_D2;
				input Q0CH3_FCWORDALGNEN = CELL15.IMUX_D1;
				output Q0CH3_FDLDRRX = CELL3.OUT_F5;
				input Q0CH3_FDLDRTX = CELL16.IMUX_B5;
				output Q0CH3_FDRX0 = CELL8.OUT_Q7;
				output Q0CH3_FDRX1 = CELL8.OUT_Q6;
				output Q0CH3_FDRX10 = CELL8.OUT_F5;
				output Q0CH3_FDRX11 = CELL8.OUT_F4;
				output Q0CH3_FDRX12 = CELL8.OUT_F3;
				output Q0CH3_FDRX13 = CELL8.OUT_F2;
				output Q0CH3_FDRX14 = CELL8.OUT_F1;
				output Q0CH3_FDRX15 = CELL8.OUT_F0;
				output Q0CH3_FDRX16 = CELL7.OUT_Q7;
				output Q0CH3_FDRX17 = CELL7.OUT_Q6;
				output Q0CH3_FDRX18 = CELL7.OUT_Q5;
				output Q0CH3_FDRX19 = CELL7.OUT_Q4;
				output Q0CH3_FDRX2 = CELL8.OUT_Q5;
				output Q0CH3_FDRX20 = CELL7.OUT_Q3;
				output Q0CH3_FDRX21 = CELL7.OUT_Q2;
				output Q0CH3_FDRX22 = CELL7.OUT_Q1;
				output Q0CH3_FDRX23 = CELL7.OUT_Q0;
				output Q0CH3_FDRX24 = CELL7.OUT_F7;
				output Q0CH3_FDRX25 = CELL7.OUT_F6;
				output Q0CH3_FDRX26 = CELL7.OUT_F5;
				output Q0CH3_FDRX27 = CELL7.OUT_F4;
				output Q0CH3_FDRX28 = CELL7.OUT_F3;
				output Q0CH3_FDRX29 = CELL7.OUT_F2;
				output Q0CH3_FDRX3 = CELL8.OUT_Q4;
				output Q0CH3_FDRX30 = CELL7.OUT_F1;
				output Q0CH3_FDRX31 = CELL7.OUT_F0;
				output Q0CH3_FDRX32 = CELL1.OUT_F3;
				output Q0CH3_FDRX33 = CELL1.OUT_F2;
				output Q0CH3_FDRX34 = CELL1.OUT_F1;
				output Q0CH3_FDRX35 = CELL1.OUT_F0;
				output Q0CH3_FDRX36 = CELL0.OUT_Q7;
				output Q0CH3_FDRX37 = CELL0.OUT_Q6;
				output Q0CH3_FDRX38 = CELL0.OUT_Q5;
				output Q0CH3_FDRX39 = CELL0.OUT_Q4;
				output Q0CH3_FDRX4 = CELL8.OUT_Q3;
				output Q0CH3_FDRX40 = CELL0.OUT_Q3;
				output Q0CH3_FDRX41 = CELL0.OUT_Q2;
				output Q0CH3_FDRX42 = CELL0.OUT_F7;
				output Q0CH3_FDRX43 = CELL0.OUT_F6;
				output Q0CH3_FDRX44 = CELL0.OUT_F5;
				output Q0CH3_FDRX45 = CELL0.OUT_F4;
				output Q0CH3_FDRX46 = CELL0.OUT_F3;
				output Q0CH3_FDRX47 = CELL0.OUT_F2;
				output Q0CH3_FDRX5 = CELL8.OUT_Q2;
				output Q0CH3_FDRX6 = CELL8.OUT_Q1;
				output Q0CH3_FDRX7 = CELL8.OUT_Q0;
				output Q0CH3_FDRX8 = CELL8.OUT_F7;
				output Q0CH3_FDRX9 = CELL8.OUT_F6;
				input Q0CH3_FDTX0 = CELL9.IMUX_A1;
				input Q0CH3_FDTX1 = CELL9.IMUX_A0;
				input Q0CH3_FDTX10 = CELL8.IMUX_C3;
				input Q0CH3_FDTX11 = CELL8.IMUX_C2;
				input Q0CH3_FDTX12 = CELL8.IMUX_C1;
				input Q0CH3_FDTX13 = CELL8.IMUX_C0;
				input Q0CH3_FDTX14 = CELL8.IMUX_B5;
				input Q0CH3_FDTX15 = CELL8.IMUX_B4;
				input Q0CH3_FDTX16 = CELL8.IMUX_B3;
				input Q0CH3_FDTX17 = CELL8.IMUX_B2;
				input Q0CH3_FDTX18 = CELL8.IMUX_B1;
				input Q0CH3_FDTX19 = CELL8.IMUX_B0;
				input Q0CH3_FDTX2 = CELL8.IMUX_D5;
				input Q0CH3_FDTX20 = CELL8.IMUX_A5;
				input Q0CH3_FDTX21 = CELL8.IMUX_A4;
				input Q0CH3_FDTX22 = CELL8.IMUX_A3;
				input Q0CH3_FDTX23 = CELL8.IMUX_A2;
				input Q0CH3_FDTX24 = CELL8.IMUX_A1;
				input Q0CH3_FDTX25 = CELL8.IMUX_A0;
				input Q0CH3_FDTX26 = CELL7.IMUX_D5;
				input Q0CH3_FDTX27 = CELL7.IMUX_D4;
				input Q0CH3_FDTX28 = CELL7.IMUX_D3;
				input Q0CH3_FDTX29 = CELL7.IMUX_D2;
				input Q0CH3_FDTX3 = CELL8.IMUX_D4;
				input Q0CH3_FDTX30 = CELL7.IMUX_D1;
				input Q0CH3_FDTX31 = CELL7.IMUX_D0;
				input Q0CH3_FDTX32 = CELL7.IMUX_C5;
				input Q0CH3_FDTX33 = CELL7.IMUX_C4;
				input Q0CH3_FDTX34 = CELL7.IMUX_C3;
				input Q0CH3_FDTX35 = CELL7.IMUX_C2;
				input Q0CH3_FDTX36 = CELL7.IMUX_C1;
				input Q0CH3_FDTX37 = CELL7.IMUX_C0;
				input Q0CH3_FDTX38 = CELL7.IMUX_B5;
				input Q0CH3_FDTX39 = CELL7.IMUX_B4;
				input Q0CH3_FDTX4 = CELL8.IMUX_D3;
				input Q0CH3_FDTX40 = CELL7.IMUX_B3;
				input Q0CH3_FDTX41 = CELL7.IMUX_B2;
				input Q0CH3_FDTX42 = CELL7.IMUX_B1;
				input Q0CH3_FDTX43 = CELL7.IMUX_B0;
				input Q0CH3_FDTX44 = CELL7.IMUX_A5;
				input Q0CH3_FDTX45 = CELL7.IMUX_A4;
				input Q0CH3_FDTX46 = CELL7.IMUX_A3;
				input Q0CH3_FDTX47 = CELL7.IMUX_A2;
				input Q0CH3_FDTX48 = CELL7.IMUX_A1;
				input Q0CH3_FDTX49 = CELL7.IMUX_A0;
				input Q0CH3_FDTX5 = CELL8.IMUX_D2;
				input Q0CH3_FDTX6 = CELL8.IMUX_D1;
				input Q0CH3_FDTX7 = CELL8.IMUX_D0;
				input Q0CH3_FDTX8 = CELL8.IMUX_C5;
				input Q0CH3_FDTX9 = CELL8.IMUX_C4;
				input Q0CH3_FIRCLK = CELL11.IMUX_CLK1_DELAY;
				input Q0CH3_FIREFRXCLK = CELL9.IMUX_CLK1_DELAY;
				input Q0CH3_FITCLK = CELL13.IMUX_CLK1_DELAY;
				input Q0CH3_FITMRSTARTCLK = CELL3.IMUX_CLK0_DELAY;
				input Q0CH3_FITMRSTOPCLK = CELL5.IMUX_CLK0_DELAY;
				output Q0CH3_FSCCOVERRUN = CELL2.OUT_Q3;
				output Q0CH3_FSCCUNDERRUN = CELL2.OUT_F7;
				output Q0CH3_FSDFEVLD = CELL5.OUT_Q6;
				output Q0CH3_FSLSM = CELL2.OUT_F3;
				output Q0CH3_FSPCIECON = CELL1.OUT_Q3;
				output Q0CH3_FSPCIEDONE = CELL1.OUT_F7;
				output Q0CH3_FSRCDONE = CELL4.OUT_F6;
				output Q0CH3_FSRLOL = CELL2.OUT_Q7;
				output Q0CH3_FSRLOS = CELL1.OUT_Q7;
				output Q0CH3_FSSKPADDED = CELL3.OUT_Q1;
				output Q0CH3_FSSKPDELETED = CELL3.OUT_Q5;
				input Q0D0_FCDERST = CELL9.IMUX_LSR0;
				output Q0D0_FSDE = CELL3.OUT_Q6;
				output Q0D0_FSDM = CELL4.OUT_F0;
				input Q0D1_FCDERST = CELL9.IMUX_LSR1;
				output Q0D1_FSDE = CELL3.OUT_Q7;
				output Q0D1_FSDM = CELL4.OUT_F1;
				input Q0P_CORERRIN = CELL48.IMUX_A3;
				output Q0P_CORERROUT = CELL43.OUT_F5;
				output Q0P_DBGDATOUT0 = CELL45.OUT_F4;
				output Q0P_DBGDATOUT1 = CELL45.OUT_F7;
				output Q0P_DBGDATOUT10 = CELL45.OUT_Q4;
				output Q0P_DBGDATOUT11 = CELL45.OUT_Q2;
				output Q0P_DBGDATOUT12 = CELL44.OUT_Q6;
				output Q0P_DBGDATOUT13 = CELL45.OUT_F6;
				output Q0P_DBGDATOUT14 = CELL45.OUT_F1;
				output Q0P_DBGDATOUT15 = CELL45.OUT_Q5;
				output Q0P_DBGDATOUT2 = CELL45.OUT_F5;
				output Q0P_DBGDATOUT3 = CELL45.OUT_Q1;
				output Q0P_DBGDATOUT4 = CELL45.OUT_F2;
				output Q0P_DBGDATOUT5 = CELL44.OUT_Q1;
				output Q0P_DBGDATOUT6 = CELL44.OUT_Q7;
				output Q0P_DBGDATOUT7 = CELL44.OUT_Q3;
				output Q0P_DBGDATOUT8 = CELL44.OUT_Q4;
				output Q0P_DBGDATOUT9 = CELL45.OUT_F3;
				output Q0P_FTLERROUT = CELL42.OUT_Q4;
				output Q0P_FUNCPWRSTATE0 = CELL43.OUT_F3;
				output Q0P_FUNCPWRSTATE1 = CELL43.OUT_F1;
				output Q0P_FUNCPWRSTATE2 = CELL43.OUT_Q0;
				output Q0P_FUNCSTS0 = CELL43.OUT_Q3;
				output Q0P_FUNCSTS1 = CELL43.OUT_F6;
				output Q0P_FUNCSTS2 = CELL42.OUT_Q7;
				output Q0P_FUNCSTS3 = CELL43.OUT_Q7;
				output Q0P_HALMSTACK = CELL43.OUT_Q4;
				output Q0P_HALMSTCOMPDES0 = CELL37.OUT_F1;
				output Q0P_HALMSTCOMPDES1 = CELL37.OUT_F4;
				output Q0P_HALMSTCOMPDES10 = CELL41.OUT_F2;
				output Q0P_HALMSTCOMPDES100 = CELL37.OUT_F7;
				output Q0P_HALMSTCOMPDES101 = CELL33.OUT_Q3;
				output Q0P_HALMSTCOMPDES102 = CELL33.OUT_Q2;
				output Q0P_HALMSTCOMPDES103 = CELL33.OUT_Q4;
				output Q0P_HALMSTCOMPDES104 = CELL33.OUT_Q1;
				output Q0P_HALMSTCOMPDES105 = CELL34.OUT_F1;
				output Q0P_HALMSTCOMPDES106 = CELL34.OUT_F4;
				output Q0P_HALMSTCOMPDES107 = CELL33.OUT_F2;
				output Q0P_HALMSTCOMPDES108 = CELL33.OUT_F0;
				output Q0P_HALMSTCOMPDES109 = CELL32.OUT_Q6;
				output Q0P_HALMSTCOMPDES11 = CELL38.OUT_Q0;
				output Q0P_HALMSTCOMPDES110 = CELL33.OUT_F1;
				output Q0P_HALMSTCOMPDES111 = CELL33.OUT_F5;
				output Q0P_HALMSTCOMPDES112 = CELL32.OUT_Q7;
				output Q0P_HALMSTCOMPDES113 = CELL32.OUT_Q3;
				output Q0P_HALMSTCOMPDES114 = CELL32.OUT_Q2;
				output Q0P_HALMSTCOMPDES115 = CELL32.OUT_Q0;
				output Q0P_HALMSTCOMPDES116 = CELL32.OUT_F7;
				output Q0P_HALMSTCOMPDES117 = CELL32.OUT_Q1;
				output Q0P_HALMSTCOMPDES118 = CELL32.OUT_Q4;
				output Q0P_HALMSTCOMPDES119 = CELL33.OUT_F7;
				output Q0P_HALMSTCOMPDES12 = CELL41.OUT_F6;
				output Q0P_HALMSTCOMPDES120 = CELL36.OUT_F5;
				output Q0P_HALMSTCOMPDES121 = CELL39.OUT_F1;
				output Q0P_HALMSTCOMPDES122 = CELL38.OUT_Q5;
				output Q0P_HALMSTCOMPDES123 = CELL38.OUT_F6;
				output Q0P_HALMSTCOMPDES124 = CELL45.OUT_Q0;
				output Q0P_HALMSTCOMPDES125 = CELL33.OUT_F4;
				output Q0P_HALMSTCOMPDES126 = CELL33.OUT_F3;
				output Q0P_HALMSTCOMPDES127 = CELL33.OUT_F6;
				output Q0P_HALMSTCOMPDES13 = CELL39.OUT_Q7;
				output Q0P_HALMSTCOMPDES14 = CELL38.OUT_Q7;
				output Q0P_HALMSTCOMPDES15 = CELL39.OUT_Q6;
				output Q0P_HALMSTCOMPDES16 = CELL41.OUT_Q0;
				output Q0P_HALMSTCOMPDES17 = CELL40.OUT_F1;
				output Q0P_HALMSTCOMPDES18 = CELL42.OUT_Q2;
				output Q0P_HALMSTCOMPDES19 = CELL41.OUT_Q5;
				output Q0P_HALMSTCOMPDES2 = CELL37.OUT_Q0;
				output Q0P_HALMSTCOMPDES20 = CELL40.OUT_Q2;
				output Q0P_HALMSTCOMPDES21 = CELL42.OUT_Q3;
				output Q0P_HALMSTCOMPDES22 = CELL41.OUT_Q4;
				output Q0P_HALMSTCOMPDES23 = CELL40.OUT_Q5;
				output Q0P_HALMSTCOMPDES24 = CELL42.OUT_F7;
				output Q0P_HALMSTCOMPDES25 = CELL42.OUT_F6;
				output Q0P_HALMSTCOMPDES26 = CELL42.OUT_F3;
				output Q0P_HALMSTCOMPDES27 = CELL42.OUT_F5;
				output Q0P_HALMSTCOMPDES28 = CELL42.OUT_F2;
				output Q0P_HALMSTCOMPDES29 = CELL41.OUT_F5;
				output Q0P_HALMSTCOMPDES3 = CELL38.OUT_Q1;
				output Q0P_HALMSTCOMPDES30 = CELL37.OUT_Q5;
				output Q0P_HALMSTCOMPDES31 = CELL40.OUT_F0;
				output Q0P_HALMSTCOMPDES32 = CELL38.OUT_F3;
				output Q0P_HALMSTCOMPDES33 = CELL38.OUT_F7;
				output Q0P_HALMSTCOMPDES34 = CELL38.OUT_Q3;
				output Q0P_HALMSTCOMPDES35 = CELL39.OUT_Q3;
				output Q0P_HALMSTCOMPDES36 = CELL39.OUT_Q1;
				output Q0P_HALMSTCOMPDES37 = CELL38.OUT_F5;
				output Q0P_HALMSTCOMPDES38 = CELL37.OUT_Q7;
				output Q0P_HALMSTCOMPDES39 = CELL41.OUT_Q6;
				output Q0P_HALMSTCOMPDES4 = CELL38.OUT_Q6;
				output Q0P_HALMSTCOMPDES40 = CELL40.OUT_Q1;
				output Q0P_HALMSTCOMPDES41 = CELL41.OUT_F7;
				output Q0P_HALMSTCOMPDES42 = CELL41.OUT_Q3;
				output Q0P_HALMSTCOMPDES43 = CELL41.OUT_F3;
				output Q0P_HALMSTCOMPDES44 = CELL40.OUT_Q3;
				output Q0P_HALMSTCOMPDES45 = CELL40.OUT_F7;
				output Q0P_HALMSTCOMPDES46 = CELL40.OUT_F6;
				output Q0P_HALMSTCOMPDES47 = CELL39.OUT_Q2;
				output Q0P_HALMSTCOMPDES48 = CELL38.OUT_Q4;
				output Q0P_HALMSTCOMPDES49 = CELL40.OUT_F4;
				output Q0P_HALMSTCOMPDES5 = CELL38.OUT_Q2;
				output Q0P_HALMSTCOMPDES50 = CELL39.OUT_F6;
				output Q0P_HALMSTCOMPDES51 = CELL39.OUT_F7;
				output Q0P_HALMSTCOMPDES52 = CELL41.OUT_F0;
				output Q0P_HALMSTCOMPDES53 = CELL40.OUT_F3;
				output Q0P_HALMSTCOMPDES54 = CELL40.OUT_Q6;
				output Q0P_HALMSTCOMPDES55 = CELL38.OUT_F4;
				output Q0P_HALMSTCOMPDES56 = CELL40.OUT_Q7;
				output Q0P_HALMSTCOMPDES57 = CELL41.OUT_Q2;
				output Q0P_HALMSTCOMPDES58 = CELL40.OUT_Q0;
				output Q0P_HALMSTCOMPDES59 = CELL39.OUT_Q0;
				output Q0P_HALMSTCOMPDES6 = CELL39.OUT_F0;
				output Q0P_HALMSTCOMPDES60 = CELL39.OUT_F3;
				output Q0P_HALMSTCOMPDES61 = CELL40.OUT_F5;
				output Q0P_HALMSTCOMPDES62 = CELL41.OUT_Q1;
				output Q0P_HALMSTCOMPDES63 = CELL39.OUT_F2;
				output Q0P_HALMSTCOMPDES64 = CELL34.OUT_Q7;
				output Q0P_HALMSTCOMPDES65 = CELL35.OUT_F3;
				output Q0P_HALMSTCOMPDES66 = CELL34.OUT_Q4;
				output Q0P_HALMSTCOMPDES67 = CELL33.OUT_Q6;
				output Q0P_HALMSTCOMPDES68 = CELL34.OUT_Q1;
				output Q0P_HALMSTCOMPDES69 = CELL35.OUT_F2;
				output Q0P_HALMSTCOMPDES7 = CELL41.OUT_F4;
				output Q0P_HALMSTCOMPDES70 = CELL34.OUT_F2;
				output Q0P_HALMSTCOMPDES71 = CELL34.OUT_F7;
				output Q0P_HALMSTCOMPDES72 = CELL33.OUT_Q7;
				output Q0P_HALMSTCOMPDES73 = CELL34.OUT_F6;
				output Q0P_HALMSTCOMPDES74 = CELL34.OUT_F3;
				output Q0P_HALMSTCOMPDES75 = CELL34.OUT_F0;
				output Q0P_HALMSTCOMPDES76 = CELL33.OUT_Q5;
				output Q0P_HALMSTCOMPDES77 = CELL35.OUT_Q0;
				output Q0P_HALMSTCOMPDES78 = CELL35.OUT_Q2;
				output Q0P_HALMSTCOMPDES79 = CELL33.OUT_Q0;
				output Q0P_HALMSTCOMPDES8 = CELL40.OUT_Q4;
				output Q0P_HALMSTCOMPDES80 = CELL37.OUT_F6;
				output Q0P_HALMSTCOMPDES81 = CELL37.OUT_Q3;
				output Q0P_HALMSTCOMPDES82 = CELL38.OUT_F2;
				output Q0P_HALMSTCOMPDES83 = CELL37.OUT_F2;
				output Q0P_HALMSTCOMPDES84 = CELL36.OUT_F6;
				output Q0P_HALMSTCOMPDES85 = CELL36.OUT_F4;
				output Q0P_HALMSTCOMPDES86 = CELL36.OUT_Q2;
				output Q0P_HALMSTCOMPDES87 = CELL36.OUT_F7;
				output Q0P_HALMSTCOMPDES88 = CELL35.OUT_F7;
				output Q0P_HALMSTCOMPDES89 = CELL35.OUT_F6;
				output Q0P_HALMSTCOMPDES9 = CELL41.OUT_F1;
				output Q0P_HALMSTCOMPDES90 = CELL34.OUT_Q5;
				output Q0P_HALMSTCOMPDES91 = CELL34.OUT_Q2;
				output Q0P_HALMSTCOMPDES92 = CELL35.OUT_F1;
				output Q0P_HALMSTCOMPDES93 = CELL34.OUT_Q3;
				output Q0P_HALMSTCOMPDES94 = CELL35.OUT_F0;
				output Q0P_HALMSTCOMPDES95 = CELL35.OUT_F4;
				output Q0P_HALMSTCOMPDES96 = CELL37.OUT_Q6;
				output Q0P_HALMSTCOMPDES97 = CELL38.OUT_F0;
				output Q0P_HALMSTCOMPDES98 = CELL38.OUT_F1;
				output Q0P_HALMSTCOMPDES99 = CELL37.OUT_Q4;
				output Q0P_HALMSTCOMPEOP = CELL37.OUT_F3;
				input Q0P_HALMSTCOMPRDY = CELL47.IMUX_A2;
				output Q0P_HALMSTCOMPSOP = CELL36.OUT_Q7;
				output Q0P_HALMSTCOMPVLD = CELL36.OUT_Q6;
				output Q0P_HALMSTRBVLD0 = CELL37.OUT_F0;
				output Q0P_HALMSTRBVLD1 = CELL36.OUT_Q3;
				output Q0P_HALMSTRBVLD2 = CELL37.OUT_Q2;
				output Q0P_HALMSTRBVLD3 = CELL36.OUT_F3;
				output Q0P_HALMSTRBVLD4 = CELL36.OUT_F2;
				output Q0P_HALMSTRBVLD5 = CELL37.OUT_F5;
				output Q0P_HALMSTRBVLD6 = CELL36.OUT_Q5;
				output Q0P_HALMSTRBVLD7 = CELL36.OUT_Q4;
				output Q0P_HALMSTREJ = CELL43.OUT_Q1;
				input Q0P_HALMSTREQ = CELL43.IMUX_A5;
				input Q0P_HALMSTREQATTR0 = CELL47.IMUX_A0;
				input Q0P_HALMSTREQATTR1 = CELL47.IMUX_A1;
				input Q0P_HALMSTREQATTR2 = CELL48.IMUX_A1;
				input Q0P_HALMSTREQDES0 = CELL46.IMUX_B0;
				input Q0P_HALMSTREQDES1 = CELL45.IMUX_C1;
				input Q0P_HALMSTREQDES10 = CELL45.IMUX_C2;
				input Q0P_HALMSTREQDES100 = CELL41.IMUX_C5;
				input Q0P_HALMSTREQDES101 = CELL41.IMUX_C4;
				input Q0P_HALMSTREQDES102 = CELL41.IMUX_B5;
				input Q0P_HALMSTREQDES103 = CELL41.IMUX_B4;
				input Q0P_HALMSTREQDES104 = CELL41.IMUX_B3;
				input Q0P_HALMSTREQDES105 = CELL41.IMUX_B2;
				input Q0P_HALMSTREQDES106 = CELL41.IMUX_B1;
				input Q0P_HALMSTREQDES107 = CELL41.IMUX_C1;
				input Q0P_HALMSTREQDES108 = CELL41.IMUX_A5;
				input Q0P_HALMSTREQDES109 = CELL41.IMUX_A4;
				input Q0P_HALMSTREQDES11 = CELL45.IMUX_C3;
				input Q0P_HALMSTREQDES110 = CELL41.IMUX_C3;
				input Q0P_HALMSTREQDES111 = CELL41.IMUX_A3;
				input Q0P_HALMSTREQDES112 = CELL41.IMUX_A2;
				input Q0P_HALMSTREQDES113 = CELL41.IMUX_A1;
				input Q0P_HALMSTREQDES114 = CELL41.IMUX_B0;
				input Q0P_HALMSTREQDES115 = CELL41.IMUX_C2;
				input Q0P_HALMSTREQDES116 = CELL41.IMUX_A0;
				input Q0P_HALMSTREQDES117 = CELL40.IMUX_D5;
				input Q0P_HALMSTREQDES118 = CELL40.IMUX_D4;
				input Q0P_HALMSTREQDES119 = CELL40.IMUX_D3;
				input Q0P_HALMSTREQDES12 = CELL45.IMUX_B4;
				input Q0P_HALMSTREQDES120 = CELL40.IMUX_D2;
				input Q0P_HALMSTREQDES121 = CELL40.IMUX_D0;
				input Q0P_HALMSTREQDES122 = CELL40.IMUX_C5;
				input Q0P_HALMSTREQDES123 = CELL40.IMUX_C3;
				input Q0P_HALMSTREQDES124 = CELL40.IMUX_C2;
				input Q0P_HALMSTREQDES125 = CELL40.IMUX_C4;
				input Q0P_HALMSTREQDES126 = CELL41.IMUX_C0;
				input Q0P_HALMSTREQDES127 = CELL43.IMUX_A4;
				input Q0P_HALMSTREQDES13 = CELL46.IMUX_B3;
				input Q0P_HALMSTREQDES14 = CELL46.IMUX_B2;
				input Q0P_HALMSTREQDES15 = CELL46.IMUX_A0;
				input Q0P_HALMSTREQDES16 = CELL45.IMUX_C4;
				input Q0P_HALMSTREQDES17 = CELL45.IMUX_B1;
				input Q0P_HALMSTREQDES18 = CELL45.IMUX_D2;
				input Q0P_HALMSTREQDES19 = CELL45.IMUX_A4;
				input Q0P_HALMSTREQDES2 = CELL45.IMUX_D5;
				input Q0P_HALMSTREQDES20 = CELL45.IMUX_A1;
				input Q0P_HALMSTREQDES21 = CELL45.IMUX_B2;
				input Q0P_HALMSTREQDES22 = CELL45.IMUX_B3;
				input Q0P_HALMSTREQDES23 = CELL44.IMUX_D3;
				input Q0P_HALMSTREQDES24 = CELL46.IMUX_D2;
				input Q0P_HALMSTREQDES25 = CELL46.IMUX_C3;
				input Q0P_HALMSTREQDES26 = CELL46.IMUX_D4;
				input Q0P_HALMSTREQDES27 = CELL46.IMUX_D1;
				input Q0P_HALMSTREQDES28 = CELL46.IMUX_C4;
				input Q0P_HALMSTREQDES29 = CELL46.IMUX_D0;
				input Q0P_HALMSTREQDES3 = CELL45.IMUX_D4;
				input Q0P_HALMSTREQDES30 = CELL46.IMUX_C5;
				input Q0P_HALMSTREQDES31 = CELL46.IMUX_B1;
				input Q0P_HALMSTREQDES32 = CELL46.IMUX_A3;
				input Q0P_HALMSTREQDES33 = CELL46.IMUX_A1;
				input Q0P_HALMSTREQDES34 = CELL45.IMUX_C0;
				input Q0P_HALMSTREQDES35 = CELL45.IMUX_C5;
				input Q0P_HALMSTREQDES36 = CELL45.IMUX_A2;
				input Q0P_HALMSTREQDES37 = CELL44.IMUX_D4;
				input Q0P_HALMSTREQDES38 = CELL45.IMUX_A0;
				input Q0P_HALMSTREQDES39 = CELL44.IMUX_D2;
				input Q0P_HALMSTREQDES4 = CELL45.IMUX_D3;
				input Q0P_HALMSTREQDES40 = CELL44.IMUX_D0;
				input Q0P_HALMSTREQDES41 = CELL44.IMUX_D5;
				input Q0P_HALMSTREQDES42 = CELL44.IMUX_C4;
				input Q0P_HALMSTREQDES43 = CELL44.IMUX_C3;
				input Q0P_HALMSTREQDES44 = CELL44.IMUX_C5;
				input Q0P_HALMSTREQDES45 = CELL44.IMUX_C2;
				input Q0P_HALMSTREQDES46 = CELL44.IMUX_B2;
				input Q0P_HALMSTREQDES47 = CELL44.IMUX_B3;
				input Q0P_HALMSTREQDES48 = CELL44.IMUX_C1;
				input Q0P_HALMSTREQDES49 = CELL44.IMUX_C0;
				input Q0P_HALMSTREQDES5 = CELL45.IMUX_D1;
				input Q0P_HALMSTREQDES50 = CELL44.IMUX_B1;
				input Q0P_HALMSTREQDES51 = CELL44.IMUX_B4;
				input Q0P_HALMSTREQDES52 = CELL44.IMUX_B5;
				input Q0P_HALMSTREQDES53 = CELL44.IMUX_B0;
				input Q0P_HALMSTREQDES54 = CELL44.IMUX_A3;
				input Q0P_HALMSTREQDES55 = CELL44.IMUX_A4;
				input Q0P_HALMSTREQDES56 = CELL44.IMUX_A1;
				input Q0P_HALMSTREQDES57 = CELL43.IMUX_D0;
				input Q0P_HALMSTREQDES58 = CELL43.IMUX_D1;
				input Q0P_HALMSTREQDES59 = CELL44.IMUX_A0;
				input Q0P_HALMSTREQDES6 = CELL45.IMUX_D0;
				input Q0P_HALMSTREQDES60 = CELL43.IMUX_D2;
				input Q0P_HALMSTREQDES61 = CELL43.IMUX_D3;
				input Q0P_HALMSTREQDES62 = CELL43.IMUX_C4;
				input Q0P_HALMSTREQDES63 = CELL43.IMUX_C3;
				input Q0P_HALMSTREQDES64 = CELL43.IMUX_C0;
				input Q0P_HALMSTREQDES65 = CELL43.IMUX_C1;
				input Q0P_HALMSTREQDES66 = CELL43.IMUX_C5;
				input Q0P_HALMSTREQDES67 = CELL44.IMUX_A5;
				input Q0P_HALMSTREQDES68 = CELL43.IMUX_D5;
				input Q0P_HALMSTREQDES69 = CELL43.IMUX_D4;
				input Q0P_HALMSTREQDES7 = CELL44.IMUX_D1;
				input Q0P_HALMSTREQDES70 = CELL43.IMUX_B3;
				input Q0P_HALMSTREQDES71 = CELL43.IMUX_B0;
				input Q0P_HALMSTREQDES72 = CELL43.IMUX_A3;
				input Q0P_HALMSTREQDES73 = CELL44.IMUX_A2;
				input Q0P_HALMSTREQDES74 = CELL43.IMUX_A2;
				input Q0P_HALMSTREQDES75 = CELL43.IMUX_A1;
				input Q0P_HALMSTREQDES76 = CELL43.IMUX_B5;
				input Q0P_HALMSTREQDES77 = CELL43.IMUX_B1;
				input Q0P_HALMSTREQDES78 = CELL43.IMUX_C2;
				input Q0P_HALMSTREQDES79 = CELL42.IMUX_D5;
				input Q0P_HALMSTREQDES8 = CELL45.IMUX_B0;
				input Q0P_HALMSTREQDES80 = CELL43.IMUX_B2;
				input Q0P_HALMSTREQDES81 = CELL42.IMUX_D4;
				input Q0P_HALMSTREQDES82 = CELL42.IMUX_D3;
				input Q0P_HALMSTREQDES83 = CELL42.IMUX_D2;
				input Q0P_HALMSTREQDES84 = CELL42.IMUX_C2;
				input Q0P_HALMSTREQDES85 = CELL42.IMUX_B5;
				input Q0P_HALMSTREQDES86 = CELL47.IMUX_A4;
				input Q0P_HALMSTREQDES87 = CELL42.IMUX_B4;
				input Q0P_HALMSTREQDES88 = CELL42.IMUX_B3;
				input Q0P_HALMSTREQDES89 = CELL42.IMUX_B2;
				input Q0P_HALMSTREQDES9 = CELL45.IMUX_A3;
				input Q0P_HALMSTREQDES90 = CELL42.IMUX_A5;
				input Q0P_HALMSTREQDES91 = CELL42.IMUX_A4;
				input Q0P_HALMSTREQDES92 = CELL42.IMUX_A3;
				input Q0P_HALMSTREQDES93 = CELL42.IMUX_A2;
				input Q0P_HALMSTREQDES94 = CELL41.IMUX_D5;
				input Q0P_HALMSTREQDES95 = CELL41.IMUX_D4;
				input Q0P_HALMSTREQDES96 = CELL41.IMUX_D3;
				input Q0P_HALMSTREQDES97 = CELL41.IMUX_D2;
				input Q0P_HALMSTREQDES98 = CELL41.IMUX_D1;
				input Q0P_HALMSTREQDES99 = CELL41.IMUX_D0;
				input Q0P_HALMSTREQTPHPRESENT = CELL49.IMUX_C5;
				input Q0P_HALMSTREQTPHSTTAG0 = CELL50.IMUX_C2;
				input Q0P_HALMSTREQTPHSTTAG1 = CELL50.IMUX_A5;
				input Q0P_HALMSTREQTPHSTTAG2 = CELL50.IMUX_A3;
				input Q0P_HALMSTREQTPHSTTAG3 = CELL50.IMUX_B5;
				input Q0P_HALMSTREQTPHSTTAG4 = CELL50.IMUX_A2;
				input Q0P_HALMSTREQTPHSTTAG5 = CELL50.IMUX_C3;
				input Q0P_HALMSTREQTPHSTTAG6 = CELL50.IMUX_B1;
				input Q0P_HALMSTREQTPHSTTAG7 = CELL50.IMUX_B3;
				input Q0P_HALMSTREQTPHTYPE0 = CELL49.IMUX_D4;
				input Q0P_HALMSTREQTPHTYPE1 = CELL49.IMUX_D2;
				output Q0P_HALMSTRERR = CELL46.OUT_F4;
				output Q0P_HALMSTTAG0 = CELL44.OUT_F6;
				output Q0P_HALMSTTAG1 = CELL44.OUT_F3;
				output Q0P_HALMSTTAG2 = CELL44.OUT_F1;
				output Q0P_HALMSTTAG3 = CELL44.OUT_F4;
				output Q0P_HALMSTTAG4 = CELL44.OUT_F5;
				input Q0P_HALMSTWBVLD0 = CELL46.IMUX_A4;
				input Q0P_HALMSTWBVLD1 = CELL45.IMUX_A5;
				input Q0P_HALMSTWBVLD2 = CELL45.IMUX_B5;
				input Q0P_HALMSTWBVLD3 = CELL46.IMUX_C1;
				input Q0P_HALMSTWBVLD4 = CELL46.IMUX_C2;
				input Q0P_HALMSTWBVLD5 = CELL46.IMUX_D3;
				input Q0P_HALMSTWBVLD6 = CELL46.IMUX_B5;
				input Q0P_HALMSTWBVLD7 = CELL46.IMUX_C0;
				input Q0P_HALMSTWDATVLD = CELL46.IMUX_A5;
				input Q0P_HALMSTWEOP = CELL46.IMUX_A2;
				input Q0P_HALMSTWERR = CELL46.IMUX_B4;
				output Q0P_HALMSTWRDY = CELL32.OUT_F0;
				input Q0P_HALTGTACK = CELL40.IMUX_B5;
				input Q0P_HALTGTCAREQDES0 = CELL40.IMUX_C1;
				input Q0P_HALTGTCAREQDES1 = CELL40.IMUX_B4;
				input Q0P_HALTGTCAREQDES10 = CELL40.IMUX_A1;
				input Q0P_HALTGTCAREQDES100 = CELL37.IMUX_D1;
				input Q0P_HALTGTCAREQDES101 = CELL38.IMUX_A1;
				input Q0P_HALTGTCAREQDES102 = CELL38.IMUX_C1;
				input Q0P_HALTGTCAREQDES103 = CELL38.IMUX_C2;
				input Q0P_HALTGTCAREQDES104 = CELL35.IMUX_B4;
				input Q0P_HALTGTCAREQDES105 = CELL35.IMUX_B3;
				input Q0P_HALTGTCAREQDES106 = CELL35.IMUX_B2;
				input Q0P_HALTGTCAREQDES107 = CELL48.IMUX_A0;
				input Q0P_HALTGTCAREQDES108 = CELL47.IMUX_A5;
				input Q0P_HALTGTCAREQDES109 = CELL47.IMUX_D5;
				input Q0P_HALTGTCAREQDES11 = CELL40.IMUX_A0;
				input Q0P_HALTGTCAREQDES110 = CELL47.IMUX_B0;
				input Q0P_HALTGTCAREQDES111 = CELL47.IMUX_D4;
				input Q0P_HALTGTCAREQDES112 = CELL47.IMUX_B1;
				input Q0P_HALTGTCAREQDES113 = CELL47.IMUX_B2;
				input Q0P_HALTGTCAREQDES114 = CELL47.IMUX_D3;
				input Q0P_HALTGTCAREQDES115 = CELL47.IMUX_D2;
				input Q0P_HALTGTCAREQDES116 = CELL47.IMUX_B3;
				input Q0P_HALTGTCAREQDES117 = CELL47.IMUX_D1;
				input Q0P_HALTGTCAREQDES118 = CELL47.IMUX_B4;
				input Q0P_HALTGTCAREQDES119 = CELL47.IMUX_D0;
				input Q0P_HALTGTCAREQDES12 = CELL39.IMUX_D3;
				input Q0P_HALTGTCAREQDES120 = CELL40.IMUX_D1;
				input Q0P_HALTGTCAREQDES121 = CELL35.IMUX_D5;
				input Q0P_HALTGTCAREQDES122 = CELL47.IMUX_C5;
				input Q0P_HALTGTCAREQDES123 = CELL47.IMUX_C4;
				input Q0P_HALTGTCAREQDES124 = CELL47.IMUX_B5;
				input Q0P_HALTGTCAREQDES125 = CELL47.IMUX_C3;
				input Q0P_HALTGTCAREQDES126 = CELL47.IMUX_C0;
				input Q0P_HALTGTCAREQDES127 = CELL47.IMUX_C2;
				input Q0P_HALTGTCAREQDES13 = CELL39.IMUX_D2;
				input Q0P_HALTGTCAREQDES14 = CELL39.IMUX_D1;
				input Q0P_HALTGTCAREQDES15 = CELL39.IMUX_D0;
				input Q0P_HALTGTCAREQDES16 = CELL39.IMUX_C3;
				input Q0P_HALTGTCAREQDES17 = CELL39.IMUX_C2;
				input Q0P_HALTGTCAREQDES18 = CELL39.IMUX_C1;
				input Q0P_HALTGTCAREQDES19 = CELL39.IMUX_C0;
				input Q0P_HALTGTCAREQDES2 = CELL40.IMUX_B3;
				input Q0P_HALTGTCAREQDES20 = CELL39.IMUX_B3;
				input Q0P_HALTGTCAREQDES21 = CELL39.IMUX_B2;
				input Q0P_HALTGTCAREQDES22 = CELL39.IMUX_B1;
				input Q0P_HALTGTCAREQDES23 = CELL39.IMUX_B0;
				input Q0P_HALTGTCAREQDES24 = CELL39.IMUX_A3;
				input Q0P_HALTGTCAREQDES25 = CELL39.IMUX_A2;
				input Q0P_HALTGTCAREQDES26 = CELL39.IMUX_A1;
				input Q0P_HALTGTCAREQDES27 = CELL39.IMUX_A0;
				input Q0P_HALTGTCAREQDES28 = CELL38.IMUX_D5;
				input Q0P_HALTGTCAREQDES29 = CELL38.IMUX_D4;
				input Q0P_HALTGTCAREQDES3 = CELL40.IMUX_B2;
				input Q0P_HALTGTCAREQDES30 = CELL38.IMUX_D3;
				input Q0P_HALTGTCAREQDES31 = CELL38.IMUX_D2;
				input Q0P_HALTGTCAREQDES32 = CELL38.IMUX_D1;
				input Q0P_HALTGTCAREQDES33 = CELL38.IMUX_D0;
				input Q0P_HALTGTCAREQDES34 = CELL38.IMUX_C5;
				input Q0P_HALTGTCAREQDES35 = CELL38.IMUX_C4;
				input Q0P_HALTGTCAREQDES36 = CELL38.IMUX_C3;
				input Q0P_HALTGTCAREQDES37 = CELL38.IMUX_C0;
				input Q0P_HALTGTCAREQDES38 = CELL38.IMUX_B5;
				input Q0P_HALTGTCAREQDES39 = CELL38.IMUX_B4;
				input Q0P_HALTGTCAREQDES4 = CELL40.IMUX_B1;
				input Q0P_HALTGTCAREQDES40 = CELL38.IMUX_B3;
				input Q0P_HALTGTCAREQDES41 = CELL38.IMUX_B2;
				input Q0P_HALTGTCAREQDES42 = CELL38.IMUX_B1;
				input Q0P_HALTGTCAREQDES43 = CELL38.IMUX_B0;
				input Q0P_HALTGTCAREQDES44 = CELL38.IMUX_A5;
				input Q0P_HALTGTCAREQDES45 = CELL38.IMUX_A4;
				input Q0P_HALTGTCAREQDES46 = CELL38.IMUX_A3;
				input Q0P_HALTGTCAREQDES47 = CELL38.IMUX_A2;
				input Q0P_HALTGTCAREQDES48 = CELL37.IMUX_D5;
				input Q0P_HALTGTCAREQDES49 = CELL37.IMUX_D4;
				input Q0P_HALTGTCAREQDES5 = CELL40.IMUX_B0;
				input Q0P_HALTGTCAREQDES50 = CELL37.IMUX_D3;
				input Q0P_HALTGTCAREQDES51 = CELL37.IMUX_D2;
				input Q0P_HALTGTCAREQDES52 = CELL37.IMUX_D0;
				input Q0P_HALTGTCAREQDES53 = CELL37.IMUX_C5;
				input Q0P_HALTGTCAREQDES54 = CELL37.IMUX_C4;
				input Q0P_HALTGTCAREQDES55 = CELL37.IMUX_C3;
				input Q0P_HALTGTCAREQDES56 = CELL37.IMUX_C2;
				input Q0P_HALTGTCAREQDES57 = CELL37.IMUX_C1;
				input Q0P_HALTGTCAREQDES58 = CELL37.IMUX_C0;
				input Q0P_HALTGTCAREQDES59 = CELL37.IMUX_B5;
				input Q0P_HALTGTCAREQDES6 = CELL40.IMUX_A5;
				input Q0P_HALTGTCAREQDES60 = CELL37.IMUX_B3;
				input Q0P_HALTGTCAREQDES61 = CELL37.IMUX_B2;
				input Q0P_HALTGTCAREQDES62 = CELL37.IMUX_B0;
				input Q0P_HALTGTCAREQDES63 = CELL37.IMUX_A5;
				input Q0P_HALTGTCAREQDES64 = CELL37.IMUX_A4;
				input Q0P_HALTGTCAREQDES65 = CELL37.IMUX_A3;
				input Q0P_HALTGTCAREQDES66 = CELL37.IMUX_A2;
				input Q0P_HALTGTCAREQDES67 = CELL37.IMUX_A1;
				input Q0P_HALTGTCAREQDES68 = CELL36.IMUX_D5;
				input Q0P_HALTGTCAREQDES69 = CELL36.IMUX_D4;
				input Q0P_HALTGTCAREQDES7 = CELL40.IMUX_A4;
				input Q0P_HALTGTCAREQDES70 = CELL36.IMUX_D3;
				input Q0P_HALTGTCAREQDES71 = CELL36.IMUX_D2;
				input Q0P_HALTGTCAREQDES72 = CELL36.IMUX_C5;
				input Q0P_HALTGTCAREQDES73 = CELL36.IMUX_C4;
				input Q0P_HALTGTCAREQDES74 = CELL36.IMUX_B5;
				input Q0P_HALTGTCAREQDES75 = CELL36.IMUX_B4;
				input Q0P_HALTGTCAREQDES76 = CELL36.IMUX_B3;
				input Q0P_HALTGTCAREQDES77 = CELL36.IMUX_B2;
				input Q0P_HALTGTCAREQDES78 = CELL36.IMUX_A5;
				input Q0P_HALTGTCAREQDES79 = CELL36.IMUX_A4;
				input Q0P_HALTGTCAREQDES8 = CELL40.IMUX_A3;
				input Q0P_HALTGTCAREQDES80 = CELL36.IMUX_A3;
				input Q0P_HALTGTCAREQDES81 = CELL38.IMUX_A0;
				input Q0P_HALTGTCAREQDES82 = CELL37.IMUX_A0;
				input Q0P_HALTGTCAREQDES83 = CELL37.IMUX_B1;
				input Q0P_HALTGTCAREQDES84 = CELL36.IMUX_A2;
				input Q0P_HALTGTCAREQDES85 = CELL35.IMUX_D4;
				input Q0P_HALTGTCAREQDES86 = CELL36.IMUX_C3;
				input Q0P_HALTGTCAREQDES87 = CELL35.IMUX_D3;
				input Q0P_HALTGTCAREQDES88 = CELL35.IMUX_D2;
				input Q0P_HALTGTCAREQDES89 = CELL35.IMUX_D1;
				input Q0P_HALTGTCAREQDES9 = CELL40.IMUX_A2;
				input Q0P_HALTGTCAREQDES90 = CELL35.IMUX_D0;
				input Q0P_HALTGTCAREQDES91 = CELL35.IMUX_C5;
				input Q0P_HALTGTCAREQDES92 = CELL35.IMUX_C4;
				input Q0P_HALTGTCAREQDES93 = CELL35.IMUX_C3;
				input Q0P_HALTGTCAREQDES94 = CELL35.IMUX_C2;
				input Q0P_HALTGTCAREQDES95 = CELL37.IMUX_B4;
				input Q0P_HALTGTCAREQDES96 = CELL35.IMUX_C1;
				input Q0P_HALTGTCAREQDES97 = CELL35.IMUX_C0;
				input Q0P_HALTGTCAREQDES98 = CELL35.IMUX_B5;
				input Q0P_HALTGTCAREQDES99 = CELL36.IMUX_C2;
				input Q0P_HALTGTCLNTCOMPID0 = CELL35.IMUX_B1;
				input Q0P_HALTGTCLNTCOMPID1 = CELL35.IMUX_B0;
				input Q0P_HALTGTCLNTCOMPID10 = CELL34.IMUX_D3;
				input Q0P_HALTGTCLNTCOMPID11 = CELL34.IMUX_D2;
				input Q0P_HALTGTCLNTCOMPID12 = CELL34.IMUX_D1;
				input Q0P_HALTGTCLNTCOMPID13 = CELL34.IMUX_D0;
				input Q0P_HALTGTCLNTCOMPID14 = CELL34.IMUX_C5;
				input Q0P_HALTGTCLNTCOMPID15 = CELL34.IMUX_C4;
				input Q0P_HALTGTCLNTCOMPID2 = CELL35.IMUX_A5;
				input Q0P_HALTGTCLNTCOMPID3 = CELL35.IMUX_A4;
				input Q0P_HALTGTCLNTCOMPID4 = CELL35.IMUX_A3;
				input Q0P_HALTGTCLNTCOMPID5 = CELL35.IMUX_A2;
				input Q0P_HALTGTCLNTCOMPID6 = CELL35.IMUX_A1;
				input Q0P_HALTGTCLNTCOMPID7 = CELL35.IMUX_A0;
				input Q0P_HALTGTCLNTCOMPID8 = CELL34.IMUX_D5;
				input Q0P_HALTGTCLNTCOMPID9 = CELL34.IMUX_D4;
				input Q0P_HALTGTCLNTCOMPIDEN = CELL30.IMUX_C0;
				input Q0P_HALTGTCOMPBVLD0 = CELL34.IMUX_C3;
				input Q0P_HALTGTCOMPBVLD1 = CELL34.IMUX_C2;
				input Q0P_HALTGTCOMPBVLD2 = CELL34.IMUX_C1;
				input Q0P_HALTGTCOMPBVLD3 = CELL34.IMUX_C0;
				input Q0P_HALTGTCOMPBVLD4 = CELL34.IMUX_B5;
				input Q0P_HALTGTCOMPBVLD5 = CELL34.IMUX_B4;
				input Q0P_HALTGTCOMPBVLD6 = CELL34.IMUX_B3;
				input Q0P_HALTGTCOMPBVLD7 = CELL34.IMUX_B2;
				input Q0P_HALTGTCOMPDES0 = CELL34.IMUX_B1;
				input Q0P_HALTGTCOMPDES1 = CELL34.IMUX_B0;
				input Q0P_HALTGTCOMPDES10 = CELL29.IMUX_A1;
				input Q0P_HALTGTCOMPDES100 = CELL31.IMUX_A5;
				input Q0P_HALTGTCOMPDES101 = CELL31.IMUX_A0;
				input Q0P_HALTGTCOMPDES102 = CELL30.IMUX_C4;
				input Q0P_HALTGTCOMPDES103 = CELL30.IMUX_D2;
				input Q0P_HALTGTCOMPDES104 = CELL31.IMUX_C3;
				input Q0P_HALTGTCOMPDES105 = CELL31.IMUX_C5;
				input Q0P_HALTGTCOMPDES106 = CELL32.IMUX_C0;
				input Q0P_HALTGTCOMPDES107 = CELL31.IMUX_D1;
				input Q0P_HALTGTCOMPDES108 = CELL31.IMUX_B2;
				input Q0P_HALTGTCOMPDES109 = CELL32.IMUX_B2;
				input Q0P_HALTGTCOMPDES11 = CELL29.IMUX_A2;
				input Q0P_HALTGTCOMPDES110 = CELL32.IMUX_B5;
				input Q0P_HALTGTCOMPDES111 = CELL32.IMUX_B3;
				input Q0P_HALTGTCOMPDES112 = CELL32.IMUX_A5;
				input Q0P_HALTGTCOMPDES113 = CELL32.IMUX_A0;
				input Q0P_HALTGTCOMPDES114 = CELL32.IMUX_A1;
				input Q0P_HALTGTCOMPDES115 = CELL31.IMUX_C1;
				input Q0P_HALTGTCOMPDES116 = CELL31.IMUX_C0;
				input Q0P_HALTGTCOMPDES117 = CELL32.IMUX_A3;
				input Q0P_HALTGTCOMPDES118 = CELL31.IMUX_B5;
				input Q0P_HALTGTCOMPDES119 = CELL47.IMUX_C1;
				input Q0P_HALTGTCOMPDES12 = CELL33.IMUX_D4;
				input Q0P_HALTGTCOMPDES120 = CELL31.IMUX_D2;
				input Q0P_HALTGTCOMPDES121 = CELL30.IMUX_C1;
				input Q0P_HALTGTCOMPDES122 = CELL31.IMUX_B1;
				input Q0P_HALTGTCOMPDES123 = CELL31.IMUX_B3;
				input Q0P_HALTGTCOMPDES124 = CELL31.IMUX_B4;
				input Q0P_HALTGTCOMPDES125 = CELL30.IMUX_D3;
				input Q0P_HALTGTCOMPDES126 = CELL30.IMUX_D5;
				input Q0P_HALTGTCOMPDES127 = CELL29.IMUX_D5;
				input Q0P_HALTGTCOMPDES13 = CELL29.IMUX_A3;
				input Q0P_HALTGTCOMPDES14 = CELL29.IMUX_A4;
				input Q0P_HALTGTCOMPDES15 = CELL33.IMUX_D3;
				input Q0P_HALTGTCOMPDES16 = CELL29.IMUX_A5;
				input Q0P_HALTGTCOMPDES17 = CELL29.IMUX_B0;
				input Q0P_HALTGTCOMPDES18 = CELL33.IMUX_D2;
				input Q0P_HALTGTCOMPDES19 = CELL33.IMUX_D1;
				input Q0P_HALTGTCOMPDES2 = CELL34.IMUX_A5;
				input Q0P_HALTGTCOMPDES20 = CELL33.IMUX_D0;
				input Q0P_HALTGTCOMPDES21 = CELL33.IMUX_C4;
				input Q0P_HALTGTCOMPDES22 = CELL29.IMUX_B1;
				input Q0P_HALTGTCOMPDES23 = CELL29.IMUX_B2;
				input Q0P_HALTGTCOMPDES24 = CELL29.IMUX_B3;
				input Q0P_HALTGTCOMPDES25 = CELL29.IMUX_B4;
				input Q0P_HALTGTCOMPDES26 = CELL29.IMUX_B5;
				input Q0P_HALTGTCOMPDES27 = CELL29.IMUX_C0;
				input Q0P_HALTGTCOMPDES28 = CELL29.IMUX_C1;
				input Q0P_HALTGTCOMPDES29 = CELL29.IMUX_C2;
				input Q0P_HALTGTCOMPDES3 = CELL34.IMUX_A4;
				input Q0P_HALTGTCOMPDES30 = CELL29.IMUX_C3;
				input Q0P_HALTGTCOMPDES31 = CELL29.IMUX_C4;
				input Q0P_HALTGTCOMPDES32 = CELL29.IMUX_C5;
				input Q0P_HALTGTCOMPDES33 = CELL29.IMUX_D0;
				input Q0P_HALTGTCOMPDES34 = CELL33.IMUX_C3;
				input Q0P_HALTGTCOMPDES35 = CELL33.IMUX_C2;
				input Q0P_HALTGTCOMPDES36 = CELL33.IMUX_C1;
				input Q0P_HALTGTCOMPDES37 = CELL33.IMUX_C0;
				input Q0P_HALTGTCOMPDES38 = CELL33.IMUX_B5;
				input Q0P_HALTGTCOMPDES39 = CELL33.IMUX_B4;
				input Q0P_HALTGTCOMPDES4 = CELL34.IMUX_A3;
				input Q0P_HALTGTCOMPDES40 = CELL33.IMUX_B3;
				input Q0P_HALTGTCOMPDES41 = CELL33.IMUX_B2;
				input Q0P_HALTGTCOMPDES42 = CELL33.IMUX_B1;
				input Q0P_HALTGTCOMPDES43 = CELL33.IMUX_B0;
				input Q0P_HALTGTCOMPDES44 = CELL33.IMUX_A5;
				input Q0P_HALTGTCOMPDES45 = CELL33.IMUX_A4;
				input Q0P_HALTGTCOMPDES46 = CELL33.IMUX_A3;
				input Q0P_HALTGTCOMPDES47 = CELL33.IMUX_A2;
				input Q0P_HALTGTCOMPDES48 = CELL33.IMUX_A1;
				input Q0P_HALTGTCOMPDES49 = CELL33.IMUX_A0;
				input Q0P_HALTGTCOMPDES5 = CELL34.IMUX_A2;
				input Q0P_HALTGTCOMPDES50 = CELL32.IMUX_D5;
				input Q0P_HALTGTCOMPDES51 = CELL32.IMUX_D4;
				input Q0P_HALTGTCOMPDES52 = CELL32.IMUX_D3;
				input Q0P_HALTGTCOMPDES53 = CELL32.IMUX_D2;
				input Q0P_HALTGTCOMPDES54 = CELL32.IMUX_D1;
				input Q0P_HALTGTCOMPDES55 = CELL32.IMUX_D0;
				input Q0P_HALTGTCOMPDES56 = CELL32.IMUX_C5;
				input Q0P_HALTGTCOMPDES57 = CELL32.IMUX_C4;
				input Q0P_HALTGTCOMPDES58 = CELL32.IMUX_C3;
				input Q0P_HALTGTCOMPDES59 = CELL29.IMUX_D1;
				input Q0P_HALTGTCOMPDES6 = CELL34.IMUX_A1;
				input Q0P_HALTGTCOMPDES60 = CELL32.IMUX_C2;
				input Q0P_HALTGTCOMPDES61 = CELL29.IMUX_D2;
				input Q0P_HALTGTCOMPDES62 = CELL29.IMUX_D3;
				input Q0P_HALTGTCOMPDES63 = CELL29.IMUX_D4;
				input Q0P_HALTGTCOMPDES64 = CELL30.IMUX_A0;
				input Q0P_HALTGTCOMPDES65 = CELL30.IMUX_A1;
				input Q0P_HALTGTCOMPDES66 = CELL30.IMUX_A2;
				input Q0P_HALTGTCOMPDES67 = CELL30.IMUX_A3;
				input Q0P_HALTGTCOMPDES68 = CELL33.IMUX_C5;
				input Q0P_HALTGTCOMPDES69 = CELL30.IMUX_A4;
				input Q0P_HALTGTCOMPDES7 = CELL34.IMUX_A0;
				input Q0P_HALTGTCOMPDES70 = CELL32.IMUX_C1;
				input Q0P_HALTGTCOMPDES71 = CELL30.IMUX_A5;
				input Q0P_HALTGTCOMPDES72 = CELL30.IMUX_B0;
				input Q0P_HALTGTCOMPDES73 = CELL30.IMUX_B1;
				input Q0P_HALTGTCOMPDES74 = CELL30.IMUX_B2;
				input Q0P_HALTGTCOMPDES75 = CELL32.IMUX_B4;
				input Q0P_HALTGTCOMPDES76 = CELL32.IMUX_B1;
				input Q0P_HALTGTCOMPDES77 = CELL30.IMUX_B3;
				input Q0P_HALTGTCOMPDES78 = CELL30.IMUX_B4;
				input Q0P_HALTGTCOMPDES79 = CELL30.IMUX_B5;
				input Q0P_HALTGTCOMPDES8 = CELL33.IMUX_D5;
				input Q0P_HALTGTCOMPDES80 = CELL30.IMUX_C2;
				input Q0P_HALTGTCOMPDES81 = CELL30.IMUX_C3;
				input Q0P_HALTGTCOMPDES82 = CELL32.IMUX_B0;
				input Q0P_HALTGTCOMPDES83 = CELL31.IMUX_D0;
				input Q0P_HALTGTCOMPDES84 = CELL31.IMUX_C4;
				input Q0P_HALTGTCOMPDES85 = CELL31.IMUX_A2;
				input Q0P_HALTGTCOMPDES86 = CELL31.IMUX_A1;
				input Q0P_HALTGTCOMPDES87 = CELL31.IMUX_D4;
				input Q0P_HALTGTCOMPDES88 = CELL32.IMUX_A2;
				input Q0P_HALTGTCOMPDES89 = CELL31.IMUX_D3;
				input Q0P_HALTGTCOMPDES9 = CELL29.IMUX_A0;
				input Q0P_HALTGTCOMPDES90 = CELL31.IMUX_A3;
				input Q0P_HALTGTCOMPDES91 = CELL31.IMUX_D5;
				input Q0P_HALTGTCOMPDES92 = CELL31.IMUX_A4;
				input Q0P_HALTGTCOMPDES93 = CELL31.IMUX_C2;
				input Q0P_HALTGTCOMPDES94 = CELL30.IMUX_D0;
				input Q0P_HALTGTCOMPDES95 = CELL30.IMUX_C5;
				input Q0P_HALTGTCOMPDES96 = CELL30.IMUX_D4;
				input Q0P_HALTGTCOMPDES97 = CELL32.IMUX_A4;
				input Q0P_HALTGTCOMPDES98 = CELL31.IMUX_B0;
				input Q0P_HALTGTCOMPDES99 = CELL30.IMUX_D1;
				input Q0P_HALTGTCOMPEOP = CELL43.IMUX_A0;
				input Q0P_HALTGTCOMPERR = CELL42.IMUX_C3;
				output Q0P_HALTGTCOMPRDY = CELL18.OUT_F4;
				input Q0P_HALTGTCOMPSOP = CELL42.IMUX_C5;
				input Q0P_HALTGTCOMPVLD = CELL42.IMUX_C4;
				input Q0P_HALTGTNPREJ = CELL43.IMUX_B4;
				output Q0P_HALTGTREQ = CELL22.OUT_F0;
				output Q0P_HALTGTREQDES0 = CELL19.OUT_Q0;
				output Q0P_HALTGTREQDES1 = CELL19.OUT_F5;
				output Q0P_HALTGTREQDES10 = CELL18.OUT_Q4;
				output Q0P_HALTGTREQDES100 = CELL30.OUT_Q3;
				output Q0P_HALTGTREQDES101 = CELL29.OUT_F4;
				output Q0P_HALTGTREQDES102 = CELL23.OUT_Q0;
				output Q0P_HALTGTREQDES103 = CELL22.OUT_Q0;
				output Q0P_HALTGTREQDES104 = CELL23.OUT_F1;
				output Q0P_HALTGTREQDES105 = CELL22.OUT_Q4;
				output Q0P_HALTGTREQDES106 = CELL29.OUT_Q6;
				output Q0P_HALTGTREQDES107 = CELL47.OUT_F2;
				output Q0P_HALTGTREQDES108 = CELL47.OUT_F0;
				output Q0P_HALTGTREQDES109 = CELL30.OUT_F2;
				output Q0P_HALTGTREQDES11 = CELL18.OUT_Q3;
				output Q0P_HALTGTREQDES110 = CELL29.OUT_Q2;
				output Q0P_HALTGTREQDES111 = CELL24.OUT_Q4;
				output Q0P_HALTGTREQDES112 = CELL47.OUT_F1;
				output Q0P_HALTGTREQDES113 = CELL46.OUT_Q6;
				output Q0P_HALTGTREQDES114 = CELL46.OUT_Q5;
				output Q0P_HALTGTREQDES115 = CELL46.OUT_Q7;
				output Q0P_HALTGTREQDES116 = CELL46.OUT_Q4;
				output Q0P_HALTGTREQDES117 = CELL46.OUT_Q3;
				output Q0P_HALTGTREQDES118 = CELL46.OUT_Q1;
				output Q0P_HALTGTREQDES119 = CELL46.OUT_Q2;
				output Q0P_HALTGTREQDES12 = CELL18.OUT_Q2;
				output Q0P_HALTGTREQDES120 = CELL22.OUT_F7;
				output Q0P_HALTGTREQDES121 = CELL30.OUT_Q1;
				output Q0P_HALTGTREQDES122 = CELL31.OUT_Q5;
				output Q0P_HALTGTREQDES123 = CELL31.OUT_Q0;
				output Q0P_HALTGTREQDES124 = CELL23.OUT_F5;
				output Q0P_HALTGTREQDES125 = CELL29.OUT_F3;
				output Q0P_HALTGTREQDES126 = CELL22.OUT_F3;
				output Q0P_HALTGTREQDES127 = CELL23.OUT_Q4;
				output Q0P_HALTGTREQDES13 = CELL18.OUT_Q1;
				output Q0P_HALTGTREQDES14 = CELL18.OUT_Q0;
				output Q0P_HALTGTREQDES15 = CELL18.OUT_Q5;
				output Q0P_HALTGTREQDES16 = CELL19.OUT_Q1;
				output Q0P_HALTGTREQDES17 = CELL18.OUT_F7;
				output Q0P_HALTGTREQDES18 = CELL18.OUT_F6;
				output Q0P_HALTGTREQDES19 = CELL18.OUT_F5;
				output Q0P_HALTGTREQDES2 = CELL19.OUT_F4;
				output Q0P_HALTGTREQDES20 = CELL29.OUT_F0;
				output Q0P_HALTGTREQDES21 = CELL23.OUT_Q6;
				output Q0P_HALTGTREQDES22 = CELL24.OUT_F6;
				output Q0P_HALTGTREQDES23 = CELL23.OUT_Q7;
				output Q0P_HALTGTREQDES24 = CELL24.OUT_F2;
				output Q0P_HALTGTREQDES25 = CELL24.OUT_F3;
				output Q0P_HALTGTREQDES26 = CELL24.OUT_F7;
				output Q0P_HALTGTREQDES27 = CELL31.OUT_Q4;
				output Q0P_HALTGTREQDES28 = CELL31.OUT_F6;
				output Q0P_HALTGTREQDES29 = CELL31.OUT_F7;
				output Q0P_HALTGTREQDES3 = CELL19.OUT_F3;
				output Q0P_HALTGTREQDES30 = CELL24.OUT_F0;
				output Q0P_HALTGTREQDES31 = CELL23.OUT_Q3;
				output Q0P_HALTGTREQDES32 = CELL24.OUT_Q0;
				output Q0P_HALTGTREQDES33 = CELL24.OUT_F1;
				output Q0P_HALTGTREQDES34 = CELL24.OUT_F4;
				output Q0P_HALTGTREQDES35 = CELL22.OUT_F5;
				output Q0P_HALTGTREQDES36 = CELL32.OUT_F3;
				output Q0P_HALTGTREQDES37 = CELL32.OUT_F6;
				output Q0P_HALTGTREQDES38 = CELL32.OUT_F4;
				output Q0P_HALTGTREQDES39 = CELL34.OUT_Q0;
				output Q0P_HALTGTREQDES4 = CELL19.OUT_F2;
				output Q0P_HALTGTREQDES40 = CELL32.OUT_F1;
				output Q0P_HALTGTREQDES41 = CELL23.OUT_Q2;
				output Q0P_HALTGTREQDES42 = CELL31.OUT_Q6;
				output Q0P_HALTGTREQDES43 = CELL24.OUT_Q1;
				output Q0P_HALTGTREQDES44 = CELL22.OUT_Q7;
				output Q0P_HALTGTREQDES45 = CELL31.OUT_Q3;
				output Q0P_HALTGTREQDES46 = CELL31.OUT_Q2;
				output Q0P_HALTGTREQDES47 = CELL23.OUT_F6;
				output Q0P_HALTGTREQDES48 = CELL24.OUT_Q2;
				output Q0P_HALTGTREQDES49 = CELL24.OUT_Q3;
				output Q0P_HALTGTREQDES5 = CELL19.OUT_F1;
				output Q0P_HALTGTREQDES50 = CELL31.OUT_F5;
				output Q0P_HALTGTREQDES51 = CELL24.OUT_F5;
				output Q0P_HALTGTREQDES52 = CELL23.OUT_F0;
				output Q0P_HALTGTREQDES53 = CELL31.OUT_F4;
				output Q0P_HALTGTREQDES54 = CELL23.OUT_F4;
				output Q0P_HALTGTREQDES55 = CELL24.OUT_Q5;
				output Q0P_HALTGTREQDES56 = CELL29.OUT_F7;
				output Q0P_HALTGTREQDES57 = CELL22.OUT_Q2;
				output Q0P_HALTGTREQDES58 = CELL21.OUT_Q5;
				output Q0P_HALTGTREQDES59 = CELL31.OUT_Q1;
				output Q0P_HALTGTREQDES6 = CELL19.OUT_F0;
				output Q0P_HALTGTREQDES60 = CELL21.OUT_Q3;
				output Q0P_HALTGTREQDES61 = CELL22.OUT_Q5;
				output Q0P_HALTGTREQDES62 = CELL23.OUT_F2;
				output Q0P_HALTGTREQDES63 = CELL31.OUT_F1;
				output Q0P_HALTGTREQDES64 = CELL31.OUT_F0;
				output Q0P_HALTGTREQDES65 = CELL30.OUT_Q4;
				output Q0P_HALTGTREQDES66 = CELL24.OUT_Q6;
				output Q0P_HALTGTREQDES67 = CELL30.OUT_Q2;
				output Q0P_HALTGTREQDES68 = CELL22.OUT_Q6;
				output Q0P_HALTGTREQDES69 = CELL29.OUT_Q0;
				output Q0P_HALTGTREQDES7 = CELL18.OUT_Q7;
				output Q0P_HALTGTREQDES70 = CELL29.OUT_Q5;
				output Q0P_HALTGTREQDES71 = CELL30.OUT_F5;
				output Q0P_HALTGTREQDES72 = CELL30.OUT_Q6;
				output Q0P_HALTGTREQDES73 = CELL29.OUT_Q4;
				output Q0P_HALTGTREQDES74 = CELL30.OUT_F4;
				output Q0P_HALTGTREQDES75 = CELL30.OUT_F1;
				output Q0P_HALTGTREQDES76 = CELL22.OUT_F4;
				output Q0P_HALTGTREQDES77 = CELL23.OUT_F7;
				output Q0P_HALTGTREQDES78 = CELL29.OUT_Q1;
				output Q0P_HALTGTREQDES79 = CELL30.OUT_Q0;
				output Q0P_HALTGTREQDES8 = CELL18.OUT_Q6;
				output Q0P_HALTGTREQDES80 = CELL29.OUT_F6;
				output Q0P_HALTGTREQDES81 = CELL21.OUT_Q4;
				output Q0P_HALTGTREQDES82 = CELL30.OUT_F0;
				output Q0P_HALTGTREQDES83 = CELL30.OUT_F7;
				output Q0P_HALTGTREQDES84 = CELL29.OUT_Q3;
				output Q0P_HALTGTREQDES85 = CELL30.OUT_F3;
				output Q0P_HALTGTREQDES86 = CELL31.OUT_F2;
				output Q0P_HALTGTREQDES87 = CELL29.OUT_Q7;
				output Q0P_HALTGTREQDES88 = CELL30.OUT_Q5;
				output Q0P_HALTGTREQDES89 = CELL23.OUT_F3;
				output Q0P_HALTGTREQDES9 = CELL21.OUT_Q0;
				output Q0P_HALTGTREQDES90 = CELL22.OUT_Q3;
				output Q0P_HALTGTREQDES91 = CELL21.OUT_Q7;
				output Q0P_HALTGTREQDES92 = CELL31.OUT_F3;
				output Q0P_HALTGTREQDES93 = CELL24.OUT_Q7;
				output Q0P_HALTGTREQDES94 = CELL30.OUT_Q7;
				output Q0P_HALTGTREQDES95 = CELL29.OUT_F2;
				output Q0P_HALTGTREQDES96 = CELL29.OUT_F1;
				output Q0P_HALTGTREQDES97 = CELL22.OUT_Q1;
				output Q0P_HALTGTREQDES98 = CELL30.OUT_F6;
				output Q0P_HALTGTREQDES99 = CELL29.OUT_F5;
				output Q0P_HALTGTREQMBA0 = CELL20.OUT_F4;
				output Q0P_HALTGTREQMBA1 = CELL20.OUT_F3;
				output Q0P_HALTGTREQMBA2 = CELL20.OUT_F2;
				output Q0P_HALTGTREQMBA3 = CELL20.OUT_F1;
				output Q0P_HALTGTREQMBA4 = CELL20.OUT_F0;
				output Q0P_HALTGTREQMBA5 = CELL19.OUT_Q5;
				output Q0P_HALTGTREQTPHPRESENT = CELL18.OUT_F1;
				output Q0P_HALTGTREQTPHSTTAG0 = CELL20.OUT_Q6;
				output Q0P_HALTGTREQTPHSTTAG1 = CELL20.OUT_Q5;
				output Q0P_HALTGTREQTPHSTTAG2 = CELL20.OUT_Q4;
				output Q0P_HALTGTREQTPHSTTAG3 = CELL20.OUT_Q3;
				output Q0P_HALTGTREQTPHSTTAG4 = CELL20.OUT_Q2;
				output Q0P_HALTGTREQTPHSTTAG5 = CELL20.OUT_Q1;
				output Q0P_HALTGTREQTPHSTTAG6 = CELL20.OUT_Q0;
				output Q0P_HALTGTREQTPHSTTAG7 = CELL20.OUT_F7;
				output Q0P_HALTGTREQTPHTYPE0 = CELL20.OUT_F6;
				output Q0P_HALTGTREQTPHTYPE1 = CELL20.OUT_F5;
				output Q0P_HALTGTWBVLD0 = CELL21.OUT_F6;
				output Q0P_HALTGTWBVLD1 = CELL21.OUT_F5;
				output Q0P_HALTGTWBVLD2 = CELL21.OUT_F4;
				output Q0P_HALTGTWBVLD3 = CELL21.OUT_F3;
				output Q0P_HALTGTWBVLD4 = CELL21.OUT_F2;
				output Q0P_HALTGTWBVLD5 = CELL21.OUT_F1;
				output Q0P_HALTGTWBVLD6 = CELL21.OUT_F0;
				output Q0P_HALTGTWBVLD7 = CELL20.OUT_Q7;
				output Q0P_HALTGTWDATVLD = CELL18.OUT_F2;
				output Q0P_HALTGTWEOP = CELL18.OUT_F3;
				input Q0P_HALTGTWRDY = CELL40.IMUX_C0;
				output Q0P_HALTSTREQATTR0 = CELL19.OUT_Q4;
				output Q0P_HALTSTREQATTR1 = CELL19.OUT_Q3;
				output Q0P_HALTSTREQATTR2 = CELL19.OUT_Q2;
				input Q0P_HOTRSTIN = CELL32.IMUX_LSR0;
				output Q0P_HOTRSTOUT = CELL48.OUT_F3;
				output Q0P_INTACK = CELL35.OUT_Q5;
				input Q0P_INTAI = CELL46.IMUX_D5;
				output Q0P_INTAO = CELL23.OUT_Q1;
				input Q0P_INTBI = CELL49.IMUX_C1;
				output Q0P_INTBO = CELL23.OUT_Q5;
				input Q0P_INTCI = CELL49.IMUX_C2;
				output Q0P_INTCO = CELL22.OUT_F2;
				input Q0P_INTDI = CELL49.IMUX_C3;
				output Q0P_INTDO = CELL22.OUT_F6;
				input Q0P_INTPENDSTS = CELL49.IMUX_C4;
				output Q0P_LCLINT = CELL44.OUT_F2;
				output Q0P_LNKDWNRSTOUT = CELL47.OUT_Q1;
				output Q0P_LNKPWRSTATE0 = CELL48.OUT_F1;
				output Q0P_LNKPWRSTATE1 = CELL47.OUT_Q3;
				output Q0P_LNKPWRSTATE2 = CELL47.OUT_F7;
				output Q0P_LNKPWRSTATE3 = CELL46.OUT_F7;
				output Q0P_LNKSTS0 = CELL45.OUT_Q6;
				output Q0P_LNKSTS1 = CELL47.OUT_F4;
				output Q0P_LTSSMSTATE0 = CELL45.OUT_Q7;
				output Q0P_LTSSMSTATE1 = CELL46.OUT_F1;
				output Q0P_LTSSMSTATE2 = CELL46.OUT_F3;
				output Q0P_LTSSMSTATE3 = CELL46.OUT_F6;
				output Q0P_LTSSMSTATE4 = CELL46.OUT_F0;
				output Q0P_LTSSMSTATE5 = CELL45.OUT_Q3;
				output Q0P_MAXPYLDSIZE0 = CELL47.OUT_F6;
				output Q0P_MAXPYLDSIZE1 = CELL47.OUT_Q7;
				output Q0P_MAXPYLDSIZE2 = CELL47.OUT_Q0;
				output Q0P_MAXREADREQSIZE0 = CELL43.OUT_Q6;
				output Q0P_MAXREADREQSIZE1 = CELL40.OUT_F2;
				output Q0P_MAXREADREQSIZE2 = CELL42.OUT_Q5;
				input Q0P_MBISTCLK = CELL29.IMUX_CLK1_DELAY;
				input Q0P_MBISTMODE = CELL29.IMUX_LSR0;
				input Q0P_MBISTRSTN = CELL30.IMUX_LSR1;
				input Q0P_MSIASRTINT0 = CELL52.IMUX_C4;
				input Q0P_MSIASRTINT1 = CELL53.IMUX_B0;
				input Q0P_MSIASRTINT10 = CELL52.IMUX_C5;
				input Q0P_MSIASRTINT11 = CELL53.IMUX_A0;
				input Q0P_MSIASRTINT12 = CELL53.IMUX_B2;
				input Q0P_MSIASRTINT13 = CELL53.IMUX_A4;
				input Q0P_MSIASRTINT14 = CELL52.IMUX_D0;
				input Q0P_MSIASRTINT15 = CELL53.IMUX_A3;
				input Q0P_MSIASRTINT16 = CELL53.IMUX_A2;
				input Q0P_MSIASRTINT17 = CELL52.IMUX_D2;
				input Q0P_MSIASRTINT18 = CELL52.IMUX_D1;
				input Q0P_MSIASRTINT19 = CELL53.IMUX_D2;
				input Q0P_MSIASRTINT2 = CELL53.IMUX_D0;
				input Q0P_MSIASRTINT20 = CELL54.IMUX_A5;
				input Q0P_MSIASRTINT21 = CELL53.IMUX_D3;
				input Q0P_MSIASRTINT22 = CELL54.IMUX_A2;
				input Q0P_MSIASRTINT23 = CELL54.IMUX_A1;
				input Q0P_MSIASRTINT24 = CELL53.IMUX_C5;
				input Q0P_MSIASRTINT25 = CELL53.IMUX_D5;
				input Q0P_MSIASRTINT26 = CELL53.IMUX_C4;
				input Q0P_MSIASRTINT27 = CELL53.IMUX_B3;
				input Q0P_MSIASRTINT28 = CELL53.IMUX_B1;
				input Q0P_MSIASRTINT29 = CELL53.IMUX_A1;
				input Q0P_MSIASRTINT3 = CELL53.IMUX_C2;
				input Q0P_MSIASRTINT30 = CELL52.IMUX_D4;
				input Q0P_MSIASRTINT31 = CELL52.IMUX_D5;
				input Q0P_MSIASRTINT4 = CELL52.IMUX_D3;
				input Q0P_MSIASRTINT5 = CELL53.IMUX_C3;
				input Q0P_MSIASRTINT6 = CELL53.IMUX_B4;
				input Q0P_MSIASRTINT7 = CELL53.IMUX_C1;
				input Q0P_MSIASRTINT8 = CELL53.IMUX_A5;
				input Q0P_MSIASRTINT9 = CELL53.IMUX_C0;
				input Q0P_MSIATTRIN0 = CELL51.IMUX_D1;
				input Q0P_MSIATTRIN1 = CELL51.IMUX_D0;
				input Q0P_MSIATTRIN2 = CELL47.IMUX_A3;
				output Q0P_MSIEN = CELL35.OUT_Q6;
				output Q0P_MSIMSGABRT = CELL44.OUT_F7;
				output Q0P_MSIMSGSENT = CELL44.OUT_Q2;
				input Q0P_MSIREQTPHPRESENT = CELL50.IMUX_D1;
				input Q0P_MSIREQTPHSTTAG0 = CELL52.IMUX_B4;
				input Q0P_MSIREQTPHSTTAG1 = CELL50.IMUX_D0;
				input Q0P_MSIREQTPHSTTAG2 = CELL50.IMUX_C5;
				input Q0P_MSIREQTPHSTTAG3 = CELL51.IMUX_A5;
				input Q0P_MSIREQTPHSTTAG4 = CELL50.IMUX_D2;
				input Q0P_MSIREQTPHSTTAG5 = CELL52.IMUX_B0;
				input Q0P_MSIREQTPHSTTAG6 = CELL51.IMUX_B0;
				input Q0P_MSIREQTPHSTTAG7 = CELL52.IMUX_A4;
				input Q0P_MSIREQTPHTYPE0 = CELL51.IMUX_D2;
				input Q0P_MSIREQTPHTYPE1 = CELL50.IMUX_D4;
				output Q0P_MSIVECCNT0 = CELL35.OUT_Q3;
				output Q0P_MSIVECCNT1 = CELL35.OUT_F5;
				output Q0P_MSIVECCNT2 = CELL35.OUT_Q1;
				input Q0P_MSIXATTRIN0 = CELL49.IMUX_D1;
				input Q0P_MSIXATTRIN1 = CELL49.IMUX_D0;
				input Q0P_MSIXATTRIN2 = CELL48.IMUX_A2;
				output Q0P_MSIXEN = CELL43.OUT_Q5;
				output Q0P_MSIXMASK = CELL42.OUT_F4;
				input Q0P_MSIXMSGADDR0 = CELL50.IMUX_D5;
				input Q0P_MSIXMSGADDR1 = CELL51.IMUX_A0;
				input Q0P_MSIXMSGADDR10 = CELL51.IMUX_C1;
				input Q0P_MSIXMSGADDR11 = CELL51.IMUX_C4;
				input Q0P_MSIXMSGADDR12 = CELL52.IMUX_B1;
				input Q0P_MSIXMSGADDR13 = CELL51.IMUX_C5;
				input Q0P_MSIXMSGADDR14 = CELL51.IMUX_C3;
				input Q0P_MSIXMSGADDR15 = CELL51.IMUX_B5;
				input Q0P_MSIXMSGADDR16 = CELL52.IMUX_A2;
				input Q0P_MSIXMSGADDR17 = CELL51.IMUX_D5;
				input Q0P_MSIXMSGADDR18 = CELL51.IMUX_B4;
				input Q0P_MSIXMSGADDR19 = CELL52.IMUX_A1;
				input Q0P_MSIXMSGADDR2 = CELL51.IMUX_A1;
				input Q0P_MSIXMSGADDR20 = CELL51.IMUX_D4;
				input Q0P_MSIXMSGADDR21 = CELL52.IMUX_B5;
				input Q0P_MSIXMSGADDR22 = CELL52.IMUX_C2;
				input Q0P_MSIXMSGADDR23 = CELL52.IMUX_C3;
				input Q0P_MSIXMSGADDR24 = CELL52.IMUX_C0;
				input Q0P_MSIXMSGADDR25 = CELL52.IMUX_A3;
				input Q0P_MSIXMSGADDR26 = CELL51.IMUX_D3;
				input Q0P_MSIXMSGADDR27 = CELL52.IMUX_B3;
				input Q0P_MSIXMSGADDR28 = CELL52.IMUX_A5;
				input Q0P_MSIXMSGADDR29 = CELL52.IMUX_B2;
				input Q0P_MSIXMSGADDR3 = CELL51.IMUX_A2;
				input Q0P_MSIXMSGADDR30 = CELL52.IMUX_A0;
				input Q0P_MSIXMSGADDR31 = CELL52.IMUX_C1;
				input Q0P_MSIXMSGADDR32 = CELL55.IMUX_B1;
				input Q0P_MSIXMSGADDR33 = CELL55.IMUX_A5;
				input Q0P_MSIXMSGADDR34 = CELL55.IMUX_B0;
				input Q0P_MSIXMSGADDR35 = CELL55.IMUX_A2;
				input Q0P_MSIXMSGADDR36 = CELL55.IMUX_A3;
				input Q0P_MSIXMSGADDR37 = CELL54.IMUX_B2;
				input Q0P_MSIXMSGADDR38 = CELL55.IMUX_A1;
				input Q0P_MSIXMSGADDR39 = CELL55.IMUX_A0;
				input Q0P_MSIXMSGADDR4 = CELL51.IMUX_A3;
				input Q0P_MSIXMSGADDR40 = CELL54.IMUX_B3;
				input Q0P_MSIXMSGADDR41 = CELL55.IMUX_A4;
				input Q0P_MSIXMSGADDR42 = CELL54.IMUX_D3;
				input Q0P_MSIXMSGADDR43 = CELL54.IMUX_D4;
				input Q0P_MSIXMSGADDR44 = CELL54.IMUX_C3;
				input Q0P_MSIXMSGADDR45 = CELL54.IMUX_B5;
				input Q0P_MSIXMSGADDR46 = CELL54.IMUX_C4;
				input Q0P_MSIXMSGADDR47 = CELL54.IMUX_C2;
				input Q0P_MSIXMSGADDR48 = CELL54.IMUX_D5;
				input Q0P_MSIXMSGADDR49 = CELL54.IMUX_B4;
				input Q0P_MSIXMSGADDR5 = CELL51.IMUX_A4;
				input Q0P_MSIXMSGADDR50 = CELL54.IMUX_D1;
				input Q0P_MSIXMSGADDR51 = CELL54.IMUX_C1;
				input Q0P_MSIXMSGADDR52 = CELL54.IMUX_C5;
				input Q0P_MSIXMSGADDR53 = CELL54.IMUX_C0;
				input Q0P_MSIXMSGADDR54 = CELL54.IMUX_D2;
				input Q0P_MSIXMSGADDR55 = CELL54.IMUX_D0;
				input Q0P_MSIXMSGADDR56 = CELL54.IMUX_A4;
				input Q0P_MSIXMSGADDR57 = CELL54.IMUX_B1;
				input Q0P_MSIXMSGADDR58 = CELL54.IMUX_B0;
				input Q0P_MSIXMSGADDR59 = CELL54.IMUX_A3;
				input Q0P_MSIXMSGADDR6 = CELL51.IMUX_B2;
				input Q0P_MSIXMSGADDR60 = CELL53.IMUX_D1;
				input Q0P_MSIXMSGADDR61 = CELL54.IMUX_A0;
				input Q0P_MSIXMSGADDR62 = CELL53.IMUX_D4;
				input Q0P_MSIXMSGADDR63 = CELL53.IMUX_B5;
				input Q0P_MSIXMSGADDR7 = CELL51.IMUX_C0;
				input Q0P_MSIXMSGADDR8 = CELL51.IMUX_B1;
				input Q0P_MSIXMSGADDR9 = CELL51.IMUX_B3;
				input Q0P_MSIXMSGDAT0 = CELL49.IMUX_A4;
				input Q0P_MSIXMSGDAT1 = CELL49.IMUX_A3;
				input Q0P_MSIXMSGDAT10 = CELL48.IMUX_A5;
				input Q0P_MSIXMSGDAT11 = CELL48.IMUX_C2;
				input Q0P_MSIXMSGDAT12 = CELL49.IMUX_A5;
				input Q0P_MSIXMSGDAT13 = CELL49.IMUX_A2;
				input Q0P_MSIXMSGDAT14 = CELL49.IMUX_A1;
				input Q0P_MSIXMSGDAT15 = CELL48.IMUX_D4;
				input Q0P_MSIXMSGDAT16 = CELL48.IMUX_D3;
				input Q0P_MSIXMSGDAT17 = CELL48.IMUX_D2;
				input Q0P_MSIXMSGDAT18 = CELL48.IMUX_B5;
				input Q0P_MSIXMSGDAT19 = CELL49.IMUX_A0;
				input Q0P_MSIXMSGDAT2 = CELL49.IMUX_B1;
				input Q0P_MSIXMSGDAT20 = CELL48.IMUX_C3;
				input Q0P_MSIXMSGDAT21 = CELL48.IMUX_C0;
				input Q0P_MSIXMSGDAT22 = CELL48.IMUX_C4;
				input Q0P_MSIXMSGDAT23 = CELL48.IMUX_B3;
				input Q0P_MSIXMSGDAT24 = CELL48.IMUX_D0;
				input Q0P_MSIXMSGDAT25 = CELL48.IMUX_D1;
				input Q0P_MSIXMSGDAT26 = CELL48.IMUX_D5;
				input Q0P_MSIXMSGDAT27 = CELL48.IMUX_B0;
				input Q0P_MSIXMSGDAT28 = CELL48.IMUX_B2;
				input Q0P_MSIXMSGDAT29 = CELL48.IMUX_C1;
				input Q0P_MSIXMSGDAT3 = CELL49.IMUX_B4;
				input Q0P_MSIXMSGDAT30 = CELL48.IMUX_B1;
				input Q0P_MSIXMSGDAT31 = CELL48.IMUX_C5;
				input Q0P_MSIXMSGDAT4 = CELL48.IMUX_B4;
				input Q0P_MSIXMSGDAT5 = CELL49.IMUX_B3;
				input Q0P_MSIXMSGDAT6 = CELL49.IMUX_B0;
				input Q0P_MSIXMSGDAT7 = CELL49.IMUX_B2;
				input Q0P_MSIXMSGDAT8 = CELL49.IMUX_C0;
				input Q0P_MSIXMSGDAT9 = CELL49.IMUX_B5;
				output Q0P_MSIXMSGSENT = CELL48.OUT_F2;
				input Q0P_MSIXMSGVLD = CELL51.IMUX_C2;
				input Q0P_MSIXREQTPHPRESENT = CELL50.IMUX_A0;
				input Q0P_MSIXREQTPHSTTAG0 = CELL50.IMUX_C1;
				input Q0P_MSIXREQTPHSTTAG1 = CELL50.IMUX_B0;
				input Q0P_MSIXREQTPHSTTAG2 = CELL50.IMUX_A4;
				input Q0P_MSIXREQTPHSTTAG3 = CELL50.IMUX_C0;
				input Q0P_MSIXREQTPHSTTAG4 = CELL50.IMUX_A1;
				input Q0P_MSIXREQTPHSTTAG5 = CELL50.IMUX_C4;
				input Q0P_MSIXREQTPHSTTAG6 = CELL50.IMUX_B2;
				input Q0P_MSIXREQTPHSTTAG7 = CELL50.IMUX_B4;
				input Q0P_MSIXREQTPHTYPE0 = CELL49.IMUX_D5;
				input Q0P_MSIXREQTPHTYPE1 = CELL49.IMUX_D3;
				output Q0P_NEGLNKWIDTH0 = CELL47.OUT_F3;
				output Q0P_NEGLNKWIDTH1 = CELL47.OUT_F5;
				output Q0P_NEGSPEED = CELL47.OUT_Q2;
				output Q0P_NFTLERROUT = CELL43.OUT_F7;
				input Q0P_PWRSTATECHNGACK = CELL48.IMUX_A4;
				output Q0P_PWRSTATECHNGINT = CELL32.OUT_F5;
				output Q0P_RCBSTS = CELL41.OUT_Q7;
				input Q0P_RSTN = CELL31.IMUX_LSR0;
				input Q0P_SCANCLK = CELL29.IMUX_CLK0_DELAY;
				input Q0P_SCANENA = CELL31.IMUX_LSR1;
				input Q0P_SCANI0 = CELL30.IMUX_CE1;
				input Q0P_SCANI1 = CELL33.IMUX_CE3;
				input Q0P_SCANI10 = CELL29.IMUX_CE2;
				input Q0P_SCANI11 = CELL30.IMUX_CE2;
				input Q0P_SCANI12 = CELL31.IMUX_CE1;
				input Q0P_SCANI13 = CELL34.IMUX_CE0;
				input Q0P_SCANI14 = CELL33.IMUX_CE1;
				input Q0P_SCANI15 = CELL34.IMUX_CE2;
				input Q0P_SCANI16 = CELL33.IMUX_CE0;
				input Q0P_SCANI17 = CELL30.IMUX_CE3;
				input Q0P_SCANI18 = CELL31.IMUX_CE2;
				input Q0P_SCANI19 = CELL29.IMUX_CE0;
				input Q0P_SCANI2 = CELL32.IMUX_CE3;
				input Q0P_SCANI20 = CELL29.IMUX_CE3;
				input Q0P_SCANI21 = CELL33.IMUX_CE2;
				input Q0P_SCANI22 = CELL35.IMUX_CE0;
				input Q0P_SCANI23 = CELL34.IMUX_CE3;
				input Q0P_SCANI24 = CELL30.IMUX_CE0;
				input Q0P_SCANI25 = CELL32.IMUX_CE2;
				input Q0P_SCANI26 = CELL32.IMUX_CE1;
				input Q0P_SCANI3 = CELL34.IMUX_CE1;
				input Q0P_SCANI4 = CELL35.IMUX_CE1;
				input Q0P_SCANI5 = CELL35.IMUX_CE2;
				input Q0P_SCANI6 = CELL32.IMUX_CE0;
				input Q0P_SCANI7 = CELL31.IMUX_CE3;
				input Q0P_SCANI8 = CELL31.IMUX_CE0;
				input Q0P_SCANI9 = CELL29.IMUX_CE1;
				input Q0P_SCANMODE = CELL30.IMUX_LSR0;
				output Q0P_SCANO0 = CELL47.OUT_Q4;
				output Q0P_SCANO1 = CELL22.OUT_F1;
				output Q0P_SCANO10 = CELL43.OUT_Q2;
				output Q0P_SCANO11 = CELL21.OUT_F7;
				output Q0P_SCANO12 = CELL44.OUT_Q5;
				output Q0P_SCANO13 = CELL46.OUT_F5;
				output Q0P_SCANO14 = CELL32.OUT_F2;
				output Q0P_SCANO15 = CELL47.OUT_Q6;
				output Q0P_SCANO16 = CELL47.OUT_Q5;
				output Q0P_SCANO17 = CELL46.OUT_Q0;
				output Q0P_SCANO18 = CELL21.OUT_Q6;
				output Q0P_SCANO19 = CELL32.OUT_Q5;
				output Q0P_SCANO2 = CELL21.OUT_Q1;
				output Q0P_SCANO20 = CELL18.OUT_F0;
				output Q0P_SCANO21 = CELL21.OUT_Q2;
				output Q0P_SCANO22 = CELL31.OUT_Q7;
				output Q0P_SCANO23 = CELL48.OUT_F4;
				output Q0P_SCANO24 = CELL48.OUT_F0;
				output Q0P_SCANO3 = CELL46.OUT_F2;
				output Q0P_SCANO4 = CELL45.OUT_F0;
				output Q0P_SCANO5 = CELL34.OUT_Q6;
				output Q0P_SCANO6 = CELL37.OUT_Q1;
				output Q0P_SCANO7 = CELL35.OUT_Q4;
				output Q0P_SCANO8 = CELL34.OUT_F5;
				output Q0P_SCANO9 = CELL35.OUT_Q7;
				input Q0P_SCANRSTN = CELL29.IMUX_LSR1;
				output Q0P_TPHREQENABLE = CELL44.OUT_Q0;
				output Q0P_TPHSTMODE0 = CELL43.OUT_F2;
				output Q0P_TPHSTMODE1 = CELL44.OUT_F0;
				output Q0P_TPHSTMODE2 = CELL42.OUT_Q6;
				input Q0P_UNCORRERRIN = CELL50.IMUX_D3;
				input Q0_FCDFECOEFF0_0 = CELL2.IMUX_A2;
				input Q0_FCDFECOEFF0_1 = CELL2.IMUX_A1;
				input Q0_FCDFECOEFF0_2 = CELL2.IMUX_A0;
				input Q0_FCDFECOEFF0_3 = CELL1.IMUX_D5;
				input Q0_FCDFECOEFF0_4 = CELL1.IMUX_D4;
				input Q0_FCDFECOEFF0_5 = CELL1.IMUX_D3;
				input Q0_FCDFECOEFF0_6 = CELL1.IMUX_D2;
				input Q0_FCDFECOEFF0_7 = CELL1.IMUX_D1;
				input Q0_FCDFECOEFF1_0 = CELL2.IMUX_B4;
				input Q0_FCDFECOEFF1_1 = CELL2.IMUX_B3;
				input Q0_FCDFECOEFF1_2 = CELL2.IMUX_B2;
				input Q0_FCDFECOEFF1_3 = CELL2.IMUX_B1;
				input Q0_FCDFECOEFF1_4 = CELL2.IMUX_B0;
				input Q0_FCDFECOEFF1_5 = CELL2.IMUX_A5;
				input Q0_FCDFECOEFF1_6 = CELL2.IMUX_A4;
				input Q0_FCDFECOEFF1_7 = CELL2.IMUX_A3;
				input Q0_FCDFECOEFF2_0 = CELL2.IMUX_D0;
				input Q0_FCDFECOEFF2_1 = CELL2.IMUX_C5;
				input Q0_FCDFECOEFF2_2 = CELL2.IMUX_C4;
				input Q0_FCDFECOEFF2_3 = CELL2.IMUX_C3;
				input Q0_FCDFECOEFF2_4 = CELL2.IMUX_C2;
				input Q0_FCDFECOEFF2_5 = CELL2.IMUX_C1;
				input Q0_FCDFECOEFF2_6 = CELL2.IMUX_C0;
				input Q0_FCDFECOEFF2_7 = CELL2.IMUX_B5;
				input Q0_FCDFECOEFF3_0 = CELL3.IMUX_A2;
				input Q0_FCDFECOEFF3_1 = CELL3.IMUX_A1;
				input Q0_FCDFECOEFF3_2 = CELL3.IMUX_A0;
				input Q0_FCDFECOEFF3_3 = CELL2.IMUX_D5;
				input Q0_FCDFECOEFF3_4 = CELL2.IMUX_D4;
				input Q0_FCDFECOEFF3_5 = CELL2.IMUX_D3;
				input Q0_FCDFECOEFF3_6 = CELL2.IMUX_D2;
				input Q0_FCDFECOEFF3_7 = CELL2.IMUX_D1;
				input Q0_FCDFECOEFF4_0 = CELL3.IMUX_B4;
				input Q0_FCDFECOEFF4_1 = CELL3.IMUX_B3;
				input Q0_FCDFECOEFF4_2 = CELL3.IMUX_B2;
				input Q0_FCDFECOEFF4_3 = CELL3.IMUX_B1;
				input Q0_FCDFECOEFF4_4 = CELL3.IMUX_B0;
				input Q0_FCDFECOEFF4_5 = CELL3.IMUX_A5;
				input Q0_FCDFECOEFF4_6 = CELL3.IMUX_A4;
				input Q0_FCDFECOEFF4_7 = CELL3.IMUX_A3;
				input Q0_FCDFECOEFF5_0 = CELL3.IMUX_D0;
				input Q0_FCDFECOEFF5_1 = CELL3.IMUX_C5;
				input Q0_FCDFECOEFF5_2 = CELL3.IMUX_C4;
				input Q0_FCDFECOEFF5_3 = CELL3.IMUX_C3;
				input Q0_FCDFECOEFF5_4 = CELL3.IMUX_C2;
				input Q0_FCDFECOEFF5_5 = CELL3.IMUX_C1;
				input Q0_FCDFECOEFF5_6 = CELL3.IMUX_C0;
				input Q0_FCDFECOEFF5_7 = CELL3.IMUX_B5;
				input Q0_FCDFESIGN1 = CELL3.IMUX_D5;
				input Q0_FCDFESIGN2 = CELL3.IMUX_D4;
				input Q0_FCDFESIGN3 = CELL3.IMUX_D3;
				input Q0_FCDFESIGN4 = CELL3.IMUX_D2;
				input Q0_FCDFESIGN5 = CELL3.IMUX_D1;
				input Q0_FCMPWRUP = CELL1.IMUX_A1;
				input Q0_FCMRST = CELL0.IMUX_C2;
				input Q0_FCSCANMODE = CELL1.IMUX_C4;
				input Q0_FDDFECHSEL0 = CELL1.IMUX_D0;
				input Q0_FDDFECHSEL1 = CELL1.IMUX_C5;
				output Q0_FDDFEDATA0 = CELL5.OUT_F0;
				output Q0_FDDFEDATA1 = CELL4.OUT_Q7;
				output Q0_FDDFEDATA2 = CELL4.OUT_Q6;
				output Q0_FDDFEDATA3 = CELL4.OUT_Q5;
				output Q0_FDDFEDATA4 = CELL4.OUT_Q4;
				output Q0_FDDFEDATA5 = CELL4.OUT_Q3;
				output Q0_FDDFEDATA6 = CELL4.OUT_Q2;
				output Q0_FDDFEDATA7 = CELL4.OUT_Q1;
				output Q0_FDDFEDATA8 = CELL4.OUT_Q0;
				output Q0_FDDFEDATA9 = CELL4.OUT_F7;
				output Q0_FDDFEERR0 = CELL5.OUT_Q2;
				output Q0_FDDFEERR1 = CELL5.OUT_Q1;
				output Q0_FDDFEERR2 = CELL5.OUT_Q0;
				output Q0_FDDFEERR3 = CELL5.OUT_F7;
				output Q0_FDDFEERR4 = CELL5.OUT_F6;
				output Q0_FDDFEERR5 = CELL5.OUT_F5;
				output Q0_FDDFEERR6 = CELL5.OUT_F4;
				output Q0_FDDFEERR7 = CELL5.OUT_F3;
				output Q0_FDDFEERR8 = CELL5.OUT_F2;
				output Q0_FDDFEERR9 = CELL5.OUT_F1;
				input Q0_FIGRPFBRRCLK0 = CELL14.IMUX_CLK1_DELAY;
				input Q0_FIGRPFBRRCLK1 = CELL14.IMUX_CLK0_DELAY;
				input Q0_FIGRPFBTWCLK0 = CELL15.IMUX_CLK1_DELAY;
				input Q0_FIGRPFBTWCLK1 = CELL15.IMUX_CLK0_DELAY;
				input Q0_FIRXTESTCLK = CELL16.IMUX_CLK1_DELAY;
				input Q0_FISYNCCLK = CELL16.IMUX_CLK0_DELAY;
				input Q0_FITMRCLK = CELL1.IMUX_CLK0_DELAY;
				input Q0_FITXTESTCLK = CELL17.IMUX_CLK1_DELAY;
				output Q0_FOREFCLK2FPGA = CELL4.OUT_F2;
				output Q0_HSPLLLOL = CELL3.OUT_F0;
				input Q0_HSPLLPWRUP = CELL1.IMUX_A2;
				input Q0_HSPLLREFCLKI = CELL7.IMUX_CLK0_DELAY;
				input Q0_HSPLLRST = CELL2.IMUX_LSR1;
				output Q0_LSPLLLOL = CELL3.OUT_F1;
				input Q0_LSPLLPWRUP = CELL1.IMUX_A3;
				input Q0_LSPLLREFCLKI = CELL7.IMUX_CLK1_DELAY;
				input Q0_LSPLLRST = CELL2.IMUX_LSR0;
				input Q1CH0_FCALIGNEN = CELL110.IMUX_B7;
				input Q1CH0_FCCDRFORCEDLOCK = CELL94.IMUX_A7;
				input Q1CH0_FCDFERDEN = CELL104.IMUX_CE0;
				input Q1CH0_FCDFEUPD = CELL103.IMUX_CE0;
				input Q1CH0_FCLDRTXEN = CELL110.IMUX_A7;
				input Q1CH0_FCLSMEN = CELL95.IMUX_D5;
				input Q1CH0_FCPCIEDETEN = CELL95.IMUX_B5;
				input Q1CH0_FCPCSRXRST = CELL98.IMUX_LSR1;
				input Q1CH0_FCPCSTXRST = CELL101.IMUX_LSR1;
				input Q1CH0_FCPIPEPHYRESETN = CELL104.IMUX_LSR1;
				input Q1CH0_FCPLLLOL = CELL94.IMUX_A3;
				input Q1CH0_FCRATE0 = CELL110.IMUX_B1;
				input Q1CH0_FCRATE1 = CELL109.IMUX_A4;
				input Q1CH0_FCRATE2 = CELL109.IMUX_A5;
				input Q1CH0_FCRRST = CELL96.IMUX_LSR1;
				input Q1CH0_FCRXPOLARITY = CELL95.IMUX_C7;
				input Q1CH0_FCRXPWRUP = CELL110.IMUX_D6;
				input Q1CH0_FCTMRSTART = CELL107.IMUX_A1;
				input Q1CH0_FCTMRSTOP = CELL106.IMUX_A5;
				input Q1CH0_FCTRST = CELL94.IMUX_LSR1;
				input Q1CH0_FCTXMARGIN0 = CELL94.IMUX_C5;
				input Q1CH0_FCTXMARGIN1 = CELL94.IMUX_C6;
				input Q1CH0_FCTXMARGIN2 = CELL94.IMUX_C7;
				input Q1CH0_FCTXPWRUP = CELL110.IMUX_C6;
				input Q1CH0_FCWORDALGNEN = CELL95.IMUX_C3;
				output Q1CH0_FDLDRRX = CELL107.OUT_F7;
				input Q1CH0_FDLDRTX = CELL94.IMUX_B5;
				output Q1CH0_FDRX0 = CELL93.OUT_Q0;
				output Q1CH0_FDRX1 = CELL93.OUT_Q1;
				output Q1CH0_FDRX10 = CELL93.OUT_F2;
				output Q1CH0_FDRX11 = CELL93.OUT_F3;
				output Q1CH0_FDRX12 = CELL93.OUT_F4;
				output Q1CH0_FDRX13 = CELL93.OUT_F5;
				output Q1CH0_FDRX14 = CELL93.OUT_F6;
				output Q1CH0_FDRX15 = CELL93.OUT_F7;
				output Q1CH0_FDRX16 = CELL94.OUT_Q0;
				output Q1CH0_FDRX17 = CELL94.OUT_Q1;
				output Q1CH0_FDRX18 = CELL94.OUT_Q2;
				output Q1CH0_FDRX19 = CELL94.OUT_Q3;
				output Q1CH0_FDRX2 = CELL93.OUT_Q2;
				output Q1CH0_FDRX20 = CELL94.OUT_Q4;
				output Q1CH0_FDRX21 = CELL94.OUT_Q5;
				output Q1CH0_FDRX22 = CELL94.OUT_Q6;
				output Q1CH0_FDRX23 = CELL94.OUT_Q7;
				output Q1CH0_FDRX24 = CELL94.OUT_F0;
				output Q1CH0_FDRX25 = CELL94.OUT_F1;
				output Q1CH0_FDRX26 = CELL94.OUT_F2;
				output Q1CH0_FDRX27 = CELL94.OUT_F3;
				output Q1CH0_FDRX28 = CELL94.OUT_F4;
				output Q1CH0_FDRX29 = CELL94.OUT_F5;
				output Q1CH0_FDRX3 = CELL93.OUT_Q3;
				output Q1CH0_FDRX30 = CELL94.OUT_F6;
				output Q1CH0_FDRX31 = CELL94.OUT_F7;
				output Q1CH0_FDRX32 = CELL95.OUT_Q0;
				output Q1CH0_FDRX33 = CELL95.OUT_Q1;
				output Q1CH0_FDRX34 = CELL95.OUT_Q2;
				output Q1CH0_FDRX35 = CELL95.OUT_Q3;
				output Q1CH0_FDRX36 = CELL95.OUT_Q4;
				output Q1CH0_FDRX37 = CELL95.OUT_Q5;
				output Q1CH0_FDRX38 = CELL95.OUT_Q6;
				output Q1CH0_FDRX39 = CELL95.OUT_Q7;
				output Q1CH0_FDRX4 = CELL93.OUT_Q4;
				output Q1CH0_FDRX40 = CELL95.OUT_F0;
				output Q1CH0_FDRX41 = CELL95.OUT_F1;
				output Q1CH0_FDRX42 = CELL95.OUT_F2;
				output Q1CH0_FDRX43 = CELL95.OUT_F3;
				output Q1CH0_FDRX44 = CELL95.OUT_F4;
				output Q1CH0_FDRX45 = CELL95.OUT_F5;
				output Q1CH0_FDRX46 = CELL95.OUT_F6;
				output Q1CH0_FDRX47 = CELL95.OUT_F7;
				output Q1CH0_FDRX5 = CELL93.OUT_Q5;
				output Q1CH0_FDRX6 = CELL93.OUT_Q6;
				output Q1CH0_FDRX7 = CELL93.OUT_Q7;
				output Q1CH0_FDRX8 = CELL93.OUT_F0;
				output Q1CH0_FDRX9 = CELL93.OUT_F1;
				input Q1CH0_FDTX0 = CELL95.IMUX_B6;
				input Q1CH0_FDTX1 = CELL95.IMUX_B7;
				input Q1CH0_FDTX10 = CELL96.IMUX_D4;
				input Q1CH0_FDTX11 = CELL96.IMUX_D5;
				input Q1CH0_FDTX12 = CELL96.IMUX_D6;
				input Q1CH0_FDTX13 = CELL96.IMUX_D7;
				input Q1CH0_FDTX14 = CELL96.IMUX_C2;
				input Q1CH0_FDTX15 = CELL96.IMUX_C3;
				input Q1CH0_FDTX16 = CELL96.IMUX_C4;
				input Q1CH0_FDTX17 = CELL96.IMUX_C5;
				input Q1CH0_FDTX18 = CELL96.IMUX_C6;
				input Q1CH0_FDTX19 = CELL96.IMUX_C7;
				input Q1CH0_FDTX2 = CELL95.IMUX_A2;
				input Q1CH0_FDTX20 = CELL96.IMUX_B2;
				input Q1CH0_FDTX21 = CELL96.IMUX_B3;
				input Q1CH0_FDTX22 = CELL96.IMUX_B4;
				input Q1CH0_FDTX23 = CELL96.IMUX_B5;
				input Q1CH0_FDTX24 = CELL96.IMUX_B6;
				input Q1CH0_FDTX25 = CELL96.IMUX_B7;
				input Q1CH0_FDTX26 = CELL96.IMUX_A2;
				input Q1CH0_FDTX27 = CELL96.IMUX_A3;
				input Q1CH0_FDTX28 = CELL96.IMUX_A4;
				input Q1CH0_FDTX29 = CELL96.IMUX_A5;
				input Q1CH0_FDTX3 = CELL95.IMUX_A3;
				input Q1CH0_FDTX30 = CELL96.IMUX_A6;
				input Q1CH0_FDTX31 = CELL96.IMUX_A7;
				input Q1CH0_FDTX32 = CELL97.IMUX_D2;
				input Q1CH0_FDTX33 = CELL97.IMUX_D3;
				input Q1CH0_FDTX34 = CELL97.IMUX_D4;
				input Q1CH0_FDTX35 = CELL97.IMUX_D5;
				input Q1CH0_FDTX36 = CELL97.IMUX_D6;
				input Q1CH0_FDTX37 = CELL97.IMUX_D7;
				input Q1CH0_FDTX38 = CELL97.IMUX_C2;
				input Q1CH0_FDTX39 = CELL97.IMUX_C3;
				input Q1CH0_FDTX4 = CELL95.IMUX_A4;
				input Q1CH0_FDTX40 = CELL97.IMUX_C4;
				input Q1CH0_FDTX41 = CELL97.IMUX_C5;
				input Q1CH0_FDTX42 = CELL97.IMUX_C6;
				input Q1CH0_FDTX43 = CELL97.IMUX_C7;
				input Q1CH0_FDTX44 = CELL97.IMUX_B2;
				input Q1CH0_FDTX45 = CELL97.IMUX_B3;
				input Q1CH0_FDTX46 = CELL97.IMUX_B4;
				input Q1CH0_FDTX47 = CELL97.IMUX_B5;
				input Q1CH0_FDTX48 = CELL97.IMUX_B6;
				input Q1CH0_FDTX49 = CELL97.IMUX_B7;
				input Q1CH0_FDTX5 = CELL95.IMUX_A5;
				input Q1CH0_FDTX6 = CELL95.IMUX_A6;
				input Q1CH0_FDTX7 = CELL95.IMUX_A7;
				input Q1CH0_FDTX8 = CELL96.IMUX_D2;
				input Q1CH0_FDTX9 = CELL96.IMUX_D3;
				input Q1CH0_FIRCLK = CELL100.IMUX_CLK1_DELAY;
				input Q1CH0_FIREFRXCLK = CELL102.IMUX_CLK1_DELAY;
				input Q1CH0_FITCLK = CELL98.IMUX_CLK0_DELAY;
				input Q1CH0_FITMRSTARTCLK = CELL109.IMUX_CLK0_DELAY;
				input Q1CH0_FITMRSTOPCLK = CELL107.IMUX_CLK0_DELAY;
				output Q1CH0_FSCCOVERRUN = CELL109.OUT_Q1;
				output Q1CH0_FSCCUNDERRUN = CELL108.OUT_F5;
				output Q1CH0_FSDFEVLD = CELL105.OUT_Q6;
				output Q1CH0_FSLSM = CELL109.OUT_F1;
				output Q1CH0_FSPCIECON = CELL110.OUT_Q1;
				output Q1CH0_FSPCIEDONE = CELL109.OUT_F5;
				output Q1CH0_FSRCDONE = CELL106.OUT_F6;
				output Q1CH0_FSRLOL = CELL108.OUT_Q5;
				output Q1CH0_FSRLOS = CELL109.OUT_Q5;
				output Q1CH0_FSSKPADDED = CELL107.OUT_F3;
				output Q1CH0_FSSKPDELETED = CELL107.OUT_Q7;
				input Q1CH1_FCALIGNEN = CELL110.IMUX_B6;
				input Q1CH1_FCCDRFORCEDLOCK = CELL94.IMUX_A6;
				input Q1CH1_FCDFERDEN = CELL103.IMUX_CE3;
				input Q1CH1_FCDFEUPD = CELL102.IMUX_CE3;
				input Q1CH1_FCLDRTXEN = CELL110.IMUX_A6;
				input Q1CH1_FCLSMEN = CELL95.IMUX_D4;
				input Q1CH1_FCPCIEDETEN = CELL95.IMUX_B4;
				input Q1CH1_FCPCSRXRST = CELL98.IMUX_LSR0;
				input Q1CH1_FCPCSTXRST = CELL101.IMUX_LSR0;
				input Q1CH1_FCPIPEPHYRESETN = CELL104.IMUX_LSR0;
				input Q1CH1_FCPLLLOL = CELL94.IMUX_A2;
				input Q1CH1_FCRATE0 = CELL109.IMUX_B6;
				input Q1CH1_FCRATE1 = CELL109.IMUX_B7;
				input Q1CH1_FCRATE2 = CELL110.IMUX_B0;
				input Q1CH1_FCRRST = CELL96.IMUX_LSR0;
				input Q1CH1_FCRXPOLARITY = CELL95.IMUX_C6;
				input Q1CH1_FCRXPWRUP = CELL110.IMUX_D5;
				input Q1CH1_FCTMRSTART = CELL107.IMUX_A0;
				input Q1CH1_FCTMRSTOP = CELL106.IMUX_A4;
				input Q1CH1_FCTRST = CELL94.IMUX_LSR0;
				input Q1CH1_FCTXMARGIN0 = CELL94.IMUX_C2;
				input Q1CH1_FCTXMARGIN1 = CELL94.IMUX_C3;
				input Q1CH1_FCTXMARGIN2 = CELL94.IMUX_C4;
				input Q1CH1_FCTXPWRUP = CELL110.IMUX_C5;
				input Q1CH1_FCWORDALGNEN = CELL95.IMUX_C2;
				output Q1CH1_FDLDRRX = CELL107.OUT_F6;
				input Q1CH1_FDLDRTX = CELL94.IMUX_B4;
				output Q1CH1_FDRX0 = CELL96.OUT_Q0;
				output Q1CH1_FDRX1 = CELL96.OUT_Q1;
				output Q1CH1_FDRX10 = CELL96.OUT_F2;
				output Q1CH1_FDRX11 = CELL96.OUT_F3;
				output Q1CH1_FDRX12 = CELL96.OUT_F4;
				output Q1CH1_FDRX13 = CELL96.OUT_F5;
				output Q1CH1_FDRX14 = CELL96.OUT_F6;
				output Q1CH1_FDRX15 = CELL96.OUT_F7;
				output Q1CH1_FDRX16 = CELL97.OUT_Q0;
				output Q1CH1_FDRX17 = CELL97.OUT_Q1;
				output Q1CH1_FDRX18 = CELL97.OUT_Q2;
				output Q1CH1_FDRX19 = CELL97.OUT_Q3;
				output Q1CH1_FDRX2 = CELL96.OUT_Q2;
				output Q1CH1_FDRX20 = CELL97.OUT_Q4;
				output Q1CH1_FDRX21 = CELL97.OUT_Q5;
				output Q1CH1_FDRX22 = CELL97.OUT_Q6;
				output Q1CH1_FDRX23 = CELL97.OUT_Q7;
				output Q1CH1_FDRX24 = CELL97.OUT_F0;
				output Q1CH1_FDRX25 = CELL97.OUT_F1;
				output Q1CH1_FDRX26 = CELL97.OUT_F2;
				output Q1CH1_FDRX27 = CELL97.OUT_F3;
				output Q1CH1_FDRX28 = CELL97.OUT_F4;
				output Q1CH1_FDRX29 = CELL97.OUT_F5;
				output Q1CH1_FDRX3 = CELL96.OUT_Q3;
				output Q1CH1_FDRX30 = CELL97.OUT_F6;
				output Q1CH1_FDRX31 = CELL97.OUT_F7;
				output Q1CH1_FDRX32 = CELL98.OUT_Q0;
				output Q1CH1_FDRX33 = CELL98.OUT_Q1;
				output Q1CH1_FDRX34 = CELL98.OUT_Q2;
				output Q1CH1_FDRX35 = CELL98.OUT_Q3;
				output Q1CH1_FDRX36 = CELL98.OUT_Q4;
				output Q1CH1_FDRX37 = CELL98.OUT_Q5;
				output Q1CH1_FDRX38 = CELL98.OUT_Q6;
				output Q1CH1_FDRX39 = CELL98.OUT_Q7;
				output Q1CH1_FDRX4 = CELL96.OUT_Q4;
				output Q1CH1_FDRX40 = CELL98.OUT_F0;
				output Q1CH1_FDRX41 = CELL98.OUT_F1;
				output Q1CH1_FDRX42 = CELL98.OUT_F2;
				output Q1CH1_FDRX43 = CELL98.OUT_F3;
				output Q1CH1_FDRX44 = CELL98.OUT_F4;
				output Q1CH1_FDRX45 = CELL98.OUT_F5;
				output Q1CH1_FDRX46 = CELL98.OUT_F6;
				output Q1CH1_FDRX47 = CELL98.OUT_F7;
				output Q1CH1_FDRX5 = CELL96.OUT_Q5;
				output Q1CH1_FDRX6 = CELL96.OUT_Q6;
				output Q1CH1_FDRX7 = CELL96.OUT_Q7;
				output Q1CH1_FDRX8 = CELL96.OUT_F0;
				output Q1CH1_FDRX9 = CELL96.OUT_F1;
				input Q1CH1_FDTX0 = CELL97.IMUX_A2;
				input Q1CH1_FDTX1 = CELL97.IMUX_A3;
				input Q1CH1_FDTX10 = CELL98.IMUX_D6;
				input Q1CH1_FDTX11 = CELL98.IMUX_D7;
				input Q1CH1_FDTX12 = CELL98.IMUX_C2;
				input Q1CH1_FDTX13 = CELL98.IMUX_C3;
				input Q1CH1_FDTX14 = CELL98.IMUX_C4;
				input Q1CH1_FDTX15 = CELL98.IMUX_C5;
				input Q1CH1_FDTX16 = CELL98.IMUX_C6;
				input Q1CH1_FDTX17 = CELL98.IMUX_C7;
				input Q1CH1_FDTX18 = CELL98.IMUX_B2;
				input Q1CH1_FDTX19 = CELL98.IMUX_B3;
				input Q1CH1_FDTX2 = CELL97.IMUX_A4;
				input Q1CH1_FDTX20 = CELL98.IMUX_B4;
				input Q1CH1_FDTX21 = CELL98.IMUX_B5;
				input Q1CH1_FDTX22 = CELL98.IMUX_B6;
				input Q1CH1_FDTX23 = CELL98.IMUX_B7;
				input Q1CH1_FDTX24 = CELL98.IMUX_A2;
				input Q1CH1_FDTX25 = CELL98.IMUX_A3;
				input Q1CH1_FDTX26 = CELL98.IMUX_A4;
				input Q1CH1_FDTX27 = CELL98.IMUX_A5;
				input Q1CH1_FDTX28 = CELL98.IMUX_A6;
				input Q1CH1_FDTX29 = CELL98.IMUX_A7;
				input Q1CH1_FDTX3 = CELL97.IMUX_A5;
				input Q1CH1_FDTX30 = CELL99.IMUX_D4;
				input Q1CH1_FDTX31 = CELL99.IMUX_D5;
				input Q1CH1_FDTX32 = CELL99.IMUX_D6;
				input Q1CH1_FDTX33 = CELL99.IMUX_D7;
				input Q1CH1_FDTX34 = CELL100.IMUX_D0;
				input Q1CH1_FDTX35 = CELL100.IMUX_D1;
				input Q1CH1_FDTX36 = CELL99.IMUX_C4;
				input Q1CH1_FDTX37 = CELL99.IMUX_C5;
				input Q1CH1_FDTX38 = CELL99.IMUX_C6;
				input Q1CH1_FDTX39 = CELL99.IMUX_C7;
				input Q1CH1_FDTX4 = CELL97.IMUX_A6;
				input Q1CH1_FDTX40 = CELL100.IMUX_C0;
				input Q1CH1_FDTX41 = CELL100.IMUX_C1;
				input Q1CH1_FDTX42 = CELL99.IMUX_B4;
				input Q1CH1_FDTX43 = CELL99.IMUX_B5;
				input Q1CH1_FDTX44 = CELL99.IMUX_B6;
				input Q1CH1_FDTX45 = CELL99.IMUX_B7;
				input Q1CH1_FDTX46 = CELL100.IMUX_B0;
				input Q1CH1_FDTX47 = CELL100.IMUX_B1;
				input Q1CH1_FDTX48 = CELL99.IMUX_A4;
				input Q1CH1_FDTX49 = CELL99.IMUX_A5;
				input Q1CH1_FDTX5 = CELL97.IMUX_A7;
				input Q1CH1_FDTX6 = CELL98.IMUX_D2;
				input Q1CH1_FDTX7 = CELL98.IMUX_D3;
				input Q1CH1_FDTX8 = CELL98.IMUX_D4;
				input Q1CH1_FDTX9 = CELL98.IMUX_D5;
				input Q1CH1_FIRCLK = CELL100.IMUX_CLK0_DELAY;
				input Q1CH1_FIREFRXCLK = CELL102.IMUX_CLK0_DELAY;
				input Q1CH1_FITCLK = CELL98.IMUX_CLK1_DELAY;
				input Q1CH1_FITMRSTARTCLK = CELL108.IMUX_CLK1_DELAY;
				input Q1CH1_FITMRSTOPCLK = CELL106.IMUX_CLK1_DELAY;
				output Q1CH1_FSCCOVERRUN = CELL109.OUT_Q0;
				output Q1CH1_FSCCUNDERRUN = CELL108.OUT_F4;
				output Q1CH1_FSDFEVLD = CELL105.OUT_Q5;
				output Q1CH1_FSLSM = CELL109.OUT_F0;
				output Q1CH1_FSPCIECON = CELL110.OUT_Q0;
				output Q1CH1_FSPCIEDONE = CELL109.OUT_F4;
				output Q1CH1_FSRCDONE = CELL106.OUT_F5;
				output Q1CH1_FSRLOL = CELL108.OUT_Q4;
				output Q1CH1_FSRLOS = CELL109.OUT_Q4;
				output Q1CH1_FSSKPADDED = CELL107.OUT_F2;
				output Q1CH1_FSSKPDELETED = CELL107.OUT_Q6;
				input Q1CH2_FCALIGNEN = CELL110.IMUX_B5;
				input Q1CH2_FCCDRFORCEDLOCK = CELL94.IMUX_A5;
				input Q1CH2_FCDFERDEN = CELL103.IMUX_CE2;
				input Q1CH2_FCDFEUPD = CELL102.IMUX_CE2;
				input Q1CH2_FCLDRTXEN = CELL110.IMUX_A5;
				input Q1CH2_FCLSMEN = CELL95.IMUX_D3;
				input Q1CH2_FCPCIEDETEN = CELL95.IMUX_B3;
				input Q1CH2_FCPCSRXRST = CELL97.IMUX_LSR1;
				input Q1CH2_FCPCSTXRST = CELL100.IMUX_LSR1;
				input Q1CH2_FCPIPEPHYRESETN = CELL103.IMUX_LSR1;
				input Q1CH2_FCPLLLOL = CELL94.IMUX_B7;
				input Q1CH2_FCRATE0 = CELL110.IMUX_C1;
				input Q1CH2_FCRATE1 = CELL109.IMUX_B4;
				input Q1CH2_FCRATE2 = CELL109.IMUX_B5;
				input Q1CH2_FCRRST = CELL95.IMUX_LSR1;
				input Q1CH2_FCRXPOLARITY = CELL95.IMUX_C5;
				input Q1CH2_FCRXPWRUP = CELL110.IMUX_D4;
				input Q1CH2_FCTMRSTART = CELL106.IMUX_A7;
				input Q1CH2_FCTMRSTOP = CELL107.IMUX_B1;
				input Q1CH2_FCTRST = CELL110.IMUX_LSR1;
				input Q1CH2_FCTXMARGIN0 = CELL94.IMUX_D5;
				input Q1CH2_FCTXMARGIN1 = CELL94.IMUX_D6;
				input Q1CH2_FCTXMARGIN2 = CELL94.IMUX_D7;
				input Q1CH2_FCTXPWRUP = CELL110.IMUX_C4;
				input Q1CH2_FCWORDALGNEN = CELL95.IMUX_D7;
				output Q1CH2_FDLDRRX = CELL107.OUT_F5;
				input Q1CH2_FDLDRTX = CELL94.IMUX_B3;
				output Q1CH2_FDRX0 = CELL99.OUT_Q2;
				output Q1CH2_FDRX1 = CELL99.OUT_Q3;
				output Q1CH2_FDRX10 = CELL99.OUT_F4;
				output Q1CH2_FDRX11 = CELL99.OUT_F5;
				output Q1CH2_FDRX12 = CELL99.OUT_F6;
				output Q1CH2_FDRX13 = CELL99.OUT_F7;
				output Q1CH2_FDRX14 = CELL100.OUT_F0;
				output Q1CH2_FDRX15 = CELL100.OUT_F1;
				output Q1CH2_FDRX16 = CELL100.OUT_Q2;
				output Q1CH2_FDRX17 = CELL100.OUT_Q3;
				output Q1CH2_FDRX18 = CELL100.OUT_Q4;
				output Q1CH2_FDRX19 = CELL100.OUT_Q5;
				output Q1CH2_FDRX2 = CELL99.OUT_Q4;
				output Q1CH2_FDRX20 = CELL100.OUT_Q6;
				output Q1CH2_FDRX21 = CELL100.OUT_Q7;
				output Q1CH2_FDRX22 = CELL101.OUT_Q0;
				output Q1CH2_FDRX23 = CELL101.OUT_Q1;
				output Q1CH2_FDRX24 = CELL100.OUT_F2;
				output Q1CH2_FDRX25 = CELL100.OUT_F3;
				output Q1CH2_FDRX26 = CELL100.OUT_F4;
				output Q1CH2_FDRX27 = CELL100.OUT_F5;
				output Q1CH2_FDRX28 = CELL100.OUT_F6;
				output Q1CH2_FDRX29 = CELL100.OUT_F7;
				output Q1CH2_FDRX3 = CELL99.OUT_Q5;
				output Q1CH2_FDRX30 = CELL101.OUT_F0;
				output Q1CH2_FDRX31 = CELL101.OUT_F1;
				output Q1CH2_FDRX32 = CELL101.OUT_Q2;
				output Q1CH2_FDRX33 = CELL101.OUT_Q3;
				output Q1CH2_FDRX34 = CELL101.OUT_Q4;
				output Q1CH2_FDRX35 = CELL101.OUT_Q5;
				output Q1CH2_FDRX36 = CELL101.OUT_Q6;
				output Q1CH2_FDRX37 = CELL101.OUT_Q7;
				output Q1CH2_FDRX38 = CELL102.OUT_Q0;
				output Q1CH2_FDRX39 = CELL102.OUT_Q1;
				output Q1CH2_FDRX4 = CELL99.OUT_Q6;
				output Q1CH2_FDRX40 = CELL101.OUT_F2;
				output Q1CH2_FDRX41 = CELL101.OUT_F3;
				output Q1CH2_FDRX42 = CELL101.OUT_F4;
				output Q1CH2_FDRX43 = CELL101.OUT_F5;
				output Q1CH2_FDRX44 = CELL101.OUT_F6;
				output Q1CH2_FDRX45 = CELL101.OUT_F7;
				output Q1CH2_FDRX46 = CELL102.OUT_F0;
				output Q1CH2_FDRX47 = CELL102.OUT_F1;
				output Q1CH2_FDRX5 = CELL99.OUT_Q7;
				output Q1CH2_FDRX6 = CELL100.OUT_Q0;
				output Q1CH2_FDRX7 = CELL100.OUT_Q1;
				output Q1CH2_FDRX8 = CELL99.OUT_F2;
				output Q1CH2_FDRX9 = CELL99.OUT_F3;
				input Q1CH2_FDTX0 = CELL99.IMUX_A6;
				input Q1CH2_FDTX1 = CELL99.IMUX_A7;
				input Q1CH2_FDTX10 = CELL100.IMUX_C4;
				input Q1CH2_FDTX11 = CELL100.IMUX_C5;
				input Q1CH2_FDTX12 = CELL100.IMUX_C6;
				input Q1CH2_FDTX13 = CELL100.IMUX_C7;
				input Q1CH2_FDTX14 = CELL101.IMUX_C0;
				input Q1CH2_FDTX15 = CELL101.IMUX_C1;
				input Q1CH2_FDTX16 = CELL100.IMUX_B4;
				input Q1CH2_FDTX17 = CELL100.IMUX_B5;
				input Q1CH2_FDTX18 = CELL100.IMUX_B6;
				input Q1CH2_FDTX19 = CELL100.IMUX_B7;
				input Q1CH2_FDTX2 = CELL100.IMUX_A0;
				input Q1CH2_FDTX20 = CELL101.IMUX_B0;
				input Q1CH2_FDTX21 = CELL101.IMUX_B1;
				input Q1CH2_FDTX22 = CELL100.IMUX_A4;
				input Q1CH2_FDTX23 = CELL100.IMUX_A5;
				input Q1CH2_FDTX24 = CELL100.IMUX_A6;
				input Q1CH2_FDTX25 = CELL100.IMUX_A7;
				input Q1CH2_FDTX26 = CELL101.IMUX_A0;
				input Q1CH2_FDTX27 = CELL101.IMUX_A1;
				input Q1CH2_FDTX28 = CELL101.IMUX_D4;
				input Q1CH2_FDTX29 = CELL101.IMUX_D5;
				input Q1CH2_FDTX3 = CELL100.IMUX_A1;
				input Q1CH2_FDTX30 = CELL101.IMUX_D6;
				input Q1CH2_FDTX31 = CELL101.IMUX_D7;
				input Q1CH2_FDTX32 = CELL102.IMUX_D0;
				input Q1CH2_FDTX33 = CELL102.IMUX_D1;
				input Q1CH2_FDTX34 = CELL101.IMUX_C4;
				input Q1CH2_FDTX35 = CELL101.IMUX_C5;
				input Q1CH2_FDTX36 = CELL101.IMUX_C6;
				input Q1CH2_FDTX37 = CELL101.IMUX_C7;
				input Q1CH2_FDTX38 = CELL102.IMUX_C0;
				input Q1CH2_FDTX39 = CELL102.IMUX_C1;
				input Q1CH2_FDTX4 = CELL100.IMUX_D4;
				input Q1CH2_FDTX40 = CELL101.IMUX_B4;
				input Q1CH2_FDTX41 = CELL101.IMUX_B5;
				input Q1CH2_FDTX42 = CELL101.IMUX_B6;
				input Q1CH2_FDTX43 = CELL101.IMUX_B7;
				input Q1CH2_FDTX44 = CELL102.IMUX_B0;
				input Q1CH2_FDTX45 = CELL102.IMUX_B1;
				input Q1CH2_FDTX46 = CELL101.IMUX_A4;
				input Q1CH2_FDTX47 = CELL101.IMUX_A5;
				input Q1CH2_FDTX48 = CELL101.IMUX_A6;
				input Q1CH2_FDTX49 = CELL101.IMUX_A7;
				input Q1CH2_FDTX5 = CELL100.IMUX_D5;
				input Q1CH2_FDTX6 = CELL100.IMUX_D6;
				input Q1CH2_FDTX7 = CELL100.IMUX_D7;
				input Q1CH2_FDTX8 = CELL101.IMUX_D0;
				input Q1CH2_FDTX9 = CELL101.IMUX_D1;
				input Q1CH2_FIRCLK = CELL99.IMUX_CLK1_DELAY;
				input Q1CH2_FIREFRXCLK = CELL101.IMUX_CLK1_DELAY;
				input Q1CH2_FITCLK = CELL97.IMUX_CLK0_DELAY;
				input Q1CH2_FITMRSTARTCLK = CELL108.IMUX_CLK0_DELAY;
				input Q1CH2_FITMRSTOPCLK = CELL106.IMUX_CLK0_DELAY;
				output Q1CH2_FSCCOVERRUN = CELL108.OUT_Q7;
				output Q1CH2_FSCCUNDERRUN = CELL108.OUT_F3;
				output Q1CH2_FSDFEVLD = CELL105.OUT_Q4;
				output Q1CH2_FSLSM = CELL108.OUT_F7;
				output Q1CH2_FSPCIECON = CELL109.OUT_Q7;
				output Q1CH2_FSPCIEDONE = CELL109.OUT_F3;
				output Q1CH2_FSRCDONE = CELL106.OUT_F4;
				output Q1CH2_FSRLOL = CELL108.OUT_Q3;
				output Q1CH2_FSRLOS = CELL109.OUT_Q3;
				output Q1CH2_FSSKPADDED = CELL108.OUT_Q1;
				output Q1CH2_FSSKPDELETED = CELL107.OUT_Q5;
				input Q1CH3_FCALIGNEN = CELL110.IMUX_B4;
				input Q1CH3_FCCDRFORCEDLOCK = CELL94.IMUX_A4;
				input Q1CH3_FCDFERDEN = CELL103.IMUX_CE1;
				input Q1CH3_FCDFEUPD = CELL102.IMUX_CE1;
				input Q1CH3_FCLDRTXEN = CELL110.IMUX_A4;
				input Q1CH3_FCLSMEN = CELL95.IMUX_D2;
				input Q1CH3_FCPCIEDETEN = CELL95.IMUX_B2;
				input Q1CH3_FCPCSRXRST = CELL97.IMUX_LSR0;
				input Q1CH3_FCPCSTXRST = CELL100.IMUX_LSR0;
				input Q1CH3_FCPIPEPHYRESETN = CELL103.IMUX_LSR0;
				input Q1CH3_FCPLLLOL = CELL94.IMUX_B6;
				input Q1CH3_FCRATE0 = CELL109.IMUX_C6;
				input Q1CH3_FCRATE1 = CELL109.IMUX_C7;
				input Q1CH3_FCRATE2 = CELL110.IMUX_C0;
				input Q1CH3_FCRRST = CELL95.IMUX_LSR0;
				input Q1CH3_FCRXPOLARITY = CELL95.IMUX_C4;
				input Q1CH3_FCRXPWRUP = CELL110.IMUX_A1;
				input Q1CH3_FCTMRSTART = CELL106.IMUX_A6;
				input Q1CH3_FCTMRSTOP = CELL107.IMUX_B0;
				input Q1CH3_FCTRST = CELL110.IMUX_LSR0;
				input Q1CH3_FCTXMARGIN0 = CELL94.IMUX_D2;
				input Q1CH3_FCTXMARGIN1 = CELL94.IMUX_D3;
				input Q1CH3_FCTXMARGIN2 = CELL94.IMUX_D4;
				input Q1CH3_FCTXPWRUP = CELL110.IMUX_D7;
				input Q1CH3_FCWORDALGNEN = CELL95.IMUX_D6;
				output Q1CH3_FDLDRRX = CELL107.OUT_F4;
				input Q1CH3_FDLDRTX = CELL94.IMUX_B2;
				output Q1CH3_FDRX0 = CELL102.OUT_Q2;
				output Q1CH3_FDRX1 = CELL102.OUT_Q3;
				output Q1CH3_FDRX10 = CELL102.OUT_F4;
				output Q1CH3_FDRX11 = CELL102.OUT_F5;
				output Q1CH3_FDRX12 = CELL102.OUT_F6;
				output Q1CH3_FDRX13 = CELL102.OUT_F7;
				output Q1CH3_FDRX14 = CELL103.OUT_F0;
				output Q1CH3_FDRX15 = CELL103.OUT_F1;
				output Q1CH3_FDRX16 = CELL103.OUT_Q2;
				output Q1CH3_FDRX17 = CELL103.OUT_Q3;
				output Q1CH3_FDRX18 = CELL103.OUT_Q4;
				output Q1CH3_FDRX19 = CELL103.OUT_Q5;
				output Q1CH3_FDRX2 = CELL102.OUT_Q4;
				output Q1CH3_FDRX20 = CELL103.OUT_Q6;
				output Q1CH3_FDRX21 = CELL103.OUT_Q7;
				output Q1CH3_FDRX22 = CELL104.OUT_Q0;
				output Q1CH3_FDRX23 = CELL104.OUT_Q1;
				output Q1CH3_FDRX24 = CELL103.OUT_F2;
				output Q1CH3_FDRX25 = CELL103.OUT_F3;
				output Q1CH3_FDRX26 = CELL103.OUT_F4;
				output Q1CH3_FDRX27 = CELL103.OUT_F5;
				output Q1CH3_FDRX28 = CELL103.OUT_F6;
				output Q1CH3_FDRX29 = CELL103.OUT_F7;
				output Q1CH3_FDRX3 = CELL102.OUT_Q5;
				output Q1CH3_FDRX30 = CELL104.OUT_F0;
				output Q1CH3_FDRX31 = CELL104.OUT_F1;
				output Q1CH3_FDRX32 = CELL109.OUT_F6;
				output Q1CH3_FDRX33 = CELL109.OUT_F7;
				output Q1CH3_FDRX34 = CELL110.OUT_F0;
				output Q1CH3_FDRX35 = CELL110.OUT_F1;
				output Q1CH3_FDRX36 = CELL110.OUT_Q2;
				output Q1CH3_FDRX37 = CELL110.OUT_Q3;
				output Q1CH3_FDRX38 = CELL110.OUT_Q4;
				output Q1CH3_FDRX39 = CELL110.OUT_Q5;
				output Q1CH3_FDRX4 = CELL102.OUT_Q6;
				output Q1CH3_FDRX40 = CELL110.OUT_Q6;
				output Q1CH3_FDRX41 = CELL110.OUT_Q7;
				output Q1CH3_FDRX42 = CELL110.OUT_F2;
				output Q1CH3_FDRX43 = CELL110.OUT_F3;
				output Q1CH3_FDRX44 = CELL110.OUT_F4;
				output Q1CH3_FDRX45 = CELL110.OUT_F5;
				output Q1CH3_FDRX46 = CELL110.OUT_F6;
				output Q1CH3_FDRX47 = CELL110.OUT_F7;
				output Q1CH3_FDRX5 = CELL102.OUT_Q7;
				output Q1CH3_FDRX6 = CELL103.OUT_Q0;
				output Q1CH3_FDRX7 = CELL103.OUT_Q1;
				output Q1CH3_FDRX8 = CELL102.OUT_F2;
				output Q1CH3_FDRX9 = CELL102.OUT_F3;
				input Q1CH3_FDTX0 = CELL102.IMUX_A0;
				input Q1CH3_FDTX1 = CELL102.IMUX_A1;
				input Q1CH3_FDTX10 = CELL102.IMUX_C6;
				input Q1CH3_FDTX11 = CELL102.IMUX_C7;
				input Q1CH3_FDTX12 = CELL103.IMUX_C0;
				input Q1CH3_FDTX13 = CELL103.IMUX_C1;
				input Q1CH3_FDTX14 = CELL102.IMUX_B4;
				input Q1CH3_FDTX15 = CELL102.IMUX_B5;
				input Q1CH3_FDTX16 = CELL102.IMUX_B6;
				input Q1CH3_FDTX17 = CELL102.IMUX_B7;
				input Q1CH3_FDTX18 = CELL103.IMUX_B0;
				input Q1CH3_FDTX19 = CELL103.IMUX_B1;
				input Q1CH3_FDTX2 = CELL102.IMUX_D4;
				input Q1CH3_FDTX20 = CELL102.IMUX_A4;
				input Q1CH3_FDTX21 = CELL102.IMUX_A5;
				input Q1CH3_FDTX22 = CELL102.IMUX_A6;
				input Q1CH3_FDTX23 = CELL102.IMUX_A7;
				input Q1CH3_FDTX24 = CELL103.IMUX_A0;
				input Q1CH3_FDTX25 = CELL103.IMUX_A1;
				input Q1CH3_FDTX26 = CELL103.IMUX_D4;
				input Q1CH3_FDTX27 = CELL103.IMUX_D5;
				input Q1CH3_FDTX28 = CELL103.IMUX_D6;
				input Q1CH3_FDTX29 = CELL103.IMUX_D7;
				input Q1CH3_FDTX3 = CELL102.IMUX_D5;
				input Q1CH3_FDTX30 = CELL104.IMUX_D0;
				input Q1CH3_FDTX31 = CELL104.IMUX_D1;
				input Q1CH3_FDTX32 = CELL103.IMUX_C4;
				input Q1CH3_FDTX33 = CELL103.IMUX_C5;
				input Q1CH3_FDTX34 = CELL103.IMUX_C6;
				input Q1CH3_FDTX35 = CELL103.IMUX_C7;
				input Q1CH3_FDTX36 = CELL104.IMUX_C0;
				input Q1CH3_FDTX37 = CELL104.IMUX_C1;
				input Q1CH3_FDTX38 = CELL103.IMUX_B4;
				input Q1CH3_FDTX39 = CELL103.IMUX_B5;
				input Q1CH3_FDTX4 = CELL102.IMUX_D6;
				input Q1CH3_FDTX40 = CELL103.IMUX_B6;
				input Q1CH3_FDTX41 = CELL103.IMUX_B7;
				input Q1CH3_FDTX42 = CELL104.IMUX_B0;
				input Q1CH3_FDTX43 = CELL104.IMUX_B1;
				input Q1CH3_FDTX44 = CELL103.IMUX_A4;
				input Q1CH3_FDTX45 = CELL103.IMUX_A5;
				input Q1CH3_FDTX46 = CELL103.IMUX_A6;
				input Q1CH3_FDTX47 = CELL103.IMUX_A7;
				input Q1CH3_FDTX48 = CELL104.IMUX_A0;
				input Q1CH3_FDTX49 = CELL104.IMUX_A1;
				input Q1CH3_FDTX5 = CELL102.IMUX_D7;
				input Q1CH3_FDTX6 = CELL103.IMUX_D0;
				input Q1CH3_FDTX7 = CELL103.IMUX_D1;
				input Q1CH3_FDTX8 = CELL102.IMUX_C4;
				input Q1CH3_FDTX9 = CELL102.IMUX_C5;
				input Q1CH3_FIRCLK = CELL99.IMUX_CLK0_DELAY;
				input Q1CH3_FIREFRXCLK = CELL101.IMUX_CLK0_DELAY;
				input Q1CH3_FITCLK = CELL97.IMUX_CLK1_DELAY;
				input Q1CH3_FITMRSTARTCLK = CELL107.IMUX_CLK1_DELAY;
				input Q1CH3_FITMRSTOPCLK = CELL105.IMUX_CLK1_DELAY;
				output Q1CH3_FSCCOVERRUN = CELL108.OUT_Q6;
				output Q1CH3_FSCCUNDERRUN = CELL108.OUT_F2;
				output Q1CH3_FSDFEVLD = CELL105.OUT_Q3;
				output Q1CH3_FSLSM = CELL108.OUT_F6;
				output Q1CH3_FSPCIECON = CELL109.OUT_Q6;
				output Q1CH3_FSPCIEDONE = CELL109.OUT_F2;
				output Q1CH3_FSRCDONE = CELL106.OUT_F3;
				output Q1CH3_FSRLOL = CELL108.OUT_Q2;
				output Q1CH3_FSRLOS = CELL109.OUT_Q2;
				output Q1CH3_FSSKPADDED = CELL108.OUT_Q0;
				output Q1CH3_FSSKPDELETED = CELL107.OUT_Q4;
				input Q1D0_FCDERST = CELL102.IMUX_LSR1;
				output Q1D0_FSDE = CELL107.OUT_Q3;
				output Q1D0_FSDM = CELL107.OUT_F1;
				input Q1D1_FCDERST = CELL102.IMUX_LSR0;
				output Q1D1_FSDE = CELL107.OUT_Q2;
				output Q1D1_FSDM = CELL107.OUT_F0;
				input Q1EA0_CIRXFULL = CELL65.IMUX_A5;
				input Q1EA0_CIRXIGNOREPKT = CELL66.IMUX_A2;
				input Q1EA0_CITXDATA0 = CELL62.IMUX_D2;
				input Q1EA0_CITXDATA1 = CELL62.IMUX_D1;
				input Q1EA0_CITXDATA10 = CELL61.IMUX_B4;
				input Q1EA0_CITXDATA11 = CELL61.IMUX_B3;
				input Q1EA0_CITXDATA12 = CELL61.IMUX_B2;
				input Q1EA0_CITXDATA13 = CELL61.IMUX_B1;
				input Q1EA0_CITXDATA14 = CELL61.IMUX_B0;
				input Q1EA0_CITXDATA15 = CELL61.IMUX_C5;
				input Q1EA0_CITXDATA2 = CELL62.IMUX_D0;
				input Q1EA0_CITXDATA3 = CELL61.IMUX_A5;
				input Q1EA0_CITXDATA4 = CELL61.IMUX_A4;
				input Q1EA0_CITXDATA5 = CELL61.IMUX_A3;
				input Q1EA0_CITXDATA6 = CELL61.IMUX_A2;
				input Q1EA0_CITXDATA7 = CELL61.IMUX_A1;
				input Q1EA0_CITXDATA8 = CELL61.IMUX_A0;
				input Q1EA0_CITXDATA9 = CELL61.IMUX_B5;
				input Q1EA0_CITXDATAAVAIL = CELL62.IMUX_B4;
				input Q1EA0_CITXEMPTY = CELL63.IMUX_C2;
				input Q1EA0_CITXEOF = CELL59.IMUX_A4;
				input Q1EA0_CITXFIFOCTRL = CELL64.IMUX_B3;
				input Q1EA0_CITXFORCEERR = CELL64.IMUX_C3;
				input Q1EA0_CITXLASTBYTEVLD = CELL60.IMUX_D1;
				input Q1EA0_CITXPAUSREQ = CELL63.IMUX_A1;
				input Q1EA0_CITXPAUSTIM0 = CELL64.IMUX_B0;
				input Q1EA0_CITXPAUSTIM1 = CELL64.IMUX_D3;
				input Q1EA0_CITXPAUSTIM10 = CELL64.IMUX_C0;
				input Q1EA0_CITXPAUSTIM11 = CELL64.IMUX_C4;
				input Q1EA0_CITXPAUSTIM12 = CELL64.IMUX_C5;
				input Q1EA0_CITXPAUSTIM13 = CELL63.IMUX_A3;
				input Q1EA0_CITXPAUSTIM14 = CELL64.IMUX_B1;
				input Q1EA0_CITXPAUSTIM15 = CELL63.IMUX_A5;
				input Q1EA0_CITXPAUSTIM2 = CELL63.IMUX_B5;
				input Q1EA0_CITXPAUSTIM3 = CELL64.IMUX_D1;
				input Q1EA0_CITXPAUSTIM4 = CELL64.IMUX_C1;
				input Q1EA0_CITXPAUSTIM5 = CELL63.IMUX_A4;
				input Q1EA0_CITXPAUSTIM6 = CELL64.IMUX_D2;
				input Q1EA0_CITXPAUSTIM7 = CELL64.IMUX_D4;
				input Q1EA0_CITXPAUSTIM8 = CELL64.IMUX_C2;
				input Q1EA0_CITXPAUSTIM9 = CELL64.IMUX_D5;
				output Q1EA0_CORXDATA0 = CELL65.OUT_F5;
				output Q1EA0_CORXDATA1 = CELL66.OUT_Q2;
				output Q1EA0_CORXDATA10 = CELL65.OUT_Q1;
				output Q1EA0_CORXDATA11 = CELL65.OUT_Q3;
				output Q1EA0_CORXDATA12 = CELL65.OUT_Q7;
				output Q1EA0_CORXDATA13 = CELL65.OUT_Q0;
				output Q1EA0_CORXDATA14 = CELL64.OUT_Q4;
				output Q1EA0_CORXDATA15 = CELL65.OUT_Q2;
				output Q1EA0_CORXDATA2 = CELL65.OUT_F6;
				output Q1EA0_CORXDATA3 = CELL65.OUT_F4;
				output Q1EA0_CORXDATA4 = CELL65.OUT_F7;
				output Q1EA0_CORXDATA5 = CELL66.OUT_Q6;
				output Q1EA0_CORXDATA6 = CELL66.OUT_Q1;
				output Q1EA0_CORXDATA7 = CELL66.OUT_Q4;
				output Q1EA0_CORXDATA8 = CELL65.OUT_F1;
				output Q1EA0_CORXDATA9 = CELL65.OUT_F0;
				output Q1EA0_CORXEOF = CELL63.OUT_F1;
				output Q1EA0_CORXERROR = CELL63.OUT_Q7;
				output Q1EA0_CORXFIFOFULLERROR = CELL63.OUT_Q1;
				output Q1EA0_CORXLASTBYTEVLD = CELL61.OUT_F3;
				output Q1EA0_CORXSTATEN = CELL64.OUT_Q0;
				output Q1EA0_CORXSTATVEC0 = CELL67.OUT_Q7;
				output Q1EA0_CORXSTATVEC1 = CELL66.OUT_Q7;
				output Q1EA0_CORXSTATVEC2 = CELL66.OUT_F0;
				output Q1EA0_CORXSTATVEC3 = CELL66.OUT_F1;
				output Q1EA0_CORXSTATVEC4 = CELL66.OUT_F2;
				output Q1EA0_CORXSTATVEC5 = CELL66.OUT_F3;
				output Q1EA0_CORXSTATVEC6 = CELL66.OUT_F4;
				output Q1EA0_CORXSTATVEC7 = CELL66.OUT_F6;
				output Q1EA0_CORXWRITE = CELL62.OUT_F4;
				output Q1EA0_COTXDISCFRM = CELL57.OUT_F4;
				output Q1EA0_COTXDONE = CELL58.OUT_F6;
				output Q1EA0_COTXREAD = CELL57.OUT_F1;
				output Q1EA0_COTXSTATEN = CELL58.OUT_Q1;
				output Q1EA0_COTXSTATVEC0 = CELL58.OUT_F1;
				output Q1EA0_COTXSTATVEC1 = CELL58.OUT_Q5;
				output Q1EA0_COTXSTATVEC2 = CELL59.OUT_Q0;
				output Q1EA0_COTXSTATVEC3 = CELL58.OUT_Q3;
				output Q1EA0_COTXSTATVEC4 = CELL58.OUT_F2;
				output Q1EA0_COTXSTATVEC5 = CELL59.OUT_Q4;
				output Q1EA0_COTXSTATVEC6 = CELL57.OUT_F7;
				output Q1EA0_COTXSTATVEC7 = CELL57.OUT_F6;
				input Q1EA0_GIIPGSHRINK = CELL66.IMUX_C3;
				input Q1EA0_GINONPADRXDV = CELL66.IMUX_A4;
				input Q1EA0_GISYNCCOL = CELL64.IMUX_B4;
				input Q1EA0_GISYNCCRS = CELL64.IMUX_A1;
				input Q1EA0_GISYNCNIBDRIB = CELL66.IMUX_C4;
				input Q1EA0_GISYNCRXD0 = CELL66.IMUX_A3;
				input Q1EA0_GISYNCRXD1 = CELL66.IMUX_D7;
				input Q1EA0_GISYNCRXD2 = CELL66.IMUX_C6;
				input Q1EA0_GISYNCRXD3 = CELL66.IMUX_B5;
				input Q1EA0_GISYNCRXD4 = CELL66.IMUX_C2;
				input Q1EA0_GISYNCRXD5 = CELL66.IMUX_C7;
				input Q1EA0_GISYNCRXD6 = CELL66.IMUX_C5;
				input Q1EA0_GISYNCRXD7 = CELL66.IMUX_B6;
				input Q1EA0_GISYNCRXDV = CELL66.IMUX_A6;
				input Q1EA0_GISYNCRXER = CELL66.IMUX_B4;
				output Q1EA0_GODISCARDFCS = CELL61.OUT_Q4;
				output Q1EA0_GOTXMACDATA0 = CELL61.OUT_Q0;
				output Q1EA0_GOTXMACDATA1 = CELL60.OUT_F1;
				output Q1EA0_GOTXMACDATA2 = CELL60.OUT_Q2;
				output Q1EA0_GOTXMACDATA3 = CELL60.OUT_F3;
				output Q1EA0_GOTXMACDATA4 = CELL59.OUT_Q6;
				output Q1EA0_GOTXMACDATA5 = CELL59.OUT_F6;
				output Q1EA0_GOTXMACDATA6 = CELL60.OUT_F5;
				output Q1EA0_GOTXMACDATA7 = CELL60.OUT_F2;
				output Q1EA0_GOTXMACERR = CELL59.OUT_F1;
				output Q1EA0_GOTXMACWR = CELL60.OUT_Q5;
				input Q1EA0_KIRSTN = CELL78.IMUX_LSR1;
				input Q1EA0_KIRXMACCLK = CELL79.IMUX_CLK1_DELAY;
				input Q1EA0_KIRXMACCLKENEXT = CELL66.IMUX_D5;
				input Q1EA0_KIRXTXFECLK = CELL75.IMUX_CLK1_DELAY;
				input Q1EA0_KITXGMIILPBK = CELL66.IMUX_D4;
				input Q1EA0_KITXMACCLK = CELL74.IMUX_CLK0_DELAY;
				input Q1EA0_KITXMACCLKENEXT = CELL65.IMUX_D7;
				output Q1EA0_KOGBITEN = CELL62.OUT_Q4;
				output Q1EA0_KORXMACCLKEN = CELL63.OUT_F4;
				input Q1EA1_CIRXFULL = CELL64.IMUX_B2;
				input Q1EA1_CIRXIGNOREPKT = CELL69.IMUX_D7;
				input Q1EA1_CITXDATA0 = CELL61.IMUX_C4;
				input Q1EA1_CITXDATA1 = CELL61.IMUX_C3;
				input Q1EA1_CITXDATA10 = CELL61.IMUX_D0;
				input Q1EA1_CITXDATA11 = CELL60.IMUX_A5;
				input Q1EA1_CITXDATA12 = CELL60.IMUX_A4;
				input Q1EA1_CITXDATA13 = CELL60.IMUX_A3;
				input Q1EA1_CITXDATA14 = CELL60.IMUX_A2;
				input Q1EA1_CITXDATA15 = CELL60.IMUX_A1;
				input Q1EA1_CITXDATA2 = CELL61.IMUX_C2;
				input Q1EA1_CITXDATA3 = CELL61.IMUX_C1;
				input Q1EA1_CITXDATA4 = CELL61.IMUX_C0;
				input Q1EA1_CITXDATA5 = CELL61.IMUX_D5;
				input Q1EA1_CITXDATA6 = CELL61.IMUX_D4;
				input Q1EA1_CITXDATA7 = CELL61.IMUX_D3;
				input Q1EA1_CITXDATA8 = CELL61.IMUX_D2;
				input Q1EA1_CITXDATA9 = CELL61.IMUX_D1;
				input Q1EA1_CITXDATAAVAIL = CELL63.IMUX_D2;
				input Q1EA1_CITXEMPTY = CELL62.IMUX_A1;
				input Q1EA1_CITXEOF = CELL59.IMUX_A3;
				input Q1EA1_CITXFIFOCTRL = CELL63.IMUX_A2;
				input Q1EA1_CITXFORCEERR = CELL64.IMUX_D0;
				input Q1EA1_CITXLASTBYTEVLD = CELL60.IMUX_D0;
				input Q1EA1_CITXPAUSREQ = CELL63.IMUX_A0;
				input Q1EA1_CITXPAUSTIM0 = CELL63.IMUX_C3;
				input Q1EA1_CITXPAUSTIM1 = CELL63.IMUX_C1;
				input Q1EA1_CITXPAUSTIM10 = CELL63.IMUX_B1;
				input Q1EA1_CITXPAUSTIM11 = CELL62.IMUX_A2;
				input Q1EA1_CITXPAUSTIM12 = CELL63.IMUX_D5;
				input Q1EA1_CITXPAUSTIM13 = CELL63.IMUX_B0;
				input Q1EA1_CITXPAUSTIM14 = CELL62.IMUX_A4;
				input Q1EA1_CITXPAUSTIM15 = CELL63.IMUX_C0;
				input Q1EA1_CITXPAUSTIM2 = CELL63.IMUX_D4;
				input Q1EA1_CITXPAUSTIM3 = CELL62.IMUX_B0;
				input Q1EA1_CITXPAUSTIM4 = CELL62.IMUX_A3;
				input Q1EA1_CITXPAUSTIM5 = CELL62.IMUX_C5;
				input Q1EA1_CITXPAUSTIM6 = CELL62.IMUX_B1;
				input Q1EA1_CITXPAUSTIM7 = CELL63.IMUX_D3;
				input Q1EA1_CITXPAUSTIM8 = CELL62.IMUX_A0;
				input Q1EA1_CITXPAUSTIM9 = CELL62.IMUX_B5;
				output Q1EA1_CORXDATA0 = CELL72.OUT_Q3;
				output Q1EA1_CORXDATA1 = CELL72.OUT_F2;
				output Q1EA1_CORXDATA10 = CELL73.OUT_Q7;
				output Q1EA1_CORXDATA11 = CELL73.OUT_Q5;
				output Q1EA1_CORXDATA12 = CELL72.OUT_F7;
				output Q1EA1_CORXDATA13 = CELL73.OUT_F4;
				output Q1EA1_CORXDATA14 = CELL73.OUT_F7;
				output Q1EA1_CORXDATA15 = CELL73.OUT_Q1;
				output Q1EA1_CORXDATA2 = CELL71.OUT_F1;
				output Q1EA1_CORXDATA3 = CELL71.OUT_Q5;
				output Q1EA1_CORXDATA4 = CELL71.OUT_F6;
				output Q1EA1_CORXDATA5 = CELL72.OUT_Q6;
				output Q1EA1_CORXDATA6 = CELL72.OUT_Q0;
				output Q1EA1_CORXDATA7 = CELL71.OUT_F7;
				output Q1EA1_CORXDATA8 = CELL71.OUT_Q7;
				output Q1EA1_CORXDATA9 = CELL72.OUT_Q1;
				output Q1EA1_CORXEOF = CELL72.OUT_Q2;
				output Q1EA1_CORXERROR = CELL71.OUT_Q6;
				output Q1EA1_CORXFIFOFULLERROR = CELL71.OUT_F0;
				output Q1EA1_CORXLASTBYTEVLD = CELL62.OUT_Q1;
				output Q1EA1_CORXSTATEN = CELL68.OUT_Q3;
				output Q1EA1_CORXSTATVEC0 = CELL70.OUT_F5;
				output Q1EA1_CORXSTATVEC1 = CELL70.OUT_F0;
				output Q1EA1_CORXSTATVEC2 = CELL70.OUT_Q3;
				output Q1EA1_CORXSTATVEC3 = CELL69.OUT_F2;
				output Q1EA1_CORXSTATVEC4 = CELL69.OUT_F1;
				output Q1EA1_CORXSTATVEC5 = CELL70.OUT_Q0;
				output Q1EA1_CORXSTATVEC6 = CELL71.OUT_Q2;
				output Q1EA1_CORXSTATVEC7 = CELL71.OUT_Q0;
				output Q1EA1_CORXWRITE = CELL71.OUT_F5;
				output Q1EA1_COTXDISCFRM = CELL57.OUT_F5;
				output Q1EA1_COTXDONE = CELL58.OUT_Q2;
				output Q1EA1_COTXREAD = CELL57.OUT_F0;
				output Q1EA1_COTXSTATEN = CELL58.OUT_Q0;
				output Q1EA1_COTXSTATVEC0 = CELL58.OUT_F5;
				output Q1EA1_COTXSTATVEC1 = CELL58.OUT_Q6;
				output Q1EA1_COTXSTATVEC2 = CELL58.OUT_F0;
				output Q1EA1_COTXSTATVEC3 = CELL58.OUT_F3;
				output Q1EA1_COTXSTATVEC4 = CELL59.OUT_Q1;
				output Q1EA1_COTXSTATVEC5 = CELL58.OUT_F4;
				output Q1EA1_COTXSTATVEC6 = CELL59.OUT_Q2;
				output Q1EA1_COTXSTATVEC7 = CELL58.OUT_Q7;
				input Q1EA1_GIIPGSHRINK = CELL68.IMUX_A5;
				input Q1EA1_GINONPADRXDV = CELL69.IMUX_D5;
				input Q1EA1_GISYNCCOL = CELL64.IMUX_B5;
				input Q1EA1_GISYNCCRS = CELL64.IMUX_A0;
				input Q1EA1_GISYNCNIBDRIB = CELL68.IMUX_B3;
				input Q1EA1_GISYNCRXD0 = CELL69.IMUX_D3;
				input Q1EA1_GISYNCRXD1 = CELL69.IMUX_C4;
				input Q1EA1_GISYNCRXD2 = CELL69.IMUX_D4;
				input Q1EA1_GISYNCRXD3 = CELL68.IMUX_B2;
				input Q1EA1_GISYNCRXD4 = CELL69.IMUX_C6;
				input Q1EA1_GISYNCRXD5 = CELL69.IMUX_B4;
				input Q1EA1_GISYNCRXD6 = CELL69.IMUX_B3;
				input Q1EA1_GISYNCRXD7 = CELL69.IMUX_C2;
				input Q1EA1_GISYNCRXDV = CELL68.IMUX_A6;
				input Q1EA1_GISYNCRXER = CELL69.IMUX_A2;
				output Q1EA1_GODISCARDFCS = CELL61.OUT_Q5;
				output Q1EA1_GOTXMACDATA0 = CELL59.OUT_F5;
				output Q1EA1_GOTXMACDATA1 = CELL61.OUT_Q2;
				output Q1EA1_GOTXMACDATA2 = CELL59.OUT_F4;
				output Q1EA1_GOTXMACDATA3 = CELL60.OUT_Q0;
				output Q1EA1_GOTXMACDATA4 = CELL59.OUT_F2;
				output Q1EA1_GOTXMACDATA5 = CELL60.OUT_Q1;
				output Q1EA1_GOTXMACDATA6 = CELL58.OUT_F7;
				output Q1EA1_GOTXMACDATA7 = CELL59.OUT_F0;
				output Q1EA1_GOTXMACERR = CELL58.OUT_Q4;
				output Q1EA1_GOTXMACWR = CELL59.OUT_F3;
				input Q1EA1_KIRSTN = CELL79.IMUX_LSR1;
				input Q1EA1_KIRXMACCLK = CELL79.IMUX_CLK0_DELAY;
				input Q1EA1_KIRXMACCLKENEXT = CELL66.IMUX_D6;
				input Q1EA1_KIRXTXFECLK = CELL77.IMUX_CLK0_DELAY;
				input Q1EA1_KITXGMIILPBK = CELL66.IMUX_D3;
				input Q1EA1_KITXMACCLK = CELL78.IMUX_CLK1_DELAY;
				input Q1EA1_KITXMACCLKENEXT = CELL65.IMUX_A4;
				output Q1EA1_KOGBITEN = CELL61.OUT_F4;
				output Q1EA1_KORXMACCLKEN = CELL62.OUT_Q0;
				input Q1EA2_CIRXFULL = CELL68.IMUX_D7;
				input Q1EA2_CIRXIGNOREPKT = CELL69.IMUX_D6;
				input Q1EA2_CITXDATA0 = CELL63.IMUX_B3;
				input Q1EA2_CITXDATA1 = CELL63.IMUX_C4;
				input Q1EA2_CITXDATA10 = CELL62.IMUX_C3;
				input Q1EA2_CITXDATA11 = CELL62.IMUX_D5;
				input Q1EA2_CITXDATA12 = CELL60.IMUX_A0;
				input Q1EA2_CITXDATA13 = CELL62.IMUX_D3;
				input Q1EA2_CITXDATA14 = CELL62.IMUX_C0;
				input Q1EA2_CITXDATA15 = CELL62.IMUX_C2;
				input Q1EA2_CITXDATA2 = CELL63.IMUX_B2;
				input Q1EA2_CITXDATA3 = CELL63.IMUX_B4;
				input Q1EA2_CITXDATA4 = CELL63.IMUX_C5;
				input Q1EA2_CITXDATA5 = CELL62.IMUX_A5;
				input Q1EA2_CITXDATA6 = CELL63.IMUX_D0;
				input Q1EA2_CITXDATA7 = CELL62.IMUX_B2;
				input Q1EA2_CITXDATA8 = CELL63.IMUX_D1;
				input Q1EA2_CITXDATA9 = CELL62.IMUX_C4;
				input Q1EA2_CITXDATAAVAIL = CELL62.IMUX_D4;
				input Q1EA2_CITXEMPTY = CELL65.IMUX_B7;
				input Q1EA2_CITXEOF = CELL62.IMUX_C1;
				input Q1EA2_CITXFIFOCTRL = CELL66.IMUX_B7;
				input Q1EA2_CITXFORCEERR = CELL66.IMUX_B3;
				input Q1EA2_CITXLASTBYTEVLD = CELL62.IMUX_B3;
				input Q1EA2_CITXPAUSREQ = CELL65.IMUX_A3;
				input Q1EA2_CITXPAUSTIM0 = CELL66.IMUX_A7;
				input Q1EA2_CITXPAUSTIM1 = CELL67.IMUX_D2;
				input Q1EA2_CITXPAUSTIM10 = CELL67.IMUX_C4;
				input Q1EA2_CITXPAUSTIM11 = CELL67.IMUX_D7;
				input Q1EA2_CITXPAUSTIM12 = CELL67.IMUX_C2;
				input Q1EA2_CITXPAUSTIM13 = CELL67.IMUX_C7;
				input Q1EA2_CITXPAUSTIM14 = CELL67.IMUX_B4;
				input Q1EA2_CITXPAUSTIM15 = CELL67.IMUX_D5;
				input Q1EA2_CITXPAUSTIM2 = CELL67.IMUX_C6;
				input Q1EA2_CITXPAUSTIM3 = CELL67.IMUX_D4;
				input Q1EA2_CITXPAUSTIM4 = CELL67.IMUX_B3;
				input Q1EA2_CITXPAUSTIM5 = CELL67.IMUX_C5;
				input Q1EA2_CITXPAUSTIM6 = CELL67.IMUX_B2;
				input Q1EA2_CITXPAUSTIM7 = CELL67.IMUX_D6;
				input Q1EA2_CITXPAUSTIM8 = CELL67.IMUX_D3;
				input Q1EA2_CITXPAUSTIM9 = CELL67.IMUX_C3;
				output Q1EA2_CORXDATA0 = CELL72.OUT_Q7;
				output Q1EA2_CORXDATA1 = CELL72.OUT_F6;
				output Q1EA2_CORXDATA10 = CELL71.OUT_Q4;
				output Q1EA2_CORXDATA11 = CELL71.OUT_F2;
				output Q1EA2_CORXDATA12 = CELL73.OUT_F0;
				output Q1EA2_CORXDATA13 = CELL74.OUT_Q0;
				output Q1EA2_CORXDATA14 = CELL73.OUT_F6;
				output Q1EA2_CORXDATA15 = CELL73.OUT_F5;
				output Q1EA2_CORXDATA2 = CELL72.OUT_F3;
				output Q1EA2_CORXDATA3 = CELL71.OUT_F4;
				output Q1EA2_CORXDATA4 = CELL72.OUT_F5;
				output Q1EA2_CORXDATA5 = CELL72.OUT_F0;
				output Q1EA2_CORXDATA6 = CELL72.OUT_Q4;
				output Q1EA2_CORXDATA7 = CELL73.OUT_Q0;
				output Q1EA2_CORXDATA8 = CELL73.OUT_F1;
				output Q1EA2_CORXDATA9 = CELL73.OUT_Q6;
				output Q1EA2_CORXEOF = CELL70.OUT_F2;
				output Q1EA2_CORXERROR = CELL70.OUT_F3;
				output Q1EA2_CORXFIFOFULLERROR = CELL70.OUT_F4;
				output Q1EA2_CORXLASTBYTEVLD = CELL62.OUT_F7;
				output Q1EA2_CORXSTATEN = CELL69.OUT_Q0;
				output Q1EA2_CORXSTATVEC0 = CELL70.OUT_Q1;
				output Q1EA2_CORXSTATVEC1 = CELL70.OUT_F1;
				output Q1EA2_CORXSTATVEC2 = CELL71.OUT_F3;
				output Q1EA2_CORXSTATVEC3 = CELL72.OUT_F1;
				output Q1EA2_CORXSTATVEC4 = CELL72.OUT_Q5;
				output Q1EA2_CORXSTATVEC5 = CELL71.OUT_Q3;
				output Q1EA2_CORXSTATVEC6 = CELL71.OUT_Q1;
				output Q1EA2_CORXSTATVEC7 = CELL70.OUT_Q2;
				output Q1EA2_CORXWRITE = CELL70.OUT_Q5;
				output Q1EA2_COTXDISCFRM = CELL62.OUT_F5;
				output Q1EA2_COTXDONE = CELL63.OUT_F2;
				output Q1EA2_COTXREAD = CELL61.OUT_Q7;
				output Q1EA2_COTXSTATEN = CELL63.OUT_F0;
				output Q1EA2_COTXSTATVEC0 = CELL64.OUT_F0;
				output Q1EA2_COTXSTATVEC1 = CELL64.OUT_Q5;
				output Q1EA2_COTXSTATVEC2 = CELL64.OUT_Q3;
				output Q1EA2_COTXSTATVEC3 = CELL63.OUT_F5;
				output Q1EA2_COTXSTATVEC4 = CELL64.OUT_Q2;
				output Q1EA2_COTXSTATVEC5 = CELL64.OUT_F5;
				output Q1EA2_COTXSTATVEC6 = CELL63.OUT_Q6;
				output Q1EA2_COTXSTATVEC7 = CELL64.OUT_F2;
				input Q1EA2_GIIPGSHRINK = CELL68.IMUX_B4;
				input Q1EA2_GINONPADRXDV = CELL70.IMUX_D2;
				input Q1EA2_GISYNCCOL = CELL67.IMUX_B6;
				input Q1EA2_GISYNCCRS = CELL67.IMUX_B5;
				input Q1EA2_GISYNCNIBDRIB = CELL69.IMUX_C5;
				input Q1EA2_GISYNCRXD0 = CELL69.IMUX_C7;
				input Q1EA2_GISYNCRXD1 = CELL69.IMUX_B7;
				input Q1EA2_GISYNCRXD2 = CELL68.IMUX_A3;
				input Q1EA2_GISYNCRXD3 = CELL68.IMUX_A4;
				input Q1EA2_GISYNCRXD4 = CELL68.IMUX_A2;
				input Q1EA2_GISYNCRXD5 = CELL68.IMUX_B7;
				input Q1EA2_GISYNCRXD6 = CELL68.IMUX_B5;
				input Q1EA2_GISYNCRXD7 = CELL68.IMUX_B6;
				input Q1EA2_GISYNCRXDV = CELL69.IMUX_A4;
				input Q1EA2_GISYNCRXER = CELL69.IMUX_B6;
				output Q1EA2_GODISCARDFCS = CELL67.OUT_Q3;
				output Q1EA2_GOTXMACDATA0 = CELL60.OUT_F4;
				output Q1EA2_GOTXMACDATA1 = CELL60.OUT_Q3;
				output Q1EA2_GOTXMACDATA2 = CELL60.OUT_Q4;
				output Q1EA2_GOTXMACDATA3 = CELL59.OUT_F7;
				output Q1EA2_GOTXMACDATA4 = CELL63.OUT_Q5;
				output Q1EA2_GOTXMACDATA5 = CELL63.OUT_F7;
				output Q1EA2_GOTXMACDATA6 = CELL64.OUT_F1;
				output Q1EA2_GOTXMACDATA7 = CELL60.OUT_Q6;
				output Q1EA2_GOTXMACERR = CELL60.OUT_Q7;
				output Q1EA2_GOTXMACWR = CELL60.OUT_F0;
				input Q1EA2_KIRSTN = CELL79.IMUX_LSR0;
				input Q1EA2_KIRXMACCLK = CELL80.IMUX_CLK0_DELAY;
				input Q1EA2_KIRXMACCLKENEXT = CELL67.IMUX_A5;
				input Q1EA2_KIRXTXFECLK = CELL77.IMUX_CLK1_DELAY;
				input Q1EA2_KITXGMIILPBK = CELL67.IMUX_A2;
				input Q1EA2_KITXMACCLK = CELL78.IMUX_CLK0_DELAY;
				input Q1EA2_KITXMACCLKENEXT = CELL67.IMUX_B7;
				output Q1EA2_KOGBITEN = CELL62.OUT_Q3;
				output Q1EA2_KORXMACCLKEN = CELL61.OUT_F0;
				input Q1EA3_CIRXFULL = CELL67.IMUX_A6;
				input Q1EA3_CIRXIGNOREPKT = CELL68.IMUX_C2;
				input Q1EA3_CITXDATA0 = CELL60.IMUX_B5;
				input Q1EA3_CITXDATA1 = CELL60.IMUX_B4;
				input Q1EA3_CITXDATA10 = CELL60.IMUX_C1;
				input Q1EA3_CITXDATA11 = CELL60.IMUX_C0;
				input Q1EA3_CITXDATA12 = CELL60.IMUX_D5;
				input Q1EA3_CITXDATA13 = CELL60.IMUX_D4;
				input Q1EA3_CITXDATA14 = CELL60.IMUX_D3;
				input Q1EA3_CITXDATA15 = CELL60.IMUX_D2;
				input Q1EA3_CITXDATA2 = CELL60.IMUX_B2;
				input Q1EA3_CITXDATA3 = CELL60.IMUX_B3;
				input Q1EA3_CITXDATA4 = CELL60.IMUX_B1;
				input Q1EA3_CITXDATA5 = CELL60.IMUX_B0;
				input Q1EA3_CITXDATA6 = CELL60.IMUX_C5;
				input Q1EA3_CITXDATA7 = CELL60.IMUX_C4;
				input Q1EA3_CITXDATA8 = CELL60.IMUX_C3;
				input Q1EA3_CITXDATA9 = CELL60.IMUX_C2;
				input Q1EA3_CITXDATAAVAIL = CELL64.IMUX_A2;
				input Q1EA3_CITXEMPTY = CELL64.IMUX_A3;
				input Q1EA3_CITXEOF = CELL59.IMUX_A2;
				input Q1EA3_CITXFIFOCTRL = CELL65.IMUX_A2;
				input Q1EA3_CITXFORCEERR = CELL65.IMUX_C7;
				input Q1EA3_CITXLASTBYTEVLD = CELL59.IMUX_A5;
				input Q1EA3_CITXPAUSREQ = CELL64.IMUX_A4;
				input Q1EA3_CITXPAUSTIM0 = CELL65.IMUX_B6;
				input Q1EA3_CITXPAUSTIM1 = CELL65.IMUX_B4;
				input Q1EA3_CITXPAUSTIM10 = CELL65.IMUX_D6;
				input Q1EA3_CITXPAUSTIM11 = CELL65.IMUX_B3;
				input Q1EA3_CITXPAUSTIM12 = CELL65.IMUX_D3;
				input Q1EA3_CITXPAUSTIM13 = CELL64.IMUX_A5;
				input Q1EA3_CITXPAUSTIM14 = CELL65.IMUX_C6;
				input Q1EA3_CITXPAUSTIM15 = CELL65.IMUX_B2;
				input Q1EA3_CITXPAUSTIM2 = CELL65.IMUX_C4;
				input Q1EA3_CITXPAUSTIM3 = CELL65.IMUX_B5;
				input Q1EA3_CITXPAUSTIM4 = CELL65.IMUX_D5;
				input Q1EA3_CITXPAUSTIM5 = CELL65.IMUX_D4;
				input Q1EA3_CITXPAUSTIM6 = CELL65.IMUX_D2;
				input Q1EA3_CITXPAUSTIM7 = CELL65.IMUX_C3;
				input Q1EA3_CITXPAUSTIM8 = CELL65.IMUX_C5;
				input Q1EA3_CITXPAUSTIM9 = CELL65.IMUX_C2;
				output Q1EA3_CORXDATA0 = CELL68.OUT_F0;
				output Q1EA3_CORXDATA1 = CELL68.OUT_Q1;
				output Q1EA3_CORXDATA10 = CELL69.OUT_Q7;
				output Q1EA3_CORXDATA11 = CELL69.OUT_F3;
				output Q1EA3_CORXDATA12 = CELL69.OUT_Q1;
				output Q1EA3_CORXDATA13 = CELL69.OUT_F5;
				output Q1EA3_CORXDATA14 = CELL69.OUT_Q5;
				output Q1EA3_CORXDATA15 = CELL68.OUT_F5;
				output Q1EA3_CORXDATA2 = CELL68.OUT_F2;
				output Q1EA3_CORXDATA3 = CELL68.OUT_Q6;
				output Q1EA3_CORXDATA4 = CELL68.OUT_Q2;
				output Q1EA3_CORXDATA5 = CELL68.OUT_Q7;
				output Q1EA3_CORXDATA6 = CELL68.OUT_F4;
				output Q1EA3_CORXDATA7 = CELL68.OUT_F6;
				output Q1EA3_CORXDATA8 = CELL69.OUT_F0;
				output Q1EA3_CORXDATA9 = CELL68.OUT_F7;
				output Q1EA3_CORXEOF = CELL67.OUT_F6;
				output Q1EA3_CORXERROR = CELL68.OUT_Q0;
				output Q1EA3_CORXFIFOFULLERROR = CELL67.OUT_F4;
				output Q1EA3_CORXLASTBYTEVLD = CELL62.OUT_F6;
				output Q1EA3_CORXSTATEN = CELL67.OUT_F7;
				output Q1EA3_CORXSTATVEC0 = CELL69.OUT_F7;
				output Q1EA3_CORXSTATVEC1 = CELL69.OUT_F4;
				output Q1EA3_CORXSTATVEC2 = CELL69.OUT_Q6;
				output Q1EA3_CORXSTATVEC3 = CELL68.OUT_F1;
				output Q1EA3_CORXSTATVEC4 = CELL69.OUT_Q4;
				output Q1EA3_CORXSTATVEC5 = CELL69.OUT_F6;
				output Q1EA3_CORXSTATVEC6 = CELL69.OUT_Q3;
				output Q1EA3_CORXSTATVEC7 = CELL68.OUT_Q5;
				output Q1EA3_CORXWRITE = CELL67.OUT_F3;
				output Q1EA3_COTXDISCFRM = CELL61.OUT_Q3;
				output Q1EA3_COTXDONE = CELL60.OUT_F7;
				output Q1EA3_COTXREAD = CELL57.OUT_Q7;
				output Q1EA3_COTXSTATEN = CELL61.OUT_F2;
				output Q1EA3_COTXSTATVEC0 = CELL62.OUT_F2;
				output Q1EA3_COTXSTATVEC1 = CELL62.OUT_Q5;
				output Q1EA3_COTXSTATVEC2 = CELL63.OUT_Q4;
				output Q1EA3_COTXSTATVEC3 = CELL62.OUT_F1;
				output Q1EA3_COTXSTATVEC4 = CELL62.OUT_Q6;
				output Q1EA3_COTXSTATVEC5 = CELL61.OUT_F7;
				output Q1EA3_COTXSTATVEC6 = CELL62.OUT_F0;
				output Q1EA3_COTXSTATVEC7 = CELL61.OUT_F6;
				input Q1EA3_GIIPGSHRINK = CELL68.IMUX_D5;
				input Q1EA3_GINONPADRXDV = CELL68.IMUX_C6;
				input Q1EA3_GISYNCCOL = CELL65.IMUX_A6;
				input Q1EA3_GISYNCCRS = CELL65.IMUX_A7;
				input Q1EA3_GISYNCNIBDRIB = CELL68.IMUX_C5;
				input Q1EA3_GISYNCRXD0 = CELL68.IMUX_C7;
				input Q1EA3_GISYNCRXD1 = CELL68.IMUX_D6;
				input Q1EA3_GISYNCRXD2 = CELL68.IMUX_D4;
				input Q1EA3_GISYNCRXD3 = CELL67.IMUX_A3;
				input Q1EA3_GISYNCRXD4 = CELL68.IMUX_D3;
				input Q1EA3_GISYNCRXD5 = CELL67.IMUX_A4;
				input Q1EA3_GISYNCRXD6 = CELL68.IMUX_D2;
				input Q1EA3_GISYNCRXD7 = CELL67.IMUX_A7;
				input Q1EA3_GISYNCRXDV = CELL68.IMUX_C4;
				input Q1EA3_GISYNCRXER = CELL68.IMUX_C3;
				output Q1EA3_GODISCARDFCS = CELL59.OUT_Q5;
				output Q1EA3_GOTXMACDATA0 = CELL61.OUT_F5;
				output Q1EA3_GOTXMACDATA1 = CELL60.OUT_F6;
				output Q1EA3_GOTXMACDATA2 = CELL59.OUT_Q3;
				output Q1EA3_GOTXMACDATA3 = CELL61.OUT_F1;
				output Q1EA3_GOTXMACDATA4 = CELL63.OUT_Q2;
				output Q1EA3_GOTXMACDATA5 = CELL62.OUT_Q2;
				output Q1EA3_GOTXMACDATA6 = CELL62.OUT_F3;
				output Q1EA3_GOTXMACDATA7 = CELL63.OUT_Q0;
				output Q1EA3_GOTXMACERR = CELL61.OUT_Q1;
				output Q1EA3_GOTXMACWR = CELL57.OUT_F3;
				input Q1EA3_KIRSTN = CELL78.IMUX_LSR0;
				input Q1EA3_KIRXMACCLK = CELL80.IMUX_CLK1_DELAY;
				input Q1EA3_KIRXMACCLKENEXT = CELL66.IMUX_A5;
				input Q1EA3_KIRXTXFECLK = CELL76.IMUX_CLK1_DELAY;
				input Q1EA3_KITXGMIILPBK = CELL66.IMUX_B2;
				input Q1EA3_KITXMACCLK = CELL75.IMUX_CLK0_DELAY;
				input Q1EA3_KITXMACCLKENEXT = CELL66.IMUX_D2;
				output Q1EA3_KOGBITEN = CELL62.OUT_Q7;
				output Q1EA3_KORXMACCLKEN = CELL59.OUT_Q7;
				input Q1S_BAUDSUPPORT0 = CELL77.IMUX_A2;
				input Q1S_BAUDSUPPORT1 = CELL78.IMUX_D3;
				input Q1S_BAUDSUPPORT2 = CELL78.IMUX_D2;
				input Q1S_BAUDSUPPORT3 = CELL78.IMUX_D5;
				input Q1S_BAUDSUPPORT4 = CELL71.IMUX_A5;
				output Q1S_BUFFDEQACKADVPTRN = CELL80.OUT_F3;
				output Q1S_DECRBUFCNTVECTOR0 = CELL87.OUT_Q4;
				output Q1S_DECRBUFCNTVECTOR1 = CELL87.OUT_Q3;
				output Q1S_DECRBUFCNTVECTOR2 = CELL87.OUT_Q2;
				output Q1S_DECRBUFCNTVECTOR3 = CELL87.OUT_Q1;
				output Q1S_DECRBUFCNTVECTOR4 = CELL87.OUT_Q0;
				output Q1S_DECRBUFCNTVECTOR5 = CELL86.OUT_F7;
				output Q1S_DECRBUFCNTVECTOR6 = CELL92.OUT_F7;
				output Q1S_DECRBUFCNTVECTOR7 = CELL86.OUT_F6;
				output Q1S_DECRBUFCNTVECTOR8 = CELL86.OUT_F5;
				output Q1S_DECRBUFCNTVECTOR9 = CELL86.OUT_F4;
				input Q1S_ENABLETXFLOWCONTROLN = CELL78.IMUX_A4;
				output Q1S_FLOWFIFOACKON0 = CELL81.OUT_Q3;
				output Q1S_FLOWFIFOACKON1 = CELL80.OUT_F4;
				output Q1S_FLOWFIFOACKON2 = CELL80.OUT_F7;
				output Q1S_FLOWFIFOACKON3 = CELL80.OUT_F1;
				input Q1S_GEAR = CELL80.IMUX_A6;
				input Q1S_LNKCLK = CELL83.IMUX_CLK1_DELAY;
				input Q1S_LNKCLKDIV2 = CELL83.IMUX_CLK0_DELAY;
				output Q1S_LNKCLKDIV2RSTN = CELL89.OUT_F7;
				output Q1S_LNKCLKRSTN = CELL91.OUT_Q3;
				input Q1S_LNKDIV2RSTN = CELL83.IMUX_LSR0;
				input Q1S_LNKMCERXACKN = CELL79.IMUX_A4;
				output Q1S_LNKMCERXREQN = CELL77.OUT_F4;
				output Q1S_LNKMCETXACKN = CELL80.OUT_F5;
				input Q1S_LNKMCETXREQN = CELL80.IMUX_D6;
				input Q1S_LNKRSTN = CELL83.IMUX_LSR1;
				output Q1S_LNKTOUTPUTPORTENABLE = CELL80.OUT_Q1;
				input Q1S_LOOPBACK0 = CELL79.IMUX_A7;
				input Q1S_LOOPBACK1 = CELL80.IMUX_D3;
				input Q1S_LOOPBACK2 = CELL80.IMUX_D4;
				output Q1S_MASTERENABLE = CELL83.OUT_Q2;
				input Q1S_MGTA0 = CELL76.IMUX_A4;
				input Q1S_MGTA1 = CELL76.IMUX_B4;
				input Q1S_MGTA10 = CELL75.IMUX_A6;
				input Q1S_MGTA11 = CELL76.IMUX_D2;
				input Q1S_MGTA12 = CELL75.IMUX_A5;
				input Q1S_MGTA13 = CELL76.IMUX_D4;
				input Q1S_MGTA14 = CELL75.IMUX_B3;
				input Q1S_MGTA15 = CELL75.IMUX_A4;
				input Q1S_MGTA16 = CELL76.IMUX_D3;
				input Q1S_MGTA17 = CELL75.IMUX_B4;
				input Q1S_MGTA18 = CELL72.IMUX_B7;
				input Q1S_MGTA19 = CELL77.IMUX_D7;
				input Q1S_MGTA2 = CELL76.IMUX_A5;
				input Q1S_MGTA20 = CELL77.IMUX_D3;
				input Q1S_MGTA21 = CELL76.IMUX_A2;
				input Q1S_MGTA3 = CELL76.IMUX_A3;
				input Q1S_MGTA4 = CELL77.IMUX_D5;
				input Q1S_MGTA5 = CELL77.IMUX_D4;
				input Q1S_MGTA6 = CELL77.IMUX_D2;
				input Q1S_MGTA7 = CELL76.IMUX_D5;
				input Q1S_MGTA8 = CELL75.IMUX_A7;
				input Q1S_MGTA9 = CELL76.IMUX_C4;
				input Q1S_MGTCLK = CELL82.IMUX_CLK1_DELAY;
				output Q1S_MGTCLKRSTN = CELL81.OUT_Q5;
				input Q1S_MGTDI0 = CELL79.IMUX_B5;
				input Q1S_MGTDI1 = CELL79.IMUX_B6;
				input Q1S_MGTDI10 = CELL78.IMUX_C2;
				input Q1S_MGTDI11 = CELL78.IMUX_B5;
				input Q1S_MGTDI12 = CELL78.IMUX_A6;
				input Q1S_MGTDI13 = CELL79.IMUX_B4;
				input Q1S_MGTDI14 = CELL78.IMUX_A2;
				input Q1S_MGTDI15 = CELL77.IMUX_A6;
				input Q1S_MGTDI16 = CELL79.IMUX_D6;
				input Q1S_MGTDI17 = CELL79.IMUX_D4;
				input Q1S_MGTDI18 = CELL78.IMUX_A7;
				input Q1S_MGTDI19 = CELL78.IMUX_B4;
				input Q1S_MGTDI2 = CELL79.IMUX_B3;
				input Q1S_MGTDI20 = CELL78.IMUX_B3;
				input Q1S_MGTDI21 = CELL78.IMUX_C6;
				input Q1S_MGTDI22 = CELL78.IMUX_B2;
				input Q1S_MGTDI23 = CELL78.IMUX_C7;
				input Q1S_MGTDI24 = CELL77.IMUX_B2;
				input Q1S_MGTDI25 = CELL77.IMUX_B3;
				input Q1S_MGTDI26 = CELL78.IMUX_D4;
				input Q1S_MGTDI27 = CELL77.IMUX_A7;
				input Q1S_MGTDI28 = CELL77.IMUX_B5;
				input Q1S_MGTDI29 = CELL77.IMUX_B4;
				input Q1S_MGTDI3 = CELL78.IMUX_C5;
				input Q1S_MGTDI30 = CELL77.IMUX_B7;
				input Q1S_MGTDI31 = CELL77.IMUX_B6;
				input Q1S_MGTDI4 = CELL78.IMUX_C4;
				input Q1S_MGTDI5 = CELL78.IMUX_D6;
				input Q1S_MGTDI6 = CELL78.IMUX_C3;
				input Q1S_MGTDI7 = CELL77.IMUX_A3;
				input Q1S_MGTDI8 = CELL79.IMUX_B7;
				input Q1S_MGTDI9 = CELL79.IMUX_A2;
				input Q1S_MGTRDN = CELL77.IMUX_C6;
				input Q1S_MGTRSTN = CELL82.IMUX_LSR0;
				input Q1S_MGTWRN0 = CELL77.IMUX_C5;
				input Q1S_MGTWRN1 = CELL77.IMUX_C4;
				input Q1S_MGTWRN2 = CELL77.IMUX_D6;
				input Q1S_MGTWRN3 = CELL76.IMUX_B5;
				input Q1S_OLLMEFPTR0 = CELL78.IMUX_D7;
				input Q1S_OLLMEFPTR1 = CELL79.IMUX_D7;
				input Q1S_OLLMEFPTR10 = CELL78.IMUX_A3;
				input Q1S_OLLMEFPTR11 = CELL79.IMUX_C7;
				input Q1S_OLLMEFPTR12 = CELL79.IMUX_B2;
				input Q1S_OLLMEFPTR13 = CELL79.IMUX_C4;
				input Q1S_OLLMEFPTR14 = CELL79.IMUX_C3;
				input Q1S_OLLMEFPTR15 = CELL78.IMUX_A5;
				input Q1S_OLLMEFPTR2 = CELL79.IMUX_D5;
				input Q1S_OLLMEFPTR3 = CELL79.IMUX_C5;
				input Q1S_OLLMEFPTR4 = CELL79.IMUX_C2;
				input Q1S_OLLMEFPTR5 = CELL79.IMUX_D2;
				input Q1S_OLLMEFPTR6 = CELL78.IMUX_B7;
				input Q1S_OLLMEFPTR7 = CELL78.IMUX_B6;
				input Q1S_OLLMEFPTR8 = CELL79.IMUX_D3;
				input Q1S_OLLMEFPTR9 = CELL79.IMUX_C6;
				output Q1S_OLLMMGTDI0 = CELL75.OUT_Q4;
				output Q1S_OLLMMGTDI1 = CELL77.OUT_Q2;
				output Q1S_OLLMMGTDI10 = CELL76.OUT_F0;
				output Q1S_OLLMMGTDI11 = CELL77.OUT_Q7;
				output Q1S_OLLMMGTDI12 = CELL75.OUT_Q3;
				output Q1S_OLLMMGTDI13 = CELL75.OUT_Q0;
				output Q1S_OLLMMGTDI14 = CELL76.OUT_Q3;
				output Q1S_OLLMMGTDI15 = CELL75.OUT_F3;
				output Q1S_OLLMMGTDI16 = CELL74.OUT_F5;
				output Q1S_OLLMMGTDI17 = CELL77.OUT_Q5;
				output Q1S_OLLMMGTDI18 = CELL76.OUT_Q1;
				output Q1S_OLLMMGTDI19 = CELL76.OUT_Q0;
				output Q1S_OLLMMGTDI2 = CELL76.OUT_Q2;
				output Q1S_OLLMMGTDI20 = CELL75.OUT_F7;
				output Q1S_OLLMMGTDI21 = CELL74.OUT_F7;
				output Q1S_OLLMMGTDI22 = CELL75.OUT_Q6;
				output Q1S_OLLMMGTDI23 = CELL75.OUT_F0;
				output Q1S_OLLMMGTDI24 = CELL75.OUT_F6;
				output Q1S_OLLMMGTDI25 = CELL75.OUT_F5;
				output Q1S_OLLMMGTDI26 = CELL77.OUT_Q0;
				output Q1S_OLLMMGTDI27 = CELL76.OUT_F1;
				output Q1S_OLLMMGTDI28 = CELL77.OUT_Q1;
				output Q1S_OLLMMGTDI29 = CELL74.OUT_F6;
				output Q1S_OLLMMGTDI3 = CELL75.OUT_Q2;
				output Q1S_OLLMMGTDI30 = CELL75.OUT_F4;
				output Q1S_OLLMMGTDI31 = CELL76.OUT_F2;
				output Q1S_OLLMMGTDI4 = CELL76.OUT_F3;
				output Q1S_OLLMMGTDI5 = CELL75.OUT_Q1;
				output Q1S_OLLMMGTDI6 = CELL75.OUT_Q7;
				output Q1S_OLLMMGTDI7 = CELL75.OUT_F2;
				output Q1S_OLLMMGTDI8 = CELL77.OUT_F5;
				output Q1S_OLLMMGTDI9 = CELL77.OUT_F3;
				output Q1S_OLLMMGTINTN = CELL75.OUT_F1;
				output Q1S_OLLMMGTRDYN = CELL77.OUT_Q6;
				input Q1S_OUTPUTUNRECOVERREVENTACKN = CELL79.IMUX_A3;
				output Q1S_OUTPUTUNRECOVERREVENTREQN = CELL78.OUT_Q5;
				input Q1S_PHYCLK = CELL81.IMUX_CLK0_DELAY;
				input Q1S_PHYEMEVENTACKN = CELL79.IMUX_A6;
				output Q1S_PHYEMEVENTREQN = CELL77.OUT_F7;
				input Q1S_PHYMSTB = CELL79.IMUX_A5;
				input Q1S_PHYRINITN = CELL77.IMUX_C7;
				input Q1S_PHYRSTN = CELL80.IMUX_LSR1;
				input Q1S_PHYTINITN = CELL77.IMUX_C3;
				input Q1S_PHYUSTB = CELL77.IMUX_A4;
				output Q1S_PORTDISABLE = CELL83.OUT_Q7;
				output Q1S_PORTNERRORDETECT0 = CELL86.OUT_F3;
				output Q1S_PORTNERRORDETECT1 = CELL86.OUT_F2;
				output Q1S_PORTNERRORDETECT10 = CELL78.OUT_Q1;
				output Q1S_PORTNERRORDETECT11 = CELL78.OUT_F4;
				output Q1S_PORTNERRORDETECT12 = CELL79.OUT_Q0;
				output Q1S_PORTNERRORDETECT13 = CELL79.OUT_F4;
				output Q1S_PORTNERRORDETECT14 = CELL79.OUT_F7;
				output Q1S_PORTNERRORDETECT15 = CELL86.OUT_Q1;
				output Q1S_PORTNERRORDETECT16 = CELL86.OUT_Q4;
				output Q1S_PORTNERRORDETECT17 = CELL86.OUT_Q0;
				output Q1S_PORTNERRORDETECT18 = CELL83.OUT_F6;
				output Q1S_PORTNERRORDETECT19 = CELL83.OUT_F7;
				output Q1S_PORTNERRORDETECT2 = CELL86.OUT_F1;
				output Q1S_PORTNERRORDETECT20 = CELL83.OUT_F4;
				output Q1S_PORTNERRORDETECT21 = CELL83.OUT_F5;
				output Q1S_PORTNERRORDETECT22 = CELL86.OUT_Q5;
				output Q1S_PORTNERRORDETECT23 = CELL83.OUT_F1;
				output Q1S_PORTNERRORDETECT24 = CELL83.OUT_F2;
				output Q1S_PORTNERRORDETECT25 = CELL83.OUT_F3;
				output Q1S_PORTNERRORDETECT26 = CELL78.OUT_Q4;
				output Q1S_PORTNERRORDETECT27 = CELL78.OUT_F2;
				output Q1S_PORTNERRORDETECT28 = CELL78.OUT_Q0;
				output Q1S_PORTNERRORDETECT29 = CELL78.OUT_Q3;
				output Q1S_PORTNERRORDETECT3 = CELL86.OUT_F0;
				output Q1S_PORTNERRORDETECT30 = CELL78.OUT_Q2;
				output Q1S_PORTNERRORDETECT31 = CELL78.OUT_Q6;
				output Q1S_PORTNERRORDETECT4 = CELL86.OUT_Q6;
				output Q1S_PORTNERRORDETECT5 = CELL86.OUT_Q3;
				output Q1S_PORTNERRORDETECT6 = CELL86.OUT_Q7;
				output Q1S_PORTNERRORDETECT7 = CELL86.OUT_Q2;
				output Q1S_PORTNERRORDETECT8 = CELL79.OUT_Q7;
				output Q1S_PORTNERRORDETECT9 = CELL78.OUT_F7;
				input Q1S_RCVCLKSEL0 = CELL80.IMUX_C3;
				input Q1S_RCVCLKSEL1 = CELL77.IMUX_A5;
				input Q1S_RCVCLKSEL2 = CELL80.IMUX_C4;
				input Q1S_RCVCLKSEL3 = CELL77.IMUX_C2;
				input Q1S_RECOVERRSTN = CELL72.IMUX_B2;
				output Q1S_RESPTIMEOUT0 = CELL77.OUT_F6;
				output Q1S_RESPTIMEOUT1 = CELL78.OUT_Q7;
				output Q1S_RESPTIMEOUT10 = CELL80.OUT_Q4;
				output Q1S_RESPTIMEOUT11 = CELL80.OUT_Q6;
				output Q1S_RESPTIMEOUT12 = CELL80.OUT_Q7;
				output Q1S_RESPTIMEOUT13 = CELL80.OUT_Q5;
				output Q1S_RESPTIMEOUT14 = CELL80.OUT_Q3;
				output Q1S_RESPTIMEOUT15 = CELL80.OUT_Q0;
				output Q1S_RESPTIMEOUT16 = CELL79.OUT_F3;
				output Q1S_RESPTIMEOUT17 = CELL78.OUT_F3;
				output Q1S_RESPTIMEOUT18 = CELL79.OUT_Q3;
				output Q1S_RESPTIMEOUT19 = CELL79.OUT_Q2;
				output Q1S_RESPTIMEOUT2 = CELL78.OUT_F5;
				output Q1S_RESPTIMEOUT20 = CELL79.OUT_Q1;
				output Q1S_RESPTIMEOUT21 = CELL78.OUT_F6;
				output Q1S_RESPTIMEOUT22 = CELL78.OUT_F1;
				output Q1S_RESPTIMEOUT23 = CELL78.OUT_F0;
				output Q1S_RESPTIMEOUT3 = CELL79.OUT_Q5;
				output Q1S_RESPTIMEOUT4 = CELL79.OUT_F5;
				output Q1S_RESPTIMEOUT5 = CELL79.OUT_F1;
				output Q1S_RESPTIMEOUT6 = CELL79.OUT_F0;
				output Q1S_RESPTIMEOUT7 = CELL79.OUT_Q6;
				output Q1S_RESPTIMEOUT8 = CELL79.OUT_F6;
				output Q1S_RESPTIMEOUT9 = CELL80.OUT_Q2;
				input Q1S_RIOCLK = CELL82.IMUX_CLK0_DELAY;
				input Q1S_RIORSTN = CELL82.IMUX_LSR1;
				output Q1S_RLNKBEATS0 = CELL87.OUT_F4;
				output Q1S_RLNKBEATS1 = CELL87.OUT_F3;
				output Q1S_RLNKBEATS2 = CELL87.OUT_F2;
				output Q1S_RLNKBEATS3 = CELL87.OUT_F1;
				output Q1S_RLNKBEATS4 = CELL87.OUT_F0;
				output Q1S_RLNKBEATS5 = CELL87.OUT_Q7;
				output Q1S_RLNKBEATS6 = CELL87.OUT_Q6;
				output Q1S_RLNKBEATS7 = CELL87.OUT_Q5;
				output Q1S_RLNKD0 = CELL92.OUT_Q4;
				output Q1S_RLNKD1 = CELL92.OUT_Q3;
				output Q1S_RLNKD10 = CELL91.OUT_F2;
				output Q1S_RLNKD11 = CELL91.OUT_Q7;
				output Q1S_RLNKD12 = CELL91.OUT_Q6;
				output Q1S_RLNKD13 = CELL91.OUT_Q5;
				output Q1S_RLNKD14 = CELL91.OUT_Q4;
				output Q1S_RLNKD15 = CELL91.OUT_Q2;
				output Q1S_RLNKD16 = CELL90.OUT_F7;
				output Q1S_RLNKD17 = CELL90.OUT_F6;
				output Q1S_RLNKD18 = CELL90.OUT_F5;
				output Q1S_RLNKD19 = CELL90.OUT_F4;
				output Q1S_RLNKD2 = CELL92.OUT_Q2;
				output Q1S_RLNKD20 = CELL90.OUT_F3;
				output Q1S_RLNKD21 = CELL90.OUT_F2;
				output Q1S_RLNKD22 = CELL90.OUT_F1;
				output Q1S_RLNKD23 = CELL90.OUT_F0;
				output Q1S_RLNKD24 = CELL90.OUT_Q7;
				output Q1S_RLNKD25 = CELL90.OUT_Q6;
				output Q1S_RLNKD26 = CELL90.OUT_Q5;
				output Q1S_RLNKD27 = CELL90.OUT_Q4;
				output Q1S_RLNKD28 = CELL90.OUT_Q3;
				output Q1S_RLNKD29 = CELL90.OUT_Q2;
				output Q1S_RLNKD3 = CELL92.OUT_Q1;
				output Q1S_RLNKD30 = CELL90.OUT_Q1;
				output Q1S_RLNKD31 = CELL89.OUT_F6;
				output Q1S_RLNKD32 = CELL89.OUT_F5;
				output Q1S_RLNKD33 = CELL89.OUT_F4;
				output Q1S_RLNKD34 = CELL89.OUT_F3;
				output Q1S_RLNKD35 = CELL89.OUT_F2;
				output Q1S_RLNKD36 = CELL89.OUT_F1;
				output Q1S_RLNKD37 = CELL89.OUT_F0;
				output Q1S_RLNKD38 = CELL89.OUT_Q7;
				output Q1S_RLNKD39 = CELL89.OUT_Q6;
				output Q1S_RLNKD4 = CELL92.OUT_Q0;
				output Q1S_RLNKD40 = CELL89.OUT_Q5;
				output Q1S_RLNKD41 = CELL89.OUT_Q4;
				output Q1S_RLNKD42 = CELL89.OUT_Q3;
				output Q1S_RLNKD43 = CELL89.OUT_Q2;
				output Q1S_RLNKD44 = CELL89.OUT_Q1;
				output Q1S_RLNKD45 = CELL89.OUT_Q0;
				output Q1S_RLNKD46 = CELL88.OUT_F7;
				output Q1S_RLNKD47 = CELL88.OUT_F6;
				output Q1S_RLNKD48 = CELL88.OUT_F5;
				output Q1S_RLNKD49 = CELL88.OUT_F4;
				output Q1S_RLNKD5 = CELL91.OUT_F7;
				output Q1S_RLNKD50 = CELL88.OUT_F3;
				output Q1S_RLNKD51 = CELL88.OUT_F2;
				output Q1S_RLNKD52 = CELL88.OUT_F1;
				output Q1S_RLNKD53 = CELL88.OUT_F0;
				output Q1S_RLNKD54 = CELL88.OUT_Q7;
				output Q1S_RLNKD55 = CELL88.OUT_Q5;
				output Q1S_RLNKD56 = CELL88.OUT_Q4;
				output Q1S_RLNKD57 = CELL88.OUT_Q3;
				output Q1S_RLNKD58 = CELL88.OUT_Q2;
				output Q1S_RLNKD59 = CELL88.OUT_Q1;
				output Q1S_RLNKD6 = CELL91.OUT_F6;
				output Q1S_RLNKD60 = CELL88.OUT_Q0;
				output Q1S_RLNKD61 = CELL87.OUT_F7;
				output Q1S_RLNKD62 = CELL87.OUT_F6;
				output Q1S_RLNKD63 = CELL87.OUT_F5;
				output Q1S_RLNKD7 = CELL91.OUT_F5;
				output Q1S_RLNKD8 = CELL91.OUT_F4;
				output Q1S_RLNKD9 = CELL91.OUT_F3;
				input Q1S_RLNKDSTDSCN = CELL83.IMUX_D6;
				input Q1S_RLNKDSTRDYN = CELL82.IMUX_A7;
				output Q1S_RLNKEOFN = CELL92.OUT_F3;
				output Q1S_RLNKREM0 = CELL92.OUT_Q7;
				output Q1S_RLNKREM1 = CELL92.OUT_Q6;
				output Q1S_RLNKREM2 = CELL92.OUT_Q5;
				output Q1S_RLNKSOFN = CELL92.OUT_F4;
				output Q1S_RLNKSRCRDYN = CELL92.OUT_F5;
				output Q1S_RXINITN = CELL82.OUT_F6;
				input Q1S_RXPFORCERETRYN = CELL72.IMUX_B3;
				input Q1S_RXSYNCCTRL0 = CELL80.IMUX_D5;
				input Q1S_RXSYNCCTRL1 = CELL80.IMUX_D2;
				input Q1S_SOFTRSTN = CELL81.IMUX_LSR0;
				output Q1S_STATUS0 = CELL82.OUT_F1;
				output Q1S_STATUS1 = CELL82.OUT_Q0;
				output Q1S_STATUS10 = CELL75.OUT_Q5;
				output Q1S_STATUS11 = CELL74.OUT_F4;
				output Q1S_STATUS12 = CELL81.OUT_F5;
				output Q1S_STATUS13 = CELL83.OUT_Q4;
				output Q1S_STATUS14 = CELL80.OUT_F0;
				output Q1S_STATUS15 = CELL92.OUT_F0;
				output Q1S_STATUS16 = CELL79.OUT_F2;
				output Q1S_STATUS17 = CELL76.OUT_F5;
				output Q1S_STATUS18 = CELL82.OUT_Q7;
				output Q1S_STATUS19 = CELL82.OUT_F3;
				output Q1S_STATUS2 = CELL82.OUT_Q4;
				output Q1S_STATUS20 = CELL77.OUT_F0;
				output Q1S_STATUS21 = CELL83.OUT_F0;
				output Q1S_STATUS3 = CELL81.OUT_F4;
				output Q1S_STATUS4 = CELL82.OUT_Q2;
				output Q1S_STATUS5 = CELL82.OUT_F0;
				output Q1S_STATUS6 = CELL81.OUT_F2;
				output Q1S_STATUS7 = CELL82.OUT_F2;
				output Q1S_STATUS8 = CELL81.OUT_F3;
				output Q1S_STATUS9 = CELL90.OUT_Q0;
				input Q1S_SYSRSTIN = CELL81.IMUX_LSR1;
				output Q1S_SYSRSTON = CELL79.OUT_Q4;
				input Q1S_TIMBISTBANKSEL0 = CELL71.IMUX_D6;
				input Q1S_TIMBISTBANKSEL1 = CELL71.IMUX_C5;
				input Q1S_TIMBISTBANKSEL2 = CELL71.IMUX_C2;
				input Q1S_TIMBISTBANKSEL3 = CELL71.IMUX_D7;
				input Q1S_TIMBISTMODE = CELL71.IMUX_B5;
				input Q1S_TIMBISTRA0 = CELL71.IMUX_C3;
				input Q1S_TIMBISTRA1 = CELL71.IMUX_C4;
				input Q1S_TIMBISTRA2 = CELL71.IMUX_D4;
				input Q1S_TIMBISTRA3 = CELL71.IMUX_D3;
				input Q1S_TIMBISTRA4 = CELL70.IMUX_A5;
				input Q1S_TIMBISTRA5 = CELL70.IMUX_A2;
				input Q1S_TIMBISTRA6 = CELL70.IMUX_B4;
				input Q1S_TIMBISTRA7 = CELL70.IMUX_C5;
				input Q1S_TIMBISTRE = CELL71.IMUX_B2;
				input Q1S_TIMBISTSDI0 = CELL70.IMUX_D3;
				input Q1S_TIMBISTSDI1 = CELL69.IMUX_A5;
				input Q1S_TIMBISTSDI10 = CELL70.IMUX_D5;
				input Q1S_TIMBISTSDI11 = CELL70.IMUX_B5;
				input Q1S_TIMBISTSDI12 = CELL70.IMUX_A3;
				input Q1S_TIMBISTSDI13 = CELL71.IMUX_D5;
				input Q1S_TIMBISTSDI14 = CELL71.IMUX_C6;
				input Q1S_TIMBISTSDI15 = CELL71.IMUX_C7;
				input Q1S_TIMBISTSDI16 = CELL71.IMUX_B4;
				input Q1S_TIMBISTSDI17 = CELL71.IMUX_A3;
				input Q1S_TIMBISTSDI18 = CELL72.IMUX_D2;
				input Q1S_TIMBISTSDI19 = CELL72.IMUX_D3;
				input Q1S_TIMBISTSDI2 = CELL69.IMUX_A3;
				input Q1S_TIMBISTSDI20 = CELL72.IMUX_D5;
				input Q1S_TIMBISTSDI21 = CELL72.IMUX_D6;
				input Q1S_TIMBISTSDI22 = CELL72.IMUX_C2;
				input Q1S_TIMBISTSDI23 = CELL72.IMUX_C3;
				input Q1S_TIMBISTSDI24 = CELL72.IMUX_C4;
				input Q1S_TIMBISTSDI25 = CELL72.IMUX_C6;
				input Q1S_TIMBISTSDI26 = CELL72.IMUX_C7;
				input Q1S_TIMBISTSDI27 = CELL72.IMUX_C5;
				input Q1S_TIMBISTSDI28 = CELL72.IMUX_D7;
				input Q1S_TIMBISTSDI29 = CELL72.IMUX_D4;
				input Q1S_TIMBISTSDI3 = CELL69.IMUX_B5;
				input Q1S_TIMBISTSDI30 = CELL71.IMUX_A7;
				input Q1S_TIMBISTSDI31 = CELL71.IMUX_A6;
				input Q1S_TIMBISTSDI32 = CELL71.IMUX_A4;
				input Q1S_TIMBISTSDI33 = CELL71.IMUX_A2;
				input Q1S_TIMBISTSDI34 = CELL71.IMUX_B7;
				input Q1S_TIMBISTSDI35 = CELL71.IMUX_B6;
				input Q1S_TIMBISTSDI4 = CELL69.IMUX_B2;
				input Q1S_TIMBISTSDI5 = CELL69.IMUX_D2;
				input Q1S_TIMBISTSDI6 = CELL68.IMUX_A7;
				input Q1S_TIMBISTSDI7 = CELL69.IMUX_C3;
				input Q1S_TIMBISTSDI8 = CELL69.IMUX_A6;
				input Q1S_TIMBISTSDI9 = CELL69.IMUX_A7;
				input Q1S_TIMBISTWA0 = CELL70.IMUX_C4;
				input Q1S_TIMBISTWA1 = CELL70.IMUX_C2;
				input Q1S_TIMBISTWA2 = CELL70.IMUX_C3;
				input Q1S_TIMBISTWA3 = CELL70.IMUX_B3;
				input Q1S_TIMBISTWA4 = CELL70.IMUX_D4;
				input Q1S_TIMBISTWA5 = CELL70.IMUX_B2;
				input Q1S_TIMBISTWA6 = CELL70.IMUX_A4;
				input Q1S_TIMBISTWA7 = CELL71.IMUX_D2;
				input Q1S_TIMBISTWE = CELL71.IMUX_B3;
				input Q1S_TISCANCLK = CELL81.IMUX_CLK1_DELAY;
				input Q1S_TISCANENA = CELL80.IMUX_LSR0;
				input Q1S_TISCANI0 = CELL76.IMUX_CE2;
				input Q1S_TISCANI1 = CELL83.IMUX_CE2;
				input Q1S_TISCANI10 = CELL77.IMUX_CE1;
				input Q1S_TISCANI11 = CELL78.IMUX_CE1;
				input Q1S_TISCANI12 = CELL78.IMUX_CE0;
				input Q1S_TISCANI13 = CELL77.IMUX_CE2;
				input Q1S_TISCANI14 = CELL81.IMUX_CE1;
				input Q1S_TISCANI15 = CELL83.IMUX_CE3;
				input Q1S_TISCANI16 = CELL83.IMUX_CE1;
				input Q1S_TISCANI17 = CELL81.IMUX_CE2;
				input Q1S_TISCANI18 = CELL82.IMUX_CE2;
				input Q1S_TISCANI19 = CELL83.IMUX_CE0;
				input Q1S_TISCANI2 = CELL76.IMUX_CE1;
				input Q1S_TISCANI20 = CELL81.IMUX_CE0;
				input Q1S_TISCANI21 = CELL78.IMUX_CE3;
				input Q1S_TISCANI22 = CELL80.IMUX_CE3;
				input Q1S_TISCANI23 = CELL79.IMUX_CE0;
				input Q1S_TISCANI24 = CELL80.IMUX_CE2;
				input Q1S_TISCANI25 = CELL79.IMUX_CE1;
				input Q1S_TISCANI26 = CELL80.IMUX_CE1;
				input Q1S_TISCANI27 = CELL80.IMUX_CE0;
				input Q1S_TISCANI28 = CELL79.IMUX_CE2;
				input Q1S_TISCANI29 = CELL79.IMUX_CE3;
				input Q1S_TISCANI3 = CELL78.IMUX_CE2;
				input Q1S_TISCANI4 = CELL82.IMUX_CE0;
				input Q1S_TISCANI5 = CELL81.IMUX_CE3;
				input Q1S_TISCANI6 = CELL77.IMUX_CE3;
				input Q1S_TISCANI7 = CELL82.IMUX_CE3;
				input Q1S_TISCANI8 = CELL82.IMUX_CE1;
				input Q1S_TISCANI9 = CELL77.IMUX_CE0;
				input Q1S_TISCANMODE = CELL77.IMUX_LSR1;
				output Q1S_TISCANO0 = CELL63.OUT_F3;
				output Q1S_TISCANO1 = CELL92.OUT_F1;
				output Q1S_TISCANO10 = CELL70.OUT_Q4;
				output Q1S_TISCANO11 = CELL69.OUT_Q2;
				output Q1S_TISCANO12 = CELL61.OUT_Q6;
				output Q1S_TISCANO13 = CELL57.OUT_F2;
				output Q1S_TISCANO14 = CELL63.OUT_Q3;
				output Q1S_TISCANO15 = CELL74.OUT_F1;
				output Q1S_TISCANO16 = CELL88.OUT_Q6;
				output Q1S_TISCANO17 = CELL77.OUT_F2;
				output Q1S_TISCANO18 = CELL83.OUT_Q3;
				output Q1S_TISCANO19 = CELL74.OUT_F2;
				output Q1S_TISCANO2 = CELL92.OUT_F6;
				output Q1S_TISCANO20 = CELL81.OUT_Q7;
				output Q1S_TISCANO21 = CELL81.OUT_F0;
				output Q1S_TISCANO22 = CELL81.OUT_F1;
				output Q1S_TISCANO23 = CELL81.OUT_F6;
				output Q1S_TISCANO24 = CELL82.OUT_Q3;
				output Q1S_TISCANO25 = CELL82.OUT_Q5;
				output Q1S_TISCANO26 = CELL82.OUT_Q6;
				output Q1S_TISCANO27 = CELL82.OUT_F5;
				output Q1S_TISCANO28 = CELL83.OUT_Q1;
				output Q1S_TISCANO29 = CELL83.OUT_Q6;
				output Q1S_TISCANO3 = CELL77.OUT_Q3;
				output Q1S_TISCANO4 = CELL77.OUT_F1;
				output Q1S_TISCANO5 = CELL67.OUT_Q2;
				output Q1S_TISCANO6 = CELL80.OUT_F2;
				output Q1S_TISCANO7 = CELL80.OUT_F6;
				output Q1S_TISCANO8 = CELL81.OUT_Q2;
				output Q1S_TISCANO9 = CELL57.OUT_Q6;
				input Q1S_TISCANRSTN = CELL77.IMUX_LSR0;
				input Q1S_TLNKD0 = CELL83.IMUX_A4;
				input Q1S_TLNKD1 = CELL83.IMUX_C7;
				input Q1S_TLNKD10 = CELL83.IMUX_B2;
				input Q1S_TLNKD11 = CELL83.IMUX_A7;
				input Q1S_TLNKD12 = CELL83.IMUX_C5;
				input Q1S_TLNKD13 = CELL83.IMUX_D3;
				input Q1S_TLNKD14 = CELL82.IMUX_C6;
				input Q1S_TLNKD15 = CELL83.IMUX_D2;
				input Q1S_TLNKD16 = CELL83.IMUX_C6;
				input Q1S_TLNKD17 = CELL82.IMUX_A2;
				input Q1S_TLNKD18 = CELL83.IMUX_C3;
				input Q1S_TLNKD19 = CELL82.IMUX_B2;
				input Q1S_TLNKD2 = CELL83.IMUX_B7;
				input Q1S_TLNKD20 = CELL83.IMUX_C2;
				input Q1S_TLNKD21 = CELL82.IMUX_A6;
				input Q1S_TLNKD22 = CELL82.IMUX_C5;
				input Q1S_TLNKD23 = CELL82.IMUX_C3;
				input Q1S_TLNKD24 = CELL82.IMUX_C2;
				input Q1S_TLNKD25 = CELL82.IMUX_D7;
				input Q1S_TLNKD26 = CELL82.IMUX_B5;
				input Q1S_TLNKD27 = CELL82.IMUX_D6;
				input Q1S_TLNKD28 = CELL82.IMUX_C4;
				input Q1S_TLNKD29 = CELL82.IMUX_B7;
				input Q1S_TLNKD3 = CELL83.IMUX_A5;
				input Q1S_TLNKD30 = CELL82.IMUX_A5;
				input Q1S_TLNKD31 = CELL82.IMUX_B3;
				input Q1S_TLNKD32 = CELL82.IMUX_A4;
				input Q1S_TLNKD33 = CELL82.IMUX_B6;
				input Q1S_TLNKD34 = CELL82.IMUX_B4;
				input Q1S_TLNKD35 = CELL82.IMUX_D5;
				input Q1S_TLNKD36 = CELL82.IMUX_D4;
				input Q1S_TLNKD37 = CELL82.IMUX_D3;
				input Q1S_TLNKD38 = CELL82.IMUX_D2;
				input Q1S_TLNKD39 = CELL81.IMUX_A7;
				input Q1S_TLNKD4 = CELL83.IMUX_A6;
				input Q1S_TLNKD40 = CELL81.IMUX_A6;
				input Q1S_TLNKD41 = CELL81.IMUX_A5;
				input Q1S_TLNKD42 = CELL81.IMUX_A4;
				input Q1S_TLNKD43 = CELL81.IMUX_A3;
				input Q1S_TLNKD44 = CELL81.IMUX_A2;
				input Q1S_TLNKD45 = CELL81.IMUX_B7;
				input Q1S_TLNKD46 = CELL81.IMUX_B6;
				input Q1S_TLNKD47 = CELL81.IMUX_B5;
				input Q1S_TLNKD48 = CELL81.IMUX_B4;
				input Q1S_TLNKD49 = CELL81.IMUX_B3;
				input Q1S_TLNKD5 = CELL83.IMUX_D4;
				input Q1S_TLNKD50 = CELL81.IMUX_B2;
				input Q1S_TLNKD51 = CELL81.IMUX_C7;
				input Q1S_TLNKD52 = CELL81.IMUX_C6;
				input Q1S_TLNKD53 = CELL81.IMUX_C5;
				input Q1S_TLNKD54 = CELL81.IMUX_C4;
				input Q1S_TLNKD55 = CELL81.IMUX_C3;
				input Q1S_TLNKD56 = CELL81.IMUX_C2;
				input Q1S_TLNKD57 = CELL81.IMUX_D7;
				input Q1S_TLNKD58 = CELL81.IMUX_D6;
				input Q1S_TLNKD59 = CELL81.IMUX_D5;
				input Q1S_TLNKD6 = CELL82.IMUX_A3;
				input Q1S_TLNKD60 = CELL81.IMUX_D4;
				input Q1S_TLNKD61 = CELL81.IMUX_D3;
				input Q1S_TLNKD62 = CELL81.IMUX_D2;
				input Q1S_TLNKD63 = CELL80.IMUX_A7;
				input Q1S_TLNKD7 = CELL83.IMUX_B5;
				input Q1S_TLNKD8 = CELL83.IMUX_B4;
				input Q1S_TLNKD9 = CELL83.IMUX_B3;
				output Q1S_TLNKDSTRDYN = CELL92.OUT_F2;
				input Q1S_TLNKEOFN = CELL83.IMUX_D5;
				input Q1S_TLNKREM0 = CELL83.IMUX_A3;
				input Q1S_TLNKREM1 = CELL83.IMUX_A2;
				input Q1S_TLNKREM2 = CELL82.IMUX_C7;
				input Q1S_TLNKSOFN = CELL83.IMUX_D7;
				input Q1S_TLNKSRCDSCN = CELL83.IMUX_C4;
				input Q1S_TLNKSRCRDYN = CELL83.IMUX_B6;
				output Q1S_TOMBISTDO0 = CELL74.OUT_F3;
				output Q1S_TOMBISTDO1 = CELL68.OUT_F3;
				output Q1S_TOMBISTDO10 = CELL65.OUT_Q5;
				output Q1S_TOMBISTDO11 = CELL65.OUT_Q4;
				output Q1S_TOMBISTDO12 = CELL65.OUT_F2;
				output Q1S_TOMBISTDO13 = CELL65.OUT_F3;
				output Q1S_TOMBISTDO14 = CELL66.OUT_Q3;
				output Q1S_TOMBISTDO15 = CELL66.OUT_Q5;
				output Q1S_TOMBISTDO16 = CELL66.OUT_F5;
				output Q1S_TOMBISTDO17 = CELL67.OUT_Q0;
				output Q1S_TOMBISTDO18 = CELL67.OUT_Q1;
				output Q1S_TOMBISTDO19 = CELL67.OUT_Q5;
				output Q1S_TOMBISTDO2 = CELL67.OUT_Q6;
				output Q1S_TOMBISTDO20 = CELL67.OUT_Q4;
				output Q1S_TOMBISTDO21 = CELL67.OUT_F1;
				output Q1S_TOMBISTDO22 = CELL67.OUT_F0;
				output Q1S_TOMBISTDO23 = CELL67.OUT_F2;
				output Q1S_TOMBISTDO24 = CELL67.OUT_F5;
				output Q1S_TOMBISTDO25 = CELL68.OUT_Q4;
				output Q1S_TOMBISTDO26 = CELL72.OUT_F4;
				output Q1S_TOMBISTDO27 = CELL74.OUT_Q1;
				output Q1S_TOMBISTDO28 = CELL74.OUT_Q3;
				output Q1S_TOMBISTDO29 = CELL74.OUT_F0;
				output Q1S_TOMBISTDO3 = CELL66.OUT_F7;
				output Q1S_TOMBISTDO30 = CELL74.OUT_Q6;
				output Q1S_TOMBISTDO31 = CELL74.OUT_Q7;
				output Q1S_TOMBISTDO32 = CELL74.OUT_Q5;
				output Q1S_TOMBISTDO33 = CELL74.OUT_Q4;
				output Q1S_TOMBISTDO34 = CELL74.OUT_Q2;
				output Q1S_TOMBISTDO35 = CELL73.OUT_Q4;
				output Q1S_TOMBISTDO4 = CELL66.OUT_Q0;
				output Q1S_TOMBISTDO5 = CELL65.OUT_Q6;
				output Q1S_TOMBISTDO6 = CELL64.OUT_F3;
				output Q1S_TOMBISTDO7 = CELL64.OUT_Q1;
				output Q1S_TOMBISTDO8 = CELL63.OUT_F6;
				output Q1S_TOMBISTDO9 = CELL64.OUT_F4;
				input Q1S_TPORTCHARISK0 = CELL76.IMUX_C2;
				input Q1S_TPORTCHARISK1 = CELL75.IMUX_A2;
				input Q1S_TPORTCHARISK2 = CELL75.IMUX_A3;
				input Q1S_TPORTCHARISK3 = CELL76.IMUX_C5;
				input Q1S_TPORTCHARISK4 = CELL75.IMUX_B6;
				input Q1S_TPORTCHARISK5 = CELL76.IMUX_B2;
				input Q1S_TPORTCHARISK6 = CELL76.IMUX_C3;
				input Q1S_TPORTCHARISK7 = CELL76.IMUX_B3;
				input Q1S_TPORTENABLEN = CELL80.IMUX_C5;
				input Q1S_TPORTTDI0 = CELL73.IMUX_D4;
				input Q1S_TPORTTDI1 = CELL74.IMUX_B5;
				input Q1S_TPORTTDI10 = CELL72.IMUX_A4;
				input Q1S_TPORTTDI11 = CELL73.IMUX_D5;
				input Q1S_TPORTTDI12 = CELL72.IMUX_A5;
				input Q1S_TPORTTDI13 = CELL75.IMUX_C2;
				input Q1S_TPORTTDI14 = CELL75.IMUX_D2;
				input Q1S_TPORTTDI15 = CELL75.IMUX_B7;
				input Q1S_TPORTTDI16 = CELL73.IMUX_D6;
				input Q1S_TPORTTDI17 = CELL74.IMUX_B4;
				input Q1S_TPORTTDI18 = CELL72.IMUX_A2;
				input Q1S_TPORTTDI19 = CELL72.IMUX_B4;
				input Q1S_TPORTTDI2 = CELL72.IMUX_A6;
				input Q1S_TPORTTDI20 = CELL72.IMUX_B6;
				input Q1S_TPORTTDI21 = CELL74.IMUX_A3;
				input Q1S_TPORTTDI22 = CELL75.IMUX_C5;
				input Q1S_TPORTTDI23 = CELL74.IMUX_A7;
				input Q1S_TPORTTDI24 = CELL73.IMUX_B4;
				input Q1S_TPORTTDI25 = CELL74.IMUX_B6;
				input Q1S_TPORTTDI26 = CELL73.IMUX_A6;
				input Q1S_TPORTTDI27 = CELL73.IMUX_B7;
				input Q1S_TPORTTDI28 = CELL73.IMUX_C5;
				input Q1S_TPORTTDI29 = CELL74.IMUX_C4;
				input Q1S_TPORTTDI3 = CELL72.IMUX_A3;
				input Q1S_TPORTTDI30 = CELL74.IMUX_A4;
				input Q1S_TPORTTDI31 = CELL75.IMUX_B2;
				input Q1S_TPORTTDI32 = CELL75.IMUX_D6;
				input Q1S_TPORTTDI33 = CELL74.IMUX_A6;
				input Q1S_TPORTTDI34 = CELL74.IMUX_D6;
				input Q1S_TPORTTDI35 = CELL73.IMUX_B6;
				input Q1S_TPORTTDI36 = CELL73.IMUX_A5;
				input Q1S_TPORTTDI37 = CELL75.IMUX_D4;
				input Q1S_TPORTTDI38 = CELL75.IMUX_C6;
				input Q1S_TPORTTDI39 = CELL75.IMUX_C4;
				input Q1S_TPORTTDI4 = CELL72.IMUX_A7;
				input Q1S_TPORTTDI40 = CELL74.IMUX_D3;
				input Q1S_TPORTTDI41 = CELL75.IMUX_D5;
				input Q1S_TPORTTDI42 = CELL73.IMUX_A4;
				input Q1S_TPORTTDI43 = CELL73.IMUX_C6;
				input Q1S_TPORTTDI44 = CELL74.IMUX_D7;
				input Q1S_TPORTTDI45 = CELL74.IMUX_A2;
				input Q1S_TPORTTDI46 = CELL74.IMUX_B2;
				input Q1S_TPORTTDI47 = CELL74.IMUX_B3;
				input Q1S_TPORTTDI48 = CELL73.IMUX_D7;
				input Q1S_TPORTTDI49 = CELL73.IMUX_C7;
				input Q1S_TPORTTDI5 = CELL74.IMUX_A5;
				input Q1S_TPORTTDI50 = CELL72.IMUX_B5;
				input Q1S_TPORTTDI51 = CELL74.IMUX_D2;
				input Q1S_TPORTTDI52 = CELL73.IMUX_C4;
				input Q1S_TPORTTDI53 = CELL75.IMUX_B5;
				input Q1S_TPORTTDI54 = CELL74.IMUX_C5;
				input Q1S_TPORTTDI55 = CELL74.IMUX_C2;
				input Q1S_TPORTTDI56 = CELL74.IMUX_D4;
				input Q1S_TPORTTDI57 = CELL74.IMUX_C7;
				input Q1S_TPORTTDI58 = CELL73.IMUX_A7;
				input Q1S_TPORTTDI59 = CELL73.IMUX_B5;
				input Q1S_TPORTTDI6 = CELL75.IMUX_D3;
				input Q1S_TPORTTDI60 = CELL74.IMUX_C3;
				input Q1S_TPORTTDI61 = CELL74.IMUX_C6;
				input Q1S_TPORTTDI62 = CELL74.IMUX_B7;
				input Q1S_TPORTTDI63 = CELL75.IMUX_C3;
				input Q1S_TPORTTDI7 = CELL75.IMUX_D7;
				input Q1S_TPORTTDI8 = CELL74.IMUX_D5;
				input Q1S_TPORTTDI9 = CELL75.IMUX_C7;
				output Q1S_TXENQUEUEFLOWN0 = CELL81.OUT_Q6;
				output Q1S_TXENQUEUEFLOWN1 = CELL81.OUT_Q4;
				output Q1S_TXENQUEUEFLOWN2 = CELL81.OUT_Q0;
				output Q1S_TXENQUEUEFLOWN3 = CELL81.OUT_Q1;
				output Q1S_TXFLOWCTRLSTATE0 = CELL81.OUT_F7;
				output Q1S_TXFLOWCTRLSTATE1 = CELL82.OUT_Q1;
				output Q1S_TXFLOWCTRLSTATE2 = CELL83.OUT_Q0;
				output Q1S_TXFLOWCTRLSTATE3 = CELL82.OUT_F4;
				output Q1S_TXFLOWCTRLSTATE4 = CELL83.OUT_Q5;
				output Q1S_TXINITN = CELL82.OUT_F7;
				output Q1S_TXLANESILENCECH0 = CELL77.OUT_Q4;
				output Q1S_TXLANESILENCECH1 = CELL76.OUT_Q4;
				output Q1S_TXLANESILENCECH2 = CELL76.OUT_F4;
				output Q1S_TXLANESILENCECH3 = CELL76.OUT_Q5;
				input Q1S_TXSYNCCTRL0 = CELL80.IMUX_C2;
				input Q1S_TXSYNCCTRL1 = CELL80.IMUX_D7;
				input Q1S_WM00 = CELL80.IMUX_B4;
				input Q1S_WM01 = CELL80.IMUX_B5;
				input Q1S_WM02 = CELL80.IMUX_C7;
				input Q1S_WM03 = CELL80.IMUX_A3;
				input Q1S_WM10 = CELL80.IMUX_B3;
				input Q1S_WM11 = CELL80.IMUX_A2;
				input Q1S_WM12 = CELL80.IMUX_B6;
				input Q1S_WM13 = CELL80.IMUX_B2;
				input Q1S_WM20 = CELL80.IMUX_C6;
				input Q1S_WM21 = CELL80.IMUX_A5;
				input Q1S_WM22 = CELL80.IMUX_A4;
				input Q1S_WM23 = CELL80.IMUX_B7;
				input Q1_FCDFECOEFF0_0 = CELL108.IMUX_A7;
				input Q1_FCDFECOEFF0_1 = CELL109.IMUX_A0;
				input Q1_FCDFECOEFF0_2 = CELL109.IMUX_A1;
				input Q1_FCDFECOEFF0_3 = CELL109.IMUX_D4;
				input Q1_FCDFECOEFF0_4 = CELL109.IMUX_D5;
				input Q1_FCDFECOEFF0_5 = CELL109.IMUX_D6;
				input Q1_FCDFECOEFF0_6 = CELL109.IMUX_D7;
				input Q1_FCDFECOEFF0_7 = CELL110.IMUX_D0;
				input Q1_FCDFECOEFF1_0 = CELL108.IMUX_B5;
				input Q1_FCDFECOEFF1_1 = CELL108.IMUX_B6;
				input Q1_FCDFECOEFF1_2 = CELL108.IMUX_B7;
				input Q1_FCDFECOEFF1_3 = CELL109.IMUX_B0;
				input Q1_FCDFECOEFF1_4 = CELL109.IMUX_B1;
				input Q1_FCDFECOEFF1_5 = CELL108.IMUX_A4;
				input Q1_FCDFECOEFF1_6 = CELL108.IMUX_A5;
				input Q1_FCDFECOEFF1_7 = CELL108.IMUX_A6;
				input Q1_FCDFECOEFF2_0 = CELL109.IMUX_D1;
				input Q1_FCDFECOEFF2_1 = CELL108.IMUX_C4;
				input Q1_FCDFECOEFF2_2 = CELL108.IMUX_C5;
				input Q1_FCDFECOEFF2_3 = CELL108.IMUX_C6;
				input Q1_FCDFECOEFF2_4 = CELL108.IMUX_C7;
				input Q1_FCDFECOEFF2_5 = CELL109.IMUX_C0;
				input Q1_FCDFECOEFF2_6 = CELL109.IMUX_C1;
				input Q1_FCDFECOEFF2_7 = CELL108.IMUX_B4;
				input Q1_FCDFECOEFF3_0 = CELL107.IMUX_A7;
				input Q1_FCDFECOEFF3_1 = CELL108.IMUX_A0;
				input Q1_FCDFECOEFF3_2 = CELL108.IMUX_A1;
				input Q1_FCDFECOEFF3_3 = CELL108.IMUX_D4;
				input Q1_FCDFECOEFF3_4 = CELL108.IMUX_D5;
				input Q1_FCDFECOEFF3_5 = CELL108.IMUX_D6;
				input Q1_FCDFECOEFF3_6 = CELL108.IMUX_D7;
				input Q1_FCDFECOEFF3_7 = CELL109.IMUX_D0;
				input Q1_FCDFECOEFF4_0 = CELL107.IMUX_B5;
				input Q1_FCDFECOEFF4_1 = CELL107.IMUX_B6;
				input Q1_FCDFECOEFF4_2 = CELL107.IMUX_B7;
				input Q1_FCDFECOEFF4_3 = CELL108.IMUX_B0;
				input Q1_FCDFECOEFF4_4 = CELL108.IMUX_B1;
				input Q1_FCDFECOEFF4_5 = CELL107.IMUX_A4;
				input Q1_FCDFECOEFF4_6 = CELL107.IMUX_A5;
				input Q1_FCDFECOEFF4_7 = CELL107.IMUX_A6;
				input Q1_FCDFECOEFF5_0 = CELL108.IMUX_D1;
				input Q1_FCDFECOEFF5_1 = CELL107.IMUX_C4;
				input Q1_FCDFECOEFF5_2 = CELL107.IMUX_C5;
				input Q1_FCDFECOEFF5_3 = CELL107.IMUX_C6;
				input Q1_FCDFECOEFF5_4 = CELL107.IMUX_C7;
				input Q1_FCDFECOEFF5_5 = CELL108.IMUX_C0;
				input Q1_FCDFECOEFF5_6 = CELL108.IMUX_C1;
				input Q1_FCDFECOEFF5_7 = CELL107.IMUX_B4;
				input Q1_FCDFESIGN1 = CELL107.IMUX_D4;
				input Q1_FCDFESIGN2 = CELL107.IMUX_D5;
				input Q1_FCDFESIGN3 = CELL107.IMUX_D6;
				input Q1_FCDFESIGN4 = CELL107.IMUX_D7;
				input Q1_FCDFESIGN5 = CELL108.IMUX_D0;
				input Q1_FCMPWRUP = CELL110.IMUX_A0;
				input Q1_FCMRST = CELL110.IMUX_C7;
				input Q1_FCSCANMODE = CELL109.IMUX_C5;
				input Q1_FDDFECHSEL0 = CELL110.IMUX_D1;
				input Q1_FDDFECHSEL1 = CELL109.IMUX_C4;
				output Q1_FDDFEDATA0 = CELL106.OUT_F1;
				output Q1_FDDFEDATA1 = CELL106.OUT_Q2;
				output Q1_FDDFEDATA2 = CELL106.OUT_Q3;
				output Q1_FDDFEDATA3 = CELL106.OUT_Q4;
				output Q1_FDDFEDATA4 = CELL106.OUT_Q5;
				output Q1_FDDFEDATA5 = CELL106.OUT_Q6;
				output Q1_FDDFEDATA6 = CELL106.OUT_Q7;
				output Q1_FDDFEDATA7 = CELL107.OUT_Q0;
				output Q1_FDDFEDATA8 = CELL107.OUT_Q1;
				output Q1_FDDFEDATA9 = CELL106.OUT_F2;
				output Q1_FDDFEERR0 = CELL105.OUT_Q7;
				output Q1_FDDFEERR1 = CELL106.OUT_Q0;
				output Q1_FDDFEERR2 = CELL106.OUT_Q1;
				output Q1_FDDFEERR3 = CELL105.OUT_F2;
				output Q1_FDDFEERR4 = CELL105.OUT_F3;
				output Q1_FDDFEERR5 = CELL105.OUT_F4;
				output Q1_FDDFEERR6 = CELL105.OUT_F5;
				output Q1_FDDFEERR7 = CELL105.OUT_F6;
				output Q1_FDDFEERR8 = CELL105.OUT_F7;
				output Q1_FDDFEERR9 = CELL106.OUT_F0;
				input Q1_FIGRPFBRRCLK0 = CELL96.IMUX_CLK1_DELAY;
				input Q1_FIGRPFBRRCLK1 = CELL96.IMUX_CLK0_DELAY;
				input Q1_FIGRPFBTWCLK0 = CELL95.IMUX_CLK1_DELAY;
				input Q1_FIGRPFBTWCLK1 = CELL95.IMUX_CLK0_DELAY;
				input Q1_FIRXTESTCLK = CELL94.IMUX_CLK1_DELAY;
				input Q1_FISYNCCLK = CELL94.IMUX_CLK0_DELAY;
				input Q1_FITMRCLK = CELL109.IMUX_CLK1_DELAY;
				input Q1_FITXTESTCLK = CELL93.IMUX_CLK1_DELAY;
				output Q1_FOREFCLK2FPGA = CELL106.OUT_F7;
				output Q1_HSPLLLOL = CELL108.OUT_F1;
				input Q1_HSPLLPWRUP = CELL109.IMUX_A7;
				input Q1_HSPLLREFCLKI = CELL103.IMUX_CLK1_DELAY;
				input Q1_HSPLLRST = CELL109.IMUX_LSR0;
				output Q1_LSPLLLOL = CELL108.OUT_F0;
				input Q1_LSPLLPWRUP = CELL109.IMUX_A6;
				input Q1_LSPLLREFCLKI = CELL103.IMUX_CLK0_DELAY;
				input Q1_LSPLLRST = CELL109.IMUX_LSR1;
				input Q2CH0_FCALIGNEN = CELL116.IMUX_B2;
				input Q2CH0_FCCDRFORCEDLOCK = CELL132.IMUX_A0;
				input Q2CH0_FCDFERDEN = CELL122.IMUX_CE3;
				input Q2CH0_FCDFEUPD = CELL123.IMUX_CE3;
				input Q2CH0_FCLDRTXEN = CELL116.IMUX_A2;
				input Q2CH0_FCLSMEN = CELL131.IMUX_D2;
				input Q2CH0_FCPCIEDETEN = CELL131.IMUX_B2;
				input Q2CH0_FCPCSRXRST = CELL128.IMUX_LSR0;
				input Q2CH0_FCPCSTXRST = CELL125.IMUX_LSR0;
				input Q2CH0_FCPIPEPHYRESETN = CELL122.IMUX_LSR0;
				input Q2CH0_FCPLLLOL = CELL132.IMUX_A4;
				input Q2CH0_FCRATE0 = CELL117.IMUX_B0;
				input Q2CH0_FCRATE1 = CELL117.IMUX_A5;
				input Q2CH0_FCRATE2 = CELL117.IMUX_A4;
				input Q2CH0_FCRRST = CELL130.IMUX_LSR0;
				input Q2CH0_FCRXPOLARITY = CELL131.IMUX_C0;
				input Q2CH0_FCRXPWRUP = CELL116.IMUX_D3;
				input Q2CH0_FCTMRSTART = CELL120.IMUX_A0;
				input Q2CH0_FCTMRSTOP = CELL120.IMUX_A4;
				input Q2CH0_FCTRST = CELL132.IMUX_LSR0;
				input Q2CH0_FCTXMARGIN0 = CELL132.IMUX_C2;
				input Q2CH0_FCTXMARGIN1 = CELL132.IMUX_C1;
				input Q2CH0_FCTXMARGIN2 = CELL132.IMUX_C0;
				input Q2CH0_FCTXPWRUP = CELL116.IMUX_C3;
				input Q2CH0_FCWORDALGNEN = CELL131.IMUX_C4;
				output Q2CH0_FDLDRRX = CELL119.OUT_F2;
				input Q2CH0_FDLDRTX = CELL132.IMUX_B2;
				output Q2CH0_FDRX0 = CELL133.OUT_Q7;
				output Q2CH0_FDRX1 = CELL133.OUT_Q6;
				output Q2CH0_FDRX10 = CELL133.OUT_F5;
				output Q2CH0_FDRX11 = CELL133.OUT_F4;
				output Q2CH0_FDRX12 = CELL133.OUT_F3;
				output Q2CH0_FDRX13 = CELL133.OUT_F2;
				output Q2CH0_FDRX14 = CELL133.OUT_F1;
				output Q2CH0_FDRX15 = CELL133.OUT_F0;
				output Q2CH0_FDRX16 = CELL132.OUT_Q7;
				output Q2CH0_FDRX17 = CELL132.OUT_Q6;
				output Q2CH0_FDRX18 = CELL132.OUT_Q5;
				output Q2CH0_FDRX19 = CELL132.OUT_Q4;
				output Q2CH0_FDRX2 = CELL133.OUT_Q5;
				output Q2CH0_FDRX20 = CELL132.OUT_Q3;
				output Q2CH0_FDRX21 = CELL132.OUT_Q2;
				output Q2CH0_FDRX22 = CELL132.OUT_Q1;
				output Q2CH0_FDRX23 = CELL132.OUT_Q0;
				output Q2CH0_FDRX24 = CELL132.OUT_F7;
				output Q2CH0_FDRX25 = CELL132.OUT_F6;
				output Q2CH0_FDRX26 = CELL132.OUT_F5;
				output Q2CH0_FDRX27 = CELL132.OUT_F4;
				output Q2CH0_FDRX28 = CELL132.OUT_F3;
				output Q2CH0_FDRX29 = CELL132.OUT_F2;
				output Q2CH0_FDRX3 = CELL133.OUT_Q4;
				output Q2CH0_FDRX30 = CELL132.OUT_F1;
				output Q2CH0_FDRX31 = CELL132.OUT_F0;
				output Q2CH0_FDRX32 = CELL131.OUT_Q7;
				output Q2CH0_FDRX33 = CELL131.OUT_Q6;
				output Q2CH0_FDRX34 = CELL131.OUT_Q5;
				output Q2CH0_FDRX35 = CELL131.OUT_Q4;
				output Q2CH0_FDRX36 = CELL131.OUT_Q3;
				output Q2CH0_FDRX37 = CELL131.OUT_Q2;
				output Q2CH0_FDRX38 = CELL131.OUT_Q1;
				output Q2CH0_FDRX39 = CELL131.OUT_Q0;
				output Q2CH0_FDRX4 = CELL133.OUT_Q3;
				output Q2CH0_FDRX40 = CELL131.OUT_F7;
				output Q2CH0_FDRX41 = CELL131.OUT_F6;
				output Q2CH0_FDRX42 = CELL131.OUT_F5;
				output Q2CH0_FDRX43 = CELL131.OUT_F4;
				output Q2CH0_FDRX44 = CELL131.OUT_F3;
				output Q2CH0_FDRX45 = CELL131.OUT_F2;
				output Q2CH0_FDRX46 = CELL131.OUT_F1;
				output Q2CH0_FDRX47 = CELL131.OUT_F0;
				output Q2CH0_FDRX5 = CELL133.OUT_Q2;
				output Q2CH0_FDRX6 = CELL133.OUT_Q1;
				output Q2CH0_FDRX7 = CELL133.OUT_Q0;
				output Q2CH0_FDRX8 = CELL133.OUT_F7;
				output Q2CH0_FDRX9 = CELL133.OUT_F6;
				input Q2CH0_FDTX0 = CELL131.IMUX_B1;
				input Q2CH0_FDTX1 = CELL131.IMUX_B0;
				input Q2CH0_FDTX10 = CELL130.IMUX_D3;
				input Q2CH0_FDTX11 = CELL130.IMUX_D2;
				input Q2CH0_FDTX12 = CELL130.IMUX_D1;
				input Q2CH0_FDTX13 = CELL130.IMUX_D0;
				input Q2CH0_FDTX14 = CELL130.IMUX_C5;
				input Q2CH0_FDTX15 = CELL130.IMUX_C4;
				input Q2CH0_FDTX16 = CELL130.IMUX_C3;
				input Q2CH0_FDTX17 = CELL130.IMUX_C2;
				input Q2CH0_FDTX18 = CELL130.IMUX_C1;
				input Q2CH0_FDTX19 = CELL130.IMUX_C0;
				input Q2CH0_FDTX2 = CELL131.IMUX_A5;
				input Q2CH0_FDTX20 = CELL130.IMUX_B5;
				input Q2CH0_FDTX21 = CELL130.IMUX_B4;
				input Q2CH0_FDTX22 = CELL130.IMUX_B3;
				input Q2CH0_FDTX23 = CELL130.IMUX_B2;
				input Q2CH0_FDTX24 = CELL130.IMUX_B1;
				input Q2CH0_FDTX25 = CELL130.IMUX_B0;
				input Q2CH0_FDTX26 = CELL130.IMUX_A5;
				input Q2CH0_FDTX27 = CELL130.IMUX_A4;
				input Q2CH0_FDTX28 = CELL130.IMUX_A3;
				input Q2CH0_FDTX29 = CELL130.IMUX_A2;
				input Q2CH0_FDTX3 = CELL131.IMUX_A4;
				input Q2CH0_FDTX30 = CELL130.IMUX_A1;
				input Q2CH0_FDTX31 = CELL130.IMUX_A0;
				input Q2CH0_FDTX32 = CELL129.IMUX_D5;
				input Q2CH0_FDTX33 = CELL129.IMUX_D4;
				input Q2CH0_FDTX34 = CELL129.IMUX_D3;
				input Q2CH0_FDTX35 = CELL129.IMUX_D2;
				input Q2CH0_FDTX36 = CELL129.IMUX_D1;
				input Q2CH0_FDTX37 = CELL129.IMUX_D0;
				input Q2CH0_FDTX38 = CELL129.IMUX_C5;
				input Q2CH0_FDTX39 = CELL129.IMUX_C4;
				input Q2CH0_FDTX4 = CELL131.IMUX_A3;
				input Q2CH0_FDTX40 = CELL129.IMUX_C3;
				input Q2CH0_FDTX41 = CELL129.IMUX_C2;
				input Q2CH0_FDTX42 = CELL129.IMUX_C1;
				input Q2CH0_FDTX43 = CELL129.IMUX_C0;
				input Q2CH0_FDTX44 = CELL129.IMUX_B5;
				input Q2CH0_FDTX45 = CELL129.IMUX_B4;
				input Q2CH0_FDTX46 = CELL129.IMUX_B3;
				input Q2CH0_FDTX47 = CELL129.IMUX_B2;
				input Q2CH0_FDTX48 = CELL129.IMUX_B1;
				input Q2CH0_FDTX49 = CELL129.IMUX_B0;
				input Q2CH0_FDTX5 = CELL131.IMUX_A2;
				input Q2CH0_FDTX6 = CELL131.IMUX_A1;
				input Q2CH0_FDTX7 = CELL131.IMUX_A0;
				input Q2CH0_FDTX8 = CELL130.IMUX_D5;
				input Q2CH0_FDTX9 = CELL130.IMUX_D4;
				input Q2CH0_FIRCLK = CELL126.IMUX_CLK1_DELAY;
				input Q2CH0_FIREFRXCLK = CELL124.IMUX_CLK1_DELAY;
				input Q2CH0_FITCLK = CELL128.IMUX_CLK0_DELAY;
				input Q2CH0_FITMRSTARTCLK = CELL117.IMUX_CLK1_DELAY;
				input Q2CH0_FITMRSTOPCLK = CELL119.IMUX_CLK1_DELAY;
				output Q2CH0_FSCCOVERRUN = CELL118.OUT_Q0;
				output Q2CH0_FSCCUNDERRUN = CELL118.OUT_F4;
				output Q2CH0_FSDFEVLD = CELL121.OUT_Q3;
				output Q2CH0_FSLSM = CELL118.OUT_F0;
				output Q2CH0_FSPCIECON = CELL117.OUT_Q0;
				output Q2CH0_FSPCIEDONE = CELL117.OUT_F4;
				output Q2CH0_FSRCDONE = CELL120.OUT_F3;
				output Q2CH0_FSRLOL = CELL118.OUT_Q4;
				output Q2CH0_FSRLOS = CELL117.OUT_Q4;
				output Q2CH0_FSSKPADDED = CELL119.OUT_F6;
				output Q2CH0_FSSKPDELETED = CELL119.OUT_Q2;
				input Q2CH1_FCALIGNEN = CELL116.IMUX_B3;
				input Q2CH1_FCCDRFORCEDLOCK = CELL132.IMUX_A1;
				input Q2CH1_FCDFERDEN = CELL123.IMUX_CE0;
				input Q2CH1_FCDFEUPD = CELL124.IMUX_CE0;
				input Q2CH1_FCLDRTXEN = CELL116.IMUX_A3;
				input Q2CH1_FCLSMEN = CELL131.IMUX_D3;
				input Q2CH1_FCPCIEDETEN = CELL131.IMUX_B3;
				input Q2CH1_FCPCSRXRST = CELL128.IMUX_LSR1;
				input Q2CH1_FCPCSTXRST = CELL125.IMUX_LSR1;
				input Q2CH1_FCPIPEPHYRESETN = CELL122.IMUX_LSR1;
				input Q2CH1_FCPLLLOL = CELL132.IMUX_A5;
				input Q2CH1_FCRATE0 = CELL117.IMUX_B3;
				input Q2CH1_FCRATE1 = CELL117.IMUX_B2;
				input Q2CH1_FCRATE2 = CELL117.IMUX_B1;
				input Q2CH1_FCRRST = CELL130.IMUX_LSR1;
				input Q2CH1_FCRXPOLARITY = CELL131.IMUX_C1;
				input Q2CH1_FCRXPWRUP = CELL116.IMUX_D4;
				input Q2CH1_FCTMRSTART = CELL120.IMUX_A1;
				input Q2CH1_FCTMRSTOP = CELL120.IMUX_A5;
				input Q2CH1_FCTRST = CELL132.IMUX_LSR1;
				input Q2CH1_FCTXMARGIN0 = CELL132.IMUX_C5;
				input Q2CH1_FCTXMARGIN1 = CELL132.IMUX_C4;
				input Q2CH1_FCTXMARGIN2 = CELL132.IMUX_C3;
				input Q2CH1_FCTXPWRUP = CELL116.IMUX_C4;
				input Q2CH1_FCWORDALGNEN = CELL131.IMUX_C5;
				output Q2CH1_FDLDRRX = CELL119.OUT_F3;
				input Q2CH1_FDLDRTX = CELL132.IMUX_B3;
				output Q2CH1_FDRX0 = CELL130.OUT_Q7;
				output Q2CH1_FDRX1 = CELL130.OUT_Q6;
				output Q2CH1_FDRX10 = CELL130.OUT_F5;
				output Q2CH1_FDRX11 = CELL130.OUT_F4;
				output Q2CH1_FDRX12 = CELL130.OUT_F3;
				output Q2CH1_FDRX13 = CELL130.OUT_F2;
				output Q2CH1_FDRX14 = CELL130.OUT_F1;
				output Q2CH1_FDRX15 = CELL130.OUT_F0;
				output Q2CH1_FDRX16 = CELL129.OUT_Q7;
				output Q2CH1_FDRX17 = CELL129.OUT_Q6;
				output Q2CH1_FDRX18 = CELL129.OUT_Q5;
				output Q2CH1_FDRX19 = CELL129.OUT_Q4;
				output Q2CH1_FDRX2 = CELL130.OUT_Q5;
				output Q2CH1_FDRX20 = CELL129.OUT_Q3;
				output Q2CH1_FDRX21 = CELL129.OUT_Q2;
				output Q2CH1_FDRX22 = CELL129.OUT_Q1;
				output Q2CH1_FDRX23 = CELL129.OUT_Q0;
				output Q2CH1_FDRX24 = CELL129.OUT_F7;
				output Q2CH1_FDRX25 = CELL129.OUT_F6;
				output Q2CH1_FDRX26 = CELL129.OUT_F5;
				output Q2CH1_FDRX27 = CELL129.OUT_F4;
				output Q2CH1_FDRX28 = CELL129.OUT_F3;
				output Q2CH1_FDRX29 = CELL129.OUT_F2;
				output Q2CH1_FDRX3 = CELL130.OUT_Q4;
				output Q2CH1_FDRX30 = CELL129.OUT_F1;
				output Q2CH1_FDRX31 = CELL129.OUT_F0;
				output Q2CH1_FDRX32 = CELL128.OUT_Q7;
				output Q2CH1_FDRX33 = CELL128.OUT_Q6;
				output Q2CH1_FDRX34 = CELL128.OUT_Q5;
				output Q2CH1_FDRX35 = CELL128.OUT_Q4;
				output Q2CH1_FDRX36 = CELL128.OUT_Q3;
				output Q2CH1_FDRX37 = CELL128.OUT_Q2;
				output Q2CH1_FDRX38 = CELL128.OUT_Q1;
				output Q2CH1_FDRX39 = CELL128.OUT_Q0;
				output Q2CH1_FDRX4 = CELL130.OUT_Q3;
				output Q2CH1_FDRX40 = CELL128.OUT_F7;
				output Q2CH1_FDRX41 = CELL128.OUT_F6;
				output Q2CH1_FDRX42 = CELL128.OUT_F5;
				output Q2CH1_FDRX43 = CELL128.OUT_F4;
				output Q2CH1_FDRX44 = CELL128.OUT_F3;
				output Q2CH1_FDRX45 = CELL128.OUT_F2;
				output Q2CH1_FDRX46 = CELL128.OUT_F1;
				output Q2CH1_FDRX47 = CELL128.OUT_F0;
				output Q2CH1_FDRX5 = CELL130.OUT_Q2;
				output Q2CH1_FDRX6 = CELL130.OUT_Q1;
				output Q2CH1_FDRX7 = CELL130.OUT_Q0;
				output Q2CH1_FDRX8 = CELL130.OUT_F7;
				output Q2CH1_FDRX9 = CELL130.OUT_F6;
				input Q2CH1_FDTX0 = CELL129.IMUX_A5;
				input Q2CH1_FDTX1 = CELL129.IMUX_A4;
				input Q2CH1_FDTX10 = CELL128.IMUX_D1;
				input Q2CH1_FDTX11 = CELL128.IMUX_D0;
				input Q2CH1_FDTX12 = CELL128.IMUX_C5;
				input Q2CH1_FDTX13 = CELL128.IMUX_C4;
				input Q2CH1_FDTX14 = CELL128.IMUX_C3;
				input Q2CH1_FDTX15 = CELL128.IMUX_C2;
				input Q2CH1_FDTX16 = CELL128.IMUX_C1;
				input Q2CH1_FDTX17 = CELL128.IMUX_C0;
				input Q2CH1_FDTX18 = CELL128.IMUX_B5;
				input Q2CH1_FDTX19 = CELL128.IMUX_B4;
				input Q2CH1_FDTX2 = CELL129.IMUX_A3;
				input Q2CH1_FDTX20 = CELL128.IMUX_B3;
				input Q2CH1_FDTX21 = CELL128.IMUX_B2;
				input Q2CH1_FDTX22 = CELL128.IMUX_B1;
				input Q2CH1_FDTX23 = CELL128.IMUX_B0;
				input Q2CH1_FDTX24 = CELL128.IMUX_A5;
				input Q2CH1_FDTX25 = CELL128.IMUX_A4;
				input Q2CH1_FDTX26 = CELL128.IMUX_A3;
				input Q2CH1_FDTX27 = CELL128.IMUX_A2;
				input Q2CH1_FDTX28 = CELL128.IMUX_A1;
				input Q2CH1_FDTX29 = CELL128.IMUX_A0;
				input Q2CH1_FDTX3 = CELL129.IMUX_A2;
				input Q2CH1_FDTX30 = CELL127.IMUX_D3;
				input Q2CH1_FDTX31 = CELL127.IMUX_D2;
				input Q2CH1_FDTX32 = CELL127.IMUX_D1;
				input Q2CH1_FDTX33 = CELL127.IMUX_D0;
				input Q2CH1_FDTX34 = CELL126.IMUX_D7;
				input Q2CH1_FDTX35 = CELL126.IMUX_D6;
				input Q2CH1_FDTX36 = CELL127.IMUX_C3;
				input Q2CH1_FDTX37 = CELL127.IMUX_C2;
				input Q2CH1_FDTX38 = CELL127.IMUX_C1;
				input Q2CH1_FDTX39 = CELL127.IMUX_C0;
				input Q2CH1_FDTX4 = CELL129.IMUX_A1;
				input Q2CH1_FDTX40 = CELL126.IMUX_C7;
				input Q2CH1_FDTX41 = CELL126.IMUX_C6;
				input Q2CH1_FDTX42 = CELL127.IMUX_B3;
				input Q2CH1_FDTX43 = CELL127.IMUX_B2;
				input Q2CH1_FDTX44 = CELL127.IMUX_B1;
				input Q2CH1_FDTX45 = CELL127.IMUX_B0;
				input Q2CH1_FDTX46 = CELL126.IMUX_B7;
				input Q2CH1_FDTX47 = CELL126.IMUX_B6;
				input Q2CH1_FDTX48 = CELL127.IMUX_A3;
				input Q2CH1_FDTX49 = CELL127.IMUX_A2;
				input Q2CH1_FDTX5 = CELL129.IMUX_A0;
				input Q2CH1_FDTX6 = CELL128.IMUX_D5;
				input Q2CH1_FDTX7 = CELL128.IMUX_D4;
				input Q2CH1_FDTX8 = CELL128.IMUX_D3;
				input Q2CH1_FDTX9 = CELL128.IMUX_D2;
				input Q2CH1_FIRCLK = CELL126.IMUX_CLK0_DELAY;
				input Q2CH1_FIREFRXCLK = CELL124.IMUX_CLK0_DELAY;
				input Q2CH1_FITCLK = CELL128.IMUX_CLK1_DELAY;
				input Q2CH1_FITMRSTARTCLK = CELL118.IMUX_CLK0_DELAY;
				input Q2CH1_FITMRSTOPCLK = CELL120.IMUX_CLK0_DELAY;
				output Q2CH1_FSCCOVERRUN = CELL118.OUT_Q1;
				output Q2CH1_FSCCUNDERRUN = CELL118.OUT_F5;
				output Q2CH1_FSDFEVLD = CELL121.OUT_Q4;
				output Q2CH1_FSLSM = CELL118.OUT_F1;
				output Q2CH1_FSPCIECON = CELL117.OUT_Q1;
				output Q2CH1_FSPCIEDONE = CELL117.OUT_F5;
				output Q2CH1_FSRCDONE = CELL120.OUT_F4;
				output Q2CH1_FSRLOL = CELL118.OUT_Q5;
				output Q2CH1_FSRLOS = CELL117.OUT_Q5;
				output Q2CH1_FSSKPADDED = CELL119.OUT_F7;
				output Q2CH1_FSSKPDELETED = CELL119.OUT_Q3;
				input Q2CH2_FCALIGNEN = CELL116.IMUX_B4;
				input Q2CH2_FCCDRFORCEDLOCK = CELL132.IMUX_A2;
				input Q2CH2_FCDFERDEN = CELL123.IMUX_CE1;
				input Q2CH2_FCDFEUPD = CELL124.IMUX_CE1;
				input Q2CH2_FCLDRTXEN = CELL116.IMUX_A4;
				input Q2CH2_FCLSMEN = CELL131.IMUX_D4;
				input Q2CH2_FCPCIEDETEN = CELL131.IMUX_B4;
				input Q2CH2_FCPCSRXRST = CELL129.IMUX_LSR0;
				input Q2CH2_FCPCSTXRST = CELL126.IMUX_LSR0;
				input Q2CH2_FCPIPEPHYRESETN = CELL123.IMUX_LSR0;
				input Q2CH2_FCPLLLOL = CELL132.IMUX_B0;
				input Q2CH2_FCRATE0 = CELL117.IMUX_C0;
				input Q2CH2_FCRATE1 = CELL117.IMUX_B5;
				input Q2CH2_FCRATE2 = CELL117.IMUX_B4;
				input Q2CH2_FCRRST = CELL131.IMUX_LSR0;
				input Q2CH2_FCRXPOLARITY = CELL131.IMUX_C2;
				input Q2CH2_FCRXPWRUP = CELL116.IMUX_D5;
				input Q2CH2_FCTMRSTART = CELL120.IMUX_A2;
				input Q2CH2_FCTMRSTOP = CELL120.IMUX_B0;
				input Q2CH2_FCTRST = CELL117.IMUX_LSR0;
				input Q2CH2_FCTXMARGIN0 = CELL132.IMUX_D2;
				input Q2CH2_FCTXMARGIN1 = CELL132.IMUX_D1;
				input Q2CH2_FCTXMARGIN2 = CELL132.IMUX_D0;
				input Q2CH2_FCTXPWRUP = CELL116.IMUX_C5;
				input Q2CH2_FCWORDALGNEN = CELL131.IMUX_D0;
				output Q2CH2_FDLDRRX = CELL119.OUT_F4;
				input Q2CH2_FDLDRTX = CELL132.IMUX_B4;
				output Q2CH2_FDRX0 = CELL127.OUT_Q5;
				output Q2CH2_FDRX1 = CELL127.OUT_Q4;
				output Q2CH2_FDRX10 = CELL127.OUT_F3;
				output Q2CH2_FDRX11 = CELL127.OUT_F2;
				output Q2CH2_FDRX12 = CELL127.OUT_F1;
				output Q2CH2_FDRX13 = CELL127.OUT_F0;
				output Q2CH2_FDRX14 = CELL126.OUT_F7;
				output Q2CH2_FDRX15 = CELL126.OUT_F6;
				output Q2CH2_FDRX16 = CELL126.OUT_Q5;
				output Q2CH2_FDRX17 = CELL126.OUT_Q4;
				output Q2CH2_FDRX18 = CELL126.OUT_Q3;
				output Q2CH2_FDRX19 = CELL126.OUT_Q2;
				output Q2CH2_FDRX2 = CELL127.OUT_Q3;
				output Q2CH2_FDRX20 = CELL126.OUT_Q1;
				output Q2CH2_FDRX21 = CELL126.OUT_Q0;
				output Q2CH2_FDRX22 = CELL125.OUT_Q7;
				output Q2CH2_FDRX23 = CELL125.OUT_Q6;
				output Q2CH2_FDRX24 = CELL126.OUT_F5;
				output Q2CH2_FDRX25 = CELL126.OUT_F4;
				output Q2CH2_FDRX26 = CELL126.OUT_F3;
				output Q2CH2_FDRX27 = CELL126.OUT_F2;
				output Q2CH2_FDRX28 = CELL126.OUT_F1;
				output Q2CH2_FDRX29 = CELL126.OUT_F0;
				output Q2CH2_FDRX3 = CELL127.OUT_Q2;
				output Q2CH2_FDRX30 = CELL125.OUT_F7;
				output Q2CH2_FDRX31 = CELL125.OUT_F6;
				output Q2CH2_FDRX32 = CELL125.OUT_Q5;
				output Q2CH2_FDRX33 = CELL125.OUT_Q4;
				output Q2CH2_FDRX34 = CELL125.OUT_Q3;
				output Q2CH2_FDRX35 = CELL125.OUT_Q2;
				output Q2CH2_FDRX36 = CELL125.OUT_Q1;
				output Q2CH2_FDRX37 = CELL125.OUT_Q0;
				output Q2CH2_FDRX38 = CELL124.OUT_Q7;
				output Q2CH2_FDRX39 = CELL124.OUT_Q6;
				output Q2CH2_FDRX4 = CELL127.OUT_Q1;
				output Q2CH2_FDRX40 = CELL125.OUT_F5;
				output Q2CH2_FDRX41 = CELL125.OUT_F4;
				output Q2CH2_FDRX42 = CELL125.OUT_F3;
				output Q2CH2_FDRX43 = CELL125.OUT_F2;
				output Q2CH2_FDRX44 = CELL125.OUT_F1;
				output Q2CH2_FDRX45 = CELL125.OUT_F0;
				output Q2CH2_FDRX46 = CELL124.OUT_F7;
				output Q2CH2_FDRX47 = CELL124.OUT_F6;
				output Q2CH2_FDRX5 = CELL127.OUT_Q0;
				output Q2CH2_FDRX6 = CELL126.OUT_Q7;
				output Q2CH2_FDRX7 = CELL126.OUT_Q6;
				output Q2CH2_FDRX8 = CELL127.OUT_F5;
				output Q2CH2_FDRX9 = CELL127.OUT_F4;
				input Q2CH2_FDTX0 = CELL127.IMUX_A1;
				input Q2CH2_FDTX1 = CELL127.IMUX_A0;
				input Q2CH2_FDTX10 = CELL126.IMUX_C3;
				input Q2CH2_FDTX11 = CELL126.IMUX_C2;
				input Q2CH2_FDTX12 = CELL126.IMUX_C1;
				input Q2CH2_FDTX13 = CELL126.IMUX_C0;
				input Q2CH2_FDTX14 = CELL125.IMUX_C7;
				input Q2CH2_FDTX15 = CELL125.IMUX_C6;
				input Q2CH2_FDTX16 = CELL126.IMUX_B3;
				input Q2CH2_FDTX17 = CELL126.IMUX_B2;
				input Q2CH2_FDTX18 = CELL126.IMUX_B1;
				input Q2CH2_FDTX19 = CELL126.IMUX_B0;
				input Q2CH2_FDTX2 = CELL126.IMUX_A7;
				input Q2CH2_FDTX20 = CELL125.IMUX_B7;
				input Q2CH2_FDTX21 = CELL125.IMUX_B6;
				input Q2CH2_FDTX22 = CELL126.IMUX_A3;
				input Q2CH2_FDTX23 = CELL126.IMUX_A2;
				input Q2CH2_FDTX24 = CELL126.IMUX_A1;
				input Q2CH2_FDTX25 = CELL126.IMUX_A0;
				input Q2CH2_FDTX26 = CELL125.IMUX_A7;
				input Q2CH2_FDTX27 = CELL125.IMUX_A6;
				input Q2CH2_FDTX28 = CELL125.IMUX_D3;
				input Q2CH2_FDTX29 = CELL125.IMUX_D2;
				input Q2CH2_FDTX3 = CELL126.IMUX_A6;
				input Q2CH2_FDTX30 = CELL125.IMUX_D1;
				input Q2CH2_FDTX31 = CELL125.IMUX_D0;
				input Q2CH2_FDTX32 = CELL124.IMUX_D7;
				input Q2CH2_FDTX33 = CELL124.IMUX_D6;
				input Q2CH2_FDTX34 = CELL125.IMUX_C3;
				input Q2CH2_FDTX35 = CELL125.IMUX_C2;
				input Q2CH2_FDTX36 = CELL125.IMUX_C1;
				input Q2CH2_FDTX37 = CELL125.IMUX_C0;
				input Q2CH2_FDTX38 = CELL124.IMUX_C7;
				input Q2CH2_FDTX39 = CELL124.IMUX_C6;
				input Q2CH2_FDTX4 = CELL126.IMUX_D3;
				input Q2CH2_FDTX40 = CELL125.IMUX_B3;
				input Q2CH2_FDTX41 = CELL125.IMUX_B2;
				input Q2CH2_FDTX42 = CELL125.IMUX_B1;
				input Q2CH2_FDTX43 = CELL125.IMUX_B0;
				input Q2CH2_FDTX44 = CELL124.IMUX_B7;
				input Q2CH2_FDTX45 = CELL124.IMUX_B6;
				input Q2CH2_FDTX46 = CELL125.IMUX_A3;
				input Q2CH2_FDTX47 = CELL125.IMUX_A2;
				input Q2CH2_FDTX48 = CELL125.IMUX_A1;
				input Q2CH2_FDTX49 = CELL125.IMUX_A0;
				input Q2CH2_FDTX5 = CELL126.IMUX_D2;
				input Q2CH2_FDTX6 = CELL126.IMUX_D1;
				input Q2CH2_FDTX7 = CELL126.IMUX_D0;
				input Q2CH2_FDTX8 = CELL125.IMUX_D7;
				input Q2CH2_FDTX9 = CELL125.IMUX_D6;
				input Q2CH2_FIRCLK = CELL127.IMUX_CLK1_DELAY;
				input Q2CH2_FIREFRXCLK = CELL125.IMUX_CLK1_DELAY;
				input Q2CH2_FITCLK = CELL129.IMUX_CLK0_DELAY;
				input Q2CH2_FITMRSTARTCLK = CELL118.IMUX_CLK1_DELAY;
				input Q2CH2_FITMRSTOPCLK = CELL120.IMUX_CLK1_DELAY;
				output Q2CH2_FSCCOVERRUN = CELL118.OUT_Q2;
				output Q2CH2_FSCCUNDERRUN = CELL118.OUT_F6;
				output Q2CH2_FSDFEVLD = CELL121.OUT_Q5;
				output Q2CH2_FSLSM = CELL118.OUT_F2;
				output Q2CH2_FSPCIECON = CELL117.OUT_Q2;
				output Q2CH2_FSPCIEDONE = CELL117.OUT_F6;
				output Q2CH2_FSRCDONE = CELL120.OUT_F5;
				output Q2CH2_FSRLOL = CELL118.OUT_Q6;
				output Q2CH2_FSRLOS = CELL117.OUT_Q6;
				output Q2CH2_FSSKPADDED = CELL119.OUT_Q0;
				output Q2CH2_FSSKPDELETED = CELL119.OUT_Q4;
				input Q2CH3_FCALIGNEN = CELL116.IMUX_B5;
				input Q2CH3_FCCDRFORCEDLOCK = CELL132.IMUX_A3;
				input Q2CH3_FCDFERDEN = CELL123.IMUX_CE2;
				input Q2CH3_FCDFEUPD = CELL124.IMUX_CE2;
				input Q2CH3_FCLDRTXEN = CELL116.IMUX_A5;
				input Q2CH3_FCLSMEN = CELL131.IMUX_D5;
				input Q2CH3_FCPCIEDETEN = CELL131.IMUX_B5;
				input Q2CH3_FCPCSRXRST = CELL129.IMUX_LSR1;
				input Q2CH3_FCPCSTXRST = CELL126.IMUX_LSR1;
				input Q2CH3_FCPIPEPHYRESETN = CELL123.IMUX_LSR1;
				input Q2CH3_FCPLLLOL = CELL132.IMUX_B1;
				input Q2CH3_FCRATE0 = CELL117.IMUX_C3;
				input Q2CH3_FCRATE1 = CELL117.IMUX_C2;
				input Q2CH3_FCRATE2 = CELL117.IMUX_C1;
				input Q2CH3_FCRRST = CELL131.IMUX_LSR1;
				input Q2CH3_FCRXPOLARITY = CELL131.IMUX_C3;
				input Q2CH3_FCRXPWRUP = CELL117.IMUX_A0;
				input Q2CH3_FCTMRSTART = CELL120.IMUX_A3;
				input Q2CH3_FCTMRSTOP = CELL120.IMUX_B1;
				input Q2CH3_FCTRST = CELL117.IMUX_LSR1;
				input Q2CH3_FCTXMARGIN0 = CELL132.IMUX_D5;
				input Q2CH3_FCTXMARGIN1 = CELL132.IMUX_D4;
				input Q2CH3_FCTXMARGIN2 = CELL132.IMUX_D3;
				input Q2CH3_FCTXPWRUP = CELL116.IMUX_D2;
				input Q2CH3_FCWORDALGNEN = CELL131.IMUX_D1;
				output Q2CH3_FDLDRRX = CELL119.OUT_F5;
				input Q2CH3_FDLDRTX = CELL132.IMUX_B5;
				output Q2CH3_FDRX0 = CELL124.OUT_Q5;
				output Q2CH3_FDRX1 = CELL124.OUT_Q4;
				output Q2CH3_FDRX10 = CELL124.OUT_F3;
				output Q2CH3_FDRX11 = CELL124.OUT_F2;
				output Q2CH3_FDRX12 = CELL124.OUT_F1;
				output Q2CH3_FDRX13 = CELL124.OUT_F0;
				output Q2CH3_FDRX14 = CELL123.OUT_F7;
				output Q2CH3_FDRX15 = CELL123.OUT_F6;
				output Q2CH3_FDRX16 = CELL123.OUT_Q5;
				output Q2CH3_FDRX17 = CELL123.OUT_Q4;
				output Q2CH3_FDRX18 = CELL123.OUT_Q3;
				output Q2CH3_FDRX19 = CELL123.OUT_Q2;
				output Q2CH3_FDRX2 = CELL124.OUT_Q3;
				output Q2CH3_FDRX20 = CELL123.OUT_Q1;
				output Q2CH3_FDRX21 = CELL123.OUT_Q0;
				output Q2CH3_FDRX22 = CELL122.OUT_Q7;
				output Q2CH3_FDRX23 = CELL122.OUT_Q6;
				output Q2CH3_FDRX24 = CELL123.OUT_F5;
				output Q2CH3_FDRX25 = CELL123.OUT_F4;
				output Q2CH3_FDRX26 = CELL123.OUT_F3;
				output Q2CH3_FDRX27 = CELL123.OUT_F2;
				output Q2CH3_FDRX28 = CELL123.OUT_F1;
				output Q2CH3_FDRX29 = CELL123.OUT_F0;
				output Q2CH3_FDRX3 = CELL124.OUT_Q2;
				output Q2CH3_FDRX30 = CELL122.OUT_F7;
				output Q2CH3_FDRX31 = CELL122.OUT_F6;
				output Q2CH3_FDRX32 = CELL117.OUT_F3;
				output Q2CH3_FDRX33 = CELL117.OUT_F2;
				output Q2CH3_FDRX34 = CELL117.OUT_F1;
				output Q2CH3_FDRX35 = CELL117.OUT_F0;
				output Q2CH3_FDRX36 = CELL116.OUT_Q7;
				output Q2CH3_FDRX37 = CELL116.OUT_Q6;
				output Q2CH3_FDRX38 = CELL116.OUT_Q5;
				output Q2CH3_FDRX39 = CELL116.OUT_Q4;
				output Q2CH3_FDRX4 = CELL124.OUT_Q1;
				output Q2CH3_FDRX40 = CELL116.OUT_Q3;
				output Q2CH3_FDRX41 = CELL116.OUT_Q2;
				output Q2CH3_FDRX42 = CELL116.OUT_F7;
				output Q2CH3_FDRX43 = CELL116.OUT_F6;
				output Q2CH3_FDRX44 = CELL116.OUT_F5;
				output Q2CH3_FDRX45 = CELL116.OUT_F4;
				output Q2CH3_FDRX46 = CELL116.OUT_F3;
				output Q2CH3_FDRX47 = CELL116.OUT_F2;
				output Q2CH3_FDRX5 = CELL124.OUT_Q0;
				output Q2CH3_FDRX6 = CELL123.OUT_Q7;
				output Q2CH3_FDRX7 = CELL123.OUT_Q6;
				output Q2CH3_FDRX8 = CELL124.OUT_F5;
				output Q2CH3_FDRX9 = CELL124.OUT_F4;
				input Q2CH3_FDTX0 = CELL124.IMUX_A7;
				input Q2CH3_FDTX1 = CELL124.IMUX_A6;
				input Q2CH3_FDTX10 = CELL124.IMUX_C1;
				input Q2CH3_FDTX11 = CELL124.IMUX_C0;
				input Q2CH3_FDTX12 = CELL123.IMUX_C7;
				input Q2CH3_FDTX13 = CELL123.IMUX_C6;
				input Q2CH3_FDTX14 = CELL124.IMUX_B3;
				input Q2CH3_FDTX15 = CELL124.IMUX_B2;
				input Q2CH3_FDTX16 = CELL124.IMUX_B1;
				input Q2CH3_FDTX17 = CELL124.IMUX_B0;
				input Q2CH3_FDTX18 = CELL123.IMUX_B7;
				input Q2CH3_FDTX19 = CELL123.IMUX_B6;
				input Q2CH3_FDTX2 = CELL124.IMUX_D3;
				input Q2CH3_FDTX20 = CELL124.IMUX_A3;
				input Q2CH3_FDTX21 = CELL124.IMUX_A2;
				input Q2CH3_FDTX22 = CELL124.IMUX_A1;
				input Q2CH3_FDTX23 = CELL124.IMUX_A0;
				input Q2CH3_FDTX24 = CELL123.IMUX_A7;
				input Q2CH3_FDTX25 = CELL123.IMUX_A6;
				input Q2CH3_FDTX26 = CELL123.IMUX_D3;
				input Q2CH3_FDTX27 = CELL123.IMUX_D2;
				input Q2CH3_FDTX28 = CELL123.IMUX_D1;
				input Q2CH3_FDTX29 = CELL123.IMUX_D0;
				input Q2CH3_FDTX3 = CELL124.IMUX_D2;
				input Q2CH3_FDTX30 = CELL122.IMUX_D7;
				input Q2CH3_FDTX31 = CELL122.IMUX_D6;
				input Q2CH3_FDTX32 = CELL123.IMUX_C3;
				input Q2CH3_FDTX33 = CELL123.IMUX_C2;
				input Q2CH3_FDTX34 = CELL123.IMUX_C1;
				input Q2CH3_FDTX35 = CELL123.IMUX_C0;
				input Q2CH3_FDTX36 = CELL122.IMUX_C7;
				input Q2CH3_FDTX37 = CELL122.IMUX_C6;
				input Q2CH3_FDTX38 = CELL123.IMUX_B3;
				input Q2CH3_FDTX39 = CELL123.IMUX_B2;
				input Q2CH3_FDTX4 = CELL124.IMUX_D1;
				input Q2CH3_FDTX40 = CELL123.IMUX_B1;
				input Q2CH3_FDTX41 = CELL123.IMUX_B0;
				input Q2CH3_FDTX42 = CELL122.IMUX_B7;
				input Q2CH3_FDTX43 = CELL122.IMUX_B6;
				input Q2CH3_FDTX44 = CELL123.IMUX_A3;
				input Q2CH3_FDTX45 = CELL123.IMUX_A2;
				input Q2CH3_FDTX46 = CELL123.IMUX_A1;
				input Q2CH3_FDTX47 = CELL123.IMUX_A0;
				input Q2CH3_FDTX48 = CELL122.IMUX_A7;
				input Q2CH3_FDTX49 = CELL122.IMUX_A6;
				input Q2CH3_FDTX5 = CELL124.IMUX_D0;
				input Q2CH3_FDTX6 = CELL123.IMUX_D7;
				input Q2CH3_FDTX7 = CELL123.IMUX_D6;
				input Q2CH3_FDTX8 = CELL124.IMUX_C3;
				input Q2CH3_FDTX9 = CELL124.IMUX_C2;
				input Q2CH3_FIRCLK = CELL127.IMUX_CLK0_DELAY;
				input Q2CH3_FIREFRXCLK = CELL125.IMUX_CLK0_DELAY;
				input Q2CH3_FITCLK = CELL129.IMUX_CLK1_DELAY;
				input Q2CH3_FITMRSTARTCLK = CELL119.IMUX_CLK0_DELAY;
				input Q2CH3_FITMRSTOPCLK = CELL121.IMUX_CLK0_DELAY;
				output Q2CH3_FSCCOVERRUN = CELL118.OUT_Q3;
				output Q2CH3_FSCCUNDERRUN = CELL118.OUT_F7;
				output Q2CH3_FSDFEVLD = CELL121.OUT_Q6;
				output Q2CH3_FSLSM = CELL118.OUT_F3;
				output Q2CH3_FSPCIECON = CELL117.OUT_Q3;
				output Q2CH3_FSPCIEDONE = CELL117.OUT_F7;
				output Q2CH3_FSRCDONE = CELL120.OUT_F6;
				output Q2CH3_FSRLOL = CELL118.OUT_Q7;
				output Q2CH3_FSRLOS = CELL117.OUT_Q7;
				output Q2CH3_FSSKPADDED = CELL119.OUT_Q1;
				output Q2CH3_FSSKPDELETED = CELL119.OUT_Q5;
				input Q2D0_FCDERST = CELL124.IMUX_LSR0;
				output Q2D0_FSDE = CELL119.OUT_Q6;
				output Q2D0_FSDM = CELL120.OUT_F0;
				input Q2D1_FCDERST = CELL124.IMUX_LSR1;
				output Q2D1_FSDE = CELL119.OUT_Q7;
				output Q2D1_FSDM = CELL120.OUT_F1;
				input Q2EA0_CIRXFULL = CELL147.IMUX_B0;
				input Q2EA0_CIRXIGNOREPKT = CELL151.IMUX_A0;
				input Q2EA0_CITXDATA0 = CELL145.IMUX_B5;
				input Q2EA0_CITXDATA1 = CELL146.IMUX_B1;
				input Q2EA0_CITXDATA10 = CELL145.IMUX_A3;
				input Q2EA0_CITXDATA11 = CELL145.IMUX_A0;
				input Q2EA0_CITXDATA12 = CELL145.IMUX_A1;
				input Q2EA0_CITXDATA13 = CELL145.IMUX_C1;
				input Q2EA0_CITXDATA14 = CELL145.IMUX_A2;
				input Q2EA0_CITXDATA15 = CELL145.IMUX_B4;
				input Q2EA0_CITXDATA2 = CELL146.IMUX_A1;
				input Q2EA0_CITXDATA3 = CELL146.IMUX_A5;
				input Q2EA0_CITXDATA4 = CELL145.IMUX_D3;
				input Q2EA0_CITXDATA5 = CELL146.IMUX_A2;
				input Q2EA0_CITXDATA6 = CELL145.IMUX_C3;
				input Q2EA0_CITXDATA7 = CELL145.IMUX_C5;
				input Q2EA0_CITXDATA8 = CELL145.IMUX_A5;
				input Q2EA0_CITXDATA9 = CELL145.IMUX_A4;
				input Q2EA0_CITXDATAAVAIL = CELL150.IMUX_D3;
				input Q2EA0_CITXEMPTY = CELL150.IMUX_D1;
				input Q2EA0_CITXEOF = CELL146.IMUX_B5;
				input Q2EA0_CITXFIFOCTRL = CELL155.IMUX_A0;
				input Q2EA0_CITXFORCEERR = CELL154.IMUX_B2;
				input Q2EA0_CITXLASTBYTEVLD = CELL145.IMUX_C2;
				input Q2EA0_CITXPAUSREQ = CELL153.IMUX_C2;
				input Q2EA0_CITXPAUSTIM0 = CELL152.IMUX_C4;
				input Q2EA0_CITXPAUSTIM1 = CELL152.IMUX_B2;
				input Q2EA0_CITXPAUSTIM10 = CELL152.IMUX_B4;
				input Q2EA0_CITXPAUSTIM11 = CELL151.IMUX_D1;
				input Q2EA0_CITXPAUSTIM12 = CELL151.IMUX_C4;
				input Q2EA0_CITXPAUSTIM13 = CELL151.IMUX_C3;
				input Q2EA0_CITXPAUSTIM14 = CELL152.IMUX_B5;
				input Q2EA0_CITXPAUSTIM15 = CELL152.IMUX_D2;
				input Q2EA0_CITXPAUSTIM2 = CELL152.IMUX_B3;
				input Q2EA0_CITXPAUSTIM3 = CELL152.IMUX_A3;
				input Q2EA0_CITXPAUSTIM4 = CELL151.IMUX_C5;
				input Q2EA0_CITXPAUSTIM5 = CELL152.IMUX_A2;
				input Q2EA0_CITXPAUSTIM6 = CELL151.IMUX_D4;
				input Q2EA0_CITXPAUSTIM7 = CELL152.IMUX_C2;
				input Q2EA0_CITXPAUSTIM8 = CELL152.IMUX_C5;
				input Q2EA0_CITXPAUSTIM9 = CELL152.IMUX_C3;
				output Q2EA0_CORXDATA0 = CELL135.OUT_Q2;
				output Q2EA0_CORXDATA1 = CELL135.OUT_Q1;
				output Q2EA0_CORXDATA10 = CELL134.OUT_F1;
				output Q2EA0_CORXDATA11 = CELL134.OUT_F5;
				output Q2EA0_CORXDATA12 = CELL134.OUT_F3;
				output Q2EA0_CORXDATA13 = CELL134.OUT_F0;
				output Q2EA0_CORXDATA14 = CELL134.OUT_F2;
				output Q2EA0_CORXDATA15 = CELL134.OUT_F6;
				output Q2EA0_CORXDATA2 = CELL135.OUT_F5;
				output Q2EA0_CORXDATA3 = CELL134.OUT_Q7;
				output Q2EA0_CORXDATA4 = CELL134.OUT_Q3;
				output Q2EA0_CORXDATA5 = CELL134.OUT_Q2;
				output Q2EA0_CORXDATA6 = CELL134.OUT_Q0;
				output Q2EA0_CORXDATA7 = CELL134.OUT_Q4;
				output Q2EA0_CORXDATA8 = CELL134.OUT_F7;
				output Q2EA0_CORXDATA9 = CELL134.OUT_F4;
				output Q2EA0_CORXEOF = CELL136.OUT_F1;
				output Q2EA0_CORXERROR = CELL136.OUT_F2;
				output Q2EA0_CORXFIFOFULLERROR = CELL136.OUT_F0;
				output Q2EA0_CORXLASTBYTEVLD = CELL135.OUT_Q0;
				output Q2EA0_CORXSTATEN = CELL138.OUT_Q2;
				output Q2EA0_CORXSTATVEC0 = CELL136.OUT_Q5;
				output Q2EA0_CORXSTATVEC1 = CELL137.OUT_F1;
				output Q2EA0_CORXSTATVEC2 = CELL137.OUT_F7;
				output Q2EA0_CORXSTATVEC3 = CELL138.OUT_F3;
				output Q2EA0_CORXSTATVEC4 = CELL137.OUT_Q4;
				output Q2EA0_CORXSTATVEC5 = CELL138.OUT_Q6;
				output Q2EA0_CORXSTATVEC6 = CELL139.OUT_F0;
				output Q2EA0_CORXSTATVEC7 = CELL138.OUT_Q4;
				output Q2EA0_CORXWRITE = CELL135.OUT_Q4;
				output Q2EA0_COTXDISCFRM = CELL150.OUT_Q0;
				output Q2EA0_COTXDONE = CELL150.OUT_Q3;
				output Q2EA0_COTXREAD = CELL149.OUT_F3;
				output Q2EA0_COTXSTATEN = CELL150.OUT_Q6;
				output Q2EA0_COTXSTATVEC0 = CELL150.OUT_F3;
				output Q2EA0_COTXSTATVEC1 = CELL151.OUT_F1;
				output Q2EA0_COTXSTATVEC2 = CELL150.OUT_F6;
				output Q2EA0_COTXSTATVEC3 = CELL150.OUT_F4;
				output Q2EA0_COTXSTATVEC4 = CELL151.OUT_F2;
				output Q2EA0_COTXSTATVEC5 = CELL150.OUT_F2;
				output Q2EA0_COTXSTATVEC6 = CELL150.OUT_F5;
				output Q2EA0_COTXSTATVEC7 = CELL149.OUT_F4;
				input Q2EA0_GIIPGSHRINK = CELL152.IMUX_A4;
				input Q2EA0_GINONPADRXDV = CELL151.IMUX_A5;
				input Q2EA0_GISYNCCOL = CELL154.IMUX_C1;
				input Q2EA0_GISYNCCRS = CELL154.IMUX_B5;
				input Q2EA0_GISYNCNIBDRIB = CELL151.IMUX_B3;
				input Q2EA0_GISYNCRXD0 = CELL153.IMUX_A3;
				input Q2EA0_GISYNCRXD1 = CELL153.IMUX_B0;
				input Q2EA0_GISYNCRXD2 = CELL153.IMUX_C3;
				input Q2EA0_GISYNCRXD3 = CELL153.IMUX_B5;
				input Q2EA0_GISYNCRXD4 = CELL153.IMUX_A4;
				input Q2EA0_GISYNCRXD5 = CELL152.IMUX_D5;
				input Q2EA0_GISYNCRXD6 = CELL152.IMUX_D4;
				input Q2EA0_GISYNCRXD7 = CELL151.IMUX_D3;
				input Q2EA0_GISYNCRXDV = CELL151.IMUX_B2;
				input Q2EA0_GISYNCRXER = CELL151.IMUX_D2;
				output Q2EA0_GODISCARDFCS = CELL149.OUT_F5;
				output Q2EA0_GOTXMACDATA0 = CELL152.OUT_Q3;
				output Q2EA0_GOTXMACDATA1 = CELL153.OUT_F5;
				output Q2EA0_GOTXMACDATA2 = CELL151.OUT_Q7;
				output Q2EA0_GOTXMACDATA3 = CELL151.OUT_Q5;
				output Q2EA0_GOTXMACDATA4 = CELL151.OUT_Q3;
				output Q2EA0_GOTXMACDATA5 = CELL151.OUT_Q2;
				output Q2EA0_GOTXMACDATA6 = CELL151.OUT_F7;
				output Q2EA0_GOTXMACDATA7 = CELL151.OUT_Q0;
				output Q2EA0_GOTXMACERR = CELL152.OUT_Q4;
				output Q2EA0_GOTXMACWR = CELL151.OUT_Q1;
				input Q2EA0_KIRSTN = CELL145.IMUX_LSR1;
				input Q2EA0_KIRXMACCLK = CELL145.IMUX_CLK1_DELAY;
				input Q2EA0_KIRXMACCLKENEXT = CELL154.IMUX_A3;
				input Q2EA0_KIRXTXFECLK = CELL145.IMUX_CLK0_DELAY;
				input Q2EA0_KITXGMIILPBK = CELL154.IMUX_A2;
				input Q2EA0_KITXMACCLK = CELL150.IMUX_CLK1_DELAY;
				input Q2EA0_KITXMACCLKENEXT = CELL153.IMUX_C1;
				output Q2EA0_KOGBITEN = CELL150.OUT_Q2;
				output Q2EA0_KORXMACCLKEN = CELL149.OUT_F2;
				input Q2EA1_CIRXFULL = CELL148.IMUX_A4;
				input Q2EA1_CIRXIGNOREPKT = CELL154.IMUX_A4;
				input Q2EA1_CITXDATA0 = CELL150.IMUX_C5;
				input Q2EA1_CITXDATA1 = CELL150.IMUX_B2;
				input Q2EA1_CITXDATA10 = CELL149.IMUX_B3;
				input Q2EA1_CITXDATA11 = CELL149.IMUX_B1;
				input Q2EA1_CITXDATA12 = CELL149.IMUX_C1;
				input Q2EA1_CITXDATA13 = CELL149.IMUX_C4;
				input Q2EA1_CITXDATA14 = CELL149.IMUX_C3;
				input Q2EA1_CITXDATA15 = CELL150.IMUX_A4;
				input Q2EA1_CITXDATA2 = CELL149.IMUX_D3;
				input Q2EA1_CITXDATA3 = CELL150.IMUX_B0;
				input Q2EA1_CITXDATA4 = CELL150.IMUX_A2;
				input Q2EA1_CITXDATA5 = CELL149.IMUX_D1;
				input Q2EA1_CITXDATA6 = CELL149.IMUX_D2;
				input Q2EA1_CITXDATA7 = CELL149.IMUX_C2;
				input Q2EA1_CITXDATA8 = CELL149.IMUX_B2;
				input Q2EA1_CITXDATA9 = CELL149.IMUX_B4;
				input Q2EA1_CITXDATAAVAIL = CELL150.IMUX_D4;
				input Q2EA1_CITXEMPTY = CELL150.IMUX_D5;
				input Q2EA1_CITXEOF = CELL150.IMUX_D2;
				input Q2EA1_CITXFIFOCTRL = CELL153.IMUX_C5;
				input Q2EA1_CITXFORCEERR = CELL154.IMUX_A5;
				input Q2EA1_CITXLASTBYTEVLD = CELL150.IMUX_C3;
				input Q2EA1_CITXPAUSREQ = CELL154.IMUX_B1;
				input Q2EA1_CITXPAUSTIM0 = CELL153.IMUX_D1;
				input Q2EA1_CITXPAUSTIM1 = CELL153.IMUX_D0;
				input Q2EA1_CITXPAUSTIM10 = CELL153.IMUX_D4;
				input Q2EA1_CITXPAUSTIM11 = CELL153.IMUX_D3;
				input Q2EA1_CITXPAUSTIM12 = CELL153.IMUX_C4;
				input Q2EA1_CITXPAUSTIM13 = CELL153.IMUX_A5;
				input Q2EA1_CITXPAUSTIM14 = CELL153.IMUX_B4;
				input Q2EA1_CITXPAUSTIM15 = CELL154.IMUX_A0;
				input Q2EA1_CITXPAUSTIM2 = CELL153.IMUX_A2;
				input Q2EA1_CITXPAUSTIM3 = CELL153.IMUX_A1;
				input Q2EA1_CITXPAUSTIM4 = CELL153.IMUX_B1;
				input Q2EA1_CITXPAUSTIM5 = CELL153.IMUX_B2;
				input Q2EA1_CITXPAUSTIM6 = CELL153.IMUX_B3;
				input Q2EA1_CITXPAUSTIM7 = CELL153.IMUX_D2;
				input Q2EA1_CITXPAUSTIM8 = CELL153.IMUX_D5;
				input Q2EA1_CITXPAUSTIM9 = CELL154.IMUX_A1;
				output Q2EA1_CORXDATA0 = CELL146.OUT_Q7;
				output Q2EA1_CORXDATA1 = CELL146.OUT_Q5;
				output Q2EA1_CORXDATA10 = CELL139.OUT_F7;
				output Q2EA1_CORXDATA11 = CELL139.OUT_F5;
				output Q2EA1_CORXDATA12 = CELL139.OUT_F6;
				output Q2EA1_CORXDATA13 = CELL139.OUT_Q1;
				output Q2EA1_CORXDATA14 = CELL139.OUT_Q4;
				output Q2EA1_CORXDATA15 = CELL140.OUT_F6;
				output Q2EA1_CORXDATA2 = CELL146.OUT_F2;
				output Q2EA1_CORXDATA3 = CELL146.OUT_Q3;
				output Q2EA1_CORXDATA4 = CELL146.OUT_F6;
				output Q2EA1_CORXDATA5 = CELL146.OUT_Q2;
				output Q2EA1_CORXDATA6 = CELL146.OUT_F5;
				output Q2EA1_CORXDATA7 = CELL146.OUT_Q6;
				output Q2EA1_CORXDATA8 = CELL140.OUT_Q3;
				output Q2EA1_CORXDATA9 = CELL139.OUT_Q2;
				output Q2EA1_CORXEOF = CELL146.OUT_F4;
				output Q2EA1_CORXERROR = CELL146.OUT_Q4;
				output Q2EA1_CORXFIFOFULLERROR = CELL146.OUT_Q1;
				output Q2EA1_CORXLASTBYTEVLD = CELL145.OUT_F7;
				output Q2EA1_CORXSTATEN = CELL147.OUT_Q2;
				output Q2EA1_CORXSTATVEC0 = CELL147.OUT_F1;
				output Q2EA1_CORXSTATVEC1 = CELL147.OUT_F0;
				output Q2EA1_CORXSTATVEC2 = CELL147.OUT_F2;
				output Q2EA1_CORXSTATVEC3 = CELL147.OUT_Q0;
				output Q2EA1_CORXSTATVEC4 = CELL147.OUT_Q4;
				output Q2EA1_CORXSTATVEC5 = CELL147.OUT_F7;
				output Q2EA1_CORXSTATVEC6 = CELL147.OUT_F6;
				output Q2EA1_CORXSTATVEC7 = CELL147.OUT_F5;
				output Q2EA1_CORXWRITE = CELL146.OUT_F7;
				output Q2EA1_COTXDISCFRM = CELL150.OUT_F7;
				output Q2EA1_COTXDONE = CELL151.OUT_F0;
				output Q2EA1_COTXREAD = CELL149.OUT_Q7;
				output Q2EA1_COTXSTATEN = CELL150.OUT_Q7;
				output Q2EA1_COTXSTATVEC0 = CELL151.OUT_F3;
				output Q2EA1_COTXSTATVEC1 = CELL151.OUT_F5;
				output Q2EA1_COTXSTATVEC2 = CELL151.OUT_F6;
				output Q2EA1_COTXSTATVEC3 = CELL149.OUT_Q2;
				output Q2EA1_COTXSTATVEC4 = CELL151.OUT_F4;
				output Q2EA1_COTXSTATVEC5 = CELL149.OUT_Q3;
				output Q2EA1_COTXSTATVEC6 = CELL149.OUT_Q4;
				output Q2EA1_COTXSTATVEC7 = CELL149.OUT_Q1;
				input Q2EA1_GIIPGSHRINK = CELL154.IMUX_C4;
				input Q2EA1_GINONPADRXDV = CELL154.IMUX_B4;
				input Q2EA1_GISYNCCOL = CELL155.IMUX_A3;
				input Q2EA1_GISYNCCRS = CELL155.IMUX_A2;
				input Q2EA1_GISYNCNIBDRIB = CELL154.IMUX_B3;
				input Q2EA1_GISYNCRXD0 = CELL154.IMUX_C5;
				input Q2EA1_GISYNCRXD1 = CELL154.IMUX_D2;
				input Q2EA1_GISYNCRXD2 = CELL154.IMUX_D4;
				input Q2EA1_GISYNCRXD3 = CELL154.IMUX_C2;
				input Q2EA1_GISYNCRXD4 = CELL154.IMUX_D3;
				input Q2EA1_GISYNCRXD5 = CELL154.IMUX_D0;
				input Q2EA1_GISYNCRXD6 = CELL154.IMUX_D1;
				input Q2EA1_GISYNCRXD7 = CELL154.IMUX_C3;
				input Q2EA1_GISYNCRXDV = CELL154.IMUX_B0;
				input Q2EA1_GISYNCRXER = CELL154.IMUX_C0;
				output Q2EA1_GODISCARDFCS = CELL150.OUT_F0;
				output Q2EA1_GOTXMACDATA0 = CELL151.OUT_Q4;
				output Q2EA1_GOTXMACDATA1 = CELL152.OUT_Q6;
				output Q2EA1_GOTXMACDATA2 = CELL152.OUT_F4;
				output Q2EA1_GOTXMACDATA3 = CELL152.OUT_F2;
				output Q2EA1_GOTXMACDATA4 = CELL152.OUT_F5;
				output Q2EA1_GOTXMACDATA5 = CELL152.OUT_F3;
				output Q2EA1_GOTXMACDATA6 = CELL152.OUT_Q2;
				output Q2EA1_GOTXMACDATA7 = CELL152.OUT_F7;
				output Q2EA1_GOTXMACERR = CELL152.OUT_F6;
				output Q2EA1_GOTXMACWR = CELL151.OUT_Q6;
				input Q2EA1_KIRSTN = CELL146.IMUX_LSR0;
				input Q2EA1_KIRXMACCLK = CELL149.IMUX_CLK1_DELAY;
				input Q2EA1_KIRXMACCLKENEXT = CELL154.IMUX_D5;
				input Q2EA1_KIRXTXFECLK = CELL149.IMUX_CLK0_DELAY;
				input Q2EA1_KITXGMIILPBK = CELL155.IMUX_A1;
				input Q2EA1_KITXMACCLK = CELL150.IMUX_CLK0_DELAY;
				input Q2EA1_KITXMACCLKENEXT = CELL153.IMUX_C0;
				output Q2EA1_KOGBITEN = CELL150.OUT_Q1;
				output Q2EA1_KORXMACCLKEN = CELL150.OUT_F1;
				input Q2EA2_CIRXFULL = CELL147.IMUX_B5;
				input Q2EA2_CIRXIGNOREPKT = CELL148.IMUX_D0;
				input Q2EA2_CITXDATA0 = CELL146.IMUX_B2;
				input Q2EA2_CITXDATA1 = CELL146.IMUX_B0;
				input Q2EA2_CITXDATA10 = CELL145.IMUX_B0;
				input Q2EA2_CITXDATA11 = CELL145.IMUX_B1;
				input Q2EA2_CITXDATA12 = CELL145.IMUX_B3;
				input Q2EA2_CITXDATA13 = CELL145.IMUX_C0;
				input Q2EA2_CITXDATA14 = CELL145.IMUX_D4;
				input Q2EA2_CITXDATA15 = CELL146.IMUX_A4;
				input Q2EA2_CITXDATA2 = CELL146.IMUX_A3;
				input Q2EA2_CITXDATA3 = CELL146.IMUX_A0;
				input Q2EA2_CITXDATA4 = CELL145.IMUX_D5;
				input Q2EA2_CITXDATA5 = CELL145.IMUX_D1;
				input Q2EA2_CITXDATA6 = CELL145.IMUX_C4;
				input Q2EA2_CITXDATA7 = CELL145.IMUX_D2;
				input Q2EA2_CITXDATA8 = CELL145.IMUX_D0;
				input Q2EA2_CITXDATA9 = CELL145.IMUX_B2;
				input Q2EA2_CITXDATAAVAIL = CELL147.IMUX_B1;
				input Q2EA2_CITXEMPTY = CELL147.IMUX_A5;
				input Q2EA2_CITXEOF = CELL146.IMUX_C1;
				input Q2EA2_CITXFIFOCTRL = CELL147.IMUX_B2;
				input Q2EA2_CITXFORCEERR = CELL147.IMUX_B3;
				input Q2EA2_CITXLASTBYTEVLD = CELL146.IMUX_B3;
				input Q2EA2_CITXPAUSREQ = CELL147.IMUX_C0;
				input Q2EA2_CITXPAUSTIM0 = CELL147.IMUX_D2;
				input Q2EA2_CITXPAUSTIM1 = CELL147.IMUX_D1;
				input Q2EA2_CITXPAUSTIM10 = CELL148.IMUX_B5;
				input Q2EA2_CITXPAUSTIM11 = CELL148.IMUX_B4;
				input Q2EA2_CITXPAUSTIM12 = CELL148.IMUX_B1;
				input Q2EA2_CITXPAUSTIM13 = CELL148.IMUX_A3;
				input Q2EA2_CITXPAUSTIM14 = CELL148.IMUX_A0;
				input Q2EA2_CITXPAUSTIM15 = CELL147.IMUX_D3;
				input Q2EA2_CITXPAUSTIM2 = CELL147.IMUX_D5;
				input Q2EA2_CITXPAUSTIM3 = CELL148.IMUX_B3;
				input Q2EA2_CITXPAUSTIM4 = CELL148.IMUX_C0;
				input Q2EA2_CITXPAUSTIM5 = CELL147.IMUX_D4;
				input Q2EA2_CITXPAUSTIM6 = CELL148.IMUX_C1;
				input Q2EA2_CITXPAUSTIM7 = CELL148.IMUX_B0;
				input Q2EA2_CITXPAUSTIM8 = CELL148.IMUX_A5;
				input Q2EA2_CITXPAUSTIM9 = CELL148.IMUX_B2;
				output Q2EA2_CORXDATA0 = CELL137.OUT_F0;
				output Q2EA2_CORXDATA1 = CELL136.OUT_Q0;
				output Q2EA2_CORXDATA10 = CELL134.OUT_Q5;
				output Q2EA2_CORXDATA11 = CELL135.OUT_F1;
				output Q2EA2_CORXDATA12 = CELL134.OUT_Q6;
				output Q2EA2_CORXDATA13 = CELL135.OUT_F0;
				output Q2EA2_CORXDATA14 = CELL135.OUT_F2;
				output Q2EA2_CORXDATA15 = CELL135.OUT_Q3;
				output Q2EA2_CORXDATA2 = CELL136.OUT_F4;
				output Q2EA2_CORXDATA3 = CELL136.OUT_F7;
				output Q2EA2_CORXDATA4 = CELL136.OUT_F6;
				output Q2EA2_CORXDATA5 = CELL136.OUT_Q2;
				output Q2EA2_CORXDATA6 = CELL136.OUT_Q4;
				output Q2EA2_CORXDATA7 = CELL136.OUT_Q1;
				output Q2EA2_CORXDATA8 = CELL135.OUT_F3;
				output Q2EA2_CORXDATA9 = CELL135.OUT_F4;
				output Q2EA2_CORXEOF = CELL138.OUT_F6;
				output Q2EA2_CORXERROR = CELL139.OUT_F4;
				output Q2EA2_CORXFIFOFULLERROR = CELL137.OUT_F6;
				output Q2EA2_CORXLASTBYTEVLD = CELL136.OUT_F5;
				output Q2EA2_CORXSTATEN = CELL139.OUT_Q5;
				output Q2EA2_CORXSTATVEC0 = CELL145.OUT_F1;
				output Q2EA2_CORXSTATVEC1 = CELL145.OUT_F3;
				output Q2EA2_CORXSTATVEC2 = CELL145.OUT_F0;
				output Q2EA2_CORXSTATVEC3 = CELL140.OUT_Q2;
				output Q2EA2_CORXSTATVEC4 = CELL139.OUT_Q6;
				output Q2EA2_CORXSTATVEC5 = CELL139.OUT_Q3;
				output Q2EA2_CORXSTATVEC6 = CELL140.OUT_F4;
				output Q2EA2_CORXSTATVEC7 = CELL140.OUT_Q7;
				output Q2EA2_CORXWRITE = CELL138.OUT_F1;
				output Q2EA2_COTXDISCFRM = CELL136.OUT_F3;
				output Q2EA2_COTXDONE = CELL136.OUT_Q6;
				output Q2EA2_COTXREAD = CELL135.OUT_Q5;
				output Q2EA2_COTXSTATEN = CELL136.OUT_Q3;
				output Q2EA2_COTXSTATVEC0 = CELL137.OUT_F2;
				output Q2EA2_COTXSTATVEC1 = CELL137.OUT_Q6;
				output Q2EA2_COTXSTATVEC2 = CELL138.OUT_Q0;
				output Q2EA2_COTXSTATVEC3 = CELL138.OUT_F4;
				output Q2EA2_COTXSTATVEC4 = CELL137.OUT_F5;
				output Q2EA2_COTXSTATVEC5 = CELL137.OUT_Q1;
				output Q2EA2_COTXSTATVEC6 = CELL137.OUT_Q2;
				output Q2EA2_COTXSTATVEC7 = CELL136.OUT_Q7;
				input Q2EA2_GIIPGSHRINK = CELL148.IMUX_C4;
				input Q2EA2_GINONPADRXDV = CELL148.IMUX_D2;
				input Q2EA2_GISYNCCOL = CELL147.IMUX_C4;
				input Q2EA2_GISYNCCRS = CELL147.IMUX_C3;
				input Q2EA2_GISYNCNIBDRIB = CELL149.IMUX_A1;
				input Q2EA2_GISYNCRXD0 = CELL149.IMUX_A0;
				input Q2EA2_GISYNCRXD1 = CELL148.IMUX_C3;
				input Q2EA2_GISYNCRXD2 = CELL148.IMUX_D3;
				input Q2EA2_GISYNCRXD3 = CELL148.IMUX_C5;
				input Q2EA2_GISYNCRXD4 = CELL149.IMUX_A4;
				input Q2EA2_GISYNCRXD5 = CELL149.IMUX_A3;
				input Q2EA2_GISYNCRXD6 = CELL149.IMUX_A2;
				input Q2EA2_GISYNCRXD7 = CELL148.IMUX_D5;
				input Q2EA2_GISYNCRXDV = CELL148.IMUX_D1;
				input Q2EA2_GISYNCRXER = CELL148.IMUX_D4;
				output Q2EA2_GODISCARDFCS = CELL147.OUT_F4;
				output Q2EA2_GOTXMACDATA0 = CELL148.OUT_F7;
				output Q2EA2_GOTXMACDATA1 = CELL137.OUT_F3;
				output Q2EA2_GOTXMACDATA2 = CELL137.OUT_Q3;
				output Q2EA2_GOTXMACDATA3 = CELL137.OUT_F4;
				output Q2EA2_GOTXMACDATA4 = CELL137.OUT_Q0;
				output Q2EA2_GOTXMACDATA5 = CELL137.OUT_Q5;
				output Q2EA2_GOTXMACDATA6 = CELL138.OUT_F5;
				output Q2EA2_GOTXMACDATA7 = CELL139.OUT_Q0;
				output Q2EA2_GOTXMACERR = CELL140.OUT_Q5;
				output Q2EA2_GOTXMACWR = CELL145.OUT_F4;
				input Q2EA2_KIRSTN = CELL145.IMUX_LSR0;
				input Q2EA2_KIRXMACCLK = CELL147.IMUX_CLK0_DELAY;
				input Q2EA2_KIRXMACCLKENEXT = CELL149.IMUX_C0;
				input Q2EA2_KIRXTXFECLK = CELL146.IMUX_CLK1_DELAY;
				input Q2EA2_KITXGMIILPBK = CELL149.IMUX_B5;
				input Q2EA2_KITXMACCLK = CELL146.IMUX_CLK0_DELAY;
				input Q2EA2_KITXMACCLKENEXT = CELL148.IMUX_A1;
				output Q2EA2_KOGBITEN = CELL148.OUT_F6;
				output Q2EA2_KORXMACCLKEN = CELL145.OUT_Q3;
				input Q2EA3_CIRXFULL = CELL147.IMUX_D0;
				input Q2EA3_CIRXIGNOREPKT = CELL151.IMUX_A1;
				input Q2EA3_CITXDATA0 = CELL146.IMUX_D4;
				input Q2EA3_CITXDATA1 = CELL146.IMUX_D2;
				input Q2EA3_CITXDATA10 = CELL146.IMUX_B4;
				input Q2EA3_CITXDATA11 = CELL146.IMUX_C0;
				input Q2EA3_CITXDATA12 = CELL146.IMUX_C2;
				input Q2EA3_CITXDATA13 = CELL146.IMUX_C5;
				input Q2EA3_CITXDATA14 = CELL146.IMUX_D0;
				input Q2EA3_CITXDATA15 = CELL146.IMUX_D5;
				input Q2EA3_CITXDATA2 = CELL147.IMUX_A4;
				input Q2EA3_CITXDATA3 = CELL147.IMUX_A1;
				input Q2EA3_CITXDATA4 = CELL147.IMUX_A2;
				input Q2EA3_CITXDATA5 = CELL147.IMUX_A0;
				input Q2EA3_CITXDATA6 = CELL146.IMUX_D3;
				input Q2EA3_CITXDATA7 = CELL146.IMUX_D1;
				input Q2EA3_CITXDATA8 = CELL146.IMUX_C4;
				input Q2EA3_CITXDATA9 = CELL146.IMUX_C3;
				input Q2EA3_CITXDATAAVAIL = CELL147.IMUX_C2;
				input Q2EA3_CITXEMPTY = CELL147.IMUX_C1;
				input Q2EA3_CITXEOF = CELL147.IMUX_B4;
				input Q2EA3_CITXFIFOCTRL = CELL147.IMUX_C5;
				input Q2EA3_CITXFORCEERR = CELL148.IMUX_A2;
				input Q2EA3_CITXLASTBYTEVLD = CELL147.IMUX_A3;
				input Q2EA3_CITXPAUSREQ = CELL148.IMUX_C2;
				input Q2EA3_CITXPAUSTIM0 = CELL150.IMUX_A5;
				input Q2EA3_CITXPAUSTIM1 = CELL150.IMUX_C1;
				input Q2EA3_CITXPAUSTIM10 = CELL149.IMUX_D4;
				input Q2EA3_CITXPAUSTIM11 = CELL150.IMUX_B5;
				input Q2EA3_CITXPAUSTIM12 = CELL150.IMUX_A0;
				input Q2EA3_CITXPAUSTIM13 = CELL150.IMUX_B1;
				input Q2EA3_CITXPAUSTIM14 = CELL149.IMUX_D0;
				input Q2EA3_CITXPAUSTIM15 = CELL149.IMUX_C5;
				input Q2EA3_CITXPAUSTIM2 = CELL150.IMUX_C2;
				input Q2EA3_CITXPAUSTIM3 = CELL150.IMUX_C0;
				input Q2EA3_CITXPAUSTIM4 = CELL150.IMUX_C4;
				input Q2EA3_CITXPAUSTIM5 = CELL150.IMUX_B4;
				input Q2EA3_CITXPAUSTIM6 = CELL150.IMUX_B3;
				input Q2EA3_CITXPAUSTIM7 = CELL150.IMUX_A3;
				input Q2EA3_CITXPAUSTIM8 = CELL150.IMUX_A1;
				input Q2EA3_CITXPAUSTIM9 = CELL149.IMUX_D5;
				output Q2EA3_CORXDATA0 = CELL145.OUT_Q1;
				output Q2EA3_CORXDATA1 = CELL145.OUT_Q7;
				output Q2EA3_CORXDATA10 = CELL138.OUT_Q5;
				output Q2EA3_CORXDATA11 = CELL137.OUT_Q7;
				output Q2EA3_CORXDATA12 = CELL138.OUT_F2;
				output Q2EA3_CORXDATA13 = CELL138.OUT_Q1;
				output Q2EA3_CORXDATA14 = CELL138.OUT_F7;
				output Q2EA3_CORXDATA15 = CELL139.OUT_F3;
				output Q2EA3_CORXDATA2 = CELL145.OUT_Q4;
				output Q2EA3_CORXDATA3 = CELL145.OUT_Q6;
				output Q2EA3_CORXDATA4 = CELL146.OUT_F0;
				output Q2EA3_CORXDATA5 = CELL146.OUT_F3;
				output Q2EA3_CORXDATA6 = CELL146.OUT_Q0;
				output Q2EA3_CORXDATA7 = CELL145.OUT_Q5;
				output Q2EA3_CORXDATA8 = CELL139.OUT_F2;
				output Q2EA3_CORXDATA9 = CELL138.OUT_Q7;
				output Q2EA3_CORXEOF = CELL147.OUT_F3;
				output Q2EA3_CORXERROR = CELL148.OUT_F1;
				output Q2EA3_CORXFIFOFULLERROR = CELL145.OUT_Q0;
				output Q2EA3_CORXLASTBYTEVLD = CELL140.OUT_Q4;
				output Q2EA3_CORXSTATEN = CELL148.OUT_Q0;
				output Q2EA3_CORXSTATVEC0 = CELL148.OUT_Q1;
				output Q2EA3_CORXSTATVEC1 = CELL148.OUT_Q3;
				output Q2EA3_CORXSTATVEC2 = CELL148.OUT_Q2;
				output Q2EA3_CORXSTATVEC3 = CELL148.OUT_Q4;
				output Q2EA3_CORXSTATVEC4 = CELL148.OUT_Q5;
				output Q2EA3_CORXSTATVEC5 = CELL149.OUT_F1;
				output Q2EA3_CORXSTATVEC6 = CELL149.OUT_F0;
				output Q2EA3_CORXSTATVEC7 = CELL148.OUT_Q6;
				output Q2EA3_CORXWRITE = CELL145.OUT_Q2;
				output Q2EA3_COTXDISCFRM = CELL140.OUT_F0;
				output Q2EA3_COTXDONE = CELL140.OUT_Q6;
				output Q2EA3_COTXREAD = CELL140.OUT_F7;
				output Q2EA3_COTXSTATEN = CELL140.OUT_Q0;
				output Q2EA3_COTXSTATVEC0 = CELL145.OUT_F2;
				output Q2EA3_COTXSTATVEC1 = CELL140.OUT_F5;
				output Q2EA3_COTXSTATVEC2 = CELL145.OUT_F6;
				output Q2EA3_COTXSTATVEC3 = CELL139.OUT_Q7;
				output Q2EA3_COTXSTATVEC4 = CELL140.OUT_F1;
				output Q2EA3_COTXSTATVEC5 = CELL140.OUT_Q1;
				output Q2EA3_COTXSTATVEC6 = CELL145.OUT_F5;
				output Q2EA3_COTXSTATVEC7 = CELL140.OUT_F2;
				input Q2EA3_GIIPGSHRINK = CELL151.IMUX_C1;
				input Q2EA3_GINONPADRXDV = CELL151.IMUX_B0;
				input Q2EA3_GISYNCCOL = CELL149.IMUX_A5;
				input Q2EA3_GISYNCCRS = CELL149.IMUX_B0;
				input Q2EA3_GISYNCNIBDRIB = CELL151.IMUX_A3;
				input Q2EA3_GISYNCRXD0 = CELL151.IMUX_C2;
				input Q2EA3_GISYNCRXD1 = CELL151.IMUX_D0;
				input Q2EA3_GISYNCRXD2 = CELL152.IMUX_A5;
				input Q2EA3_GISYNCRXD3 = CELL151.IMUX_B5;
				input Q2EA3_GISYNCRXD4 = CELL151.IMUX_D5;
				input Q2EA3_GISYNCRXD5 = CELL151.IMUX_C0;
				input Q2EA3_GISYNCRXD6 = CELL151.IMUX_B4;
				input Q2EA3_GISYNCRXD7 = CELL151.IMUX_B1;
				input Q2EA3_GISYNCRXDV = CELL151.IMUX_A2;
				input Q2EA3_GISYNCRXER = CELL151.IMUX_A4;
				output Q2EA3_GODISCARDFCS = CELL148.OUT_Q7;
				output Q2EA3_GOTXMACDATA0 = CELL147.OUT_Q1;
				output Q2EA3_GOTXMACDATA1 = CELL149.OUT_Q0;
				output Q2EA3_GOTXMACDATA2 = CELL147.OUT_Q5;
				output Q2EA3_GOTXMACDATA3 = CELL148.OUT_F2;
				output Q2EA3_GOTXMACDATA4 = CELL148.OUT_F4;
				output Q2EA3_GOTXMACDATA5 = CELL148.OUT_F5;
				output Q2EA3_GOTXMACDATA6 = CELL148.OUT_F0;
				output Q2EA3_GOTXMACDATA7 = CELL147.OUT_Q7;
				output Q2EA3_GOTXMACERR = CELL148.OUT_F3;
				output Q2EA3_GOTXMACWR = CELL147.OUT_Q6;
				input Q2EA3_KIRSTN = CELL146.IMUX_LSR1;
				input Q2EA3_KIRXMACCLK = CELL148.IMUX_CLK1_DELAY;
				input Q2EA3_KIRXMACCLKENEXT = CELL153.IMUX_A0;
				input Q2EA3_KIRXTXFECLK = CELL147.IMUX_CLK1_DELAY;
				input Q2EA3_KITXGMIILPBK = CELL152.IMUX_D3;
				input Q2EA3_KITXMACCLK = CELL148.IMUX_CLK0_DELAY;
				input Q2EA3_KITXMACCLKENEXT = CELL150.IMUX_D0;
				output Q2EA3_KOGBITEN = CELL149.OUT_F7;
				output Q2EA3_KORXMACCLKEN = CELL149.OUT_Q6;
				input Q2EB0_CIRXFULL = CELL159.IMUX_B0;
				input Q2EB0_CIRXIGNOREPKT = CELL155.IMUX_D1;
				input Q2EB0_CITXDATA0 = CELL157.IMUX_A3;
				input Q2EB0_CITXDATA1 = CELL156.IMUX_B4;
				input Q2EB0_CITXDATA2 = CELL156.IMUX_C2;
				input Q2EB0_CITXDATA3 = CELL156.IMUX_C0;
				input Q2EB0_CITXDATA4 = CELL156.IMUX_A5;
				input Q2EB0_CITXDATA5 = CELL156.IMUX_B0;
				input Q2EB0_CITXDATA6 = CELL156.IMUX_B1;
				input Q2EB0_CITXDATA7 = CELL156.IMUX_C4;
				input Q2EB0_CITXDATAAVAIL = CELL157.IMUX_B2;
				input Q2EB0_CITXEMPTY = CELL158.IMUX_A0;
				input Q2EB0_CITXEOF = CELL157.IMUX_A5;
				input Q2EB0_CITXFIFOCTRL = CELL157.IMUX_D4;
				input Q2EB0_CITXFORCEERR = CELL158.IMUX_A3;
				input Q2EB0_CITXPAUSEREQ = CELL157.IMUX_B3;
				input Q2EB0_CITXPAUSTIM0 = CELL157.IMUX_A2;
				input Q2EB0_CITXPAUSTIM1 = CELL156.IMUX_D5;
				input Q2EB0_CITXPAUSTIM10 = CELL157.IMUX_A0;
				input Q2EB0_CITXPAUSTIM11 = CELL156.IMUX_D3;
				input Q2EB0_CITXPAUSTIM12 = CELL156.IMUX_D2;
				input Q2EB0_CITXPAUSTIM13 = CELL156.IMUX_C3;
				input Q2EB0_CITXPAUSTIM14 = CELL156.IMUX_B5;
				input Q2EB0_CITXPAUSTIM15 = CELL157.IMUX_A4;
				input Q2EB0_CITXPAUSTIM2 = CELL156.IMUX_B2;
				input Q2EB0_CITXPAUSTIM3 = CELL156.IMUX_B3;
				input Q2EB0_CITXPAUSTIM4 = CELL156.IMUX_D1;
				input Q2EB0_CITXPAUSTIM5 = CELL156.IMUX_D0;
				input Q2EB0_CITXPAUSTIM6 = CELL156.IMUX_C1;
				input Q2EB0_CITXPAUSTIM7 = CELL156.IMUX_C5;
				input Q2EB0_CITXPAUSTIM8 = CELL156.IMUX_D4;
				input Q2EB0_CITXPAUSTIM9 = CELL157.IMUX_A1;
				input Q2EB0_GIIPGSHRINK = CELL155.IMUX_B3;
				input Q2EB0_GINONPADRXDV = CELL155.IMUX_B1;
				input Q2EB0_GISYNCCOL = CELL157.IMUX_B0;
				input Q2EB0_GISYNCCRS = CELL157.IMUX_B1;
				input Q2EB0_GISYNCNIBDRIB = CELL155.IMUX_C2;
				input Q2EB0_GISYNCRXD0 = CELL155.IMUX_C3;
				input Q2EB0_GISYNCRXD1 = CELL156.IMUX_A1;
				input Q2EB0_GISYNCRXD2 = CELL155.IMUX_D0;
				input Q2EB0_GISYNCRXD3 = CELL155.IMUX_C1;
				input Q2EB0_GISYNCRXD4 = CELL155.IMUX_D3;
				input Q2EB0_GISYNCRXD5 = CELL155.IMUX_D2;
				input Q2EB0_GISYNCRXD6 = CELL155.IMUX_B2;
				input Q2EB0_GISYNCRXD7 = CELL156.IMUX_A0;
				input Q2EB0_GISYNCRXDV = CELL155.IMUX_C0;
				input Q2EB0_GISYNCRXER = CELL155.IMUX_B0;
				input Q2EB0_KIRSTN = CELL148.IMUX_LSR0;
				input Q2EB0_KIRXMACCLK = CELL151.IMUX_CLK0_DELAY;
				input Q2EB0_KIRXMACCLKENEXT = CELL156.IMUX_A3;
				input Q2EB0_KIRXTXFECLK = CELL151.IMUX_CLK1_DELAY;
				input Q2EB0_KITXGMIILPBK = CELL156.IMUX_A2;
				input Q2EB0_KITXMACCLK = CELL152.IMUX_CLK1_DELAY;
				input Q2EB0_KITXMACCLKENEXT = CELL156.IMUX_A4;
				input Q2EB1_CIRXFULL = CELL160.IMUX_B2;
				input Q2EB1_CIRXIGNOREPKT = CELL157.IMUX_D3;
				input Q2EB1_CITXDATA0 = CELL159.IMUX_B7;
				input Q2EB1_CITXDATA1 = CELL160.IMUX_B0;
				input Q2EB1_CITXDATA2 = CELL159.IMUX_A7;
				input Q2EB1_CITXDATA3 = CELL160.IMUX_A2;
				input Q2EB1_CITXDATA4 = CELL160.IMUX_B1;
				input Q2EB1_CITXDATA5 = CELL160.IMUX_A3;
				input Q2EB1_CITXDATA6 = CELL160.IMUX_A0;
				input Q2EB1_CITXDATA7 = CELL159.IMUX_B6;
				input Q2EB1_CITXDATAAVAIL = CELL161.IMUX_B0;
				input Q2EB1_CITXEMPTY = CELL160.IMUX_B3;
				input Q2EB1_CITXEOF = CELL160.IMUX_A1;
				input Q2EB1_CITXFIFOCTRL = CELL161.IMUX_A3;
				input Q2EB1_CITXFORCEERR = CELL160.IMUX_A6;
				input Q2EB1_CITXPAUSEREQ = CELL160.IMUX_C3;
				input Q2EB1_CITXPAUSTIM0 = CELL159.IMUX_A3;
				input Q2EB1_CITXPAUSTIM1 = CELL159.IMUX_A1;
				input Q2EB1_CITXPAUSTIM10 = CELL159.IMUX_C1;
				input Q2EB1_CITXPAUSTIM11 = CELL159.IMUX_C0;
				input Q2EB1_CITXPAUSTIM12 = CELL159.IMUX_C3;
				input Q2EB1_CITXPAUSTIM13 = CELL159.IMUX_D0;
				input Q2EB1_CITXPAUSTIM14 = CELL158.IMUX_D6;
				input Q2EB1_CITXPAUSTIM15 = CELL158.IMUX_D7;
				input Q2EB1_CITXPAUSTIM2 = CELL158.IMUX_B7;
				input Q2EB1_CITXPAUSTIM3 = CELL158.IMUX_B6;
				input Q2EB1_CITXPAUSTIM4 = CELL159.IMUX_B1;
				input Q2EB1_CITXPAUSTIM5 = CELL159.IMUX_B3;
				input Q2EB1_CITXPAUSTIM6 = CELL159.IMUX_B2;
				input Q2EB1_CITXPAUSTIM7 = CELL158.IMUX_C7;
				input Q2EB1_CITXPAUSTIM8 = CELL158.IMUX_C6;
				input Q2EB1_CITXPAUSTIM9 = CELL159.IMUX_C2;
				input Q2EB1_GIIPGSHRINK = CELL157.IMUX_D5;
				input Q2EB1_GINONPADRXDV = CELL157.IMUX_B4;
				input Q2EB1_GISYNCCOL = CELL159.IMUX_D3;
				input Q2EB1_GISYNCCRS = CELL159.IMUX_D2;
				input Q2EB1_GISYNCNIBDRIB = CELL157.IMUX_C2;
				input Q2EB1_GISYNCRXD0 = CELL157.IMUX_C0;
				input Q2EB1_GISYNCRXD1 = CELL158.IMUX_A1;
				input Q2EB1_GISYNCRXD2 = CELL157.IMUX_D0;
				input Q2EB1_GISYNCRXD3 = CELL157.IMUX_D2;
				input Q2EB1_GISYNCRXD4 = CELL157.IMUX_C5;
				input Q2EB1_GISYNCRXD5 = CELL157.IMUX_C4;
				input Q2EB1_GISYNCRXD6 = CELL157.IMUX_D1;
				input Q2EB1_GISYNCRXD7 = CELL157.IMUX_C3;
				input Q2EB1_GISYNCRXDV = CELL157.IMUX_B5;
				input Q2EB1_GISYNCRXER = CELL157.IMUX_C1;
				input Q2EB1_KIRSTN = CELL150.IMUX_LSR0;
				input Q2EB1_KIRXMACCLK = CELL153.IMUX_CLK0_DELAY;
				input Q2EB1_KIRXMACCLKENEXT = CELL158.IMUX_B0;
				input Q2EB1_KIRXTXFECLK = CELL154.IMUX_CLK0_DELAY;
				input Q2EB1_KITXGMIILPBK = CELL158.IMUX_A2;
				input Q2EB1_KITXMACCLK = CELL153.IMUX_CLK1_DELAY;
				input Q2EB1_KITXMACCLKENEXT = CELL158.IMUX_B2;
				input Q2EB2_CIRXFULL = CELL161.IMUX_B1;
				input Q2EB2_CIRXIGNOREPKT = CELL158.IMUX_B1;
				input Q2EB2_CITXDATA0 = CELL166.IMUX_A1;
				input Q2EB2_CITXDATA1 = CELL166.IMUX_B0;
				input Q2EB2_CITXDATA2 = CELL166.IMUX_A4;
				input Q2EB2_CITXDATA3 = CELL166.IMUX_B2;
				input Q2EB2_CITXDATA4 = CELL166.IMUX_B4;
				input Q2EB2_CITXDATA5 = CELL166.IMUX_B3;
				input Q2EB2_CITXDATA6 = CELL166.IMUX_C1;
				input Q2EB2_CITXDATA7 = CELL166.IMUX_B1;
				input Q2EB2_CITXDATAAVAIL = CELL166.IMUX_A0;
				input Q2EB2_CITXEMPTY = CELL166.IMUX_A3;
				input Q2EB2_CITXEOF = CELL165.IMUX_D3;
				input Q2EB2_CITXFIFOCTRL = CELL165.IMUX_D5;
				input Q2EB2_CITXFORCEERR = CELL165.IMUX_D4;
				input Q2EB2_CITXPAUSEREQ = CELL165.IMUX_D2;
				input Q2EB2_CITXPAUSTIM0 = CELL161.IMUX_A1;
				input Q2EB2_CITXPAUSTIM1 = CELL161.IMUX_A0;
				input Q2EB2_CITXPAUSTIM10 = CELL161.IMUX_A2;
				input Q2EB2_CITXPAUSTIM11 = CELL160.IMUX_B6;
				input Q2EB2_CITXPAUSTIM12 = CELL160.IMUX_D1;
				input Q2EB2_CITXPAUSTIM13 = CELL160.IMUX_D0;
				input Q2EB2_CITXPAUSTIM14 = CELL159.IMUX_D7;
				input Q2EB2_CITXPAUSTIM15 = CELL160.IMUX_B7;
				input Q2EB2_CITXPAUSTIM2 = CELL160.IMUX_D2;
				input Q2EB2_CITXPAUSTIM3 = CELL160.IMUX_A7;
				input Q2EB2_CITXPAUSTIM4 = CELL159.IMUX_D6;
				input Q2EB2_CITXPAUSTIM5 = CELL159.IMUX_C7;
				input Q2EB2_CITXPAUSTIM6 = CELL159.IMUX_C6;
				input Q2EB2_CITXPAUSTIM7 = CELL160.IMUX_C0;
				input Q2EB2_CITXPAUSTIM8 = CELL160.IMUX_C2;
				input Q2EB2_CITXPAUSTIM9 = CELL160.IMUX_D3;
				input Q2EB2_GIIPGSHRINK = CELL158.IMUX_D2;
				input Q2EB2_GINONPADRXDV = CELL158.IMUX_C0;
				input Q2EB2_GISYNCCOL = CELL164.IMUX_C4;
				input Q2EB2_GISYNCCRS = CELL164.IMUX_C0;
				input Q2EB2_GISYNCNIBDRIB = CELL158.IMUX_C1;
				input Q2EB2_GISYNCRXD0 = CELL158.IMUX_C3;
				input Q2EB2_GISYNCRXD1 = CELL158.IMUX_A6;
				input Q2EB2_GISYNCRXD2 = CELL158.IMUX_D0;
				input Q2EB2_GISYNCRXD3 = CELL159.IMUX_A2;
				input Q2EB2_GISYNCRXD4 = CELL158.IMUX_A7;
				input Q2EB2_GISYNCRXD5 = CELL159.IMUX_A0;
				input Q2EB2_GISYNCRXD6 = CELL158.IMUX_D3;
				input Q2EB2_GISYNCRXD7 = CELL158.IMUX_D1;
				input Q2EB2_GISYNCRXDV = CELL158.IMUX_B3;
				input Q2EB2_GISYNCRXER = CELL158.IMUX_C2;
				input Q2EB2_KIRSTN = CELL149.IMUX_LSR0;
				input Q2EB2_KIRXMACCLK = CELL154.IMUX_CLK1_DELAY;
				input Q2EB2_KIRXMACCLKENEXT = CELL159.IMUX_A6;
				input Q2EB2_KIRXTXFECLK = CELL156.IMUX_CLK1_DELAY;
				input Q2EB2_KITXGMIILPBK = CELL159.IMUX_D1;
				input Q2EB2_KITXMACCLK = CELL156.IMUX_CLK0_DELAY;
				input Q2EB2_KITXMACCLKENEXT = CELL160.IMUX_C1;
				input Q2EB3_CIRXFULL = CELL166.IMUX_A2;
				input Q2EB3_CIRXIGNOREPKT = CELL164.IMUX_D5;
				input Q2EB3_CITXDATA0 = CELL167.IMUX_C2;
				input Q2EB3_CITXDATA1 = CELL167.IMUX_D0;
				input Q2EB3_CITXDATA2 = CELL167.IMUX_D2;
				input Q2EB3_CITXDATA3 = CELL167.IMUX_C1;
				input Q2EB3_CITXDATA4 = CELL167.IMUX_D1;
				input Q2EB3_CITXDATA5 = CELL167.IMUX_C4;
				input Q2EB3_CITXDATA6 = CELL167.IMUX_C3;
				input Q2EB3_CITXDATA7 = CELL167.IMUX_C5;
				input Q2EB3_CITXDATAAVAIL = CELL167.IMUX_C0;
				input Q2EB3_CITXEMPTY = CELL167.IMUX_B5;
				input Q2EB3_CITXEOF = CELL167.IMUX_B4;
				input Q2EB3_CITXFIFOCTRL = CELL166.IMUX_C5;
				input Q2EB3_CITXFORCEERR = CELL166.IMUX_C4;
				input Q2EB3_CITXPAUSEREQ = CELL166.IMUX_C3;
				input Q2EB3_CITXPAUSTIM0 = CELL163.IMUX_D0;
				input Q2EB3_CITXPAUSTIM1 = CELL162.IMUX_D7;
				input Q2EB3_CITXPAUSTIM10 = CELL164.IMUX_B0;
				input Q2EB3_CITXPAUSTIM11 = CELL164.IMUX_B1;
				input Q2EB3_CITXPAUSTIM12 = CELL163.IMUX_B3;
				input Q2EB3_CITXPAUSTIM13 = CELL164.IMUX_A0;
				input Q2EB3_CITXPAUSTIM14 = CELL163.IMUX_C3;
				input Q2EB3_CITXPAUSTIM15 = CELL164.IMUX_B5;
				input Q2EB3_CITXPAUSTIM2 = CELL164.IMUX_A4;
				input Q2EB3_CITXPAUSTIM3 = CELL164.IMUX_A2;
				input Q2EB3_CITXPAUSTIM4 = CELL162.IMUX_D6;
				input Q2EB3_CITXPAUSTIM5 = CELL163.IMUX_C0;
				input Q2EB3_CITXPAUSTIM6 = CELL162.IMUX_C7;
				input Q2EB3_CITXPAUSTIM7 = CELL163.IMUX_C1;
				input Q2EB3_CITXPAUSTIM8 = CELL164.IMUX_B3;
				input Q2EB3_CITXPAUSTIM9 = CELL164.IMUX_B2;
				input Q2EB3_GIIPGSHRINK = CELL164.IMUX_D1;
				input Q2EB3_GINONPADRXDV = CELL165.IMUX_A3;
				input Q2EB3_GISYNCCOL = CELL166.IMUX_C0;
				input Q2EB3_GISYNCCRS = CELL166.IMUX_B5;
				input Q2EB3_GISYNCNIBDRIB = CELL165.IMUX_B3;
				input Q2EB3_GISYNCRXD0 = CELL165.IMUX_A5;
				input Q2EB3_GISYNCRXD1 = CELL165.IMUX_C0;
				input Q2EB3_GISYNCRXD2 = CELL165.IMUX_B5;
				input Q2EB3_GISYNCRXD3 = CELL165.IMUX_A4;
				input Q2EB3_GISYNCRXD4 = CELL165.IMUX_A0;
				input Q2EB3_GISYNCRXD5 = CELL164.IMUX_D4;
				input Q2EB3_GISYNCRXD6 = CELL165.IMUX_A2;
				input Q2EB3_GISYNCRXD7 = CELL164.IMUX_D3;
				input Q2EB3_GISYNCRXDV = CELL165.IMUX_B0;
				input Q2EB3_GISYNCRXER = CELL165.IMUX_B4;
				input Q2EB3_KIRSTN = CELL149.IMUX_LSR1;
				input Q2EB3_KIRXMACCLK = CELL157.IMUX_CLK1_DELAY;
				input Q2EB3_KIRXMACCLKENEXT = CELL164.IMUX_A3;
				input Q2EB3_KIRXTXFECLK = CELL159.IMUX_CLK1_DELAY;
				input Q2EB3_KITXGMIILPBK = CELL164.IMUX_A5;
				input Q2EB3_KITXMACCLK = CELL158.IMUX_CLK1_DELAY;
				input Q2EB3_KITXMACCLKENEXT = CELL164.IMUX_A1;
				output Q2X_CSO0 = CELL155.OUT_Q2;
				output Q2X_CSO1 = CELL155.OUT_Q1;
				output Q2X_CSO10 = CELL159.OUT_Q2;
				output Q2X_CSO100 = CELL155.OUT_Q6;
				output Q2X_CSO101 = CELL156.OUT_F0;
				output Q2X_CSO102 = CELL156.OUT_F1;
				output Q2X_CSO103 = CELL155.OUT_Q3;
				output Q2X_CSO104 = CELL161.OUT_Q0;
				output Q2X_CSO105 = CELL160.OUT_Q4;
				output Q2X_CSO106 = CELL160.OUT_F3;
				output Q2X_CSO107 = CELL160.OUT_Q5;
				output Q2X_CSO108 = CELL160.OUT_F4;
				output Q2X_CSO109 = CELL160.OUT_F5;
				output Q2X_CSO11 = CELL162.OUT_F4;
				output Q2X_CSO110 = CELL159.OUT_Q6;
				output Q2X_CSO111 = CELL159.OUT_Q7;
				output Q2X_CSO112 = CELL164.OUT_F0;
				output Q2X_CSO113 = CELL163.OUT_Q4;
				output Q2X_CSO114 = CELL163.OUT_Q3;
				output Q2X_CSO115 = CELL164.OUT_F2;
				output Q2X_CSO116 = CELL164.OUT_F1;
				output Q2X_CSO117 = CELL164.OUT_F4;
				output Q2X_CSO118 = CELL164.OUT_F6;
				output Q2X_CSO119 = CELL164.OUT_F7;
				output Q2X_CSO12 = CELL159.OUT_Q4;
				output Q2X_CSO120 = CELL154.OUT_Q2;
				output Q2X_CSO121 = CELL156.OUT_Q1;
				output Q2X_CSO122 = CELL160.OUT_Q6;
				output Q2X_CSO123 = CELL165.OUT_Q4;
				output Q2X_CSO124 = CELL155.OUT_F6;
				output Q2X_CSO125 = CELL156.OUT_F5;
				output Q2X_CSO126 = CELL160.OUT_F6;
				output Q2X_CSO127 = CELL164.OUT_F3;
				output Q2X_CSO128 = CELL154.OUT_Q0;
				output Q2X_CSO129 = CELL156.OUT_Q4;
				output Q2X_CSO13 = CELL159.OUT_Q5;
				output Q2X_CSO130 = CELL160.OUT_Q0;
				output Q2X_CSO131 = CELL163.OUT_Q5;
				output Q2X_CSO132 = CELL153.OUT_Q0;
				output Q2X_CSO133 = CELL156.OUT_F4;
				output Q2X_CSO134 = CELL160.OUT_Q1;
				output Q2X_CSO135 = CELL163.OUT_Q2;
				output Q2X_CSO136 = CELL154.OUT_Q1;
				output Q2X_CSO137 = CELL156.OUT_F2;
				output Q2X_CSO138 = CELL160.OUT_Q7;
				output Q2X_CSO139 = CELL164.OUT_Q1;
				output Q2X_CSO14 = CELL159.OUT_F6;
				output Q2X_CSO140 = CELL164.OUT_Q0;
				output Q2X_CSO15 = CELL159.OUT_F7;
				output Q2X_CSO16 = CELL165.OUT_Q1;
				output Q2X_CSO17 = CELL165.OUT_Q0;
				output Q2X_CSO18 = CELL165.OUT_F1;
				output Q2X_CSO19 = CELL165.OUT_Q7;
				output Q2X_CSO2 = CELL153.OUT_Q6;
				output Q2X_CSO20 = CELL165.OUT_Q6;
				output Q2X_CSO21 = CELL165.OUT_Q2;
				output Q2X_CSO22 = CELL165.OUT_F4;
				output Q2X_CSO23 = CELL164.OUT_Q6;
				output Q2X_CSO24 = CELL167.OUT_F1;
				output Q2X_CSO25 = CELL167.OUT_F0;
				output Q2X_CSO26 = CELL166.OUT_Q2;
				output Q2X_CSO27 = CELL166.OUT_Q7;
				output Q2X_CSO28 = CELL167.OUT_F2;
				output Q2X_CSO29 = CELL167.OUT_F4;
				output Q2X_CSO3 = CELL154.OUT_Q7;
				output Q2X_CSO30 = CELL166.OUT_Q4;
				output Q2X_CSO31 = CELL167.OUT_F3;
				output Q2X_CSO32 = CELL153.OUT_Q7;
				output Q2X_CSO33 = CELL158.OUT_F6;
				output Q2X_CSO34 = CELL164.OUT_F5;
				output Q2X_CSO35 = CELL166.OUT_Q5;
				output Q2X_CSO36 = CELL154.OUT_F0;
				output Q2X_CSO37 = CELL159.OUT_Q3;
				output Q2X_CSO38 = CELL165.OUT_Q3;
				output Q2X_CSO39 = CELL166.OUT_Q6;
				output Q2X_CSO4 = CELL155.OUT_Q0;
				output Q2X_CSO40 = CELL154.OUT_Q6;
				output Q2X_CSO41 = CELL160.OUT_F0;
				output Q2X_CSO42 = CELL165.OUT_F7;
				output Q2X_CSO43 = CELL166.OUT_Q3;
				output Q2X_CSO44 = CELL154.OUT_Q4;
				output Q2X_CSO45 = CELL156.OUT_Q2;
				output Q2X_CSO46 = CELL165.OUT_Q5;
				output Q2X_CSO47 = CELL166.OUT_Q1;
				output Q2X_CSO48 = CELL166.OUT_Q0;
				output Q2X_CSO49 = CELL166.OUT_F6;
				output Q2X_CSO5 = CELL155.OUT_F1;
				output Q2X_CSO50 = CELL166.OUT_F7;
				output Q2X_CSO51 = CELL166.OUT_F5;
				output Q2X_CSO52 = CELL166.OUT_F2;
				output Q2X_CSO53 = CELL166.OUT_F4;
				output Q2X_CSO54 = CELL166.OUT_F0;
				output Q2X_CSO55 = CELL166.OUT_F3;
				output Q2X_CSO56 = CELL154.OUT_F1;
				output Q2X_CSO57 = CELL154.OUT_F2;
				output Q2X_CSO58 = CELL154.OUT_F5;
				output Q2X_CSO59 = CELL155.OUT_F7;
				output Q2X_CSO6 = CELL155.OUT_F2;
				output Q2X_CSO60 = CELL155.OUT_F0;
				output Q2X_CSO61 = CELL153.OUT_Q4;
				output Q2X_CSO62 = CELL153.OUT_Q1;
				output Q2X_CSO63 = CELL154.OUT_F4;
				output Q2X_CSO64 = CELL157.OUT_F4;
				output Q2X_CSO65 = CELL157.OUT_F5;
				output Q2X_CSO66 = CELL157.OUT_F6;
				output Q2X_CSO67 = CELL157.OUT_F7;
				output Q2X_CSO68 = CELL156.OUT_Q7;
				output Q2X_CSO69 = CELL156.OUT_Q0;
				output Q2X_CSO7 = CELL153.OUT_Q5;
				output Q2X_CSO70 = CELL156.OUT_Q5;
				output Q2X_CSO71 = CELL156.OUT_Q6;
				output Q2X_CSO72 = CELL162.OUT_F1;
				output Q2X_CSO73 = CELL161.OUT_F7;
				output Q2X_CSO74 = CELL161.OUT_F6;
				output Q2X_CSO75 = CELL160.OUT_F1;
				output Q2X_CSO76 = CELL161.OUT_Q5;
				output Q2X_CSO77 = CELL161.OUT_Q3;
				output Q2X_CSO78 = CELL161.OUT_Q1;
				output Q2X_CSO79 = CELL160.OUT_F2;
				output Q2X_CSO8 = CELL159.OUT_Q1;
				output Q2X_CSO80 = CELL164.OUT_Q2;
				output Q2X_CSO81 = CELL164.OUT_Q4;
				output Q2X_CSO82 = CELL165.OUT_F5;
				output Q2X_CSO83 = CELL165.OUT_F0;
				output Q2X_CSO84 = CELL165.OUT_F3;
				output Q2X_CSO85 = CELL164.OUT_Q5;
				output Q2X_CSO86 = CELL165.OUT_F6;
				output Q2X_CSO87 = CELL164.OUT_Q7;
				output Q2X_CSO88 = CELL154.OUT_F3;
				output Q2X_CSO89 = CELL153.OUT_Q3;
				output Q2X_CSO9 = CELL160.OUT_Q3;
				output Q2X_CSO90 = CELL154.OUT_F6;
				output Q2X_CSO91 = CELL154.OUT_Q3;
				output Q2X_CSO92 = CELL154.OUT_F7;
				output Q2X_CSO93 = CELL154.OUT_Q5;
				output Q2X_CSO94 = CELL153.OUT_Q2;
				output Q2X_CSO95 = CELL155.OUT_F3;
				output Q2X_CSO96 = CELL156.OUT_F7;
				output Q2X_CSO97 = CELL156.OUT_F6;
				output Q2X_CSO98 = CELL155.OUT_Q7;
				output Q2X_CSO99 = CELL156.OUT_F3;
				output Q2X_GSO0 = CELL160.OUT_Q2;
				output Q2X_GSO1 = CELL158.OUT_F0;
				output Q2X_GSO10 = CELL157.OUT_Q5;
				output Q2X_GSO11 = CELL157.OUT_F0;
				output Q2X_GSO12 = CELL158.OUT_F2;
				output Q2X_GSO13 = CELL157.OUT_Q3;
				output Q2X_GSO14 = CELL158.OUT_F3;
				output Q2X_GSO15 = CELL157.OUT_F1;
				output Q2X_GSO16 = CELL157.OUT_Q0;
				output Q2X_GSO17 = CELL157.OUT_Q4;
				output Q2X_GSO18 = CELL157.OUT_Q1;
				output Q2X_GSO19 = CELL157.OUT_F2;
				output Q2X_GSO2 = CELL159.OUT_F0;
				output Q2X_GSO20 = CELL157.OUT_F3;
				output Q2X_GSO21 = CELL157.OUT_Q6;
				output Q2X_GSO22 = CELL157.OUT_Q2;
				output Q2X_GSO23 = CELL158.OUT_F5;
				output Q2X_GSO24 = CELL163.OUT_F0;
				output Q2X_GSO25 = CELL161.OUT_F0;
				output Q2X_GSO26 = CELL159.OUT_F4;
				output Q2X_GSO27 = CELL162.OUT_Q1;
				output Q2X_GSO28 = CELL162.OUT_Q0;
				output Q2X_GSO29 = CELL161.OUT_Q7;
				output Q2X_GSO3 = CELL159.OUT_F1;
				output Q2X_GSO30 = CELL161.OUT_Q6;
				output Q2X_GSO31 = CELL161.OUT_F1;
				output Q2X_GSO32 = CELL162.OUT_F5;
				output Q2X_GSO33 = CELL160.OUT_F7;
				output Q2X_GSO34 = CELL161.OUT_F2;
				output Q2X_GSO35 = CELL161.OUT_F3;
				output Q2X_GSO36 = CELL162.OUT_F6;
				output Q2X_GSO37 = CELL161.OUT_Q4;
				output Q2X_GSO38 = CELL161.OUT_F5;
				output Q2X_GSO39 = CELL161.OUT_Q2;
				output Q2X_GSO4 = CELL156.OUT_Q3;
				output Q2X_GSO40 = CELL159.OUT_F5;
				output Q2X_GSO41 = CELL158.OUT_Q6;
				output Q2X_GSO42 = CELL158.OUT_Q7;
				output Q2X_GSO43 = CELL159.OUT_Q0;
				output Q2X_GSO5 = CELL158.OUT_F1;
				output Q2X_GSO6 = CELL159.OUT_F2;
				output Q2X_GSO7 = CELL159.OUT_F3;
				output Q2X_GSO8 = CELL158.OUT_F4;
				output Q2X_GSO9 = CELL157.OUT_Q7;
				input Q2X_IIGNOREPKT = CELL166.IMUX_A5;
				input Q2X_IRESETN = CELL148.IMUX_LSR1;
				input Q2X_IRXMACCLK = CELL157.IMUX_CLK0_DELAY;
				input Q2X_ITSMSGAVAIL = CELL170.IMUX_C0;
				input Q2X_ITXBYTEN0 = CELL165.IMUX_C3;
				input Q2X_ITXBYTEN1 = CELL165.IMUX_C1;
				input Q2X_ITXBYTEN2 = CELL165.IMUX_B1;
				input Q2X_ITXDATA0 = CELL164.IMUX_C5;
				input Q2X_ITXDATA1 = CELL164.IMUX_C3;
				input Q2X_ITXDATA10 = CELL161.IMUX_C6;
				input Q2X_ITXDATA11 = CELL163.IMUX_A0;
				input Q2X_ITXDATA12 = CELL161.IMUX_C7;
				input Q2X_ITXDATA13 = CELL162.IMUX_D0;
				input Q2X_ITXDATA14 = CELL162.IMUX_D2;
				input Q2X_ITXDATA15 = CELL163.IMUX_D2;
				input Q2X_ITXDATA16 = CELL163.IMUX_B2;
				input Q2X_ITXDATA17 = CELL163.IMUX_D1;
				input Q2X_ITXDATA18 = CELL163.IMUX_C2;
				input Q2X_ITXDATA19 = CELL162.IMUX_A6;
				input Q2X_ITXDATA2 = CELL164.IMUX_B4;
				input Q2X_ITXDATA20 = CELL162.IMUX_D3;
				input Q2X_ITXDATA21 = CELL162.IMUX_B2;
				input Q2X_ITXDATA22 = CELL162.IMUX_B0;
				input Q2X_ITXDATA23 = CELL161.IMUX_B2;
				input Q2X_ITXDATA24 = CELL161.IMUX_D2;
				input Q2X_ITXDATA25 = CELL161.IMUX_D7;
				input Q2X_ITXDATA26 = CELL161.IMUX_B7;
				input Q2X_ITXDATA27 = CELL161.IMUX_D6;
				input Q2X_ITXDATA28 = CELL161.IMUX_D0;
				input Q2X_ITXDATA29 = CELL160.IMUX_D6;
				input Q2X_ITXDATA3 = CELL163.IMUX_D3;
				input Q2X_ITXDATA30 = CELL161.IMUX_B3;
				input Q2X_ITXDATA31 = CELL160.IMUX_D7;
				input Q2X_ITXDATA32 = CELL160.IMUX_C7;
				input Q2X_ITXDATA33 = CELL162.IMUX_C0;
				input Q2X_ITXDATA34 = CELL161.IMUX_C0;
				input Q2X_ITXDATA35 = CELL160.IMUX_C6;
				input Q2X_ITXDATA36 = CELL161.IMUX_D3;
				input Q2X_ITXDATA37 = CELL161.IMUX_A6;
				input Q2X_ITXDATA38 = CELL162.IMUX_C2;
				input Q2X_ITXDATA39 = CELL162.IMUX_C3;
				input Q2X_ITXDATA4 = CELL163.IMUX_A1;
				input Q2X_ITXDATA40 = CELL162.IMUX_A3;
				input Q2X_ITXDATA41 = CELL162.IMUX_A2;
				input Q2X_ITXDATA42 = CELL162.IMUX_C1;
				input Q2X_ITXDATA43 = CELL162.IMUX_C6;
				input Q2X_ITXDATA44 = CELL162.IMUX_B1;
				input Q2X_ITXDATA45 = CELL161.IMUX_C3;
				input Q2X_ITXDATA46 = CELL161.IMUX_C2;
				input Q2X_ITXDATA47 = CELL161.IMUX_D1;
				input Q2X_ITXDATA48 = CELL161.IMUX_C1;
				input Q2X_ITXDATA49 = CELL161.IMUX_B6;
				input Q2X_ITXDATA5 = CELL163.IMUX_A2;
				input Q2X_ITXDATA50 = CELL163.IMUX_A3;
				input Q2X_ITXDATA51 = CELL161.IMUX_A7;
				input Q2X_ITXDATA52 = CELL162.IMUX_A1;
				input Q2X_ITXDATA53 = CELL162.IMUX_A0;
				input Q2X_ITXDATA54 = CELL162.IMUX_D1;
				input Q2X_ITXDATA55 = CELL162.IMUX_A7;
				input Q2X_ITXDATA56 = CELL163.IMUX_B0;
				input Q2X_ITXDATA57 = CELL164.IMUX_C1;
				input Q2X_ITXDATA58 = CELL164.IMUX_C2;
				input Q2X_ITXDATA59 = CELL164.IMUX_D0;
				input Q2X_ITXDATA6 = CELL163.IMUX_B1;
				input Q2X_ITXDATA60 = CELL164.IMUX_D2;
				input Q2X_ITXDATA61 = CELL165.IMUX_A1;
				input Q2X_ITXDATA62 = CELL165.IMUX_B2;
				input Q2X_ITXDATA63 = CELL165.IMUX_C2;
				input Q2X_ITXDATA7 = CELL162.IMUX_B7;
				input Q2X_ITXDATA8 = CELL162.IMUX_B6;
				input Q2X_ITXDATA9 = CELL162.IMUX_B3;
				input Q2X_ITXDATAAVAIL = CELL165.IMUX_D0;
				input Q2X_ITXEMPTY = CELL165.IMUX_C5;
				input Q2X_ITXEOF = CELL165.IMUX_D1;
				input Q2X_ITXFORCEERR = CELL165.IMUX_C4;
				input Q2X_ITXMACCLK = CELL155.IMUX_CLK0_DELAY;
				input Q2X_ITXMSG0 = CELL168.IMUX_C1;
				input Q2X_ITXMSG1 = CELL168.IMUX_C2;
				input Q2X_ITXMSG10 = CELL169.IMUX_A1;
				input Q2X_ITXMSG11 = CELL169.IMUX_A3;
				input Q2X_ITXMSG12 = CELL169.IMUX_A4;
				input Q2X_ITXMSG13 = CELL169.IMUX_A5;
				input Q2X_ITXMSG14 = CELL169.IMUX_B0;
				input Q2X_ITXMSG15 = CELL169.IMUX_B1;
				input Q2X_ITXMSG16 = CELL169.IMUX_B2;
				input Q2X_ITXMSG17 = CELL169.IMUX_B3;
				input Q2X_ITXMSG18 = CELL169.IMUX_B4;
				input Q2X_ITXMSG19 = CELL169.IMUX_B5;
				input Q2X_ITXMSG2 = CELL168.IMUX_C4;
				input Q2X_ITXMSG20 = CELL169.IMUX_C1;
				input Q2X_ITXMSG21 = CELL169.IMUX_C2;
				input Q2X_ITXMSG22 = CELL169.IMUX_C3;
				input Q2X_ITXMSG23 = CELL169.IMUX_C4;
				input Q2X_ITXMSG24 = CELL169.IMUX_C5;
				input Q2X_ITXMSG25 = CELL169.IMUX_D1;
				input Q2X_ITXMSG26 = CELL169.IMUX_D4;
				input Q2X_ITXMSG27 = CELL169.IMUX_D5;
				input Q2X_ITXMSG28 = CELL170.IMUX_A0;
				input Q2X_ITXMSG29 = CELL170.IMUX_A1;
				input Q2X_ITXMSG3 = CELL168.IMUX_C5;
				input Q2X_ITXMSG30 = CELL170.IMUX_A2;
				input Q2X_ITXMSG31 = CELL170.IMUX_A3;
				input Q2X_ITXMSG32 = CELL170.IMUX_A5;
				input Q2X_ITXMSG33 = CELL170.IMUX_B0;
				input Q2X_ITXMSG34 = CELL170.IMUX_B1;
				input Q2X_ITXMSG35 = CELL170.IMUX_B2;
				input Q2X_ITXMSG36 = CELL170.IMUX_B3;
				input Q2X_ITXMSG37 = CELL169.IMUX_D3;
				input Q2X_ITXMSG38 = CELL170.IMUX_B4;
				input Q2X_ITXMSG39 = CELL170.IMUX_B5;
				input Q2X_ITXMSG4 = CELL168.IMUX_D0;
				input Q2X_ITXMSG40 = CELL170.IMUX_A4;
				input Q2X_ITXMSG41 = CELL169.IMUX_D2;
				input Q2X_ITXMSG42 = CELL169.IMUX_C0;
				input Q2X_ITXMSG43 = CELL169.IMUX_A2;
				input Q2X_ITXMSG44 = CELL168.IMUX_C3;
				input Q2X_ITXMSG45 = CELL168.IMUX_C0;
				input Q2X_ITXMSG46 = CELL168.IMUX_B5;
				input Q2X_ITXMSG47 = CELL168.IMUX_B4;
				input Q2X_ITXMSG48 = CELL168.IMUX_B0;
				input Q2X_ITXMSG49 = CELL168.IMUX_A5;
				input Q2X_ITXMSG5 = CELL168.IMUX_D2;
				input Q2X_ITXMSG50 = CELL168.IMUX_A2;
				input Q2X_ITXMSG51 = CELL168.IMUX_A3;
				input Q2X_ITXMSG52 = CELL167.IMUX_D3;
				input Q2X_ITXMSG53 = CELL167.IMUX_D5;
				input Q2X_ITXMSG54 = CELL168.IMUX_A1;
				input Q2X_ITXMSG55 = CELL167.IMUX_D4;
				input Q2X_ITXMSG56 = CELL168.IMUX_A0;
				input Q2X_ITXMSG57 = CELL168.IMUX_A4;
				input Q2X_ITXMSG58 = CELL168.IMUX_B1;
				input Q2X_ITXMSG59 = CELL168.IMUX_B2;
				input Q2X_ITXMSG6 = CELL168.IMUX_D3;
				input Q2X_ITXMSG60 = CELL168.IMUX_B3;
				input Q2X_ITXMSG61 = CELL168.IMUX_D1;
				input Q2X_ITXMSG62 = CELL169.IMUX_D0;
				input Q2X_ITXMSG63 = CELL170.IMUX_C1;
				input Q2X_ITXMSG7 = CELL168.IMUX_D4;
				input Q2X_ITXMSG8 = CELL168.IMUX_D5;
				input Q2X_ITXMSG9 = CELL169.IMUX_A0;
				input Q2X_ITXPAUSREQ = CELL166.IMUX_C2;
				input Q2X_ITXPAUSTIM0 = CELL166.IMUX_D2;
				input Q2X_ITXPAUSTIM1 = CELL167.IMUX_B1;
				input Q2X_ITXPAUSTIM10 = CELL167.IMUX_A1;
				input Q2X_ITXPAUSTIM11 = CELL166.IMUX_D0;
				input Q2X_ITXPAUSTIM12 = CELL166.IMUX_D3;
				input Q2X_ITXPAUSTIM13 = CELL167.IMUX_A2;
				input Q2X_ITXPAUSTIM14 = CELL167.IMUX_A0;
				input Q2X_ITXPAUSTIM15 = CELL166.IMUX_D5;
				input Q2X_ITXPAUSTIM2 = CELL167.IMUX_B3;
				input Q2X_ITXPAUSTIM3 = CELL167.IMUX_B2;
				input Q2X_ITXPAUSTIM4 = CELL167.IMUX_A4;
				input Q2X_ITXPAUSTIM5 = CELL167.IMUX_A5;
				input Q2X_ITXPAUSTIM6 = CELL167.IMUX_A3;
				input Q2X_ITXPAUSTIM7 = CELL167.IMUX_B0;
				input Q2X_ITXPAUSTIM8 = CELL166.IMUX_D4;
				input Q2X_ITXPAUSTIM9 = CELL166.IMUX_D1;
				output Q2X_KSO0 = CELL158.OUT_Q1;
				output Q2X_KSO1 = CELL158.OUT_Q2;
				output Q2X_KSO10 = CELL163.OUT_F4;
				output Q2X_KSO11 = CELL162.OUT_F0;
				output Q2X_KSO12 = CELL162.OUT_Q2;
				output Q2X_KSO13 = CELL163.OUT_F5;
				output Q2X_KSO14 = CELL161.OUT_F4;
				output Q2X_KSO15 = CELL162.OUT_Q6;
				output Q2X_KSO16 = CELL163.OUT_F2;
				output Q2X_KSO17 = CELL162.OUT_F2;
				output Q2X_KSO18 = CELL162.OUT_F7;
				output Q2X_KSO19 = CELL163.OUT_Q0;
				output Q2X_KSO2 = CELL162.OUT_F3;
				output Q2X_KSO3 = CELL158.OUT_Q3;
				output Q2X_KSO4 = CELL158.OUT_Q4;
				output Q2X_KSO5 = CELL158.OUT_Q5;
				output Q2X_KSO6 = CELL163.OUT_Q1;
				output Q2X_KSO7 = CELL158.OUT_F7;
				output Q2X_KSO8 = CELL162.OUT_Q3;
				output Q2X_KSO9 = CELL162.OUT_Q4;
				input Q2X_TIBISTBANKSEL0 = CELL150.IMUX_CE3;
				input Q2X_TIBISTBANKSEL1 = CELL150.IMUX_CE0;
				input Q2X_TIBISTBANKSEL2 = CELL150.IMUX_CE1;
				input Q2X_TIBISTBANKSEL3 = CELL150.IMUX_CE2;
				input Q2X_TIBISTRA0 = CELL163.IMUX_CE1;
				input Q2X_TIBISTRA1 = CELL162.IMUX_CE3;
				input Q2X_TIBISTRA2 = CELL163.IMUX_CE0;
				input Q2X_TIBISTRA3 = CELL161.IMUX_CE3;
				input Q2X_TIBISTRA4 = CELL165.IMUX_CE1;
				input Q2X_TIBISTRA5 = CELL164.IMUX_CE2;
				input Q2X_TIBISTRA6 = CELL160.IMUX_CE0;
				input Q2X_TIBISTRA7 = CELL157.IMUX_CE0;
				input Q2X_TIBISTREN = CELL151.IMUX_CE1;
				input Q2X_TIBISTTDI0 = CELL152.IMUX_CE3;
				input Q2X_TIBISTTDI1 = CELL153.IMUX_CE2;
				input Q2X_TIBISTTDI10 = CELL158.IMUX_CE2;
				input Q2X_TIBISTTDI11 = CELL158.IMUX_CE1;
				input Q2X_TIBISTTDI12 = CELL159.IMUX_CE2;
				input Q2X_TIBISTTDI13 = CELL158.IMUX_CE0;
				input Q2X_TIBISTTDI14 = CELL161.IMUX_CE0;
				input Q2X_TIBISTTDI15 = CELL159.IMUX_CE1;
				input Q2X_TIBISTTDI16 = CELL162.IMUX_CE2;
				input Q2X_TIBISTTDI17 = CELL159.IMUX_CE3;
				input Q2X_TIBISTTDI18 = CELL162.IMUX_CE0;
				input Q2X_TIBISTTDI19 = CELL160.IMUX_CE1;
				input Q2X_TIBISTTDI2 = CELL153.IMUX_CE3;
				input Q2X_TIBISTTDI20 = CELL161.IMUX_CE2;
				input Q2X_TIBISTTDI21 = CELL164.IMUX_CE1;
				input Q2X_TIBISTTDI22 = CELL160.IMUX_CE3;
				input Q2X_TIBISTTDI23 = CELL165.IMUX_CE0;
				input Q2X_TIBISTTDI24 = CELL162.IMUX_CE1;
				input Q2X_TIBISTTDI25 = CELL164.IMUX_CE3;
				input Q2X_TIBISTTDI26 = CELL160.IMUX_CE2;
				input Q2X_TIBISTTDI27 = CELL163.IMUX_CE2;
				input Q2X_TIBISTTDI28 = CELL159.IMUX_CE0;
				input Q2X_TIBISTTDI29 = CELL161.IMUX_CE1;
				input Q2X_TIBISTTDI3 = CELL154.IMUX_CE0;
				input Q2X_TIBISTTDI30 = CELL158.IMUX_CE3;
				input Q2X_TIBISTTDI31 = CELL157.IMUX_CE3;
				input Q2X_TIBISTTDI32 = CELL156.IMUX_CE0;
				input Q2X_TIBISTTDI33 = CELL154.IMUX_CE1;
				input Q2X_TIBISTTDI34 = CELL155.IMUX_CE0;
				input Q2X_TIBISTTDI35 = CELL154.IMUX_CE2;
				input Q2X_TIBISTTDI4 = CELL155.IMUX_CE3;
				input Q2X_TIBISTTDI5 = CELL155.IMUX_CE1;
				input Q2X_TIBISTTDI6 = CELL154.IMUX_CE3;
				input Q2X_TIBISTTDI7 = CELL156.IMUX_CE3;
				input Q2X_TIBISTTDI8 = CELL156.IMUX_CE1;
				input Q2X_TIBISTTDI9 = CELL156.IMUX_CE2;
				input Q2X_TIBISTTESTMODE = CELL151.IMUX_LSR0;
				input Q2X_TIBISTWA0 = CELL157.IMUX_CE1;
				input Q2X_TIBISTWA1 = CELL164.IMUX_CE0;
				input Q2X_TIBISTWA2 = CELL151.IMUX_CE2;
				input Q2X_TIBISTWA3 = CELL151.IMUX_CE3;
				input Q2X_TIBISTWA4 = CELL152.IMUX_CE1;
				input Q2X_TIBISTWA5 = CELL152.IMUX_CE2;
				input Q2X_TIBISTWA6 = CELL153.IMUX_CE0;
				input Q2X_TIBISTWA7 = CELL151.IMUX_CE0;
				input Q2X_TIBISTWEN = CELL153.IMUX_CE1;
				input Q2X_TISCANEN = CELL150.IMUX_LSR1;
				input Q2X_TISCANIN0 = CELL147.IMUX_CE0;
				input Q2X_TISCANIN1 = CELL147.IMUX_CE3;
				input Q2X_TISCANIN10 = CELL147.IMUX_CE1;
				input Q2X_TISCANIN11 = CELL148.IMUX_CE3;
				input Q2X_TISCANIN12 = CELL149.IMUX_CE2;
				input Q2X_TISCANIN13 = CELL149.IMUX_CE1;
				input Q2X_TISCANIN14 = CELL167.IMUX_CE0;
				input Q2X_TISCANIN15 = CELL149.IMUX_CE3;
				input Q2X_TISCANIN16 = CELL166.IMUX_CE1;
				input Q2X_TISCANIN17 = CELL165.IMUX_CE2;
				input Q2X_TISCANIN18 = CELL167.IMUX_CE1;
				input Q2X_TISCANIN19 = CELL166.IMUX_CE0;
				input Q2X_TISCANIN2 = CELL145.IMUX_CE0;
				input Q2X_TISCANIN20 = CELL166.IMUX_CE3;
				input Q2X_TISCANIN21 = CELL146.IMUX_CE0;
				input Q2X_TISCANIN22 = CELL145.IMUX_CE2;
				input Q2X_TISCANIN23 = CELL145.IMUX_CE3;
				input Q2X_TISCANIN24 = CELL149.IMUX_CE0;
				input Q2X_TISCANIN25 = CELL148.IMUX_CE2;
				input Q2X_TISCANIN26 = CELL167.IMUX_CE2;
				input Q2X_TISCANIN27 = CELL166.IMUX_CE2;
				input Q2X_TISCANIN28 = CELL157.IMUX_CE2;
				input Q2X_TISCANIN29 = CELL148.IMUX_CE1;
				input Q2X_TISCANIN3 = CELL145.IMUX_CE1;
				input Q2X_TISCANIN4 = CELL165.IMUX_CE3;
				input Q2X_TISCANIN5 = CELL146.IMUX_CE2;
				input Q2X_TISCANIN6 = CELL148.IMUX_CE0;
				input Q2X_TISCANIN7 = CELL146.IMUX_CE3;
				input Q2X_TISCANIN8 = CELL147.IMUX_CE2;
				input Q2X_TISCANIN9 = CELL146.IMUX_CE1;
				input Q2X_TISCANMODE = CELL147.IMUX_LSR1;
				input Q2X_TISCANRSTN = CELL147.IMUX_LSR0;
				output Q2X_TOSCANOUT0 = CELL163.OUT_F1;
				output Q2X_TOSCANOUT1 = CELL153.OUT_F4;
				output Q2X_TOSCANOUT10 = CELL140.OUT_F3;
				output Q2X_TOSCANOUT11 = CELL153.OUT_F3;
				output Q2X_TOSCANOUT12 = CELL152.OUT_Q7;
				output Q2X_TOSCANOUT13 = CELL153.OUT_F6;
				output Q2X_TOSCANOUT14 = CELL153.OUT_F7;
				output Q2X_TOSCANOUT15 = CELL158.OUT_Q0;
				output Q2X_TOSCANOUT16 = CELL165.OUT_F2;
				output Q2X_TOSCANOUT17 = CELL166.OUT_F1;
				output Q2X_TOSCANOUT18 = CELL167.OUT_F5;
				output Q2X_TOSCANOUT19 = CELL164.OUT_Q3;
				output Q2X_TOSCANOUT2 = CELL149.OUT_Q5;
				output Q2X_TOSCANOUT20 = CELL162.OUT_Q7;
				output Q2X_TOSCANOUT21 = CELL149.OUT_F6;
				output Q2X_TOSCANOUT22 = CELL146.OUT_F1;
				output Q2X_TOSCANOUT23 = CELL134.OUT_Q1;
				output Q2X_TOSCANOUT24 = CELL139.OUT_F1;
				output Q2X_TOSCANOUT25 = CELL153.OUT_F2;
				output Q2X_TOSCANOUT26 = CELL150.OUT_Q5;
				output Q2X_TOSCANOUT27 = CELL162.OUT_Q5;
				output Q2X_TOSCANOUT28 = CELL167.OUT_F6;
				output Q2X_TOSCANOUT3 = CELL150.OUT_Q4;
				output Q2X_TOSCANOUT4 = CELL153.OUT_F1;
				output Q2X_TOSCANOUT5 = CELL163.OUT_F3;
				output Q2X_TOSCANOUT6 = CELL153.OUT_F0;
				output Q2X_TOSCANOUT7 = CELL138.OUT_Q3;
				output Q2X_TOSCANOUT8 = CELL147.OUT_Q3;
				output Q2X_TOSCANOUT9 = CELL138.OUT_F0;
				input Q2_FCDFECOEFF0_0 = CELL118.IMUX_A2;
				input Q2_FCDFECOEFF0_1 = CELL118.IMUX_A1;
				input Q2_FCDFECOEFF0_2 = CELL118.IMUX_A0;
				input Q2_FCDFECOEFF0_3 = CELL117.IMUX_D5;
				input Q2_FCDFECOEFF0_4 = CELL117.IMUX_D4;
				input Q2_FCDFECOEFF0_5 = CELL117.IMUX_D3;
				input Q2_FCDFECOEFF0_6 = CELL117.IMUX_D2;
				input Q2_FCDFECOEFF0_7 = CELL117.IMUX_D1;
				input Q2_FCDFECOEFF1_0 = CELL118.IMUX_B4;
				input Q2_FCDFECOEFF1_1 = CELL118.IMUX_B3;
				input Q2_FCDFECOEFF1_2 = CELL118.IMUX_B2;
				input Q2_FCDFECOEFF1_3 = CELL118.IMUX_B1;
				input Q2_FCDFECOEFF1_4 = CELL118.IMUX_B0;
				input Q2_FCDFECOEFF1_5 = CELL118.IMUX_A5;
				input Q2_FCDFECOEFF1_6 = CELL118.IMUX_A4;
				input Q2_FCDFECOEFF1_7 = CELL118.IMUX_A3;
				input Q2_FCDFECOEFF2_0 = CELL118.IMUX_D0;
				input Q2_FCDFECOEFF2_1 = CELL118.IMUX_C5;
				input Q2_FCDFECOEFF2_2 = CELL118.IMUX_C4;
				input Q2_FCDFECOEFF2_3 = CELL118.IMUX_C3;
				input Q2_FCDFECOEFF2_4 = CELL118.IMUX_C2;
				input Q2_FCDFECOEFF2_5 = CELL118.IMUX_C1;
				input Q2_FCDFECOEFF2_6 = CELL118.IMUX_C0;
				input Q2_FCDFECOEFF2_7 = CELL118.IMUX_B5;
				input Q2_FCDFECOEFF3_0 = CELL119.IMUX_A2;
				input Q2_FCDFECOEFF3_1 = CELL119.IMUX_A1;
				input Q2_FCDFECOEFF3_2 = CELL119.IMUX_A0;
				input Q2_FCDFECOEFF3_3 = CELL118.IMUX_D5;
				input Q2_FCDFECOEFF3_4 = CELL118.IMUX_D4;
				input Q2_FCDFECOEFF3_5 = CELL118.IMUX_D3;
				input Q2_FCDFECOEFF3_6 = CELL118.IMUX_D2;
				input Q2_FCDFECOEFF3_7 = CELL118.IMUX_D1;
				input Q2_FCDFECOEFF4_0 = CELL119.IMUX_B4;
				input Q2_FCDFECOEFF4_1 = CELL119.IMUX_B3;
				input Q2_FCDFECOEFF4_2 = CELL119.IMUX_B2;
				input Q2_FCDFECOEFF4_3 = CELL119.IMUX_B1;
				input Q2_FCDFECOEFF4_4 = CELL119.IMUX_B0;
				input Q2_FCDFECOEFF4_5 = CELL119.IMUX_A5;
				input Q2_FCDFECOEFF4_6 = CELL119.IMUX_A4;
				input Q2_FCDFECOEFF4_7 = CELL119.IMUX_A3;
				input Q2_FCDFECOEFF5_0 = CELL119.IMUX_D0;
				input Q2_FCDFECOEFF5_1 = CELL119.IMUX_C5;
				input Q2_FCDFECOEFF5_2 = CELL119.IMUX_C4;
				input Q2_FCDFECOEFF5_3 = CELL119.IMUX_C3;
				input Q2_FCDFECOEFF5_4 = CELL119.IMUX_C2;
				input Q2_FCDFECOEFF5_5 = CELL119.IMUX_C1;
				input Q2_FCDFECOEFF5_6 = CELL119.IMUX_C0;
				input Q2_FCDFECOEFF5_7 = CELL119.IMUX_B5;
				input Q2_FCDFESIGN1 = CELL119.IMUX_D5;
				input Q2_FCDFESIGN2 = CELL119.IMUX_D4;
				input Q2_FCDFESIGN3 = CELL119.IMUX_D3;
				input Q2_FCDFESIGN4 = CELL119.IMUX_D2;
				input Q2_FCDFESIGN5 = CELL119.IMUX_D1;
				input Q2_FCMPWRUP = CELL117.IMUX_A1;
				input Q2_FCMRST = CELL116.IMUX_C2;
				input Q2_FCSCANMODE = CELL117.IMUX_C4;
				input Q2_FDDFECHSEL0 = CELL117.IMUX_D0;
				input Q2_FDDFECHSEL1 = CELL117.IMUX_C5;
				output Q2_FDDFEDATA0 = CELL121.OUT_F0;
				output Q2_FDDFEDATA1 = CELL120.OUT_Q7;
				output Q2_FDDFEDATA2 = CELL120.OUT_Q6;
				output Q2_FDDFEDATA3 = CELL120.OUT_Q5;
				output Q2_FDDFEDATA4 = CELL120.OUT_Q4;
				output Q2_FDDFEDATA5 = CELL120.OUT_Q3;
				output Q2_FDDFEDATA6 = CELL120.OUT_Q2;
				output Q2_FDDFEDATA7 = CELL120.OUT_Q1;
				output Q2_FDDFEDATA8 = CELL120.OUT_Q0;
				output Q2_FDDFEDATA9 = CELL120.OUT_F7;
				output Q2_FDDFEERR0 = CELL121.OUT_Q2;
				output Q2_FDDFEERR1 = CELL121.OUT_Q1;
				output Q2_FDDFEERR2 = CELL121.OUT_Q0;
				output Q2_FDDFEERR3 = CELL121.OUT_F7;
				output Q2_FDDFEERR4 = CELL121.OUT_F6;
				output Q2_FDDFEERR5 = CELL121.OUT_F5;
				output Q2_FDDFEERR6 = CELL121.OUT_F4;
				output Q2_FDDFEERR7 = CELL121.OUT_F3;
				output Q2_FDDFEERR8 = CELL121.OUT_F2;
				output Q2_FDDFEERR9 = CELL121.OUT_F1;
				input Q2_FIGRPFBRRCLK0 = CELL130.IMUX_CLK1_DELAY;
				input Q2_FIGRPFBRRCLK1 = CELL130.IMUX_CLK0_DELAY;
				input Q2_FIGRPFBTWCLK0 = CELL131.IMUX_CLK1_DELAY;
				input Q2_FIGRPFBTWCLK1 = CELL131.IMUX_CLK0_DELAY;
				input Q2_FIRXTESTCLK = CELL132.IMUX_CLK1_DELAY;
				input Q2_FISYNCCLK = CELL132.IMUX_CLK0_DELAY;
				input Q2_FITMRCLK = CELL117.IMUX_CLK0_DELAY;
				input Q2_FITXTESTCLK = CELL133.IMUX_CLK1_DELAY;
				output Q2_FOREFCLK2FPGA = CELL120.OUT_F2;
				output Q2_HSPLLLOL = CELL119.OUT_F0;
				input Q2_HSPLLPWRUP = CELL117.IMUX_A2;
				input Q2_HSPLLREFCLKI = CELL123.IMUX_CLK1_DELAY;
				input Q2_HSPLLRST = CELL118.IMUX_LSR1;
				output Q2_LSPLLLOL = CELL119.OUT_F1;
				input Q2_LSPLLPWRUP = CELL117.IMUX_A3;
				input Q2_LSPLLREFCLKI = CELL123.IMUX_CLK0_DELAY;
				input Q2_LSPLLRST = CELL118.IMUX_LSR0;
			}

			// wire CELL0.IMUX_A2                  SERDES.Q0CH0_FCLDRTXEN
			// wire CELL0.IMUX_A3                  SERDES.Q0CH1_FCLDRTXEN
			// wire CELL0.IMUX_A4                  SERDES.Q0CH2_FCLDRTXEN
			// wire CELL0.IMUX_A5                  SERDES.Q0CH3_FCLDRTXEN
			// wire CELL0.IMUX_B2                  SERDES.Q0CH0_FCALIGNEN
			// wire CELL0.IMUX_B3                  SERDES.Q0CH1_FCALIGNEN
			// wire CELL0.IMUX_B4                  SERDES.Q0CH2_FCALIGNEN
			// wire CELL0.IMUX_B5                  SERDES.Q0CH3_FCALIGNEN
			// wire CELL0.IMUX_C2                  SERDES.Q0_FCMRST
			// wire CELL0.IMUX_C3                  SERDES.Q0CH0_FCTXPWRUP
			// wire CELL0.IMUX_C4                  SERDES.Q0CH1_FCTXPWRUP
			// wire CELL0.IMUX_C5                  SERDES.Q0CH2_FCTXPWRUP
			// wire CELL0.IMUX_D2                  SERDES.Q0CH3_FCTXPWRUP
			// wire CELL0.IMUX_D3                  SERDES.Q0CH0_FCRXPWRUP
			// wire CELL0.IMUX_D4                  SERDES.Q0CH1_FCRXPWRUP
			// wire CELL0.IMUX_D5                  SERDES.Q0CH2_FCRXPWRUP
			// wire CELL0.OUT_F2                   SERDES.Q0CH3_FDRX47
			// wire CELL0.OUT_F3                   SERDES.Q0CH3_FDRX46
			// wire CELL0.OUT_F4                   SERDES.Q0CH3_FDRX45
			// wire CELL0.OUT_F5                   SERDES.Q0CH3_FDRX44
			// wire CELL0.OUT_F6                   SERDES.Q0CH3_FDRX43
			// wire CELL0.OUT_F7                   SERDES.Q0CH3_FDRX42
			// wire CELL0.OUT_Q2                   SERDES.Q0CH3_FDRX41
			// wire CELL0.OUT_Q3                   SERDES.Q0CH3_FDRX40
			// wire CELL0.OUT_Q4                   SERDES.Q0CH3_FDRX39
			// wire CELL0.OUT_Q5                   SERDES.Q0CH3_FDRX38
			// wire CELL0.OUT_Q6                   SERDES.Q0CH3_FDRX37
			// wire CELL0.OUT_Q7                   SERDES.Q0CH3_FDRX36
			// wire CELL1.IMUX_A0                  SERDES.Q0CH3_FCRXPWRUP
			// wire CELL1.IMUX_A1                  SERDES.Q0_FCMPWRUP
			// wire CELL1.IMUX_A2                  SERDES.Q0_HSPLLPWRUP
			// wire CELL1.IMUX_A3                  SERDES.Q0_LSPLLPWRUP
			// wire CELL1.IMUX_A4                  SERDES.Q0CH0_FCRATE2
			// wire CELL1.IMUX_A5                  SERDES.Q0CH0_FCRATE1
			// wire CELL1.IMUX_B0                  SERDES.Q0CH0_FCRATE0
			// wire CELL1.IMUX_B1                  SERDES.Q0CH1_FCRATE2
			// wire CELL1.IMUX_B2                  SERDES.Q0CH1_FCRATE1
			// wire CELL1.IMUX_B3                  SERDES.Q0CH1_FCRATE0
			// wire CELL1.IMUX_B4                  SERDES.Q0CH2_FCRATE2
			// wire CELL1.IMUX_B5                  SERDES.Q0CH2_FCRATE1
			// wire CELL1.IMUX_C0                  SERDES.Q0CH2_FCRATE0
			// wire CELL1.IMUX_C1                  SERDES.Q0CH3_FCRATE2
			// wire CELL1.IMUX_C2                  SERDES.Q0CH3_FCRATE1
			// wire CELL1.IMUX_C3                  SERDES.Q0CH3_FCRATE0
			// wire CELL1.IMUX_C4                  SERDES.Q0_FCSCANMODE
			// wire CELL1.IMUX_C5                  SERDES.Q0_FDDFECHSEL1
			// wire CELL1.IMUX_D0                  SERDES.Q0_FDDFECHSEL0
			// wire CELL1.IMUX_D1                  SERDES.Q0_FCDFECOEFF0_7
			// wire CELL1.IMUX_D2                  SERDES.Q0_FCDFECOEFF0_6
			// wire CELL1.IMUX_D3                  SERDES.Q0_FCDFECOEFF0_5
			// wire CELL1.IMUX_D4                  SERDES.Q0_FCDFECOEFF0_4
			// wire CELL1.IMUX_D5                  SERDES.Q0_FCDFECOEFF0_3
			// wire CELL1.IMUX_LSR0                SERDES.Q0CH2_FCTRST
			// wire CELL1.IMUX_LSR1                SERDES.Q0CH3_FCTRST
			// wire CELL1.IMUX_CLK0_DELAY          SERDES.Q0_FITMRCLK
			// wire CELL1.IMUX_CLK1_DELAY          SERDES.Q0CH0_FITMRSTARTCLK
			// wire CELL1.OUT_F0                   SERDES.Q0CH3_FDRX35
			// wire CELL1.OUT_F1                   SERDES.Q0CH3_FDRX34
			// wire CELL1.OUT_F2                   SERDES.Q0CH3_FDRX33
			// wire CELL1.OUT_F3                   SERDES.Q0CH3_FDRX32
			// wire CELL1.OUT_F4                   SERDES.Q0CH0_FSPCIEDONE
			// wire CELL1.OUT_F5                   SERDES.Q0CH1_FSPCIEDONE
			// wire CELL1.OUT_F6                   SERDES.Q0CH2_FSPCIEDONE
			// wire CELL1.OUT_F7                   SERDES.Q0CH3_FSPCIEDONE
			// wire CELL1.OUT_Q0                   SERDES.Q0CH0_FSPCIECON
			// wire CELL1.OUT_Q1                   SERDES.Q0CH1_FSPCIECON
			// wire CELL1.OUT_Q2                   SERDES.Q0CH2_FSPCIECON
			// wire CELL1.OUT_Q3                   SERDES.Q0CH3_FSPCIECON
			// wire CELL1.OUT_Q4                   SERDES.Q0CH0_FSRLOS
			// wire CELL1.OUT_Q5                   SERDES.Q0CH1_FSRLOS
			// wire CELL1.OUT_Q6                   SERDES.Q0CH2_FSRLOS
			// wire CELL1.OUT_Q7                   SERDES.Q0CH3_FSRLOS
			// wire CELL2.IMUX_A0                  SERDES.Q0_FCDFECOEFF0_2
			// wire CELL2.IMUX_A1                  SERDES.Q0_FCDFECOEFF0_1
			// wire CELL2.IMUX_A2                  SERDES.Q0_FCDFECOEFF0_0
			// wire CELL2.IMUX_A3                  SERDES.Q0_FCDFECOEFF1_7
			// wire CELL2.IMUX_A4                  SERDES.Q0_FCDFECOEFF1_6
			// wire CELL2.IMUX_A5                  SERDES.Q0_FCDFECOEFF1_5
			// wire CELL2.IMUX_B0                  SERDES.Q0_FCDFECOEFF1_4
			// wire CELL2.IMUX_B1                  SERDES.Q0_FCDFECOEFF1_3
			// wire CELL2.IMUX_B2                  SERDES.Q0_FCDFECOEFF1_2
			// wire CELL2.IMUX_B3                  SERDES.Q0_FCDFECOEFF1_1
			// wire CELL2.IMUX_B4                  SERDES.Q0_FCDFECOEFF1_0
			// wire CELL2.IMUX_B5                  SERDES.Q0_FCDFECOEFF2_7
			// wire CELL2.IMUX_C0                  SERDES.Q0_FCDFECOEFF2_6
			// wire CELL2.IMUX_C1                  SERDES.Q0_FCDFECOEFF2_5
			// wire CELL2.IMUX_C2                  SERDES.Q0_FCDFECOEFF2_4
			// wire CELL2.IMUX_C3                  SERDES.Q0_FCDFECOEFF2_3
			// wire CELL2.IMUX_C4                  SERDES.Q0_FCDFECOEFF2_2
			// wire CELL2.IMUX_C5                  SERDES.Q0_FCDFECOEFF2_1
			// wire CELL2.IMUX_D0                  SERDES.Q0_FCDFECOEFF2_0
			// wire CELL2.IMUX_D1                  SERDES.Q0_FCDFECOEFF3_7
			// wire CELL2.IMUX_D2                  SERDES.Q0_FCDFECOEFF3_6
			// wire CELL2.IMUX_D3                  SERDES.Q0_FCDFECOEFF3_5
			// wire CELL2.IMUX_D4                  SERDES.Q0_FCDFECOEFF3_4
			// wire CELL2.IMUX_D5                  SERDES.Q0_FCDFECOEFF3_3
			// wire CELL2.IMUX_LSR0                SERDES.Q0_LSPLLRST
			// wire CELL2.IMUX_LSR1                SERDES.Q0_HSPLLRST
			// wire CELL2.IMUX_CLK0_DELAY          SERDES.Q0CH1_FITMRSTARTCLK
			// wire CELL2.IMUX_CLK1_DELAY          SERDES.Q0CH2_FITMRSTARTCLK
			// wire CELL2.OUT_F0                   SERDES.Q0CH0_FSLSM
			// wire CELL2.OUT_F1                   SERDES.Q0CH1_FSLSM
			// wire CELL2.OUT_F2                   SERDES.Q0CH2_FSLSM
			// wire CELL2.OUT_F3                   SERDES.Q0CH3_FSLSM
			// wire CELL2.OUT_F4                   SERDES.Q0CH0_FSCCUNDERRUN
			// wire CELL2.OUT_F5                   SERDES.Q0CH1_FSCCUNDERRUN
			// wire CELL2.OUT_F6                   SERDES.Q0CH2_FSCCUNDERRUN
			// wire CELL2.OUT_F7                   SERDES.Q0CH3_FSCCUNDERRUN
			// wire CELL2.OUT_Q0                   SERDES.Q0CH0_FSCCOVERRUN
			// wire CELL2.OUT_Q1                   SERDES.Q0CH1_FSCCOVERRUN
			// wire CELL2.OUT_Q2                   SERDES.Q0CH2_FSCCOVERRUN
			// wire CELL2.OUT_Q3                   SERDES.Q0CH3_FSCCOVERRUN
			// wire CELL2.OUT_Q4                   SERDES.Q0CH0_FSRLOL
			// wire CELL2.OUT_Q5                   SERDES.Q0CH1_FSRLOL
			// wire CELL2.OUT_Q6                   SERDES.Q0CH2_FSRLOL
			// wire CELL2.OUT_Q7                   SERDES.Q0CH3_FSRLOL
			// wire CELL3.IMUX_A0                  SERDES.Q0_FCDFECOEFF3_2
			// wire CELL3.IMUX_A1                  SERDES.Q0_FCDFECOEFF3_1
			// wire CELL3.IMUX_A2                  SERDES.Q0_FCDFECOEFF3_0
			// wire CELL3.IMUX_A3                  SERDES.Q0_FCDFECOEFF4_7
			// wire CELL3.IMUX_A4                  SERDES.Q0_FCDFECOEFF4_6
			// wire CELL3.IMUX_A5                  SERDES.Q0_FCDFECOEFF4_5
			// wire CELL3.IMUX_B0                  SERDES.Q0_FCDFECOEFF4_4
			// wire CELL3.IMUX_B1                  SERDES.Q0_FCDFECOEFF4_3
			// wire CELL3.IMUX_B2                  SERDES.Q0_FCDFECOEFF4_2
			// wire CELL3.IMUX_B3                  SERDES.Q0_FCDFECOEFF4_1
			// wire CELL3.IMUX_B4                  SERDES.Q0_FCDFECOEFF4_0
			// wire CELL3.IMUX_B5                  SERDES.Q0_FCDFECOEFF5_7
			// wire CELL3.IMUX_C0                  SERDES.Q0_FCDFECOEFF5_6
			// wire CELL3.IMUX_C1                  SERDES.Q0_FCDFECOEFF5_5
			// wire CELL3.IMUX_C2                  SERDES.Q0_FCDFECOEFF5_4
			// wire CELL3.IMUX_C3                  SERDES.Q0_FCDFECOEFF5_3
			// wire CELL3.IMUX_C4                  SERDES.Q0_FCDFECOEFF5_2
			// wire CELL3.IMUX_C5                  SERDES.Q0_FCDFECOEFF5_1
			// wire CELL3.IMUX_D0                  SERDES.Q0_FCDFECOEFF5_0
			// wire CELL3.IMUX_D1                  SERDES.Q0_FCDFESIGN5
			// wire CELL3.IMUX_D2                  SERDES.Q0_FCDFESIGN4
			// wire CELL3.IMUX_D3                  SERDES.Q0_FCDFESIGN3
			// wire CELL3.IMUX_D4                  SERDES.Q0_FCDFESIGN2
			// wire CELL3.IMUX_D5                  SERDES.Q0_FCDFESIGN1
			// wire CELL3.IMUX_CLK0_DELAY          SERDES.Q0CH3_FITMRSTARTCLK
			// wire CELL3.IMUX_CLK1_DELAY          SERDES.Q0CH0_FITMRSTOPCLK
			// wire CELL3.OUT_F0                   SERDES.Q0_HSPLLLOL
			// wire CELL3.OUT_F1                   SERDES.Q0_LSPLLLOL
			// wire CELL3.OUT_F2                   SERDES.Q0CH0_FDLDRRX
			// wire CELL3.OUT_F3                   SERDES.Q0CH1_FDLDRRX
			// wire CELL3.OUT_F4                   SERDES.Q0CH2_FDLDRRX
			// wire CELL3.OUT_F5                   SERDES.Q0CH3_FDLDRRX
			// wire CELL3.OUT_F6                   SERDES.Q0CH0_FSSKPADDED
			// wire CELL3.OUT_F7                   SERDES.Q0CH1_FSSKPADDED
			// wire CELL3.OUT_Q0                   SERDES.Q0CH2_FSSKPADDED
			// wire CELL3.OUT_Q1                   SERDES.Q0CH3_FSSKPADDED
			// wire CELL3.OUT_Q2                   SERDES.Q0CH0_FSSKPDELETED
			// wire CELL3.OUT_Q3                   SERDES.Q0CH1_FSSKPDELETED
			// wire CELL3.OUT_Q4                   SERDES.Q0CH2_FSSKPDELETED
			// wire CELL3.OUT_Q5                   SERDES.Q0CH3_FSSKPDELETED
			// wire CELL3.OUT_Q6                   SERDES.Q0D0_FSDE
			// wire CELL3.OUT_Q7                   SERDES.Q0D1_FSDE
			// wire CELL4.IMUX_A0                  SERDES.Q0CH0_FCTMRSTART
			// wire CELL4.IMUX_A1                  SERDES.Q0CH1_FCTMRSTART
			// wire CELL4.IMUX_A2                  SERDES.Q0CH2_FCTMRSTART
			// wire CELL4.IMUX_A3                  SERDES.Q0CH3_FCTMRSTART
			// wire CELL4.IMUX_A4                  SERDES.Q0CH0_FCTMRSTOP
			// wire CELL4.IMUX_A5                  SERDES.Q0CH1_FCTMRSTOP
			// wire CELL4.IMUX_B0                  SERDES.Q0CH2_FCTMRSTOP
			// wire CELL4.IMUX_B1                  SERDES.Q0CH3_FCTMRSTOP
			// wire CELL4.IMUX_CLK0_DELAY          SERDES.Q0CH1_FITMRSTOPCLK
			// wire CELL4.IMUX_CLK1_DELAY          SERDES.Q0CH2_FITMRSTOPCLK
			// wire CELL4.OUT_F0                   SERDES.Q0D0_FSDM
			// wire CELL4.OUT_F1                   SERDES.Q0D1_FSDM
			// wire CELL4.OUT_F2                   SERDES.Q0_FOREFCLK2FPGA
			// wire CELL4.OUT_F3                   SERDES.Q0CH0_FSRCDONE
			// wire CELL4.OUT_F4                   SERDES.Q0CH1_FSRCDONE
			// wire CELL4.OUT_F5                   SERDES.Q0CH2_FSRCDONE
			// wire CELL4.OUT_F6                   SERDES.Q0CH3_FSRCDONE
			// wire CELL4.OUT_F7                   SERDES.Q0_FDDFEDATA9
			// wire CELL4.OUT_Q0                   SERDES.Q0_FDDFEDATA8
			// wire CELL4.OUT_Q1                   SERDES.Q0_FDDFEDATA7
			// wire CELL4.OUT_Q2                   SERDES.Q0_FDDFEDATA6
			// wire CELL4.OUT_Q3                   SERDES.Q0_FDDFEDATA5
			// wire CELL4.OUT_Q4                   SERDES.Q0_FDDFEDATA4
			// wire CELL4.OUT_Q5                   SERDES.Q0_FDDFEDATA3
			// wire CELL4.OUT_Q6                   SERDES.Q0_FDDFEDATA2
			// wire CELL4.OUT_Q7                   SERDES.Q0_FDDFEDATA1
			// wire CELL5.IMUX_CLK0_DELAY          SERDES.Q0CH3_FITMRSTOPCLK
			// wire CELL5.OUT_F0                   SERDES.Q0_FDDFEDATA0
			// wire CELL5.OUT_F1                   SERDES.Q0_FDDFEERR9
			// wire CELL5.OUT_F2                   SERDES.Q0_FDDFEERR8
			// wire CELL5.OUT_F3                   SERDES.Q0_FDDFEERR7
			// wire CELL5.OUT_F4                   SERDES.Q0_FDDFEERR6
			// wire CELL5.OUT_F5                   SERDES.Q0_FDDFEERR5
			// wire CELL5.OUT_F6                   SERDES.Q0_FDDFEERR4
			// wire CELL5.OUT_F7                   SERDES.Q0_FDDFEERR3
			// wire CELL5.OUT_Q0                   SERDES.Q0_FDDFEERR2
			// wire CELL5.OUT_Q1                   SERDES.Q0_FDDFEERR1
			// wire CELL5.OUT_Q2                   SERDES.Q0_FDDFEERR0
			// wire CELL5.OUT_Q3                   SERDES.Q0CH0_FSDFEVLD
			// wire CELL5.OUT_Q4                   SERDES.Q0CH1_FSDFEVLD
			// wire CELL5.OUT_Q5                   SERDES.Q0CH2_FSDFEVLD
			// wire CELL5.OUT_Q6                   SERDES.Q0CH3_FSDFEVLD
			// wire CELL7.IMUX_A0                  SERDES.Q0CH3_FDTX49
			// wire CELL7.IMUX_A1                  SERDES.Q0CH3_FDTX48
			// wire CELL7.IMUX_A2                  SERDES.Q0CH3_FDTX47
			// wire CELL7.IMUX_A3                  SERDES.Q0CH3_FDTX46
			// wire CELL7.IMUX_A4                  SERDES.Q0CH3_FDTX45
			// wire CELL7.IMUX_A5                  SERDES.Q0CH3_FDTX44
			// wire CELL7.IMUX_B0                  SERDES.Q0CH3_FDTX43
			// wire CELL7.IMUX_B1                  SERDES.Q0CH3_FDTX42
			// wire CELL7.IMUX_B2                  SERDES.Q0CH3_FDTX41
			// wire CELL7.IMUX_B3                  SERDES.Q0CH3_FDTX40
			// wire CELL7.IMUX_B4                  SERDES.Q0CH3_FDTX39
			// wire CELL7.IMUX_B5                  SERDES.Q0CH3_FDTX38
			// wire CELL7.IMUX_C0                  SERDES.Q0CH3_FDTX37
			// wire CELL7.IMUX_C1                  SERDES.Q0CH3_FDTX36
			// wire CELL7.IMUX_C2                  SERDES.Q0CH3_FDTX35
			// wire CELL7.IMUX_C3                  SERDES.Q0CH3_FDTX34
			// wire CELL7.IMUX_C4                  SERDES.Q0CH3_FDTX33
			// wire CELL7.IMUX_C5                  SERDES.Q0CH3_FDTX32
			// wire CELL7.IMUX_D0                  SERDES.Q0CH3_FDTX31
			// wire CELL7.IMUX_D1                  SERDES.Q0CH3_FDTX30
			// wire CELL7.IMUX_D2                  SERDES.Q0CH3_FDTX29
			// wire CELL7.IMUX_D3                  SERDES.Q0CH3_FDTX28
			// wire CELL7.IMUX_D4                  SERDES.Q0CH3_FDTX27
			// wire CELL7.IMUX_D5                  SERDES.Q0CH3_FDTX26
			// wire CELL7.IMUX_LSR0                SERDES.Q0CH0_FCPIPEPHYRESETN
			// wire CELL7.IMUX_LSR1                SERDES.Q0CH1_FCPIPEPHYRESETN
			// wire CELL7.IMUX_CLK0_DELAY          SERDES.Q0_HSPLLREFCLKI
			// wire CELL7.IMUX_CLK1_DELAY          SERDES.Q0_LSPLLREFCLKI
			// wire CELL7.IMUX_CE0                 SERDES.Q0CH0_FCDFERDEN
			// wire CELL7.IMUX_CE1                 SERDES.Q0CH1_FCDFERDEN
			// wire CELL7.IMUX_CE2                 SERDES.Q0CH2_FCDFERDEN
			// wire CELL7.IMUX_CE3                 SERDES.Q0CH3_FCDFERDEN
			// wire CELL7.OUT_F0                   SERDES.Q0CH3_FDRX31
			// wire CELL7.OUT_F1                   SERDES.Q0CH3_FDRX30
			// wire CELL7.OUT_F2                   SERDES.Q0CH3_FDRX29
			// wire CELL7.OUT_F3                   SERDES.Q0CH3_FDRX28
			// wire CELL7.OUT_F4                   SERDES.Q0CH3_FDRX27
			// wire CELL7.OUT_F5                   SERDES.Q0CH3_FDRX26
			// wire CELL7.OUT_F6                   SERDES.Q0CH3_FDRX25
			// wire CELL7.OUT_F7                   SERDES.Q0CH3_FDRX24
			// wire CELL7.OUT_Q0                   SERDES.Q0CH3_FDRX23
			// wire CELL7.OUT_Q1                   SERDES.Q0CH3_FDRX22
			// wire CELL7.OUT_Q2                   SERDES.Q0CH3_FDRX21
			// wire CELL7.OUT_Q3                   SERDES.Q0CH3_FDRX20
			// wire CELL7.OUT_Q4                   SERDES.Q0CH3_FDRX19
			// wire CELL7.OUT_Q5                   SERDES.Q0CH3_FDRX18
			// wire CELL7.OUT_Q6                   SERDES.Q0CH3_FDRX17
			// wire CELL7.OUT_Q7                   SERDES.Q0CH3_FDRX16
			// wire CELL8.IMUX_A0                  SERDES.Q0CH3_FDTX25
			// wire CELL8.IMUX_A1                  SERDES.Q0CH3_FDTX24
			// wire CELL8.IMUX_A2                  SERDES.Q0CH3_FDTX23
			// wire CELL8.IMUX_A3                  SERDES.Q0CH3_FDTX22
			// wire CELL8.IMUX_A4                  SERDES.Q0CH3_FDTX21
			// wire CELL8.IMUX_A5                  SERDES.Q0CH3_FDTX20
			// wire CELL8.IMUX_B0                  SERDES.Q0CH3_FDTX19
			// wire CELL8.IMUX_B1                  SERDES.Q0CH3_FDTX18
			// wire CELL8.IMUX_B2                  SERDES.Q0CH3_FDTX17
			// wire CELL8.IMUX_B3                  SERDES.Q0CH3_FDTX16
			// wire CELL8.IMUX_B4                  SERDES.Q0CH3_FDTX15
			// wire CELL8.IMUX_B5                  SERDES.Q0CH3_FDTX14
			// wire CELL8.IMUX_C0                  SERDES.Q0CH3_FDTX13
			// wire CELL8.IMUX_C1                  SERDES.Q0CH3_FDTX12
			// wire CELL8.IMUX_C2                  SERDES.Q0CH3_FDTX11
			// wire CELL8.IMUX_C3                  SERDES.Q0CH3_FDTX10
			// wire CELL8.IMUX_C4                  SERDES.Q0CH3_FDTX9
			// wire CELL8.IMUX_C5                  SERDES.Q0CH3_FDTX8
			// wire CELL8.IMUX_D0                  SERDES.Q0CH3_FDTX7
			// wire CELL8.IMUX_D1                  SERDES.Q0CH3_FDTX6
			// wire CELL8.IMUX_D2                  SERDES.Q0CH3_FDTX5
			// wire CELL8.IMUX_D3                  SERDES.Q0CH3_FDTX4
			// wire CELL8.IMUX_D4                  SERDES.Q0CH3_FDTX3
			// wire CELL8.IMUX_D5                  SERDES.Q0CH3_FDTX2
			// wire CELL8.IMUX_LSR0                SERDES.Q0CH2_FCPIPEPHYRESETN
			// wire CELL8.IMUX_LSR1                SERDES.Q0CH3_FCPIPEPHYRESETN
			// wire CELL8.IMUX_CLK0_DELAY          SERDES.Q0CH0_FIREFRXCLK
			// wire CELL8.IMUX_CLK1_DELAY          SERDES.Q0CH1_FIREFRXCLK
			// wire CELL8.IMUX_CE0                 SERDES.Q0CH0_FCDFEUPD
			// wire CELL8.IMUX_CE1                 SERDES.Q0CH1_FCDFEUPD
			// wire CELL8.IMUX_CE2                 SERDES.Q0CH2_FCDFEUPD
			// wire CELL8.IMUX_CE3                 SERDES.Q0CH3_FCDFEUPD
			// wire CELL8.OUT_F0                   SERDES.Q0CH3_FDRX15
			// wire CELL8.OUT_F1                   SERDES.Q0CH3_FDRX14
			// wire CELL8.OUT_F2                   SERDES.Q0CH3_FDRX13
			// wire CELL8.OUT_F3                   SERDES.Q0CH3_FDRX12
			// wire CELL8.OUT_F4                   SERDES.Q0CH3_FDRX11
			// wire CELL8.OUT_F5                   SERDES.Q0CH3_FDRX10
			// wire CELL8.OUT_F6                   SERDES.Q0CH3_FDRX9
			// wire CELL8.OUT_F7                   SERDES.Q0CH3_FDRX8
			// wire CELL8.OUT_Q0                   SERDES.Q0CH3_FDRX7
			// wire CELL8.OUT_Q1                   SERDES.Q0CH3_FDRX6
			// wire CELL8.OUT_Q2                   SERDES.Q0CH3_FDRX5
			// wire CELL8.OUT_Q3                   SERDES.Q0CH3_FDRX4
			// wire CELL8.OUT_Q4                   SERDES.Q0CH3_FDRX3
			// wire CELL8.OUT_Q5                   SERDES.Q0CH3_FDRX2
			// wire CELL8.OUT_Q6                   SERDES.Q0CH3_FDRX1
			// wire CELL8.OUT_Q7                   SERDES.Q0CH3_FDRX0
			// wire CELL9.IMUX_A0                  SERDES.Q0CH3_FDTX1
			// wire CELL9.IMUX_A1                  SERDES.Q0CH3_FDTX0
			// wire CELL9.IMUX_A2                  SERDES.Q0CH2_FDTX49
			// wire CELL9.IMUX_A3                  SERDES.Q0CH2_FDTX48
			// wire CELL9.IMUX_A4                  SERDES.Q0CH2_FDTX47
			// wire CELL9.IMUX_A5                  SERDES.Q0CH2_FDTX46
			// wire CELL9.IMUX_B0                  SERDES.Q0CH2_FDTX45
			// wire CELL9.IMUX_B1                  SERDES.Q0CH2_FDTX44
			// wire CELL9.IMUX_B2                  SERDES.Q0CH2_FDTX43
			// wire CELL9.IMUX_B3                  SERDES.Q0CH2_FDTX42
			// wire CELL9.IMUX_B4                  SERDES.Q0CH2_FDTX41
			// wire CELL9.IMUX_B5                  SERDES.Q0CH2_FDTX40
			// wire CELL9.IMUX_C0                  SERDES.Q0CH2_FDTX39
			// wire CELL9.IMUX_C1                  SERDES.Q0CH2_FDTX38
			// wire CELL9.IMUX_C2                  SERDES.Q0CH2_FDTX37
			// wire CELL9.IMUX_C3                  SERDES.Q0CH2_FDTX36
			// wire CELL9.IMUX_C4                  SERDES.Q0CH2_FDTX35
			// wire CELL9.IMUX_C5                  SERDES.Q0CH2_FDTX34
			// wire CELL9.IMUX_D0                  SERDES.Q0CH2_FDTX33
			// wire CELL9.IMUX_D1                  SERDES.Q0CH2_FDTX32
			// wire CELL9.IMUX_D2                  SERDES.Q0CH2_FDTX31
			// wire CELL9.IMUX_D3                  SERDES.Q0CH2_FDTX30
			// wire CELL9.IMUX_D4                  SERDES.Q0CH2_FDTX29
			// wire CELL9.IMUX_D5                  SERDES.Q0CH2_FDTX28
			// wire CELL9.IMUX_LSR0                SERDES.Q0D0_FCDERST
			// wire CELL9.IMUX_LSR1                SERDES.Q0D1_FCDERST
			// wire CELL9.IMUX_CLK0_DELAY          SERDES.Q0CH2_FIREFRXCLK
			// wire CELL9.IMUX_CLK1_DELAY          SERDES.Q0CH3_FIREFRXCLK
			// wire CELL9.OUT_F0                   SERDES.Q0CH2_FDRX47
			// wire CELL9.OUT_F1                   SERDES.Q0CH2_FDRX46
			// wire CELL9.OUT_F2                   SERDES.Q0CH2_FDRX45
			// wire CELL9.OUT_F3                   SERDES.Q0CH2_FDRX44
			// wire CELL9.OUT_F4                   SERDES.Q0CH2_FDRX43
			// wire CELL9.OUT_F5                   SERDES.Q0CH2_FDRX42
			// wire CELL9.OUT_F6                   SERDES.Q0CH2_FDRX41
			// wire CELL9.OUT_F7                   SERDES.Q0CH2_FDRX40
			// wire CELL9.OUT_Q0                   SERDES.Q0CH2_FDRX39
			// wire CELL9.OUT_Q1                   SERDES.Q0CH2_FDRX38
			// wire CELL9.OUT_Q2                   SERDES.Q0CH2_FDRX37
			// wire CELL9.OUT_Q3                   SERDES.Q0CH2_FDRX36
			// wire CELL9.OUT_Q4                   SERDES.Q0CH2_FDRX35
			// wire CELL9.OUT_Q5                   SERDES.Q0CH2_FDRX34
			// wire CELL9.OUT_Q6                   SERDES.Q0CH2_FDRX33
			// wire CELL9.OUT_Q7                   SERDES.Q0CH2_FDRX32
			// wire CELL10.IMUX_A0                 SERDES.Q0CH2_FDTX27
			// wire CELL10.IMUX_A1                 SERDES.Q0CH2_FDTX26
			// wire CELL10.IMUX_A2                 SERDES.Q0CH2_FDTX25
			// wire CELL10.IMUX_A3                 SERDES.Q0CH2_FDTX24
			// wire CELL10.IMUX_A4                 SERDES.Q0CH2_FDTX23
			// wire CELL10.IMUX_A5                 SERDES.Q0CH2_FDTX22
			// wire CELL10.IMUX_B0                 SERDES.Q0CH2_FDTX21
			// wire CELL10.IMUX_B1                 SERDES.Q0CH2_FDTX20
			// wire CELL10.IMUX_B2                 SERDES.Q0CH2_FDTX19
			// wire CELL10.IMUX_B3                 SERDES.Q0CH2_FDTX18
			// wire CELL10.IMUX_B4                 SERDES.Q0CH2_FDTX17
			// wire CELL10.IMUX_B5                 SERDES.Q0CH2_FDTX16
			// wire CELL10.IMUX_C0                 SERDES.Q0CH2_FDTX15
			// wire CELL10.IMUX_C1                 SERDES.Q0CH2_FDTX14
			// wire CELL10.IMUX_C2                 SERDES.Q0CH2_FDTX13
			// wire CELL10.IMUX_C3                 SERDES.Q0CH2_FDTX12
			// wire CELL10.IMUX_C4                 SERDES.Q0CH2_FDTX11
			// wire CELL10.IMUX_C5                 SERDES.Q0CH2_FDTX10
			// wire CELL10.IMUX_D0                 SERDES.Q0CH2_FDTX9
			// wire CELL10.IMUX_D1                 SERDES.Q0CH2_FDTX8
			// wire CELL10.IMUX_D2                 SERDES.Q0CH2_FDTX7
			// wire CELL10.IMUX_D3                 SERDES.Q0CH2_FDTX6
			// wire CELL10.IMUX_D4                 SERDES.Q0CH2_FDTX5
			// wire CELL10.IMUX_D5                 SERDES.Q0CH2_FDTX4
			// wire CELL10.IMUX_LSR0               SERDES.Q0CH0_FCPCSTXRST
			// wire CELL10.IMUX_LSR1               SERDES.Q0CH1_FCPCSTXRST
			// wire CELL10.IMUX_CLK0_DELAY         SERDES.Q0CH0_FIRCLK
			// wire CELL10.IMUX_CLK1_DELAY         SERDES.Q0CH1_FIRCLK
			// wire CELL10.OUT_F0                  SERDES.Q0CH2_FDRX31
			// wire CELL10.OUT_F1                  SERDES.Q0CH2_FDRX30
			// wire CELL10.OUT_F2                  SERDES.Q0CH2_FDRX29
			// wire CELL10.OUT_F3                  SERDES.Q0CH2_FDRX28
			// wire CELL10.OUT_F4                  SERDES.Q0CH2_FDRX27
			// wire CELL10.OUT_F5                  SERDES.Q0CH2_FDRX26
			// wire CELL10.OUT_F6                  SERDES.Q0CH2_FDRX25
			// wire CELL10.OUT_F7                  SERDES.Q0CH2_FDRX24
			// wire CELL10.OUT_Q0                  SERDES.Q0CH2_FDRX23
			// wire CELL10.OUT_Q1                  SERDES.Q0CH2_FDRX22
			// wire CELL10.OUT_Q2                  SERDES.Q0CH2_FDRX21
			// wire CELL10.OUT_Q3                  SERDES.Q0CH2_FDRX20
			// wire CELL10.OUT_Q4                  SERDES.Q0CH2_FDRX19
			// wire CELL10.OUT_Q5                  SERDES.Q0CH2_FDRX18
			// wire CELL10.OUT_Q6                  SERDES.Q0CH2_FDRX17
			// wire CELL10.OUT_Q7                  SERDES.Q0CH2_FDRX16
			// wire CELL11.IMUX_A0                 SERDES.Q0CH2_FDTX3
			// wire CELL11.IMUX_A1                 SERDES.Q0CH2_FDTX2
			// wire CELL11.IMUX_A2                 SERDES.Q0CH2_FDTX1
			// wire CELL11.IMUX_A3                 SERDES.Q0CH2_FDTX0
			// wire CELL11.IMUX_A4                 SERDES.Q0CH1_FDTX49
			// wire CELL11.IMUX_A5                 SERDES.Q0CH1_FDTX48
			// wire CELL11.IMUX_B0                 SERDES.Q0CH1_FDTX47
			// wire CELL11.IMUX_B1                 SERDES.Q0CH1_FDTX46
			// wire CELL11.IMUX_B2                 SERDES.Q0CH1_FDTX45
			// wire CELL11.IMUX_B3                 SERDES.Q0CH1_FDTX44
			// wire CELL11.IMUX_B4                 SERDES.Q0CH1_FDTX43
			// wire CELL11.IMUX_B5                 SERDES.Q0CH1_FDTX42
			// wire CELL11.IMUX_C0                 SERDES.Q0CH1_FDTX41
			// wire CELL11.IMUX_C1                 SERDES.Q0CH1_FDTX40
			// wire CELL11.IMUX_C2                 SERDES.Q0CH1_FDTX39
			// wire CELL11.IMUX_C3                 SERDES.Q0CH1_FDTX38
			// wire CELL11.IMUX_C4                 SERDES.Q0CH1_FDTX37
			// wire CELL11.IMUX_C5                 SERDES.Q0CH1_FDTX36
			// wire CELL11.IMUX_D0                 SERDES.Q0CH1_FDTX35
			// wire CELL11.IMUX_D1                 SERDES.Q0CH1_FDTX34
			// wire CELL11.IMUX_D2                 SERDES.Q0CH1_FDTX33
			// wire CELL11.IMUX_D3                 SERDES.Q0CH1_FDTX32
			// wire CELL11.IMUX_D4                 SERDES.Q0CH1_FDTX31
			// wire CELL11.IMUX_D5                 SERDES.Q0CH1_FDTX30
			// wire CELL11.IMUX_LSR0               SERDES.Q0CH2_FCPCSTXRST
			// wire CELL11.IMUX_LSR1               SERDES.Q0CH3_FCPCSTXRST
			// wire CELL11.IMUX_CLK0_DELAY         SERDES.Q0CH2_FIRCLK
			// wire CELL11.IMUX_CLK1_DELAY         SERDES.Q0CH3_FIRCLK
			// wire CELL11.OUT_F0                  SERDES.Q0CH2_FDRX15
			// wire CELL11.OUT_F1                  SERDES.Q0CH2_FDRX14
			// wire CELL11.OUT_F2                  SERDES.Q0CH2_FDRX13
			// wire CELL11.OUT_F3                  SERDES.Q0CH2_FDRX12
			// wire CELL11.OUT_F4                  SERDES.Q0CH2_FDRX11
			// wire CELL11.OUT_F5                  SERDES.Q0CH2_FDRX10
			// wire CELL11.OUT_F6                  SERDES.Q0CH2_FDRX9
			// wire CELL11.OUT_F7                  SERDES.Q0CH2_FDRX8
			// wire CELL11.OUT_Q0                  SERDES.Q0CH2_FDRX7
			// wire CELL11.OUT_Q1                  SERDES.Q0CH2_FDRX6
			// wire CELL11.OUT_Q2                  SERDES.Q0CH2_FDRX5
			// wire CELL11.OUT_Q3                  SERDES.Q0CH2_FDRX4
			// wire CELL11.OUT_Q4                  SERDES.Q0CH2_FDRX3
			// wire CELL11.OUT_Q5                  SERDES.Q0CH2_FDRX2
			// wire CELL11.OUT_Q6                  SERDES.Q0CH2_FDRX1
			// wire CELL11.OUT_Q7                  SERDES.Q0CH2_FDRX0
			// wire CELL12.IMUX_A0                 SERDES.Q0CH1_FDTX29
			// wire CELL12.IMUX_A1                 SERDES.Q0CH1_FDTX28
			// wire CELL12.IMUX_A2                 SERDES.Q0CH1_FDTX27
			// wire CELL12.IMUX_A3                 SERDES.Q0CH1_FDTX26
			// wire CELL12.IMUX_A4                 SERDES.Q0CH1_FDTX25
			// wire CELL12.IMUX_A5                 SERDES.Q0CH1_FDTX24
			// wire CELL12.IMUX_B0                 SERDES.Q0CH1_FDTX23
			// wire CELL12.IMUX_B1                 SERDES.Q0CH1_FDTX22
			// wire CELL12.IMUX_B2                 SERDES.Q0CH1_FDTX21
			// wire CELL12.IMUX_B3                 SERDES.Q0CH1_FDTX20
			// wire CELL12.IMUX_B4                 SERDES.Q0CH1_FDTX19
			// wire CELL12.IMUX_B5                 SERDES.Q0CH1_FDTX18
			// wire CELL12.IMUX_C0                 SERDES.Q0CH1_FDTX17
			// wire CELL12.IMUX_C1                 SERDES.Q0CH1_FDTX16
			// wire CELL12.IMUX_C2                 SERDES.Q0CH1_FDTX15
			// wire CELL12.IMUX_C3                 SERDES.Q0CH1_FDTX14
			// wire CELL12.IMUX_C4                 SERDES.Q0CH1_FDTX13
			// wire CELL12.IMUX_C5                 SERDES.Q0CH1_FDTX12
			// wire CELL12.IMUX_D0                 SERDES.Q0CH1_FDTX11
			// wire CELL12.IMUX_D1                 SERDES.Q0CH1_FDTX10
			// wire CELL12.IMUX_D2                 SERDES.Q0CH1_FDTX9
			// wire CELL12.IMUX_D3                 SERDES.Q0CH1_FDTX8
			// wire CELL12.IMUX_D4                 SERDES.Q0CH1_FDTX7
			// wire CELL12.IMUX_D5                 SERDES.Q0CH1_FDTX6
			// wire CELL12.IMUX_LSR0               SERDES.Q0CH0_FCPCSRXRST
			// wire CELL12.IMUX_LSR1               SERDES.Q0CH1_FCPCSRXRST
			// wire CELL12.IMUX_CLK0_DELAY         SERDES.Q0CH0_FITCLK
			// wire CELL12.IMUX_CLK1_DELAY         SERDES.Q0CH1_FITCLK
			// wire CELL12.OUT_F0                  SERDES.Q0CH1_FDRX47
			// wire CELL12.OUT_F1                  SERDES.Q0CH1_FDRX46
			// wire CELL12.OUT_F2                  SERDES.Q0CH1_FDRX45
			// wire CELL12.OUT_F3                  SERDES.Q0CH1_FDRX44
			// wire CELL12.OUT_F4                  SERDES.Q0CH1_FDRX43
			// wire CELL12.OUT_F5                  SERDES.Q0CH1_FDRX42
			// wire CELL12.OUT_F6                  SERDES.Q0CH1_FDRX41
			// wire CELL12.OUT_F7                  SERDES.Q0CH1_FDRX40
			// wire CELL12.OUT_Q0                  SERDES.Q0CH1_FDRX39
			// wire CELL12.OUT_Q1                  SERDES.Q0CH1_FDRX38
			// wire CELL12.OUT_Q2                  SERDES.Q0CH1_FDRX37
			// wire CELL12.OUT_Q3                  SERDES.Q0CH1_FDRX36
			// wire CELL12.OUT_Q4                  SERDES.Q0CH1_FDRX35
			// wire CELL12.OUT_Q5                  SERDES.Q0CH1_FDRX34
			// wire CELL12.OUT_Q6                  SERDES.Q0CH1_FDRX33
			// wire CELL12.OUT_Q7                  SERDES.Q0CH1_FDRX32
			// wire CELL13.IMUX_A0                 SERDES.Q0CH1_FDTX5
			// wire CELL13.IMUX_A1                 SERDES.Q0CH1_FDTX4
			// wire CELL13.IMUX_A2                 SERDES.Q0CH1_FDTX3
			// wire CELL13.IMUX_A3                 SERDES.Q0CH1_FDTX2
			// wire CELL13.IMUX_A4                 SERDES.Q0CH1_FDTX1
			// wire CELL13.IMUX_A5                 SERDES.Q0CH1_FDTX0
			// wire CELL13.IMUX_B0                 SERDES.Q0CH0_FDTX49
			// wire CELL13.IMUX_B1                 SERDES.Q0CH0_FDTX48
			// wire CELL13.IMUX_B2                 SERDES.Q0CH0_FDTX47
			// wire CELL13.IMUX_B3                 SERDES.Q0CH0_FDTX46
			// wire CELL13.IMUX_B4                 SERDES.Q0CH0_FDTX45
			// wire CELL13.IMUX_B5                 SERDES.Q0CH0_FDTX44
			// wire CELL13.IMUX_C0                 SERDES.Q0CH0_FDTX43
			// wire CELL13.IMUX_C1                 SERDES.Q0CH0_FDTX42
			// wire CELL13.IMUX_C2                 SERDES.Q0CH0_FDTX41
			// wire CELL13.IMUX_C3                 SERDES.Q0CH0_FDTX40
			// wire CELL13.IMUX_C4                 SERDES.Q0CH0_FDTX39
			// wire CELL13.IMUX_C5                 SERDES.Q0CH0_FDTX38
			// wire CELL13.IMUX_D0                 SERDES.Q0CH0_FDTX37
			// wire CELL13.IMUX_D1                 SERDES.Q0CH0_FDTX36
			// wire CELL13.IMUX_D2                 SERDES.Q0CH0_FDTX35
			// wire CELL13.IMUX_D3                 SERDES.Q0CH0_FDTX34
			// wire CELL13.IMUX_D4                 SERDES.Q0CH0_FDTX33
			// wire CELL13.IMUX_D5                 SERDES.Q0CH0_FDTX32
			// wire CELL13.IMUX_LSR0               SERDES.Q0CH2_FCPCSRXRST
			// wire CELL13.IMUX_LSR1               SERDES.Q0CH3_FCPCSRXRST
			// wire CELL13.IMUX_CLK0_DELAY         SERDES.Q0CH2_FITCLK
			// wire CELL13.IMUX_CLK1_DELAY         SERDES.Q0CH3_FITCLK
			// wire CELL13.OUT_F0                  SERDES.Q0CH1_FDRX31
			// wire CELL13.OUT_F1                  SERDES.Q0CH1_FDRX30
			// wire CELL13.OUT_F2                  SERDES.Q0CH1_FDRX29
			// wire CELL13.OUT_F3                  SERDES.Q0CH1_FDRX28
			// wire CELL13.OUT_F4                  SERDES.Q0CH1_FDRX27
			// wire CELL13.OUT_F5                  SERDES.Q0CH1_FDRX26
			// wire CELL13.OUT_F6                  SERDES.Q0CH1_FDRX25
			// wire CELL13.OUT_F7                  SERDES.Q0CH1_FDRX24
			// wire CELL13.OUT_Q0                  SERDES.Q0CH1_FDRX23
			// wire CELL13.OUT_Q1                  SERDES.Q0CH1_FDRX22
			// wire CELL13.OUT_Q2                  SERDES.Q0CH1_FDRX21
			// wire CELL13.OUT_Q3                  SERDES.Q0CH1_FDRX20
			// wire CELL13.OUT_Q4                  SERDES.Q0CH1_FDRX19
			// wire CELL13.OUT_Q5                  SERDES.Q0CH1_FDRX18
			// wire CELL13.OUT_Q6                  SERDES.Q0CH1_FDRX17
			// wire CELL13.OUT_Q7                  SERDES.Q0CH1_FDRX16
			// wire CELL14.IMUX_A0                 SERDES.Q0CH0_FDTX31
			// wire CELL14.IMUX_A1                 SERDES.Q0CH0_FDTX30
			// wire CELL14.IMUX_A2                 SERDES.Q0CH0_FDTX29
			// wire CELL14.IMUX_A3                 SERDES.Q0CH0_FDTX28
			// wire CELL14.IMUX_A4                 SERDES.Q0CH0_FDTX27
			// wire CELL14.IMUX_A5                 SERDES.Q0CH0_FDTX26
			// wire CELL14.IMUX_B0                 SERDES.Q0CH0_FDTX25
			// wire CELL14.IMUX_B1                 SERDES.Q0CH0_FDTX24
			// wire CELL14.IMUX_B2                 SERDES.Q0CH0_FDTX23
			// wire CELL14.IMUX_B3                 SERDES.Q0CH0_FDTX22
			// wire CELL14.IMUX_B4                 SERDES.Q0CH0_FDTX21
			// wire CELL14.IMUX_B5                 SERDES.Q0CH0_FDTX20
			// wire CELL14.IMUX_C0                 SERDES.Q0CH0_FDTX19
			// wire CELL14.IMUX_C1                 SERDES.Q0CH0_FDTX18
			// wire CELL14.IMUX_C2                 SERDES.Q0CH0_FDTX17
			// wire CELL14.IMUX_C3                 SERDES.Q0CH0_FDTX16
			// wire CELL14.IMUX_C4                 SERDES.Q0CH0_FDTX15
			// wire CELL14.IMUX_C5                 SERDES.Q0CH0_FDTX14
			// wire CELL14.IMUX_D0                 SERDES.Q0CH0_FDTX13
			// wire CELL14.IMUX_D1                 SERDES.Q0CH0_FDTX12
			// wire CELL14.IMUX_D2                 SERDES.Q0CH0_FDTX11
			// wire CELL14.IMUX_D3                 SERDES.Q0CH0_FDTX10
			// wire CELL14.IMUX_D4                 SERDES.Q0CH0_FDTX9
			// wire CELL14.IMUX_D5                 SERDES.Q0CH0_FDTX8
			// wire CELL14.IMUX_LSR0               SERDES.Q0CH0_FCRRST
			// wire CELL14.IMUX_LSR1               SERDES.Q0CH1_FCRRST
			// wire CELL14.IMUX_CLK0_DELAY         SERDES.Q0_FIGRPFBRRCLK1
			// wire CELL14.IMUX_CLK1_DELAY         SERDES.Q0_FIGRPFBRRCLK0
			// wire CELL14.OUT_F0                  SERDES.Q0CH1_FDRX15
			// wire CELL14.OUT_F1                  SERDES.Q0CH1_FDRX14
			// wire CELL14.OUT_F2                  SERDES.Q0CH1_FDRX13
			// wire CELL14.OUT_F3                  SERDES.Q0CH1_FDRX12
			// wire CELL14.OUT_F4                  SERDES.Q0CH1_FDRX11
			// wire CELL14.OUT_F5                  SERDES.Q0CH1_FDRX10
			// wire CELL14.OUT_F6                  SERDES.Q0CH1_FDRX9
			// wire CELL14.OUT_F7                  SERDES.Q0CH1_FDRX8
			// wire CELL14.OUT_Q0                  SERDES.Q0CH1_FDRX7
			// wire CELL14.OUT_Q1                  SERDES.Q0CH1_FDRX6
			// wire CELL14.OUT_Q2                  SERDES.Q0CH1_FDRX5
			// wire CELL14.OUT_Q3                  SERDES.Q0CH1_FDRX4
			// wire CELL14.OUT_Q4                  SERDES.Q0CH1_FDRX3
			// wire CELL14.OUT_Q5                  SERDES.Q0CH1_FDRX2
			// wire CELL14.OUT_Q6                  SERDES.Q0CH1_FDRX1
			// wire CELL14.OUT_Q7                  SERDES.Q0CH1_FDRX0
			// wire CELL15.IMUX_A0                 SERDES.Q0CH0_FDTX7
			// wire CELL15.IMUX_A1                 SERDES.Q0CH0_FDTX6
			// wire CELL15.IMUX_A2                 SERDES.Q0CH0_FDTX5
			// wire CELL15.IMUX_A3                 SERDES.Q0CH0_FDTX4
			// wire CELL15.IMUX_A4                 SERDES.Q0CH0_FDTX3
			// wire CELL15.IMUX_A5                 SERDES.Q0CH0_FDTX2
			// wire CELL15.IMUX_B0                 SERDES.Q0CH0_FDTX1
			// wire CELL15.IMUX_B1                 SERDES.Q0CH0_FDTX0
			// wire CELL15.IMUX_B2                 SERDES.Q0CH0_FCPCIEDETEN
			// wire CELL15.IMUX_B3                 SERDES.Q0CH1_FCPCIEDETEN
			// wire CELL15.IMUX_B4                 SERDES.Q0CH2_FCPCIEDETEN
			// wire CELL15.IMUX_B5                 SERDES.Q0CH3_FCPCIEDETEN
			// wire CELL15.IMUX_C0                 SERDES.Q0CH0_FCRXPOLARITY
			// wire CELL15.IMUX_C1                 SERDES.Q0CH1_FCRXPOLARITY
			// wire CELL15.IMUX_C2                 SERDES.Q0CH2_FCRXPOLARITY
			// wire CELL15.IMUX_C3                 SERDES.Q0CH3_FCRXPOLARITY
			// wire CELL15.IMUX_C4                 SERDES.Q0CH0_FCWORDALGNEN
			// wire CELL15.IMUX_C5                 SERDES.Q0CH1_FCWORDALGNEN
			// wire CELL15.IMUX_D0                 SERDES.Q0CH2_FCWORDALGNEN
			// wire CELL15.IMUX_D1                 SERDES.Q0CH3_FCWORDALGNEN
			// wire CELL15.IMUX_D2                 SERDES.Q0CH0_FCLSMEN
			// wire CELL15.IMUX_D3                 SERDES.Q0CH1_FCLSMEN
			// wire CELL15.IMUX_D4                 SERDES.Q0CH2_FCLSMEN
			// wire CELL15.IMUX_D5                 SERDES.Q0CH3_FCLSMEN
			// wire CELL15.IMUX_LSR0               SERDES.Q0CH2_FCRRST
			// wire CELL15.IMUX_LSR1               SERDES.Q0CH3_FCRRST
			// wire CELL15.IMUX_CLK0_DELAY         SERDES.Q0_FIGRPFBTWCLK1
			// wire CELL15.IMUX_CLK1_DELAY         SERDES.Q0_FIGRPFBTWCLK0
			// wire CELL15.OUT_F0                  SERDES.Q0CH0_FDRX47
			// wire CELL15.OUT_F1                  SERDES.Q0CH0_FDRX46
			// wire CELL15.OUT_F2                  SERDES.Q0CH0_FDRX45
			// wire CELL15.OUT_F3                  SERDES.Q0CH0_FDRX44
			// wire CELL15.OUT_F4                  SERDES.Q0CH0_FDRX43
			// wire CELL15.OUT_F5                  SERDES.Q0CH0_FDRX42
			// wire CELL15.OUT_F6                  SERDES.Q0CH0_FDRX41
			// wire CELL15.OUT_F7                  SERDES.Q0CH0_FDRX40
			// wire CELL15.OUT_Q0                  SERDES.Q0CH0_FDRX39
			// wire CELL15.OUT_Q1                  SERDES.Q0CH0_FDRX38
			// wire CELL15.OUT_Q2                  SERDES.Q0CH0_FDRX37
			// wire CELL15.OUT_Q3                  SERDES.Q0CH0_FDRX36
			// wire CELL15.OUT_Q4                  SERDES.Q0CH0_FDRX35
			// wire CELL15.OUT_Q5                  SERDES.Q0CH0_FDRX34
			// wire CELL15.OUT_Q6                  SERDES.Q0CH0_FDRX33
			// wire CELL15.OUT_Q7                  SERDES.Q0CH0_FDRX32
			// wire CELL16.IMUX_A0                 SERDES.Q0CH0_FCCDRFORCEDLOCK
			// wire CELL16.IMUX_A1                 SERDES.Q0CH1_FCCDRFORCEDLOCK
			// wire CELL16.IMUX_A2                 SERDES.Q0CH2_FCCDRFORCEDLOCK
			// wire CELL16.IMUX_A3                 SERDES.Q0CH3_FCCDRFORCEDLOCK
			// wire CELL16.IMUX_A4                 SERDES.Q0CH0_FCPLLLOL
			// wire CELL16.IMUX_A5                 SERDES.Q0CH1_FCPLLLOL
			// wire CELL16.IMUX_B0                 SERDES.Q0CH2_FCPLLLOL
			// wire CELL16.IMUX_B1                 SERDES.Q0CH3_FCPLLLOL
			// wire CELL16.IMUX_B2                 SERDES.Q0CH0_FDLDRTX
			// wire CELL16.IMUX_B3                 SERDES.Q0CH1_FDLDRTX
			// wire CELL16.IMUX_B4                 SERDES.Q0CH2_FDLDRTX
			// wire CELL16.IMUX_B5                 SERDES.Q0CH3_FDLDRTX
			// wire CELL16.IMUX_C0                 SERDES.Q0CH0_FCTXMARGIN2
			// wire CELL16.IMUX_C1                 SERDES.Q0CH0_FCTXMARGIN1
			// wire CELL16.IMUX_C2                 SERDES.Q0CH0_FCTXMARGIN0
			// wire CELL16.IMUX_C3                 SERDES.Q0CH1_FCTXMARGIN2
			// wire CELL16.IMUX_C4                 SERDES.Q0CH1_FCTXMARGIN1
			// wire CELL16.IMUX_C5                 SERDES.Q0CH1_FCTXMARGIN0
			// wire CELL16.IMUX_D0                 SERDES.Q0CH2_FCTXMARGIN2
			// wire CELL16.IMUX_D1                 SERDES.Q0CH2_FCTXMARGIN1
			// wire CELL16.IMUX_D2                 SERDES.Q0CH2_FCTXMARGIN0
			// wire CELL16.IMUX_D3                 SERDES.Q0CH3_FCTXMARGIN2
			// wire CELL16.IMUX_D4                 SERDES.Q0CH3_FCTXMARGIN1
			// wire CELL16.IMUX_D5                 SERDES.Q0CH3_FCTXMARGIN0
			// wire CELL16.IMUX_LSR0               SERDES.Q0CH0_FCTRST
			// wire CELL16.IMUX_LSR1               SERDES.Q0CH1_FCTRST
			// wire CELL16.IMUX_CLK0_DELAY         SERDES.Q0_FISYNCCLK
			// wire CELL16.IMUX_CLK1_DELAY         SERDES.Q0_FIRXTESTCLK
			// wire CELL16.OUT_F0                  SERDES.Q0CH0_FDRX31
			// wire CELL16.OUT_F1                  SERDES.Q0CH0_FDRX30
			// wire CELL16.OUT_F2                  SERDES.Q0CH0_FDRX29
			// wire CELL16.OUT_F3                  SERDES.Q0CH0_FDRX28
			// wire CELL16.OUT_F4                  SERDES.Q0CH0_FDRX27
			// wire CELL16.OUT_F5                  SERDES.Q0CH0_FDRX26
			// wire CELL16.OUT_F6                  SERDES.Q0CH0_FDRX25
			// wire CELL16.OUT_F7                  SERDES.Q0CH0_FDRX24
			// wire CELL16.OUT_Q0                  SERDES.Q0CH0_FDRX23
			// wire CELL16.OUT_Q1                  SERDES.Q0CH0_FDRX22
			// wire CELL16.OUT_Q2                  SERDES.Q0CH0_FDRX21
			// wire CELL16.OUT_Q3                  SERDES.Q0CH0_FDRX20
			// wire CELL16.OUT_Q4                  SERDES.Q0CH0_FDRX19
			// wire CELL16.OUT_Q5                  SERDES.Q0CH0_FDRX18
			// wire CELL16.OUT_Q6                  SERDES.Q0CH0_FDRX17
			// wire CELL16.OUT_Q7                  SERDES.Q0CH0_FDRX16
			// wire CELL17.IMUX_CLK1_DELAY         SERDES.Q0_FITXTESTCLK
			// wire CELL17.OUT_F0                  SERDES.Q0CH0_FDRX15
			// wire CELL17.OUT_F1                  SERDES.Q0CH0_FDRX14
			// wire CELL17.OUT_F2                  SERDES.Q0CH0_FDRX13
			// wire CELL17.OUT_F3                  SERDES.Q0CH0_FDRX12
			// wire CELL17.OUT_F4                  SERDES.Q0CH0_FDRX11
			// wire CELL17.OUT_F5                  SERDES.Q0CH0_FDRX10
			// wire CELL17.OUT_F6                  SERDES.Q0CH0_FDRX9
			// wire CELL17.OUT_F7                  SERDES.Q0CH0_FDRX8
			// wire CELL17.OUT_Q0                  SERDES.Q0CH0_FDRX7
			// wire CELL17.OUT_Q1                  SERDES.Q0CH0_FDRX6
			// wire CELL17.OUT_Q2                  SERDES.Q0CH0_FDRX5
			// wire CELL17.OUT_Q3                  SERDES.Q0CH0_FDRX4
			// wire CELL17.OUT_Q4                  SERDES.Q0CH0_FDRX3
			// wire CELL17.OUT_Q5                  SERDES.Q0CH0_FDRX2
			// wire CELL17.OUT_Q6                  SERDES.Q0CH0_FDRX1
			// wire CELL17.OUT_Q7                  SERDES.Q0CH0_FDRX0
			// wire CELL18.OUT_F0                  SERDES.Q0P_SCANO20
			// wire CELL18.OUT_F1                  SERDES.Q0P_HALTGTREQTPHPRESENT
			// wire CELL18.OUT_F2                  SERDES.Q0P_HALTGTWDATVLD
			// wire CELL18.OUT_F3                  SERDES.Q0P_HALTGTWEOP
			// wire CELL18.OUT_F4                  SERDES.Q0P_HALTGTCOMPRDY
			// wire CELL18.OUT_F5                  SERDES.Q0P_HALTGTREQDES19
			// wire CELL18.OUT_F6                  SERDES.Q0P_HALTGTREQDES18
			// wire CELL18.OUT_F7                  SERDES.Q0P_HALTGTREQDES17
			// wire CELL18.OUT_Q0                  SERDES.Q0P_HALTGTREQDES14
			// wire CELL18.OUT_Q1                  SERDES.Q0P_HALTGTREQDES13
			// wire CELL18.OUT_Q2                  SERDES.Q0P_HALTGTREQDES12
			// wire CELL18.OUT_Q3                  SERDES.Q0P_HALTGTREQDES11
			// wire CELL18.OUT_Q4                  SERDES.Q0P_HALTGTREQDES10
			// wire CELL18.OUT_Q5                  SERDES.Q0P_HALTGTREQDES15
			// wire CELL18.OUT_Q6                  SERDES.Q0P_HALTGTREQDES8
			// wire CELL18.OUT_Q7                  SERDES.Q0P_HALTGTREQDES7
			// wire CELL19.OUT_F0                  SERDES.Q0P_HALTGTREQDES6
			// wire CELL19.OUT_F1                  SERDES.Q0P_HALTGTREQDES5
			// wire CELL19.OUT_F2                  SERDES.Q0P_HALTGTREQDES4
			// wire CELL19.OUT_F3                  SERDES.Q0P_HALTGTREQDES3
			// wire CELL19.OUT_F4                  SERDES.Q0P_HALTGTREQDES2
			// wire CELL19.OUT_F5                  SERDES.Q0P_HALTGTREQDES1
			// wire CELL19.OUT_Q0                  SERDES.Q0P_HALTGTREQDES0
			// wire CELL19.OUT_Q1                  SERDES.Q0P_HALTGTREQDES16
			// wire CELL19.OUT_Q2                  SERDES.Q0P_HALTSTREQATTR2
			// wire CELL19.OUT_Q3                  SERDES.Q0P_HALTSTREQATTR1
			// wire CELL19.OUT_Q4                  SERDES.Q0P_HALTSTREQATTR0
			// wire CELL19.OUT_Q5                  SERDES.Q0P_HALTGTREQMBA5
			// wire CELL20.OUT_F0                  SERDES.Q0P_HALTGTREQMBA4
			// wire CELL20.OUT_F1                  SERDES.Q0P_HALTGTREQMBA3
			// wire CELL20.OUT_F2                  SERDES.Q0P_HALTGTREQMBA2
			// wire CELL20.OUT_F3                  SERDES.Q0P_HALTGTREQMBA1
			// wire CELL20.OUT_F4                  SERDES.Q0P_HALTGTREQMBA0
			// wire CELL20.OUT_F5                  SERDES.Q0P_HALTGTREQTPHTYPE1
			// wire CELL20.OUT_F6                  SERDES.Q0P_HALTGTREQTPHTYPE0
			// wire CELL20.OUT_F7                  SERDES.Q0P_HALTGTREQTPHSTTAG7
			// wire CELL20.OUT_Q0                  SERDES.Q0P_HALTGTREQTPHSTTAG6
			// wire CELL20.OUT_Q1                  SERDES.Q0P_HALTGTREQTPHSTTAG5
			// wire CELL20.OUT_Q2                  SERDES.Q0P_HALTGTREQTPHSTTAG4
			// wire CELL20.OUT_Q3                  SERDES.Q0P_HALTGTREQTPHSTTAG3
			// wire CELL20.OUT_Q4                  SERDES.Q0P_HALTGTREQTPHSTTAG2
			// wire CELL20.OUT_Q5                  SERDES.Q0P_HALTGTREQTPHSTTAG1
			// wire CELL20.OUT_Q6                  SERDES.Q0P_HALTGTREQTPHSTTAG0
			// wire CELL20.OUT_Q7                  SERDES.Q0P_HALTGTWBVLD7
			// wire CELL21.OUT_F0                  SERDES.Q0P_HALTGTWBVLD6
			// wire CELL21.OUT_F1                  SERDES.Q0P_HALTGTWBVLD5
			// wire CELL21.OUT_F2                  SERDES.Q0P_HALTGTWBVLD4
			// wire CELL21.OUT_F3                  SERDES.Q0P_HALTGTWBVLD3
			// wire CELL21.OUT_F4                  SERDES.Q0P_HALTGTWBVLD2
			// wire CELL21.OUT_F5                  SERDES.Q0P_HALTGTWBVLD1
			// wire CELL21.OUT_F6                  SERDES.Q0P_HALTGTWBVLD0
			// wire CELL21.OUT_F7                  SERDES.Q0P_SCANO11
			// wire CELL21.OUT_Q0                  SERDES.Q0P_HALTGTREQDES9
			// wire CELL21.OUT_Q1                  SERDES.Q0P_SCANO2
			// wire CELL21.OUT_Q2                  SERDES.Q0P_SCANO21
			// wire CELL21.OUT_Q3                  SERDES.Q0P_HALTGTREQDES60
			// wire CELL21.OUT_Q4                  SERDES.Q0P_HALTGTREQDES81
			// wire CELL21.OUT_Q5                  SERDES.Q0P_HALTGTREQDES58
			// wire CELL21.OUT_Q6                  SERDES.Q0P_SCANO18
			// wire CELL21.OUT_Q7                  SERDES.Q0P_HALTGTREQDES91
			// wire CELL22.OUT_F0                  SERDES.Q0P_HALTGTREQ
			// wire CELL22.OUT_F1                  SERDES.Q0P_SCANO1
			// wire CELL22.OUT_F2                  SERDES.Q0P_INTCO
			// wire CELL22.OUT_F3                  SERDES.Q0P_HALTGTREQDES126
			// wire CELL22.OUT_F4                  SERDES.Q0P_HALTGTREQDES76
			// wire CELL22.OUT_F5                  SERDES.Q0P_HALTGTREQDES35
			// wire CELL22.OUT_F6                  SERDES.Q0P_INTDO
			// wire CELL22.OUT_F7                  SERDES.Q0P_HALTGTREQDES120
			// wire CELL22.OUT_Q0                  SERDES.Q0P_HALTGTREQDES103
			// wire CELL22.OUT_Q1                  SERDES.Q0P_HALTGTREQDES97
			// wire CELL22.OUT_Q2                  SERDES.Q0P_HALTGTREQDES57
			// wire CELL22.OUT_Q3                  SERDES.Q0P_HALTGTREQDES90
			// wire CELL22.OUT_Q4                  SERDES.Q0P_HALTGTREQDES105
			// wire CELL22.OUT_Q5                  SERDES.Q0P_HALTGTREQDES61
			// wire CELL22.OUT_Q6                  SERDES.Q0P_HALTGTREQDES68
			// wire CELL22.OUT_Q7                  SERDES.Q0P_HALTGTREQDES44
			// wire CELL23.OUT_F0                  SERDES.Q0P_HALTGTREQDES52
			// wire CELL23.OUT_F1                  SERDES.Q0P_HALTGTREQDES104
			// wire CELL23.OUT_F2                  SERDES.Q0P_HALTGTREQDES62
			// wire CELL23.OUT_F3                  SERDES.Q0P_HALTGTREQDES89
			// wire CELL23.OUT_F4                  SERDES.Q0P_HALTGTREQDES54
			// wire CELL23.OUT_F5                  SERDES.Q0P_HALTGTREQDES124
			// wire CELL23.OUT_F6                  SERDES.Q0P_HALTGTREQDES47
			// wire CELL23.OUT_F7                  SERDES.Q0P_HALTGTREQDES77
			// wire CELL23.OUT_Q0                  SERDES.Q0P_HALTGTREQDES102
			// wire CELL23.OUT_Q1                  SERDES.Q0P_INTAO
			// wire CELL23.OUT_Q2                  SERDES.Q0P_HALTGTREQDES41
			// wire CELL23.OUT_Q3                  SERDES.Q0P_HALTGTREQDES31
			// wire CELL23.OUT_Q4                  SERDES.Q0P_HALTGTREQDES127
			// wire CELL23.OUT_Q5                  SERDES.Q0P_INTBO
			// wire CELL23.OUT_Q6                  SERDES.Q0P_HALTGTREQDES21
			// wire CELL23.OUT_Q7                  SERDES.Q0P_HALTGTREQDES23
			// wire CELL24.OUT_F0                  SERDES.Q0P_HALTGTREQDES30
			// wire CELL24.OUT_F1                  SERDES.Q0P_HALTGTREQDES33
			// wire CELL24.OUT_F2                  SERDES.Q0P_HALTGTREQDES24
			// wire CELL24.OUT_F3                  SERDES.Q0P_HALTGTREQDES25
			// wire CELL24.OUT_F4                  SERDES.Q0P_HALTGTREQDES34
			// wire CELL24.OUT_F5                  SERDES.Q0P_HALTGTREQDES51
			// wire CELL24.OUT_F6                  SERDES.Q0P_HALTGTREQDES22
			// wire CELL24.OUT_F7                  SERDES.Q0P_HALTGTREQDES26
			// wire CELL24.OUT_Q0                  SERDES.Q0P_HALTGTREQDES32
			// wire CELL24.OUT_Q1                  SERDES.Q0P_HALTGTREQDES43
			// wire CELL24.OUT_Q2                  SERDES.Q0P_HALTGTREQDES48
			// wire CELL24.OUT_Q3                  SERDES.Q0P_HALTGTREQDES49
			// wire CELL24.OUT_Q4                  SERDES.Q0P_HALTGTREQDES111
			// wire CELL24.OUT_Q5                  SERDES.Q0P_HALTGTREQDES55
			// wire CELL24.OUT_Q6                  SERDES.Q0P_HALTGTREQDES66
			// wire CELL24.OUT_Q7                  SERDES.Q0P_HALTGTREQDES93
			// wire CELL29.IMUX_A0                 SERDES.Q0P_HALTGTCOMPDES9
			// wire CELL29.IMUX_A1                 SERDES.Q0P_HALTGTCOMPDES10
			// wire CELL29.IMUX_A2                 SERDES.Q0P_HALTGTCOMPDES11
			// wire CELL29.IMUX_A3                 SERDES.Q0P_HALTGTCOMPDES13
			// wire CELL29.IMUX_A4                 SERDES.Q0P_HALTGTCOMPDES14
			// wire CELL29.IMUX_A5                 SERDES.Q0P_HALTGTCOMPDES16
			// wire CELL29.IMUX_B0                 SERDES.Q0P_HALTGTCOMPDES17
			// wire CELL29.IMUX_B1                 SERDES.Q0P_HALTGTCOMPDES22
			// wire CELL29.IMUX_B2                 SERDES.Q0P_HALTGTCOMPDES23
			// wire CELL29.IMUX_B3                 SERDES.Q0P_HALTGTCOMPDES24
			// wire CELL29.IMUX_B4                 SERDES.Q0P_HALTGTCOMPDES25
			// wire CELL29.IMUX_B5                 SERDES.Q0P_HALTGTCOMPDES26
			// wire CELL29.IMUX_C0                 SERDES.Q0P_HALTGTCOMPDES27
			// wire CELL29.IMUX_C1                 SERDES.Q0P_HALTGTCOMPDES28
			// wire CELL29.IMUX_C2                 SERDES.Q0P_HALTGTCOMPDES29
			// wire CELL29.IMUX_C3                 SERDES.Q0P_HALTGTCOMPDES30
			// wire CELL29.IMUX_C4                 SERDES.Q0P_HALTGTCOMPDES31
			// wire CELL29.IMUX_C5                 SERDES.Q0P_HALTGTCOMPDES32
			// wire CELL29.IMUX_D0                 SERDES.Q0P_HALTGTCOMPDES33
			// wire CELL29.IMUX_D1                 SERDES.Q0P_HALTGTCOMPDES59
			// wire CELL29.IMUX_D2                 SERDES.Q0P_HALTGTCOMPDES61
			// wire CELL29.IMUX_D3                 SERDES.Q0P_HALTGTCOMPDES62
			// wire CELL29.IMUX_D4                 SERDES.Q0P_HALTGTCOMPDES63
			// wire CELL29.IMUX_D5                 SERDES.Q0P_HALTGTCOMPDES127
			// wire CELL29.IMUX_LSR0               SERDES.Q0P_MBISTMODE
			// wire CELL29.IMUX_LSR1               SERDES.Q0P_SCANRSTN
			// wire CELL29.IMUX_CLK0_DELAY         SERDES.Q0P_SCANCLK
			// wire CELL29.IMUX_CLK1_DELAY         SERDES.Q0P_MBISTCLK
			// wire CELL29.IMUX_CE0                SERDES.Q0P_SCANI19
			// wire CELL29.IMUX_CE1                SERDES.Q0P_SCANI9
			// wire CELL29.IMUX_CE2                SERDES.Q0P_SCANI10
			// wire CELL29.IMUX_CE3                SERDES.Q0P_SCANI20
			// wire CELL29.OUT_F0                  SERDES.Q0P_HALTGTREQDES20
			// wire CELL29.OUT_F1                  SERDES.Q0P_HALTGTREQDES96
			// wire CELL29.OUT_F2                  SERDES.Q0P_HALTGTREQDES95
			// wire CELL29.OUT_F3                  SERDES.Q0P_HALTGTREQDES125
			// wire CELL29.OUT_F4                  SERDES.Q0P_HALTGTREQDES101
			// wire CELL29.OUT_F5                  SERDES.Q0P_HALTGTREQDES99
			// wire CELL29.OUT_F6                  SERDES.Q0P_HALTGTREQDES80
			// wire CELL29.OUT_F7                  SERDES.Q0P_HALTGTREQDES56
			// wire CELL29.OUT_Q0                  SERDES.Q0P_HALTGTREQDES69
			// wire CELL29.OUT_Q1                  SERDES.Q0P_HALTGTREQDES78
			// wire CELL29.OUT_Q2                  SERDES.Q0P_HALTGTREQDES110
			// wire CELL29.OUT_Q3                  SERDES.Q0P_HALTGTREQDES84
			// wire CELL29.OUT_Q4                  SERDES.Q0P_HALTGTREQDES73
			// wire CELL29.OUT_Q5                  SERDES.Q0P_HALTGTREQDES70
			// wire CELL29.OUT_Q6                  SERDES.Q0P_HALTGTREQDES106
			// wire CELL29.OUT_Q7                  SERDES.Q0P_HALTGTREQDES87
			// wire CELL30.IMUX_A0                 SERDES.Q0P_HALTGTCOMPDES64
			// wire CELL30.IMUX_A1                 SERDES.Q0P_HALTGTCOMPDES65
			// wire CELL30.IMUX_A2                 SERDES.Q0P_HALTGTCOMPDES66
			// wire CELL30.IMUX_A3                 SERDES.Q0P_HALTGTCOMPDES67
			// wire CELL30.IMUX_A4                 SERDES.Q0P_HALTGTCOMPDES69
			// wire CELL30.IMUX_A5                 SERDES.Q0P_HALTGTCOMPDES71
			// wire CELL30.IMUX_B0                 SERDES.Q0P_HALTGTCOMPDES72
			// wire CELL30.IMUX_B1                 SERDES.Q0P_HALTGTCOMPDES73
			// wire CELL30.IMUX_B2                 SERDES.Q0P_HALTGTCOMPDES74
			// wire CELL30.IMUX_B3                 SERDES.Q0P_HALTGTCOMPDES77
			// wire CELL30.IMUX_B4                 SERDES.Q0P_HALTGTCOMPDES78
			// wire CELL30.IMUX_B5                 SERDES.Q0P_HALTGTCOMPDES79
			// wire CELL30.IMUX_C0                 SERDES.Q0P_HALTGTCLNTCOMPIDEN
			// wire CELL30.IMUX_C1                 SERDES.Q0P_HALTGTCOMPDES121
			// wire CELL30.IMUX_C2                 SERDES.Q0P_HALTGTCOMPDES80
			// wire CELL30.IMUX_C3                 SERDES.Q0P_HALTGTCOMPDES81
			// wire CELL30.IMUX_C4                 SERDES.Q0P_HALTGTCOMPDES102
			// wire CELL30.IMUX_C5                 SERDES.Q0P_HALTGTCOMPDES95
			// wire CELL30.IMUX_D0                 SERDES.Q0P_HALTGTCOMPDES94
			// wire CELL30.IMUX_D1                 SERDES.Q0P_HALTGTCOMPDES99
			// wire CELL30.IMUX_D2                 SERDES.Q0P_HALTGTCOMPDES103
			// wire CELL30.IMUX_D3                 SERDES.Q0P_HALTGTCOMPDES125
			// wire CELL30.IMUX_D4                 SERDES.Q0P_HALTGTCOMPDES96
			// wire CELL30.IMUX_D5                 SERDES.Q0P_HALTGTCOMPDES126
			// wire CELL30.IMUX_LSR0               SERDES.Q0P_SCANMODE
			// wire CELL30.IMUX_LSR1               SERDES.Q0P_MBISTRSTN
			// wire CELL30.IMUX_CE0                SERDES.Q0P_SCANI24
			// wire CELL30.IMUX_CE1                SERDES.Q0P_SCANI0
			// wire CELL30.IMUX_CE2                SERDES.Q0P_SCANI11
			// wire CELL30.IMUX_CE3                SERDES.Q0P_SCANI17
			// wire CELL30.OUT_F0                  SERDES.Q0P_HALTGTREQDES82
			// wire CELL30.OUT_F1                  SERDES.Q0P_HALTGTREQDES75
			// wire CELL30.OUT_F2                  SERDES.Q0P_HALTGTREQDES109
			// wire CELL30.OUT_F3                  SERDES.Q0P_HALTGTREQDES85
			// wire CELL30.OUT_F4                  SERDES.Q0P_HALTGTREQDES74
			// wire CELL30.OUT_F5                  SERDES.Q0P_HALTGTREQDES71
			// wire CELL30.OUT_F6                  SERDES.Q0P_HALTGTREQDES98
			// wire CELL30.OUT_F7                  SERDES.Q0P_HALTGTREQDES83
			// wire CELL30.OUT_Q0                  SERDES.Q0P_HALTGTREQDES79
			// wire CELL30.OUT_Q1                  SERDES.Q0P_HALTGTREQDES121
			// wire CELL30.OUT_Q2                  SERDES.Q0P_HALTGTREQDES67
			// wire CELL30.OUT_Q3                  SERDES.Q0P_HALTGTREQDES100
			// wire CELL30.OUT_Q4                  SERDES.Q0P_HALTGTREQDES65
			// wire CELL30.OUT_Q5                  SERDES.Q0P_HALTGTREQDES88
			// wire CELL30.OUT_Q6                  SERDES.Q0P_HALTGTREQDES72
			// wire CELL30.OUT_Q7                  SERDES.Q0P_HALTGTREQDES94
			// wire CELL31.IMUX_A0                 SERDES.Q0P_HALTGTCOMPDES101
			// wire CELL31.IMUX_A1                 SERDES.Q0P_HALTGTCOMPDES86
			// wire CELL31.IMUX_A2                 SERDES.Q0P_HALTGTCOMPDES85
			// wire CELL31.IMUX_A3                 SERDES.Q0P_HALTGTCOMPDES90
			// wire CELL31.IMUX_A4                 SERDES.Q0P_HALTGTCOMPDES92
			// wire CELL31.IMUX_A5                 SERDES.Q0P_HALTGTCOMPDES100
			// wire CELL31.IMUX_B0                 SERDES.Q0P_HALTGTCOMPDES98
			// wire CELL31.IMUX_B1                 SERDES.Q0P_HALTGTCOMPDES122
			// wire CELL31.IMUX_B2                 SERDES.Q0P_HALTGTCOMPDES108
			// wire CELL31.IMUX_B3                 SERDES.Q0P_HALTGTCOMPDES123
			// wire CELL31.IMUX_B4                 SERDES.Q0P_HALTGTCOMPDES124
			// wire CELL31.IMUX_B5                 SERDES.Q0P_HALTGTCOMPDES118
			// wire CELL31.IMUX_C0                 SERDES.Q0P_HALTGTCOMPDES116
			// wire CELL31.IMUX_C1                 SERDES.Q0P_HALTGTCOMPDES115
			// wire CELL31.IMUX_C2                 SERDES.Q0P_HALTGTCOMPDES93
			// wire CELL31.IMUX_C3                 SERDES.Q0P_HALTGTCOMPDES104
			// wire CELL31.IMUX_C4                 SERDES.Q0P_HALTGTCOMPDES84
			// wire CELL31.IMUX_C5                 SERDES.Q0P_HALTGTCOMPDES105
			// wire CELL31.IMUX_D0                 SERDES.Q0P_HALTGTCOMPDES83
			// wire CELL31.IMUX_D1                 SERDES.Q0P_HALTGTCOMPDES107
			// wire CELL31.IMUX_D2                 SERDES.Q0P_HALTGTCOMPDES120
			// wire CELL31.IMUX_D3                 SERDES.Q0P_HALTGTCOMPDES89
			// wire CELL31.IMUX_D4                 SERDES.Q0P_HALTGTCOMPDES87
			// wire CELL31.IMUX_D5                 SERDES.Q0P_HALTGTCOMPDES91
			// wire CELL31.IMUX_LSR0               SERDES.Q0P_RSTN
			// wire CELL31.IMUX_LSR1               SERDES.Q0P_SCANENA
			// wire CELL31.IMUX_CE0                SERDES.Q0P_SCANI8
			// wire CELL31.IMUX_CE1                SERDES.Q0P_SCANI12
			// wire CELL31.IMUX_CE2                SERDES.Q0P_SCANI18
			// wire CELL31.IMUX_CE3                SERDES.Q0P_SCANI7
			// wire CELL31.OUT_F0                  SERDES.Q0P_HALTGTREQDES64
			// wire CELL31.OUT_F1                  SERDES.Q0P_HALTGTREQDES63
			// wire CELL31.OUT_F2                  SERDES.Q0P_HALTGTREQDES86
			// wire CELL31.OUT_F3                  SERDES.Q0P_HALTGTREQDES92
			// wire CELL31.OUT_F4                  SERDES.Q0P_HALTGTREQDES53
			// wire CELL31.OUT_F5                  SERDES.Q0P_HALTGTREQDES50
			// wire CELL31.OUT_F6                  SERDES.Q0P_HALTGTREQDES28
			// wire CELL31.OUT_F7                  SERDES.Q0P_HALTGTREQDES29
			// wire CELL31.OUT_Q0                  SERDES.Q0P_HALTGTREQDES123
			// wire CELL31.OUT_Q1                  SERDES.Q0P_HALTGTREQDES59
			// wire CELL31.OUT_Q2                  SERDES.Q0P_HALTGTREQDES46
			// wire CELL31.OUT_Q3                  SERDES.Q0P_HALTGTREQDES45
			// wire CELL31.OUT_Q4                  SERDES.Q0P_HALTGTREQDES27
			// wire CELL31.OUT_Q5                  SERDES.Q0P_HALTGTREQDES122
			// wire CELL31.OUT_Q6                  SERDES.Q0P_HALTGTREQDES42
			// wire CELL31.OUT_Q7                  SERDES.Q0P_SCANO22
			// wire CELL32.IMUX_A0                 SERDES.Q0P_HALTGTCOMPDES113
			// wire CELL32.IMUX_A1                 SERDES.Q0P_HALTGTCOMPDES114
			// wire CELL32.IMUX_A2                 SERDES.Q0P_HALTGTCOMPDES88
			// wire CELL32.IMUX_A3                 SERDES.Q0P_HALTGTCOMPDES117
			// wire CELL32.IMUX_A4                 SERDES.Q0P_HALTGTCOMPDES97
			// wire CELL32.IMUX_A5                 SERDES.Q0P_HALTGTCOMPDES112
			// wire CELL32.IMUX_B0                 SERDES.Q0P_HALTGTCOMPDES82
			// wire CELL32.IMUX_B1                 SERDES.Q0P_HALTGTCOMPDES76
			// wire CELL32.IMUX_B2                 SERDES.Q0P_HALTGTCOMPDES109
			// wire CELL32.IMUX_B3                 SERDES.Q0P_HALTGTCOMPDES111
			// wire CELL32.IMUX_B4                 SERDES.Q0P_HALTGTCOMPDES75
			// wire CELL32.IMUX_B5                 SERDES.Q0P_HALTGTCOMPDES110
			// wire CELL32.IMUX_C0                 SERDES.Q0P_HALTGTCOMPDES106
			// wire CELL32.IMUX_C1                 SERDES.Q0P_HALTGTCOMPDES70
			// wire CELL32.IMUX_C2                 SERDES.Q0P_HALTGTCOMPDES60
			// wire CELL32.IMUX_C3                 SERDES.Q0P_HALTGTCOMPDES58
			// wire CELL32.IMUX_C4                 SERDES.Q0P_HALTGTCOMPDES57
			// wire CELL32.IMUX_C5                 SERDES.Q0P_HALTGTCOMPDES56
			// wire CELL32.IMUX_D0                 SERDES.Q0P_HALTGTCOMPDES55
			// wire CELL32.IMUX_D1                 SERDES.Q0P_HALTGTCOMPDES54
			// wire CELL32.IMUX_D2                 SERDES.Q0P_HALTGTCOMPDES53
			// wire CELL32.IMUX_D3                 SERDES.Q0P_HALTGTCOMPDES52
			// wire CELL32.IMUX_D4                 SERDES.Q0P_HALTGTCOMPDES51
			// wire CELL32.IMUX_D5                 SERDES.Q0P_HALTGTCOMPDES50
			// wire CELL32.IMUX_LSR0               SERDES.Q0P_HOTRSTIN
			// wire CELL32.IMUX_CE0                SERDES.Q0P_SCANI6
			// wire CELL32.IMUX_CE1                SERDES.Q0P_SCANI26
			// wire CELL32.IMUX_CE2                SERDES.Q0P_SCANI25
			// wire CELL32.IMUX_CE3                SERDES.Q0P_SCANI2
			// wire CELL32.OUT_F0                  SERDES.Q0P_HALMSTWRDY
			// wire CELL32.OUT_F1                  SERDES.Q0P_HALTGTREQDES40
			// wire CELL32.OUT_F2                  SERDES.Q0P_SCANO14
			// wire CELL32.OUT_F3                  SERDES.Q0P_HALTGTREQDES36
			// wire CELL32.OUT_F4                  SERDES.Q0P_HALTGTREQDES38
			// wire CELL32.OUT_F5                  SERDES.Q0P_PWRSTATECHNGINT
			// wire CELL32.OUT_F6                  SERDES.Q0P_HALTGTREQDES37
			// wire CELL32.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES116
			// wire CELL32.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES115
			// wire CELL32.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES117
			// wire CELL32.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES114
			// wire CELL32.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES113
			// wire CELL32.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES118
			// wire CELL32.OUT_Q5                  SERDES.Q0P_SCANO19
			// wire CELL32.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES109
			// wire CELL32.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES112
			// wire CELL33.IMUX_A0                 SERDES.Q0P_HALTGTCOMPDES49
			// wire CELL33.IMUX_A1                 SERDES.Q0P_HALTGTCOMPDES48
			// wire CELL33.IMUX_A2                 SERDES.Q0P_HALTGTCOMPDES47
			// wire CELL33.IMUX_A3                 SERDES.Q0P_HALTGTCOMPDES46
			// wire CELL33.IMUX_A4                 SERDES.Q0P_HALTGTCOMPDES45
			// wire CELL33.IMUX_A5                 SERDES.Q0P_HALTGTCOMPDES44
			// wire CELL33.IMUX_B0                 SERDES.Q0P_HALTGTCOMPDES43
			// wire CELL33.IMUX_B1                 SERDES.Q0P_HALTGTCOMPDES42
			// wire CELL33.IMUX_B2                 SERDES.Q0P_HALTGTCOMPDES41
			// wire CELL33.IMUX_B3                 SERDES.Q0P_HALTGTCOMPDES40
			// wire CELL33.IMUX_B4                 SERDES.Q0P_HALTGTCOMPDES39
			// wire CELL33.IMUX_B5                 SERDES.Q0P_HALTGTCOMPDES38
			// wire CELL33.IMUX_C0                 SERDES.Q0P_HALTGTCOMPDES37
			// wire CELL33.IMUX_C1                 SERDES.Q0P_HALTGTCOMPDES36
			// wire CELL33.IMUX_C2                 SERDES.Q0P_HALTGTCOMPDES35
			// wire CELL33.IMUX_C3                 SERDES.Q0P_HALTGTCOMPDES34
			// wire CELL33.IMUX_C4                 SERDES.Q0P_HALTGTCOMPDES21
			// wire CELL33.IMUX_C5                 SERDES.Q0P_HALTGTCOMPDES68
			// wire CELL33.IMUX_D0                 SERDES.Q0P_HALTGTCOMPDES20
			// wire CELL33.IMUX_D1                 SERDES.Q0P_HALTGTCOMPDES19
			// wire CELL33.IMUX_D2                 SERDES.Q0P_HALTGTCOMPDES18
			// wire CELL33.IMUX_D3                 SERDES.Q0P_HALTGTCOMPDES15
			// wire CELL33.IMUX_D4                 SERDES.Q0P_HALTGTCOMPDES12
			// wire CELL33.IMUX_D5                 SERDES.Q0P_HALTGTCOMPDES8
			// wire CELL33.IMUX_CE0                SERDES.Q0P_SCANI16
			// wire CELL33.IMUX_CE1                SERDES.Q0P_SCANI14
			// wire CELL33.IMUX_CE2                SERDES.Q0P_SCANI21
			// wire CELL33.IMUX_CE3                SERDES.Q0P_SCANI1
			// wire CELL33.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES108
			// wire CELL33.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES110
			// wire CELL33.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES107
			// wire CELL33.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES126
			// wire CELL33.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES125
			// wire CELL33.OUT_F5                  SERDES.Q0P_HALMSTCOMPDES111
			// wire CELL33.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES127
			// wire CELL33.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES119
			// wire CELL33.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES79
			// wire CELL33.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES104
			// wire CELL33.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES102
			// wire CELL33.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES101
			// wire CELL33.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES103
			// wire CELL33.OUT_Q5                  SERDES.Q0P_HALMSTCOMPDES76
			// wire CELL33.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES67
			// wire CELL33.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES72
			// wire CELL34.IMUX_A0                 SERDES.Q0P_HALTGTCOMPDES7
			// wire CELL34.IMUX_A1                 SERDES.Q0P_HALTGTCOMPDES6
			// wire CELL34.IMUX_A2                 SERDES.Q0P_HALTGTCOMPDES5
			// wire CELL34.IMUX_A3                 SERDES.Q0P_HALTGTCOMPDES4
			// wire CELL34.IMUX_A4                 SERDES.Q0P_HALTGTCOMPDES3
			// wire CELL34.IMUX_A5                 SERDES.Q0P_HALTGTCOMPDES2
			// wire CELL34.IMUX_B0                 SERDES.Q0P_HALTGTCOMPDES1
			// wire CELL34.IMUX_B1                 SERDES.Q0P_HALTGTCOMPDES0
			// wire CELL34.IMUX_B2                 SERDES.Q0P_HALTGTCOMPBVLD7
			// wire CELL34.IMUX_B3                 SERDES.Q0P_HALTGTCOMPBVLD6
			// wire CELL34.IMUX_B4                 SERDES.Q0P_HALTGTCOMPBVLD5
			// wire CELL34.IMUX_B5                 SERDES.Q0P_HALTGTCOMPBVLD4
			// wire CELL34.IMUX_C0                 SERDES.Q0P_HALTGTCOMPBVLD3
			// wire CELL34.IMUX_C1                 SERDES.Q0P_HALTGTCOMPBVLD2
			// wire CELL34.IMUX_C2                 SERDES.Q0P_HALTGTCOMPBVLD1
			// wire CELL34.IMUX_C3                 SERDES.Q0P_HALTGTCOMPBVLD0
			// wire CELL34.IMUX_C4                 SERDES.Q0P_HALTGTCLNTCOMPID15
			// wire CELL34.IMUX_C5                 SERDES.Q0P_HALTGTCLNTCOMPID14
			// wire CELL34.IMUX_D0                 SERDES.Q0P_HALTGTCLNTCOMPID13
			// wire CELL34.IMUX_D1                 SERDES.Q0P_HALTGTCLNTCOMPID12
			// wire CELL34.IMUX_D2                 SERDES.Q0P_HALTGTCLNTCOMPID11
			// wire CELL34.IMUX_D3                 SERDES.Q0P_HALTGTCLNTCOMPID10
			// wire CELL34.IMUX_D4                 SERDES.Q0P_HALTGTCLNTCOMPID9
			// wire CELL34.IMUX_D5                 SERDES.Q0P_HALTGTCLNTCOMPID8
			// wire CELL34.IMUX_CE0                SERDES.Q0P_SCANI13
			// wire CELL34.IMUX_CE1                SERDES.Q0P_SCANI3
			// wire CELL34.IMUX_CE2                SERDES.Q0P_SCANI15
			// wire CELL34.IMUX_CE3                SERDES.Q0P_SCANI23
			// wire CELL34.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES75
			// wire CELL34.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES105
			// wire CELL34.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES70
			// wire CELL34.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES74
			// wire CELL34.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES106
			// wire CELL34.OUT_F5                  SERDES.Q0P_SCANO8
			// wire CELL34.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES73
			// wire CELL34.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES71
			// wire CELL34.OUT_Q0                  SERDES.Q0P_HALTGTREQDES39
			// wire CELL34.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES68
			// wire CELL34.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES91
			// wire CELL34.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES93
			// wire CELL34.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES66
			// wire CELL34.OUT_Q5                  SERDES.Q0P_HALMSTCOMPDES90
			// wire CELL34.OUT_Q6                  SERDES.Q0P_SCANO5
			// wire CELL34.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES64
			// wire CELL35.IMUX_A0                 SERDES.Q0P_HALTGTCLNTCOMPID7
			// wire CELL35.IMUX_A1                 SERDES.Q0P_HALTGTCLNTCOMPID6
			// wire CELL35.IMUX_A2                 SERDES.Q0P_HALTGTCLNTCOMPID5
			// wire CELL35.IMUX_A3                 SERDES.Q0P_HALTGTCLNTCOMPID4
			// wire CELL35.IMUX_A4                 SERDES.Q0P_HALTGTCLNTCOMPID3
			// wire CELL35.IMUX_A5                 SERDES.Q0P_HALTGTCLNTCOMPID2
			// wire CELL35.IMUX_B0                 SERDES.Q0P_HALTGTCLNTCOMPID1
			// wire CELL35.IMUX_B1                 SERDES.Q0P_HALTGTCLNTCOMPID0
			// wire CELL35.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES106
			// wire CELL35.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES105
			// wire CELL35.IMUX_B4                 SERDES.Q0P_HALTGTCAREQDES104
			// wire CELL35.IMUX_B5                 SERDES.Q0P_HALTGTCAREQDES98
			// wire CELL35.IMUX_C0                 SERDES.Q0P_HALTGTCAREQDES97
			// wire CELL35.IMUX_C1                 SERDES.Q0P_HALTGTCAREQDES96
			// wire CELL35.IMUX_C2                 SERDES.Q0P_HALTGTCAREQDES94
			// wire CELL35.IMUX_C3                 SERDES.Q0P_HALTGTCAREQDES93
			// wire CELL35.IMUX_C4                 SERDES.Q0P_HALTGTCAREQDES92
			// wire CELL35.IMUX_C5                 SERDES.Q0P_HALTGTCAREQDES91
			// wire CELL35.IMUX_D0                 SERDES.Q0P_HALTGTCAREQDES90
			// wire CELL35.IMUX_D1                 SERDES.Q0P_HALTGTCAREQDES89
			// wire CELL35.IMUX_D2                 SERDES.Q0P_HALTGTCAREQDES88
			// wire CELL35.IMUX_D3                 SERDES.Q0P_HALTGTCAREQDES87
			// wire CELL35.IMUX_D4                 SERDES.Q0P_HALTGTCAREQDES85
			// wire CELL35.IMUX_D5                 SERDES.Q0P_HALTGTCAREQDES121
			// wire CELL35.IMUX_CE0                SERDES.Q0P_SCANI22
			// wire CELL35.IMUX_CE1                SERDES.Q0P_SCANI4
			// wire CELL35.IMUX_CE2                SERDES.Q0P_SCANI5
			// wire CELL35.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES94
			// wire CELL35.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES92
			// wire CELL35.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES69
			// wire CELL35.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES65
			// wire CELL35.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES95
			// wire CELL35.OUT_F5                  SERDES.Q0P_MSIVECCNT1
			// wire CELL35.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES89
			// wire CELL35.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES88
			// wire CELL35.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES77
			// wire CELL35.OUT_Q1                  SERDES.Q0P_MSIVECCNT2
			// wire CELL35.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES78
			// wire CELL35.OUT_Q3                  SERDES.Q0P_MSIVECCNT0
			// wire CELL35.OUT_Q4                  SERDES.Q0P_SCANO7
			// wire CELL35.OUT_Q5                  SERDES.Q0P_INTACK
			// wire CELL35.OUT_Q6                  SERDES.Q0P_MSIEN
			// wire CELL35.OUT_Q7                  SERDES.Q0P_SCANO9
			// wire CELL36.IMUX_A2                 SERDES.Q0P_HALTGTCAREQDES84
			// wire CELL36.IMUX_A3                 SERDES.Q0P_HALTGTCAREQDES80
			// wire CELL36.IMUX_A4                 SERDES.Q0P_HALTGTCAREQDES79
			// wire CELL36.IMUX_A5                 SERDES.Q0P_HALTGTCAREQDES78
			// wire CELL36.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES77
			// wire CELL36.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES76
			// wire CELL36.IMUX_B4                 SERDES.Q0P_HALTGTCAREQDES75
			// wire CELL36.IMUX_B5                 SERDES.Q0P_HALTGTCAREQDES74
			// wire CELL36.IMUX_C2                 SERDES.Q0P_HALTGTCAREQDES99
			// wire CELL36.IMUX_C3                 SERDES.Q0P_HALTGTCAREQDES86
			// wire CELL36.IMUX_C4                 SERDES.Q0P_HALTGTCAREQDES73
			// wire CELL36.IMUX_C5                 SERDES.Q0P_HALTGTCAREQDES72
			// wire CELL36.IMUX_D2                 SERDES.Q0P_HALTGTCAREQDES71
			// wire CELL36.IMUX_D3                 SERDES.Q0P_HALTGTCAREQDES70
			// wire CELL36.IMUX_D4                 SERDES.Q0P_HALTGTCAREQDES69
			// wire CELL36.IMUX_D5                 SERDES.Q0P_HALTGTCAREQDES68
			// wire CELL36.OUT_F2                  SERDES.Q0P_HALMSTRBVLD4
			// wire CELL36.OUT_F3                  SERDES.Q0P_HALMSTRBVLD3
			// wire CELL36.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES85
			// wire CELL36.OUT_F5                  SERDES.Q0P_HALMSTCOMPDES120
			// wire CELL36.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES84
			// wire CELL36.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES87
			// wire CELL36.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES86
			// wire CELL36.OUT_Q3                  SERDES.Q0P_HALMSTRBVLD1
			// wire CELL36.OUT_Q4                  SERDES.Q0P_HALMSTRBVLD7
			// wire CELL36.OUT_Q5                  SERDES.Q0P_HALMSTRBVLD6
			// wire CELL36.OUT_Q6                  SERDES.Q0P_HALMSTCOMPVLD
			// wire CELL36.OUT_Q7                  SERDES.Q0P_HALMSTCOMPSOP
			// wire CELL37.IMUX_A0                 SERDES.Q0P_HALTGTCAREQDES82
			// wire CELL37.IMUX_A1                 SERDES.Q0P_HALTGTCAREQDES67
			// wire CELL37.IMUX_A2                 SERDES.Q0P_HALTGTCAREQDES66
			// wire CELL37.IMUX_A3                 SERDES.Q0P_HALTGTCAREQDES65
			// wire CELL37.IMUX_A4                 SERDES.Q0P_HALTGTCAREQDES64
			// wire CELL37.IMUX_A5                 SERDES.Q0P_HALTGTCAREQDES63
			// wire CELL37.IMUX_B0                 SERDES.Q0P_HALTGTCAREQDES62
			// wire CELL37.IMUX_B1                 SERDES.Q0P_HALTGTCAREQDES83
			// wire CELL37.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES61
			// wire CELL37.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES60
			// wire CELL37.IMUX_B4                 SERDES.Q0P_HALTGTCAREQDES95
			// wire CELL37.IMUX_B5                 SERDES.Q0P_HALTGTCAREQDES59
			// wire CELL37.IMUX_C0                 SERDES.Q0P_HALTGTCAREQDES58
			// wire CELL37.IMUX_C1                 SERDES.Q0P_HALTGTCAREQDES57
			// wire CELL37.IMUX_C2                 SERDES.Q0P_HALTGTCAREQDES56
			// wire CELL37.IMUX_C3                 SERDES.Q0P_HALTGTCAREQDES55
			// wire CELL37.IMUX_C4                 SERDES.Q0P_HALTGTCAREQDES54
			// wire CELL37.IMUX_C5                 SERDES.Q0P_HALTGTCAREQDES53
			// wire CELL37.IMUX_D0                 SERDES.Q0P_HALTGTCAREQDES52
			// wire CELL37.IMUX_D1                 SERDES.Q0P_HALTGTCAREQDES100
			// wire CELL37.IMUX_D2                 SERDES.Q0P_HALTGTCAREQDES51
			// wire CELL37.IMUX_D3                 SERDES.Q0P_HALTGTCAREQDES50
			// wire CELL37.IMUX_D4                 SERDES.Q0P_HALTGTCAREQDES49
			// wire CELL37.IMUX_D5                 SERDES.Q0P_HALTGTCAREQDES48
			// wire CELL37.OUT_F0                  SERDES.Q0P_HALMSTRBVLD0
			// wire CELL37.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES0
			// wire CELL37.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES83
			// wire CELL37.OUT_F3                  SERDES.Q0P_HALMSTCOMPEOP
			// wire CELL37.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES1
			// wire CELL37.OUT_F5                  SERDES.Q0P_HALMSTRBVLD5
			// wire CELL37.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES80
			// wire CELL37.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES100
			// wire CELL37.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES2
			// wire CELL37.OUT_Q1                  SERDES.Q0P_SCANO6
			// wire CELL37.OUT_Q2                  SERDES.Q0P_HALMSTRBVLD2
			// wire CELL37.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES81
			// wire CELL37.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES99
			// wire CELL37.OUT_Q5                  SERDES.Q0P_HALMSTCOMPDES30
			// wire CELL37.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES96
			// wire CELL37.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES38
			// wire CELL38.IMUX_A0                 SERDES.Q0P_HALTGTCAREQDES81
			// wire CELL38.IMUX_A1                 SERDES.Q0P_HALTGTCAREQDES101
			// wire CELL38.IMUX_A2                 SERDES.Q0P_HALTGTCAREQDES47
			// wire CELL38.IMUX_A3                 SERDES.Q0P_HALTGTCAREQDES46
			// wire CELL38.IMUX_A4                 SERDES.Q0P_HALTGTCAREQDES45
			// wire CELL38.IMUX_A5                 SERDES.Q0P_HALTGTCAREQDES44
			// wire CELL38.IMUX_B0                 SERDES.Q0P_HALTGTCAREQDES43
			// wire CELL38.IMUX_B1                 SERDES.Q0P_HALTGTCAREQDES42
			// wire CELL38.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES41
			// wire CELL38.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES40
			// wire CELL38.IMUX_B4                 SERDES.Q0P_HALTGTCAREQDES39
			// wire CELL38.IMUX_B5                 SERDES.Q0P_HALTGTCAREQDES38
			// wire CELL38.IMUX_C0                 SERDES.Q0P_HALTGTCAREQDES37
			// wire CELL38.IMUX_C1                 SERDES.Q0P_HALTGTCAREQDES102
			// wire CELL38.IMUX_C2                 SERDES.Q0P_HALTGTCAREQDES103
			// wire CELL38.IMUX_C3                 SERDES.Q0P_HALTGTCAREQDES36
			// wire CELL38.IMUX_C4                 SERDES.Q0P_HALTGTCAREQDES35
			// wire CELL38.IMUX_C5                 SERDES.Q0P_HALTGTCAREQDES34
			// wire CELL38.IMUX_D0                 SERDES.Q0P_HALTGTCAREQDES33
			// wire CELL38.IMUX_D1                 SERDES.Q0P_HALTGTCAREQDES32
			// wire CELL38.IMUX_D2                 SERDES.Q0P_HALTGTCAREQDES31
			// wire CELL38.IMUX_D3                 SERDES.Q0P_HALTGTCAREQDES30
			// wire CELL38.IMUX_D4                 SERDES.Q0P_HALTGTCAREQDES29
			// wire CELL38.IMUX_D5                 SERDES.Q0P_HALTGTCAREQDES28
			// wire CELL38.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES97
			// wire CELL38.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES98
			// wire CELL38.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES82
			// wire CELL38.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES32
			// wire CELL38.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES55
			// wire CELL38.OUT_F5                  SERDES.Q0P_HALMSTCOMPDES37
			// wire CELL38.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES123
			// wire CELL38.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES33
			// wire CELL38.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES11
			// wire CELL38.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES3
			// wire CELL38.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES5
			// wire CELL38.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES34
			// wire CELL38.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES48
			// wire CELL38.OUT_Q5                  SERDES.Q0P_HALMSTCOMPDES122
			// wire CELL38.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES4
			// wire CELL38.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES14
			// wire CELL39.IMUX_A0                 SERDES.Q0P_HALTGTCAREQDES27
			// wire CELL39.IMUX_A1                 SERDES.Q0P_HALTGTCAREQDES26
			// wire CELL39.IMUX_A2                 SERDES.Q0P_HALTGTCAREQDES25
			// wire CELL39.IMUX_A3                 SERDES.Q0P_HALTGTCAREQDES24
			// wire CELL39.IMUX_B0                 SERDES.Q0P_HALTGTCAREQDES23
			// wire CELL39.IMUX_B1                 SERDES.Q0P_HALTGTCAREQDES22
			// wire CELL39.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES21
			// wire CELL39.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES20
			// wire CELL39.IMUX_C0                 SERDES.Q0P_HALTGTCAREQDES19
			// wire CELL39.IMUX_C1                 SERDES.Q0P_HALTGTCAREQDES18
			// wire CELL39.IMUX_C2                 SERDES.Q0P_HALTGTCAREQDES17
			// wire CELL39.IMUX_C3                 SERDES.Q0P_HALTGTCAREQDES16
			// wire CELL39.IMUX_D0                 SERDES.Q0P_HALTGTCAREQDES15
			// wire CELL39.IMUX_D1                 SERDES.Q0P_HALTGTCAREQDES14
			// wire CELL39.IMUX_D2                 SERDES.Q0P_HALTGTCAREQDES13
			// wire CELL39.IMUX_D3                 SERDES.Q0P_HALTGTCAREQDES12
			// wire CELL39.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES6
			// wire CELL39.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES121
			// wire CELL39.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES63
			// wire CELL39.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES60
			// wire CELL39.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES50
			// wire CELL39.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES51
			// wire CELL39.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES59
			// wire CELL39.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES36
			// wire CELL39.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES47
			// wire CELL39.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES35
			// wire CELL39.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES15
			// wire CELL39.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES13
			// wire CELL40.IMUX_A0                 SERDES.Q0P_HALTGTCAREQDES11
			// wire CELL40.IMUX_A1                 SERDES.Q0P_HALTGTCAREQDES10
			// wire CELL40.IMUX_A2                 SERDES.Q0P_HALTGTCAREQDES9
			// wire CELL40.IMUX_A3                 SERDES.Q0P_HALTGTCAREQDES8
			// wire CELL40.IMUX_A4                 SERDES.Q0P_HALTGTCAREQDES7
			// wire CELL40.IMUX_A5                 SERDES.Q0P_HALTGTCAREQDES6
			// wire CELL40.IMUX_B0                 SERDES.Q0P_HALTGTCAREQDES5
			// wire CELL40.IMUX_B1                 SERDES.Q0P_HALTGTCAREQDES4
			// wire CELL40.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES3
			// wire CELL40.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES2
			// wire CELL40.IMUX_B4                 SERDES.Q0P_HALTGTCAREQDES1
			// wire CELL40.IMUX_B5                 SERDES.Q0P_HALTGTACK
			// wire CELL40.IMUX_C0                 SERDES.Q0P_HALTGTWRDY
			// wire CELL40.IMUX_C1                 SERDES.Q0P_HALTGTCAREQDES0
			// wire CELL40.IMUX_C2                 SERDES.Q0P_HALMSTREQDES124
			// wire CELL40.IMUX_C3                 SERDES.Q0P_HALMSTREQDES123
			// wire CELL40.IMUX_C4                 SERDES.Q0P_HALMSTREQDES125
			// wire CELL40.IMUX_C5                 SERDES.Q0P_HALMSTREQDES122
			// wire CELL40.IMUX_D0                 SERDES.Q0P_HALMSTREQDES121
			// wire CELL40.IMUX_D1                 SERDES.Q0P_HALTGTCAREQDES120
			// wire CELL40.IMUX_D2                 SERDES.Q0P_HALMSTREQDES120
			// wire CELL40.IMUX_D3                 SERDES.Q0P_HALMSTREQDES119
			// wire CELL40.IMUX_D4                 SERDES.Q0P_HALMSTREQDES118
			// wire CELL40.IMUX_D5                 SERDES.Q0P_HALMSTREQDES117
			// wire CELL40.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES31
			// wire CELL40.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES17
			// wire CELL40.OUT_F2                  SERDES.Q0P_MAXREADREQSIZE1
			// wire CELL40.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES53
			// wire CELL40.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES49
			// wire CELL40.OUT_F5                  SERDES.Q0P_HALMSTCOMPDES61
			// wire CELL40.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES46
			// wire CELL40.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES45
			// wire CELL40.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES58
			// wire CELL40.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES40
			// wire CELL40.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES20
			// wire CELL40.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES44
			// wire CELL40.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES8
			// wire CELL40.OUT_Q5                  SERDES.Q0P_HALMSTCOMPDES23
			// wire CELL40.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES54
			// wire CELL40.OUT_Q7                  SERDES.Q0P_HALMSTCOMPDES56
			// wire CELL41.IMUX_A0                 SERDES.Q0P_HALMSTREQDES116
			// wire CELL41.IMUX_A1                 SERDES.Q0P_HALMSTREQDES113
			// wire CELL41.IMUX_A2                 SERDES.Q0P_HALMSTREQDES112
			// wire CELL41.IMUX_A3                 SERDES.Q0P_HALMSTREQDES111
			// wire CELL41.IMUX_A4                 SERDES.Q0P_HALMSTREQDES109
			// wire CELL41.IMUX_A5                 SERDES.Q0P_HALMSTREQDES108
			// wire CELL41.IMUX_B0                 SERDES.Q0P_HALMSTREQDES114
			// wire CELL41.IMUX_B1                 SERDES.Q0P_HALMSTREQDES106
			// wire CELL41.IMUX_B2                 SERDES.Q0P_HALMSTREQDES105
			// wire CELL41.IMUX_B3                 SERDES.Q0P_HALMSTREQDES104
			// wire CELL41.IMUX_B4                 SERDES.Q0P_HALMSTREQDES103
			// wire CELL41.IMUX_B5                 SERDES.Q0P_HALMSTREQDES102
			// wire CELL41.IMUX_C0                 SERDES.Q0P_HALMSTREQDES126
			// wire CELL41.IMUX_C1                 SERDES.Q0P_HALMSTREQDES107
			// wire CELL41.IMUX_C2                 SERDES.Q0P_HALMSTREQDES115
			// wire CELL41.IMUX_C3                 SERDES.Q0P_HALMSTREQDES110
			// wire CELL41.IMUX_C4                 SERDES.Q0P_HALMSTREQDES101
			// wire CELL41.IMUX_C5                 SERDES.Q0P_HALMSTREQDES100
			// wire CELL41.IMUX_D0                 SERDES.Q0P_HALMSTREQDES99
			// wire CELL41.IMUX_D1                 SERDES.Q0P_HALMSTREQDES98
			// wire CELL41.IMUX_D2                 SERDES.Q0P_HALMSTREQDES97
			// wire CELL41.IMUX_D3                 SERDES.Q0P_HALMSTREQDES96
			// wire CELL41.IMUX_D4                 SERDES.Q0P_HALMSTREQDES95
			// wire CELL41.IMUX_D5                 SERDES.Q0P_HALMSTREQDES94
			// wire CELL41.OUT_F0                  SERDES.Q0P_HALMSTCOMPDES52
			// wire CELL41.OUT_F1                  SERDES.Q0P_HALMSTCOMPDES9
			// wire CELL41.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES10
			// wire CELL41.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES43
			// wire CELL41.OUT_F4                  SERDES.Q0P_HALMSTCOMPDES7
			// wire CELL41.OUT_F5                  SERDES.Q0P_HALMSTCOMPDES29
			// wire CELL41.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES12
			// wire CELL41.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES41
			// wire CELL41.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES16
			// wire CELL41.OUT_Q1                  SERDES.Q0P_HALMSTCOMPDES62
			// wire CELL41.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES57
			// wire CELL41.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES42
			// wire CELL41.OUT_Q4                  SERDES.Q0P_HALMSTCOMPDES22
			// wire CELL41.OUT_Q5                  SERDES.Q0P_HALMSTCOMPDES19
			// wire CELL41.OUT_Q6                  SERDES.Q0P_HALMSTCOMPDES39
			// wire CELL41.OUT_Q7                  SERDES.Q0P_RCBSTS
			// wire CELL42.IMUX_A2                 SERDES.Q0P_HALMSTREQDES93
			// wire CELL42.IMUX_A3                 SERDES.Q0P_HALMSTREQDES92
			// wire CELL42.IMUX_A4                 SERDES.Q0P_HALMSTREQDES91
			// wire CELL42.IMUX_A5                 SERDES.Q0P_HALMSTREQDES90
			// wire CELL42.IMUX_B2                 SERDES.Q0P_HALMSTREQDES89
			// wire CELL42.IMUX_B3                 SERDES.Q0P_HALMSTREQDES88
			// wire CELL42.IMUX_B4                 SERDES.Q0P_HALMSTREQDES87
			// wire CELL42.IMUX_B5                 SERDES.Q0P_HALMSTREQDES85
			// wire CELL42.IMUX_C2                 SERDES.Q0P_HALMSTREQDES84
			// wire CELL42.IMUX_C3                 SERDES.Q0P_HALTGTCOMPERR
			// wire CELL42.IMUX_C4                 SERDES.Q0P_HALTGTCOMPVLD
			// wire CELL42.IMUX_C5                 SERDES.Q0P_HALTGTCOMPSOP
			// wire CELL42.IMUX_D2                 SERDES.Q0P_HALMSTREQDES83
			// wire CELL42.IMUX_D3                 SERDES.Q0P_HALMSTREQDES82
			// wire CELL42.IMUX_D4                 SERDES.Q0P_HALMSTREQDES81
			// wire CELL42.IMUX_D5                 SERDES.Q0P_HALMSTREQDES79
			// wire CELL42.OUT_F2                  SERDES.Q0P_HALMSTCOMPDES28
			// wire CELL42.OUT_F3                  SERDES.Q0P_HALMSTCOMPDES26
			// wire CELL42.OUT_F4                  SERDES.Q0P_MSIXMASK
			// wire CELL42.OUT_F5                  SERDES.Q0P_HALMSTCOMPDES27
			// wire CELL42.OUT_F6                  SERDES.Q0P_HALMSTCOMPDES25
			// wire CELL42.OUT_F7                  SERDES.Q0P_HALMSTCOMPDES24
			// wire CELL42.OUT_Q2                  SERDES.Q0P_HALMSTCOMPDES18
			// wire CELL42.OUT_Q3                  SERDES.Q0P_HALMSTCOMPDES21
			// wire CELL42.OUT_Q4                  SERDES.Q0P_FTLERROUT
			// wire CELL42.OUT_Q5                  SERDES.Q0P_MAXREADREQSIZE2
			// wire CELL42.OUT_Q6                  SERDES.Q0P_TPHSTMODE2
			// wire CELL42.OUT_Q7                  SERDES.Q0P_FUNCSTS2
			// wire CELL43.IMUX_A0                 SERDES.Q0P_HALTGTCOMPEOP
			// wire CELL43.IMUX_A1                 SERDES.Q0P_HALMSTREQDES75
			// wire CELL43.IMUX_A2                 SERDES.Q0P_HALMSTREQDES74
			// wire CELL43.IMUX_A3                 SERDES.Q0P_HALMSTREQDES72
			// wire CELL43.IMUX_A4                 SERDES.Q0P_HALMSTREQDES127
			// wire CELL43.IMUX_A5                 SERDES.Q0P_HALMSTREQ
			// wire CELL43.IMUX_B0                 SERDES.Q0P_HALMSTREQDES71
			// wire CELL43.IMUX_B1                 SERDES.Q0P_HALMSTREQDES77
			// wire CELL43.IMUX_B2                 SERDES.Q0P_HALMSTREQDES80
			// wire CELL43.IMUX_B3                 SERDES.Q0P_HALMSTREQDES70
			// wire CELL43.IMUX_B4                 SERDES.Q0P_HALTGTNPREJ
			// wire CELL43.IMUX_B5                 SERDES.Q0P_HALMSTREQDES76
			// wire CELL43.IMUX_C0                 SERDES.Q0P_HALMSTREQDES64
			// wire CELL43.IMUX_C1                 SERDES.Q0P_HALMSTREQDES65
			// wire CELL43.IMUX_C2                 SERDES.Q0P_HALMSTREQDES78
			// wire CELL43.IMUX_C3                 SERDES.Q0P_HALMSTREQDES63
			// wire CELL43.IMUX_C4                 SERDES.Q0P_HALMSTREQDES62
			// wire CELL43.IMUX_C5                 SERDES.Q0P_HALMSTREQDES66
			// wire CELL43.IMUX_D0                 SERDES.Q0P_HALMSTREQDES57
			// wire CELL43.IMUX_D1                 SERDES.Q0P_HALMSTREQDES58
			// wire CELL43.IMUX_D2                 SERDES.Q0P_HALMSTREQDES60
			// wire CELL43.IMUX_D3                 SERDES.Q0P_HALMSTREQDES61
			// wire CELL43.IMUX_D4                 SERDES.Q0P_HALMSTREQDES69
			// wire CELL43.IMUX_D5                 SERDES.Q0P_HALMSTREQDES68
			// wire CELL43.OUT_F1                  SERDES.Q0P_FUNCPWRSTATE1
			// wire CELL43.OUT_F2                  SERDES.Q0P_TPHSTMODE0
			// wire CELL43.OUT_F3                  SERDES.Q0P_FUNCPWRSTATE0
			// wire CELL43.OUT_F5                  SERDES.Q0P_CORERROUT
			// wire CELL43.OUT_F6                  SERDES.Q0P_FUNCSTS1
			// wire CELL43.OUT_F7                  SERDES.Q0P_NFTLERROUT
			// wire CELL43.OUT_Q0                  SERDES.Q0P_FUNCPWRSTATE2
			// wire CELL43.OUT_Q1                  SERDES.Q0P_HALMSTREJ
			// wire CELL43.OUT_Q2                  SERDES.Q0P_SCANO10
			// wire CELL43.OUT_Q3                  SERDES.Q0P_FUNCSTS0
			// wire CELL43.OUT_Q4                  SERDES.Q0P_HALMSTACK
			// wire CELL43.OUT_Q5                  SERDES.Q0P_MSIXEN
			// wire CELL43.OUT_Q6                  SERDES.Q0P_MAXREADREQSIZE0
			// wire CELL43.OUT_Q7                  SERDES.Q0P_FUNCSTS3
			// wire CELL44.IMUX_A0                 SERDES.Q0P_HALMSTREQDES59
			// wire CELL44.IMUX_A1                 SERDES.Q0P_HALMSTREQDES56
			// wire CELL44.IMUX_A2                 SERDES.Q0P_HALMSTREQDES73
			// wire CELL44.IMUX_A3                 SERDES.Q0P_HALMSTREQDES54
			// wire CELL44.IMUX_A4                 SERDES.Q0P_HALMSTREQDES55
			// wire CELL44.IMUX_A5                 SERDES.Q0P_HALMSTREQDES67
			// wire CELL44.IMUX_B0                 SERDES.Q0P_HALMSTREQDES53
			// wire CELL44.IMUX_B1                 SERDES.Q0P_HALMSTREQDES50
			// wire CELL44.IMUX_B2                 SERDES.Q0P_HALMSTREQDES46
			// wire CELL44.IMUX_B3                 SERDES.Q0P_HALMSTREQDES47
			// wire CELL44.IMUX_B4                 SERDES.Q0P_HALMSTREQDES51
			// wire CELL44.IMUX_B5                 SERDES.Q0P_HALMSTREQDES52
			// wire CELL44.IMUX_C0                 SERDES.Q0P_HALMSTREQDES49
			// wire CELL44.IMUX_C1                 SERDES.Q0P_HALMSTREQDES48
			// wire CELL44.IMUX_C2                 SERDES.Q0P_HALMSTREQDES45
			// wire CELL44.IMUX_C3                 SERDES.Q0P_HALMSTREQDES43
			// wire CELL44.IMUX_C4                 SERDES.Q0P_HALMSTREQDES42
			// wire CELL44.IMUX_C5                 SERDES.Q0P_HALMSTREQDES44
			// wire CELL44.IMUX_D0                 SERDES.Q0P_HALMSTREQDES40
			// wire CELL44.IMUX_D1                 SERDES.Q0P_HALMSTREQDES7
			// wire CELL44.IMUX_D2                 SERDES.Q0P_HALMSTREQDES39
			// wire CELL44.IMUX_D3                 SERDES.Q0P_HALMSTREQDES23
			// wire CELL44.IMUX_D4                 SERDES.Q0P_HALMSTREQDES37
			// wire CELL44.IMUX_D5                 SERDES.Q0P_HALMSTREQDES41
			// wire CELL44.OUT_F0                  SERDES.Q0P_TPHSTMODE1
			// wire CELL44.OUT_F1                  SERDES.Q0P_HALMSTTAG2
			// wire CELL44.OUT_F2                  SERDES.Q0P_LCLINT
			// wire CELL44.OUT_F3                  SERDES.Q0P_HALMSTTAG1
			// wire CELL44.OUT_F4                  SERDES.Q0P_HALMSTTAG3
			// wire CELL44.OUT_F5                  SERDES.Q0P_HALMSTTAG4
			// wire CELL44.OUT_F6                  SERDES.Q0P_HALMSTTAG0
			// wire CELL44.OUT_F7                  SERDES.Q0P_MSIMSGABRT
			// wire CELL44.OUT_Q0                  SERDES.Q0P_TPHREQENABLE
			// wire CELL44.OUT_Q1                  SERDES.Q0P_DBGDATOUT5
			// wire CELL44.OUT_Q2                  SERDES.Q0P_MSIMSGSENT
			// wire CELL44.OUT_Q3                  SERDES.Q0P_DBGDATOUT7
			// wire CELL44.OUT_Q4                  SERDES.Q0P_DBGDATOUT8
			// wire CELL44.OUT_Q5                  SERDES.Q0P_SCANO12
			// wire CELL44.OUT_Q6                  SERDES.Q0P_DBGDATOUT12
			// wire CELL44.OUT_Q7                  SERDES.Q0P_DBGDATOUT6
			// wire CELL45.IMUX_A0                 SERDES.Q0P_HALMSTREQDES38
			// wire CELL45.IMUX_A1                 SERDES.Q0P_HALMSTREQDES20
			// wire CELL45.IMUX_A2                 SERDES.Q0P_HALMSTREQDES36
			// wire CELL45.IMUX_A3                 SERDES.Q0P_HALMSTREQDES9
			// wire CELL45.IMUX_A4                 SERDES.Q0P_HALMSTREQDES19
			// wire CELL45.IMUX_A5                 SERDES.Q0P_HALMSTWBVLD1
			// wire CELL45.IMUX_B0                 SERDES.Q0P_HALMSTREQDES8
			// wire CELL45.IMUX_B1                 SERDES.Q0P_HALMSTREQDES17
			// wire CELL45.IMUX_B2                 SERDES.Q0P_HALMSTREQDES21
			// wire CELL45.IMUX_B3                 SERDES.Q0P_HALMSTREQDES22
			// wire CELL45.IMUX_B4                 SERDES.Q0P_HALMSTREQDES12
			// wire CELL45.IMUX_B5                 SERDES.Q0P_HALMSTWBVLD2
			// wire CELL45.IMUX_C0                 SERDES.Q0P_HALMSTREQDES34
			// wire CELL45.IMUX_C1                 SERDES.Q0P_HALMSTREQDES1
			// wire CELL45.IMUX_C2                 SERDES.Q0P_HALMSTREQDES10
			// wire CELL45.IMUX_C3                 SERDES.Q0P_HALMSTREQDES11
			// wire CELL45.IMUX_C4                 SERDES.Q0P_HALMSTREQDES16
			// wire CELL45.IMUX_C5                 SERDES.Q0P_HALMSTREQDES35
			// wire CELL45.IMUX_D0                 SERDES.Q0P_HALMSTREQDES6
			// wire CELL45.IMUX_D1                 SERDES.Q0P_HALMSTREQDES5
			// wire CELL45.IMUX_D2                 SERDES.Q0P_HALMSTREQDES18
			// wire CELL45.IMUX_D3                 SERDES.Q0P_HALMSTREQDES4
			// wire CELL45.IMUX_D4                 SERDES.Q0P_HALMSTREQDES3
			// wire CELL45.IMUX_D5                 SERDES.Q0P_HALMSTREQDES2
			// wire CELL45.OUT_F0                  SERDES.Q0P_SCANO4
			// wire CELL45.OUT_F1                  SERDES.Q0P_DBGDATOUT14
			// wire CELL45.OUT_F2                  SERDES.Q0P_DBGDATOUT4
			// wire CELL45.OUT_F3                  SERDES.Q0P_DBGDATOUT9
			// wire CELL45.OUT_F4                  SERDES.Q0P_DBGDATOUT0
			// wire CELL45.OUT_F5                  SERDES.Q0P_DBGDATOUT2
			// wire CELL45.OUT_F6                  SERDES.Q0P_DBGDATOUT13
			// wire CELL45.OUT_F7                  SERDES.Q0P_DBGDATOUT1
			// wire CELL45.OUT_Q0                  SERDES.Q0P_HALMSTCOMPDES124
			// wire CELL45.OUT_Q1                  SERDES.Q0P_DBGDATOUT3
			// wire CELL45.OUT_Q2                  SERDES.Q0P_DBGDATOUT11
			// wire CELL45.OUT_Q3                  SERDES.Q0P_LTSSMSTATE5
			// wire CELL45.OUT_Q4                  SERDES.Q0P_DBGDATOUT10
			// wire CELL45.OUT_Q5                  SERDES.Q0P_DBGDATOUT15
			// wire CELL45.OUT_Q6                  SERDES.Q0P_LNKSTS0
			// wire CELL45.OUT_Q7                  SERDES.Q0P_LTSSMSTATE0
			// wire CELL46.IMUX_A0                 SERDES.Q0P_HALMSTREQDES15
			// wire CELL46.IMUX_A1                 SERDES.Q0P_HALMSTREQDES33
			// wire CELL46.IMUX_A2                 SERDES.Q0P_HALMSTWEOP
			// wire CELL46.IMUX_A3                 SERDES.Q0P_HALMSTREQDES32
			// wire CELL46.IMUX_A4                 SERDES.Q0P_HALMSTWBVLD0
			// wire CELL46.IMUX_A5                 SERDES.Q0P_HALMSTWDATVLD
			// wire CELL46.IMUX_B0                 SERDES.Q0P_HALMSTREQDES0
			// wire CELL46.IMUX_B1                 SERDES.Q0P_HALMSTREQDES31
			// wire CELL46.IMUX_B2                 SERDES.Q0P_HALMSTREQDES14
			// wire CELL46.IMUX_B3                 SERDES.Q0P_HALMSTREQDES13
			// wire CELL46.IMUX_B4                 SERDES.Q0P_HALMSTWERR
			// wire CELL46.IMUX_B5                 SERDES.Q0P_HALMSTWBVLD6
			// wire CELL46.IMUX_C0                 SERDES.Q0P_HALMSTWBVLD7
			// wire CELL46.IMUX_C1                 SERDES.Q0P_HALMSTWBVLD3
			// wire CELL46.IMUX_C2                 SERDES.Q0P_HALMSTWBVLD4
			// wire CELL46.IMUX_C3                 SERDES.Q0P_HALMSTREQDES25
			// wire CELL46.IMUX_C4                 SERDES.Q0P_HALMSTREQDES28
			// wire CELL46.IMUX_C5                 SERDES.Q0P_HALMSTREQDES30
			// wire CELL46.IMUX_D0                 SERDES.Q0P_HALMSTREQDES29
			// wire CELL46.IMUX_D1                 SERDES.Q0P_HALMSTREQDES27
			// wire CELL46.IMUX_D2                 SERDES.Q0P_HALMSTREQDES24
			// wire CELL46.IMUX_D3                 SERDES.Q0P_HALMSTWBVLD5
			// wire CELL46.IMUX_D4                 SERDES.Q0P_HALMSTREQDES26
			// wire CELL46.IMUX_D5                 SERDES.Q0P_INTAI
			// wire CELL46.OUT_F0                  SERDES.Q0P_LTSSMSTATE4
			// wire CELL46.OUT_F1                  SERDES.Q0P_LTSSMSTATE1
			// wire CELL46.OUT_F2                  SERDES.Q0P_SCANO3
			// wire CELL46.OUT_F3                  SERDES.Q0P_LTSSMSTATE2
			// wire CELL46.OUT_F4                  SERDES.Q0P_HALMSTRERR
			// wire CELL46.OUT_F5                  SERDES.Q0P_SCANO13
			// wire CELL46.OUT_F6                  SERDES.Q0P_LTSSMSTATE3
			// wire CELL46.OUT_F7                  SERDES.Q0P_LNKPWRSTATE3
			// wire CELL46.OUT_Q0                  SERDES.Q0P_SCANO17
			// wire CELL46.OUT_Q1                  SERDES.Q0P_HALTGTREQDES118
			// wire CELL46.OUT_Q2                  SERDES.Q0P_HALTGTREQDES119
			// wire CELL46.OUT_Q3                  SERDES.Q0P_HALTGTREQDES117
			// wire CELL46.OUT_Q4                  SERDES.Q0P_HALTGTREQDES116
			// wire CELL46.OUT_Q5                  SERDES.Q0P_HALTGTREQDES114
			// wire CELL46.OUT_Q6                  SERDES.Q0P_HALTGTREQDES113
			// wire CELL46.OUT_Q7                  SERDES.Q0P_HALTGTREQDES115
			// wire CELL47.IMUX_A0                 SERDES.Q0P_HALMSTREQATTR0
			// wire CELL47.IMUX_A1                 SERDES.Q0P_HALMSTREQATTR1
			// wire CELL47.IMUX_A2                 SERDES.Q0P_HALMSTCOMPRDY
			// wire CELL47.IMUX_A3                 SERDES.Q0P_MSIATTRIN2
			// wire CELL47.IMUX_A4                 SERDES.Q0P_HALMSTREQDES86
			// wire CELL47.IMUX_A5                 SERDES.Q0P_HALTGTCAREQDES108
			// wire CELL47.IMUX_B0                 SERDES.Q0P_HALTGTCAREQDES110
			// wire CELL47.IMUX_B1                 SERDES.Q0P_HALTGTCAREQDES112
			// wire CELL47.IMUX_B2                 SERDES.Q0P_HALTGTCAREQDES113
			// wire CELL47.IMUX_B3                 SERDES.Q0P_HALTGTCAREQDES116
			// wire CELL47.IMUX_B4                 SERDES.Q0P_HALTGTCAREQDES118
			// wire CELL47.IMUX_B5                 SERDES.Q0P_HALTGTCAREQDES124
			// wire CELL47.IMUX_C0                 SERDES.Q0P_HALTGTCAREQDES126
			// wire CELL47.IMUX_C1                 SERDES.Q0P_HALTGTCOMPDES119
			// wire CELL47.IMUX_C2                 SERDES.Q0P_HALTGTCAREQDES127
			// wire CELL47.IMUX_C3                 SERDES.Q0P_HALTGTCAREQDES125
			// wire CELL47.IMUX_C4                 SERDES.Q0P_HALTGTCAREQDES123
			// wire CELL47.IMUX_C5                 SERDES.Q0P_HALTGTCAREQDES122
			// wire CELL47.IMUX_D0                 SERDES.Q0P_HALTGTCAREQDES119
			// wire CELL47.IMUX_D1                 SERDES.Q0P_HALTGTCAREQDES117
			// wire CELL47.IMUX_D2                 SERDES.Q0P_HALTGTCAREQDES115
			// wire CELL47.IMUX_D3                 SERDES.Q0P_HALTGTCAREQDES114
			// wire CELL47.IMUX_D4                 SERDES.Q0P_HALTGTCAREQDES111
			// wire CELL47.IMUX_D5                 SERDES.Q0P_HALTGTCAREQDES109
			// wire CELL47.OUT_F0                  SERDES.Q0P_HALTGTREQDES108
			// wire CELL47.OUT_F1                  SERDES.Q0P_HALTGTREQDES112
			// wire CELL47.OUT_F2                  SERDES.Q0P_HALTGTREQDES107
			// wire CELL47.OUT_F3                  SERDES.Q0P_NEGLNKWIDTH0
			// wire CELL47.OUT_F4                  SERDES.Q0P_LNKSTS1
			// wire CELL47.OUT_F5                  SERDES.Q0P_NEGLNKWIDTH1
			// wire CELL47.OUT_F6                  SERDES.Q0P_MAXPYLDSIZE0
			// wire CELL47.OUT_F7                  SERDES.Q0P_LNKPWRSTATE2
			// wire CELL47.OUT_Q0                  SERDES.Q0P_MAXPYLDSIZE2
			// wire CELL47.OUT_Q1                  SERDES.Q0P_LNKDWNRSTOUT
			// wire CELL47.OUT_Q2                  SERDES.Q0P_NEGSPEED
			// wire CELL47.OUT_Q3                  SERDES.Q0P_LNKPWRSTATE1
			// wire CELL47.OUT_Q4                  SERDES.Q0P_SCANO0
			// wire CELL47.OUT_Q5                  SERDES.Q0P_SCANO16
			// wire CELL47.OUT_Q6                  SERDES.Q0P_SCANO15
			// wire CELL47.OUT_Q7                  SERDES.Q0P_MAXPYLDSIZE1
			// wire CELL48.IMUX_A0                 SERDES.Q0P_HALTGTCAREQDES107
			// wire CELL48.IMUX_A1                 SERDES.Q0P_HALMSTREQATTR2
			// wire CELL48.IMUX_A2                 SERDES.Q0P_MSIXATTRIN2
			// wire CELL48.IMUX_A3                 SERDES.Q0P_CORERRIN
			// wire CELL48.IMUX_A4                 SERDES.Q0P_PWRSTATECHNGACK
			// wire CELL48.IMUX_A5                 SERDES.Q0P_MSIXMSGDAT10
			// wire CELL48.IMUX_B0                 SERDES.Q0P_MSIXMSGDAT27
			// wire CELL48.IMUX_B1                 SERDES.Q0P_MSIXMSGDAT30
			// wire CELL48.IMUX_B2                 SERDES.Q0P_MSIXMSGDAT28
			// wire CELL48.IMUX_B3                 SERDES.Q0P_MSIXMSGDAT23
			// wire CELL48.IMUX_B4                 SERDES.Q0P_MSIXMSGDAT4
			// wire CELL48.IMUX_B5                 SERDES.Q0P_MSIXMSGDAT18
			// wire CELL48.IMUX_C0                 SERDES.Q0P_MSIXMSGDAT21
			// wire CELL48.IMUX_C1                 SERDES.Q0P_MSIXMSGDAT29
			// wire CELL48.IMUX_C2                 SERDES.Q0P_MSIXMSGDAT11
			// wire CELL48.IMUX_C3                 SERDES.Q0P_MSIXMSGDAT20
			// wire CELL48.IMUX_C4                 SERDES.Q0P_MSIXMSGDAT22
			// wire CELL48.IMUX_C5                 SERDES.Q0P_MSIXMSGDAT31
			// wire CELL48.IMUX_D0                 SERDES.Q0P_MSIXMSGDAT24
			// wire CELL48.IMUX_D1                 SERDES.Q0P_MSIXMSGDAT25
			// wire CELL48.IMUX_D2                 SERDES.Q0P_MSIXMSGDAT17
			// wire CELL48.IMUX_D3                 SERDES.Q0P_MSIXMSGDAT16
			// wire CELL48.IMUX_D4                 SERDES.Q0P_MSIXMSGDAT15
			// wire CELL48.IMUX_D5                 SERDES.Q0P_MSIXMSGDAT26
			// wire CELL48.OUT_F0                  SERDES.Q0P_SCANO24
			// wire CELL48.OUT_F1                  SERDES.Q0P_LNKPWRSTATE0
			// wire CELL48.OUT_F2                  SERDES.Q0P_MSIXMSGSENT
			// wire CELL48.OUT_F3                  SERDES.Q0P_HOTRSTOUT
			// wire CELL48.OUT_F4                  SERDES.Q0P_SCANO23
			// wire CELL49.IMUX_A0                 SERDES.Q0P_MSIXMSGDAT19
			// wire CELL49.IMUX_A1                 SERDES.Q0P_MSIXMSGDAT14
			// wire CELL49.IMUX_A2                 SERDES.Q0P_MSIXMSGDAT13
			// wire CELL49.IMUX_A3                 SERDES.Q0P_MSIXMSGDAT1
			// wire CELL49.IMUX_A4                 SERDES.Q0P_MSIXMSGDAT0
			// wire CELL49.IMUX_A5                 SERDES.Q0P_MSIXMSGDAT12
			// wire CELL49.IMUX_B0                 SERDES.Q0P_MSIXMSGDAT6
			// wire CELL49.IMUX_B1                 SERDES.Q0P_MSIXMSGDAT2
			// wire CELL49.IMUX_B2                 SERDES.Q0P_MSIXMSGDAT7
			// wire CELL49.IMUX_B3                 SERDES.Q0P_MSIXMSGDAT5
			// wire CELL49.IMUX_B4                 SERDES.Q0P_MSIXMSGDAT3
			// wire CELL49.IMUX_B5                 SERDES.Q0P_MSIXMSGDAT9
			// wire CELL49.IMUX_C0                 SERDES.Q0P_MSIXMSGDAT8
			// wire CELL49.IMUX_C1                 SERDES.Q0P_INTBI
			// wire CELL49.IMUX_C2                 SERDES.Q0P_INTCI
			// wire CELL49.IMUX_C3                 SERDES.Q0P_INTDI
			// wire CELL49.IMUX_C4                 SERDES.Q0P_INTPENDSTS
			// wire CELL49.IMUX_C5                 SERDES.Q0P_HALMSTREQTPHPRESENT
			// wire CELL49.IMUX_D0                 SERDES.Q0P_MSIXATTRIN1
			// wire CELL49.IMUX_D1                 SERDES.Q0P_MSIXATTRIN0
			// wire CELL49.IMUX_D2                 SERDES.Q0P_HALMSTREQTPHTYPE1
			// wire CELL49.IMUX_D3                 SERDES.Q0P_MSIXREQTPHTYPE1
			// wire CELL49.IMUX_D4                 SERDES.Q0P_HALMSTREQTPHTYPE0
			// wire CELL49.IMUX_D5                 SERDES.Q0P_MSIXREQTPHTYPE0
			// wire CELL50.IMUX_A0                 SERDES.Q0P_MSIXREQTPHPRESENT
			// wire CELL50.IMUX_A1                 SERDES.Q0P_MSIXREQTPHSTTAG4
			// wire CELL50.IMUX_A2                 SERDES.Q0P_HALMSTREQTPHSTTAG4
			// wire CELL50.IMUX_A3                 SERDES.Q0P_HALMSTREQTPHSTTAG2
			// wire CELL50.IMUX_A4                 SERDES.Q0P_MSIXREQTPHSTTAG2
			// wire CELL50.IMUX_A5                 SERDES.Q0P_HALMSTREQTPHSTTAG1
			// wire CELL50.IMUX_B0                 SERDES.Q0P_MSIXREQTPHSTTAG1
			// wire CELL50.IMUX_B1                 SERDES.Q0P_HALMSTREQTPHSTTAG6
			// wire CELL50.IMUX_B2                 SERDES.Q0P_MSIXREQTPHSTTAG6
			// wire CELL50.IMUX_B3                 SERDES.Q0P_HALMSTREQTPHSTTAG7
			// wire CELL50.IMUX_B4                 SERDES.Q0P_MSIXREQTPHSTTAG7
			// wire CELL50.IMUX_B5                 SERDES.Q0P_HALMSTREQTPHSTTAG3
			// wire CELL50.IMUX_C0                 SERDES.Q0P_MSIXREQTPHSTTAG3
			// wire CELL50.IMUX_C1                 SERDES.Q0P_MSIXREQTPHSTTAG0
			// wire CELL50.IMUX_C2                 SERDES.Q0P_HALMSTREQTPHSTTAG0
			// wire CELL50.IMUX_C3                 SERDES.Q0P_HALMSTREQTPHSTTAG5
			// wire CELL50.IMUX_C4                 SERDES.Q0P_MSIXREQTPHSTTAG5
			// wire CELL50.IMUX_C5                 SERDES.Q0P_MSIREQTPHSTTAG2
			// wire CELL50.IMUX_D0                 SERDES.Q0P_MSIREQTPHSTTAG1
			// wire CELL50.IMUX_D1                 SERDES.Q0P_MSIREQTPHPRESENT
			// wire CELL50.IMUX_D2                 SERDES.Q0P_MSIREQTPHSTTAG4
			// wire CELL50.IMUX_D3                 SERDES.Q0P_UNCORRERRIN
			// wire CELL50.IMUX_D4                 SERDES.Q0P_MSIREQTPHTYPE1
			// wire CELL50.IMUX_D5                 SERDES.Q0P_MSIXMSGADDR0
			// wire CELL51.IMUX_A0                 SERDES.Q0P_MSIXMSGADDR1
			// wire CELL51.IMUX_A1                 SERDES.Q0P_MSIXMSGADDR2
			// wire CELL51.IMUX_A2                 SERDES.Q0P_MSIXMSGADDR3
			// wire CELL51.IMUX_A3                 SERDES.Q0P_MSIXMSGADDR4
			// wire CELL51.IMUX_A4                 SERDES.Q0P_MSIXMSGADDR5
			// wire CELL51.IMUX_A5                 SERDES.Q0P_MSIREQTPHSTTAG3
			// wire CELL51.IMUX_B0                 SERDES.Q0P_MSIREQTPHSTTAG6
			// wire CELL51.IMUX_B1                 SERDES.Q0P_MSIXMSGADDR8
			// wire CELL51.IMUX_B2                 SERDES.Q0P_MSIXMSGADDR6
			// wire CELL51.IMUX_B3                 SERDES.Q0P_MSIXMSGADDR9
			// wire CELL51.IMUX_B4                 SERDES.Q0P_MSIXMSGADDR18
			// wire CELL51.IMUX_B5                 SERDES.Q0P_MSIXMSGADDR15
			// wire CELL51.IMUX_C0                 SERDES.Q0P_MSIXMSGADDR7
			// wire CELL51.IMUX_C1                 SERDES.Q0P_MSIXMSGADDR10
			// wire CELL51.IMUX_C2                 SERDES.Q0P_MSIXMSGVLD
			// wire CELL51.IMUX_C3                 SERDES.Q0P_MSIXMSGADDR14
			// wire CELL51.IMUX_C4                 SERDES.Q0P_MSIXMSGADDR11
			// wire CELL51.IMUX_C5                 SERDES.Q0P_MSIXMSGADDR13
			// wire CELL51.IMUX_D0                 SERDES.Q0P_MSIATTRIN1
			// wire CELL51.IMUX_D1                 SERDES.Q0P_MSIATTRIN0
			// wire CELL51.IMUX_D2                 SERDES.Q0P_MSIREQTPHTYPE0
			// wire CELL51.IMUX_D3                 SERDES.Q0P_MSIXMSGADDR26
			// wire CELL51.IMUX_D4                 SERDES.Q0P_MSIXMSGADDR20
			// wire CELL51.IMUX_D5                 SERDES.Q0P_MSIXMSGADDR17
			// wire CELL52.IMUX_A0                 SERDES.Q0P_MSIXMSGADDR30
			// wire CELL52.IMUX_A1                 SERDES.Q0P_MSIXMSGADDR19
			// wire CELL52.IMUX_A2                 SERDES.Q0P_MSIXMSGADDR16
			// wire CELL52.IMUX_A3                 SERDES.Q0P_MSIXMSGADDR25
			// wire CELL52.IMUX_A4                 SERDES.Q0P_MSIREQTPHSTTAG7
			// wire CELL52.IMUX_A5                 SERDES.Q0P_MSIXMSGADDR28
			// wire CELL52.IMUX_B0                 SERDES.Q0P_MSIREQTPHSTTAG5
			// wire CELL52.IMUX_B1                 SERDES.Q0P_MSIXMSGADDR12
			// wire CELL52.IMUX_B2                 SERDES.Q0P_MSIXMSGADDR29
			// wire CELL52.IMUX_B3                 SERDES.Q0P_MSIXMSGADDR27
			// wire CELL52.IMUX_B4                 SERDES.Q0P_MSIREQTPHSTTAG0
			// wire CELL52.IMUX_B5                 SERDES.Q0P_MSIXMSGADDR21
			// wire CELL52.IMUX_C0                 SERDES.Q0P_MSIXMSGADDR24
			// wire CELL52.IMUX_C1                 SERDES.Q0P_MSIXMSGADDR31
			// wire CELL52.IMUX_C2                 SERDES.Q0P_MSIXMSGADDR22
			// wire CELL52.IMUX_C3                 SERDES.Q0P_MSIXMSGADDR23
			// wire CELL52.IMUX_C4                 SERDES.Q0P_MSIASRTINT0
			// wire CELL52.IMUX_C5                 SERDES.Q0P_MSIASRTINT10
			// wire CELL52.IMUX_D0                 SERDES.Q0P_MSIASRTINT14
			// wire CELL52.IMUX_D1                 SERDES.Q0P_MSIASRTINT18
			// wire CELL52.IMUX_D2                 SERDES.Q0P_MSIASRTINT17
			// wire CELL52.IMUX_D3                 SERDES.Q0P_MSIASRTINT4
			// wire CELL52.IMUX_D4                 SERDES.Q0P_MSIASRTINT30
			// wire CELL52.IMUX_D5                 SERDES.Q0P_MSIASRTINT31
			// wire CELL53.IMUX_A0                 SERDES.Q0P_MSIASRTINT11
			// wire CELL53.IMUX_A1                 SERDES.Q0P_MSIASRTINT29
			// wire CELL53.IMUX_A2                 SERDES.Q0P_MSIASRTINT16
			// wire CELL53.IMUX_A3                 SERDES.Q0P_MSIASRTINT15
			// wire CELL53.IMUX_A4                 SERDES.Q0P_MSIASRTINT13
			// wire CELL53.IMUX_A5                 SERDES.Q0P_MSIASRTINT8
			// wire CELL53.IMUX_B0                 SERDES.Q0P_MSIASRTINT1
			// wire CELL53.IMUX_B1                 SERDES.Q0P_MSIASRTINT28
			// wire CELL53.IMUX_B2                 SERDES.Q0P_MSIASRTINT12
			// wire CELL53.IMUX_B3                 SERDES.Q0P_MSIASRTINT27
			// wire CELL53.IMUX_B4                 SERDES.Q0P_MSIASRTINT6
			// wire CELL53.IMUX_B5                 SERDES.Q0P_MSIXMSGADDR63
			// wire CELL53.IMUX_C0                 SERDES.Q0P_MSIASRTINT9
			// wire CELL53.IMUX_C1                 SERDES.Q0P_MSIASRTINT7
			// wire CELL53.IMUX_C2                 SERDES.Q0P_MSIASRTINT3
			// wire CELL53.IMUX_C3                 SERDES.Q0P_MSIASRTINT5
			// wire CELL53.IMUX_C4                 SERDES.Q0P_MSIASRTINT26
			// wire CELL53.IMUX_C5                 SERDES.Q0P_MSIASRTINT24
			// wire CELL53.IMUX_D0                 SERDES.Q0P_MSIASRTINT2
			// wire CELL53.IMUX_D1                 SERDES.Q0P_MSIXMSGADDR60
			// wire CELL53.IMUX_D2                 SERDES.Q0P_MSIASRTINT19
			// wire CELL53.IMUX_D3                 SERDES.Q0P_MSIASRTINT21
			// wire CELL53.IMUX_D4                 SERDES.Q0P_MSIXMSGADDR62
			// wire CELL53.IMUX_D5                 SERDES.Q0P_MSIASRTINT25
			// wire CELL54.IMUX_A0                 SERDES.Q0P_MSIXMSGADDR61
			// wire CELL54.IMUX_A1                 SERDES.Q0P_MSIASRTINT23
			// wire CELL54.IMUX_A2                 SERDES.Q0P_MSIASRTINT22
			// wire CELL54.IMUX_A3                 SERDES.Q0P_MSIXMSGADDR59
			// wire CELL54.IMUX_A4                 SERDES.Q0P_MSIXMSGADDR56
			// wire CELL54.IMUX_A5                 SERDES.Q0P_MSIASRTINT20
			// wire CELL54.IMUX_B0                 SERDES.Q0P_MSIXMSGADDR58
			// wire CELL54.IMUX_B1                 SERDES.Q0P_MSIXMSGADDR57
			// wire CELL54.IMUX_B2                 SERDES.Q0P_MSIXMSGADDR37
			// wire CELL54.IMUX_B3                 SERDES.Q0P_MSIXMSGADDR40
			// wire CELL54.IMUX_B4                 SERDES.Q0P_MSIXMSGADDR49
			// wire CELL54.IMUX_B5                 SERDES.Q0P_MSIXMSGADDR45
			// wire CELL54.IMUX_C0                 SERDES.Q0P_MSIXMSGADDR53
			// wire CELL54.IMUX_C1                 SERDES.Q0P_MSIXMSGADDR51
			// wire CELL54.IMUX_C2                 SERDES.Q0P_MSIXMSGADDR47
			// wire CELL54.IMUX_C3                 SERDES.Q0P_MSIXMSGADDR44
			// wire CELL54.IMUX_C4                 SERDES.Q0P_MSIXMSGADDR46
			// wire CELL54.IMUX_C5                 SERDES.Q0P_MSIXMSGADDR52
			// wire CELL54.IMUX_D0                 SERDES.Q0P_MSIXMSGADDR55
			// wire CELL54.IMUX_D1                 SERDES.Q0P_MSIXMSGADDR50
			// wire CELL54.IMUX_D2                 SERDES.Q0P_MSIXMSGADDR54
			// wire CELL54.IMUX_D3                 SERDES.Q0P_MSIXMSGADDR42
			// wire CELL54.IMUX_D4                 SERDES.Q0P_MSIXMSGADDR43
			// wire CELL54.IMUX_D5                 SERDES.Q0P_MSIXMSGADDR48
			// wire CELL55.IMUX_A0                 SERDES.Q0P_MSIXMSGADDR39
			// wire CELL55.IMUX_A1                 SERDES.Q0P_MSIXMSGADDR38
			// wire CELL55.IMUX_A2                 SERDES.Q0P_MSIXMSGADDR35
			// wire CELL55.IMUX_A3                 SERDES.Q0P_MSIXMSGADDR36
			// wire CELL55.IMUX_A4                 SERDES.Q0P_MSIXMSGADDR41
			// wire CELL55.IMUX_A5                 SERDES.Q0P_MSIXMSGADDR33
			// wire CELL55.IMUX_B0                 SERDES.Q0P_MSIXMSGADDR34
			// wire CELL55.IMUX_B1                 SERDES.Q0P_MSIXMSGADDR32
			// wire CELL57.OUT_F0                  SERDES.Q1EA1_COTXREAD
			// wire CELL57.OUT_F1                  SERDES.Q1EA0_COTXREAD
			// wire CELL57.OUT_F2                  SERDES.Q1S_TISCANO13
			// wire CELL57.OUT_F3                  SERDES.Q1EA3_GOTXMACWR
			// wire CELL57.OUT_F4                  SERDES.Q1EA0_COTXDISCFRM
			// wire CELL57.OUT_F5                  SERDES.Q1EA1_COTXDISCFRM
			// wire CELL57.OUT_F6                  SERDES.Q1EA0_COTXSTATVEC7
			// wire CELL57.OUT_F7                  SERDES.Q1EA0_COTXSTATVEC6
			// wire CELL57.OUT_Q6                  SERDES.Q1S_TISCANO9
			// wire CELL57.OUT_Q7                  SERDES.Q1EA3_COTXREAD
			// wire CELL58.OUT_F0                  SERDES.Q1EA1_COTXSTATVEC2
			// wire CELL58.OUT_F1                  SERDES.Q1EA0_COTXSTATVEC0
			// wire CELL58.OUT_F2                  SERDES.Q1EA0_COTXSTATVEC4
			// wire CELL58.OUT_F3                  SERDES.Q1EA1_COTXSTATVEC3
			// wire CELL58.OUT_F4                  SERDES.Q1EA1_COTXSTATVEC5
			// wire CELL58.OUT_F5                  SERDES.Q1EA1_COTXSTATVEC0
			// wire CELL58.OUT_F6                  SERDES.Q1EA0_COTXDONE
			// wire CELL58.OUT_F7                  SERDES.Q1EA1_GOTXMACDATA6
			// wire CELL58.OUT_Q0                  SERDES.Q1EA1_COTXSTATEN
			// wire CELL58.OUT_Q1                  SERDES.Q1EA0_COTXSTATEN
			// wire CELL58.OUT_Q2                  SERDES.Q1EA1_COTXDONE
			// wire CELL58.OUT_Q3                  SERDES.Q1EA0_COTXSTATVEC3
			// wire CELL58.OUT_Q4                  SERDES.Q1EA1_GOTXMACERR
			// wire CELL58.OUT_Q5                  SERDES.Q1EA0_COTXSTATVEC1
			// wire CELL58.OUT_Q6                  SERDES.Q1EA1_COTXSTATVEC1
			// wire CELL58.OUT_Q7                  SERDES.Q1EA1_COTXSTATVEC7
			// wire CELL59.IMUX_A2                 SERDES.Q1EA3_CITXEOF
			// wire CELL59.IMUX_A3                 SERDES.Q1EA1_CITXEOF
			// wire CELL59.IMUX_A4                 SERDES.Q1EA0_CITXEOF
			// wire CELL59.IMUX_A5                 SERDES.Q1EA3_CITXLASTBYTEVLD
			// wire CELL59.OUT_F0                  SERDES.Q1EA1_GOTXMACDATA7
			// wire CELL59.OUT_F1                  SERDES.Q1EA0_GOTXMACERR
			// wire CELL59.OUT_F2                  SERDES.Q1EA1_GOTXMACDATA4
			// wire CELL59.OUT_F3                  SERDES.Q1EA1_GOTXMACWR
			// wire CELL59.OUT_F4                  SERDES.Q1EA1_GOTXMACDATA2
			// wire CELL59.OUT_F5                  SERDES.Q1EA1_GOTXMACDATA0
			// wire CELL59.OUT_F6                  SERDES.Q1EA0_GOTXMACDATA5
			// wire CELL59.OUT_F7                  SERDES.Q1EA2_GOTXMACDATA3
			// wire CELL59.OUT_Q0                  SERDES.Q1EA0_COTXSTATVEC2
			// wire CELL59.OUT_Q1                  SERDES.Q1EA1_COTXSTATVEC4
			// wire CELL59.OUT_Q2                  SERDES.Q1EA1_COTXSTATVEC6
			// wire CELL59.OUT_Q3                  SERDES.Q1EA3_GOTXMACDATA2
			// wire CELL59.OUT_Q4                  SERDES.Q1EA0_COTXSTATVEC5
			// wire CELL59.OUT_Q5                  SERDES.Q1EA3_GODISCARDFCS
			// wire CELL59.OUT_Q6                  SERDES.Q1EA0_GOTXMACDATA4
			// wire CELL59.OUT_Q7                  SERDES.Q1EA3_KORXMACCLKEN
			// wire CELL60.IMUX_A0                 SERDES.Q1EA2_CITXDATA12
			// wire CELL60.IMUX_A1                 SERDES.Q1EA1_CITXDATA15
			// wire CELL60.IMUX_A2                 SERDES.Q1EA1_CITXDATA14
			// wire CELL60.IMUX_A3                 SERDES.Q1EA1_CITXDATA13
			// wire CELL60.IMUX_A4                 SERDES.Q1EA1_CITXDATA12
			// wire CELL60.IMUX_A5                 SERDES.Q1EA1_CITXDATA11
			// wire CELL60.IMUX_B0                 SERDES.Q1EA3_CITXDATA5
			// wire CELL60.IMUX_B1                 SERDES.Q1EA3_CITXDATA4
			// wire CELL60.IMUX_B2                 SERDES.Q1EA3_CITXDATA2
			// wire CELL60.IMUX_B3                 SERDES.Q1EA3_CITXDATA3
			// wire CELL60.IMUX_B4                 SERDES.Q1EA3_CITXDATA1
			// wire CELL60.IMUX_B5                 SERDES.Q1EA3_CITXDATA0
			// wire CELL60.IMUX_C0                 SERDES.Q1EA3_CITXDATA11
			// wire CELL60.IMUX_C1                 SERDES.Q1EA3_CITXDATA10
			// wire CELL60.IMUX_C2                 SERDES.Q1EA3_CITXDATA9
			// wire CELL60.IMUX_C3                 SERDES.Q1EA3_CITXDATA8
			// wire CELL60.IMUX_C4                 SERDES.Q1EA3_CITXDATA7
			// wire CELL60.IMUX_C5                 SERDES.Q1EA3_CITXDATA6
			// wire CELL60.IMUX_D0                 SERDES.Q1EA1_CITXLASTBYTEVLD
			// wire CELL60.IMUX_D1                 SERDES.Q1EA0_CITXLASTBYTEVLD
			// wire CELL60.IMUX_D2                 SERDES.Q1EA3_CITXDATA15
			// wire CELL60.IMUX_D3                 SERDES.Q1EA3_CITXDATA14
			// wire CELL60.IMUX_D4                 SERDES.Q1EA3_CITXDATA13
			// wire CELL60.IMUX_D5                 SERDES.Q1EA3_CITXDATA12
			// wire CELL60.OUT_F0                  SERDES.Q1EA2_GOTXMACWR
			// wire CELL60.OUT_F1                  SERDES.Q1EA0_GOTXMACDATA1
			// wire CELL60.OUT_F2                  SERDES.Q1EA0_GOTXMACDATA7
			// wire CELL60.OUT_F3                  SERDES.Q1EA0_GOTXMACDATA3
			// wire CELL60.OUT_F4                  SERDES.Q1EA2_GOTXMACDATA0
			// wire CELL60.OUT_F5                  SERDES.Q1EA0_GOTXMACDATA6
			// wire CELL60.OUT_F6                  SERDES.Q1EA3_GOTXMACDATA1
			// wire CELL60.OUT_F7                  SERDES.Q1EA3_COTXDONE
			// wire CELL60.OUT_Q0                  SERDES.Q1EA1_GOTXMACDATA3
			// wire CELL60.OUT_Q1                  SERDES.Q1EA1_GOTXMACDATA5
			// wire CELL60.OUT_Q2                  SERDES.Q1EA0_GOTXMACDATA2
			// wire CELL60.OUT_Q3                  SERDES.Q1EA2_GOTXMACDATA1
			// wire CELL60.OUT_Q4                  SERDES.Q1EA2_GOTXMACDATA2
			// wire CELL60.OUT_Q5                  SERDES.Q1EA0_GOTXMACWR
			// wire CELL60.OUT_Q6                  SERDES.Q1EA2_GOTXMACDATA7
			// wire CELL60.OUT_Q7                  SERDES.Q1EA2_GOTXMACERR
			// wire CELL61.IMUX_A0                 SERDES.Q1EA0_CITXDATA8
			// wire CELL61.IMUX_A1                 SERDES.Q1EA0_CITXDATA7
			// wire CELL61.IMUX_A2                 SERDES.Q1EA0_CITXDATA6
			// wire CELL61.IMUX_A3                 SERDES.Q1EA0_CITXDATA5
			// wire CELL61.IMUX_A4                 SERDES.Q1EA0_CITXDATA4
			// wire CELL61.IMUX_A5                 SERDES.Q1EA0_CITXDATA3
			// wire CELL61.IMUX_B0                 SERDES.Q1EA0_CITXDATA14
			// wire CELL61.IMUX_B1                 SERDES.Q1EA0_CITXDATA13
			// wire CELL61.IMUX_B2                 SERDES.Q1EA0_CITXDATA12
			// wire CELL61.IMUX_B3                 SERDES.Q1EA0_CITXDATA11
			// wire CELL61.IMUX_B4                 SERDES.Q1EA0_CITXDATA10
			// wire CELL61.IMUX_B5                 SERDES.Q1EA0_CITXDATA9
			// wire CELL61.IMUX_C0                 SERDES.Q1EA1_CITXDATA4
			// wire CELL61.IMUX_C1                 SERDES.Q1EA1_CITXDATA3
			// wire CELL61.IMUX_C2                 SERDES.Q1EA1_CITXDATA2
			// wire CELL61.IMUX_C3                 SERDES.Q1EA1_CITXDATA1
			// wire CELL61.IMUX_C4                 SERDES.Q1EA1_CITXDATA0
			// wire CELL61.IMUX_C5                 SERDES.Q1EA0_CITXDATA15
			// wire CELL61.IMUX_D0                 SERDES.Q1EA1_CITXDATA10
			// wire CELL61.IMUX_D1                 SERDES.Q1EA1_CITXDATA9
			// wire CELL61.IMUX_D2                 SERDES.Q1EA1_CITXDATA8
			// wire CELL61.IMUX_D3                 SERDES.Q1EA1_CITXDATA7
			// wire CELL61.IMUX_D4                 SERDES.Q1EA1_CITXDATA6
			// wire CELL61.IMUX_D5                 SERDES.Q1EA1_CITXDATA5
			// wire CELL61.OUT_F0                  SERDES.Q1EA2_KORXMACCLKEN
			// wire CELL61.OUT_F1                  SERDES.Q1EA3_GOTXMACDATA3
			// wire CELL61.OUT_F2                  SERDES.Q1EA3_COTXSTATEN
			// wire CELL61.OUT_F3                  SERDES.Q1EA0_CORXLASTBYTEVLD
			// wire CELL61.OUT_F4                  SERDES.Q1EA1_KOGBITEN
			// wire CELL61.OUT_F5                  SERDES.Q1EA3_GOTXMACDATA0
			// wire CELL61.OUT_F6                  SERDES.Q1EA3_COTXSTATVEC7
			// wire CELL61.OUT_F7                  SERDES.Q1EA3_COTXSTATVEC5
			// wire CELL61.OUT_Q0                  SERDES.Q1EA0_GOTXMACDATA0
			// wire CELL61.OUT_Q1                  SERDES.Q1EA3_GOTXMACERR
			// wire CELL61.OUT_Q2                  SERDES.Q1EA1_GOTXMACDATA1
			// wire CELL61.OUT_Q3                  SERDES.Q1EA3_COTXDISCFRM
			// wire CELL61.OUT_Q4                  SERDES.Q1EA0_GODISCARDFCS
			// wire CELL61.OUT_Q5                  SERDES.Q1EA1_GODISCARDFCS
			// wire CELL61.OUT_Q6                  SERDES.Q1S_TISCANO12
			// wire CELL61.OUT_Q7                  SERDES.Q1EA2_COTXREAD
			// wire CELL62.IMUX_A0                 SERDES.Q1EA1_CITXPAUSTIM8
			// wire CELL62.IMUX_A1                 SERDES.Q1EA1_CITXEMPTY
			// wire CELL62.IMUX_A2                 SERDES.Q1EA1_CITXPAUSTIM11
			// wire CELL62.IMUX_A3                 SERDES.Q1EA1_CITXPAUSTIM4
			// wire CELL62.IMUX_A4                 SERDES.Q1EA1_CITXPAUSTIM14
			// wire CELL62.IMUX_A5                 SERDES.Q1EA2_CITXDATA5
			// wire CELL62.IMUX_B0                 SERDES.Q1EA1_CITXPAUSTIM3
			// wire CELL62.IMUX_B1                 SERDES.Q1EA1_CITXPAUSTIM6
			// wire CELL62.IMUX_B2                 SERDES.Q1EA2_CITXDATA7
			// wire CELL62.IMUX_B3                 SERDES.Q1EA2_CITXLASTBYTEVLD
			// wire CELL62.IMUX_B4                 SERDES.Q1EA0_CITXDATAAVAIL
			// wire CELL62.IMUX_B5                 SERDES.Q1EA1_CITXPAUSTIM9
			// wire CELL62.IMUX_C0                 SERDES.Q1EA2_CITXDATA14
			// wire CELL62.IMUX_C1                 SERDES.Q1EA2_CITXEOF
			// wire CELL62.IMUX_C2                 SERDES.Q1EA2_CITXDATA15
			// wire CELL62.IMUX_C3                 SERDES.Q1EA2_CITXDATA10
			// wire CELL62.IMUX_C4                 SERDES.Q1EA2_CITXDATA9
			// wire CELL62.IMUX_C5                 SERDES.Q1EA1_CITXPAUSTIM5
			// wire CELL62.IMUX_D0                 SERDES.Q1EA0_CITXDATA2
			// wire CELL62.IMUX_D1                 SERDES.Q1EA0_CITXDATA1
			// wire CELL62.IMUX_D2                 SERDES.Q1EA0_CITXDATA0
			// wire CELL62.IMUX_D3                 SERDES.Q1EA2_CITXDATA13
			// wire CELL62.IMUX_D4                 SERDES.Q1EA2_CITXDATAAVAIL
			// wire CELL62.IMUX_D5                 SERDES.Q1EA2_CITXDATA11
			// wire CELL62.OUT_F0                  SERDES.Q1EA3_COTXSTATVEC6
			// wire CELL62.OUT_F1                  SERDES.Q1EA3_COTXSTATVEC3
			// wire CELL62.OUT_F2                  SERDES.Q1EA3_COTXSTATVEC0
			// wire CELL62.OUT_F3                  SERDES.Q1EA3_GOTXMACDATA6
			// wire CELL62.OUT_F4                  SERDES.Q1EA0_CORXWRITE
			// wire CELL62.OUT_F5                  SERDES.Q1EA2_COTXDISCFRM
			// wire CELL62.OUT_F6                  SERDES.Q1EA3_CORXLASTBYTEVLD
			// wire CELL62.OUT_F7                  SERDES.Q1EA2_CORXLASTBYTEVLD
			// wire CELL62.OUT_Q0                  SERDES.Q1EA1_KORXMACCLKEN
			// wire CELL62.OUT_Q1                  SERDES.Q1EA1_CORXLASTBYTEVLD
			// wire CELL62.OUT_Q2                  SERDES.Q1EA3_GOTXMACDATA5
			// wire CELL62.OUT_Q3                  SERDES.Q1EA2_KOGBITEN
			// wire CELL62.OUT_Q4                  SERDES.Q1EA0_KOGBITEN
			// wire CELL62.OUT_Q5                  SERDES.Q1EA3_COTXSTATVEC1
			// wire CELL62.OUT_Q6                  SERDES.Q1EA3_COTXSTATVEC4
			// wire CELL62.OUT_Q7                  SERDES.Q1EA3_KOGBITEN
			// wire CELL63.IMUX_A0                 SERDES.Q1EA1_CITXPAUSREQ
			// wire CELL63.IMUX_A1                 SERDES.Q1EA0_CITXPAUSREQ
			// wire CELL63.IMUX_A2                 SERDES.Q1EA1_CITXFIFOCTRL
			// wire CELL63.IMUX_A3                 SERDES.Q1EA0_CITXPAUSTIM13
			// wire CELL63.IMUX_A4                 SERDES.Q1EA0_CITXPAUSTIM5
			// wire CELL63.IMUX_A5                 SERDES.Q1EA0_CITXPAUSTIM15
			// wire CELL63.IMUX_B0                 SERDES.Q1EA1_CITXPAUSTIM13
			// wire CELL63.IMUX_B1                 SERDES.Q1EA1_CITXPAUSTIM10
			// wire CELL63.IMUX_B2                 SERDES.Q1EA2_CITXDATA2
			// wire CELL63.IMUX_B3                 SERDES.Q1EA2_CITXDATA0
			// wire CELL63.IMUX_B4                 SERDES.Q1EA2_CITXDATA3
			// wire CELL63.IMUX_B5                 SERDES.Q1EA0_CITXPAUSTIM2
			// wire CELL63.IMUX_C0                 SERDES.Q1EA1_CITXPAUSTIM15
			// wire CELL63.IMUX_C1                 SERDES.Q1EA1_CITXPAUSTIM1
			// wire CELL63.IMUX_C2                 SERDES.Q1EA0_CITXEMPTY
			// wire CELL63.IMUX_C3                 SERDES.Q1EA1_CITXPAUSTIM0
			// wire CELL63.IMUX_C4                 SERDES.Q1EA2_CITXDATA1
			// wire CELL63.IMUX_C5                 SERDES.Q1EA2_CITXDATA4
			// wire CELL63.IMUX_D0                 SERDES.Q1EA2_CITXDATA6
			// wire CELL63.IMUX_D1                 SERDES.Q1EA2_CITXDATA8
			// wire CELL63.IMUX_D2                 SERDES.Q1EA1_CITXDATAAVAIL
			// wire CELL63.IMUX_D3                 SERDES.Q1EA1_CITXPAUSTIM7
			// wire CELL63.IMUX_D4                 SERDES.Q1EA1_CITXPAUSTIM2
			// wire CELL63.IMUX_D5                 SERDES.Q1EA1_CITXPAUSTIM12
			// wire CELL63.OUT_F0                  SERDES.Q1EA2_COTXSTATEN
			// wire CELL63.OUT_F1                  SERDES.Q1EA0_CORXEOF
			// wire CELL63.OUT_F2                  SERDES.Q1EA2_COTXDONE
			// wire CELL63.OUT_F3                  SERDES.Q1S_TISCANO0
			// wire CELL63.OUT_F4                  SERDES.Q1EA0_KORXMACCLKEN
			// wire CELL63.OUT_F5                  SERDES.Q1EA2_COTXSTATVEC3
			// wire CELL63.OUT_F6                  SERDES.Q1S_TOMBISTDO8
			// wire CELL63.OUT_F7                  SERDES.Q1EA2_GOTXMACDATA5
			// wire CELL63.OUT_Q0                  SERDES.Q1EA3_GOTXMACDATA7
			// wire CELL63.OUT_Q1                  SERDES.Q1EA0_CORXFIFOFULLERROR
			// wire CELL63.OUT_Q2                  SERDES.Q1EA3_GOTXMACDATA4
			// wire CELL63.OUT_Q3                  SERDES.Q1S_TISCANO14
			// wire CELL63.OUT_Q4                  SERDES.Q1EA3_COTXSTATVEC2
			// wire CELL63.OUT_Q5                  SERDES.Q1EA2_GOTXMACDATA4
			// wire CELL63.OUT_Q6                  SERDES.Q1EA2_COTXSTATVEC6
			// wire CELL63.OUT_Q7                  SERDES.Q1EA0_CORXERROR
			// wire CELL64.IMUX_A0                 SERDES.Q1EA1_GISYNCCRS
			// wire CELL64.IMUX_A1                 SERDES.Q1EA0_GISYNCCRS
			// wire CELL64.IMUX_A2                 SERDES.Q1EA3_CITXDATAAVAIL
			// wire CELL64.IMUX_A3                 SERDES.Q1EA3_CITXEMPTY
			// wire CELL64.IMUX_A4                 SERDES.Q1EA3_CITXPAUSREQ
			// wire CELL64.IMUX_A5                 SERDES.Q1EA3_CITXPAUSTIM13
			// wire CELL64.IMUX_B0                 SERDES.Q1EA0_CITXPAUSTIM0
			// wire CELL64.IMUX_B1                 SERDES.Q1EA0_CITXPAUSTIM14
			// wire CELL64.IMUX_B2                 SERDES.Q1EA1_CIRXFULL
			// wire CELL64.IMUX_B3                 SERDES.Q1EA0_CITXFIFOCTRL
			// wire CELL64.IMUX_B4                 SERDES.Q1EA0_GISYNCCOL
			// wire CELL64.IMUX_B5                 SERDES.Q1EA1_GISYNCCOL
			// wire CELL64.IMUX_C0                 SERDES.Q1EA0_CITXPAUSTIM10
			// wire CELL64.IMUX_C1                 SERDES.Q1EA0_CITXPAUSTIM4
			// wire CELL64.IMUX_C2                 SERDES.Q1EA0_CITXPAUSTIM8
			// wire CELL64.IMUX_C3                 SERDES.Q1EA0_CITXFORCEERR
			// wire CELL64.IMUX_C4                 SERDES.Q1EA0_CITXPAUSTIM11
			// wire CELL64.IMUX_C5                 SERDES.Q1EA0_CITXPAUSTIM12
			// wire CELL64.IMUX_D0                 SERDES.Q1EA1_CITXFORCEERR
			// wire CELL64.IMUX_D1                 SERDES.Q1EA0_CITXPAUSTIM3
			// wire CELL64.IMUX_D2                 SERDES.Q1EA0_CITXPAUSTIM6
			// wire CELL64.IMUX_D3                 SERDES.Q1EA0_CITXPAUSTIM1
			// wire CELL64.IMUX_D4                 SERDES.Q1EA0_CITXPAUSTIM7
			// wire CELL64.IMUX_D5                 SERDES.Q1EA0_CITXPAUSTIM9
			// wire CELL64.OUT_F0                  SERDES.Q1EA2_COTXSTATVEC0
			// wire CELL64.OUT_F1                  SERDES.Q1EA2_GOTXMACDATA6
			// wire CELL64.OUT_F2                  SERDES.Q1EA2_COTXSTATVEC7
			// wire CELL64.OUT_F3                  SERDES.Q1S_TOMBISTDO6
			// wire CELL64.OUT_F4                  SERDES.Q1S_TOMBISTDO9
			// wire CELL64.OUT_F5                  SERDES.Q1EA2_COTXSTATVEC5
			// wire CELL64.OUT_Q0                  SERDES.Q1EA0_CORXSTATEN
			// wire CELL64.OUT_Q1                  SERDES.Q1S_TOMBISTDO7
			// wire CELL64.OUT_Q2                  SERDES.Q1EA2_COTXSTATVEC4
			// wire CELL64.OUT_Q3                  SERDES.Q1EA2_COTXSTATVEC2
			// wire CELL64.OUT_Q4                  SERDES.Q1EA0_CORXDATA14
			// wire CELL64.OUT_Q5                  SERDES.Q1EA2_COTXSTATVEC1
			// wire CELL65.IMUX_A2                 SERDES.Q1EA3_CITXFIFOCTRL
			// wire CELL65.IMUX_A3                 SERDES.Q1EA2_CITXPAUSREQ
			// wire CELL65.IMUX_A4                 SERDES.Q1EA1_KITXMACCLKENEXT
			// wire CELL65.IMUX_A5                 SERDES.Q1EA0_CIRXFULL
			// wire CELL65.IMUX_A6                 SERDES.Q1EA3_GISYNCCOL
			// wire CELL65.IMUX_A7                 SERDES.Q1EA3_GISYNCCRS
			// wire CELL65.IMUX_B2                 SERDES.Q1EA3_CITXPAUSTIM15
			// wire CELL65.IMUX_B3                 SERDES.Q1EA3_CITXPAUSTIM11
			// wire CELL65.IMUX_B4                 SERDES.Q1EA3_CITXPAUSTIM1
			// wire CELL65.IMUX_B5                 SERDES.Q1EA3_CITXPAUSTIM3
			// wire CELL65.IMUX_B6                 SERDES.Q1EA3_CITXPAUSTIM0
			// wire CELL65.IMUX_B7                 SERDES.Q1EA2_CITXEMPTY
			// wire CELL65.IMUX_C2                 SERDES.Q1EA3_CITXPAUSTIM9
			// wire CELL65.IMUX_C3                 SERDES.Q1EA3_CITXPAUSTIM7
			// wire CELL65.IMUX_C4                 SERDES.Q1EA3_CITXPAUSTIM2
			// wire CELL65.IMUX_C5                 SERDES.Q1EA3_CITXPAUSTIM8
			// wire CELL65.IMUX_C6                 SERDES.Q1EA3_CITXPAUSTIM14
			// wire CELL65.IMUX_C7                 SERDES.Q1EA3_CITXFORCEERR
			// wire CELL65.IMUX_D2                 SERDES.Q1EA3_CITXPAUSTIM6
			// wire CELL65.IMUX_D3                 SERDES.Q1EA3_CITXPAUSTIM12
			// wire CELL65.IMUX_D4                 SERDES.Q1EA3_CITXPAUSTIM5
			// wire CELL65.IMUX_D5                 SERDES.Q1EA3_CITXPAUSTIM4
			// wire CELL65.IMUX_D6                 SERDES.Q1EA3_CITXPAUSTIM10
			// wire CELL65.IMUX_D7                 SERDES.Q1EA0_KITXMACCLKENEXT
			// wire CELL65.OUT_F0                  SERDES.Q1EA0_CORXDATA9
			// wire CELL65.OUT_F1                  SERDES.Q1EA0_CORXDATA8
			// wire CELL65.OUT_F2                  SERDES.Q1S_TOMBISTDO12
			// wire CELL65.OUT_F3                  SERDES.Q1S_TOMBISTDO13
			// wire CELL65.OUT_F4                  SERDES.Q1EA0_CORXDATA3
			// wire CELL65.OUT_F5                  SERDES.Q1EA0_CORXDATA0
			// wire CELL65.OUT_F6                  SERDES.Q1EA0_CORXDATA2
			// wire CELL65.OUT_F7                  SERDES.Q1EA0_CORXDATA4
			// wire CELL65.OUT_Q0                  SERDES.Q1EA0_CORXDATA13
			// wire CELL65.OUT_Q1                  SERDES.Q1EA0_CORXDATA10
			// wire CELL65.OUT_Q2                  SERDES.Q1EA0_CORXDATA15
			// wire CELL65.OUT_Q3                  SERDES.Q1EA0_CORXDATA11
			// wire CELL65.OUT_Q4                  SERDES.Q1S_TOMBISTDO11
			// wire CELL65.OUT_Q5                  SERDES.Q1S_TOMBISTDO10
			// wire CELL65.OUT_Q6                  SERDES.Q1S_TOMBISTDO5
			// wire CELL65.OUT_Q7                  SERDES.Q1EA0_CORXDATA12
			// wire CELL66.IMUX_A2                 SERDES.Q1EA0_CIRXIGNOREPKT
			// wire CELL66.IMUX_A3                 SERDES.Q1EA0_GISYNCRXD0
			// wire CELL66.IMUX_A4                 SERDES.Q1EA0_GINONPADRXDV
			// wire CELL66.IMUX_A5                 SERDES.Q1EA3_KIRXMACCLKENEXT
			// wire CELL66.IMUX_A6                 SERDES.Q1EA0_GISYNCRXDV
			// wire CELL66.IMUX_A7                 SERDES.Q1EA2_CITXPAUSTIM0
			// wire CELL66.IMUX_B2                 SERDES.Q1EA3_KITXGMIILPBK
			// wire CELL66.IMUX_B3                 SERDES.Q1EA2_CITXFORCEERR
			// wire CELL66.IMUX_B4                 SERDES.Q1EA0_GISYNCRXER
			// wire CELL66.IMUX_B5                 SERDES.Q1EA0_GISYNCRXD3
			// wire CELL66.IMUX_B6                 SERDES.Q1EA0_GISYNCRXD7
			// wire CELL66.IMUX_B7                 SERDES.Q1EA2_CITXFIFOCTRL
			// wire CELL66.IMUX_C2                 SERDES.Q1EA0_GISYNCRXD4
			// wire CELL66.IMUX_C3                 SERDES.Q1EA0_GIIPGSHRINK
			// wire CELL66.IMUX_C4                 SERDES.Q1EA0_GISYNCNIBDRIB
			// wire CELL66.IMUX_C5                 SERDES.Q1EA0_GISYNCRXD6
			// wire CELL66.IMUX_C6                 SERDES.Q1EA0_GISYNCRXD2
			// wire CELL66.IMUX_C7                 SERDES.Q1EA0_GISYNCRXD5
			// wire CELL66.IMUX_D2                 SERDES.Q1EA3_KITXMACCLKENEXT
			// wire CELL66.IMUX_D3                 SERDES.Q1EA1_KITXGMIILPBK
			// wire CELL66.IMUX_D4                 SERDES.Q1EA0_KITXGMIILPBK
			// wire CELL66.IMUX_D5                 SERDES.Q1EA0_KIRXMACCLKENEXT
			// wire CELL66.IMUX_D6                 SERDES.Q1EA1_KIRXMACCLKENEXT
			// wire CELL66.IMUX_D7                 SERDES.Q1EA0_GISYNCRXD1
			// wire CELL66.OUT_F0                  SERDES.Q1EA0_CORXSTATVEC2
			// wire CELL66.OUT_F1                  SERDES.Q1EA0_CORXSTATVEC3
			// wire CELL66.OUT_F2                  SERDES.Q1EA0_CORXSTATVEC4
			// wire CELL66.OUT_F3                  SERDES.Q1EA0_CORXSTATVEC5
			// wire CELL66.OUT_F4                  SERDES.Q1EA0_CORXSTATVEC6
			// wire CELL66.OUT_F5                  SERDES.Q1S_TOMBISTDO16
			// wire CELL66.OUT_F6                  SERDES.Q1EA0_CORXSTATVEC7
			// wire CELL66.OUT_F7                  SERDES.Q1S_TOMBISTDO3
			// wire CELL66.OUT_Q0                  SERDES.Q1S_TOMBISTDO4
			// wire CELL66.OUT_Q1                  SERDES.Q1EA0_CORXDATA6
			// wire CELL66.OUT_Q2                  SERDES.Q1EA0_CORXDATA1
			// wire CELL66.OUT_Q3                  SERDES.Q1S_TOMBISTDO14
			// wire CELL66.OUT_Q4                  SERDES.Q1EA0_CORXDATA7
			// wire CELL66.OUT_Q5                  SERDES.Q1S_TOMBISTDO15
			// wire CELL66.OUT_Q6                  SERDES.Q1EA0_CORXDATA5
			// wire CELL66.OUT_Q7                  SERDES.Q1EA0_CORXSTATVEC1
			// wire CELL67.IMUX_A2                 SERDES.Q1EA2_KITXGMIILPBK
			// wire CELL67.IMUX_A3                 SERDES.Q1EA3_GISYNCRXD3
			// wire CELL67.IMUX_A4                 SERDES.Q1EA3_GISYNCRXD5
			// wire CELL67.IMUX_A5                 SERDES.Q1EA2_KIRXMACCLKENEXT
			// wire CELL67.IMUX_A6                 SERDES.Q1EA3_CIRXFULL
			// wire CELL67.IMUX_A7                 SERDES.Q1EA3_GISYNCRXD7
			// wire CELL67.IMUX_B2                 SERDES.Q1EA2_CITXPAUSTIM6
			// wire CELL67.IMUX_B3                 SERDES.Q1EA2_CITXPAUSTIM4
			// wire CELL67.IMUX_B4                 SERDES.Q1EA2_CITXPAUSTIM14
			// wire CELL67.IMUX_B5                 SERDES.Q1EA2_GISYNCCRS
			// wire CELL67.IMUX_B6                 SERDES.Q1EA2_GISYNCCOL
			// wire CELL67.IMUX_B7                 SERDES.Q1EA2_KITXMACCLKENEXT
			// wire CELL67.IMUX_C2                 SERDES.Q1EA2_CITXPAUSTIM12
			// wire CELL67.IMUX_C3                 SERDES.Q1EA2_CITXPAUSTIM9
			// wire CELL67.IMUX_C4                 SERDES.Q1EA2_CITXPAUSTIM10
			// wire CELL67.IMUX_C5                 SERDES.Q1EA2_CITXPAUSTIM5
			// wire CELL67.IMUX_C6                 SERDES.Q1EA2_CITXPAUSTIM2
			// wire CELL67.IMUX_C7                 SERDES.Q1EA2_CITXPAUSTIM13
			// wire CELL67.IMUX_D2                 SERDES.Q1EA2_CITXPAUSTIM1
			// wire CELL67.IMUX_D3                 SERDES.Q1EA2_CITXPAUSTIM8
			// wire CELL67.IMUX_D4                 SERDES.Q1EA2_CITXPAUSTIM3
			// wire CELL67.IMUX_D5                 SERDES.Q1EA2_CITXPAUSTIM15
			// wire CELL67.IMUX_D6                 SERDES.Q1EA2_CITXPAUSTIM7
			// wire CELL67.IMUX_D7                 SERDES.Q1EA2_CITXPAUSTIM11
			// wire CELL67.OUT_F0                  SERDES.Q1S_TOMBISTDO22
			// wire CELL67.OUT_F1                  SERDES.Q1S_TOMBISTDO21
			// wire CELL67.OUT_F2                  SERDES.Q1S_TOMBISTDO23
			// wire CELL67.OUT_F3                  SERDES.Q1EA3_CORXWRITE
			// wire CELL67.OUT_F4                  SERDES.Q1EA3_CORXFIFOFULLERROR
			// wire CELL67.OUT_F5                  SERDES.Q1S_TOMBISTDO24
			// wire CELL67.OUT_F6                  SERDES.Q1EA3_CORXEOF
			// wire CELL67.OUT_F7                  SERDES.Q1EA3_CORXSTATEN
			// wire CELL67.OUT_Q0                  SERDES.Q1S_TOMBISTDO17
			// wire CELL67.OUT_Q1                  SERDES.Q1S_TOMBISTDO18
			// wire CELL67.OUT_Q2                  SERDES.Q1S_TISCANO5
			// wire CELL67.OUT_Q3                  SERDES.Q1EA2_GODISCARDFCS
			// wire CELL67.OUT_Q4                  SERDES.Q1S_TOMBISTDO20
			// wire CELL67.OUT_Q5                  SERDES.Q1S_TOMBISTDO19
			// wire CELL67.OUT_Q6                  SERDES.Q1S_TOMBISTDO2
			// wire CELL67.OUT_Q7                  SERDES.Q1EA0_CORXSTATVEC0
			// wire CELL68.IMUX_A2                 SERDES.Q1EA2_GISYNCRXD4
			// wire CELL68.IMUX_A3                 SERDES.Q1EA2_GISYNCRXD2
			// wire CELL68.IMUX_A4                 SERDES.Q1EA2_GISYNCRXD3
			// wire CELL68.IMUX_A5                 SERDES.Q1EA1_GIIPGSHRINK
			// wire CELL68.IMUX_A6                 SERDES.Q1EA1_GISYNCRXDV
			// wire CELL68.IMUX_A7                 SERDES.Q1S_TIMBISTSDI6
			// wire CELL68.IMUX_B2                 SERDES.Q1EA1_GISYNCRXD3
			// wire CELL68.IMUX_B3                 SERDES.Q1EA1_GISYNCNIBDRIB
			// wire CELL68.IMUX_B4                 SERDES.Q1EA2_GIIPGSHRINK
			// wire CELL68.IMUX_B5                 SERDES.Q1EA2_GISYNCRXD6
			// wire CELL68.IMUX_B6                 SERDES.Q1EA2_GISYNCRXD7
			// wire CELL68.IMUX_B7                 SERDES.Q1EA2_GISYNCRXD5
			// wire CELL68.IMUX_C2                 SERDES.Q1EA3_CIRXIGNOREPKT
			// wire CELL68.IMUX_C3                 SERDES.Q1EA3_GISYNCRXER
			// wire CELL68.IMUX_C4                 SERDES.Q1EA3_GISYNCRXDV
			// wire CELL68.IMUX_C5                 SERDES.Q1EA3_GISYNCNIBDRIB
			// wire CELL68.IMUX_C6                 SERDES.Q1EA3_GINONPADRXDV
			// wire CELL68.IMUX_C7                 SERDES.Q1EA3_GISYNCRXD0
			// wire CELL68.IMUX_D2                 SERDES.Q1EA3_GISYNCRXD6
			// wire CELL68.IMUX_D3                 SERDES.Q1EA3_GISYNCRXD4
			// wire CELL68.IMUX_D4                 SERDES.Q1EA3_GISYNCRXD2
			// wire CELL68.IMUX_D5                 SERDES.Q1EA3_GIIPGSHRINK
			// wire CELL68.IMUX_D6                 SERDES.Q1EA3_GISYNCRXD1
			// wire CELL68.IMUX_D7                 SERDES.Q1EA2_CIRXFULL
			// wire CELL68.OUT_F0                  SERDES.Q1EA3_CORXDATA0
			// wire CELL68.OUT_F1                  SERDES.Q1EA3_CORXSTATVEC3
			// wire CELL68.OUT_F2                  SERDES.Q1EA3_CORXDATA2
			// wire CELL68.OUT_F3                  SERDES.Q1S_TOMBISTDO1
			// wire CELL68.OUT_F4                  SERDES.Q1EA3_CORXDATA6
			// wire CELL68.OUT_F5                  SERDES.Q1EA3_CORXDATA15
			// wire CELL68.OUT_F6                  SERDES.Q1EA3_CORXDATA7
			// wire CELL68.OUT_F7                  SERDES.Q1EA3_CORXDATA9
			// wire CELL68.OUT_Q0                  SERDES.Q1EA3_CORXERROR
			// wire CELL68.OUT_Q1                  SERDES.Q1EA3_CORXDATA1
			// wire CELL68.OUT_Q2                  SERDES.Q1EA3_CORXDATA4
			// wire CELL68.OUT_Q3                  SERDES.Q1EA1_CORXSTATEN
			// wire CELL68.OUT_Q4                  SERDES.Q1S_TOMBISTDO25
			// wire CELL68.OUT_Q5                  SERDES.Q1EA3_CORXSTATVEC7
			// wire CELL68.OUT_Q6                  SERDES.Q1EA3_CORXDATA3
			// wire CELL68.OUT_Q7                  SERDES.Q1EA3_CORXDATA5
			// wire CELL69.IMUX_A2                 SERDES.Q1EA1_GISYNCRXER
			// wire CELL69.IMUX_A3                 SERDES.Q1S_TIMBISTSDI2
			// wire CELL69.IMUX_A4                 SERDES.Q1EA2_GISYNCRXDV
			// wire CELL69.IMUX_A5                 SERDES.Q1S_TIMBISTSDI1
			// wire CELL69.IMUX_A6                 SERDES.Q1S_TIMBISTSDI8
			// wire CELL69.IMUX_A7                 SERDES.Q1S_TIMBISTSDI9
			// wire CELL69.IMUX_B2                 SERDES.Q1S_TIMBISTSDI4
			// wire CELL69.IMUX_B3                 SERDES.Q1EA1_GISYNCRXD6
			// wire CELL69.IMUX_B4                 SERDES.Q1EA1_GISYNCRXD5
			// wire CELL69.IMUX_B5                 SERDES.Q1S_TIMBISTSDI3
			// wire CELL69.IMUX_B6                 SERDES.Q1EA2_GISYNCRXER
			// wire CELL69.IMUX_B7                 SERDES.Q1EA2_GISYNCRXD1
			// wire CELL69.IMUX_C2                 SERDES.Q1EA1_GISYNCRXD7
			// wire CELL69.IMUX_C3                 SERDES.Q1S_TIMBISTSDI7
			// wire CELL69.IMUX_C4                 SERDES.Q1EA1_GISYNCRXD1
			// wire CELL69.IMUX_C5                 SERDES.Q1EA2_GISYNCNIBDRIB
			// wire CELL69.IMUX_C6                 SERDES.Q1EA1_GISYNCRXD4
			// wire CELL69.IMUX_C7                 SERDES.Q1EA2_GISYNCRXD0
			// wire CELL69.IMUX_D2                 SERDES.Q1S_TIMBISTSDI5
			// wire CELL69.IMUX_D3                 SERDES.Q1EA1_GISYNCRXD0
			// wire CELL69.IMUX_D4                 SERDES.Q1EA1_GISYNCRXD2
			// wire CELL69.IMUX_D5                 SERDES.Q1EA1_GINONPADRXDV
			// wire CELL69.IMUX_D6                 SERDES.Q1EA2_CIRXIGNOREPKT
			// wire CELL69.IMUX_D7                 SERDES.Q1EA1_CIRXIGNOREPKT
			// wire CELL69.OUT_F0                  SERDES.Q1EA3_CORXDATA8
			// wire CELL69.OUT_F1                  SERDES.Q1EA1_CORXSTATVEC4
			// wire CELL69.OUT_F2                  SERDES.Q1EA1_CORXSTATVEC3
			// wire CELL69.OUT_F3                  SERDES.Q1EA3_CORXDATA11
			// wire CELL69.OUT_F4                  SERDES.Q1EA3_CORXSTATVEC1
			// wire CELL69.OUT_F5                  SERDES.Q1EA3_CORXDATA13
			// wire CELL69.OUT_F6                  SERDES.Q1EA3_CORXSTATVEC5
			// wire CELL69.OUT_F7                  SERDES.Q1EA3_CORXSTATVEC0
			// wire CELL69.OUT_Q0                  SERDES.Q1EA2_CORXSTATEN
			// wire CELL69.OUT_Q1                  SERDES.Q1EA3_CORXDATA12
			// wire CELL69.OUT_Q2                  SERDES.Q1S_TISCANO11
			// wire CELL69.OUT_Q3                  SERDES.Q1EA3_CORXSTATVEC6
			// wire CELL69.OUT_Q4                  SERDES.Q1EA3_CORXSTATVEC4
			// wire CELL69.OUT_Q5                  SERDES.Q1EA3_CORXDATA14
			// wire CELL69.OUT_Q6                  SERDES.Q1EA3_CORXSTATVEC2
			// wire CELL69.OUT_Q7                  SERDES.Q1EA3_CORXDATA10
			// wire CELL70.IMUX_A2                 SERDES.Q1S_TIMBISTRA5
			// wire CELL70.IMUX_A3                 SERDES.Q1S_TIMBISTSDI12
			// wire CELL70.IMUX_A4                 SERDES.Q1S_TIMBISTWA6
			// wire CELL70.IMUX_A5                 SERDES.Q1S_TIMBISTRA4
			// wire CELL70.IMUX_B2                 SERDES.Q1S_TIMBISTWA5
			// wire CELL70.IMUX_B3                 SERDES.Q1S_TIMBISTWA3
			// wire CELL70.IMUX_B4                 SERDES.Q1S_TIMBISTRA6
			// wire CELL70.IMUX_B5                 SERDES.Q1S_TIMBISTSDI11
			// wire CELL70.IMUX_C2                 SERDES.Q1S_TIMBISTWA1
			// wire CELL70.IMUX_C3                 SERDES.Q1S_TIMBISTWA2
			// wire CELL70.IMUX_C4                 SERDES.Q1S_TIMBISTWA0
			// wire CELL70.IMUX_C5                 SERDES.Q1S_TIMBISTRA7
			// wire CELL70.IMUX_D2                 SERDES.Q1EA2_GINONPADRXDV
			// wire CELL70.IMUX_D3                 SERDES.Q1S_TIMBISTSDI0
			// wire CELL70.IMUX_D4                 SERDES.Q1S_TIMBISTWA4
			// wire CELL70.IMUX_D5                 SERDES.Q1S_TIMBISTSDI10
			// wire CELL70.OUT_F0                  SERDES.Q1EA1_CORXSTATVEC1
			// wire CELL70.OUT_F1                  SERDES.Q1EA2_CORXSTATVEC1
			// wire CELL70.OUT_F2                  SERDES.Q1EA2_CORXEOF
			// wire CELL70.OUT_F3                  SERDES.Q1EA2_CORXERROR
			// wire CELL70.OUT_F4                  SERDES.Q1EA2_CORXFIFOFULLERROR
			// wire CELL70.OUT_F5                  SERDES.Q1EA1_CORXSTATVEC0
			// wire CELL70.OUT_Q0                  SERDES.Q1EA1_CORXSTATVEC5
			// wire CELL70.OUT_Q1                  SERDES.Q1EA2_CORXSTATVEC0
			// wire CELL70.OUT_Q2                  SERDES.Q1EA2_CORXSTATVEC7
			// wire CELL70.OUT_Q3                  SERDES.Q1EA1_CORXSTATVEC2
			// wire CELL70.OUT_Q4                  SERDES.Q1S_TISCANO10
			// wire CELL70.OUT_Q5                  SERDES.Q1EA2_CORXWRITE
			// wire CELL71.IMUX_A2                 SERDES.Q1S_TIMBISTSDI33
			// wire CELL71.IMUX_A3                 SERDES.Q1S_TIMBISTSDI17
			// wire CELL71.IMUX_A4                 SERDES.Q1S_TIMBISTSDI32
			// wire CELL71.IMUX_A5                 SERDES.Q1S_BAUDSUPPORT4
			// wire CELL71.IMUX_A6                 SERDES.Q1S_TIMBISTSDI31
			// wire CELL71.IMUX_A7                 SERDES.Q1S_TIMBISTSDI30
			// wire CELL71.IMUX_B2                 SERDES.Q1S_TIMBISTRE
			// wire CELL71.IMUX_B3                 SERDES.Q1S_TIMBISTWE
			// wire CELL71.IMUX_B4                 SERDES.Q1S_TIMBISTSDI16
			// wire CELL71.IMUX_B5                 SERDES.Q1S_TIMBISTMODE
			// wire CELL71.IMUX_B6                 SERDES.Q1S_TIMBISTSDI35
			// wire CELL71.IMUX_B7                 SERDES.Q1S_TIMBISTSDI34
			// wire CELL71.IMUX_C2                 SERDES.Q1S_TIMBISTBANKSEL2
			// wire CELL71.IMUX_C3                 SERDES.Q1S_TIMBISTRA0
			// wire CELL71.IMUX_C4                 SERDES.Q1S_TIMBISTRA1
			// wire CELL71.IMUX_C5                 SERDES.Q1S_TIMBISTBANKSEL1
			// wire CELL71.IMUX_C6                 SERDES.Q1S_TIMBISTSDI14
			// wire CELL71.IMUX_C7                 SERDES.Q1S_TIMBISTSDI15
			// wire CELL71.IMUX_D2                 SERDES.Q1S_TIMBISTWA7
			// wire CELL71.IMUX_D3                 SERDES.Q1S_TIMBISTRA3
			// wire CELL71.IMUX_D4                 SERDES.Q1S_TIMBISTRA2
			// wire CELL71.IMUX_D5                 SERDES.Q1S_TIMBISTSDI13
			// wire CELL71.IMUX_D6                 SERDES.Q1S_TIMBISTBANKSEL0
			// wire CELL71.IMUX_D7                 SERDES.Q1S_TIMBISTBANKSEL3
			// wire CELL71.OUT_F0                  SERDES.Q1EA1_CORXFIFOFULLERROR
			// wire CELL71.OUT_F1                  SERDES.Q1EA1_CORXDATA2
			// wire CELL71.OUT_F2                  SERDES.Q1EA2_CORXDATA11
			// wire CELL71.OUT_F3                  SERDES.Q1EA2_CORXSTATVEC2
			// wire CELL71.OUT_F4                  SERDES.Q1EA2_CORXDATA3
			// wire CELL71.OUT_F5                  SERDES.Q1EA1_CORXWRITE
			// wire CELL71.OUT_F6                  SERDES.Q1EA1_CORXDATA4
			// wire CELL71.OUT_F7                  SERDES.Q1EA1_CORXDATA7
			// wire CELL71.OUT_Q0                  SERDES.Q1EA1_CORXSTATVEC7
			// wire CELL71.OUT_Q1                  SERDES.Q1EA2_CORXSTATVEC6
			// wire CELL71.OUT_Q2                  SERDES.Q1EA1_CORXSTATVEC6
			// wire CELL71.OUT_Q3                  SERDES.Q1EA2_CORXSTATVEC5
			// wire CELL71.OUT_Q4                  SERDES.Q1EA2_CORXDATA10
			// wire CELL71.OUT_Q5                  SERDES.Q1EA1_CORXDATA3
			// wire CELL71.OUT_Q6                  SERDES.Q1EA1_CORXERROR
			// wire CELL71.OUT_Q7                  SERDES.Q1EA1_CORXDATA8
			// wire CELL72.IMUX_A2                 SERDES.Q1S_TPORTTDI18
			// wire CELL72.IMUX_A3                 SERDES.Q1S_TPORTTDI3
			// wire CELL72.IMUX_A4                 SERDES.Q1S_TPORTTDI10
			// wire CELL72.IMUX_A5                 SERDES.Q1S_TPORTTDI12
			// wire CELL72.IMUX_A6                 SERDES.Q1S_TPORTTDI2
			// wire CELL72.IMUX_A7                 SERDES.Q1S_TPORTTDI4
			// wire CELL72.IMUX_B2                 SERDES.Q1S_RECOVERRSTN
			// wire CELL72.IMUX_B3                 SERDES.Q1S_RXPFORCERETRYN
			// wire CELL72.IMUX_B4                 SERDES.Q1S_TPORTTDI19
			// wire CELL72.IMUX_B5                 SERDES.Q1S_TPORTTDI50
			// wire CELL72.IMUX_B6                 SERDES.Q1S_TPORTTDI20
			// wire CELL72.IMUX_B7                 SERDES.Q1S_MGTA18
			// wire CELL72.IMUX_C2                 SERDES.Q1S_TIMBISTSDI22
			// wire CELL72.IMUX_C3                 SERDES.Q1S_TIMBISTSDI23
			// wire CELL72.IMUX_C4                 SERDES.Q1S_TIMBISTSDI24
			// wire CELL72.IMUX_C5                 SERDES.Q1S_TIMBISTSDI27
			// wire CELL72.IMUX_C6                 SERDES.Q1S_TIMBISTSDI25
			// wire CELL72.IMUX_C7                 SERDES.Q1S_TIMBISTSDI26
			// wire CELL72.IMUX_D2                 SERDES.Q1S_TIMBISTSDI18
			// wire CELL72.IMUX_D3                 SERDES.Q1S_TIMBISTSDI19
			// wire CELL72.IMUX_D4                 SERDES.Q1S_TIMBISTSDI29
			// wire CELL72.IMUX_D5                 SERDES.Q1S_TIMBISTSDI20
			// wire CELL72.IMUX_D6                 SERDES.Q1S_TIMBISTSDI21
			// wire CELL72.IMUX_D7                 SERDES.Q1S_TIMBISTSDI28
			// wire CELL72.OUT_F0                  SERDES.Q1EA2_CORXDATA5
			// wire CELL72.OUT_F1                  SERDES.Q1EA2_CORXSTATVEC3
			// wire CELL72.OUT_F2                  SERDES.Q1EA1_CORXDATA1
			// wire CELL72.OUT_F3                  SERDES.Q1EA2_CORXDATA2
			// wire CELL72.OUT_F4                  SERDES.Q1S_TOMBISTDO26
			// wire CELL72.OUT_F5                  SERDES.Q1EA2_CORXDATA4
			// wire CELL72.OUT_F6                  SERDES.Q1EA2_CORXDATA1
			// wire CELL72.OUT_F7                  SERDES.Q1EA1_CORXDATA12
			// wire CELL72.OUT_Q0                  SERDES.Q1EA1_CORXDATA6
			// wire CELL72.OUT_Q1                  SERDES.Q1EA1_CORXDATA9
			// wire CELL72.OUT_Q2                  SERDES.Q1EA1_CORXEOF
			// wire CELL72.OUT_Q3                  SERDES.Q1EA1_CORXDATA0
			// wire CELL72.OUT_Q4                  SERDES.Q1EA2_CORXDATA6
			// wire CELL72.OUT_Q5                  SERDES.Q1EA2_CORXSTATVEC4
			// wire CELL72.OUT_Q6                  SERDES.Q1EA1_CORXDATA5
			// wire CELL72.OUT_Q7                  SERDES.Q1EA2_CORXDATA0
			// wire CELL73.IMUX_A4                 SERDES.Q1S_TPORTTDI42
			// wire CELL73.IMUX_A5                 SERDES.Q1S_TPORTTDI36
			// wire CELL73.IMUX_A6                 SERDES.Q1S_TPORTTDI26
			// wire CELL73.IMUX_A7                 SERDES.Q1S_TPORTTDI58
			// wire CELL73.IMUX_B4                 SERDES.Q1S_TPORTTDI24
			// wire CELL73.IMUX_B5                 SERDES.Q1S_TPORTTDI59
			// wire CELL73.IMUX_B6                 SERDES.Q1S_TPORTTDI35
			// wire CELL73.IMUX_B7                 SERDES.Q1S_TPORTTDI27
			// wire CELL73.IMUX_C4                 SERDES.Q1S_TPORTTDI52
			// wire CELL73.IMUX_C5                 SERDES.Q1S_TPORTTDI28
			// wire CELL73.IMUX_C6                 SERDES.Q1S_TPORTTDI43
			// wire CELL73.IMUX_C7                 SERDES.Q1S_TPORTTDI49
			// wire CELL73.IMUX_D4                 SERDES.Q1S_TPORTTDI0
			// wire CELL73.IMUX_D5                 SERDES.Q1S_TPORTTDI11
			// wire CELL73.IMUX_D6                 SERDES.Q1S_TPORTTDI16
			// wire CELL73.IMUX_D7                 SERDES.Q1S_TPORTTDI48
			// wire CELL73.OUT_F0                  SERDES.Q1EA2_CORXDATA12
			// wire CELL73.OUT_F1                  SERDES.Q1EA2_CORXDATA8
			// wire CELL73.OUT_F4                  SERDES.Q1EA1_CORXDATA13
			// wire CELL73.OUT_F5                  SERDES.Q1EA2_CORXDATA15
			// wire CELL73.OUT_F6                  SERDES.Q1EA2_CORXDATA14
			// wire CELL73.OUT_F7                  SERDES.Q1EA1_CORXDATA14
			// wire CELL73.OUT_Q0                  SERDES.Q1EA2_CORXDATA7
			// wire CELL73.OUT_Q1                  SERDES.Q1EA1_CORXDATA15
			// wire CELL73.OUT_Q4                  SERDES.Q1S_TOMBISTDO35
			// wire CELL73.OUT_Q5                  SERDES.Q1EA1_CORXDATA11
			// wire CELL73.OUT_Q6                  SERDES.Q1EA2_CORXDATA9
			// wire CELL73.OUT_Q7                  SERDES.Q1EA1_CORXDATA10
			// wire CELL74.IMUX_A2                 SERDES.Q1S_TPORTTDI45
			// wire CELL74.IMUX_A3                 SERDES.Q1S_TPORTTDI21
			// wire CELL74.IMUX_A4                 SERDES.Q1S_TPORTTDI30
			// wire CELL74.IMUX_A5                 SERDES.Q1S_TPORTTDI5
			// wire CELL74.IMUX_A6                 SERDES.Q1S_TPORTTDI33
			// wire CELL74.IMUX_A7                 SERDES.Q1S_TPORTTDI23
			// wire CELL74.IMUX_B2                 SERDES.Q1S_TPORTTDI46
			// wire CELL74.IMUX_B3                 SERDES.Q1S_TPORTTDI47
			// wire CELL74.IMUX_B4                 SERDES.Q1S_TPORTTDI17
			// wire CELL74.IMUX_B5                 SERDES.Q1S_TPORTTDI1
			// wire CELL74.IMUX_B6                 SERDES.Q1S_TPORTTDI25
			// wire CELL74.IMUX_B7                 SERDES.Q1S_TPORTTDI62
			// wire CELL74.IMUX_C2                 SERDES.Q1S_TPORTTDI55
			// wire CELL74.IMUX_C3                 SERDES.Q1S_TPORTTDI60
			// wire CELL74.IMUX_C4                 SERDES.Q1S_TPORTTDI29
			// wire CELL74.IMUX_C5                 SERDES.Q1S_TPORTTDI54
			// wire CELL74.IMUX_C6                 SERDES.Q1S_TPORTTDI61
			// wire CELL74.IMUX_C7                 SERDES.Q1S_TPORTTDI57
			// wire CELL74.IMUX_D2                 SERDES.Q1S_TPORTTDI51
			// wire CELL74.IMUX_D3                 SERDES.Q1S_TPORTTDI40
			// wire CELL74.IMUX_D4                 SERDES.Q1S_TPORTTDI56
			// wire CELL74.IMUX_D5                 SERDES.Q1S_TPORTTDI8
			// wire CELL74.IMUX_D6                 SERDES.Q1S_TPORTTDI34
			// wire CELL74.IMUX_D7                 SERDES.Q1S_TPORTTDI44
			// wire CELL74.IMUX_CLK0_DELAY         SERDES.Q1EA0_KITXMACCLK
			// wire CELL74.OUT_F0                  SERDES.Q1S_TOMBISTDO29
			// wire CELL74.OUT_F1                  SERDES.Q1S_TISCANO15
			// wire CELL74.OUT_F2                  SERDES.Q1S_TISCANO19
			// wire CELL74.OUT_F3                  SERDES.Q1S_TOMBISTDO0
			// wire CELL74.OUT_F4                  SERDES.Q1S_STATUS11
			// wire CELL74.OUT_F5                  SERDES.Q1S_OLLMMGTDI16
			// wire CELL74.OUT_F6                  SERDES.Q1S_OLLMMGTDI29
			// wire CELL74.OUT_F7                  SERDES.Q1S_OLLMMGTDI21
			// wire CELL74.OUT_Q0                  SERDES.Q1EA2_CORXDATA13
			// wire CELL74.OUT_Q1                  SERDES.Q1S_TOMBISTDO27
			// wire CELL74.OUT_Q2                  SERDES.Q1S_TOMBISTDO34
			// wire CELL74.OUT_Q3                  SERDES.Q1S_TOMBISTDO28
			// wire CELL74.OUT_Q4                  SERDES.Q1S_TOMBISTDO33
			// wire CELL74.OUT_Q5                  SERDES.Q1S_TOMBISTDO32
			// wire CELL74.OUT_Q6                  SERDES.Q1S_TOMBISTDO30
			// wire CELL74.OUT_Q7                  SERDES.Q1S_TOMBISTDO31
			// wire CELL75.IMUX_A2                 SERDES.Q1S_TPORTCHARISK1
			// wire CELL75.IMUX_A3                 SERDES.Q1S_TPORTCHARISK2
			// wire CELL75.IMUX_A4                 SERDES.Q1S_MGTA15
			// wire CELL75.IMUX_A5                 SERDES.Q1S_MGTA12
			// wire CELL75.IMUX_A6                 SERDES.Q1S_MGTA10
			// wire CELL75.IMUX_A7                 SERDES.Q1S_MGTA8
			// wire CELL75.IMUX_B2                 SERDES.Q1S_TPORTTDI31
			// wire CELL75.IMUX_B3                 SERDES.Q1S_MGTA14
			// wire CELL75.IMUX_B4                 SERDES.Q1S_MGTA17
			// wire CELL75.IMUX_B5                 SERDES.Q1S_TPORTTDI53
			// wire CELL75.IMUX_B6                 SERDES.Q1S_TPORTCHARISK4
			// wire CELL75.IMUX_B7                 SERDES.Q1S_TPORTTDI15
			// wire CELL75.IMUX_C2                 SERDES.Q1S_TPORTTDI13
			// wire CELL75.IMUX_C3                 SERDES.Q1S_TPORTTDI63
			// wire CELL75.IMUX_C4                 SERDES.Q1S_TPORTTDI39
			// wire CELL75.IMUX_C5                 SERDES.Q1S_TPORTTDI22
			// wire CELL75.IMUX_C6                 SERDES.Q1S_TPORTTDI38
			// wire CELL75.IMUX_C7                 SERDES.Q1S_TPORTTDI9
			// wire CELL75.IMUX_D2                 SERDES.Q1S_TPORTTDI14
			// wire CELL75.IMUX_D3                 SERDES.Q1S_TPORTTDI6
			// wire CELL75.IMUX_D4                 SERDES.Q1S_TPORTTDI37
			// wire CELL75.IMUX_D5                 SERDES.Q1S_TPORTTDI41
			// wire CELL75.IMUX_D6                 SERDES.Q1S_TPORTTDI32
			// wire CELL75.IMUX_D7                 SERDES.Q1S_TPORTTDI7
			// wire CELL75.IMUX_CLK0_DELAY         SERDES.Q1EA3_KITXMACCLK
			// wire CELL75.IMUX_CLK1_DELAY         SERDES.Q1EA0_KIRXTXFECLK
			// wire CELL75.OUT_F0                  SERDES.Q1S_OLLMMGTDI23
			// wire CELL75.OUT_F1                  SERDES.Q1S_OLLMMGTINTN
			// wire CELL75.OUT_F2                  SERDES.Q1S_OLLMMGTDI7
			// wire CELL75.OUT_F3                  SERDES.Q1S_OLLMMGTDI15
			// wire CELL75.OUT_F4                  SERDES.Q1S_OLLMMGTDI30
			// wire CELL75.OUT_F5                  SERDES.Q1S_OLLMMGTDI25
			// wire CELL75.OUT_F6                  SERDES.Q1S_OLLMMGTDI24
			// wire CELL75.OUT_F7                  SERDES.Q1S_OLLMMGTDI20
			// wire CELL75.OUT_Q0                  SERDES.Q1S_OLLMMGTDI13
			// wire CELL75.OUT_Q1                  SERDES.Q1S_OLLMMGTDI5
			// wire CELL75.OUT_Q2                  SERDES.Q1S_OLLMMGTDI3
			// wire CELL75.OUT_Q3                  SERDES.Q1S_OLLMMGTDI12
			// wire CELL75.OUT_Q4                  SERDES.Q1S_OLLMMGTDI0
			// wire CELL75.OUT_Q5                  SERDES.Q1S_STATUS10
			// wire CELL75.OUT_Q6                  SERDES.Q1S_OLLMMGTDI22
			// wire CELL75.OUT_Q7                  SERDES.Q1S_OLLMMGTDI6
			// wire CELL76.IMUX_A2                 SERDES.Q1S_MGTA21
			// wire CELL76.IMUX_A3                 SERDES.Q1S_MGTA3
			// wire CELL76.IMUX_A4                 SERDES.Q1S_MGTA0
			// wire CELL76.IMUX_A5                 SERDES.Q1S_MGTA2
			// wire CELL76.IMUX_B2                 SERDES.Q1S_TPORTCHARISK5
			// wire CELL76.IMUX_B3                 SERDES.Q1S_TPORTCHARISK7
			// wire CELL76.IMUX_B4                 SERDES.Q1S_MGTA1
			// wire CELL76.IMUX_B5                 SERDES.Q1S_MGTWRN3
			// wire CELL76.IMUX_C2                 SERDES.Q1S_TPORTCHARISK0
			// wire CELL76.IMUX_C3                 SERDES.Q1S_TPORTCHARISK6
			// wire CELL76.IMUX_C4                 SERDES.Q1S_MGTA9
			// wire CELL76.IMUX_C5                 SERDES.Q1S_TPORTCHARISK3
			// wire CELL76.IMUX_D2                 SERDES.Q1S_MGTA11
			// wire CELL76.IMUX_D3                 SERDES.Q1S_MGTA16
			// wire CELL76.IMUX_D4                 SERDES.Q1S_MGTA13
			// wire CELL76.IMUX_D5                 SERDES.Q1S_MGTA7
			// wire CELL76.IMUX_CLK1_DELAY         SERDES.Q1EA3_KIRXTXFECLK
			// wire CELL76.IMUX_CE1                SERDES.Q1S_TISCANI2
			// wire CELL76.IMUX_CE2                SERDES.Q1S_TISCANI0
			// wire CELL76.OUT_F0                  SERDES.Q1S_OLLMMGTDI10
			// wire CELL76.OUT_F1                  SERDES.Q1S_OLLMMGTDI27
			// wire CELL76.OUT_F2                  SERDES.Q1S_OLLMMGTDI31
			// wire CELL76.OUT_F3                  SERDES.Q1S_OLLMMGTDI4
			// wire CELL76.OUT_F4                  SERDES.Q1S_TXLANESILENCECH2
			// wire CELL76.OUT_F5                  SERDES.Q1S_STATUS17
			// wire CELL76.OUT_Q0                  SERDES.Q1S_OLLMMGTDI19
			// wire CELL76.OUT_Q1                  SERDES.Q1S_OLLMMGTDI18
			// wire CELL76.OUT_Q2                  SERDES.Q1S_OLLMMGTDI2
			// wire CELL76.OUT_Q3                  SERDES.Q1S_OLLMMGTDI14
			// wire CELL76.OUT_Q4                  SERDES.Q1S_TXLANESILENCECH1
			// wire CELL76.OUT_Q5                  SERDES.Q1S_TXLANESILENCECH3
			// wire CELL77.IMUX_A2                 SERDES.Q1S_BAUDSUPPORT0
			// wire CELL77.IMUX_A3                 SERDES.Q1S_MGTDI7
			// wire CELL77.IMUX_A4                 SERDES.Q1S_PHYUSTB
			// wire CELL77.IMUX_A5                 SERDES.Q1S_RCVCLKSEL1
			// wire CELL77.IMUX_A6                 SERDES.Q1S_MGTDI15
			// wire CELL77.IMUX_A7                 SERDES.Q1S_MGTDI27
			// wire CELL77.IMUX_B2                 SERDES.Q1S_MGTDI24
			// wire CELL77.IMUX_B3                 SERDES.Q1S_MGTDI25
			// wire CELL77.IMUX_B4                 SERDES.Q1S_MGTDI29
			// wire CELL77.IMUX_B5                 SERDES.Q1S_MGTDI28
			// wire CELL77.IMUX_B6                 SERDES.Q1S_MGTDI31
			// wire CELL77.IMUX_B7                 SERDES.Q1S_MGTDI30
			// wire CELL77.IMUX_C2                 SERDES.Q1S_RCVCLKSEL3
			// wire CELL77.IMUX_C3                 SERDES.Q1S_PHYTINITN
			// wire CELL77.IMUX_C4                 SERDES.Q1S_MGTWRN1
			// wire CELL77.IMUX_C5                 SERDES.Q1S_MGTWRN0
			// wire CELL77.IMUX_C6                 SERDES.Q1S_MGTRDN
			// wire CELL77.IMUX_C7                 SERDES.Q1S_PHYRINITN
			// wire CELL77.IMUX_D2                 SERDES.Q1S_MGTA6
			// wire CELL77.IMUX_D3                 SERDES.Q1S_MGTA20
			// wire CELL77.IMUX_D4                 SERDES.Q1S_MGTA5
			// wire CELL77.IMUX_D5                 SERDES.Q1S_MGTA4
			// wire CELL77.IMUX_D6                 SERDES.Q1S_MGTWRN2
			// wire CELL77.IMUX_D7                 SERDES.Q1S_MGTA19
			// wire CELL77.IMUX_LSR0               SERDES.Q1S_TISCANRSTN
			// wire CELL77.IMUX_LSR1               SERDES.Q1S_TISCANMODE
			// wire CELL77.IMUX_CLK0_DELAY         SERDES.Q1EA1_KIRXTXFECLK
			// wire CELL77.IMUX_CLK1_DELAY         SERDES.Q1EA2_KIRXTXFECLK
			// wire CELL77.IMUX_CE0                SERDES.Q1S_TISCANI9
			// wire CELL77.IMUX_CE1                SERDES.Q1S_TISCANI10
			// wire CELL77.IMUX_CE2                SERDES.Q1S_TISCANI13
			// wire CELL77.IMUX_CE3                SERDES.Q1S_TISCANI6
			// wire CELL77.OUT_F0                  SERDES.Q1S_STATUS20
			// wire CELL77.OUT_F1                  SERDES.Q1S_TISCANO4
			// wire CELL77.OUT_F2                  SERDES.Q1S_TISCANO17
			// wire CELL77.OUT_F3                  SERDES.Q1S_OLLMMGTDI9
			// wire CELL77.OUT_F4                  SERDES.Q1S_LNKMCERXREQN
			// wire CELL77.OUT_F5                  SERDES.Q1S_OLLMMGTDI8
			// wire CELL77.OUT_F6                  SERDES.Q1S_RESPTIMEOUT0
			// wire CELL77.OUT_F7                  SERDES.Q1S_PHYEMEVENTREQN
			// wire CELL77.OUT_Q0                  SERDES.Q1S_OLLMMGTDI26
			// wire CELL77.OUT_Q1                  SERDES.Q1S_OLLMMGTDI28
			// wire CELL77.OUT_Q2                  SERDES.Q1S_OLLMMGTDI1
			// wire CELL77.OUT_Q3                  SERDES.Q1S_TISCANO3
			// wire CELL77.OUT_Q4                  SERDES.Q1S_TXLANESILENCECH0
			// wire CELL77.OUT_Q5                  SERDES.Q1S_OLLMMGTDI17
			// wire CELL77.OUT_Q6                  SERDES.Q1S_OLLMMGTRDYN
			// wire CELL77.OUT_Q7                  SERDES.Q1S_OLLMMGTDI11
			// wire CELL78.IMUX_A2                 SERDES.Q1S_MGTDI14
			// wire CELL78.IMUX_A3                 SERDES.Q1S_OLLMEFPTR10
			// wire CELL78.IMUX_A4                 SERDES.Q1S_ENABLETXFLOWCONTROLN
			// wire CELL78.IMUX_A5                 SERDES.Q1S_OLLMEFPTR15
			// wire CELL78.IMUX_A6                 SERDES.Q1S_MGTDI12
			// wire CELL78.IMUX_A7                 SERDES.Q1S_MGTDI18
			// wire CELL78.IMUX_B2                 SERDES.Q1S_MGTDI22
			// wire CELL78.IMUX_B3                 SERDES.Q1S_MGTDI20
			// wire CELL78.IMUX_B4                 SERDES.Q1S_MGTDI19
			// wire CELL78.IMUX_B5                 SERDES.Q1S_MGTDI11
			// wire CELL78.IMUX_B6                 SERDES.Q1S_OLLMEFPTR7
			// wire CELL78.IMUX_B7                 SERDES.Q1S_OLLMEFPTR6
			// wire CELL78.IMUX_C2                 SERDES.Q1S_MGTDI10
			// wire CELL78.IMUX_C3                 SERDES.Q1S_MGTDI6
			// wire CELL78.IMUX_C4                 SERDES.Q1S_MGTDI4
			// wire CELL78.IMUX_C5                 SERDES.Q1S_MGTDI3
			// wire CELL78.IMUX_C6                 SERDES.Q1S_MGTDI21
			// wire CELL78.IMUX_C7                 SERDES.Q1S_MGTDI23
			// wire CELL78.IMUX_D2                 SERDES.Q1S_BAUDSUPPORT2
			// wire CELL78.IMUX_D3                 SERDES.Q1S_BAUDSUPPORT1
			// wire CELL78.IMUX_D4                 SERDES.Q1S_MGTDI26
			// wire CELL78.IMUX_D5                 SERDES.Q1S_BAUDSUPPORT3
			// wire CELL78.IMUX_D6                 SERDES.Q1S_MGTDI5
			// wire CELL78.IMUX_D7                 SERDES.Q1S_OLLMEFPTR0
			// wire CELL78.IMUX_LSR0               SERDES.Q1EA3_KIRSTN
			// wire CELL78.IMUX_LSR1               SERDES.Q1EA0_KIRSTN
			// wire CELL78.IMUX_CLK0_DELAY         SERDES.Q1EA2_KITXMACCLK
			// wire CELL78.IMUX_CLK1_DELAY         SERDES.Q1EA1_KITXMACCLK
			// wire CELL78.IMUX_CE0                SERDES.Q1S_TISCANI12
			// wire CELL78.IMUX_CE1                SERDES.Q1S_TISCANI11
			// wire CELL78.IMUX_CE2                SERDES.Q1S_TISCANI3
			// wire CELL78.IMUX_CE3                SERDES.Q1S_TISCANI21
			// wire CELL78.OUT_F0                  SERDES.Q1S_RESPTIMEOUT23
			// wire CELL78.OUT_F1                  SERDES.Q1S_RESPTIMEOUT22
			// wire CELL78.OUT_F2                  SERDES.Q1S_PORTNERRORDETECT27
			// wire CELL78.OUT_F3                  SERDES.Q1S_RESPTIMEOUT17
			// wire CELL78.OUT_F4                  SERDES.Q1S_PORTNERRORDETECT11
			// wire CELL78.OUT_F5                  SERDES.Q1S_RESPTIMEOUT2
			// wire CELL78.OUT_F6                  SERDES.Q1S_RESPTIMEOUT21
			// wire CELL78.OUT_F7                  SERDES.Q1S_PORTNERRORDETECT9
			// wire CELL78.OUT_Q0                  SERDES.Q1S_PORTNERRORDETECT28
			// wire CELL78.OUT_Q1                  SERDES.Q1S_PORTNERRORDETECT10
			// wire CELL78.OUT_Q2                  SERDES.Q1S_PORTNERRORDETECT30
			// wire CELL78.OUT_Q3                  SERDES.Q1S_PORTNERRORDETECT29
			// wire CELL78.OUT_Q4                  SERDES.Q1S_PORTNERRORDETECT26
			// wire CELL78.OUT_Q5                  SERDES.Q1S_OUTPUTUNRECOVERREVENTREQN
			// wire CELL78.OUT_Q6                  SERDES.Q1S_PORTNERRORDETECT31
			// wire CELL78.OUT_Q7                  SERDES.Q1S_RESPTIMEOUT1
			// wire CELL79.IMUX_A2                 SERDES.Q1S_MGTDI9
			// wire CELL79.IMUX_A3                 SERDES.Q1S_OUTPUTUNRECOVERREVENTACKN
			// wire CELL79.IMUX_A4                 SERDES.Q1S_LNKMCERXACKN
			// wire CELL79.IMUX_A5                 SERDES.Q1S_PHYMSTB
			// wire CELL79.IMUX_A6                 SERDES.Q1S_PHYEMEVENTACKN
			// wire CELL79.IMUX_A7                 SERDES.Q1S_LOOPBACK0
			// wire CELL79.IMUX_B2                 SERDES.Q1S_OLLMEFPTR12
			// wire CELL79.IMUX_B3                 SERDES.Q1S_MGTDI2
			// wire CELL79.IMUX_B4                 SERDES.Q1S_MGTDI13
			// wire CELL79.IMUX_B5                 SERDES.Q1S_MGTDI0
			// wire CELL79.IMUX_B6                 SERDES.Q1S_MGTDI1
			// wire CELL79.IMUX_B7                 SERDES.Q1S_MGTDI8
			// wire CELL79.IMUX_C2                 SERDES.Q1S_OLLMEFPTR4
			// wire CELL79.IMUX_C3                 SERDES.Q1S_OLLMEFPTR14
			// wire CELL79.IMUX_C4                 SERDES.Q1S_OLLMEFPTR13
			// wire CELL79.IMUX_C5                 SERDES.Q1S_OLLMEFPTR3
			// wire CELL79.IMUX_C6                 SERDES.Q1S_OLLMEFPTR9
			// wire CELL79.IMUX_C7                 SERDES.Q1S_OLLMEFPTR11
			// wire CELL79.IMUX_D2                 SERDES.Q1S_OLLMEFPTR5
			// wire CELL79.IMUX_D3                 SERDES.Q1S_OLLMEFPTR8
			// wire CELL79.IMUX_D4                 SERDES.Q1S_MGTDI17
			// wire CELL79.IMUX_D5                 SERDES.Q1S_OLLMEFPTR2
			// wire CELL79.IMUX_D6                 SERDES.Q1S_MGTDI16
			// wire CELL79.IMUX_D7                 SERDES.Q1S_OLLMEFPTR1
			// wire CELL79.IMUX_LSR0               SERDES.Q1EA2_KIRSTN
			// wire CELL79.IMUX_LSR1               SERDES.Q1EA1_KIRSTN
			// wire CELL79.IMUX_CLK0_DELAY         SERDES.Q1EA1_KIRXMACCLK
			// wire CELL79.IMUX_CLK1_DELAY         SERDES.Q1EA0_KIRXMACCLK
			// wire CELL79.IMUX_CE0                SERDES.Q1S_TISCANI23
			// wire CELL79.IMUX_CE1                SERDES.Q1S_TISCANI25
			// wire CELL79.IMUX_CE2                SERDES.Q1S_TISCANI28
			// wire CELL79.IMUX_CE3                SERDES.Q1S_TISCANI29
			// wire CELL79.OUT_F0                  SERDES.Q1S_RESPTIMEOUT6
			// wire CELL79.OUT_F1                  SERDES.Q1S_RESPTIMEOUT5
			// wire CELL79.OUT_F2                  SERDES.Q1S_STATUS16
			// wire CELL79.OUT_F3                  SERDES.Q1S_RESPTIMEOUT16
			// wire CELL79.OUT_F4                  SERDES.Q1S_PORTNERRORDETECT13
			// wire CELL79.OUT_F5                  SERDES.Q1S_RESPTIMEOUT4
			// wire CELL79.OUT_F6                  SERDES.Q1S_RESPTIMEOUT8
			// wire CELL79.OUT_F7                  SERDES.Q1S_PORTNERRORDETECT14
			// wire CELL79.OUT_Q0                  SERDES.Q1S_PORTNERRORDETECT12
			// wire CELL79.OUT_Q1                  SERDES.Q1S_RESPTIMEOUT20
			// wire CELL79.OUT_Q2                  SERDES.Q1S_RESPTIMEOUT19
			// wire CELL79.OUT_Q3                  SERDES.Q1S_RESPTIMEOUT18
			// wire CELL79.OUT_Q4                  SERDES.Q1S_SYSRSTON
			// wire CELL79.OUT_Q5                  SERDES.Q1S_RESPTIMEOUT3
			// wire CELL79.OUT_Q6                  SERDES.Q1S_RESPTIMEOUT7
			// wire CELL79.OUT_Q7                  SERDES.Q1S_PORTNERRORDETECT8
			// wire CELL80.IMUX_A2                 SERDES.Q1S_WM11
			// wire CELL80.IMUX_A3                 SERDES.Q1S_WM03
			// wire CELL80.IMUX_A4                 SERDES.Q1S_WM22
			// wire CELL80.IMUX_A5                 SERDES.Q1S_WM21
			// wire CELL80.IMUX_A6                 SERDES.Q1S_GEAR
			// wire CELL80.IMUX_A7                 SERDES.Q1S_TLNKD63
			// wire CELL80.IMUX_B2                 SERDES.Q1S_WM13
			// wire CELL80.IMUX_B3                 SERDES.Q1S_WM10
			// wire CELL80.IMUX_B4                 SERDES.Q1S_WM00
			// wire CELL80.IMUX_B5                 SERDES.Q1S_WM01
			// wire CELL80.IMUX_B6                 SERDES.Q1S_WM12
			// wire CELL80.IMUX_B7                 SERDES.Q1S_WM23
			// wire CELL80.IMUX_C2                 SERDES.Q1S_TXSYNCCTRL0
			// wire CELL80.IMUX_C3                 SERDES.Q1S_RCVCLKSEL0
			// wire CELL80.IMUX_C4                 SERDES.Q1S_RCVCLKSEL2
			// wire CELL80.IMUX_C5                 SERDES.Q1S_TPORTENABLEN
			// wire CELL80.IMUX_C6                 SERDES.Q1S_WM20
			// wire CELL80.IMUX_C7                 SERDES.Q1S_WM02
			// wire CELL80.IMUX_D2                 SERDES.Q1S_RXSYNCCTRL1
			// wire CELL80.IMUX_D3                 SERDES.Q1S_LOOPBACK1
			// wire CELL80.IMUX_D4                 SERDES.Q1S_LOOPBACK2
			// wire CELL80.IMUX_D5                 SERDES.Q1S_RXSYNCCTRL0
			// wire CELL80.IMUX_D6                 SERDES.Q1S_LNKMCETXREQN
			// wire CELL80.IMUX_D7                 SERDES.Q1S_TXSYNCCTRL1
			// wire CELL80.IMUX_LSR0               SERDES.Q1S_TISCANENA
			// wire CELL80.IMUX_LSR1               SERDES.Q1S_PHYRSTN
			// wire CELL80.IMUX_CLK0_DELAY         SERDES.Q1EA2_KIRXMACCLK
			// wire CELL80.IMUX_CLK1_DELAY         SERDES.Q1EA3_KIRXMACCLK
			// wire CELL80.IMUX_CE0                SERDES.Q1S_TISCANI27
			// wire CELL80.IMUX_CE1                SERDES.Q1S_TISCANI26
			// wire CELL80.IMUX_CE2                SERDES.Q1S_TISCANI24
			// wire CELL80.IMUX_CE3                SERDES.Q1S_TISCANI22
			// wire CELL80.OUT_F0                  SERDES.Q1S_STATUS14
			// wire CELL80.OUT_F1                  SERDES.Q1S_FLOWFIFOACKON3
			// wire CELL80.OUT_F2                  SERDES.Q1S_TISCANO6
			// wire CELL80.OUT_F3                  SERDES.Q1S_BUFFDEQACKADVPTRN
			// wire CELL80.OUT_F4                  SERDES.Q1S_FLOWFIFOACKON1
			// wire CELL80.OUT_F5                  SERDES.Q1S_LNKMCETXACKN
			// wire CELL80.OUT_F6                  SERDES.Q1S_TISCANO7
			// wire CELL80.OUT_F7                  SERDES.Q1S_FLOWFIFOACKON2
			// wire CELL80.OUT_Q0                  SERDES.Q1S_RESPTIMEOUT15
			// wire CELL80.OUT_Q1                  SERDES.Q1S_LNKTOUTPUTPORTENABLE
			// wire CELL80.OUT_Q2                  SERDES.Q1S_RESPTIMEOUT9
			// wire CELL80.OUT_Q3                  SERDES.Q1S_RESPTIMEOUT14
			// wire CELL80.OUT_Q4                  SERDES.Q1S_RESPTIMEOUT10
			// wire CELL80.OUT_Q5                  SERDES.Q1S_RESPTIMEOUT13
			// wire CELL80.OUT_Q6                  SERDES.Q1S_RESPTIMEOUT11
			// wire CELL80.OUT_Q7                  SERDES.Q1S_RESPTIMEOUT12
			// wire CELL81.IMUX_A2                 SERDES.Q1S_TLNKD44
			// wire CELL81.IMUX_A3                 SERDES.Q1S_TLNKD43
			// wire CELL81.IMUX_A4                 SERDES.Q1S_TLNKD42
			// wire CELL81.IMUX_A5                 SERDES.Q1S_TLNKD41
			// wire CELL81.IMUX_A6                 SERDES.Q1S_TLNKD40
			// wire CELL81.IMUX_A7                 SERDES.Q1S_TLNKD39
			// wire CELL81.IMUX_B2                 SERDES.Q1S_TLNKD50
			// wire CELL81.IMUX_B3                 SERDES.Q1S_TLNKD49
			// wire CELL81.IMUX_B4                 SERDES.Q1S_TLNKD48
			// wire CELL81.IMUX_B5                 SERDES.Q1S_TLNKD47
			// wire CELL81.IMUX_B6                 SERDES.Q1S_TLNKD46
			// wire CELL81.IMUX_B7                 SERDES.Q1S_TLNKD45
			// wire CELL81.IMUX_C2                 SERDES.Q1S_TLNKD56
			// wire CELL81.IMUX_C3                 SERDES.Q1S_TLNKD55
			// wire CELL81.IMUX_C4                 SERDES.Q1S_TLNKD54
			// wire CELL81.IMUX_C5                 SERDES.Q1S_TLNKD53
			// wire CELL81.IMUX_C6                 SERDES.Q1S_TLNKD52
			// wire CELL81.IMUX_C7                 SERDES.Q1S_TLNKD51
			// wire CELL81.IMUX_D2                 SERDES.Q1S_TLNKD62
			// wire CELL81.IMUX_D3                 SERDES.Q1S_TLNKD61
			// wire CELL81.IMUX_D4                 SERDES.Q1S_TLNKD60
			// wire CELL81.IMUX_D5                 SERDES.Q1S_TLNKD59
			// wire CELL81.IMUX_D6                 SERDES.Q1S_TLNKD58
			// wire CELL81.IMUX_D7                 SERDES.Q1S_TLNKD57
			// wire CELL81.IMUX_LSR0               SERDES.Q1S_SOFTRSTN
			// wire CELL81.IMUX_LSR1               SERDES.Q1S_SYSRSTIN
			// wire CELL81.IMUX_CLK0_DELAY         SERDES.Q1S_PHYCLK
			// wire CELL81.IMUX_CLK1_DELAY         SERDES.Q1S_TISCANCLK
			// wire CELL81.IMUX_CE0                SERDES.Q1S_TISCANI20
			// wire CELL81.IMUX_CE1                SERDES.Q1S_TISCANI14
			// wire CELL81.IMUX_CE2                SERDES.Q1S_TISCANI17
			// wire CELL81.IMUX_CE3                SERDES.Q1S_TISCANI5
			// wire CELL81.OUT_F0                  SERDES.Q1S_TISCANO21
			// wire CELL81.OUT_F1                  SERDES.Q1S_TISCANO22
			// wire CELL81.OUT_F2                  SERDES.Q1S_STATUS6
			// wire CELL81.OUT_F3                  SERDES.Q1S_STATUS8
			// wire CELL81.OUT_F4                  SERDES.Q1S_STATUS3
			// wire CELL81.OUT_F5                  SERDES.Q1S_STATUS12
			// wire CELL81.OUT_F6                  SERDES.Q1S_TISCANO23
			// wire CELL81.OUT_F7                  SERDES.Q1S_TXFLOWCTRLSTATE0
			// wire CELL81.OUT_Q0                  SERDES.Q1S_TXENQUEUEFLOWN2
			// wire CELL81.OUT_Q1                  SERDES.Q1S_TXENQUEUEFLOWN3
			// wire CELL81.OUT_Q2                  SERDES.Q1S_TISCANO8
			// wire CELL81.OUT_Q3                  SERDES.Q1S_FLOWFIFOACKON0
			// wire CELL81.OUT_Q4                  SERDES.Q1S_TXENQUEUEFLOWN1
			// wire CELL81.OUT_Q5                  SERDES.Q1S_MGTCLKRSTN
			// wire CELL81.OUT_Q6                  SERDES.Q1S_TXENQUEUEFLOWN0
			// wire CELL81.OUT_Q7                  SERDES.Q1S_TISCANO20
			// wire CELL82.IMUX_A2                 SERDES.Q1S_TLNKD17
			// wire CELL82.IMUX_A3                 SERDES.Q1S_TLNKD6
			// wire CELL82.IMUX_A4                 SERDES.Q1S_TLNKD32
			// wire CELL82.IMUX_A5                 SERDES.Q1S_TLNKD30
			// wire CELL82.IMUX_A6                 SERDES.Q1S_TLNKD21
			// wire CELL82.IMUX_A7                 SERDES.Q1S_RLNKDSTRDYN
			// wire CELL82.IMUX_B2                 SERDES.Q1S_TLNKD19
			// wire CELL82.IMUX_B3                 SERDES.Q1S_TLNKD31
			// wire CELL82.IMUX_B4                 SERDES.Q1S_TLNKD34
			// wire CELL82.IMUX_B5                 SERDES.Q1S_TLNKD26
			// wire CELL82.IMUX_B6                 SERDES.Q1S_TLNKD33
			// wire CELL82.IMUX_B7                 SERDES.Q1S_TLNKD29
			// wire CELL82.IMUX_C2                 SERDES.Q1S_TLNKD24
			// wire CELL82.IMUX_C3                 SERDES.Q1S_TLNKD23
			// wire CELL82.IMUX_C4                 SERDES.Q1S_TLNKD28
			// wire CELL82.IMUX_C5                 SERDES.Q1S_TLNKD22
			// wire CELL82.IMUX_C6                 SERDES.Q1S_TLNKD14
			// wire CELL82.IMUX_C7                 SERDES.Q1S_TLNKREM2
			// wire CELL82.IMUX_D2                 SERDES.Q1S_TLNKD38
			// wire CELL82.IMUX_D3                 SERDES.Q1S_TLNKD37
			// wire CELL82.IMUX_D4                 SERDES.Q1S_TLNKD36
			// wire CELL82.IMUX_D5                 SERDES.Q1S_TLNKD35
			// wire CELL82.IMUX_D6                 SERDES.Q1S_TLNKD27
			// wire CELL82.IMUX_D7                 SERDES.Q1S_TLNKD25
			// wire CELL82.IMUX_LSR0               SERDES.Q1S_MGTRSTN
			// wire CELL82.IMUX_LSR1               SERDES.Q1S_RIORSTN
			// wire CELL82.IMUX_CLK0_DELAY         SERDES.Q1S_RIOCLK
			// wire CELL82.IMUX_CLK1_DELAY         SERDES.Q1S_MGTCLK
			// wire CELL82.IMUX_CE0                SERDES.Q1S_TISCANI4
			// wire CELL82.IMUX_CE1                SERDES.Q1S_TISCANI8
			// wire CELL82.IMUX_CE2                SERDES.Q1S_TISCANI18
			// wire CELL82.IMUX_CE3                SERDES.Q1S_TISCANI7
			// wire CELL82.OUT_F0                  SERDES.Q1S_STATUS5
			// wire CELL82.OUT_F1                  SERDES.Q1S_STATUS0
			// wire CELL82.OUT_F2                  SERDES.Q1S_STATUS7
			// wire CELL82.OUT_F3                  SERDES.Q1S_STATUS19
			// wire CELL82.OUT_F4                  SERDES.Q1S_TXFLOWCTRLSTATE3
			// wire CELL82.OUT_F5                  SERDES.Q1S_TISCANO27
			// wire CELL82.OUT_F6                  SERDES.Q1S_RXINITN
			// wire CELL82.OUT_F7                  SERDES.Q1S_TXINITN
			// wire CELL82.OUT_Q0                  SERDES.Q1S_STATUS1
			// wire CELL82.OUT_Q1                  SERDES.Q1S_TXFLOWCTRLSTATE1
			// wire CELL82.OUT_Q2                  SERDES.Q1S_STATUS4
			// wire CELL82.OUT_Q3                  SERDES.Q1S_TISCANO24
			// wire CELL82.OUT_Q4                  SERDES.Q1S_STATUS2
			// wire CELL82.OUT_Q5                  SERDES.Q1S_TISCANO25
			// wire CELL82.OUT_Q6                  SERDES.Q1S_TISCANO26
			// wire CELL82.OUT_Q7                  SERDES.Q1S_STATUS18
			// wire CELL83.IMUX_A2                 SERDES.Q1S_TLNKREM1
			// wire CELL83.IMUX_A3                 SERDES.Q1S_TLNKREM0
			// wire CELL83.IMUX_A4                 SERDES.Q1S_TLNKD0
			// wire CELL83.IMUX_A5                 SERDES.Q1S_TLNKD3
			// wire CELL83.IMUX_A6                 SERDES.Q1S_TLNKD4
			// wire CELL83.IMUX_A7                 SERDES.Q1S_TLNKD11
			// wire CELL83.IMUX_B2                 SERDES.Q1S_TLNKD10
			// wire CELL83.IMUX_B3                 SERDES.Q1S_TLNKD9
			// wire CELL83.IMUX_B4                 SERDES.Q1S_TLNKD8
			// wire CELL83.IMUX_B5                 SERDES.Q1S_TLNKD7
			// wire CELL83.IMUX_B6                 SERDES.Q1S_TLNKSRCRDYN
			// wire CELL83.IMUX_B7                 SERDES.Q1S_TLNKD2
			// wire CELL83.IMUX_C2                 SERDES.Q1S_TLNKD20
			// wire CELL83.IMUX_C3                 SERDES.Q1S_TLNKD18
			// wire CELL83.IMUX_C4                 SERDES.Q1S_TLNKSRCDSCN
			// wire CELL83.IMUX_C5                 SERDES.Q1S_TLNKD12
			// wire CELL83.IMUX_C6                 SERDES.Q1S_TLNKD16
			// wire CELL83.IMUX_C7                 SERDES.Q1S_TLNKD1
			// wire CELL83.IMUX_D2                 SERDES.Q1S_TLNKD15
			// wire CELL83.IMUX_D3                 SERDES.Q1S_TLNKD13
			// wire CELL83.IMUX_D4                 SERDES.Q1S_TLNKD5
			// wire CELL83.IMUX_D5                 SERDES.Q1S_TLNKEOFN
			// wire CELL83.IMUX_D6                 SERDES.Q1S_RLNKDSTDSCN
			// wire CELL83.IMUX_D7                 SERDES.Q1S_TLNKSOFN
			// wire CELL83.IMUX_LSR0               SERDES.Q1S_LNKDIV2RSTN
			// wire CELL83.IMUX_LSR1               SERDES.Q1S_LNKRSTN
			// wire CELL83.IMUX_CLK0_DELAY         SERDES.Q1S_LNKCLKDIV2
			// wire CELL83.IMUX_CLK1_DELAY         SERDES.Q1S_LNKCLK
			// wire CELL83.IMUX_CE0                SERDES.Q1S_TISCANI19
			// wire CELL83.IMUX_CE1                SERDES.Q1S_TISCANI16
			// wire CELL83.IMUX_CE2                SERDES.Q1S_TISCANI1
			// wire CELL83.IMUX_CE3                SERDES.Q1S_TISCANI15
			// wire CELL83.OUT_F0                  SERDES.Q1S_STATUS21
			// wire CELL83.OUT_F1                  SERDES.Q1S_PORTNERRORDETECT23
			// wire CELL83.OUT_F2                  SERDES.Q1S_PORTNERRORDETECT24
			// wire CELL83.OUT_F3                  SERDES.Q1S_PORTNERRORDETECT25
			// wire CELL83.OUT_F4                  SERDES.Q1S_PORTNERRORDETECT20
			// wire CELL83.OUT_F5                  SERDES.Q1S_PORTNERRORDETECT21
			// wire CELL83.OUT_F6                  SERDES.Q1S_PORTNERRORDETECT18
			// wire CELL83.OUT_F7                  SERDES.Q1S_PORTNERRORDETECT19
			// wire CELL83.OUT_Q0                  SERDES.Q1S_TXFLOWCTRLSTATE2
			// wire CELL83.OUT_Q1                  SERDES.Q1S_TISCANO28
			// wire CELL83.OUT_Q2                  SERDES.Q1S_MASTERENABLE
			// wire CELL83.OUT_Q3                  SERDES.Q1S_TISCANO18
			// wire CELL83.OUT_Q4                  SERDES.Q1S_STATUS13
			// wire CELL83.OUT_Q5                  SERDES.Q1S_TXFLOWCTRLSTATE4
			// wire CELL83.OUT_Q6                  SERDES.Q1S_TISCANO29
			// wire CELL83.OUT_Q7                  SERDES.Q1S_PORTDISABLE
			// wire CELL86.OUT_F0                  SERDES.Q1S_PORTNERRORDETECT3
			// wire CELL86.OUT_F1                  SERDES.Q1S_PORTNERRORDETECT2
			// wire CELL86.OUT_F2                  SERDES.Q1S_PORTNERRORDETECT1
			// wire CELL86.OUT_F3                  SERDES.Q1S_PORTNERRORDETECT0
			// wire CELL86.OUT_F4                  SERDES.Q1S_DECRBUFCNTVECTOR9
			// wire CELL86.OUT_F5                  SERDES.Q1S_DECRBUFCNTVECTOR8
			// wire CELL86.OUT_F6                  SERDES.Q1S_DECRBUFCNTVECTOR7
			// wire CELL86.OUT_F7                  SERDES.Q1S_DECRBUFCNTVECTOR5
			// wire CELL86.OUT_Q0                  SERDES.Q1S_PORTNERRORDETECT17
			// wire CELL86.OUT_Q1                  SERDES.Q1S_PORTNERRORDETECT15
			// wire CELL86.OUT_Q2                  SERDES.Q1S_PORTNERRORDETECT7
			// wire CELL86.OUT_Q3                  SERDES.Q1S_PORTNERRORDETECT5
			// wire CELL86.OUT_Q4                  SERDES.Q1S_PORTNERRORDETECT16
			// wire CELL86.OUT_Q5                  SERDES.Q1S_PORTNERRORDETECT22
			// wire CELL86.OUT_Q6                  SERDES.Q1S_PORTNERRORDETECT4
			// wire CELL86.OUT_Q7                  SERDES.Q1S_PORTNERRORDETECT6
			// wire CELL87.OUT_F0                  SERDES.Q1S_RLNKBEATS4
			// wire CELL87.OUT_F1                  SERDES.Q1S_RLNKBEATS3
			// wire CELL87.OUT_F2                  SERDES.Q1S_RLNKBEATS2
			// wire CELL87.OUT_F3                  SERDES.Q1S_RLNKBEATS1
			// wire CELL87.OUT_F4                  SERDES.Q1S_RLNKBEATS0
			// wire CELL87.OUT_F5                  SERDES.Q1S_RLNKD63
			// wire CELL87.OUT_F6                  SERDES.Q1S_RLNKD62
			// wire CELL87.OUT_F7                  SERDES.Q1S_RLNKD61
			// wire CELL87.OUT_Q0                  SERDES.Q1S_DECRBUFCNTVECTOR4
			// wire CELL87.OUT_Q1                  SERDES.Q1S_DECRBUFCNTVECTOR3
			// wire CELL87.OUT_Q2                  SERDES.Q1S_DECRBUFCNTVECTOR2
			// wire CELL87.OUT_Q3                  SERDES.Q1S_DECRBUFCNTVECTOR1
			// wire CELL87.OUT_Q4                  SERDES.Q1S_DECRBUFCNTVECTOR0
			// wire CELL87.OUT_Q5                  SERDES.Q1S_RLNKBEATS7
			// wire CELL87.OUT_Q6                  SERDES.Q1S_RLNKBEATS6
			// wire CELL87.OUT_Q7                  SERDES.Q1S_RLNKBEATS5
			// wire CELL88.OUT_F0                  SERDES.Q1S_RLNKD53
			// wire CELL88.OUT_F1                  SERDES.Q1S_RLNKD52
			// wire CELL88.OUT_F2                  SERDES.Q1S_RLNKD51
			// wire CELL88.OUT_F3                  SERDES.Q1S_RLNKD50
			// wire CELL88.OUT_F4                  SERDES.Q1S_RLNKD49
			// wire CELL88.OUT_F5                  SERDES.Q1S_RLNKD48
			// wire CELL88.OUT_F6                  SERDES.Q1S_RLNKD47
			// wire CELL88.OUT_F7                  SERDES.Q1S_RLNKD46
			// wire CELL88.OUT_Q0                  SERDES.Q1S_RLNKD60
			// wire CELL88.OUT_Q1                  SERDES.Q1S_RLNKD59
			// wire CELL88.OUT_Q2                  SERDES.Q1S_RLNKD58
			// wire CELL88.OUT_Q3                  SERDES.Q1S_RLNKD57
			// wire CELL88.OUT_Q4                  SERDES.Q1S_RLNKD56
			// wire CELL88.OUT_Q5                  SERDES.Q1S_RLNKD55
			// wire CELL88.OUT_Q6                  SERDES.Q1S_TISCANO16
			// wire CELL88.OUT_Q7                  SERDES.Q1S_RLNKD54
			// wire CELL89.OUT_F0                  SERDES.Q1S_RLNKD37
			// wire CELL89.OUT_F1                  SERDES.Q1S_RLNKD36
			// wire CELL89.OUT_F2                  SERDES.Q1S_RLNKD35
			// wire CELL89.OUT_F3                  SERDES.Q1S_RLNKD34
			// wire CELL89.OUT_F4                  SERDES.Q1S_RLNKD33
			// wire CELL89.OUT_F5                  SERDES.Q1S_RLNKD32
			// wire CELL89.OUT_F6                  SERDES.Q1S_RLNKD31
			// wire CELL89.OUT_F7                  SERDES.Q1S_LNKCLKDIV2RSTN
			// wire CELL89.OUT_Q0                  SERDES.Q1S_RLNKD45
			// wire CELL89.OUT_Q1                  SERDES.Q1S_RLNKD44
			// wire CELL89.OUT_Q2                  SERDES.Q1S_RLNKD43
			// wire CELL89.OUT_Q3                  SERDES.Q1S_RLNKD42
			// wire CELL89.OUT_Q4                  SERDES.Q1S_RLNKD41
			// wire CELL89.OUT_Q5                  SERDES.Q1S_RLNKD40
			// wire CELL89.OUT_Q6                  SERDES.Q1S_RLNKD39
			// wire CELL89.OUT_Q7                  SERDES.Q1S_RLNKD38
			// wire CELL90.OUT_F0                  SERDES.Q1S_RLNKD23
			// wire CELL90.OUT_F1                  SERDES.Q1S_RLNKD22
			// wire CELL90.OUT_F2                  SERDES.Q1S_RLNKD21
			// wire CELL90.OUT_F3                  SERDES.Q1S_RLNKD20
			// wire CELL90.OUT_F4                  SERDES.Q1S_RLNKD19
			// wire CELL90.OUT_F5                  SERDES.Q1S_RLNKD18
			// wire CELL90.OUT_F6                  SERDES.Q1S_RLNKD17
			// wire CELL90.OUT_F7                  SERDES.Q1S_RLNKD16
			// wire CELL90.OUT_Q0                  SERDES.Q1S_STATUS9
			// wire CELL90.OUT_Q1                  SERDES.Q1S_RLNKD30
			// wire CELL90.OUT_Q2                  SERDES.Q1S_RLNKD29
			// wire CELL90.OUT_Q3                  SERDES.Q1S_RLNKD28
			// wire CELL90.OUT_Q4                  SERDES.Q1S_RLNKD27
			// wire CELL90.OUT_Q5                  SERDES.Q1S_RLNKD26
			// wire CELL90.OUT_Q6                  SERDES.Q1S_RLNKD25
			// wire CELL90.OUT_Q7                  SERDES.Q1S_RLNKD24
			// wire CELL91.OUT_F2                  SERDES.Q1S_RLNKD10
			// wire CELL91.OUT_F3                  SERDES.Q1S_RLNKD9
			// wire CELL91.OUT_F4                  SERDES.Q1S_RLNKD8
			// wire CELL91.OUT_F5                  SERDES.Q1S_RLNKD7
			// wire CELL91.OUT_F6                  SERDES.Q1S_RLNKD6
			// wire CELL91.OUT_F7                  SERDES.Q1S_RLNKD5
			// wire CELL91.OUT_Q2                  SERDES.Q1S_RLNKD15
			// wire CELL91.OUT_Q3                  SERDES.Q1S_LNKCLKRSTN
			// wire CELL91.OUT_Q4                  SERDES.Q1S_RLNKD14
			// wire CELL91.OUT_Q5                  SERDES.Q1S_RLNKD13
			// wire CELL91.OUT_Q6                  SERDES.Q1S_RLNKD12
			// wire CELL91.OUT_Q7                  SERDES.Q1S_RLNKD11
			// wire CELL92.OUT_F0                  SERDES.Q1S_STATUS15
			// wire CELL92.OUT_F1                  SERDES.Q1S_TISCANO1
			// wire CELL92.OUT_F2                  SERDES.Q1S_TLNKDSTRDYN
			// wire CELL92.OUT_F3                  SERDES.Q1S_RLNKEOFN
			// wire CELL92.OUT_F4                  SERDES.Q1S_RLNKSOFN
			// wire CELL92.OUT_F5                  SERDES.Q1S_RLNKSRCRDYN
			// wire CELL92.OUT_F6                  SERDES.Q1S_TISCANO2
			// wire CELL92.OUT_F7                  SERDES.Q1S_DECRBUFCNTVECTOR6
			// wire CELL92.OUT_Q0                  SERDES.Q1S_RLNKD4
			// wire CELL92.OUT_Q1                  SERDES.Q1S_RLNKD3
			// wire CELL92.OUT_Q2                  SERDES.Q1S_RLNKD2
			// wire CELL92.OUT_Q3                  SERDES.Q1S_RLNKD1
			// wire CELL92.OUT_Q4                  SERDES.Q1S_RLNKD0
			// wire CELL92.OUT_Q5                  SERDES.Q1S_RLNKREM2
			// wire CELL92.OUT_Q6                  SERDES.Q1S_RLNKREM1
			// wire CELL92.OUT_Q7                  SERDES.Q1S_RLNKREM0
			// wire CELL93.IMUX_CLK1_DELAY         SERDES.Q1_FITXTESTCLK
			// wire CELL93.OUT_F0                  SERDES.Q1CH0_FDRX8
			// wire CELL93.OUT_F1                  SERDES.Q1CH0_FDRX9
			// wire CELL93.OUT_F2                  SERDES.Q1CH0_FDRX10
			// wire CELL93.OUT_F3                  SERDES.Q1CH0_FDRX11
			// wire CELL93.OUT_F4                  SERDES.Q1CH0_FDRX12
			// wire CELL93.OUT_F5                  SERDES.Q1CH0_FDRX13
			// wire CELL93.OUT_F6                  SERDES.Q1CH0_FDRX14
			// wire CELL93.OUT_F7                  SERDES.Q1CH0_FDRX15
			// wire CELL93.OUT_Q0                  SERDES.Q1CH0_FDRX0
			// wire CELL93.OUT_Q1                  SERDES.Q1CH0_FDRX1
			// wire CELL93.OUT_Q2                  SERDES.Q1CH0_FDRX2
			// wire CELL93.OUT_Q3                  SERDES.Q1CH0_FDRX3
			// wire CELL93.OUT_Q4                  SERDES.Q1CH0_FDRX4
			// wire CELL93.OUT_Q5                  SERDES.Q1CH0_FDRX5
			// wire CELL93.OUT_Q6                  SERDES.Q1CH0_FDRX6
			// wire CELL93.OUT_Q7                  SERDES.Q1CH0_FDRX7
			// wire CELL94.IMUX_A2                 SERDES.Q1CH1_FCPLLLOL
			// wire CELL94.IMUX_A3                 SERDES.Q1CH0_FCPLLLOL
			// wire CELL94.IMUX_A4                 SERDES.Q1CH3_FCCDRFORCEDLOCK
			// wire CELL94.IMUX_A5                 SERDES.Q1CH2_FCCDRFORCEDLOCK
			// wire CELL94.IMUX_A6                 SERDES.Q1CH1_FCCDRFORCEDLOCK
			// wire CELL94.IMUX_A7                 SERDES.Q1CH0_FCCDRFORCEDLOCK
			// wire CELL94.IMUX_B2                 SERDES.Q1CH3_FDLDRTX
			// wire CELL94.IMUX_B3                 SERDES.Q1CH2_FDLDRTX
			// wire CELL94.IMUX_B4                 SERDES.Q1CH1_FDLDRTX
			// wire CELL94.IMUX_B5                 SERDES.Q1CH0_FDLDRTX
			// wire CELL94.IMUX_B6                 SERDES.Q1CH3_FCPLLLOL
			// wire CELL94.IMUX_B7                 SERDES.Q1CH2_FCPLLLOL
			// wire CELL94.IMUX_C2                 SERDES.Q1CH1_FCTXMARGIN0
			// wire CELL94.IMUX_C3                 SERDES.Q1CH1_FCTXMARGIN1
			// wire CELL94.IMUX_C4                 SERDES.Q1CH1_FCTXMARGIN2
			// wire CELL94.IMUX_C5                 SERDES.Q1CH0_FCTXMARGIN0
			// wire CELL94.IMUX_C6                 SERDES.Q1CH0_FCTXMARGIN1
			// wire CELL94.IMUX_C7                 SERDES.Q1CH0_FCTXMARGIN2
			// wire CELL94.IMUX_D2                 SERDES.Q1CH3_FCTXMARGIN0
			// wire CELL94.IMUX_D3                 SERDES.Q1CH3_FCTXMARGIN1
			// wire CELL94.IMUX_D4                 SERDES.Q1CH3_FCTXMARGIN2
			// wire CELL94.IMUX_D5                 SERDES.Q1CH2_FCTXMARGIN0
			// wire CELL94.IMUX_D6                 SERDES.Q1CH2_FCTXMARGIN1
			// wire CELL94.IMUX_D7                 SERDES.Q1CH2_FCTXMARGIN2
			// wire CELL94.IMUX_LSR0               SERDES.Q1CH1_FCTRST
			// wire CELL94.IMUX_LSR1               SERDES.Q1CH0_FCTRST
			// wire CELL94.IMUX_CLK0_DELAY         SERDES.Q1_FISYNCCLK
			// wire CELL94.IMUX_CLK1_DELAY         SERDES.Q1_FIRXTESTCLK
			// wire CELL94.OUT_F0                  SERDES.Q1CH0_FDRX24
			// wire CELL94.OUT_F1                  SERDES.Q1CH0_FDRX25
			// wire CELL94.OUT_F2                  SERDES.Q1CH0_FDRX26
			// wire CELL94.OUT_F3                  SERDES.Q1CH0_FDRX27
			// wire CELL94.OUT_F4                  SERDES.Q1CH0_FDRX28
			// wire CELL94.OUT_F5                  SERDES.Q1CH0_FDRX29
			// wire CELL94.OUT_F6                  SERDES.Q1CH0_FDRX30
			// wire CELL94.OUT_F7                  SERDES.Q1CH0_FDRX31
			// wire CELL94.OUT_Q0                  SERDES.Q1CH0_FDRX16
			// wire CELL94.OUT_Q1                  SERDES.Q1CH0_FDRX17
			// wire CELL94.OUT_Q2                  SERDES.Q1CH0_FDRX18
			// wire CELL94.OUT_Q3                  SERDES.Q1CH0_FDRX19
			// wire CELL94.OUT_Q4                  SERDES.Q1CH0_FDRX20
			// wire CELL94.OUT_Q5                  SERDES.Q1CH0_FDRX21
			// wire CELL94.OUT_Q6                  SERDES.Q1CH0_FDRX22
			// wire CELL94.OUT_Q7                  SERDES.Q1CH0_FDRX23
			// wire CELL95.IMUX_A2                 SERDES.Q1CH0_FDTX2
			// wire CELL95.IMUX_A3                 SERDES.Q1CH0_FDTX3
			// wire CELL95.IMUX_A4                 SERDES.Q1CH0_FDTX4
			// wire CELL95.IMUX_A5                 SERDES.Q1CH0_FDTX5
			// wire CELL95.IMUX_A6                 SERDES.Q1CH0_FDTX6
			// wire CELL95.IMUX_A7                 SERDES.Q1CH0_FDTX7
			// wire CELL95.IMUX_B2                 SERDES.Q1CH3_FCPCIEDETEN
			// wire CELL95.IMUX_B3                 SERDES.Q1CH2_FCPCIEDETEN
			// wire CELL95.IMUX_B4                 SERDES.Q1CH1_FCPCIEDETEN
			// wire CELL95.IMUX_B5                 SERDES.Q1CH0_FCPCIEDETEN
			// wire CELL95.IMUX_B6                 SERDES.Q1CH0_FDTX0
			// wire CELL95.IMUX_B7                 SERDES.Q1CH0_FDTX1
			// wire CELL95.IMUX_C2                 SERDES.Q1CH1_FCWORDALGNEN
			// wire CELL95.IMUX_C3                 SERDES.Q1CH0_FCWORDALGNEN
			// wire CELL95.IMUX_C4                 SERDES.Q1CH3_FCRXPOLARITY
			// wire CELL95.IMUX_C5                 SERDES.Q1CH2_FCRXPOLARITY
			// wire CELL95.IMUX_C6                 SERDES.Q1CH1_FCRXPOLARITY
			// wire CELL95.IMUX_C7                 SERDES.Q1CH0_FCRXPOLARITY
			// wire CELL95.IMUX_D2                 SERDES.Q1CH3_FCLSMEN
			// wire CELL95.IMUX_D3                 SERDES.Q1CH2_FCLSMEN
			// wire CELL95.IMUX_D4                 SERDES.Q1CH1_FCLSMEN
			// wire CELL95.IMUX_D5                 SERDES.Q1CH0_FCLSMEN
			// wire CELL95.IMUX_D6                 SERDES.Q1CH3_FCWORDALGNEN
			// wire CELL95.IMUX_D7                 SERDES.Q1CH2_FCWORDALGNEN
			// wire CELL95.IMUX_LSR0               SERDES.Q1CH3_FCRRST
			// wire CELL95.IMUX_LSR1               SERDES.Q1CH2_FCRRST
			// wire CELL95.IMUX_CLK0_DELAY         SERDES.Q1_FIGRPFBTWCLK1
			// wire CELL95.IMUX_CLK1_DELAY         SERDES.Q1_FIGRPFBTWCLK0
			// wire CELL95.OUT_F0                  SERDES.Q1CH0_FDRX40
			// wire CELL95.OUT_F1                  SERDES.Q1CH0_FDRX41
			// wire CELL95.OUT_F2                  SERDES.Q1CH0_FDRX42
			// wire CELL95.OUT_F3                  SERDES.Q1CH0_FDRX43
			// wire CELL95.OUT_F4                  SERDES.Q1CH0_FDRX44
			// wire CELL95.OUT_F5                  SERDES.Q1CH0_FDRX45
			// wire CELL95.OUT_F6                  SERDES.Q1CH0_FDRX46
			// wire CELL95.OUT_F7                  SERDES.Q1CH0_FDRX47
			// wire CELL95.OUT_Q0                  SERDES.Q1CH0_FDRX32
			// wire CELL95.OUT_Q1                  SERDES.Q1CH0_FDRX33
			// wire CELL95.OUT_Q2                  SERDES.Q1CH0_FDRX34
			// wire CELL95.OUT_Q3                  SERDES.Q1CH0_FDRX35
			// wire CELL95.OUT_Q4                  SERDES.Q1CH0_FDRX36
			// wire CELL95.OUT_Q5                  SERDES.Q1CH0_FDRX37
			// wire CELL95.OUT_Q6                  SERDES.Q1CH0_FDRX38
			// wire CELL95.OUT_Q7                  SERDES.Q1CH0_FDRX39
			// wire CELL96.IMUX_A2                 SERDES.Q1CH0_FDTX26
			// wire CELL96.IMUX_A3                 SERDES.Q1CH0_FDTX27
			// wire CELL96.IMUX_A4                 SERDES.Q1CH0_FDTX28
			// wire CELL96.IMUX_A5                 SERDES.Q1CH0_FDTX29
			// wire CELL96.IMUX_A6                 SERDES.Q1CH0_FDTX30
			// wire CELL96.IMUX_A7                 SERDES.Q1CH0_FDTX31
			// wire CELL96.IMUX_B2                 SERDES.Q1CH0_FDTX20
			// wire CELL96.IMUX_B3                 SERDES.Q1CH0_FDTX21
			// wire CELL96.IMUX_B4                 SERDES.Q1CH0_FDTX22
			// wire CELL96.IMUX_B5                 SERDES.Q1CH0_FDTX23
			// wire CELL96.IMUX_B6                 SERDES.Q1CH0_FDTX24
			// wire CELL96.IMUX_B7                 SERDES.Q1CH0_FDTX25
			// wire CELL96.IMUX_C2                 SERDES.Q1CH0_FDTX14
			// wire CELL96.IMUX_C3                 SERDES.Q1CH0_FDTX15
			// wire CELL96.IMUX_C4                 SERDES.Q1CH0_FDTX16
			// wire CELL96.IMUX_C5                 SERDES.Q1CH0_FDTX17
			// wire CELL96.IMUX_C6                 SERDES.Q1CH0_FDTX18
			// wire CELL96.IMUX_C7                 SERDES.Q1CH0_FDTX19
			// wire CELL96.IMUX_D2                 SERDES.Q1CH0_FDTX8
			// wire CELL96.IMUX_D3                 SERDES.Q1CH0_FDTX9
			// wire CELL96.IMUX_D4                 SERDES.Q1CH0_FDTX10
			// wire CELL96.IMUX_D5                 SERDES.Q1CH0_FDTX11
			// wire CELL96.IMUX_D6                 SERDES.Q1CH0_FDTX12
			// wire CELL96.IMUX_D7                 SERDES.Q1CH0_FDTX13
			// wire CELL96.IMUX_LSR0               SERDES.Q1CH1_FCRRST
			// wire CELL96.IMUX_LSR1               SERDES.Q1CH0_FCRRST
			// wire CELL96.IMUX_CLK0_DELAY         SERDES.Q1_FIGRPFBRRCLK1
			// wire CELL96.IMUX_CLK1_DELAY         SERDES.Q1_FIGRPFBRRCLK0
			// wire CELL96.OUT_F0                  SERDES.Q1CH1_FDRX8
			// wire CELL96.OUT_F1                  SERDES.Q1CH1_FDRX9
			// wire CELL96.OUT_F2                  SERDES.Q1CH1_FDRX10
			// wire CELL96.OUT_F3                  SERDES.Q1CH1_FDRX11
			// wire CELL96.OUT_F4                  SERDES.Q1CH1_FDRX12
			// wire CELL96.OUT_F5                  SERDES.Q1CH1_FDRX13
			// wire CELL96.OUT_F6                  SERDES.Q1CH1_FDRX14
			// wire CELL96.OUT_F7                  SERDES.Q1CH1_FDRX15
			// wire CELL96.OUT_Q0                  SERDES.Q1CH1_FDRX0
			// wire CELL96.OUT_Q1                  SERDES.Q1CH1_FDRX1
			// wire CELL96.OUT_Q2                  SERDES.Q1CH1_FDRX2
			// wire CELL96.OUT_Q3                  SERDES.Q1CH1_FDRX3
			// wire CELL96.OUT_Q4                  SERDES.Q1CH1_FDRX4
			// wire CELL96.OUT_Q5                  SERDES.Q1CH1_FDRX5
			// wire CELL96.OUT_Q6                  SERDES.Q1CH1_FDRX6
			// wire CELL96.OUT_Q7                  SERDES.Q1CH1_FDRX7
			// wire CELL97.IMUX_A2                 SERDES.Q1CH1_FDTX0
			// wire CELL97.IMUX_A3                 SERDES.Q1CH1_FDTX1
			// wire CELL97.IMUX_A4                 SERDES.Q1CH1_FDTX2
			// wire CELL97.IMUX_A5                 SERDES.Q1CH1_FDTX3
			// wire CELL97.IMUX_A6                 SERDES.Q1CH1_FDTX4
			// wire CELL97.IMUX_A7                 SERDES.Q1CH1_FDTX5
			// wire CELL97.IMUX_B2                 SERDES.Q1CH0_FDTX44
			// wire CELL97.IMUX_B3                 SERDES.Q1CH0_FDTX45
			// wire CELL97.IMUX_B4                 SERDES.Q1CH0_FDTX46
			// wire CELL97.IMUX_B5                 SERDES.Q1CH0_FDTX47
			// wire CELL97.IMUX_B6                 SERDES.Q1CH0_FDTX48
			// wire CELL97.IMUX_B7                 SERDES.Q1CH0_FDTX49
			// wire CELL97.IMUX_C2                 SERDES.Q1CH0_FDTX38
			// wire CELL97.IMUX_C3                 SERDES.Q1CH0_FDTX39
			// wire CELL97.IMUX_C4                 SERDES.Q1CH0_FDTX40
			// wire CELL97.IMUX_C5                 SERDES.Q1CH0_FDTX41
			// wire CELL97.IMUX_C6                 SERDES.Q1CH0_FDTX42
			// wire CELL97.IMUX_C7                 SERDES.Q1CH0_FDTX43
			// wire CELL97.IMUX_D2                 SERDES.Q1CH0_FDTX32
			// wire CELL97.IMUX_D3                 SERDES.Q1CH0_FDTX33
			// wire CELL97.IMUX_D4                 SERDES.Q1CH0_FDTX34
			// wire CELL97.IMUX_D5                 SERDES.Q1CH0_FDTX35
			// wire CELL97.IMUX_D6                 SERDES.Q1CH0_FDTX36
			// wire CELL97.IMUX_D7                 SERDES.Q1CH0_FDTX37
			// wire CELL97.IMUX_LSR0               SERDES.Q1CH3_FCPCSRXRST
			// wire CELL97.IMUX_LSR1               SERDES.Q1CH2_FCPCSRXRST
			// wire CELL97.IMUX_CLK0_DELAY         SERDES.Q1CH2_FITCLK
			// wire CELL97.IMUX_CLK1_DELAY         SERDES.Q1CH3_FITCLK
			// wire CELL97.OUT_F0                  SERDES.Q1CH1_FDRX24
			// wire CELL97.OUT_F1                  SERDES.Q1CH1_FDRX25
			// wire CELL97.OUT_F2                  SERDES.Q1CH1_FDRX26
			// wire CELL97.OUT_F3                  SERDES.Q1CH1_FDRX27
			// wire CELL97.OUT_F4                  SERDES.Q1CH1_FDRX28
			// wire CELL97.OUT_F5                  SERDES.Q1CH1_FDRX29
			// wire CELL97.OUT_F6                  SERDES.Q1CH1_FDRX30
			// wire CELL97.OUT_F7                  SERDES.Q1CH1_FDRX31
			// wire CELL97.OUT_Q0                  SERDES.Q1CH1_FDRX16
			// wire CELL97.OUT_Q1                  SERDES.Q1CH1_FDRX17
			// wire CELL97.OUT_Q2                  SERDES.Q1CH1_FDRX18
			// wire CELL97.OUT_Q3                  SERDES.Q1CH1_FDRX19
			// wire CELL97.OUT_Q4                  SERDES.Q1CH1_FDRX20
			// wire CELL97.OUT_Q5                  SERDES.Q1CH1_FDRX21
			// wire CELL97.OUT_Q6                  SERDES.Q1CH1_FDRX22
			// wire CELL97.OUT_Q7                  SERDES.Q1CH1_FDRX23
			// wire CELL98.IMUX_A2                 SERDES.Q1CH1_FDTX24
			// wire CELL98.IMUX_A3                 SERDES.Q1CH1_FDTX25
			// wire CELL98.IMUX_A4                 SERDES.Q1CH1_FDTX26
			// wire CELL98.IMUX_A5                 SERDES.Q1CH1_FDTX27
			// wire CELL98.IMUX_A6                 SERDES.Q1CH1_FDTX28
			// wire CELL98.IMUX_A7                 SERDES.Q1CH1_FDTX29
			// wire CELL98.IMUX_B2                 SERDES.Q1CH1_FDTX18
			// wire CELL98.IMUX_B3                 SERDES.Q1CH1_FDTX19
			// wire CELL98.IMUX_B4                 SERDES.Q1CH1_FDTX20
			// wire CELL98.IMUX_B5                 SERDES.Q1CH1_FDTX21
			// wire CELL98.IMUX_B6                 SERDES.Q1CH1_FDTX22
			// wire CELL98.IMUX_B7                 SERDES.Q1CH1_FDTX23
			// wire CELL98.IMUX_C2                 SERDES.Q1CH1_FDTX12
			// wire CELL98.IMUX_C3                 SERDES.Q1CH1_FDTX13
			// wire CELL98.IMUX_C4                 SERDES.Q1CH1_FDTX14
			// wire CELL98.IMUX_C5                 SERDES.Q1CH1_FDTX15
			// wire CELL98.IMUX_C6                 SERDES.Q1CH1_FDTX16
			// wire CELL98.IMUX_C7                 SERDES.Q1CH1_FDTX17
			// wire CELL98.IMUX_D2                 SERDES.Q1CH1_FDTX6
			// wire CELL98.IMUX_D3                 SERDES.Q1CH1_FDTX7
			// wire CELL98.IMUX_D4                 SERDES.Q1CH1_FDTX8
			// wire CELL98.IMUX_D5                 SERDES.Q1CH1_FDTX9
			// wire CELL98.IMUX_D6                 SERDES.Q1CH1_FDTX10
			// wire CELL98.IMUX_D7                 SERDES.Q1CH1_FDTX11
			// wire CELL98.IMUX_LSR0               SERDES.Q1CH1_FCPCSRXRST
			// wire CELL98.IMUX_LSR1               SERDES.Q1CH0_FCPCSRXRST
			// wire CELL98.IMUX_CLK0_DELAY         SERDES.Q1CH0_FITCLK
			// wire CELL98.IMUX_CLK1_DELAY         SERDES.Q1CH1_FITCLK
			// wire CELL98.OUT_F0                  SERDES.Q1CH1_FDRX40
			// wire CELL98.OUT_F1                  SERDES.Q1CH1_FDRX41
			// wire CELL98.OUT_F2                  SERDES.Q1CH1_FDRX42
			// wire CELL98.OUT_F3                  SERDES.Q1CH1_FDRX43
			// wire CELL98.OUT_F4                  SERDES.Q1CH1_FDRX44
			// wire CELL98.OUT_F5                  SERDES.Q1CH1_FDRX45
			// wire CELL98.OUT_F6                  SERDES.Q1CH1_FDRX46
			// wire CELL98.OUT_F7                  SERDES.Q1CH1_FDRX47
			// wire CELL98.OUT_Q0                  SERDES.Q1CH1_FDRX32
			// wire CELL98.OUT_Q1                  SERDES.Q1CH1_FDRX33
			// wire CELL98.OUT_Q2                  SERDES.Q1CH1_FDRX34
			// wire CELL98.OUT_Q3                  SERDES.Q1CH1_FDRX35
			// wire CELL98.OUT_Q4                  SERDES.Q1CH1_FDRX36
			// wire CELL98.OUT_Q5                  SERDES.Q1CH1_FDRX37
			// wire CELL98.OUT_Q6                  SERDES.Q1CH1_FDRX38
			// wire CELL98.OUT_Q7                  SERDES.Q1CH1_FDRX39
			// wire CELL99.IMUX_A4                 SERDES.Q1CH1_FDTX48
			// wire CELL99.IMUX_A5                 SERDES.Q1CH1_FDTX49
			// wire CELL99.IMUX_A6                 SERDES.Q1CH2_FDTX0
			// wire CELL99.IMUX_A7                 SERDES.Q1CH2_FDTX1
			// wire CELL99.IMUX_B4                 SERDES.Q1CH1_FDTX42
			// wire CELL99.IMUX_B5                 SERDES.Q1CH1_FDTX43
			// wire CELL99.IMUX_B6                 SERDES.Q1CH1_FDTX44
			// wire CELL99.IMUX_B7                 SERDES.Q1CH1_FDTX45
			// wire CELL99.IMUX_C4                 SERDES.Q1CH1_FDTX36
			// wire CELL99.IMUX_C5                 SERDES.Q1CH1_FDTX37
			// wire CELL99.IMUX_C6                 SERDES.Q1CH1_FDTX38
			// wire CELL99.IMUX_C7                 SERDES.Q1CH1_FDTX39
			// wire CELL99.IMUX_D4                 SERDES.Q1CH1_FDTX30
			// wire CELL99.IMUX_D5                 SERDES.Q1CH1_FDTX31
			// wire CELL99.IMUX_D6                 SERDES.Q1CH1_FDTX32
			// wire CELL99.IMUX_D7                 SERDES.Q1CH1_FDTX33
			// wire CELL99.IMUX_CLK0_DELAY         SERDES.Q1CH3_FIRCLK
			// wire CELL99.IMUX_CLK1_DELAY         SERDES.Q1CH2_FIRCLK
			// wire CELL99.OUT_F2                  SERDES.Q1CH2_FDRX8
			// wire CELL99.OUT_F3                  SERDES.Q1CH2_FDRX9
			// wire CELL99.OUT_F4                  SERDES.Q1CH2_FDRX10
			// wire CELL99.OUT_F5                  SERDES.Q1CH2_FDRX11
			// wire CELL99.OUT_F6                  SERDES.Q1CH2_FDRX12
			// wire CELL99.OUT_F7                  SERDES.Q1CH2_FDRX13
			// wire CELL99.OUT_Q2                  SERDES.Q1CH2_FDRX0
			// wire CELL99.OUT_Q3                  SERDES.Q1CH2_FDRX1
			// wire CELL99.OUT_Q4                  SERDES.Q1CH2_FDRX2
			// wire CELL99.OUT_Q5                  SERDES.Q1CH2_FDRX3
			// wire CELL99.OUT_Q6                  SERDES.Q1CH2_FDRX4
			// wire CELL99.OUT_Q7                  SERDES.Q1CH2_FDRX5
			// wire CELL100.IMUX_A0                SERDES.Q1CH2_FDTX2
			// wire CELL100.IMUX_A1                SERDES.Q1CH2_FDTX3
			// wire CELL100.IMUX_A4                SERDES.Q1CH2_FDTX22
			// wire CELL100.IMUX_A5                SERDES.Q1CH2_FDTX23
			// wire CELL100.IMUX_A6                SERDES.Q1CH2_FDTX24
			// wire CELL100.IMUX_A7                SERDES.Q1CH2_FDTX25
			// wire CELL100.IMUX_B0                SERDES.Q1CH1_FDTX46
			// wire CELL100.IMUX_B1                SERDES.Q1CH1_FDTX47
			// wire CELL100.IMUX_B4                SERDES.Q1CH2_FDTX16
			// wire CELL100.IMUX_B5                SERDES.Q1CH2_FDTX17
			// wire CELL100.IMUX_B6                SERDES.Q1CH2_FDTX18
			// wire CELL100.IMUX_B7                SERDES.Q1CH2_FDTX19
			// wire CELL100.IMUX_C0                SERDES.Q1CH1_FDTX40
			// wire CELL100.IMUX_C1                SERDES.Q1CH1_FDTX41
			// wire CELL100.IMUX_C4                SERDES.Q1CH2_FDTX10
			// wire CELL100.IMUX_C5                SERDES.Q1CH2_FDTX11
			// wire CELL100.IMUX_C6                SERDES.Q1CH2_FDTX12
			// wire CELL100.IMUX_C7                SERDES.Q1CH2_FDTX13
			// wire CELL100.IMUX_D0                SERDES.Q1CH1_FDTX34
			// wire CELL100.IMUX_D1                SERDES.Q1CH1_FDTX35
			// wire CELL100.IMUX_D4                SERDES.Q1CH2_FDTX4
			// wire CELL100.IMUX_D5                SERDES.Q1CH2_FDTX5
			// wire CELL100.IMUX_D6                SERDES.Q1CH2_FDTX6
			// wire CELL100.IMUX_D7                SERDES.Q1CH2_FDTX7
			// wire CELL100.IMUX_LSR0              SERDES.Q1CH3_FCPCSTXRST
			// wire CELL100.IMUX_LSR1              SERDES.Q1CH2_FCPCSTXRST
			// wire CELL100.IMUX_CLK0_DELAY        SERDES.Q1CH1_FIRCLK
			// wire CELL100.IMUX_CLK1_DELAY        SERDES.Q1CH0_FIRCLK
			// wire CELL100.OUT_F0                 SERDES.Q1CH2_FDRX14
			// wire CELL100.OUT_F1                 SERDES.Q1CH2_FDRX15
			// wire CELL100.OUT_F2                 SERDES.Q1CH2_FDRX24
			// wire CELL100.OUT_F3                 SERDES.Q1CH2_FDRX25
			// wire CELL100.OUT_F4                 SERDES.Q1CH2_FDRX26
			// wire CELL100.OUT_F5                 SERDES.Q1CH2_FDRX27
			// wire CELL100.OUT_F6                 SERDES.Q1CH2_FDRX28
			// wire CELL100.OUT_F7                 SERDES.Q1CH2_FDRX29
			// wire CELL100.OUT_Q0                 SERDES.Q1CH2_FDRX6
			// wire CELL100.OUT_Q1                 SERDES.Q1CH2_FDRX7
			// wire CELL100.OUT_Q2                 SERDES.Q1CH2_FDRX16
			// wire CELL100.OUT_Q3                 SERDES.Q1CH2_FDRX17
			// wire CELL100.OUT_Q4                 SERDES.Q1CH2_FDRX18
			// wire CELL100.OUT_Q5                 SERDES.Q1CH2_FDRX19
			// wire CELL100.OUT_Q6                 SERDES.Q1CH2_FDRX20
			// wire CELL100.OUT_Q7                 SERDES.Q1CH2_FDRX21
			// wire CELL101.IMUX_A0                SERDES.Q1CH2_FDTX26
			// wire CELL101.IMUX_A1                SERDES.Q1CH2_FDTX27
			// wire CELL101.IMUX_A4                SERDES.Q1CH2_FDTX46
			// wire CELL101.IMUX_A5                SERDES.Q1CH2_FDTX47
			// wire CELL101.IMUX_A6                SERDES.Q1CH2_FDTX48
			// wire CELL101.IMUX_A7                SERDES.Q1CH2_FDTX49
			// wire CELL101.IMUX_B0                SERDES.Q1CH2_FDTX20
			// wire CELL101.IMUX_B1                SERDES.Q1CH2_FDTX21
			// wire CELL101.IMUX_B4                SERDES.Q1CH2_FDTX40
			// wire CELL101.IMUX_B5                SERDES.Q1CH2_FDTX41
			// wire CELL101.IMUX_B6                SERDES.Q1CH2_FDTX42
			// wire CELL101.IMUX_B7                SERDES.Q1CH2_FDTX43
			// wire CELL101.IMUX_C0                SERDES.Q1CH2_FDTX14
			// wire CELL101.IMUX_C1                SERDES.Q1CH2_FDTX15
			// wire CELL101.IMUX_C4                SERDES.Q1CH2_FDTX34
			// wire CELL101.IMUX_C5                SERDES.Q1CH2_FDTX35
			// wire CELL101.IMUX_C6                SERDES.Q1CH2_FDTX36
			// wire CELL101.IMUX_C7                SERDES.Q1CH2_FDTX37
			// wire CELL101.IMUX_D0                SERDES.Q1CH2_FDTX8
			// wire CELL101.IMUX_D1                SERDES.Q1CH2_FDTX9
			// wire CELL101.IMUX_D4                SERDES.Q1CH2_FDTX28
			// wire CELL101.IMUX_D5                SERDES.Q1CH2_FDTX29
			// wire CELL101.IMUX_D6                SERDES.Q1CH2_FDTX30
			// wire CELL101.IMUX_D7                SERDES.Q1CH2_FDTX31
			// wire CELL101.IMUX_LSR0              SERDES.Q1CH1_FCPCSTXRST
			// wire CELL101.IMUX_LSR1              SERDES.Q1CH0_FCPCSTXRST
			// wire CELL101.IMUX_CLK0_DELAY        SERDES.Q1CH3_FIREFRXCLK
			// wire CELL101.IMUX_CLK1_DELAY        SERDES.Q1CH2_FIREFRXCLK
			// wire CELL101.OUT_F0                 SERDES.Q1CH2_FDRX30
			// wire CELL101.OUT_F1                 SERDES.Q1CH2_FDRX31
			// wire CELL101.OUT_F2                 SERDES.Q1CH2_FDRX40
			// wire CELL101.OUT_F3                 SERDES.Q1CH2_FDRX41
			// wire CELL101.OUT_F4                 SERDES.Q1CH2_FDRX42
			// wire CELL101.OUT_F5                 SERDES.Q1CH2_FDRX43
			// wire CELL101.OUT_F6                 SERDES.Q1CH2_FDRX44
			// wire CELL101.OUT_F7                 SERDES.Q1CH2_FDRX45
			// wire CELL101.OUT_Q0                 SERDES.Q1CH2_FDRX22
			// wire CELL101.OUT_Q1                 SERDES.Q1CH2_FDRX23
			// wire CELL101.OUT_Q2                 SERDES.Q1CH2_FDRX32
			// wire CELL101.OUT_Q3                 SERDES.Q1CH2_FDRX33
			// wire CELL101.OUT_Q4                 SERDES.Q1CH2_FDRX34
			// wire CELL101.OUT_Q5                 SERDES.Q1CH2_FDRX35
			// wire CELL101.OUT_Q6                 SERDES.Q1CH2_FDRX36
			// wire CELL101.OUT_Q7                 SERDES.Q1CH2_FDRX37
			// wire CELL102.IMUX_A0                SERDES.Q1CH3_FDTX0
			// wire CELL102.IMUX_A1                SERDES.Q1CH3_FDTX1
			// wire CELL102.IMUX_A4                SERDES.Q1CH3_FDTX20
			// wire CELL102.IMUX_A5                SERDES.Q1CH3_FDTX21
			// wire CELL102.IMUX_A6                SERDES.Q1CH3_FDTX22
			// wire CELL102.IMUX_A7                SERDES.Q1CH3_FDTX23
			// wire CELL102.IMUX_B0                SERDES.Q1CH2_FDTX44
			// wire CELL102.IMUX_B1                SERDES.Q1CH2_FDTX45
			// wire CELL102.IMUX_B4                SERDES.Q1CH3_FDTX14
			// wire CELL102.IMUX_B5                SERDES.Q1CH3_FDTX15
			// wire CELL102.IMUX_B6                SERDES.Q1CH3_FDTX16
			// wire CELL102.IMUX_B7                SERDES.Q1CH3_FDTX17
			// wire CELL102.IMUX_C0                SERDES.Q1CH2_FDTX38
			// wire CELL102.IMUX_C1                SERDES.Q1CH2_FDTX39
			// wire CELL102.IMUX_C4                SERDES.Q1CH3_FDTX8
			// wire CELL102.IMUX_C5                SERDES.Q1CH3_FDTX9
			// wire CELL102.IMUX_C6                SERDES.Q1CH3_FDTX10
			// wire CELL102.IMUX_C7                SERDES.Q1CH3_FDTX11
			// wire CELL102.IMUX_D0                SERDES.Q1CH2_FDTX32
			// wire CELL102.IMUX_D1                SERDES.Q1CH2_FDTX33
			// wire CELL102.IMUX_D4                SERDES.Q1CH3_FDTX2
			// wire CELL102.IMUX_D5                SERDES.Q1CH3_FDTX3
			// wire CELL102.IMUX_D6                SERDES.Q1CH3_FDTX4
			// wire CELL102.IMUX_D7                SERDES.Q1CH3_FDTX5
			// wire CELL102.IMUX_LSR0              SERDES.Q1D1_FCDERST
			// wire CELL102.IMUX_LSR1              SERDES.Q1D0_FCDERST
			// wire CELL102.IMUX_CLK0_DELAY        SERDES.Q1CH1_FIREFRXCLK
			// wire CELL102.IMUX_CLK1_DELAY        SERDES.Q1CH0_FIREFRXCLK
			// wire CELL102.IMUX_CE1               SERDES.Q1CH3_FCDFEUPD
			// wire CELL102.IMUX_CE2               SERDES.Q1CH2_FCDFEUPD
			// wire CELL102.IMUX_CE3               SERDES.Q1CH1_FCDFEUPD
			// wire CELL102.OUT_F0                 SERDES.Q1CH2_FDRX46
			// wire CELL102.OUT_F1                 SERDES.Q1CH2_FDRX47
			// wire CELL102.OUT_F2                 SERDES.Q1CH3_FDRX8
			// wire CELL102.OUT_F3                 SERDES.Q1CH3_FDRX9
			// wire CELL102.OUT_F4                 SERDES.Q1CH3_FDRX10
			// wire CELL102.OUT_F5                 SERDES.Q1CH3_FDRX11
			// wire CELL102.OUT_F6                 SERDES.Q1CH3_FDRX12
			// wire CELL102.OUT_F7                 SERDES.Q1CH3_FDRX13
			// wire CELL102.OUT_Q0                 SERDES.Q1CH2_FDRX38
			// wire CELL102.OUT_Q1                 SERDES.Q1CH2_FDRX39
			// wire CELL102.OUT_Q2                 SERDES.Q1CH3_FDRX0
			// wire CELL102.OUT_Q3                 SERDES.Q1CH3_FDRX1
			// wire CELL102.OUT_Q4                 SERDES.Q1CH3_FDRX2
			// wire CELL102.OUT_Q5                 SERDES.Q1CH3_FDRX3
			// wire CELL102.OUT_Q6                 SERDES.Q1CH3_FDRX4
			// wire CELL102.OUT_Q7                 SERDES.Q1CH3_FDRX5
			// wire CELL103.IMUX_A0                SERDES.Q1CH3_FDTX24
			// wire CELL103.IMUX_A1                SERDES.Q1CH3_FDTX25
			// wire CELL103.IMUX_A4                SERDES.Q1CH3_FDTX44
			// wire CELL103.IMUX_A5                SERDES.Q1CH3_FDTX45
			// wire CELL103.IMUX_A6                SERDES.Q1CH3_FDTX46
			// wire CELL103.IMUX_A7                SERDES.Q1CH3_FDTX47
			// wire CELL103.IMUX_B0                SERDES.Q1CH3_FDTX18
			// wire CELL103.IMUX_B1                SERDES.Q1CH3_FDTX19
			// wire CELL103.IMUX_B4                SERDES.Q1CH3_FDTX38
			// wire CELL103.IMUX_B5                SERDES.Q1CH3_FDTX39
			// wire CELL103.IMUX_B6                SERDES.Q1CH3_FDTX40
			// wire CELL103.IMUX_B7                SERDES.Q1CH3_FDTX41
			// wire CELL103.IMUX_C0                SERDES.Q1CH3_FDTX12
			// wire CELL103.IMUX_C1                SERDES.Q1CH3_FDTX13
			// wire CELL103.IMUX_C4                SERDES.Q1CH3_FDTX32
			// wire CELL103.IMUX_C5                SERDES.Q1CH3_FDTX33
			// wire CELL103.IMUX_C6                SERDES.Q1CH3_FDTX34
			// wire CELL103.IMUX_C7                SERDES.Q1CH3_FDTX35
			// wire CELL103.IMUX_D0                SERDES.Q1CH3_FDTX6
			// wire CELL103.IMUX_D1                SERDES.Q1CH3_FDTX7
			// wire CELL103.IMUX_D4                SERDES.Q1CH3_FDTX26
			// wire CELL103.IMUX_D5                SERDES.Q1CH3_FDTX27
			// wire CELL103.IMUX_D6                SERDES.Q1CH3_FDTX28
			// wire CELL103.IMUX_D7                SERDES.Q1CH3_FDTX29
			// wire CELL103.IMUX_LSR0              SERDES.Q1CH3_FCPIPEPHYRESETN
			// wire CELL103.IMUX_LSR1              SERDES.Q1CH2_FCPIPEPHYRESETN
			// wire CELL103.IMUX_CLK0_DELAY        SERDES.Q1_LSPLLREFCLKI
			// wire CELL103.IMUX_CLK1_DELAY        SERDES.Q1_HSPLLREFCLKI
			// wire CELL103.IMUX_CE0               SERDES.Q1CH0_FCDFEUPD
			// wire CELL103.IMUX_CE1               SERDES.Q1CH3_FCDFERDEN
			// wire CELL103.IMUX_CE2               SERDES.Q1CH2_FCDFERDEN
			// wire CELL103.IMUX_CE3               SERDES.Q1CH1_FCDFERDEN
			// wire CELL103.OUT_F0                 SERDES.Q1CH3_FDRX14
			// wire CELL103.OUT_F1                 SERDES.Q1CH3_FDRX15
			// wire CELL103.OUT_F2                 SERDES.Q1CH3_FDRX24
			// wire CELL103.OUT_F3                 SERDES.Q1CH3_FDRX25
			// wire CELL103.OUT_F4                 SERDES.Q1CH3_FDRX26
			// wire CELL103.OUT_F5                 SERDES.Q1CH3_FDRX27
			// wire CELL103.OUT_F6                 SERDES.Q1CH3_FDRX28
			// wire CELL103.OUT_F7                 SERDES.Q1CH3_FDRX29
			// wire CELL103.OUT_Q0                 SERDES.Q1CH3_FDRX6
			// wire CELL103.OUT_Q1                 SERDES.Q1CH3_FDRX7
			// wire CELL103.OUT_Q2                 SERDES.Q1CH3_FDRX16
			// wire CELL103.OUT_Q3                 SERDES.Q1CH3_FDRX17
			// wire CELL103.OUT_Q4                 SERDES.Q1CH3_FDRX18
			// wire CELL103.OUT_Q5                 SERDES.Q1CH3_FDRX19
			// wire CELL103.OUT_Q6                 SERDES.Q1CH3_FDRX20
			// wire CELL103.OUT_Q7                 SERDES.Q1CH3_FDRX21
			// wire CELL104.IMUX_A0                SERDES.Q1CH3_FDTX48
			// wire CELL104.IMUX_A1                SERDES.Q1CH3_FDTX49
			// wire CELL104.IMUX_B0                SERDES.Q1CH3_FDTX42
			// wire CELL104.IMUX_B1                SERDES.Q1CH3_FDTX43
			// wire CELL104.IMUX_C0                SERDES.Q1CH3_FDTX36
			// wire CELL104.IMUX_C1                SERDES.Q1CH3_FDTX37
			// wire CELL104.IMUX_D0                SERDES.Q1CH3_FDTX30
			// wire CELL104.IMUX_D1                SERDES.Q1CH3_FDTX31
			// wire CELL104.IMUX_LSR0              SERDES.Q1CH1_FCPIPEPHYRESETN
			// wire CELL104.IMUX_LSR1              SERDES.Q1CH0_FCPIPEPHYRESETN
			// wire CELL104.IMUX_CE0               SERDES.Q1CH0_FCDFERDEN
			// wire CELL104.OUT_F0                 SERDES.Q1CH3_FDRX30
			// wire CELL104.OUT_F1                 SERDES.Q1CH3_FDRX31
			// wire CELL104.OUT_Q0                 SERDES.Q1CH3_FDRX22
			// wire CELL104.OUT_Q1                 SERDES.Q1CH3_FDRX23
			// wire CELL105.IMUX_CLK1_DELAY        SERDES.Q1CH3_FITMRSTOPCLK
			// wire CELL105.OUT_F2                 SERDES.Q1_FDDFEERR3
			// wire CELL105.OUT_F3                 SERDES.Q1_FDDFEERR4
			// wire CELL105.OUT_F4                 SERDES.Q1_FDDFEERR5
			// wire CELL105.OUT_F5                 SERDES.Q1_FDDFEERR6
			// wire CELL105.OUT_F6                 SERDES.Q1_FDDFEERR7
			// wire CELL105.OUT_F7                 SERDES.Q1_FDDFEERR8
			// wire CELL105.OUT_Q3                 SERDES.Q1CH3_FSDFEVLD
			// wire CELL105.OUT_Q4                 SERDES.Q1CH2_FSDFEVLD
			// wire CELL105.OUT_Q5                 SERDES.Q1CH1_FSDFEVLD
			// wire CELL105.OUT_Q6                 SERDES.Q1CH0_FSDFEVLD
			// wire CELL105.OUT_Q7                 SERDES.Q1_FDDFEERR0
			// wire CELL106.IMUX_A4                SERDES.Q1CH1_FCTMRSTOP
			// wire CELL106.IMUX_A5                SERDES.Q1CH0_FCTMRSTOP
			// wire CELL106.IMUX_A6                SERDES.Q1CH3_FCTMRSTART
			// wire CELL106.IMUX_A7                SERDES.Q1CH2_FCTMRSTART
			// wire CELL106.IMUX_CLK0_DELAY        SERDES.Q1CH2_FITMRSTOPCLK
			// wire CELL106.IMUX_CLK1_DELAY        SERDES.Q1CH1_FITMRSTOPCLK
			// wire CELL106.OUT_F0                 SERDES.Q1_FDDFEERR9
			// wire CELL106.OUT_F1                 SERDES.Q1_FDDFEDATA0
			// wire CELL106.OUT_F2                 SERDES.Q1_FDDFEDATA9
			// wire CELL106.OUT_F3                 SERDES.Q1CH3_FSRCDONE
			// wire CELL106.OUT_F4                 SERDES.Q1CH2_FSRCDONE
			// wire CELL106.OUT_F5                 SERDES.Q1CH1_FSRCDONE
			// wire CELL106.OUT_F6                 SERDES.Q1CH0_FSRCDONE
			// wire CELL106.OUT_F7                 SERDES.Q1_FOREFCLK2FPGA
			// wire CELL106.OUT_Q0                 SERDES.Q1_FDDFEERR1
			// wire CELL106.OUT_Q1                 SERDES.Q1_FDDFEERR2
			// wire CELL106.OUT_Q2                 SERDES.Q1_FDDFEDATA1
			// wire CELL106.OUT_Q3                 SERDES.Q1_FDDFEDATA2
			// wire CELL106.OUT_Q4                 SERDES.Q1_FDDFEDATA3
			// wire CELL106.OUT_Q5                 SERDES.Q1_FDDFEDATA4
			// wire CELL106.OUT_Q6                 SERDES.Q1_FDDFEDATA5
			// wire CELL106.OUT_Q7                 SERDES.Q1_FDDFEDATA6
			// wire CELL107.IMUX_A0                SERDES.Q1CH1_FCTMRSTART
			// wire CELL107.IMUX_A1                SERDES.Q1CH0_FCTMRSTART
			// wire CELL107.IMUX_A4                SERDES.Q1_FCDFECOEFF4_5
			// wire CELL107.IMUX_A5                SERDES.Q1_FCDFECOEFF4_6
			// wire CELL107.IMUX_A6                SERDES.Q1_FCDFECOEFF4_7
			// wire CELL107.IMUX_A7                SERDES.Q1_FCDFECOEFF3_0
			// wire CELL107.IMUX_B0                SERDES.Q1CH3_FCTMRSTOP
			// wire CELL107.IMUX_B1                SERDES.Q1CH2_FCTMRSTOP
			// wire CELL107.IMUX_B4                SERDES.Q1_FCDFECOEFF5_7
			// wire CELL107.IMUX_B5                SERDES.Q1_FCDFECOEFF4_0
			// wire CELL107.IMUX_B6                SERDES.Q1_FCDFECOEFF4_1
			// wire CELL107.IMUX_B7                SERDES.Q1_FCDFECOEFF4_2
			// wire CELL107.IMUX_C4                SERDES.Q1_FCDFECOEFF5_1
			// wire CELL107.IMUX_C5                SERDES.Q1_FCDFECOEFF5_2
			// wire CELL107.IMUX_C6                SERDES.Q1_FCDFECOEFF5_3
			// wire CELL107.IMUX_C7                SERDES.Q1_FCDFECOEFF5_4
			// wire CELL107.IMUX_D4                SERDES.Q1_FCDFESIGN1
			// wire CELL107.IMUX_D5                SERDES.Q1_FCDFESIGN2
			// wire CELL107.IMUX_D6                SERDES.Q1_FCDFESIGN3
			// wire CELL107.IMUX_D7                SERDES.Q1_FCDFESIGN4
			// wire CELL107.IMUX_CLK0_DELAY        SERDES.Q1CH0_FITMRSTOPCLK
			// wire CELL107.IMUX_CLK1_DELAY        SERDES.Q1CH3_FITMRSTARTCLK
			// wire CELL107.OUT_F0                 SERDES.Q1D1_FSDM
			// wire CELL107.OUT_F1                 SERDES.Q1D0_FSDM
			// wire CELL107.OUT_F2                 SERDES.Q1CH1_FSSKPADDED
			// wire CELL107.OUT_F3                 SERDES.Q1CH0_FSSKPADDED
			// wire CELL107.OUT_F4                 SERDES.Q1CH3_FDLDRRX
			// wire CELL107.OUT_F5                 SERDES.Q1CH2_FDLDRRX
			// wire CELL107.OUT_F6                 SERDES.Q1CH1_FDLDRRX
			// wire CELL107.OUT_F7                 SERDES.Q1CH0_FDLDRRX
			// wire CELL107.OUT_Q0                 SERDES.Q1_FDDFEDATA7
			// wire CELL107.OUT_Q1                 SERDES.Q1_FDDFEDATA8
			// wire CELL107.OUT_Q2                 SERDES.Q1D1_FSDE
			// wire CELL107.OUT_Q3                 SERDES.Q1D0_FSDE
			// wire CELL107.OUT_Q4                 SERDES.Q1CH3_FSSKPDELETED
			// wire CELL107.OUT_Q5                 SERDES.Q1CH2_FSSKPDELETED
			// wire CELL107.OUT_Q6                 SERDES.Q1CH1_FSSKPDELETED
			// wire CELL107.OUT_Q7                 SERDES.Q1CH0_FSSKPDELETED
			// wire CELL108.IMUX_A0                SERDES.Q1_FCDFECOEFF3_1
			// wire CELL108.IMUX_A1                SERDES.Q1_FCDFECOEFF3_2
			// wire CELL108.IMUX_A4                SERDES.Q1_FCDFECOEFF1_5
			// wire CELL108.IMUX_A5                SERDES.Q1_FCDFECOEFF1_6
			// wire CELL108.IMUX_A6                SERDES.Q1_FCDFECOEFF1_7
			// wire CELL108.IMUX_A7                SERDES.Q1_FCDFECOEFF0_0
			// wire CELL108.IMUX_B0                SERDES.Q1_FCDFECOEFF4_3
			// wire CELL108.IMUX_B1                SERDES.Q1_FCDFECOEFF4_4
			// wire CELL108.IMUX_B4                SERDES.Q1_FCDFECOEFF2_7
			// wire CELL108.IMUX_B5                SERDES.Q1_FCDFECOEFF1_0
			// wire CELL108.IMUX_B6                SERDES.Q1_FCDFECOEFF1_1
			// wire CELL108.IMUX_B7                SERDES.Q1_FCDFECOEFF1_2
			// wire CELL108.IMUX_C0                SERDES.Q1_FCDFECOEFF5_5
			// wire CELL108.IMUX_C1                SERDES.Q1_FCDFECOEFF5_6
			// wire CELL108.IMUX_C4                SERDES.Q1_FCDFECOEFF2_1
			// wire CELL108.IMUX_C5                SERDES.Q1_FCDFECOEFF2_2
			// wire CELL108.IMUX_C6                SERDES.Q1_FCDFECOEFF2_3
			// wire CELL108.IMUX_C7                SERDES.Q1_FCDFECOEFF2_4
			// wire CELL108.IMUX_D0                SERDES.Q1_FCDFESIGN5
			// wire CELL108.IMUX_D1                SERDES.Q1_FCDFECOEFF5_0
			// wire CELL108.IMUX_D4                SERDES.Q1_FCDFECOEFF3_3
			// wire CELL108.IMUX_D5                SERDES.Q1_FCDFECOEFF3_4
			// wire CELL108.IMUX_D6                SERDES.Q1_FCDFECOEFF3_5
			// wire CELL108.IMUX_D7                SERDES.Q1_FCDFECOEFF3_6
			// wire CELL108.IMUX_CLK0_DELAY        SERDES.Q1CH2_FITMRSTARTCLK
			// wire CELL108.IMUX_CLK1_DELAY        SERDES.Q1CH1_FITMRSTARTCLK
			// wire CELL108.OUT_F0                 SERDES.Q1_LSPLLLOL
			// wire CELL108.OUT_F1                 SERDES.Q1_HSPLLLOL
			// wire CELL108.OUT_F2                 SERDES.Q1CH3_FSCCUNDERRUN
			// wire CELL108.OUT_F3                 SERDES.Q1CH2_FSCCUNDERRUN
			// wire CELL108.OUT_F4                 SERDES.Q1CH1_FSCCUNDERRUN
			// wire CELL108.OUT_F5                 SERDES.Q1CH0_FSCCUNDERRUN
			// wire CELL108.OUT_F6                 SERDES.Q1CH3_FSLSM
			// wire CELL108.OUT_F7                 SERDES.Q1CH2_FSLSM
			// wire CELL108.OUT_Q0                 SERDES.Q1CH3_FSSKPADDED
			// wire CELL108.OUT_Q1                 SERDES.Q1CH2_FSSKPADDED
			// wire CELL108.OUT_Q2                 SERDES.Q1CH3_FSRLOL
			// wire CELL108.OUT_Q3                 SERDES.Q1CH2_FSRLOL
			// wire CELL108.OUT_Q4                 SERDES.Q1CH1_FSRLOL
			// wire CELL108.OUT_Q5                 SERDES.Q1CH0_FSRLOL
			// wire CELL108.OUT_Q6                 SERDES.Q1CH3_FSCCOVERRUN
			// wire CELL108.OUT_Q7                 SERDES.Q1CH2_FSCCOVERRUN
			// wire CELL109.IMUX_A0                SERDES.Q1_FCDFECOEFF0_1
			// wire CELL109.IMUX_A1                SERDES.Q1_FCDFECOEFF0_2
			// wire CELL109.IMUX_A4                SERDES.Q1CH0_FCRATE1
			// wire CELL109.IMUX_A5                SERDES.Q1CH0_FCRATE2
			// wire CELL109.IMUX_A6                SERDES.Q1_LSPLLPWRUP
			// wire CELL109.IMUX_A7                SERDES.Q1_HSPLLPWRUP
			// wire CELL109.IMUX_B0                SERDES.Q1_FCDFECOEFF1_3
			// wire CELL109.IMUX_B1                SERDES.Q1_FCDFECOEFF1_4
			// wire CELL109.IMUX_B4                SERDES.Q1CH2_FCRATE1
			// wire CELL109.IMUX_B5                SERDES.Q1CH2_FCRATE2
			// wire CELL109.IMUX_B6                SERDES.Q1CH1_FCRATE0
			// wire CELL109.IMUX_B7                SERDES.Q1CH1_FCRATE1
			// wire CELL109.IMUX_C0                SERDES.Q1_FCDFECOEFF2_5
			// wire CELL109.IMUX_C1                SERDES.Q1_FCDFECOEFF2_6
			// wire CELL109.IMUX_C4                SERDES.Q1_FDDFECHSEL1
			// wire CELL109.IMUX_C5                SERDES.Q1_FCSCANMODE
			// wire CELL109.IMUX_C6                SERDES.Q1CH3_FCRATE0
			// wire CELL109.IMUX_C7                SERDES.Q1CH3_FCRATE1
			// wire CELL109.IMUX_D0                SERDES.Q1_FCDFECOEFF3_7
			// wire CELL109.IMUX_D1                SERDES.Q1_FCDFECOEFF2_0
			// wire CELL109.IMUX_D4                SERDES.Q1_FCDFECOEFF0_3
			// wire CELL109.IMUX_D5                SERDES.Q1_FCDFECOEFF0_4
			// wire CELL109.IMUX_D6                SERDES.Q1_FCDFECOEFF0_5
			// wire CELL109.IMUX_D7                SERDES.Q1_FCDFECOEFF0_6
			// wire CELL109.IMUX_LSR0              SERDES.Q1_HSPLLRST
			// wire CELL109.IMUX_LSR1              SERDES.Q1_LSPLLRST
			// wire CELL109.IMUX_CLK0_DELAY        SERDES.Q1CH0_FITMRSTARTCLK
			// wire CELL109.IMUX_CLK1_DELAY        SERDES.Q1_FITMRCLK
			// wire CELL109.OUT_F0                 SERDES.Q1CH1_FSLSM
			// wire CELL109.OUT_F1                 SERDES.Q1CH0_FSLSM
			// wire CELL109.OUT_F2                 SERDES.Q1CH3_FSPCIEDONE
			// wire CELL109.OUT_F3                 SERDES.Q1CH2_FSPCIEDONE
			// wire CELL109.OUT_F4                 SERDES.Q1CH1_FSPCIEDONE
			// wire CELL109.OUT_F5                 SERDES.Q1CH0_FSPCIEDONE
			// wire CELL109.OUT_F6                 SERDES.Q1CH3_FDRX32
			// wire CELL109.OUT_F7                 SERDES.Q1CH3_FDRX33
			// wire CELL109.OUT_Q0                 SERDES.Q1CH1_FSCCOVERRUN
			// wire CELL109.OUT_Q1                 SERDES.Q1CH0_FSCCOVERRUN
			// wire CELL109.OUT_Q2                 SERDES.Q1CH3_FSRLOS
			// wire CELL109.OUT_Q3                 SERDES.Q1CH2_FSRLOS
			// wire CELL109.OUT_Q4                 SERDES.Q1CH1_FSRLOS
			// wire CELL109.OUT_Q5                 SERDES.Q1CH0_FSRLOS
			// wire CELL109.OUT_Q6                 SERDES.Q1CH3_FSPCIECON
			// wire CELL109.OUT_Q7                 SERDES.Q1CH2_FSPCIECON
			// wire CELL110.IMUX_A0                SERDES.Q1_FCMPWRUP
			// wire CELL110.IMUX_A1                SERDES.Q1CH3_FCRXPWRUP
			// wire CELL110.IMUX_A4                SERDES.Q1CH3_FCLDRTXEN
			// wire CELL110.IMUX_A5                SERDES.Q1CH2_FCLDRTXEN
			// wire CELL110.IMUX_A6                SERDES.Q1CH1_FCLDRTXEN
			// wire CELL110.IMUX_A7                SERDES.Q1CH0_FCLDRTXEN
			// wire CELL110.IMUX_B0                SERDES.Q1CH1_FCRATE2
			// wire CELL110.IMUX_B1                SERDES.Q1CH0_FCRATE0
			// wire CELL110.IMUX_B4                SERDES.Q1CH3_FCALIGNEN
			// wire CELL110.IMUX_B5                SERDES.Q1CH2_FCALIGNEN
			// wire CELL110.IMUX_B6                SERDES.Q1CH1_FCALIGNEN
			// wire CELL110.IMUX_B7                SERDES.Q1CH0_FCALIGNEN
			// wire CELL110.IMUX_C0                SERDES.Q1CH3_FCRATE2
			// wire CELL110.IMUX_C1                SERDES.Q1CH2_FCRATE0
			// wire CELL110.IMUX_C4                SERDES.Q1CH2_FCTXPWRUP
			// wire CELL110.IMUX_C5                SERDES.Q1CH1_FCTXPWRUP
			// wire CELL110.IMUX_C6                SERDES.Q1CH0_FCTXPWRUP
			// wire CELL110.IMUX_C7                SERDES.Q1_FCMRST
			// wire CELL110.IMUX_D0                SERDES.Q1_FCDFECOEFF0_7
			// wire CELL110.IMUX_D1                SERDES.Q1_FDDFECHSEL0
			// wire CELL110.IMUX_D4                SERDES.Q1CH2_FCRXPWRUP
			// wire CELL110.IMUX_D5                SERDES.Q1CH1_FCRXPWRUP
			// wire CELL110.IMUX_D6                SERDES.Q1CH0_FCRXPWRUP
			// wire CELL110.IMUX_D7                SERDES.Q1CH3_FCTXPWRUP
			// wire CELL110.IMUX_LSR0              SERDES.Q1CH3_FCTRST
			// wire CELL110.IMUX_LSR1              SERDES.Q1CH2_FCTRST
			// wire CELL110.OUT_F0                 SERDES.Q1CH3_FDRX34
			// wire CELL110.OUT_F1                 SERDES.Q1CH3_FDRX35
			// wire CELL110.OUT_F2                 SERDES.Q1CH3_FDRX42
			// wire CELL110.OUT_F3                 SERDES.Q1CH3_FDRX43
			// wire CELL110.OUT_F4                 SERDES.Q1CH3_FDRX44
			// wire CELL110.OUT_F5                 SERDES.Q1CH3_FDRX45
			// wire CELL110.OUT_F6                 SERDES.Q1CH3_FDRX46
			// wire CELL110.OUT_F7                 SERDES.Q1CH3_FDRX47
			// wire CELL110.OUT_Q0                 SERDES.Q1CH1_FSPCIECON
			// wire CELL110.OUT_Q1                 SERDES.Q1CH0_FSPCIECON
			// wire CELL110.OUT_Q2                 SERDES.Q1CH3_FDRX36
			// wire CELL110.OUT_Q3                 SERDES.Q1CH3_FDRX37
			// wire CELL110.OUT_Q4                 SERDES.Q1CH3_FDRX38
			// wire CELL110.OUT_Q5                 SERDES.Q1CH3_FDRX39
			// wire CELL110.OUT_Q6                 SERDES.Q1CH3_FDRX40
			// wire CELL110.OUT_Q7                 SERDES.Q1CH3_FDRX41
			// wire CELL116.IMUX_A2                SERDES.Q2CH0_FCLDRTXEN
			// wire CELL116.IMUX_A3                SERDES.Q2CH1_FCLDRTXEN
			// wire CELL116.IMUX_A4                SERDES.Q2CH2_FCLDRTXEN
			// wire CELL116.IMUX_A5                SERDES.Q2CH3_FCLDRTXEN
			// wire CELL116.IMUX_B2                SERDES.Q2CH0_FCALIGNEN
			// wire CELL116.IMUX_B3                SERDES.Q2CH1_FCALIGNEN
			// wire CELL116.IMUX_B4                SERDES.Q2CH2_FCALIGNEN
			// wire CELL116.IMUX_B5                SERDES.Q2CH3_FCALIGNEN
			// wire CELL116.IMUX_C2                SERDES.Q2_FCMRST
			// wire CELL116.IMUX_C3                SERDES.Q2CH0_FCTXPWRUP
			// wire CELL116.IMUX_C4                SERDES.Q2CH1_FCTXPWRUP
			// wire CELL116.IMUX_C5                SERDES.Q2CH2_FCTXPWRUP
			// wire CELL116.IMUX_D2                SERDES.Q2CH3_FCTXPWRUP
			// wire CELL116.IMUX_D3                SERDES.Q2CH0_FCRXPWRUP
			// wire CELL116.IMUX_D4                SERDES.Q2CH1_FCRXPWRUP
			// wire CELL116.IMUX_D5                SERDES.Q2CH2_FCRXPWRUP
			// wire CELL116.OUT_F2                 SERDES.Q2CH3_FDRX47
			// wire CELL116.OUT_F3                 SERDES.Q2CH3_FDRX46
			// wire CELL116.OUT_F4                 SERDES.Q2CH3_FDRX45
			// wire CELL116.OUT_F5                 SERDES.Q2CH3_FDRX44
			// wire CELL116.OUT_F6                 SERDES.Q2CH3_FDRX43
			// wire CELL116.OUT_F7                 SERDES.Q2CH3_FDRX42
			// wire CELL116.OUT_Q2                 SERDES.Q2CH3_FDRX41
			// wire CELL116.OUT_Q3                 SERDES.Q2CH3_FDRX40
			// wire CELL116.OUT_Q4                 SERDES.Q2CH3_FDRX39
			// wire CELL116.OUT_Q5                 SERDES.Q2CH3_FDRX38
			// wire CELL116.OUT_Q6                 SERDES.Q2CH3_FDRX37
			// wire CELL116.OUT_Q7                 SERDES.Q2CH3_FDRX36
			// wire CELL117.IMUX_A0                SERDES.Q2CH3_FCRXPWRUP
			// wire CELL117.IMUX_A1                SERDES.Q2_FCMPWRUP
			// wire CELL117.IMUX_A2                SERDES.Q2_HSPLLPWRUP
			// wire CELL117.IMUX_A3                SERDES.Q2_LSPLLPWRUP
			// wire CELL117.IMUX_A4                SERDES.Q2CH0_FCRATE2
			// wire CELL117.IMUX_A5                SERDES.Q2CH0_FCRATE1
			// wire CELL117.IMUX_B0                SERDES.Q2CH0_FCRATE0
			// wire CELL117.IMUX_B1                SERDES.Q2CH1_FCRATE2
			// wire CELL117.IMUX_B2                SERDES.Q2CH1_FCRATE1
			// wire CELL117.IMUX_B3                SERDES.Q2CH1_FCRATE0
			// wire CELL117.IMUX_B4                SERDES.Q2CH2_FCRATE2
			// wire CELL117.IMUX_B5                SERDES.Q2CH2_FCRATE1
			// wire CELL117.IMUX_C0                SERDES.Q2CH2_FCRATE0
			// wire CELL117.IMUX_C1                SERDES.Q2CH3_FCRATE2
			// wire CELL117.IMUX_C2                SERDES.Q2CH3_FCRATE1
			// wire CELL117.IMUX_C3                SERDES.Q2CH3_FCRATE0
			// wire CELL117.IMUX_C4                SERDES.Q2_FCSCANMODE
			// wire CELL117.IMUX_C5                SERDES.Q2_FDDFECHSEL1
			// wire CELL117.IMUX_D0                SERDES.Q2_FDDFECHSEL0
			// wire CELL117.IMUX_D1                SERDES.Q2_FCDFECOEFF0_7
			// wire CELL117.IMUX_D2                SERDES.Q2_FCDFECOEFF0_6
			// wire CELL117.IMUX_D3                SERDES.Q2_FCDFECOEFF0_5
			// wire CELL117.IMUX_D4                SERDES.Q2_FCDFECOEFF0_4
			// wire CELL117.IMUX_D5                SERDES.Q2_FCDFECOEFF0_3
			// wire CELL117.IMUX_LSR0              SERDES.Q2CH2_FCTRST
			// wire CELL117.IMUX_LSR1              SERDES.Q2CH3_FCTRST
			// wire CELL117.IMUX_CLK0_DELAY        SERDES.Q2_FITMRCLK
			// wire CELL117.IMUX_CLK1_DELAY        SERDES.Q2CH0_FITMRSTARTCLK
			// wire CELL117.OUT_F0                 SERDES.Q2CH3_FDRX35
			// wire CELL117.OUT_F1                 SERDES.Q2CH3_FDRX34
			// wire CELL117.OUT_F2                 SERDES.Q2CH3_FDRX33
			// wire CELL117.OUT_F3                 SERDES.Q2CH3_FDRX32
			// wire CELL117.OUT_F4                 SERDES.Q2CH0_FSPCIEDONE
			// wire CELL117.OUT_F5                 SERDES.Q2CH1_FSPCIEDONE
			// wire CELL117.OUT_F6                 SERDES.Q2CH2_FSPCIEDONE
			// wire CELL117.OUT_F7                 SERDES.Q2CH3_FSPCIEDONE
			// wire CELL117.OUT_Q0                 SERDES.Q2CH0_FSPCIECON
			// wire CELL117.OUT_Q1                 SERDES.Q2CH1_FSPCIECON
			// wire CELL117.OUT_Q2                 SERDES.Q2CH2_FSPCIECON
			// wire CELL117.OUT_Q3                 SERDES.Q2CH3_FSPCIECON
			// wire CELL117.OUT_Q4                 SERDES.Q2CH0_FSRLOS
			// wire CELL117.OUT_Q5                 SERDES.Q2CH1_FSRLOS
			// wire CELL117.OUT_Q6                 SERDES.Q2CH2_FSRLOS
			// wire CELL117.OUT_Q7                 SERDES.Q2CH3_FSRLOS
			// wire CELL118.IMUX_A0                SERDES.Q2_FCDFECOEFF0_2
			// wire CELL118.IMUX_A1                SERDES.Q2_FCDFECOEFF0_1
			// wire CELL118.IMUX_A2                SERDES.Q2_FCDFECOEFF0_0
			// wire CELL118.IMUX_A3                SERDES.Q2_FCDFECOEFF1_7
			// wire CELL118.IMUX_A4                SERDES.Q2_FCDFECOEFF1_6
			// wire CELL118.IMUX_A5                SERDES.Q2_FCDFECOEFF1_5
			// wire CELL118.IMUX_B0                SERDES.Q2_FCDFECOEFF1_4
			// wire CELL118.IMUX_B1                SERDES.Q2_FCDFECOEFF1_3
			// wire CELL118.IMUX_B2                SERDES.Q2_FCDFECOEFF1_2
			// wire CELL118.IMUX_B3                SERDES.Q2_FCDFECOEFF1_1
			// wire CELL118.IMUX_B4                SERDES.Q2_FCDFECOEFF1_0
			// wire CELL118.IMUX_B5                SERDES.Q2_FCDFECOEFF2_7
			// wire CELL118.IMUX_C0                SERDES.Q2_FCDFECOEFF2_6
			// wire CELL118.IMUX_C1                SERDES.Q2_FCDFECOEFF2_5
			// wire CELL118.IMUX_C2                SERDES.Q2_FCDFECOEFF2_4
			// wire CELL118.IMUX_C3                SERDES.Q2_FCDFECOEFF2_3
			// wire CELL118.IMUX_C4                SERDES.Q2_FCDFECOEFF2_2
			// wire CELL118.IMUX_C5                SERDES.Q2_FCDFECOEFF2_1
			// wire CELL118.IMUX_D0                SERDES.Q2_FCDFECOEFF2_0
			// wire CELL118.IMUX_D1                SERDES.Q2_FCDFECOEFF3_7
			// wire CELL118.IMUX_D2                SERDES.Q2_FCDFECOEFF3_6
			// wire CELL118.IMUX_D3                SERDES.Q2_FCDFECOEFF3_5
			// wire CELL118.IMUX_D4                SERDES.Q2_FCDFECOEFF3_4
			// wire CELL118.IMUX_D5                SERDES.Q2_FCDFECOEFF3_3
			// wire CELL118.IMUX_LSR0              SERDES.Q2_LSPLLRST
			// wire CELL118.IMUX_LSR1              SERDES.Q2_HSPLLRST
			// wire CELL118.IMUX_CLK0_DELAY        SERDES.Q2CH1_FITMRSTARTCLK
			// wire CELL118.IMUX_CLK1_DELAY        SERDES.Q2CH2_FITMRSTARTCLK
			// wire CELL118.OUT_F0                 SERDES.Q2CH0_FSLSM
			// wire CELL118.OUT_F1                 SERDES.Q2CH1_FSLSM
			// wire CELL118.OUT_F2                 SERDES.Q2CH2_FSLSM
			// wire CELL118.OUT_F3                 SERDES.Q2CH3_FSLSM
			// wire CELL118.OUT_F4                 SERDES.Q2CH0_FSCCUNDERRUN
			// wire CELL118.OUT_F5                 SERDES.Q2CH1_FSCCUNDERRUN
			// wire CELL118.OUT_F6                 SERDES.Q2CH2_FSCCUNDERRUN
			// wire CELL118.OUT_F7                 SERDES.Q2CH3_FSCCUNDERRUN
			// wire CELL118.OUT_Q0                 SERDES.Q2CH0_FSCCOVERRUN
			// wire CELL118.OUT_Q1                 SERDES.Q2CH1_FSCCOVERRUN
			// wire CELL118.OUT_Q2                 SERDES.Q2CH2_FSCCOVERRUN
			// wire CELL118.OUT_Q3                 SERDES.Q2CH3_FSCCOVERRUN
			// wire CELL118.OUT_Q4                 SERDES.Q2CH0_FSRLOL
			// wire CELL118.OUT_Q5                 SERDES.Q2CH1_FSRLOL
			// wire CELL118.OUT_Q6                 SERDES.Q2CH2_FSRLOL
			// wire CELL118.OUT_Q7                 SERDES.Q2CH3_FSRLOL
			// wire CELL119.IMUX_A0                SERDES.Q2_FCDFECOEFF3_2
			// wire CELL119.IMUX_A1                SERDES.Q2_FCDFECOEFF3_1
			// wire CELL119.IMUX_A2                SERDES.Q2_FCDFECOEFF3_0
			// wire CELL119.IMUX_A3                SERDES.Q2_FCDFECOEFF4_7
			// wire CELL119.IMUX_A4                SERDES.Q2_FCDFECOEFF4_6
			// wire CELL119.IMUX_A5                SERDES.Q2_FCDFECOEFF4_5
			// wire CELL119.IMUX_B0                SERDES.Q2_FCDFECOEFF4_4
			// wire CELL119.IMUX_B1                SERDES.Q2_FCDFECOEFF4_3
			// wire CELL119.IMUX_B2                SERDES.Q2_FCDFECOEFF4_2
			// wire CELL119.IMUX_B3                SERDES.Q2_FCDFECOEFF4_1
			// wire CELL119.IMUX_B4                SERDES.Q2_FCDFECOEFF4_0
			// wire CELL119.IMUX_B5                SERDES.Q2_FCDFECOEFF5_7
			// wire CELL119.IMUX_C0                SERDES.Q2_FCDFECOEFF5_6
			// wire CELL119.IMUX_C1                SERDES.Q2_FCDFECOEFF5_5
			// wire CELL119.IMUX_C2                SERDES.Q2_FCDFECOEFF5_4
			// wire CELL119.IMUX_C3                SERDES.Q2_FCDFECOEFF5_3
			// wire CELL119.IMUX_C4                SERDES.Q2_FCDFECOEFF5_2
			// wire CELL119.IMUX_C5                SERDES.Q2_FCDFECOEFF5_1
			// wire CELL119.IMUX_D0                SERDES.Q2_FCDFECOEFF5_0
			// wire CELL119.IMUX_D1                SERDES.Q2_FCDFESIGN5
			// wire CELL119.IMUX_D2                SERDES.Q2_FCDFESIGN4
			// wire CELL119.IMUX_D3                SERDES.Q2_FCDFESIGN3
			// wire CELL119.IMUX_D4                SERDES.Q2_FCDFESIGN2
			// wire CELL119.IMUX_D5                SERDES.Q2_FCDFESIGN1
			// wire CELL119.IMUX_CLK0_DELAY        SERDES.Q2CH3_FITMRSTARTCLK
			// wire CELL119.IMUX_CLK1_DELAY        SERDES.Q2CH0_FITMRSTOPCLK
			// wire CELL119.OUT_F0                 SERDES.Q2_HSPLLLOL
			// wire CELL119.OUT_F1                 SERDES.Q2_LSPLLLOL
			// wire CELL119.OUT_F2                 SERDES.Q2CH0_FDLDRRX
			// wire CELL119.OUT_F3                 SERDES.Q2CH1_FDLDRRX
			// wire CELL119.OUT_F4                 SERDES.Q2CH2_FDLDRRX
			// wire CELL119.OUT_F5                 SERDES.Q2CH3_FDLDRRX
			// wire CELL119.OUT_F6                 SERDES.Q2CH0_FSSKPADDED
			// wire CELL119.OUT_F7                 SERDES.Q2CH1_FSSKPADDED
			// wire CELL119.OUT_Q0                 SERDES.Q2CH2_FSSKPADDED
			// wire CELL119.OUT_Q1                 SERDES.Q2CH3_FSSKPADDED
			// wire CELL119.OUT_Q2                 SERDES.Q2CH0_FSSKPDELETED
			// wire CELL119.OUT_Q3                 SERDES.Q2CH1_FSSKPDELETED
			// wire CELL119.OUT_Q4                 SERDES.Q2CH2_FSSKPDELETED
			// wire CELL119.OUT_Q5                 SERDES.Q2CH3_FSSKPDELETED
			// wire CELL119.OUT_Q6                 SERDES.Q2D0_FSDE
			// wire CELL119.OUT_Q7                 SERDES.Q2D1_FSDE
			// wire CELL120.IMUX_A0                SERDES.Q2CH0_FCTMRSTART
			// wire CELL120.IMUX_A1                SERDES.Q2CH1_FCTMRSTART
			// wire CELL120.IMUX_A2                SERDES.Q2CH2_FCTMRSTART
			// wire CELL120.IMUX_A3                SERDES.Q2CH3_FCTMRSTART
			// wire CELL120.IMUX_A4                SERDES.Q2CH0_FCTMRSTOP
			// wire CELL120.IMUX_A5                SERDES.Q2CH1_FCTMRSTOP
			// wire CELL120.IMUX_B0                SERDES.Q2CH2_FCTMRSTOP
			// wire CELL120.IMUX_B1                SERDES.Q2CH3_FCTMRSTOP
			// wire CELL120.IMUX_CLK0_DELAY        SERDES.Q2CH1_FITMRSTOPCLK
			// wire CELL120.IMUX_CLK1_DELAY        SERDES.Q2CH2_FITMRSTOPCLK
			// wire CELL120.OUT_F0                 SERDES.Q2D0_FSDM
			// wire CELL120.OUT_F1                 SERDES.Q2D1_FSDM
			// wire CELL120.OUT_F2                 SERDES.Q2_FOREFCLK2FPGA
			// wire CELL120.OUT_F3                 SERDES.Q2CH0_FSRCDONE
			// wire CELL120.OUT_F4                 SERDES.Q2CH1_FSRCDONE
			// wire CELL120.OUT_F5                 SERDES.Q2CH2_FSRCDONE
			// wire CELL120.OUT_F6                 SERDES.Q2CH3_FSRCDONE
			// wire CELL120.OUT_F7                 SERDES.Q2_FDDFEDATA9
			// wire CELL120.OUT_Q0                 SERDES.Q2_FDDFEDATA8
			// wire CELL120.OUT_Q1                 SERDES.Q2_FDDFEDATA7
			// wire CELL120.OUT_Q2                 SERDES.Q2_FDDFEDATA6
			// wire CELL120.OUT_Q3                 SERDES.Q2_FDDFEDATA5
			// wire CELL120.OUT_Q4                 SERDES.Q2_FDDFEDATA4
			// wire CELL120.OUT_Q5                 SERDES.Q2_FDDFEDATA3
			// wire CELL120.OUT_Q6                 SERDES.Q2_FDDFEDATA2
			// wire CELL120.OUT_Q7                 SERDES.Q2_FDDFEDATA1
			// wire CELL121.IMUX_CLK0_DELAY        SERDES.Q2CH3_FITMRSTOPCLK
			// wire CELL121.OUT_F0                 SERDES.Q2_FDDFEDATA0
			// wire CELL121.OUT_F1                 SERDES.Q2_FDDFEERR9
			// wire CELL121.OUT_F2                 SERDES.Q2_FDDFEERR8
			// wire CELL121.OUT_F3                 SERDES.Q2_FDDFEERR7
			// wire CELL121.OUT_F4                 SERDES.Q2_FDDFEERR6
			// wire CELL121.OUT_F5                 SERDES.Q2_FDDFEERR5
			// wire CELL121.OUT_F6                 SERDES.Q2_FDDFEERR4
			// wire CELL121.OUT_F7                 SERDES.Q2_FDDFEERR3
			// wire CELL121.OUT_Q0                 SERDES.Q2_FDDFEERR2
			// wire CELL121.OUT_Q1                 SERDES.Q2_FDDFEERR1
			// wire CELL121.OUT_Q2                 SERDES.Q2_FDDFEERR0
			// wire CELL121.OUT_Q3                 SERDES.Q2CH0_FSDFEVLD
			// wire CELL121.OUT_Q4                 SERDES.Q2CH1_FSDFEVLD
			// wire CELL121.OUT_Q5                 SERDES.Q2CH2_FSDFEVLD
			// wire CELL121.OUT_Q6                 SERDES.Q2CH3_FSDFEVLD
			// wire CELL122.IMUX_A6                SERDES.Q2CH3_FDTX49
			// wire CELL122.IMUX_A7                SERDES.Q2CH3_FDTX48
			// wire CELL122.IMUX_B6                SERDES.Q2CH3_FDTX43
			// wire CELL122.IMUX_B7                SERDES.Q2CH3_FDTX42
			// wire CELL122.IMUX_C6                SERDES.Q2CH3_FDTX37
			// wire CELL122.IMUX_C7                SERDES.Q2CH3_FDTX36
			// wire CELL122.IMUX_D6                SERDES.Q2CH3_FDTX31
			// wire CELL122.IMUX_D7                SERDES.Q2CH3_FDTX30
			// wire CELL122.IMUX_LSR0              SERDES.Q2CH0_FCPIPEPHYRESETN
			// wire CELL122.IMUX_LSR1              SERDES.Q2CH1_FCPIPEPHYRESETN
			// wire CELL122.IMUX_CE3               SERDES.Q2CH0_FCDFERDEN
			// wire CELL122.OUT_F6                 SERDES.Q2CH3_FDRX31
			// wire CELL122.OUT_F7                 SERDES.Q2CH3_FDRX30
			// wire CELL122.OUT_Q6                 SERDES.Q2CH3_FDRX23
			// wire CELL122.OUT_Q7                 SERDES.Q2CH3_FDRX22
			// wire CELL123.IMUX_A0                SERDES.Q2CH3_FDTX47
			// wire CELL123.IMUX_A1                SERDES.Q2CH3_FDTX46
			// wire CELL123.IMUX_A2                SERDES.Q2CH3_FDTX45
			// wire CELL123.IMUX_A3                SERDES.Q2CH3_FDTX44
			// wire CELL123.IMUX_A6                SERDES.Q2CH3_FDTX25
			// wire CELL123.IMUX_A7                SERDES.Q2CH3_FDTX24
			// wire CELL123.IMUX_B0                SERDES.Q2CH3_FDTX41
			// wire CELL123.IMUX_B1                SERDES.Q2CH3_FDTX40
			// wire CELL123.IMUX_B2                SERDES.Q2CH3_FDTX39
			// wire CELL123.IMUX_B3                SERDES.Q2CH3_FDTX38
			// wire CELL123.IMUX_B6                SERDES.Q2CH3_FDTX19
			// wire CELL123.IMUX_B7                SERDES.Q2CH3_FDTX18
			// wire CELL123.IMUX_C0                SERDES.Q2CH3_FDTX35
			// wire CELL123.IMUX_C1                SERDES.Q2CH3_FDTX34
			// wire CELL123.IMUX_C2                SERDES.Q2CH3_FDTX33
			// wire CELL123.IMUX_C3                SERDES.Q2CH3_FDTX32
			// wire CELL123.IMUX_C6                SERDES.Q2CH3_FDTX13
			// wire CELL123.IMUX_C7                SERDES.Q2CH3_FDTX12
			// wire CELL123.IMUX_D0                SERDES.Q2CH3_FDTX29
			// wire CELL123.IMUX_D1                SERDES.Q2CH3_FDTX28
			// wire CELL123.IMUX_D2                SERDES.Q2CH3_FDTX27
			// wire CELL123.IMUX_D3                SERDES.Q2CH3_FDTX26
			// wire CELL123.IMUX_D6                SERDES.Q2CH3_FDTX7
			// wire CELL123.IMUX_D7                SERDES.Q2CH3_FDTX6
			// wire CELL123.IMUX_LSR0              SERDES.Q2CH2_FCPIPEPHYRESETN
			// wire CELL123.IMUX_LSR1              SERDES.Q2CH3_FCPIPEPHYRESETN
			// wire CELL123.IMUX_CLK0_DELAY        SERDES.Q2_LSPLLREFCLKI
			// wire CELL123.IMUX_CLK1_DELAY        SERDES.Q2_HSPLLREFCLKI
			// wire CELL123.IMUX_CE0               SERDES.Q2CH1_FCDFERDEN
			// wire CELL123.IMUX_CE1               SERDES.Q2CH2_FCDFERDEN
			// wire CELL123.IMUX_CE2               SERDES.Q2CH3_FCDFERDEN
			// wire CELL123.IMUX_CE3               SERDES.Q2CH0_FCDFEUPD
			// wire CELL123.OUT_F0                 SERDES.Q2CH3_FDRX29
			// wire CELL123.OUT_F1                 SERDES.Q2CH3_FDRX28
			// wire CELL123.OUT_F2                 SERDES.Q2CH3_FDRX27
			// wire CELL123.OUT_F3                 SERDES.Q2CH3_FDRX26
			// wire CELL123.OUT_F4                 SERDES.Q2CH3_FDRX25
			// wire CELL123.OUT_F5                 SERDES.Q2CH3_FDRX24
			// wire CELL123.OUT_F6                 SERDES.Q2CH3_FDRX15
			// wire CELL123.OUT_F7                 SERDES.Q2CH3_FDRX14
			// wire CELL123.OUT_Q0                 SERDES.Q2CH3_FDRX21
			// wire CELL123.OUT_Q1                 SERDES.Q2CH3_FDRX20
			// wire CELL123.OUT_Q2                 SERDES.Q2CH3_FDRX19
			// wire CELL123.OUT_Q3                 SERDES.Q2CH3_FDRX18
			// wire CELL123.OUT_Q4                 SERDES.Q2CH3_FDRX17
			// wire CELL123.OUT_Q5                 SERDES.Q2CH3_FDRX16
			// wire CELL123.OUT_Q6                 SERDES.Q2CH3_FDRX7
			// wire CELL123.OUT_Q7                 SERDES.Q2CH3_FDRX6
			// wire CELL124.IMUX_A0                SERDES.Q2CH3_FDTX23
			// wire CELL124.IMUX_A1                SERDES.Q2CH3_FDTX22
			// wire CELL124.IMUX_A2                SERDES.Q2CH3_FDTX21
			// wire CELL124.IMUX_A3                SERDES.Q2CH3_FDTX20
			// wire CELL124.IMUX_A6                SERDES.Q2CH3_FDTX1
			// wire CELL124.IMUX_A7                SERDES.Q2CH3_FDTX0
			// wire CELL124.IMUX_B0                SERDES.Q2CH3_FDTX17
			// wire CELL124.IMUX_B1                SERDES.Q2CH3_FDTX16
			// wire CELL124.IMUX_B2                SERDES.Q2CH3_FDTX15
			// wire CELL124.IMUX_B3                SERDES.Q2CH3_FDTX14
			// wire CELL124.IMUX_B6                SERDES.Q2CH2_FDTX45
			// wire CELL124.IMUX_B7                SERDES.Q2CH2_FDTX44
			// wire CELL124.IMUX_C0                SERDES.Q2CH3_FDTX11
			// wire CELL124.IMUX_C1                SERDES.Q2CH3_FDTX10
			// wire CELL124.IMUX_C2                SERDES.Q2CH3_FDTX9
			// wire CELL124.IMUX_C3                SERDES.Q2CH3_FDTX8
			// wire CELL124.IMUX_C6                SERDES.Q2CH2_FDTX39
			// wire CELL124.IMUX_C7                SERDES.Q2CH2_FDTX38
			// wire CELL124.IMUX_D0                SERDES.Q2CH3_FDTX5
			// wire CELL124.IMUX_D1                SERDES.Q2CH3_FDTX4
			// wire CELL124.IMUX_D2                SERDES.Q2CH3_FDTX3
			// wire CELL124.IMUX_D3                SERDES.Q2CH3_FDTX2
			// wire CELL124.IMUX_D6                SERDES.Q2CH2_FDTX33
			// wire CELL124.IMUX_D7                SERDES.Q2CH2_FDTX32
			// wire CELL124.IMUX_LSR0              SERDES.Q2D0_FCDERST
			// wire CELL124.IMUX_LSR1              SERDES.Q2D1_FCDERST
			// wire CELL124.IMUX_CLK0_DELAY        SERDES.Q2CH1_FIREFRXCLK
			// wire CELL124.IMUX_CLK1_DELAY        SERDES.Q2CH0_FIREFRXCLK
			// wire CELL124.IMUX_CE0               SERDES.Q2CH1_FCDFEUPD
			// wire CELL124.IMUX_CE1               SERDES.Q2CH2_FCDFEUPD
			// wire CELL124.IMUX_CE2               SERDES.Q2CH3_FCDFEUPD
			// wire CELL124.OUT_F0                 SERDES.Q2CH3_FDRX13
			// wire CELL124.OUT_F1                 SERDES.Q2CH3_FDRX12
			// wire CELL124.OUT_F2                 SERDES.Q2CH3_FDRX11
			// wire CELL124.OUT_F3                 SERDES.Q2CH3_FDRX10
			// wire CELL124.OUT_F4                 SERDES.Q2CH3_FDRX9
			// wire CELL124.OUT_F5                 SERDES.Q2CH3_FDRX8
			// wire CELL124.OUT_F6                 SERDES.Q2CH2_FDRX47
			// wire CELL124.OUT_F7                 SERDES.Q2CH2_FDRX46
			// wire CELL124.OUT_Q0                 SERDES.Q2CH3_FDRX5
			// wire CELL124.OUT_Q1                 SERDES.Q2CH3_FDRX4
			// wire CELL124.OUT_Q2                 SERDES.Q2CH3_FDRX3
			// wire CELL124.OUT_Q3                 SERDES.Q2CH3_FDRX2
			// wire CELL124.OUT_Q4                 SERDES.Q2CH3_FDRX1
			// wire CELL124.OUT_Q5                 SERDES.Q2CH3_FDRX0
			// wire CELL124.OUT_Q6                 SERDES.Q2CH2_FDRX39
			// wire CELL124.OUT_Q7                 SERDES.Q2CH2_FDRX38
			// wire CELL125.IMUX_A0                SERDES.Q2CH2_FDTX49
			// wire CELL125.IMUX_A1                SERDES.Q2CH2_FDTX48
			// wire CELL125.IMUX_A2                SERDES.Q2CH2_FDTX47
			// wire CELL125.IMUX_A3                SERDES.Q2CH2_FDTX46
			// wire CELL125.IMUX_A6                SERDES.Q2CH2_FDTX27
			// wire CELL125.IMUX_A7                SERDES.Q2CH2_FDTX26
			// wire CELL125.IMUX_B0                SERDES.Q2CH2_FDTX43
			// wire CELL125.IMUX_B1                SERDES.Q2CH2_FDTX42
			// wire CELL125.IMUX_B2                SERDES.Q2CH2_FDTX41
			// wire CELL125.IMUX_B3                SERDES.Q2CH2_FDTX40
			// wire CELL125.IMUX_B6                SERDES.Q2CH2_FDTX21
			// wire CELL125.IMUX_B7                SERDES.Q2CH2_FDTX20
			// wire CELL125.IMUX_C0                SERDES.Q2CH2_FDTX37
			// wire CELL125.IMUX_C1                SERDES.Q2CH2_FDTX36
			// wire CELL125.IMUX_C2                SERDES.Q2CH2_FDTX35
			// wire CELL125.IMUX_C3                SERDES.Q2CH2_FDTX34
			// wire CELL125.IMUX_C6                SERDES.Q2CH2_FDTX15
			// wire CELL125.IMUX_C7                SERDES.Q2CH2_FDTX14
			// wire CELL125.IMUX_D0                SERDES.Q2CH2_FDTX31
			// wire CELL125.IMUX_D1                SERDES.Q2CH2_FDTX30
			// wire CELL125.IMUX_D2                SERDES.Q2CH2_FDTX29
			// wire CELL125.IMUX_D3                SERDES.Q2CH2_FDTX28
			// wire CELL125.IMUX_D6                SERDES.Q2CH2_FDTX9
			// wire CELL125.IMUX_D7                SERDES.Q2CH2_FDTX8
			// wire CELL125.IMUX_LSR0              SERDES.Q2CH0_FCPCSTXRST
			// wire CELL125.IMUX_LSR1              SERDES.Q2CH1_FCPCSTXRST
			// wire CELL125.IMUX_CLK0_DELAY        SERDES.Q2CH3_FIREFRXCLK
			// wire CELL125.IMUX_CLK1_DELAY        SERDES.Q2CH2_FIREFRXCLK
			// wire CELL125.OUT_F0                 SERDES.Q2CH2_FDRX45
			// wire CELL125.OUT_F1                 SERDES.Q2CH2_FDRX44
			// wire CELL125.OUT_F2                 SERDES.Q2CH2_FDRX43
			// wire CELL125.OUT_F3                 SERDES.Q2CH2_FDRX42
			// wire CELL125.OUT_F4                 SERDES.Q2CH2_FDRX41
			// wire CELL125.OUT_F5                 SERDES.Q2CH2_FDRX40
			// wire CELL125.OUT_F6                 SERDES.Q2CH2_FDRX31
			// wire CELL125.OUT_F7                 SERDES.Q2CH2_FDRX30
			// wire CELL125.OUT_Q0                 SERDES.Q2CH2_FDRX37
			// wire CELL125.OUT_Q1                 SERDES.Q2CH2_FDRX36
			// wire CELL125.OUT_Q2                 SERDES.Q2CH2_FDRX35
			// wire CELL125.OUT_Q3                 SERDES.Q2CH2_FDRX34
			// wire CELL125.OUT_Q4                 SERDES.Q2CH2_FDRX33
			// wire CELL125.OUT_Q5                 SERDES.Q2CH2_FDRX32
			// wire CELL125.OUT_Q6                 SERDES.Q2CH2_FDRX23
			// wire CELL125.OUT_Q7                 SERDES.Q2CH2_FDRX22
			// wire CELL126.IMUX_A0                SERDES.Q2CH2_FDTX25
			// wire CELL126.IMUX_A1                SERDES.Q2CH2_FDTX24
			// wire CELL126.IMUX_A2                SERDES.Q2CH2_FDTX23
			// wire CELL126.IMUX_A3                SERDES.Q2CH2_FDTX22
			// wire CELL126.IMUX_A6                SERDES.Q2CH2_FDTX3
			// wire CELL126.IMUX_A7                SERDES.Q2CH2_FDTX2
			// wire CELL126.IMUX_B0                SERDES.Q2CH2_FDTX19
			// wire CELL126.IMUX_B1                SERDES.Q2CH2_FDTX18
			// wire CELL126.IMUX_B2                SERDES.Q2CH2_FDTX17
			// wire CELL126.IMUX_B3                SERDES.Q2CH2_FDTX16
			// wire CELL126.IMUX_B6                SERDES.Q2CH1_FDTX47
			// wire CELL126.IMUX_B7                SERDES.Q2CH1_FDTX46
			// wire CELL126.IMUX_C0                SERDES.Q2CH2_FDTX13
			// wire CELL126.IMUX_C1                SERDES.Q2CH2_FDTX12
			// wire CELL126.IMUX_C2                SERDES.Q2CH2_FDTX11
			// wire CELL126.IMUX_C3                SERDES.Q2CH2_FDTX10
			// wire CELL126.IMUX_C6                SERDES.Q2CH1_FDTX41
			// wire CELL126.IMUX_C7                SERDES.Q2CH1_FDTX40
			// wire CELL126.IMUX_D0                SERDES.Q2CH2_FDTX7
			// wire CELL126.IMUX_D1                SERDES.Q2CH2_FDTX6
			// wire CELL126.IMUX_D2                SERDES.Q2CH2_FDTX5
			// wire CELL126.IMUX_D3                SERDES.Q2CH2_FDTX4
			// wire CELL126.IMUX_D6                SERDES.Q2CH1_FDTX35
			// wire CELL126.IMUX_D7                SERDES.Q2CH1_FDTX34
			// wire CELL126.IMUX_LSR0              SERDES.Q2CH2_FCPCSTXRST
			// wire CELL126.IMUX_LSR1              SERDES.Q2CH3_FCPCSTXRST
			// wire CELL126.IMUX_CLK0_DELAY        SERDES.Q2CH1_FIRCLK
			// wire CELL126.IMUX_CLK1_DELAY        SERDES.Q2CH0_FIRCLK
			// wire CELL126.OUT_F0                 SERDES.Q2CH2_FDRX29
			// wire CELL126.OUT_F1                 SERDES.Q2CH2_FDRX28
			// wire CELL126.OUT_F2                 SERDES.Q2CH2_FDRX27
			// wire CELL126.OUT_F3                 SERDES.Q2CH2_FDRX26
			// wire CELL126.OUT_F4                 SERDES.Q2CH2_FDRX25
			// wire CELL126.OUT_F5                 SERDES.Q2CH2_FDRX24
			// wire CELL126.OUT_F6                 SERDES.Q2CH2_FDRX15
			// wire CELL126.OUT_F7                 SERDES.Q2CH2_FDRX14
			// wire CELL126.OUT_Q0                 SERDES.Q2CH2_FDRX21
			// wire CELL126.OUT_Q1                 SERDES.Q2CH2_FDRX20
			// wire CELL126.OUT_Q2                 SERDES.Q2CH2_FDRX19
			// wire CELL126.OUT_Q3                 SERDES.Q2CH2_FDRX18
			// wire CELL126.OUT_Q4                 SERDES.Q2CH2_FDRX17
			// wire CELL126.OUT_Q5                 SERDES.Q2CH2_FDRX16
			// wire CELL126.OUT_Q6                 SERDES.Q2CH2_FDRX7
			// wire CELL126.OUT_Q7                 SERDES.Q2CH2_FDRX6
			// wire CELL127.IMUX_A0                SERDES.Q2CH2_FDTX1
			// wire CELL127.IMUX_A1                SERDES.Q2CH2_FDTX0
			// wire CELL127.IMUX_A2                SERDES.Q2CH1_FDTX49
			// wire CELL127.IMUX_A3                SERDES.Q2CH1_FDTX48
			// wire CELL127.IMUX_B0                SERDES.Q2CH1_FDTX45
			// wire CELL127.IMUX_B1                SERDES.Q2CH1_FDTX44
			// wire CELL127.IMUX_B2                SERDES.Q2CH1_FDTX43
			// wire CELL127.IMUX_B3                SERDES.Q2CH1_FDTX42
			// wire CELL127.IMUX_C0                SERDES.Q2CH1_FDTX39
			// wire CELL127.IMUX_C1                SERDES.Q2CH1_FDTX38
			// wire CELL127.IMUX_C2                SERDES.Q2CH1_FDTX37
			// wire CELL127.IMUX_C3                SERDES.Q2CH1_FDTX36
			// wire CELL127.IMUX_D0                SERDES.Q2CH1_FDTX33
			// wire CELL127.IMUX_D1                SERDES.Q2CH1_FDTX32
			// wire CELL127.IMUX_D2                SERDES.Q2CH1_FDTX31
			// wire CELL127.IMUX_D3                SERDES.Q2CH1_FDTX30
			// wire CELL127.IMUX_CLK0_DELAY        SERDES.Q2CH3_FIRCLK
			// wire CELL127.IMUX_CLK1_DELAY        SERDES.Q2CH2_FIRCLK
			// wire CELL127.OUT_F0                 SERDES.Q2CH2_FDRX13
			// wire CELL127.OUT_F1                 SERDES.Q2CH2_FDRX12
			// wire CELL127.OUT_F2                 SERDES.Q2CH2_FDRX11
			// wire CELL127.OUT_F3                 SERDES.Q2CH2_FDRX10
			// wire CELL127.OUT_F4                 SERDES.Q2CH2_FDRX9
			// wire CELL127.OUT_F5                 SERDES.Q2CH2_FDRX8
			// wire CELL127.OUT_Q0                 SERDES.Q2CH2_FDRX5
			// wire CELL127.OUT_Q1                 SERDES.Q2CH2_FDRX4
			// wire CELL127.OUT_Q2                 SERDES.Q2CH2_FDRX3
			// wire CELL127.OUT_Q3                 SERDES.Q2CH2_FDRX2
			// wire CELL127.OUT_Q4                 SERDES.Q2CH2_FDRX1
			// wire CELL127.OUT_Q5                 SERDES.Q2CH2_FDRX0
			// wire CELL128.IMUX_A0                SERDES.Q2CH1_FDTX29
			// wire CELL128.IMUX_A1                SERDES.Q2CH1_FDTX28
			// wire CELL128.IMUX_A2                SERDES.Q2CH1_FDTX27
			// wire CELL128.IMUX_A3                SERDES.Q2CH1_FDTX26
			// wire CELL128.IMUX_A4                SERDES.Q2CH1_FDTX25
			// wire CELL128.IMUX_A5                SERDES.Q2CH1_FDTX24
			// wire CELL128.IMUX_B0                SERDES.Q2CH1_FDTX23
			// wire CELL128.IMUX_B1                SERDES.Q2CH1_FDTX22
			// wire CELL128.IMUX_B2                SERDES.Q2CH1_FDTX21
			// wire CELL128.IMUX_B3                SERDES.Q2CH1_FDTX20
			// wire CELL128.IMUX_B4                SERDES.Q2CH1_FDTX19
			// wire CELL128.IMUX_B5                SERDES.Q2CH1_FDTX18
			// wire CELL128.IMUX_C0                SERDES.Q2CH1_FDTX17
			// wire CELL128.IMUX_C1                SERDES.Q2CH1_FDTX16
			// wire CELL128.IMUX_C2                SERDES.Q2CH1_FDTX15
			// wire CELL128.IMUX_C3                SERDES.Q2CH1_FDTX14
			// wire CELL128.IMUX_C4                SERDES.Q2CH1_FDTX13
			// wire CELL128.IMUX_C5                SERDES.Q2CH1_FDTX12
			// wire CELL128.IMUX_D0                SERDES.Q2CH1_FDTX11
			// wire CELL128.IMUX_D1                SERDES.Q2CH1_FDTX10
			// wire CELL128.IMUX_D2                SERDES.Q2CH1_FDTX9
			// wire CELL128.IMUX_D3                SERDES.Q2CH1_FDTX8
			// wire CELL128.IMUX_D4                SERDES.Q2CH1_FDTX7
			// wire CELL128.IMUX_D5                SERDES.Q2CH1_FDTX6
			// wire CELL128.IMUX_LSR0              SERDES.Q2CH0_FCPCSRXRST
			// wire CELL128.IMUX_LSR1              SERDES.Q2CH1_FCPCSRXRST
			// wire CELL128.IMUX_CLK0_DELAY        SERDES.Q2CH0_FITCLK
			// wire CELL128.IMUX_CLK1_DELAY        SERDES.Q2CH1_FITCLK
			// wire CELL128.OUT_F0                 SERDES.Q2CH1_FDRX47
			// wire CELL128.OUT_F1                 SERDES.Q2CH1_FDRX46
			// wire CELL128.OUT_F2                 SERDES.Q2CH1_FDRX45
			// wire CELL128.OUT_F3                 SERDES.Q2CH1_FDRX44
			// wire CELL128.OUT_F4                 SERDES.Q2CH1_FDRX43
			// wire CELL128.OUT_F5                 SERDES.Q2CH1_FDRX42
			// wire CELL128.OUT_F6                 SERDES.Q2CH1_FDRX41
			// wire CELL128.OUT_F7                 SERDES.Q2CH1_FDRX40
			// wire CELL128.OUT_Q0                 SERDES.Q2CH1_FDRX39
			// wire CELL128.OUT_Q1                 SERDES.Q2CH1_FDRX38
			// wire CELL128.OUT_Q2                 SERDES.Q2CH1_FDRX37
			// wire CELL128.OUT_Q3                 SERDES.Q2CH1_FDRX36
			// wire CELL128.OUT_Q4                 SERDES.Q2CH1_FDRX35
			// wire CELL128.OUT_Q5                 SERDES.Q2CH1_FDRX34
			// wire CELL128.OUT_Q6                 SERDES.Q2CH1_FDRX33
			// wire CELL128.OUT_Q7                 SERDES.Q2CH1_FDRX32
			// wire CELL129.IMUX_A0                SERDES.Q2CH1_FDTX5
			// wire CELL129.IMUX_A1                SERDES.Q2CH1_FDTX4
			// wire CELL129.IMUX_A2                SERDES.Q2CH1_FDTX3
			// wire CELL129.IMUX_A3                SERDES.Q2CH1_FDTX2
			// wire CELL129.IMUX_A4                SERDES.Q2CH1_FDTX1
			// wire CELL129.IMUX_A5                SERDES.Q2CH1_FDTX0
			// wire CELL129.IMUX_B0                SERDES.Q2CH0_FDTX49
			// wire CELL129.IMUX_B1                SERDES.Q2CH0_FDTX48
			// wire CELL129.IMUX_B2                SERDES.Q2CH0_FDTX47
			// wire CELL129.IMUX_B3                SERDES.Q2CH0_FDTX46
			// wire CELL129.IMUX_B4                SERDES.Q2CH0_FDTX45
			// wire CELL129.IMUX_B5                SERDES.Q2CH0_FDTX44
			// wire CELL129.IMUX_C0                SERDES.Q2CH0_FDTX43
			// wire CELL129.IMUX_C1                SERDES.Q2CH0_FDTX42
			// wire CELL129.IMUX_C2                SERDES.Q2CH0_FDTX41
			// wire CELL129.IMUX_C3                SERDES.Q2CH0_FDTX40
			// wire CELL129.IMUX_C4                SERDES.Q2CH0_FDTX39
			// wire CELL129.IMUX_C5                SERDES.Q2CH0_FDTX38
			// wire CELL129.IMUX_D0                SERDES.Q2CH0_FDTX37
			// wire CELL129.IMUX_D1                SERDES.Q2CH0_FDTX36
			// wire CELL129.IMUX_D2                SERDES.Q2CH0_FDTX35
			// wire CELL129.IMUX_D3                SERDES.Q2CH0_FDTX34
			// wire CELL129.IMUX_D4                SERDES.Q2CH0_FDTX33
			// wire CELL129.IMUX_D5                SERDES.Q2CH0_FDTX32
			// wire CELL129.IMUX_LSR0              SERDES.Q2CH2_FCPCSRXRST
			// wire CELL129.IMUX_LSR1              SERDES.Q2CH3_FCPCSRXRST
			// wire CELL129.IMUX_CLK0_DELAY        SERDES.Q2CH2_FITCLK
			// wire CELL129.IMUX_CLK1_DELAY        SERDES.Q2CH3_FITCLK
			// wire CELL129.OUT_F0                 SERDES.Q2CH1_FDRX31
			// wire CELL129.OUT_F1                 SERDES.Q2CH1_FDRX30
			// wire CELL129.OUT_F2                 SERDES.Q2CH1_FDRX29
			// wire CELL129.OUT_F3                 SERDES.Q2CH1_FDRX28
			// wire CELL129.OUT_F4                 SERDES.Q2CH1_FDRX27
			// wire CELL129.OUT_F5                 SERDES.Q2CH1_FDRX26
			// wire CELL129.OUT_F6                 SERDES.Q2CH1_FDRX25
			// wire CELL129.OUT_F7                 SERDES.Q2CH1_FDRX24
			// wire CELL129.OUT_Q0                 SERDES.Q2CH1_FDRX23
			// wire CELL129.OUT_Q1                 SERDES.Q2CH1_FDRX22
			// wire CELL129.OUT_Q2                 SERDES.Q2CH1_FDRX21
			// wire CELL129.OUT_Q3                 SERDES.Q2CH1_FDRX20
			// wire CELL129.OUT_Q4                 SERDES.Q2CH1_FDRX19
			// wire CELL129.OUT_Q5                 SERDES.Q2CH1_FDRX18
			// wire CELL129.OUT_Q6                 SERDES.Q2CH1_FDRX17
			// wire CELL129.OUT_Q7                 SERDES.Q2CH1_FDRX16
			// wire CELL130.IMUX_A0                SERDES.Q2CH0_FDTX31
			// wire CELL130.IMUX_A1                SERDES.Q2CH0_FDTX30
			// wire CELL130.IMUX_A2                SERDES.Q2CH0_FDTX29
			// wire CELL130.IMUX_A3                SERDES.Q2CH0_FDTX28
			// wire CELL130.IMUX_A4                SERDES.Q2CH0_FDTX27
			// wire CELL130.IMUX_A5                SERDES.Q2CH0_FDTX26
			// wire CELL130.IMUX_B0                SERDES.Q2CH0_FDTX25
			// wire CELL130.IMUX_B1                SERDES.Q2CH0_FDTX24
			// wire CELL130.IMUX_B2                SERDES.Q2CH0_FDTX23
			// wire CELL130.IMUX_B3                SERDES.Q2CH0_FDTX22
			// wire CELL130.IMUX_B4                SERDES.Q2CH0_FDTX21
			// wire CELL130.IMUX_B5                SERDES.Q2CH0_FDTX20
			// wire CELL130.IMUX_C0                SERDES.Q2CH0_FDTX19
			// wire CELL130.IMUX_C1                SERDES.Q2CH0_FDTX18
			// wire CELL130.IMUX_C2                SERDES.Q2CH0_FDTX17
			// wire CELL130.IMUX_C3                SERDES.Q2CH0_FDTX16
			// wire CELL130.IMUX_C4                SERDES.Q2CH0_FDTX15
			// wire CELL130.IMUX_C5                SERDES.Q2CH0_FDTX14
			// wire CELL130.IMUX_D0                SERDES.Q2CH0_FDTX13
			// wire CELL130.IMUX_D1                SERDES.Q2CH0_FDTX12
			// wire CELL130.IMUX_D2                SERDES.Q2CH0_FDTX11
			// wire CELL130.IMUX_D3                SERDES.Q2CH0_FDTX10
			// wire CELL130.IMUX_D4                SERDES.Q2CH0_FDTX9
			// wire CELL130.IMUX_D5                SERDES.Q2CH0_FDTX8
			// wire CELL130.IMUX_LSR0              SERDES.Q2CH0_FCRRST
			// wire CELL130.IMUX_LSR1              SERDES.Q2CH1_FCRRST
			// wire CELL130.IMUX_CLK0_DELAY        SERDES.Q2_FIGRPFBRRCLK1
			// wire CELL130.IMUX_CLK1_DELAY        SERDES.Q2_FIGRPFBRRCLK0
			// wire CELL130.OUT_F0                 SERDES.Q2CH1_FDRX15
			// wire CELL130.OUT_F1                 SERDES.Q2CH1_FDRX14
			// wire CELL130.OUT_F2                 SERDES.Q2CH1_FDRX13
			// wire CELL130.OUT_F3                 SERDES.Q2CH1_FDRX12
			// wire CELL130.OUT_F4                 SERDES.Q2CH1_FDRX11
			// wire CELL130.OUT_F5                 SERDES.Q2CH1_FDRX10
			// wire CELL130.OUT_F6                 SERDES.Q2CH1_FDRX9
			// wire CELL130.OUT_F7                 SERDES.Q2CH1_FDRX8
			// wire CELL130.OUT_Q0                 SERDES.Q2CH1_FDRX7
			// wire CELL130.OUT_Q1                 SERDES.Q2CH1_FDRX6
			// wire CELL130.OUT_Q2                 SERDES.Q2CH1_FDRX5
			// wire CELL130.OUT_Q3                 SERDES.Q2CH1_FDRX4
			// wire CELL130.OUT_Q4                 SERDES.Q2CH1_FDRX3
			// wire CELL130.OUT_Q5                 SERDES.Q2CH1_FDRX2
			// wire CELL130.OUT_Q6                 SERDES.Q2CH1_FDRX1
			// wire CELL130.OUT_Q7                 SERDES.Q2CH1_FDRX0
			// wire CELL131.IMUX_A0                SERDES.Q2CH0_FDTX7
			// wire CELL131.IMUX_A1                SERDES.Q2CH0_FDTX6
			// wire CELL131.IMUX_A2                SERDES.Q2CH0_FDTX5
			// wire CELL131.IMUX_A3                SERDES.Q2CH0_FDTX4
			// wire CELL131.IMUX_A4                SERDES.Q2CH0_FDTX3
			// wire CELL131.IMUX_A5                SERDES.Q2CH0_FDTX2
			// wire CELL131.IMUX_B0                SERDES.Q2CH0_FDTX1
			// wire CELL131.IMUX_B1                SERDES.Q2CH0_FDTX0
			// wire CELL131.IMUX_B2                SERDES.Q2CH0_FCPCIEDETEN
			// wire CELL131.IMUX_B3                SERDES.Q2CH1_FCPCIEDETEN
			// wire CELL131.IMUX_B4                SERDES.Q2CH2_FCPCIEDETEN
			// wire CELL131.IMUX_B5                SERDES.Q2CH3_FCPCIEDETEN
			// wire CELL131.IMUX_C0                SERDES.Q2CH0_FCRXPOLARITY
			// wire CELL131.IMUX_C1                SERDES.Q2CH1_FCRXPOLARITY
			// wire CELL131.IMUX_C2                SERDES.Q2CH2_FCRXPOLARITY
			// wire CELL131.IMUX_C3                SERDES.Q2CH3_FCRXPOLARITY
			// wire CELL131.IMUX_C4                SERDES.Q2CH0_FCWORDALGNEN
			// wire CELL131.IMUX_C5                SERDES.Q2CH1_FCWORDALGNEN
			// wire CELL131.IMUX_D0                SERDES.Q2CH2_FCWORDALGNEN
			// wire CELL131.IMUX_D1                SERDES.Q2CH3_FCWORDALGNEN
			// wire CELL131.IMUX_D2                SERDES.Q2CH0_FCLSMEN
			// wire CELL131.IMUX_D3                SERDES.Q2CH1_FCLSMEN
			// wire CELL131.IMUX_D4                SERDES.Q2CH2_FCLSMEN
			// wire CELL131.IMUX_D5                SERDES.Q2CH3_FCLSMEN
			// wire CELL131.IMUX_LSR0              SERDES.Q2CH2_FCRRST
			// wire CELL131.IMUX_LSR1              SERDES.Q2CH3_FCRRST
			// wire CELL131.IMUX_CLK0_DELAY        SERDES.Q2_FIGRPFBTWCLK1
			// wire CELL131.IMUX_CLK1_DELAY        SERDES.Q2_FIGRPFBTWCLK0
			// wire CELL131.OUT_F0                 SERDES.Q2CH0_FDRX47
			// wire CELL131.OUT_F1                 SERDES.Q2CH0_FDRX46
			// wire CELL131.OUT_F2                 SERDES.Q2CH0_FDRX45
			// wire CELL131.OUT_F3                 SERDES.Q2CH0_FDRX44
			// wire CELL131.OUT_F4                 SERDES.Q2CH0_FDRX43
			// wire CELL131.OUT_F5                 SERDES.Q2CH0_FDRX42
			// wire CELL131.OUT_F6                 SERDES.Q2CH0_FDRX41
			// wire CELL131.OUT_F7                 SERDES.Q2CH0_FDRX40
			// wire CELL131.OUT_Q0                 SERDES.Q2CH0_FDRX39
			// wire CELL131.OUT_Q1                 SERDES.Q2CH0_FDRX38
			// wire CELL131.OUT_Q2                 SERDES.Q2CH0_FDRX37
			// wire CELL131.OUT_Q3                 SERDES.Q2CH0_FDRX36
			// wire CELL131.OUT_Q4                 SERDES.Q2CH0_FDRX35
			// wire CELL131.OUT_Q5                 SERDES.Q2CH0_FDRX34
			// wire CELL131.OUT_Q6                 SERDES.Q2CH0_FDRX33
			// wire CELL131.OUT_Q7                 SERDES.Q2CH0_FDRX32
			// wire CELL132.IMUX_A0                SERDES.Q2CH0_FCCDRFORCEDLOCK
			// wire CELL132.IMUX_A1                SERDES.Q2CH1_FCCDRFORCEDLOCK
			// wire CELL132.IMUX_A2                SERDES.Q2CH2_FCCDRFORCEDLOCK
			// wire CELL132.IMUX_A3                SERDES.Q2CH3_FCCDRFORCEDLOCK
			// wire CELL132.IMUX_A4                SERDES.Q2CH0_FCPLLLOL
			// wire CELL132.IMUX_A5                SERDES.Q2CH1_FCPLLLOL
			// wire CELL132.IMUX_B0                SERDES.Q2CH2_FCPLLLOL
			// wire CELL132.IMUX_B1                SERDES.Q2CH3_FCPLLLOL
			// wire CELL132.IMUX_B2                SERDES.Q2CH0_FDLDRTX
			// wire CELL132.IMUX_B3                SERDES.Q2CH1_FDLDRTX
			// wire CELL132.IMUX_B4                SERDES.Q2CH2_FDLDRTX
			// wire CELL132.IMUX_B5                SERDES.Q2CH3_FDLDRTX
			// wire CELL132.IMUX_C0                SERDES.Q2CH0_FCTXMARGIN2
			// wire CELL132.IMUX_C1                SERDES.Q2CH0_FCTXMARGIN1
			// wire CELL132.IMUX_C2                SERDES.Q2CH0_FCTXMARGIN0
			// wire CELL132.IMUX_C3                SERDES.Q2CH1_FCTXMARGIN2
			// wire CELL132.IMUX_C4                SERDES.Q2CH1_FCTXMARGIN1
			// wire CELL132.IMUX_C5                SERDES.Q2CH1_FCTXMARGIN0
			// wire CELL132.IMUX_D0                SERDES.Q2CH2_FCTXMARGIN2
			// wire CELL132.IMUX_D1                SERDES.Q2CH2_FCTXMARGIN1
			// wire CELL132.IMUX_D2                SERDES.Q2CH2_FCTXMARGIN0
			// wire CELL132.IMUX_D3                SERDES.Q2CH3_FCTXMARGIN2
			// wire CELL132.IMUX_D4                SERDES.Q2CH3_FCTXMARGIN1
			// wire CELL132.IMUX_D5                SERDES.Q2CH3_FCTXMARGIN0
			// wire CELL132.IMUX_LSR0              SERDES.Q2CH0_FCTRST
			// wire CELL132.IMUX_LSR1              SERDES.Q2CH1_FCTRST
			// wire CELL132.IMUX_CLK0_DELAY        SERDES.Q2_FISYNCCLK
			// wire CELL132.IMUX_CLK1_DELAY        SERDES.Q2_FIRXTESTCLK
			// wire CELL132.OUT_F0                 SERDES.Q2CH0_FDRX31
			// wire CELL132.OUT_F1                 SERDES.Q2CH0_FDRX30
			// wire CELL132.OUT_F2                 SERDES.Q2CH0_FDRX29
			// wire CELL132.OUT_F3                 SERDES.Q2CH0_FDRX28
			// wire CELL132.OUT_F4                 SERDES.Q2CH0_FDRX27
			// wire CELL132.OUT_F5                 SERDES.Q2CH0_FDRX26
			// wire CELL132.OUT_F6                 SERDES.Q2CH0_FDRX25
			// wire CELL132.OUT_F7                 SERDES.Q2CH0_FDRX24
			// wire CELL132.OUT_Q0                 SERDES.Q2CH0_FDRX23
			// wire CELL132.OUT_Q1                 SERDES.Q2CH0_FDRX22
			// wire CELL132.OUT_Q2                 SERDES.Q2CH0_FDRX21
			// wire CELL132.OUT_Q3                 SERDES.Q2CH0_FDRX20
			// wire CELL132.OUT_Q4                 SERDES.Q2CH0_FDRX19
			// wire CELL132.OUT_Q5                 SERDES.Q2CH0_FDRX18
			// wire CELL132.OUT_Q6                 SERDES.Q2CH0_FDRX17
			// wire CELL132.OUT_Q7                 SERDES.Q2CH0_FDRX16
			// wire CELL133.IMUX_CLK1_DELAY        SERDES.Q2_FITXTESTCLK
			// wire CELL133.OUT_F0                 SERDES.Q2CH0_FDRX15
			// wire CELL133.OUT_F1                 SERDES.Q2CH0_FDRX14
			// wire CELL133.OUT_F2                 SERDES.Q2CH0_FDRX13
			// wire CELL133.OUT_F3                 SERDES.Q2CH0_FDRX12
			// wire CELL133.OUT_F4                 SERDES.Q2CH0_FDRX11
			// wire CELL133.OUT_F5                 SERDES.Q2CH0_FDRX10
			// wire CELL133.OUT_F6                 SERDES.Q2CH0_FDRX9
			// wire CELL133.OUT_F7                 SERDES.Q2CH0_FDRX8
			// wire CELL133.OUT_Q0                 SERDES.Q2CH0_FDRX7
			// wire CELL133.OUT_Q1                 SERDES.Q2CH0_FDRX6
			// wire CELL133.OUT_Q2                 SERDES.Q2CH0_FDRX5
			// wire CELL133.OUT_Q3                 SERDES.Q2CH0_FDRX4
			// wire CELL133.OUT_Q4                 SERDES.Q2CH0_FDRX3
			// wire CELL133.OUT_Q5                 SERDES.Q2CH0_FDRX2
			// wire CELL133.OUT_Q6                 SERDES.Q2CH0_FDRX1
			// wire CELL133.OUT_Q7                 SERDES.Q2CH0_FDRX0
			// wire CELL134.OUT_F0                 SERDES.Q2EA0_CORXDATA13
			// wire CELL134.OUT_F1                 SERDES.Q2EA0_CORXDATA10
			// wire CELL134.OUT_F2                 SERDES.Q2EA0_CORXDATA14
			// wire CELL134.OUT_F3                 SERDES.Q2EA0_CORXDATA12
			// wire CELL134.OUT_F4                 SERDES.Q2EA0_CORXDATA9
			// wire CELL134.OUT_F5                 SERDES.Q2EA0_CORXDATA11
			// wire CELL134.OUT_F6                 SERDES.Q2EA0_CORXDATA15
			// wire CELL134.OUT_F7                 SERDES.Q2EA0_CORXDATA8
			// wire CELL134.OUT_Q0                 SERDES.Q2EA0_CORXDATA6
			// wire CELL134.OUT_Q1                 SERDES.Q2X_TOSCANOUT23
			// wire CELL134.OUT_Q2                 SERDES.Q2EA0_CORXDATA5
			// wire CELL134.OUT_Q3                 SERDES.Q2EA0_CORXDATA4
			// wire CELL134.OUT_Q4                 SERDES.Q2EA0_CORXDATA7
			// wire CELL134.OUT_Q5                 SERDES.Q2EA2_CORXDATA10
			// wire CELL134.OUT_Q6                 SERDES.Q2EA2_CORXDATA12
			// wire CELL134.OUT_Q7                 SERDES.Q2EA0_CORXDATA3
			// wire CELL135.OUT_F0                 SERDES.Q2EA2_CORXDATA13
			// wire CELL135.OUT_F1                 SERDES.Q2EA2_CORXDATA11
			// wire CELL135.OUT_F2                 SERDES.Q2EA2_CORXDATA14
			// wire CELL135.OUT_F3                 SERDES.Q2EA2_CORXDATA8
			// wire CELL135.OUT_F4                 SERDES.Q2EA2_CORXDATA9
			// wire CELL135.OUT_F5                 SERDES.Q2EA0_CORXDATA2
			// wire CELL135.OUT_Q0                 SERDES.Q2EA0_CORXLASTBYTEVLD
			// wire CELL135.OUT_Q1                 SERDES.Q2EA0_CORXDATA1
			// wire CELL135.OUT_Q2                 SERDES.Q2EA0_CORXDATA0
			// wire CELL135.OUT_Q3                 SERDES.Q2EA2_CORXDATA15
			// wire CELL135.OUT_Q4                 SERDES.Q2EA0_CORXWRITE
			// wire CELL135.OUT_Q5                 SERDES.Q2EA2_COTXREAD
			// wire CELL136.OUT_F0                 SERDES.Q2EA0_CORXFIFOFULLERROR
			// wire CELL136.OUT_F1                 SERDES.Q2EA0_CORXEOF
			// wire CELL136.OUT_F2                 SERDES.Q2EA0_CORXERROR
			// wire CELL136.OUT_F3                 SERDES.Q2EA2_COTXDISCFRM
			// wire CELL136.OUT_F4                 SERDES.Q2EA2_CORXDATA2
			// wire CELL136.OUT_F5                 SERDES.Q2EA2_CORXLASTBYTEVLD
			// wire CELL136.OUT_F6                 SERDES.Q2EA2_CORXDATA4
			// wire CELL136.OUT_F7                 SERDES.Q2EA2_CORXDATA3
			// wire CELL136.OUT_Q0                 SERDES.Q2EA2_CORXDATA1
			// wire CELL136.OUT_Q1                 SERDES.Q2EA2_CORXDATA7
			// wire CELL136.OUT_Q2                 SERDES.Q2EA2_CORXDATA5
			// wire CELL136.OUT_Q3                 SERDES.Q2EA2_COTXSTATEN
			// wire CELL136.OUT_Q4                 SERDES.Q2EA2_CORXDATA6
			// wire CELL136.OUT_Q5                 SERDES.Q2EA0_CORXSTATVEC0
			// wire CELL136.OUT_Q6                 SERDES.Q2EA2_COTXDONE
			// wire CELL136.OUT_Q7                 SERDES.Q2EA2_COTXSTATVEC7
			// wire CELL137.OUT_F0                 SERDES.Q2EA2_CORXDATA0
			// wire CELL137.OUT_F1                 SERDES.Q2EA0_CORXSTATVEC1
			// wire CELL137.OUT_F2                 SERDES.Q2EA2_COTXSTATVEC0
			// wire CELL137.OUT_F3                 SERDES.Q2EA2_GOTXMACDATA1
			// wire CELL137.OUT_F4                 SERDES.Q2EA2_GOTXMACDATA3
			// wire CELL137.OUT_F5                 SERDES.Q2EA2_COTXSTATVEC4
			// wire CELL137.OUT_F6                 SERDES.Q2EA2_CORXFIFOFULLERROR
			// wire CELL137.OUT_F7                 SERDES.Q2EA0_CORXSTATVEC2
			// wire CELL137.OUT_Q0                 SERDES.Q2EA2_GOTXMACDATA4
			// wire CELL137.OUT_Q1                 SERDES.Q2EA2_COTXSTATVEC5
			// wire CELL137.OUT_Q2                 SERDES.Q2EA2_COTXSTATVEC6
			// wire CELL137.OUT_Q3                 SERDES.Q2EA2_GOTXMACDATA2
			// wire CELL137.OUT_Q4                 SERDES.Q2EA0_CORXSTATVEC4
			// wire CELL137.OUT_Q5                 SERDES.Q2EA2_GOTXMACDATA5
			// wire CELL137.OUT_Q6                 SERDES.Q2EA2_COTXSTATVEC1
			// wire CELL137.OUT_Q7                 SERDES.Q2EA3_CORXDATA11
			// wire CELL138.OUT_F0                 SERDES.Q2X_TOSCANOUT9
			// wire CELL138.OUT_F1                 SERDES.Q2EA2_CORXWRITE
			// wire CELL138.OUT_F2                 SERDES.Q2EA3_CORXDATA12
			// wire CELL138.OUT_F3                 SERDES.Q2EA0_CORXSTATVEC3
			// wire CELL138.OUT_F4                 SERDES.Q2EA2_COTXSTATVEC3
			// wire CELL138.OUT_F5                 SERDES.Q2EA2_GOTXMACDATA6
			// wire CELL138.OUT_F6                 SERDES.Q2EA2_CORXEOF
			// wire CELL138.OUT_F7                 SERDES.Q2EA3_CORXDATA14
			// wire CELL138.OUT_Q0                 SERDES.Q2EA2_COTXSTATVEC2
			// wire CELL138.OUT_Q1                 SERDES.Q2EA3_CORXDATA13
			// wire CELL138.OUT_Q2                 SERDES.Q2EA0_CORXSTATEN
			// wire CELL138.OUT_Q3                 SERDES.Q2X_TOSCANOUT7
			// wire CELL138.OUT_Q4                 SERDES.Q2EA0_CORXSTATVEC7
			// wire CELL138.OUT_Q5                 SERDES.Q2EA3_CORXDATA10
			// wire CELL138.OUT_Q6                 SERDES.Q2EA0_CORXSTATVEC5
			// wire CELL138.OUT_Q7                 SERDES.Q2EA3_CORXDATA9
			// wire CELL139.OUT_F0                 SERDES.Q2EA0_CORXSTATVEC6
			// wire CELL139.OUT_F1                 SERDES.Q2X_TOSCANOUT24
			// wire CELL139.OUT_F2                 SERDES.Q2EA3_CORXDATA8
			// wire CELL139.OUT_F3                 SERDES.Q2EA3_CORXDATA15
			// wire CELL139.OUT_F4                 SERDES.Q2EA2_CORXERROR
			// wire CELL139.OUT_F5                 SERDES.Q2EA1_CORXDATA11
			// wire CELL139.OUT_F6                 SERDES.Q2EA1_CORXDATA12
			// wire CELL139.OUT_F7                 SERDES.Q2EA1_CORXDATA10
			// wire CELL139.OUT_Q0                 SERDES.Q2EA2_GOTXMACDATA7
			// wire CELL139.OUT_Q1                 SERDES.Q2EA1_CORXDATA13
			// wire CELL139.OUT_Q2                 SERDES.Q2EA1_CORXDATA9
			// wire CELL139.OUT_Q3                 SERDES.Q2EA2_CORXSTATVEC5
			// wire CELL139.OUT_Q4                 SERDES.Q2EA1_CORXDATA14
			// wire CELL139.OUT_Q5                 SERDES.Q2EA2_CORXSTATEN
			// wire CELL139.OUT_Q6                 SERDES.Q2EA2_CORXSTATVEC4
			// wire CELL139.OUT_Q7                 SERDES.Q2EA3_COTXSTATVEC3
			// wire CELL140.OUT_F0                 SERDES.Q2EA3_COTXDISCFRM
			// wire CELL140.OUT_F1                 SERDES.Q2EA3_COTXSTATVEC4
			// wire CELL140.OUT_F2                 SERDES.Q2EA3_COTXSTATVEC7
			// wire CELL140.OUT_F3                 SERDES.Q2X_TOSCANOUT10
			// wire CELL140.OUT_F4                 SERDES.Q2EA2_CORXSTATVEC6
			// wire CELL140.OUT_F5                 SERDES.Q2EA3_COTXSTATVEC1
			// wire CELL140.OUT_F6                 SERDES.Q2EA1_CORXDATA15
			// wire CELL140.OUT_F7                 SERDES.Q2EA3_COTXREAD
			// wire CELL140.OUT_Q0                 SERDES.Q2EA3_COTXSTATEN
			// wire CELL140.OUT_Q1                 SERDES.Q2EA3_COTXSTATVEC5
			// wire CELL140.OUT_Q2                 SERDES.Q2EA2_CORXSTATVEC3
			// wire CELL140.OUT_Q3                 SERDES.Q2EA1_CORXDATA8
			// wire CELL140.OUT_Q4                 SERDES.Q2EA3_CORXLASTBYTEVLD
			// wire CELL140.OUT_Q5                 SERDES.Q2EA2_GOTXMACERR
			// wire CELL140.OUT_Q6                 SERDES.Q2EA3_COTXDONE
			// wire CELL140.OUT_Q7                 SERDES.Q2EA2_CORXSTATVEC7
			// wire CELL145.IMUX_A0                SERDES.Q2EA0_CITXDATA11
			// wire CELL145.IMUX_A1                SERDES.Q2EA0_CITXDATA12
			// wire CELL145.IMUX_A2                SERDES.Q2EA0_CITXDATA14
			// wire CELL145.IMUX_A3                SERDES.Q2EA0_CITXDATA10
			// wire CELL145.IMUX_A4                SERDES.Q2EA0_CITXDATA9
			// wire CELL145.IMUX_A5                SERDES.Q2EA0_CITXDATA8
			// wire CELL145.IMUX_B0                SERDES.Q2EA2_CITXDATA10
			// wire CELL145.IMUX_B1                SERDES.Q2EA2_CITXDATA11
			// wire CELL145.IMUX_B2                SERDES.Q2EA2_CITXDATA9
			// wire CELL145.IMUX_B3                SERDES.Q2EA2_CITXDATA12
			// wire CELL145.IMUX_B4                SERDES.Q2EA0_CITXDATA15
			// wire CELL145.IMUX_B5                SERDES.Q2EA0_CITXDATA0
			// wire CELL145.IMUX_C0                SERDES.Q2EA2_CITXDATA13
			// wire CELL145.IMUX_C1                SERDES.Q2EA0_CITXDATA13
			// wire CELL145.IMUX_C2                SERDES.Q2EA0_CITXLASTBYTEVLD
			// wire CELL145.IMUX_C3                SERDES.Q2EA0_CITXDATA6
			// wire CELL145.IMUX_C4                SERDES.Q2EA2_CITXDATA6
			// wire CELL145.IMUX_C5                SERDES.Q2EA0_CITXDATA7
			// wire CELL145.IMUX_D0                SERDES.Q2EA2_CITXDATA8
			// wire CELL145.IMUX_D1                SERDES.Q2EA2_CITXDATA5
			// wire CELL145.IMUX_D2                SERDES.Q2EA2_CITXDATA7
			// wire CELL145.IMUX_D3                SERDES.Q2EA0_CITXDATA4
			// wire CELL145.IMUX_D4                SERDES.Q2EA2_CITXDATA14
			// wire CELL145.IMUX_D5                SERDES.Q2EA2_CITXDATA4
			// wire CELL145.IMUX_LSR0              SERDES.Q2EA2_KIRSTN
			// wire CELL145.IMUX_LSR1              SERDES.Q2EA0_KIRSTN
			// wire CELL145.IMUX_CLK0_DELAY        SERDES.Q2EA0_KIRXTXFECLK
			// wire CELL145.IMUX_CLK1_DELAY        SERDES.Q2EA0_KIRXMACCLK
			// wire CELL145.IMUX_CE0               SERDES.Q2X_TISCANIN2
			// wire CELL145.IMUX_CE1               SERDES.Q2X_TISCANIN3
			// wire CELL145.IMUX_CE2               SERDES.Q2X_TISCANIN22
			// wire CELL145.IMUX_CE3               SERDES.Q2X_TISCANIN23
			// wire CELL145.OUT_F0                 SERDES.Q2EA2_CORXSTATVEC2
			// wire CELL145.OUT_F1                 SERDES.Q2EA2_CORXSTATVEC0
			// wire CELL145.OUT_F2                 SERDES.Q2EA3_COTXSTATVEC0
			// wire CELL145.OUT_F3                 SERDES.Q2EA2_CORXSTATVEC1
			// wire CELL145.OUT_F4                 SERDES.Q2EA2_GOTXMACWR
			// wire CELL145.OUT_F5                 SERDES.Q2EA3_COTXSTATVEC6
			// wire CELL145.OUT_F6                 SERDES.Q2EA3_COTXSTATVEC2
			// wire CELL145.OUT_F7                 SERDES.Q2EA1_CORXLASTBYTEVLD
			// wire CELL145.OUT_Q0                 SERDES.Q2EA3_CORXFIFOFULLERROR
			// wire CELL145.OUT_Q1                 SERDES.Q2EA3_CORXDATA0
			// wire CELL145.OUT_Q2                 SERDES.Q2EA3_CORXWRITE
			// wire CELL145.OUT_Q3                 SERDES.Q2EA2_KORXMACCLKEN
			// wire CELL145.OUT_Q4                 SERDES.Q2EA3_CORXDATA2
			// wire CELL145.OUT_Q5                 SERDES.Q2EA3_CORXDATA7
			// wire CELL145.OUT_Q6                 SERDES.Q2EA3_CORXDATA3
			// wire CELL145.OUT_Q7                 SERDES.Q2EA3_CORXDATA1
			// wire CELL146.IMUX_A0                SERDES.Q2EA2_CITXDATA3
			// wire CELL146.IMUX_A1                SERDES.Q2EA0_CITXDATA2
			// wire CELL146.IMUX_A2                SERDES.Q2EA0_CITXDATA5
			// wire CELL146.IMUX_A3                SERDES.Q2EA2_CITXDATA2
			// wire CELL146.IMUX_A4                SERDES.Q2EA2_CITXDATA15
			// wire CELL146.IMUX_A5                SERDES.Q2EA0_CITXDATA3
			// wire CELL146.IMUX_B0                SERDES.Q2EA2_CITXDATA1
			// wire CELL146.IMUX_B1                SERDES.Q2EA0_CITXDATA1
			// wire CELL146.IMUX_B2                SERDES.Q2EA2_CITXDATA0
			// wire CELL146.IMUX_B3                SERDES.Q2EA2_CITXLASTBYTEVLD
			// wire CELL146.IMUX_B4                SERDES.Q2EA3_CITXDATA10
			// wire CELL146.IMUX_B5                SERDES.Q2EA0_CITXEOF
			// wire CELL146.IMUX_C0                SERDES.Q2EA3_CITXDATA11
			// wire CELL146.IMUX_C1                SERDES.Q2EA2_CITXEOF
			// wire CELL146.IMUX_C2                SERDES.Q2EA3_CITXDATA12
			// wire CELL146.IMUX_C3                SERDES.Q2EA3_CITXDATA9
			// wire CELL146.IMUX_C4                SERDES.Q2EA3_CITXDATA8
			// wire CELL146.IMUX_C5                SERDES.Q2EA3_CITXDATA13
			// wire CELL146.IMUX_D0                SERDES.Q2EA3_CITXDATA14
			// wire CELL146.IMUX_D1                SERDES.Q2EA3_CITXDATA7
			// wire CELL146.IMUX_D2                SERDES.Q2EA3_CITXDATA1
			// wire CELL146.IMUX_D3                SERDES.Q2EA3_CITXDATA6
			// wire CELL146.IMUX_D4                SERDES.Q2EA3_CITXDATA0
			// wire CELL146.IMUX_D5                SERDES.Q2EA3_CITXDATA15
			// wire CELL146.IMUX_LSR0              SERDES.Q2EA1_KIRSTN
			// wire CELL146.IMUX_LSR1              SERDES.Q2EA3_KIRSTN
			// wire CELL146.IMUX_CLK0_DELAY        SERDES.Q2EA2_KITXMACCLK
			// wire CELL146.IMUX_CLK1_DELAY        SERDES.Q2EA2_KIRXTXFECLK
			// wire CELL146.IMUX_CE0               SERDES.Q2X_TISCANIN21
			// wire CELL146.IMUX_CE1               SERDES.Q2X_TISCANIN9
			// wire CELL146.IMUX_CE2               SERDES.Q2X_TISCANIN5
			// wire CELL146.IMUX_CE3               SERDES.Q2X_TISCANIN7
			// wire CELL146.OUT_F0                 SERDES.Q2EA3_CORXDATA4
			// wire CELL146.OUT_F1                 SERDES.Q2X_TOSCANOUT22
			// wire CELL146.OUT_F2                 SERDES.Q2EA1_CORXDATA2
			// wire CELL146.OUT_F3                 SERDES.Q2EA3_CORXDATA5
			// wire CELL146.OUT_F4                 SERDES.Q2EA1_CORXEOF
			// wire CELL146.OUT_F5                 SERDES.Q2EA1_CORXDATA6
			// wire CELL146.OUT_F6                 SERDES.Q2EA1_CORXDATA4
			// wire CELL146.OUT_F7                 SERDES.Q2EA1_CORXWRITE
			// wire CELL146.OUT_Q0                 SERDES.Q2EA3_CORXDATA6
			// wire CELL146.OUT_Q1                 SERDES.Q2EA1_CORXFIFOFULLERROR
			// wire CELL146.OUT_Q2                 SERDES.Q2EA1_CORXDATA5
			// wire CELL146.OUT_Q3                 SERDES.Q2EA1_CORXDATA3
			// wire CELL146.OUT_Q4                 SERDES.Q2EA1_CORXERROR
			// wire CELL146.OUT_Q5                 SERDES.Q2EA1_CORXDATA1
			// wire CELL146.OUT_Q6                 SERDES.Q2EA1_CORXDATA7
			// wire CELL146.OUT_Q7                 SERDES.Q2EA1_CORXDATA0
			// wire CELL147.IMUX_A0                SERDES.Q2EA3_CITXDATA5
			// wire CELL147.IMUX_A1                SERDES.Q2EA3_CITXDATA3
			// wire CELL147.IMUX_A2                SERDES.Q2EA3_CITXDATA4
			// wire CELL147.IMUX_A3                SERDES.Q2EA3_CITXLASTBYTEVLD
			// wire CELL147.IMUX_A4                SERDES.Q2EA3_CITXDATA2
			// wire CELL147.IMUX_A5                SERDES.Q2EA2_CITXEMPTY
			// wire CELL147.IMUX_B0                SERDES.Q2EA0_CIRXFULL
			// wire CELL147.IMUX_B1                SERDES.Q2EA2_CITXDATAAVAIL
			// wire CELL147.IMUX_B2                SERDES.Q2EA2_CITXFIFOCTRL
			// wire CELL147.IMUX_B3                SERDES.Q2EA2_CITXFORCEERR
			// wire CELL147.IMUX_B4                SERDES.Q2EA3_CITXEOF
			// wire CELL147.IMUX_B5                SERDES.Q2EA2_CIRXFULL
			// wire CELL147.IMUX_C0                SERDES.Q2EA2_CITXPAUSREQ
			// wire CELL147.IMUX_C1                SERDES.Q2EA3_CITXEMPTY
			// wire CELL147.IMUX_C2                SERDES.Q2EA3_CITXDATAAVAIL
			// wire CELL147.IMUX_C3                SERDES.Q2EA2_GISYNCCRS
			// wire CELL147.IMUX_C4                SERDES.Q2EA2_GISYNCCOL
			// wire CELL147.IMUX_C5                SERDES.Q2EA3_CITXFIFOCTRL
			// wire CELL147.IMUX_D0                SERDES.Q2EA3_CIRXFULL
			// wire CELL147.IMUX_D1                SERDES.Q2EA2_CITXPAUSTIM1
			// wire CELL147.IMUX_D2                SERDES.Q2EA2_CITXPAUSTIM0
			// wire CELL147.IMUX_D3                SERDES.Q2EA2_CITXPAUSTIM15
			// wire CELL147.IMUX_D4                SERDES.Q2EA2_CITXPAUSTIM5
			// wire CELL147.IMUX_D5                SERDES.Q2EA2_CITXPAUSTIM2
			// wire CELL147.IMUX_LSR0              SERDES.Q2X_TISCANRSTN
			// wire CELL147.IMUX_LSR1              SERDES.Q2X_TISCANMODE
			// wire CELL147.IMUX_CLK0_DELAY        SERDES.Q2EA2_KIRXMACCLK
			// wire CELL147.IMUX_CLK1_DELAY        SERDES.Q2EA3_KIRXTXFECLK
			// wire CELL147.IMUX_CE0               SERDES.Q2X_TISCANIN0
			// wire CELL147.IMUX_CE1               SERDES.Q2X_TISCANIN10
			// wire CELL147.IMUX_CE2               SERDES.Q2X_TISCANIN8
			// wire CELL147.IMUX_CE3               SERDES.Q2X_TISCANIN1
			// wire CELL147.OUT_F0                 SERDES.Q2EA1_CORXSTATVEC1
			// wire CELL147.OUT_F1                 SERDES.Q2EA1_CORXSTATVEC0
			// wire CELL147.OUT_F2                 SERDES.Q2EA1_CORXSTATVEC2
			// wire CELL147.OUT_F3                 SERDES.Q2EA3_CORXEOF
			// wire CELL147.OUT_F4                 SERDES.Q2EA2_GODISCARDFCS
			// wire CELL147.OUT_F5                 SERDES.Q2EA1_CORXSTATVEC7
			// wire CELL147.OUT_F6                 SERDES.Q2EA1_CORXSTATVEC6
			// wire CELL147.OUT_F7                 SERDES.Q2EA1_CORXSTATVEC5
			// wire CELL147.OUT_Q0                 SERDES.Q2EA1_CORXSTATVEC3
			// wire CELL147.OUT_Q1                 SERDES.Q2EA3_GOTXMACDATA0
			// wire CELL147.OUT_Q2                 SERDES.Q2EA1_CORXSTATEN
			// wire CELL147.OUT_Q3                 SERDES.Q2X_TOSCANOUT8
			// wire CELL147.OUT_Q4                 SERDES.Q2EA1_CORXSTATVEC4
			// wire CELL147.OUT_Q5                 SERDES.Q2EA3_GOTXMACDATA2
			// wire CELL147.OUT_Q6                 SERDES.Q2EA3_GOTXMACWR
			// wire CELL147.OUT_Q7                 SERDES.Q2EA3_GOTXMACDATA7
			// wire CELL148.IMUX_A0                SERDES.Q2EA2_CITXPAUSTIM14
			// wire CELL148.IMUX_A1                SERDES.Q2EA2_KITXMACCLKENEXT
			// wire CELL148.IMUX_A2                SERDES.Q2EA3_CITXFORCEERR
			// wire CELL148.IMUX_A3                SERDES.Q2EA2_CITXPAUSTIM13
			// wire CELL148.IMUX_A4                SERDES.Q2EA1_CIRXFULL
			// wire CELL148.IMUX_A5                SERDES.Q2EA2_CITXPAUSTIM8
			// wire CELL148.IMUX_B0                SERDES.Q2EA2_CITXPAUSTIM7
			// wire CELL148.IMUX_B1                SERDES.Q2EA2_CITXPAUSTIM12
			// wire CELL148.IMUX_B2                SERDES.Q2EA2_CITXPAUSTIM9
			// wire CELL148.IMUX_B3                SERDES.Q2EA2_CITXPAUSTIM3
			// wire CELL148.IMUX_B4                SERDES.Q2EA2_CITXPAUSTIM11
			// wire CELL148.IMUX_B5                SERDES.Q2EA2_CITXPAUSTIM10
			// wire CELL148.IMUX_C0                SERDES.Q2EA2_CITXPAUSTIM4
			// wire CELL148.IMUX_C1                SERDES.Q2EA2_CITXPAUSTIM6
			// wire CELL148.IMUX_C2                SERDES.Q2EA3_CITXPAUSREQ
			// wire CELL148.IMUX_C3                SERDES.Q2EA2_GISYNCRXD1
			// wire CELL148.IMUX_C4                SERDES.Q2EA2_GIIPGSHRINK
			// wire CELL148.IMUX_C5                SERDES.Q2EA2_GISYNCRXD3
			// wire CELL148.IMUX_D0                SERDES.Q2EA2_CIRXIGNOREPKT
			// wire CELL148.IMUX_D1                SERDES.Q2EA2_GISYNCRXDV
			// wire CELL148.IMUX_D2                SERDES.Q2EA2_GINONPADRXDV
			// wire CELL148.IMUX_D3                SERDES.Q2EA2_GISYNCRXD2
			// wire CELL148.IMUX_D4                SERDES.Q2EA2_GISYNCRXER
			// wire CELL148.IMUX_D5                SERDES.Q2EA2_GISYNCRXD7
			// wire CELL148.IMUX_LSR0              SERDES.Q2EB0_KIRSTN
			// wire CELL148.IMUX_LSR1              SERDES.Q2X_IRESETN
			// wire CELL148.IMUX_CLK0_DELAY        SERDES.Q2EA3_KITXMACCLK
			// wire CELL148.IMUX_CLK1_DELAY        SERDES.Q2EA3_KIRXMACCLK
			// wire CELL148.IMUX_CE0               SERDES.Q2X_TISCANIN6
			// wire CELL148.IMUX_CE1               SERDES.Q2X_TISCANIN29
			// wire CELL148.IMUX_CE2               SERDES.Q2X_TISCANIN25
			// wire CELL148.IMUX_CE3               SERDES.Q2X_TISCANIN11
			// wire CELL148.OUT_F0                 SERDES.Q2EA3_GOTXMACDATA6
			// wire CELL148.OUT_F1                 SERDES.Q2EA3_CORXERROR
			// wire CELL148.OUT_F2                 SERDES.Q2EA3_GOTXMACDATA3
			// wire CELL148.OUT_F3                 SERDES.Q2EA3_GOTXMACERR
			// wire CELL148.OUT_F4                 SERDES.Q2EA3_GOTXMACDATA4
			// wire CELL148.OUT_F5                 SERDES.Q2EA3_GOTXMACDATA5
			// wire CELL148.OUT_F6                 SERDES.Q2EA2_KOGBITEN
			// wire CELL148.OUT_F7                 SERDES.Q2EA2_GOTXMACDATA0
			// wire CELL148.OUT_Q0                 SERDES.Q2EA3_CORXSTATEN
			// wire CELL148.OUT_Q1                 SERDES.Q2EA3_CORXSTATVEC0
			// wire CELL148.OUT_Q2                 SERDES.Q2EA3_CORXSTATVEC2
			// wire CELL148.OUT_Q3                 SERDES.Q2EA3_CORXSTATVEC1
			// wire CELL148.OUT_Q4                 SERDES.Q2EA3_CORXSTATVEC3
			// wire CELL148.OUT_Q5                 SERDES.Q2EA3_CORXSTATVEC4
			// wire CELL148.OUT_Q6                 SERDES.Q2EA3_CORXSTATVEC7
			// wire CELL148.OUT_Q7                 SERDES.Q2EA3_GODISCARDFCS
			// wire CELL149.IMUX_A0                SERDES.Q2EA2_GISYNCRXD0
			// wire CELL149.IMUX_A1                SERDES.Q2EA2_GISYNCNIBDRIB
			// wire CELL149.IMUX_A2                SERDES.Q2EA2_GISYNCRXD6
			// wire CELL149.IMUX_A3                SERDES.Q2EA2_GISYNCRXD5
			// wire CELL149.IMUX_A4                SERDES.Q2EA2_GISYNCRXD4
			// wire CELL149.IMUX_A5                SERDES.Q2EA3_GISYNCCOL
			// wire CELL149.IMUX_B0                SERDES.Q2EA3_GISYNCCRS
			// wire CELL149.IMUX_B1                SERDES.Q2EA1_CITXDATA11
			// wire CELL149.IMUX_B2                SERDES.Q2EA1_CITXDATA8
			// wire CELL149.IMUX_B3                SERDES.Q2EA1_CITXDATA10
			// wire CELL149.IMUX_B4                SERDES.Q2EA1_CITXDATA9
			// wire CELL149.IMUX_B5                SERDES.Q2EA2_KITXGMIILPBK
			// wire CELL149.IMUX_C0                SERDES.Q2EA2_KIRXMACCLKENEXT
			// wire CELL149.IMUX_C1                SERDES.Q2EA1_CITXDATA12
			// wire CELL149.IMUX_C2                SERDES.Q2EA1_CITXDATA7
			// wire CELL149.IMUX_C3                SERDES.Q2EA1_CITXDATA14
			// wire CELL149.IMUX_C4                SERDES.Q2EA1_CITXDATA13
			// wire CELL149.IMUX_C5                SERDES.Q2EA3_CITXPAUSTIM15
			// wire CELL149.IMUX_D0                SERDES.Q2EA3_CITXPAUSTIM14
			// wire CELL149.IMUX_D1                SERDES.Q2EA1_CITXDATA5
			// wire CELL149.IMUX_D2                SERDES.Q2EA1_CITXDATA6
			// wire CELL149.IMUX_D3                SERDES.Q2EA1_CITXDATA2
			// wire CELL149.IMUX_D4                SERDES.Q2EA3_CITXPAUSTIM10
			// wire CELL149.IMUX_D5                SERDES.Q2EA3_CITXPAUSTIM9
			// wire CELL149.IMUX_LSR0              SERDES.Q2EB2_KIRSTN
			// wire CELL149.IMUX_LSR1              SERDES.Q2EB3_KIRSTN
			// wire CELL149.IMUX_CLK0_DELAY        SERDES.Q2EA1_KIRXTXFECLK
			// wire CELL149.IMUX_CLK1_DELAY        SERDES.Q2EA1_KIRXMACCLK
			// wire CELL149.IMUX_CE0               SERDES.Q2X_TISCANIN24
			// wire CELL149.IMUX_CE1               SERDES.Q2X_TISCANIN13
			// wire CELL149.IMUX_CE2               SERDES.Q2X_TISCANIN12
			// wire CELL149.IMUX_CE3               SERDES.Q2X_TISCANIN15
			// wire CELL149.OUT_F0                 SERDES.Q2EA3_CORXSTATVEC6
			// wire CELL149.OUT_F1                 SERDES.Q2EA3_CORXSTATVEC5
			// wire CELL149.OUT_F2                 SERDES.Q2EA0_KORXMACCLKEN
			// wire CELL149.OUT_F3                 SERDES.Q2EA0_COTXREAD
			// wire CELL149.OUT_F4                 SERDES.Q2EA0_COTXSTATVEC7
			// wire CELL149.OUT_F5                 SERDES.Q2EA0_GODISCARDFCS
			// wire CELL149.OUT_F6                 SERDES.Q2X_TOSCANOUT21
			// wire CELL149.OUT_F7                 SERDES.Q2EA3_KOGBITEN
			// wire CELL149.OUT_Q0                 SERDES.Q2EA3_GOTXMACDATA1
			// wire CELL149.OUT_Q1                 SERDES.Q2EA1_COTXSTATVEC7
			// wire CELL149.OUT_Q2                 SERDES.Q2EA1_COTXSTATVEC3
			// wire CELL149.OUT_Q3                 SERDES.Q2EA1_COTXSTATVEC5
			// wire CELL149.OUT_Q4                 SERDES.Q2EA1_COTXSTATVEC6
			// wire CELL149.OUT_Q5                 SERDES.Q2X_TOSCANOUT2
			// wire CELL149.OUT_Q6                 SERDES.Q2EA3_KORXMACCLKEN
			// wire CELL149.OUT_Q7                 SERDES.Q2EA1_COTXREAD
			// wire CELL150.IMUX_A0                SERDES.Q2EA3_CITXPAUSTIM12
			// wire CELL150.IMUX_A1                SERDES.Q2EA3_CITXPAUSTIM8
			// wire CELL150.IMUX_A2                SERDES.Q2EA1_CITXDATA4
			// wire CELL150.IMUX_A3                SERDES.Q2EA3_CITXPAUSTIM7
			// wire CELL150.IMUX_A4                SERDES.Q2EA1_CITXDATA15
			// wire CELL150.IMUX_A5                SERDES.Q2EA3_CITXPAUSTIM0
			// wire CELL150.IMUX_B0                SERDES.Q2EA1_CITXDATA3
			// wire CELL150.IMUX_B1                SERDES.Q2EA3_CITXPAUSTIM13
			// wire CELL150.IMUX_B2                SERDES.Q2EA1_CITXDATA1
			// wire CELL150.IMUX_B3                SERDES.Q2EA3_CITXPAUSTIM6
			// wire CELL150.IMUX_B4                SERDES.Q2EA3_CITXPAUSTIM5
			// wire CELL150.IMUX_B5                SERDES.Q2EA3_CITXPAUSTIM11
			// wire CELL150.IMUX_C0                SERDES.Q2EA3_CITXPAUSTIM3
			// wire CELL150.IMUX_C1                SERDES.Q2EA3_CITXPAUSTIM1
			// wire CELL150.IMUX_C2                SERDES.Q2EA3_CITXPAUSTIM2
			// wire CELL150.IMUX_C3                SERDES.Q2EA1_CITXLASTBYTEVLD
			// wire CELL150.IMUX_C4                SERDES.Q2EA3_CITXPAUSTIM4
			// wire CELL150.IMUX_C5                SERDES.Q2EA1_CITXDATA0
			// wire CELL150.IMUX_D0                SERDES.Q2EA3_KITXMACCLKENEXT
			// wire CELL150.IMUX_D1                SERDES.Q2EA0_CITXEMPTY
			// wire CELL150.IMUX_D2                SERDES.Q2EA1_CITXEOF
			// wire CELL150.IMUX_D3                SERDES.Q2EA0_CITXDATAAVAIL
			// wire CELL150.IMUX_D4                SERDES.Q2EA1_CITXDATAAVAIL
			// wire CELL150.IMUX_D5                SERDES.Q2EA1_CITXEMPTY
			// wire CELL150.IMUX_LSR0              SERDES.Q2EB1_KIRSTN
			// wire CELL150.IMUX_LSR1              SERDES.Q2X_TISCANEN
			// wire CELL150.IMUX_CLK0_DELAY        SERDES.Q2EA1_KITXMACCLK
			// wire CELL150.IMUX_CLK1_DELAY        SERDES.Q2EA0_KITXMACCLK
			// wire CELL150.IMUX_CE0               SERDES.Q2X_TIBISTBANKSEL1
			// wire CELL150.IMUX_CE1               SERDES.Q2X_TIBISTBANKSEL2
			// wire CELL150.IMUX_CE2               SERDES.Q2X_TIBISTBANKSEL3
			// wire CELL150.IMUX_CE3               SERDES.Q2X_TIBISTBANKSEL0
			// wire CELL150.OUT_F0                 SERDES.Q2EA1_GODISCARDFCS
			// wire CELL150.OUT_F1                 SERDES.Q2EA1_KORXMACCLKEN
			// wire CELL150.OUT_F2                 SERDES.Q2EA0_COTXSTATVEC5
			// wire CELL150.OUT_F3                 SERDES.Q2EA0_COTXSTATVEC0
			// wire CELL150.OUT_F4                 SERDES.Q2EA0_COTXSTATVEC3
			// wire CELL150.OUT_F5                 SERDES.Q2EA0_COTXSTATVEC6
			// wire CELL150.OUT_F6                 SERDES.Q2EA0_COTXSTATVEC2
			// wire CELL150.OUT_F7                 SERDES.Q2EA1_COTXDISCFRM
			// wire CELL150.OUT_Q0                 SERDES.Q2EA0_COTXDISCFRM
			// wire CELL150.OUT_Q1                 SERDES.Q2EA1_KOGBITEN
			// wire CELL150.OUT_Q2                 SERDES.Q2EA0_KOGBITEN
			// wire CELL150.OUT_Q3                 SERDES.Q2EA0_COTXDONE
			// wire CELL150.OUT_Q4                 SERDES.Q2X_TOSCANOUT3
			// wire CELL150.OUT_Q5                 SERDES.Q2X_TOSCANOUT26
			// wire CELL150.OUT_Q6                 SERDES.Q2EA0_COTXSTATEN
			// wire CELL150.OUT_Q7                 SERDES.Q2EA1_COTXSTATEN
			// wire CELL151.IMUX_A0                SERDES.Q2EA0_CIRXIGNOREPKT
			// wire CELL151.IMUX_A1                SERDES.Q2EA3_CIRXIGNOREPKT
			// wire CELL151.IMUX_A2                SERDES.Q2EA3_GISYNCRXDV
			// wire CELL151.IMUX_A3                SERDES.Q2EA3_GISYNCNIBDRIB
			// wire CELL151.IMUX_A4                SERDES.Q2EA3_GISYNCRXER
			// wire CELL151.IMUX_A5                SERDES.Q2EA0_GINONPADRXDV
			// wire CELL151.IMUX_B0                SERDES.Q2EA3_GINONPADRXDV
			// wire CELL151.IMUX_B1                SERDES.Q2EA3_GISYNCRXD7
			// wire CELL151.IMUX_B2                SERDES.Q2EA0_GISYNCRXDV
			// wire CELL151.IMUX_B3                SERDES.Q2EA0_GISYNCNIBDRIB
			// wire CELL151.IMUX_B4                SERDES.Q2EA3_GISYNCRXD6
			// wire CELL151.IMUX_B5                SERDES.Q2EA3_GISYNCRXD3
			// wire CELL151.IMUX_C0                SERDES.Q2EA3_GISYNCRXD5
			// wire CELL151.IMUX_C1                SERDES.Q2EA3_GIIPGSHRINK
			// wire CELL151.IMUX_C2                SERDES.Q2EA3_GISYNCRXD0
			// wire CELL151.IMUX_C3                SERDES.Q2EA0_CITXPAUSTIM13
			// wire CELL151.IMUX_C4                SERDES.Q2EA0_CITXPAUSTIM12
			// wire CELL151.IMUX_C5                SERDES.Q2EA0_CITXPAUSTIM4
			// wire CELL151.IMUX_D0                SERDES.Q2EA3_GISYNCRXD1
			// wire CELL151.IMUX_D1                SERDES.Q2EA0_CITXPAUSTIM11
			// wire CELL151.IMUX_D2                SERDES.Q2EA0_GISYNCRXER
			// wire CELL151.IMUX_D3                SERDES.Q2EA0_GISYNCRXD7
			// wire CELL151.IMUX_D4                SERDES.Q2EA0_CITXPAUSTIM6
			// wire CELL151.IMUX_D5                SERDES.Q2EA3_GISYNCRXD4
			// wire CELL151.IMUX_LSR0              SERDES.Q2X_TIBISTTESTMODE
			// wire CELL151.IMUX_CLK0_DELAY        SERDES.Q2EB0_KIRXMACCLK
			// wire CELL151.IMUX_CLK1_DELAY        SERDES.Q2EB0_KIRXTXFECLK
			// wire CELL151.IMUX_CE0               SERDES.Q2X_TIBISTWA7
			// wire CELL151.IMUX_CE1               SERDES.Q2X_TIBISTREN
			// wire CELL151.IMUX_CE2               SERDES.Q2X_TIBISTWA2
			// wire CELL151.IMUX_CE3               SERDES.Q2X_TIBISTWA3
			// wire CELL151.OUT_F0                 SERDES.Q2EA1_COTXDONE
			// wire CELL151.OUT_F1                 SERDES.Q2EA0_COTXSTATVEC1
			// wire CELL151.OUT_F2                 SERDES.Q2EA0_COTXSTATVEC4
			// wire CELL151.OUT_F3                 SERDES.Q2EA1_COTXSTATVEC0
			// wire CELL151.OUT_F4                 SERDES.Q2EA1_COTXSTATVEC4
			// wire CELL151.OUT_F5                 SERDES.Q2EA1_COTXSTATVEC1
			// wire CELL151.OUT_F6                 SERDES.Q2EA1_COTXSTATVEC2
			// wire CELL151.OUT_F7                 SERDES.Q2EA0_GOTXMACDATA6
			// wire CELL151.OUT_Q0                 SERDES.Q2EA0_GOTXMACDATA7
			// wire CELL151.OUT_Q1                 SERDES.Q2EA0_GOTXMACWR
			// wire CELL151.OUT_Q2                 SERDES.Q2EA0_GOTXMACDATA5
			// wire CELL151.OUT_Q3                 SERDES.Q2EA0_GOTXMACDATA4
			// wire CELL151.OUT_Q4                 SERDES.Q2EA1_GOTXMACDATA0
			// wire CELL151.OUT_Q5                 SERDES.Q2EA0_GOTXMACDATA3
			// wire CELL151.OUT_Q6                 SERDES.Q2EA1_GOTXMACWR
			// wire CELL151.OUT_Q7                 SERDES.Q2EA0_GOTXMACDATA2
			// wire CELL152.IMUX_A2                SERDES.Q2EA0_CITXPAUSTIM5
			// wire CELL152.IMUX_A3                SERDES.Q2EA0_CITXPAUSTIM3
			// wire CELL152.IMUX_A4                SERDES.Q2EA0_GIIPGSHRINK
			// wire CELL152.IMUX_A5                SERDES.Q2EA3_GISYNCRXD2
			// wire CELL152.IMUX_B2                SERDES.Q2EA0_CITXPAUSTIM1
			// wire CELL152.IMUX_B3                SERDES.Q2EA0_CITXPAUSTIM2
			// wire CELL152.IMUX_B4                SERDES.Q2EA0_CITXPAUSTIM10
			// wire CELL152.IMUX_B5                SERDES.Q2EA0_CITXPAUSTIM14
			// wire CELL152.IMUX_C2                SERDES.Q2EA0_CITXPAUSTIM7
			// wire CELL152.IMUX_C3                SERDES.Q2EA0_CITXPAUSTIM9
			// wire CELL152.IMUX_C4                SERDES.Q2EA0_CITXPAUSTIM0
			// wire CELL152.IMUX_C5                SERDES.Q2EA0_CITXPAUSTIM8
			// wire CELL152.IMUX_D2                SERDES.Q2EA0_CITXPAUSTIM15
			// wire CELL152.IMUX_D3                SERDES.Q2EA3_KITXGMIILPBK
			// wire CELL152.IMUX_D4                SERDES.Q2EA0_GISYNCRXD6
			// wire CELL152.IMUX_D5                SERDES.Q2EA0_GISYNCRXD5
			// wire CELL152.IMUX_CLK1_DELAY        SERDES.Q2EB0_KITXMACCLK
			// wire CELL152.IMUX_CE1               SERDES.Q2X_TIBISTWA4
			// wire CELL152.IMUX_CE2               SERDES.Q2X_TIBISTWA5
			// wire CELL152.IMUX_CE3               SERDES.Q2X_TIBISTTDI0
			// wire CELL152.OUT_F2                 SERDES.Q2EA1_GOTXMACDATA3
			// wire CELL152.OUT_F3                 SERDES.Q2EA1_GOTXMACDATA5
			// wire CELL152.OUT_F4                 SERDES.Q2EA1_GOTXMACDATA2
			// wire CELL152.OUT_F5                 SERDES.Q2EA1_GOTXMACDATA4
			// wire CELL152.OUT_F6                 SERDES.Q2EA1_GOTXMACERR
			// wire CELL152.OUT_F7                 SERDES.Q2EA1_GOTXMACDATA7
			// wire CELL152.OUT_Q2                 SERDES.Q2EA1_GOTXMACDATA6
			// wire CELL152.OUT_Q3                 SERDES.Q2EA0_GOTXMACDATA0
			// wire CELL152.OUT_Q4                 SERDES.Q2EA0_GOTXMACERR
			// wire CELL152.OUT_Q6                 SERDES.Q2EA1_GOTXMACDATA1
			// wire CELL152.OUT_Q7                 SERDES.Q2X_TOSCANOUT12
			// wire CELL153.IMUX_A0                SERDES.Q2EA3_KIRXMACCLKENEXT
			// wire CELL153.IMUX_A1                SERDES.Q2EA1_CITXPAUSTIM3
			// wire CELL153.IMUX_A2                SERDES.Q2EA1_CITXPAUSTIM2
			// wire CELL153.IMUX_A3                SERDES.Q2EA0_GISYNCRXD0
			// wire CELL153.IMUX_A4                SERDES.Q2EA0_GISYNCRXD4
			// wire CELL153.IMUX_A5                SERDES.Q2EA1_CITXPAUSTIM13
			// wire CELL153.IMUX_B0                SERDES.Q2EA0_GISYNCRXD1
			// wire CELL153.IMUX_B1                SERDES.Q2EA1_CITXPAUSTIM4
			// wire CELL153.IMUX_B2                SERDES.Q2EA1_CITXPAUSTIM5
			// wire CELL153.IMUX_B3                SERDES.Q2EA1_CITXPAUSTIM6
			// wire CELL153.IMUX_B4                SERDES.Q2EA1_CITXPAUSTIM14
			// wire CELL153.IMUX_B5                SERDES.Q2EA0_GISYNCRXD3
			// wire CELL153.IMUX_C0                SERDES.Q2EA1_KITXMACCLKENEXT
			// wire CELL153.IMUX_C1                SERDES.Q2EA0_KITXMACCLKENEXT
			// wire CELL153.IMUX_C2                SERDES.Q2EA0_CITXPAUSREQ
			// wire CELL153.IMUX_C3                SERDES.Q2EA0_GISYNCRXD2
			// wire CELL153.IMUX_C4                SERDES.Q2EA1_CITXPAUSTIM12
			// wire CELL153.IMUX_C5                SERDES.Q2EA1_CITXFIFOCTRL
			// wire CELL153.IMUX_D0                SERDES.Q2EA1_CITXPAUSTIM1
			// wire CELL153.IMUX_D1                SERDES.Q2EA1_CITXPAUSTIM0
			// wire CELL153.IMUX_D2                SERDES.Q2EA1_CITXPAUSTIM7
			// wire CELL153.IMUX_D3                SERDES.Q2EA1_CITXPAUSTIM11
			// wire CELL153.IMUX_D4                SERDES.Q2EA1_CITXPAUSTIM10
			// wire CELL153.IMUX_D5                SERDES.Q2EA1_CITXPAUSTIM8
			// wire CELL153.IMUX_CLK0_DELAY        SERDES.Q2EB1_KIRXMACCLK
			// wire CELL153.IMUX_CLK1_DELAY        SERDES.Q2EB1_KITXMACCLK
			// wire CELL153.IMUX_CE0               SERDES.Q2X_TIBISTWA6
			// wire CELL153.IMUX_CE1               SERDES.Q2X_TIBISTWEN
			// wire CELL153.IMUX_CE2               SERDES.Q2X_TIBISTTDI1
			// wire CELL153.IMUX_CE3               SERDES.Q2X_TIBISTTDI2
			// wire CELL153.OUT_F0                 SERDES.Q2X_TOSCANOUT6
			// wire CELL153.OUT_F1                 SERDES.Q2X_TOSCANOUT4
			// wire CELL153.OUT_F2                 SERDES.Q2X_TOSCANOUT25
			// wire CELL153.OUT_F3                 SERDES.Q2X_TOSCANOUT11
			// wire CELL153.OUT_F4                 SERDES.Q2X_TOSCANOUT1
			// wire CELL153.OUT_F5                 SERDES.Q2EA0_GOTXMACDATA1
			// wire CELL153.OUT_F6                 SERDES.Q2X_TOSCANOUT13
			// wire CELL153.OUT_F7                 SERDES.Q2X_TOSCANOUT14
			// wire CELL153.OUT_Q0                 SERDES.Q2X_CSO132
			// wire CELL153.OUT_Q1                 SERDES.Q2X_CSO62
			// wire CELL153.OUT_Q2                 SERDES.Q2X_CSO94
			// wire CELL153.OUT_Q3                 SERDES.Q2X_CSO89
			// wire CELL153.OUT_Q4                 SERDES.Q2X_CSO61
			// wire CELL153.OUT_Q5                 SERDES.Q2X_CSO7
			// wire CELL153.OUT_Q6                 SERDES.Q2X_CSO2
			// wire CELL153.OUT_Q7                 SERDES.Q2X_CSO32
			// wire CELL154.IMUX_A0                SERDES.Q2EA1_CITXPAUSTIM15
			// wire CELL154.IMUX_A1                SERDES.Q2EA1_CITXPAUSTIM9
			// wire CELL154.IMUX_A2                SERDES.Q2EA0_KITXGMIILPBK
			// wire CELL154.IMUX_A3                SERDES.Q2EA0_KIRXMACCLKENEXT
			// wire CELL154.IMUX_A4                SERDES.Q2EA1_CIRXIGNOREPKT
			// wire CELL154.IMUX_A5                SERDES.Q2EA1_CITXFORCEERR
			// wire CELL154.IMUX_B0                SERDES.Q2EA1_GISYNCRXDV
			// wire CELL154.IMUX_B1                SERDES.Q2EA1_CITXPAUSREQ
			// wire CELL154.IMUX_B2                SERDES.Q2EA0_CITXFORCEERR
			// wire CELL154.IMUX_B3                SERDES.Q2EA1_GISYNCNIBDRIB
			// wire CELL154.IMUX_B4                SERDES.Q2EA1_GINONPADRXDV
			// wire CELL154.IMUX_B5                SERDES.Q2EA0_GISYNCCRS
			// wire CELL154.IMUX_C0                SERDES.Q2EA1_GISYNCRXER
			// wire CELL154.IMUX_C1                SERDES.Q2EA0_GISYNCCOL
			// wire CELL154.IMUX_C2                SERDES.Q2EA1_GISYNCRXD3
			// wire CELL154.IMUX_C3                SERDES.Q2EA1_GISYNCRXD7
			// wire CELL154.IMUX_C4                SERDES.Q2EA1_GIIPGSHRINK
			// wire CELL154.IMUX_C5                SERDES.Q2EA1_GISYNCRXD0
			// wire CELL154.IMUX_D0                SERDES.Q2EA1_GISYNCRXD5
			// wire CELL154.IMUX_D1                SERDES.Q2EA1_GISYNCRXD6
			// wire CELL154.IMUX_D2                SERDES.Q2EA1_GISYNCRXD1
			// wire CELL154.IMUX_D3                SERDES.Q2EA1_GISYNCRXD4
			// wire CELL154.IMUX_D4                SERDES.Q2EA1_GISYNCRXD2
			// wire CELL154.IMUX_D5                SERDES.Q2EA1_KIRXMACCLKENEXT
			// wire CELL154.IMUX_CLK0_DELAY        SERDES.Q2EB1_KIRXTXFECLK
			// wire CELL154.IMUX_CLK1_DELAY        SERDES.Q2EB2_KIRXMACCLK
			// wire CELL154.IMUX_CE0               SERDES.Q2X_TIBISTTDI3
			// wire CELL154.IMUX_CE1               SERDES.Q2X_TIBISTTDI33
			// wire CELL154.IMUX_CE2               SERDES.Q2X_TIBISTTDI35
			// wire CELL154.IMUX_CE3               SERDES.Q2X_TIBISTTDI6
			// wire CELL154.OUT_F0                 SERDES.Q2X_CSO36
			// wire CELL154.OUT_F1                 SERDES.Q2X_CSO56
			// wire CELL154.OUT_F2                 SERDES.Q2X_CSO57
			// wire CELL154.OUT_F3                 SERDES.Q2X_CSO88
			// wire CELL154.OUT_F4                 SERDES.Q2X_CSO63
			// wire CELL154.OUT_F5                 SERDES.Q2X_CSO58
			// wire CELL154.OUT_F6                 SERDES.Q2X_CSO90
			// wire CELL154.OUT_F7                 SERDES.Q2X_CSO92
			// wire CELL154.OUT_Q0                 SERDES.Q2X_CSO128
			// wire CELL154.OUT_Q1                 SERDES.Q2X_CSO136
			// wire CELL154.OUT_Q2                 SERDES.Q2X_CSO120
			// wire CELL154.OUT_Q3                 SERDES.Q2X_CSO91
			// wire CELL154.OUT_Q4                 SERDES.Q2X_CSO44
			// wire CELL154.OUT_Q5                 SERDES.Q2X_CSO93
			// wire CELL154.OUT_Q6                 SERDES.Q2X_CSO40
			// wire CELL154.OUT_Q7                 SERDES.Q2X_CSO3
			// wire CELL155.IMUX_A0                SERDES.Q2EA0_CITXFIFOCTRL
			// wire CELL155.IMUX_A1                SERDES.Q2EA1_KITXGMIILPBK
			// wire CELL155.IMUX_A2                SERDES.Q2EA1_GISYNCCRS
			// wire CELL155.IMUX_A3                SERDES.Q2EA1_GISYNCCOL
			// wire CELL155.IMUX_B0                SERDES.Q2EB0_GISYNCRXER
			// wire CELL155.IMUX_B1                SERDES.Q2EB0_GINONPADRXDV
			// wire CELL155.IMUX_B2                SERDES.Q2EB0_GISYNCRXD6
			// wire CELL155.IMUX_B3                SERDES.Q2EB0_GIIPGSHRINK
			// wire CELL155.IMUX_C0                SERDES.Q2EB0_GISYNCRXDV
			// wire CELL155.IMUX_C1                SERDES.Q2EB0_GISYNCRXD3
			// wire CELL155.IMUX_C2                SERDES.Q2EB0_GISYNCNIBDRIB
			// wire CELL155.IMUX_C3                SERDES.Q2EB0_GISYNCRXD0
			// wire CELL155.IMUX_D0                SERDES.Q2EB0_GISYNCRXD2
			// wire CELL155.IMUX_D1                SERDES.Q2EB0_CIRXIGNOREPKT
			// wire CELL155.IMUX_D2                SERDES.Q2EB0_GISYNCRXD5
			// wire CELL155.IMUX_D3                SERDES.Q2EB0_GISYNCRXD4
			// wire CELL155.IMUX_CLK0_DELAY        SERDES.Q2X_ITXMACCLK
			// wire CELL155.IMUX_CE0               SERDES.Q2X_TIBISTTDI34
			// wire CELL155.IMUX_CE1               SERDES.Q2X_TIBISTTDI5
			// wire CELL155.IMUX_CE3               SERDES.Q2X_TIBISTTDI4
			// wire CELL155.OUT_F0                 SERDES.Q2X_CSO60
			// wire CELL155.OUT_F1                 SERDES.Q2X_CSO5
			// wire CELL155.OUT_F2                 SERDES.Q2X_CSO6
			// wire CELL155.OUT_F3                 SERDES.Q2X_CSO95
			// wire CELL155.OUT_F6                 SERDES.Q2X_CSO124
			// wire CELL155.OUT_F7                 SERDES.Q2X_CSO59
			// wire CELL155.OUT_Q0                 SERDES.Q2X_CSO4
			// wire CELL155.OUT_Q1                 SERDES.Q2X_CSO1
			// wire CELL155.OUT_Q2                 SERDES.Q2X_CSO0
			// wire CELL155.OUT_Q3                 SERDES.Q2X_CSO103
			// wire CELL155.OUT_Q6                 SERDES.Q2X_CSO100
			// wire CELL155.OUT_Q7                 SERDES.Q2X_CSO98
			// wire CELL156.IMUX_A0                SERDES.Q2EB0_GISYNCRXD7
			// wire CELL156.IMUX_A1                SERDES.Q2EB0_GISYNCRXD1
			// wire CELL156.IMUX_A2                SERDES.Q2EB0_KITXGMIILPBK
			// wire CELL156.IMUX_A3                SERDES.Q2EB0_KIRXMACCLKENEXT
			// wire CELL156.IMUX_A4                SERDES.Q2EB0_KITXMACCLKENEXT
			// wire CELL156.IMUX_A5                SERDES.Q2EB0_CITXDATA4
			// wire CELL156.IMUX_B0                SERDES.Q2EB0_CITXDATA5
			// wire CELL156.IMUX_B1                SERDES.Q2EB0_CITXDATA6
			// wire CELL156.IMUX_B2                SERDES.Q2EB0_CITXPAUSTIM2
			// wire CELL156.IMUX_B3                SERDES.Q2EB0_CITXPAUSTIM3
			// wire CELL156.IMUX_B4                SERDES.Q2EB0_CITXDATA1
			// wire CELL156.IMUX_B5                SERDES.Q2EB0_CITXPAUSTIM14
			// wire CELL156.IMUX_C0                SERDES.Q2EB0_CITXDATA3
			// wire CELL156.IMUX_C1                SERDES.Q2EB0_CITXPAUSTIM6
			// wire CELL156.IMUX_C2                SERDES.Q2EB0_CITXDATA2
			// wire CELL156.IMUX_C3                SERDES.Q2EB0_CITXPAUSTIM13
			// wire CELL156.IMUX_C4                SERDES.Q2EB0_CITXDATA7
			// wire CELL156.IMUX_C5                SERDES.Q2EB0_CITXPAUSTIM7
			// wire CELL156.IMUX_D0                SERDES.Q2EB0_CITXPAUSTIM5
			// wire CELL156.IMUX_D1                SERDES.Q2EB0_CITXPAUSTIM4
			// wire CELL156.IMUX_D2                SERDES.Q2EB0_CITXPAUSTIM12
			// wire CELL156.IMUX_D3                SERDES.Q2EB0_CITXPAUSTIM11
			// wire CELL156.IMUX_D4                SERDES.Q2EB0_CITXPAUSTIM8
			// wire CELL156.IMUX_D5                SERDES.Q2EB0_CITXPAUSTIM1
			// wire CELL156.IMUX_CLK0_DELAY        SERDES.Q2EB2_KITXMACCLK
			// wire CELL156.IMUX_CLK1_DELAY        SERDES.Q2EB2_KIRXTXFECLK
			// wire CELL156.IMUX_CE0               SERDES.Q2X_TIBISTTDI32
			// wire CELL156.IMUX_CE1               SERDES.Q2X_TIBISTTDI8
			// wire CELL156.IMUX_CE2               SERDES.Q2X_TIBISTTDI9
			// wire CELL156.IMUX_CE3               SERDES.Q2X_TIBISTTDI7
			// wire CELL156.OUT_F0                 SERDES.Q2X_CSO101
			// wire CELL156.OUT_F1                 SERDES.Q2X_CSO102
			// wire CELL156.OUT_F2                 SERDES.Q2X_CSO137
			// wire CELL156.OUT_F3                 SERDES.Q2X_CSO99
			// wire CELL156.OUT_F4                 SERDES.Q2X_CSO133
			// wire CELL156.OUT_F5                 SERDES.Q2X_CSO125
			// wire CELL156.OUT_F6                 SERDES.Q2X_CSO97
			// wire CELL156.OUT_F7                 SERDES.Q2X_CSO96
			// wire CELL156.OUT_Q0                 SERDES.Q2X_CSO69
			// wire CELL156.OUT_Q1                 SERDES.Q2X_CSO121
			// wire CELL156.OUT_Q2                 SERDES.Q2X_CSO45
			// wire CELL156.OUT_Q3                 SERDES.Q2X_GSO4
			// wire CELL156.OUT_Q4                 SERDES.Q2X_CSO129
			// wire CELL156.OUT_Q5                 SERDES.Q2X_CSO70
			// wire CELL156.OUT_Q6                 SERDES.Q2X_CSO71
			// wire CELL156.OUT_Q7                 SERDES.Q2X_CSO68
			// wire CELL157.IMUX_A0                SERDES.Q2EB0_CITXPAUSTIM10
			// wire CELL157.IMUX_A1                SERDES.Q2EB0_CITXPAUSTIM9
			// wire CELL157.IMUX_A2                SERDES.Q2EB0_CITXPAUSTIM0
			// wire CELL157.IMUX_A3                SERDES.Q2EB0_CITXDATA0
			// wire CELL157.IMUX_A4                SERDES.Q2EB0_CITXPAUSTIM15
			// wire CELL157.IMUX_A5                SERDES.Q2EB0_CITXEOF
			// wire CELL157.IMUX_B0                SERDES.Q2EB0_GISYNCCOL
			// wire CELL157.IMUX_B1                SERDES.Q2EB0_GISYNCCRS
			// wire CELL157.IMUX_B2                SERDES.Q2EB0_CITXDATAAVAIL
			// wire CELL157.IMUX_B3                SERDES.Q2EB0_CITXPAUSEREQ
			// wire CELL157.IMUX_B4                SERDES.Q2EB1_GINONPADRXDV
			// wire CELL157.IMUX_B5                SERDES.Q2EB1_GISYNCRXDV
			// wire CELL157.IMUX_C0                SERDES.Q2EB1_GISYNCRXD0
			// wire CELL157.IMUX_C1                SERDES.Q2EB1_GISYNCRXER
			// wire CELL157.IMUX_C2                SERDES.Q2EB1_GISYNCNIBDRIB
			// wire CELL157.IMUX_C3                SERDES.Q2EB1_GISYNCRXD7
			// wire CELL157.IMUX_C4                SERDES.Q2EB1_GISYNCRXD5
			// wire CELL157.IMUX_C5                SERDES.Q2EB1_GISYNCRXD4
			// wire CELL157.IMUX_D0                SERDES.Q2EB1_GISYNCRXD2
			// wire CELL157.IMUX_D1                SERDES.Q2EB1_GISYNCRXD6
			// wire CELL157.IMUX_D2                SERDES.Q2EB1_GISYNCRXD3
			// wire CELL157.IMUX_D3                SERDES.Q2EB1_CIRXIGNOREPKT
			// wire CELL157.IMUX_D4                SERDES.Q2EB0_CITXFIFOCTRL
			// wire CELL157.IMUX_D5                SERDES.Q2EB1_GIIPGSHRINK
			// wire CELL157.IMUX_CLK0_DELAY        SERDES.Q2X_IRXMACCLK
			// wire CELL157.IMUX_CLK1_DELAY        SERDES.Q2EB3_KIRXMACCLK
			// wire CELL157.IMUX_CE0               SERDES.Q2X_TIBISTRA7
			// wire CELL157.IMUX_CE1               SERDES.Q2X_TIBISTWA0
			// wire CELL157.IMUX_CE2               SERDES.Q2X_TISCANIN28
			// wire CELL157.IMUX_CE3               SERDES.Q2X_TIBISTTDI31
			// wire CELL157.OUT_F0                 SERDES.Q2X_GSO11
			// wire CELL157.OUT_F1                 SERDES.Q2X_GSO15
			// wire CELL157.OUT_F2                 SERDES.Q2X_GSO19
			// wire CELL157.OUT_F3                 SERDES.Q2X_GSO20
			// wire CELL157.OUT_F4                 SERDES.Q2X_CSO64
			// wire CELL157.OUT_F5                 SERDES.Q2X_CSO65
			// wire CELL157.OUT_F6                 SERDES.Q2X_CSO66
			// wire CELL157.OUT_F7                 SERDES.Q2X_CSO67
			// wire CELL157.OUT_Q0                 SERDES.Q2X_GSO16
			// wire CELL157.OUT_Q1                 SERDES.Q2X_GSO18
			// wire CELL157.OUT_Q2                 SERDES.Q2X_GSO22
			// wire CELL157.OUT_Q3                 SERDES.Q2X_GSO13
			// wire CELL157.OUT_Q4                 SERDES.Q2X_GSO17
			// wire CELL157.OUT_Q5                 SERDES.Q2X_GSO10
			// wire CELL157.OUT_Q6                 SERDES.Q2X_GSO21
			// wire CELL157.OUT_Q7                 SERDES.Q2X_GSO9
			// wire CELL158.IMUX_A0                SERDES.Q2EB0_CITXEMPTY
			// wire CELL158.IMUX_A1                SERDES.Q2EB1_GISYNCRXD1
			// wire CELL158.IMUX_A2                SERDES.Q2EB1_KITXGMIILPBK
			// wire CELL158.IMUX_A3                SERDES.Q2EB0_CITXFORCEERR
			// wire CELL158.IMUX_A6                SERDES.Q2EB2_GISYNCRXD1
			// wire CELL158.IMUX_A7                SERDES.Q2EB2_GISYNCRXD4
			// wire CELL158.IMUX_B0                SERDES.Q2EB1_KIRXMACCLKENEXT
			// wire CELL158.IMUX_B1                SERDES.Q2EB2_CIRXIGNOREPKT
			// wire CELL158.IMUX_B2                SERDES.Q2EB1_KITXMACCLKENEXT
			// wire CELL158.IMUX_B3                SERDES.Q2EB2_GISYNCRXDV
			// wire CELL158.IMUX_B6                SERDES.Q2EB1_CITXPAUSTIM3
			// wire CELL158.IMUX_B7                SERDES.Q2EB1_CITXPAUSTIM2
			// wire CELL158.IMUX_C0                SERDES.Q2EB2_GINONPADRXDV
			// wire CELL158.IMUX_C1                SERDES.Q2EB2_GISYNCNIBDRIB
			// wire CELL158.IMUX_C2                SERDES.Q2EB2_GISYNCRXER
			// wire CELL158.IMUX_C3                SERDES.Q2EB2_GISYNCRXD0
			// wire CELL158.IMUX_C6                SERDES.Q2EB1_CITXPAUSTIM8
			// wire CELL158.IMUX_C7                SERDES.Q2EB1_CITXPAUSTIM7
			// wire CELL158.IMUX_D0                SERDES.Q2EB2_GISYNCRXD2
			// wire CELL158.IMUX_D1                SERDES.Q2EB2_GISYNCRXD7
			// wire CELL158.IMUX_D2                SERDES.Q2EB2_GIIPGSHRINK
			// wire CELL158.IMUX_D3                SERDES.Q2EB2_GISYNCRXD6
			// wire CELL158.IMUX_D6                SERDES.Q2EB1_CITXPAUSTIM14
			// wire CELL158.IMUX_D7                SERDES.Q2EB1_CITXPAUSTIM15
			// wire CELL158.IMUX_CLK1_DELAY        SERDES.Q2EB3_KITXMACCLK
			// wire CELL158.IMUX_CE0               SERDES.Q2X_TIBISTTDI13
			// wire CELL158.IMUX_CE1               SERDES.Q2X_TIBISTTDI11
			// wire CELL158.IMUX_CE2               SERDES.Q2X_TIBISTTDI10
			// wire CELL158.IMUX_CE3               SERDES.Q2X_TIBISTTDI30
			// wire CELL158.OUT_F0                 SERDES.Q2X_GSO1
			// wire CELL158.OUT_F1                 SERDES.Q2X_GSO5
			// wire CELL158.OUT_F2                 SERDES.Q2X_GSO12
			// wire CELL158.OUT_F3                 SERDES.Q2X_GSO14
			// wire CELL158.OUT_F4                 SERDES.Q2X_GSO8
			// wire CELL158.OUT_F5                 SERDES.Q2X_GSO23
			// wire CELL158.OUT_F6                 SERDES.Q2X_CSO33
			// wire CELL158.OUT_F7                 SERDES.Q2X_KSO7
			// wire CELL158.OUT_Q0                 SERDES.Q2X_TOSCANOUT15
			// wire CELL158.OUT_Q1                 SERDES.Q2X_KSO0
			// wire CELL158.OUT_Q2                 SERDES.Q2X_KSO1
			// wire CELL158.OUT_Q3                 SERDES.Q2X_KSO3
			// wire CELL158.OUT_Q4                 SERDES.Q2X_KSO4
			// wire CELL158.OUT_Q5                 SERDES.Q2X_KSO5
			// wire CELL158.OUT_Q6                 SERDES.Q2X_GSO41
			// wire CELL158.OUT_Q7                 SERDES.Q2X_GSO42
			// wire CELL159.IMUX_A0                SERDES.Q2EB2_GISYNCRXD5
			// wire CELL159.IMUX_A1                SERDES.Q2EB1_CITXPAUSTIM1
			// wire CELL159.IMUX_A2                SERDES.Q2EB2_GISYNCRXD3
			// wire CELL159.IMUX_A3                SERDES.Q2EB1_CITXPAUSTIM0
			// wire CELL159.IMUX_A6                SERDES.Q2EB2_KIRXMACCLKENEXT
			// wire CELL159.IMUX_A7                SERDES.Q2EB1_CITXDATA2
			// wire CELL159.IMUX_B0                SERDES.Q2EB0_CIRXFULL
			// wire CELL159.IMUX_B1                SERDES.Q2EB1_CITXPAUSTIM4
			// wire CELL159.IMUX_B2                SERDES.Q2EB1_CITXPAUSTIM6
			// wire CELL159.IMUX_B3                SERDES.Q2EB1_CITXPAUSTIM5
			// wire CELL159.IMUX_B6                SERDES.Q2EB1_CITXDATA7
			// wire CELL159.IMUX_B7                SERDES.Q2EB1_CITXDATA0
			// wire CELL159.IMUX_C0                SERDES.Q2EB1_CITXPAUSTIM11
			// wire CELL159.IMUX_C1                SERDES.Q2EB1_CITXPAUSTIM10
			// wire CELL159.IMUX_C2                SERDES.Q2EB1_CITXPAUSTIM9
			// wire CELL159.IMUX_C3                SERDES.Q2EB1_CITXPAUSTIM12
			// wire CELL159.IMUX_C6                SERDES.Q2EB2_CITXPAUSTIM6
			// wire CELL159.IMUX_C7                SERDES.Q2EB2_CITXPAUSTIM5
			// wire CELL159.IMUX_D0                SERDES.Q2EB1_CITXPAUSTIM13
			// wire CELL159.IMUX_D1                SERDES.Q2EB2_KITXGMIILPBK
			// wire CELL159.IMUX_D2                SERDES.Q2EB1_GISYNCCRS
			// wire CELL159.IMUX_D3                SERDES.Q2EB1_GISYNCCOL
			// wire CELL159.IMUX_D6                SERDES.Q2EB2_CITXPAUSTIM4
			// wire CELL159.IMUX_D7                SERDES.Q2EB2_CITXPAUSTIM14
			// wire CELL159.IMUX_CLK1_DELAY        SERDES.Q2EB3_KIRXTXFECLK
			// wire CELL159.IMUX_CE0               SERDES.Q2X_TIBISTTDI28
			// wire CELL159.IMUX_CE1               SERDES.Q2X_TIBISTTDI15
			// wire CELL159.IMUX_CE2               SERDES.Q2X_TIBISTTDI12
			// wire CELL159.IMUX_CE3               SERDES.Q2X_TIBISTTDI17
			// wire CELL159.OUT_F0                 SERDES.Q2X_GSO2
			// wire CELL159.OUT_F1                 SERDES.Q2X_GSO3
			// wire CELL159.OUT_F2                 SERDES.Q2X_GSO6
			// wire CELL159.OUT_F3                 SERDES.Q2X_GSO7
			// wire CELL159.OUT_F4                 SERDES.Q2X_GSO26
			// wire CELL159.OUT_F5                 SERDES.Q2X_GSO40
			// wire CELL159.OUT_F6                 SERDES.Q2X_CSO14
			// wire CELL159.OUT_F7                 SERDES.Q2X_CSO15
			// wire CELL159.OUT_Q0                 SERDES.Q2X_GSO43
			// wire CELL159.OUT_Q1                 SERDES.Q2X_CSO8
			// wire CELL159.OUT_Q2                 SERDES.Q2X_CSO10
			// wire CELL159.OUT_Q3                 SERDES.Q2X_CSO37
			// wire CELL159.OUT_Q4                 SERDES.Q2X_CSO12
			// wire CELL159.OUT_Q5                 SERDES.Q2X_CSO13
			// wire CELL159.OUT_Q6                 SERDES.Q2X_CSO110
			// wire CELL159.OUT_Q7                 SERDES.Q2X_CSO111
			// wire CELL160.IMUX_A0                SERDES.Q2EB1_CITXDATA6
			// wire CELL160.IMUX_A1                SERDES.Q2EB1_CITXEOF
			// wire CELL160.IMUX_A2                SERDES.Q2EB1_CITXDATA3
			// wire CELL160.IMUX_A3                SERDES.Q2EB1_CITXDATA5
			// wire CELL160.IMUX_A6                SERDES.Q2EB1_CITXFORCEERR
			// wire CELL160.IMUX_A7                SERDES.Q2EB2_CITXPAUSTIM3
			// wire CELL160.IMUX_B0                SERDES.Q2EB1_CITXDATA1
			// wire CELL160.IMUX_B1                SERDES.Q2EB1_CITXDATA4
			// wire CELL160.IMUX_B2                SERDES.Q2EB1_CIRXFULL
			// wire CELL160.IMUX_B3                SERDES.Q2EB1_CITXEMPTY
			// wire CELL160.IMUX_B6                SERDES.Q2EB2_CITXPAUSTIM11
			// wire CELL160.IMUX_B7                SERDES.Q2EB2_CITXPAUSTIM15
			// wire CELL160.IMUX_C0                SERDES.Q2EB2_CITXPAUSTIM7
			// wire CELL160.IMUX_C1                SERDES.Q2EB2_KITXMACCLKENEXT
			// wire CELL160.IMUX_C2                SERDES.Q2EB2_CITXPAUSTIM8
			// wire CELL160.IMUX_C3                SERDES.Q2EB1_CITXPAUSEREQ
			// wire CELL160.IMUX_C6                SERDES.Q2X_ITXDATA35
			// wire CELL160.IMUX_C7                SERDES.Q2X_ITXDATA32
			// wire CELL160.IMUX_D0                SERDES.Q2EB2_CITXPAUSTIM13
			// wire CELL160.IMUX_D1                SERDES.Q2EB2_CITXPAUSTIM12
			// wire CELL160.IMUX_D2                SERDES.Q2EB2_CITXPAUSTIM2
			// wire CELL160.IMUX_D3                SERDES.Q2EB2_CITXPAUSTIM9
			// wire CELL160.IMUX_D6                SERDES.Q2X_ITXDATA29
			// wire CELL160.IMUX_D7                SERDES.Q2X_ITXDATA31
			// wire CELL160.IMUX_CE0               SERDES.Q2X_TIBISTRA6
			// wire CELL160.IMUX_CE1               SERDES.Q2X_TIBISTTDI19
			// wire CELL160.IMUX_CE2               SERDES.Q2X_TIBISTTDI26
			// wire CELL160.IMUX_CE3               SERDES.Q2X_TIBISTTDI22
			// wire CELL160.OUT_F0                 SERDES.Q2X_CSO41
			// wire CELL160.OUT_F1                 SERDES.Q2X_CSO75
			// wire CELL160.OUT_F2                 SERDES.Q2X_CSO79
			// wire CELL160.OUT_F3                 SERDES.Q2X_CSO106
			// wire CELL160.OUT_F4                 SERDES.Q2X_CSO108
			// wire CELL160.OUT_F5                 SERDES.Q2X_CSO109
			// wire CELL160.OUT_F6                 SERDES.Q2X_CSO126
			// wire CELL160.OUT_F7                 SERDES.Q2X_GSO33
			// wire CELL160.OUT_Q0                 SERDES.Q2X_CSO130
			// wire CELL160.OUT_Q1                 SERDES.Q2X_CSO134
			// wire CELL160.OUT_Q2                 SERDES.Q2X_GSO0
			// wire CELL160.OUT_Q3                 SERDES.Q2X_CSO9
			// wire CELL160.OUT_Q4                 SERDES.Q2X_CSO105
			// wire CELL160.OUT_Q5                 SERDES.Q2X_CSO107
			// wire CELL160.OUT_Q6                 SERDES.Q2X_CSO122
			// wire CELL160.OUT_Q7                 SERDES.Q2X_CSO138
			// wire CELL161.IMUX_A0                SERDES.Q2EB2_CITXPAUSTIM1
			// wire CELL161.IMUX_A1                SERDES.Q2EB2_CITXPAUSTIM0
			// wire CELL161.IMUX_A2                SERDES.Q2EB2_CITXPAUSTIM10
			// wire CELL161.IMUX_A3                SERDES.Q2EB1_CITXFIFOCTRL
			// wire CELL161.IMUX_A6                SERDES.Q2X_ITXDATA37
			// wire CELL161.IMUX_A7                SERDES.Q2X_ITXDATA51
			// wire CELL161.IMUX_B0                SERDES.Q2EB1_CITXDATAAVAIL
			// wire CELL161.IMUX_B1                SERDES.Q2EB2_CIRXFULL
			// wire CELL161.IMUX_B2                SERDES.Q2X_ITXDATA23
			// wire CELL161.IMUX_B3                SERDES.Q2X_ITXDATA30
			// wire CELL161.IMUX_B6                SERDES.Q2X_ITXDATA49
			// wire CELL161.IMUX_B7                SERDES.Q2X_ITXDATA26
			// wire CELL161.IMUX_C0                SERDES.Q2X_ITXDATA34
			// wire CELL161.IMUX_C1                SERDES.Q2X_ITXDATA48
			// wire CELL161.IMUX_C2                SERDES.Q2X_ITXDATA46
			// wire CELL161.IMUX_C3                SERDES.Q2X_ITXDATA45
			// wire CELL161.IMUX_C6                SERDES.Q2X_ITXDATA10
			// wire CELL161.IMUX_C7                SERDES.Q2X_ITXDATA12
			// wire CELL161.IMUX_D0                SERDES.Q2X_ITXDATA28
			// wire CELL161.IMUX_D1                SERDES.Q2X_ITXDATA47
			// wire CELL161.IMUX_D2                SERDES.Q2X_ITXDATA24
			// wire CELL161.IMUX_D3                SERDES.Q2X_ITXDATA36
			// wire CELL161.IMUX_D6                SERDES.Q2X_ITXDATA27
			// wire CELL161.IMUX_D7                SERDES.Q2X_ITXDATA25
			// wire CELL161.IMUX_CE0               SERDES.Q2X_TIBISTTDI14
			// wire CELL161.IMUX_CE1               SERDES.Q2X_TIBISTTDI29
			// wire CELL161.IMUX_CE2               SERDES.Q2X_TIBISTTDI20
			// wire CELL161.IMUX_CE3               SERDES.Q2X_TIBISTRA3
			// wire CELL161.OUT_F0                 SERDES.Q2X_GSO25
			// wire CELL161.OUT_F1                 SERDES.Q2X_GSO31
			// wire CELL161.OUT_F2                 SERDES.Q2X_GSO34
			// wire CELL161.OUT_F3                 SERDES.Q2X_GSO35
			// wire CELL161.OUT_F4                 SERDES.Q2X_KSO14
			// wire CELL161.OUT_F5                 SERDES.Q2X_GSO38
			// wire CELL161.OUT_F6                 SERDES.Q2X_CSO74
			// wire CELL161.OUT_F7                 SERDES.Q2X_CSO73
			// wire CELL161.OUT_Q0                 SERDES.Q2X_CSO104
			// wire CELL161.OUT_Q1                 SERDES.Q2X_CSO78
			// wire CELL161.OUT_Q2                 SERDES.Q2X_GSO39
			// wire CELL161.OUT_Q3                 SERDES.Q2X_CSO77
			// wire CELL161.OUT_Q4                 SERDES.Q2X_GSO37
			// wire CELL161.OUT_Q5                 SERDES.Q2X_CSO76
			// wire CELL161.OUT_Q6                 SERDES.Q2X_GSO30
			// wire CELL161.OUT_Q7                 SERDES.Q2X_GSO29
			// wire CELL162.IMUX_A0                SERDES.Q2X_ITXDATA53
			// wire CELL162.IMUX_A1                SERDES.Q2X_ITXDATA52
			// wire CELL162.IMUX_A2                SERDES.Q2X_ITXDATA41
			// wire CELL162.IMUX_A3                SERDES.Q2X_ITXDATA40
			// wire CELL162.IMUX_A6                SERDES.Q2X_ITXDATA19
			// wire CELL162.IMUX_A7                SERDES.Q2X_ITXDATA55
			// wire CELL162.IMUX_B0                SERDES.Q2X_ITXDATA22
			// wire CELL162.IMUX_B1                SERDES.Q2X_ITXDATA44
			// wire CELL162.IMUX_B2                SERDES.Q2X_ITXDATA21
			// wire CELL162.IMUX_B3                SERDES.Q2X_ITXDATA9
			// wire CELL162.IMUX_B6                SERDES.Q2X_ITXDATA8
			// wire CELL162.IMUX_B7                SERDES.Q2X_ITXDATA7
			// wire CELL162.IMUX_C0                SERDES.Q2X_ITXDATA33
			// wire CELL162.IMUX_C1                SERDES.Q2X_ITXDATA42
			// wire CELL162.IMUX_C2                SERDES.Q2X_ITXDATA38
			// wire CELL162.IMUX_C3                SERDES.Q2X_ITXDATA39
			// wire CELL162.IMUX_C6                SERDES.Q2X_ITXDATA43
			// wire CELL162.IMUX_C7                SERDES.Q2EB3_CITXPAUSTIM6
			// wire CELL162.IMUX_D0                SERDES.Q2X_ITXDATA13
			// wire CELL162.IMUX_D1                SERDES.Q2X_ITXDATA54
			// wire CELL162.IMUX_D2                SERDES.Q2X_ITXDATA14
			// wire CELL162.IMUX_D3                SERDES.Q2X_ITXDATA20
			// wire CELL162.IMUX_D6                SERDES.Q2EB3_CITXPAUSTIM4
			// wire CELL162.IMUX_D7                SERDES.Q2EB3_CITXPAUSTIM1
			// wire CELL162.IMUX_CE0               SERDES.Q2X_TIBISTTDI18
			// wire CELL162.IMUX_CE1               SERDES.Q2X_TIBISTTDI24
			// wire CELL162.IMUX_CE2               SERDES.Q2X_TIBISTTDI16
			// wire CELL162.IMUX_CE3               SERDES.Q2X_TIBISTRA1
			// wire CELL162.OUT_F0                 SERDES.Q2X_KSO11
			// wire CELL162.OUT_F1                 SERDES.Q2X_CSO72
			// wire CELL162.OUT_F2                 SERDES.Q2X_KSO17
			// wire CELL162.OUT_F3                 SERDES.Q2X_KSO2
			// wire CELL162.OUT_F4                 SERDES.Q2X_CSO11
			// wire CELL162.OUT_F5                 SERDES.Q2X_GSO32
			// wire CELL162.OUT_F6                 SERDES.Q2X_GSO36
			// wire CELL162.OUT_F7                 SERDES.Q2X_KSO18
			// wire CELL162.OUT_Q0                 SERDES.Q2X_GSO28
			// wire CELL162.OUT_Q1                 SERDES.Q2X_GSO27
			// wire CELL162.OUT_Q2                 SERDES.Q2X_KSO12
			// wire CELL162.OUT_Q3                 SERDES.Q2X_KSO8
			// wire CELL162.OUT_Q4                 SERDES.Q2X_KSO9
			// wire CELL162.OUT_Q5                 SERDES.Q2X_TOSCANOUT27
			// wire CELL162.OUT_Q6                 SERDES.Q2X_KSO15
			// wire CELL162.OUT_Q7                 SERDES.Q2X_TOSCANOUT20
			// wire CELL163.IMUX_A0                SERDES.Q2X_ITXDATA11
			// wire CELL163.IMUX_A1                SERDES.Q2X_ITXDATA4
			// wire CELL163.IMUX_A2                SERDES.Q2X_ITXDATA5
			// wire CELL163.IMUX_A3                SERDES.Q2X_ITXDATA50
			// wire CELL163.IMUX_B0                SERDES.Q2X_ITXDATA56
			// wire CELL163.IMUX_B1                SERDES.Q2X_ITXDATA6
			// wire CELL163.IMUX_B2                SERDES.Q2X_ITXDATA16
			// wire CELL163.IMUX_B3                SERDES.Q2EB3_CITXPAUSTIM12
			// wire CELL163.IMUX_C0                SERDES.Q2EB3_CITXPAUSTIM5
			// wire CELL163.IMUX_C1                SERDES.Q2EB3_CITXPAUSTIM7
			// wire CELL163.IMUX_C2                SERDES.Q2X_ITXDATA18
			// wire CELL163.IMUX_C3                SERDES.Q2EB3_CITXPAUSTIM14
			// wire CELL163.IMUX_D0                SERDES.Q2EB3_CITXPAUSTIM0
			// wire CELL163.IMUX_D1                SERDES.Q2X_ITXDATA17
			// wire CELL163.IMUX_D2                SERDES.Q2X_ITXDATA15
			// wire CELL163.IMUX_D3                SERDES.Q2X_ITXDATA3
			// wire CELL163.IMUX_CE0               SERDES.Q2X_TIBISTRA2
			// wire CELL163.IMUX_CE1               SERDES.Q2X_TIBISTRA0
			// wire CELL163.IMUX_CE2               SERDES.Q2X_TIBISTTDI27
			// wire CELL163.OUT_F0                 SERDES.Q2X_GSO24
			// wire CELL163.OUT_F1                 SERDES.Q2X_TOSCANOUT0
			// wire CELL163.OUT_F2                 SERDES.Q2X_KSO16
			// wire CELL163.OUT_F3                 SERDES.Q2X_TOSCANOUT5
			// wire CELL163.OUT_F4                 SERDES.Q2X_KSO10
			// wire CELL163.OUT_F5                 SERDES.Q2X_KSO13
			// wire CELL163.OUT_Q0                 SERDES.Q2X_KSO19
			// wire CELL163.OUT_Q1                 SERDES.Q2X_KSO6
			// wire CELL163.OUT_Q2                 SERDES.Q2X_CSO135
			// wire CELL163.OUT_Q3                 SERDES.Q2X_CSO114
			// wire CELL163.OUT_Q4                 SERDES.Q2X_CSO113
			// wire CELL163.OUT_Q5                 SERDES.Q2X_CSO131
			// wire CELL164.IMUX_A0                SERDES.Q2EB3_CITXPAUSTIM13
			// wire CELL164.IMUX_A1                SERDES.Q2EB3_KITXMACCLKENEXT
			// wire CELL164.IMUX_A2                SERDES.Q2EB3_CITXPAUSTIM3
			// wire CELL164.IMUX_A3                SERDES.Q2EB3_KIRXMACCLKENEXT
			// wire CELL164.IMUX_A4                SERDES.Q2EB3_CITXPAUSTIM2
			// wire CELL164.IMUX_A5                SERDES.Q2EB3_KITXGMIILPBK
			// wire CELL164.IMUX_B0                SERDES.Q2EB3_CITXPAUSTIM10
			// wire CELL164.IMUX_B1                SERDES.Q2EB3_CITXPAUSTIM11
			// wire CELL164.IMUX_B2                SERDES.Q2EB3_CITXPAUSTIM9
			// wire CELL164.IMUX_B3                SERDES.Q2EB3_CITXPAUSTIM8
			// wire CELL164.IMUX_B4                SERDES.Q2X_ITXDATA2
			// wire CELL164.IMUX_B5                SERDES.Q2EB3_CITXPAUSTIM15
			// wire CELL164.IMUX_C0                SERDES.Q2EB2_GISYNCCRS
			// wire CELL164.IMUX_C1                SERDES.Q2X_ITXDATA57
			// wire CELL164.IMUX_C2                SERDES.Q2X_ITXDATA58
			// wire CELL164.IMUX_C3                SERDES.Q2X_ITXDATA1
			// wire CELL164.IMUX_C4                SERDES.Q2EB2_GISYNCCOL
			// wire CELL164.IMUX_C5                SERDES.Q2X_ITXDATA0
			// wire CELL164.IMUX_D0                SERDES.Q2X_ITXDATA59
			// wire CELL164.IMUX_D1                SERDES.Q2EB3_GIIPGSHRINK
			// wire CELL164.IMUX_D2                SERDES.Q2X_ITXDATA60
			// wire CELL164.IMUX_D3                SERDES.Q2EB3_GISYNCRXD7
			// wire CELL164.IMUX_D4                SERDES.Q2EB3_GISYNCRXD5
			// wire CELL164.IMUX_D5                SERDES.Q2EB3_CIRXIGNOREPKT
			// wire CELL164.IMUX_CE0               SERDES.Q2X_TIBISTWA1
			// wire CELL164.IMUX_CE1               SERDES.Q2X_TIBISTTDI21
			// wire CELL164.IMUX_CE2               SERDES.Q2X_TIBISTRA5
			// wire CELL164.IMUX_CE3               SERDES.Q2X_TIBISTTDI25
			// wire CELL164.OUT_F0                 SERDES.Q2X_CSO112
			// wire CELL164.OUT_F1                 SERDES.Q2X_CSO116
			// wire CELL164.OUT_F2                 SERDES.Q2X_CSO115
			// wire CELL164.OUT_F3                 SERDES.Q2X_CSO127
			// wire CELL164.OUT_F4                 SERDES.Q2X_CSO117
			// wire CELL164.OUT_F5                 SERDES.Q2X_CSO34
			// wire CELL164.OUT_F6                 SERDES.Q2X_CSO118
			// wire CELL164.OUT_F7                 SERDES.Q2X_CSO119
			// wire CELL164.OUT_Q0                 SERDES.Q2X_CSO140
			// wire CELL164.OUT_Q1                 SERDES.Q2X_CSO139
			// wire CELL164.OUT_Q2                 SERDES.Q2X_CSO80
			// wire CELL164.OUT_Q3                 SERDES.Q2X_TOSCANOUT19
			// wire CELL164.OUT_Q4                 SERDES.Q2X_CSO81
			// wire CELL164.OUT_Q5                 SERDES.Q2X_CSO85
			// wire CELL164.OUT_Q6                 SERDES.Q2X_CSO23
			// wire CELL164.OUT_Q7                 SERDES.Q2X_CSO87
			// wire CELL165.IMUX_A0                SERDES.Q2EB3_GISYNCRXD4
			// wire CELL165.IMUX_A1                SERDES.Q2X_ITXDATA61
			// wire CELL165.IMUX_A2                SERDES.Q2EB3_GISYNCRXD6
			// wire CELL165.IMUX_A3                SERDES.Q2EB3_GINONPADRXDV
			// wire CELL165.IMUX_A4                SERDES.Q2EB3_GISYNCRXD3
			// wire CELL165.IMUX_A5                SERDES.Q2EB3_GISYNCRXD0
			// wire CELL165.IMUX_B0                SERDES.Q2EB3_GISYNCRXDV
			// wire CELL165.IMUX_B1                SERDES.Q2X_ITXBYTEN2
			// wire CELL165.IMUX_B2                SERDES.Q2X_ITXDATA62
			// wire CELL165.IMUX_B3                SERDES.Q2EB3_GISYNCNIBDRIB
			// wire CELL165.IMUX_B4                SERDES.Q2EB3_GISYNCRXER
			// wire CELL165.IMUX_B5                SERDES.Q2EB3_GISYNCRXD2
			// wire CELL165.IMUX_C0                SERDES.Q2EB3_GISYNCRXD1
			// wire CELL165.IMUX_C1                SERDES.Q2X_ITXBYTEN1
			// wire CELL165.IMUX_C2                SERDES.Q2X_ITXDATA63
			// wire CELL165.IMUX_C3                SERDES.Q2X_ITXBYTEN0
			// wire CELL165.IMUX_C4                SERDES.Q2X_ITXFORCEERR
			// wire CELL165.IMUX_C5                SERDES.Q2X_ITXEMPTY
			// wire CELL165.IMUX_D0                SERDES.Q2X_ITXDATAAVAIL
			// wire CELL165.IMUX_D1                SERDES.Q2X_ITXEOF
			// wire CELL165.IMUX_D2                SERDES.Q2EB2_CITXPAUSEREQ
			// wire CELL165.IMUX_D3                SERDES.Q2EB2_CITXEOF
			// wire CELL165.IMUX_D4                SERDES.Q2EB2_CITXFORCEERR
			// wire CELL165.IMUX_D5                SERDES.Q2EB2_CITXFIFOCTRL
			// wire CELL165.IMUX_CE0               SERDES.Q2X_TIBISTTDI23
			// wire CELL165.IMUX_CE1               SERDES.Q2X_TIBISTRA4
			// wire CELL165.IMUX_CE2               SERDES.Q2X_TISCANIN17
			// wire CELL165.IMUX_CE3               SERDES.Q2X_TISCANIN4
			// wire CELL165.OUT_F0                 SERDES.Q2X_CSO83
			// wire CELL165.OUT_F1                 SERDES.Q2X_CSO18
			// wire CELL165.OUT_F2                 SERDES.Q2X_TOSCANOUT16
			// wire CELL165.OUT_F3                 SERDES.Q2X_CSO84
			// wire CELL165.OUT_F4                 SERDES.Q2X_CSO22
			// wire CELL165.OUT_F5                 SERDES.Q2X_CSO82
			// wire CELL165.OUT_F6                 SERDES.Q2X_CSO86
			// wire CELL165.OUT_F7                 SERDES.Q2X_CSO42
			// wire CELL165.OUT_Q0                 SERDES.Q2X_CSO17
			// wire CELL165.OUT_Q1                 SERDES.Q2X_CSO16
			// wire CELL165.OUT_Q2                 SERDES.Q2X_CSO21
			// wire CELL165.OUT_Q3                 SERDES.Q2X_CSO38
			// wire CELL165.OUT_Q4                 SERDES.Q2X_CSO123
			// wire CELL165.OUT_Q5                 SERDES.Q2X_CSO46
			// wire CELL165.OUT_Q6                 SERDES.Q2X_CSO20
			// wire CELL165.OUT_Q7                 SERDES.Q2X_CSO19
			// wire CELL166.IMUX_A0                SERDES.Q2EB2_CITXDATAAVAIL
			// wire CELL166.IMUX_A1                SERDES.Q2EB2_CITXDATA0
			// wire CELL166.IMUX_A2                SERDES.Q2EB3_CIRXFULL
			// wire CELL166.IMUX_A3                SERDES.Q2EB2_CITXEMPTY
			// wire CELL166.IMUX_A4                SERDES.Q2EB2_CITXDATA2
			// wire CELL166.IMUX_A5                SERDES.Q2X_IIGNOREPKT
			// wire CELL166.IMUX_B0                SERDES.Q2EB2_CITXDATA1
			// wire CELL166.IMUX_B1                SERDES.Q2EB2_CITXDATA7
			// wire CELL166.IMUX_B2                SERDES.Q2EB2_CITXDATA3
			// wire CELL166.IMUX_B3                SERDES.Q2EB2_CITXDATA5
			// wire CELL166.IMUX_B4                SERDES.Q2EB2_CITXDATA4
			// wire CELL166.IMUX_B5                SERDES.Q2EB3_GISYNCCRS
			// wire CELL166.IMUX_C0                SERDES.Q2EB3_GISYNCCOL
			// wire CELL166.IMUX_C1                SERDES.Q2EB2_CITXDATA6
			// wire CELL166.IMUX_C2                SERDES.Q2X_ITXPAUSREQ
			// wire CELL166.IMUX_C3                SERDES.Q2EB3_CITXPAUSEREQ
			// wire CELL166.IMUX_C4                SERDES.Q2EB3_CITXFORCEERR
			// wire CELL166.IMUX_C5                SERDES.Q2EB3_CITXFIFOCTRL
			// wire CELL166.IMUX_D0                SERDES.Q2X_ITXPAUSTIM11
			// wire CELL166.IMUX_D1                SERDES.Q2X_ITXPAUSTIM9
			// wire CELL166.IMUX_D2                SERDES.Q2X_ITXPAUSTIM0
			// wire CELL166.IMUX_D3                SERDES.Q2X_ITXPAUSTIM12
			// wire CELL166.IMUX_D4                SERDES.Q2X_ITXPAUSTIM8
			// wire CELL166.IMUX_D5                SERDES.Q2X_ITXPAUSTIM15
			// wire CELL166.IMUX_CE0               SERDES.Q2X_TISCANIN19
			// wire CELL166.IMUX_CE1               SERDES.Q2X_TISCANIN16
			// wire CELL166.IMUX_CE2               SERDES.Q2X_TISCANIN27
			// wire CELL166.IMUX_CE3               SERDES.Q2X_TISCANIN20
			// wire CELL166.OUT_F0                 SERDES.Q2X_CSO54
			// wire CELL166.OUT_F1                 SERDES.Q2X_TOSCANOUT17
			// wire CELL166.OUT_F2                 SERDES.Q2X_CSO52
			// wire CELL166.OUT_F3                 SERDES.Q2X_CSO55
			// wire CELL166.OUT_F4                 SERDES.Q2X_CSO53
			// wire CELL166.OUT_F5                 SERDES.Q2X_CSO51
			// wire CELL166.OUT_F6                 SERDES.Q2X_CSO49
			// wire CELL166.OUT_F7                 SERDES.Q2X_CSO50
			// wire CELL166.OUT_Q0                 SERDES.Q2X_CSO48
			// wire CELL166.OUT_Q1                 SERDES.Q2X_CSO47
			// wire CELL166.OUT_Q2                 SERDES.Q2X_CSO26
			// wire CELL166.OUT_Q3                 SERDES.Q2X_CSO43
			// wire CELL166.OUT_Q4                 SERDES.Q2X_CSO30
			// wire CELL166.OUT_Q5                 SERDES.Q2X_CSO35
			// wire CELL166.OUT_Q6                 SERDES.Q2X_CSO39
			// wire CELL166.OUT_Q7                 SERDES.Q2X_CSO27
			// wire CELL167.IMUX_A0                SERDES.Q2X_ITXPAUSTIM14
			// wire CELL167.IMUX_A1                SERDES.Q2X_ITXPAUSTIM10
			// wire CELL167.IMUX_A2                SERDES.Q2X_ITXPAUSTIM13
			// wire CELL167.IMUX_A3                SERDES.Q2X_ITXPAUSTIM6
			// wire CELL167.IMUX_A4                SERDES.Q2X_ITXPAUSTIM4
			// wire CELL167.IMUX_A5                SERDES.Q2X_ITXPAUSTIM5
			// wire CELL167.IMUX_B0                SERDES.Q2X_ITXPAUSTIM7
			// wire CELL167.IMUX_B1                SERDES.Q2X_ITXPAUSTIM1
			// wire CELL167.IMUX_B2                SERDES.Q2X_ITXPAUSTIM3
			// wire CELL167.IMUX_B3                SERDES.Q2X_ITXPAUSTIM2
			// wire CELL167.IMUX_B4                SERDES.Q2EB3_CITXEOF
			// wire CELL167.IMUX_B5                SERDES.Q2EB3_CITXEMPTY
			// wire CELL167.IMUX_C0                SERDES.Q2EB3_CITXDATAAVAIL
			// wire CELL167.IMUX_C1                SERDES.Q2EB3_CITXDATA3
			// wire CELL167.IMUX_C2                SERDES.Q2EB3_CITXDATA0
			// wire CELL167.IMUX_C3                SERDES.Q2EB3_CITXDATA6
			// wire CELL167.IMUX_C4                SERDES.Q2EB3_CITXDATA5
			// wire CELL167.IMUX_C5                SERDES.Q2EB3_CITXDATA7
			// wire CELL167.IMUX_D0                SERDES.Q2EB3_CITXDATA1
			// wire CELL167.IMUX_D1                SERDES.Q2EB3_CITXDATA4
			// wire CELL167.IMUX_D2                SERDES.Q2EB3_CITXDATA2
			// wire CELL167.IMUX_D3                SERDES.Q2X_ITXMSG52
			// wire CELL167.IMUX_D4                SERDES.Q2X_ITXMSG55
			// wire CELL167.IMUX_D5                SERDES.Q2X_ITXMSG53
			// wire CELL167.IMUX_CE0               SERDES.Q2X_TISCANIN14
			// wire CELL167.IMUX_CE1               SERDES.Q2X_TISCANIN18
			// wire CELL167.IMUX_CE2               SERDES.Q2X_TISCANIN26
			// wire CELL167.OUT_F0                 SERDES.Q2X_CSO25
			// wire CELL167.OUT_F1                 SERDES.Q2X_CSO24
			// wire CELL167.OUT_F2                 SERDES.Q2X_CSO28
			// wire CELL167.OUT_F3                 SERDES.Q2X_CSO31
			// wire CELL167.OUT_F4                 SERDES.Q2X_CSO29
			// wire CELL167.OUT_F5                 SERDES.Q2X_TOSCANOUT18
			// wire CELL167.OUT_F6                 SERDES.Q2X_TOSCANOUT28
			// wire CELL168.IMUX_A0                SERDES.Q2X_ITXMSG56
			// wire CELL168.IMUX_A1                SERDES.Q2X_ITXMSG54
			// wire CELL168.IMUX_A2                SERDES.Q2X_ITXMSG50
			// wire CELL168.IMUX_A3                SERDES.Q2X_ITXMSG51
			// wire CELL168.IMUX_A4                SERDES.Q2X_ITXMSG57
			// wire CELL168.IMUX_A5                SERDES.Q2X_ITXMSG49
			// wire CELL168.IMUX_B0                SERDES.Q2X_ITXMSG48
			// wire CELL168.IMUX_B1                SERDES.Q2X_ITXMSG58
			// wire CELL168.IMUX_B2                SERDES.Q2X_ITXMSG59
			// wire CELL168.IMUX_B3                SERDES.Q2X_ITXMSG60
			// wire CELL168.IMUX_B4                SERDES.Q2X_ITXMSG47
			// wire CELL168.IMUX_B5                SERDES.Q2X_ITXMSG46
			// wire CELL168.IMUX_C0                SERDES.Q2X_ITXMSG45
			// wire CELL168.IMUX_C1                SERDES.Q2X_ITXMSG0
			// wire CELL168.IMUX_C2                SERDES.Q2X_ITXMSG1
			// wire CELL168.IMUX_C3                SERDES.Q2X_ITXMSG44
			// wire CELL168.IMUX_C4                SERDES.Q2X_ITXMSG2
			// wire CELL168.IMUX_C5                SERDES.Q2X_ITXMSG3
			// wire CELL168.IMUX_D0                SERDES.Q2X_ITXMSG4
			// wire CELL168.IMUX_D1                SERDES.Q2X_ITXMSG61
			// wire CELL168.IMUX_D2                SERDES.Q2X_ITXMSG5
			// wire CELL168.IMUX_D3                SERDES.Q2X_ITXMSG6
			// wire CELL168.IMUX_D4                SERDES.Q2X_ITXMSG7
			// wire CELL168.IMUX_D5                SERDES.Q2X_ITXMSG8
			// wire CELL169.IMUX_A0                SERDES.Q2X_ITXMSG9
			// wire CELL169.IMUX_A1                SERDES.Q2X_ITXMSG10
			// wire CELL169.IMUX_A2                SERDES.Q2X_ITXMSG43
			// wire CELL169.IMUX_A3                SERDES.Q2X_ITXMSG11
			// wire CELL169.IMUX_A4                SERDES.Q2X_ITXMSG12
			// wire CELL169.IMUX_A5                SERDES.Q2X_ITXMSG13
			// wire CELL169.IMUX_B0                SERDES.Q2X_ITXMSG14
			// wire CELL169.IMUX_B1                SERDES.Q2X_ITXMSG15
			// wire CELL169.IMUX_B2                SERDES.Q2X_ITXMSG16
			// wire CELL169.IMUX_B3                SERDES.Q2X_ITXMSG17
			// wire CELL169.IMUX_B4                SERDES.Q2X_ITXMSG18
			// wire CELL169.IMUX_B5                SERDES.Q2X_ITXMSG19
			// wire CELL169.IMUX_C0                SERDES.Q2X_ITXMSG42
			// wire CELL169.IMUX_C1                SERDES.Q2X_ITXMSG20
			// wire CELL169.IMUX_C2                SERDES.Q2X_ITXMSG21
			// wire CELL169.IMUX_C3                SERDES.Q2X_ITXMSG22
			// wire CELL169.IMUX_C4                SERDES.Q2X_ITXMSG23
			// wire CELL169.IMUX_C5                SERDES.Q2X_ITXMSG24
			// wire CELL169.IMUX_D0                SERDES.Q2X_ITXMSG62
			// wire CELL169.IMUX_D1                SERDES.Q2X_ITXMSG25
			// wire CELL169.IMUX_D2                SERDES.Q2X_ITXMSG41
			// wire CELL169.IMUX_D3                SERDES.Q2X_ITXMSG37
			// wire CELL169.IMUX_D4                SERDES.Q2X_ITXMSG26
			// wire CELL169.IMUX_D5                SERDES.Q2X_ITXMSG27
			// wire CELL170.IMUX_A0                SERDES.Q2X_ITXMSG28
			// wire CELL170.IMUX_A1                SERDES.Q2X_ITXMSG29
			// wire CELL170.IMUX_A2                SERDES.Q2X_ITXMSG30
			// wire CELL170.IMUX_A3                SERDES.Q2X_ITXMSG31
			// wire CELL170.IMUX_A4                SERDES.Q2X_ITXMSG40
			// wire CELL170.IMUX_A5                SERDES.Q2X_ITXMSG32
			// wire CELL170.IMUX_B0                SERDES.Q2X_ITXMSG33
			// wire CELL170.IMUX_B1                SERDES.Q2X_ITXMSG34
			// wire CELL170.IMUX_B2                SERDES.Q2X_ITXMSG35
			// wire CELL170.IMUX_B3                SERDES.Q2X_ITXMSG36
			// wire CELL170.IMUX_B4                SERDES.Q2X_ITXMSG38
			// wire CELL170.IMUX_B5                SERDES.Q2X_ITXMSG39
			// wire CELL170.IMUX_C0                SERDES.Q2X_ITSMSGAVAIL
			// wire CELL170.IMUX_C1                SERDES.Q2X_ITXMSG63
			// wire CELL176.IMUX_A0                SERDES.CORNER_LSPLLPWRUP
			// wire CELL176.IMUX_B0                SERDES.CORNER_FCSYNCTOGGLE
			// wire CELL176.IMUX_C0                SERDES.CORNER_FCSCANMODE
			// wire CELL176.IMUX_LSR0              SERDES.CORNER_LSPLLRST
			// wire CELL176.IMUX_CLK0_DELAY        SERDES.CORNER_LSPLLREFCLKI
			// wire CELL176.OUT_F0                 SERDES.CORNER_FOREFCK2CORE
			// wire CELL176.OUT_Q0                 SERDES.CORNER_LSPLLLOL
		}

		tile_class PLL_SW {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel PLL0 {
				input CLKFB2 = CELL3.IMUX_CLK1_DELAY;
				output CLKOP = CELL3.OUT_F0;
				output CLKOS = CELL3.OUT_F2;
				output CLKOS2 = CELL3.OUT_F4;
				output CLKOS3 = CELL3.OUT_F6;
				input ENCLKOP = CELL3.IMUX_D2;
				input ENCLKOS = CELL3.IMUX_A3;
				input ENCLKOS2 = CELL3.IMUX_B3;
				input ENCLKOS3 = CELL3.IMUX_C3;
				output INTLOCK = CELL3.OUT_Q4;
				output LOCK = CELL3.OUT_Q2;
				input PHASEDIR = CELL3.IMUX_D4;
				input PHASELOADREG = CELL3.IMUX_D3;
				input PHASESEL0 = CELL3.IMUX_B4;
				input PHASESEL1 = CELL3.IMUX_A4;
				output PHASESRCSTAT = CELL3.OUT_Q6;
				input PHASESTEP = CELL3.IMUX_C4;
				input PLLWAKESYNC = CELL3.IMUX_C2;
				output REFCLK = CELL3.OUT_Q0;
				input RST = CELL3.IMUX_B1;
				input SMIAD = CELL2.IMUX_A4;
				input SMICLK = CELL2.IMUX_CLK1_DELAY;
				input SMIRD = CELL2.IMUX_B4;
				output SMIRDATA = CELL2.OUT_F0;
				input SMIRSTN = CELL2.IMUX_A5;
				input SMIWDATA = CELL2.IMUX_D4;
				input SMIWR = CELL2.IMUX_C4;
				input STDBY = CELL3.IMUX_LSR0;
			}

			bel PLL1 {
				input CLKFB2 = CELL1.IMUX_CLK1_DELAY;
				output CLKOP = CELL1.OUT_F0;
				output CLKOS = CELL1.OUT_F2;
				output CLKOS2 = CELL1.OUT_F4;
				output CLKOS3 = CELL1.OUT_F6;
				input ENCLKOP = CELL1.IMUX_D2;
				input ENCLKOS = CELL1.IMUX_A3;
				input ENCLKOS2 = CELL1.IMUX_B3;
				input ENCLKOS3 = CELL1.IMUX_C3;
				output INTLOCK = CELL1.OUT_Q4;
				output LOCK = CELL1.OUT_Q2;
				input PHASEDIR = CELL1.IMUX_D4;
				input PHASELOADREG = CELL1.IMUX_D3;
				input PHASESEL0 = CELL1.IMUX_B4;
				input PHASESEL1 = CELL1.IMUX_A4;
				output PHASESRCSTAT = CELL1.OUT_Q6;
				input PHASESTEP = CELL1.IMUX_C4;
				input PLLWAKESYNC = CELL1.IMUX_C2;
				output REFCLK = CELL1.OUT_Q0;
				input RST = CELL1.IMUX_B1;
				input SMIAD = CELL0.IMUX_A4;
				input SMICLK = CELL0.IMUX_CLK1_DELAY;
				input SMIRD = CELL0.IMUX_B4;
				output SMIRDATA = CELL0.OUT_F0;
				input SMIRSTN = CELL0.IMUX_A5;
				input SMIWDATA = CELL0.IMUX_D4;
				input SMIWR = CELL0.IMUX_C4;
				input STDBY = CELL1.IMUX_LSR0;
			}

			bel PLLREFCS0 {
				input REFCLK0_2 = CELL3.IMUX_A0;
				input REFCLK0_3 = CELL3.IMUX_CLK0_DELAY;
				input REFCLK1_2 = CELL2.IMUX_A0;
				input REFCLK1_3 = CELL2.IMUX_CLK0_DELAY;
				input SEL = CELL3.IMUX_B2;
			}

			bel PLLREFCS1 {
				input REFCLK0_2 = CELL1.IMUX_A0;
				input REFCLK0_3 = CELL1.IMUX_CLK0_DELAY;
				input REFCLK1_2 = CELL0.IMUX_A0;
				input REFCLK1_3 = CELL0.IMUX_CLK0_DELAY;
				input SEL = CELL1.IMUX_B2;
			}

			// wire CELL0.IMUX_A0                  PLLREFCS1.REFCLK1_2
			// wire CELL0.IMUX_A4                  PLL1.SMIAD
			// wire CELL0.IMUX_A5                  PLL1.SMIRSTN
			// wire CELL0.IMUX_B4                  PLL1.SMIRD
			// wire CELL0.IMUX_C4                  PLL1.SMIWR
			// wire CELL0.IMUX_D4                  PLL1.SMIWDATA
			// wire CELL0.IMUX_CLK0_DELAY          PLLREFCS1.REFCLK1_3
			// wire CELL0.IMUX_CLK1_DELAY          PLL1.SMICLK
			// wire CELL0.OUT_F0                   PLL1.SMIRDATA
			// wire CELL1.IMUX_A0                  PLLREFCS1.REFCLK0_2
			// wire CELL1.IMUX_A3                  PLL1.ENCLKOS
			// wire CELL1.IMUX_A4                  PLL1.PHASESEL1
			// wire CELL1.IMUX_B1                  PLL1.RST
			// wire CELL1.IMUX_B2                  PLLREFCS1.SEL
			// wire CELL1.IMUX_B3                  PLL1.ENCLKOS2
			// wire CELL1.IMUX_B4                  PLL1.PHASESEL0
			// wire CELL1.IMUX_C2                  PLL1.PLLWAKESYNC
			// wire CELL1.IMUX_C3                  PLL1.ENCLKOS3
			// wire CELL1.IMUX_C4                  PLL1.PHASESTEP
			// wire CELL1.IMUX_D2                  PLL1.ENCLKOP
			// wire CELL1.IMUX_D3                  PLL1.PHASELOADREG
			// wire CELL1.IMUX_D4                  PLL1.PHASEDIR
			// wire CELL1.IMUX_LSR0                PLL1.STDBY
			// wire CELL1.IMUX_CLK0_DELAY          PLLREFCS1.REFCLK0_3
			// wire CELL1.IMUX_CLK1_DELAY          PLL1.CLKFB2
			// wire CELL1.OUT_F0                   PLL1.CLKOP
			// wire CELL1.OUT_F2                   PLL1.CLKOS
			// wire CELL1.OUT_F4                   PLL1.CLKOS2
			// wire CELL1.OUT_F6                   PLL1.CLKOS3
			// wire CELL1.OUT_Q0                   PLL1.REFCLK
			// wire CELL1.OUT_Q2                   PLL1.LOCK
			// wire CELL1.OUT_Q4                   PLL1.INTLOCK
			// wire CELL1.OUT_Q6                   PLL1.PHASESRCSTAT
			// wire CELL2.IMUX_A0                  PLLREFCS0.REFCLK1_2
			// wire CELL2.IMUX_A4                  PLL0.SMIAD
			// wire CELL2.IMUX_A5                  PLL0.SMIRSTN
			// wire CELL2.IMUX_B4                  PLL0.SMIRD
			// wire CELL2.IMUX_C4                  PLL0.SMIWR
			// wire CELL2.IMUX_D4                  PLL0.SMIWDATA
			// wire CELL2.IMUX_CLK0_DELAY          PLLREFCS0.REFCLK1_3
			// wire CELL2.IMUX_CLK1_DELAY          PLL0.SMICLK
			// wire CELL2.OUT_F0                   PLL0.SMIRDATA
			// wire CELL3.IMUX_A0                  PLLREFCS0.REFCLK0_2
			// wire CELL3.IMUX_A3                  PLL0.ENCLKOS
			// wire CELL3.IMUX_A4                  PLL0.PHASESEL1
			// wire CELL3.IMUX_B1                  PLL0.RST
			// wire CELL3.IMUX_B2                  PLLREFCS0.SEL
			// wire CELL3.IMUX_B3                  PLL0.ENCLKOS2
			// wire CELL3.IMUX_B4                  PLL0.PHASESEL0
			// wire CELL3.IMUX_C2                  PLL0.PLLWAKESYNC
			// wire CELL3.IMUX_C3                  PLL0.ENCLKOS3
			// wire CELL3.IMUX_C4                  PLL0.PHASESTEP
			// wire CELL3.IMUX_D2                  PLL0.ENCLKOP
			// wire CELL3.IMUX_D3                  PLL0.PHASELOADREG
			// wire CELL3.IMUX_D4                  PLL0.PHASEDIR
			// wire CELL3.IMUX_LSR0                PLL0.STDBY
			// wire CELL3.IMUX_CLK0_DELAY          PLLREFCS0.REFCLK0_3
			// wire CELL3.IMUX_CLK1_DELAY          PLL0.CLKFB2
			// wire CELL3.OUT_F0                   PLL0.CLKOP
			// wire CELL3.OUT_F2                   PLL0.CLKOS
			// wire CELL3.OUT_F4                   PLL0.CLKOS2
			// wire CELL3.OUT_F6                   PLL0.CLKOS3
			// wire CELL3.OUT_Q0                   PLL0.REFCLK
			// wire CELL3.OUT_Q2                   PLL0.LOCK
			// wire CELL3.OUT_Q4                   PLL0.INTLOCK
			// wire CELL3.OUT_Q6                   PLL0.PHASESRCSTAT
		}

		tile_class PLL_SE {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel PLL0 {
				input CLKFB2 = CELL3.IMUX_CLK1_DELAY;
				output CLKOP = CELL3.OUT_F0;
				output CLKOS = CELL3.OUT_F2;
				output CLKOS2 = CELL3.OUT_F4;
				output CLKOS3 = CELL3.OUT_F6;
				input ENCLKOP = CELL3.IMUX_D2;
				input ENCLKOS = CELL3.IMUX_A3;
				input ENCLKOS2 = CELL3.IMUX_B3;
				input ENCLKOS3 = CELL3.IMUX_C3;
				output INTLOCK = CELL3.OUT_Q4;
				output LOCK = CELL3.OUT_Q2;
				input PHASEDIR = CELL3.IMUX_D4;
				input PHASELOADREG = CELL3.IMUX_D3;
				input PHASESEL0 = CELL3.IMUX_B4;
				input PHASESEL1 = CELL3.IMUX_A4;
				output PHASESRCSTAT = CELL3.OUT_Q6;
				input PHASESTEP = CELL3.IMUX_C4;
				input PLLWAKESYNC = CELL3.IMUX_C2;
				output REFCLK = CELL3.OUT_Q0;
				input RST = CELL3.IMUX_B1;
				input SMIAD = CELL2.IMUX_A4;
				input SMICLK = CELL2.IMUX_CLK1_DELAY;
				input SMIRD = CELL2.IMUX_B4;
				output SMIRDATA = CELL2.OUT_F0;
				input SMIRSTN = CELL2.IMUX_A5;
				input SMIWDATA = CELL2.IMUX_D4;
				input SMIWR = CELL2.IMUX_C4;
				input STDBY = CELL3.IMUX_LSR0;
			}

			bel PLL1 {
				input CLKFB2 = CELL0.IMUX_CLK1_DELAY;
				output CLKOP = CELL0.OUT_F0;
				output CLKOS = CELL0.OUT_F2;
				output CLKOS2 = CELL0.OUT_F4;
				output CLKOS3 = CELL0.OUT_F6;
				input ENCLKOP = CELL0.IMUX_D2;
				input ENCLKOS = CELL0.IMUX_A3;
				input ENCLKOS2 = CELL0.IMUX_B3;
				input ENCLKOS3 = CELL0.IMUX_C3;
				output INTLOCK = CELL0.OUT_Q4;
				output LOCK = CELL0.OUT_Q2;
				input PHASEDIR = CELL0.IMUX_D4;
				input PHASELOADREG = CELL0.IMUX_D3;
				input PHASESEL0 = CELL0.IMUX_B4;
				input PHASESEL1 = CELL0.IMUX_A4;
				output PHASESRCSTAT = CELL0.OUT_Q6;
				input PHASESTEP = CELL0.IMUX_C4;
				input PLLWAKESYNC = CELL0.IMUX_C2;
				output REFCLK = CELL0.OUT_Q0;
				input RST = CELL0.IMUX_B1;
				input SMIAD = CELL1.IMUX_A4;
				input SMICLK = CELL1.IMUX_CLK1_DELAY;
				input SMIRD = CELL1.IMUX_B4;
				output SMIRDATA = CELL1.OUT_F0;
				input SMIRSTN = CELL1.IMUX_A5;
				input SMIWDATA = CELL1.IMUX_D4;
				input SMIWR = CELL1.IMUX_C4;
				input STDBY = CELL0.IMUX_LSR0;
			}

			bel PLLREFCS0 {
				input REFCLK0_2 = CELL3.IMUX_A0;
				input REFCLK0_3 = CELL3.IMUX_CLK0_DELAY;
				input REFCLK1_2 = CELL2.IMUX_A0;
				input REFCLK1_3 = CELL2.IMUX_CLK0_DELAY;
				input SEL = CELL3.IMUX_B2;
			}

			bel PLLREFCS1 {
				input REFCLK0_2 = CELL0.IMUX_A0;
				input REFCLK0_3 = CELL0.IMUX_CLK0_DELAY;
				input REFCLK1_2 = CELL1.IMUX_A0;
				input REFCLK1_3 = CELL1.IMUX_CLK0_DELAY;
				input SEL = CELL0.IMUX_B2;
			}

			// wire CELL0.IMUX_A0                  PLLREFCS1.REFCLK0_2
			// wire CELL0.IMUX_A3                  PLL1.ENCLKOS
			// wire CELL0.IMUX_A4                  PLL1.PHASESEL1
			// wire CELL0.IMUX_B1                  PLL1.RST
			// wire CELL0.IMUX_B2                  PLLREFCS1.SEL
			// wire CELL0.IMUX_B3                  PLL1.ENCLKOS2
			// wire CELL0.IMUX_B4                  PLL1.PHASESEL0
			// wire CELL0.IMUX_C2                  PLL1.PLLWAKESYNC
			// wire CELL0.IMUX_C3                  PLL1.ENCLKOS3
			// wire CELL0.IMUX_C4                  PLL1.PHASESTEP
			// wire CELL0.IMUX_D2                  PLL1.ENCLKOP
			// wire CELL0.IMUX_D3                  PLL1.PHASELOADREG
			// wire CELL0.IMUX_D4                  PLL1.PHASEDIR
			// wire CELL0.IMUX_LSR0                PLL1.STDBY
			// wire CELL0.IMUX_CLK0_DELAY          PLLREFCS1.REFCLK0_3
			// wire CELL0.IMUX_CLK1_DELAY          PLL1.CLKFB2
			// wire CELL0.OUT_F0                   PLL1.CLKOP
			// wire CELL0.OUT_F2                   PLL1.CLKOS
			// wire CELL0.OUT_F4                   PLL1.CLKOS2
			// wire CELL0.OUT_F6                   PLL1.CLKOS3
			// wire CELL0.OUT_Q0                   PLL1.REFCLK
			// wire CELL0.OUT_Q2                   PLL1.LOCK
			// wire CELL0.OUT_Q4                   PLL1.INTLOCK
			// wire CELL0.OUT_Q6                   PLL1.PHASESRCSTAT
			// wire CELL1.IMUX_A0                  PLLREFCS1.REFCLK1_2
			// wire CELL1.IMUX_A4                  PLL1.SMIAD
			// wire CELL1.IMUX_A5                  PLL1.SMIRSTN
			// wire CELL1.IMUX_B4                  PLL1.SMIRD
			// wire CELL1.IMUX_C4                  PLL1.SMIWR
			// wire CELL1.IMUX_D4                  PLL1.SMIWDATA
			// wire CELL1.IMUX_CLK0_DELAY          PLLREFCS1.REFCLK1_3
			// wire CELL1.IMUX_CLK1_DELAY          PLL1.SMICLK
			// wire CELL1.OUT_F0                   PLL1.SMIRDATA
			// wire CELL2.IMUX_A0                  PLLREFCS0.REFCLK1_2
			// wire CELL2.IMUX_A4                  PLL0.SMIAD
			// wire CELL2.IMUX_A5                  PLL0.SMIRSTN
			// wire CELL2.IMUX_B4                  PLL0.SMIRD
			// wire CELL2.IMUX_C4                  PLL0.SMIWR
			// wire CELL2.IMUX_D4                  PLL0.SMIWDATA
			// wire CELL2.IMUX_CLK0_DELAY          PLLREFCS0.REFCLK1_3
			// wire CELL2.IMUX_CLK1_DELAY          PLL0.SMICLK
			// wire CELL2.OUT_F0                   PLL0.SMIRDATA
			// wire CELL3.IMUX_A0                  PLLREFCS0.REFCLK0_2
			// wire CELL3.IMUX_A3                  PLL0.ENCLKOS
			// wire CELL3.IMUX_A4                  PLL0.PHASESEL1
			// wire CELL3.IMUX_B1                  PLL0.RST
			// wire CELL3.IMUX_B2                  PLLREFCS0.SEL
			// wire CELL3.IMUX_B3                  PLL0.ENCLKOS2
			// wire CELL3.IMUX_B4                  PLL0.PHASESEL0
			// wire CELL3.IMUX_C2                  PLL0.PLLWAKESYNC
			// wire CELL3.IMUX_C3                  PLL0.ENCLKOS3
			// wire CELL3.IMUX_C4                  PLL0.PHASESTEP
			// wire CELL3.IMUX_D2                  PLL0.ENCLKOP
			// wire CELL3.IMUX_D3                  PLL0.PHASELOADREG
			// wire CELL3.IMUX_D4                  PLL0.PHASEDIR
			// wire CELL3.IMUX_LSR0                PLL0.STDBY
			// wire CELL3.IMUX_CLK0_DELAY          PLLREFCS0.REFCLK0_3
			// wire CELL3.IMUX_CLK1_DELAY          PLL0.CLKFB2
			// wire CELL3.OUT_F0                   PLL0.CLKOP
			// wire CELL3.OUT_F2                   PLL0.CLKOS
			// wire CELL3.OUT_F4                   PLL0.CLKOS2
			// wire CELL3.OUT_F6                   PLL0.CLKOS3
			// wire CELL3.OUT_Q0                   PLL0.REFCLK
			// wire CELL3.OUT_Q2                   PLL0.LOCK
			// wire CELL3.OUT_Q4                   PLL0.INTLOCK
			// wire CELL3.OUT_Q6                   PLL0.PHASESRCSTAT
		}

		tile_class PLL_NW {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel PLL0 {
				input CLKFB2 = CELL3.IMUX_CLK1_DELAY;
				output CLKOP = CELL3.OUT_F0;
				output CLKOS = CELL3.OUT_F2;
				output CLKOS2 = CELL3.OUT_F4;
				output CLKOS3 = CELL3.OUT_F6;
				input ENCLKOP = CELL3.IMUX_D2;
				input ENCLKOS = CELL3.IMUX_A3;
				input ENCLKOS2 = CELL3.IMUX_B3;
				input ENCLKOS3 = CELL3.IMUX_C3;
				output INTLOCK = CELL3.OUT_Q4;
				output LOCK = CELL3.OUT_Q2;
				input PHASEDIR = CELL3.IMUX_D4;
				input PHASELOADREG = CELL3.IMUX_D3;
				input PHASESEL0 = CELL3.IMUX_B4;
				input PHASESEL1 = CELL3.IMUX_A4;
				output PHASESRCSTAT = CELL3.OUT_Q6;
				input PHASESTEP = CELL3.IMUX_C4;
				input PLLWAKESYNC = CELL3.IMUX_C2;
				output REFCLK = CELL3.OUT_Q0;
				input RST = CELL3.IMUX_B1;
				input SMIAD = CELL2.IMUX_A4;
				input SMICLK = CELL2.IMUX_CLK1_DELAY;
				input SMIRD = CELL2.IMUX_B4;
				output SMIRDATA = CELL2.OUT_F0;
				input SMIRSTN = CELL2.IMUX_A5;
				input SMIWDATA = CELL2.IMUX_D4;
				input SMIWR = CELL2.IMUX_C4;
				input STDBY = CELL3.IMUX_LSR0;
			}

			bel PLL1 {
				input CLKFB2 = CELL1.IMUX_CLK1_DELAY;
				output CLKOP = CELL1.OUT_F0;
				output CLKOS = CELL1.OUT_F2;
				output CLKOS2 = CELL1.OUT_F4;
				output CLKOS3 = CELL1.OUT_F6;
				input ENCLKOP = CELL1.IMUX_D2;
				input ENCLKOS = CELL1.IMUX_A3;
				input ENCLKOS2 = CELL1.IMUX_B3;
				input ENCLKOS3 = CELL1.IMUX_C3;
				output INTLOCK = CELL1.OUT_Q4;
				output LOCK = CELL1.OUT_Q2;
				input PHASEDIR = CELL1.IMUX_D4;
				input PHASELOADREG = CELL1.IMUX_D3;
				input PHASESEL0 = CELL1.IMUX_B4;
				input PHASESEL1 = CELL1.IMUX_A4;
				output PHASESRCSTAT = CELL1.OUT_Q6;
				input PHASESTEP = CELL1.IMUX_C4;
				input PLLWAKESYNC = CELL1.IMUX_C2;
				output REFCLK = CELL1.OUT_Q0;
				input RST = CELL1.IMUX_B1;
				input SMIAD = CELL0.IMUX_A4;
				input SMICLK = CELL0.IMUX_CLK1_DELAY;
				input SMIRD = CELL0.IMUX_B4;
				output SMIRDATA = CELL0.OUT_F0;
				input SMIRSTN = CELL0.IMUX_A5;
				input SMIWDATA = CELL0.IMUX_D4;
				input SMIWR = CELL0.IMUX_C4;
				input STDBY = CELL1.IMUX_LSR0;
			}

			bel PLLREFCS0 {
				input REFCLK0_2 = CELL3.IMUX_A0;
				input REFCLK0_3 = CELL3.IMUX_CLK0_DELAY;
				input REFCLK1_2 = CELL2.IMUX_A0;
				input REFCLK1_3 = CELL2.IMUX_CLK0_DELAY;
				input SEL = CELL3.IMUX_B2;
			}

			bel PLLREFCS1 {
				input REFCLK0_2 = CELL1.IMUX_A0;
				input REFCLK0_3 = CELL1.IMUX_CLK0_DELAY;
				input REFCLK1_2 = CELL0.IMUX_A0;
				input REFCLK1_3 = CELL0.IMUX_CLK0_DELAY;
				input SEL = CELL1.IMUX_B2;
			}

			// wire CELL0.IMUX_A0                  PLLREFCS1.REFCLK1_2
			// wire CELL0.IMUX_A4                  PLL1.SMIAD
			// wire CELL0.IMUX_A5                  PLL1.SMIRSTN
			// wire CELL0.IMUX_B4                  PLL1.SMIRD
			// wire CELL0.IMUX_C4                  PLL1.SMIWR
			// wire CELL0.IMUX_D4                  PLL1.SMIWDATA
			// wire CELL0.IMUX_CLK0_DELAY          PLLREFCS1.REFCLK1_3
			// wire CELL0.IMUX_CLK1_DELAY          PLL1.SMICLK
			// wire CELL0.OUT_F0                   PLL1.SMIRDATA
			// wire CELL1.IMUX_A0                  PLLREFCS1.REFCLK0_2
			// wire CELL1.IMUX_A3                  PLL1.ENCLKOS
			// wire CELL1.IMUX_A4                  PLL1.PHASESEL1
			// wire CELL1.IMUX_B1                  PLL1.RST
			// wire CELL1.IMUX_B2                  PLLREFCS1.SEL
			// wire CELL1.IMUX_B3                  PLL1.ENCLKOS2
			// wire CELL1.IMUX_B4                  PLL1.PHASESEL0
			// wire CELL1.IMUX_C2                  PLL1.PLLWAKESYNC
			// wire CELL1.IMUX_C3                  PLL1.ENCLKOS3
			// wire CELL1.IMUX_C4                  PLL1.PHASESTEP
			// wire CELL1.IMUX_D2                  PLL1.ENCLKOP
			// wire CELL1.IMUX_D3                  PLL1.PHASELOADREG
			// wire CELL1.IMUX_D4                  PLL1.PHASEDIR
			// wire CELL1.IMUX_LSR0                PLL1.STDBY
			// wire CELL1.IMUX_CLK0_DELAY          PLLREFCS1.REFCLK0_3
			// wire CELL1.IMUX_CLK1_DELAY          PLL1.CLKFB2
			// wire CELL1.OUT_F0                   PLL1.CLKOP
			// wire CELL1.OUT_F2                   PLL1.CLKOS
			// wire CELL1.OUT_F4                   PLL1.CLKOS2
			// wire CELL1.OUT_F6                   PLL1.CLKOS3
			// wire CELL1.OUT_Q0                   PLL1.REFCLK
			// wire CELL1.OUT_Q2                   PLL1.LOCK
			// wire CELL1.OUT_Q4                   PLL1.INTLOCK
			// wire CELL1.OUT_Q6                   PLL1.PHASESRCSTAT
			// wire CELL2.IMUX_A0                  PLLREFCS0.REFCLK1_2
			// wire CELL2.IMUX_A4                  PLL0.SMIAD
			// wire CELL2.IMUX_A5                  PLL0.SMIRSTN
			// wire CELL2.IMUX_B4                  PLL0.SMIRD
			// wire CELL2.IMUX_C4                  PLL0.SMIWR
			// wire CELL2.IMUX_D4                  PLL0.SMIWDATA
			// wire CELL2.IMUX_CLK0_DELAY          PLLREFCS0.REFCLK1_3
			// wire CELL2.IMUX_CLK1_DELAY          PLL0.SMICLK
			// wire CELL2.OUT_F0                   PLL0.SMIRDATA
			// wire CELL3.IMUX_A0                  PLLREFCS0.REFCLK0_2
			// wire CELL3.IMUX_A3                  PLL0.ENCLKOS
			// wire CELL3.IMUX_A4                  PLL0.PHASESEL1
			// wire CELL3.IMUX_B1                  PLL0.RST
			// wire CELL3.IMUX_B2                  PLLREFCS0.SEL
			// wire CELL3.IMUX_B3                  PLL0.ENCLKOS2
			// wire CELL3.IMUX_B4                  PLL0.PHASESEL0
			// wire CELL3.IMUX_C2                  PLL0.PLLWAKESYNC
			// wire CELL3.IMUX_C3                  PLL0.ENCLKOS3
			// wire CELL3.IMUX_C4                  PLL0.PHASESTEP
			// wire CELL3.IMUX_D2                  PLL0.ENCLKOP
			// wire CELL3.IMUX_D3                  PLL0.PHASELOADREG
			// wire CELL3.IMUX_D4                  PLL0.PHASEDIR
			// wire CELL3.IMUX_LSR0                PLL0.STDBY
			// wire CELL3.IMUX_CLK0_DELAY          PLLREFCS0.REFCLK0_3
			// wire CELL3.IMUX_CLK1_DELAY          PLL0.CLKFB2
			// wire CELL3.OUT_F0                   PLL0.CLKOP
			// wire CELL3.OUT_F2                   PLL0.CLKOS
			// wire CELL3.OUT_F4                   PLL0.CLKOS2
			// wire CELL3.OUT_F6                   PLL0.CLKOS3
			// wire CELL3.OUT_Q0                   PLL0.REFCLK
			// wire CELL3.OUT_Q2                   PLL0.LOCK
			// wire CELL3.OUT_Q4                   PLL0.INTLOCK
			// wire CELL3.OUT_Q6                   PLL0.PHASESRCSTAT
		}

		tile_class PLL_NE {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel PLL0 {
				input CLKFB2 = CELL3.IMUX_CLK1_DELAY;
				output CLKOP = CELL3.OUT_F0;
				output CLKOS = CELL3.OUT_F2;
				output CLKOS2 = CELL3.OUT_F4;
				output CLKOS3 = CELL3.OUT_F6;
				input ENCLKOP = CELL3.IMUX_D2;
				input ENCLKOS = CELL3.IMUX_A3;
				input ENCLKOS2 = CELL3.IMUX_B3;
				input ENCLKOS3 = CELL3.IMUX_C3;
				output INTLOCK = CELL3.OUT_Q4;
				output LOCK = CELL3.OUT_Q2;
				input PHASEDIR = CELL3.IMUX_D4;
				input PHASELOADREG = CELL3.IMUX_D3;
				input PHASESEL0 = CELL3.IMUX_B4;
				input PHASESEL1 = CELL3.IMUX_A4;
				output PHASESRCSTAT = CELL3.OUT_Q6;
				input PHASESTEP = CELL3.IMUX_C4;
				input PLLWAKESYNC = CELL3.IMUX_C2;
				output REFCLK = CELL3.OUT_Q0;
				input RST = CELL3.IMUX_B1;
				input SMIAD = CELL2.IMUX_A4;
				input SMICLK = CELL2.IMUX_CLK1_DELAY;
				input SMIRD = CELL2.IMUX_B4;
				output SMIRDATA = CELL2.OUT_F0;
				input SMIRSTN = CELL2.IMUX_A5;
				input SMIWDATA = CELL2.IMUX_D4;
				input SMIWR = CELL2.IMUX_C4;
				input STDBY = CELL3.IMUX_LSR0;
			}

			bel PLL1 {
				input CLKFB2 = CELL1.IMUX_CLK1_DELAY;
				output CLKOP = CELL1.OUT_F0;
				output CLKOS = CELL1.OUT_F2;
				output CLKOS2 = CELL1.OUT_F4;
				output CLKOS3 = CELL1.OUT_F6;
				input ENCLKOP = CELL1.IMUX_D2;
				input ENCLKOS = CELL1.IMUX_A3;
				input ENCLKOS2 = CELL1.IMUX_B3;
				input ENCLKOS3 = CELL1.IMUX_C3;
				output INTLOCK = CELL1.OUT_Q4;
				output LOCK = CELL1.OUT_Q2;
				input PHASEDIR = CELL1.IMUX_D4;
				input PHASELOADREG = CELL1.IMUX_D3;
				input PHASESEL0 = CELL1.IMUX_B4;
				input PHASESEL1 = CELL1.IMUX_A4;
				output PHASESRCSTAT = CELL1.OUT_Q6;
				input PHASESTEP = CELL1.IMUX_C4;
				input PLLWAKESYNC = CELL1.IMUX_C2;
				output REFCLK = CELL1.OUT_Q0;
				input RST = CELL1.IMUX_B1;
				input SMIAD = CELL0.IMUX_A4;
				input SMICLK = CELL0.IMUX_CLK1_DELAY;
				input SMIRD = CELL0.IMUX_B4;
				output SMIRDATA = CELL0.OUT_F0;
				input SMIRSTN = CELL0.IMUX_A5;
				input SMIWDATA = CELL0.IMUX_D4;
				input SMIWR = CELL0.IMUX_C4;
				input STDBY = CELL1.IMUX_LSR0;
			}

			bel PLLREFCS0 {
				input REFCLK0_2 = CELL3.IMUX_A0;
				input REFCLK0_3 = CELL3.IMUX_CLK0_DELAY;
				input REFCLK1_2 = CELL2.IMUX_A0;
				input REFCLK1_3 = CELL2.IMUX_CLK0_DELAY;
				input SEL = CELL3.IMUX_B2;
			}

			bel PLLREFCS1 {
				input REFCLK0_2 = CELL1.IMUX_A0;
				input REFCLK0_3 = CELL1.IMUX_CLK0_DELAY;
				input REFCLK1_2 = CELL0.IMUX_A0;
				input REFCLK1_3 = CELL0.IMUX_CLK0_DELAY;
				input SEL = CELL1.IMUX_B2;
			}

			// wire CELL0.IMUX_A0                  PLLREFCS1.REFCLK1_2
			// wire CELL0.IMUX_A4                  PLL1.SMIAD
			// wire CELL0.IMUX_A5                  PLL1.SMIRSTN
			// wire CELL0.IMUX_B4                  PLL1.SMIRD
			// wire CELL0.IMUX_C4                  PLL1.SMIWR
			// wire CELL0.IMUX_D4                  PLL1.SMIWDATA
			// wire CELL0.IMUX_CLK0_DELAY          PLLREFCS1.REFCLK1_3
			// wire CELL0.IMUX_CLK1_DELAY          PLL1.SMICLK
			// wire CELL0.OUT_F0                   PLL1.SMIRDATA
			// wire CELL1.IMUX_A0                  PLLREFCS1.REFCLK0_2
			// wire CELL1.IMUX_A3                  PLL1.ENCLKOS
			// wire CELL1.IMUX_A4                  PLL1.PHASESEL1
			// wire CELL1.IMUX_B1                  PLL1.RST
			// wire CELL1.IMUX_B2                  PLLREFCS1.SEL
			// wire CELL1.IMUX_B3                  PLL1.ENCLKOS2
			// wire CELL1.IMUX_B4                  PLL1.PHASESEL0
			// wire CELL1.IMUX_C2                  PLL1.PLLWAKESYNC
			// wire CELL1.IMUX_C3                  PLL1.ENCLKOS3
			// wire CELL1.IMUX_C4                  PLL1.PHASESTEP
			// wire CELL1.IMUX_D2                  PLL1.ENCLKOP
			// wire CELL1.IMUX_D3                  PLL1.PHASELOADREG
			// wire CELL1.IMUX_D4                  PLL1.PHASEDIR
			// wire CELL1.IMUX_LSR0                PLL1.STDBY
			// wire CELL1.IMUX_CLK0_DELAY          PLLREFCS1.REFCLK0_3
			// wire CELL1.IMUX_CLK1_DELAY          PLL1.CLKFB2
			// wire CELL1.OUT_F0                   PLL1.CLKOP
			// wire CELL1.OUT_F2                   PLL1.CLKOS
			// wire CELL1.OUT_F4                   PLL1.CLKOS2
			// wire CELL1.OUT_F6                   PLL1.CLKOS3
			// wire CELL1.OUT_Q0                   PLL1.REFCLK
			// wire CELL1.OUT_Q2                   PLL1.LOCK
			// wire CELL1.OUT_Q4                   PLL1.INTLOCK
			// wire CELL1.OUT_Q6                   PLL1.PHASESRCSTAT
			// wire CELL2.IMUX_A0                  PLLREFCS0.REFCLK1_2
			// wire CELL2.IMUX_A4                  PLL0.SMIAD
			// wire CELL2.IMUX_A5                  PLL0.SMIRSTN
			// wire CELL2.IMUX_B4                  PLL0.SMIRD
			// wire CELL2.IMUX_C4                  PLL0.SMIWR
			// wire CELL2.IMUX_D4                  PLL0.SMIWDATA
			// wire CELL2.IMUX_CLK0_DELAY          PLLREFCS0.REFCLK1_3
			// wire CELL2.IMUX_CLK1_DELAY          PLL0.SMICLK
			// wire CELL2.OUT_F0                   PLL0.SMIRDATA
			// wire CELL3.IMUX_A0                  PLLREFCS0.REFCLK0_2
			// wire CELL3.IMUX_A3                  PLL0.ENCLKOS
			// wire CELL3.IMUX_A4                  PLL0.PHASESEL1
			// wire CELL3.IMUX_B1                  PLL0.RST
			// wire CELL3.IMUX_B2                  PLLREFCS0.SEL
			// wire CELL3.IMUX_B3                  PLL0.ENCLKOS2
			// wire CELL3.IMUX_B4                  PLL0.PHASESEL0
			// wire CELL3.IMUX_C2                  PLL0.PLLWAKESYNC
			// wire CELL3.IMUX_C3                  PLL0.ENCLKOS3
			// wire CELL3.IMUX_C4                  PLL0.PHASESTEP
			// wire CELL3.IMUX_D2                  PLL0.ENCLKOP
			// wire CELL3.IMUX_D3                  PLL0.PHASELOADREG
			// wire CELL3.IMUX_D4                  PLL0.PHASEDIR
			// wire CELL3.IMUX_LSR0                PLL0.STDBY
			// wire CELL3.IMUX_CLK0_DELAY          PLLREFCS0.REFCLK0_3
			// wire CELL3.IMUX_CLK1_DELAY          PLL0.CLKFB2
			// wire CELL3.OUT_F0                   PLL0.CLKOP
			// wire CELL3.OUT_F2                   PLL0.CLKOS
			// wire CELL3.OUT_F4                   PLL0.CLKOS2
			// wire CELL3.OUT_F6                   PLL0.CLKOS3
			// wire CELL3.OUT_Q0                   PLL0.REFCLK
			// wire CELL3.OUT_Q2                   PLL0.LOCK
			// wire CELL3.OUT_Q4                   PLL0.INTLOCK
			// wire CELL3.OUT_Q6                   PLL0.PHASESRCSTAT
		}
	}

	tile_slot BC {
		bel_slot BCPG: legacy;
		bel_slot BCINRD: legacy;
		bel_slot BCLVDSO: legacy;
		bel_slot BCSLEWRATE: legacy;
		bel_slot BCPUSL: legacy;
		bel_slot BREFTEST: legacy;

		tile_class BC_W {
			cell CELL0;

			bel BCPG {
				input PGENI = IMUX_A6;
			}

			bel BCINRD {
				input INRDENI = IMUX_C5;
			}

			bel BCLVDSO {
				input LVDSENI = IMUX_B5;
			}

			bel BCPUSL {
				input PUSLENI = IMUX_D5;
			}

			bel BREFTEST {
				input TESTIN0 = IMUX_C0;
				input TESTIN1 = IMUX_D0;
				input TESTIN2 = IMUX_C1;
				input TESTIN3 = IMUX_D1;
				input TESTIN4 = IMUX_C2;
				input TESTIN5 = IMUX_D2;
				output TESTOUT0 = OUT_Q0;
				output TESTOUT1 = OUT_Q1;
				output TESTOUT2 = OUT_Q2;
				output TESTOUT3 = OUT_Q3;
				output TESTOUT4 = OUT_Q4;
				output TESTOUT5 = OUT_Q5;
			}

			// wire IMUX_A6                        BCPG.PGENI
			// wire IMUX_B5                        BCLVDSO.LVDSENI
			// wire IMUX_C0                        BREFTEST.TESTIN0
			// wire IMUX_C1                        BREFTEST.TESTIN2
			// wire IMUX_C2                        BREFTEST.TESTIN4
			// wire IMUX_C5                        BCINRD.INRDENI
			// wire IMUX_D0                        BREFTEST.TESTIN1
			// wire IMUX_D1                        BREFTEST.TESTIN3
			// wire IMUX_D2                        BREFTEST.TESTIN5
			// wire IMUX_D5                        BCPUSL.PUSLENI
			// wire OUT_Q0                         BREFTEST.TESTOUT0
			// wire OUT_Q1                         BREFTEST.TESTOUT1
			// wire OUT_Q2                         BREFTEST.TESTOUT2
			// wire OUT_Q3                         BREFTEST.TESTOUT3
			// wire OUT_Q4                         BREFTEST.TESTOUT4
			// wire OUT_Q5                         BREFTEST.TESTOUT5
		}

		tile_class BC_E {
			cell CELL0;

			bel BCPG {
				input PGENI = IMUX_A6;
			}

			bel BCINRD {
				input INRDENI = IMUX_C5;
			}

			bel BCLVDSO {
				input LVDSENI = IMUX_B5;
			}

			bel BCPUSL {
				input PUSLENI = IMUX_D5;
			}

			bel BREFTEST {
				input TESTIN0 = IMUX_C0;
				input TESTIN1 = IMUX_D0;
				input TESTIN2 = IMUX_C1;
				input TESTIN3 = IMUX_D1;
				input TESTIN4 = IMUX_C2;
				input TESTIN5 = IMUX_D2;
				output TESTOUT0 = OUT_Q0;
				output TESTOUT1 = OUT_Q1;
				output TESTOUT2 = OUT_Q2;
				output TESTOUT3 = OUT_Q3;
				output TESTOUT4 = OUT_Q4;
				output TESTOUT5 = OUT_Q5;
			}

			// wire IMUX_A6                        BCPG.PGENI
			// wire IMUX_B5                        BCLVDSO.LVDSENI
			// wire IMUX_C0                        BREFTEST.TESTIN0
			// wire IMUX_C1                        BREFTEST.TESTIN2
			// wire IMUX_C2                        BREFTEST.TESTIN4
			// wire IMUX_C5                        BCINRD.INRDENI
			// wire IMUX_D0                        BREFTEST.TESTIN1
			// wire IMUX_D1                        BREFTEST.TESTIN3
			// wire IMUX_D2                        BREFTEST.TESTIN5
			// wire IMUX_D5                        BCPUSL.PUSLENI
			// wire OUT_Q0                         BREFTEST.TESTOUT0
			// wire OUT_Q1                         BREFTEST.TESTOUT1
			// wire OUT_Q2                         BREFTEST.TESTOUT2
			// wire OUT_Q3                         BREFTEST.TESTOUT3
			// wire OUT_Q4                         BREFTEST.TESTOUT4
			// wire OUT_Q5                         BREFTEST.TESTOUT5
		}

		tile_class BC_N {
			cell CELL0;

			bel BCPG {
				input PGENI = IMUX_A6;
			}

			bel BCINRD {
				input INRDENI = IMUX_C5;
			}

			bel BCLVDSO {
				input LVDSENI = IMUX_B5;
			}

			bel BCPUSL {
				input PUSLENI = IMUX_D5;
			}

			bel BREFTEST {
				input TESTIN0 = IMUX_C0;
				input TESTIN1 = IMUX_D0;
				input TESTIN2 = IMUX_C1;
				input TESTIN3 = IMUX_D1;
				input TESTIN4 = IMUX_C2;
				input TESTIN5 = IMUX_D2;
				output TESTOUT0 = OUT_Q0;
				output TESTOUT1 = OUT_Q1;
				output TESTOUT2 = OUT_Q2;
				output TESTOUT3 = OUT_Q3;
				output TESTOUT4 = OUT_Q4;
				output TESTOUT5 = OUT_Q5;
			}

			// wire IMUX_A6                        BCPG.PGENI
			// wire IMUX_B5                        BCLVDSO.LVDSENI
			// wire IMUX_C0                        BREFTEST.TESTIN0
			// wire IMUX_C1                        BREFTEST.TESTIN2
			// wire IMUX_C2                        BREFTEST.TESTIN4
			// wire IMUX_C5                        BCINRD.INRDENI
			// wire IMUX_D0                        BREFTEST.TESTIN1
			// wire IMUX_D1                        BREFTEST.TESTIN3
			// wire IMUX_D2                        BREFTEST.TESTIN5
			// wire IMUX_D5                        BCPUSL.PUSLENI
			// wire OUT_Q0                         BREFTEST.TESTOUT0
			// wire OUT_Q1                         BREFTEST.TESTOUT1
			// wire OUT_Q2                         BREFTEST.TESTOUT2
			// wire OUT_Q3                         BREFTEST.TESTOUT3
			// wire OUT_Q4                         BREFTEST.TESTOUT4
			// wire OUT_Q5                         BREFTEST.TESTOUT5
		}
	}

	tile_slot CLK {
		bel_slot DLLDEL0: legacy;
		bel_slot DLLDEL1: legacy;
		bel_slot DLLDEL2: legacy;
		bel_slot DLLDEL3: legacy;
		bel_slot DLLDEL4: legacy;
		bel_slot DLLDEL5: legacy;
		bel_slot DLLDEL6: legacy;
		bel_slot DLLDEL7: legacy;
		bel_slot CLKDIV0: legacy;
		bel_slot CLKDIV1: legacy;
		bel_slot CLKDIV2: legacy;
		bel_slot CLKDIV3: legacy;
		bel_slot PCSCLKDIV0: legacy;
		bel_slot PCSCLKDIV1: legacy;
		bel_slot PCSCLKDIV2: legacy;
		bel_slot PCSCLKDIV3: legacy;
		bel_slot DCC_SW0: legacy;
		bel_slot DCC_SW1: legacy;
		bel_slot DCC_SW2: legacy;
		bel_slot DCC_SW3: legacy;
		bel_slot DCC_SW4: legacy;
		bel_slot DCC_SW5: legacy;
		bel_slot DCC_SE0: legacy;
		bel_slot DCC_SE1: legacy;
		bel_slot DCC_SE2: legacy;
		bel_slot DCC_SE3: legacy;
		bel_slot DCC_SE4: legacy;
		bel_slot DCC_SE5: legacy;
		bel_slot DCC_NW0: legacy;
		bel_slot DCC_NW1: legacy;
		bel_slot DCC_NW2: legacy;
		bel_slot DCC_NW3: legacy;
		bel_slot DCC_NW4: legacy;
		bel_slot DCC_NW5: legacy;
		bel_slot DCC_NE0: legacy;
		bel_slot DCC_NE1: legacy;
		bel_slot DCC_NE2: legacy;
		bel_slot DCC_NE3: legacy;
		bel_slot DCC_NE4: legacy;
		bel_slot DCC_NE5: legacy;
		bel_slot DCS_SW0: legacy;
		bel_slot DCS_SW1: legacy;
		bel_slot DCS_SE0: legacy;
		bel_slot DCS_SE1: legacy;
		bel_slot DCS_NW0: legacy;
		bel_slot DCS_NW1: legacy;
		bel_slot DCS_NE0: legacy;
		bel_slot DCS_NE1: legacy;
		bel_slot DCC0: legacy;
		bel_slot DCC1: legacy;
		bel_slot DCC2: legacy;
		bel_slot DCC3: legacy;
		bel_slot DCC4: legacy;
		bel_slot DCC5: legacy;
		bel_slot DCC6: legacy;
		bel_slot DCC7: legacy;
		bel_slot DCC8: legacy;
		bel_slot DCC9: legacy;
		bel_slot DCC10: legacy;
		bel_slot DCC11: legacy;
		bel_slot DCC12: legacy;
		bel_slot DCC13: legacy;
		bel_slot DCC14: legacy;
		bel_slot DCC15: legacy;
		bel_slot DCM0: legacy;
		bel_slot DCM1: legacy;
		bel_slot DCS0: legacy;
		bel_slot DCS1: legacy;
		bel_slot ECLKBRIDGECS0: legacy;
		bel_slot ECLKBRIDGECS1: legacy;
		bel_slot BRGECLKSYNC0: legacy;
		bel_slot BRGECLKSYNC1: legacy;
		bel_slot CLKFBBUF0: legacy;
		bel_slot CLKFBBUF1: legacy;
		bel_slot CLK_ROOT: legacy;
		bel_slot CLK_EDGE: legacy;
		bel_slot CLKTEST: legacy;
		bel_slot ECLK_ROOT: legacy;
		bel_slot ECLKSYNC0: legacy;
		bel_slot ECLKSYNC1: legacy;
		bel_slot ECLKSYNC2: legacy;
		bel_slot ECLKSYNC3: legacy;
		bel_slot ECLKSYNC4: legacy;
		bel_slot ECLKSYNC5: legacy;
		bel_slot ECLKSYNC6: legacy;
		bel_slot ECLKSYNC7: legacy;
		bel_slot ECLKSYNC8: legacy;
		bel_slot ECLKSYNC9: legacy;
		bel_slot ECLKSYNC10: legacy;
		bel_slot ECLKSYNC11: legacy;
		bel_slot ECLKSYNC12: legacy;
		bel_slot ECLKSYNC13: legacy;
		bel_slot ECLKSYNC14: legacy;
		bel_slot ECLKSYNC15: legacy;
		bel_slot CLKTEST_ECLK: legacy;

		tile_class CLK_N_S {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;

			bel DLLDEL2 {
				output CFLAG = CELL2.OUT_Q7;
				input DIRECTION = CELL2.IMUX_D6;
				input LOADN = CELL2.IMUX_B6;
				input MOVE = CELL2.IMUX_C6;
			}

			bel DLLDEL3 {
				output CFLAG = CELL3.OUT_Q7;
				input DIRECTION = CELL3.IMUX_D6;
				input LOADN = CELL3.IMUX_B6;
				input MOVE = CELL3.IMUX_C6;
			}

			bel DLLDEL4 {
				output CFLAG = CELL4.OUT_Q7;
				input DIRECTION = CELL4.IMUX_D6;
				input LOADN = CELL4.IMUX_B6;
				input MOVE = CELL4.IMUX_C6;
			}

			bel DLLDEL5 {
				output CFLAG = CELL5.OUT_Q7;
				input DIRECTION = CELL5.IMUX_D6;
				input LOADN = CELL5.IMUX_B6;
				input MOVE = CELL5.IMUX_C6;
			}

			bel CLKDIV0 {
				input ALIGNWD = CELL4.IMUX_A4;
				output CDIVX = CELL3.OUT_Q0;
				input RST = CELL3.IMUX_LSR0;
			}

			bel CLKDIV1 {
				input ALIGNWD = CELL4.IMUX_B4;
				output CDIVX = CELL3.OUT_Q1;
				input RST = CELL3.IMUX_LSR1;
			}

			bel CLKDIV2 {
				input ALIGNWD = CELL4.IMUX_C2;
				output CDIVX = CELL3.OUT_Q2;
				input RST = CELL4.IMUX_LSR0;
			}

			bel CLKDIV3 {
				input ALIGNWD = CELL4.IMUX_D4;
				output CDIVX = CELL3.OUT_Q3;
				input RST = CELL4.IMUX_LSR1;
			}

			bel DCC0 {
				input CE = CELL3.IMUX_A2;
			}

			bel DCC1 {
				input CE = CELL3.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL3.IMUX_C4;
			}

			bel DCC3 {
				input CE = CELL3.IMUX_A6;
			}

			bel DCC4 {
				input CE = CELL3.IMUX_A3;
			}

			bel DCC5 {
				input CE = CELL3.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL3.IMUX_C7;
			}

			bel DCC7 {
				input CE = CELL3.IMUX_D3;
			}

			bel DCC8 {
				input CE = CELL4.IMUX_A2;
			}

			bel DCC9 {
				input CE = CELL4.IMUX_B0;
			}

			bel DCC10 {
				input CE = CELL4.IMUX_C4;
			}

			bel DCC11 {
				input CE = CELL4.IMUX_A6;
			}

			bel DCC12 {
				input CE = CELL4.IMUX_A3;
			}

			bel DCC13 {
				input CE = CELL4.IMUX_B1;
			}

			bel DCC14 {
				input CE = CELL4.IMUX_C7;
			}

			bel DCC15 {
				input CE = CELL4.IMUX_D3;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL2.IMUX_D7;
				input INT_IN_1 = CELL3.IMUX_D7;
				input INT_IN_2 = CELL4.IMUX_D7;
				input INT_IN_3 = CELL5.IMUX_D7;
			}

			bel CLKTEST {
				input TESTIN0 = CELL2.IMUX_A5;
				input TESTIN1 = CELL2.IMUX_B5;
				input TESTIN2 = CELL2.IMUX_C5;
				input TESTIN3 = CELL2.IMUX_D5;
			}

			bel ECLKSYNC4 {
				output ECLK = CELL3.OUT_F0;
				input ECLKI = CELL1.IMUX_CLK1_DELAY;
				input STOP = CELL3.IMUX_A0;
			}

			bel ECLKSYNC5 {
				output ECLK = CELL3.OUT_F1;
				input ECLKI = CELL2.IMUX_CLK1_DELAY;
				input STOP = CELL3.IMUX_B2;
			}

			bel ECLKSYNC6 {
				output ECLK = CELL3.OUT_F2;
				input ECLKI = CELL3.IMUX_CLK0_DELAY;
				input STOP = CELL3.IMUX_C0;
			}

			bel ECLKSYNC7 {
				output ECLK = CELL3.OUT_F3;
				input ECLKI = CELL3.IMUX_CLK1_DELAY;
				input STOP = CELL3.IMUX_D0;
			}

			bel ECLKSYNC8 {
				output ECLK = CELL4.OUT_F0;
				input ECLKI = CELL4.IMUX_CLK0_DELAY;
				input STOP = CELL4.IMUX_A1;
			}

			bel ECLKSYNC9 {
				output ECLK = CELL4.OUT_F1;
				input ECLKI = CELL4.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_B3;
			}

			bel ECLKSYNC10 {
				output ECLK = CELL4.OUT_F2;
				input ECLKI = CELL5.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_C1;
			}

			bel ECLKSYNC11 {
				output ECLK = CELL4.OUT_F3;
				input ECLKI = CELL6.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_D1;
			}

			bel CLKTEST_ECLK {
				input TESTIN0 = CELL3.IMUX_A4;
				input TESTIN1 = CELL3.IMUX_B4;
				input TESTIN2 = CELL3.IMUX_C2;
				input TESTIN3 = CELL3.IMUX_D4;
				input TESTIN4 = CELL3.IMUX_A7;
				input TESTIN5 = CELL3.IMUX_B7;
				input TESTIN6 = CELL3.IMUX_C3;
			}

			// wire CELL1.IMUX_CLK1_DELAY          ECLKSYNC4.ECLKI
			// wire CELL2.IMUX_A5                  CLKTEST.TESTIN0
			// wire CELL2.IMUX_B5                  CLKTEST.TESTIN1
			// wire CELL2.IMUX_B6                  DLLDEL2.LOADN
			// wire CELL2.IMUX_C5                  CLKTEST.TESTIN2
			// wire CELL2.IMUX_C6                  DLLDEL2.MOVE
			// wire CELL2.IMUX_D5                  CLKTEST.TESTIN3
			// wire CELL2.IMUX_D6                  DLLDEL2.DIRECTION
			// wire CELL2.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL2.IMUX_CLK1_DELAY          ECLKSYNC5.ECLKI
			// wire CELL2.OUT_Q7                   DLLDEL2.CFLAG
			// wire CELL3.IMUX_A0                  ECLKSYNC4.STOP
			// wire CELL3.IMUX_A2                  DCC0.CE
			// wire CELL3.IMUX_A3                  DCC4.CE
			// wire CELL3.IMUX_A4                  CLKTEST_ECLK.TESTIN0
			// wire CELL3.IMUX_A6                  DCC3.CE
			// wire CELL3.IMUX_A7                  CLKTEST_ECLK.TESTIN4
			// wire CELL3.IMUX_B0                  DCC1.CE
			// wire CELL3.IMUX_B1                  DCC5.CE
			// wire CELL3.IMUX_B2                  ECLKSYNC5.STOP
			// wire CELL3.IMUX_B4                  CLKTEST_ECLK.TESTIN1
			// wire CELL3.IMUX_B6                  DLLDEL3.LOADN
			// wire CELL3.IMUX_B7                  CLKTEST_ECLK.TESTIN5
			// wire CELL3.IMUX_C0                  ECLKSYNC6.STOP
			// wire CELL3.IMUX_C2                  CLKTEST_ECLK.TESTIN2
			// wire CELL3.IMUX_C3                  CLKTEST_ECLK.TESTIN6
			// wire CELL3.IMUX_C4                  DCC2.CE
			// wire CELL3.IMUX_C6                  DLLDEL3.MOVE
			// wire CELL3.IMUX_C7                  DCC6.CE
			// wire CELL3.IMUX_D0                  ECLKSYNC7.STOP
			// wire CELL3.IMUX_D3                  DCC7.CE
			// wire CELL3.IMUX_D4                  CLKTEST_ECLK.TESTIN3
			// wire CELL3.IMUX_D6                  DLLDEL3.DIRECTION
			// wire CELL3.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL3.IMUX_LSR0                CLKDIV0.RST
			// wire CELL3.IMUX_LSR1                CLKDIV1.RST
			// wire CELL3.IMUX_CLK0_DELAY          ECLKSYNC6.ECLKI
			// wire CELL3.IMUX_CLK1_DELAY          ECLKSYNC7.ECLKI
			// wire CELL3.OUT_F0                   ECLKSYNC4.ECLK
			// wire CELL3.OUT_F1                   ECLKSYNC5.ECLK
			// wire CELL3.OUT_F2                   ECLKSYNC6.ECLK
			// wire CELL3.OUT_F3                   ECLKSYNC7.ECLK
			// wire CELL3.OUT_Q0                   CLKDIV0.CDIVX
			// wire CELL3.OUT_Q1                   CLKDIV1.CDIVX
			// wire CELL3.OUT_Q2                   CLKDIV2.CDIVX
			// wire CELL3.OUT_Q3                   CLKDIV3.CDIVX
			// wire CELL3.OUT_Q7                   DLLDEL3.CFLAG
			// wire CELL4.IMUX_A1                  ECLKSYNC8.STOP
			// wire CELL4.IMUX_A2                  DCC8.CE
			// wire CELL4.IMUX_A3                  DCC12.CE
			// wire CELL4.IMUX_A4                  CLKDIV0.ALIGNWD
			// wire CELL4.IMUX_A6                  DCC11.CE
			// wire CELL4.IMUX_B0                  DCC9.CE
			// wire CELL4.IMUX_B1                  DCC13.CE
			// wire CELL4.IMUX_B3                  ECLKSYNC9.STOP
			// wire CELL4.IMUX_B4                  CLKDIV1.ALIGNWD
			// wire CELL4.IMUX_B6                  DLLDEL4.LOADN
			// wire CELL4.IMUX_C1                  ECLKSYNC10.STOP
			// wire CELL4.IMUX_C2                  CLKDIV2.ALIGNWD
			// wire CELL4.IMUX_C4                  DCC10.CE
			// wire CELL4.IMUX_C6                  DLLDEL4.MOVE
			// wire CELL4.IMUX_C7                  DCC14.CE
			// wire CELL4.IMUX_D1                  ECLKSYNC11.STOP
			// wire CELL4.IMUX_D3                  DCC15.CE
			// wire CELL4.IMUX_D4                  CLKDIV3.ALIGNWD
			// wire CELL4.IMUX_D6                  DLLDEL4.DIRECTION
			// wire CELL4.IMUX_D7                  CLK_EDGE.INT_IN_2
			// wire CELL4.IMUX_LSR0                CLKDIV2.RST
			// wire CELL4.IMUX_LSR1                CLKDIV3.RST
			// wire CELL4.IMUX_CLK0_DELAY          ECLKSYNC8.ECLKI
			// wire CELL4.IMUX_CLK1_DELAY          ECLKSYNC9.ECLKI
			// wire CELL4.OUT_F0                   ECLKSYNC8.ECLK
			// wire CELL4.OUT_F1                   ECLKSYNC9.ECLK
			// wire CELL4.OUT_F2                   ECLKSYNC10.ECLK
			// wire CELL4.OUT_F3                   ECLKSYNC11.ECLK
			// wire CELL4.OUT_Q7                   DLLDEL4.CFLAG
			// wire CELL5.IMUX_B6                  DLLDEL5.LOADN
			// wire CELL5.IMUX_C6                  DLLDEL5.MOVE
			// wire CELL5.IMUX_D6                  DLLDEL5.DIRECTION
			// wire CELL5.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL5.IMUX_CLK1_DELAY          ECLKSYNC10.ECLKI
			// wire CELL5.OUT_Q7                   DLLDEL5.CFLAG
			// wire CELL6.IMUX_CLK1_DELAY          ECLKSYNC11.ECLKI
		}

		tile_class CLK_N_M {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;

			bel DLLDEL2 {
				output CFLAG = CELL2.OUT_Q7;
				input DIRECTION = CELL2.IMUX_D6;
				input LOADN = CELL2.IMUX_B6;
				input MOVE = CELL2.IMUX_C6;
			}

			bel DLLDEL3 {
				output CFLAG = CELL3.OUT_Q7;
				input DIRECTION = CELL3.IMUX_D6;
				input LOADN = CELL3.IMUX_B6;
				input MOVE = CELL3.IMUX_C6;
			}

			bel DLLDEL4 {
				output CFLAG = CELL4.OUT_Q7;
				input DIRECTION = CELL4.IMUX_D6;
				input LOADN = CELL4.IMUX_B6;
				input MOVE = CELL4.IMUX_C6;
			}

			bel DLLDEL5 {
				output CFLAG = CELL5.OUT_Q7;
				input DIRECTION = CELL5.IMUX_D6;
				input LOADN = CELL5.IMUX_B6;
				input MOVE = CELL5.IMUX_C6;
			}

			bel CLKDIV0 {
				input ALIGNWD = CELL4.IMUX_A4;
				output CDIVX = CELL3.OUT_Q0;
				input RST = CELL3.IMUX_LSR0;
			}

			bel CLKDIV1 {
				input ALIGNWD = CELL4.IMUX_B4;
				output CDIVX = CELL3.OUT_Q1;
				input RST = CELL3.IMUX_LSR1;
			}

			bel CLKDIV2 {
				input ALIGNWD = CELL4.IMUX_C2;
				output CDIVX = CELL3.OUT_Q2;
				input RST = CELL4.IMUX_LSR0;
			}

			bel CLKDIV3 {
				input ALIGNWD = CELL4.IMUX_D4;
				output CDIVX = CELL3.OUT_Q3;
				input RST = CELL4.IMUX_LSR1;
			}

			bel DCC0 {
				input CE = CELL3.IMUX_A2;
			}

			bel DCC1 {
				input CE = CELL3.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL3.IMUX_C4;
			}

			bel DCC3 {
				input CE = CELL3.IMUX_A6;
			}

			bel DCC4 {
				input CE = CELL3.IMUX_A3;
			}

			bel DCC5 {
				input CE = CELL3.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL3.IMUX_C7;
			}

			bel DCC7 {
				input CE = CELL3.IMUX_D3;
			}

			bel DCC8 {
				input CE = CELL4.IMUX_A2;
			}

			bel DCC9 {
				input CE = CELL4.IMUX_B0;
			}

			bel DCC10 {
				input CE = CELL4.IMUX_C4;
			}

			bel DCC11 {
				input CE = CELL4.IMUX_A6;
			}

			bel DCC12 {
				input CE = CELL4.IMUX_A3;
			}

			bel DCC13 {
				input CE = CELL4.IMUX_B1;
			}

			bel DCC14 {
				input CE = CELL4.IMUX_C7;
			}

			bel DCC15 {
				input CE = CELL4.IMUX_D3;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL2.IMUX_D7;
				input INT_IN_1 = CELL3.IMUX_D7;
				input INT_IN_2 = CELL4.IMUX_D7;
				input INT_IN_3 = CELL5.IMUX_D7;
				input INT_IN_4 = CELL8.IMUX_C5;
				input INT_IN_5 = CELL9.IMUX_C5;
			}

			bel CLKTEST {
				input TESTIN0 = CELL2.IMUX_A5;
				input TESTIN1 = CELL2.IMUX_B5;
				input TESTIN2 = CELL2.IMUX_C5;
				input TESTIN3 = CELL2.IMUX_D5;
			}

			bel ECLKSYNC4 {
				output ECLK = CELL3.OUT_F0;
				input ECLKI = CELL1.IMUX_CLK1_DELAY;
				input STOP = CELL3.IMUX_A0;
			}

			bel ECLKSYNC5 {
				output ECLK = CELL3.OUT_F1;
				input ECLKI = CELL2.IMUX_CLK1_DELAY;
				input STOP = CELL3.IMUX_B2;
			}

			bel ECLKSYNC6 {
				output ECLK = CELL3.OUT_F2;
				input ECLKI = CELL3.IMUX_CLK0_DELAY;
				input STOP = CELL3.IMUX_C0;
			}

			bel ECLKSYNC7 {
				output ECLK = CELL3.OUT_F3;
				input ECLKI = CELL3.IMUX_CLK1_DELAY;
				input STOP = CELL3.IMUX_D0;
			}

			bel ECLKSYNC8 {
				output ECLK = CELL4.OUT_F0;
				input ECLKI = CELL4.IMUX_CLK0_DELAY;
				input STOP = CELL4.IMUX_A1;
			}

			bel ECLKSYNC9 {
				output ECLK = CELL4.OUT_F1;
				input ECLKI = CELL4.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_B3;
			}

			bel ECLKSYNC10 {
				output ECLK = CELL4.OUT_F2;
				input ECLKI = CELL5.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_C1;
			}

			bel ECLKSYNC11 {
				output ECLK = CELL4.OUT_F3;
				input ECLKI = CELL6.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_D1;
			}

			bel CLKTEST_ECLK {
				input TESTIN0 = CELL3.IMUX_A4;
				input TESTIN1 = CELL3.IMUX_B4;
				input TESTIN2 = CELL3.IMUX_C2;
				input TESTIN3 = CELL3.IMUX_D4;
				input TESTIN4 = CELL3.IMUX_A7;
				input TESTIN5 = CELL3.IMUX_B7;
				input TESTIN6 = CELL3.IMUX_C3;
			}

			// wire CELL1.IMUX_CLK1_DELAY          ECLKSYNC4.ECLKI
			// wire CELL2.IMUX_A5                  CLKTEST.TESTIN0
			// wire CELL2.IMUX_B5                  CLKTEST.TESTIN1
			// wire CELL2.IMUX_B6                  DLLDEL2.LOADN
			// wire CELL2.IMUX_C5                  CLKTEST.TESTIN2
			// wire CELL2.IMUX_C6                  DLLDEL2.MOVE
			// wire CELL2.IMUX_D5                  CLKTEST.TESTIN3
			// wire CELL2.IMUX_D6                  DLLDEL2.DIRECTION
			// wire CELL2.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL2.IMUX_CLK1_DELAY          ECLKSYNC5.ECLKI
			// wire CELL2.OUT_Q7                   DLLDEL2.CFLAG
			// wire CELL3.IMUX_A0                  ECLKSYNC4.STOP
			// wire CELL3.IMUX_A2                  DCC0.CE
			// wire CELL3.IMUX_A3                  DCC4.CE
			// wire CELL3.IMUX_A4                  CLKTEST_ECLK.TESTIN0
			// wire CELL3.IMUX_A6                  DCC3.CE
			// wire CELL3.IMUX_A7                  CLKTEST_ECLK.TESTIN4
			// wire CELL3.IMUX_B0                  DCC1.CE
			// wire CELL3.IMUX_B1                  DCC5.CE
			// wire CELL3.IMUX_B2                  ECLKSYNC5.STOP
			// wire CELL3.IMUX_B4                  CLKTEST_ECLK.TESTIN1
			// wire CELL3.IMUX_B6                  DLLDEL3.LOADN
			// wire CELL3.IMUX_B7                  CLKTEST_ECLK.TESTIN5
			// wire CELL3.IMUX_C0                  ECLKSYNC6.STOP
			// wire CELL3.IMUX_C2                  CLKTEST_ECLK.TESTIN2
			// wire CELL3.IMUX_C3                  CLKTEST_ECLK.TESTIN6
			// wire CELL3.IMUX_C4                  DCC2.CE
			// wire CELL3.IMUX_C6                  DLLDEL3.MOVE
			// wire CELL3.IMUX_C7                  DCC6.CE
			// wire CELL3.IMUX_D0                  ECLKSYNC7.STOP
			// wire CELL3.IMUX_D3                  DCC7.CE
			// wire CELL3.IMUX_D4                  CLKTEST_ECLK.TESTIN3
			// wire CELL3.IMUX_D6                  DLLDEL3.DIRECTION
			// wire CELL3.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL3.IMUX_LSR0                CLKDIV0.RST
			// wire CELL3.IMUX_LSR1                CLKDIV1.RST
			// wire CELL3.IMUX_CLK0_DELAY          ECLKSYNC6.ECLKI
			// wire CELL3.IMUX_CLK1_DELAY          ECLKSYNC7.ECLKI
			// wire CELL3.OUT_F0                   ECLKSYNC4.ECLK
			// wire CELL3.OUT_F1                   ECLKSYNC5.ECLK
			// wire CELL3.OUT_F2                   ECLKSYNC6.ECLK
			// wire CELL3.OUT_F3                   ECLKSYNC7.ECLK
			// wire CELL3.OUT_Q0                   CLKDIV0.CDIVX
			// wire CELL3.OUT_Q1                   CLKDIV1.CDIVX
			// wire CELL3.OUT_Q2                   CLKDIV2.CDIVX
			// wire CELL3.OUT_Q3                   CLKDIV3.CDIVX
			// wire CELL3.OUT_Q7                   DLLDEL3.CFLAG
			// wire CELL4.IMUX_A1                  ECLKSYNC8.STOP
			// wire CELL4.IMUX_A2                  DCC8.CE
			// wire CELL4.IMUX_A3                  DCC12.CE
			// wire CELL4.IMUX_A4                  CLKDIV0.ALIGNWD
			// wire CELL4.IMUX_A6                  DCC11.CE
			// wire CELL4.IMUX_B0                  DCC9.CE
			// wire CELL4.IMUX_B1                  DCC13.CE
			// wire CELL4.IMUX_B3                  ECLKSYNC9.STOP
			// wire CELL4.IMUX_B4                  CLKDIV1.ALIGNWD
			// wire CELL4.IMUX_B6                  DLLDEL4.LOADN
			// wire CELL4.IMUX_C1                  ECLKSYNC10.STOP
			// wire CELL4.IMUX_C2                  CLKDIV2.ALIGNWD
			// wire CELL4.IMUX_C4                  DCC10.CE
			// wire CELL4.IMUX_C6                  DLLDEL4.MOVE
			// wire CELL4.IMUX_C7                  DCC14.CE
			// wire CELL4.IMUX_D1                  ECLKSYNC11.STOP
			// wire CELL4.IMUX_D3                  DCC15.CE
			// wire CELL4.IMUX_D4                  CLKDIV3.ALIGNWD
			// wire CELL4.IMUX_D6                  DLLDEL4.DIRECTION
			// wire CELL4.IMUX_D7                  CLK_EDGE.INT_IN_2
			// wire CELL4.IMUX_LSR0                CLKDIV2.RST
			// wire CELL4.IMUX_LSR1                CLKDIV3.RST
			// wire CELL4.IMUX_CLK0_DELAY          ECLKSYNC8.ECLKI
			// wire CELL4.IMUX_CLK1_DELAY          ECLKSYNC9.ECLKI
			// wire CELL4.OUT_F0                   ECLKSYNC8.ECLK
			// wire CELL4.OUT_F1                   ECLKSYNC9.ECLK
			// wire CELL4.OUT_F2                   ECLKSYNC10.ECLK
			// wire CELL4.OUT_F3                   ECLKSYNC11.ECLK
			// wire CELL4.OUT_Q7                   DLLDEL4.CFLAG
			// wire CELL5.IMUX_B6                  DLLDEL5.LOADN
			// wire CELL5.IMUX_C6                  DLLDEL5.MOVE
			// wire CELL5.IMUX_D6                  DLLDEL5.DIRECTION
			// wire CELL5.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL5.IMUX_CLK1_DELAY          ECLKSYNC10.ECLKI
			// wire CELL5.OUT_Q7                   DLLDEL5.CFLAG
			// wire CELL6.IMUX_CLK1_DELAY          ECLKSYNC11.ECLKI
			// wire CELL8.IMUX_C5                  CLK_EDGE.INT_IN_4
			// wire CELL9.IMUX_C5                  CLK_EDGE.INT_IN_5
		}

		tile_class CLK_N_L {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;
			cell CELL12;
			cell CELL13;
			cell CELL14;
			cell CELL15;
			cell CELL16;
			cell CELL17;
			cell CELL18;
			cell CELL19;
			cell CELL20;
			cell CELL21;

			bel DLLDEL0 {
				output CFLAG = CELL4.OUT_Q7;
				input DIRECTION = CELL4.IMUX_D6;
				input LOADN = CELL4.IMUX_B6;
				input MOVE = CELL4.IMUX_C6;
			}

			bel DLLDEL1 {
				output CFLAG = CELL5.OUT_Q7;
				input DIRECTION = CELL5.IMUX_D6;
				input LOADN = CELL5.IMUX_B6;
				input MOVE = CELL5.IMUX_C6;
			}

			bel DLLDEL2 {
				output CFLAG = CELL6.OUT_Q7;
				input DIRECTION = CELL6.IMUX_D6;
				input LOADN = CELL6.IMUX_B6;
				input MOVE = CELL6.IMUX_C6;
			}

			bel DLLDEL3 {
				output CFLAG = CELL7.OUT_Q7;
				input DIRECTION = CELL7.IMUX_D6;
				input LOADN = CELL7.IMUX_B6;
				input MOVE = CELL7.IMUX_C6;
			}

			bel DLLDEL4 {
				output CFLAG = CELL8.OUT_Q7;
				input DIRECTION = CELL8.IMUX_D6;
				input LOADN = CELL8.IMUX_B6;
				input MOVE = CELL8.IMUX_C6;
			}

			bel DLLDEL5 {
				output CFLAG = CELL9.OUT_Q7;
				input DIRECTION = CELL9.IMUX_D6;
				input LOADN = CELL9.IMUX_B6;
				input MOVE = CELL9.IMUX_C6;
			}

			bel DLLDEL6 {
				output CFLAG = CELL10.OUT_Q7;
				input DIRECTION = CELL10.IMUX_D6;
				input LOADN = CELL10.IMUX_B6;
				input MOVE = CELL10.IMUX_C6;
			}

			bel DLLDEL7 {
				output CFLAG = CELL11.OUT_Q7;
				input DIRECTION = CELL11.IMUX_D6;
				input LOADN = CELL11.IMUX_B6;
				input MOVE = CELL11.IMUX_C6;
			}

			bel CLKDIV0 {
				input ALIGNWD = CELL8.IMUX_A4;
				output CDIVX = CELL7.OUT_Q0;
				input RST = CELL7.IMUX_LSR0;
			}

			bel CLKDIV1 {
				input ALIGNWD = CELL8.IMUX_B4;
				output CDIVX = CELL7.OUT_Q1;
				input RST = CELL7.IMUX_LSR1;
			}

			bel CLKDIV2 {
				input ALIGNWD = CELL8.IMUX_C2;
				output CDIVX = CELL7.OUT_Q2;
				input RST = CELL8.IMUX_LSR0;
			}

			bel CLKDIV3 {
				input ALIGNWD = CELL8.IMUX_D4;
				output CDIVX = CELL7.OUT_Q3;
				input RST = CELL8.IMUX_LSR1;
			}

			bel DCC0 {
				input CE = CELL7.IMUX_A2;
			}

			bel DCC1 {
				input CE = CELL7.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL7.IMUX_C4;
			}

			bel DCC3 {
				input CE = CELL7.IMUX_A6;
			}

			bel DCC4 {
				input CE = CELL7.IMUX_A3;
			}

			bel DCC5 {
				input CE = CELL7.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL7.IMUX_C7;
			}

			bel DCC7 {
				input CE = CELL7.IMUX_D3;
			}

			bel DCC8 {
				input CE = CELL8.IMUX_A2;
			}

			bel DCC9 {
				input CE = CELL8.IMUX_B0;
			}

			bel DCC10 {
				input CE = CELL8.IMUX_C4;
			}

			bel DCC11 {
				input CE = CELL8.IMUX_A6;
			}

			bel DCC12 {
				input CE = CELL8.IMUX_A3;
			}

			bel DCC13 {
				input CE = CELL8.IMUX_B1;
			}

			bel DCC14 {
				input CE = CELL8.IMUX_C7;
			}

			bel DCC15 {
				input CE = CELL8.IMUX_D3;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL6.IMUX_D7;
				input INT_IN_1 = CELL7.IMUX_D7;
				input INT_IN_2 = CELL8.IMUX_D7;
				input INT_IN_3 = CELL9.IMUX_D7;
				input INT_IN_4 = CELL18.IMUX_C5;
				input INT_IN_5 = CELL20.IMUX_C5;
				input INT_IN_6 = CELL19.IMUX_C5;
				input INT_IN_7 = CELL21.IMUX_C5;
			}

			bel CLKTEST {
				input TESTIN0 = CELL6.IMUX_A5;
				input TESTIN1 = CELL6.IMUX_B5;
				input TESTIN2 = CELL6.IMUX_C5;
				input TESTIN3 = CELL6.IMUX_D5;
			}

			bel ECLKSYNC0 {
				output ECLK = CELL16.OUT_F0;
				input ECLKI = CELL1.IMUX_CLK1_DELAY;
				input STOP = CELL7.IMUX_A0;
			}

			bel ECLKSYNC1 {
				output ECLK = CELL16.OUT_F1;
				input ECLKI = CELL2.IMUX_CLK1_DELAY;
				input STOP = CELL7.IMUX_B2;
			}

			bel ECLKSYNC2 {
				output ECLK = CELL16.OUT_F2;
				input ECLKI = CELL3.IMUX_CLK1_DELAY;
				input STOP = CELL7.IMUX_C0;
			}

			bel ECLKSYNC3 {
				output ECLK = CELL16.OUT_F3;
				input ECLKI = CELL4.IMUX_CLK1_DELAY;
				input STOP = CELL7.IMUX_D0;
			}

			bel ECLKSYNC4 {
				output ECLK = CELL7.OUT_F0;
				input ECLKI = CELL5.IMUX_CLK1_DELAY;
				input STOP = CELL7.IMUX_A1;
			}

			bel ECLKSYNC5 {
				output ECLK = CELL7.OUT_F1;
				input ECLKI = CELL6.IMUX_CLK1_DELAY;
				input STOP = CELL7.IMUX_B3;
			}

			bel ECLKSYNC6 {
				output ECLK = CELL7.OUT_F2;
				input ECLKI = CELL7.IMUX_CLK0_DELAY;
				input STOP = CELL7.IMUX_C1;
			}

			bel ECLKSYNC7 {
				output ECLK = CELL7.OUT_F3;
				input ECLKI = CELL7.IMUX_CLK1_DELAY;
				input STOP = CELL7.IMUX_D1;
			}

			bel ECLKSYNC8 {
				output ECLK = CELL8.OUT_F0;
				input ECLKI = CELL11.IMUX_CLK1_DELAY;
				input STOP = CELL8.IMUX_A0;
			}

			bel ECLKSYNC9 {
				output ECLK = CELL8.OUT_F1;
				input ECLKI = CELL12.IMUX_CLK1_DELAY;
				input STOP = CELL8.IMUX_B2;
			}

			bel ECLKSYNC10 {
				output ECLK = CELL8.OUT_F2;
				input ECLKI = CELL13.IMUX_CLK1_DELAY;
				input STOP = CELL8.IMUX_C0;
			}

			bel ECLKSYNC11 {
				output ECLK = CELL8.OUT_F3;
				input ECLKI = CELL15.IMUX_CLK1_DELAY;
				input STOP = CELL8.IMUX_D0;
			}

			bel ECLKSYNC12 {
				output ECLK = CELL17.OUT_F0;
				input ECLKI = CELL8.IMUX_CLK0_DELAY;
				input STOP = CELL8.IMUX_A1;
			}

			bel ECLKSYNC13 {
				output ECLK = CELL17.OUT_F1;
				input ECLKI = CELL8.IMUX_CLK1_DELAY;
				input STOP = CELL8.IMUX_B3;
			}

			bel ECLKSYNC14 {
				output ECLK = CELL17.OUT_F2;
				input ECLKI = CELL9.IMUX_CLK1_DELAY;
				input STOP = CELL8.IMUX_C1;
			}

			bel ECLKSYNC15 {
				output ECLK = CELL17.OUT_F3;
				input ECLKI = CELL10.IMUX_CLK1_DELAY;
				input STOP = CELL8.IMUX_D1;
			}

			bel CLKTEST_ECLK {
				input TESTIN0 = CELL7.IMUX_A4;
				input TESTIN1 = CELL7.IMUX_B4;
				input TESTIN2 = CELL7.IMUX_C2;
				input TESTIN3 = CELL7.IMUX_D4;
				input TESTIN4 = CELL7.IMUX_A7;
				input TESTIN5 = CELL7.IMUX_B7;
				input TESTIN6 = CELL7.IMUX_C3;
			}

			// wire CELL1.IMUX_CLK1_DELAY          ECLKSYNC0.ECLKI
			// wire CELL2.IMUX_CLK1_DELAY          ECLKSYNC1.ECLKI
			// wire CELL3.IMUX_CLK1_DELAY          ECLKSYNC2.ECLKI
			// wire CELL4.IMUX_B6                  DLLDEL0.LOADN
			// wire CELL4.IMUX_C6                  DLLDEL0.MOVE
			// wire CELL4.IMUX_D6                  DLLDEL0.DIRECTION
			// wire CELL4.IMUX_CLK1_DELAY          ECLKSYNC3.ECLKI
			// wire CELL4.OUT_Q7                   DLLDEL0.CFLAG
			// wire CELL5.IMUX_B6                  DLLDEL1.LOADN
			// wire CELL5.IMUX_C6                  DLLDEL1.MOVE
			// wire CELL5.IMUX_D6                  DLLDEL1.DIRECTION
			// wire CELL5.IMUX_CLK1_DELAY          ECLKSYNC4.ECLKI
			// wire CELL5.OUT_Q7                   DLLDEL1.CFLAG
			// wire CELL6.IMUX_A5                  CLKTEST.TESTIN0
			// wire CELL6.IMUX_B5                  CLKTEST.TESTIN1
			// wire CELL6.IMUX_B6                  DLLDEL2.LOADN
			// wire CELL6.IMUX_C5                  CLKTEST.TESTIN2
			// wire CELL6.IMUX_C6                  DLLDEL2.MOVE
			// wire CELL6.IMUX_D5                  CLKTEST.TESTIN3
			// wire CELL6.IMUX_D6                  DLLDEL2.DIRECTION
			// wire CELL6.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL6.IMUX_CLK1_DELAY          ECLKSYNC5.ECLKI
			// wire CELL6.OUT_Q7                   DLLDEL2.CFLAG
			// wire CELL7.IMUX_A0                  ECLKSYNC0.STOP
			// wire CELL7.IMUX_A1                  ECLKSYNC4.STOP
			// wire CELL7.IMUX_A2                  DCC0.CE
			// wire CELL7.IMUX_A3                  DCC4.CE
			// wire CELL7.IMUX_A4                  CLKTEST_ECLK.TESTIN0
			// wire CELL7.IMUX_A6                  DCC3.CE
			// wire CELL7.IMUX_A7                  CLKTEST_ECLK.TESTIN4
			// wire CELL7.IMUX_B0                  DCC1.CE
			// wire CELL7.IMUX_B1                  DCC5.CE
			// wire CELL7.IMUX_B2                  ECLKSYNC1.STOP
			// wire CELL7.IMUX_B3                  ECLKSYNC5.STOP
			// wire CELL7.IMUX_B4                  CLKTEST_ECLK.TESTIN1
			// wire CELL7.IMUX_B6                  DLLDEL3.LOADN
			// wire CELL7.IMUX_B7                  CLKTEST_ECLK.TESTIN5
			// wire CELL7.IMUX_C0                  ECLKSYNC2.STOP
			// wire CELL7.IMUX_C1                  ECLKSYNC6.STOP
			// wire CELL7.IMUX_C2                  CLKTEST_ECLK.TESTIN2
			// wire CELL7.IMUX_C3                  CLKTEST_ECLK.TESTIN6
			// wire CELL7.IMUX_C4                  DCC2.CE
			// wire CELL7.IMUX_C6                  DLLDEL3.MOVE
			// wire CELL7.IMUX_C7                  DCC6.CE
			// wire CELL7.IMUX_D0                  ECLKSYNC3.STOP
			// wire CELL7.IMUX_D1                  ECLKSYNC7.STOP
			// wire CELL7.IMUX_D3                  DCC7.CE
			// wire CELL7.IMUX_D4                  CLKTEST_ECLK.TESTIN3
			// wire CELL7.IMUX_D6                  DLLDEL3.DIRECTION
			// wire CELL7.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL7.IMUX_LSR0                CLKDIV0.RST
			// wire CELL7.IMUX_LSR1                CLKDIV1.RST
			// wire CELL7.IMUX_CLK0_DELAY          ECLKSYNC6.ECLKI
			// wire CELL7.IMUX_CLK1_DELAY          ECLKSYNC7.ECLKI
			// wire CELL7.OUT_F0                   ECLKSYNC4.ECLK
			// wire CELL7.OUT_F1                   ECLKSYNC5.ECLK
			// wire CELL7.OUT_F2                   ECLKSYNC6.ECLK
			// wire CELL7.OUT_F3                   ECLKSYNC7.ECLK
			// wire CELL7.OUT_Q0                   CLKDIV0.CDIVX
			// wire CELL7.OUT_Q1                   CLKDIV1.CDIVX
			// wire CELL7.OUT_Q2                   CLKDIV2.CDIVX
			// wire CELL7.OUT_Q3                   CLKDIV3.CDIVX
			// wire CELL7.OUT_Q7                   DLLDEL3.CFLAG
			// wire CELL8.IMUX_A0                  ECLKSYNC8.STOP
			// wire CELL8.IMUX_A1                  ECLKSYNC12.STOP
			// wire CELL8.IMUX_A2                  DCC8.CE
			// wire CELL8.IMUX_A3                  DCC12.CE
			// wire CELL8.IMUX_A4                  CLKDIV0.ALIGNWD
			// wire CELL8.IMUX_A6                  DCC11.CE
			// wire CELL8.IMUX_B0                  DCC9.CE
			// wire CELL8.IMUX_B1                  DCC13.CE
			// wire CELL8.IMUX_B2                  ECLKSYNC9.STOP
			// wire CELL8.IMUX_B3                  ECLKSYNC13.STOP
			// wire CELL8.IMUX_B4                  CLKDIV1.ALIGNWD
			// wire CELL8.IMUX_B6                  DLLDEL4.LOADN
			// wire CELL8.IMUX_C0                  ECLKSYNC10.STOP
			// wire CELL8.IMUX_C1                  ECLKSYNC14.STOP
			// wire CELL8.IMUX_C2                  CLKDIV2.ALIGNWD
			// wire CELL8.IMUX_C4                  DCC10.CE
			// wire CELL8.IMUX_C6                  DLLDEL4.MOVE
			// wire CELL8.IMUX_C7                  DCC14.CE
			// wire CELL8.IMUX_D0                  ECLKSYNC11.STOP
			// wire CELL8.IMUX_D1                  ECLKSYNC15.STOP
			// wire CELL8.IMUX_D3                  DCC15.CE
			// wire CELL8.IMUX_D4                  CLKDIV3.ALIGNWD
			// wire CELL8.IMUX_D6                  DLLDEL4.DIRECTION
			// wire CELL8.IMUX_D7                  CLK_EDGE.INT_IN_2
			// wire CELL8.IMUX_LSR0                CLKDIV2.RST
			// wire CELL8.IMUX_LSR1                CLKDIV3.RST
			// wire CELL8.IMUX_CLK0_DELAY          ECLKSYNC12.ECLKI
			// wire CELL8.IMUX_CLK1_DELAY          ECLKSYNC13.ECLKI
			// wire CELL8.OUT_F0                   ECLKSYNC8.ECLK
			// wire CELL8.OUT_F1                   ECLKSYNC9.ECLK
			// wire CELL8.OUT_F2                   ECLKSYNC10.ECLK
			// wire CELL8.OUT_F3                   ECLKSYNC11.ECLK
			// wire CELL8.OUT_Q7                   DLLDEL4.CFLAG
			// wire CELL9.IMUX_B6                  DLLDEL5.LOADN
			// wire CELL9.IMUX_C6                  DLLDEL5.MOVE
			// wire CELL9.IMUX_D6                  DLLDEL5.DIRECTION
			// wire CELL9.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL9.IMUX_CLK1_DELAY          ECLKSYNC14.ECLKI
			// wire CELL9.OUT_Q7                   DLLDEL5.CFLAG
			// wire CELL10.IMUX_B6                 DLLDEL6.LOADN
			// wire CELL10.IMUX_C6                 DLLDEL6.MOVE
			// wire CELL10.IMUX_D6                 DLLDEL6.DIRECTION
			// wire CELL10.IMUX_CLK1_DELAY         ECLKSYNC15.ECLKI
			// wire CELL10.OUT_Q7                  DLLDEL6.CFLAG
			// wire CELL11.IMUX_B6                 DLLDEL7.LOADN
			// wire CELL11.IMUX_C6                 DLLDEL7.MOVE
			// wire CELL11.IMUX_D6                 DLLDEL7.DIRECTION
			// wire CELL11.IMUX_CLK1_DELAY         ECLKSYNC8.ECLKI
			// wire CELL11.OUT_Q7                  DLLDEL7.CFLAG
			// wire CELL12.IMUX_CLK1_DELAY         ECLKSYNC9.ECLKI
			// wire CELL13.IMUX_CLK1_DELAY         ECLKSYNC10.ECLKI
			// wire CELL15.IMUX_CLK1_DELAY         ECLKSYNC11.ECLKI
			// wire CELL16.OUT_F0                  ECLKSYNC0.ECLK
			// wire CELL16.OUT_F1                  ECLKSYNC1.ECLK
			// wire CELL16.OUT_F2                  ECLKSYNC2.ECLK
			// wire CELL16.OUT_F3                  ECLKSYNC3.ECLK
			// wire CELL17.OUT_F0                  ECLKSYNC12.ECLK
			// wire CELL17.OUT_F1                  ECLKSYNC13.ECLK
			// wire CELL17.OUT_F2                  ECLKSYNC14.ECLK
			// wire CELL17.OUT_F3                  ECLKSYNC15.ECLK
			// wire CELL18.IMUX_C5                 CLK_EDGE.INT_IN_4
			// wire CELL19.IMUX_C5                 CLK_EDGE.INT_IN_6
			// wire CELL20.IMUX_C5                 CLK_EDGE.INT_IN_5
			// wire CELL21.IMUX_C5                 CLK_EDGE.INT_IN_7
		}

		tile_class CLK_W_S {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;

			bel DLLDEL0 {
				output CFLAG = CELL2.OUT_Q7;
				input DIRECTION = CELL2.IMUX_D6;
				input LOADN = CELL2.IMUX_B6;
				input MOVE = CELL2.IMUX_C6;
			}

			bel DLLDEL1 {
				output CFLAG = CELL3.OUT_Q7;
				input DIRECTION = CELL3.IMUX_D6;
				input LOADN = CELL3.IMUX_B6;
				input MOVE = CELL3.IMUX_C6;
			}

			bel DLLDEL2 {
				output CFLAG = CELL4.OUT_Q7;
				input DIRECTION = CELL4.IMUX_D6;
				input LOADN = CELL4.IMUX_B6;
				input MOVE = CELL4.IMUX_C6;
			}

			bel DLLDEL3 {
				output CFLAG = CELL5.OUT_Q7;
				input DIRECTION = CELL5.IMUX_D6;
				input LOADN = CELL5.IMUX_B6;
				input MOVE = CELL5.IMUX_C6;
			}

			bel CLKDIV0 {
				input ALIGNWD = CELL3.IMUX_A4;
				output CDIVX = CELL4.OUT_F4;
				input RST = CELL4.IMUX_LSR0;
			}

			bel CLKDIV1 {
				input ALIGNWD = CELL3.IMUX_B4;
				output CDIVX = CELL4.OUT_F5;
				input RST = CELL4.IMUX_LSR1;
			}

			bel CLKDIV2 {
				input ALIGNWD = CELL3.IMUX_C2;
				output CDIVX = CELL4.OUT_F6;
				input RST = CELL3.IMUX_LSR0;
			}

			bel CLKDIV3 {
				input ALIGNWD = CELL3.IMUX_D4;
				output CDIVX = CELL4.OUT_F7;
				input RST = CELL3.IMUX_LSR1;
			}

			bel DCC0 {
				input CE = CELL4.IMUX_A2;
			}

			bel DCC1 {
				input CE = CELL4.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL4.IMUX_C4;
			}

			bel DCC3 {
				input CE = CELL4.IMUX_D5;
			}

			bel DCC4 {
				input CE = CELL4.IMUX_A3;
			}

			bel DCC5 {
				input CE = CELL4.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL4.IMUX_C7;
			}

			bel DCC7 {
				input CE = CELL4.IMUX_D3;
			}

			bel DCC8 {
				input CE = CELL3.IMUX_A2;
			}

			bel DCC9 {
				input CE = CELL3.IMUX_B0;
			}

			bel DCC10 {
				input CE = CELL3.IMUX_C4;
			}

			bel DCC11 {
				input CE = CELL3.IMUX_D5;
			}

			bel DCC12 {
				input CE = CELL3.IMUX_A3;
			}

			bel DCC13 {
				input CE = CELL3.IMUX_B1;
			}

			bel ECLKBRIDGECS0 {
				input SEL = CELL4.IMUX_A6;
			}

			bel ECLKBRIDGECS1 {
				input SEL = CELL3.IMUX_A6;
			}

			bel BRGECLKSYNC0 {
				input STOP = CELL4.IMUX_A7;
			}

			bel BRGECLKSYNC1 {
				input STOP = CELL3.IMUX_A7;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL3.IMUX_D7;
				input INT_IN_1 = CELL2.IMUX_D7;
				input INT_IN_2 = CELL5.IMUX_D7;
				input INT_IN_3 = CELL4.IMUX_D7;
			}

			bel CLKTEST {
				input TESTIN0 = CELL4.IMUX_D2;
				input TESTIN1 = CELL4.IMUX_D4;
				input TESTIN2 = CELL3.IMUX_D0;
				input TESTIN3 = CELL3.IMUX_D1;
			}

			bel ECLKSYNC0 {
				output ECLK = CELL3.OUT_F0;
				input ECLKI = CELL3.IMUX_CLK0_DELAY;
				input STOP = CELL4.IMUX_A1;
			}

			bel ECLKSYNC1 {
				output ECLK = CELL3.OUT_F1;
				input ECLKI = CELL3.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_B3;
			}

			bel ECLKSYNC2 {
				output ECLK = CELL3.OUT_F2;
				input ECLKI = CELL2.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_C1;
			}

			bel ECLKSYNC3 {
				output ECLK = CELL3.OUT_F3;
				input ECLKI = CELL1.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_D1;
			}

			bel ECLKSYNC4 {
				output ECLK = CELL4.OUT_F0;
				input ECLKI = CELL4.IMUX_CLK0_DELAY;
				input STOP = CELL4.IMUX_A0;
			}

			bel ECLKSYNC5 {
				output ECLK = CELL4.OUT_F1;
				input ECLKI = CELL4.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_B2;
			}

			bel ECLKSYNC6 {
				output ECLK = CELL4.OUT_F2;
				input ECLKI = CELL5.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_C0;
			}

			bel ECLKSYNC7 {
				output ECLK = CELL4.OUT_F3;
				input ECLKI = CELL6.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_D0;
			}

			bel CLKTEST_ECLK {
				input TESTIN0 = CELL4.IMUX_A4;
				input TESTIN1 = CELL4.IMUX_A5;
				input TESTIN10 = CELL3.IMUX_C0;
				input TESTIN11 = CELL3.IMUX_C1;
				input TESTIN2 = CELL4.IMUX_B4;
				input TESTIN3 = CELL4.IMUX_B5;
				input TESTIN4 = CELL4.IMUX_C2;
				input TESTIN5 = CELL4.IMUX_C5;
				input TESTIN6 = CELL3.IMUX_A0;
				input TESTIN7 = CELL3.IMUX_A1;
				input TESTIN8 = CELL3.IMUX_B2;
				input TESTIN9 = CELL3.IMUX_B3;
			}

			// wire CELL1.IMUX_CLK1_DELAY          ECLKSYNC3.ECLKI
			// wire CELL2.IMUX_B6                  DLLDEL0.LOADN
			// wire CELL2.IMUX_C6                  DLLDEL0.MOVE
			// wire CELL2.IMUX_D6                  DLLDEL0.DIRECTION
			// wire CELL2.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL2.IMUX_CLK1_DELAY          ECLKSYNC2.ECLKI
			// wire CELL2.OUT_Q7                   DLLDEL0.CFLAG
			// wire CELL3.IMUX_A0                  CLKTEST_ECLK.TESTIN6
			// wire CELL3.IMUX_A1                  CLKTEST_ECLK.TESTIN7
			// wire CELL3.IMUX_A2                  DCC8.CE
			// wire CELL3.IMUX_A3                  DCC12.CE
			// wire CELL3.IMUX_A4                  CLKDIV0.ALIGNWD
			// wire CELL3.IMUX_A6                  ECLKBRIDGECS1.SEL
			// wire CELL3.IMUX_A7                  BRGECLKSYNC1.STOP
			// wire CELL3.IMUX_B0                  DCC9.CE
			// wire CELL3.IMUX_B1                  DCC13.CE
			// wire CELL3.IMUX_B2                  CLKTEST_ECLK.TESTIN8
			// wire CELL3.IMUX_B3                  CLKTEST_ECLK.TESTIN9
			// wire CELL3.IMUX_B4                  CLKDIV1.ALIGNWD
			// wire CELL3.IMUX_B6                  DLLDEL1.LOADN
			// wire CELL3.IMUX_C0                  CLKTEST_ECLK.TESTIN10
			// wire CELL3.IMUX_C1                  CLKTEST_ECLK.TESTIN11
			// wire CELL3.IMUX_C2                  CLKDIV2.ALIGNWD
			// wire CELL3.IMUX_C4                  DCC10.CE
			// wire CELL3.IMUX_C6                  DLLDEL1.MOVE
			// wire CELL3.IMUX_D0                  CLKTEST.TESTIN2
			// wire CELL3.IMUX_D1                  CLKTEST.TESTIN3
			// wire CELL3.IMUX_D4                  CLKDIV3.ALIGNWD
			// wire CELL3.IMUX_D5                  DCC11.CE
			// wire CELL3.IMUX_D6                  DLLDEL1.DIRECTION
			// wire CELL3.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL3.IMUX_LSR0                CLKDIV2.RST
			// wire CELL3.IMUX_LSR1                CLKDIV3.RST
			// wire CELL3.IMUX_CLK0_DELAY          ECLKSYNC0.ECLKI
			// wire CELL3.IMUX_CLK1_DELAY          ECLKSYNC1.ECLKI
			// wire CELL3.OUT_F0                   ECLKSYNC0.ECLK
			// wire CELL3.OUT_F1                   ECLKSYNC1.ECLK
			// wire CELL3.OUT_F2                   ECLKSYNC2.ECLK
			// wire CELL3.OUT_F3                   ECLKSYNC3.ECLK
			// wire CELL3.OUT_Q7                   DLLDEL1.CFLAG
			// wire CELL4.IMUX_A0                  ECLKSYNC4.STOP
			// wire CELL4.IMUX_A1                  ECLKSYNC0.STOP
			// wire CELL4.IMUX_A2                  DCC0.CE
			// wire CELL4.IMUX_A3                  DCC4.CE
			// wire CELL4.IMUX_A4                  CLKTEST_ECLK.TESTIN0
			// wire CELL4.IMUX_A5                  CLKTEST_ECLK.TESTIN1
			// wire CELL4.IMUX_A6                  ECLKBRIDGECS0.SEL
			// wire CELL4.IMUX_A7                  BRGECLKSYNC0.STOP
			// wire CELL4.IMUX_B0                  DCC1.CE
			// wire CELL4.IMUX_B1                  DCC5.CE
			// wire CELL4.IMUX_B2                  ECLKSYNC5.STOP
			// wire CELL4.IMUX_B3                  ECLKSYNC1.STOP
			// wire CELL4.IMUX_B4                  CLKTEST_ECLK.TESTIN2
			// wire CELL4.IMUX_B5                  CLKTEST_ECLK.TESTIN3
			// wire CELL4.IMUX_B6                  DLLDEL2.LOADN
			// wire CELL4.IMUX_C0                  ECLKSYNC6.STOP
			// wire CELL4.IMUX_C1                  ECLKSYNC2.STOP
			// wire CELL4.IMUX_C2                  CLKTEST_ECLK.TESTIN4
			// wire CELL4.IMUX_C4                  DCC2.CE
			// wire CELL4.IMUX_C5                  CLKTEST_ECLK.TESTIN5
			// wire CELL4.IMUX_C6                  DLLDEL2.MOVE
			// wire CELL4.IMUX_C7                  DCC6.CE
			// wire CELL4.IMUX_D0                  ECLKSYNC7.STOP
			// wire CELL4.IMUX_D1                  ECLKSYNC3.STOP
			// wire CELL4.IMUX_D2                  CLKTEST.TESTIN0
			// wire CELL4.IMUX_D3                  DCC7.CE
			// wire CELL4.IMUX_D4                  CLKTEST.TESTIN1
			// wire CELL4.IMUX_D5                  DCC3.CE
			// wire CELL4.IMUX_D6                  DLLDEL2.DIRECTION
			// wire CELL4.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL4.IMUX_LSR0                CLKDIV0.RST
			// wire CELL4.IMUX_LSR1                CLKDIV1.RST
			// wire CELL4.IMUX_CLK0_DELAY          ECLKSYNC4.ECLKI
			// wire CELL4.IMUX_CLK1_DELAY          ECLKSYNC5.ECLKI
			// wire CELL4.OUT_F0                   ECLKSYNC4.ECLK
			// wire CELL4.OUT_F1                   ECLKSYNC5.ECLK
			// wire CELL4.OUT_F2                   ECLKSYNC6.ECLK
			// wire CELL4.OUT_F3                   ECLKSYNC7.ECLK
			// wire CELL4.OUT_F4                   CLKDIV0.CDIVX
			// wire CELL4.OUT_F5                   CLKDIV1.CDIVX
			// wire CELL4.OUT_F6                   CLKDIV2.CDIVX
			// wire CELL4.OUT_F7                   CLKDIV3.CDIVX
			// wire CELL4.OUT_Q7                   DLLDEL2.CFLAG
			// wire CELL5.IMUX_B6                  DLLDEL3.LOADN
			// wire CELL5.IMUX_C6                  DLLDEL3.MOVE
			// wire CELL5.IMUX_D6                  DLLDEL3.DIRECTION
			// wire CELL5.IMUX_D7                  CLK_EDGE.INT_IN_2
			// wire CELL5.IMUX_CLK1_DELAY          ECLKSYNC6.ECLKI
			// wire CELL5.OUT_Q7                   DLLDEL3.CFLAG
			// wire CELL6.IMUX_CLK1_DELAY          ECLKSYNC7.ECLKI
		}

		tile_class CLK_W_M {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;

			bel DLLDEL0 {
				output CFLAG = CELL2.OUT_Q7;
				input DIRECTION = CELL2.IMUX_D6;
				input LOADN = CELL2.IMUX_B6;
				input MOVE = CELL2.IMUX_C6;
			}

			bel DLLDEL1 {
				output CFLAG = CELL3.OUT_Q7;
				input DIRECTION = CELL3.IMUX_D6;
				input LOADN = CELL3.IMUX_B6;
				input MOVE = CELL3.IMUX_C6;
			}

			bel DLLDEL2 {
				output CFLAG = CELL4.OUT_Q7;
				input DIRECTION = CELL4.IMUX_D6;
				input LOADN = CELL4.IMUX_B6;
				input MOVE = CELL4.IMUX_C6;
			}

			bel DLLDEL3 {
				output CFLAG = CELL5.OUT_Q7;
				input DIRECTION = CELL5.IMUX_D6;
				input LOADN = CELL5.IMUX_B6;
				input MOVE = CELL5.IMUX_C6;
			}

			bel CLKDIV0 {
				input ALIGNWD = CELL3.IMUX_A4;
				output CDIVX = CELL4.OUT_F4;
				input RST = CELL4.IMUX_LSR0;
			}

			bel CLKDIV1 {
				input ALIGNWD = CELL3.IMUX_B4;
				output CDIVX = CELL4.OUT_F5;
				input RST = CELL4.IMUX_LSR1;
			}

			bel CLKDIV2 {
				input ALIGNWD = CELL3.IMUX_C2;
				output CDIVX = CELL4.OUT_F6;
				input RST = CELL3.IMUX_LSR0;
			}

			bel CLKDIV3 {
				input ALIGNWD = CELL3.IMUX_D4;
				output CDIVX = CELL4.OUT_F7;
				input RST = CELL3.IMUX_LSR1;
			}

			bel DCC0 {
				input CE = CELL4.IMUX_A2;
			}

			bel DCC1 {
				input CE = CELL4.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL4.IMUX_C4;
			}

			bel DCC3 {
				input CE = CELL4.IMUX_D5;
			}

			bel DCC4 {
				input CE = CELL4.IMUX_A3;
			}

			bel DCC5 {
				input CE = CELL4.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL4.IMUX_C7;
			}

			bel DCC7 {
				input CE = CELL4.IMUX_D3;
			}

			bel DCC8 {
				input CE = CELL3.IMUX_A2;
			}

			bel DCC9 {
				input CE = CELL3.IMUX_B0;
			}

			bel DCC10 {
				input CE = CELL3.IMUX_C4;
			}

			bel DCC11 {
				input CE = CELL3.IMUX_D5;
			}

			bel DCC12 {
				input CE = CELL3.IMUX_A3;
			}

			bel DCC13 {
				input CE = CELL3.IMUX_B1;
			}

			bel ECLKBRIDGECS0 {
				input SEL = CELL4.IMUX_A6;
			}

			bel ECLKBRIDGECS1 {
				input SEL = CELL3.IMUX_A6;
			}

			bel BRGECLKSYNC0 {
				input STOP = CELL4.IMUX_A7;
			}

			bel BRGECLKSYNC1 {
				input STOP = CELL3.IMUX_A7;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL3.IMUX_D7;
				input INT_IN_1 = CELL2.IMUX_D7;
				input INT_IN_2 = CELL5.IMUX_D7;
				input INT_IN_3 = CELL4.IMUX_D7;
				input INT_IN_4 = CELL8.IMUX_C5;
				input INT_IN_5 = CELL9.IMUX_C5;
			}

			bel CLKTEST {
				input TESTIN0 = CELL4.IMUX_D2;
				input TESTIN1 = CELL4.IMUX_D4;
				input TESTIN2 = CELL3.IMUX_D0;
				input TESTIN3 = CELL3.IMUX_D1;
			}

			bel ECLKSYNC0 {
				output ECLK = CELL3.OUT_F0;
				input ECLKI = CELL3.IMUX_CLK0_DELAY;
				input STOP = CELL4.IMUX_A1;
			}

			bel ECLKSYNC1 {
				output ECLK = CELL3.OUT_F1;
				input ECLKI = CELL3.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_B3;
			}

			bel ECLKSYNC2 {
				output ECLK = CELL3.OUT_F2;
				input ECLKI = CELL2.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_C1;
			}

			bel ECLKSYNC3 {
				output ECLK = CELL3.OUT_F3;
				input ECLKI = CELL1.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_D1;
			}

			bel ECLKSYNC4 {
				output ECLK = CELL4.OUT_F0;
				input ECLKI = CELL4.IMUX_CLK0_DELAY;
				input STOP = CELL4.IMUX_A0;
			}

			bel ECLKSYNC5 {
				output ECLK = CELL4.OUT_F1;
				input ECLKI = CELL4.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_B2;
			}

			bel ECLKSYNC6 {
				output ECLK = CELL4.OUT_F2;
				input ECLKI = CELL5.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_C0;
			}

			bel ECLKSYNC7 {
				output ECLK = CELL4.OUT_F3;
				input ECLKI = CELL6.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_D0;
			}

			bel CLKTEST_ECLK {
				input TESTIN0 = CELL4.IMUX_A4;
				input TESTIN1 = CELL4.IMUX_A5;
				input TESTIN10 = CELL3.IMUX_C0;
				input TESTIN11 = CELL3.IMUX_C1;
				input TESTIN2 = CELL4.IMUX_B4;
				input TESTIN3 = CELL4.IMUX_B5;
				input TESTIN4 = CELL4.IMUX_C2;
				input TESTIN5 = CELL4.IMUX_C5;
				input TESTIN6 = CELL3.IMUX_A0;
				input TESTIN7 = CELL3.IMUX_A1;
				input TESTIN8 = CELL3.IMUX_B2;
				input TESTIN9 = CELL3.IMUX_B3;
			}

			// wire CELL1.IMUX_CLK1_DELAY          ECLKSYNC3.ECLKI
			// wire CELL2.IMUX_B6                  DLLDEL0.LOADN
			// wire CELL2.IMUX_C6                  DLLDEL0.MOVE
			// wire CELL2.IMUX_D6                  DLLDEL0.DIRECTION
			// wire CELL2.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL2.IMUX_CLK1_DELAY          ECLKSYNC2.ECLKI
			// wire CELL2.OUT_Q7                   DLLDEL0.CFLAG
			// wire CELL3.IMUX_A0                  CLKTEST_ECLK.TESTIN6
			// wire CELL3.IMUX_A1                  CLKTEST_ECLK.TESTIN7
			// wire CELL3.IMUX_A2                  DCC8.CE
			// wire CELL3.IMUX_A3                  DCC12.CE
			// wire CELL3.IMUX_A4                  CLKDIV0.ALIGNWD
			// wire CELL3.IMUX_A6                  ECLKBRIDGECS1.SEL
			// wire CELL3.IMUX_A7                  BRGECLKSYNC1.STOP
			// wire CELL3.IMUX_B0                  DCC9.CE
			// wire CELL3.IMUX_B1                  DCC13.CE
			// wire CELL3.IMUX_B2                  CLKTEST_ECLK.TESTIN8
			// wire CELL3.IMUX_B3                  CLKTEST_ECLK.TESTIN9
			// wire CELL3.IMUX_B4                  CLKDIV1.ALIGNWD
			// wire CELL3.IMUX_B6                  DLLDEL1.LOADN
			// wire CELL3.IMUX_C0                  CLKTEST_ECLK.TESTIN10
			// wire CELL3.IMUX_C1                  CLKTEST_ECLK.TESTIN11
			// wire CELL3.IMUX_C2                  CLKDIV2.ALIGNWD
			// wire CELL3.IMUX_C4                  DCC10.CE
			// wire CELL3.IMUX_C6                  DLLDEL1.MOVE
			// wire CELL3.IMUX_D0                  CLKTEST.TESTIN2
			// wire CELL3.IMUX_D1                  CLKTEST.TESTIN3
			// wire CELL3.IMUX_D4                  CLKDIV3.ALIGNWD
			// wire CELL3.IMUX_D5                  DCC11.CE
			// wire CELL3.IMUX_D6                  DLLDEL1.DIRECTION
			// wire CELL3.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL3.IMUX_LSR0                CLKDIV2.RST
			// wire CELL3.IMUX_LSR1                CLKDIV3.RST
			// wire CELL3.IMUX_CLK0_DELAY          ECLKSYNC0.ECLKI
			// wire CELL3.IMUX_CLK1_DELAY          ECLKSYNC1.ECLKI
			// wire CELL3.OUT_F0                   ECLKSYNC0.ECLK
			// wire CELL3.OUT_F1                   ECLKSYNC1.ECLK
			// wire CELL3.OUT_F2                   ECLKSYNC2.ECLK
			// wire CELL3.OUT_F3                   ECLKSYNC3.ECLK
			// wire CELL3.OUT_Q7                   DLLDEL1.CFLAG
			// wire CELL4.IMUX_A0                  ECLKSYNC4.STOP
			// wire CELL4.IMUX_A1                  ECLKSYNC0.STOP
			// wire CELL4.IMUX_A2                  DCC0.CE
			// wire CELL4.IMUX_A3                  DCC4.CE
			// wire CELL4.IMUX_A4                  CLKTEST_ECLK.TESTIN0
			// wire CELL4.IMUX_A5                  CLKTEST_ECLK.TESTIN1
			// wire CELL4.IMUX_A6                  ECLKBRIDGECS0.SEL
			// wire CELL4.IMUX_A7                  BRGECLKSYNC0.STOP
			// wire CELL4.IMUX_B0                  DCC1.CE
			// wire CELL4.IMUX_B1                  DCC5.CE
			// wire CELL4.IMUX_B2                  ECLKSYNC5.STOP
			// wire CELL4.IMUX_B3                  ECLKSYNC1.STOP
			// wire CELL4.IMUX_B4                  CLKTEST_ECLK.TESTIN2
			// wire CELL4.IMUX_B5                  CLKTEST_ECLK.TESTIN3
			// wire CELL4.IMUX_B6                  DLLDEL2.LOADN
			// wire CELL4.IMUX_C0                  ECLKSYNC6.STOP
			// wire CELL4.IMUX_C1                  ECLKSYNC2.STOP
			// wire CELL4.IMUX_C2                  CLKTEST_ECLK.TESTIN4
			// wire CELL4.IMUX_C4                  DCC2.CE
			// wire CELL4.IMUX_C5                  CLKTEST_ECLK.TESTIN5
			// wire CELL4.IMUX_C6                  DLLDEL2.MOVE
			// wire CELL4.IMUX_C7                  DCC6.CE
			// wire CELL4.IMUX_D0                  ECLKSYNC7.STOP
			// wire CELL4.IMUX_D1                  ECLKSYNC3.STOP
			// wire CELL4.IMUX_D2                  CLKTEST.TESTIN0
			// wire CELL4.IMUX_D3                  DCC7.CE
			// wire CELL4.IMUX_D4                  CLKTEST.TESTIN1
			// wire CELL4.IMUX_D5                  DCC3.CE
			// wire CELL4.IMUX_D6                  DLLDEL2.DIRECTION
			// wire CELL4.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL4.IMUX_LSR0                CLKDIV0.RST
			// wire CELL4.IMUX_LSR1                CLKDIV1.RST
			// wire CELL4.IMUX_CLK0_DELAY          ECLKSYNC4.ECLKI
			// wire CELL4.IMUX_CLK1_DELAY          ECLKSYNC5.ECLKI
			// wire CELL4.OUT_F0                   ECLKSYNC4.ECLK
			// wire CELL4.OUT_F1                   ECLKSYNC5.ECLK
			// wire CELL4.OUT_F2                   ECLKSYNC6.ECLK
			// wire CELL4.OUT_F3                   ECLKSYNC7.ECLK
			// wire CELL4.OUT_F4                   CLKDIV0.CDIVX
			// wire CELL4.OUT_F5                   CLKDIV1.CDIVX
			// wire CELL4.OUT_F6                   CLKDIV2.CDIVX
			// wire CELL4.OUT_F7                   CLKDIV3.CDIVX
			// wire CELL4.OUT_Q7                   DLLDEL2.CFLAG
			// wire CELL5.IMUX_B6                  DLLDEL3.LOADN
			// wire CELL5.IMUX_C6                  DLLDEL3.MOVE
			// wire CELL5.IMUX_D6                  DLLDEL3.DIRECTION
			// wire CELL5.IMUX_D7                  CLK_EDGE.INT_IN_2
			// wire CELL5.IMUX_CLK1_DELAY          ECLKSYNC6.ECLKI
			// wire CELL5.OUT_Q7                   DLLDEL3.CFLAG
			// wire CELL6.IMUX_CLK1_DELAY          ECLKSYNC7.ECLKI
			// wire CELL8.IMUX_C5                  CLK_EDGE.INT_IN_4
			// wire CELL9.IMUX_C5                  CLK_EDGE.INT_IN_5
		}

		tile_class CLK_W_L {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;

			bel DLLDEL0 {
				output CFLAG = CELL2.OUT_Q7;
				input DIRECTION = CELL2.IMUX_D6;
				input LOADN = CELL2.IMUX_B6;
				input MOVE = CELL2.IMUX_C6;
			}

			bel DLLDEL1 {
				output CFLAG = CELL3.OUT_Q7;
				input DIRECTION = CELL3.IMUX_D6;
				input LOADN = CELL3.IMUX_B6;
				input MOVE = CELL3.IMUX_C6;
			}

			bel DLLDEL2 {
				output CFLAG = CELL4.OUT_Q7;
				input DIRECTION = CELL4.IMUX_D6;
				input LOADN = CELL4.IMUX_B6;
				input MOVE = CELL4.IMUX_C6;
			}

			bel DLLDEL3 {
				output CFLAG = CELL5.OUT_Q7;
				input DIRECTION = CELL5.IMUX_D6;
				input LOADN = CELL5.IMUX_B6;
				input MOVE = CELL5.IMUX_C6;
			}

			bel CLKDIV0 {
				input ALIGNWD = CELL3.IMUX_A4;
				output CDIVX = CELL4.OUT_F4;
				input RST = CELL4.IMUX_LSR0;
			}

			bel CLKDIV1 {
				input ALIGNWD = CELL3.IMUX_B4;
				output CDIVX = CELL4.OUT_F5;
				input RST = CELL4.IMUX_LSR1;
			}

			bel CLKDIV2 {
				input ALIGNWD = CELL3.IMUX_C2;
				output CDIVX = CELL4.OUT_F6;
				input RST = CELL3.IMUX_LSR0;
			}

			bel CLKDIV3 {
				input ALIGNWD = CELL3.IMUX_D4;
				output CDIVX = CELL4.OUT_F7;
				input RST = CELL3.IMUX_LSR1;
			}

			bel DCC0 {
				input CE = CELL4.IMUX_A2;
			}

			bel DCC1 {
				input CE = CELL4.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL4.IMUX_C4;
			}

			bel DCC3 {
				input CE = CELL4.IMUX_D5;
			}

			bel DCC4 {
				input CE = CELL4.IMUX_A3;
			}

			bel DCC5 {
				input CE = CELL4.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL4.IMUX_C7;
			}

			bel DCC7 {
				input CE = CELL4.IMUX_D3;
			}

			bel DCC8 {
				input CE = CELL3.IMUX_A2;
			}

			bel DCC9 {
				input CE = CELL3.IMUX_B0;
			}

			bel DCC10 {
				input CE = CELL3.IMUX_C4;
			}

			bel DCC11 {
				input CE = CELL3.IMUX_D5;
			}

			bel DCC12 {
				input CE = CELL3.IMUX_A3;
			}

			bel DCC13 {
				input CE = CELL3.IMUX_B1;
			}

			bel ECLKBRIDGECS0 {
				input SEL = CELL4.IMUX_A6;
			}

			bel ECLKBRIDGECS1 {
				input SEL = CELL3.IMUX_A6;
			}

			bel BRGECLKSYNC0 {
				input STOP = CELL4.IMUX_A7;
			}

			bel BRGECLKSYNC1 {
				input STOP = CELL3.IMUX_A7;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL3.IMUX_D7;
				input INT_IN_1 = CELL2.IMUX_D7;
				input INT_IN_2 = CELL5.IMUX_D7;
				input INT_IN_3 = CELL4.IMUX_D7;
				input INT_IN_4 = CELL8.IMUX_C5;
				input INT_IN_5 = CELL10.IMUX_C5;
				input INT_IN_6 = CELL9.IMUX_C5;
				input INT_IN_7 = CELL11.IMUX_C5;
			}

			bel CLKTEST {
				input TESTIN0 = CELL4.IMUX_D2;
				input TESTIN1 = CELL4.IMUX_D4;
				input TESTIN2 = CELL3.IMUX_D0;
				input TESTIN3 = CELL3.IMUX_D1;
			}

			bel ECLKSYNC0 {
				output ECLK = CELL3.OUT_F0;
				input ECLKI = CELL3.IMUX_CLK0_DELAY;
				input STOP = CELL4.IMUX_A1;
			}

			bel ECLKSYNC1 {
				output ECLK = CELL3.OUT_F1;
				input ECLKI = CELL3.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_B3;
			}

			bel ECLKSYNC2 {
				output ECLK = CELL3.OUT_F2;
				input ECLKI = CELL2.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_C1;
			}

			bel ECLKSYNC3 {
				output ECLK = CELL3.OUT_F3;
				input ECLKI = CELL1.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_D1;
			}

			bel ECLKSYNC4 {
				output ECLK = CELL4.OUT_F0;
				input ECLKI = CELL4.IMUX_CLK0_DELAY;
				input STOP = CELL4.IMUX_A0;
			}

			bel ECLKSYNC5 {
				output ECLK = CELL4.OUT_F1;
				input ECLKI = CELL4.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_B2;
			}

			bel ECLKSYNC6 {
				output ECLK = CELL4.OUT_F2;
				input ECLKI = CELL5.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_C0;
			}

			bel ECLKSYNC7 {
				output ECLK = CELL4.OUT_F3;
				input ECLKI = CELL6.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_D0;
			}

			bel CLKTEST_ECLK {
				input TESTIN0 = CELL4.IMUX_A4;
				input TESTIN1 = CELL4.IMUX_A5;
				input TESTIN10 = CELL3.IMUX_C0;
				input TESTIN11 = CELL3.IMUX_C1;
				input TESTIN2 = CELL4.IMUX_B4;
				input TESTIN3 = CELL4.IMUX_B5;
				input TESTIN4 = CELL4.IMUX_C2;
				input TESTIN5 = CELL4.IMUX_C5;
				input TESTIN6 = CELL3.IMUX_A0;
				input TESTIN7 = CELL3.IMUX_A1;
				input TESTIN8 = CELL3.IMUX_B2;
				input TESTIN9 = CELL3.IMUX_B3;
			}

			// wire CELL1.IMUX_CLK1_DELAY          ECLKSYNC3.ECLKI
			// wire CELL2.IMUX_B6                  DLLDEL0.LOADN
			// wire CELL2.IMUX_C6                  DLLDEL0.MOVE
			// wire CELL2.IMUX_D6                  DLLDEL0.DIRECTION
			// wire CELL2.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL2.IMUX_CLK1_DELAY          ECLKSYNC2.ECLKI
			// wire CELL2.OUT_Q7                   DLLDEL0.CFLAG
			// wire CELL3.IMUX_A0                  CLKTEST_ECLK.TESTIN6
			// wire CELL3.IMUX_A1                  CLKTEST_ECLK.TESTIN7
			// wire CELL3.IMUX_A2                  DCC8.CE
			// wire CELL3.IMUX_A3                  DCC12.CE
			// wire CELL3.IMUX_A4                  CLKDIV0.ALIGNWD
			// wire CELL3.IMUX_A6                  ECLKBRIDGECS1.SEL
			// wire CELL3.IMUX_A7                  BRGECLKSYNC1.STOP
			// wire CELL3.IMUX_B0                  DCC9.CE
			// wire CELL3.IMUX_B1                  DCC13.CE
			// wire CELL3.IMUX_B2                  CLKTEST_ECLK.TESTIN8
			// wire CELL3.IMUX_B3                  CLKTEST_ECLK.TESTIN9
			// wire CELL3.IMUX_B4                  CLKDIV1.ALIGNWD
			// wire CELL3.IMUX_B6                  DLLDEL1.LOADN
			// wire CELL3.IMUX_C0                  CLKTEST_ECLK.TESTIN10
			// wire CELL3.IMUX_C1                  CLKTEST_ECLK.TESTIN11
			// wire CELL3.IMUX_C2                  CLKDIV2.ALIGNWD
			// wire CELL3.IMUX_C4                  DCC10.CE
			// wire CELL3.IMUX_C6                  DLLDEL1.MOVE
			// wire CELL3.IMUX_D0                  CLKTEST.TESTIN2
			// wire CELL3.IMUX_D1                  CLKTEST.TESTIN3
			// wire CELL3.IMUX_D4                  CLKDIV3.ALIGNWD
			// wire CELL3.IMUX_D5                  DCC11.CE
			// wire CELL3.IMUX_D6                  DLLDEL1.DIRECTION
			// wire CELL3.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL3.IMUX_LSR0                CLKDIV2.RST
			// wire CELL3.IMUX_LSR1                CLKDIV3.RST
			// wire CELL3.IMUX_CLK0_DELAY          ECLKSYNC0.ECLKI
			// wire CELL3.IMUX_CLK1_DELAY          ECLKSYNC1.ECLKI
			// wire CELL3.OUT_F0                   ECLKSYNC0.ECLK
			// wire CELL3.OUT_F1                   ECLKSYNC1.ECLK
			// wire CELL3.OUT_F2                   ECLKSYNC2.ECLK
			// wire CELL3.OUT_F3                   ECLKSYNC3.ECLK
			// wire CELL3.OUT_Q7                   DLLDEL1.CFLAG
			// wire CELL4.IMUX_A0                  ECLKSYNC4.STOP
			// wire CELL4.IMUX_A1                  ECLKSYNC0.STOP
			// wire CELL4.IMUX_A2                  DCC0.CE
			// wire CELL4.IMUX_A3                  DCC4.CE
			// wire CELL4.IMUX_A4                  CLKTEST_ECLK.TESTIN0
			// wire CELL4.IMUX_A5                  CLKTEST_ECLK.TESTIN1
			// wire CELL4.IMUX_A6                  ECLKBRIDGECS0.SEL
			// wire CELL4.IMUX_A7                  BRGECLKSYNC0.STOP
			// wire CELL4.IMUX_B0                  DCC1.CE
			// wire CELL4.IMUX_B1                  DCC5.CE
			// wire CELL4.IMUX_B2                  ECLKSYNC5.STOP
			// wire CELL4.IMUX_B3                  ECLKSYNC1.STOP
			// wire CELL4.IMUX_B4                  CLKTEST_ECLK.TESTIN2
			// wire CELL4.IMUX_B5                  CLKTEST_ECLK.TESTIN3
			// wire CELL4.IMUX_B6                  DLLDEL2.LOADN
			// wire CELL4.IMUX_C0                  ECLKSYNC6.STOP
			// wire CELL4.IMUX_C1                  ECLKSYNC2.STOP
			// wire CELL4.IMUX_C2                  CLKTEST_ECLK.TESTIN4
			// wire CELL4.IMUX_C4                  DCC2.CE
			// wire CELL4.IMUX_C5                  CLKTEST_ECLK.TESTIN5
			// wire CELL4.IMUX_C6                  DLLDEL2.MOVE
			// wire CELL4.IMUX_C7                  DCC6.CE
			// wire CELL4.IMUX_D0                  ECLKSYNC7.STOP
			// wire CELL4.IMUX_D1                  ECLKSYNC3.STOP
			// wire CELL4.IMUX_D2                  CLKTEST.TESTIN0
			// wire CELL4.IMUX_D3                  DCC7.CE
			// wire CELL4.IMUX_D4                  CLKTEST.TESTIN1
			// wire CELL4.IMUX_D5                  DCC3.CE
			// wire CELL4.IMUX_D6                  DLLDEL2.DIRECTION
			// wire CELL4.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL4.IMUX_LSR0                CLKDIV0.RST
			// wire CELL4.IMUX_LSR1                CLKDIV1.RST
			// wire CELL4.IMUX_CLK0_DELAY          ECLKSYNC4.ECLKI
			// wire CELL4.IMUX_CLK1_DELAY          ECLKSYNC5.ECLKI
			// wire CELL4.OUT_F0                   ECLKSYNC4.ECLK
			// wire CELL4.OUT_F1                   ECLKSYNC5.ECLK
			// wire CELL4.OUT_F2                   ECLKSYNC6.ECLK
			// wire CELL4.OUT_F3                   ECLKSYNC7.ECLK
			// wire CELL4.OUT_F4                   CLKDIV0.CDIVX
			// wire CELL4.OUT_F5                   CLKDIV1.CDIVX
			// wire CELL4.OUT_F6                   CLKDIV2.CDIVX
			// wire CELL4.OUT_F7                   CLKDIV3.CDIVX
			// wire CELL4.OUT_Q7                   DLLDEL2.CFLAG
			// wire CELL5.IMUX_B6                  DLLDEL3.LOADN
			// wire CELL5.IMUX_C6                  DLLDEL3.MOVE
			// wire CELL5.IMUX_D6                  DLLDEL3.DIRECTION
			// wire CELL5.IMUX_D7                  CLK_EDGE.INT_IN_2
			// wire CELL5.IMUX_CLK1_DELAY          ECLKSYNC6.ECLKI
			// wire CELL5.OUT_Q7                   DLLDEL3.CFLAG
			// wire CELL6.IMUX_CLK1_DELAY          ECLKSYNC7.ECLKI
			// wire CELL8.IMUX_C5                  CLK_EDGE.INT_IN_4
			// wire CELL9.IMUX_C5                  CLK_EDGE.INT_IN_6
			// wire CELL10.IMUX_C5                 CLK_EDGE.INT_IN_5
			// wire CELL11.IMUX_C5                 CLK_EDGE.INT_IN_7
		}

		tile_class CLK_E_S {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;

			bel DLLDEL0 {
				output CFLAG = CELL3.OUT_Q7;
				input DIRECTION = CELL3.IMUX_D6;
				input LOADN = CELL3.IMUX_B6;
				input MOVE = CELL3.IMUX_C6;
			}

			bel DLLDEL1 {
				output CFLAG = CELL2.OUT_Q7;
				input DIRECTION = CELL2.IMUX_D6;
				input LOADN = CELL2.IMUX_B6;
				input MOVE = CELL2.IMUX_C6;
			}

			bel DLLDEL2 {
				output CFLAG = CELL5.OUT_Q7;
				input DIRECTION = CELL5.IMUX_D6;
				input LOADN = CELL5.IMUX_B6;
				input MOVE = CELL5.IMUX_C6;
			}

			bel DLLDEL3 {
				output CFLAG = CELL4.OUT_Q7;
				input DIRECTION = CELL4.IMUX_D6;
				input LOADN = CELL4.IMUX_B6;
				input MOVE = CELL4.IMUX_C6;
			}

			bel CLKDIV0 {
				input ALIGNWD = CELL3.IMUX_A4;
				output CDIVX = CELL4.OUT_F4;
				input RST = CELL4.IMUX_LSR0;
			}

			bel CLKDIV1 {
				input ALIGNWD = CELL3.IMUX_B4;
				output CDIVX = CELL4.OUT_F5;
				input RST = CELL4.IMUX_LSR1;
			}

			bel CLKDIV2 {
				input ALIGNWD = CELL3.IMUX_C2;
				output CDIVX = CELL4.OUT_F6;
				input RST = CELL3.IMUX_LSR0;
			}

			bel CLKDIV3 {
				input ALIGNWD = CELL3.IMUX_D4;
				output CDIVX = CELL4.OUT_F7;
				input RST = CELL3.IMUX_LSR1;
			}

			bel DCC0 {
				input CE = CELL4.IMUX_A2;
			}

			bel DCC1 {
				input CE = CELL4.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL4.IMUX_C4;
			}

			bel DCC3 {
				input CE = CELL4.IMUX_D5;
			}

			bel DCC4 {
				input CE = CELL4.IMUX_A3;
			}

			bel DCC5 {
				input CE = CELL4.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL4.IMUX_C7;
			}

			bel DCC7 {
				input CE = CELL4.IMUX_D3;
			}

			bel DCC8 {
				input CE = CELL3.IMUX_A2;
			}

			bel DCC9 {
				input CE = CELL3.IMUX_B0;
			}

			bel DCC10 {
				input CE = CELL3.IMUX_C4;
			}

			bel DCC11 {
				input CE = CELL3.IMUX_D5;
			}

			bel DCC12 {
				input CE = CELL3.IMUX_A3;
			}

			bel DCC13 {
				input CE = CELL3.IMUX_B1;
			}

			bel ECLKBRIDGECS0 {
				input SEL = CELL4.IMUX_A6;
			}

			bel ECLKBRIDGECS1 {
				input SEL = CELL3.IMUX_A6;
			}

			bel BRGECLKSYNC0 {
				input STOP = CELL4.IMUX_A7;
			}

			bel BRGECLKSYNC1 {
				input STOP = CELL3.IMUX_A7;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL3.IMUX_D7;
				input INT_IN_1 = CELL2.IMUX_D7;
				input INT_IN_2 = CELL5.IMUX_D7;
				input INT_IN_3 = CELL4.IMUX_D7;
			}

			bel CLKTEST {
				input TESTIN0 = CELL4.IMUX_D2;
				input TESTIN1 = CELL4.IMUX_D4;
				input TESTIN2 = CELL3.IMUX_D0;
				input TESTIN3 = CELL3.IMUX_D1;
			}

			bel ECLKSYNC0 {
				output ECLK = CELL3.OUT_F0;
				input ECLKI = CELL3.IMUX_CLK0_DELAY;
				input STOP = CELL4.IMUX_A1;
			}

			bel ECLKSYNC1 {
				output ECLK = CELL3.OUT_F1;
				input ECLKI = CELL3.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_B3;
			}

			bel ECLKSYNC2 {
				output ECLK = CELL3.OUT_F2;
				input ECLKI = CELL2.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_C1;
			}

			bel ECLKSYNC3 {
				output ECLK = CELL3.OUT_F3;
				input ECLKI = CELL1.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_D1;
			}

			bel ECLKSYNC4 {
				output ECLK = CELL4.OUT_F0;
				input ECLKI = CELL4.IMUX_CLK0_DELAY;
				input STOP = CELL4.IMUX_A0;
			}

			bel ECLKSYNC5 {
				output ECLK = CELL4.OUT_F1;
				input ECLKI = CELL4.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_B2;
			}

			bel ECLKSYNC6 {
				output ECLK = CELL4.OUT_F2;
				input ECLKI = CELL5.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_C0;
			}

			bel ECLKSYNC7 {
				output ECLK = CELL4.OUT_F3;
				input ECLKI = CELL6.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_D0;
			}

			bel CLKTEST_ECLK {
				input TESTIN0 = CELL4.IMUX_A4;
				input TESTIN1 = CELL4.IMUX_A5;
				input TESTIN10 = CELL3.IMUX_C0;
				input TESTIN11 = CELL3.IMUX_C1;
				input TESTIN2 = CELL4.IMUX_B4;
				input TESTIN3 = CELL4.IMUX_B5;
				input TESTIN4 = CELL4.IMUX_C2;
				input TESTIN5 = CELL4.IMUX_C5;
				input TESTIN6 = CELL3.IMUX_A0;
				input TESTIN7 = CELL3.IMUX_A1;
				input TESTIN8 = CELL3.IMUX_B2;
				input TESTIN9 = CELL3.IMUX_B3;
			}

			// wire CELL1.IMUX_CLK1_DELAY          ECLKSYNC3.ECLKI
			// wire CELL2.IMUX_B6                  DLLDEL1.LOADN
			// wire CELL2.IMUX_C6                  DLLDEL1.MOVE
			// wire CELL2.IMUX_D6                  DLLDEL1.DIRECTION
			// wire CELL2.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL2.IMUX_CLK1_DELAY          ECLKSYNC2.ECLKI
			// wire CELL2.OUT_Q7                   DLLDEL1.CFLAG
			// wire CELL3.IMUX_A0                  CLKTEST_ECLK.TESTIN6
			// wire CELL3.IMUX_A1                  CLKTEST_ECLK.TESTIN7
			// wire CELL3.IMUX_A2                  DCC8.CE
			// wire CELL3.IMUX_A3                  DCC12.CE
			// wire CELL3.IMUX_A4                  CLKDIV0.ALIGNWD
			// wire CELL3.IMUX_A6                  ECLKBRIDGECS1.SEL
			// wire CELL3.IMUX_A7                  BRGECLKSYNC1.STOP
			// wire CELL3.IMUX_B0                  DCC9.CE
			// wire CELL3.IMUX_B1                  DCC13.CE
			// wire CELL3.IMUX_B2                  CLKTEST_ECLK.TESTIN8
			// wire CELL3.IMUX_B3                  CLKTEST_ECLK.TESTIN9
			// wire CELL3.IMUX_B4                  CLKDIV1.ALIGNWD
			// wire CELL3.IMUX_B6                  DLLDEL0.LOADN
			// wire CELL3.IMUX_C0                  CLKTEST_ECLK.TESTIN10
			// wire CELL3.IMUX_C1                  CLKTEST_ECLK.TESTIN11
			// wire CELL3.IMUX_C2                  CLKDIV2.ALIGNWD
			// wire CELL3.IMUX_C4                  DCC10.CE
			// wire CELL3.IMUX_C6                  DLLDEL0.MOVE
			// wire CELL3.IMUX_D0                  CLKTEST.TESTIN2
			// wire CELL3.IMUX_D1                  CLKTEST.TESTIN3
			// wire CELL3.IMUX_D4                  CLKDIV3.ALIGNWD
			// wire CELL3.IMUX_D5                  DCC11.CE
			// wire CELL3.IMUX_D6                  DLLDEL0.DIRECTION
			// wire CELL3.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL3.IMUX_LSR0                CLKDIV2.RST
			// wire CELL3.IMUX_LSR1                CLKDIV3.RST
			// wire CELL3.IMUX_CLK0_DELAY          ECLKSYNC0.ECLKI
			// wire CELL3.IMUX_CLK1_DELAY          ECLKSYNC1.ECLKI
			// wire CELL3.OUT_F0                   ECLKSYNC0.ECLK
			// wire CELL3.OUT_F1                   ECLKSYNC1.ECLK
			// wire CELL3.OUT_F2                   ECLKSYNC2.ECLK
			// wire CELL3.OUT_F3                   ECLKSYNC3.ECLK
			// wire CELL3.OUT_Q7                   DLLDEL0.CFLAG
			// wire CELL4.IMUX_A0                  ECLKSYNC4.STOP
			// wire CELL4.IMUX_A1                  ECLKSYNC0.STOP
			// wire CELL4.IMUX_A2                  DCC0.CE
			// wire CELL4.IMUX_A3                  DCC4.CE
			// wire CELL4.IMUX_A4                  CLKTEST_ECLK.TESTIN0
			// wire CELL4.IMUX_A5                  CLKTEST_ECLK.TESTIN1
			// wire CELL4.IMUX_A6                  ECLKBRIDGECS0.SEL
			// wire CELL4.IMUX_A7                  BRGECLKSYNC0.STOP
			// wire CELL4.IMUX_B0                  DCC1.CE
			// wire CELL4.IMUX_B1                  DCC5.CE
			// wire CELL4.IMUX_B2                  ECLKSYNC5.STOP
			// wire CELL4.IMUX_B3                  ECLKSYNC1.STOP
			// wire CELL4.IMUX_B4                  CLKTEST_ECLK.TESTIN2
			// wire CELL4.IMUX_B5                  CLKTEST_ECLK.TESTIN3
			// wire CELL4.IMUX_B6                  DLLDEL3.LOADN
			// wire CELL4.IMUX_C0                  ECLKSYNC6.STOP
			// wire CELL4.IMUX_C1                  ECLKSYNC2.STOP
			// wire CELL4.IMUX_C2                  CLKTEST_ECLK.TESTIN4
			// wire CELL4.IMUX_C4                  DCC2.CE
			// wire CELL4.IMUX_C5                  CLKTEST_ECLK.TESTIN5
			// wire CELL4.IMUX_C6                  DLLDEL3.MOVE
			// wire CELL4.IMUX_C7                  DCC6.CE
			// wire CELL4.IMUX_D0                  ECLKSYNC7.STOP
			// wire CELL4.IMUX_D1                  ECLKSYNC3.STOP
			// wire CELL4.IMUX_D2                  CLKTEST.TESTIN0
			// wire CELL4.IMUX_D3                  DCC7.CE
			// wire CELL4.IMUX_D4                  CLKTEST.TESTIN1
			// wire CELL4.IMUX_D5                  DCC3.CE
			// wire CELL4.IMUX_D6                  DLLDEL3.DIRECTION
			// wire CELL4.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL4.IMUX_LSR0                CLKDIV0.RST
			// wire CELL4.IMUX_LSR1                CLKDIV1.RST
			// wire CELL4.IMUX_CLK0_DELAY          ECLKSYNC4.ECLKI
			// wire CELL4.IMUX_CLK1_DELAY          ECLKSYNC5.ECLKI
			// wire CELL4.OUT_F0                   ECLKSYNC4.ECLK
			// wire CELL4.OUT_F1                   ECLKSYNC5.ECLK
			// wire CELL4.OUT_F2                   ECLKSYNC6.ECLK
			// wire CELL4.OUT_F3                   ECLKSYNC7.ECLK
			// wire CELL4.OUT_F4                   CLKDIV0.CDIVX
			// wire CELL4.OUT_F5                   CLKDIV1.CDIVX
			// wire CELL4.OUT_F6                   CLKDIV2.CDIVX
			// wire CELL4.OUT_F7                   CLKDIV3.CDIVX
			// wire CELL4.OUT_Q7                   DLLDEL3.CFLAG
			// wire CELL5.IMUX_B6                  DLLDEL2.LOADN
			// wire CELL5.IMUX_C6                  DLLDEL2.MOVE
			// wire CELL5.IMUX_D6                  DLLDEL2.DIRECTION
			// wire CELL5.IMUX_D7                  CLK_EDGE.INT_IN_2
			// wire CELL5.IMUX_CLK1_DELAY          ECLKSYNC6.ECLKI
			// wire CELL5.OUT_Q7                   DLLDEL2.CFLAG
			// wire CELL6.IMUX_CLK1_DELAY          ECLKSYNC7.ECLKI
		}

		tile_class CLK_E_M {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;

			bel DLLDEL0 {
				output CFLAG = CELL3.OUT_Q7;
				input DIRECTION = CELL3.IMUX_D6;
				input LOADN = CELL3.IMUX_B6;
				input MOVE = CELL3.IMUX_C6;
			}

			bel DLLDEL1 {
				output CFLAG = CELL2.OUT_Q7;
				input DIRECTION = CELL2.IMUX_D6;
				input LOADN = CELL2.IMUX_B6;
				input MOVE = CELL2.IMUX_C6;
			}

			bel DLLDEL2 {
				output CFLAG = CELL5.OUT_Q7;
				input DIRECTION = CELL5.IMUX_D6;
				input LOADN = CELL5.IMUX_B6;
				input MOVE = CELL5.IMUX_C6;
			}

			bel DLLDEL3 {
				output CFLAG = CELL4.OUT_Q7;
				input DIRECTION = CELL4.IMUX_D6;
				input LOADN = CELL4.IMUX_B6;
				input MOVE = CELL4.IMUX_C6;
			}

			bel CLKDIV0 {
				input ALIGNWD = CELL3.IMUX_A4;
				output CDIVX = CELL4.OUT_F4;
				input RST = CELL4.IMUX_LSR0;
			}

			bel CLKDIV1 {
				input ALIGNWD = CELL3.IMUX_B4;
				output CDIVX = CELL4.OUT_F5;
				input RST = CELL4.IMUX_LSR1;
			}

			bel CLKDIV2 {
				input ALIGNWD = CELL3.IMUX_C2;
				output CDIVX = CELL4.OUT_F6;
				input RST = CELL3.IMUX_LSR0;
			}

			bel CLKDIV3 {
				input ALIGNWD = CELL3.IMUX_D4;
				output CDIVX = CELL4.OUT_F7;
				input RST = CELL3.IMUX_LSR1;
			}

			bel DCC0 {
				input CE = CELL4.IMUX_A2;
			}

			bel DCC1 {
				input CE = CELL4.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL4.IMUX_C4;
			}

			bel DCC3 {
				input CE = CELL4.IMUX_D5;
			}

			bel DCC4 {
				input CE = CELL4.IMUX_A3;
			}

			bel DCC5 {
				input CE = CELL4.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL4.IMUX_C7;
			}

			bel DCC7 {
				input CE = CELL4.IMUX_D3;
			}

			bel DCC8 {
				input CE = CELL3.IMUX_A2;
			}

			bel DCC9 {
				input CE = CELL3.IMUX_B0;
			}

			bel DCC10 {
				input CE = CELL3.IMUX_C4;
			}

			bel DCC11 {
				input CE = CELL3.IMUX_D5;
			}

			bel DCC12 {
				input CE = CELL3.IMUX_A3;
			}

			bel DCC13 {
				input CE = CELL3.IMUX_B1;
			}

			bel ECLKBRIDGECS0 {
				input SEL = CELL4.IMUX_A6;
			}

			bel ECLKBRIDGECS1 {
				input SEL = CELL3.IMUX_A6;
			}

			bel BRGECLKSYNC0 {
				input STOP = CELL4.IMUX_A7;
			}

			bel BRGECLKSYNC1 {
				input STOP = CELL3.IMUX_A7;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL3.IMUX_D7;
				input INT_IN_1 = CELL2.IMUX_D7;
				input INT_IN_2 = CELL5.IMUX_D7;
				input INT_IN_3 = CELL4.IMUX_D7;
				input INT_IN_4 = CELL8.IMUX_C5;
				input INT_IN_5 = CELL9.IMUX_C5;
			}

			bel CLKTEST {
				input TESTIN0 = CELL4.IMUX_D2;
				input TESTIN1 = CELL4.IMUX_D4;
				input TESTIN2 = CELL3.IMUX_D0;
				input TESTIN3 = CELL3.IMUX_D1;
			}

			bel ECLKSYNC0 {
				output ECLK = CELL3.OUT_F0;
				input ECLKI = CELL3.IMUX_CLK0_DELAY;
				input STOP = CELL4.IMUX_A1;
			}

			bel ECLKSYNC1 {
				output ECLK = CELL3.OUT_F1;
				input ECLKI = CELL3.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_B3;
			}

			bel ECLKSYNC2 {
				output ECLK = CELL3.OUT_F2;
				input ECLKI = CELL2.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_C1;
			}

			bel ECLKSYNC3 {
				output ECLK = CELL3.OUT_F3;
				input ECLKI = CELL1.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_D1;
			}

			bel ECLKSYNC4 {
				output ECLK = CELL4.OUT_F0;
				input ECLKI = CELL4.IMUX_CLK0_DELAY;
				input STOP = CELL4.IMUX_A0;
			}

			bel ECLKSYNC5 {
				output ECLK = CELL4.OUT_F1;
				input ECLKI = CELL4.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_B2;
			}

			bel ECLKSYNC6 {
				output ECLK = CELL4.OUT_F2;
				input ECLKI = CELL5.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_C0;
			}

			bel ECLKSYNC7 {
				output ECLK = CELL4.OUT_F3;
				input ECLKI = CELL6.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_D0;
			}

			bel CLKTEST_ECLK {
				input TESTIN0 = CELL4.IMUX_A4;
				input TESTIN1 = CELL4.IMUX_A5;
				input TESTIN10 = CELL3.IMUX_C0;
				input TESTIN11 = CELL3.IMUX_C1;
				input TESTIN2 = CELL4.IMUX_B4;
				input TESTIN3 = CELL4.IMUX_B5;
				input TESTIN4 = CELL4.IMUX_C2;
				input TESTIN5 = CELL4.IMUX_C5;
				input TESTIN6 = CELL3.IMUX_A0;
				input TESTIN7 = CELL3.IMUX_A1;
				input TESTIN8 = CELL3.IMUX_B2;
				input TESTIN9 = CELL3.IMUX_B3;
			}

			// wire CELL1.IMUX_CLK1_DELAY          ECLKSYNC3.ECLKI
			// wire CELL2.IMUX_B6                  DLLDEL1.LOADN
			// wire CELL2.IMUX_C6                  DLLDEL1.MOVE
			// wire CELL2.IMUX_D6                  DLLDEL1.DIRECTION
			// wire CELL2.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL2.IMUX_CLK1_DELAY          ECLKSYNC2.ECLKI
			// wire CELL2.OUT_Q7                   DLLDEL1.CFLAG
			// wire CELL3.IMUX_A0                  CLKTEST_ECLK.TESTIN6
			// wire CELL3.IMUX_A1                  CLKTEST_ECLK.TESTIN7
			// wire CELL3.IMUX_A2                  DCC8.CE
			// wire CELL3.IMUX_A3                  DCC12.CE
			// wire CELL3.IMUX_A4                  CLKDIV0.ALIGNWD
			// wire CELL3.IMUX_A6                  ECLKBRIDGECS1.SEL
			// wire CELL3.IMUX_A7                  BRGECLKSYNC1.STOP
			// wire CELL3.IMUX_B0                  DCC9.CE
			// wire CELL3.IMUX_B1                  DCC13.CE
			// wire CELL3.IMUX_B2                  CLKTEST_ECLK.TESTIN8
			// wire CELL3.IMUX_B3                  CLKTEST_ECLK.TESTIN9
			// wire CELL3.IMUX_B4                  CLKDIV1.ALIGNWD
			// wire CELL3.IMUX_B6                  DLLDEL0.LOADN
			// wire CELL3.IMUX_C0                  CLKTEST_ECLK.TESTIN10
			// wire CELL3.IMUX_C1                  CLKTEST_ECLK.TESTIN11
			// wire CELL3.IMUX_C2                  CLKDIV2.ALIGNWD
			// wire CELL3.IMUX_C4                  DCC10.CE
			// wire CELL3.IMUX_C6                  DLLDEL0.MOVE
			// wire CELL3.IMUX_D0                  CLKTEST.TESTIN2
			// wire CELL3.IMUX_D1                  CLKTEST.TESTIN3
			// wire CELL3.IMUX_D4                  CLKDIV3.ALIGNWD
			// wire CELL3.IMUX_D5                  DCC11.CE
			// wire CELL3.IMUX_D6                  DLLDEL0.DIRECTION
			// wire CELL3.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL3.IMUX_LSR0                CLKDIV2.RST
			// wire CELL3.IMUX_LSR1                CLKDIV3.RST
			// wire CELL3.IMUX_CLK0_DELAY          ECLKSYNC0.ECLKI
			// wire CELL3.IMUX_CLK1_DELAY          ECLKSYNC1.ECLKI
			// wire CELL3.OUT_F0                   ECLKSYNC0.ECLK
			// wire CELL3.OUT_F1                   ECLKSYNC1.ECLK
			// wire CELL3.OUT_F2                   ECLKSYNC2.ECLK
			// wire CELL3.OUT_F3                   ECLKSYNC3.ECLK
			// wire CELL3.OUT_Q7                   DLLDEL0.CFLAG
			// wire CELL4.IMUX_A0                  ECLKSYNC4.STOP
			// wire CELL4.IMUX_A1                  ECLKSYNC0.STOP
			// wire CELL4.IMUX_A2                  DCC0.CE
			// wire CELL4.IMUX_A3                  DCC4.CE
			// wire CELL4.IMUX_A4                  CLKTEST_ECLK.TESTIN0
			// wire CELL4.IMUX_A5                  CLKTEST_ECLK.TESTIN1
			// wire CELL4.IMUX_A6                  ECLKBRIDGECS0.SEL
			// wire CELL4.IMUX_A7                  BRGECLKSYNC0.STOP
			// wire CELL4.IMUX_B0                  DCC1.CE
			// wire CELL4.IMUX_B1                  DCC5.CE
			// wire CELL4.IMUX_B2                  ECLKSYNC5.STOP
			// wire CELL4.IMUX_B3                  ECLKSYNC1.STOP
			// wire CELL4.IMUX_B4                  CLKTEST_ECLK.TESTIN2
			// wire CELL4.IMUX_B5                  CLKTEST_ECLK.TESTIN3
			// wire CELL4.IMUX_B6                  DLLDEL3.LOADN
			// wire CELL4.IMUX_C0                  ECLKSYNC6.STOP
			// wire CELL4.IMUX_C1                  ECLKSYNC2.STOP
			// wire CELL4.IMUX_C2                  CLKTEST_ECLK.TESTIN4
			// wire CELL4.IMUX_C4                  DCC2.CE
			// wire CELL4.IMUX_C5                  CLKTEST_ECLK.TESTIN5
			// wire CELL4.IMUX_C6                  DLLDEL3.MOVE
			// wire CELL4.IMUX_C7                  DCC6.CE
			// wire CELL4.IMUX_D0                  ECLKSYNC7.STOP
			// wire CELL4.IMUX_D1                  ECLKSYNC3.STOP
			// wire CELL4.IMUX_D2                  CLKTEST.TESTIN0
			// wire CELL4.IMUX_D3                  DCC7.CE
			// wire CELL4.IMUX_D4                  CLKTEST.TESTIN1
			// wire CELL4.IMUX_D5                  DCC3.CE
			// wire CELL4.IMUX_D6                  DLLDEL3.DIRECTION
			// wire CELL4.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL4.IMUX_LSR0                CLKDIV0.RST
			// wire CELL4.IMUX_LSR1                CLKDIV1.RST
			// wire CELL4.IMUX_CLK0_DELAY          ECLKSYNC4.ECLKI
			// wire CELL4.IMUX_CLK1_DELAY          ECLKSYNC5.ECLKI
			// wire CELL4.OUT_F0                   ECLKSYNC4.ECLK
			// wire CELL4.OUT_F1                   ECLKSYNC5.ECLK
			// wire CELL4.OUT_F2                   ECLKSYNC6.ECLK
			// wire CELL4.OUT_F3                   ECLKSYNC7.ECLK
			// wire CELL4.OUT_F4                   CLKDIV0.CDIVX
			// wire CELL4.OUT_F5                   CLKDIV1.CDIVX
			// wire CELL4.OUT_F6                   CLKDIV2.CDIVX
			// wire CELL4.OUT_F7                   CLKDIV3.CDIVX
			// wire CELL4.OUT_Q7                   DLLDEL3.CFLAG
			// wire CELL5.IMUX_B6                  DLLDEL2.LOADN
			// wire CELL5.IMUX_C6                  DLLDEL2.MOVE
			// wire CELL5.IMUX_D6                  DLLDEL2.DIRECTION
			// wire CELL5.IMUX_D7                  CLK_EDGE.INT_IN_2
			// wire CELL5.IMUX_CLK1_DELAY          ECLKSYNC6.ECLKI
			// wire CELL5.OUT_Q7                   DLLDEL2.CFLAG
			// wire CELL6.IMUX_CLK1_DELAY          ECLKSYNC7.ECLKI
			// wire CELL8.IMUX_C5                  CLK_EDGE.INT_IN_4
			// wire CELL9.IMUX_C5                  CLK_EDGE.INT_IN_5
		}

		tile_class CLK_E_L {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;
			cell CELL6;
			cell CELL7;
			cell CELL8;
			cell CELL9;
			cell CELL10;
			cell CELL11;

			bel DLLDEL0 {
				output CFLAG = CELL3.OUT_Q7;
				input DIRECTION = CELL3.IMUX_D6;
				input LOADN = CELL3.IMUX_B6;
				input MOVE = CELL3.IMUX_C6;
			}

			bel DLLDEL1 {
				output CFLAG = CELL2.OUT_Q7;
				input DIRECTION = CELL2.IMUX_D6;
				input LOADN = CELL2.IMUX_B6;
				input MOVE = CELL2.IMUX_C6;
			}

			bel DLLDEL2 {
				output CFLAG = CELL5.OUT_Q7;
				input DIRECTION = CELL5.IMUX_D6;
				input LOADN = CELL5.IMUX_B6;
				input MOVE = CELL5.IMUX_C6;
			}

			bel DLLDEL3 {
				output CFLAG = CELL4.OUT_Q7;
				input DIRECTION = CELL4.IMUX_D6;
				input LOADN = CELL4.IMUX_B6;
				input MOVE = CELL4.IMUX_C6;
			}

			bel CLKDIV0 {
				input ALIGNWD = CELL3.IMUX_A4;
				output CDIVX = CELL4.OUT_F4;
				input RST = CELL4.IMUX_LSR0;
			}

			bel CLKDIV1 {
				input ALIGNWD = CELL3.IMUX_B4;
				output CDIVX = CELL4.OUT_F5;
				input RST = CELL4.IMUX_LSR1;
			}

			bel CLKDIV2 {
				input ALIGNWD = CELL3.IMUX_C2;
				output CDIVX = CELL4.OUT_F6;
				input RST = CELL3.IMUX_LSR0;
			}

			bel CLKDIV3 {
				input ALIGNWD = CELL3.IMUX_D4;
				output CDIVX = CELL4.OUT_F7;
				input RST = CELL3.IMUX_LSR1;
			}

			bel DCC0 {
				input CE = CELL4.IMUX_A2;
			}

			bel DCC1 {
				input CE = CELL4.IMUX_B0;
			}

			bel DCC2 {
				input CE = CELL4.IMUX_C4;
			}

			bel DCC3 {
				input CE = CELL4.IMUX_D5;
			}

			bel DCC4 {
				input CE = CELL4.IMUX_A3;
			}

			bel DCC5 {
				input CE = CELL4.IMUX_B1;
			}

			bel DCC6 {
				input CE = CELL4.IMUX_C7;
			}

			bel DCC7 {
				input CE = CELL4.IMUX_D3;
			}

			bel DCC8 {
				input CE = CELL3.IMUX_A2;
			}

			bel DCC9 {
				input CE = CELL3.IMUX_B0;
			}

			bel DCC10 {
				input CE = CELL3.IMUX_C4;
			}

			bel DCC11 {
				input CE = CELL3.IMUX_D5;
			}

			bel DCC12 {
				input CE = CELL3.IMUX_A3;
			}

			bel DCC13 {
				input CE = CELL3.IMUX_B1;
			}

			bel ECLKBRIDGECS0 {
				input SEL = CELL4.IMUX_A6;
			}

			bel ECLKBRIDGECS1 {
				input SEL = CELL3.IMUX_A6;
			}

			bel BRGECLKSYNC0 {
				input STOP = CELL4.IMUX_A7;
			}

			bel BRGECLKSYNC1 {
				input STOP = CELL3.IMUX_A7;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL3.IMUX_D7;
				input INT_IN_1 = CELL2.IMUX_D7;
				input INT_IN_2 = CELL5.IMUX_D7;
				input INT_IN_3 = CELL4.IMUX_D7;
				input INT_IN_4 = CELL8.IMUX_C5;
				input INT_IN_5 = CELL10.IMUX_C5;
				input INT_IN_6 = CELL9.IMUX_C5;
				input INT_IN_7 = CELL11.IMUX_C5;
			}

			bel CLKTEST {
				input TESTIN0 = CELL4.IMUX_D2;
				input TESTIN1 = CELL4.IMUX_D4;
				input TESTIN2 = CELL3.IMUX_D0;
				input TESTIN3 = CELL3.IMUX_D1;
			}

			bel ECLKSYNC0 {
				output ECLK = CELL3.OUT_F0;
				input ECLKI = CELL3.IMUX_CLK0_DELAY;
				input STOP = CELL4.IMUX_A1;
			}

			bel ECLKSYNC1 {
				output ECLK = CELL3.OUT_F1;
				input ECLKI = CELL3.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_B3;
			}

			bel ECLKSYNC2 {
				output ECLK = CELL3.OUT_F2;
				input ECLKI = CELL2.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_C1;
			}

			bel ECLKSYNC3 {
				output ECLK = CELL3.OUT_F3;
				input ECLKI = CELL1.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_D1;
			}

			bel ECLKSYNC4 {
				output ECLK = CELL4.OUT_F0;
				input ECLKI = CELL4.IMUX_CLK0_DELAY;
				input STOP = CELL4.IMUX_A0;
			}

			bel ECLKSYNC5 {
				output ECLK = CELL4.OUT_F1;
				input ECLKI = CELL4.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_B2;
			}

			bel ECLKSYNC6 {
				output ECLK = CELL4.OUT_F2;
				input ECLKI = CELL5.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_C0;
			}

			bel ECLKSYNC7 {
				output ECLK = CELL4.OUT_F3;
				input ECLKI = CELL6.IMUX_CLK1_DELAY;
				input STOP = CELL4.IMUX_D0;
			}

			bel CLKTEST_ECLK {
				input TESTIN0 = CELL4.IMUX_A4;
				input TESTIN1 = CELL4.IMUX_A5;
				input TESTIN10 = CELL3.IMUX_C0;
				input TESTIN11 = CELL3.IMUX_C1;
				input TESTIN2 = CELL4.IMUX_B4;
				input TESTIN3 = CELL4.IMUX_B5;
				input TESTIN4 = CELL4.IMUX_C2;
				input TESTIN5 = CELL4.IMUX_C5;
				input TESTIN6 = CELL3.IMUX_A0;
				input TESTIN7 = CELL3.IMUX_A1;
				input TESTIN8 = CELL3.IMUX_B2;
				input TESTIN9 = CELL3.IMUX_B3;
			}

			// wire CELL1.IMUX_CLK1_DELAY          ECLKSYNC3.ECLKI
			// wire CELL2.IMUX_B6                  DLLDEL1.LOADN
			// wire CELL2.IMUX_C6                  DLLDEL1.MOVE
			// wire CELL2.IMUX_D6                  DLLDEL1.DIRECTION
			// wire CELL2.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL2.IMUX_CLK1_DELAY          ECLKSYNC2.ECLKI
			// wire CELL2.OUT_Q7                   DLLDEL1.CFLAG
			// wire CELL3.IMUX_A0                  CLKTEST_ECLK.TESTIN6
			// wire CELL3.IMUX_A1                  CLKTEST_ECLK.TESTIN7
			// wire CELL3.IMUX_A2                  DCC8.CE
			// wire CELL3.IMUX_A3                  DCC12.CE
			// wire CELL3.IMUX_A4                  CLKDIV0.ALIGNWD
			// wire CELL3.IMUX_A6                  ECLKBRIDGECS1.SEL
			// wire CELL3.IMUX_A7                  BRGECLKSYNC1.STOP
			// wire CELL3.IMUX_B0                  DCC9.CE
			// wire CELL3.IMUX_B1                  DCC13.CE
			// wire CELL3.IMUX_B2                  CLKTEST_ECLK.TESTIN8
			// wire CELL3.IMUX_B3                  CLKTEST_ECLK.TESTIN9
			// wire CELL3.IMUX_B4                  CLKDIV1.ALIGNWD
			// wire CELL3.IMUX_B6                  DLLDEL0.LOADN
			// wire CELL3.IMUX_C0                  CLKTEST_ECLK.TESTIN10
			// wire CELL3.IMUX_C1                  CLKTEST_ECLK.TESTIN11
			// wire CELL3.IMUX_C2                  CLKDIV2.ALIGNWD
			// wire CELL3.IMUX_C4                  DCC10.CE
			// wire CELL3.IMUX_C6                  DLLDEL0.MOVE
			// wire CELL3.IMUX_D0                  CLKTEST.TESTIN2
			// wire CELL3.IMUX_D1                  CLKTEST.TESTIN3
			// wire CELL3.IMUX_D4                  CLKDIV3.ALIGNWD
			// wire CELL3.IMUX_D5                  DCC11.CE
			// wire CELL3.IMUX_D6                  DLLDEL0.DIRECTION
			// wire CELL3.IMUX_D7                  CLK_EDGE.INT_IN_0
			// wire CELL3.IMUX_LSR0                CLKDIV2.RST
			// wire CELL3.IMUX_LSR1                CLKDIV3.RST
			// wire CELL3.IMUX_CLK0_DELAY          ECLKSYNC0.ECLKI
			// wire CELL3.IMUX_CLK1_DELAY          ECLKSYNC1.ECLKI
			// wire CELL3.OUT_F0                   ECLKSYNC0.ECLK
			// wire CELL3.OUT_F1                   ECLKSYNC1.ECLK
			// wire CELL3.OUT_F2                   ECLKSYNC2.ECLK
			// wire CELL3.OUT_F3                   ECLKSYNC3.ECLK
			// wire CELL3.OUT_Q7                   DLLDEL0.CFLAG
			// wire CELL4.IMUX_A0                  ECLKSYNC4.STOP
			// wire CELL4.IMUX_A1                  ECLKSYNC0.STOP
			// wire CELL4.IMUX_A2                  DCC0.CE
			// wire CELL4.IMUX_A3                  DCC4.CE
			// wire CELL4.IMUX_A4                  CLKTEST_ECLK.TESTIN0
			// wire CELL4.IMUX_A5                  CLKTEST_ECLK.TESTIN1
			// wire CELL4.IMUX_A6                  ECLKBRIDGECS0.SEL
			// wire CELL4.IMUX_A7                  BRGECLKSYNC0.STOP
			// wire CELL4.IMUX_B0                  DCC1.CE
			// wire CELL4.IMUX_B1                  DCC5.CE
			// wire CELL4.IMUX_B2                  ECLKSYNC5.STOP
			// wire CELL4.IMUX_B3                  ECLKSYNC1.STOP
			// wire CELL4.IMUX_B4                  CLKTEST_ECLK.TESTIN2
			// wire CELL4.IMUX_B5                  CLKTEST_ECLK.TESTIN3
			// wire CELL4.IMUX_B6                  DLLDEL3.LOADN
			// wire CELL4.IMUX_C0                  ECLKSYNC6.STOP
			// wire CELL4.IMUX_C1                  ECLKSYNC2.STOP
			// wire CELL4.IMUX_C2                  CLKTEST_ECLK.TESTIN4
			// wire CELL4.IMUX_C4                  DCC2.CE
			// wire CELL4.IMUX_C5                  CLKTEST_ECLK.TESTIN5
			// wire CELL4.IMUX_C6                  DLLDEL3.MOVE
			// wire CELL4.IMUX_C7                  DCC6.CE
			// wire CELL4.IMUX_D0                  ECLKSYNC7.STOP
			// wire CELL4.IMUX_D1                  ECLKSYNC3.STOP
			// wire CELL4.IMUX_D2                  CLKTEST.TESTIN0
			// wire CELL4.IMUX_D3                  DCC7.CE
			// wire CELL4.IMUX_D4                  CLKTEST.TESTIN1
			// wire CELL4.IMUX_D5                  DCC3.CE
			// wire CELL4.IMUX_D6                  DLLDEL3.DIRECTION
			// wire CELL4.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL4.IMUX_LSR0                CLKDIV0.RST
			// wire CELL4.IMUX_LSR1                CLKDIV1.RST
			// wire CELL4.IMUX_CLK0_DELAY          ECLKSYNC4.ECLKI
			// wire CELL4.IMUX_CLK1_DELAY          ECLKSYNC5.ECLKI
			// wire CELL4.OUT_F0                   ECLKSYNC4.ECLK
			// wire CELL4.OUT_F1                   ECLKSYNC5.ECLK
			// wire CELL4.OUT_F2                   ECLKSYNC6.ECLK
			// wire CELL4.OUT_F3                   ECLKSYNC7.ECLK
			// wire CELL4.OUT_F4                   CLKDIV0.CDIVX
			// wire CELL4.OUT_F5                   CLKDIV1.CDIVX
			// wire CELL4.OUT_F6                   CLKDIV2.CDIVX
			// wire CELL4.OUT_F7                   CLKDIV3.CDIVX
			// wire CELL4.OUT_Q7                   DLLDEL3.CFLAG
			// wire CELL5.IMUX_B6                  DLLDEL2.LOADN
			// wire CELL5.IMUX_C6                  DLLDEL2.MOVE
			// wire CELL5.IMUX_D6                  DLLDEL2.DIRECTION
			// wire CELL5.IMUX_D7                  CLK_EDGE.INT_IN_2
			// wire CELL5.IMUX_CLK1_DELAY          ECLKSYNC6.ECLKI
			// wire CELL5.OUT_Q7                   DLLDEL2.CFLAG
			// wire CELL6.IMUX_CLK1_DELAY          ECLKSYNC7.ECLKI
			// wire CELL8.IMUX_C5                  CLK_EDGE.INT_IN_4
			// wire CELL9.IMUX_C5                  CLK_EDGE.INT_IN_6
			// wire CELL10.IMUX_C5                 CLK_EDGE.INT_IN_5
			// wire CELL11.IMUX_C5                 CLK_EDGE.INT_IN_7
		}

		tile_class CLK_S_S {
			cell CELL0;
			cell CELL1;

			bel PCSCLKDIV0 {
				input CLKI = CELL0.IMUX_CLK0_DELAY;
				input RST = CELL0.IMUX_LSR0;
				input SEL0 = CELL0.IMUX_A4;
				input SEL1 = CELL0.IMUX_A5;
				input SEL2 = CELL0.IMUX_A6;
			}

			bel DCC0 {
				input CE = CELL0.IMUX_C0;
			}

			bel DCC1 {
				input CE = CELL0.IMUX_C1;
			}

			bel DCC2 {
				input CE = CELL0.IMUX_C2;
			}

			bel DCC3 {
				input CE = CELL0.IMUX_C3;
			}

			bel DCC4 {
				input CE = CELL0.IMUX_C4;
			}

			bel DCC5 {
				input CE = CELL0.IMUX_C5;
			}

			bel DCC6 {
				input CE = CELL0.IMUX_C6;
			}

			bel DCC7 {
				input CE = CELL0.IMUX_C7;
			}

			bel DCC8 {
				input CE = CELL1.IMUX_C0;
			}

			bel DCC9 {
				input CE = CELL1.IMUX_C1;
			}

			bel DCC10 {
				input CE = CELL1.IMUX_C2;
			}

			bel DCC11 {
				input CE = CELL1.IMUX_C3;
			}

			bel DCC12 {
				input CE = CELL1.IMUX_C4;
			}

			bel DCC13 {
				input CE = CELL1.IMUX_C5;
			}

			bel DCC14 {
				input CE = CELL1.IMUX_C6;
			}

			bel DCC15 {
				input CE = CELL1.IMUX_C7;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL0.IMUX_D6;
				input INT_IN_1 = CELL0.IMUX_D7;
				input INT_IN_2 = CELL1.IMUX_D6;
				input INT_IN_3 = CELL1.IMUX_D7;
			}

			bel CLKTEST {
				input TESTIN0 = CELL0.IMUX_A0;
				input TESTIN1 = CELL0.IMUX_A1;
				input TESTIN2 = CELL0.IMUX_A2;
				input TESTIN3 = CELL0.IMUX_A3;
			}

			// wire CELL0.IMUX_A0                  CLKTEST.TESTIN0
			// wire CELL0.IMUX_A1                  CLKTEST.TESTIN1
			// wire CELL0.IMUX_A2                  CLKTEST.TESTIN2
			// wire CELL0.IMUX_A3                  CLKTEST.TESTIN3
			// wire CELL0.IMUX_A4                  PCSCLKDIV0.SEL0
			// wire CELL0.IMUX_A5                  PCSCLKDIV0.SEL1
			// wire CELL0.IMUX_A6                  PCSCLKDIV0.SEL2
			// wire CELL0.IMUX_C0                  DCC0.CE
			// wire CELL0.IMUX_C1                  DCC1.CE
			// wire CELL0.IMUX_C2                  DCC2.CE
			// wire CELL0.IMUX_C3                  DCC3.CE
			// wire CELL0.IMUX_C4                  DCC4.CE
			// wire CELL0.IMUX_C5                  DCC5.CE
			// wire CELL0.IMUX_C6                  DCC6.CE
			// wire CELL0.IMUX_C7                  DCC7.CE
			// wire CELL0.IMUX_D6                  CLK_EDGE.INT_IN_0
			// wire CELL0.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL0.IMUX_LSR0                PCSCLKDIV0.RST
			// wire CELL0.IMUX_CLK0_DELAY          PCSCLKDIV0.CLKI
			// wire CELL1.IMUX_C0                  DCC8.CE
			// wire CELL1.IMUX_C1                  DCC9.CE
			// wire CELL1.IMUX_C2                  DCC10.CE
			// wire CELL1.IMUX_C3                  DCC11.CE
			// wire CELL1.IMUX_C4                  DCC12.CE
			// wire CELL1.IMUX_C5                  DCC13.CE
			// wire CELL1.IMUX_C6                  DCC14.CE
			// wire CELL1.IMUX_C7                  DCC15.CE
			// wire CELL1.IMUX_D6                  CLK_EDGE.INT_IN_2
			// wire CELL1.IMUX_D7                  CLK_EDGE.INT_IN_3
		}

		tile_class CLK_S_M {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel PCSCLKDIV0 {
				input CLKI = CELL0.IMUX_CLK0_DELAY;
				input RST = CELL0.IMUX_LSR0;
				input SEL0 = CELL0.IMUX_A4;
				input SEL1 = CELL0.IMUX_A5;
				input SEL2 = CELL0.IMUX_A6;
			}

			bel PCSCLKDIV1 {
				input CLKI = CELL0.IMUX_CLK1_DELAY;
				input RST = CELL0.IMUX_LSR1;
				input SEL0 = CELL0.IMUX_B4;
				input SEL1 = CELL0.IMUX_B5;
				input SEL2 = CELL0.IMUX_B6;
			}

			bel DCC0 {
				input CE = CELL0.IMUX_C0;
			}

			bel DCC1 {
				input CE = CELL0.IMUX_C1;
			}

			bel DCC2 {
				input CE = CELL0.IMUX_C2;
			}

			bel DCC3 {
				input CE = CELL0.IMUX_C3;
			}

			bel DCC4 {
				input CE = CELL0.IMUX_C4;
			}

			bel DCC5 {
				input CE = CELL0.IMUX_C5;
			}

			bel DCC6 {
				input CE = CELL0.IMUX_C6;
			}

			bel DCC7 {
				input CE = CELL0.IMUX_C7;
			}

			bel DCC8 {
				input CE = CELL1.IMUX_C0;
			}

			bel DCC9 {
				input CE = CELL1.IMUX_C1;
			}

			bel DCC10 {
				input CE = CELL1.IMUX_C2;
			}

			bel DCC11 {
				input CE = CELL1.IMUX_C3;
			}

			bel DCC12 {
				input CE = CELL1.IMUX_C4;
			}

			bel DCC13 {
				input CE = CELL1.IMUX_C5;
			}

			bel DCC14 {
				input CE = CELL1.IMUX_C6;
			}

			bel DCC15 {
				input CE = CELL1.IMUX_C7;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL0.IMUX_D6;
				input INT_IN_1 = CELL0.IMUX_D7;
				input INT_IN_2 = CELL1.IMUX_D6;
				input INT_IN_3 = CELL1.IMUX_D7;
				input INT_IN_4 = CELL2.IMUX_C5;
				input INT_IN_5 = CELL3.IMUX_C5;
			}

			bel CLKTEST {
				input TESTIN0 = CELL0.IMUX_A0;
				input TESTIN1 = CELL0.IMUX_A1;
				input TESTIN2 = CELL0.IMUX_A2;
				input TESTIN3 = CELL0.IMUX_A3;
			}

			// wire CELL0.IMUX_A0                  CLKTEST.TESTIN0
			// wire CELL0.IMUX_A1                  CLKTEST.TESTIN1
			// wire CELL0.IMUX_A2                  CLKTEST.TESTIN2
			// wire CELL0.IMUX_A3                  CLKTEST.TESTIN3
			// wire CELL0.IMUX_A4                  PCSCLKDIV0.SEL0
			// wire CELL0.IMUX_A5                  PCSCLKDIV0.SEL1
			// wire CELL0.IMUX_A6                  PCSCLKDIV0.SEL2
			// wire CELL0.IMUX_B4                  PCSCLKDIV1.SEL0
			// wire CELL0.IMUX_B5                  PCSCLKDIV1.SEL1
			// wire CELL0.IMUX_B6                  PCSCLKDIV1.SEL2
			// wire CELL0.IMUX_C0                  DCC0.CE
			// wire CELL0.IMUX_C1                  DCC1.CE
			// wire CELL0.IMUX_C2                  DCC2.CE
			// wire CELL0.IMUX_C3                  DCC3.CE
			// wire CELL0.IMUX_C4                  DCC4.CE
			// wire CELL0.IMUX_C5                  DCC5.CE
			// wire CELL0.IMUX_C6                  DCC6.CE
			// wire CELL0.IMUX_C7                  DCC7.CE
			// wire CELL0.IMUX_D6                  CLK_EDGE.INT_IN_0
			// wire CELL0.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL0.IMUX_LSR0                PCSCLKDIV0.RST
			// wire CELL0.IMUX_LSR1                PCSCLKDIV1.RST
			// wire CELL0.IMUX_CLK0_DELAY          PCSCLKDIV0.CLKI
			// wire CELL0.IMUX_CLK1_DELAY          PCSCLKDIV1.CLKI
			// wire CELL1.IMUX_C0                  DCC8.CE
			// wire CELL1.IMUX_C1                  DCC9.CE
			// wire CELL1.IMUX_C2                  DCC10.CE
			// wire CELL1.IMUX_C3                  DCC11.CE
			// wire CELL1.IMUX_C4                  DCC12.CE
			// wire CELL1.IMUX_C5                  DCC13.CE
			// wire CELL1.IMUX_C6                  DCC14.CE
			// wire CELL1.IMUX_C7                  DCC15.CE
			// wire CELL1.IMUX_D6                  CLK_EDGE.INT_IN_2
			// wire CELL1.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL2.IMUX_C5                  CLK_EDGE.INT_IN_4
			// wire CELL3.IMUX_C5                  CLK_EDGE.INT_IN_5
		}

		tile_class CLK_S_L {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;

			bel PCSCLKDIV0 {
				input CLKI = CELL0.IMUX_CLK0_DELAY;
				input RST = CELL0.IMUX_LSR0;
				input SEL0 = CELL0.IMUX_A4;
				input SEL1 = CELL0.IMUX_A5;
				input SEL2 = CELL0.IMUX_A6;
			}

			bel PCSCLKDIV1 {
				input CLKI = CELL0.IMUX_CLK1_DELAY;
				input RST = CELL0.IMUX_LSR1;
				input SEL0 = CELL0.IMUX_B4;
				input SEL1 = CELL0.IMUX_B5;
				input SEL2 = CELL0.IMUX_B6;
			}

			bel PCSCLKDIV2 {
				input CLKI = CELL1.IMUX_CLK0_DELAY;
				input RST = CELL1.IMUX_LSR0;
				input SEL0 = CELL1.IMUX_A4;
				input SEL1 = CELL1.IMUX_A5;
				input SEL2 = CELL1.IMUX_A6;
			}

			bel DCC0 {
				input CE = CELL0.IMUX_C0;
			}

			bel DCC1 {
				input CE = CELL0.IMUX_C1;
			}

			bel DCC2 {
				input CE = CELL0.IMUX_C2;
			}

			bel DCC3 {
				input CE = CELL0.IMUX_C3;
			}

			bel DCC4 {
				input CE = CELL0.IMUX_C4;
			}

			bel DCC5 {
				input CE = CELL0.IMUX_C5;
			}

			bel DCC6 {
				input CE = CELL0.IMUX_C6;
			}

			bel DCC7 {
				input CE = CELL0.IMUX_C7;
			}

			bel DCC8 {
				input CE = CELL1.IMUX_C0;
			}

			bel DCC9 {
				input CE = CELL1.IMUX_C1;
			}

			bel DCC10 {
				input CE = CELL1.IMUX_C2;
			}

			bel DCC11 {
				input CE = CELL1.IMUX_C3;
			}

			bel DCC12 {
				input CE = CELL1.IMUX_C4;
			}

			bel DCC13 {
				input CE = CELL1.IMUX_C5;
			}

			bel DCC14 {
				input CE = CELL1.IMUX_C6;
			}

			bel DCC15 {
				input CE = CELL1.IMUX_C7;
			}

			bel CLK_EDGE {
				input INT_IN_0 = CELL0.IMUX_D6;
				input INT_IN_1 = CELL0.IMUX_D7;
				input INT_IN_2 = CELL1.IMUX_D6;
				input INT_IN_3 = CELL1.IMUX_D7;
				input INT_IN_4 = CELL2.IMUX_C5;
				input INT_IN_5 = CELL4.IMUX_C5;
				input INT_IN_6 = CELL3.IMUX_C5;
				input INT_IN_7 = CELL5.IMUX_C5;
			}

			bel CLKTEST {
				input TESTIN0 = CELL0.IMUX_A0;
				input TESTIN1 = CELL0.IMUX_A1;
				input TESTIN2 = CELL0.IMUX_A2;
				input TESTIN3 = CELL0.IMUX_A3;
			}

			// wire CELL0.IMUX_A0                  CLKTEST.TESTIN0
			// wire CELL0.IMUX_A1                  CLKTEST.TESTIN1
			// wire CELL0.IMUX_A2                  CLKTEST.TESTIN2
			// wire CELL0.IMUX_A3                  CLKTEST.TESTIN3
			// wire CELL0.IMUX_A4                  PCSCLKDIV0.SEL0
			// wire CELL0.IMUX_A5                  PCSCLKDIV0.SEL1
			// wire CELL0.IMUX_A6                  PCSCLKDIV0.SEL2
			// wire CELL0.IMUX_B4                  PCSCLKDIV1.SEL0
			// wire CELL0.IMUX_B5                  PCSCLKDIV1.SEL1
			// wire CELL0.IMUX_B6                  PCSCLKDIV1.SEL2
			// wire CELL0.IMUX_C0                  DCC0.CE
			// wire CELL0.IMUX_C1                  DCC1.CE
			// wire CELL0.IMUX_C2                  DCC2.CE
			// wire CELL0.IMUX_C3                  DCC3.CE
			// wire CELL0.IMUX_C4                  DCC4.CE
			// wire CELL0.IMUX_C5                  DCC5.CE
			// wire CELL0.IMUX_C6                  DCC6.CE
			// wire CELL0.IMUX_C7                  DCC7.CE
			// wire CELL0.IMUX_D6                  CLK_EDGE.INT_IN_0
			// wire CELL0.IMUX_D7                  CLK_EDGE.INT_IN_1
			// wire CELL0.IMUX_LSR0                PCSCLKDIV0.RST
			// wire CELL0.IMUX_LSR1                PCSCLKDIV1.RST
			// wire CELL0.IMUX_CLK0_DELAY          PCSCLKDIV0.CLKI
			// wire CELL0.IMUX_CLK1_DELAY          PCSCLKDIV1.CLKI
			// wire CELL1.IMUX_A4                  PCSCLKDIV2.SEL0
			// wire CELL1.IMUX_A5                  PCSCLKDIV2.SEL1
			// wire CELL1.IMUX_A6                  PCSCLKDIV2.SEL2
			// wire CELL1.IMUX_C0                  DCC8.CE
			// wire CELL1.IMUX_C1                  DCC9.CE
			// wire CELL1.IMUX_C2                  DCC10.CE
			// wire CELL1.IMUX_C3                  DCC11.CE
			// wire CELL1.IMUX_C4                  DCC12.CE
			// wire CELL1.IMUX_C5                  DCC13.CE
			// wire CELL1.IMUX_C6                  DCC14.CE
			// wire CELL1.IMUX_C7                  DCC15.CE
			// wire CELL1.IMUX_D6                  CLK_EDGE.INT_IN_2
			// wire CELL1.IMUX_D7                  CLK_EDGE.INT_IN_3
			// wire CELL1.IMUX_LSR0                PCSCLKDIV2.RST
			// wire CELL1.IMUX_CLK0_DELAY          PCSCLKDIV2.CLKI
			// wire CELL2.IMUX_C5                  CLK_EDGE.INT_IN_4
			// wire CELL3.IMUX_C5                  CLK_EDGE.INT_IN_6
			// wire CELL4.IMUX_C5                  CLK_EDGE.INT_IN_5
			// wire CELL5.IMUX_C5                  CLK_EDGE.INT_IN_7
		}

		tile_class CLK_ROOT {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel DCC_SW0 {
				input CE = CELL0.IMUX_A0;
				input CLKI = CELL0.IMUX_D7;
			}

			bel DCC_SE0 {
				input CE = CELL1.IMUX_A0;
				input CLKI = CELL1.IMUX_D7;
			}

			bel DCC_NW0 {
				input CE = CELL2.IMUX_A0;
				input CLKI = CELL2.IMUX_D7;
			}

			bel DCC_NE0 {
				input CE = CELL3.IMUX_A0;
				input CLKI = CELL3.IMUX_D7;
			}

			bel DCS0 {
				input MODESEL = CELL2.IMUX_C0;
				input SEL0 = CELL2.IMUX_B4;
				input SEL1 = CELL2.IMUX_B5;
				input SEL2 = CELL2.IMUX_A3;
				input SEL3 = CELL2.IMUX_A4;
			}

			bel DCS1 {
				input MODESEL = CELL2.IMUX_C1;
				input SEL0 = CELL2.IMUX_B6;
				input SEL1 = CELL2.IMUX_B7;
				input SEL2 = CELL2.IMUX_A5;
				input SEL3 = CELL2.IMUX_A6;
			}

			bel CLK_ROOT {
				output PCLK0_NE = CELL3.PCLK0;
				output PCLK0_NW = CELL2.PCLK0;
				output PCLK0_SE = CELL1.PCLK0;
				output PCLK0_SW = CELL0.PCLK0;
				output PCLK10_NE = CELL3.PCLK10;
				output PCLK10_NW = CELL2.PCLK10;
				output PCLK10_SE = CELL1.PCLK10;
				output PCLK10_SW = CELL0.PCLK10;
				output PCLK11_NE = CELL3.PCLK11;
				output PCLK11_NW = CELL2.PCLK11;
				output PCLK11_SE = CELL1.PCLK11;
				output PCLK11_SW = CELL0.PCLK11;
				output PCLK12_NE = CELL3.PCLK12;
				output PCLK12_NW = CELL2.PCLK12;
				output PCLK12_SE = CELL1.PCLK12;
				output PCLK12_SW = CELL0.PCLK12;
				output PCLK13_NE = CELL3.PCLK13;
				output PCLK13_NW = CELL2.PCLK13;
				output PCLK13_SE = CELL1.PCLK13;
				output PCLK13_SW = CELL0.PCLK13;
				output PCLK14_NE = CELL3.PCLK14;
				output PCLK14_NW = CELL2.PCLK14;
				output PCLK14_SE = CELL1.PCLK14;
				output PCLK14_SW = CELL0.PCLK14;
				output PCLK15_NE = CELL3.PCLK15;
				output PCLK15_NW = CELL2.PCLK15;
				output PCLK15_SE = CELL1.PCLK15;
				output PCLK15_SW = CELL0.PCLK15;
				output PCLK16_NE = CELL3.PCLK16;
				output PCLK16_NW = CELL2.PCLK16;
				output PCLK16_SE = CELL1.PCLK16;
				output PCLK16_SW = CELL0.PCLK16;
				output PCLK17_NE = CELL3.PCLK17;
				output PCLK17_NW = CELL2.PCLK17;
				output PCLK17_SE = CELL1.PCLK17;
				output PCLK17_SW = CELL0.PCLK17;
				output PCLK18_NE = CELL3.PCLK18;
				output PCLK18_NW = CELL2.PCLK18;
				output PCLK18_SE = CELL1.PCLK18;
				output PCLK18_SW = CELL0.PCLK18;
				output PCLK19_NE = CELL3.PCLK19;
				output PCLK19_NW = CELL2.PCLK19;
				output PCLK19_SE = CELL1.PCLK19;
				output PCLK19_SW = CELL0.PCLK19;
				output PCLK1_NE = CELL3.PCLK1;
				output PCLK1_NW = CELL2.PCLK1;
				output PCLK1_SE = CELL1.PCLK1;
				output PCLK1_SW = CELL0.PCLK1;
				output PCLK2_NE = CELL3.PCLK2;
				output PCLK2_NW = CELL2.PCLK2;
				output PCLK2_SE = CELL1.PCLK2;
				output PCLK2_SW = CELL0.PCLK2;
				output PCLK3_NE = CELL3.PCLK3;
				output PCLK3_NW = CELL2.PCLK3;
				output PCLK3_SE = CELL1.PCLK3;
				output PCLK3_SW = CELL0.PCLK3;
				output PCLK4_NE = CELL3.PCLK4;
				output PCLK4_NW = CELL2.PCLK4;
				output PCLK4_SE = CELL1.PCLK4;
				output PCLK4_SW = CELL0.PCLK4;
				output PCLK5_NE = CELL3.PCLK5;
				output PCLK5_NW = CELL2.PCLK5;
				output PCLK5_SE = CELL1.PCLK5;
				output PCLK5_SW = CELL0.PCLK5;
				output PCLK6_NE = CELL3.PCLK6;
				output PCLK6_NW = CELL2.PCLK6;
				output PCLK6_SE = CELL1.PCLK6;
				output PCLK6_SW = CELL0.PCLK6;
				output PCLK7_NE = CELL3.PCLK7;
				output PCLK7_NW = CELL2.PCLK7;
				output PCLK7_SE = CELL1.PCLK7;
				output PCLK7_SW = CELL0.PCLK7;
				output PCLK8_NE = CELL3.PCLK8;
				output PCLK8_NW = CELL2.PCLK8;
				output PCLK8_SE = CELL1.PCLK8;
				output PCLK8_SW = CELL0.PCLK8;
				output PCLK9_NE = CELL3.PCLK9;
				output PCLK9_NW = CELL2.PCLK9;
				output PCLK9_SE = CELL1.PCLK9;
				output PCLK9_SW = CELL0.PCLK9;
			}

			bel CLKTEST {
				input TESTIN0 = CELL2.IMUX_A1;
				input TESTIN1 = CELL2.IMUX_A2;
				input TESTIN10 = CELL3.IMUX_B2;
				input TESTIN11 = CELL3.IMUX_B3;
				input TESTIN12 = CELL0.IMUX_A1;
				input TESTIN13 = CELL0.IMUX_A2;
				input TESTIN14 = CELL0.IMUX_B0;
				input TESTIN15 = CELL0.IMUX_B1;
				input TESTIN16 = CELL0.IMUX_B2;
				input TESTIN17 = CELL0.IMUX_B3;
				input TESTIN18 = CELL1.IMUX_A1;
				input TESTIN19 = CELL1.IMUX_A2;
				input TESTIN2 = CELL2.IMUX_B0;
				input TESTIN20 = CELL1.IMUX_B0;
				input TESTIN21 = CELL1.IMUX_B1;
				input TESTIN22 = CELL1.IMUX_B2;
				input TESTIN23 = CELL1.IMUX_B3;
				input TESTIN3 = CELL2.IMUX_B1;
				input TESTIN4 = CELL2.IMUX_B2;
				input TESTIN5 = CELL2.IMUX_B3;
				input TESTIN6 = CELL3.IMUX_A1;
				input TESTIN7 = CELL3.IMUX_A2;
				input TESTIN8 = CELL3.IMUX_B0;
				input TESTIN9 = CELL3.IMUX_B1;
			}

			// wire CELL0.PCLK0                    CLK_ROOT.PCLK0_SW
			// wire CELL0.PCLK1                    CLK_ROOT.PCLK1_SW
			// wire CELL0.PCLK2                    CLK_ROOT.PCLK2_SW
			// wire CELL0.PCLK3                    CLK_ROOT.PCLK3_SW
			// wire CELL0.PCLK4                    CLK_ROOT.PCLK4_SW
			// wire CELL0.PCLK5                    CLK_ROOT.PCLK5_SW
			// wire CELL0.PCLK6                    CLK_ROOT.PCLK6_SW
			// wire CELL0.PCLK7                    CLK_ROOT.PCLK7_SW
			// wire CELL0.PCLK8                    CLK_ROOT.PCLK8_SW
			// wire CELL0.PCLK9                    CLK_ROOT.PCLK9_SW
			// wire CELL0.PCLK10                   CLK_ROOT.PCLK10_SW
			// wire CELL0.PCLK11                   CLK_ROOT.PCLK11_SW
			// wire CELL0.PCLK12                   CLK_ROOT.PCLK12_SW
			// wire CELL0.PCLK13                   CLK_ROOT.PCLK13_SW
			// wire CELL0.PCLK14                   CLK_ROOT.PCLK14_SW
			// wire CELL0.PCLK15                   CLK_ROOT.PCLK15_SW
			// wire CELL0.PCLK16                   CLK_ROOT.PCLK16_SW
			// wire CELL0.PCLK17                   CLK_ROOT.PCLK17_SW
			// wire CELL0.PCLK18                   CLK_ROOT.PCLK18_SW
			// wire CELL0.PCLK19                   CLK_ROOT.PCLK19_SW
			// wire CELL0.IMUX_A0                  DCC_SW0.CE
			// wire CELL0.IMUX_A1                  CLKTEST.TESTIN12
			// wire CELL0.IMUX_A2                  CLKTEST.TESTIN13
			// wire CELL0.IMUX_B0                  CLKTEST.TESTIN14
			// wire CELL0.IMUX_B1                  CLKTEST.TESTIN15
			// wire CELL0.IMUX_B2                  CLKTEST.TESTIN16
			// wire CELL0.IMUX_B3                  CLKTEST.TESTIN17
			// wire CELL0.IMUX_D7                  DCC_SW0.CLKI
			// wire CELL1.PCLK0                    CLK_ROOT.PCLK0_SE
			// wire CELL1.PCLK1                    CLK_ROOT.PCLK1_SE
			// wire CELL1.PCLK2                    CLK_ROOT.PCLK2_SE
			// wire CELL1.PCLK3                    CLK_ROOT.PCLK3_SE
			// wire CELL1.PCLK4                    CLK_ROOT.PCLK4_SE
			// wire CELL1.PCLK5                    CLK_ROOT.PCLK5_SE
			// wire CELL1.PCLK6                    CLK_ROOT.PCLK6_SE
			// wire CELL1.PCLK7                    CLK_ROOT.PCLK7_SE
			// wire CELL1.PCLK8                    CLK_ROOT.PCLK8_SE
			// wire CELL1.PCLK9                    CLK_ROOT.PCLK9_SE
			// wire CELL1.PCLK10                   CLK_ROOT.PCLK10_SE
			// wire CELL1.PCLK11                   CLK_ROOT.PCLK11_SE
			// wire CELL1.PCLK12                   CLK_ROOT.PCLK12_SE
			// wire CELL1.PCLK13                   CLK_ROOT.PCLK13_SE
			// wire CELL1.PCLK14                   CLK_ROOT.PCLK14_SE
			// wire CELL1.PCLK15                   CLK_ROOT.PCLK15_SE
			// wire CELL1.PCLK16                   CLK_ROOT.PCLK16_SE
			// wire CELL1.PCLK17                   CLK_ROOT.PCLK17_SE
			// wire CELL1.PCLK18                   CLK_ROOT.PCLK18_SE
			// wire CELL1.PCLK19                   CLK_ROOT.PCLK19_SE
			// wire CELL1.IMUX_A0                  DCC_SE0.CE
			// wire CELL1.IMUX_A1                  CLKTEST.TESTIN18
			// wire CELL1.IMUX_A2                  CLKTEST.TESTIN19
			// wire CELL1.IMUX_B0                  CLKTEST.TESTIN20
			// wire CELL1.IMUX_B1                  CLKTEST.TESTIN21
			// wire CELL1.IMUX_B2                  CLKTEST.TESTIN22
			// wire CELL1.IMUX_B3                  CLKTEST.TESTIN23
			// wire CELL1.IMUX_D7                  DCC_SE0.CLKI
			// wire CELL2.PCLK0                    CLK_ROOT.PCLK0_NW
			// wire CELL2.PCLK1                    CLK_ROOT.PCLK1_NW
			// wire CELL2.PCLK2                    CLK_ROOT.PCLK2_NW
			// wire CELL2.PCLK3                    CLK_ROOT.PCLK3_NW
			// wire CELL2.PCLK4                    CLK_ROOT.PCLK4_NW
			// wire CELL2.PCLK5                    CLK_ROOT.PCLK5_NW
			// wire CELL2.PCLK6                    CLK_ROOT.PCLK6_NW
			// wire CELL2.PCLK7                    CLK_ROOT.PCLK7_NW
			// wire CELL2.PCLK8                    CLK_ROOT.PCLK8_NW
			// wire CELL2.PCLK9                    CLK_ROOT.PCLK9_NW
			// wire CELL2.PCLK10                   CLK_ROOT.PCLK10_NW
			// wire CELL2.PCLK11                   CLK_ROOT.PCLK11_NW
			// wire CELL2.PCLK12                   CLK_ROOT.PCLK12_NW
			// wire CELL2.PCLK13                   CLK_ROOT.PCLK13_NW
			// wire CELL2.PCLK14                   CLK_ROOT.PCLK14_NW
			// wire CELL2.PCLK15                   CLK_ROOT.PCLK15_NW
			// wire CELL2.PCLK16                   CLK_ROOT.PCLK16_NW
			// wire CELL2.PCLK17                   CLK_ROOT.PCLK17_NW
			// wire CELL2.PCLK18                   CLK_ROOT.PCLK18_NW
			// wire CELL2.PCLK19                   CLK_ROOT.PCLK19_NW
			// wire CELL2.IMUX_A0                  DCC_NW0.CE
			// wire CELL2.IMUX_A1                  CLKTEST.TESTIN0
			// wire CELL2.IMUX_A2                  CLKTEST.TESTIN1
			// wire CELL2.IMUX_A3                  DCS0.SEL2
			// wire CELL2.IMUX_A4                  DCS0.SEL3
			// wire CELL2.IMUX_A5                  DCS1.SEL2
			// wire CELL2.IMUX_A6                  DCS1.SEL3
			// wire CELL2.IMUX_B0                  CLKTEST.TESTIN2
			// wire CELL2.IMUX_B1                  CLKTEST.TESTIN3
			// wire CELL2.IMUX_B2                  CLKTEST.TESTIN4
			// wire CELL2.IMUX_B3                  CLKTEST.TESTIN5
			// wire CELL2.IMUX_B4                  DCS0.SEL0
			// wire CELL2.IMUX_B5                  DCS0.SEL1
			// wire CELL2.IMUX_B6                  DCS1.SEL0
			// wire CELL2.IMUX_B7                  DCS1.SEL1
			// wire CELL2.IMUX_C0                  DCS0.MODESEL
			// wire CELL2.IMUX_C1                  DCS1.MODESEL
			// wire CELL2.IMUX_D7                  DCC_NW0.CLKI
			// wire CELL3.PCLK0                    CLK_ROOT.PCLK0_NE
			// wire CELL3.PCLK1                    CLK_ROOT.PCLK1_NE
			// wire CELL3.PCLK2                    CLK_ROOT.PCLK2_NE
			// wire CELL3.PCLK3                    CLK_ROOT.PCLK3_NE
			// wire CELL3.PCLK4                    CLK_ROOT.PCLK4_NE
			// wire CELL3.PCLK5                    CLK_ROOT.PCLK5_NE
			// wire CELL3.PCLK6                    CLK_ROOT.PCLK6_NE
			// wire CELL3.PCLK7                    CLK_ROOT.PCLK7_NE
			// wire CELL3.PCLK8                    CLK_ROOT.PCLK8_NE
			// wire CELL3.PCLK9                    CLK_ROOT.PCLK9_NE
			// wire CELL3.PCLK10                   CLK_ROOT.PCLK10_NE
			// wire CELL3.PCLK11                   CLK_ROOT.PCLK11_NE
			// wire CELL3.PCLK12                   CLK_ROOT.PCLK12_NE
			// wire CELL3.PCLK13                   CLK_ROOT.PCLK13_NE
			// wire CELL3.PCLK14                   CLK_ROOT.PCLK14_NE
			// wire CELL3.PCLK15                   CLK_ROOT.PCLK15_NE
			// wire CELL3.PCLK16                   CLK_ROOT.PCLK16_NE
			// wire CELL3.PCLK17                   CLK_ROOT.PCLK17_NE
			// wire CELL3.PCLK18                   CLK_ROOT.PCLK18_NE
			// wire CELL3.PCLK19                   CLK_ROOT.PCLK19_NE
			// wire CELL3.IMUX_A0                  DCC_NE0.CE
			// wire CELL3.IMUX_A1                  CLKTEST.TESTIN6
			// wire CELL3.IMUX_A2                  CLKTEST.TESTIN7
			// wire CELL3.IMUX_B0                  CLKTEST.TESTIN8
			// wire CELL3.IMUX_B1                  CLKTEST.TESTIN9
			// wire CELL3.IMUX_B2                  CLKTEST.TESTIN10
			// wire CELL3.IMUX_B3                  CLKTEST.TESTIN11
			// wire CELL3.IMUX_D7                  DCC_NE0.CLKI
		}
	}

	tile_slot SCLK_SOURCE {
		bel_slot SCLK_SOURCE: legacy;
	}

	tile_slot PCLK_SOURCE {
		bel_slot PCLK_SOURCE_W: legacy;
		bel_slot PCLK_SOURCE_E: legacy;
		bel_slot PCLK_DCC0: legacy;
		bel_slot PCLK_DCC1: legacy;
	}

	tile_slot ECLK_TAP {
		bel_slot ECLK_TAP: legacy;
	}

	tile_slot HSDCLK_SPLITTER {
		bel_slot HSDCLK_ROOT: legacy;
		bel_slot HSDCLK_SPLITTER: legacy;
	}

	conn_slot W {
		opposite E;

		conn_class PASS_W {
			pass X1_E0_1 = X1_E0_0;
			pass X1_E1_1 = X1_E1_0;
			pass X1_E4_1 = X1_E4_0;
			pass X1_E5_1 = X1_E5_0;
			pass X1_E6_1 = X1_E6_0;
			pass X1_E7_1 = X1_E7_0;
			pass X2_E0_1 = X2_E0_0;
			pass X2_E0_2 = X2_E0_1;
			pass X2_E1_1 = X2_E1_0;
			pass X2_E1_2 = X2_E1_1;
			pass X2_E2_1 = X2_E2_0;
			pass X2_E2_2 = X2_E2_1;
			pass X2_E3_1 = X2_E3_0;
			pass X2_E3_2 = X2_E3_1;
			pass X2_E4_1 = X2_E4_0;
			pass X2_E4_2 = X2_E4_1;
			pass X2_E5_1 = X2_E5_0;
			pass X2_E5_2 = X2_E5_1;
			pass X2_E6_1 = X2_E6_0;
			pass X2_E6_2 = X2_E6_1;
			pass X2_E7_1 = X2_E7_0;
			pass X2_E7_2 = X2_E7_1;
			pass X6_E0_1 = X6_E0_0;
			pass X6_E0_2 = X6_E0_1;
			pass X6_E0_3 = X6_E0_2;
			pass X6_E0_4 = X6_E0_3;
			pass X6_E0_5 = X6_E0_4;
			pass X6_E0_6 = X6_E0_5;
			pass X6_E1_1 = X6_E1_0;
			pass X6_E1_2 = X6_E1_1;
			pass X6_E1_3 = X6_E1_2;
			pass X6_E1_4 = X6_E1_3;
			pass X6_E1_5 = X6_E1_4;
			pass X6_E1_6 = X6_E1_5;
			pass X6_E2_1 = X6_E2_0;
			pass X6_E2_2 = X6_E2_1;
			pass X6_E2_3 = X6_E2_2;
			pass X6_E2_4 = X6_E2_3;
			pass X6_E2_5 = X6_E2_4;
			pass X6_E2_6 = X6_E2_5;
			pass X6_E3_1 = X6_E3_0;
			pass X6_E3_2 = X6_E3_1;
			pass X6_E3_3 = X6_E3_2;
			pass X6_E3_4 = X6_E3_3;
			pass X6_E3_5 = X6_E3_4;
			pass X6_E3_6 = X6_E3_5;
			pass X6_E4_1 = X6_E4_0;
			pass X6_E4_2 = X6_E4_1;
			pass X6_E4_3 = X6_E4_2;
			pass X6_E4_4 = X6_E4_3;
			pass X6_E4_5 = X6_E4_4;
			pass X6_E4_6 = X6_E4_5;
			pass X6_E5_1 = X6_E5_0;
			pass X6_E5_2 = X6_E5_1;
			pass X6_E5_3 = X6_E5_2;
			pass X6_E5_4 = X6_E5_3;
			pass X6_E5_5 = X6_E5_4;
			pass X6_E5_6 = X6_E5_5;
			pass X6_E6_1 = X6_E6_0;
			pass X6_E6_2 = X6_E6_1;
			pass X6_E6_3 = X6_E6_2;
			pass X6_E6_4 = X6_E6_3;
			pass X6_E6_5 = X6_E6_4;
			pass X6_E6_6 = X6_E6_5;
			pass X6_E7_1 = X6_E7_0;
			pass X6_E7_2 = X6_E7_1;
			pass X6_E7_3 = X6_E7_2;
			pass X6_E7_4 = X6_E7_3;
			pass X6_E7_5 = X6_E7_4;
			pass X6_E7_6 = X6_E7_5;
		}

		conn_class TERM_W {
			reflect X2_E0_1 = X2_W0_0;
			reflect X2_E0_2 = X2_W0_1;
			reflect X2_E1_1 = X2_W1_0;
			reflect X2_E1_2 = X2_W1_1;
			reflect X2_E2_1 = X2_W2_0;
			reflect X2_E2_2 = X2_W2_1;
			reflect X2_E3_1 = X2_W3_0;
			reflect X2_E3_2 = X2_W3_1;
			reflect X2_E4_1 = X2_W4_0;
			reflect X2_E4_2 = X2_W4_1;
			reflect X2_E5_1 = X2_W5_0;
			reflect X2_E5_2 = X2_W5_1;
			reflect X2_E6_1 = X2_W6_0;
			reflect X2_E6_2 = X2_W6_1;
			reflect X2_E7_1 = X2_W7_0;
			reflect X2_E7_2 = X2_W7_1;
			reflect X6_E0_1 = X6_W0_0;
			reflect X6_E0_2 = X6_W0_1;
			reflect X6_E0_3 = X6_W0_2;
			reflect X6_E0_4 = X6_W0_3;
			reflect X6_E0_5 = X6_W0_4;
			reflect X6_E0_6 = X6_W0_5;
			reflect X6_E1_1 = X6_W1_0;
			reflect X6_E1_2 = X6_W1_1;
			reflect X6_E1_3 = X6_W1_2;
			reflect X6_E1_4 = X6_W1_3;
			reflect X6_E1_5 = X6_W1_4;
			reflect X6_E1_6 = X6_W1_5;
			reflect X6_E2_1 = X6_W2_0;
			reflect X6_E2_2 = X6_W2_1;
			reflect X6_E2_3 = X6_W2_2;
			reflect X6_E2_4 = X6_W2_3;
			reflect X6_E2_5 = X6_W2_4;
			reflect X6_E2_6 = X6_W2_5;
			reflect X6_E3_1 = X6_W3_0;
			reflect X6_E3_2 = X6_W3_1;
			reflect X6_E3_3 = X6_W3_2;
			reflect X6_E3_4 = X6_W3_3;
			reflect X6_E3_5 = X6_W3_4;
			reflect X6_E3_6 = X6_W3_5;
			reflect X6_E4_1 = X6_W4_0;
			reflect X6_E4_2 = X6_W4_1;
			reflect X6_E4_3 = X6_W4_2;
			reflect X6_E4_4 = X6_W4_3;
			reflect X6_E4_5 = X6_W4_4;
			reflect X6_E4_6 = X6_W4_5;
			reflect X6_E5_1 = X6_W5_0;
			reflect X6_E5_2 = X6_W5_1;
			reflect X6_E5_3 = X6_W5_2;
			reflect X6_E5_4 = X6_W5_3;
			reflect X6_E5_5 = X6_W5_4;
			reflect X6_E5_6 = X6_W5_5;
			reflect X6_E6_1 = X6_W6_0;
			reflect X6_E6_2 = X6_W6_1;
			reflect X6_E6_3 = X6_W6_2;
			reflect X6_E6_4 = X6_W6_3;
			reflect X6_E6_5 = X6_W6_4;
			reflect X6_E6_6 = X6_W6_5;
			reflect X6_E7_1 = X6_W7_0;
			reflect X6_E7_2 = X6_W7_1;
			reflect X6_E7_3 = X6_W7_2;
			reflect X6_E7_4 = X6_W7_3;
			reflect X6_E7_5 = X6_W7_4;
			reflect X6_E7_6 = X6_W7_5;
		}
	}

	conn_slot E {
		opposite W;

		conn_class PASS_E {
			pass X1_W0_1 = X1_W0_0;
			pass X1_W1_1 = X1_W1_0;
			pass X1_W4_1 = X1_W4_0;
			pass X1_W5_1 = X1_W5_0;
			pass X1_W6_1 = X1_W6_0;
			pass X1_W7_1 = X1_W7_0;
			pass X2_W0_1 = X2_W0_0;
			pass X2_W0_2 = X2_W0_1;
			pass X2_W1_1 = X2_W1_0;
			pass X2_W1_2 = X2_W1_1;
			pass X2_W2_1 = X2_W2_0;
			pass X2_W2_2 = X2_W2_1;
			pass X2_W3_1 = X2_W3_0;
			pass X2_W3_2 = X2_W3_1;
			pass X2_W4_1 = X2_W4_0;
			pass X2_W4_2 = X2_W4_1;
			pass X2_W5_1 = X2_W5_0;
			pass X2_W5_2 = X2_W5_1;
			pass X2_W6_1 = X2_W6_0;
			pass X2_W6_2 = X2_W6_1;
			pass X2_W7_1 = X2_W7_0;
			pass X2_W7_2 = X2_W7_1;
			pass X6_W0_1 = X6_W0_0;
			pass X6_W0_2 = X6_W0_1;
			pass X6_W0_3 = X6_W0_2;
			pass X6_W0_4 = X6_W0_3;
			pass X6_W0_5 = X6_W0_4;
			pass X6_W0_6 = X6_W0_5;
			pass X6_W1_1 = X6_W1_0;
			pass X6_W1_2 = X6_W1_1;
			pass X6_W1_3 = X6_W1_2;
			pass X6_W1_4 = X6_W1_3;
			pass X6_W1_5 = X6_W1_4;
			pass X6_W1_6 = X6_W1_5;
			pass X6_W2_1 = X6_W2_0;
			pass X6_W2_2 = X6_W2_1;
			pass X6_W2_3 = X6_W2_2;
			pass X6_W2_4 = X6_W2_3;
			pass X6_W2_5 = X6_W2_4;
			pass X6_W2_6 = X6_W2_5;
			pass X6_W3_1 = X6_W3_0;
			pass X6_W3_2 = X6_W3_1;
			pass X6_W3_3 = X6_W3_2;
			pass X6_W3_4 = X6_W3_3;
			pass X6_W3_5 = X6_W3_4;
			pass X6_W3_6 = X6_W3_5;
			pass X6_W4_1 = X6_W4_0;
			pass X6_W4_2 = X6_W4_1;
			pass X6_W4_3 = X6_W4_2;
			pass X6_W4_4 = X6_W4_3;
			pass X6_W4_5 = X6_W4_4;
			pass X6_W4_6 = X6_W4_5;
			pass X6_W5_1 = X6_W5_0;
			pass X6_W5_2 = X6_W5_1;
			pass X6_W5_3 = X6_W5_2;
			pass X6_W5_4 = X6_W5_3;
			pass X6_W5_5 = X6_W5_4;
			pass X6_W5_6 = X6_W5_5;
			pass X6_W6_1 = X6_W6_0;
			pass X6_W6_2 = X6_W6_1;
			pass X6_W6_3 = X6_W6_2;
			pass X6_W6_4 = X6_W6_3;
			pass X6_W6_5 = X6_W6_4;
			pass X6_W6_6 = X6_W6_5;
			pass X6_W7_1 = X6_W7_0;
			pass X6_W7_2 = X6_W7_1;
			pass X6_W7_3 = X6_W7_2;
			pass X6_W7_4 = X6_W7_3;
			pass X6_W7_5 = X6_W7_4;
			pass X6_W7_6 = X6_W7_5;
			pass OUT_OFX3_W = OUT_OFX3;
		}

		conn_class TERM_E {
			reflect X2_W0_1 = X2_E0_0;
			reflect X2_W0_2 = X2_E0_1;
			reflect X2_W1_1 = X2_E1_0;
			reflect X2_W1_2 = X2_E1_1;
			reflect X2_W2_1 = X2_E2_0;
			reflect X2_W2_2 = X2_E2_1;
			reflect X2_W3_1 = X2_E3_0;
			reflect X2_W3_2 = X2_E3_1;
			reflect X2_W4_1 = X2_E4_0;
			reflect X2_W4_2 = X2_E4_1;
			reflect X2_W5_1 = X2_E5_0;
			reflect X2_W5_2 = X2_E5_1;
			reflect X2_W6_1 = X2_E6_0;
			reflect X2_W6_2 = X2_E6_1;
			reflect X2_W7_1 = X2_E7_0;
			reflect X2_W7_2 = X2_E7_1;
			reflect X6_W0_1 = X6_E0_0;
			reflect X6_W0_2 = X6_E0_1;
			reflect X6_W0_3 = X6_E0_2;
			reflect X6_W0_4 = X6_E0_3;
			reflect X6_W0_5 = X6_E0_4;
			reflect X6_W0_6 = X6_E0_5;
			reflect X6_W1_1 = X6_E1_0;
			reflect X6_W1_2 = X6_E1_1;
			reflect X6_W1_3 = X6_E1_2;
			reflect X6_W1_4 = X6_E1_3;
			reflect X6_W1_5 = X6_E1_4;
			reflect X6_W1_6 = X6_E1_5;
			reflect X6_W2_1 = X6_E2_0;
			reflect X6_W2_2 = X6_E2_1;
			reflect X6_W2_3 = X6_E2_2;
			reflect X6_W2_4 = X6_E2_3;
			reflect X6_W2_5 = X6_E2_4;
			reflect X6_W2_6 = X6_E2_5;
			reflect X6_W3_1 = X6_E3_0;
			reflect X6_W3_2 = X6_E3_1;
			reflect X6_W3_3 = X6_E3_2;
			reflect X6_W3_4 = X6_E3_3;
			reflect X6_W3_5 = X6_E3_4;
			reflect X6_W3_6 = X6_E3_5;
			reflect X6_W4_1 = X6_E4_0;
			reflect X6_W4_2 = X6_E4_1;
			reflect X6_W4_3 = X6_E4_2;
			reflect X6_W4_4 = X6_E4_3;
			reflect X6_W4_5 = X6_E4_4;
			reflect X6_W4_6 = X6_E4_5;
			reflect X6_W5_1 = X6_E5_0;
			reflect X6_W5_2 = X6_E5_1;
			reflect X6_W5_3 = X6_E5_2;
			reflect X6_W5_4 = X6_E5_3;
			reflect X6_W5_5 = X6_E5_4;
			reflect X6_W5_6 = X6_E5_5;
			reflect X6_W6_1 = X6_E6_0;
			reflect X6_W6_2 = X6_E6_1;
			reflect X6_W6_3 = X6_E6_2;
			reflect X6_W6_4 = X6_E6_3;
			reflect X6_W6_5 = X6_E6_4;
			reflect X6_W6_6 = X6_E6_5;
			reflect X6_W7_1 = X6_E7_0;
			reflect X6_W7_2 = X6_E7_1;
			reflect X6_W7_3 = X6_E7_2;
			reflect X6_W7_4 = X6_E7_3;
			reflect X6_W7_5 = X6_E7_4;
			reflect X6_W7_6 = X6_E7_5;
		}
	}

	conn_slot S {
		opposite N;

		conn_class PASS_S {
			pass X1_N0_1 = X1_N0_0;
			pass X1_N1_1 = X1_N1_0;
			pass X1_N4_1 = X1_N4_0;
			pass X1_N5_1 = X1_N5_0;
			pass X1_N6_1 = X1_N6_0;
			pass X1_N7_1 = X1_N7_0;
			pass X2_N0_1 = X2_N0_0;
			pass X2_N0_2 = X2_N0_1;
			pass X2_N1_1 = X2_N1_0;
			pass X2_N1_2 = X2_N1_1;
			pass X2_N2_1 = X2_N2_0;
			pass X2_N2_2 = X2_N2_1;
			pass X2_N3_1 = X2_N3_0;
			pass X2_N3_2 = X2_N3_1;
			pass X2_N4_1 = X2_N4_0;
			pass X2_N4_2 = X2_N4_1;
			pass X2_N5_1 = X2_N5_0;
			pass X2_N5_2 = X2_N5_1;
			pass X2_N6_1 = X2_N6_0;
			pass X2_N6_2 = X2_N6_1;
			pass X2_N7_1 = X2_N7_0;
			pass X2_N7_2 = X2_N7_1;
			pass X6_N0_1 = X6_N0_0;
			pass X6_N0_2 = X6_N0_1;
			pass X6_N0_3 = X6_N0_2;
			pass X6_N0_4 = X6_N0_3;
			pass X6_N0_5 = X6_N0_4;
			pass X6_N0_6 = X6_N0_5;
			pass X6_N1_1 = X6_N1_0;
			pass X6_N1_2 = X6_N1_1;
			pass X6_N1_3 = X6_N1_2;
			pass X6_N1_4 = X6_N1_3;
			pass X6_N1_5 = X6_N1_4;
			pass X6_N1_6 = X6_N1_5;
			pass X6_N2_1 = X6_N2_0;
			pass X6_N2_2 = X6_N2_1;
			pass X6_N2_3 = X6_N2_2;
			pass X6_N2_4 = X6_N2_3;
			pass X6_N2_5 = X6_N2_4;
			pass X6_N2_6 = X6_N2_5;
			pass X6_N3_1 = X6_N3_0;
			pass X6_N3_2 = X6_N3_1;
			pass X6_N3_3 = X6_N3_2;
			pass X6_N3_4 = X6_N3_3;
			pass X6_N3_5 = X6_N3_4;
			pass X6_N3_6 = X6_N3_5;
			pass X6_N4_1 = X6_N4_0;
			pass X6_N4_2 = X6_N4_1;
			pass X6_N4_3 = X6_N4_2;
			pass X6_N4_4 = X6_N4_3;
			pass X6_N4_5 = X6_N4_4;
			pass X6_N4_6 = X6_N4_5;
			pass X6_N5_1 = X6_N5_0;
			pass X6_N5_2 = X6_N5_1;
			pass X6_N5_3 = X6_N5_2;
			pass X6_N5_4 = X6_N5_3;
			pass X6_N5_5 = X6_N5_4;
			pass X6_N5_6 = X6_N5_5;
			pass X6_N6_1 = X6_N6_0;
			pass X6_N6_2 = X6_N6_1;
			pass X6_N6_3 = X6_N6_2;
			pass X6_N6_4 = X6_N6_3;
			pass X6_N6_5 = X6_N6_4;
			pass X6_N6_6 = X6_N6_5;
			pass X6_N7_1 = X6_N7_0;
			pass X6_N7_2 = X6_N7_1;
			pass X6_N7_3 = X6_N7_2;
			pass X6_N7_4 = X6_N7_3;
			pass X6_N7_5 = X6_N7_4;
			pass X6_N7_6 = X6_N7_5;
		}

		conn_class TERM_S {
			reflect X2_N0_1 = X2_S0_0;
			reflect X2_N0_2 = X2_S0_1;
			reflect X2_N1_1 = X2_S1_0;
			reflect X2_N1_2 = X2_S1_1;
			reflect X2_N2_1 = X2_S2_0;
			reflect X2_N2_2 = X2_S2_1;
			reflect X2_N3_1 = X2_S3_0;
			reflect X2_N3_2 = X2_S3_1;
			reflect X2_N4_1 = X2_S4_0;
			reflect X2_N4_2 = X2_S4_1;
			reflect X2_N5_1 = X2_S5_0;
			reflect X2_N5_2 = X2_S5_1;
			reflect X2_N6_1 = X2_S6_0;
			reflect X2_N6_2 = X2_S6_1;
			reflect X2_N7_1 = X2_S7_0;
			reflect X2_N7_2 = X2_S7_1;
			reflect X6_N0_1 = X6_S0_0;
			reflect X6_N0_2 = X6_S0_1;
			reflect X6_N0_3 = X6_S0_2;
			reflect X6_N0_4 = X6_S0_3;
			reflect X6_N0_5 = X6_S0_4;
			reflect X6_N0_6 = X6_S0_5;
			reflect X6_N1_1 = X6_S1_0;
			reflect X6_N1_2 = X6_S1_1;
			reflect X6_N1_3 = X6_S1_2;
			reflect X6_N1_4 = X6_S1_3;
			reflect X6_N1_5 = X6_S1_4;
			reflect X6_N1_6 = X6_S1_5;
			reflect X6_N2_1 = X6_S2_0;
			reflect X6_N2_2 = X6_S2_1;
			reflect X6_N2_3 = X6_S2_2;
			reflect X6_N2_4 = X6_S2_3;
			reflect X6_N2_5 = X6_S2_4;
			reflect X6_N2_6 = X6_S2_5;
			reflect X6_N3_1 = X6_S3_0;
			reflect X6_N3_2 = X6_S3_1;
			reflect X6_N3_3 = X6_S3_2;
			reflect X6_N3_4 = X6_S3_3;
			reflect X6_N3_5 = X6_S3_4;
			reflect X6_N3_6 = X6_S3_5;
			reflect X6_N4_1 = X6_S4_0;
			reflect X6_N4_2 = X6_S4_1;
			reflect X6_N4_3 = X6_S4_2;
			reflect X6_N4_4 = X6_S4_3;
			reflect X6_N4_5 = X6_S4_4;
			reflect X6_N4_6 = X6_S4_5;
			reflect X6_N5_1 = X6_S5_0;
			reflect X6_N5_2 = X6_S5_1;
			reflect X6_N5_3 = X6_S5_2;
			reflect X6_N5_4 = X6_S5_3;
			reflect X6_N5_5 = X6_S5_4;
			reflect X6_N5_6 = X6_S5_5;
			reflect X6_N6_1 = X6_S6_0;
			reflect X6_N6_2 = X6_S6_1;
			reflect X6_N6_3 = X6_S6_2;
			reflect X6_N6_4 = X6_S6_3;
			reflect X6_N6_5 = X6_S6_4;
			reflect X6_N6_6 = X6_S6_5;
			reflect X6_N7_1 = X6_S7_0;
			reflect X6_N7_2 = X6_S7_1;
			reflect X6_N7_3 = X6_S7_2;
			reflect X6_N7_4 = X6_S7_3;
			reflect X6_N7_5 = X6_S7_4;
			reflect X6_N7_6 = X6_S7_5;
		}
	}

	conn_slot N {
		opposite S;

		conn_class PASS_N {
			pass X1_S0_1 = X1_S0_0;
			pass X1_S1_1 = X1_S1_0;
			pass X1_S4_1 = X1_S4_0;
			pass X1_S5_1 = X1_S5_0;
			pass X1_S6_1 = X1_S6_0;
			pass X1_S7_1 = X1_S7_0;
			pass X2_S0_1 = X2_S0_0;
			pass X2_S0_2 = X2_S0_1;
			pass X2_S1_1 = X2_S1_0;
			pass X2_S1_2 = X2_S1_1;
			pass X2_S2_1 = X2_S2_0;
			pass X2_S2_2 = X2_S2_1;
			pass X2_S3_1 = X2_S3_0;
			pass X2_S3_2 = X2_S3_1;
			pass X2_S4_1 = X2_S4_0;
			pass X2_S4_2 = X2_S4_1;
			pass X2_S5_1 = X2_S5_0;
			pass X2_S5_2 = X2_S5_1;
			pass X2_S6_1 = X2_S6_0;
			pass X2_S6_2 = X2_S6_1;
			pass X2_S7_1 = X2_S7_0;
			pass X2_S7_2 = X2_S7_1;
			pass X6_S0_1 = X6_S0_0;
			pass X6_S0_2 = X6_S0_1;
			pass X6_S0_3 = X6_S0_2;
			pass X6_S0_4 = X6_S0_3;
			pass X6_S0_5 = X6_S0_4;
			pass X6_S0_6 = X6_S0_5;
			pass X6_S1_1 = X6_S1_0;
			pass X6_S1_2 = X6_S1_1;
			pass X6_S1_3 = X6_S1_2;
			pass X6_S1_4 = X6_S1_3;
			pass X6_S1_5 = X6_S1_4;
			pass X6_S1_6 = X6_S1_5;
			pass X6_S2_1 = X6_S2_0;
			pass X6_S2_2 = X6_S2_1;
			pass X6_S2_3 = X6_S2_2;
			pass X6_S2_4 = X6_S2_3;
			pass X6_S2_5 = X6_S2_4;
			pass X6_S2_6 = X6_S2_5;
			pass X6_S3_1 = X6_S3_0;
			pass X6_S3_2 = X6_S3_1;
			pass X6_S3_3 = X6_S3_2;
			pass X6_S3_4 = X6_S3_3;
			pass X6_S3_5 = X6_S3_4;
			pass X6_S3_6 = X6_S3_5;
			pass X6_S4_1 = X6_S4_0;
			pass X6_S4_2 = X6_S4_1;
			pass X6_S4_3 = X6_S4_2;
			pass X6_S4_4 = X6_S4_3;
			pass X6_S4_5 = X6_S4_4;
			pass X6_S4_6 = X6_S4_5;
			pass X6_S5_1 = X6_S5_0;
			pass X6_S5_2 = X6_S5_1;
			pass X6_S5_3 = X6_S5_2;
			pass X6_S5_4 = X6_S5_3;
			pass X6_S5_5 = X6_S5_4;
			pass X6_S5_6 = X6_S5_5;
			pass X6_S6_1 = X6_S6_0;
			pass X6_S6_2 = X6_S6_1;
			pass X6_S6_3 = X6_S6_2;
			pass X6_S6_4 = X6_S6_3;
			pass X6_S6_5 = X6_S6_4;
			pass X6_S6_6 = X6_S6_5;
			pass X6_S7_1 = X6_S7_0;
			pass X6_S7_2 = X6_S7_1;
			pass X6_S7_3 = X6_S7_2;
			pass X6_S7_4 = X6_S7_3;
			pass X6_S7_5 = X6_S7_4;
			pass X6_S7_6 = X6_S7_5;
		}

		conn_class TERM_N {
			reflect X2_S0_1 = X2_N0_0;
			reflect X2_S0_2 = X2_N0_1;
			reflect X2_S1_1 = X2_N1_0;
			reflect X2_S1_2 = X2_N1_1;
			reflect X2_S2_1 = X2_N2_0;
			reflect X2_S2_2 = X2_N2_1;
			reflect X2_S3_1 = X2_N3_0;
			reflect X2_S3_2 = X2_N3_1;
			reflect X2_S4_1 = X2_N4_0;
			reflect X2_S4_2 = X2_N4_1;
			reflect X2_S5_1 = X2_N5_0;
			reflect X2_S5_2 = X2_N5_1;
			reflect X2_S6_1 = X2_N6_0;
			reflect X2_S6_2 = X2_N6_1;
			reflect X2_S7_1 = X2_N7_0;
			reflect X2_S7_2 = X2_N7_1;
			reflect X6_S0_1 = X6_N0_0;
			reflect X6_S0_2 = X6_N0_1;
			reflect X6_S0_3 = X6_N0_2;
			reflect X6_S0_4 = X6_N0_3;
			reflect X6_S0_5 = X6_N0_4;
			reflect X6_S0_6 = X6_N0_5;
			reflect X6_S1_1 = X6_N1_0;
			reflect X6_S1_2 = X6_N1_1;
			reflect X6_S1_3 = X6_N1_2;
			reflect X6_S1_4 = X6_N1_3;
			reflect X6_S1_5 = X6_N1_4;
			reflect X6_S1_6 = X6_N1_5;
			reflect X6_S2_1 = X6_N2_0;
			reflect X6_S2_2 = X6_N2_1;
			reflect X6_S2_3 = X6_N2_2;
			reflect X6_S2_4 = X6_N2_3;
			reflect X6_S2_5 = X6_N2_4;
			reflect X6_S2_6 = X6_N2_5;
			reflect X6_S3_1 = X6_N3_0;
			reflect X6_S3_2 = X6_N3_1;
			reflect X6_S3_3 = X6_N3_2;
			reflect X6_S3_4 = X6_N3_3;
			reflect X6_S3_5 = X6_N3_4;
			reflect X6_S3_6 = X6_N3_5;
			reflect X6_S4_1 = X6_N4_0;
			reflect X6_S4_2 = X6_N4_1;
			reflect X6_S4_3 = X6_N4_2;
			reflect X6_S4_4 = X6_N4_3;
			reflect X6_S4_5 = X6_N4_4;
			reflect X6_S4_6 = X6_N4_5;
			reflect X6_S5_1 = X6_N5_0;
			reflect X6_S5_2 = X6_N5_1;
			reflect X6_S5_3 = X6_N5_2;
			reflect X6_S5_4 = X6_N5_3;
			reflect X6_S5_5 = X6_N5_4;
			reflect X6_S5_6 = X6_N5_5;
			reflect X6_S6_1 = X6_N6_0;
			reflect X6_S6_2 = X6_N6_1;
			reflect X6_S6_3 = X6_N6_2;
			reflect X6_S6_4 = X6_N6_3;
			reflect X6_S6_5 = X6_N6_4;
			reflect X6_S6_6 = X6_N6_5;
			reflect X6_S7_1 = X6_N7_0;
			reflect X6_S7_2 = X6_N7_1;
			reflect X6_S7_3 = X6_N7_2;
			reflect X6_S7_4 = X6_N7_3;
			reflect X6_S7_5 = X6_N7_4;
			reflect X6_S7_6 = X6_N7_5;
		}
	}

	conn_slot SW {
		opposite SE;

		conn_class PASS_SW {
		}
	}

	conn_slot SE {
		opposite SW;

		conn_class PASS_SE {
		}
	}

	conn_slot EBR_W {
		opposite EBR_E;
	}

	conn_slot EBR_E {
		opposite EBR_W;
	}

	conn_slot IO_W {
		opposite IO_E;
	}

	conn_slot IO_E {
		opposite IO_W;
	}
}

