{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730239537377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730239537377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 19:05:37 2024 " "Processing started: Tue Oct 29 19:05:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730239537377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239537377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atv14 -c atv14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off atv14 -c atv14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239537377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730239537541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730239537541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541607 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541607 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541607 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atv14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atv14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atv14-arquitetura " "Found design unit 1: atv14-arquitetura" {  } { { "atv14.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541608 ""} { "Info" "ISGN_ENTITY_NAME" "1 atv14 " "Found entity 1: atv14" {  } { { "atv14.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541608 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULASomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULASomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541608 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541609 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541609 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541609 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderInstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderInstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541609 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderFunct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderFunct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderFunct-comportamento " "Found design unit 1: decoderFunct-comportamento" {  } { { "decoderFunct.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/decoderFunct.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541609 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderFunct " "Found entity 1: decoderFunct" {  } { { "decoderFunct.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/decoderFunct.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541609 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendeSinalGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendeSinalGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541610 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541610 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541610 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorComShift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorComShift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorComShift-comportamento " "Found design unit 1: somadorComShift-comportamento" {  } { { "somadorComShift.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/somadorComShift.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541610 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorComShift " "Found entity 1: somadorComShift" {  } { { "somadorComShift.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/somadorComShift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730239541610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "atv14 " "Elaborating entity \"atv14\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730239541635 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode atv14.vhd(29) " "Verilog HDL or VHDL warning at atv14.vhd(29): object \"opcode\" assigned a value but never read" {  } { { "atv14.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730239541636 "|atv14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt atv14.vhd(33) " "Verilog HDL or VHDL warning at atv14.vhd(33): object \"shamt\" assigned a value but never read" {  } { { "atv14.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730239541636 "|atv14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct atv14.vhd(34) " "Verilog HDL or VHDL warning at atv14.vhd(34): object \"funct\" assigned a value but never read" {  } { { "atv14.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730239541636 "|atv14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUXRDRT " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUXRDRT\"" {  } { { "atv14.vhd" "MUXRDRT" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239541647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUXSAIDABR " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUXSAIDABR\"" {  } { { "atv14.vhd" "MUXSAIDABR" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239541648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM\"" {  } { { "atv14.vhd" "ROM" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239541648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA1\"" {  } { { "atv14.vhd" "ULA1" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[0\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[1\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[2\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[3\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[4\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[5\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[6\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[7\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[8\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[9\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[10\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[11\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[12\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[13\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[14\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[15\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[16\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[17\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[18\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[19\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[20\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541651 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[21\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541652 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[22\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541652 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[23\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541652 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[24\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541652 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[25\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541652 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[26\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541652 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[27\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541652 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[28\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541652 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[29\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541652 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[30\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541652 "|atv14|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] ULASomaSub.vhd(24) " "Inferred latch for \"saida\[31\]\" at ULASomaSub.vhd(24)" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ULASomaSub.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239541652 "|atv14|ULASomaSub:ULA1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "atv14.vhd" "PC" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239541652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:INCREMENTAPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:INCREMENTAPC\"" {  } { { "atv14.vhd" "INCREMENTAPC" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239541652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:BANCOREG " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:BANCOREG\"" {  } { { "atv14.vhd" "BANCOREG" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239541653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:EXTSINAL " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:EXTSINAL\"" {  } { { "atv14.vhd" "EXTSINAL" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239541657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOMADORIMEDPROXPC " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOMADORIMEDPROXPC\"" {  } { { "atv14.vhd" "SOMADORIMEDPROXPC" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239541657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAMMIPS " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAMMIPS\"" {  } { { "atv14.vhd" "RAMMIPS" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239541658 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAMMIPS\|memRAM " "RAM logic \"RAMMIPS:RAMMIPS\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1730239541855 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:BANCOREG\|registrador " "RAM logic \"bancoRegistradores:BANCOREG\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/bancoRegistradores.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1730239541855 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM\|memROM " "RAM logic \"ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/ROMMIPS.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1730239541855 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1730239541855 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[12\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[11\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[10\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[9\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[8\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[7\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[6\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[5\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[4\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[3\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[2\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[1\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[0\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[13\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[14\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[15\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[16\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[17\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[18\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[19\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[20\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[21\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[22\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[23\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[24\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[25\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[26\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[27\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[28\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[29\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[30\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAMMIPS:RAMMIPS\|Dado_out\[31\] " "Converted tri-state buffer \"RAMMIPS:RAMMIPS\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1730239541857 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1730239541857 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ENTRADA_RS\[4\] GND " "Pin \"ENTRADA_RS\[4\]\" is stuck at GND" {  } { { "atv14.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730239542502 "|atv14|ENTRADA_RS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PROX_PC\[0\] GND " "Pin \"PROX_PC\[0\]\" is stuck at GND" {  } { { "atv14.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730239542502 "|atv14|PROX_PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PROX_PC\[1\] GND " "Pin \"PROX_PC\[1\]\" is stuck at GND" {  } { { "atv14.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730239542502 "|atv14|PROX_PC[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730239542502 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730239542607 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "512 " "512 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730239543653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730239543809 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730239543809 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "atv14.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730239543947 "|atv14|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "atv14.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730239543947 "|atv14|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "atv14.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730239543947 "|atv14|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "atv14.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730239543947 "|atv14|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INSTRUCTIONS\[1\] " "No output dependent on input pin \"INSTRUCTIONS\[1\]\"" {  } { { "atv14.vhd" "" { Text "/home/brnoschsaloli/Documents/DesComp/aulas/descomp/aula14/atv14.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730239543947 "|atv14|INSTRUCTIONS[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730239543947 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3769 " "Implemented 3769 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730239543953 ""} { "Info" "ICUT_CUT_TM_OPINS" "133 " "Implemented 133 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730239543953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3621 " "Implemented 3621 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730239543953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730239543953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "559 " "Peak virtual memory: 559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730239543961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 19:05:43 2024 " "Processing ended: Tue Oct 29 19:05:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730239543961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730239543961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730239543961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730239543961 ""}
