

================================================================
== Vitis HLS Report for 'forward_node1'
================================================================
* Date:           Mon Jun 12 16:50:42 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                   |                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                      Instance                     |                  Module                 |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_forward_node1_Pipeline_VITIS_LOOP_125_1_fu_64  |forward_node1_Pipeline_VITIS_LOOP_125_1  |        7|        7|  23.331 ns|  23.331 ns|    7|    7|        no|
        |grp_gemm_float_1024u_2u_10u_unsigned_int_s_fu_69   |gemm_float_1024u_2u_10u_unsigned_int_s   |        ?|        ?|          ?|          ?|    ?|    ?|  dataflow|
        |grp_forward_node1_Pipeline_VITIS_LOOP_154_1_fu_77  |forward_node1_Pipeline_VITIS_LOOP_154_1  |        7|        7|  23.331 ns|  23.331 ns|    7|    7|        no|
        |grp_forward_node1_Pipeline_VITIS_LOOP_67_5_fu_83   |forward_node1_Pipeline_VITIS_LOOP_67_5   |       12|       12|  39.996 ns|  39.996 ns|   12|   12|        no|
        +---------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%l_strA = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/uut_top.hpp:32]   --->   Operation 9 'alloca' 'l_strA' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%l_strB = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/uut_top.hpp:33]   --->   Operation 10 'alloca' 'l_strB' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%l_strC = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/uut_top.hpp:34]   --->   Operation 11 'alloca' 'l_strC' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%l_strSum = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/uut_top.hpp:35]   --->   Operation 12 'alloca' 'l_strSum' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.69ns)   --->   "%p_R = alloca i64 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:52]   --->   Operation 13 'alloca' 'p_R' <Predicate = true> <Delay = 0.69>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_60 = wait i32 @_ssdm_op_Wait"   --->   Operation 14 'wait' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @forward_node1_Pipeline_VITIS_LOOP_125_1, i64 %l_strC"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @forward_node1_Pipeline_VITIS_LOOP_125_1, i64 %l_strC"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty_61 = wait i32 @_ssdm_op_Wait"   --->   Operation 17 'wait' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln40 = call void @gemm<float, 1024u, 2u, 10u, unsigned int>, i64 %l_strA, i64 %l_strB, i64 %l_strC, i64 %l_strSum" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/uut_top.hpp:40]   --->   Operation 18 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln40 = call void @gemm<float, 1024u, 2u, 10u, unsigned int>, i64 %l_strA, i64 %l_strB, i64 %l_strC, i64 %l_strSum" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/uut_top.hpp:40]   --->   Operation 19 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%empty_62 = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @forward_node1_Pipeline_VITIS_LOOP_154_1, i64 %l_strSum, i32 %p_R"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @forward_node1_Pipeline_VITIS_LOOP_154_1, i64 %l_strSum, i32 %p_R"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @forward_node1_Pipeline_VITIS_LOOP_67_5, i32 %v12, i32 %p_R"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %v12, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_strA, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_strB, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @l_strC_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %l_strC, i64 %l_strC"   --->   Operation 27 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_strC, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @l_strSum_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %l_strSum, i64 %l_strSum"   --->   Operation 29 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_strSum, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @forward_node1_Pipeline_VITIS_LOOP_67_5, i32 %v12, i32 %p_R"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [/mnt/shared/home/tz32/scalehls_vitis_test/src/cemit_replaced.cpp:71]   --->   Operation 32 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
l_strA            (alloca       ) [ 001111111]
l_strB            (alloca       ) [ 001111111]
l_strC            (alloca       ) [ 011111111]
l_strSum          (alloca       ) [ 001111111]
p_R               (alloca       ) [ 001111111]
empty_60          (wait         ) [ 000000000]
call_ln0          (call         ) [ 000000000]
empty_61          (wait         ) [ 000000000]
call_ln40         (call         ) [ 000000000]
empty_62          (wait         ) [ 000000000]
call_ln0          (call         ) [ 000000000]
specmemcore_ln0   (specmemcore  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
empty             (specchannel  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
empty_59          (specchannel  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
call_ln0          (call         ) [ 000000000]
ret_ln71          (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v12">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="forward_node1_Pipeline_VITIS_LOOP_125_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gemm<float, 1024u, 2u, 10u, unsigned int>"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="forward_node1_Pipeline_VITIS_LOOP_154_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="forward_node1_Pipeline_VITIS_LOOP_67_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_strC_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_strSum_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="l_strA_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_strA/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="l_strB_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_strB/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="l_strC_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_strC/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="l_strSum_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l_strSum/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_R_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_R/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_forward_node1_Pipeline_VITIS_LOOP_125_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_gemm_float_1024u_2u_10u_unsigned_int_s_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="0" slack="0"/>
<pin id="71" dir="0" index="1" bw="64" slack="2"/>
<pin id="72" dir="0" index="2" bw="64" slack="2"/>
<pin id="73" dir="0" index="3" bw="64" slack="2"/>
<pin id="74" dir="0" index="4" bw="64" slack="2"/>
<pin id="75" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_forward_node1_Pipeline_VITIS_LOOP_154_1_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="64" slack="4"/>
<pin id="80" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_forward_node1_Pipeline_VITIS_LOOP_67_5_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="90" class="1005" name="l_strA_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="2"/>
<pin id="92" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="l_strA "/>
</bind>
</comp>

<comp id="95" class="1005" name="l_strB_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="2"/>
<pin id="97" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="l_strB "/>
</bind>
</comp>

<comp id="100" class="1005" name="l_strC_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="l_strC "/>
</bind>
</comp>

<comp id="106" class="1005" name="l_strSum_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="2"/>
<pin id="108" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="l_strSum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="44" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="98"><net_src comp="48" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="103"><net_src comp="52" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="105"><net_src comp="100" pin="1"/><net_sink comp="69" pin=3"/></net>

<net id="109"><net_src comp="56" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="69" pin=4"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="77" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v12 | {7 8 }
 - Input state : 
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_forward_node1_Pipeline_VITIS_LOOP_125_1_fu_64 |    0    |    0    |    0    |    3    |    18   |    0    |
|   call   |  grp_gemm_float_1024u_2u_10u_unsigned_int_s_fu_69 |    0    |    30   |  12.143 |   8012  |   3964  |    0    |
|          | grp_forward_node1_Pipeline_VITIS_LOOP_154_1_fu_77 |    0    |    0    |    0    |    6    |    18   |    0    |
|          |  grp_forward_node1_Pipeline_VITIS_LOOP_67_5_fu_83 |    0    |    0    |  0.387  |    72   |    30   |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                   |    0    |    30   |  12.53  |   8093  |   4030  |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| p_R|    0   |   32   |   33   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   32   |   33   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|  l_strA_reg_90 |   64   |
|  l_strB_reg_95 |   64   |
| l_strC_reg_100 |   64   |
|l_strSum_reg_106|   64   |
+----------------+--------+
|      Total     |   256  |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   30   |   12   |  8093  |  4030  |    0   |
|   Memory  |    0   |    -   |    -   |   32   |   33   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   256  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   30   |   12   |  8381  |  4063  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
