[p LITE_MODE AUTOSTATIC LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F27J53 ]
"5009 C:\Program Files (x86)\Microchip\xc8\v1.10\include\pic18f27j53.h
[s S163 puzzleStruct 33 `[16]uc 1 outputDef 16 0 `[16]uc 1 inputDef 16 16 `uc 1 curState 1 32 ]
[s S167 buttonStruct 5 `uc 1 b1 1 0 `uc 1 b2 1 1 `uc 1 b3 1 2 `uc 1 b4 1 3 `uc 1 b5 1 4 ]
"20 Buttons.h
[s S198 . 1 `uc 1 TRIGSEL 1 0 :2:0 
]
[s S200 . 1 `uc 1 SRC0 1 0 :1:0 
`uc 1 SRC1 1 0 :1:1 
]
[s S203 . 1 `uc 1 TRIGSEL0 1 0 :1:0 
`uc 1 TRIGSEL1 1 0 :1:1 
]
[s S206 . 1 `uc 1 SRC 1 0 :2:0 
]
[u S208 . 1 `S198 1 . 1 0 `S200 1 . 1 0 `S203 1 . 1 0 `S206 1 . 1 0 ]
"104 C:\Program Files (x86)\Microchip\xc8\v1.10\include\pic18f27j53.h
[s S225 . 1 `uc 1 ADCMD 1 0 :1:0 
`uc 1 SPI1MD 1 0 :1:1 
`uc 1 SPI2MD 1 0 :1:2 
`uc 1 UART1MD 1 0 :1:3 
`uc 1 UART2MD 1 0 :1:4 
`uc 1 ECCP1MD 1 0 :1:5 
`uc 1 ECCP2MD 1 0 :1:6 
`uc 1 ECCP3MD 1 0 :1:7 
]
[s S234 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDMSSP1 1 0 :1:1 
`uc 1 PMDMSSP2 1 0 :1:2 
`uc 1 PMDUART1 1 0 :1:3 
`uc 1 PMDUART2 1 0 :1:4 
`uc 1 PMDECCP1 1 0 :1:5 
`uc 1 PMDECCP2 1 0 :1:6 
`uc 1 PMDECCP3 1 0 :1:7 
]
[s S243 . 1 `uc 1 PMDADC 1 0 :1:0 
`uc 1 PMDMSSP 1 0 :2:1 
`uc 1 PMDUART 1 0 :2:3 
`uc 1 PMDECCP 1 0 :3:5 
]
[s S248 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SPIMD 1 0 :2:1 
`uc 1 UARTMD 1 0 :2:3 
`uc 1 ECCPMD 1 0 :3:5 
]
[u S253 . 1 `S225 1 . 1 0 `S234 1 . 1 0 `S243 1 . 1 0 `S248 1 . 1 0 ]
"143
[s S287 . 1 `uc 1 ADCMD 1 0 :1:0 
`uc 1 SPI1MD 1 0 :1:1 
`uc 1 SPI2MD 1 0 :1:2 
`uc 1 UART1MD 1 0 :1:3 
`uc 1 UART2MD 1 0 :1:4 
`uc 1 ECCP1MD 1 0 :1:5 
`uc 1 ECCP2MD 1 0 :1:6 
`uc 1 ECCP3MD 1 0 :1:7 
]
[s S296 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDMSSP1 1 0 :1:1 
`uc 1 PMDMSSP2 1 0 :1:2 
`uc 1 PMDUART1 1 0 :1:3 
`uc 1 PMDUART2 1 0 :1:4 
`uc 1 PMDECCP1 1 0 :1:5 
`uc 1 PMDECCP2 1 0 :1:6 
`uc 1 PMDECCP3 1 0 :1:7 
]
[s S305 . 1 `uc 1 PMDADC 1 0 :1:0 
`uc 1 PMDMSSP 1 0 :2:1 
`uc 1 PMDUART 1 0 :2:3 
`uc 1 PMDECCP 1 0 :3:5 
]
[s S310 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SPIMD 1 0 :2:1 
`uc 1 UARTMD 1 0 :2:3 
`uc 1 ECCPMD 1 0 :3:5 
]
[u S315 . 1 `S225 1 . 1 0 `S234 1 . 1 0 `S243 1 . 1 0 `S248 1 . 1 0 ]
"409
[s S350 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TMR1MD 1 0 :1:1 
`uc 1 TMR2MD 1 0 :1:2 
`uc 1 TMR3MD 1 0 :1:3 
`uc 1 TMR4MD 1 0 :1:4 
`uc 1 RTCCMD 1 0 :1:5 
`uc 1 CTMUMD 1 0 :1:6 
]
[s S358 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDTMR1 1 0 :1:1 
`uc 1 PMDTMR2 1 0 :1:2 
`uc 1 PMDTMR3 1 0 :1:3 
`uc 1 PMDTMR4 1 0 :1:4 
]
[s S364 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDTMR 1 0 :4:1 
`uc 1 PMDRTCC 1 0 :1:5 
`uc 1 PMDCTMU 1 0 :1:6 
]
[s S369 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TMRMD 1 0 :4:1 
]
[u S372 . 1 `S350 1 . 1 0 `S358 1 . 1 0 `S364 1 . 1 0 `S369 1 . 1 0 ]
"442
[s S400 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TMR1MD 1 0 :1:1 
`uc 1 TMR2MD 1 0 :1:2 
`uc 1 TMR3MD 1 0 :1:3 
`uc 1 TMR4MD 1 0 :1:4 
`uc 1 RTCCMD 1 0 :1:5 
`uc 1 CTMUMD 1 0 :1:6 
]
[s S408 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDTMR1 1 0 :1:1 
`uc 1 PMDTMR2 1 0 :1:2 
`uc 1 PMDTMR3 1 0 :1:3 
`uc 1 PMDTMR4 1 0 :1:4 
]
[s S414 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDTMR 1 0 :4:1 
`uc 1 PMDRTCC 1 0 :1:5 
`uc 1 PMDCTMU 1 0 :1:6 
]
[s S419 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TMRMD 1 0 :4:1 
]
[u S422 . 1 `S350 1 . 1 0 `S358 1 . 1 0 `S364 1 . 1 0 `S369 1 . 1 0 ]
"622
[s S451 . 1 `uc 1 CMP1MD 1 0 :1:0 
`uc 1 CMP2MD 1 0 :1:1 
`uc 1 CMP3MD 1 0 :1:2 
`uc 1 TMR5MD 1 0 :1:3 
`uc 1 TMR6MD 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 TMR8MD 1 0 :1:6 
]
[s S459 . 1 `uc 1 PMDCMP1 1 0 :1:0 
`uc 1 PMDCMP2 1 0 :1:1 
`uc 1 PMDCMP3 1 0 :1:2 
]
[s S463 . 1 `uc 1 PMDCMP 1 0 :3:0 
`uc 1 PMDTMR5 1 0 :1:3 
`uc 1 PMDTMR6 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PMDTMR8 1 0 :1:6 
]
[s S469 . 1 `uc 1 CMPMD 1 0 :3:0 
]
[u S471 . 1 `S451 1 . 1 0 `S459 1 . 1 0 `S463 1 . 1 0 `S469 1 . 1 0 ]
"653
[s S497 . 1 `uc 1 CMP1MD 1 0 :1:0 
`uc 1 CMP2MD 1 0 :1:1 
`uc 1 CMP3MD 1 0 :1:2 
`uc 1 TMR5MD 1 0 :1:3 
`uc 1 TMR6MD 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 TMR8MD 1 0 :1:6 
]
[s S505 . 1 `uc 1 PMDCMP1 1 0 :1:0 
`uc 1 PMDCMP2 1 0 :1:1 
`uc 1 PMDCMP3 1 0 :1:2 
]
[s S509 . 1 `uc 1 PMDCMP 1 0 :3:0 
`uc 1 PMDTMR5 1 0 :1:3 
`uc 1 PMDTMR6 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PMDTMR8 1 0 :1:6 
]
[s S515 . 1 `uc 1 CMPMD 1 0 :3:0 
]
[u S517 . 1 `S451 1 . 1 0 `S459 1 . 1 0 `S463 1 . 1 0 `S469 1 . 1 0 ]
"831
[s S544 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP4MD 1 0 :1:1 
`uc 1 CCP5MD 1 0 :1:2 
`uc 1 CCP6MD 1 0 :1:3 
`uc 1 CCP7MD 1 0 :1:4 
`uc 1 CCP8MD 1 0 :1:5 
`uc 1 CCP9MD 1 0 :1:6 
`uc 1 CCP10MD 1 0 :1:7 
]
[s S553 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDCCP4 1 0 :1:1 
`uc 1 PMDCCP5 1 0 :1:2 
`uc 1 PMDCCP6 1 0 :1:3 
`uc 1 PMDCCP7 1 0 :1:4 
`uc 1 PMDCCP8 1 0 :1:5 
`uc 1 PMDCCP9 1 0 :1:6 
`uc 1 PMDCCP10 1 0 :1:7 
]
[s S562 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDCCP 1 0 :7:1 
]
[s S565 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCPMD 1 0 :7:1 
]
[u S568 . 1 `S544 1 . 1 0 `S553 1 . 1 0 `S562 1 . 1 0 `S565 1 . 1 0 ]
"866
[s S598 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP4MD 1 0 :1:1 
`uc 1 CCP5MD 1 0 :1:2 
`uc 1 CCP6MD 1 0 :1:3 
`uc 1 CCP7MD 1 0 :1:4 
`uc 1 CCP8MD 1 0 :1:5 
`uc 1 CCP9MD 1 0 :1:6 
`uc 1 CCP10MD 1 0 :1:7 
]
[s S607 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDCCP4 1 0 :1:1 
`uc 1 PMDCCP5 1 0 :1:2 
`uc 1 PMDCCP6 1 0 :1:3 
`uc 1 PMDCCP7 1 0 :1:4 
`uc 1 PMDCCP8 1 0 :1:5 
`uc 1 PMDCCP9 1 0 :1:6 
`uc 1 PMDCCP10 1 0 :1:7 
]
[s S616 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDCCP 1 0 :7:1 
]
[s S619 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCPMD 1 0 :7:1 
]
[u S622 . 1 `S544 1 . 1 0 `S553 1 . 1 0 `S562 1 . 1 0 `S565 1 . 1 0 ]
"979
[s S652 . 1 `uc 1 IOLOCK 1 0 :1:0 
]
[u S654 . 1 `S652 1 . 1 0 ]
"1280
[s S693 . 1 `uc 1 CCP10M 1 0 :4:0 
`uc 1 DC10B 1 0 :2:4 
]
[s S696 . 1 `uc 1 CCP10M0 1 0 :1:0 
`uc 1 CCP10M1 1 0 :1:1 
`uc 1 CCP10M2 1 0 :1:2 
`uc 1 CCP10M3 1 0 :1:3 
`uc 1 DC10B0 1 0 :1:4 
`uc 1 DC10B1 1 0 :1:5 
]
[u S703 . 1 `S693 1 . 1 0 `S696 1 . 1 0 ]
"1349
[s S718 . 1 `uc 1 CCPR10L 1 0 :8:0 
]
[u S720 . 1 `S718 1 . 1 0 ]
"1368
[s S726 . 1 `uc 1 CCPR10H 1 0 :8:0 
]
[u S728 . 1 `S726 1 . 1 0 ]
"1378
[s S733 . 1 `uc 1 CCP9M 1 0 :4:0 
`uc 1 DC9B 1 0 :2:4 
]
[s S736 . 1 `uc 1 CCP9M0 1 0 :1:0 
`uc 1 CCP9M1 1 0 :1:1 
`uc 1 CCP9M2 1 0 :1:2 
`uc 1 CCP9M3 1 0 :1:3 
`uc 1 DC9B0 1 0 :1:4 
`uc 1 DC9B1 1 0 :1:5 
]
[u S743 . 1 `S733 1 . 1 0 `S736 1 . 1 0 ]
"1450
[s S758 . 1 `uc 1 CCPR9L 1 0 :8:0 
]
[u S760 . 1 `S758 1 . 1 0 ]
"1469
[s S766 . 1 `uc 1 CCPR9H 1 0 :8:0 
]
[u S768 . 1 `S766 1 . 1 0 ]
"1479
[s S773 . 1 `uc 1 CCP8M 1 0 :4:0 
`uc 1 DC8B 1 0 :2:4 
]
[s S776 . 1 `uc 1 CCP8M0 1 0 :1:0 
`uc 1 CCP8M1 1 0 :1:1 
`uc 1 CCP8M2 1 0 :1:2 
`uc 1 CCP8M3 1 0 :1:3 
`uc 1 DC8B0 1 0 :1:4 
`uc 1 DC8B1 1 0 :1:5 
]
[u S783 . 1 `S773 1 . 1 0 `S776 1 . 1 0 ]
"1551
[s S798 . 1 `uc 1 CCPR8L 1 0 :8:0 
]
[u S800 . 1 `S798 1 . 1 0 ]
"1570
[s S806 . 1 `uc 1 CCPR8H 1 0 :8:0 
]
[u S808 . 1 `S806 1 . 1 0 ]
"1580
[s S813 . 1 `uc 1 CCP7M 1 0 :4:0 
`uc 1 DC7B 1 0 :2:4 
]
[s S816 . 1 `uc 1 CCP7M0 1 0 :1:0 
`uc 1 CCP7M1 1 0 :1:1 
`uc 1 CCP7M2 1 0 :1:2 
`uc 1 CCP7M3 1 0 :1:3 
`uc 1 DC7B0 1 0 :1:4 
`uc 1 DC7B1 1 0 :1:5 
]
[u S823 . 1 `S813 1 . 1 0 `S816 1 . 1 0 ]
"1652
[s S838 . 1 `uc 1 CCPR7L 1 0 :8:0 
]
[u S840 . 1 `S838 1 . 1 0 ]
"1671
[s S846 . 1 `uc 1 CCPR7H 1 0 :8:0 
]
[u S848 . 1 `S846 1 . 1 0 ]
"1681
[s S853 . 1 `uc 1 CCP6M 1 0 :4:0 
`uc 1 DC6B 1 0 :2:4 
]
[s S856 . 1 `uc 1 CCP6M0 1 0 :1:0 
`uc 1 CCP6M1 1 0 :1:1 
`uc 1 CCP6M2 1 0 :1:2 
`uc 1 CCP6M3 1 0 :1:3 
`uc 1 DC6B0 1 0 :1:4 
`uc 1 DC6B1 1 0 :1:5 
]
[u S863 . 1 `S853 1 . 1 0 `S856 1 . 1 0 ]
"1753
[s S878 . 1 `uc 1 CCPR6L 1 0 :8:0 
]
[u S880 . 1 `S878 1 . 1 0 ]
"1772
[s S886 . 1 `uc 1 CCPR6H 1 0 :8:0 
]
[u S888 . 1 `S886 1 . 1 0 ]
"1782
[s S893 . 1 `uc 1 CCP5M 1 0 :4:0 
`uc 1 DC5B 1 0 :2:4 
]
[s S896 . 1 `uc 1 CCP5M0 1 0 :1:0 
`uc 1 CCP5M1 1 0 :1:1 
`uc 1 CCP5M2 1 0 :1:2 
`uc 1 CCP5M3 1 0 :1:3 
`uc 1 DC5B0 1 0 :1:4 
`uc 1 DC5B1 1 0 :1:5 
]
[u S903 . 1 `S893 1 . 1 0 `S896 1 . 1 0 ]
"1854
[s S918 . 1 `uc 1 CCPR5L 1 0 :8:0 
]
[u S920 . 1 `S918 1 . 1 0 ]
"1873
[s S926 . 1 `uc 1 CCPR5H 1 0 :8:0 
]
[u S928 . 1 `S926 1 . 1 0 ]
"1883
[s S933 . 1 `uc 1 CCP4M 1 0 :4:0 
`uc 1 DC4B 1 0 :2:4 
]
[s S936 . 1 `uc 1 CCP4M0 1 0 :1:0 
`uc 1 CCP4M1 1 0 :1:1 
`uc 1 CCP4M2 1 0 :1:2 
`uc 1 CCP4M3 1 0 :1:3 
`uc 1 DC4B0 1 0 :1:4 
`uc 1 DC4B1 1 0 :1:5 
]
[u S943 . 1 `S933 1 . 1 0 `S936 1 . 1 0 ]
"1955
[s S958 . 1 `uc 1 CCPR4L 1 0 :8:0 
]
[u S960 . 1 `S958 1 . 1 0 ]
"1974
[s S966 . 1 `uc 1 CCPR4H 1 0 :8:0 
]
[u S968 . 1 `S966 1 . 1 0 ]
"1984
[s S973 . 1 `uc 1 CCP3M 1 0 :4:0 
`uc 1 DC3B 1 0 :2:4 
`uc 1 P3M 1 0 :2:6 
]
[s S977 . 1 `uc 1 CCP3M0 1 0 :1:0 
`uc 1 CCP3M1 1 0 :1:1 
`uc 1 CCP3M2 1 0 :1:2 
`uc 1 CCP3M3 1 0 :1:3 
`uc 1 DC3B0 1 0 :1:4 
`uc 1 DC3B1 1 0 :1:5 
`uc 1 P3M0 1 0 :1:6 
`uc 1 P3M1 1 0 :1:7 
]
[u S986 . 1 `S973 1 . 1 0 `S977 1 . 1 0 ]
"2074
[s S1004 . 1 `uc 1 CCPR3L 1 0 :8:0 
]
[u S1006 . 1 `S1004 1 . 1 0 ]
"2093
[s S1012 . 1 `uc 1 CCPR3H 1 0 :8:0 
]
[u S1014 . 1 `S1012 1 . 1 0 ]
"2103
[s S1019 . 1 `uc 1 P3DC 1 0 :7:0 
`uc 1 P3RSEN 1 0 :1:7 
]
[s S1022 . 1 `uc 1 P3DC0 1 0 :1:0 
`uc 1 P3DC1 1 0 :1:1 
`uc 1 P3DC2 1 0 :1:2 
`uc 1 P3DC3 1 0 :1:3 
`uc 1 P3DC4 1 0 :1:4 
`uc 1 P3DC5 1 0 :1:5 
`uc 1 P3DC6 1 0 :1:6 
]
[u S1030 . 1 `S1019 1 . 1 0 `S1022 1 . 1 0 ]
"2132
[s S1045 . 1 `uc 1 PSS3BD 1 0 :2:0 
`uc 1 PSS3AC 1 0 :2:2 
`uc 1 ECCP3AS 1 0 :3:4 
`uc 1 ECCP3ASE 1 0 :1:7 
]
[s S1050 . 1 `uc 1 PSS3BD0 1 0 :1:0 
`uc 1 PSS3BD1 1 0 :1:1 
`uc 1 PSS3AC0 1 0 :1:2 
`uc 1 PSS3AC1 1 0 :1:3 
`uc 1 ECCP3AS0 1 0 :1:4 
`uc 1 ECCP3AS1 1 0 :1:5 
`uc 1 ECCP3AS2 1 0 :1:6 
]
[u S1058 . 1 `S1045 1 . 1 0 `S1050 1 . 1 0 ]
"2203
[s S1075 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL 1 0 :2:6 
]
[s S1083 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[s S1087 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL03 1 0 :1:6 
]
[s S1090 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CMPL13 1 0 :1:7 
]
[s S1093 . 1 `uc 1 STRA3 1 0 :1:0 
]
[s S1095 . 1 `uc 1 . 1 0 :1:0 
`uc 1 STRB3 1 0 :1:1 
]
[s S1098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 STRC3 1 0 :1:2 
]
[s S1101 . 1 `uc 1 . 1 0 :3:0 
`uc 1 STRD3 1 0 :1:3 
]
[s S1104 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STRSYNC3 1 0 :1:4 
]
[u S1107 . 1 `S1075 1 . 1 0 `S1083 1 . 1 0 `S1087 1 . 1 0 `S1090 1 . 1 0 `S1093 1 . 1 0 `S1095 1 . 1 0 `S1098 1 . 1 0 `S1101 1 . 1 0 `S1104 1 . 1 0 ]
"2310
[s S1150 . 1 `uc 1 T8CKPS 1 0 :2:0 
`uc 1 TMR8ON 1 0 :1:2 
`uc 1 T8OUTPS 1 0 :4:3 
]
[s S1154 . 1 `uc 1 T8CKPS0 1 0 :1:0 
`uc 1 T8CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T8OUTPS0 1 0 :1:3 
`uc 1 T8OUTPS1 1 0 :1:4 
`uc 1 T8OUTPS2 1 0 :1:5 
`uc 1 T8OUTPS3 1 0 :1:6 
]
[u S1162 . 1 `S1150 1 . 1 0 `S1154 1 . 1 0 ]
"2459
[s S1179 . 1 `uc 1 PR8 1 0 :8:0 
]
[u S1181 . 1 `S1179 1 . 1 0 ]
"2478
[s S1187 . 1 `uc 1 TMR8 1 0 :8:0 
]
[u S1189 . 1 `S1187 1 . 1 0 ]
"2488
[s S1194 . 1 `uc 1 T6CKPS 1 0 :2:0 
`uc 1 TMR6ON 1 0 :1:2 
`uc 1 T6OUTPS 1 0 :4:3 
]
[s S1198 . 1 `uc 1 T6CKPS0 1 0 :1:0 
`uc 1 T6CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T6OUTPS0 1 0 :1:3 
`uc 1 T6OUTPS1 1 0 :1:4 
`uc 1 T6OUTPS2 1 0 :1:5 
`uc 1 T6OUTPS3 1 0 :1:6 
]
[u S1206 . 1 `S1194 1 . 1 0 `S1198 1 . 1 0 ]
"2567
[s S1223 . 1 `uc 1 PR6 1 0 :8:0 
]
[u S1225 . 1 `S1223 1 . 1 0 ]
"2586
[s S1231 . 1 `uc 1 TMR6 1 0 :8:0 
]
[u S1233 . 1 `S1231 1 . 1 0 ]
"2596
[s S1238 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T5GGO_NOT_T5DONE 1 0 :1:3 
]
[s S1241 . 1 `uc 1 T5GSS 1 0 :2:0 
`uc 1 T5GVAL 1 0 :1:2 
`uc 1 T5GGO_nT5DONE 1 0 :1:3 
`uc 1 T5GSPM 1 0 :1:4 
`uc 1 T5GTM 1 0 :1:5 
`uc 1 T5GPOL 1 0 :1:6 
`uc 1 TMR5GE 1 0 :1:7 
]
[s S1249 . 1 `uc 1 T5GSS0 1 0 :1:0 
`uc 1 T5GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T5GGO 1 0 :1:3 
]
[s S1254 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_T5DONE 1 0 :1:3 
]
[s S1257 . 1 `uc 1 . 1 0 :3:0 
`uc 1 nT5DONE 1 0 :1:3 
]
[s S1260 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T5DONE 1 0 :1:3 
]
[u S1263 . 1 `S1238 1 . 1 0 `S1241 1 . 1 0 `S1249 1 . 1 0 `S1254 1 . 1 0 `S1257 1 . 1 0 `S1260 1 . 1 0 ]
"2643
[s S1296 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T5SYNC 1 0 :1:2 
]
[s S1299 . 1 `uc 1 TMR5ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 nT5SYNC 1 0 :1:2 
`uc 1 T5OSCEN 1 0 :1:3 
`uc 1 T5CKPS 1 0 :2:4 
`uc 1 TMR5CS 1 0 :2:6 
]
[s S1306 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T5CKPS0 1 0 :1:4 
`uc 1 T5CKPS1 1 0 :1:5 
`uc 1 TMR5CS0 1 0 :1:6 
`uc 1 TMR5CS1 1 0 :1:7 
]
[s S1312 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD165 1 0 :1:1 
]
[s S1315 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN5 1 0 :1:3 
]
[u S1318 . 1 `S1296 1 . 1 0 `S1299 1 . 1 0 `S1306 1 . 1 0 `S1312 1 . 1 0 `S1315 1 . 1 0 ]
"2820
[s S1348 . 1 `uc 1 TMR5L 1 0 :8:0 
]
[u S1350 . 1 `S1348 1 . 1 0 ]
"2839
[s S1356 . 1 `uc 1 TMR5H 1 0 :8:0 
]
[u S1358 . 1 `S1356 1 . 1 0 ]
"2849
[s S1363 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S1370 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S1376 . 1 `uc 1 CCH03 1 0 :1:0 
]
[s S1378 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH13 1 0 :1:1 
]
[s S1381 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE3 1 0 :1:6 
]
[s S1384 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON3 1 0 :1:7 
]
[s S1387 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL3 1 0 :1:5 
]
[s S1390 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF3 1 0 :1:2 
]
[s S1393 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL03 1 0 :1:3 
]
[s S1396 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL13 1 0 :1:4 
]
[u S1399 . 1 `S1363 1 . 1 0 `S1370 1 . 1 0 `S1376 1 . 1 0 `S1378 1 . 1 0 `S1381 1 . 1 0 `S1384 1 . 1 0 `S1387 1 . 1 0 `S1390 1 . 1 0 `S1393 1 . 1 0 `S1396 1 . 1 0 ]
"2911
[s S1447 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1453 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S1456 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S1459 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S1462 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S1465 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S1467 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S1470 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S1473 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S1476 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S1479 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S1481 . 1 `S1447 1 . 1 0 `S1453 1 . 1 0 `S1456 1 . 1 0 `S1459 1 . 1 0 `S1462 1 . 1 0 `S1465 1 . 1 0 `S1467 1 . 1 0 `S1470 1 . 1 0 `S1473 1 . 1 0 `S1476 1 . 1 0 `S1479 1 . 1 0 ]
"3057
[s S1528 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1534 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S1537 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S1540 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S1543 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S1546 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S1548 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S1551 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S1554 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S1557 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S1560 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S1562 . 1 `S1447 1 . 1 0 `S1534 1 . 1 0 `S1537 1 . 1 0 `S1540 1 . 1 0 `S1543 1 . 1 0 `S1546 1 . 1 0 `S1548 1 . 1 0 `S1551 1 . 1 0 `S1554 1 . 1 0 `S1557 1 . 1 0 `S1560 1 . 1 0 ]
"3188
[s S1609 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1615 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S1618 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S1621 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S1624 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S1627 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S1629 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S1632 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S1635 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S1638 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S1641 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S1643 . 1 `S1447 1 . 1 0 `S1615 1 . 1 0 `S1618 1 . 1 0 `S1621 1 . 1 0 `S1624 1 . 1 0 `S1627 1 . 1 0 `S1629 1 . 1 0 `S1632 1 . 1 0 `S1635 1 . 1 0 `S1638 1 . 1 0 `S1641 1 . 1 0 ]
"3319
[s S1690 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1696 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S1699 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S1702 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S1705 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S1708 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S1710 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S1713 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S1716 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S1719 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S1722 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S1724 . 1 `S1447 1 . 1 0 `S1696 1 . 1 0 `S1699 1 . 1 0 `S1702 1 . 1 0 `S1705 1 . 1 0 `S1708 1 . 1 0 `S1710 1 . 1 0 `S1713 1 . 1 0 `S1716 1 . 1 0 `S1719 1 . 1 0 `S1722 1 . 1 0 ]
"3450
[s S1771 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1777 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S1780 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S1783 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S1786 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S1789 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S1791 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S1794 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S1797 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S1800 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S1803 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S1805 . 1 `S1447 1 . 1 0 `S1777 1 . 1 0 `S1780 1 . 1 0 `S1783 1 . 1 0 `S1786 1 . 1 0 `S1789 1 . 1 0 `S1791 1 . 1 0 `S1794 1 . 1 0 `S1797 1 . 1 0 `S1800 1 . 1 0 `S1803 1 . 1 0 ]
"3581
[s S1852 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1858 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S1861 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S1864 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S1867 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S1870 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S1872 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S1875 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S1878 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S1881 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S1884 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S1886 . 1 `S1447 1 . 1 0 `S1858 1 . 1 0 `S1861 1 . 1 0 `S1864 1 . 1 0 `S1867 1 . 1 0 `S1870 1 . 1 0 `S1872 1 . 1 0 `S1875 1 . 1 0 `S1878 1 . 1 0 `S1881 1 . 1 0 `S1884 1 . 1 0 ]
"3712
[s S1933 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1939 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S1942 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S1945 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S1948 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S1951 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S1953 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S1956 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S1959 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S1962 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S1965 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S1967 . 1 `S1447 1 . 1 0 `S1939 1 . 1 0 `S1942 1 . 1 0 `S1945 1 . 1 0 `S1948 1 . 1 0 `S1951 1 . 1 0 `S1953 1 . 1 0 `S1956 1 . 1 0 `S1959 1 . 1 0 `S1962 1 . 1 0 `S1965 1 . 1 0 ]
"3843
[s S2014 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S2020 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S2023 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S2026 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S2029 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S2032 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S2034 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S2037 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S2040 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S2043 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S2046 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S2048 . 1 `S1447 1 . 1 0 `S2020 1 . 1 0 `S2023 1 . 1 0 `S2026 1 . 1 0 `S2029 1 . 1 0 `S2032 1 . 1 0 `S2034 1 . 1 0 `S2037 1 . 1 0 `S2040 1 . 1 0 `S2043 1 . 1 0 `S2046 1 . 1 0 ]
"3974
[s S2095 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S2101 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S2104 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S2107 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S2110 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S2113 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S2115 . 1 `S1447 1 . 1 0 `S2101 1 . 1 0 `S2104 1 . 1 0 `S2107 1 . 1 0 `S2110 1 . 1 0 `S2113 1 . 1 0 ]
"4086
[s S2143 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S2149 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S2152 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S2155 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S2158 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S2161 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S2163 . 1 `S1447 1 . 1 0 `S2149 1 . 1 0 `S2152 1 . 1 0 `S2155 1 . 1 0 `S2158 1 . 1 0 `S2161 1 . 1 0 ]
"4173
[s S2191 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S2197 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S2200 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S2203 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S2206 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S2209 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S2211 . 1 `S1447 1 . 1 0 `S2197 1 . 1 0 `S2200 1 . 1 0 `S2203 1 . 1 0 `S2206 1 . 1 0 `S2209 1 . 1 0 ]
"4260
[s S2239 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S2245 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S2248 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S2251 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S2254 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S2257 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S2259 . 1 `S1447 1 . 1 0 `S2245 1 . 1 0 `S2248 1 . 1 0 `S2251 1 . 1 0 `S2254 1 . 1 0 `S2257 1 . 1 0 ]
"4347
[s S2287 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S2293 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S2296 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S2299 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S2302 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S2305 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S2307 . 1 `S1447 1 . 1 0 `S2293 1 . 1 0 `S2296 1 . 1 0 `S2299 1 . 1 0 `S2302 1 . 1 0 `S2305 1 . 1 0 ]
"4434
[s S2335 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S2341 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S2344 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S2347 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S2350 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S2353 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S2355 . 1 `S1447 1 . 1 0 `S2341 1 . 1 0 `S2344 1 . 1 0 `S2347 1 . 1 0 `S2350 1 . 1 0 `S2353 1 . 1 0 ]
"4521
[s S2383 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S2389 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S2392 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S2395 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S2398 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S2401 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S2403 . 1 `S1447 1 . 1 0 `S2389 1 . 1 0 `S2392 1 . 1 0 `S2395 1 . 1 0 `S2398 1 . 1 0 `S2401 1 . 1 0 ]
"4608
[s S2431 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S2437 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S2440 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S2443 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S2446 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S2449 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S2451 . 1 `S1447 1 . 1 0 `S2437 1 . 1 0 `S2440 1 . 1 0 `S2443 1 . 1 0 `S2446 1 . 1 0 `S2449 1 . 1 0 ]
"4695
[s S2479 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S2487 . 1 `S2479 1 . 1 0 ]
"4765
[s S2498 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S2506 . 1 `S2498 1 . 1 0 ]
"4820
[s S2517 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S2519 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S2527 . 1 `S2517 1 . 1 0 `S2519 1 . 1 0 ]
"4873
[s S2541 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S2550 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S2552 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S2555 . 1 `S2541 1 . 1 0 `S2550 1 . 1 0 `S2552 1 . 1 0 ]
"4990
[s S2575 . 1 `uc 1 RTCVALL 1 0 :8:0 
]
[u S2577 . 1 `S2575 1 . 1 0 ]
"5000
[s S2582 . 1 `uc 1 RTCVALH 1 0 :8:0 
]
[s S2584 . 1 `uc 1 . 1 0 :6:0 
`uc 1 WAITB0 1 0 :1:6 
]
[s S2587 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WAITB1 1 0 :1:7 
]
[s S2590 . 1 `uc 1 WAITE0 1 0 :1:0 
]
[s S2592 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WAITE1 1 0 :1:1 
]
[s S2595 . 1 `uc 1 . 1 0 :2:0 
`uc 1 WAITM0 1 0 :1:2 
]
[s S2598 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WAITM1 1 0 :1:3 
]
[s S2601 . 1 `uc 1 . 1 0 :4:0 
`uc 1 WAITM2 1 0 :1:4 
]
[s S2604 . 1 `uc 1 . 1 0 :5:0 
`uc 1 WAITM3 1 0 :1:5 
]
[u S2607 . 1 `S2582 1 . 1 0 `S2584 1 . 1 0 `S2587 1 . 1 0 `S2590 1 . 1 0 `S2592 1 . 1 0 `S2595 1 . 1 0 `S2598 1 . 1 0 `S2601 1 . 1 0 `S2604 1 . 1 0 ]
"5050
[s S2643 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RTSECSEL0 1 0 :1:1 
`uc 1 RTSECSEL1 1 0 :1:2 
]
[u S2647 . 1 `S2643 1 . 1 0 ]
"5111
[s S2654 . 1 `uc 1 RODIV 1 0 :4:0 
`uc 1 ROSEL 1 0 :1:4 
`uc 1 ROSSLP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 ROON 1 0 :1:7 
]
[s S2660 . 1 `uc 1 RODIV0 1 0 :1:0 
`uc 1 RODIV1 1 0 :1:1 
`uc 1 RODIV2 1 0 :1:2 
`uc 1 RODIV3 1 0 :1:3 
]
[u S2665 . 1 `S2654 1 . 1 0 `S2660 1 . 1 0 ]
"5145
[s S2680 . 1 `uc 1 CAL 1 0 :8:0 
]
[s S2682 . 1 `uc 1 CAL0 1 0 :1:0 
`uc 1 CAL1 1 0 :1:1 
`uc 1 CAL2 1 0 :1:2 
`uc 1 CAL3 1 0 :1:3 
`uc 1 CAL4 1 0 :1:4 
`uc 1 CAL5 1 0 :1:5 
`uc 1 CAL6 1 0 :1:6 
`uc 1 CAL7 1 0 :1:7 
]
[u S2691 . 1 `S2680 1 . 1 0 `S2682 1 . 1 0 ]
"5209
[s S2706 . 1 `uc 1 RTCPTR0 1 0 :1:0 
`uc 1 RTCPTR1 1 0 :1:1 
`uc 1 RTCOE 1 0 :1:2 
`uc 1 HALFSEC 1 0 :1:3 
`uc 1 RTCSYNC 1 0 :1:4 
`uc 1 RTCWREN 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 RTCEN 1 0 :1:7 
]
[u S2715 . 1 `S2706 1 . 1 0 ]
"5275
[s S2727 . 1 `uc 1 SPI1OD 1 0 :1:0 
`uc 1 SPI2OD 1 0 :1:1 
]
[u S2730 . 1 `S2727 1 . 1 0 ]
"5325
[s S2736 . 1 `uc 1 U1OD 1 0 :1:0 
`uc 1 U2OD 1 0 :1:1 
`uc 1 CCP9OD 1 0 :1:2 
`uc 1 CCP10OD 1 0 :1:3 
]
[u S2741 . 1 `S2736 1 . 1 0 ]
"5352
[s S2749 . 1 `uc 1 ECCP1OD 1 0 :1:0 
`uc 1 ECCP2OD 1 0 :1:1 
`uc 1 ECCP3OD 1 0 :1:2 
`uc 1 CCP4OD 1 0 :1:3 
`uc 1 CCP5OD 1 0 :1:4 
`uc 1 CCP6OD 1 0 :1:5 
`uc 1 CCP7OD 1 0 :1:6 
`uc 1 CCP8OD 1 0 :1:7 
]
[u S2758 . 1 `S2749 1 . 1 0 ]
"5437
[s S2771 . 1 `uc 1 ALRMVALL 1 0 :8:0 
]
[u S2773 . 1 `S2771 1 . 1 0 ]
"5456
[s S2779 . 1 `uc 1 ALRMVALH 1 0 :8:0 
]
[u S2781 . 1 `S2779 1 . 1 0 ]
"5466
[s S2786 . 1 `uc 1 ARPT 1 0 :8:0 
]
[s S2788 . 1 `uc 1 ARPT0 1 0 :1:0 
`uc 1 ARPT1 1 0 :1:1 
`uc 1 ARPT2 1 0 :1:2 
`uc 1 ARPT3 1 0 :1:3 
`uc 1 ARPT4 1 0 :1:4 
`uc 1 ARPT5 1 0 :1:5 
`uc 1 ARPT6 1 0 :1:6 
`uc 1 ARPT7 1 0 :1:7 
]
[u S2797 . 1 `S2786 1 . 1 0 `S2788 1 . 1 0 ]
"5495
[s S2812 . 1 `uc 1 ALRMPTR 1 0 :2:0 
`uc 1 AMASK 1 0 :4:2 
`uc 1 CHIME 1 0 :1:6 
`uc 1 ALRMEN 1 0 :1:7 
]
[s S2817 . 1 `uc 1 ALRMPTR0 1 0 :1:0 
`uc 1 ALRMPTR1 1 0 :1:1 
`uc 1 AMASK0 1 0 :1:2 
`uc 1 AMASK1 1 0 :1:3 
`uc 1 AMASK2 1 0 :1:4 
`uc 1 AMASK3 1 0 :1:5 
]
[u S2824 . 1 `S2812 1 . 1 0 `S2817 1 . 1 0 ]
"5565
[s S2840 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 PCFG4 1 0 :1:4 
]
[u S2846 . 1 `S2840 1 . 1 0 ]
"5633
[s S2855 . 1 `uc 1 PCFG8 1 0 :1:0 
`uc 1 PCFG9 1 0 :1:1 
`uc 1 PCFG10 1 0 :1:2 
`uc 1 PCFG11 1 0 :1:3 
`uc 1 PCFG12 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 VBGEN 1 0 :1:7 
]
[s S2863 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PCFG15 1 0 :1:7 
]
[u S2866 . 1 `S2855 1 . 1 0 `S2863 1 . 1 0 ]
"5682
[s S2881 . 1 `uc 1 DSPOR 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DSMCLR 1 0 :1:2 
`uc 1 DSRTC 1 0 :1:3 
`uc 1 DSWDT 1 0 :1:4 
`uc 1 DSULP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 DSFLT 1 0 :1:7 
]
[u S2890 . 1 `S2881 1 . 1 0 ]
"5738
[s S2902 . 1 `uc 1 DSINT0 1 0 :1:0 
]
[u S2904 . 1 `S2902 1 . 1 0 ]
"5782
[s S2909 . 1 `uc 1 RELEASE 1 0 :1:0 
`uc 1 DSBOR 1 0 :1:1 
`uc 1 ULPWDIS 1 0 :1:2 
]
[u S2913 . 1 `S2909 1 . 1 0 ]
"5803
[s S2920 . 1 `uc 1 RTCWDIS 1 0 :1:0 
`uc 1 DSULPEN 1 0 :1:1 
`uc 1 . 1 0 :5:2 
`uc 1 DSEN 1 0 :1:7 
]
[u S2925 . 1 `S2920 1 . 1 0 ]
"5854
[s S2934 . 1 `uc 1 DSGPR0 1 0 :8:0 
]
[u S2936 . 1 `S2934 1 . 1 0 ]
"5873
[s S2942 . 1 `uc 1 DSGPR1 1 0 :8:0 
]
[u S2944 . 1 `S2942 1 . 1 0 ]
"5883
[s S2949 . 1 `uc 1 C8TSEL 1 0 :2:0 
`uc 1 C9TSEL0 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C10TSEL0 1 0 :1:4 
]
[s S2954 . 1 `uc 1 C8TSEL0 1 0 :1:0 
`uc 1 C8TSEL1 1 0 :1:1 
]
[u S2957 . 1 `S2949 1 . 1 0 `S2954 1 . 1 0 ]
"5909
[s S2969 . 1 `uc 1 C4TSEL 1 0 :2:0 
`uc 1 C5TSEL0 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C6TSEL0 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 C7TSEL 1 0 :2:6 
]
[s S2976 . 1 `uc 1 C4TSEL0 1 0 :1:0 
`uc 1 C4TSEL1 1 0 :1:1 
`uc 1 . 1 0 :4:2 
`uc 1 C7TSEL0 1 0 :1:6 
`uc 1 C7TSEL1 1 0 :1:7 
]
[u S2982 . 1 `S2969 1 . 1 0 `S2976 1 . 1 0 ]
"5960
[s S2999 . 1 `uc 1 C1TSEL 1 0 :3:0 
`uc 1 C2TSEL 1 0 :3:3 
`uc 1 C3TSEL 1 0 :2:6 
]
[s S3003 . 1 `uc 1 C1TSEL0 1 0 :1:0 
`uc 1 C1TSEL1 1 0 :1:1 
`uc 1 C1TSEL2 1 0 :1:2 
`uc 1 C2TSEL0 1 0 :1:3 
`uc 1 C2TSEL1 1 0 :1:4 
`uc 1 C2TSEL2 1 0 :1:5 
`uc 1 C3TSEL0 1 0 :1:6 
`uc 1 C3TSEL1 1 0 :1:7 
]
[u S3012 . 1 `S2999 1 . 1 0 `S3003 1 . 1 0 ]
"6026
[s S3029 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S3035 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
]
[s S3040 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S3043 . 1 `S3029 1 . 1 0 `S3035 1 . 1 0 `S3040 1 . 1 0 ]
"6163
[s S3063 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S3065 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S3074 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S3076 . 1 `S3063 1 . 1 0 `S3065 1 . 1 0 `S3074 1 . 1 0 ]
"6192
[s S3094 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S3096 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S3100 . 1 `S3094 1 . 1 0 `S3096 1 . 1 0 ]
"6261
[s S3110 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S3118 . 1 `S3110 1 . 1 0 ]
"6301
[s S3129 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S3137 . 1 `S3129 1 . 1 0 ]
"6356
[s S3148 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S3153 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S3159 . 1 `S3148 1 . 1 0 `S3153 1 . 1 0 ]
"6410
[s S3174 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S3182 . 1 `S3174 1 . 1 0 ]
"6499
[s S3194 . 1 `uc 1 DMACNTHB 1 0 :2:0 
]
[u S3196 . 1 `S3194 1 . 1 0 ]
"6518
[s S3202 . 1 `uc 1 DMACNTLB 1 0 :8:0 
]
[u S3204 . 1 `S3202 1 . 1 0 ]
"6537
[s S3210 . 1 `uc 1 DMARCVPTRHB 1 0 :4:0 
]
[u S3212 . 1 `S3210 1 . 1 0 ]
"6556
[s S3218 . 1 `uc 1 DMARCVPTRLB 1 0 :8:0 
]
[u S3220 . 1 `S3218 1 . 1 0 ]
"6575
[s S3226 . 1 `uc 1 DMATXPTRHB 1 0 :4:0 
]
[u S3228 . 1 `S3226 1 . 1 0 ]
"6594
[s S3234 . 1 `uc 1 DMATXPTRLB 1 0 :8:0 
]
[u S3236 . 1 `S3234 1 . 1 0 ]
"6618
[s S3242 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
`uc 1 COUT3 1 0 :1:2 
]
[u S3246 . 1 `S3242 1 . 1 0 ]
"6630
[s S3253 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
`uc 1 COUT3 1 0 :1:2 
]
[u S3257 . 1 `S3242 1 . 1 0 ]
"6655
[s S3264 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S3273 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S3280 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT2 1 0 :1:5 
]
[s S3283 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN2 1 0 :1:4 
]
[s S3286 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT2 1 0 :1:6 
]
[s S3289 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK12 1 0 :1:1 
]
[s S3292 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK22 1 0 :1:2 
]
[s S3295 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK32 1 0 :1:3 
]
[s S3298 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK42 1 0 :1:4 
]
[s S3301 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK52 1 0 :1:5 
]
[s S3304 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN2 1 0 :1:7 
]
[s S3307 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN2 1 0 :1:2 
]
[s S3310 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN2 1 0 :1:3 
]
[s S3313 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN2 1 0 :1:1 
]
[s S3316 . 1 `uc 1 SEN2 1 0 :1:0 
]
[u S3318 . 1 `S3264 1 . 1 0 `S3273 1 . 1 0 `S3280 1 . 1 0 `S3283 1 . 1 0 `S3286 1 . 1 0 `S3289 1 . 1 0 `S3292 1 . 1 0 `S3295 1 . 1 0 `S3298 1 . 1 0 `S3301 1 . 1 0 `S3304 1 . 1 0 `S3307 1 . 1 0 `S3310 1 . 1 0 `S3313 1 . 1 0 `S3316 1 . 1 0 ]
"6750
[s S3389 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S3395 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S3400 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S3403 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S3406 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S3408 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S3411 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S3414 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S3417 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S3420 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S3423 . 1 `S3389 1 . 1 0 `S3395 1 . 1 0 `S3400 1 . 1 0 `S3403 1 . 1 0 `S3406 1 . 1 0 `S3408 1 . 1 0 `S3411 1 . 1 0 `S3414 1 . 1 0 `S3417 1 . 1 0 `S3420 1 . 1 0 ]
"6935
[s S3469 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S3472 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S3475 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S3484 . 1 `uc 1 BF2 1 0 :1:0 
]
[s S3486 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE2 1 0 :1:6 
]
[s S3489 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA2 1 0 :1:5 
]
[s S3492 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DATA_ADDRESS2 1 0 :1:5 
]
[s S3495 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_A2 1 0 :1:5 
]
[s S3498 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_nA2 1 0 :1:5 
]
[s S3501 . 1 `uc 1 . 1 0 :5:0 
`uc 1 I2C_DAT2 1 0 :1:5 
]
[s S3504 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ2 1 0 :1:2 
]
[s S3507 . 1 `uc 1 . 1 0 :3:0 
`uc 1 I2C_START2 1 0 :1:3 
]
[s S3510 . 1 `uc 1 . 1 0 :4:0 
`uc 1 I2C_STOP2 1 0 :1:4 
]
[s S3513 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2 1 0 :1:4 
]
[s S3516 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE2 1 0 :1:2 
]
[s S3519 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW2 1 0 :1:2 
]
[s S3522 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W2 1 0 :1:2 
]
[s S3525 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW2 1 0 :1:2 
]
[s S3528 . 1 `uc 1 . 1 0 :3:0 
`uc 1 S2 1 0 :1:3 
]
[s S3531 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP2 1 0 :1:7 
]
[s S3534 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START2 1 0 :1:3 
]
[s S3537 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP2 1 0 :1:4 
]
[s S3540 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA2 1 0 :1:1 
]
[s S3543 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nA2 1 0 :1:5 
]
[s S3546 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nADDRESS2 1 0 :1:5 
]
[s S3549 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
]
[s S3552 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE2 1 0 :1:2 
]
[u S3555 . 1 `S3469 1 . 1 0 `S3472 1 . 1 0 `S3475 1 . 1 0 `S3484 1 . 1 0 `S3486 1 . 1 0 `S3489 1 . 1 0 `S3492 1 . 1 0 `S3495 1 . 1 0 `S3498 1 . 1 0 `S3501 1 . 1 0 `S3504 1 . 1 0 `S3507 1 . 1 0 `S3510 1 . 1 0 `S3513 1 . 1 0 `S3516 1 . 1 0 `S3519 1 . 1 0 `S3522 1 . 1 0 `S3525 1 . 1 0 `S3528 1 . 1 0 `S3531 1 . 1 0 `S3534 1 . 1 0 `S3537 1 . 1 0 `S3540 1 . 1 0 `S3543 1 . 1 0 `S3546 1 . 1 0 `S3549 1 . 1 0 `S3552 1 . 1 0 ]
"7144
[s S3670 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S3672 . 1 `uc 1 MSK02 1 0 :1:0 
]
[s S3674 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK12 1 0 :1:1 
]
[s S3677 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK22 1 0 :1:2 
]
[s S3680 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK32 1 0 :1:3 
]
[s S3683 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK42 1 0 :1:4 
]
[s S3686 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK52 1 0 :1:5 
]
[s S3689 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK62 1 0 :1:6 
]
[s S3692 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK72 1 0 :1:7 
]
[u S3695 . 1 `S3670 1 . 1 0 `S3672 1 . 1 0 `S3674 1 . 1 0 `S3677 1 . 1 0 `S3680 1 . 1 0 `S3683 1 . 1 0 `S3686 1 . 1 0 `S3689 1 . 1 0 `S3692 1 . 1 0 ]
"7408
[s S3732 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[u S3741 . 1 `S3732 1 . 1 0 ]
"7469
[s S3754 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S3756 . 1 `S3754 1 . 1 0 ]
"7479
[s S3761 . 1 `uc 1 T4CKPS 1 0 :2:0 
`uc 1 TMR4ON 1 0 :1:2 
`uc 1 T4OUTPS 1 0 :4:3 
]
[s S3765 . 1 `uc 1 T4CKPS0 1 0 :1:0 
`uc 1 T4CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T4OUTPS0 1 0 :1:3 
`uc 1 T4OUTPS1 1 0 :1:4 
`uc 1 T4OUTPS2 1 0 :1:5 
`uc 1 T4OUTPS3 1 0 :1:6 
]
[u S3773 . 1 `S3761 1 . 1 0 `S3765 1 . 1 0 ]
"7558
[s S3790 . 1 `uc 1 PR4 1 0 :8:0 
]
[u S3792 . 1 `S3790 1 . 1 0 ]
"7577
[s S3798 . 1 `uc 1 TMR4 1 0 :8:0 
]
[u S3800 . 1 `S3798 1 . 1 0 ]
"7587
[s S3805 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T3SYNC 1 0 :1:2 
]
[s S3808 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 nT3SYNC 1 0 :1:2 
`uc 1 T3OSCEN 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 TMR3CS 1 0 :2:6 
]
[s S3815 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
`uc 1 TMR3CS0 1 0 :1:6 
`uc 1 TMR3CS1 1 0 :1:7 
]
[s S3821 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S3824 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN3 1 0 :1:3 
]
[s S3827 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S3830 . 1 `S3805 1 . 1 0 `S3808 1 . 1 0 `S3815 1 . 1 0 `S3821 1 . 1 0 `S3824 1 . 1 0 `S3827 1 . 1 0 ]
"7714
[s S3865 . 1 `uc 1 TMR3L 1 0 :8:0 
]
[u S3867 . 1 `S3865 1 . 1 0 ]
"7733
[s S3873 . 1 `uc 1 TMR3H 1 0 :8:0 
]
[u S3875 . 1 `S3873 1 . 1 0 ]
"7743
[s S3880 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S3889 . 1 `uc 1 ABDEN2 1 0 :1:0 
]
[s S3891 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF2 1 0 :1:7 
]
[s S3894 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG162 1 0 :1:3 
]
[s S3897 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP2 1 0 :1:5 
]
[s S3900 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL2 1 0 :1:6 
]
[s S3903 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT2 1 0 :1:6 
]
[s S3906 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP2 1 0 :1:5 
]
[s S3909 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP2 1 0 :1:4 
]
[s S3912 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP2 1 0 :1:4 
]
[s S3915 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE2 1 0 :1:1 
]
[u S3918 . 1 `S3880 1 . 1 0 `S3889 1 . 1 0 `S3891 1 . 1 0 `S3894 1 . 1 0 `S3897 1 . 1 0 `S3900 1 . 1 0 `S3903 1 . 1 0 `S3906 1 . 1 0 `S3909 1 . 1 0 `S3912 1 . 1 0 `S3915 1 . 1 0 ]
"7897
[s S3970 . 1 `uc 1 SPBRGH2 1 0 :8:0 
]
[u S3972 . 1 `S3970 1 . 1 0 ]
"7925
[s S3979 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S3988 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S3990 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S3993 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S3996 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S3999 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S4002 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S4005 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S4008 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S4011 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S4014 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S4017 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S4020 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S4023 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S4026 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S4029 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S4032 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S4035 . 1 `S3880 1 . 1 0 `S3988 1 . 1 0 `S3990 1 . 1 0 `S3993 1 . 1 0 `S3996 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 `S4005 1 . 1 0 `S4008 1 . 1 0 `S4011 1 . 1 0 `S4014 1 . 1 0 `S4017 1 . 1 0 `S4020 1 . 1 0 `S4023 1 . 1 0 `S4026 1 . 1 0 `S4029 1 . 1 0 `S4032 1 . 1 0 ]
"8005
[s S4110 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S4119 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S4121 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S4124 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S4127 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S4130 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S4133 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S4136 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S4139 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S4142 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S4145 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S4148 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S4151 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S4154 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S4157 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S4160 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S4163 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S4166 . 1 `S3880 1 . 1 0 `S3988 1 . 1 0 `S3990 1 . 1 0 `S3993 1 . 1 0 `S3996 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 `S4005 1 . 1 0 `S4008 1 . 1 0 `S4011 1 . 1 0 `S4014 1 . 1 0 `S4017 1 . 1 0 `S4020 1 . 1 0 `S4023 1 . 1 0 `S4026 1 . 1 0 `S4029 1 . 1 0 `S4032 1 . 1 0 ]
"8198
[s S4241 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S4250 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S4252 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S4255 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S4258 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S4261 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S4264 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S4267 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S4270 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S4273 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S4276 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S4279 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S4282 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S4285 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S4288 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S4291 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S4294 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S4297 . 1 `S3880 1 . 1 0 `S3988 1 . 1 0 `S3990 1 . 1 0 `S3993 1 . 1 0 `S3996 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 `S4005 1 . 1 0 `S4008 1 . 1 0 `S4011 1 . 1 0 `S4014 1 . 1 0 `S4017 1 . 1 0 `S4020 1 . 1 0 `S4023 1 . 1 0 `S4026 1 . 1 0 `S4029 1 . 1 0 `S4032 1 . 1 0 ]
"8514
[s S4374 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S4376 . 1 `S4374 1 . 1 0 ]
"8524
[s S4381 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S4383 . 1 `S4374 1 . 1 0 ]
"8537
[s S4388 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[s S4397 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
`uc 1 OSC1 1 0 :1:7 
]
[s S4406 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_SS1 1 0 :1:5 
]
[s S4409 . 1 `uc 1 C1INA 1 0 :1:0 
`uc 1 C2INA 1 0 :1:1 
`uc 1 VREF_MINUS 1 0 :1:2 
`uc 1 VREF_PLUS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 nSS1 1 0 :1:5 
`uc 1 CLKO 1 0 :1:6 
`uc 1 CLKI 1 0 :1:7 
]
[s S4418 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CVREF 1 0 :1:2 
`uc 1 C1INB 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S4424 . 1 `uc 1 RP0 1 0 :1:0 
`uc 1 RP1 1 0 :1:1 
`uc 1 C2INB 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 RCV 1 0 :1:5 
]
[s S4430 . 1 `uc 1 ULPWU 1 0 :1:0 
`uc 1 VBG 1 0 :1:1 
`uc 1 C1IND 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 RP2 1 0 :1:5 
]
[s S4436 . 1 `uc 1 . 1 0 :2:0 
`uc 1 C3INB 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 C1INC 1 0 :1:5 
]
[s S4441 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LVDIN 1 0 :1:5 
]
[s S4444 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RA4 1 0 :1:4 
]
[s S4447 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S4450 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S4452 . 1 `S4388 1 . 1 0 `S4397 1 . 1 0 `S4406 1 . 1 0 `S4409 1 . 1 0 `S4418 1 . 1 0 `S4424 1 . 1 0 `S4430 1 . 1 0 `S4436 1 . 1 0 `S4441 1 . 1 0 `S4444 1 . 1 0 `S4447 1 . 1 0 `S4450 1 . 1 0 ]
"8629
[s S4530 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S4539 . 1 `uc 1 AN12 1 0 :1:0 
`uc 1 AN10 1 0 :1:1 
`uc 1 AN8 1 0 :1:2 
`uc 1 AN9 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 KBI2 1 0 :1:6 
`uc 1 KBI3 1 0 :1:7 
]
[s S4547 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 CTED1 1 0 :1:2 
`uc 1 CTED2 1 0 :1:3 
`uc 1 KBI0 1 0 :1:4 
`uc 1 KBI1 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S4556 . 1 `uc 1 RP3 1 0 :1:0 
`uc 1 RTCC 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 SCK1 1 0 :1:4 
`uc 1 SDI1 1 0 :1:5 
`uc 1 RP9 1 0 :1:6 
`uc 1 RP10 1 0 :1:7 
]
[s S4564 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RP4 1 0 :1:1 
`uc 1 VMO 1 0 :1:2 
`uc 1 VPO 1 0 :1:3 
`uc 1 SCL1 1 0 :1:4 
`uc 1 SDA1 1 0 :1:5 
]
[s S4571 . 1 `uc 1 . 1 0 :2:0 
`uc 1 REFO 1 0 :1:2 
`uc 1 RP6 1 0 :1:3 
`uc 1 RP7 1 0 :1:4 
`uc 1 RP8 1 0 :1:5 
]
[s S4577 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C3INC 1 0 :1:1 
`uc 1 RP5 1 0 :1:2 
`uc 1 C3INA 1 0 :1:3 
`uc 1 CCP4 1 0 :1:4 
`uc 1 CCP5 1 0 :1:5 
`uc 1 CCP6 1 0 :1:6 
`uc 1 CCP7 1 0 :1:7 
]
[s S4586 . 1 `uc 1 C3IND 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 C2INC 1 0 :1:2 
]
[s S4590 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S4593 . 1 `S4530 1 . 1 0 `S4539 1 . 1 0 `S4547 1 . 1 0 `S4556 1 . 1 0 `S4564 1 . 1 0 `S4571 1 . 1 0 `S4577 1 . 1 0 `S4586 1 . 1 0 `S4590 1 . 1 0 ]
"8907
[s S4667 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S4676 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 AN11 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D_MINUS 1 0 :1:4 
`uc 1 D_PLUS 1 0 :1:5 
]
[s S4683 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_UOE 1 0 :1:1 
]
[s S4686 . 1 `uc 1 T1CKI 1 0 :1:0 
`uc 1 nUOE 1 0 :1:1 
`uc 1 CTPLS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 VM 1 0 :1:4 
`uc 1 VP 1 0 :1:5 
`uc 1 TX1 1 0 :1:6 
`uc 1 RX1 1 0 :1:7 
]
[s S4695 . 1 `uc 1 RP11 1 0 :1:0 
`uc 1 RP12 1 0 :1:1 
`uc 1 RP13 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK1 1 0 :1:6 
`uc 1 DT1 1 0 :1:7 
]
[s S4702 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RP17 1 0 :1:6 
`uc 1 SDO1 1 0 :1:7 
]
[s S4706 . 1 `uc 1 . 1 0 :2:0 
`uc 1 C2IND 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RP18 1 0 :1:7 
]
[s S4711 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP8 1 0 :1:1 
`uc 1 . 1 0 :4:2 
`uc 1 CCP9 1 0 :1:6 
`uc 1 CCP10 1 0 :1:7 
]
[s S4717 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S4720 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S4723 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S4726 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S4729 . 1 `S4667 1 . 1 0 `S4676 1 . 1 0 `S4683 1 . 1 0 `S4686 1 . 1 0 `S4695 1 . 1 0 `S4702 1 . 1 0 `S4706 1 . 1 0 `S4711 1 . 1 0 `S4717 1 . 1 0 `S4720 1 . 1 0 `S4723 1 . 1 0 `S4726 1 . 1 0 ]
"9222
[s S4805 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 BGVST 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S4811 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[u S4816 . 1 `S4805 1 . 1 0 `S4811 1 . 1 0 ]
"9426
[s S4831 . 1 `uc 1 INTLVL 1 0 :4:0 
`uc 1 DLYCYC 1 0 :4:4 
]
[s S4834 . 1 `uc 1 INTLVL0 1 0 :1:0 
`uc 1 INTLVL1 1 0 :1:1 
`uc 1 INTLVL2 1 0 :1:2 
`uc 1 INTLVL3 1 0 :1:3 
`uc 1 DLYCYC0 1 0 :1:4 
`uc 1 DLYCYC1 1 0 :1:5 
`uc 1 DLYCYC2 1 0 :1:6 
`uc 1 DLYCYC3 1 0 :1:7 
]
[u S4843 . 1 `S4831 1 . 1 0 `S4834 1 . 1 0 ]
"9496
[s S4859 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PRISD 1 0 :1:2 
`uc 1 SOSCGO 1 0 :1:3 
`uc 1 SOSCDRV 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SOSCRUN 1 0 :1:6 
]
[u S4866 . 1 `S4859 1 . 1 0 ]
"9565
[s S4876 . 1 `uc 1 DMAEN 1 0 :1:0 
`uc 1 DLYINTEN 1 0 :1:1 
`uc 1 DUPLEX0 1 0 :1:2 
`uc 1 DUPLEX1 1 0 :1:3 
`uc 1 RXINC 1 0 :1:4 
`uc 1 TXINC 1 0 :1:5 
`uc 1 SSCON0 1 0 :1:6 
`uc 1 SSCON1 1 0 :1:7 
]
[u S4885 . 1 `S4876 1 . 1 0 ]
"9606
[s S4897 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[s S4906 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S4908 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S4911 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S4914 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S4917 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S4920 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S4923 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S4926 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[u S4929 . 1 `S4897 1 . 1 0 `S4906 1 . 1 0 `S4908 1 . 1 0 `S4911 1 . 1 0 `S4914 1 . 1 0 `S4917 1 . 1 0 `S4920 1 . 1 0 `S4923 1 . 1 0 `S4926 1 . 1 0 ]
"9698
[s S4972 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S4981 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S4983 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S4986 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S4989 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S4992 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S4995 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S4998 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S5001 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S5004 . 1 `S4972 1 . 1 0 `S4981 1 . 1 0 `S4983 1 . 1 0 `S4986 1 . 1 0 `S4989 1 . 1 0 `S4992 1 . 1 0 `S4995 1 . 1 0 `S4998 1 . 1 0 `S5001 1 . 1 0 ]
"9825
[s S5047 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S5054 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S5056 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S5059 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S5062 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S5065 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S5068 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S5071 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S5074 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S5077 . 1 `S5047 1 . 1 0 `S5054 1 . 1 0 `S5056 1 . 1 0 `S5059 1 . 1 0 `S5062 1 . 1 0 `S5065 1 . 1 0 `S5068 1 . 1 0 `S5071 1 . 1 0 `S5074 1 . 1 0 ]
"9955
[s S5118 . 1 `uc 1 CCP3IE 1 0 :1:0 
`uc 1 CCP4IE 1 0 :1:1 
`uc 1 CCP5IE 1 0 :1:2 
`uc 1 CCP6IE 1 0 :1:3 
`uc 1 CCP7IE 1 0 :1:4 
`uc 1 CCP8IE 1 0 :1:5 
`uc 1 CCP9IE 1 0 :1:6 
`uc 1 CCP10IE 1 0 :1:7 
]
[u S5127 . 1 `S5118 1 . 1 0 ]
"10041
[s S5139 . 1 `uc 1 CCP3IF 1 0 :1:0 
`uc 1 CCP4IF 1 0 :1:1 
`uc 1 CCP5IF 1 0 :1:2 
`uc 1 CCP6IF 1 0 :1:3 
`uc 1 CCP7IF 1 0 :1:4 
`uc 1 CCP8IF 1 0 :1:5 
`uc 1 CCP9IF 1 0 :1:6 
`uc 1 CCP10IF 1 0 :1:7 
]
[u S5148 . 1 `S5139 1 . 1 0 ]
"10102
[s S5160 . 1 `uc 1 CCP3IP 1 0 :1:0 
`uc 1 CCP4IP 1 0 :1:1 
`uc 1 CCP5IP 1 0 :1:2 
`uc 1 CCP6IP 1 0 :1:3 
`uc 1 CCP7IP 1 0 :1:4 
`uc 1 CCP8IP 1 0 :1:5 
`uc 1 CCP9IP 1 0 :1:6 
`uc 1 CCP10IP 1 0 :1:7 
]
[s S5169 . 1 `uc 1 CCIP3IP 1 0 :1:0 
]
[u S5171 . 1 `S5160 1 . 1 0 `S5169 1 . 1 0 ]
"10166
[s S5186 . 1 `uc 1 TMR1GIE 1 0 :1:0 
`uc 1 TMR5GIE 1 0 :1:1 
`uc 1 TMR5IE 1 0 :1:2 
`uc 1 TMR6IE 1 0 :1:3 
`uc 1 TMR8IE 1 0 :1:4 
`uc 1 CM3IE 1 0 :1:5 
]
[u S5193 . 1 `S5186 1 . 1 0 ]
"10230
[s S5203 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S5212 . 1 `S5203 1 . 1 0 ]
"10281
[s S5224 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S5233 . 1 `S5224 1 . 1 0 ]
"10337
[s S5245 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S5252 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S5255 . 1 `S5245 1 . 1 0 `S5252 1 . 1 0 ]
"10400
[s S5269 . 1 `uc 1 T3GSS0 1 0 :1:0 
`uc 1 T3GSS1 1 0 :1:1 
`uc 1 T3GVAL 1 0 :1:2 
`uc 1 T3GGO_T3DONE 1 0 :1:3 
`uc 1 T3GSPM 1 0 :1:4 
`uc 1 T3GTM 1 0 :1:5 
`uc 1 T3GPOL 1 0 :1:6 
`uc 1 TMR3GE 1 0 :1:7 
]
[s S5278 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3GGO 1 0 :1:3 
]
[s S5281 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_T3DONE 1 0 :1:3 
]
[s S5284 . 1 `uc 1 . 1 0 :3:0 
`uc 1 nT3DONE 1 0 :1:3 
]
[u S5287 . 1 `S5269 1 . 1 0 `S5278 1 . 1 0 `S5281 1 . 1 0 `S5284 1 . 1 0 ]
"10463
[s S5311 . 1 `uc 1 TMR1GIF 1 0 :1:0 
`uc 1 TMR5GIF 1 0 :1:1 
`uc 1 TMR5IF 1 0 :1:2 
`uc 1 TMR6IF 1 0 :1:3 
`uc 1 TMR8IF 1 0 :1:4 
`uc 1 CM3IF 1 0 :1:5 
]
[u S5318 . 1 `S5311 1 . 1 0 ]
"10537
[s S5328 . 1 `uc 1 TMR1GIP 1 0 :1:0 
`uc 1 TMR5GIP 1 0 :1:1 
`uc 1 TMR5IP 1 0 :1:2 
`uc 1 TMR6IP 1 0 :1:3 
`uc 1 TMR8IP 1 0 :1:4 
`uc 1 CM3IP 1 0 :1:5 
]
[s S5335 . 1 `uc 1 CCH05 1 0 :1:0 
]
[s S5337 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH15 1 0 :1:1 
]
[s S5340 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL05 1 0 :1:3 
]
[s S5343 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL15 1 0 :1:4 
]
[u S5346 . 1 `S5328 1 . 1 0 `S5335 1 . 1 0 `S5337 1 . 1 0 `S5340 1 . 1 0 `S5343 1 . 1 0 ]
"10601
[s S5371 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_NOT_T1DONE 1 0 :1:3 
]
[s S5374 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nT1DONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S5383 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[s S5386 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_T1DONE 1 0 :1:3 
]
[s S5389 . 1 `uc 1 . 1 0 :3:0 
`uc 1 nT1DONE 1 0 :1:3 
]
[s S5392 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1DONE 1 0 :1:3 
]
[u S5395 . 1 `S5371 1 . 1 0 `S5374 1 . 1 0 `S5383 1 . 1 0 `S5386 1 . 1 0 `S5389 1 . 1 0 `S5392 1 . 1 0 ]
"10692
[s S5427 . 1 `uc 1 TUN 1 0 :6:0 
`uc 1 PLLEN 1 0 :1:6 
`uc 1 INTSRC 1 0 :1:7 
]
[s S5431 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S5438 . 1 `S5427 1 . 1 0 `S5431 1 . 1 0 ]
"10781
[s S5453 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S5462 . 1 `uc 1 RX9D2 1 0 :1:0 
`uc 1 OERR2 1 0 :1:1 
`uc 1 FERR2 1 0 :1:2 
`uc 1 ADDEN2 1 0 :1:3 
`uc 1 CREN2 1 0 :1:4 
`uc 1 SREN2 1 0 :1:5 
`uc 1 RX92 1 0 :1:6 
`uc 1 SPEN2 1 0 :1:7 
]
[s S5471 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_92 1 0 :1:6 
]
[s S5474 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[s S5477 . 1 `uc 1 RCD82 1 0 :1:0 
]
[u S5479 . 1 `S5453 1 . 1 0 `S5462 1 . 1 0 `S5471 1 . 1 0 `S5474 1 . 1 0 `S5477 1 . 1 0 ]
"10868
[s S5512 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
[s S5520 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[u S5525 . 1 `S5512 1 . 1 0 `S5520 1 . 1 0 ]
"10989
[s S5542 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
[s S5550 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
[u S5555 . 1 `S5542 1 . 1 0 `S5550 1 . 1 0 ]
"11065
[s S5572 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSP1IP 1 0 :1:3 
`uc 1 TX1IP 1 0 :1:4 
`uc 1 RC1IP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
]
[s S5580 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
]
[u S5585 . 1 `S5572 1 . 1 0 `S5580 1 . 1 0 ]
"11141
[s S5602 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 LVDIE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 USBIE 1 0 :1:4 
`uc 1 CM1IE 1 0 :1:5 
`uc 1 CM2IE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S5611 . 1 `uc 1 . 1 0 :2:0 
`uc 1 HLVDIE 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
]
[s S5615 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIE 1 0 :1:6 
]
[u S5618 . 1 `S5602 1 . 1 0 `S5611 1 . 1 0 `S5615 1 . 1 0 ]
"11221
[s S5639 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 LVDIF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 USBIF 1 0 :1:4 
`uc 1 CM1IF 1 0 :1:5 
`uc 1 CM2IF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S5648 . 1 `uc 1 . 1 0 :2:0 
`uc 1 HLVDIF 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
]
[s S5652 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIF 1 0 :1:6 
]
[u S5655 . 1 `S5639 1 . 1 0 `S5648 1 . 1 0 `S5652 1 . 1 0 ]
"11306
[s S5676 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 LVDIP 1 0 :1:2 
`uc 1 BCL1IP 1 0 :1:3 
`uc 1 USBIP 1 0 :1:4 
`uc 1 CM1IP 1 0 :1:5 
`uc 1 CM2IP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S5685 . 1 `uc 1 . 1 0 :2:0 
`uc 1 HLVDIP 1 0 :1:2 
`uc 1 BCLIP 1 0 :1:3 
]
[s S5689 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIP 1 0 :1:6 
]
[u S5692 . 1 `S5676 1 . 1 0 `S5685 1 . 1 0 `S5689 1 . 1 0 ]
"11391
[s S5713 . 1 `uc 1 RTCCIE 1 0 :1:0 
`uc 1 TMR3GIE 1 0 :1:1 
`uc 1 CTMUIE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TX2IE 1 0 :1:4 
`uc 1 RC2IE 1 0 :1:5 
`uc 1 BCL2IE 1 0 :1:6 
`uc 1 SSP2IE 1 0 :1:7 
]
[s S5722 . 1 `uc 1 RXB0IE 1 0 :1:0 
]
[s S5724 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
]
[s S5727 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIE 1 0 :1:1 
]
[s S5730 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TXB0IE 1 0 :1:2 
]
[s S5733 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TXB1IE 1 0 :1:3 
]
[s S5736 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXB2IE 1 0 :1:4 
]
[s S5739 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIE 1 0 :1:4 
]
[u S5742 . 1 `S5713 1 . 1 0 `S5722 1 . 1 0 `S5724 1 . 1 0 `S5727 1 . 1 0 `S5730 1 . 1 0 `S5733 1 . 1 0 `S5736 1 . 1 0 `S5739 1 . 1 0 ]
"11494
[s S5781 . 1 `uc 1 RTCCIF 1 0 :1:0 
`uc 1 TMR3GIF 1 0 :1:1 
`uc 1 CTMUIF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 BCL2IF 1 0 :1:6 
`uc 1 SSP2IF 1 0 :1:7 
]
[s S5790 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
]
[s S5793 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S5796 . 1 `S5781 1 . 1 0 `S5790 1 . 1 0 `S5793 1 . 1 0 ]
"11598
[s S5816 . 1 `uc 1 RTCCIP 1 0 :1:0 
`uc 1 TMR3GIP 1 0 :1:1 
`uc 1 CTMUIP 1 0 :1:2 
`uc 1 TMR4IP 1 0 :1:3 
`uc 1 TX2IP 1 0 :1:4 
`uc 1 RC2IP 1 0 :1:5 
`uc 1 BCL2IP 1 0 :1:6 
`uc 1 SSP2IP 1 0 :1:7 
]
[s S5825 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIP 1 0 :1:1 
]
[s S5828 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIP 1 0 :1:4 
]
[u S5831 . 1 `S5816 1 . 1 0 `S5825 1 . 1 0 `S5828 1 . 1 0 ]
"11677
[s S5851 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 WPROG 1 0 :1:5 
]
[u S5858 . 1 `S5851 1 . 1 0 ]
"11775
[s S5869 . 1 `uc 1 EECON2 1 0 :8:0 
]
[u S5871 . 1 `S5869 1 . 1 0 ]
"11785
[s S5876 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S5885 . 1 `uc 1 TX9D2 1 0 :1:0 
`uc 1 TRMT2 1 0 :1:1 
`uc 1 BRGH2 1 0 :1:2 
`uc 1 SENDB2 1 0 :1:3 
`uc 1 SYNC2 1 0 :1:4 
`uc 1 TXEN2 1 0 :1:5 
`uc 1 TX92 1 0 :1:6 
`uc 1 CSRC2 1 0 :1:7 
]
[s S5894 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_92 1 0 :1:6 
]
[s S5897 . 1 `uc 1 TXD82 1 0 :1:0 
]
[u S5899 . 1 `S5876 1 . 1 0 `S5885 1 . 1 0 `S5894 1 . 1 0 `S5897 1 . 1 0 ]
"11922
[s S5929 . 1 `uc 1 TXREG2 1 0 :8:0 
]
[u S5931 . 1 `S5929 1 . 1 0 ]
"11941
[s S5937 . 1 `uc 1 RCREG2 1 0 :8:0 
]
[u S5939 . 1 `S5937 1 . 1 0 ]
"11960
[s S5945 . 1 `uc 1 SPBRG2 1 0 :8:0 
]
[u S5947 . 1 `S5945 1 . 1 0 ]
"11984
[s S5953 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S5962 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S5968 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S5971 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S5974 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S5977 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S5986 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S5989 . 1 `S5453 1 . 1 0 `S5962 1 . 1 0 `S5968 1 . 1 0 `S5971 1 . 1 0 `S5974 1 . 1 0 `S5977 1 . 1 0 `S5986 1 . 1 0 ]
"12034
[s S6034 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S6043 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S6049 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S6052 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S6055 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S6058 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S6067 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S6070 . 1 `S5453 1 . 1 0 `S5962 1 . 1 0 `S5968 1 . 1 0 `S5971 1 . 1 0 `S5974 1 . 1 0 `S5977 1 . 1 0 `S5986 1 . 1 0 ]
"12321
[s S6116 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S6125 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S6129 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S6132 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S6135 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S6144 . 1 `S5876 1 . 1 0 `S6125 1 . 1 0 `S6129 1 . 1 0 `S6132 1 . 1 0 `S6135 1 . 1 0 ]
"12361
[s S6179 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S6188 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S6192 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S6195 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S6198 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S6207 . 1 `S5876 1 . 1 0 `S6125 1 . 1 0 `S6129 1 . 1 0 `S6132 1 . 1 0 `S6135 1 . 1 0 ]
"12608
[s S6244 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S6246 . 1 `S6244 1 . 1 0 ]
"12618
[s S6251 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S6253 . 1 `S6244 1 . 1 0 ]
"12645
[s S6260 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S6262 . 1 `S6260 1 . 1 0 ]
"12655
[s S6267 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S6269 . 1 `S6260 1 . 1 0 ]
"12682
[s S6276 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S6278 . 1 `S6276 1 . 1 0 ]
"12692
[s S6283 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S6285 . 1 `S6276 1 . 1 0 ]
"12705
[s S6290 . 1 `uc 1 IRNG 1 0 :2:0 
`uc 1 ITRIM 1 0 :6:2 
]
[s S6293 . 1 `uc 1 IRNG0 1 0 :1:0 
`uc 1 IRNG1 1 0 :1:1 
`uc 1 ITRIM0 1 0 :1:2 
`uc 1 ITRIM1 1 0 :1:3 
`uc 1 ITRIM2 1 0 :1:4 
`uc 1 ITRIM3 1 0 :1:5 
`uc 1 ITRIM4 1 0 :1:6 
`uc 1 ITRIM5 1 0 :1:7 
]
[u S6302 . 1 `S6290 1 . 1 0 `S6293 1 . 1 0 ]
"12735
[s S6318 . 1 `uc 1 EDG1STAT 1 0 :1:0 
`uc 1 EDG2STAT 1 0 :1:1 
`uc 1 EDG1SEL0 1 0 :1:2 
`uc 1 EDG1SEL1 1 0 :1:3 
`uc 1 EDG1POL 1 0 :1:4 
`uc 1 EDG2SEL0 1 0 :1:5 
`uc 1 EDG2SEL1 1 0 :1:6 
`uc 1 EDG2POL 1 0 :1:7 
]
[u S6327 . 1 `S6318 1 . 1 0 ]
"12806
[s S6339 . 1 `uc 1 CTTRIG 1 0 :1:0 
`uc 1 IDISSEN 1 0 :1:1 
`uc 1 EDGSEQEN 1 0 :1:2 
`uc 1 EDGEN 1 0 :1:3 
`uc 1 TGEN 1 0 :1:4 
`uc 1 CTMUSIDL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CTMUEN 1 0 :1:7 
]
[u S6348 . 1 `S6339 1 . 1 0 ]
"12911
[s S6361 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S6365 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S6374 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S6378 . 1 `S6361 1 . 1 0 `S6365 1 . 1 0 `S6374 1 . 1 0 ]
"12938
[s S6400 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S6404 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S6413 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S6417 . 1 `S6361 1 . 1 0 `S6365 1 . 1 0 `S6374 1 . 1 0 ]
"13103
[s S6441 . 1 `uc 1 CCPR2L 1 0 :8:0 
]
[u S6443 . 1 `S6441 1 . 1 0 ]
"13122
[s S6449 . 1 `uc 1 CCPR2H 1 0 :8:0 
]
[u S6451 . 1 `S6449 1 . 1 0 ]
"13146
[s S6457 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S6460 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S6468 . 1 `S6457 1 . 1 0 `S6460 1 . 1 0 ]
"13166
[s S6483 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S6486 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S6494 . 1 `S6457 1 . 1 0 `S6460 1 . 1 0 ]
"13229
[s S6509 . 1 `uc 1 PSS2BD 1 0 :2:0 
`uc 1 PSS2AC 1 0 :2:2 
`uc 1 ECCP2AS 1 0 :3:4 
`uc 1 ECCP2ASE 1 0 :1:7 
]
[s S6514 . 1 `uc 1 PSS2BD0 1 0 :1:0 
`uc 1 PSS2BD1 1 0 :1:1 
`uc 1 PSS2AC0 1 0 :1:2 
`uc 1 PSS2AC1 1 0 :1:3 
`uc 1 ECCP2AS0 1 0 :1:4 
`uc 1 ECCP2AS1 1 0 :1:5 
`uc 1 ECCP2AS2 1 0 :1:6 
]
[u S6522 . 1 `S6509 1 . 1 0 `S6514 1 . 1 0 ]
"13300
[s S6539 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[s S6548 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[s S6556 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL02 1 0 :1:6 
]
[s S6559 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CMPL12 1 0 :1:7 
]
[s S6562 . 1 `uc 1 P2DC02 1 0 :1:0 
]
[s S6564 . 1 `uc 1 P2DC0CON 1 0 :1:0 
]
[s S6566 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC12 1 0 :1:1 
]
[s S6569 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC1CON 1 0 :1:1 
]
[s S6572 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC22 1 0 :1:2 
]
[s S6575 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC2CON 1 0 :1:2 
]
[s S6578 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC32 1 0 :1:3 
]
[s S6581 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC3CON 1 0 :1:3 
]
[s S6584 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC42 1 0 :1:4 
]
[s S6587 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC4CON 1 0 :1:4 
]
[s S6590 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC52 1 0 :1:5 
]
[s S6593 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC5CON 1 0 :1:5 
]
[s S6596 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC62 1 0 :1:6 
]
[s S6599 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC6CON 1 0 :1:6 
]
[s S6602 . 1 `uc 1 STRA2 1 0 :1:0 
]
[s S6604 . 1 `uc 1 . 1 0 :1:0 
`uc 1 STRB2 1 0 :1:1 
]
[s S6607 . 1 `uc 1 . 1 0 :2:0 
`uc 1 STRC2 1 0 :1:2 
]
[s S6610 . 1 `uc 1 . 1 0 :3:0 
`uc 1 STRD2 1 0 :1:3 
]
[s S6613 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STRSYNC2 1 0 :1:4 
]
[u S6616 . 1 `S6539 1 . 1 0 `S6460 1 . 1 0 `S6556 1 . 1 0 `S6559 1 . 1 0 `S6562 1 . 1 0 `S6564 1 . 1 0 `S6566 1 . 1 0 `S6569 1 . 1 0 `S6572 1 . 1 0 `S6575 1 . 1 0 `S6578 1 . 1 0 `S6581 1 . 1 0 `S6584 1 . 1 0 `S6587 1 . 1 0 `S6590 1 . 1 0 `S6593 1 . 1 0 `S6596 1 . 1 0 `S6599 1 . 1 0 `S6602 1 . 1 0 `S6604 1 . 1 0 `S6607 1 . 1 0 `S6610 1 . 1 0 `S6613 1 . 1 0 ]
"13650
[s S6719 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S6723 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S6732 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S6736 . 1 `S6719 1 . 1 0 `S6723 1 . 1 0 `S6732 1 . 1 0 ]
"13677
[s S6758 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S6762 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S6771 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S6775 . 1 `S6719 1 . 1 0 `S6723 1 . 1 0 `S6732 1 . 1 0 ]
"13842
[s S6799 . 1 `uc 1 CCPR1L 1 0 :8:0 
]
[u S6801 . 1 `S6799 1 . 1 0 ]
"13861
[s S6807 . 1 `uc 1 CCPR1H 1 0 :8:0 
]
[u S6809 . 1 `S6807 1 . 1 0 ]
"13885
[s S6815 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S6818 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S6826 . 1 `S6815 1 . 1 0 `S6818 1 . 1 0 ]
"13905
[s S6841 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S6844 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S6852 . 1 `S6815 1 . 1 0 `S6818 1 . 1 0 ]
"13968
[s S6867 . 1 `uc 1 PSS1BD 1 0 :2:0 
`uc 1 PSS1AC 1 0 :2:2 
`uc 1 ECCP1AS 1 0 :3:4 
`uc 1 ECCP1ASE 1 0 :1:7 
]
[s S6872 . 1 `uc 1 PSS1BD0 1 0 :1:0 
`uc 1 PSS1BD1 1 0 :1:1 
`uc 1 PSS1AC0 1 0 :1:2 
`uc 1 PSS1AC1 1 0 :1:3 
`uc 1 ECCP1AS0 1 0 :1:4 
`uc 1 ECCP1AS1 1 0 :1:5 
`uc 1 ECCP1AS2 1 0 :1:6 
]
[u S6880 . 1 `S6867 1 . 1 0 `S6872 1 . 1 0 ]
"14098
[s S6898 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[u S6907 . 1 `S6539 1 . 1 0 ]
"14115
[s S6919 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 ULPSINK 1 0 :1:1 
`uc 1 ULPEN 1 0 :1:2 
`uc 1 DS 1 0 :1:3 
`uc 1 VBGOE 1 0 :1:4 
`uc 1 ULPLVL 1 0 :1:5 
`uc 1 LVDSTAT 1 0 :1:6 
`uc 1 REGSLP 1 0 :1:7 
]
[s S6928 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S6930 . 1 `S6919 1 . 1 0 `S6928 1 . 1 0 ]
"14174
[s S6945 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 ADCAL 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S6950 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[s S6957 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S6960 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S6963 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S6966 . 1 `S6945 1 . 1 0 `S6950 1 . 1 0 `S6957 1 . 1 0 `S6960 1 . 1 0 `S6963 1 . 1 0 ]
"14256
[s S6994 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S6997 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
`uc 1 VCFG 1 0 :2:6 
]
[s S7002 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 VCFG0 1 0 :1:6 
`uc 1 VCFG1 1 0 :1:7 
]
[s S7011 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S7014 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S7017 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S7020 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S7023 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ADCAL 1 0 :1:7 
]
[s S7026 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S7029 . 1 `S6994 1 . 1 0 `S6997 1 . 1 0 `S7002 1 . 1 0 `S7011 1 . 1 0 `S7014 1 . 1 0 `S7017 1 . 1 0 `S7020 1 . 1 0 `S7023 1 . 1 0 `S7026 1 . 1 0 ]
"14476
[s S7077 . 1 `uc 1 ADRESL 1 0 :8:0 
]
[u S7079 . 1 `S7077 1 . 1 0 ]
"14495
[s S7085 . 1 `uc 1 ADRESH 1 0 :8:0 
]
[u S7087 . 1 `S7085 1 . 1 0 ]
"14519
[s S7093 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S7102 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S7109 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S7112 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S7115 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S7118 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S7121 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S7124 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S7127 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S7130 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S7133 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S7136 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S7139 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S7142 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S7145 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S7147 . 1 `S3264 1 . 1 0 `S3273 1 . 1 0 `S7109 1 . 1 0 `S7112 1 . 1 0 `S7115 1 . 1 0 `S7118 1 . 1 0 `S7121 1 . 1 0 `S7124 1 . 1 0 `S7127 1 . 1 0 `S7130 1 . 1 0 `S7133 1 . 1 0 `S7136 1 . 1 0 `S7139 1 . 1 0 `S7142 1 . 1 0 `S7145 1 . 1 0 ]
"14595
[s S7218 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S7227 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S7234 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S7237 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S7240 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S7243 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S7246 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S7249 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S7252 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S7255 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S7258 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S7261 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S7264 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S7267 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S7270 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S7272 . 1 `S3264 1 . 1 0 `S3273 1 . 1 0 `S7109 1 . 1 0 `S7112 1 . 1 0 `S7115 1 . 1 0 `S7118 1 . 1 0 `S7121 1 . 1 0 `S7124 1 . 1 0 `S7127 1 . 1 0 `S7130 1 . 1 0 `S7133 1 . 1 0 `S7136 1 . 1 0 `S7139 1 . 1 0 `S7142 1 . 1 0 `S7145 1 . 1 0 ]
"14938
[s S7344 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S7350 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S7355 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP1 1 0 :1:4 
]
[s S7358 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN1 1 0 :1:5 
]
[s S7361 . 1 `uc 1 SSPM01 1 0 :1:0 
]
[s S7363 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
]
[s S7366 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM21 1 0 :1:2 
]
[s S7369 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM31 1 0 :1:3 
]
[s S7372 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV1 1 0 :1:6 
]
[s S7375 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL1 1 0 :1:7 
]
[u S7378 . 1 `S3389 1 . 1 0 `S3395 1 . 1 0 `S7355 1 . 1 0 `S7358 1 . 1 0 `S7361 1 . 1 0 `S7363 1 . 1 0 `S7366 1 . 1 0 `S7369 1 . 1 0 `S7372 1 . 1 0 `S7375 1 . 1 0 ]
"14989
[s S7424 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S7430 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S7435 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP1 1 0 :1:4 
]
[s S7438 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN1 1 0 :1:5 
]
[s S7441 . 1 `uc 1 SSPM01 1 0 :1:0 
]
[s S7443 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
]
[s S7446 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM21 1 0 :1:2 
]
[s S7449 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM31 1 0 :1:3 
]
[s S7452 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV1 1 0 :1:6 
]
[s S7455 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL1 1 0 :1:7 
]
[u S7458 . 1 `S3389 1 . 1 0 `S3395 1 . 1 0 `S7355 1 . 1 0 `S7358 1 . 1 0 `S7361 1 . 1 0 `S7363 1 . 1 0 `S7366 1 . 1 0 `S7369 1 . 1 0 `S7372 1 . 1 0 `S7375 1 . 1 0 ]
"15217
[s S7505 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S7508 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S7511 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S7520 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S7525 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S7530 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S7535 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S7538 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S7541 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S7546 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S7551 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S7557 . 1 `uc 1 BF1 1 0 :1:0 
]
[s S7559 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE1 1 0 :1:6 
]
[s S7562 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S7565 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S7568 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S7571 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S7574 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP1 1 0 :1:7 
]
[s S7577 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S7580 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S7583 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S7586 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S7589 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
]
[s S7592 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S7595 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S7598 . 1 `S3469 1 . 1 0 `S3472 1 . 1 0 `S3475 1 . 1 0 `S7520 1 . 1 0 `S7525 1 . 1 0 `S7530 1 . 1 0 `S7535 1 . 1 0 `S7538 1 . 1 0 `S7541 1 . 1 0 `S7546 1 . 1 0 `S7551 1 . 1 0 `S7557 1 . 1 0 `S7559 1 . 1 0 `S7562 1 . 1 0 `S7565 1 . 1 0 `S7568 1 . 1 0 `S7571 1 . 1 0 `S7574 1 . 1 0 `S7577 1 . 1 0 `S7580 1 . 1 0 `S7583 1 . 1 0 `S7586 1 . 1 0 `S7589 1 . 1 0 `S7592 1 . 1 0 `S7595 1 . 1 0 ]
"15342
[s S7718 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S7721 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S7724 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S7733 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S7738 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S7743 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S7748 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S7751 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S7754 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S7759 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S7764 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S7770 . 1 `uc 1 BF1 1 0 :1:0 
]
[s S7772 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE1 1 0 :1:6 
]
[s S7775 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S7778 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S7781 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S7784 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S7787 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP1 1 0 :1:7 
]
[s S7790 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S7793 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S7796 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S7799 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S7802 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
]
[s S7805 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S7808 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S7811 . 1 `S3469 1 . 1 0 `S3472 1 . 1 0 `S3475 1 . 1 0 `S7520 1 . 1 0 `S7525 1 . 1 0 `S7530 1 . 1 0 `S7535 1 . 1 0 `S7538 1 . 1 0 `S7541 1 . 1 0 `S7546 1 . 1 0 `S7551 1 . 1 0 `S7557 1 . 1 0 `S7559 1 . 1 0 `S7562 1 . 1 0 `S7565 1 . 1 0 `S7568 1 . 1 0 `S7571 1 . 1 0 `S7574 1 . 1 0 `S7577 1 . 1 0 `S7580 1 . 1 0 `S7583 1 . 1 0 `S7586 1 . 1 0 `S7589 1 . 1 0 `S7592 1 . 1 0 `S7595 1 . 1 0 ]
"15874
[s S7932 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S7934 . 1 `uc 1 MSK0 1 0 :1:0 
]
[s S7936 . 1 `uc 1 MSK01 1 0 :1:0 
]
[s S7938 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
]
[s S7941 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
]
[s S7944 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK2 1 0 :1:2 
]
[s S7947 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK21 1 0 :1:2 
]
[s S7950 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK3 1 0 :1:3 
]
[s S7953 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK31 1 0 :1:3 
]
[s S7956 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK4 1 0 :1:4 
]
[s S7959 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK41 1 0 :1:4 
]
[s S7962 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK5 1 0 :1:5 
]
[s S7965 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK51 1 0 :1:5 
]
[s S7968 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK6 1 0 :1:6 
]
[s S7971 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK61 1 0 :1:6 
]
[s S7974 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK7 1 0 :1:7 
]
[s S7977 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK71 1 0 :1:7 
]
[u S7980 . 1 `S3670 1 . 1 0 `S7934 1 . 1 0 `S7936 1 . 1 0 `S7938 1 . 1 0 `S7941 1 . 1 0 `S7944 1 . 1 0 `S7947 1 . 1 0 `S7950 1 . 1 0 `S7953 1 . 1 0 `S7956 1 . 1 0 `S7959 1 . 1 0 `S7962 1 . 1 0 `S7965 1 . 1 0 `S7968 1 . 1 0 `S7971 1 . 1 0 `S7974 1 . 1 0 `S7977 1 . 1 0 ]
"15946
[s S8047 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S8049 . 1 `uc 1 MSK0 1 0 :1:0 
]
[s S8051 . 1 `uc 1 MSK01 1 0 :1:0 
]
[s S8053 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
]
[s S8056 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
]
[s S8059 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK2 1 0 :1:2 
]
[s S8062 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK21 1 0 :1:2 
]
[s S8065 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK3 1 0 :1:3 
]
[s S8068 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK31 1 0 :1:3 
]
[s S8071 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK4 1 0 :1:4 
]
[s S8074 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK41 1 0 :1:4 
]
[s S8077 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK5 1 0 :1:5 
]
[s S8080 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK51 1 0 :1:5 
]
[s S8083 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK6 1 0 :1:6 
]
[s S8086 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK61 1 0 :1:6 
]
[s S8089 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK7 1 0 :1:7 
]
[s S8092 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK71 1 0 :1:7 
]
[u S8095 . 1 `S3670 1 . 1 0 `S7934 1 . 1 0 `S7936 1 . 1 0 `S7938 1 . 1 0 `S7941 1 . 1 0 `S7944 1 . 1 0 `S7947 1 . 1 0 `S7950 1 . 1 0 `S7953 1 . 1 0 `S7956 1 . 1 0 `S7959 1 . 1 0 `S7962 1 . 1 0 `S7965 1 . 1 0 `S7968 1 . 1 0 `S7971 1 . 1 0 `S7974 1 . 1 0 `S7977 1 . 1 0 ]
"16190
[s S8163 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[u S8172 . 1 `S3732 1 . 1 0 ]
"16256
[s S8186 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S8188 . 1 `S3754 1 . 1 0 ]
"16266
[s S8193 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S8195 . 1 `S3754 1 . 1 0 ]
"16279
[s S8200 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S8204 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S8212 . 1 `S8200 1 . 1 0 `S8204 1 . 1 0 ]
"16363
[s S8230 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S8232 . 1 `S8230 1 . 1 0 ]
"16373
[s S8237 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S8239 . 1 `S8230 1 . 1 0 ]
"16395
[s S8245 . 1 `uc 1 TMR2 1 0 :8:0 
]
[u S8247 . 1 `S8245 1 . 1 0 ]
"16405
[s S8252 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
[s S8255 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S8262 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S8268 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S8271 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S8274 . 1 `S8252 1 . 1 0 `S8255 1 . 1 0 `S8262 1 . 1 0 `S8268 1 . 1 0 `S8271 1 . 1 0 ]
"16523
[s S8305 . 1 `uc 1 TMR1L 1 0 :8:0 
]
[u S8307 . 1 `S8305 1 . 1 0 ]
"16542
[s S8313 . 1 `uc 1 TMR1H 1 0 :8:0 
]
[u S8315 . 1 `S8313 1 . 1 0 ]
"16552
[s S8320 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S8322 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S8325 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S8328 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S8331 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S8334 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_CM 1 0 :1:5 
]
[s S8337 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 nCM 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S8346 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 CM 1 0 :1:5 
]
[u S8353 . 1 `S8320 1 . 1 0 `S8322 1 . 1 0 `S8325 1 . 1 0 `S8328 1 . 1 0 `S8331 1 . 1 0 `S8334 1 . 1 0 `S8337 1 . 1 0 `S8346 1 . 1 0 ]
"16713
[s S8397 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S8404 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S8410 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S8412 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S8415 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S8418 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S8421 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S8424 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S8427 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S8430 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S8433 . 1 `S1363 1 . 1 0 `S1370 1 . 1 0 `S8410 1 . 1 0 `S8412 1 . 1 0 `S8415 1 . 1 0 `S8418 1 . 1 0 `S8421 1 . 1 0 `S8424 1 . 1 0 `S8427 1 . 1 0 `S8430 1 . 1 0 ]
"16766
[s S8481 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S8488 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S8494 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S8496 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S8499 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S8502 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S8505 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S8508 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S8511 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S8514 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S8517 . 1 `S1363 1 . 1 0 `S1370 1 . 1 0 `S8410 1 . 1 0 `S8412 1 . 1 0 `S8415 1 . 1 0 `S8418 1 . 1 0 `S8421 1 . 1 0 `S8424 1 . 1 0 `S8427 1 . 1 0 `S8430 1 . 1 0 ]
"17006
[s S8566 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S8573 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S8579 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S8581 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[s S8584 . 1 `uc 1 CCH01 1 0 :1:0 
]
[s S8586 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
]
[s S8589 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE1 1 0 :1:6 
]
[s S8592 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON1 1 0 :1:7 
]
[s S8595 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL1 1 0 :1:5 
]
[s S8598 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF1 1 0 :1:2 
]
[s S8601 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL01 1 0 :1:3 
]
[s S8604 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL11 1 0 :1:4 
]
[u S8607 . 1 `S1363 1 . 1 0 `S1370 1 . 1 0 `S8579 1 . 1 0 `S8581 1 . 1 0 `S8584 1 . 1 0 `S8586 1 . 1 0 `S8589 1 . 1 0 `S8592 1 . 1 0 `S8595 1 . 1 0 `S8598 1 . 1 0 `S8601 1 . 1 0 `S8604 1 . 1 0 ]
"17066
[s S8662 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S8669 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S8675 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S8677 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[s S8680 . 1 `uc 1 CCH01 1 0 :1:0 
]
[s S8682 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
]
[s S8685 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE1 1 0 :1:6 
]
[s S8688 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON1 1 0 :1:7 
]
[s S8691 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL1 1 0 :1:5 
]
[s S8694 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF1 1 0 :1:2 
]
[s S8697 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL01 1 0 :1:3 
]
[s S8700 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL11 1 0 :1:4 
]
[u S8703 . 1 `S1363 1 . 1 0 `S1370 1 . 1 0 `S8579 1 . 1 0 `S8581 1 . 1 0 `S8584 1 . 1 0 `S8586 1 . 1 0 `S8589 1 . 1 0 `S8592 1 . 1 0 `S8595 1 . 1 0 `S8598 1 . 1 0 `S8601 1 . 1 0 `S8604 1 . 1 0 ]
"17224
[s S8758 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 FLTS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S8764 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S8771 . 1 `S8758 1 . 1 0 `S8764 1 . 1 0 ]
"17350
[s S8788 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S8795 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S8799 . 1 `S8788 1 . 1 0 `S8795 1 . 1 0 ]
"17479
[s S8816 . 1 `uc 1 TMR0L 1 0 :8:0 
]
[u S8818 . 1 `S8816 1 . 1 0 ]
"17498
[s S8824 . 1 `uc 1 TMR0H 1 0 :8:0 
]
[u S8826 . 1 `S8824 1 . 1 0 ]
"17508
[s S8831 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S8837 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S8839 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S8842 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S8845 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S8848 . 1 `S8831 1 . 1 0 `S8837 1 . 1 0 `S8839 1 . 1 0 `S8842 1 . 1 0 `S8845 1 . 1 0 ]
"17601
[s S8874 . 1 `uc 1 FSR2L 1 0 :8:0 
]
[u S8876 . 1 `S8874 1 . 1 0 ]
"17626
[s S8883 . 1 `uc 1 PLUSW2 1 0 :8:0 
]
[u S8885 . 1 `S8883 1 . 1 0 ]
"17645
[s S8891 . 1 `uc 1 PREINC2 1 0 :8:0 
]
[u S8893 . 1 `S8891 1 . 1 0 ]
"17664
[s S8899 . 1 `uc 1 POSTDEC2 1 0 :8:0 
]
[u S8901 . 1 `S8899 1 . 1 0 ]
"17683
[s S8907 . 1 `uc 1 POSTINC2 1 0 :8:0 
]
[u S8909 . 1 `S8907 1 . 1 0 ]
"17702
[s S8915 . 1 `uc 1 INDF2 1 0 :8:0 
]
[u S8917 . 1 `S8915 1 . 1 0 ]
"17733
[s S8925 . 1 `uc 1 FSR1L 1 0 :8:0 
]
[u S8927 . 1 `S8925 1 . 1 0 ]
"17758
[s S8934 . 1 `uc 1 PLUSW1 1 0 :8:0 
]
[u S8936 . 1 `S8934 1 . 1 0 ]
"17777
[s S8942 . 1 `uc 1 PREINC1 1 0 :8:0 
]
[u S8944 . 1 `S8942 1 . 1 0 ]
"17796
[s S8950 . 1 `uc 1 POSTDEC1 1 0 :8:0 
]
[u S8952 . 1 `S8950 1 . 1 0 ]
"17815
[s S8958 . 1 `uc 1 POSTINC1 1 0 :8:0 
]
[u S8960 . 1 `S8958 1 . 1 0 ]
"17834
[s S8966 . 1 `uc 1 INDF1 1 0 :8:0 
]
[u S8968 . 1 `S8966 1 . 1 0 ]
"17853
[s S8974 . 1 `uc 1 WREG 1 0 :8:0 
]
[u S8976 . 1 `S8974 1 . 1 0 ]
"17878
[s S8983 . 1 `uc 1 FSR0L 1 0 :8:0 
]
[u S8985 . 1 `S8983 1 . 1 0 ]
"17903
[s S8992 . 1 `uc 1 PLUSW0 1 0 :8:0 
]
[u S8994 . 1 `S8992 1 . 1 0 ]
"17922
[s S9000 . 1 `uc 1 PREINC0 1 0 :8:0 
]
[u S9002 . 1 `S9000 1 . 1 0 ]
"17941
[s S9008 . 1 `uc 1 POSTDEC0 1 0 :8:0 
]
[u S9010 . 1 `S9008 1 . 1 0 ]
"17960
[s S9016 . 1 `uc 1 POSTINC0 1 0 :8:0 
]
[u S9018 . 1 `S9016 1 . 1 0 ]
"17979
[s S9024 . 1 `uc 1 INDF0 1 0 :8:0 
]
[u S9026 . 1 `S9024 1 . 1 0 ]
"17989
[s S9031 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 INT3IF 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 INT3IE 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S9040 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 INT3F 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 INT3E 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S9049 . 1 `S9031 1 . 1 0 `S9040 1 . 1 0 ]
"18025
[s S9071 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S9074 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 INT3IP 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 INTEDG3 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S9083 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT3P 1 0 :1:1 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S9089 . 1 `S9071 1 . 1 0 `S9074 1 . 1 0 `S9083 1 . 1 0 ]
"18137
[s S9112 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S9121 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S9130 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S9134 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S9143 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S9147 . 1 `S9112 1 . 1 0 `S9121 1 . 1 0 `S9130 1 . 1 0 `S9121 1 . 1 0 `S9130 1 . 1 0 ]
"18338
[s S9191 . 1 `uc 1 PRODL 1 0 :8:0 
]
[u S9193 . 1 `S9191 1 . 1 0 ]
"18357
[s S9199 . 1 `uc 1 PRODH 1 0 :8:0 
]
[u S9201 . 1 `S9199 1 . 1 0 ]
"18376
[s S9207 . 1 `uc 1 TABLAT 1 0 :8:0 
]
[u S9209 . 1 `S9207 1 . 1 0 ]
"18403
[s S9216 . 1 `uc 1 TBLPTRL 1 0 :8:0 
]
[u S9218 . 1 `S9216 1 . 1 0 ]
"18422
[s S9224 . 1 `uc 1 TBLPTRH 1 0 :8:0 
]
[u S9226 . 1 `S9224 1 . 1 0 ]
"18462
[s S9235 . 1 `uc 1 PCL 1 0 :8:0 
]
[u S9237 . 1 `S9235 1 . 1 0 ]
"18481
[s S9243 . 1 `uc 1 PCH 1 0 :8:0 
]
[u S9245 . 1 `S9243 1 . 1 0 ]
"18500
[s S9251 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S9256 . 1 `uc 1 SP0 1 0 :1:0 
`uc 1 SP1 1 0 :1:1 
`uc 1 SP2 1 0 :1:2 
`uc 1 SP3 1 0 :1:3 
`uc 1 SP4 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 STKOVF 1 0 :1:7 
]
[u S9264 . 1 `S9251 1 . 1 0 `S9256 1 . 1 0 ]
"18585
[s S9283 . 1 `uc 1 TOSL 1 0 :8:0 
]
[u S9285 . 1 `S9283 1 . 1 0 ]
"18604
[s S9291 . 1 `uc 1 TOSH 1 0 :8:0 
]
[u S9293 . 1 `S9291 1 . 1 0 ]
"44 main.c
[s S10639 puzzleStruct 33 `[16]uc 1 outputDef 16 0 `[16]uc 1 inputDef 16 16 `uc 1 curState 1 32 ]
"7 Puzzle.c
[s S10647 . 1 `uc 1 b1 1 0 :1:0 
`uc 1 b2 1 0 :1:1 
`uc 1 b3 1 0 :1:2 
`uc 1 b4 1 0 :1:3 
`uc 1 b5 1 0 :1:4 
]
[s S10653 buttonStruct 5 `uc 1 b1 1 0 `uc 1 b2 1 1 `uc 1 b3 1 2 `uc 1 b4 1 3 `uc 1 b5 1 4 ]
"41 Buttons.c
[s S10716 . 1 `uc 1 b1 1 0 :1:0 
`uc 1 b2 1 0 :1:1 
`uc 1 b3 1 0 :1:2 
`uc 1 b4 1 0 :1:3 
`uc 1 b5 1 0 :1:4 
]
"9 Flags.c
[s S10724 . 1 `uc 1 b1 1 0 :1:0 
`uc 1 b2 1 0 :1:1 
`uc 1 b3 1 0 :1:2 
`uc 1 b4 1 0 :1:3 
`uc 1 b5 1 0 :1:4 
]
"5009 C:\Program Files (x86)\Microchip\xc8\v1.10\include\pic18f27j53.h
[s S10872 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S10881 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S10890 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S10894 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S10903 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S10907 . 1 `S9112 1 . 1 0 `S9121 1 . 1 0 `S9130 1 . 1 0 `S9121 1 . 1 0 `S9130 1 . 1 0 ]
"18248
[s S10914 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S10921 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S10925 . 1 `S8788 1 . 1 0 `S8795 1 . 1 0 ]
"17424
[s S10929 . 1 `uc 1 TRIGSEL 1 0 :2:0 
]
[s S10931 . 1 `uc 1 SRC0 1 0 :1:0 
`uc 1 SRC1 1 0 :1:1 
]
[s S10934 . 1 `uc 1 TRIGSEL0 1 0 :1:0 
`uc 1 TRIGSEL1 1 0 :1:1 
]
[s S10937 . 1 `uc 1 SRC 1 0 :2:0 
]
[u S10939 . 1 `S198 1 . 1 0 `S200 1 . 1 0 `S203 1 . 1 0 `S206 1 . 1 0 ]
"104
[s S10946 . 1 `uc 1 ADCMD 1 0 :1:0 
`uc 1 SPI1MD 1 0 :1:1 
`uc 1 SPI2MD 1 0 :1:2 
`uc 1 UART1MD 1 0 :1:3 
`uc 1 UART2MD 1 0 :1:4 
`uc 1 ECCP1MD 1 0 :1:5 
`uc 1 ECCP2MD 1 0 :1:6 
`uc 1 ECCP3MD 1 0 :1:7 
]
[s S10955 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDMSSP1 1 0 :1:1 
`uc 1 PMDMSSP2 1 0 :1:2 
`uc 1 PMDUART1 1 0 :1:3 
`uc 1 PMDUART2 1 0 :1:4 
`uc 1 PMDECCP1 1 0 :1:5 
`uc 1 PMDECCP2 1 0 :1:6 
`uc 1 PMDECCP3 1 0 :1:7 
]
[s S10964 . 1 `uc 1 PMDADC 1 0 :1:0 
`uc 1 PMDMSSP 1 0 :2:1 
`uc 1 PMDUART 1 0 :2:3 
`uc 1 PMDECCP 1 0 :3:5 
]
[s S10969 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SPIMD 1 0 :2:1 
`uc 1 UARTMD 1 0 :2:3 
`uc 1 ECCPMD 1 0 :3:5 
]
[u S10974 . 1 `S225 1 . 1 0 `S234 1 . 1 0 `S243 1 . 1 0 `S248 1 . 1 0 ]
"143
[s S10980 . 1 `uc 1 ADCMD 1 0 :1:0 
`uc 1 SPI1MD 1 0 :1:1 
`uc 1 SPI2MD 1 0 :1:2 
`uc 1 UART1MD 1 0 :1:3 
`uc 1 UART2MD 1 0 :1:4 
`uc 1 ECCP1MD 1 0 :1:5 
`uc 1 ECCP2MD 1 0 :1:6 
`uc 1 ECCP3MD 1 0 :1:7 
]
[s S10989 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDMSSP1 1 0 :1:1 
`uc 1 PMDMSSP2 1 0 :1:2 
`uc 1 PMDUART1 1 0 :1:3 
`uc 1 PMDUART2 1 0 :1:4 
`uc 1 PMDECCP1 1 0 :1:5 
`uc 1 PMDECCP2 1 0 :1:6 
`uc 1 PMDECCP3 1 0 :1:7 
]
[s S10998 . 1 `uc 1 PMDADC 1 0 :1:0 
`uc 1 PMDMSSP 1 0 :2:1 
`uc 1 PMDUART 1 0 :2:3 
`uc 1 PMDECCP 1 0 :3:5 
]
[s S11003 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SPIMD 1 0 :2:1 
`uc 1 UARTMD 1 0 :2:3 
`uc 1 ECCPMD 1 0 :3:5 
]
[u S11008 . 1 `S225 1 . 1 0 `S234 1 . 1 0 `S243 1 . 1 0 `S248 1 . 1 0 ]
"409
[s S11015 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TMR1MD 1 0 :1:1 
`uc 1 TMR2MD 1 0 :1:2 
`uc 1 TMR3MD 1 0 :1:3 
`uc 1 TMR4MD 1 0 :1:4 
`uc 1 RTCCMD 1 0 :1:5 
`uc 1 CTMUMD 1 0 :1:6 
]
[s S11023 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDTMR1 1 0 :1:1 
`uc 1 PMDTMR2 1 0 :1:2 
`uc 1 PMDTMR3 1 0 :1:3 
`uc 1 PMDTMR4 1 0 :1:4 
]
[s S11029 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDTMR 1 0 :4:1 
`uc 1 PMDRTCC 1 0 :1:5 
`uc 1 PMDCTMU 1 0 :1:6 
]
[s S11034 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TMRMD 1 0 :4:1 
]
[u S11037 . 1 `S350 1 . 1 0 `S358 1 . 1 0 `S364 1 . 1 0 `S369 1 . 1 0 ]
"442
[s S11043 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TMR1MD 1 0 :1:1 
`uc 1 TMR2MD 1 0 :1:2 
`uc 1 TMR3MD 1 0 :1:3 
`uc 1 TMR4MD 1 0 :1:4 
`uc 1 RTCCMD 1 0 :1:5 
`uc 1 CTMUMD 1 0 :1:6 
]
[s S11051 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDTMR1 1 0 :1:1 
`uc 1 PMDTMR2 1 0 :1:2 
`uc 1 PMDTMR3 1 0 :1:3 
`uc 1 PMDTMR4 1 0 :1:4 
]
[s S11057 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDTMR 1 0 :4:1 
`uc 1 PMDRTCC 1 0 :1:5 
`uc 1 PMDCTMU 1 0 :1:6 
]
[s S11062 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TMRMD 1 0 :4:1 
]
[u S11065 . 1 `S350 1 . 1 0 `S358 1 . 1 0 `S364 1 . 1 0 `S369 1 . 1 0 ]
"622
[s S11072 . 1 `uc 1 CMP1MD 1 0 :1:0 
`uc 1 CMP2MD 1 0 :1:1 
`uc 1 CMP3MD 1 0 :1:2 
`uc 1 TMR5MD 1 0 :1:3 
`uc 1 TMR6MD 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 TMR8MD 1 0 :1:6 
]
[s S11080 . 1 `uc 1 PMDCMP1 1 0 :1:0 
`uc 1 PMDCMP2 1 0 :1:1 
`uc 1 PMDCMP3 1 0 :1:2 
]
[s S11084 . 1 `uc 1 PMDCMP 1 0 :3:0 
`uc 1 PMDTMR5 1 0 :1:3 
`uc 1 PMDTMR6 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PMDTMR8 1 0 :1:6 
]
[s S11090 . 1 `uc 1 CMPMD 1 0 :3:0 
]
[u S11092 . 1 `S451 1 . 1 0 `S459 1 . 1 0 `S463 1 . 1 0 `S469 1 . 1 0 ]
"653
[s S11098 . 1 `uc 1 CMP1MD 1 0 :1:0 
`uc 1 CMP2MD 1 0 :1:1 
`uc 1 CMP3MD 1 0 :1:2 
`uc 1 TMR5MD 1 0 :1:3 
`uc 1 TMR6MD 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 TMR8MD 1 0 :1:6 
]
[s S11106 . 1 `uc 1 PMDCMP1 1 0 :1:0 
`uc 1 PMDCMP2 1 0 :1:1 
`uc 1 PMDCMP3 1 0 :1:2 
]
[s S11110 . 1 `uc 1 PMDCMP 1 0 :3:0 
`uc 1 PMDTMR5 1 0 :1:3 
`uc 1 PMDTMR6 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PMDTMR8 1 0 :1:6 
]
[s S11116 . 1 `uc 1 CMPMD 1 0 :3:0 
]
[u S11118 . 1 `S451 1 . 1 0 `S459 1 . 1 0 `S463 1 . 1 0 `S469 1 . 1 0 ]
"831
[s S11125 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP4MD 1 0 :1:1 
`uc 1 CCP5MD 1 0 :1:2 
`uc 1 CCP6MD 1 0 :1:3 
`uc 1 CCP7MD 1 0 :1:4 
`uc 1 CCP8MD 1 0 :1:5 
`uc 1 CCP9MD 1 0 :1:6 
`uc 1 CCP10MD 1 0 :1:7 
]
[s S11134 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDCCP4 1 0 :1:1 
`uc 1 PMDCCP5 1 0 :1:2 
`uc 1 PMDCCP6 1 0 :1:3 
`uc 1 PMDCCP7 1 0 :1:4 
`uc 1 PMDCCP8 1 0 :1:5 
`uc 1 PMDCCP9 1 0 :1:6 
`uc 1 PMDCCP10 1 0 :1:7 
]
[s S11143 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDCCP 1 0 :7:1 
]
[s S11146 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCPMD 1 0 :7:1 
]
[u S11149 . 1 `S544 1 . 1 0 `S553 1 . 1 0 `S562 1 . 1 0 `S565 1 . 1 0 ]
"866
[s S11155 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP4MD 1 0 :1:1 
`uc 1 CCP5MD 1 0 :1:2 
`uc 1 CCP6MD 1 0 :1:3 
`uc 1 CCP7MD 1 0 :1:4 
`uc 1 CCP8MD 1 0 :1:5 
`uc 1 CCP9MD 1 0 :1:6 
`uc 1 CCP10MD 1 0 :1:7 
]
[s S11164 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDCCP4 1 0 :1:1 
`uc 1 PMDCCP5 1 0 :1:2 
`uc 1 PMDCCP6 1 0 :1:3 
`uc 1 PMDCCP7 1 0 :1:4 
`uc 1 PMDCCP8 1 0 :1:5 
`uc 1 PMDCCP9 1 0 :1:6 
`uc 1 PMDCCP10 1 0 :1:7 
]
[s S11173 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDCCP 1 0 :7:1 
]
[s S11176 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCPMD 1 0 :7:1 
]
[u S11179 . 1 `S544 1 . 1 0 `S553 1 . 1 0 `S562 1 . 1 0 `S565 1 . 1 0 ]
"979
[s S11185 . 1 `uc 1 IOLOCK 1 0 :1:0 
]
[u S11187 . 1 `S652 1 . 1 0 ]
"1280
[s S11224 . 1 `uc 1 CCP10M 1 0 :4:0 
`uc 1 DC10B 1 0 :2:4 
]
[s S11227 . 1 `uc 1 CCP10M0 1 0 :1:0 
`uc 1 CCP10M1 1 0 :1:1 
`uc 1 CCP10M2 1 0 :1:2 
`uc 1 CCP10M3 1 0 :1:3 
`uc 1 DC10B0 1 0 :1:4 
`uc 1 DC10B1 1 0 :1:5 
]
[u S11234 . 1 `S693 1 . 1 0 `S696 1 . 1 0 ]
"1349
[s S11239 . 1 `uc 1 CCPR10L 1 0 :8:0 
]
[u S11241 . 1 `S718 1 . 1 0 ]
"1368
[s S11245 . 1 `uc 1 CCPR10H 1 0 :8:0 
]
[u S11247 . 1 `S726 1 . 1 0 ]
"1378
[s S11250 . 1 `uc 1 CCP9M 1 0 :4:0 
`uc 1 DC9B 1 0 :2:4 
]
[s S11253 . 1 `uc 1 CCP9M0 1 0 :1:0 
`uc 1 CCP9M1 1 0 :1:1 
`uc 1 CCP9M2 1 0 :1:2 
`uc 1 CCP9M3 1 0 :1:3 
`uc 1 DC9B0 1 0 :1:4 
`uc 1 DC9B1 1 0 :1:5 
]
[u S11260 . 1 `S733 1 . 1 0 `S736 1 . 1 0 ]
"1450
[s S11265 . 1 `uc 1 CCPR9L 1 0 :8:0 
]
[u S11267 . 1 `S758 1 . 1 0 ]
"1469
[s S11271 . 1 `uc 1 CCPR9H 1 0 :8:0 
]
[u S11273 . 1 `S766 1 . 1 0 ]
"1479
[s S11276 . 1 `uc 1 CCP8M 1 0 :4:0 
`uc 1 DC8B 1 0 :2:4 
]
[s S11279 . 1 `uc 1 CCP8M0 1 0 :1:0 
`uc 1 CCP8M1 1 0 :1:1 
`uc 1 CCP8M2 1 0 :1:2 
`uc 1 CCP8M3 1 0 :1:3 
`uc 1 DC8B0 1 0 :1:4 
`uc 1 DC8B1 1 0 :1:5 
]
[u S11286 . 1 `S773 1 . 1 0 `S776 1 . 1 0 ]
"1551
[s S11291 . 1 `uc 1 CCPR8L 1 0 :8:0 
]
[u S11293 . 1 `S798 1 . 1 0 ]
"1570
[s S11297 . 1 `uc 1 CCPR8H 1 0 :8:0 
]
[u S11299 . 1 `S806 1 . 1 0 ]
"1580
[s S11302 . 1 `uc 1 CCP7M 1 0 :4:0 
`uc 1 DC7B 1 0 :2:4 
]
[s S11305 . 1 `uc 1 CCP7M0 1 0 :1:0 
`uc 1 CCP7M1 1 0 :1:1 
`uc 1 CCP7M2 1 0 :1:2 
`uc 1 CCP7M3 1 0 :1:3 
`uc 1 DC7B0 1 0 :1:4 
`uc 1 DC7B1 1 0 :1:5 
]
[u S11312 . 1 `S813 1 . 1 0 `S816 1 . 1 0 ]
"1652
[s S11317 . 1 `uc 1 CCPR7L 1 0 :8:0 
]
[u S11319 . 1 `S838 1 . 1 0 ]
"1671
[s S11323 . 1 `uc 1 CCPR7H 1 0 :8:0 
]
[u S11325 . 1 `S846 1 . 1 0 ]
"1681
[s S11328 . 1 `uc 1 CCP6M 1 0 :4:0 
`uc 1 DC6B 1 0 :2:4 
]
[s S11331 . 1 `uc 1 CCP6M0 1 0 :1:0 
`uc 1 CCP6M1 1 0 :1:1 
`uc 1 CCP6M2 1 0 :1:2 
`uc 1 CCP6M3 1 0 :1:3 
`uc 1 DC6B0 1 0 :1:4 
`uc 1 DC6B1 1 0 :1:5 
]
[u S11338 . 1 `S853 1 . 1 0 `S856 1 . 1 0 ]
"1753
[s S11343 . 1 `uc 1 CCPR6L 1 0 :8:0 
]
[u S11345 . 1 `S878 1 . 1 0 ]
"1772
[s S11349 . 1 `uc 1 CCPR6H 1 0 :8:0 
]
[u S11351 . 1 `S886 1 . 1 0 ]
"1782
[s S11354 . 1 `uc 1 CCP5M 1 0 :4:0 
`uc 1 DC5B 1 0 :2:4 
]
[s S11357 . 1 `uc 1 CCP5M0 1 0 :1:0 
`uc 1 CCP5M1 1 0 :1:1 
`uc 1 CCP5M2 1 0 :1:2 
`uc 1 CCP5M3 1 0 :1:3 
`uc 1 DC5B0 1 0 :1:4 
`uc 1 DC5B1 1 0 :1:5 
]
[u S11364 . 1 `S893 1 . 1 0 `S896 1 . 1 0 ]
"1854
[s S11369 . 1 `uc 1 CCPR5L 1 0 :8:0 
]
[u S11371 . 1 `S918 1 . 1 0 ]
"1873
[s S11375 . 1 `uc 1 CCPR5H 1 0 :8:0 
]
[u S11377 . 1 `S926 1 . 1 0 ]
"1883
[s S11380 . 1 `uc 1 CCP4M 1 0 :4:0 
`uc 1 DC4B 1 0 :2:4 
]
[s S11383 . 1 `uc 1 CCP4M0 1 0 :1:0 
`uc 1 CCP4M1 1 0 :1:1 
`uc 1 CCP4M2 1 0 :1:2 
`uc 1 CCP4M3 1 0 :1:3 
`uc 1 DC4B0 1 0 :1:4 
`uc 1 DC4B1 1 0 :1:5 
]
[u S11390 . 1 `S933 1 . 1 0 `S936 1 . 1 0 ]
"1955
[s S11395 . 1 `uc 1 CCPR4L 1 0 :8:0 
]
[u S11397 . 1 `S958 1 . 1 0 ]
"1974
[s S11401 . 1 `uc 1 CCPR4H 1 0 :8:0 
]
[u S11403 . 1 `S966 1 . 1 0 ]
"1984
[s S11406 . 1 `uc 1 CCP3M 1 0 :4:0 
`uc 1 DC3B 1 0 :2:4 
`uc 1 P3M 1 0 :2:6 
]
[s S11410 . 1 `uc 1 CCP3M0 1 0 :1:0 
`uc 1 CCP3M1 1 0 :1:1 
`uc 1 CCP3M2 1 0 :1:2 
`uc 1 CCP3M3 1 0 :1:3 
`uc 1 DC3B0 1 0 :1:4 
`uc 1 DC3B1 1 0 :1:5 
`uc 1 P3M0 1 0 :1:6 
`uc 1 P3M1 1 0 :1:7 
]
[u S11419 . 1 `S973 1 . 1 0 `S977 1 . 1 0 ]
"2074
[s S11424 . 1 `uc 1 CCPR3L 1 0 :8:0 
]
[u S11426 . 1 `S1004 1 . 1 0 ]
"2093
[s S11430 . 1 `uc 1 CCPR3H 1 0 :8:0 
]
[u S11432 . 1 `S1012 1 . 1 0 ]
"2103
[s S11435 . 1 `uc 1 P3DC 1 0 :7:0 
`uc 1 P3RSEN 1 0 :1:7 
]
[s S11438 . 1 `uc 1 P3DC0 1 0 :1:0 
`uc 1 P3DC1 1 0 :1:1 
`uc 1 P3DC2 1 0 :1:2 
`uc 1 P3DC3 1 0 :1:3 
`uc 1 P3DC4 1 0 :1:4 
`uc 1 P3DC5 1 0 :1:5 
`uc 1 P3DC6 1 0 :1:6 
]
[u S11446 . 1 `S1019 1 . 1 0 `S1022 1 . 1 0 ]
"2132
[s S11450 . 1 `uc 1 PSS3BD 1 0 :2:0 
`uc 1 PSS3AC 1 0 :2:2 
`uc 1 ECCP3AS 1 0 :3:4 
`uc 1 ECCP3ASE 1 0 :1:7 
]
[s S11455 . 1 `uc 1 PSS3BD0 1 0 :1:0 
`uc 1 PSS3BD1 1 0 :1:1 
`uc 1 PSS3AC0 1 0 :1:2 
`uc 1 PSS3AC1 1 0 :1:3 
`uc 1 ECCP3AS0 1 0 :1:4 
`uc 1 ECCP3AS1 1 0 :1:5 
`uc 1 ECCP3AS2 1 0 :1:6 
]
[u S11463 . 1 `S1045 1 . 1 0 `S1050 1 . 1 0 ]
"2203
[s S11467 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL 1 0 :2:6 
]
[s S11475 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[s S11479 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL03 1 0 :1:6 
]
[s S11482 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CMPL13 1 0 :1:7 
]
[s S11485 . 1 `uc 1 STRA3 1 0 :1:0 
]
[s S11487 . 1 `uc 1 . 1 0 :1:0 
`uc 1 STRB3 1 0 :1:1 
]
[s S11490 . 1 `uc 1 . 1 0 :2:0 
`uc 1 STRC3 1 0 :1:2 
]
[s S11493 . 1 `uc 1 . 1 0 :3:0 
`uc 1 STRD3 1 0 :1:3 
]
[s S11496 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STRSYNC3 1 0 :1:4 
]
[u S11499 . 1 `S1075 1 . 1 0 `S1083 1 . 1 0 `S1087 1 . 1 0 `S1090 1 . 1 0 `S1093 1 . 1 0 `S1095 1 . 1 0 `S1098 1 . 1 0 `S1101 1 . 1 0 `S1104 1 . 1 0 ]
"2310
[s S11510 . 1 `uc 1 T8CKPS 1 0 :2:0 
`uc 1 TMR8ON 1 0 :1:2 
`uc 1 T8OUTPS 1 0 :4:3 
]
[s S11514 . 1 `uc 1 T8CKPS0 1 0 :1:0 
`uc 1 T8CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T8OUTPS0 1 0 :1:3 
`uc 1 T8OUTPS1 1 0 :1:4 
`uc 1 T8OUTPS2 1 0 :1:5 
`uc 1 T8OUTPS3 1 0 :1:6 
]
[u S11522 . 1 `S1150 1 . 1 0 `S1154 1 . 1 0 ]
"2459
[s S11527 . 1 `uc 1 PR8 1 0 :8:0 
]
[u S11529 . 1 `S1179 1 . 1 0 ]
"2478
[s S11533 . 1 `uc 1 TMR8 1 0 :8:0 
]
[u S11535 . 1 `S1187 1 . 1 0 ]
"2488
[s S11538 . 1 `uc 1 T6CKPS 1 0 :2:0 
`uc 1 TMR6ON 1 0 :1:2 
`uc 1 T6OUTPS 1 0 :4:3 
]
[s S11542 . 1 `uc 1 T6CKPS0 1 0 :1:0 
`uc 1 T6CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T6OUTPS0 1 0 :1:3 
`uc 1 T6OUTPS1 1 0 :1:4 
`uc 1 T6OUTPS2 1 0 :1:5 
`uc 1 T6OUTPS3 1 0 :1:6 
]
[u S11550 . 1 `S1194 1 . 1 0 `S1198 1 . 1 0 ]
"2567
[s S11555 . 1 `uc 1 PR6 1 0 :8:0 
]
[u S11557 . 1 `S1223 1 . 1 0 ]
"2586
[s S11561 . 1 `uc 1 TMR6 1 0 :8:0 
]
[u S11563 . 1 `S1231 1 . 1 0 ]
"2596
[s S11566 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T5GGO_NOT_T5DONE 1 0 :1:3 
]
[s S11569 . 1 `uc 1 T5GSS 1 0 :2:0 
`uc 1 T5GVAL 1 0 :1:2 
`uc 1 T5GGO_nT5DONE 1 0 :1:3 
`uc 1 T5GSPM 1 0 :1:4 
`uc 1 T5GTM 1 0 :1:5 
`uc 1 T5GPOL 1 0 :1:6 
`uc 1 TMR5GE 1 0 :1:7 
]
[s S11577 . 1 `uc 1 T5GSS0 1 0 :1:0 
`uc 1 T5GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T5GGO 1 0 :1:3 
]
[s S11582 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_T5DONE 1 0 :1:3 
]
[s S11585 . 1 `uc 1 . 1 0 :3:0 
`uc 1 nT5DONE 1 0 :1:3 
]
[s S11588 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T5DONE 1 0 :1:3 
]
[u S11591 . 1 `S1238 1 . 1 0 `S1241 1 . 1 0 `S1249 1 . 1 0 `S1254 1 . 1 0 `S1257 1 . 1 0 `S1260 1 . 1 0 ]
"2643
[s S11599 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T5SYNC 1 0 :1:2 
]
[s S11602 . 1 `uc 1 TMR5ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 nT5SYNC 1 0 :1:2 
`uc 1 T5OSCEN 1 0 :1:3 
`uc 1 T5CKPS 1 0 :2:4 
`uc 1 TMR5CS 1 0 :2:6 
]
[s S11609 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T5CKPS0 1 0 :1:4 
`uc 1 T5CKPS1 1 0 :1:5 
`uc 1 TMR5CS0 1 0 :1:6 
`uc 1 TMR5CS1 1 0 :1:7 
]
[s S11615 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD165 1 0 :1:1 
]
[s S11618 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN5 1 0 :1:3 
]
[u S11621 . 1 `S1296 1 . 1 0 `S1299 1 . 1 0 `S1306 1 . 1 0 `S1312 1 . 1 0 `S1315 1 . 1 0 ]
"2820
[s S11629 . 1 `uc 1 TMR5L 1 0 :8:0 
]
[u S11631 . 1 `S1348 1 . 1 0 ]
"2839
[s S11635 . 1 `uc 1 TMR5H 1 0 :8:0 
]
[u S11637 . 1 `S1356 1 . 1 0 ]
"2849
[s S11640 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S11647 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S11653 . 1 `uc 1 CCH03 1 0 :1:0 
]
[s S11655 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH13 1 0 :1:1 
]
[s S11658 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE3 1 0 :1:6 
]
[s S11661 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON3 1 0 :1:7 
]
[s S11664 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL3 1 0 :1:5 
]
[s S11667 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF3 1 0 :1:2 
]
[s S11670 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL03 1 0 :1:3 
]
[s S11673 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL13 1 0 :1:4 
]
[u S11676 . 1 `S1363 1 . 1 0 `S1370 1 . 1 0 `S1376 1 . 1 0 `S1378 1 . 1 0 `S1381 1 . 1 0 `S1384 1 . 1 0 `S1387 1 . 1 0 `S1390 1 . 1 0 `S1393 1 . 1 0 `S1396 1 . 1 0 ]
"2911
[s S11688 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S11694 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S11697 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S11700 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S11703 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S11706 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S11708 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S11711 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S11714 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S11717 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S11720 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S11722 . 1 `S1447 1 . 1 0 `S1453 1 . 1 0 `S1456 1 . 1 0 `S1459 1 . 1 0 `S1462 1 . 1 0 `S1465 1 . 1 0 `S1467 1 . 1 0 `S1470 1 . 1 0 `S1473 1 . 1 0 `S1476 1 . 1 0 `S1479 1 . 1 0 ]
"3057
[s S11735 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S11741 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S11744 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S11747 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S11750 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S11753 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S11755 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S11758 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S11761 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S11764 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S11767 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S11769 . 1 `S1447 1 . 1 0 `S1534 1 . 1 0 `S1537 1 . 1 0 `S1540 1 . 1 0 `S1543 1 . 1 0 `S1546 1 . 1 0 `S1548 1 . 1 0 `S1551 1 . 1 0 `S1554 1 . 1 0 `S1557 1 . 1 0 `S1560 1 . 1 0 ]
"3188
[s S11782 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S11788 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S11791 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S11794 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S11797 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S11800 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S11802 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S11805 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S11808 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S11811 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S11814 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S11816 . 1 `S1447 1 . 1 0 `S1615 1 . 1 0 `S1618 1 . 1 0 `S1621 1 . 1 0 `S1624 1 . 1 0 `S1627 1 . 1 0 `S1629 1 . 1 0 `S1632 1 . 1 0 `S1635 1 . 1 0 `S1638 1 . 1 0 `S1641 1 . 1 0 ]
"3319
[s S11829 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S11835 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S11838 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S11841 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S11844 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S11847 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S11849 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S11852 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S11855 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S11858 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S11861 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S11863 . 1 `S1447 1 . 1 0 `S1696 1 . 1 0 `S1699 1 . 1 0 `S1702 1 . 1 0 `S1705 1 . 1 0 `S1708 1 . 1 0 `S1710 1 . 1 0 `S1713 1 . 1 0 `S1716 1 . 1 0 `S1719 1 . 1 0 `S1722 1 . 1 0 ]
"3450
[s S11876 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S11882 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S11885 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S11888 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S11891 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S11894 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S11896 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S11899 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S11902 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S11905 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S11908 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S11910 . 1 `S1447 1 . 1 0 `S1777 1 . 1 0 `S1780 1 . 1 0 `S1783 1 . 1 0 `S1786 1 . 1 0 `S1789 1 . 1 0 `S1791 1 . 1 0 `S1794 1 . 1 0 `S1797 1 . 1 0 `S1800 1 . 1 0 `S1803 1 . 1 0 ]
"3581
[s S11923 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S11929 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S11932 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S11935 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S11938 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S11941 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S11943 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S11946 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S11949 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S11952 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S11955 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S11957 . 1 `S1447 1 . 1 0 `S1858 1 . 1 0 `S1861 1 . 1 0 `S1864 1 . 1 0 `S1867 1 . 1 0 `S1870 1 . 1 0 `S1872 1 . 1 0 `S1875 1 . 1 0 `S1878 1 . 1 0 `S1881 1 . 1 0 `S1884 1 . 1 0 ]
"3712
[s S11970 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S11976 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S11979 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S11982 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S11985 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S11988 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S11990 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S11993 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S11996 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S11999 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S12002 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S12004 . 1 `S1447 1 . 1 0 `S1939 1 . 1 0 `S1942 1 . 1 0 `S1945 1 . 1 0 `S1948 1 . 1 0 `S1951 1 . 1 0 `S1953 1 . 1 0 `S1956 1 . 1 0 `S1959 1 . 1 0 `S1962 1 . 1 0 `S1965 1 . 1 0 ]
"3843
[s S12017 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S12023 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S12026 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S12029 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S12032 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S12035 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S12037 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S12040 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S12043 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S12046 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S12049 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S12051 . 1 `S1447 1 . 1 0 `S2020 1 . 1 0 `S2023 1 . 1 0 `S2026 1 . 1 0 `S2029 1 . 1 0 `S2032 1 . 1 0 `S2034 1 . 1 0 `S2037 1 . 1 0 `S2040 1 . 1 0 `S2043 1 . 1 0 `S2046 1 . 1 0 ]
"3974
[s S12064 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S12070 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S12073 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S12076 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S12079 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S12082 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S12084 . 1 `S1447 1 . 1 0 `S2101 1 . 1 0 `S2104 1 . 1 0 `S2107 1 . 1 0 `S2110 1 . 1 0 `S2113 1 . 1 0 ]
"4086
[s S12092 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S12098 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S12101 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S12104 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S12107 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S12110 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S12112 . 1 `S1447 1 . 1 0 `S2149 1 . 1 0 `S2152 1 . 1 0 `S2155 1 . 1 0 `S2158 1 . 1 0 `S2161 1 . 1 0 ]
"4173
[s S12120 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S12126 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S12129 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S12132 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S12135 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S12138 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S12140 . 1 `S1447 1 . 1 0 `S2197 1 . 1 0 `S2200 1 . 1 0 `S2203 1 . 1 0 `S2206 1 . 1 0 `S2209 1 . 1 0 ]
"4260
[s S12148 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S12154 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S12157 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S12160 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S12163 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S12166 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S12168 . 1 `S1447 1 . 1 0 `S2245 1 . 1 0 `S2248 1 . 1 0 `S2251 1 . 1 0 `S2254 1 . 1 0 `S2257 1 . 1 0 ]
"4347
[s S12176 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S12182 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S12185 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S12188 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S12191 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S12194 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S12196 . 1 `S1447 1 . 1 0 `S2293 1 . 1 0 `S2296 1 . 1 0 `S2299 1 . 1 0 `S2302 1 . 1 0 `S2305 1 . 1 0 ]
"4434
[s S12204 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S12210 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S12213 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S12216 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S12219 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S12222 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S12224 . 1 `S1447 1 . 1 0 `S2341 1 . 1 0 `S2344 1 . 1 0 `S2347 1 . 1 0 `S2350 1 . 1 0 `S2353 1 . 1 0 ]
"4521
[s S12232 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S12238 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S12241 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S12244 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S12247 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S12250 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S12252 . 1 `S1447 1 . 1 0 `S2389 1 . 1 0 `S2392 1 . 1 0 `S2395 1 . 1 0 `S2398 1 . 1 0 `S2401 1 . 1 0 ]
"4608
[s S12260 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S12266 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S12269 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S12272 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S12275 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S12278 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S12280 . 1 `S1447 1 . 1 0 `S2437 1 . 1 0 `S2440 1 . 1 0 `S2443 1 . 1 0 `S2446 1 . 1 0 `S2449 1 . 1 0 ]
"4695
[s S12288 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S12296 . 1 `S2479 1 . 1 0 ]
"4765
[s S12299 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S12307 . 1 `S2498 1 . 1 0 ]
"4820
[s S12310 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S12312 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S12320 . 1 `S2517 1 . 1 0 `S2519 1 . 1 0 ]
"4873
[s S12324 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S12333 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S12335 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S12338 . 1 `S2541 1 . 1 0 `S2550 1 . 1 0 `S2552 1 . 1 0 ]
"4990
[s S12344 . 1 `uc 1 RTCVALL 1 0 :8:0 
]
[u S12346 . 1 `S2575 1 . 1 0 ]
"5000
[s S12349 . 1 `uc 1 RTCVALH 1 0 :8:0 
]
[s S12351 . 1 `uc 1 . 1 0 :6:0 
`uc 1 WAITB0 1 0 :1:6 
]
[s S12354 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WAITB1 1 0 :1:7 
]
[s S12357 . 1 `uc 1 WAITE0 1 0 :1:0 
]
[s S12359 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WAITE1 1 0 :1:1 
]
[s S12362 . 1 `uc 1 . 1 0 :2:0 
`uc 1 WAITM0 1 0 :1:2 
]
[s S12365 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WAITM1 1 0 :1:3 
]
[s S12368 . 1 `uc 1 . 1 0 :4:0 
`uc 1 WAITM2 1 0 :1:4 
]
[s S12371 . 1 `uc 1 . 1 0 :5:0 
`uc 1 WAITM3 1 0 :1:5 
]
[u S12374 . 1 `S2582 1 . 1 0 `S2584 1 . 1 0 `S2587 1 . 1 0 `S2590 1 . 1 0 `S2592 1 . 1 0 `S2595 1 . 1 0 `S2598 1 . 1 0 `S2601 1 . 1 0 `S2604 1 . 1 0 ]
"5050
[s S12385 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RTSECSEL0 1 0 :1:1 
`uc 1 RTSECSEL1 1 0 :1:2 
]
[u S12389 . 1 `S2643 1 . 1 0 ]
"5111
[s S12392 . 1 `uc 1 RODIV 1 0 :4:0 
`uc 1 ROSEL 1 0 :1:4 
`uc 1 ROSSLP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 ROON 1 0 :1:7 
]
[s S12398 . 1 `uc 1 RODIV0 1 0 :1:0 
`uc 1 RODIV1 1 0 :1:1 
`uc 1 RODIV2 1 0 :1:2 
`uc 1 RODIV3 1 0 :1:3 
]
[u S12403 . 1 `S2654 1 . 1 0 `S2660 1 . 1 0 ]
"5145
[s S12407 . 1 `uc 1 CAL 1 0 :8:0 
]
[s S12409 . 1 `uc 1 CAL0 1 0 :1:0 
`uc 1 CAL1 1 0 :1:1 
`uc 1 CAL2 1 0 :1:2 
`uc 1 CAL3 1 0 :1:3 
`uc 1 CAL4 1 0 :1:4 
`uc 1 CAL5 1 0 :1:5 
`uc 1 CAL6 1 0 :1:6 
`uc 1 CAL7 1 0 :1:7 
]
[u S12418 . 1 `S2680 1 . 1 0 `S2682 1 . 1 0 ]
"5209
[s S12422 . 1 `uc 1 RTCPTR0 1 0 :1:0 
`uc 1 RTCPTR1 1 0 :1:1 
`uc 1 RTCOE 1 0 :1:2 
`uc 1 HALFSEC 1 0 :1:3 
`uc 1 RTCSYNC 1 0 :1:4 
`uc 1 RTCWREN 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 RTCEN 1 0 :1:7 
]
[u S12431 . 1 `S2706 1 . 1 0 ]
"5275
[s S12434 . 1 `uc 1 SPI1OD 1 0 :1:0 
`uc 1 SPI2OD 1 0 :1:1 
]
[u S12437 . 1 `S2727 1 . 1 0 ]
"5325
[s S12440 . 1 `uc 1 U1OD 1 0 :1:0 
`uc 1 U2OD 1 0 :1:1 
`uc 1 CCP9OD 1 0 :1:2 
`uc 1 CCP10OD 1 0 :1:3 
]
[u S12445 . 1 `S2736 1 . 1 0 ]
"5352
[s S12448 . 1 `uc 1 ECCP1OD 1 0 :1:0 
`uc 1 ECCP2OD 1 0 :1:1 
`uc 1 ECCP3OD 1 0 :1:2 
`uc 1 CCP4OD 1 0 :1:3 
`uc 1 CCP5OD 1 0 :1:4 
`uc 1 CCP6OD 1 0 :1:5 
`uc 1 CCP7OD 1 0 :1:6 
`uc 1 CCP8OD 1 0 :1:7 
]
[u S12457 . 1 `S2749 1 . 1 0 ]
"5437
[s S12461 . 1 `uc 1 ALRMVALL 1 0 :8:0 
]
[u S12463 . 1 `S2771 1 . 1 0 ]
"5456
[s S12467 . 1 `uc 1 ALRMVALH 1 0 :8:0 
]
[u S12469 . 1 `S2779 1 . 1 0 ]
"5466
[s S12472 . 1 `uc 1 ARPT 1 0 :8:0 
]
[s S12474 . 1 `uc 1 ARPT0 1 0 :1:0 
`uc 1 ARPT1 1 0 :1:1 
`uc 1 ARPT2 1 0 :1:2 
`uc 1 ARPT3 1 0 :1:3 
`uc 1 ARPT4 1 0 :1:4 
`uc 1 ARPT5 1 0 :1:5 
`uc 1 ARPT6 1 0 :1:6 
`uc 1 ARPT7 1 0 :1:7 
]
[u S12483 . 1 `S2786 1 . 1 0 `S2788 1 . 1 0 ]
"5495
[s S12487 . 1 `uc 1 ALRMPTR 1 0 :2:0 
`uc 1 AMASK 1 0 :4:2 
`uc 1 CHIME 1 0 :1:6 
`uc 1 ALRMEN 1 0 :1:7 
]
[s S12492 . 1 `uc 1 ALRMPTR0 1 0 :1:0 
`uc 1 ALRMPTR1 1 0 :1:1 
`uc 1 AMASK0 1 0 :1:2 
`uc 1 AMASK1 1 0 :1:3 
`uc 1 AMASK2 1 0 :1:4 
`uc 1 AMASK3 1 0 :1:5 
]
[u S12499 . 1 `S2812 1 . 1 0 `S2817 1 . 1 0 ]
"5565
[s S12503 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 PCFG4 1 0 :1:4 
]
[u S12509 . 1 `S2840 1 . 1 0 ]
"5633
[s S12512 . 1 `uc 1 PCFG8 1 0 :1:0 
`uc 1 PCFG9 1 0 :1:1 
`uc 1 PCFG10 1 0 :1:2 
`uc 1 PCFG11 1 0 :1:3 
`uc 1 PCFG12 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 VBGEN 1 0 :1:7 
]
[s S12520 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PCFG15 1 0 :1:7 
]
[u S12523 . 1 `S2855 1 . 1 0 `S2863 1 . 1 0 ]
"5682
[s S12527 . 1 `uc 1 DSPOR 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DSMCLR 1 0 :1:2 
`uc 1 DSRTC 1 0 :1:3 
`uc 1 DSWDT 1 0 :1:4 
`uc 1 DSULP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 DSFLT 1 0 :1:7 
]
[u S12536 . 1 `S2881 1 . 1 0 ]
"5738
[s S12539 . 1 `uc 1 DSINT0 1 0 :1:0 
]
[u S12541 . 1 `S2902 1 . 1 0 ]
"5782
[s S12544 . 1 `uc 1 RELEASE 1 0 :1:0 
`uc 1 DSBOR 1 0 :1:1 
`uc 1 ULPWDIS 1 0 :1:2 
]
[u S12548 . 1 `S2909 1 . 1 0 ]
"5803
[s S12551 . 1 `uc 1 RTCWDIS 1 0 :1:0 
`uc 1 DSULPEN 1 0 :1:1 
`uc 1 . 1 0 :5:2 
`uc 1 DSEN 1 0 :1:7 
]
[u S12556 . 1 `S2920 1 . 1 0 ]
"5854
[s S12560 . 1 `uc 1 DSGPR0 1 0 :8:0 
]
[u S12562 . 1 `S2934 1 . 1 0 ]
"5873
[s S12566 . 1 `uc 1 DSGPR1 1 0 :8:0 
]
[u S12568 . 1 `S2942 1 . 1 0 ]
"5883
[s S12571 . 1 `uc 1 C8TSEL 1 0 :2:0 
`uc 1 C9TSEL0 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C10TSEL0 1 0 :1:4 
]
[s S12576 . 1 `uc 1 C8TSEL0 1 0 :1:0 
`uc 1 C8TSEL1 1 0 :1:1 
]
[u S12579 . 1 `S2949 1 . 1 0 `S2954 1 . 1 0 ]
"5909
[s S12583 . 1 `uc 1 C4TSEL 1 0 :2:0 
`uc 1 C5TSEL0 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C6TSEL0 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 C7TSEL 1 0 :2:6 
]
[s S12590 . 1 `uc 1 C4TSEL0 1 0 :1:0 
`uc 1 C4TSEL1 1 0 :1:1 
`uc 1 . 1 0 :4:2 
`uc 1 C7TSEL0 1 0 :1:6 
`uc 1 C7TSEL1 1 0 :1:7 
]
[u S12596 . 1 `S2969 1 . 1 0 `S2976 1 . 1 0 ]
"5960
[s S12600 . 1 `uc 1 C1TSEL 1 0 :3:0 
`uc 1 C2TSEL 1 0 :3:3 
`uc 1 C3TSEL 1 0 :2:6 
]
[s S12604 . 1 `uc 1 C1TSEL0 1 0 :1:0 
`uc 1 C1TSEL1 1 0 :1:1 
`uc 1 C1TSEL2 1 0 :1:2 
`uc 1 C2TSEL0 1 0 :1:3 
`uc 1 C2TSEL1 1 0 :1:4 
`uc 1 C2TSEL2 1 0 :1:5 
`uc 1 C3TSEL0 1 0 :1:6 
`uc 1 C3TSEL1 1 0 :1:7 
]
[u S12613 . 1 `S2999 1 . 1 0 `S3003 1 . 1 0 ]
"6026
[s S12617 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S12623 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
]
[s S12628 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S12631 . 1 `S3029 1 . 1 0 `S3035 1 . 1 0 `S3040 1 . 1 0 ]
"6163
[s S12637 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S12639 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S12648 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S12650 . 1 `S3063 1 . 1 0 `S3065 1 . 1 0 `S3074 1 . 1 0 ]
"6192
[s S12655 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S12657 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S12661 . 1 `S3094 1 . 1 0 `S3096 1 . 1 0 ]
"6261
[s S12665 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S12673 . 1 `S3110 1 . 1 0 ]
"6301
[s S12676 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S12684 . 1 `S3129 1 . 1 0 ]
"6356
[s S12687 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S12692 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S12698 . 1 `S3148 1 . 1 0 `S3153 1 . 1 0 ]
"6410
[s S12702 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S12710 . 1 `S3174 1 . 1 0 ]
"6499
[s S12714 . 1 `uc 1 DMACNTHB 1 0 :2:0 
]
[u S12716 . 1 `S3194 1 . 1 0 ]
"6518
[s S12720 . 1 `uc 1 DMACNTLB 1 0 :8:0 
]
[u S12722 . 1 `S3202 1 . 1 0 ]
"6537
[s S12726 . 1 `uc 1 DMARCVPTRHB 1 0 :4:0 
]
[u S12728 . 1 `S3210 1 . 1 0 ]
"6556
[s S12732 . 1 `uc 1 DMARCVPTRLB 1 0 :8:0 
]
[u S12734 . 1 `S3218 1 . 1 0 ]
"6575
[s S12738 . 1 `uc 1 DMATXPTRHB 1 0 :4:0 
]
[u S12740 . 1 `S3226 1 . 1 0 ]
"6594
[s S12744 . 1 `uc 1 DMATXPTRLB 1 0 :8:0 
]
[u S12746 . 1 `S3234 1 . 1 0 ]
"6618
[s S12750 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
`uc 1 COUT3 1 0 :1:2 
]
[u S12754 . 1 `S3242 1 . 1 0 ]
"6630
[s S12757 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
`uc 1 COUT3 1 0 :1:2 
]
[u S12761 . 1 `S3242 1 . 1 0 ]
"6655
[s S12764 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S12773 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S12780 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT2 1 0 :1:5 
]
[s S12783 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN2 1 0 :1:4 
]
[s S12786 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT2 1 0 :1:6 
]
[s S12789 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK12 1 0 :1:1 
]
[s S12792 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK22 1 0 :1:2 
]
[s S12795 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK32 1 0 :1:3 
]
[s S12798 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK42 1 0 :1:4 
]
[s S12801 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK52 1 0 :1:5 
]
[s S12804 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN2 1 0 :1:7 
]
[s S12807 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN2 1 0 :1:2 
]
[s S12810 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN2 1 0 :1:3 
]
[s S12813 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN2 1 0 :1:1 
]
[s S12816 . 1 `uc 1 SEN2 1 0 :1:0 
]
[u S12818 . 1 `S3264 1 . 1 0 `S3273 1 . 1 0 `S3280 1 . 1 0 `S3283 1 . 1 0 `S3286 1 . 1 0 `S3289 1 . 1 0 `S3292 1 . 1 0 `S3295 1 . 1 0 `S3298 1 . 1 0 `S3301 1 . 1 0 `S3304 1 . 1 0 `S3307 1 . 1 0 `S3310 1 . 1 0 `S3313 1 . 1 0 `S3316 1 . 1 0 ]
"6750
[s S12835 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S12841 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S12846 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S12849 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S12852 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S12854 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S12857 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S12860 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S12863 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S12866 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S12869 . 1 `S3389 1 . 1 0 `S3395 1 . 1 0 `S3400 1 . 1 0 `S3403 1 . 1 0 `S3406 1 . 1 0 `S3408 1 . 1 0 `S3411 1 . 1 0 `S3414 1 . 1 0 `S3417 1 . 1 0 `S3420 1 . 1 0 ]
"6935
[s S12881 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S12884 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S12887 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S12896 . 1 `uc 1 BF2 1 0 :1:0 
]
[s S12898 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE2 1 0 :1:6 
]
[s S12901 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA2 1 0 :1:5 
]
[s S12904 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DATA_ADDRESS2 1 0 :1:5 
]
[s S12907 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_A2 1 0 :1:5 
]
[s S12910 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_nA2 1 0 :1:5 
]
[s S12913 . 1 `uc 1 . 1 0 :5:0 
`uc 1 I2C_DAT2 1 0 :1:5 
]
[s S12916 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ2 1 0 :1:2 
]
[s S12919 . 1 `uc 1 . 1 0 :3:0 
`uc 1 I2C_START2 1 0 :1:3 
]
[s S12922 . 1 `uc 1 . 1 0 :4:0 
`uc 1 I2C_STOP2 1 0 :1:4 
]
[s S12925 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2 1 0 :1:4 
]
[s S12928 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE2 1 0 :1:2 
]
[s S12931 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW2 1 0 :1:2 
]
[s S12934 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W2 1 0 :1:2 
]
[s S12937 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW2 1 0 :1:2 
]
[s S12940 . 1 `uc 1 . 1 0 :3:0 
`uc 1 S2 1 0 :1:3 
]
[s S12943 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP2 1 0 :1:7 
]
[s S12946 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START2 1 0 :1:3 
]
[s S12949 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP2 1 0 :1:4 
]
[s S12952 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA2 1 0 :1:1 
]
[s S12955 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nA2 1 0 :1:5 
]
[s S12958 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nADDRESS2 1 0 :1:5 
]
[s S12961 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
]
[s S12964 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE2 1 0 :1:2 
]
[u S12967 . 1 `S3469 1 . 1 0 `S3472 1 . 1 0 `S3475 1 . 1 0 `S3484 1 . 1 0 `S3486 1 . 1 0 `S3489 1 . 1 0 `S3492 1 . 1 0 `S3495 1 . 1 0 `S3498 1 . 1 0 `S3501 1 . 1 0 `S3504 1 . 1 0 `S3507 1 . 1 0 `S3510 1 . 1 0 `S3513 1 . 1 0 `S3516 1 . 1 0 `S3519 1 . 1 0 `S3522 1 . 1 0 `S3525 1 . 1 0 `S3528 1 . 1 0 `S3531 1 . 1 0 `S3534 1 . 1 0 `S3537 1 . 1 0 `S3540 1 . 1 0 `S3543 1 . 1 0 `S3546 1 . 1 0 `S3549 1 . 1 0 `S3552 1 . 1 0 ]
"7144
[s S12996 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S12998 . 1 `uc 1 MSK02 1 0 :1:0 
]
[s S13000 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK12 1 0 :1:1 
]
[s S13003 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK22 1 0 :1:2 
]
[s S13006 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK32 1 0 :1:3 
]
[s S13009 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK42 1 0 :1:4 
]
[s S13012 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK52 1 0 :1:5 
]
[s S13015 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK62 1 0 :1:6 
]
[s S13018 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK72 1 0 :1:7 
]
[u S13021 . 1 `S3670 1 . 1 0 `S3672 1 . 1 0 `S3674 1 . 1 0 `S3677 1 . 1 0 `S3680 1 . 1 0 `S3683 1 . 1 0 `S3686 1 . 1 0 `S3689 1 . 1 0 `S3692 1 . 1 0 ]
"7408
[s S13033 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[u S13042 . 1 `S3732 1 . 1 0 ]
"7469
[s S13046 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S13048 . 1 `S3754 1 . 1 0 ]
"7479
[s S13051 . 1 `uc 1 T4CKPS 1 0 :2:0 
`uc 1 TMR4ON 1 0 :1:2 
`uc 1 T4OUTPS 1 0 :4:3 
]
[s S13055 . 1 `uc 1 T4CKPS0 1 0 :1:0 
`uc 1 T4CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T4OUTPS0 1 0 :1:3 
`uc 1 T4OUTPS1 1 0 :1:4 
`uc 1 T4OUTPS2 1 0 :1:5 
`uc 1 T4OUTPS3 1 0 :1:6 
]
[u S13063 . 1 `S3761 1 . 1 0 `S3765 1 . 1 0 ]
"7558
[s S13068 . 1 `uc 1 PR4 1 0 :8:0 
]
[u S13070 . 1 `S3790 1 . 1 0 ]
"7577
[s S13074 . 1 `uc 1 TMR4 1 0 :8:0 
]
[u S13076 . 1 `S3798 1 . 1 0 ]
"7587
[s S13079 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T3SYNC 1 0 :1:2 
]
[s S13082 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 nT3SYNC 1 0 :1:2 
`uc 1 T3OSCEN 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 TMR3CS 1 0 :2:6 
]
[s S13089 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
`uc 1 TMR3CS0 1 0 :1:6 
`uc 1 TMR3CS1 1 0 :1:7 
]
[s S13095 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S13098 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN3 1 0 :1:3 
]
[s S13101 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S13104 . 1 `S3805 1 . 1 0 `S3808 1 . 1 0 `S3815 1 . 1 0 `S3821 1 . 1 0 `S3824 1 . 1 0 `S3827 1 . 1 0 ]
"7714
[s S13114 . 1 `uc 1 TMR3L 1 0 :8:0 
]
[u S13116 . 1 `S3865 1 . 1 0 ]
"7733
[s S13120 . 1 `uc 1 TMR3H 1 0 :8:0 
]
[u S13122 . 1 `S3873 1 . 1 0 ]
"7743
[s S13125 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S13134 . 1 `uc 1 ABDEN2 1 0 :1:0 
]
[s S13136 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF2 1 0 :1:7 
]
[s S13139 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG162 1 0 :1:3 
]
[s S13142 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP2 1 0 :1:5 
]
[s S13145 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL2 1 0 :1:6 
]
[s S13148 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT2 1 0 :1:6 
]
[s S13151 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP2 1 0 :1:5 
]
[s S13154 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP2 1 0 :1:4 
]
[s S13157 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP2 1 0 :1:4 
]
[s S13160 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE2 1 0 :1:1 
]
[u S13163 . 1 `S3880 1 . 1 0 `S3889 1 . 1 0 `S3891 1 . 1 0 `S3894 1 . 1 0 `S3897 1 . 1 0 `S3900 1 . 1 0 `S3903 1 . 1 0 `S3906 1 . 1 0 `S3909 1 . 1 0 `S3912 1 . 1 0 `S3915 1 . 1 0 ]
"7897
[s S13177 . 1 `uc 1 SPBRGH2 1 0 :8:0 
]
[u S13179 . 1 `S3970 1 . 1 0 ]
"7925
[s S13184 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S13193 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S13195 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S13198 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S13201 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S13204 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S13207 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S13210 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S13213 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S13216 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S13219 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S13222 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S13225 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S13228 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S13231 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S13234 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S13237 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S13240 . 1 `S3880 1 . 1 0 `S3988 1 . 1 0 `S3990 1 . 1 0 `S3993 1 . 1 0 `S3996 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 `S4005 1 . 1 0 `S4008 1 . 1 0 `S4011 1 . 1 0 `S4014 1 . 1 0 `S4017 1 . 1 0 `S4020 1 . 1 0 `S4023 1 . 1 0 `S4026 1 . 1 0 `S4029 1 . 1 0 `S4032 1 . 1 0 ]
"8005
[s S13259 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S13268 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S13270 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S13273 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S13276 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S13279 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S13282 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S13285 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S13288 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S13291 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S13294 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S13297 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S13300 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S13303 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S13306 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S13309 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S13312 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S13315 . 1 `S3880 1 . 1 0 `S3988 1 . 1 0 `S3990 1 . 1 0 `S3993 1 . 1 0 `S3996 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 `S4005 1 . 1 0 `S4008 1 . 1 0 `S4011 1 . 1 0 `S4014 1 . 1 0 `S4017 1 . 1 0 `S4020 1 . 1 0 `S4023 1 . 1 0 `S4026 1 . 1 0 `S4029 1 . 1 0 `S4032 1 . 1 0 ]
"8198
[s S13334 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S13343 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S13345 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S13348 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S13351 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S13354 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S13357 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S13360 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S13363 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S13366 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S13369 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S13372 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S13375 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S13378 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S13381 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S13384 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S13387 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S13390 . 1 `S3880 1 . 1 0 `S3988 1 . 1 0 `S3990 1 . 1 0 `S3993 1 . 1 0 `S3996 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 `S4005 1 . 1 0 `S4008 1 . 1 0 `S4011 1 . 1 0 `S4014 1 . 1 0 `S4017 1 . 1 0 `S4020 1 . 1 0 `S4023 1 . 1 0 `S4026 1 . 1 0 `S4029 1 . 1 0 `S4032 1 . 1 0 ]
"8514
[s S13411 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S13413 . 1 `S4374 1 . 1 0 ]
"8524
[s S13416 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S13418 . 1 `S4374 1 . 1 0 ]
"8537
[s S13421 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[s S13430 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
`uc 1 OSC1 1 0 :1:7 
]
[s S13439 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_SS1 1 0 :1:5 
]
[s S13442 . 1 `uc 1 C1INA 1 0 :1:0 
`uc 1 C2INA 1 0 :1:1 
`uc 1 VREF_MINUS 1 0 :1:2 
`uc 1 VREF_PLUS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 nSS1 1 0 :1:5 
`uc 1 CLKO 1 0 :1:6 
`uc 1 CLKI 1 0 :1:7 
]
[s S13451 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CVREF 1 0 :1:2 
`uc 1 C1INB 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S13457 . 1 `uc 1 RP0 1 0 :1:0 
`uc 1 RP1 1 0 :1:1 
`uc 1 C2INB 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 RCV 1 0 :1:5 
]
[s S13463 . 1 `uc 1 ULPWU 1 0 :1:0 
`uc 1 VBG 1 0 :1:1 
`uc 1 C1IND 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 RP2 1 0 :1:5 
]
[s S13469 . 1 `uc 1 . 1 0 :2:0 
`uc 1 C3INB 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 C1INC 1 0 :1:5 
]
[s S13474 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LVDIN 1 0 :1:5 
]
[s S13477 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RA4 1 0 :1:4 
]
[s S13480 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S13483 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S13485 . 1 `S4388 1 . 1 0 `S4397 1 . 1 0 `S4406 1 . 1 0 `S4409 1 . 1 0 `S4418 1 . 1 0 `S4424 1 . 1 0 `S4430 1 . 1 0 `S4436 1 . 1 0 `S4441 1 . 1 0 `S4444 1 . 1 0 `S4447 1 . 1 0 `S4450 1 . 1 0 ]
"8629
[s S13499 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S13508 . 1 `uc 1 AN12 1 0 :1:0 
`uc 1 AN10 1 0 :1:1 
`uc 1 AN8 1 0 :1:2 
`uc 1 AN9 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 KBI2 1 0 :1:6 
`uc 1 KBI3 1 0 :1:7 
]
[s S13516 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 CTED1 1 0 :1:2 
`uc 1 CTED2 1 0 :1:3 
`uc 1 KBI0 1 0 :1:4 
`uc 1 KBI1 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S13525 . 1 `uc 1 RP3 1 0 :1:0 
`uc 1 RTCC 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 SCK1 1 0 :1:4 
`uc 1 SDI1 1 0 :1:5 
`uc 1 RP9 1 0 :1:6 
`uc 1 RP10 1 0 :1:7 
]
[s S13533 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RP4 1 0 :1:1 
`uc 1 VMO 1 0 :1:2 
`uc 1 VPO 1 0 :1:3 
`uc 1 SCL1 1 0 :1:4 
`uc 1 SDA1 1 0 :1:5 
]
[s S13540 . 1 `uc 1 . 1 0 :2:0 
`uc 1 REFO 1 0 :1:2 
`uc 1 RP6 1 0 :1:3 
`uc 1 RP7 1 0 :1:4 
`uc 1 RP8 1 0 :1:5 
]
[s S13546 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C3INC 1 0 :1:1 
`uc 1 RP5 1 0 :1:2 
`uc 1 C3INA 1 0 :1:3 
`uc 1 CCP4 1 0 :1:4 
`uc 1 CCP5 1 0 :1:5 
`uc 1 CCP6 1 0 :1:6 
`uc 1 CCP7 1 0 :1:7 
]
[s S13555 . 1 `uc 1 C3IND 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 C2INC 1 0 :1:2 
]
[s S13559 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S13562 . 1 `S4530 1 . 1 0 `S4539 1 . 1 0 `S4547 1 . 1 0 `S4556 1 . 1 0 `S4564 1 . 1 0 `S4571 1 . 1 0 `S4577 1 . 1 0 `S4586 1 . 1 0 `S4590 1 . 1 0 ]
"8907
[s S13573 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S13582 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 AN11 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D_MINUS 1 0 :1:4 
`uc 1 D_PLUS 1 0 :1:5 
]
[s S13589 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_UOE 1 0 :1:1 
]
[s S13592 . 1 `uc 1 T1CKI 1 0 :1:0 
`uc 1 nUOE 1 0 :1:1 
`uc 1 CTPLS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 VM 1 0 :1:4 
`uc 1 VP 1 0 :1:5 
`uc 1 TX1 1 0 :1:6 
`uc 1 RX1 1 0 :1:7 
]
[s S13601 . 1 `uc 1 RP11 1 0 :1:0 
`uc 1 RP12 1 0 :1:1 
`uc 1 RP13 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK1 1 0 :1:6 
`uc 1 DT1 1 0 :1:7 
]
[s S13608 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RP17 1 0 :1:6 
`uc 1 SDO1 1 0 :1:7 
]
[s S13612 . 1 `uc 1 . 1 0 :2:0 
`uc 1 C2IND 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RP18 1 0 :1:7 
]
[s S13617 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP8 1 0 :1:1 
`uc 1 . 1 0 :4:2 
`uc 1 CCP9 1 0 :1:6 
`uc 1 CCP10 1 0 :1:7 
]
[s S13623 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S13626 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S13629 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S13632 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S13635 . 1 `S4667 1 . 1 0 `S4676 1 . 1 0 `S4683 1 . 1 0 `S4686 1 . 1 0 `S4695 1 . 1 0 `S4702 1 . 1 0 `S4706 1 . 1 0 `S4711 1 . 1 0 `S4717 1 . 1 0 `S4720 1 . 1 0 `S4723 1 . 1 0 `S4726 1 . 1 0 ]
"9222
[s S13649 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 BGVST 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S13655 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[u S13660 . 1 `S4805 1 . 1 0 `S4811 1 . 1 0 ]
"9426
[s S13664 . 1 `uc 1 INTLVL 1 0 :4:0 
`uc 1 DLYCYC 1 0 :4:4 
]
[s S13667 . 1 `uc 1 INTLVL0 1 0 :1:0 
`uc 1 INTLVL1 1 0 :1:1 
`uc 1 INTLVL2 1 0 :1:2 
`uc 1 INTLVL3 1 0 :1:3 
`uc 1 DLYCYC0 1 0 :1:4 
`uc 1 DLYCYC1 1 0 :1:5 
`uc 1 DLYCYC2 1 0 :1:6 
`uc 1 DLYCYC3 1 0 :1:7 
]
[u S13676 . 1 `S4831 1 . 1 0 `S4834 1 . 1 0 ]
"9496
[s S13680 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PRISD 1 0 :1:2 
`uc 1 SOSCGO 1 0 :1:3 
`uc 1 SOSCDRV 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SOSCRUN 1 0 :1:6 
]
[u S13687 . 1 `S4859 1 . 1 0 ]
"9565
[s S13690 . 1 `uc 1 DMAEN 1 0 :1:0 
`uc 1 DLYINTEN 1 0 :1:1 
`uc 1 DUPLEX0 1 0 :1:2 
`uc 1 DUPLEX1 1 0 :1:3 
`uc 1 RXINC 1 0 :1:4 
`uc 1 TXINC 1 0 :1:5 
`uc 1 SSCON0 1 0 :1:6 
`uc 1 SSCON1 1 0 :1:7 
]
[u S13699 . 1 `S4876 1 . 1 0 ]
"9606
[s S13702 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[s S13711 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S13713 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S13716 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S13719 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S13722 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S13725 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S13728 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S13731 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[u S13734 . 1 `S4897 1 . 1 0 `S4906 1 . 1 0 `S4908 1 . 1 0 `S4911 1 . 1 0 `S4914 1 . 1 0 `S4917 1 . 1 0 `S4920 1 . 1 0 `S4923 1 . 1 0 `S4926 1 . 1 0 ]
"9698
[s S13745 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S13754 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S13756 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S13759 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S13762 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S13765 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S13768 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S13771 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S13774 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S13777 . 1 `S4972 1 . 1 0 `S4981 1 . 1 0 `S4983 1 . 1 0 `S4986 1 . 1 0 `S4989 1 . 1 0 `S4992 1 . 1 0 `S4995 1 . 1 0 `S4998 1 . 1 0 `S5001 1 . 1 0 ]
"9825
[s S13788 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S13795 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S13797 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S13800 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S13803 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S13806 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S13809 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S13812 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S13815 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S13818 . 1 `S5047 1 . 1 0 `S5054 1 . 1 0 `S5056 1 . 1 0 `S5059 1 . 1 0 `S5062 1 . 1 0 `S5065 1 . 1 0 `S5068 1 . 1 0 `S5071 1 . 1 0 `S5074 1 . 1 0 ]
"9955
[s S13829 . 1 `uc 1 CCP3IE 1 0 :1:0 
`uc 1 CCP4IE 1 0 :1:1 
`uc 1 CCP5IE 1 0 :1:2 
`uc 1 CCP6IE 1 0 :1:3 
`uc 1 CCP7IE 1 0 :1:4 
`uc 1 CCP8IE 1 0 :1:5 
`uc 1 CCP9IE 1 0 :1:6 
`uc 1 CCP10IE 1 0 :1:7 
]
[u S13838 . 1 `S5118 1 . 1 0 ]
"10041
[s S13841 . 1 `uc 1 CCP3IF 1 0 :1:0 
`uc 1 CCP4IF 1 0 :1:1 
`uc 1 CCP5IF 1 0 :1:2 
`uc 1 CCP6IF 1 0 :1:3 
`uc 1 CCP7IF 1 0 :1:4 
`uc 1 CCP8IF 1 0 :1:5 
`uc 1 CCP9IF 1 0 :1:6 
`uc 1 CCP10IF 1 0 :1:7 
]
[u S13850 . 1 `S5139 1 . 1 0 ]
"10102
[s S13853 . 1 `uc 1 CCP3IP 1 0 :1:0 
`uc 1 CCP4IP 1 0 :1:1 
`uc 1 CCP5IP 1 0 :1:2 
`uc 1 CCP6IP 1 0 :1:3 
`uc 1 CCP7IP 1 0 :1:4 
`uc 1 CCP8IP 1 0 :1:5 
`uc 1 CCP9IP 1 0 :1:6 
`uc 1 CCP10IP 1 0 :1:7 
]
[s S13862 . 1 `uc 1 CCIP3IP 1 0 :1:0 
]
[u S13864 . 1 `S5160 1 . 1 0 `S5169 1 . 1 0 ]
"10166
[s S13868 . 1 `uc 1 TMR1GIE 1 0 :1:0 
`uc 1 TMR5GIE 1 0 :1:1 
`uc 1 TMR5IE 1 0 :1:2 
`uc 1 TMR6IE 1 0 :1:3 
`uc 1 TMR8IE 1 0 :1:4 
`uc 1 CM3IE 1 0 :1:5 
]
[u S13875 . 1 `S5186 1 . 1 0 ]
"10230
[s S13878 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S13887 . 1 `S5203 1 . 1 0 ]
"10281
[s S13890 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S13899 . 1 `S5224 1 . 1 0 ]
"10337
[s S13902 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S13909 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S13912 . 1 `S5245 1 . 1 0 `S5252 1 . 1 0 ]
"10400
[s S13916 . 1 `uc 1 T3GSS0 1 0 :1:0 
`uc 1 T3GSS1 1 0 :1:1 
`uc 1 T3GVAL 1 0 :1:2 
`uc 1 T3GGO_T3DONE 1 0 :1:3 
`uc 1 T3GSPM 1 0 :1:4 
`uc 1 T3GTM 1 0 :1:5 
`uc 1 T3GPOL 1 0 :1:6 
`uc 1 TMR3GE 1 0 :1:7 
]
[s S13925 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3GGO 1 0 :1:3 
]
[s S13928 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_T3DONE 1 0 :1:3 
]
[s S13931 . 1 `uc 1 . 1 0 :3:0 
`uc 1 nT3DONE 1 0 :1:3 
]
[u S13934 . 1 `S5269 1 . 1 0 `S5278 1 . 1 0 `S5281 1 . 1 0 `S5284 1 . 1 0 ]
"10463
[s S13940 . 1 `uc 1 TMR1GIF 1 0 :1:0 
`uc 1 TMR5GIF 1 0 :1:1 
`uc 1 TMR5IF 1 0 :1:2 
`uc 1 TMR6IF 1 0 :1:3 
`uc 1 TMR8IF 1 0 :1:4 
`uc 1 CM3IF 1 0 :1:5 
]
[u S13947 . 1 `S5311 1 . 1 0 ]
"10537
[s S13950 . 1 `uc 1 TMR1GIP 1 0 :1:0 
`uc 1 TMR5GIP 1 0 :1:1 
`uc 1 TMR5IP 1 0 :1:2 
`uc 1 TMR6IP 1 0 :1:3 
`uc 1 TMR8IP 1 0 :1:4 
`uc 1 CM3IP 1 0 :1:5 
]
[s S13957 . 1 `uc 1 CCH05 1 0 :1:0 
]
[s S13959 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH15 1 0 :1:1 
]
[s S13962 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL05 1 0 :1:3 
]
[s S13965 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL15 1 0 :1:4 
]
[u S13968 . 1 `S5328 1 . 1 0 `S5335 1 . 1 0 `S5337 1 . 1 0 `S5340 1 . 1 0 `S5343 1 . 1 0 ]
"10601
[s S13975 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_NOT_T1DONE 1 0 :1:3 
]
[s S13978 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nT1DONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S13987 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[s S13990 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_T1DONE 1 0 :1:3 
]
[s S13993 . 1 `uc 1 . 1 0 :3:0 
`uc 1 nT1DONE 1 0 :1:3 
]
[s S13996 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1DONE 1 0 :1:3 
]
[u S13999 . 1 `S5371 1 . 1 0 `S5374 1 . 1 0 `S5383 1 . 1 0 `S5386 1 . 1 0 `S5389 1 . 1 0 `S5392 1 . 1 0 ]
"10692
[s S14007 . 1 `uc 1 TUN 1 0 :6:0 
`uc 1 PLLEN 1 0 :1:6 
`uc 1 INTSRC 1 0 :1:7 
]
[s S14011 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S14018 . 1 `S5427 1 . 1 0 `S5431 1 . 1 0 ]
"10781
[s S14022 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S14031 . 1 `uc 1 RX9D2 1 0 :1:0 
`uc 1 OERR2 1 0 :1:1 
`uc 1 FERR2 1 0 :1:2 
`uc 1 ADDEN2 1 0 :1:3 
`uc 1 CREN2 1 0 :1:4 
`uc 1 SREN2 1 0 :1:5 
`uc 1 RX92 1 0 :1:6 
`uc 1 SPEN2 1 0 :1:7 
]
[s S14040 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_92 1 0 :1:6 
]
[s S14043 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[s S14046 . 1 `uc 1 RCD82 1 0 :1:0 
]
[u S14048 . 1 `S5453 1 . 1 0 `S5462 1 . 1 0 `S5471 1 . 1 0 `S5474 1 . 1 0 `S5477 1 . 1 0 ]
"10868
[s S14055 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
[s S14063 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[u S14068 . 1 `S5512 1 . 1 0 `S5520 1 . 1 0 ]
"10989
[s S14072 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
[s S14080 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
[u S14085 . 1 `S5542 1 . 1 0 `S5550 1 . 1 0 ]
"11065
[s S14089 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSP1IP 1 0 :1:3 
`uc 1 TX1IP 1 0 :1:4 
`uc 1 RC1IP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
]
[s S14097 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
]
[u S14102 . 1 `S5572 1 . 1 0 `S5580 1 . 1 0 ]
"11141
[s S14106 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 LVDIE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 USBIE 1 0 :1:4 
`uc 1 CM1IE 1 0 :1:5 
`uc 1 CM2IE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S14115 . 1 `uc 1 . 1 0 :2:0 
`uc 1 HLVDIE 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
]
[s S14119 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIE 1 0 :1:6 
]
[u S14122 . 1 `S5602 1 . 1 0 `S5611 1 . 1 0 `S5615 1 . 1 0 ]
"11221
[s S14127 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 LVDIF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 USBIF 1 0 :1:4 
`uc 1 CM1IF 1 0 :1:5 
`uc 1 CM2IF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S14136 . 1 `uc 1 . 1 0 :2:0 
`uc 1 HLVDIF 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
]
[s S14140 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIF 1 0 :1:6 
]
[u S14143 . 1 `S5639 1 . 1 0 `S5648 1 . 1 0 `S5652 1 . 1 0 ]
"11306
[s S14148 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 LVDIP 1 0 :1:2 
`uc 1 BCL1IP 1 0 :1:3 
`uc 1 USBIP 1 0 :1:4 
`uc 1 CM1IP 1 0 :1:5 
`uc 1 CM2IP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S14157 . 1 `uc 1 . 1 0 :2:0 
`uc 1 HLVDIP 1 0 :1:2 
`uc 1 BCLIP 1 0 :1:3 
]
[s S14161 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIP 1 0 :1:6 
]
[u S14164 . 1 `S5676 1 . 1 0 `S5685 1 . 1 0 `S5689 1 . 1 0 ]
"11391
[s S14169 . 1 `uc 1 RTCCIE 1 0 :1:0 
`uc 1 TMR3GIE 1 0 :1:1 
`uc 1 CTMUIE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TX2IE 1 0 :1:4 
`uc 1 RC2IE 1 0 :1:5 
`uc 1 BCL2IE 1 0 :1:6 
`uc 1 SSP2IE 1 0 :1:7 
]
[s S14178 . 1 `uc 1 RXB0IE 1 0 :1:0 
]
[s S14180 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
]
[s S14183 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIE 1 0 :1:1 
]
[s S14186 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TXB0IE 1 0 :1:2 
]
[s S14189 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TXB1IE 1 0 :1:3 
]
[s S14192 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXB2IE 1 0 :1:4 
]
[s S14195 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIE 1 0 :1:4 
]
[u S14198 . 1 `S5713 1 . 1 0 `S5722 1 . 1 0 `S5724 1 . 1 0 `S5727 1 . 1 0 `S5730 1 . 1 0 `S5733 1 . 1 0 `S5736 1 . 1 0 `S5739 1 . 1 0 ]
"11494
[s S14208 . 1 `uc 1 RTCCIF 1 0 :1:0 
`uc 1 TMR3GIF 1 0 :1:1 
`uc 1 CTMUIF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 BCL2IF 1 0 :1:6 
`uc 1 SSP2IF 1 0 :1:7 
]
[s S14217 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
]
[s S14220 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S14223 . 1 `S5781 1 . 1 0 `S5790 1 . 1 0 `S5793 1 . 1 0 ]
"11598
[s S14228 . 1 `uc 1 RTCCIP 1 0 :1:0 
`uc 1 TMR3GIP 1 0 :1:1 
`uc 1 CTMUIP 1 0 :1:2 
`uc 1 TMR4IP 1 0 :1:3 
`uc 1 TX2IP 1 0 :1:4 
`uc 1 RC2IP 1 0 :1:5 
`uc 1 BCL2IP 1 0 :1:6 
`uc 1 SSP2IP 1 0 :1:7 
]
[s S14237 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIP 1 0 :1:1 
]
[s S14240 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIP 1 0 :1:4 
]
[u S14243 . 1 `S5816 1 . 1 0 `S5825 1 . 1 0 `S5828 1 . 1 0 ]
"11677
[s S14248 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 WPROG 1 0 :1:5 
]
[u S14255 . 1 `S5851 1 . 1 0 ]
"11775
[s S14259 . 1 `uc 1 EECON2 1 0 :8:0 
]
[u S14261 . 1 `S5869 1 . 1 0 ]
"11785
[s S14264 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S14273 . 1 `uc 1 TX9D2 1 0 :1:0 
`uc 1 TRMT2 1 0 :1:1 
`uc 1 BRGH2 1 0 :1:2 
`uc 1 SENDB2 1 0 :1:3 
`uc 1 SYNC2 1 0 :1:4 
`uc 1 TXEN2 1 0 :1:5 
`uc 1 TX92 1 0 :1:6 
`uc 1 CSRC2 1 0 :1:7 
]
[s S14282 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_92 1 0 :1:6 
]
[s S14285 . 1 `uc 1 TXD82 1 0 :1:0 
]
[u S14287 . 1 `S5876 1 . 1 0 `S5885 1 . 1 0 `S5894 1 . 1 0 `S5897 1 . 1 0 ]
"11922
[s S14294 . 1 `uc 1 TXREG2 1 0 :8:0 
]
[u S14296 . 1 `S5929 1 . 1 0 ]
"11941
[s S14300 . 1 `uc 1 RCREG2 1 0 :8:0 
]
[u S14302 . 1 `S5937 1 . 1 0 ]
"11960
[s S14306 . 1 `uc 1 SPBRG2 1 0 :8:0 
]
[u S14308 . 1 `S5945 1 . 1 0 ]
"11984
[s S14312 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S14321 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S14327 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S14330 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S14333 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S14336 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S14345 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S14348 . 1 `S5453 1 . 1 0 `S5962 1 . 1 0 `S5968 1 . 1 0 `S5971 1 . 1 0 `S5974 1 . 1 0 `S5977 1 . 1 0 `S5986 1 . 1 0 ]
"12034
[s S14357 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S14366 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S14372 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S14375 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S14378 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S14381 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S14390 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S14393 . 1 `S5453 1 . 1 0 `S5962 1 . 1 0 `S5968 1 . 1 0 `S5971 1 . 1 0 `S5974 1 . 1 0 `S5977 1 . 1 0 `S5986 1 . 1 0 ]
"12321
[s S14403 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S14412 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S14416 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S14419 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S14422 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S14431 . 1 `S5876 1 . 1 0 `S6125 1 . 1 0 `S6129 1 . 1 0 `S6132 1 . 1 0 `S6135 1 . 1 0 ]
"12361
[s S14438 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S14447 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S14451 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S14454 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S14457 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S14466 . 1 `S5876 1 . 1 0 `S6125 1 . 1 0 `S6129 1 . 1 0 `S6132 1 . 1 0 `S6135 1 . 1 0 ]
"12608
[s S14475 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S14477 . 1 `S6244 1 . 1 0 ]
"12618
[s S14480 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S14482 . 1 `S6244 1 . 1 0 ]
"12645
[s S14487 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S14489 . 1 `S6260 1 . 1 0 ]
"12655
[s S14492 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S14494 . 1 `S6260 1 . 1 0 ]
"12682
[s S14499 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S14501 . 1 `S6276 1 . 1 0 ]
"12692
[s S14504 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S14506 . 1 `S6276 1 . 1 0 ]
"12705
[s S14509 . 1 `uc 1 IRNG 1 0 :2:0 
`uc 1 ITRIM 1 0 :6:2 
]
[s S14512 . 1 `uc 1 IRNG0 1 0 :1:0 
`uc 1 IRNG1 1 0 :1:1 
`uc 1 ITRIM0 1 0 :1:2 
`uc 1 ITRIM1 1 0 :1:3 
`uc 1 ITRIM2 1 0 :1:4 
`uc 1 ITRIM3 1 0 :1:5 
`uc 1 ITRIM4 1 0 :1:6 
`uc 1 ITRIM5 1 0 :1:7 
]
[u S14521 . 1 `S6290 1 . 1 0 `S6293 1 . 1 0 ]
"12735
[s S14525 . 1 `uc 1 EDG1STAT 1 0 :1:0 
`uc 1 EDG2STAT 1 0 :1:1 
`uc 1 EDG1SEL0 1 0 :1:2 
`uc 1 EDG1SEL1 1 0 :1:3 
`uc 1 EDG1POL 1 0 :1:4 
`uc 1 EDG2SEL0 1 0 :1:5 
`uc 1 EDG2SEL1 1 0 :1:6 
`uc 1 EDG2POL 1 0 :1:7 
]
[u S14534 . 1 `S6318 1 . 1 0 ]
"12806
[s S14537 . 1 `uc 1 CTTRIG 1 0 :1:0 
`uc 1 IDISSEN 1 0 :1:1 
`uc 1 EDGSEQEN 1 0 :1:2 
`uc 1 EDGEN 1 0 :1:3 
`uc 1 TGEN 1 0 :1:4 
`uc 1 CTMUSIDL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CTMUEN 1 0 :1:7 
]
[u S14546 . 1 `S6339 1 . 1 0 ]
"12911
[s S14550 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S14554 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S14563 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S14567 . 1 `S6361 1 . 1 0 `S6365 1 . 1 0 `S6374 1 . 1 0 ]
"12938
[s S14572 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S14576 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S14585 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S14589 . 1 `S6361 1 . 1 0 `S6365 1 . 1 0 `S6374 1 . 1 0 ]
"13103
[s S14596 . 1 `uc 1 CCPR2L 1 0 :8:0 
]
[u S14598 . 1 `S6441 1 . 1 0 ]
"13122
[s S14602 . 1 `uc 1 CCPR2H 1 0 :8:0 
]
[u S14604 . 1 `S6449 1 . 1 0 ]
"13146
[s S14608 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S14611 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S14619 . 1 `S6457 1 . 1 0 `S6460 1 . 1 0 ]
"13166
[s S14623 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S14626 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S14634 . 1 `S6457 1 . 1 0 `S6460 1 . 1 0 ]
"13229
[s S14638 . 1 `uc 1 PSS2BD 1 0 :2:0 
`uc 1 PSS2AC 1 0 :2:2 
`uc 1 ECCP2AS 1 0 :3:4 
`uc 1 ECCP2ASE 1 0 :1:7 
]
[s S14643 . 1 `uc 1 PSS2BD0 1 0 :1:0 
`uc 1 PSS2BD1 1 0 :1:1 
`uc 1 PSS2AC0 1 0 :1:2 
`uc 1 PSS2AC1 1 0 :1:3 
`uc 1 ECCP2AS0 1 0 :1:4 
`uc 1 ECCP2AS1 1 0 :1:5 
`uc 1 ECCP2AS2 1 0 :1:6 
]
[u S14651 . 1 `S6509 1 . 1 0 `S6514 1 . 1 0 ]
"13300
[s S14655 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[s S14664 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[s S14672 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL02 1 0 :1:6 
]
[s S14675 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CMPL12 1 0 :1:7 
]
[s S14678 . 1 `uc 1 P2DC02 1 0 :1:0 
]
[s S14680 . 1 `uc 1 P2DC0CON 1 0 :1:0 
]
[s S14682 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC12 1 0 :1:1 
]
[s S14685 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC1CON 1 0 :1:1 
]
[s S14688 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC22 1 0 :1:2 
]
[s S14691 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC2CON 1 0 :1:2 
]
[s S14694 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC32 1 0 :1:3 
]
[s S14697 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC3CON 1 0 :1:3 
]
[s S14700 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC42 1 0 :1:4 
]
[s S14703 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC4CON 1 0 :1:4 
]
[s S14706 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC52 1 0 :1:5 
]
[s S14709 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC5CON 1 0 :1:5 
]
[s S14712 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC62 1 0 :1:6 
]
[s S14715 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC6CON 1 0 :1:6 
]
[s S14718 . 1 `uc 1 STRA2 1 0 :1:0 
]
[s S14720 . 1 `uc 1 . 1 0 :1:0 
`uc 1 STRB2 1 0 :1:1 
]
[s S14723 . 1 `uc 1 . 1 0 :2:0 
`uc 1 STRC2 1 0 :1:2 
]
[s S14726 . 1 `uc 1 . 1 0 :3:0 
`uc 1 STRD2 1 0 :1:3 
]
[s S14729 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STRSYNC2 1 0 :1:4 
]
[u S14732 . 1 `S6539 1 . 1 0 `S6460 1 . 1 0 `S6556 1 . 1 0 `S6559 1 . 1 0 `S6562 1 . 1 0 `S6564 1 . 1 0 `S6566 1 . 1 0 `S6569 1 . 1 0 `S6572 1 . 1 0 `S6575 1 . 1 0 `S6578 1 . 1 0 `S6581 1 . 1 0 `S6584 1 . 1 0 `S6587 1 . 1 0 `S6590 1 . 1 0 `S6593 1 . 1 0 `S6596 1 . 1 0 `S6599 1 . 1 0 `S6602 1 . 1 0 `S6604 1 . 1 0 `S6607 1 . 1 0 `S6610 1 . 1 0 `S6613 1 . 1 0 ]
"13650
[s S14758 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S14762 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S14771 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S14775 . 1 `S6719 1 . 1 0 `S6723 1 . 1 0 `S6732 1 . 1 0 ]
"13677
[s S14780 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S14784 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S14793 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S14797 . 1 `S6719 1 . 1 0 `S6723 1 . 1 0 `S6732 1 . 1 0 ]
"13842
[s S14804 . 1 `uc 1 CCPR1L 1 0 :8:0 
]
[u S14806 . 1 `S6799 1 . 1 0 ]
"13861
[s S14810 . 1 `uc 1 CCPR1H 1 0 :8:0 
]
[u S14812 . 1 `S6807 1 . 1 0 ]
"13885
[s S14816 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S14819 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S14827 . 1 `S6815 1 . 1 0 `S6818 1 . 1 0 ]
"13905
[s S14831 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S14834 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S14842 . 1 `S6815 1 . 1 0 `S6818 1 . 1 0 ]
"13968
[s S14846 . 1 `uc 1 PSS1BD 1 0 :2:0 
`uc 1 PSS1AC 1 0 :2:2 
`uc 1 ECCP1AS 1 0 :3:4 
`uc 1 ECCP1ASE 1 0 :1:7 
]
[s S14851 . 1 `uc 1 PSS1BD0 1 0 :1:0 
`uc 1 PSS1BD1 1 0 :1:1 
`uc 1 PSS1AC0 1 0 :1:2 
`uc 1 PSS1AC1 1 0 :1:3 
`uc 1 ECCP1AS0 1 0 :1:4 
`uc 1 ECCP1AS1 1 0 :1:5 
`uc 1 ECCP1AS2 1 0 :1:6 
]
[u S14859 . 1 `S6867 1 . 1 0 `S6872 1 . 1 0 ]
"14098
[s S14864 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[u S14873 . 1 `S6539 1 . 1 0 ]
"14115
[s S14876 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 ULPSINK 1 0 :1:1 
`uc 1 ULPEN 1 0 :1:2 
`uc 1 DS 1 0 :1:3 
`uc 1 VBGOE 1 0 :1:4 
`uc 1 ULPLVL 1 0 :1:5 
`uc 1 LVDSTAT 1 0 :1:6 
`uc 1 REGSLP 1 0 :1:7 
]
[s S14885 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S14887 . 1 `S6919 1 . 1 0 `S6928 1 . 1 0 ]
"14174
[s S14891 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 ADCAL 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S14896 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[s S14903 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S14906 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S14909 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S14912 . 1 `S6945 1 . 1 0 `S6950 1 . 1 0 `S6957 1 . 1 0 `S6960 1 . 1 0 `S6963 1 . 1 0 ]
"14256
[s S14919 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S14922 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
`uc 1 VCFG 1 0 :2:6 
]
[s S14927 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 VCFG0 1 0 :1:6 
`uc 1 VCFG1 1 0 :1:7 
]
[s S14936 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S14939 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S14942 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S14945 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S14948 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ADCAL 1 0 :1:7 
]
[s S14951 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S14954 . 1 `S6994 1 . 1 0 `S6997 1 . 1 0 `S7002 1 . 1 0 `S7011 1 . 1 0 `S7014 1 . 1 0 `S7017 1 . 1 0 `S7020 1 . 1 0 `S7023 1 . 1 0 `S7026 1 . 1 0 ]
"14476
[s S14967 . 1 `uc 1 ADRESL 1 0 :8:0 
]
[u S14969 . 1 `S7077 1 . 1 0 ]
"14495
[s S14973 . 1 `uc 1 ADRESH 1 0 :8:0 
]
[u S14975 . 1 `S7085 1 . 1 0 ]
"14519
[s S14979 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S14988 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S14995 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S14998 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S15001 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S15004 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S15007 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S15010 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S15013 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S15016 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S15019 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S15022 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S15025 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S15028 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S15031 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S15033 . 1 `S3264 1 . 1 0 `S3273 1 . 1 0 `S7109 1 . 1 0 `S7112 1 . 1 0 `S7115 1 . 1 0 `S7118 1 . 1 0 `S7121 1 . 1 0 `S7124 1 . 1 0 `S7127 1 . 1 0 `S7130 1 . 1 0 `S7133 1 . 1 0 `S7136 1 . 1 0 `S7139 1 . 1 0 `S7142 1 . 1 0 `S7145 1 . 1 0 ]
"14595
[s S15050 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S15059 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S15066 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S15069 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S15072 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S15075 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S15078 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S15081 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S15084 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S15087 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S15090 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S15093 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S15096 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S15099 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S15102 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S15104 . 1 `S3264 1 . 1 0 `S3273 1 . 1 0 `S7109 1 . 1 0 `S7112 1 . 1 0 `S7115 1 . 1 0 `S7118 1 . 1 0 `S7121 1 . 1 0 `S7124 1 . 1 0 `S7127 1 . 1 0 `S7130 1 . 1 0 `S7133 1 . 1 0 `S7136 1 . 1 0 `S7139 1 . 1 0 `S7142 1 . 1 0 `S7145 1 . 1 0 ]
"14938
[s S15122 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S15128 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S15133 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP1 1 0 :1:4 
]
[s S15136 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN1 1 0 :1:5 
]
[s S15139 . 1 `uc 1 SSPM01 1 0 :1:0 
]
[s S15141 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
]
[s S15144 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM21 1 0 :1:2 
]
[s S15147 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM31 1 0 :1:3 
]
[s S15150 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV1 1 0 :1:6 
]
[s S15153 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL1 1 0 :1:7 
]
[u S15156 . 1 `S3389 1 . 1 0 `S3395 1 . 1 0 `S7355 1 . 1 0 `S7358 1 . 1 0 `S7361 1 . 1 0 `S7363 1 . 1 0 `S7366 1 . 1 0 `S7369 1 . 1 0 `S7372 1 . 1 0 `S7375 1 . 1 0 ]
"14989
[s S15168 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S15174 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S15179 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP1 1 0 :1:4 
]
[s S15182 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN1 1 0 :1:5 
]
[s S15185 . 1 `uc 1 SSPM01 1 0 :1:0 
]
[s S15187 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
]
[s S15190 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM21 1 0 :1:2 
]
[s S15193 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM31 1 0 :1:3 
]
[s S15196 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV1 1 0 :1:6 
]
[s S15199 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL1 1 0 :1:7 
]
[u S15202 . 1 `S3389 1 . 1 0 `S3395 1 . 1 0 `S7355 1 . 1 0 `S7358 1 . 1 0 `S7361 1 . 1 0 `S7363 1 . 1 0 `S7366 1 . 1 0 `S7369 1 . 1 0 `S7372 1 . 1 0 `S7375 1 . 1 0 ]
"15217
[s S15215 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S15218 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S15221 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S15230 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S15235 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S15240 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S15245 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S15248 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S15251 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S15256 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S15261 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S15267 . 1 `uc 1 BF1 1 0 :1:0 
]
[s S15269 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE1 1 0 :1:6 
]
[s S15272 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S15275 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S15278 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S15281 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S15284 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP1 1 0 :1:7 
]
[s S15287 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S15290 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S15293 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S15296 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S15299 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
]
[s S15302 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S15305 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S15308 . 1 `S3469 1 . 1 0 `S3472 1 . 1 0 `S3475 1 . 1 0 `S7520 1 . 1 0 `S7525 1 . 1 0 `S7530 1 . 1 0 `S7535 1 . 1 0 `S7538 1 . 1 0 `S7541 1 . 1 0 `S7546 1 . 1 0 `S7551 1 . 1 0 `S7557 1 . 1 0 `S7559 1 . 1 0 `S7562 1 . 1 0 `S7565 1 . 1 0 `S7568 1 . 1 0 `S7571 1 . 1 0 `S7574 1 . 1 0 `S7577 1 . 1 0 `S7580 1 . 1 0 `S7583 1 . 1 0 `S7586 1 . 1 0 `S7589 1 . 1 0 `S7592 1 . 1 0 `S7595 1 . 1 0 ]
"15342
[s S15335 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S15338 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S15341 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S15350 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S15355 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S15360 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S15365 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S15368 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S15371 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S15376 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S15381 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S15387 . 1 `uc 1 BF1 1 0 :1:0 
]
[s S15389 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE1 1 0 :1:6 
]
[s S15392 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S15395 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S15398 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S15401 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S15404 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP1 1 0 :1:7 
]
[s S15407 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S15410 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S15413 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S15416 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S15419 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
]
[s S15422 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S15425 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S15428 . 1 `S3469 1 . 1 0 `S3472 1 . 1 0 `S3475 1 . 1 0 `S7520 1 . 1 0 `S7525 1 . 1 0 `S7530 1 . 1 0 `S7535 1 . 1 0 `S7538 1 . 1 0 `S7541 1 . 1 0 `S7546 1 . 1 0 `S7551 1 . 1 0 `S7557 1 . 1 0 `S7559 1 . 1 0 `S7562 1 . 1 0 `S7565 1 . 1 0 `S7568 1 . 1 0 `S7571 1 . 1 0 `S7574 1 . 1 0 `S7577 1 . 1 0 `S7580 1 . 1 0 `S7583 1 . 1 0 `S7586 1 . 1 0 `S7589 1 . 1 0 `S7592 1 . 1 0 `S7595 1 . 1 0 ]
"15874
[s S15456 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S15458 . 1 `uc 1 MSK0 1 0 :1:0 
]
[s S15460 . 1 `uc 1 MSK01 1 0 :1:0 
]
[s S15462 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
]
[s S15465 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
]
[s S15468 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK2 1 0 :1:2 
]
[s S15471 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK21 1 0 :1:2 
]
[s S15474 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK3 1 0 :1:3 
]
[s S15477 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK31 1 0 :1:3 
]
[s S15480 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK4 1 0 :1:4 
]
[s S15483 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK41 1 0 :1:4 
]
[s S15486 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK5 1 0 :1:5 
]
[s S15489 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK51 1 0 :1:5 
]
[s S15492 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK6 1 0 :1:6 
]
[s S15495 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK61 1 0 :1:6 
]
[s S15498 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK7 1 0 :1:7 
]
[s S15501 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK71 1 0 :1:7 
]
[u S15504 . 1 `S3670 1 . 1 0 `S7934 1 . 1 0 `S7936 1 . 1 0 `S7938 1 . 1 0 `S7941 1 . 1 0 `S7944 1 . 1 0 `S7947 1 . 1 0 `S7950 1 . 1 0 `S7953 1 . 1 0 `S7956 1 . 1 0 `S7959 1 . 1 0 `S7962 1 . 1 0 `S7965 1 . 1 0 `S7968 1 . 1 0 `S7971 1 . 1 0 `S7974 1 . 1 0 `S7977 1 . 1 0 ]
"15946
[s S15523 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S15525 . 1 `uc 1 MSK0 1 0 :1:0 
]
[s S15527 . 1 `uc 1 MSK01 1 0 :1:0 
]
[s S15529 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
]
[s S15532 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
]
[s S15535 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK2 1 0 :1:2 
]
[s S15538 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK21 1 0 :1:2 
]
[s S15541 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK3 1 0 :1:3 
]
[s S15544 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK31 1 0 :1:3 
]
[s S15547 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK4 1 0 :1:4 
]
[s S15550 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK41 1 0 :1:4 
]
[s S15553 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK5 1 0 :1:5 
]
[s S15556 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK51 1 0 :1:5 
]
[s S15559 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK6 1 0 :1:6 
]
[s S15562 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK61 1 0 :1:6 
]
[s S15565 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK7 1 0 :1:7 
]
[s S15568 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK71 1 0 :1:7 
]
[u S15571 . 1 `S3670 1 . 1 0 `S7934 1 . 1 0 `S7936 1 . 1 0 `S7938 1 . 1 0 `S7941 1 . 1 0 `S7944 1 . 1 0 `S7947 1 . 1 0 `S7950 1 . 1 0 `S7953 1 . 1 0 `S7956 1 . 1 0 `S7959 1 . 1 0 `S7962 1 . 1 0 `S7965 1 . 1 0 `S7968 1 . 1 0 `S7971 1 . 1 0 `S7974 1 . 1 0 `S7977 1 . 1 0 ]
"16190
[s S15591 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[u S15600 . 1 `S3732 1 . 1 0 ]
"16256
[s S15605 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S15607 . 1 `S3754 1 . 1 0 ]
"16266
[s S15610 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S15612 . 1 `S3754 1 . 1 0 ]
"16279
[s S15615 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S15619 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S15627 . 1 `S8200 1 . 1 0 `S8204 1 . 1 0 ]
"16363
[s S15633 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S15635 . 1 `S8230 1 . 1 0 ]
"16373
[s S15638 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S15640 . 1 `S8230 1 . 1 0 ]
"16395
[s S15644 . 1 `uc 1 TMR2 1 0 :8:0 
]
[u S15646 . 1 `S8245 1 . 1 0 ]
"16405
[s S15649 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
[s S15652 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S15659 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S15665 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S15668 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S15671 . 1 `S8252 1 . 1 0 `S8255 1 . 1 0 `S8262 1 . 1 0 `S8268 1 . 1 0 `S8271 1 . 1 0 ]
"16523
[s S15680 . 1 `uc 1 TMR1L 1 0 :8:0 
]
[u S15682 . 1 `S8305 1 . 1 0 ]
"16542
[s S15686 . 1 `uc 1 TMR1H 1 0 :8:0 
]
[u S15688 . 1 `S8313 1 . 1 0 ]
"16552
[s S15691 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S15693 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S15696 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S15699 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S15702 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S15705 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_CM 1 0 :1:5 
]
[s S15708 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 nCM 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S15717 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 CM 1 0 :1:5 
]
[u S15724 . 1 `S8320 1 . 1 0 `S8322 1 . 1 0 `S8325 1 . 1 0 `S8328 1 . 1 0 `S8331 1 . 1 0 `S8334 1 . 1 0 `S8337 1 . 1 0 `S8346 1 . 1 0 ]
"16713
[s S15735 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S15742 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S15748 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S15750 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S15753 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S15756 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S15759 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S15762 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S15765 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S15768 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S15771 . 1 `S1363 1 . 1 0 `S1370 1 . 1 0 `S8410 1 . 1 0 `S8412 1 . 1 0 `S8415 1 . 1 0 `S8418 1 . 1 0 `S8421 1 . 1 0 `S8424 1 . 1 0 `S8427 1 . 1 0 `S8430 1 . 1 0 ]
"16766
[s S15783 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S15790 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S15796 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S15798 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S15801 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S15804 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S15807 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S15810 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S15813 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S15816 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S15819 . 1 `S1363 1 . 1 0 `S1370 1 . 1 0 `S8410 1 . 1 0 `S8412 1 . 1 0 `S8415 1 . 1 0 `S8418 1 . 1 0 `S8421 1 . 1 0 `S8424 1 . 1 0 `S8427 1 . 1 0 `S8430 1 . 1 0 ]
"17006
[s S15832 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S15839 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S15845 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S15847 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[s S15850 . 1 `uc 1 CCH01 1 0 :1:0 
]
[s S15852 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
]
[s S15855 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE1 1 0 :1:6 
]
[s S15858 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON1 1 0 :1:7 
]
[s S15861 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL1 1 0 :1:5 
]
[s S15864 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF1 1 0 :1:2 
]
[s S15867 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL01 1 0 :1:3 
]
[s S15870 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL11 1 0 :1:4 
]
[u S15873 . 1 `S1363 1 . 1 0 `S1370 1 . 1 0 `S8579 1 . 1 0 `S8581 1 . 1 0 `S8584 1 . 1 0 `S8586 1 . 1 0 `S8589 1 . 1 0 `S8592 1 . 1 0 `S8595 1 . 1 0 `S8598 1 . 1 0 `S8601 1 . 1 0 `S8604 1 . 1 0 ]
"17066
[s S15887 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S15894 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S15900 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S15902 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[s S15905 . 1 `uc 1 CCH01 1 0 :1:0 
]
[s S15907 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
]
[s S15910 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE1 1 0 :1:6 
]
[s S15913 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON1 1 0 :1:7 
]
[s S15916 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL1 1 0 :1:5 
]
[s S15919 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF1 1 0 :1:2 
]
[s S15922 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL01 1 0 :1:3 
]
[s S15925 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL11 1 0 :1:4 
]
[u S15928 . 1 `S1363 1 . 1 0 `S1370 1 . 1 0 `S8579 1 . 1 0 `S8581 1 . 1 0 `S8584 1 . 1 0 `S8586 1 . 1 0 `S8589 1 . 1 0 `S8592 1 . 1 0 `S8595 1 . 1 0 `S8598 1 . 1 0 `S8601 1 . 1 0 `S8604 1 . 1 0 ]
"17224
[s S15942 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 FLTS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S15948 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S15955 . 1 `S8758 1 . 1 0 `S8764 1 . 1 0 ]
"17479
[s S15961 . 1 `uc 1 TMR0L 1 0 :8:0 
]
[u S15963 . 1 `S8816 1 . 1 0 ]
"17498
[s S15967 . 1 `uc 1 TMR0H 1 0 :8:0 
]
[u S15969 . 1 `S8824 1 . 1 0 ]
"17508
[s S15972 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S15978 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S15980 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S15983 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S15986 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S15989 . 1 `S8831 1 . 1 0 `S8837 1 . 1 0 `S8839 1 . 1 0 `S8842 1 . 1 0 `S8845 1 . 1 0 ]
"17601
[s S15998 . 1 `uc 1 FSR2L 1 0 :8:0 
]
[u S16000 . 1 `S8874 1 . 1 0 ]
"17626
[s S16005 . 1 `uc 1 PLUSW2 1 0 :8:0 
]
[u S16007 . 1 `S8883 1 . 1 0 ]
"17645
[s S16011 . 1 `uc 1 PREINC2 1 0 :8:0 
]
[u S16013 . 1 `S8891 1 . 1 0 ]
"17664
[s S16017 . 1 `uc 1 POSTDEC2 1 0 :8:0 
]
[u S16019 . 1 `S8899 1 . 1 0 ]
"17683
[s S16023 . 1 `uc 1 POSTINC2 1 0 :8:0 
]
[u S16025 . 1 `S8907 1 . 1 0 ]
"17702
[s S16029 . 1 `uc 1 INDF2 1 0 :8:0 
]
[u S16031 . 1 `S8915 1 . 1 0 ]
"17733
[s S16037 . 1 `uc 1 FSR1L 1 0 :8:0 
]
[u S16039 . 1 `S8925 1 . 1 0 ]
"17758
[s S16044 . 1 `uc 1 PLUSW1 1 0 :8:0 
]
[u S16046 . 1 `S8934 1 . 1 0 ]
"17777
[s S16050 . 1 `uc 1 PREINC1 1 0 :8:0 
]
[u S16052 . 1 `S8942 1 . 1 0 ]
"17796
[s S16056 . 1 `uc 1 POSTDEC1 1 0 :8:0 
]
[u S16058 . 1 `S8950 1 . 1 0 ]
"17815
[s S16062 . 1 `uc 1 POSTINC1 1 0 :8:0 
]
[u S16064 . 1 `S8958 1 . 1 0 ]
"17834
[s S16068 . 1 `uc 1 INDF1 1 0 :8:0 
]
[u S16070 . 1 `S8966 1 . 1 0 ]
"17853
[s S16074 . 1 `uc 1 WREG 1 0 :8:0 
]
[u S16076 . 1 `S8974 1 . 1 0 ]
"17878
[s S16081 . 1 `uc 1 FSR0L 1 0 :8:0 
]
[u S16083 . 1 `S8983 1 . 1 0 ]
"17903
[s S16088 . 1 `uc 1 PLUSW0 1 0 :8:0 
]
[u S16090 . 1 `S8992 1 . 1 0 ]
"17922
[s S16094 . 1 `uc 1 PREINC0 1 0 :8:0 
]
[u S16096 . 1 `S9000 1 . 1 0 ]
"17941
[s S16100 . 1 `uc 1 POSTDEC0 1 0 :8:0 
]
[u S16102 . 1 `S9008 1 . 1 0 ]
"17960
[s S16106 . 1 `uc 1 POSTINC0 1 0 :8:0 
]
[u S16108 . 1 `S9016 1 . 1 0 ]
"17979
[s S16112 . 1 `uc 1 INDF0 1 0 :8:0 
]
[u S16114 . 1 `S9024 1 . 1 0 ]
"17989
[s S16117 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 INT3IF 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 INT3IE 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S16126 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 INT3F 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 INT3E 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S16135 . 1 `S9031 1 . 1 0 `S9040 1 . 1 0 ]
"18025
[s S16139 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S16142 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 INT3IP 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 INTEDG3 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S16151 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT3P 1 0 :1:1 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S16157 . 1 `S9071 1 . 1 0 `S9074 1 . 1 0 `S9083 1 . 1 0 ]
"18338
[s S16164 . 1 `uc 1 PRODL 1 0 :8:0 
]
[u S16166 . 1 `S9191 1 . 1 0 ]
"18357
[s S16170 . 1 `uc 1 PRODH 1 0 :8:0 
]
[u S16172 . 1 `S9199 1 . 1 0 ]
"18376
[s S16176 . 1 `uc 1 TABLAT 1 0 :8:0 
]
[u S16178 . 1 `S9207 1 . 1 0 ]
"18403
[s S16183 . 1 `uc 1 TBLPTRL 1 0 :8:0 
]
[u S16185 . 1 `S9216 1 . 1 0 ]
"18422
[s S16189 . 1 `uc 1 TBLPTRH 1 0 :8:0 
]
[u S16191 . 1 `S9224 1 . 1 0 ]
"18462
[s S16198 . 1 `uc 1 PCL 1 0 :8:0 
]
[u S16200 . 1 `S9235 1 . 1 0 ]
"18481
[s S16204 . 1 `uc 1 PCH 1 0 :8:0 
]
[u S16206 . 1 `S9243 1 . 1 0 ]
"18500
[s S16210 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S16215 . 1 `uc 1 SP0 1 0 :1:0 
`uc 1 SP1 1 0 :1:1 
`uc 1 SP2 1 0 :1:2 
`uc 1 SP3 1 0 :1:3 
`uc 1 SP4 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 STKOVF 1 0 :1:7 
]
[u S16223 . 1 `S9251 1 . 1 0 `S9256 1 . 1 0 ]
"18585
[s S16229 . 1 `uc 1 TOSL 1 0 :8:0 
]
[u S16231 . 1 `S9283 1 . 1 0 ]
"18604
[s S16235 . 1 `uc 1 TOSH 1 0 :8:0 
]
[u S16237 . 1 `S9291 1 . 1 0 ]
"21291
[s S17570 . 1 `uc 1 Cap4OVF 1 0 :1:0 
`uc 1 Cap5OVF 1 0 :1:1 
`uc 1 Cap6OVF 1 0 :1:2 
`uc 1 Cap7OVF 1 0 :1:3 
`uc 1 Cap8OVF 1 0 :1:4 
`uc 1 ECap1OVF 1 0 :1:5 
`uc 1 ECap2OVF 1 0 :1:6 
`uc 1 ECap3OVF 1 0 :1:7 
]
[u S17579 capstatus 1 `S17570 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"13 C:\Program Files (x86)\Microchip\xc8\v1.10\include\stddef.h
[s S17594 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S17600 USART1 1 `uc 1 val 1 0 `S17594 1 . 1 0 ]
"212 C:\Program Files (x86)\Microchip\xc8\v1.10\include\plib\usart.h
[s S17611 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S17617 USART2 1 `uc 1 val 1 0 `S17594 1 . 1 0 ]
"5 Interrupts.c
[v F9623 `(v  1 t 0 ]
"5009 C:\Program Files (x86)\Microchip\xc8\v1.10\include\pic18f27j53.h
[s S17788 puzzleStruct 33 `[16]uc 1 outputDef 16 0 `[16]uc 1 inputDef 16 16 `uc 1 curState 1 32 ]
[s S17792 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S17801 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S17803 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S17806 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S17809 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S17812 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S17815 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S17818 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S17821 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S17824 . 1 `S4972 1 . 1 0 `S4981 1 . 1 0 `S4983 1 . 1 0 `S4986 1 . 1 0 `S4989 1 . 1 0 `S4992 1 . 1 0 `S4995 1 . 1 0 `S4998 1 . 1 0 `S5001 1 . 1 0 ]
"9825
[s S17835 . 1 `uc 1 TRIGSEL 1 0 :2:0 
]
[s S17837 . 1 `uc 1 SRC0 1 0 :1:0 
`uc 1 SRC1 1 0 :1:1 
]
[s S17840 . 1 `uc 1 TRIGSEL0 1 0 :1:0 
`uc 1 TRIGSEL1 1 0 :1:1 
]
[s S17843 . 1 `uc 1 SRC 1 0 :2:0 
]
[u S17845 . 1 `S198 1 . 1 0 `S200 1 . 1 0 `S203 1 . 1 0 `S206 1 . 1 0 ]
"104
[s S17852 . 1 `uc 1 ADCMD 1 0 :1:0 
`uc 1 SPI1MD 1 0 :1:1 
`uc 1 SPI2MD 1 0 :1:2 
`uc 1 UART1MD 1 0 :1:3 
`uc 1 UART2MD 1 0 :1:4 
`uc 1 ECCP1MD 1 0 :1:5 
`uc 1 ECCP2MD 1 0 :1:6 
`uc 1 ECCP3MD 1 0 :1:7 
]
[s S17861 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDMSSP1 1 0 :1:1 
`uc 1 PMDMSSP2 1 0 :1:2 
`uc 1 PMDUART1 1 0 :1:3 
`uc 1 PMDUART2 1 0 :1:4 
`uc 1 PMDECCP1 1 0 :1:5 
`uc 1 PMDECCP2 1 0 :1:6 
`uc 1 PMDECCP3 1 0 :1:7 
]
[s S17870 . 1 `uc 1 PMDADC 1 0 :1:0 
`uc 1 PMDMSSP 1 0 :2:1 
`uc 1 PMDUART 1 0 :2:3 
`uc 1 PMDECCP 1 0 :3:5 
]
[s S17875 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SPIMD 1 0 :2:1 
`uc 1 UARTMD 1 0 :2:3 
`uc 1 ECCPMD 1 0 :3:5 
]
[u S17880 . 1 `S225 1 . 1 0 `S234 1 . 1 0 `S243 1 . 1 0 `S248 1 . 1 0 ]
"143
[s S17886 . 1 `uc 1 ADCMD 1 0 :1:0 
`uc 1 SPI1MD 1 0 :1:1 
`uc 1 SPI2MD 1 0 :1:2 
`uc 1 UART1MD 1 0 :1:3 
`uc 1 UART2MD 1 0 :1:4 
`uc 1 ECCP1MD 1 0 :1:5 
`uc 1 ECCP2MD 1 0 :1:6 
`uc 1 ECCP3MD 1 0 :1:7 
]
[s S17895 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDMSSP1 1 0 :1:1 
`uc 1 PMDMSSP2 1 0 :1:2 
`uc 1 PMDUART1 1 0 :1:3 
`uc 1 PMDUART2 1 0 :1:4 
`uc 1 PMDECCP1 1 0 :1:5 
`uc 1 PMDECCP2 1 0 :1:6 
`uc 1 PMDECCP3 1 0 :1:7 
]
[s S17904 . 1 `uc 1 PMDADC 1 0 :1:0 
`uc 1 PMDMSSP 1 0 :2:1 
`uc 1 PMDUART 1 0 :2:3 
`uc 1 PMDECCP 1 0 :3:5 
]
[s S17909 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SPIMD 1 0 :2:1 
`uc 1 UARTMD 1 0 :2:3 
`uc 1 ECCPMD 1 0 :3:5 
]
[u S17914 . 1 `S225 1 . 1 0 `S234 1 . 1 0 `S243 1 . 1 0 `S248 1 . 1 0 ]
"409
[s S17921 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TMR1MD 1 0 :1:1 
`uc 1 TMR2MD 1 0 :1:2 
`uc 1 TMR3MD 1 0 :1:3 
`uc 1 TMR4MD 1 0 :1:4 
`uc 1 RTCCMD 1 0 :1:5 
`uc 1 CTMUMD 1 0 :1:6 
]
[s S17929 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDTMR1 1 0 :1:1 
`uc 1 PMDTMR2 1 0 :1:2 
`uc 1 PMDTMR3 1 0 :1:3 
`uc 1 PMDTMR4 1 0 :1:4 
]
[s S17935 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDTMR 1 0 :4:1 
`uc 1 PMDRTCC 1 0 :1:5 
`uc 1 PMDCTMU 1 0 :1:6 
]
[s S17940 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TMRMD 1 0 :4:1 
]
[u S17943 . 1 `S350 1 . 1 0 `S358 1 . 1 0 `S364 1 . 1 0 `S369 1 . 1 0 ]
"442
[s S17949 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TMR1MD 1 0 :1:1 
`uc 1 TMR2MD 1 0 :1:2 
`uc 1 TMR3MD 1 0 :1:3 
`uc 1 TMR4MD 1 0 :1:4 
`uc 1 RTCCMD 1 0 :1:5 
`uc 1 CTMUMD 1 0 :1:6 
]
[s S17957 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDTMR1 1 0 :1:1 
`uc 1 PMDTMR2 1 0 :1:2 
`uc 1 PMDTMR3 1 0 :1:3 
`uc 1 PMDTMR4 1 0 :1:4 
]
[s S17963 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDTMR 1 0 :4:1 
`uc 1 PMDRTCC 1 0 :1:5 
`uc 1 PMDCTMU 1 0 :1:6 
]
[s S17968 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TMRMD 1 0 :4:1 
]
[u S17971 . 1 `S350 1 . 1 0 `S358 1 . 1 0 `S364 1 . 1 0 `S369 1 . 1 0 ]
"622
[s S17978 . 1 `uc 1 CMP1MD 1 0 :1:0 
`uc 1 CMP2MD 1 0 :1:1 
`uc 1 CMP3MD 1 0 :1:2 
`uc 1 TMR5MD 1 0 :1:3 
`uc 1 TMR6MD 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 TMR8MD 1 0 :1:6 
]
[s S17986 . 1 `uc 1 PMDCMP1 1 0 :1:0 
`uc 1 PMDCMP2 1 0 :1:1 
`uc 1 PMDCMP3 1 0 :1:2 
]
[s S17990 . 1 `uc 1 PMDCMP 1 0 :3:0 
`uc 1 PMDTMR5 1 0 :1:3 
`uc 1 PMDTMR6 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PMDTMR8 1 0 :1:6 
]
[s S17996 . 1 `uc 1 CMPMD 1 0 :3:0 
]
[u S17998 . 1 `S451 1 . 1 0 `S459 1 . 1 0 `S463 1 . 1 0 `S469 1 . 1 0 ]
"653
[s S18004 . 1 `uc 1 CMP1MD 1 0 :1:0 
`uc 1 CMP2MD 1 0 :1:1 
`uc 1 CMP3MD 1 0 :1:2 
`uc 1 TMR5MD 1 0 :1:3 
`uc 1 TMR6MD 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 TMR8MD 1 0 :1:6 
]
[s S18012 . 1 `uc 1 PMDCMP1 1 0 :1:0 
`uc 1 PMDCMP2 1 0 :1:1 
`uc 1 PMDCMP3 1 0 :1:2 
]
[s S18016 . 1 `uc 1 PMDCMP 1 0 :3:0 
`uc 1 PMDTMR5 1 0 :1:3 
`uc 1 PMDTMR6 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PMDTMR8 1 0 :1:6 
]
[s S18022 . 1 `uc 1 CMPMD 1 0 :3:0 
]
[u S18024 . 1 `S451 1 . 1 0 `S459 1 . 1 0 `S463 1 . 1 0 `S469 1 . 1 0 ]
"831
[s S18031 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP4MD 1 0 :1:1 
`uc 1 CCP5MD 1 0 :1:2 
`uc 1 CCP6MD 1 0 :1:3 
`uc 1 CCP7MD 1 0 :1:4 
`uc 1 CCP8MD 1 0 :1:5 
`uc 1 CCP9MD 1 0 :1:6 
`uc 1 CCP10MD 1 0 :1:7 
]
[s S18040 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDCCP4 1 0 :1:1 
`uc 1 PMDCCP5 1 0 :1:2 
`uc 1 PMDCCP6 1 0 :1:3 
`uc 1 PMDCCP7 1 0 :1:4 
`uc 1 PMDCCP8 1 0 :1:5 
`uc 1 PMDCCP9 1 0 :1:6 
`uc 1 PMDCCP10 1 0 :1:7 
]
[s S18049 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDCCP 1 0 :7:1 
]
[s S18052 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCPMD 1 0 :7:1 
]
[u S18055 . 1 `S544 1 . 1 0 `S553 1 . 1 0 `S562 1 . 1 0 `S565 1 . 1 0 ]
"866
[s S18061 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP4MD 1 0 :1:1 
`uc 1 CCP5MD 1 0 :1:2 
`uc 1 CCP6MD 1 0 :1:3 
`uc 1 CCP7MD 1 0 :1:4 
`uc 1 CCP8MD 1 0 :1:5 
`uc 1 CCP9MD 1 0 :1:6 
`uc 1 CCP10MD 1 0 :1:7 
]
[s S18070 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDCCP4 1 0 :1:1 
`uc 1 PMDCCP5 1 0 :1:2 
`uc 1 PMDCCP6 1 0 :1:3 
`uc 1 PMDCCP7 1 0 :1:4 
`uc 1 PMDCCP8 1 0 :1:5 
`uc 1 PMDCCP9 1 0 :1:6 
`uc 1 PMDCCP10 1 0 :1:7 
]
[s S18079 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDCCP 1 0 :7:1 
]
[s S18082 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCPMD 1 0 :7:1 
]
[u S18085 . 1 `S544 1 . 1 0 `S553 1 . 1 0 `S562 1 . 1 0 `S565 1 . 1 0 ]
"979
[s S18091 . 1 `uc 1 IOLOCK 1 0 :1:0 
]
[u S18093 . 1 `S652 1 . 1 0 ]
"1280
[s S18130 . 1 `uc 1 CCP10M 1 0 :4:0 
`uc 1 DC10B 1 0 :2:4 
]
[s S18133 . 1 `uc 1 CCP10M0 1 0 :1:0 
`uc 1 CCP10M1 1 0 :1:1 
`uc 1 CCP10M2 1 0 :1:2 
`uc 1 CCP10M3 1 0 :1:3 
`uc 1 DC10B0 1 0 :1:4 
`uc 1 DC10B1 1 0 :1:5 
]
[u S18140 . 1 `S693 1 . 1 0 `S696 1 . 1 0 ]
"1349
[s S18145 . 1 `uc 1 CCPR10L 1 0 :8:0 
]
[u S18147 . 1 `S718 1 . 1 0 ]
"1368
[s S18151 . 1 `uc 1 CCPR10H 1 0 :8:0 
]
[u S18153 . 1 `S726 1 . 1 0 ]
"1378
[s S18156 . 1 `uc 1 CCP9M 1 0 :4:0 
`uc 1 DC9B 1 0 :2:4 
]
[s S18159 . 1 `uc 1 CCP9M0 1 0 :1:0 
`uc 1 CCP9M1 1 0 :1:1 
`uc 1 CCP9M2 1 0 :1:2 
`uc 1 CCP9M3 1 0 :1:3 
`uc 1 DC9B0 1 0 :1:4 
`uc 1 DC9B1 1 0 :1:5 
]
[u S18166 . 1 `S733 1 . 1 0 `S736 1 . 1 0 ]
"1450
[s S18171 . 1 `uc 1 CCPR9L 1 0 :8:0 
]
[u S18173 . 1 `S758 1 . 1 0 ]
"1469
[s S18177 . 1 `uc 1 CCPR9H 1 0 :8:0 
]
[u S18179 . 1 `S766 1 . 1 0 ]
"1479
[s S18182 . 1 `uc 1 CCP8M 1 0 :4:0 
`uc 1 DC8B 1 0 :2:4 
]
[s S18185 . 1 `uc 1 CCP8M0 1 0 :1:0 
`uc 1 CCP8M1 1 0 :1:1 
`uc 1 CCP8M2 1 0 :1:2 
`uc 1 CCP8M3 1 0 :1:3 
`uc 1 DC8B0 1 0 :1:4 
`uc 1 DC8B1 1 0 :1:5 
]
[u S18192 . 1 `S773 1 . 1 0 `S776 1 . 1 0 ]
"1551
[s S18197 . 1 `uc 1 CCPR8L 1 0 :8:0 
]
[u S18199 . 1 `S798 1 . 1 0 ]
"1570
[s S18203 . 1 `uc 1 CCPR8H 1 0 :8:0 
]
[u S18205 . 1 `S806 1 . 1 0 ]
"1580
[s S18208 . 1 `uc 1 CCP7M 1 0 :4:0 
`uc 1 DC7B 1 0 :2:4 
]
[s S18211 . 1 `uc 1 CCP7M0 1 0 :1:0 
`uc 1 CCP7M1 1 0 :1:1 
`uc 1 CCP7M2 1 0 :1:2 
`uc 1 CCP7M3 1 0 :1:3 
`uc 1 DC7B0 1 0 :1:4 
`uc 1 DC7B1 1 0 :1:5 
]
[u S18218 . 1 `S813 1 . 1 0 `S816 1 . 1 0 ]
"1652
[s S18223 . 1 `uc 1 CCPR7L 1 0 :8:0 
]
[u S18225 . 1 `S838 1 . 1 0 ]
"1671
[s S18229 . 1 `uc 1 CCPR7H 1 0 :8:0 
]
[u S18231 . 1 `S846 1 . 1 0 ]
"1681
[s S18234 . 1 `uc 1 CCP6M 1 0 :4:0 
`uc 1 DC6B 1 0 :2:4 
]
[s S18237 . 1 `uc 1 CCP6M0 1 0 :1:0 
`uc 1 CCP6M1 1 0 :1:1 
`uc 1 CCP6M2 1 0 :1:2 
`uc 1 CCP6M3 1 0 :1:3 
`uc 1 DC6B0 1 0 :1:4 
`uc 1 DC6B1 1 0 :1:5 
]
[u S18244 . 1 `S853 1 . 1 0 `S856 1 . 1 0 ]
"1753
[s S18249 . 1 `uc 1 CCPR6L 1 0 :8:0 
]
[u S18251 . 1 `S878 1 . 1 0 ]
"1772
[s S18255 . 1 `uc 1 CCPR6H 1 0 :8:0 
]
[u S18257 . 1 `S886 1 . 1 0 ]
"1782
[s S18260 . 1 `uc 1 CCP5M 1 0 :4:0 
`uc 1 DC5B 1 0 :2:4 
]
[s S18263 . 1 `uc 1 CCP5M0 1 0 :1:0 
`uc 1 CCP5M1 1 0 :1:1 
`uc 1 CCP5M2 1 0 :1:2 
`uc 1 CCP5M3 1 0 :1:3 
`uc 1 DC5B0 1 0 :1:4 
`uc 1 DC5B1 1 0 :1:5 
]
[u S18270 . 1 `S893 1 . 1 0 `S896 1 . 1 0 ]
"1854
[s S18275 . 1 `uc 1 CCPR5L 1 0 :8:0 
]
[u S18277 . 1 `S918 1 . 1 0 ]
"1873
[s S18281 . 1 `uc 1 CCPR5H 1 0 :8:0 
]
[u S18283 . 1 `S926 1 . 1 0 ]
"1883
[s S18286 . 1 `uc 1 CCP4M 1 0 :4:0 
`uc 1 DC4B 1 0 :2:4 
]
[s S18289 . 1 `uc 1 CCP4M0 1 0 :1:0 
`uc 1 CCP4M1 1 0 :1:1 
`uc 1 CCP4M2 1 0 :1:2 
`uc 1 CCP4M3 1 0 :1:3 
`uc 1 DC4B0 1 0 :1:4 
`uc 1 DC4B1 1 0 :1:5 
]
[u S18296 . 1 `S933 1 . 1 0 `S936 1 . 1 0 ]
"1955
[s S18301 . 1 `uc 1 CCPR4L 1 0 :8:0 
]
[u S18303 . 1 `S958 1 . 1 0 ]
"1974
[s S18307 . 1 `uc 1 CCPR4H 1 0 :8:0 
]
[u S18309 . 1 `S966 1 . 1 0 ]
"1984
[s S18312 . 1 `uc 1 CCP3M 1 0 :4:0 
`uc 1 DC3B 1 0 :2:4 
`uc 1 P3M 1 0 :2:6 
]
[s S18316 . 1 `uc 1 CCP3M0 1 0 :1:0 
`uc 1 CCP3M1 1 0 :1:1 
`uc 1 CCP3M2 1 0 :1:2 
`uc 1 CCP3M3 1 0 :1:3 
`uc 1 DC3B0 1 0 :1:4 
`uc 1 DC3B1 1 0 :1:5 
`uc 1 P3M0 1 0 :1:6 
`uc 1 P3M1 1 0 :1:7 
]
[u S18325 . 1 `S973 1 . 1 0 `S977 1 . 1 0 ]
"2074
[s S18330 . 1 `uc 1 CCPR3L 1 0 :8:0 
]
[u S18332 . 1 `S1004 1 . 1 0 ]
"2093
[s S18336 . 1 `uc 1 CCPR3H 1 0 :8:0 
]
[u S18338 . 1 `S1012 1 . 1 0 ]
"2103
[s S18341 . 1 `uc 1 P3DC 1 0 :7:0 
`uc 1 P3RSEN 1 0 :1:7 
]
[s S18344 . 1 `uc 1 P3DC0 1 0 :1:0 
`uc 1 P3DC1 1 0 :1:1 
`uc 1 P3DC2 1 0 :1:2 
`uc 1 P3DC3 1 0 :1:3 
`uc 1 P3DC4 1 0 :1:4 
`uc 1 P3DC5 1 0 :1:5 
`uc 1 P3DC6 1 0 :1:6 
]
[u S18352 . 1 `S1019 1 . 1 0 `S1022 1 . 1 0 ]
"2132
[s S18356 . 1 `uc 1 PSS3BD 1 0 :2:0 
`uc 1 PSS3AC 1 0 :2:2 
`uc 1 ECCP3AS 1 0 :3:4 
`uc 1 ECCP3ASE 1 0 :1:7 
]
[s S18361 . 1 `uc 1 PSS3BD0 1 0 :1:0 
`uc 1 PSS3BD1 1 0 :1:1 
`uc 1 PSS3AC0 1 0 :1:2 
`uc 1 PSS3AC1 1 0 :1:3 
`uc 1 ECCP3AS0 1 0 :1:4 
`uc 1 ECCP3AS1 1 0 :1:5 
`uc 1 ECCP3AS2 1 0 :1:6 
]
[u S18369 . 1 `S1045 1 . 1 0 `S1050 1 . 1 0 ]
"2203
[s S18373 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL 1 0 :2:6 
]
[s S18381 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[s S18385 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL03 1 0 :1:6 
]
[s S18388 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CMPL13 1 0 :1:7 
]
[s S18391 . 1 `uc 1 STRA3 1 0 :1:0 
]
[s S18393 . 1 `uc 1 . 1 0 :1:0 
`uc 1 STRB3 1 0 :1:1 
]
[s S18396 . 1 `uc 1 . 1 0 :2:0 
`uc 1 STRC3 1 0 :1:2 
]
[s S18399 . 1 `uc 1 . 1 0 :3:0 
`uc 1 STRD3 1 0 :1:3 
]
[s S18402 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STRSYNC3 1 0 :1:4 
]
[u S18405 . 1 `S1075 1 . 1 0 `S1083 1 . 1 0 `S1087 1 . 1 0 `S1090 1 . 1 0 `S1093 1 . 1 0 `S1095 1 . 1 0 `S1098 1 . 1 0 `S1101 1 . 1 0 `S1104 1 . 1 0 ]
"2310
[s S18416 . 1 `uc 1 T8CKPS 1 0 :2:0 
`uc 1 TMR8ON 1 0 :1:2 
`uc 1 T8OUTPS 1 0 :4:3 
]
[s S18420 . 1 `uc 1 T8CKPS0 1 0 :1:0 
`uc 1 T8CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T8OUTPS0 1 0 :1:3 
`uc 1 T8OUTPS1 1 0 :1:4 
`uc 1 T8OUTPS2 1 0 :1:5 
`uc 1 T8OUTPS3 1 0 :1:6 
]
[u S18428 . 1 `S1150 1 . 1 0 `S1154 1 . 1 0 ]
"2459
[s S18433 . 1 `uc 1 PR8 1 0 :8:0 
]
[u S18435 . 1 `S1179 1 . 1 0 ]
"2478
[s S18439 . 1 `uc 1 TMR8 1 0 :8:0 
]
[u S18441 . 1 `S1187 1 . 1 0 ]
"2488
[s S18444 . 1 `uc 1 T6CKPS 1 0 :2:0 
`uc 1 TMR6ON 1 0 :1:2 
`uc 1 T6OUTPS 1 0 :4:3 
]
[s S18448 . 1 `uc 1 T6CKPS0 1 0 :1:0 
`uc 1 T6CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T6OUTPS0 1 0 :1:3 
`uc 1 T6OUTPS1 1 0 :1:4 
`uc 1 T6OUTPS2 1 0 :1:5 
`uc 1 T6OUTPS3 1 0 :1:6 
]
[u S18456 . 1 `S1194 1 . 1 0 `S1198 1 . 1 0 ]
"2567
[s S18461 . 1 `uc 1 PR6 1 0 :8:0 
]
[u S18463 . 1 `S1223 1 . 1 0 ]
"2586
[s S18467 . 1 `uc 1 TMR6 1 0 :8:0 
]
[u S18469 . 1 `S1231 1 . 1 0 ]
"2596
[s S18472 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T5GGO_NOT_T5DONE 1 0 :1:3 
]
[s S18475 . 1 `uc 1 T5GSS 1 0 :2:0 
`uc 1 T5GVAL 1 0 :1:2 
`uc 1 T5GGO_nT5DONE 1 0 :1:3 
`uc 1 T5GSPM 1 0 :1:4 
`uc 1 T5GTM 1 0 :1:5 
`uc 1 T5GPOL 1 0 :1:6 
`uc 1 TMR5GE 1 0 :1:7 
]
[s S18483 . 1 `uc 1 T5GSS0 1 0 :1:0 
`uc 1 T5GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T5GGO 1 0 :1:3 
]
[s S18488 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_T5DONE 1 0 :1:3 
]
[s S18491 . 1 `uc 1 . 1 0 :3:0 
`uc 1 nT5DONE 1 0 :1:3 
]
[s S18494 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T5DONE 1 0 :1:3 
]
[u S18497 . 1 `S1238 1 . 1 0 `S1241 1 . 1 0 `S1249 1 . 1 0 `S1254 1 . 1 0 `S1257 1 . 1 0 `S1260 1 . 1 0 ]
"2643
[s S18505 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T5SYNC 1 0 :1:2 
]
[s S18508 . 1 `uc 1 TMR5ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 nT5SYNC 1 0 :1:2 
`uc 1 T5OSCEN 1 0 :1:3 
`uc 1 T5CKPS 1 0 :2:4 
`uc 1 TMR5CS 1 0 :2:6 
]
[s S18515 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T5CKPS0 1 0 :1:4 
`uc 1 T5CKPS1 1 0 :1:5 
`uc 1 TMR5CS0 1 0 :1:6 
`uc 1 TMR5CS1 1 0 :1:7 
]
[s S18521 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD165 1 0 :1:1 
]
[s S18524 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN5 1 0 :1:3 
]
[u S18527 . 1 `S1296 1 . 1 0 `S1299 1 . 1 0 `S1306 1 . 1 0 `S1312 1 . 1 0 `S1315 1 . 1 0 ]
"2820
[s S18535 . 1 `uc 1 TMR5L 1 0 :8:0 
]
[u S18537 . 1 `S1348 1 . 1 0 ]
"2839
[s S18541 . 1 `uc 1 TMR5H 1 0 :8:0 
]
[u S18543 . 1 `S1356 1 . 1 0 ]
"2849
[s S18546 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S18553 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S18559 . 1 `uc 1 CCH03 1 0 :1:0 
]
[s S18561 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH13 1 0 :1:1 
]
[s S18564 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE3 1 0 :1:6 
]
[s S18567 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON3 1 0 :1:7 
]
[s S18570 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL3 1 0 :1:5 
]
[s S18573 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF3 1 0 :1:2 
]
[s S18576 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL03 1 0 :1:3 
]
[s S18579 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL13 1 0 :1:4 
]
[u S18582 . 1 `S1363 1 . 1 0 `S1370 1 . 1 0 `S1376 1 . 1 0 `S1378 1 . 1 0 `S1381 1 . 1 0 `S1384 1 . 1 0 `S1387 1 . 1 0 `S1390 1 . 1 0 `S1393 1 . 1 0 `S1396 1 . 1 0 ]
"2911
[s S18594 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S18600 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S18603 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S18606 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S18609 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S18612 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S18614 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S18617 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S18620 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S18623 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S18626 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S18628 . 1 `S1447 1 . 1 0 `S1453 1 . 1 0 `S1456 1 . 1 0 `S1459 1 . 1 0 `S1462 1 . 1 0 `S1465 1 . 1 0 `S1467 1 . 1 0 `S1470 1 . 1 0 `S1473 1 . 1 0 `S1476 1 . 1 0 `S1479 1 . 1 0 ]
"3057
[s S18641 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S18647 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S18650 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S18653 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S18656 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S18659 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S18661 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S18664 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S18667 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S18670 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S18673 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S18675 . 1 `S1447 1 . 1 0 `S1534 1 . 1 0 `S1537 1 . 1 0 `S1540 1 . 1 0 `S1543 1 . 1 0 `S1546 1 . 1 0 `S1548 1 . 1 0 `S1551 1 . 1 0 `S1554 1 . 1 0 `S1557 1 . 1 0 `S1560 1 . 1 0 ]
"3188
[s S18688 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S18694 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S18697 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S18700 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S18703 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S18706 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S18708 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S18711 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S18714 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S18717 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S18720 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S18722 . 1 `S1447 1 . 1 0 `S1615 1 . 1 0 `S1618 1 . 1 0 `S1621 1 . 1 0 `S1624 1 . 1 0 `S1627 1 . 1 0 `S1629 1 . 1 0 `S1632 1 . 1 0 `S1635 1 . 1 0 `S1638 1 . 1 0 `S1641 1 . 1 0 ]
"3319
[s S18735 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S18741 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S18744 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S18747 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S18750 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S18753 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S18755 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S18758 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S18761 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S18764 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S18767 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S18769 . 1 `S1447 1 . 1 0 `S1696 1 . 1 0 `S1699 1 . 1 0 `S1702 1 . 1 0 `S1705 1 . 1 0 `S1708 1 . 1 0 `S1710 1 . 1 0 `S1713 1 . 1 0 `S1716 1 . 1 0 `S1719 1 . 1 0 `S1722 1 . 1 0 ]
"3450
[s S18782 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S18788 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S18791 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S18794 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S18797 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S18800 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S18802 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S18805 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S18808 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S18811 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S18814 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S18816 . 1 `S1447 1 . 1 0 `S1777 1 . 1 0 `S1780 1 . 1 0 `S1783 1 . 1 0 `S1786 1 . 1 0 `S1789 1 . 1 0 `S1791 1 . 1 0 `S1794 1 . 1 0 `S1797 1 . 1 0 `S1800 1 . 1 0 `S1803 1 . 1 0 ]
"3581
[s S18829 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S18835 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S18838 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S18841 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S18844 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S18847 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S18849 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S18852 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S18855 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S18858 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S18861 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S18863 . 1 `S1447 1 . 1 0 `S1858 1 . 1 0 `S1861 1 . 1 0 `S1864 1 . 1 0 `S1867 1 . 1 0 `S1870 1 . 1 0 `S1872 1 . 1 0 `S1875 1 . 1 0 `S1878 1 . 1 0 `S1881 1 . 1 0 `S1884 1 . 1 0 ]
"3712
[s S18876 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S18882 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S18885 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S18888 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S18891 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S18894 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S18896 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S18899 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S18902 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S18905 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S18908 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S18910 . 1 `S1447 1 . 1 0 `S1939 1 . 1 0 `S1942 1 . 1 0 `S1945 1 . 1 0 `S1948 1 . 1 0 `S1951 1 . 1 0 `S1953 1 . 1 0 `S1956 1 . 1 0 `S1959 1 . 1 0 `S1962 1 . 1 0 `S1965 1 . 1 0 ]
"3843
[s S18923 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S18929 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S18932 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S18935 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S18938 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S18941 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S18943 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S18946 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S18949 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S18952 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S18955 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S18957 . 1 `S1447 1 . 1 0 `S2020 1 . 1 0 `S2023 1 . 1 0 `S2026 1 . 1 0 `S2029 1 . 1 0 `S2032 1 . 1 0 `S2034 1 . 1 0 `S2037 1 . 1 0 `S2040 1 . 1 0 `S2043 1 . 1 0 `S2046 1 . 1 0 ]
"3974
[s S18970 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S18976 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S18979 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S18982 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S18985 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S18988 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S18990 . 1 `S1447 1 . 1 0 `S2101 1 . 1 0 `S2104 1 . 1 0 `S2107 1 . 1 0 `S2110 1 . 1 0 `S2113 1 . 1 0 ]
"4086
[s S18998 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S19004 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S19007 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S19010 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S19013 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S19016 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S19018 . 1 `S1447 1 . 1 0 `S2149 1 . 1 0 `S2152 1 . 1 0 `S2155 1 . 1 0 `S2158 1 . 1 0 `S2161 1 . 1 0 ]
"4173
[s S19026 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S19032 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S19035 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S19038 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S19041 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S19044 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S19046 . 1 `S1447 1 . 1 0 `S2197 1 . 1 0 `S2200 1 . 1 0 `S2203 1 . 1 0 `S2206 1 . 1 0 `S2209 1 . 1 0 ]
"4260
[s S19054 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S19060 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S19063 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S19066 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S19069 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S19072 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S19074 . 1 `S1447 1 . 1 0 `S2245 1 . 1 0 `S2248 1 . 1 0 `S2251 1 . 1 0 `S2254 1 . 1 0 `S2257 1 . 1 0 ]
"4347
[s S19082 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S19088 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S19091 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S19094 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S19097 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S19100 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S19102 . 1 `S1447 1 . 1 0 `S2293 1 . 1 0 `S2296 1 . 1 0 `S2299 1 . 1 0 `S2302 1 . 1 0 `S2305 1 . 1 0 ]
"4434
[s S19110 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S19116 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S19119 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S19122 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S19125 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S19128 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S19130 . 1 `S1447 1 . 1 0 `S2341 1 . 1 0 `S2344 1 . 1 0 `S2347 1 . 1 0 `S2350 1 . 1 0 `S2353 1 . 1 0 ]
"4521
[s S19138 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S19144 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S19147 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S19150 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S19153 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S19156 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S19158 . 1 `S1447 1 . 1 0 `S2389 1 . 1 0 `S2392 1 . 1 0 `S2395 1 . 1 0 `S2398 1 . 1 0 `S2401 1 . 1 0 ]
"4608
[s S19166 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S19172 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S19175 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S19178 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S19181 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S19184 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S19186 . 1 `S1447 1 . 1 0 `S2437 1 . 1 0 `S2440 1 . 1 0 `S2443 1 . 1 0 `S2446 1 . 1 0 `S2449 1 . 1 0 ]
"4695
[s S19194 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S19202 . 1 `S2479 1 . 1 0 ]
"4765
[s S19205 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S19213 . 1 `S2498 1 . 1 0 ]
"4820
[s S19216 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S19218 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S19226 . 1 `S2517 1 . 1 0 `S2519 1 . 1 0 ]
"4873
[s S19230 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S19239 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S19241 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S19244 . 1 `S2541 1 . 1 0 `S2550 1 . 1 0 `S2552 1 . 1 0 ]
"4990
[s S19250 . 1 `uc 1 RTCVALL 1 0 :8:0 
]
[u S19252 . 1 `S2575 1 . 1 0 ]
"5000
[s S19255 . 1 `uc 1 RTCVALH 1 0 :8:0 
]
[s S19257 . 1 `uc 1 . 1 0 :6:0 
`uc 1 WAITB0 1 0 :1:6 
]
[s S19260 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WAITB1 1 0 :1:7 
]
[s S19263 . 1 `uc 1 WAITE0 1 0 :1:0 
]
[s S19265 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WAITE1 1 0 :1:1 
]
[s S19268 . 1 `uc 1 . 1 0 :2:0 
`uc 1 WAITM0 1 0 :1:2 
]
[s S19271 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WAITM1 1 0 :1:3 
]
[s S19274 . 1 `uc 1 . 1 0 :4:0 
`uc 1 WAITM2 1 0 :1:4 
]
[s S19277 . 1 `uc 1 . 1 0 :5:0 
`uc 1 WAITM3 1 0 :1:5 
]
[u S19280 . 1 `S2582 1 . 1 0 `S2584 1 . 1 0 `S2587 1 . 1 0 `S2590 1 . 1 0 `S2592 1 . 1 0 `S2595 1 . 1 0 `S2598 1 . 1 0 `S2601 1 . 1 0 `S2604 1 . 1 0 ]
"5050
[s S19291 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RTSECSEL0 1 0 :1:1 
`uc 1 RTSECSEL1 1 0 :1:2 
]
[u S19295 . 1 `S2643 1 . 1 0 ]
"5111
[s S19298 . 1 `uc 1 RODIV 1 0 :4:0 
`uc 1 ROSEL 1 0 :1:4 
`uc 1 ROSSLP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 ROON 1 0 :1:7 
]
[s S19304 . 1 `uc 1 RODIV0 1 0 :1:0 
`uc 1 RODIV1 1 0 :1:1 
`uc 1 RODIV2 1 0 :1:2 
`uc 1 RODIV3 1 0 :1:3 
]
[u S19309 . 1 `S2654 1 . 1 0 `S2660 1 . 1 0 ]
"5145
[s S19313 . 1 `uc 1 CAL 1 0 :8:0 
]
[s S19315 . 1 `uc 1 CAL0 1 0 :1:0 
`uc 1 CAL1 1 0 :1:1 
`uc 1 CAL2 1 0 :1:2 
`uc 1 CAL3 1 0 :1:3 
`uc 1 CAL4 1 0 :1:4 
`uc 1 CAL5 1 0 :1:5 
`uc 1 CAL6 1 0 :1:6 
`uc 1 CAL7 1 0 :1:7 
]
[u S19324 . 1 `S2680 1 . 1 0 `S2682 1 . 1 0 ]
"5209
[s S19328 . 1 `uc 1 RTCPTR0 1 0 :1:0 
`uc 1 RTCPTR1 1 0 :1:1 
`uc 1 RTCOE 1 0 :1:2 
`uc 1 HALFSEC 1 0 :1:3 
`uc 1 RTCSYNC 1 0 :1:4 
`uc 1 RTCWREN 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 RTCEN 1 0 :1:7 
]
[u S19337 . 1 `S2706 1 . 1 0 ]
"5275
[s S19340 . 1 `uc 1 SPI1OD 1 0 :1:0 
`uc 1 SPI2OD 1 0 :1:1 
]
[u S19343 . 1 `S2727 1 . 1 0 ]
"5325
[s S19346 . 1 `uc 1 U1OD 1 0 :1:0 
`uc 1 U2OD 1 0 :1:1 
`uc 1 CCP9OD 1 0 :1:2 
`uc 1 CCP10OD 1 0 :1:3 
]
[u S19351 . 1 `S2736 1 . 1 0 ]
"5352
[s S19354 . 1 `uc 1 ECCP1OD 1 0 :1:0 
`uc 1 ECCP2OD 1 0 :1:1 
`uc 1 ECCP3OD 1 0 :1:2 
`uc 1 CCP4OD 1 0 :1:3 
`uc 1 CCP5OD 1 0 :1:4 
`uc 1 CCP6OD 1 0 :1:5 
`uc 1 CCP7OD 1 0 :1:6 
`uc 1 CCP8OD 1 0 :1:7 
]
[u S19363 . 1 `S2749 1 . 1 0 ]
"5437
[s S19367 . 1 `uc 1 ALRMVALL 1 0 :8:0 
]
[u S19369 . 1 `S2771 1 . 1 0 ]
"5456
[s S19373 . 1 `uc 1 ALRMVALH 1 0 :8:0 
]
[u S19375 . 1 `S2779 1 . 1 0 ]
"5466
[s S19378 . 1 `uc 1 ARPT 1 0 :8:0 
]
[s S19380 . 1 `uc 1 ARPT0 1 0 :1:0 
`uc 1 ARPT1 1 0 :1:1 
`uc 1 ARPT2 1 0 :1:2 
`uc 1 ARPT3 1 0 :1:3 
`uc 1 ARPT4 1 0 :1:4 
`uc 1 ARPT5 1 0 :1:5 
`uc 1 ARPT6 1 0 :1:6 
`uc 1 ARPT7 1 0 :1:7 
]
[u S19389 . 1 `S2786 1 . 1 0 `S2788 1 . 1 0 ]
"5495
[s S19393 . 1 `uc 1 ALRMPTR 1 0 :2:0 
`uc 1 AMASK 1 0 :4:2 
`uc 1 CHIME 1 0 :1:6 
`uc 1 ALRMEN 1 0 :1:7 
]
[s S19398 . 1 `uc 1 ALRMPTR0 1 0 :1:0 
`uc 1 ALRMPTR1 1 0 :1:1 
`uc 1 AMASK0 1 0 :1:2 
`uc 1 AMASK1 1 0 :1:3 
`uc 1 AMASK2 1 0 :1:4 
`uc 1 AMASK3 1 0 :1:5 
]
[u S19405 . 1 `S2812 1 . 1 0 `S2817 1 . 1 0 ]
"5565
[s S19409 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 PCFG4 1 0 :1:4 
]
[u S19415 . 1 `S2840 1 . 1 0 ]
"5633
[s S19418 . 1 `uc 1 PCFG8 1 0 :1:0 
`uc 1 PCFG9 1 0 :1:1 
`uc 1 PCFG10 1 0 :1:2 
`uc 1 PCFG11 1 0 :1:3 
`uc 1 PCFG12 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 VBGEN 1 0 :1:7 
]
[s S19426 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PCFG15 1 0 :1:7 
]
[u S19429 . 1 `S2855 1 . 1 0 `S2863 1 . 1 0 ]
"5682
[s S19433 . 1 `uc 1 DSPOR 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 DSMCLR 1 0 :1:2 
`uc 1 DSRTC 1 0 :1:3 
`uc 1 DSWDT 1 0 :1:4 
`uc 1 DSULP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 DSFLT 1 0 :1:7 
]
[u S19442 . 1 `S2881 1 . 1 0 ]
"5738
[s S19445 . 1 `uc 1 DSINT0 1 0 :1:0 
]
[u S19447 . 1 `S2902 1 . 1 0 ]
"5782
[s S19450 . 1 `uc 1 RELEASE 1 0 :1:0 
`uc 1 DSBOR 1 0 :1:1 
`uc 1 ULPWDIS 1 0 :1:2 
]
[u S19454 . 1 `S2909 1 . 1 0 ]
"5803
[s S19457 . 1 `uc 1 RTCWDIS 1 0 :1:0 
`uc 1 DSULPEN 1 0 :1:1 
`uc 1 . 1 0 :5:2 
`uc 1 DSEN 1 0 :1:7 
]
[u S19462 . 1 `S2920 1 . 1 0 ]
"5854
[s S19466 . 1 `uc 1 DSGPR0 1 0 :8:0 
]
[u S19468 . 1 `S2934 1 . 1 0 ]
"5873
[s S19472 . 1 `uc 1 DSGPR1 1 0 :8:0 
]
[u S19474 . 1 `S2942 1 . 1 0 ]
"5883
[s S19477 . 1 `uc 1 C8TSEL 1 0 :2:0 
`uc 1 C9TSEL0 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C10TSEL0 1 0 :1:4 
]
[s S19482 . 1 `uc 1 C8TSEL0 1 0 :1:0 
`uc 1 C8TSEL1 1 0 :1:1 
]
[u S19485 . 1 `S2949 1 . 1 0 `S2954 1 . 1 0 ]
"5909
[s S19489 . 1 `uc 1 C4TSEL 1 0 :2:0 
`uc 1 C5TSEL0 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C6TSEL0 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 C7TSEL 1 0 :2:6 
]
[s S19496 . 1 `uc 1 C4TSEL0 1 0 :1:0 
`uc 1 C4TSEL1 1 0 :1:1 
`uc 1 . 1 0 :4:2 
`uc 1 C7TSEL0 1 0 :1:6 
`uc 1 C7TSEL1 1 0 :1:7 
]
[u S19502 . 1 `S2969 1 . 1 0 `S2976 1 . 1 0 ]
"5960
[s S19506 . 1 `uc 1 C1TSEL 1 0 :3:0 
`uc 1 C2TSEL 1 0 :3:3 
`uc 1 C3TSEL 1 0 :2:6 
]
[s S19510 . 1 `uc 1 C1TSEL0 1 0 :1:0 
`uc 1 C1TSEL1 1 0 :1:1 
`uc 1 C1TSEL2 1 0 :1:2 
`uc 1 C2TSEL0 1 0 :1:3 
`uc 1 C2TSEL1 1 0 :1:4 
`uc 1 C2TSEL2 1 0 :1:5 
`uc 1 C3TSEL0 1 0 :1:6 
`uc 1 C3TSEL1 1 0 :1:7 
]
[u S19519 . 1 `S2999 1 . 1 0 `S3003 1 . 1 0 ]
"6026
[s S19523 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S19529 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
]
[s S19534 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S19537 . 1 `S3029 1 . 1 0 `S3035 1 . 1 0 `S3040 1 . 1 0 ]
"6163
[s S19543 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S19545 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S19554 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S19556 . 1 `S3063 1 . 1 0 `S3065 1 . 1 0 `S3074 1 . 1 0 ]
"6192
[s S19561 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S19563 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S19567 . 1 `S3094 1 . 1 0 `S3096 1 . 1 0 ]
"6261
[s S19571 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S19579 . 1 `S3110 1 . 1 0 ]
"6301
[s S19582 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S19590 . 1 `S3129 1 . 1 0 ]
"6356
[s S19593 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S19598 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S19604 . 1 `S3148 1 . 1 0 `S3153 1 . 1 0 ]
"6410
[s S19608 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S19616 . 1 `S3174 1 . 1 0 ]
"6499
[s S19620 . 1 `uc 1 DMACNTHB 1 0 :2:0 
]
[u S19622 . 1 `S3194 1 . 1 0 ]
"6518
[s S19626 . 1 `uc 1 DMACNTLB 1 0 :8:0 
]
[u S19628 . 1 `S3202 1 . 1 0 ]
"6537
[s S19632 . 1 `uc 1 DMARCVPTRHB 1 0 :4:0 
]
[u S19634 . 1 `S3210 1 . 1 0 ]
"6556
[s S19638 . 1 `uc 1 DMARCVPTRLB 1 0 :8:0 
]
[u S19640 . 1 `S3218 1 . 1 0 ]
"6575
[s S19644 . 1 `uc 1 DMATXPTRHB 1 0 :4:0 
]
[u S19646 . 1 `S3226 1 . 1 0 ]
"6594
[s S19650 . 1 `uc 1 DMATXPTRLB 1 0 :8:0 
]
[u S19652 . 1 `S3234 1 . 1 0 ]
"6618
[s S19656 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
`uc 1 COUT3 1 0 :1:2 
]
[u S19660 . 1 `S3242 1 . 1 0 ]
"6630
[s S19663 . 1 `uc 1 COUT1 1 0 :1:0 
`uc 1 COUT2 1 0 :1:1 
`uc 1 COUT3 1 0 :1:2 
]
[u S19667 . 1 `S3242 1 . 1 0 ]
"6655
[s S19670 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S19679 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S19686 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT2 1 0 :1:5 
]
[s S19689 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN2 1 0 :1:4 
]
[s S19692 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT2 1 0 :1:6 
]
[s S19695 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK12 1 0 :1:1 
]
[s S19698 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK22 1 0 :1:2 
]
[s S19701 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK32 1 0 :1:3 
]
[s S19704 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK42 1 0 :1:4 
]
[s S19707 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK52 1 0 :1:5 
]
[s S19710 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN2 1 0 :1:7 
]
[s S19713 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN2 1 0 :1:2 
]
[s S19716 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN2 1 0 :1:3 
]
[s S19719 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN2 1 0 :1:1 
]
[s S19722 . 1 `uc 1 SEN2 1 0 :1:0 
]
[u S19724 . 1 `S3264 1 . 1 0 `S3273 1 . 1 0 `S3280 1 . 1 0 `S3283 1 . 1 0 `S3286 1 . 1 0 `S3289 1 . 1 0 `S3292 1 . 1 0 `S3295 1 . 1 0 `S3298 1 . 1 0 `S3301 1 . 1 0 `S3304 1 . 1 0 `S3307 1 . 1 0 `S3310 1 . 1 0 `S3313 1 . 1 0 `S3316 1 . 1 0 ]
"6750
[s S19741 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S19747 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S19752 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S19755 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S19758 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S19760 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S19763 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S19766 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S19769 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S19772 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S19775 . 1 `S3389 1 . 1 0 `S3395 1 . 1 0 `S3400 1 . 1 0 `S3403 1 . 1 0 `S3406 1 . 1 0 `S3408 1 . 1 0 `S3411 1 . 1 0 `S3414 1 . 1 0 `S3417 1 . 1 0 `S3420 1 . 1 0 ]
"6935
[s S19787 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S19790 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S19793 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S19802 . 1 `uc 1 BF2 1 0 :1:0 
]
[s S19804 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE2 1 0 :1:6 
]
[s S19807 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA2 1 0 :1:5 
]
[s S19810 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DATA_ADDRESS2 1 0 :1:5 
]
[s S19813 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_A2 1 0 :1:5 
]
[s S19816 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_nA2 1 0 :1:5 
]
[s S19819 . 1 `uc 1 . 1 0 :5:0 
`uc 1 I2C_DAT2 1 0 :1:5 
]
[s S19822 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ2 1 0 :1:2 
]
[s S19825 . 1 `uc 1 . 1 0 :3:0 
`uc 1 I2C_START2 1 0 :1:3 
]
[s S19828 . 1 `uc 1 . 1 0 :4:0 
`uc 1 I2C_STOP2 1 0 :1:4 
]
[s S19831 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2 1 0 :1:4 
]
[s S19834 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE2 1 0 :1:2 
]
[s S19837 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW2 1 0 :1:2 
]
[s S19840 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W2 1 0 :1:2 
]
[s S19843 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW2 1 0 :1:2 
]
[s S19846 . 1 `uc 1 . 1 0 :3:0 
`uc 1 S2 1 0 :1:3 
]
[s S19849 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP2 1 0 :1:7 
]
[s S19852 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START2 1 0 :1:3 
]
[s S19855 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP2 1 0 :1:4 
]
[s S19858 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA2 1 0 :1:1 
]
[s S19861 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nA2 1 0 :1:5 
]
[s S19864 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nADDRESS2 1 0 :1:5 
]
[s S19867 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
]
[s S19870 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE2 1 0 :1:2 
]
[u S19873 . 1 `S3469 1 . 1 0 `S3472 1 . 1 0 `S3475 1 . 1 0 `S3484 1 . 1 0 `S3486 1 . 1 0 `S3489 1 . 1 0 `S3492 1 . 1 0 `S3495 1 . 1 0 `S3498 1 . 1 0 `S3501 1 . 1 0 `S3504 1 . 1 0 `S3507 1 . 1 0 `S3510 1 . 1 0 `S3513 1 . 1 0 `S3516 1 . 1 0 `S3519 1 . 1 0 `S3522 1 . 1 0 `S3525 1 . 1 0 `S3528 1 . 1 0 `S3531 1 . 1 0 `S3534 1 . 1 0 `S3537 1 . 1 0 `S3540 1 . 1 0 `S3543 1 . 1 0 `S3546 1 . 1 0 `S3549 1 . 1 0 `S3552 1 . 1 0 ]
"7144
[s S19902 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S19904 . 1 `uc 1 MSK02 1 0 :1:0 
]
[s S19906 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK12 1 0 :1:1 
]
[s S19909 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK22 1 0 :1:2 
]
[s S19912 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK32 1 0 :1:3 
]
[s S19915 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK42 1 0 :1:4 
]
[s S19918 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK52 1 0 :1:5 
]
[s S19921 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK62 1 0 :1:6 
]
[s S19924 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK72 1 0 :1:7 
]
[u S19927 . 1 `S3670 1 . 1 0 `S3672 1 . 1 0 `S3674 1 . 1 0 `S3677 1 . 1 0 `S3680 1 . 1 0 `S3683 1 . 1 0 `S3686 1 . 1 0 `S3689 1 . 1 0 `S3692 1 . 1 0 ]
"7408
[s S19939 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[u S19948 . 1 `S3732 1 . 1 0 ]
"7469
[s S19952 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S19954 . 1 `S3754 1 . 1 0 ]
"7479
[s S19957 . 1 `uc 1 T4CKPS 1 0 :2:0 
`uc 1 TMR4ON 1 0 :1:2 
`uc 1 T4OUTPS 1 0 :4:3 
]
[s S19961 . 1 `uc 1 T4CKPS0 1 0 :1:0 
`uc 1 T4CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T4OUTPS0 1 0 :1:3 
`uc 1 T4OUTPS1 1 0 :1:4 
`uc 1 T4OUTPS2 1 0 :1:5 
`uc 1 T4OUTPS3 1 0 :1:6 
]
[u S19969 . 1 `S3761 1 . 1 0 `S3765 1 . 1 0 ]
"7558
[s S19974 . 1 `uc 1 PR4 1 0 :8:0 
]
[u S19976 . 1 `S3790 1 . 1 0 ]
"7577
[s S19980 . 1 `uc 1 TMR4 1 0 :8:0 
]
[u S19982 . 1 `S3798 1 . 1 0 ]
"7587
[s S19985 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T3SYNC 1 0 :1:2 
]
[s S19988 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 nT3SYNC 1 0 :1:2 
`uc 1 T3OSCEN 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 TMR3CS 1 0 :2:6 
]
[s S19995 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
`uc 1 TMR3CS0 1 0 :1:6 
`uc 1 TMR3CS1 1 0 :1:7 
]
[s S20001 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S20004 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN3 1 0 :1:3 
]
[s S20007 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S20010 . 1 `S3805 1 . 1 0 `S3808 1 . 1 0 `S3815 1 . 1 0 `S3821 1 . 1 0 `S3824 1 . 1 0 `S3827 1 . 1 0 ]
"7714
[s S20020 . 1 `uc 1 TMR3L 1 0 :8:0 
]
[u S20022 . 1 `S3865 1 . 1 0 ]
"7733
[s S20026 . 1 `uc 1 TMR3H 1 0 :8:0 
]
[u S20028 . 1 `S3873 1 . 1 0 ]
"7743
[s S20031 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S20040 . 1 `uc 1 ABDEN2 1 0 :1:0 
]
[s S20042 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF2 1 0 :1:7 
]
[s S20045 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG162 1 0 :1:3 
]
[s S20048 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP2 1 0 :1:5 
]
[s S20051 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL2 1 0 :1:6 
]
[s S20054 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT2 1 0 :1:6 
]
[s S20057 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP2 1 0 :1:5 
]
[s S20060 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP2 1 0 :1:4 
]
[s S20063 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP2 1 0 :1:4 
]
[s S20066 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE2 1 0 :1:1 
]
[u S20069 . 1 `S3880 1 . 1 0 `S3889 1 . 1 0 `S3891 1 . 1 0 `S3894 1 . 1 0 `S3897 1 . 1 0 `S3900 1 . 1 0 `S3903 1 . 1 0 `S3906 1 . 1 0 `S3909 1 . 1 0 `S3912 1 . 1 0 `S3915 1 . 1 0 ]
"7897
[s S20083 . 1 `uc 1 SPBRGH2 1 0 :8:0 
]
[u S20085 . 1 `S3970 1 . 1 0 ]
"7925
[s S20090 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S20099 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S20101 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S20104 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S20107 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S20110 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S20113 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S20116 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S20119 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S20122 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S20125 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S20128 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S20131 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S20134 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S20137 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S20140 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S20143 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S20146 . 1 `S3880 1 . 1 0 `S3988 1 . 1 0 `S3990 1 . 1 0 `S3993 1 . 1 0 `S3996 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 `S4005 1 . 1 0 `S4008 1 . 1 0 `S4011 1 . 1 0 `S4014 1 . 1 0 `S4017 1 . 1 0 `S4020 1 . 1 0 `S4023 1 . 1 0 `S4026 1 . 1 0 `S4029 1 . 1 0 `S4032 1 . 1 0 ]
"8005
[s S20165 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S20174 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S20176 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S20179 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S20182 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S20185 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S20188 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S20191 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S20194 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S20197 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S20200 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S20203 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S20206 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S20209 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S20212 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S20215 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S20218 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S20221 . 1 `S3880 1 . 1 0 `S3988 1 . 1 0 `S3990 1 . 1 0 `S3993 1 . 1 0 `S3996 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 `S4005 1 . 1 0 `S4008 1 . 1 0 `S4011 1 . 1 0 `S4014 1 . 1 0 `S4017 1 . 1 0 `S4020 1 . 1 0 `S4023 1 . 1 0 `S4026 1 . 1 0 `S4029 1 . 1 0 `S4032 1 . 1 0 ]
"8198
[s S20240 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S20249 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
[s S20251 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S20254 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S20257 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S20260 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S20263 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S20266 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S20269 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S20272 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S20275 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S20278 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S20281 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S20284 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S20287 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S20290 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S20293 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S20296 . 1 `S3880 1 . 1 0 `S3988 1 . 1 0 `S3990 1 . 1 0 `S3993 1 . 1 0 `S3996 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 `S4005 1 . 1 0 `S4008 1 . 1 0 `S4011 1 . 1 0 `S4014 1 . 1 0 `S4017 1 . 1 0 `S4020 1 . 1 0 `S4023 1 . 1 0 `S4026 1 . 1 0 `S4029 1 . 1 0 `S4032 1 . 1 0 ]
"8514
[s S20317 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S20319 . 1 `S4374 1 . 1 0 ]
"8524
[s S20322 . 1 `uc 1 SPBRGH1 1 0 :8:0 
]
[u S20324 . 1 `S4374 1 . 1 0 ]
"8537
[s S20327 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
[s S20336 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
`uc 1 OSC1 1 0 :1:7 
]
[s S20345 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_SS1 1 0 :1:5 
]
[s S20348 . 1 `uc 1 C1INA 1 0 :1:0 
`uc 1 C2INA 1 0 :1:1 
`uc 1 VREF_MINUS 1 0 :1:2 
`uc 1 VREF_PLUS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 nSS1 1 0 :1:5 
`uc 1 CLKO 1 0 :1:6 
`uc 1 CLKI 1 0 :1:7 
]
[s S20357 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CVREF 1 0 :1:2 
`uc 1 C1INB 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S20363 . 1 `uc 1 RP0 1 0 :1:0 
`uc 1 RP1 1 0 :1:1 
`uc 1 C2INB 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 RCV 1 0 :1:5 
]
[s S20369 . 1 `uc 1 ULPWU 1 0 :1:0 
`uc 1 VBG 1 0 :1:1 
`uc 1 C1IND 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 RP2 1 0 :1:5 
]
[s S20375 . 1 `uc 1 . 1 0 :2:0 
`uc 1 C3INB 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 C1INC 1 0 :1:5 
]
[s S20380 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LVDIN 1 0 :1:5 
]
[s S20383 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RA4 1 0 :1:4 
]
[s S20386 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S20389 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S20391 . 1 `S4388 1 . 1 0 `S4397 1 . 1 0 `S4406 1 . 1 0 `S4409 1 . 1 0 `S4418 1 . 1 0 `S4424 1 . 1 0 `S4430 1 . 1 0 `S4436 1 . 1 0 `S4441 1 . 1 0 `S4444 1 . 1 0 `S4447 1 . 1 0 `S4450 1 . 1 0 ]
"8629
[s S20405 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S20414 . 1 `uc 1 AN12 1 0 :1:0 
`uc 1 AN10 1 0 :1:1 
`uc 1 AN8 1 0 :1:2 
`uc 1 AN9 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 KBI2 1 0 :1:6 
`uc 1 KBI3 1 0 :1:7 
]
[s S20422 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 CTED1 1 0 :1:2 
`uc 1 CTED2 1 0 :1:3 
`uc 1 KBI0 1 0 :1:4 
`uc 1 KBI1 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S20431 . 1 `uc 1 RP3 1 0 :1:0 
`uc 1 RTCC 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 SCK1 1 0 :1:4 
`uc 1 SDI1 1 0 :1:5 
`uc 1 RP9 1 0 :1:6 
`uc 1 RP10 1 0 :1:7 
]
[s S20439 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RP4 1 0 :1:1 
`uc 1 VMO 1 0 :1:2 
`uc 1 VPO 1 0 :1:3 
`uc 1 SCL1 1 0 :1:4 
`uc 1 SDA1 1 0 :1:5 
]
[s S20446 . 1 `uc 1 . 1 0 :2:0 
`uc 1 REFO 1 0 :1:2 
`uc 1 RP6 1 0 :1:3 
`uc 1 RP7 1 0 :1:4 
`uc 1 RP8 1 0 :1:5 
]
[s S20452 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C3INC 1 0 :1:1 
`uc 1 RP5 1 0 :1:2 
`uc 1 C3INA 1 0 :1:3 
`uc 1 CCP4 1 0 :1:4 
`uc 1 CCP5 1 0 :1:5 
`uc 1 CCP6 1 0 :1:6 
`uc 1 CCP7 1 0 :1:7 
]
[s S20461 . 1 `uc 1 C3IND 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 C2INC 1 0 :1:2 
]
[s S20465 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S20468 . 1 `S4530 1 . 1 0 `S4539 1 . 1 0 `S4547 1 . 1 0 `S4556 1 . 1 0 `S4564 1 . 1 0 `S4571 1 . 1 0 `S4577 1 . 1 0 `S4586 1 . 1 0 `S4590 1 . 1 0 ]
"8907
[s S20479 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S20488 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 AN11 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D_MINUS 1 0 :1:4 
`uc 1 D_PLUS 1 0 :1:5 
]
[s S20495 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_UOE 1 0 :1:1 
]
[s S20498 . 1 `uc 1 T1CKI 1 0 :1:0 
`uc 1 nUOE 1 0 :1:1 
`uc 1 CTPLS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 VM 1 0 :1:4 
`uc 1 VP 1 0 :1:5 
`uc 1 TX1 1 0 :1:6 
`uc 1 RX1 1 0 :1:7 
]
[s S20507 . 1 `uc 1 RP11 1 0 :1:0 
`uc 1 RP12 1 0 :1:1 
`uc 1 RP13 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK1 1 0 :1:6 
`uc 1 DT1 1 0 :1:7 
]
[s S20514 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RP17 1 0 :1:6 
`uc 1 SDO1 1 0 :1:7 
]
[s S20518 . 1 `uc 1 . 1 0 :2:0 
`uc 1 C2IND 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RP18 1 0 :1:7 
]
[s S20523 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP8 1 0 :1:1 
`uc 1 . 1 0 :4:2 
`uc 1 CCP9 1 0 :1:6 
`uc 1 CCP10 1 0 :1:7 
]
[s S20529 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S20532 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S20535 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S20538 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S20541 . 1 `S4667 1 . 1 0 `S4676 1 . 1 0 `S4683 1 . 1 0 `S4686 1 . 1 0 `S4695 1 . 1 0 `S4702 1 . 1 0 `S4706 1 . 1 0 `S4711 1 . 1 0 `S4717 1 . 1 0 `S4720 1 . 1 0 `S4723 1 . 1 0 `S4726 1 . 1 0 ]
"9222
[s S20555 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 BGVST 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S20561 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[u S20566 . 1 `S4805 1 . 1 0 `S4811 1 . 1 0 ]
"9426
[s S20570 . 1 `uc 1 INTLVL 1 0 :4:0 
`uc 1 DLYCYC 1 0 :4:4 
]
[s S20573 . 1 `uc 1 INTLVL0 1 0 :1:0 
`uc 1 INTLVL1 1 0 :1:1 
`uc 1 INTLVL2 1 0 :1:2 
`uc 1 INTLVL3 1 0 :1:3 
`uc 1 DLYCYC0 1 0 :1:4 
`uc 1 DLYCYC1 1 0 :1:5 
`uc 1 DLYCYC2 1 0 :1:6 
`uc 1 DLYCYC3 1 0 :1:7 
]
[u S20582 . 1 `S4831 1 . 1 0 `S4834 1 . 1 0 ]
"9496
[s S20586 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PRISD 1 0 :1:2 
`uc 1 SOSCGO 1 0 :1:3 
`uc 1 SOSCDRV 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SOSCRUN 1 0 :1:6 
]
[u S20593 . 1 `S4859 1 . 1 0 ]
"9565
[s S20596 . 1 `uc 1 DMAEN 1 0 :1:0 
`uc 1 DLYINTEN 1 0 :1:1 
`uc 1 DUPLEX0 1 0 :1:2 
`uc 1 DUPLEX1 1 0 :1:3 
`uc 1 RXINC 1 0 :1:4 
`uc 1 TXINC 1 0 :1:5 
`uc 1 SSCON0 1 0 :1:6 
`uc 1 SSCON1 1 0 :1:7 
]
[u S20605 . 1 `S4876 1 . 1 0 ]
"9606
[s S20608 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
[s S20617 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S20619 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S20622 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S20625 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S20628 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S20631 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S20634 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S20637 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[u S20640 . 1 `S4897 1 . 1 0 `S4906 1 . 1 0 `S4908 1 . 1 0 `S4911 1 . 1 0 `S4914 1 . 1 0 `S4917 1 . 1 0 `S4920 1 . 1 0 `S4923 1 . 1 0 `S4926 1 . 1 0 ]
"9698
[s S20651 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S20658 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S20660 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S20663 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S20666 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S20669 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S20672 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S20675 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S20678 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S20681 . 1 `S5047 1 . 1 0 `S5054 1 . 1 0 `S5056 1 . 1 0 `S5059 1 . 1 0 `S5062 1 . 1 0 `S5065 1 . 1 0 `S5068 1 . 1 0 `S5071 1 . 1 0 `S5074 1 . 1 0 ]
"9955
[s S20692 . 1 `uc 1 CCP3IE 1 0 :1:0 
`uc 1 CCP4IE 1 0 :1:1 
`uc 1 CCP5IE 1 0 :1:2 
`uc 1 CCP6IE 1 0 :1:3 
`uc 1 CCP7IE 1 0 :1:4 
`uc 1 CCP8IE 1 0 :1:5 
`uc 1 CCP9IE 1 0 :1:6 
`uc 1 CCP10IE 1 0 :1:7 
]
[u S20701 . 1 `S5118 1 . 1 0 ]
"10041
[s S20704 . 1 `uc 1 CCP3IF 1 0 :1:0 
`uc 1 CCP4IF 1 0 :1:1 
`uc 1 CCP5IF 1 0 :1:2 
`uc 1 CCP6IF 1 0 :1:3 
`uc 1 CCP7IF 1 0 :1:4 
`uc 1 CCP8IF 1 0 :1:5 
`uc 1 CCP9IF 1 0 :1:6 
`uc 1 CCP10IF 1 0 :1:7 
]
[u S20713 . 1 `S5139 1 . 1 0 ]
"10102
[s S20716 . 1 `uc 1 CCP3IP 1 0 :1:0 
`uc 1 CCP4IP 1 0 :1:1 
`uc 1 CCP5IP 1 0 :1:2 
`uc 1 CCP6IP 1 0 :1:3 
`uc 1 CCP7IP 1 0 :1:4 
`uc 1 CCP8IP 1 0 :1:5 
`uc 1 CCP9IP 1 0 :1:6 
`uc 1 CCP10IP 1 0 :1:7 
]
[s S20725 . 1 `uc 1 CCIP3IP 1 0 :1:0 
]
[u S20727 . 1 `S5160 1 . 1 0 `S5169 1 . 1 0 ]
"10166
[s S20731 . 1 `uc 1 TMR1GIE 1 0 :1:0 
`uc 1 TMR5GIE 1 0 :1:1 
`uc 1 TMR5IE 1 0 :1:2 
`uc 1 TMR6IE 1 0 :1:3 
`uc 1 TMR8IE 1 0 :1:4 
`uc 1 CM3IE 1 0 :1:5 
]
[u S20738 . 1 `S5186 1 . 1 0 ]
"10230
[s S20741 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
`uc 1 TRISA7 1 0 :1:7 
]
[u S20750 . 1 `S5203 1 . 1 0 ]
"10281
[s S20753 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[u S20762 . 1 `S5224 1 . 1 0 ]
"10337
[s S20765 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S20772 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S20775 . 1 `S5245 1 . 1 0 `S5252 1 . 1 0 ]
"10400
[s S20779 . 1 `uc 1 T3GSS0 1 0 :1:0 
`uc 1 T3GSS1 1 0 :1:1 
`uc 1 T3GVAL 1 0 :1:2 
`uc 1 T3GGO_T3DONE 1 0 :1:3 
`uc 1 T3GSPM 1 0 :1:4 
`uc 1 T3GTM 1 0 :1:5 
`uc 1 T3GPOL 1 0 :1:6 
`uc 1 TMR3GE 1 0 :1:7 
]
[s S20788 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3GGO 1 0 :1:3 
]
[s S20791 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_T3DONE 1 0 :1:3 
]
[s S20794 . 1 `uc 1 . 1 0 :3:0 
`uc 1 nT3DONE 1 0 :1:3 
]
[u S20797 . 1 `S5269 1 . 1 0 `S5278 1 . 1 0 `S5281 1 . 1 0 `S5284 1 . 1 0 ]
"10463
[s S20803 . 1 `uc 1 TMR1GIF 1 0 :1:0 
`uc 1 TMR5GIF 1 0 :1:1 
`uc 1 TMR5IF 1 0 :1:2 
`uc 1 TMR6IF 1 0 :1:3 
`uc 1 TMR8IF 1 0 :1:4 
`uc 1 CM3IF 1 0 :1:5 
]
[u S20810 . 1 `S5311 1 . 1 0 ]
"10537
[s S20813 . 1 `uc 1 TMR1GIP 1 0 :1:0 
`uc 1 TMR5GIP 1 0 :1:1 
`uc 1 TMR5IP 1 0 :1:2 
`uc 1 TMR6IP 1 0 :1:3 
`uc 1 TMR8IP 1 0 :1:4 
`uc 1 CM3IP 1 0 :1:5 
]
[s S20820 . 1 `uc 1 CCH05 1 0 :1:0 
]
[s S20822 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH15 1 0 :1:1 
]
[s S20825 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL05 1 0 :1:3 
]
[s S20828 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL15 1 0 :1:4 
]
[u S20831 . 1 `S5328 1 . 1 0 `S5335 1 . 1 0 `S5337 1 . 1 0 `S5340 1 . 1 0 `S5343 1 . 1 0 ]
"10601
[s S20838 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_NOT_T1DONE 1 0 :1:3 
]
[s S20841 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nT1DONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S20850 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[s S20853 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_T1DONE 1 0 :1:3 
]
[s S20856 . 1 `uc 1 . 1 0 :3:0 
`uc 1 nT1DONE 1 0 :1:3 
]
[s S20859 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1DONE 1 0 :1:3 
]
[u S20862 . 1 `S5371 1 . 1 0 `S5374 1 . 1 0 `S5383 1 . 1 0 `S5386 1 . 1 0 `S5389 1 . 1 0 `S5392 1 . 1 0 ]
"10692
[s S20870 . 1 `uc 1 TUN 1 0 :6:0 
`uc 1 PLLEN 1 0 :1:6 
`uc 1 INTSRC 1 0 :1:7 
]
[s S20874 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S20881 . 1 `S5427 1 . 1 0 `S5431 1 . 1 0 ]
"10781
[s S20885 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S20894 . 1 `uc 1 RX9D2 1 0 :1:0 
`uc 1 OERR2 1 0 :1:1 
`uc 1 FERR2 1 0 :1:2 
`uc 1 ADDEN2 1 0 :1:3 
`uc 1 CREN2 1 0 :1:4 
`uc 1 SREN2 1 0 :1:5 
`uc 1 RX92 1 0 :1:6 
`uc 1 SPEN2 1 0 :1:7 
]
[s S20903 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_92 1 0 :1:6 
]
[s S20906 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[s S20909 . 1 `uc 1 RCD82 1 0 :1:0 
]
[u S20911 . 1 `S5453 1 . 1 0 `S5462 1 . 1 0 `S5471 1 . 1 0 `S5474 1 . 1 0 `S5477 1 . 1 0 ]
"10868
[s S20918 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
[s S20926 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[u S20931 . 1 `S5512 1 . 1 0 `S5520 1 . 1 0 ]
"10989
[s S20935 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSP1IF 1 0 :1:3 
`uc 1 TX1IF 1 0 :1:4 
`uc 1 RC1IF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
[s S20943 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
]
[u S20948 . 1 `S5542 1 . 1 0 `S5550 1 . 1 0 ]
"11065
[s S20952 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSP1IP 1 0 :1:3 
`uc 1 TX1IP 1 0 :1:4 
`uc 1 RC1IP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
]
[s S20960 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
]
[u S20965 . 1 `S5572 1 . 1 0 `S5580 1 . 1 0 ]
"11141
[s S20969 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 LVDIE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 USBIE 1 0 :1:4 
`uc 1 CM1IE 1 0 :1:5 
`uc 1 CM2IE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S20978 . 1 `uc 1 . 1 0 :2:0 
`uc 1 HLVDIE 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
]
[s S20982 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIE 1 0 :1:6 
]
[u S20985 . 1 `S5602 1 . 1 0 `S5611 1 . 1 0 `S5615 1 . 1 0 ]
"11221
[s S20990 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 LVDIF 1 0 :1:2 
`uc 1 BCL1IF 1 0 :1:3 
`uc 1 USBIF 1 0 :1:4 
`uc 1 CM1IF 1 0 :1:5 
`uc 1 CM2IF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S20999 . 1 `uc 1 . 1 0 :2:0 
`uc 1 HLVDIF 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
]
[s S21003 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIF 1 0 :1:6 
]
[u S21006 . 1 `S5639 1 . 1 0 `S5648 1 . 1 0 `S5652 1 . 1 0 ]
"11306
[s S21011 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 LVDIP 1 0 :1:2 
`uc 1 BCL1IP 1 0 :1:3 
`uc 1 USBIP 1 0 :1:4 
`uc 1 CM1IP 1 0 :1:5 
`uc 1 CM2IP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S21020 . 1 `uc 1 . 1 0 :2:0 
`uc 1 HLVDIP 1 0 :1:2 
`uc 1 BCLIP 1 0 :1:3 
]
[s S21024 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIP 1 0 :1:6 
]
[u S21027 . 1 `S5676 1 . 1 0 `S5685 1 . 1 0 `S5689 1 . 1 0 ]
"11391
[s S21032 . 1 `uc 1 RTCCIE 1 0 :1:0 
`uc 1 TMR3GIE 1 0 :1:1 
`uc 1 CTMUIE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TX2IE 1 0 :1:4 
`uc 1 RC2IE 1 0 :1:5 
`uc 1 BCL2IE 1 0 :1:6 
`uc 1 SSP2IE 1 0 :1:7 
]
[s S21041 . 1 `uc 1 RXB0IE 1 0 :1:0 
]
[s S21043 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
]
[s S21046 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIE 1 0 :1:1 
]
[s S21049 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TXB0IE 1 0 :1:2 
]
[s S21052 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TXB1IE 1 0 :1:3 
]
[s S21055 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXB2IE 1 0 :1:4 
]
[s S21058 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIE 1 0 :1:4 
]
[u S21061 . 1 `S5713 1 . 1 0 `S5722 1 . 1 0 `S5724 1 . 1 0 `S5727 1 . 1 0 `S5730 1 . 1 0 `S5733 1 . 1 0 `S5736 1 . 1 0 `S5739 1 . 1 0 ]
"11494
[s S21071 . 1 `uc 1 RTCCIF 1 0 :1:0 
`uc 1 TMR3GIF 1 0 :1:1 
`uc 1 CTMUIF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 BCL2IF 1 0 :1:6 
`uc 1 SSP2IF 1 0 :1:7 
]
[s S21080 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
]
[s S21083 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S21086 . 1 `S5781 1 . 1 0 `S5790 1 . 1 0 `S5793 1 . 1 0 ]
"11598
[s S21091 . 1 `uc 1 RTCCIP 1 0 :1:0 
`uc 1 TMR3GIP 1 0 :1:1 
`uc 1 CTMUIP 1 0 :1:2 
`uc 1 TMR4IP 1 0 :1:3 
`uc 1 TX2IP 1 0 :1:4 
`uc 1 RC2IP 1 0 :1:5 
`uc 1 BCL2IP 1 0 :1:6 
`uc 1 SSP2IP 1 0 :1:7 
]
[s S21100 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIP 1 0 :1:1 
]
[s S21103 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIP 1 0 :1:4 
]
[u S21106 . 1 `S5816 1 . 1 0 `S5825 1 . 1 0 `S5828 1 . 1 0 ]
"11677
[s S21111 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 WPROG 1 0 :1:5 
]
[u S21118 . 1 `S5851 1 . 1 0 ]
"11775
[s S21122 . 1 `uc 1 EECON2 1 0 :8:0 
]
[u S21124 . 1 `S5869 1 . 1 0 ]
"11785
[s S21127 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S21136 . 1 `uc 1 TX9D2 1 0 :1:0 
`uc 1 TRMT2 1 0 :1:1 
`uc 1 BRGH2 1 0 :1:2 
`uc 1 SENDB2 1 0 :1:3 
`uc 1 SYNC2 1 0 :1:4 
`uc 1 TXEN2 1 0 :1:5 
`uc 1 TX92 1 0 :1:6 
`uc 1 CSRC2 1 0 :1:7 
]
[s S21145 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_92 1 0 :1:6 
]
[s S21148 . 1 `uc 1 TXD82 1 0 :1:0 
]
[u S21150 . 1 `S5876 1 . 1 0 `S5885 1 . 1 0 `S5894 1 . 1 0 `S5897 1 . 1 0 ]
"11922
[s S21157 . 1 `uc 1 TXREG2 1 0 :8:0 
]
[u S21159 . 1 `S5929 1 . 1 0 ]
"11941
[s S21163 . 1 `uc 1 RCREG2 1 0 :8:0 
]
[u S21165 . 1 `S5937 1 . 1 0 ]
"11960
[s S21169 . 1 `uc 1 SPBRG2 1 0 :8:0 
]
[u S21171 . 1 `S5945 1 . 1 0 ]
"11984
[s S21175 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S21184 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S21190 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S21193 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S21196 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S21199 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S21208 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S21211 . 1 `S5453 1 . 1 0 `S5962 1 . 1 0 `S5968 1 . 1 0 `S5971 1 . 1 0 `S5974 1 . 1 0 `S5977 1 . 1 0 `S5986 1 . 1 0 ]
"12034
[s S21220 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S21229 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
[s S21235 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S21238 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S21241 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S21244 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S21253 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S21256 . 1 `S5453 1 . 1 0 `S5962 1 . 1 0 `S5968 1 . 1 0 `S5971 1 . 1 0 `S5974 1 . 1 0 `S5977 1 . 1 0 `S5986 1 . 1 0 ]
"12321
[s S21266 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S21275 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S21279 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S21282 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S21285 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S21294 . 1 `S5876 1 . 1 0 `S6125 1 . 1 0 `S6129 1 . 1 0 `S6132 1 . 1 0 `S6135 1 . 1 0 ]
"12361
[s S21301 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S21310 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
[s S21314 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S21317 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S21320 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S21329 . 1 `S5876 1 . 1 0 `S6125 1 . 1 0 `S6129 1 . 1 0 `S6132 1 . 1 0 `S6135 1 . 1 0 ]
"12608
[s S21338 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S21340 . 1 `S6244 1 . 1 0 ]
"12618
[s S21343 . 1 `uc 1 TXREG1 1 0 :8:0 
]
[u S21345 . 1 `S6244 1 . 1 0 ]
"12645
[s S21350 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S21352 . 1 `S6260 1 . 1 0 ]
"12655
[s S21355 . 1 `uc 1 RCREG1 1 0 :8:0 
]
[u S21357 . 1 `S6260 1 . 1 0 ]
"12682
[s S21362 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S21364 . 1 `S6276 1 . 1 0 ]
"12692
[s S21367 . 1 `uc 1 SPBRG1 1 0 :8:0 
]
[u S21369 . 1 `S6276 1 . 1 0 ]
"12705
[s S21372 . 1 `uc 1 IRNG 1 0 :2:0 
`uc 1 ITRIM 1 0 :6:2 
]
[s S21375 . 1 `uc 1 IRNG0 1 0 :1:0 
`uc 1 IRNG1 1 0 :1:1 
`uc 1 ITRIM0 1 0 :1:2 
`uc 1 ITRIM1 1 0 :1:3 
`uc 1 ITRIM2 1 0 :1:4 
`uc 1 ITRIM3 1 0 :1:5 
`uc 1 ITRIM4 1 0 :1:6 
`uc 1 ITRIM5 1 0 :1:7 
]
[u S21384 . 1 `S6290 1 . 1 0 `S6293 1 . 1 0 ]
"12735
[s S21388 . 1 `uc 1 EDG1STAT 1 0 :1:0 
`uc 1 EDG2STAT 1 0 :1:1 
`uc 1 EDG1SEL0 1 0 :1:2 
`uc 1 EDG1SEL1 1 0 :1:3 
`uc 1 EDG1POL 1 0 :1:4 
`uc 1 EDG2SEL0 1 0 :1:5 
`uc 1 EDG2SEL1 1 0 :1:6 
`uc 1 EDG2POL 1 0 :1:7 
]
[u S21397 . 1 `S6318 1 . 1 0 ]
"12806
[s S21400 . 1 `uc 1 CTTRIG 1 0 :1:0 
`uc 1 IDISSEN 1 0 :1:1 
`uc 1 EDGSEQEN 1 0 :1:2 
`uc 1 EDGEN 1 0 :1:3 
`uc 1 TGEN 1 0 :1:4 
`uc 1 CTMUSIDL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CTMUEN 1 0 :1:7 
]
[u S21409 . 1 `S6339 1 . 1 0 ]
"12911
[s S21413 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S21417 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S21426 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S21430 . 1 `S6361 1 . 1 0 `S6365 1 . 1 0 `S6374 1 . 1 0 ]
"12938
[s S21435 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
[s S21439 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S21448 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S21452 . 1 `S6361 1 . 1 0 `S6365 1 . 1 0 `S6374 1 . 1 0 ]
"13103
[s S21459 . 1 `uc 1 CCPR2L 1 0 :8:0 
]
[u S21461 . 1 `S6441 1 . 1 0 ]
"13122
[s S21465 . 1 `uc 1 CCPR2H 1 0 :8:0 
]
[u S21467 . 1 `S6449 1 . 1 0 ]
"13146
[s S21471 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S21474 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S21482 . 1 `S6457 1 . 1 0 `S6460 1 . 1 0 ]
"13166
[s S21486 . 1 `uc 1 P2DC 1 0 :7:0 
`uc 1 P2RSEN 1 0 :1:7 
]
[s S21489 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[u S21497 . 1 `S6457 1 . 1 0 `S6460 1 . 1 0 ]
"13229
[s S21501 . 1 `uc 1 PSS2BD 1 0 :2:0 
`uc 1 PSS2AC 1 0 :2:2 
`uc 1 ECCP2AS 1 0 :3:4 
`uc 1 ECCP2ASE 1 0 :1:7 
]
[s S21506 . 1 `uc 1 PSS2BD0 1 0 :1:0 
`uc 1 PSS2BD1 1 0 :1:1 
`uc 1 PSS2AC0 1 0 :1:2 
`uc 1 PSS2AC1 1 0 :1:3 
`uc 1 ECCP2AS0 1 0 :1:4 
`uc 1 ECCP2AS1 1 0 :1:5 
`uc 1 ECCP2AS2 1 0 :1:6 
]
[u S21514 . 1 `S6509 1 . 1 0 `S6514 1 . 1 0 ]
"13300
[s S21518 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[s S21527 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[s S21535 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL02 1 0 :1:6 
]
[s S21538 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CMPL12 1 0 :1:7 
]
[s S21541 . 1 `uc 1 P2DC02 1 0 :1:0 
]
[s S21543 . 1 `uc 1 P2DC0CON 1 0 :1:0 
]
[s S21545 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC12 1 0 :1:1 
]
[s S21548 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC1CON 1 0 :1:1 
]
[s S21551 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC22 1 0 :1:2 
]
[s S21554 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC2CON 1 0 :1:2 
]
[s S21557 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC32 1 0 :1:3 
]
[s S21560 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC3CON 1 0 :1:3 
]
[s S21563 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC42 1 0 :1:4 
]
[s S21566 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC4CON 1 0 :1:4 
]
[s S21569 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC52 1 0 :1:5 
]
[s S21572 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC5CON 1 0 :1:5 
]
[s S21575 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC62 1 0 :1:6 
]
[s S21578 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC6CON 1 0 :1:6 
]
[s S21581 . 1 `uc 1 STRA2 1 0 :1:0 
]
[s S21583 . 1 `uc 1 . 1 0 :1:0 
`uc 1 STRB2 1 0 :1:1 
]
[s S21586 . 1 `uc 1 . 1 0 :2:0 
`uc 1 STRC2 1 0 :1:2 
]
[s S21589 . 1 `uc 1 . 1 0 :3:0 
`uc 1 STRD2 1 0 :1:3 
]
[s S21592 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STRSYNC2 1 0 :1:4 
]
[u S21595 . 1 `S6539 1 . 1 0 `S6460 1 . 1 0 `S6556 1 . 1 0 `S6559 1 . 1 0 `S6562 1 . 1 0 `S6564 1 . 1 0 `S6566 1 . 1 0 `S6569 1 . 1 0 `S6572 1 . 1 0 `S6575 1 . 1 0 `S6578 1 . 1 0 `S6581 1 . 1 0 `S6584 1 . 1 0 `S6587 1 . 1 0 `S6590 1 . 1 0 `S6593 1 . 1 0 `S6596 1 . 1 0 `S6599 1 . 1 0 `S6602 1 . 1 0 `S6604 1 . 1 0 `S6607 1 . 1 0 `S6610 1 . 1 0 `S6613 1 . 1 0 ]
"13650
[s S21621 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S21625 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S21634 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S21638 . 1 `S6719 1 . 1 0 `S6723 1 . 1 0 `S6732 1 . 1 0 ]
"13677
[s S21643 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
`uc 1 P1M 1 0 :2:6 
]
[s S21647 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
`uc 1 P1M0 1 0 :1:6 
`uc 1 P1M1 1 0 :1:7 
]
[s S21656 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP1Y 1 0 :1:4 
`uc 1 CCP1X 1 0 :1:5 
]
[u S21660 . 1 `S6719 1 . 1 0 `S6723 1 . 1 0 `S6732 1 . 1 0 ]
"13842
[s S21667 . 1 `uc 1 CCPR1L 1 0 :8:0 
]
[u S21669 . 1 `S6799 1 . 1 0 ]
"13861
[s S21673 . 1 `uc 1 CCPR1H 1 0 :8:0 
]
[u S21675 . 1 `S6807 1 . 1 0 ]
"13885
[s S21679 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S21682 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S21690 . 1 `S6815 1 . 1 0 `S6818 1 . 1 0 ]
"13905
[s S21694 . 1 `uc 1 P1DC 1 0 :7:0 
`uc 1 P1RSEN 1 0 :1:7 
]
[s S21697 . 1 `uc 1 P1DC0 1 0 :1:0 
`uc 1 P1DC1 1 0 :1:1 
`uc 1 P1DC2 1 0 :1:2 
`uc 1 P1DC3 1 0 :1:3 
`uc 1 P1DC4 1 0 :1:4 
`uc 1 P1DC5 1 0 :1:5 
`uc 1 P1DC6 1 0 :1:6 
]
[u S21705 . 1 `S6815 1 . 1 0 `S6818 1 . 1 0 ]
"13968
[s S21709 . 1 `uc 1 PSS1BD 1 0 :2:0 
`uc 1 PSS1AC 1 0 :2:2 
`uc 1 ECCP1AS 1 0 :3:4 
`uc 1 ECCP1ASE 1 0 :1:7 
]
[s S21714 . 1 `uc 1 PSS1BD0 1 0 :1:0 
`uc 1 PSS1BD1 1 0 :1:1 
`uc 1 PSS1AC0 1 0 :1:2 
`uc 1 PSS1AC1 1 0 :1:3 
`uc 1 ECCP1AS0 1 0 :1:4 
`uc 1 ECCP1AS1 1 0 :1:5 
`uc 1 ECCP1AS2 1 0 :1:6 
]
[u S21722 . 1 `S6867 1 . 1 0 `S6872 1 . 1 0 ]
"14098
[s S21727 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[u S21736 . 1 `S6539 1 . 1 0 ]
"14115
[s S21739 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 ULPSINK 1 0 :1:1 
`uc 1 ULPEN 1 0 :1:2 
`uc 1 DS 1 0 :1:3 
`uc 1 VBGOE 1 0 :1:4 
`uc 1 ULPLVL 1 0 :1:5 
`uc 1 LVDSTAT 1 0 :1:6 
`uc 1 REGSLP 1 0 :1:7 
]
[s S21748 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S21750 . 1 `S6919 1 . 1 0 `S6928 1 . 1 0 ]
"14174
[s S21754 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 ADCAL 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S21759 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[s S21766 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S21769 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S21772 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S21775 . 1 `S6945 1 . 1 0 `S6950 1 . 1 0 `S6957 1 . 1 0 `S6960 1 . 1 0 `S6963 1 . 1 0 ]
"14256
[s S21782 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S21785 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
`uc 1 VCFG 1 0 :2:6 
]
[s S21790 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 VCFG0 1 0 :1:6 
`uc 1 VCFG1 1 0 :1:7 
]
[s S21799 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S21802 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S21805 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S21808 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S21811 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ADCAL 1 0 :1:7 
]
[s S21814 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S21817 . 1 `S6994 1 . 1 0 `S6997 1 . 1 0 `S7002 1 . 1 0 `S7011 1 . 1 0 `S7014 1 . 1 0 `S7017 1 . 1 0 `S7020 1 . 1 0 `S7023 1 . 1 0 `S7026 1 . 1 0 ]
"14476
[s S21830 . 1 `uc 1 ADRESL 1 0 :8:0 
]
[u S21832 . 1 `S7077 1 . 1 0 ]
"14495
[s S21836 . 1 `uc 1 ADRESH 1 0 :8:0 
]
[u S21838 . 1 `S7085 1 . 1 0 ]
"14519
[s S21842 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S21851 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S21858 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S21861 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S21864 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S21867 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S21870 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S21873 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S21876 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S21879 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S21882 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S21885 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S21888 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S21891 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S21894 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S21896 . 1 `S3264 1 . 1 0 `S3273 1 . 1 0 `S7109 1 . 1 0 `S7112 1 . 1 0 `S7115 1 . 1 0 `S7118 1 . 1 0 `S7121 1 . 1 0 `S7124 1 . 1 0 `S7127 1 . 1 0 `S7130 1 . 1 0 `S7133 1 . 1 0 `S7136 1 . 1 0 `S7139 1 . 1 0 `S7142 1 . 1 0 `S7145 1 . 1 0 ]
"14595
[s S21913 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[s S21922 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S21929 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT1 1 0 :1:5 
]
[s S21932 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN1 1 0 :1:4 
]
[s S21935 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT1 1 0 :1:6 
]
[s S21938 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK11 1 0 :1:1 
]
[s S21941 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK21 1 0 :1:2 
]
[s S21944 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK31 1 0 :1:3 
]
[s S21947 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK41 1 0 :1:4 
]
[s S21950 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK51 1 0 :1:5 
]
[s S21953 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN1 1 0 :1:7 
]
[s S21956 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN1 1 0 :1:2 
]
[s S21959 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN1 1 0 :1:3 
]
[s S21962 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN1 1 0 :1:1 
]
[s S21965 . 1 `uc 1 SEN1 1 0 :1:0 
]
[u S21967 . 1 `S3264 1 . 1 0 `S3273 1 . 1 0 `S7109 1 . 1 0 `S7112 1 . 1 0 `S7115 1 . 1 0 `S7118 1 . 1 0 `S7121 1 . 1 0 `S7124 1 . 1 0 `S7127 1 . 1 0 `S7130 1 . 1 0 `S7133 1 . 1 0 `S7136 1 . 1 0 `S7139 1 . 1 0 `S7142 1 . 1 0 `S7145 1 . 1 0 ]
"14938
[s S21985 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S21991 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S21996 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP1 1 0 :1:4 
]
[s S21999 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN1 1 0 :1:5 
]
[s S22002 . 1 `uc 1 SSPM01 1 0 :1:0 
]
[s S22004 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
]
[s S22007 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM21 1 0 :1:2 
]
[s S22010 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM31 1 0 :1:3 
]
[s S22013 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV1 1 0 :1:6 
]
[s S22016 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL1 1 0 :1:7 
]
[u S22019 . 1 `S3389 1 . 1 0 `S3395 1 . 1 0 `S7355 1 . 1 0 `S7358 1 . 1 0 `S7361 1 . 1 0 `S7363 1 . 1 0 `S7366 1 . 1 0 `S7369 1 . 1 0 `S7372 1 . 1 0 `S7375 1 . 1 0 ]
"14989
[s S22031 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S22037 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S22042 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP1 1 0 :1:4 
]
[s S22045 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN1 1 0 :1:5 
]
[s S22048 . 1 `uc 1 SSPM01 1 0 :1:0 
]
[s S22050 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM11 1 0 :1:1 
]
[s S22053 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM21 1 0 :1:2 
]
[s S22056 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM31 1 0 :1:3 
]
[s S22059 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV1 1 0 :1:6 
]
[s S22062 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL1 1 0 :1:7 
]
[u S22065 . 1 `S3389 1 . 1 0 `S3395 1 . 1 0 `S7355 1 . 1 0 `S7358 1 . 1 0 `S7361 1 . 1 0 `S7363 1 . 1 0 `S7366 1 . 1 0 `S7369 1 . 1 0 `S7372 1 . 1 0 `S7375 1 . 1 0 ]
"15217
[s S22078 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S22081 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S22084 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S22093 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S22098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S22103 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S22108 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S22111 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S22114 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S22119 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S22124 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S22130 . 1 `uc 1 BF1 1 0 :1:0 
]
[s S22132 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE1 1 0 :1:6 
]
[s S22135 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S22138 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S22141 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S22144 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S22147 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP1 1 0 :1:7 
]
[s S22150 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S22153 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S22156 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S22159 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S22162 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
]
[s S22165 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S22168 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S22171 . 1 `S3469 1 . 1 0 `S3472 1 . 1 0 `S3475 1 . 1 0 `S7520 1 . 1 0 `S7525 1 . 1 0 `S7530 1 . 1 0 `S7535 1 . 1 0 `S7538 1 . 1 0 `S7541 1 . 1 0 `S7546 1 . 1 0 `S7551 1 . 1 0 `S7557 1 . 1 0 `S7559 1 . 1 0 `S7562 1 . 1 0 `S7565 1 . 1 0 `S7568 1 . 1 0 `S7571 1 . 1 0 `S7574 1 . 1 0 `S7577 1 . 1 0 `S7580 1 . 1 0 `S7583 1 . 1 0 `S7586 1 . 1 0 `S7589 1 . 1 0 `S7592 1 . 1 0 `S7595 1 . 1 0 ]
"15342
[s S22198 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S22201 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S22204 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S22213 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S22218 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S22223 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S22228 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S22231 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S22234 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S22239 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S22244 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S22250 . 1 `uc 1 BF1 1 0 :1:0 
]
[s S22252 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE1 1 0 :1:6 
]
[s S22255 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S22258 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S22261 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S22264 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S22267 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP1 1 0 :1:7 
]
[s S22270 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S22273 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S22276 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S22279 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S22282 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
]
[s S22285 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S22288 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S22291 . 1 `S3469 1 . 1 0 `S3472 1 . 1 0 `S3475 1 . 1 0 `S7520 1 . 1 0 `S7525 1 . 1 0 `S7530 1 . 1 0 `S7535 1 . 1 0 `S7538 1 . 1 0 `S7541 1 . 1 0 `S7546 1 . 1 0 `S7551 1 . 1 0 `S7557 1 . 1 0 `S7559 1 . 1 0 `S7562 1 . 1 0 `S7565 1 . 1 0 `S7568 1 . 1 0 `S7571 1 . 1 0 `S7574 1 . 1 0 `S7577 1 . 1 0 `S7580 1 . 1 0 `S7583 1 . 1 0 `S7586 1 . 1 0 `S7589 1 . 1 0 `S7592 1 . 1 0 `S7595 1 . 1 0 ]
"15874
[s S22319 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S22321 . 1 `uc 1 MSK0 1 0 :1:0 
]
[s S22323 . 1 `uc 1 MSK01 1 0 :1:0 
]
[s S22325 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
]
[s S22328 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
]
[s S22331 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK2 1 0 :1:2 
]
[s S22334 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK21 1 0 :1:2 
]
[s S22337 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK3 1 0 :1:3 
]
[s S22340 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK31 1 0 :1:3 
]
[s S22343 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK4 1 0 :1:4 
]
[s S22346 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK41 1 0 :1:4 
]
[s S22349 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK5 1 0 :1:5 
]
[s S22352 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK51 1 0 :1:5 
]
[s S22355 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK6 1 0 :1:6 
]
[s S22358 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK61 1 0 :1:6 
]
[s S22361 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK7 1 0 :1:7 
]
[s S22364 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK71 1 0 :1:7 
]
[u S22367 . 1 `S3670 1 . 1 0 `S7934 1 . 1 0 `S7936 1 . 1 0 `S7938 1 . 1 0 `S7941 1 . 1 0 `S7944 1 . 1 0 `S7947 1 . 1 0 `S7950 1 . 1 0 `S7953 1 . 1 0 `S7956 1 . 1 0 `S7959 1 . 1 0 `S7962 1 . 1 0 `S7965 1 . 1 0 `S7968 1 . 1 0 `S7971 1 . 1 0 `S7974 1 . 1 0 `S7977 1 . 1 0 ]
"15946
[s S22386 . 1 `uc 1 SSPADD 1 0 :8:0 
]
[s S22388 . 1 `uc 1 MSK0 1 0 :1:0 
]
[s S22390 . 1 `uc 1 MSK01 1 0 :1:0 
]
[s S22392 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
]
[s S22395 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
]
[s S22398 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK2 1 0 :1:2 
]
[s S22401 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK21 1 0 :1:2 
]
[s S22404 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK3 1 0 :1:3 
]
[s S22407 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK31 1 0 :1:3 
]
[s S22410 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK4 1 0 :1:4 
]
[s S22413 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK41 1 0 :1:4 
]
[s S22416 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK5 1 0 :1:5 
]
[s S22419 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK51 1 0 :1:5 
]
[s S22422 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK6 1 0 :1:6 
]
[s S22425 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK61 1 0 :1:6 
]
[s S22428 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK7 1 0 :1:7 
]
[s S22431 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK71 1 0 :1:7 
]
[u S22434 . 1 `S3670 1 . 1 0 `S7934 1 . 1 0 `S7936 1 . 1 0 `S7938 1 . 1 0 `S7941 1 . 1 0 `S7944 1 . 1 0 `S7947 1 . 1 0 `S7950 1 . 1 0 `S7953 1 . 1 0 `S7956 1 . 1 0 `S7959 1 . 1 0 `S7962 1 . 1 0 `S7965 1 . 1 0 `S7968 1 . 1 0 `S7971 1 . 1 0 `S7974 1 . 1 0 `S7977 1 . 1 0 ]
"16190
[s S22454 . 1 `uc 1 MSK0 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
`uc 1 MSK2 1 0 :1:2 
`uc 1 MSK3 1 0 :1:3 
`uc 1 MSK4 1 0 :1:4 
`uc 1 MSK5 1 0 :1:5 
`uc 1 MSK6 1 0 :1:6 
`uc 1 MSK7 1 0 :1:7 
]
[u S22463 . 1 `S3732 1 . 1 0 ]
"16256
[s S22468 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S22470 . 1 `S3754 1 . 1 0 ]
"16266
[s S22473 . 1 `uc 1 SSPBUF 1 0 :8:0 
]
[u S22475 . 1 `S3754 1 . 1 0 ]
"16279
[s S22478 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 T2OUTPS 1 0 :4:3 
]
[s S22482 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[u S22490 . 1 `S8200 1 . 1 0 `S8204 1 . 1 0 ]
"16363
[s S22496 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S22498 . 1 `S8230 1 . 1 0 ]
"16373
[s S22501 . 1 `uc 1 PR2 1 0 :8:0 
]
[u S22503 . 1 `S8230 1 . 1 0 ]
"16395
[s S22507 . 1 `uc 1 TMR2 1 0 :8:0 
]
[u S22509 . 1 `S8245 1 . 1 0 ]
"16405
[s S22512 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
[s S22515 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S22522 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S22528 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S22531 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S22534 . 1 `S8252 1 . 1 0 `S8255 1 . 1 0 `S8262 1 . 1 0 `S8268 1 . 1 0 `S8271 1 . 1 0 ]
"16523
[s S22543 . 1 `uc 1 TMR1L 1 0 :8:0 
]
[u S22545 . 1 `S8305 1 . 1 0 ]
"16542
[s S22549 . 1 `uc 1 TMR1H 1 0 :8:0 
]
[u S22551 . 1 `S8313 1 . 1 0 ]
"16552
[s S22554 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S22556 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S22559 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S22562 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S22565 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S22568 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_CM 1 0 :1:5 
]
[s S22571 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 nCM 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S22580 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 CM 1 0 :1:5 
]
[u S22587 . 1 `S8320 1 . 1 0 `S8322 1 . 1 0 `S8325 1 . 1 0 `S8328 1 . 1 0 `S8331 1 . 1 0 `S8334 1 . 1 0 `S8337 1 . 1 0 `S8346 1 . 1 0 ]
"16713
[s S22598 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S22605 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S22611 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S22613 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S22616 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S22619 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S22622 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S22625 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S22628 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S22631 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S22634 . 1 `S1363 1 . 1 0 `S1370 1 . 1 0 `S8410 1 . 1 0 `S8412 1 . 1 0 `S8415 1 . 1 0 `S8418 1 . 1 0 `S8421 1 . 1 0 `S8424 1 . 1 0 `S8427 1 . 1 0 `S8430 1 . 1 0 ]
"16766
[s S22646 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S22653 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S22659 . 1 `uc 1 CCH02 1 0 :1:0 
]
[s S22661 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH12 1 0 :1:1 
]
[s S22664 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE2 1 0 :1:6 
]
[s S22667 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON2 1 0 :1:7 
]
[s S22670 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL2 1 0 :1:5 
]
[s S22673 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF2 1 0 :1:2 
]
[s S22676 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL02 1 0 :1:3 
]
[s S22679 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL12 1 0 :1:4 
]
[u S22682 . 1 `S1363 1 . 1 0 `S1370 1 . 1 0 `S8410 1 . 1 0 `S8412 1 . 1 0 `S8415 1 . 1 0 `S8418 1 . 1 0 `S8421 1 . 1 0 `S8424 1 . 1 0 `S8427 1 . 1 0 `S8430 1 . 1 0 ]
"17006
[s S22695 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S22702 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S22708 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S22710 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[s S22713 . 1 `uc 1 CCH01 1 0 :1:0 
]
[s S22715 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
]
[s S22718 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE1 1 0 :1:6 
]
[s S22721 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON1 1 0 :1:7 
]
[s S22724 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL1 1 0 :1:5 
]
[s S22727 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF1 1 0 :1:2 
]
[s S22730 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL01 1 0 :1:3 
]
[s S22733 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL11 1 0 :1:4 
]
[u S22736 . 1 `S1363 1 . 1 0 `S1370 1 . 1 0 `S8579 1 . 1 0 `S8581 1 . 1 0 `S8584 1 . 1 0 `S8586 1 . 1 0 `S8589 1 . 1 0 `S8592 1 . 1 0 `S8595 1 . 1 0 `S8598 1 . 1 0 `S8601 1 . 1 0 `S8604 1 . 1 0 ]
"17066
[s S22750 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
[s S22757 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S22763 . 1 `uc 1 C1CH0 1 0 :1:0 
]
[s S22765 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[s S22768 . 1 `uc 1 CCH01 1 0 :1:0 
]
[s S22770 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
]
[s S22773 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE1 1 0 :1:6 
]
[s S22776 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON1 1 0 :1:7 
]
[s S22779 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL1 1 0 :1:5 
]
[s S22782 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF1 1 0 :1:2 
]
[s S22785 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL01 1 0 :1:3 
]
[s S22788 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL11 1 0 :1:4 
]
[u S22791 . 1 `S1363 1 . 1 0 `S1370 1 . 1 0 `S8579 1 . 1 0 `S8581 1 . 1 0 `S8584 1 . 1 0 `S8586 1 . 1 0 `S8589 1 . 1 0 `S8592 1 . 1 0 `S8595 1 . 1 0 `S8598 1 . 1 0 `S8601 1 . 1 0 `S8604 1 . 1 0 ]
"17224
[s S22805 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 FLTS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S22811 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S22818 . 1 `S8758 1 . 1 0 `S8764 1 . 1 0 ]
"17350
[s S22822 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S22829 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S22833 . 1 `S8788 1 . 1 0 `S8795 1 . 1 0 ]
"17479
[s S22839 . 1 `uc 1 TMR0L 1 0 :8:0 
]
[u S22841 . 1 `S8816 1 . 1 0 ]
"17498
[s S22845 . 1 `uc 1 TMR0H 1 0 :8:0 
]
[u S22847 . 1 `S8824 1 . 1 0 ]
"17508
[s S22850 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S22856 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S22858 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S22861 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S22864 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S22867 . 1 `S8831 1 . 1 0 `S8837 1 . 1 0 `S8839 1 . 1 0 `S8842 1 . 1 0 `S8845 1 . 1 0 ]
"17601
[s S22876 . 1 `uc 1 FSR2L 1 0 :8:0 
]
[u S22878 . 1 `S8874 1 . 1 0 ]
"17626
[s S22883 . 1 `uc 1 PLUSW2 1 0 :8:0 
]
[u S22885 . 1 `S8883 1 . 1 0 ]
"17645
[s S22889 . 1 `uc 1 PREINC2 1 0 :8:0 
]
[u S22891 . 1 `S8891 1 . 1 0 ]
"17664
[s S22895 . 1 `uc 1 POSTDEC2 1 0 :8:0 
]
[u S22897 . 1 `S8899 1 . 1 0 ]
"17683
[s S22901 . 1 `uc 1 POSTINC2 1 0 :8:0 
]
[u S22903 . 1 `S8907 1 . 1 0 ]
"17702
[s S22907 . 1 `uc 1 INDF2 1 0 :8:0 
]
[u S22909 . 1 `S8915 1 . 1 0 ]
"17733
[s S22915 . 1 `uc 1 FSR1L 1 0 :8:0 
]
[u S22917 . 1 `S8925 1 . 1 0 ]
"17758
[s S22922 . 1 `uc 1 PLUSW1 1 0 :8:0 
]
[u S22924 . 1 `S8934 1 . 1 0 ]
"17777
[s S22928 . 1 `uc 1 PREINC1 1 0 :8:0 
]
[u S22930 . 1 `S8942 1 . 1 0 ]
"17796
[s S22934 . 1 `uc 1 POSTDEC1 1 0 :8:0 
]
[u S22936 . 1 `S8950 1 . 1 0 ]
"17815
[s S22940 . 1 `uc 1 POSTINC1 1 0 :8:0 
]
[u S22942 . 1 `S8958 1 . 1 0 ]
"17834
[s S22946 . 1 `uc 1 INDF1 1 0 :8:0 
]
[u S22948 . 1 `S8966 1 . 1 0 ]
"17853
[s S22952 . 1 `uc 1 WREG 1 0 :8:0 
]
[u S22954 . 1 `S8974 1 . 1 0 ]
"17878
[s S22959 . 1 `uc 1 FSR0L 1 0 :8:0 
]
[u S22961 . 1 `S8983 1 . 1 0 ]
"17903
[s S22966 . 1 `uc 1 PLUSW0 1 0 :8:0 
]
[u S22968 . 1 `S8992 1 . 1 0 ]
"17922
[s S22972 . 1 `uc 1 PREINC0 1 0 :8:0 
]
[u S22974 . 1 `S9000 1 . 1 0 ]
"17941
[s S22978 . 1 `uc 1 POSTDEC0 1 0 :8:0 
]
[u S22980 . 1 `S9008 1 . 1 0 ]
"17960
[s S22984 . 1 `uc 1 POSTINC0 1 0 :8:0 
]
[u S22986 . 1 `S9016 1 . 1 0 ]
"17979
[s S22990 . 1 `uc 1 INDF0 1 0 :8:0 
]
[u S22992 . 1 `S9024 1 . 1 0 ]
"17989
[s S22995 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 INT3IF 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 INT3IE 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S23004 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 INT3F 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 INT3E 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S23013 . 1 `S9031 1 . 1 0 `S9040 1 . 1 0 ]
"18025
[s S23017 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S23020 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 INT3IP 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 INTEDG3 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S23029 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT3P 1 0 :1:1 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S23035 . 1 `S9071 1 . 1 0 `S9074 1 . 1 0 `S9083 1 . 1 0 ]
"18137
[s S23040 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S23049 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S23058 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S23062 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S23071 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S23075 . 1 `S9112 1 . 1 0 `S9121 1 . 1 0 `S9130 1 . 1 0 `S9121 1 . 1 0 `S9130 1 . 1 0 ]
"18338
[s S23084 . 1 `uc 1 PRODL 1 0 :8:0 
]
[u S23086 . 1 `S9191 1 . 1 0 ]
"18357
[s S23090 . 1 `uc 1 PRODH 1 0 :8:0 
]
[u S23092 . 1 `S9199 1 . 1 0 ]
"18376
[s S23096 . 1 `uc 1 TABLAT 1 0 :8:0 
]
[u S23098 . 1 `S9207 1 . 1 0 ]
"18403
[s S23103 . 1 `uc 1 TBLPTRL 1 0 :8:0 
]
[u S23105 . 1 `S9216 1 . 1 0 ]
"18422
[s S23109 . 1 `uc 1 TBLPTRH 1 0 :8:0 
]
[u S23111 . 1 `S9224 1 . 1 0 ]
"18462
[s S23118 . 1 `uc 1 PCL 1 0 :8:0 
]
[u S23120 . 1 `S9235 1 . 1 0 ]
"18481
[s S23124 . 1 `uc 1 PCH 1 0 :8:0 
]
[u S23126 . 1 `S9243 1 . 1 0 ]
"18500
[s S23130 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S23135 . 1 `uc 1 SP0 1 0 :1:0 
`uc 1 SP1 1 0 :1:1 
`uc 1 SP2 1 0 :1:2 
`uc 1 SP3 1 0 :1:3 
`uc 1 SP4 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 STKOVF 1 0 :1:7 
]
[u S23143 . 1 `S9251 1 . 1 0 `S9256 1 . 1 0 ]
"18585
[s S23149 . 1 `uc 1 TOSL 1 0 :8:0 
]
[u S23151 . 1 `S9283 1 . 1 0 ]
"18604
[s S23155 . 1 `uc 1 TOSH 1 0 :8:0 
]
[u S23157 . 1 `S9291 1 . 1 0 ]
"21291
[s S24490 . 1 `uc 1 Cap4OVF 1 0 :1:0 
`uc 1 Cap5OVF 1 0 :1:1 
`uc 1 Cap6OVF 1 0 :1:2 
`uc 1 Cap7OVF 1 0 :1:3 
`uc 1 Cap8OVF 1 0 :1:4 
`uc 1 ECap1OVF 1 0 :1:5 
`uc 1 ECap2OVF 1 0 :1:6 
`uc 1 ECap3OVF 1 0 :1:7 
]
[u S24499 capstatus 1 `S17570 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"13 C:\Program Files (x86)\Microchip\xc8\v1.10\include\stddef.h
[s S24504 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S24510 USART1 1 `uc 1 val 1 0 `S17594 1 . 1 0 ]
"212 C:\Program Files (x86)\Microchip\xc8\v1.10\include\plib\usart.h
[s S24514 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S24520 USART2 1 `uc 1 val 1 0 `S17594 1 . 1 0 ]
"10 Outputs.c
[s S24536 . 1 `uc 1 Cap4OVF 1 0 :1:0 
`uc 1 Cap5OVF 1 0 :1:1 
`uc 1 Cap6OVF 1 0 :1:2 
`uc 1 Cap7OVF 1 0 :1:3 
`uc 1 Cap8OVF 1 0 :1:4 
`uc 1 ECap1OVF 1 0 :1:5 
`uc 1 ECap2OVF 1 0 :1:6 
`uc 1 ECap3OVF 1 0 :1:7 
]
[u S24545 capstatus 1 `S17570 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"11 plib/CCP/cap18def.c
[s S24549 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S24555 USART1 1 `uc 1 val 1 0 `S17594 1 . 1 0 ]
"8 plib/USART/u1defs.c
[s S24559 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S24565 USART2 1 `uc 1 val 1 0 `S17594 1 . 1 0 ]
"5 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\abdiv.c
[v ___abdiv `(c  1 e 1 0 ]
"5 ../common/asfladd.c
[v ___asfladd `(d  1 e 3 0 ]
"5 ../common/asfldiv.c
[v ___asfldiv `(d  1 e 3 0 ]
"5 ../common/asflmul.c
[v ___asflmul `(d  1 e 3 0 ]
"5 ../common/asflsub.c
[v ___asflsub `(d  1 e 3 0 ]
"5 ../common/asftadd.c
[v ___asftadd `(f  1 e 3 0 ]
"5 ../common/asftdiv.c
[v ___asftdiv `(f  1 e 3 0 ]
"5 ../common/asftmul.c
[v ___asftmul `(f  1 e 3 0 ]
"5 ../common/asftsub.c
[v ___asftsub `(f  1 e 3 0 ]
"5 ../common/aslmul.c
[v ___aslmul `(ul  1 e 4 0 ]
"4 Buttons.c
[v _init_buttons `(v  1 e 0 0 ]
"13
[v _update_buttons `(v  1 e 0 0 ]
"22
[v _reset_buttons `(i  1 e 2 0 ]
"27
[v _get_b1 `(b  1 e 0 0 ]
"30
[v _get_b2 `(b  1 e 0 0 ]
"33
[v _get_b3 `(b  1 e 0 0 ]
"36
[v _get_b4 `(b  1 e 0 0 ]
"39
[v _get_b5 `(b  1 e 0 0 ]
"5 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\abmod.c
[v ___abmod `(c  1 e 1 0 ]
"32 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\abtofl.c
[v ___abtofl `(d  1 e 3 0 ]
"34 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\abtoft.c
[v ___abtoft `(f  1 e 3 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\aldiv.c
[v ___aldiv `(l  1 e 4 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\almod.c
[v ___almod `(l  1 e 4 0 ]
"37 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\altofl.c
[v ___altofl `(d  1 e 3 0 ]
"43 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\altoft.c
[v ___altoft `(f  1 e 3 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\atdiv.c
[v ___atdiv `(m  1 e 3 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\atmod.c
[v ___atmod `(m  1 e 3 0 ]
"38 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\attofl.c
[v ___attofl `(d  1 e 3 0 ]
"38 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\attoft.c
[v ___attoft `(f  1 e 3 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\awdiv.c
[v ___awdiv `(i  1 e 2 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\awmod.c
[v ___awmod `(i  1 e 2 0 ]
"32 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\awtofl.c
[v ___awtofl `(d  1 e 3 0 ]
"33 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\awtoft.c
[v ___awtoft `(f  1 e 3 0 ]
"3 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\bmul.c
[v ___bmul `(uc  1 e 1 0 ]
"64 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\double.c
[v ___flpack `(d  1 e 3 0 ]
"89 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\fladd.c
[v ___fladd `(d  1 e 3 0 ]
"50 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\fldiv.c
[v ___fldiv `(d  1 e 3 0 ]
"5 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\flge.c
[v ___flge `(b  1 e 0 0 ]
"51 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\flmul.c
[v ___flmul `(d  1 e 3 0 ]
"16 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\flneg.c
[v ___flneg `(d  1 e 3 0 ]
"63 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\float.c
[v ___ftpack `(f  1 e 3 0 ]
"22 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\flsub.c
[v ___flsub `(d  1 e 3 0 ]
"44 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\fltol.c
[v ___fltol `(l  1 e 4 0 ]
"87 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\ftadd.c
[v ___ftadd `(f  1 e 3 0 ]
"50 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\ftdiv.c
[v ___ftdiv `(f  1 e 3 0 ]
"5 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\ftge.c
[v ___ftge `(b  1 e 0 0 ]
"52 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\ftmul.c
[v ___ftmul `(f  1 e 3 0 ]
"16 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\ftneg.c
[v ___ftneg `(f  1 e 3 0 ]
"22 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\ftsub.c
[v ___ftsub `(f  1 e 3 0 ]
"45 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\fttol.c
[v ___fttol `(l  1 e 4 0 ]
"5 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\lbdiv.c
[v ___lbdiv `(uc  1 e 1 0 ]
"5 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\lbmod.c
[v ___lbmod `(uc  1 e 1 0 ]
"28 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\lbtofl.c
[v ___lbtofl `(d  1 e 3 0 ]
"28 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\lbtoft.c
[v ___lbtoft `(f  1 e 3 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\lldiv.c
[v ___lldiv `(ul  1 e 4 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\llmod.c
[v ___llmod `(ul  1 e 4 0 ]
"31 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\lltofl.c
[v ___lltofl `(d  1 e 3 0 ]
"36 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\lltoft.c
[v ___lltoft `(f  1 e 3 0 ]
"3 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\lmul.c
[v ___lmul `(ul  1 e 4 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\ltdiv.c
[v ___ltdiv `(um  1 e 3 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\ltmod.c
[v ___ltmod `(um  1 e 3 0 ]
"31 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\lttofl.c
[v ___lttofl `(d  1 e 3 0 ]
"31 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\lttoft.c
[v ___lttoft `(f  1 e 3 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\lwdiv.c
[v ___lwdiv `(ui  1 e 2 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\lwmod.c
[v ___lwmod `(ui  1 e 2 0 ]
"29 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\lwtofl.c
[v ___lwtofl `(d  1 e 3 0 ]
"29 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\lwtoft.c
[v ___lwtoft `(f  1 e 3 0 ]
"3 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\tmul.c
[v ___tmul `(um  1 e 3 0 ]
"3 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\wmul.c
[v ___wmul `(ui  1 e 2 0 ]
"3 Flags.c
[v _clear_flags `(v  1 e 0 0 ]
"5 Interrupts.c
[v _ISR `I(v  1 e 0 0 ]
"11
[v _setup_int `(v  1 e 0 0 ]
"26 main.c
[v _main `(v  1 e 0 0 ]
"5 Outputs.c
[v _set_output `(i  1 e 2 0 ]
"2 Puzzle.c
[v _init_puzzle `(v  1 e 0 0 ]
"5
[v _advance_state `(i  1 e 2 0 ]
"44 C:\Program Files (x86)\Microchip\xc8\v1.10\include\pic18f27j53.h
[v _ADCTRIG `VEuc  1 e 1 @3768 ]
[s S198 . 1 `uc 1 TRIGSEL 1 0 :2:0 
]
"65
[s S200 . 1 `uc 1 SRC0 1 0 :1:0 
`uc 1 SRC1 1 0 :1:1 
]
[s S203 . 1 `uc 1 TRIGSEL0 1 0 :1:0 
`uc 1 TRIGSEL1 1 0 :1:1 
]
[s S206 . 1 `uc 1 SRC 1 0 :2:0 
]
[u S208 . 1 `S198 1 . 1 0 `S200 1 . 1 0 `S203 1 . 1 0 `S206 1 . 1 0 ]
[v _ADCTRIGbits `VES208  1 e 1 @3768 ]
"99
[v _PMDIS0 `VEuc  1 e 1 @3769 ]
"104
[v _PD0 `VEuc  1 e 1 @3769 ]
[s S225 . 1 `uc 1 ADCMD 1 0 :1:0 
`uc 1 SPI1MD 1 0 :1:1 
`uc 1 SPI2MD 1 0 :1:2 
`uc 1 UART1MD 1 0 :1:3 
`uc 1 UART2MD 1 0 :1:4 
`uc 1 ECCP1MD 1 0 :1:5 
`uc 1 ECCP2MD 1 0 :1:6 
`uc 1 ECCP3MD 1 0 :1:7 
]
"143
[s S234 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDMSSP1 1 0 :1:1 
`uc 1 PMDMSSP2 1 0 :1:2 
`uc 1 PMDUART1 1 0 :1:3 
`uc 1 PMDUART2 1 0 :1:4 
`uc 1 PMDECCP1 1 0 :1:5 
`uc 1 PMDECCP2 1 0 :1:6 
`uc 1 PMDECCP3 1 0 :1:7 
]
[s S243 . 1 `uc 1 PMDADC 1 0 :1:0 
`uc 1 PMDMSSP 1 0 :2:1 
`uc 1 PMDUART 1 0 :2:3 
`uc 1 PMDECCP 1 0 :3:5 
]
[s S248 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SPIMD 1 0 :2:1 
`uc 1 UARTMD 1 0 :2:3 
`uc 1 ECCPMD 1 0 :3:5 
]
[u S253 . 1 `S225 1 . 1 0 `S234 1 . 1 0 `S243 1 . 1 0 `S248 1 . 1 0 ]
[v _PMDIS0bits `VES253  1 e 1 @3769 ]
"290
[v _PD0bits `VES253  1 e 1 @3769 ]
"404
[v _PMDIS1 `VEuc  1 e 1 @3770 ]
"409
[v _PD1 `VEuc  1 e 1 @3770 ]
[s S350 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TMR1MD 1 0 :1:1 
`uc 1 TMR2MD 1 0 :1:2 
`uc 1 TMR3MD 1 0 :1:3 
`uc 1 TMR4MD 1 0 :1:4 
`uc 1 RTCCMD 1 0 :1:5 
`uc 1 CTMUMD 1 0 :1:6 
]
"442
[s S358 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDTMR1 1 0 :1:1 
`uc 1 PMDTMR2 1 0 :1:2 
`uc 1 PMDTMR3 1 0 :1:3 
`uc 1 PMDTMR4 1 0 :1:4 
]
[s S364 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDTMR 1 0 :4:1 
`uc 1 PMDRTCC 1 0 :1:5 
`uc 1 PMDCTMU 1 0 :1:6 
]
[s S369 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TMRMD 1 0 :4:1 
]
[u S372 . 1 `S350 1 . 1 0 `S358 1 . 1 0 `S364 1 . 1 0 `S369 1 . 1 0 ]
[v _PMDIS1bits `VES372  1 e 1 @3770 ]
"543
[v _PD1bits `VES372  1 e 1 @3770 ]
"617
[v _PMDIS2 `VEuc  1 e 1 @3771 ]
"622
[v _PD2 `VEuc  1 e 1 @3771 ]
[s S451 . 1 `uc 1 CMP1MD 1 0 :1:0 
`uc 1 CMP2MD 1 0 :1:1 
`uc 1 CMP3MD 1 0 :1:2 
`uc 1 TMR5MD 1 0 :1:3 
`uc 1 TMR6MD 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 TMR8MD 1 0 :1:6 
]
"653
[s S459 . 1 `uc 1 PMDCMP1 1 0 :1:0 
`uc 1 PMDCMP2 1 0 :1:1 
`uc 1 PMDCMP3 1 0 :1:2 
]
[s S463 . 1 `uc 1 PMDCMP 1 0 :3:0 
`uc 1 PMDTMR5 1 0 :1:3 
`uc 1 PMDTMR6 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 PMDTMR8 1 0 :1:6 
]
[s S469 . 1 `uc 1 CMPMD 1 0 :3:0 
]
[u S471 . 1 `S451 1 . 1 0 `S459 1 . 1 0 `S463 1 . 1 0 `S469 1 . 1 0 ]
[v _PMDIS2bits `VES471  1 e 1 @3771 ]
"752
[v _PD2bits `VES471  1 e 1 @3771 ]
"826
[v _PMDIS3 `VEuc  1 e 1 @3772 ]
"831
[v _PD3 `VEuc  1 e 1 @3772 ]
[s S544 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP4MD 1 0 :1:1 
`uc 1 CCP5MD 1 0 :1:2 
`uc 1 CCP6MD 1 0 :1:3 
`uc 1 CCP7MD 1 0 :1:4 
`uc 1 CCP8MD 1 0 :1:5 
`uc 1 CCP9MD 1 0 :1:6 
`uc 1 CCP10MD 1 0 :1:7 
]
"866
[s S553 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDCCP4 1 0 :1:1 
`uc 1 PMDCCP5 1 0 :1:2 
`uc 1 PMDCCP6 1 0 :1:3 
`uc 1 PMDCCP7 1 0 :1:4 
`uc 1 PMDCCP8 1 0 :1:5 
`uc 1 PMDCCP9 1 0 :1:6 
`uc 1 PMDCCP10 1 0 :1:7 
]
[s S562 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PMDCCP 1 0 :7:1 
]
[s S565 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCPMD 1 0 :7:1 
]
[u S568 . 1 `S544 1 . 1 0 `S553 1 . 1 0 `S562 1 . 1 0 `S565 1 . 1 0 ]
[v _PMDIS3bits `VES568  1 e 1 @3772 ]
"979
[v _PD3bits `VES568  1 e 1 @3772 ]
"1063
[v _PPSCON `VEuc  1 e 1 @3775 ]
[s S652 . 1 `uc 1 IOLOCK 1 0 :1:0 
]
"1073
[u S654 . 1 `S652 1 . 1 0 ]
[v _PPSCONbits `VES654  1 e 1 @3775 ]
"1082
[v _RPOR0 `VEuc  1 e 1 @3776 ]
"1088
[v _RPOR1 `VEuc  1 e 1 @3777 ]
"1094
[v _RPOR2 `VEuc  1 e 1 @3778 ]
"1100
[v _RPOR3 `VEuc  1 e 1 @3779 ]
"1106
[v _RPOR4 `VEuc  1 e 1 @3780 ]
"1112
[v _RPOR5 `VEuc  1 e 1 @3781 ]
"1118
[v _RPOR6 `VEuc  1 e 1 @3782 ]
"1124
[v _RPOR7 `VEuc  1 e 1 @3783 ]
"1130
[v _RPOR8 `VEuc  1 e 1 @3784 ]
"1136
[v _RPOR9 `VEuc  1 e 1 @3785 ]
"1142
[v _RPOR10 `VEuc  1 e 1 @3786 ]
"1148
[v _RPOR11 `VEuc  1 e 1 @3787 ]
"1154
[v _RPOR12 `VEuc  1 e 1 @3788 ]
"1160
[v _RPOR13 `VEuc  1 e 1 @3789 ]
"1166
[v _RPOR17 `VEuc  1 e 1 @3793 ]
"1172
[v _RPOR18 `VEuc  1 e 1 @3794 ]
"1178
[v _RPINR1 `VEuc  1 e 1 @3809 ]
"1184
[v _RPINR2 `VEuc  1 e 1 @3810 ]
"1190
[v _RPINR3 `VEuc  1 e 1 @3811 ]
"1196
[v _RPINR4 `VEuc  1 e 1 @3812 ]
"1202
[v _RPINR6 `VEuc  1 e 1 @3814 ]
"1208
[v _RPINR15 `VEuc  1 e 1 @3815 ]
"1214
[v _RPINR7 `VEuc  1 e 1 @3816 ]
"1220
[v _RPINR8 `VEuc  1 e 1 @3817 ]
"1226
[v _RPINR9 `VEuc  1 e 1 @3818 ]
"1232
[v _RPINR12 `VEuc  1 e 1 @3826 ]
"1238
[v _RPINR13 `VEuc  1 e 1 @3827 ]
"1244
[v _RPINR14 `VEuc  1 e 1 @3828 ]
"1250
[v _RPINR16 `VEuc  1 e 1 @3831 ]
"1256
[v _RPINR17 `VEuc  1 e 1 @3832 ]
"1262
[v _RPINR21 `VEuc  1 e 1 @3836 ]
"1268
[v _RPINR22 `VEuc  1 e 1 @3837 ]
"1274
[v _RPINR23 `VEuc  1 e 1 @3838 ]
"1280
[v _RPINR24 `VEuc  1 e 1 @3839 ]
"1286
[v _CCP10CON `VEuc  1 e 1 @3840 ]
[s S693 . 1 `uc 1 CCP10M 1 0 :4:0 
`uc 1 DC10B 1 0 :2:4 
]
"1305
[s S696 . 1 `uc 1 CCP10M0 1 0 :1:0 
`uc 1 CCP10M1 1 0 :1:1 
`uc 1 CCP10M2 1 0 :1:2 
`uc 1 CCP10M3 1 0 :1:3 
`uc 1 DC10B0 1 0 :1:4 
`uc 1 DC10B1 1 0 :1:5 
]
[u S703 . 1 `S693 1 . 1 0 `S696 1 . 1 0 ]
[v _CCP10CONbits `VES703  1 e 1 @3840 ]
"1349
[v _CCPR10L `VEuc  1 e 1 @3841 ]
[s S718 . 1 `uc 1 CCPR10L 1 0 :8:0 
]
"1359
[u S720 . 1 `S718 1 . 1 0 ]
[v _CCPR10Lbits `VES720  1 e 1 @3841 ]
"1368
[v _CCPR10H `VEuc  1 e 1 @3842 ]
"1378
[v _CCPR10Hbits `VES720  1 e 1 @3842 ]
"1387
[v _CCP9CON `VEuc  1 e 1 @3843 ]
"1406
[v _CCP9CONbits `VES703  1 e 1 @3843 ]
"1450
[v _CCPR9L `VEuc  1 e 1 @3844 ]
"1460
[v _CCPR9Lbits `VES720  1 e 1 @3844 ]
"1469
[v _CCPR9H `VEuc  1 e 1 @3845 ]
"1479
[v _CCPR9Hbits `VES720  1 e 1 @3845 ]
"1488
[v _CCP8CON `VEuc  1 e 1 @3846 ]
"1507
[v _CCP8CONbits `VES703  1 e 1 @3846 ]
"1551
[v _CCPR8L `VEuc  1 e 1 @3847 ]
"1561
[v _CCPR8Lbits `VES720  1 e 1 @3847 ]
"1570
[v _CCPR8H `VEuc  1 e 1 @3848 ]
"1580
[v _CCPR8Hbits `VES720  1 e 1 @3848 ]
"1589
[v _CCP7CON `VEuc  1 e 1 @3849 ]
"1608
[v _CCP7CONbits `VES703  1 e 1 @3849 ]
"1652
[v _CCPR7L `VEuc  1 e 1 @3850 ]
"1662
[v _CCPR7Lbits `VES720  1 e 1 @3850 ]
"1671
[v _CCPR7H `VEuc  1 e 1 @3851 ]
"1681
[v _CCPR7Hbits `VES720  1 e 1 @3851 ]
"1690
[v _CCP6CON `VEuc  1 e 1 @3852 ]
"1709
[v _CCP6CONbits `VES703  1 e 1 @3852 ]
"1753
[v _CCPR6L `VEuc  1 e 1 @3853 ]
"1763
[v _CCPR6Lbits `VES720  1 e 1 @3853 ]
"1772
[v _CCPR6H `VEuc  1 e 1 @3854 ]
"1782
[v _CCPR6Hbits `VES720  1 e 1 @3854 ]
"1791
[v _CCP5CON `VEuc  1 e 1 @3855 ]
"1810
[v _CCP5CONbits `VES703  1 e 1 @3855 ]
"1854
[v _CCPR5L `VEuc  1 e 1 @3856 ]
"1864
[v _CCPR5Lbits `VES720  1 e 1 @3856 ]
"1873
[v _CCPR5H `VEuc  1 e 1 @3857 ]
"1883
[v _CCPR5Hbits `VES720  1 e 1 @3857 ]
"1892
[v _CCP4CON `VEuc  1 e 1 @3858 ]
"1911
[v _CCP4CONbits `VES703  1 e 1 @3858 ]
"1955
[v _CCPR4L `VEuc  1 e 1 @3859 ]
"1965
[v _CCPR4Lbits `VES720  1 e 1 @3859 ]
"1974
[v _CCPR4H `VEuc  1 e 1 @3860 ]
"1984
[v _CCPR4Hbits `VES720  1 e 1 @3860 ]
"1993
[v _CCP3CON `VEuc  1 e 1 @3861 ]
[s S973 . 1 `uc 1 CCP3M 1 0 :4:0 
`uc 1 DC3B 1 0 :2:4 
`uc 1 P3M 1 0 :2:6 
]
"2015
[s S977 . 1 `uc 1 CCP3M0 1 0 :1:0 
`uc 1 CCP3M1 1 0 :1:1 
`uc 1 CCP3M2 1 0 :1:2 
`uc 1 CCP3M3 1 0 :1:3 
`uc 1 DC3B0 1 0 :1:4 
`uc 1 DC3B1 1 0 :1:5 
`uc 1 P3M0 1 0 :1:6 
`uc 1 P3M1 1 0 :1:7 
]
[u S986 . 1 `S973 1 . 1 0 `S977 1 . 1 0 ]
[v _CCP3CONbits `VES986  1 e 1 @3861 ]
"2074
[v _CCPR3L `VEuc  1 e 1 @3862 ]
"2084
[v _CCPR3Lbits `VES720  1 e 1 @3862 ]
"2093
[v _CCPR3H `VEuc  1 e 1 @3863 ]
"2103
[v _CCPR3Hbits `VES720  1 e 1 @3863 ]
"2112
[v _ECCP3DEL `VEuc  1 e 1 @3864 ]
[s S1019 . 1 `uc 1 P3DC 1 0 :7:0 
`uc 1 P3RSEN 1 0 :1:7 
]
"2132
[s S1022 . 1 `uc 1 P3DC0 1 0 :1:0 
`uc 1 P3DC1 1 0 :1:1 
`uc 1 P3DC2 1 0 :1:2 
`uc 1 P3DC3 1 0 :1:3 
`uc 1 P3DC4 1 0 :1:4 
`uc 1 P3DC5 1 0 :1:5 
`uc 1 P3DC6 1 0 :1:6 
]
[u S1030 . 1 `S1019 1 . 1 0 `S1022 1 . 1 0 ]
[v _ECCP3DELbits `VES1030  1 e 1 @3864 ]
"2181
[v _ECCP3AS `VEuc  1 e 1 @3865 ]
[s S1045 . 1 `uc 1 PSS3BD 1 0 :2:0 
`uc 1 PSS3AC 1 0 :2:2 
`uc 1 ECCP3AS 1 0 :3:4 
`uc 1 ECCP3ASE 1 0 :1:7 
]
"2203
[s S1050 . 1 `uc 1 PSS3BD0 1 0 :1:0 
`uc 1 PSS3BD1 1 0 :1:1 
`uc 1 PSS3AC0 1 0 :1:2 
`uc 1 PSS3AC1 1 0 :1:3 
`uc 1 ECCP3AS0 1 0 :1:4 
`uc 1 ECCP3AS1 1 0 :1:5 
`uc 1 ECCP3AS2 1 0 :1:6 
]
[u S1058 . 1 `S1045 1 . 1 0 `S1050 1 . 1 0 ]
[v _ECCP3ASbits `VES1058  1 e 1 @3865 ]
"2262
[v _PSTR3CON `VEuc  1 e 1 @3866 ]
[s S1075 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL 1 0 :2:6 
]
"2310
[s S1083 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
[s S1087 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL03 1 0 :1:6 
]
[s S1090 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CMPL13 1 0 :1:7 
]
[s S1093 . 1 `uc 1 STRA3 1 0 :1:0 
]
[s S1095 . 1 `uc 1 . 1 0 :1:0 
`uc 1 STRB3 1 0 :1:1 
]
[s S1098 . 1 `uc 1 . 1 0 :2:0 
`uc 1 STRC3 1 0 :1:2 
]
[s S1101 . 1 `uc 1 . 1 0 :3:0 
`uc 1 STRD3 1 0 :1:3 
]
[s S1104 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STRSYNC3 1 0 :1:4 
]
[u S1107 . 1 `S1075 1 . 1 0 `S1083 1 . 1 0 `S1087 1 . 1 0 `S1090 1 . 1 0 `S1093 1 . 1 0 `S1095 1 . 1 0 `S1098 1 . 1 0 `S1101 1 . 1 0 `S1104 1 . 1 0 ]
[v _PSTR3CONbits `VES1107  1 e 1 @3866 ]
"2389
[v _T8CON `VEuc  1 e 1 @3867 ]
[s S1150 . 1 `uc 1 T8CKPS 1 0 :2:0 
`uc 1 TMR8ON 1 0 :1:2 
`uc 1 T8OUTPS 1 0 :4:3 
]
"2410
[s S1154 . 1 `uc 1 T8CKPS0 1 0 :1:0 
`uc 1 T8CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T8OUTPS0 1 0 :1:3 
`uc 1 T8OUTPS1 1 0 :1:4 
`uc 1 T8OUTPS2 1 0 :1:5 
`uc 1 T8OUTPS3 1 0 :1:6 
]
[u S1162 . 1 `S1150 1 . 1 0 `S1154 1 . 1 0 ]
[v _T8CONbits `VES1162  1 e 1 @3867 ]
"2459
[v _PR8 `VEuc  1 e 1 @3868 ]
"2469
[v _PR8bits `VES720  1 e 1 @3868 ]
"2478
[v _TMR8 `VEuc  1 e 1 @3869 ]
"2488
[v _TMR8bits `VES720  1 e 1 @3869 ]
"2497
[v _T6CON `VEuc  1 e 1 @3870 ]
"2518
[v _T6CONbits `VES1162  1 e 1 @3870 ]
"2567
[v _PR6 `VEuc  1 e 1 @3871 ]
"2577
[v _PR6bits `VES720  1 e 1 @3871 ]
"2586
[v _TMR6 `VEuc  1 e 1 @3872 ]
"2596
[v _TMR6bits `VES720  1 e 1 @3872 ]
"2605
[v _T5GCON `VEuc  1 e 1 @3873 ]
[s S1238 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T5GGO_NOT_T5DONE 1 0 :1:3 
]
"2643
[s S1241 . 1 `uc 1 T5GSS 1 0 :2:0 
`uc 1 T5GVAL 1 0 :1:2 
`uc 1 T5GGO_nT5DONE 1 0 :1:3 
`uc 1 T5GSPM 1 0 :1:4 
`uc 1 T5GTM 1 0 :1:5 
`uc 1 T5GPOL 1 0 :1:6 
`uc 1 TMR5GE 1 0 :1:7 
]
[s S1249 . 1 `uc 1 T5GSS0 1 0 :1:0 
`uc 1 T5GSS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T5GGO 1 0 :1:3 
]
[s S1254 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_T5DONE 1 0 :1:3 
]
[s S1257 . 1 `uc 1 . 1 0 :3:0 
`uc 1 nT5DONE 1 0 :1:3 
]
[s S1260 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T5DONE 1 0 :1:3 
]
[u S1263 . 1 `S1238 1 . 1 0 `S1241 1 . 1 0 `S1249 1 . 1 0 `S1254 1 . 1 0 `S1257 1 . 1 0 `S1260 1 . 1 0 ]
[v _T5GCONbits `VES1263  1 e 1 @3873 ]
"2717
[v _T5CON `VEuc  1 e 1 @3874 ]
[s S1296 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T5SYNC 1 0 :1:2 
]
"2751
[s S1299 . 1 `uc 1 TMR5ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 nT5SYNC 1 0 :1:2 
`uc 1 T5OSCEN 1 0 :1:3 
`uc 1 T5CKPS 1 0 :2:4 
`uc 1 TMR5CS 1 0 :2:6 
]
[s S1306 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T5CKPS0 1 0 :1:4 
`uc 1 T5CKPS1 1 0 :1:5 
`uc 1 TMR5CS0 1 0 :1:6 
`uc 1 TMR5CS1 1 0 :1:7 
]
[s S1312 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RD165 1 0 :1:1 
]
[s S1315 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN5 1 0 :1:3 
]
[u S1318 . 1 `S1296 1 . 1 0 `S1299 1 . 1 0 `S1306 1 . 1 0 `S1312 1 . 1 0 `S1315 1 . 1 0 ]
[v _T5CONbits `VES1318  1 e 1 @3874 ]
"2820
[v _TMR5L `VEuc  1 e 1 @3875 ]
"2830
[v _TMR5Lbits `VES720  1 e 1 @3875 ]
"2839
[v _TMR5H `VEuc  1 e 1 @3876 ]
"2849
[v _TMR5Hbits `VES720  1 e 1 @3876 ]
"2858
[v _CM3CON `VEuc  1 e 1 @3877 ]
[s S1363 . 1 `uc 1 CCH 1 0 :2:0 
`uc 1 CREF 1 0 :1:2 
`uc 1 EVPOL 1 0 :2:3 
`uc 1 CPOL 1 0 :1:5 
`uc 1 COE 1 0 :1:6 
`uc 1 CON 1 0 :1:7 
]
"2911
[s S1370 . 1 `uc 1 CCH0 1 0 :1:0 
`uc 1 CCH1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 EVPOL0 1 0 :1:3 
`uc 1 EVPOL1 1 0 :1:4 
]
[s S1376 . 1 `uc 1 CCH03 1 0 :1:0 
]
[s S1378 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH13 1 0 :1:1 
]
[s S1381 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE3 1 0 :1:6 
]
[s S1384 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON3 1 0 :1:7 
]
[s S1387 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL3 1 0 :1:5 
]
[s S1390 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF3 1 0 :1:2 
]
[s S1393 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL03 1 0 :1:3 
]
[s S1396 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL13 1 0 :1:4 
]
[u S1399 . 1 `S1363 1 . 1 0 `S1370 1 . 1 0 `S1376 1 . 1 0 `S1378 1 . 1 0 `S1381 1 . 1 0 `S1384 1 . 1 0 `S1387 1 . 1 0 `S1390 1 . 1 0 `S1393 1 . 1 0 `S1396 1 . 1 0 ]
[v _CM3CONbits `VES1399  1 e 1 @3877 ]
"3005
[v _UEP0 `VEuc  1 e 1 @3878 ]
[s S1447 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
"3057
[s S1453 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S1456 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S1459 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S1462 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S1465 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S1467 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S1470 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S1473 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S1476 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S1479 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S1481 . 1 `S1447 1 . 1 0 `S1453 1 . 1 0 `S1456 1 . 1 0 `S1459 1 . 1 0 `S1462 1 . 1 0 `S1465 1 . 1 0 `S1467 1 . 1 0 `S1470 1 . 1 0 `S1473 1 . 1 0 `S1476 1 . 1 0 `S1479 1 . 1 0 ]
[v _UEP0bits `VES1481  1 e 1 @3878 ]
"3136
[v _UEP1 `VEuc  1 e 1 @3879 ]
"3188
[v _UEP1bits `VES1481  1 e 1 @3879 ]
"3267
[v _UEP2 `VEuc  1 e 1 @3880 ]
"3319
[v _UEP2bits `VES1481  1 e 1 @3880 ]
"3398
[v _UEP3 `VEuc  1 e 1 @3881 ]
"3450
[v _UEP3bits `VES1481  1 e 1 @3881 ]
"3529
[v _UEP4 `VEuc  1 e 1 @3882 ]
"3581
[v _UEP4bits `VES1481  1 e 1 @3882 ]
"3660
[v _UEP5 `VEuc  1 e 1 @3883 ]
"3712
[v _UEP5bits `VES1481  1 e 1 @3883 ]
"3791
[v _UEP6 `VEuc  1 e 1 @3884 ]
"3843
[v _UEP6bits `VES1481  1 e 1 @3884 ]
"3922
[v _UEP7 `VEuc  1 e 1 @3885 ]
"3974
[v _UEP7bits `VES1481  1 e 1 @3885 ]
"4053
[v _UEP8 `VEuc  1 e 1 @3886 ]
[s S2101 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
"4086
[s S2104 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S2107 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S2110 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S2113 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S2115 . 1 `S1447 1 . 1 0 `S2101 1 . 1 0 `S2104 1 . 1 0 `S2107 1 . 1 0 `S2110 1 . 1 0 `S2113 1 . 1 0 ]
[v _UEP8bits `VES2115  1 e 1 @3886 ]
"4140
[v _UEP9 `VEuc  1 e 1 @3887 ]
"4173
[v _UEP9bits `VES2115  1 e 1 @3887 ]
"4227
[v _UEP10 `VEuc  1 e 1 @3888 ]
"4260
[v _UEP10bits `VES2115  1 e 1 @3888 ]
"4314
[v _UEP11 `VEuc  1 e 1 @3889 ]
"4347
[v _UEP11bits `VES2115  1 e 1 @3889 ]
"4401
[v _UEP12 `VEuc  1 e 1 @3890 ]
"4434
[v _UEP12bits `VES2115  1 e 1 @3890 ]
"4488
[v _UEP13 `VEuc  1 e 1 @3891 ]
"4521
[v _UEP13bits `VES2115  1 e 1 @3891 ]
"4575
[v _UEP14 `VEuc  1 e 1 @3892 ]
"4608
[v _UEP14bits `VES2115  1 e 1 @3892 ]
"4662
[v _UEP15 `VEuc  1 e 1 @3893 ]
"4695
[v _UEP15bits `VES2115  1 e 1 @3893 ]
"4749
[v _UIE `VEuc  1 e 1 @3894 ]
[s S2479 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
"4765
[u S2487 . 1 `S2479 1 . 1 0 ]
[v _UIEbits `VES2487  1 e 1 @3894 ]
"4804
[v _UEIE `VEuc  1 e 1 @3895 ]
[s S2498 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
"4820
[u S2506 . 1 `S2498 1 . 1 0 ]
[v _UEIEbits `VES2506  1 e 1 @3895 ]
"4854
[v _UADDR `VEuc  1 e 1 @3896 ]
[s S2517 . 1 `uc 1 ADDR 1 0 :7:0 
]
"4873
[s S2519 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S2527 . 1 `S2517 1 . 1 0 `S2519 1 . 1 0 ]
[v _UADDRbits `VES2527  1 e 1 @3896 ]
"4917
[v _UCFG `VEuc  1 e 1 @3897 ]
[s S2541 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
"4941
[s S2550 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S2552 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S2555 . 1 `S2541 1 . 1 0 `S2550 1 . 1 0 `S2552 1 . 1 0 ]
[v _UCFGbits `VES2555  1 e 1 @3897 ]
"4990
[v _RTCVALL `VEuc  1 e 1 @3898 ]
"5000
[v _RTCVALLbits `VES720  1 e 1 @3898 ]
"5009
[v _RTCVALH `VEuc  1 e 1 @3899 ]
[s S2582 . 1 `uc 1 RTCVALH 1 0 :8:0 
]
"5050
[s S2584 . 1 `uc 1 . 1 0 :6:0 
`uc 1 WAITB0 1 0 :1:6 
]
[s S2587 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WAITB1 1 0 :1:7 
]
[s S2590 . 1 `uc 1 WAITE0 1 0 :1:0 
]
[s S2592 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WAITE1 1 0 :1:1 
]
[s S2595 . 1 `uc 1 . 1 0 :2:0 
`uc 1 WAITM0 1 0 :1:2 
]
[s S2598 . 1 `uc 1 . 1 0 :3:0 
`uc 1 WAITM1 1 0 :1:3 
]
[s S2601 . 1 `uc 1 . 1 0 :4:0 
`uc 1 WAITM2 1 0 :1:4 
]
[s S2604 . 1 `uc 1 . 1 0 :5:0 
`uc 1 WAITM3 1 0 :1:5 
]
[u S2607 . 1 `S2582 1 . 1 0 `S2584 1 . 1 0 `S2587 1 . 1 0 `S2590 1 . 1 0 `S2592 1 . 1 0 `S2595 1 . 1 0 `S2598 1 . 1 0 `S2601 1 . 1 0 `S2604 1 . 1 0 ]
[v _RTCVALHbits `VES2607  1 e 1 @3899 ]
"5099
[v _PADCFG1 `VEuc  1 e 1 @3900 ]
[s S2643 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RTSECSEL0 1 0 :1:1 
`uc 1 RTSECSEL1 1 0 :1:2 
]
"5111
[u S2647 . 1 `S2643 1 . 1 0 ]
[v _PADCFG1bits `VES2647  1 e 1 @3900 ]
"5125
[v _REFOCON `VEuc  1 e 1 @3901 ]
[s S2654 . 1 `uc 1 RODIV 1 0 :4:0 
`uc 1 ROSEL 1 0 :1:4 
`uc 1 ROSSLP 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 ROON 1 0 :1:7 
]
"5145
[s S2660 . 1 `uc 1 RODIV0 1 0 :1:0 
`uc 1 RODIV1 1 0 :1:1 
`uc 1 RODIV2 1 0 :1:2 
`uc 1 RODIV3 1 0 :1:3 
]
[u S2665 . 1 `S2654 1 . 1 0 `S2660 1 . 1 0 ]
[v _REFOCONbits `VES2665  1 e 1 @3901 ]
"5189
[v _RTCCAL `VEuc  1 e 1 @3902 ]
[s S2680 . 1 `uc 1 CAL 1 0 :8:0 
]
"5209
[s S2682 . 1 `uc 1 CAL0 1 0 :1:0 
`uc 1 CAL1 1 0 :1:1 
`uc 1 CAL2 1 0 :1:2 
`uc 1 CAL3 1 0 :1:3 
`uc 1 CAL4 1 0 :1:4 
`uc 1 CAL5 1 0 :1:5 
`uc 1 CAL6 1 0 :1:6 
`uc 1 CAL7 1 0 :1:7 
]
[u S2691 . 1 `S2680 1 . 1 0 `S2682 1 . 1 0 ]
[v _RTCCALbits `VES2691  1 e 1 @3902 ]
"5258
[v _RTCCFG `VEuc  1 e 1 @3903 ]
[s S2706 . 1 `uc 1 RTCPTR0 1 0 :1:0 
`uc 1 RTCPTR1 1 0 :1:1 
`uc 1 RTCOE 1 0 :1:2 
`uc 1 HALFSEC 1 0 :1:3 
`uc 1 RTCSYNC 1 0 :1:4 
`uc 1 RTCWREN 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 RTCEN 1 0 :1:7 
]
"5275
[u S2715 . 1 `S2706 1 . 1 0 ]
[v _RTCCFGbits `VES2715  1 e 1 @3903 ]
"5314
[v _ODCON3 `VEuc  1 e 1 @3904 ]
[s S2727 . 1 `uc 1 SPI1OD 1 0 :1:0 
`uc 1 SPI2OD 1 0 :1:1 
]
"5325
[u S2730 . 1 `S2727 1 . 1 0 ]
[v _ODCON3bits `VES2730  1 e 1 @3904 ]
"5339
[v _ODCON2 `VEuc  1 e 1 @3905 ]
[s S2736 . 1 `uc 1 U1OD 1 0 :1:0 
`uc 1 U2OD 1 0 :1:1 
`uc 1 CCP9OD 1 0 :1:2 
`uc 1 CCP10OD 1 0 :1:3 
]
"5352
[u S2741 . 1 `S2736 1 . 1 0 ]
[v _ODCON2bits `VES2741  1 e 1 @3905 ]
"5376
[v _ODCON1 `VEuc  1 e 1 @3906 ]
"5393
[v _ODCON1bits `VES2715  1 e 1 @3906 ]
"5437
[v _ALRMVALL `VEuc  1 e 1 @3908 ]
"5447
[v _ALRMVALLbits `VES720  1 e 1 @3908 ]
"5456
[v _ALRMVALH `VEuc  1 e 1 @3909 ]
"5466
[v _ALRMVALHbits `VES720  1 e 1 @3909 ]
"5475
[v _ALRMRPT `VEuc  1 e 1 @3910 ]
"5495
[v _ALRMRPTbits `VES2691  1 e 1 @3910 ]
"5544
[v _ALRMCFG `VEuc  1 e 1 @3911 ]
[s S2812 . 1 `uc 1 ALRMPTR 1 0 :2:0 
`uc 1 AMASK 1 0 :4:2 
`uc 1 CHIME 1 0 :1:6 
`uc 1 ALRMEN 1 0 :1:7 
]
"5565
[s S2817 . 1 `uc 1 ALRMPTR0 1 0 :1:0 
`uc 1 ALRMPTR1 1 0 :1:1 
`uc 1 AMASK0 1 0 :1:2 
`uc 1 AMASK1 1 0 :1:3 
`uc 1 AMASK2 1 0 :1:4 
`uc 1 AMASK3 1 0 :1:5 
]
[u S2824 . 1 `S2812 1 . 1 0 `S2817 1 . 1 0 ]
[v _ALRMCFGbits `VES2824  1 e 1 @3911 ]
"5619
[v _ANCON0 `VEuc  1 e 1 @3912 ]
[s S2840 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 PCFG4 1 0 :1:4 
]
"5633
[u S2846 . 1 `S2840 1 . 1 0 ]
[v _ANCON0bits `VES2846  1 e 1 @3912 ]
"5662
[v _ANCON1 `VEuc  1 e 1 @3913 ]
[s S2855 . 1 `uc 1 PCFG8 1 0 :1:0 
`uc 1 PCFG9 1 0 :1:1 
`uc 1 PCFG10 1 0 :1:2 
`uc 1 PCFG11 1 0 :1:3 
`uc 1 PCFG12 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 VBGEN 1 0 :1:7 
]
"5682
[s S2863 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PCFG15 1 0 :1:7 
]
[u S2866 . 1 `S2855 1 . 1 0 `S2863 1 . 1 0 ]
[v _ANCON1bits `VES2866  1 e 1 @3913 ]
"5721
[v _DSWAKEL `VEuc  1 e 1 @3914 ]
"5738
[v _DSWAKELbits `VES2715  1 e 1 @3914 ]
"5772
[v _DSWAKEH `VEuc  1 e 1 @3915 ]
"5782
[v _DSWAKEHbits `VES654  1 e 1 @3915 ]
"5791
[v _DSCONL `VEuc  1 e 1 @3916 ]
"5803
[v _DSCONLbits `VES2647  1 e 1 @3916 ]
"5822
[v _DSCONH `VEuc  1 e 1 @3917 ]
[s S2920 . 1 `uc 1 RTCWDIS 1 0 :1:0 
`uc 1 DSULPEN 1 0 :1:1 
`uc 1 . 1 0 :5:2 
`uc 1 DSEN 1 0 :1:7 
]
"5835
[u S2925 . 1 `S2920 1 . 1 0 ]
[v _DSCONHbits `VES2925  1 e 1 @3917 ]
"5854
[v _DSGPR0 `VEuc  1 e 1 @3918 ]
"5864
[v _DSGPR0bits `VES720  1 e 1 @3918 ]
"5873
[v _DSGPR1 `VEuc  1 e 1 @3919 ]
"5883
[v _DSGPR1bits `VES720  1 e 1 @3919 ]
"5892
[v _CCPTMRS2 `VEuc  1 e 1 @3920 ]
[s S2949 . 1 `uc 1 C8TSEL 1 0 :2:0 
`uc 1 C9TSEL0 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C10TSEL0 1 0 :1:4 
]
"5909
[s S2954 . 1 `uc 1 C8TSEL0 1 0 :1:0 
`uc 1 C8TSEL1 1 0 :1:1 
]
[u S2957 . 1 `S2949 1 . 1 0 `S2954 1 . 1 0 ]
[v _CCPTMRS2bits `VES2957  1 e 1 @3920 ]
"5938
[v _CCPTMRS1 `VEuc  1 e 1 @3921 ]
[s S2969 . 1 `uc 1 C4TSEL 1 0 :2:0 
`uc 1 C5TSEL0 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 C6TSEL0 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 C7TSEL 1 0 :2:6 
]
"5960
[s S2976 . 1 `uc 1 C4TSEL0 1 0 :1:0 
`uc 1 C4TSEL1 1 0 :1:1 
`uc 1 . 1 0 :4:2 
`uc 1 C7TSEL0 1 0 :1:6 
`uc 1 C7TSEL1 1 0 :1:7 
]
[u S2982 . 1 `S2969 1 . 1 0 `S2976 1 . 1 0 ]
[v _CCPTMRS1bits `VES2982  1 e 1 @3921 ]
"6004
[v _CCPTMRS0 `VEuc  1 e 1 @3922 ]
[s S2999 . 1 `uc 1 C1TSEL 1 0 :3:0 
`uc 1 C2TSEL 1 0 :3:3 
`uc 1 C3TSEL 1 0 :2:6 
]
"6026
[s S3003 . 1 `uc 1 C1TSEL0 1 0 :1:0 
`uc 1 C1TSEL1 1 0 :1:1 
`uc 1 C1TSEL2 1 0 :1:2 
`uc 1 C2TSEL0 1 0 :1:3 
`uc 1 C2TSEL1 1 0 :1:4 
`uc 1 C2TSEL2 1 0 :1:5 
`uc 1 C3TSEL0 1 0 :1:6 
`uc 1 C3TSEL1 1 0 :1:7 
]
[u S3012 . 1 `S2999 1 . 1 0 `S3003 1 . 1 0 ]
[v _CCPTMRS0bits `VES3012  1 e 1 @3922 ]
"6085
[v _CVRCON `VEuc  1 e 1 @3923 ]
[s S3029 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
"6109
[s S3035 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
]
[s S3040 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S3043 . 1 `S3029 1 . 1 0 `S3035 1 . 1 0 `S3040 1 . 1 0 ]
[v _CVRCONbits `VES3043  1 e 1 @3923 ]
"6163
[v _UFRM `VEus  1 e 2 @3936 ]
"6169
[v _UFRML `VEuc  1 e 1 @3936 ]
[s S3063 . 1 `uc 1 FRM 1 0 :8:0 
]
"6192
[s S3065 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S3074 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S3076 . 1 `S3063 1 . 1 0 `S3065 1 . 1 0 `S3074 1 . 1 0 ]
[v _UFRMLbits `VES3076  1 e 1 @3936 ]
"6246
[v _UFRMH `VEuc  1 e 1 @3937 ]
[s S3094 . 1 `uc 1 FRM 1 0 :3:0 
]
"6261
[s S3096 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S3100 . 1 `S3094 1 . 1 0 `S3096 1 . 1 0 ]
[v _UFRMHbits `VES3100  1 e 1 @3937 ]
"6285
[v _UIR `VEuc  1 e 1 @3938 ]
"6301
[v _UIRbits `VES2487  1 e 1 @3938 ]
"6340
[v _UEIR `VEuc  1 e 1 @3939 ]
"6356
[v _UEIRbits `VES2506  1 e 1 @3939 ]
"6390
[v _USTAT `VEuc  1 e 1 @3940 ]
[s S3148 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
"6410
[s S3153 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S3159 . 1 `S3148 1 . 1 0 `S3153 1 . 1 0 ]
[v _USTATbits `VES3159  1 e 1 @3940 ]
"6449
[v _UCON `VEuc  1 e 1 @3941 ]
"6465
[v _UCONbits `VES2487  1 e 1 @3941 ]
"6499
[v _DMABCH `VEuc  1 e 1 @3942 ]
[s S3194 . 1 `uc 1 DMACNTHB 1 0 :2:0 
]
"6509
[u S3196 . 1 `S3194 1 . 1 0 ]
[v _DMABCHbits `VES3196  1 e 1 @3942 ]
"6518
[v _DMABCL `VEuc  1 e 1 @3943 ]
"6528
[v _DMABCLbits `VES720  1 e 1 @3943 ]
"6537
[v _RXADDRH `VEuc  1 e 1 @3944 ]
[s S3210 . 1 `uc 1 DMARCVPTRHB 1 0 :4:0 
]
"6547
[u S3212 . 1 `S3210 1 . 1 0 ]
[v _RXADDRHbits `VES3212  1 e 1 @3944 ]
"6556
[v _RXADDRL `VEuc  1 e 1 @3945 ]
"6566
[v _RXADDRLbits `VES720  1 e 1 @3945 ]
"6575
[v _TXADDRH `VEuc  1 e 1 @3946 ]
"6585
[v _TXADDRHbits `VES3212  1 e 1 @3946 ]
"6594
[v _TXADDRL `VEuc  1 e 1 @3947 ]
"6604
[v _TXADDRLbits `VES720  1 e 1 @3947 ]
"6613
[v _CMSTAT `VEuc  1 e 1 @3952 ]
"6618
[v _CMSTATUS `VEuc  1 e 1 @3952 ]
"6630
[v _CMSTATbits `VES2647  1 e 1 @3952 ]
"6655
[v _CMSTATUSbits `VES2647  1 e 1 @3952 ]
"6674
[v _SSP2CON2 `VEuc  1 e 1 @3953 ]
[s S3264 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
"6750
[s S3273 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK1 1 0 :1:1 
`uc 1 ADMSK2 1 0 :1:2 
`uc 1 ADMSK3 1 0 :1:3 
`uc 1 ADMSK4 1 0 :1:4 
`uc 1 ADMSK5 1 0 :1:5 
]
[s S3280 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ACKDT2 1 0 :1:5 
]
[s S3283 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ACKEN2 1 0 :1:4 
]
[s S3286 . 1 `uc 1 . 1 0 :6:0 
`uc 1 ACKSTAT2 1 0 :1:6 
]
[s S3289 . 1 `uc 1 . 1 0 :1:0 
`uc 1 ADMSK12 1 0 :1:1 
]
[s S3292 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ADMSK22 1 0 :1:2 
]
[s S3295 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADMSK32 1 0 :1:3 
]
[s S3298 . 1 `uc 1 . 1 0 :4:0 
`uc 1 ADMSK42 1 0 :1:4 
]
[s S3301 . 1 `uc 1 . 1 0 :5:0 
`uc 1 ADMSK52 1 0 :1:5 
]
[s S3304 . 1 `uc 1 . 1 0 :7:0 
`uc 1 GCEN2 1 0 :1:7 
]
[s S3307 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PEN2 1 0 :1:2 
]
[s S3310 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RCEN2 1 0 :1:3 
]
[s S3313 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RSEN2 1 0 :1:1 
]
[s S3316 . 1 `uc 1 SEN2 1 0 :1:0 
]
[u S3318 . 1 `S3264 1 . 1 0 `S3273 1 . 1 0 `S3280 1 . 1 0 `S3283 1 . 1 0 `S3286 1 . 1 0 `S3289 1 . 1 0 `S3292 1 . 1 0 `S3295 1 . 1 0 `S3298 1 . 1 0 `S3301 1 . 1 0 `S3304 1 . 1 0 `S3307 1 . 1 0 `S3310 1 . 1 0 `S3313 1 . 1 0 `S3316 1 . 1 0 ]
[v _SSP2CON2bits `VES3318  1 e 1 @3953 ]
"6884
[v _SSP2CON1 `VEuc  1 e 1 @3954 ]
[s S3389 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
"6935
[s S3395 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[s S3400 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKP2 1 0 :1:4 
]
[s S3403 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SSPEN2 1 0 :1:5 
]
[s S3406 . 1 `uc 1 SSPM02 1 0 :1:0 
]
[s S3408 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SSPM12 1 0 :1:1 
]
[s S3411 . 1 `uc 1 . 1 0 :2:0 
`uc 1 SSPM22 1 0 :1:2 
]
[s S3414 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPM32 1 0 :1:3 
]
[s S3417 . 1 `uc 1 . 1 0 :6:0 
`uc 1 SSPOV2 1 0 :1:6 
]
[s S3420 . 1 `uc 1 . 1 0 :7:0 
`uc 1 WCOL2 1 0 :1:7 
]
[u S3423 . 1 `S3389 1 . 1 0 `S3395 1 . 1 0 `S3400 1 . 1 0 `S3403 1 . 1 0 `S3406 1 . 1 0 `S3408 1 . 1 0 `S3411 1 . 1 0 `S3414 1 . 1 0 `S3417 1 . 1 0 `S3420 1 . 1 0 ]
[v _SSP2CON1bits `VES3423  1 e 1 @3954 ]
"7024
[v _SSP2STAT `VEuc  1 e 1 @3955 ]
[s S3469 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
"7144
[s S3472 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S3475 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S3484 . 1 `uc 1 BF2 1 0 :1:0 
]
[s S3486 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE2 1 0 :1:6 
]
[s S3489 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA2 1 0 :1:5 
]
[s S3492 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DATA_ADDRESS2 1 0 :1:5 
]
[s S3495 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_A2 1 0 :1:5 
]
[s S3498 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_nA2 1 0 :1:5 
]
[s S3501 . 1 `uc 1 . 1 0 :5:0 
`uc 1 I2C_DAT2 1 0 :1:5 
]
[s S3504 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ2 1 0 :1:2 
]
[s S3507 . 1 `uc 1 . 1 0 :3:0 
`uc 1 I2C_START2 1 0 :1:3 
]
[s S3510 . 1 `uc 1 . 1 0 :4:0 
`uc 1 I2C_STOP2 1 0 :1:4 
]
[s S3513 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2 1 0 :1:4 
]
[s S3516 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE2 1 0 :1:2 
]
[s S3519 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW2 1 0 :1:2 
]
[s S3522 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W2 1 0 :1:2 
]
[s S3525 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_nW2 1 0 :1:2 
]
[s S3528 . 1 `uc 1 . 1 0 :3:0 
`uc 1 S2 1 0 :1:3 
]
[s S3531 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP2 1 0 :1:7 
]
[s S3534 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START2 1 0 :1:3 
]
[s S3537 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP2 1 0 :1:4 
]
[s S3540 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA2 1 0 :1:1 
]
[s S3543 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nA2 1 0 :1:5 
]
[s S3546 . 1 `uc 1 . 1 0 :5:0 
`uc 1 nADDRESS2 1 0 :1:5 
]
[s S3549 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW2 1 0 :1:2 
]
[s S3552 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE2 1 0 :1:2 
]
[u S3555 . 1 `S3469 1 . 1 0 `S3472 1 . 1 0 `S3475 1 . 1 0 `S3484 1 . 1 0 `S3486 1 . 1 0 `S3489 1 . 1 0 `S3492 1 . 1 0 `S3495 1 . 1 0 `S3498 1 . 1 0 `S3501 1 . 1 0 `S3504 1 . 1 0 `S3507 1 . 1 0 `S3510 1 . 1 0 `S3513 1 . 1 0 `S3516 1 . 1 0 `S3519 1 . 1 0 `S3522 1 . 1 0 `S3525 1 . 1 0 `S3528 1 . 1 0 `S3531 1 . 1 0 `S3534 1 . 1 0 `S3537 1 . 1 0 `S3540 1 . 1 0 `S3543 1 . 1 0 `S3546 1 . 1 0 `S3549 1 . 1 0 `S3552 1 . 1 0 ]
[v _SSP2STATbits `VES3555  1 e 1 @3955 ]
"7318
[v _SSP2ADD `VEuc  1 e 1 @3956 ]
[s S3670 . 1 `uc 1 SSPADD 1 0 :8:0 
]
"7359
[s S3672 . 1 `uc 1 MSK02 1 0 :1:0 
]
[s S3674 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK12 1 0 :1:1 
]
[s S3677 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK22 1 0 :1:2 
]
[s S3680 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK32 1 0 :1:3 
]
[s S3683 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK42 1 0 :1:4 
]
[s S3686 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK52 1 0 :1:5 
]
[s S3689 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK62 1 0 :1:6 
]
[s S3692 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK72 1 0 :1:7 
]
[u S3695 . 1 `S3670 1 . 1 0 `S3672 1 . 1 0 `S3674 1 . 1 0 `S3677 1 . 1 0 `S3680 1 . 1 0 `S3683 1 . 1 0 `S3686 1 . 1 0 `S3689 1 . 1 0 `S3692 1 . 1 0 ]
[v _SSP2ADDbits `VES3695  1 e 1 @3956 ]
"7408
[v _SSP2MSK `VEuc  1 e 1 @3956 ]
"7425
[v _SSP2MSKbits `VES2715  1 e 1 @3956 ]
"7469
[v _SSP2BUF `VEuc  1 e 1 @3957 ]
"7479
[v _SSP2BUFbits `VES720  1 e 1 @3957 ]
"7488
[v _T4CON `VEuc  1 e 1 @3958 ]
"7509
[v _T4CONbits `VES1162  1 e 1 @3958 ]
"7558
[v _PR4 `VEuc  1 e 1 @3959 ]
"7568
[v _PR4bits `VES720  1 e 1 @3959 ]
"7577
[v _TMR4 `VEuc  1 e 1 @3960 ]
"7587
[v _TMR4bits `VES720  1 e 1 @3960 ]
"7596
[v _T3CON `VEuc  1 e 1 @3961 ]
[s S3805 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T3SYNC 1 0 :1:2 
]
"7634
[s S3808 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 nT3SYNC 1 0 :1:2 
`uc 1 T3OSCEN 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 TMR3CS 1 0 :2:6 
]
[s S3815 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
`uc 1 TMR3CS0 1 0 :1:6 
`uc 1 TMR3CS1 1 0 :1:7 
]
[s S3821 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S3824 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN3 1 0 :1:3 
]
[s S3827 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S3830 . 1 `S3805 1 . 1 0 `S3808 1 . 1 0 `S3815 1 . 1 0 `S3821 1 . 1 0 `S3824 1 . 1 0 `S3827 1 . 1 0 ]
[v _T3CONbits `VES3830  1 e 1 @3961 ]
"7708
[v _TMR3 `VEus  1 e 2 @3962 ]
"7714
[v _TMR3L `VEuc  1 e 1 @3962 ]
"7724
[v _TMR3Lbits `VES720  1 e 1 @3962 ]
"7733
[v _TMR3H `VEuc  1 e 1 @3963 ]
"7743
[v _TMR3Hbits `VES720  1 e 1 @3963 ]
"7752
[v _BAUDCON2 `VEuc  1 e 1 @3964 ]
[s S3880 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
"7808
[s S3889 . 1 `uc 1 ABDEN2 1 0 :1:0 
]
[s S3891 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF2 1 0 :1:7 
]
[s S3894 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG162 1 0 :1:3 
]
[s S3897 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP2 1 0 :1:5 
]
[s S3900 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL2 1 0 :1:6 
]
[s S3903 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT2 1 0 :1:6 
]
[s S3906 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP2 1 0 :1:5 
]
[s S3909 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP2 1 0 :1:4 
]
[s S3912 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP2 1 0 :1:4 
]
[s S3915 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE2 1 0 :1:1 
]
[u S3918 . 1 `S3880 1 . 1 0 `S3889 1 . 1 0 `S3891 1 . 1 0 `S3894 1 . 1 0 `S3897 1 . 1 0 `S3900 1 . 1 0 `S3903 1 . 1 0 `S3906 1 . 1 0 `S3909 1 . 1 0 `S3912 1 . 1 0 `S3915 1 . 1 0 ]
[v _BAUDCON2bits `VES3918  1 e 1 @3964 ]
"7897
[v _SPBRGH2 `VEuc  1 e 1 @3965 ]
"7907
[v _SPBRGH2bits `VES720  1 e 1 @3965 ]
"7916
[v _BAUDCON1 `VEuc  1 e 1 @3966 ]
"7921
[v _BAUDCON `VEuc  1 e 1 @3966 ]
"7925
[v _BAUDCTL `VEuc  1 e 1 @3966 ]
[s S3988 . 1 `uc 1 ABDEN1 1 0 :1:0 
]
"8005
[s S3990 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ABDOVF1 1 0 :1:7 
]
[s S3993 . 1 `uc 1 . 1 0 :3:0 
`uc 1 BRG161 1 0 :1:3 
]
[s S3996 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CKTXP 1 0 :1:4 
]
[s S3999 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP 1 0 :1:5 
]
[s S4002 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DTRXP1 1 0 :1:5 
]
[s S4005 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCIDL1 1 0 :1:6 
]
[s S4008 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT 1 0 :1:6 
]
[s S4011 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RCMT1 1 0 :1:6 
]
[s S4014 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXDTP1 1 0 :1:5 
]
[s S4017 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
]
[s S4020 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP1 1 0 :1:4 
]
[s S4023 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP1 1 0 :1:4 
]
[s S4026 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WUE1 1 0 :1:1 
]
[s S4029 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S4032 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S4035 . 1 `S3880 1 . 1 0 `S3988 1 . 1 0 `S3990 1 . 1 0 `S3993 1 . 1 0 `S3996 1 . 1 0 `S3999 1 . 1 0 `S4002 1 . 1 0 `S4005 1 . 1 0 `S4008 1 . 1 0 `S4011 1 . 1 0 `S4014 1 . 1 0 `S4017 1 . 1 0 `S4020 1 . 1 0 `S4023 1 . 1 0 `S4026 1 . 1 0 `S4029 1 . 1 0 `S4032 1 . 1 0 ]
[v _BAUDCON1bits `VES4035  1 e 1 @3966 ]
"8198
[v _BAUDCONbits `VES4035  1 e 1 @3966 ]
"8390
[v _BAUDCTLbits `VES4035  1 e 1 @3966 ]
"8509
[v _SPBRGH1 `VEuc  1 e 1 @3967 ]
"8514
[v _SPBRGH `VEuc  1 e 1 @3967 ]
"8524
[v _SPBRGH1bits `VES720  1 e 1 @3967 ]
"8537
[v _SPBRGHbits `VES720  1 e 1 @3967 ]
"8546
[v _PORTA `VEuc  1 e 1 @3968 ]
[s S4388 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
`uc 1 RA7 1 0 :1:7 
]
"8629
[s S4397 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
`uc 1 OSC1 1 0 :1:7 
]
[s S4406 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_SS1 1 0 :1:5 
]
[s S4409 . 1 `uc 1 C1INA 1 0 :1:0 
`uc 1 C2INA 1 0 :1:1 
`uc 1 VREF_MINUS 1 0 :1:2 
`uc 1 VREF_PLUS 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 nSS1 1 0 :1:5 
`uc 1 CLKO 1 0 :1:6 
`uc 1 CLKI 1 0 :1:7 
]
[s S4418 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CVREF 1 0 :1:2 
`uc 1 C1INB 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S4424 . 1 `uc 1 RP0 1 0 :1:0 
`uc 1 RP1 1 0 :1:1 
`uc 1 C2INB 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 RCV 1 0 :1:5 
]
[s S4430 . 1 `uc 1 ULPWU 1 0 :1:0 
`uc 1 VBG 1 0 :1:1 
`uc 1 C1IND 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 RP2 1 0 :1:5 
]
[s S4436 . 1 `uc 1 . 1 0 :2:0 
`uc 1 C3INB 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 C1INC 1 0 :1:5 
]
[s S4441 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LVDIN 1 0 :1:5 
]
[s S4444 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RA4 1 0 :1:4 
]
[s S4447 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S4450 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S4452 . 1 `S4388 1 . 1 0 `S4397 1 . 1 0 `S4406 1 . 1 0 `S4409 1 . 1 0 `S4418 1 . 1 0 `S4424 1 . 1 0 `S4430 1 . 1 0 `S4436 1 . 1 0 `S4441 1 . 1 0 `S4444 1 . 1 0 `S4447 1 . 1 0 `S4450 1 . 1 0 ]
[v _PORTAbits `VES4452  1 e 1 @3968 ]
"8828
[v _PORTB `VEuc  1 e 1 @3969 ]
[s S4530 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
"8907
[s S4539 . 1 `uc 1 AN12 1 0 :1:0 
`uc 1 AN10 1 0 :1:1 
`uc 1 AN8 1 0 :1:2 
`uc 1 AN9 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 KBI2 1 0 :1:6 
`uc 1 KBI3 1 0 :1:7 
]
[s S4547 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 CTED1 1 0 :1:2 
`uc 1 CTED2 1 0 :1:3 
`uc 1 KBI0 1 0 :1:4 
`uc 1 KBI1 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S4556 . 1 `uc 1 RP3 1 0 :1:0 
`uc 1 RTCC 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 SCK1 1 0 :1:4 
`uc 1 SDI1 1 0 :1:5 
`uc 1 RP9 1 0 :1:6 
`uc 1 RP10 1 0 :1:7 
]
[s S4564 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RP4 1 0 :1:1 
`uc 1 VMO 1 0 :1:2 
`uc 1 VPO 1 0 :1:3 
`uc 1 SCL1 1 0 :1:4 
`uc 1 SDA1 1 0 :1:5 
]
[s S4571 . 1 `uc 1 . 1 0 :2:0 
`uc 1 REFO 1 0 :1:2 
`uc 1 RP6 1 0 :1:3 
`uc 1 RP7 1 0 :1:4 
`uc 1 RP8 1 0 :1:5 
]
[s S4577 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C3INC 1 0 :1:1 
`uc 1 RP5 1 0 :1:2 
`uc 1 C3INA 1 0 :1:3 
`uc 1 CCP4 1 0 :1:4 
`uc 1 CCP5 1 0 :1:5 
`uc 1 CCP6 1 0 :1:6 
`uc 1 CCP7 1 0 :1:7 
]
[s S4586 . 1 `uc 1 C3IND 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 C2INC 1 0 :1:2 
]
[s S4590 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S4593 . 1 `S4530 1 . 1 0 `S4539 1 . 1 0 `S4547 1 . 1 0 `S4556 1 . 1 0 `S4564 1 . 1 0 `S4571 1 . 1 0 `S4577 1 . 1 0 `S4586 1 . 1 0 `S4590 1 . 1 0 ]
[v _PORTBbits `VES4593  1 e 1 @3969 ]
"9141
[v _PORTC `VEuc  1 e 1 @3970 ]
[s S4667 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
"9222
[s S4676 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 AN11 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 D_MINUS 1 0 :1:4 
`uc 1 D_PLUS 1 0 :1:5 
]
[s S4683 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_UOE 1 0 :1:1 
]
[s S4686 . 1 `uc 1 T1CKI 1 0 :1:0 
`uc 1 nUOE 1 0 :1:1 
`uc 1 CTPLS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 VM 1 0 :1:4 
`uc 1 VP 1 0 :1:5 
`uc 1 TX1 1 0 :1:6 
`uc 1 RX1 1 0 :1:7 
]
[s S4695 . 1 `uc 1 RP11 1 0 :1:0 
`uc 1 RP12 1 0 :1:1 
`uc 1 RP13 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK1 1 0 :1:6 
`uc 1 DT1 1 0 :1:7 
]
[s S4702 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RP17 1 0 :1:6 
`uc 1 SDO1 1 0 :1:7 
]
[s S4706 . 1 `uc 1 . 1 0 :2:0 
`uc 1 C2IND 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RP18 1 0 :1:7 
]
[s S4711 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP8 1 0 :1:1 
`uc 1 . 1 0 :4:2 
`uc 1 CCP9 1 0 :1:6 
`uc 1 CCP10 1 0 :1:7 
]
[s S4717 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S4720 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S4723 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S4726 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S4729 . 1 `S4667 1 . 1 0 `S4676 1 . 1 0 `S4683 1 . 1 0 `S4686 1 . 1 0 `S4695 1 . 1 0 `S4702 1 . 1 0 `S4706 1 . 1 0 `S4711 1 . 1 0 `S4717 1 . 1 0 `S4720 1 . 1 0 `S4723 1 . 1 0 `S4726 1 . 1 0 ]
[v _PORTCbits `VES4729  1 e 1 @3970 ]
"9406
[v _HLVDCON `VEuc  1 e 1 @3973 ]
"9426
[v _HLVDCONbits `VES2665  1 e 1 @3973 ]
"9475
[v _DMACON2 `VEuc  1 e 1 @3974 ]
[s S4831 . 1 `uc 1 INTLVL 1 0 :4:0 
`uc 1 DLYCYC 1 0 :4:4 
]
"9496
[s S4834 . 1 `uc 1 INTLVL0 1 0 :1:0 
`uc 1 INTLVL1 1 0 :1:1 
`uc 1 INTLVL2 1 0 :1:2 
`uc 1 INTLVL3 1 0 :1:3 
`uc 1 DLYCYC0 1 0 :1:4 
`uc 1 DLYCYC1 1 0 :1:5 
`uc 1 DLYCYC2 1 0 :1:6 
`uc 1 DLYCYC3 1 0 :1:7 
]
[u S4843 . 1 `S4831 1 . 1 0 `S4834 1 . 1 0 ]
[v _DMACON2bits `VES4843  1 e 1 @3974 ]
"9550
[v _OSCCON2 `VEuc  1 e 1 @3975 ]
[s S4859 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PRISD 1 0 :1:2 
`uc 1 SOSCGO 1 0 :1:3 
`uc 1 SOSCDRV 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SOSCRUN 1 0 :1:6 
]
"9565
[u S4866 . 1 `S4859 1 . 1 0 ]
[v _OSCCON2bits `VES4866  1 e 1 @3975 ]
"9589
[v _DMACON1 `VEuc  1 e 1 @3976 ]
"9606
[v _DMACON1bits `VES2715  1 e 1 @3976 ]
"9650
[v _LATA `VEuc  1 e 1 @3977 ]
[s S4897 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
"9698
[s S4906 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S4908 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S4911 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S4914 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S4917 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S4920 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S4923 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S4926 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[u S4929 . 1 `S4897 1 . 1 0 `S4906 1 . 1 0 `S4908 1 . 1 0 `S4911 1 . 1 0 `S4914 1 . 1 0 `S4917 1 . 1 0 `S4920 1 . 1 0 `S4923 1 . 1 0 `S4926 1 . 1 0 ]
[v _LATAbits `VES4929  1 e 1 @3977 ]
"9777
[v _LATB `VEuc  1 e 1 @3978 ]
"9825
[v _LATBbits `VES4929  1 e 1 @3978 ]
"9909
[v _LATC `VEuc  1 e 1 @3979 ]
[s S5047 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
"9955
[s S5054 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S5056 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S5059 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S5062 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S5065 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S5068 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S5071 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S5074 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S5077 . 1 `S5047 1 . 1 0 `S5054 1 . 1 0 `S5056 1 . 1 0 `S5059 1 . 1 0 `S5062 1 . 1 0 `S5065 1 . 1 0 `S5068 1 . 1 0 `S5071 1 . 1 0 `S5074 1 . 1 0 ]
[v _LATCbits `VES5077  1 e 1 @3979 ]
"10024
[v _PIE4 `VEuc  1 e 1 @3982 ]
"10041
[v _PIE4bits `VES2715  1 e 1 @3982 ]
"10085
[v _PIR4 `VEuc  1 e 1 @3983 ]
"10102
[v _PIR4bits `VES2715  1 e 1 @3983 ]
"10146
[v _IPR4 `VEuc  1 e 1 @3984 ]
[s S5160 . 1 `uc 1 CCP3IP 1 0 :1:0 
`uc 1 CCP4IP 1 0 :1:1 
`uc 1 CCP5IP 1 0 :1:2 
`uc 1 CCP6IP 1 0 :1:3 
`uc 1 CCP7IP 1 0 :1:4 
`uc 1 CCP8IP 1 0 :1:5 
`uc 1 CCP9IP 1 0 :1:6 
`uc 1 CCP10IP 1 0 :1:7 
]
"10166
[s S5169 . 1 `uc 1 CCIP3IP 1 0 :1:0 
]
[u S5171 . 1 `S5160 1 . 1 0 `S5169 1 . 1 0 ]
[v _IPR4bits `VES5171  1 e 1 @3984 ]
"10215
[v _PIE5 `VEuc  1 e 1 @3985 ]
[s S5186 . 1 `uc 1 TMR1GIE 1 0 :1:0 
`uc 1 TMR5GIE 1 0 :1:1 
`uc 1 TMR5IE 1 0 :1:2 
`uc 1 TMR6IE 1 0 :1:3 
`uc 1 TMR8IE 1 0 :1:4 
`uc 1 CM3IE 1 0 :1:5 
]
"10230
[u S5193 . 1 `S5186 1 . 1 0 ]
[v _PIE5bits `VES5193  1 e 1 @3985 ]
"10264
[v _TRISA `VEuc  1 e 1 @3986 ]
"10281
[v _TRISAbits `VES2715  1 e 1 @3986 ]
"10320
[v _TRISB `VEuc  1 e 1 @3987 ]
"10337
[v _TRISBbits `VES2715  1 e 1 @3987 ]
"10381
[v _TRISC `VEuc  1 e 1 @3988 ]
[s S5245 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"10400
[s S5252 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S5255 . 1 `S5245 1 . 1 0 `S5252 1 . 1 0 ]
[v _TRISCbits `VES5255  1 e 1 @3988 ]
"10434
[v _T3GCON `VEuc  1 e 1 @3991 ]
[s S5269 . 1 `uc 1 T3GSS0 1 0 :1:0 
`uc 1 T3GSS1 1 0 :1:1 
`uc 1 T3GVAL 1 0 :1:2 
`uc 1 T3GGO_T3DONE 1 0 :1:3 
`uc 1 T3GSPM 1 0 :1:4 
`uc 1 T3GTM 1 0 :1:5 
`uc 1 T3GPOL 1 0 :1:6 
`uc 1 TMR3GE 1 0 :1:7 
]
"10463
[s S5278 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T3GGO 1 0 :1:3 
]
[s S5281 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_T3DONE 1 0 :1:3 
]
[s S5284 . 1 `uc 1 . 1 0 :3:0 
`uc 1 nT3DONE 1 0 :1:3 
]
[u S5287 . 1 `S5269 1 . 1 0 `S5278 1 . 1 0 `S5281 1 . 1 0 `S5284 1 . 1 0 ]
[v _T3GCONbits `VES5287  1 e 1 @3991 ]
"10522
[v _PIR5 `VEuc  1 e 1 @3992 ]
"10537
[v _PIR5bits `VES5193  1 e 1 @3992 ]
"10571
[v _IPR5 `VEuc  1 e 1 @3993 ]
[s S5328 . 1 `uc 1 TMR1GIP 1 0 :1:0 
`uc 1 TMR5GIP 1 0 :1:1 
`uc 1 TMR5IP 1 0 :1:2 
`uc 1 TMR6IP 1 0 :1:3 
`uc 1 TMR8IP 1 0 :1:4 
`uc 1 CM3IP 1 0 :1:5 
]
"10601
[s S5335 . 1 `uc 1 CCH05 1 0 :1:0 
]
[s S5337 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH15 1 0 :1:1 
]
[s S5340 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL05 1 0 :1:3 
]
[s S5343 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL15 1 0 :1:4 
]
[u S5346 . 1 `S5328 1 . 1 0 `S5335 1 . 1 0 `S5337 1 . 1 0 `S5340 1 . 1 0 `S5343 1 . 1 0 ]
[v _IPR5bits `VES5346  1 e 1 @3993 ]
"10655
[v _T1GCON `VEuc  1 e 1 @3994 ]
[s S5371 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO_NOT_T1DONE 1 0 :1:3 
]
"10692
[s S5374 . 1 `uc 1 T1GSS0 1 0 :1:0 
`uc 1 T1GSS1 1 0 :1:1 
`uc 1 T1GVAL 1 0 :1:2 
`uc 1 T1GGO_nT1DONE 1 0 :1:3 
`uc 1 T1GSPM 1 0 :1:4 
`uc 1 T1GTM 1 0 :1:5 
`uc 1 T1GPOL 1 0 :1:6 
`uc 1 TMR1GE 1 0 :1:7 
]
[s S5383 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1GGO 1 0 :1:3 
]
[s S5386 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_T1DONE 1 0 :1:3 
]
[s S5389 . 1 `uc 1 . 1 0 :3:0 
`uc 1 nT1DONE 1 0 :1:3 
]
[s S5392 . 1 `uc 1 . 1 0 :3:0 
`uc 1 T1DONE 1 0 :1:3 
]
[u S5395 . 1 `S5371 1 . 1 0 `S5374 1 . 1 0 `S5383 1 . 1 0 `S5386 1 . 1 0 `S5389 1 . 1 0 `S5392 1 . 1 0 ]
[v _T1GCONbits `VES5395  1 e 1 @3994 ]
"10761
[v _OSCTUNE `VEuc  1 e 1 @3995 ]
[s S5427 . 1 `uc 1 TUN 1 0 :6:0 
`uc 1 PLLEN 1 0 :1:6 
`uc 1 INTSRC 1 0 :1:7 
]
"10781
[s S5431 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S5438 . 1 `S5427 1 . 1 0 `S5431 1 . 1 0 ]
[v _OSCTUNEbits `VES5438  1 e 1 @3995 ]
"10830
[v _RCSTA2 `VEuc  1 e 1 @3996 ]
[s S5453 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"10868
[s S5462 . 1 `uc 1 RX9D2 1 0 :1:0 
`uc 1 OERR2 1 0 :1:1 
`uc 1 FERR2 1 0 :1:2 
`uc 1 ADDEN2 1 0 :1:3 
`uc 1 CREN2 1 0 :1:4 
`uc 1 SREN2 1 0 :1:5 
`uc 1 RX92 1 0 :1:6 
`uc 1 SPEN2 1 0 :1:7 
]
[s S5471 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_92 1 0 :1:6 
]
[s S5474 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[s S5477 . 1 `uc 1 RCD82 1 0 :1:0 
]
[u S5479 . 1 `S5453 1 . 1 0 `S5462 1 . 1 0 `S5471 1 . 1 0 `S5474 1 . 1 0 `S5477 1 . 1 0 ]
[v _RCSTA2bits `VES5479  1 e 1 @3996 ]
"10967
[v _PIE1 `VEuc  1 e 1 @3997 ]
[s S5512 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSP1IE 1 0 :1:3 
`uc 1 TX1IE 1 0 :1:4 
`uc 1 RC1IE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
"10989
[s S5520 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
]
[u S5525 . 1 `S5512 1 . 1 0 `S5520 1 . 1 0 ]
[v _PIE1bits `VES5525  1 e 1 @3997 ]
"11043
[v _PIR1 `VEuc  1 e 1 @3998 ]
"11065
[v _PIR1bits `VES5525  1 e 1 @3998 ]
"11119
[v _IPR1 `VEuc  1 e 1 @3999 ]
"11141
[v _IPR1bits `VES5525  1 e 1 @3999 ]
"11195
[v _PIE2 `VEuc  1 e 1 @4000 ]
[s S5602 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 LVDIE 1 0 :1:2 
`uc 1 BCL1IE 1 0 :1:3 
`uc 1 USBIE 1 0 :1:4 
`uc 1 CM1IE 1 0 :1:5 
`uc 1 CM2IE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
"11221
[s S5611 . 1 `uc 1 . 1 0 :2:0 
`uc 1 HLVDIE 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
]
[s S5615 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMIE 1 0 :1:6 
]
[u S5618 . 1 `S5602 1 . 1 0 `S5611 1 . 1 0 `S5615 1 . 1 0 ]
[v _PIE2bits `VES5618  1 e 1 @4000 ]
"11280
[v _PIR2 `VEuc  1 e 1 @4001 ]
"11306
[v _PIR2bits `VES5618  1 e 1 @4001 ]
"11365
[v _IPR2 `VEuc  1 e 1 @4002 ]
"11391
[v _IPR2bits `VES5618  1 e 1 @4002 ]
"11450
[v _PIE3 `VEuc  1 e 1 @4003 ]
[s S5713 . 1 `uc 1 RTCCIE 1 0 :1:0 
`uc 1 TMR3GIE 1 0 :1:1 
`uc 1 CTMUIE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TX2IE 1 0 :1:4 
`uc 1 RC2IE 1 0 :1:5 
`uc 1 BCL2IE 1 0 :1:6 
`uc 1 SSP2IE 1 0 :1:7 
]
"11494
[s S5722 . 1 `uc 1 RXB0IE 1 0 :1:0 
]
[s S5724 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXB1IE 1 0 :1:1 
]
[s S5727 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIE 1 0 :1:1 
]
[s S5730 . 1 `uc 1 . 1 0 :2:0 
`uc 1 TXB0IE 1 0 :1:2 
]
[s S5733 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TXB1IE 1 0 :1:3 
]
[s S5736 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXB2IE 1 0 :1:4 
]
[s S5739 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIE 1 0 :1:4 
]
[u S5742 . 1 `S5713 1 . 1 0 `S5722 1 . 1 0 `S5724 1 . 1 0 `S5727 1 . 1 0 `S5730 1 . 1 0 `S5733 1 . 1 0 `S5736 1 . 1 0 `S5739 1 . 1 0 ]
[v _PIE3bits `VES5742  1 e 1 @4003 ]
"11573
[v _PIR3 `VEuc  1 e 1 @4004 ]
[s S5781 . 1 `uc 1 RTCCIF 1 0 :1:0 
`uc 1 TMR3GIF 1 0 :1:1 
`uc 1 CTMUIF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 BCL2IF 1 0 :1:6 
`uc 1 SSP2IF 1 0 :1:7 
]
"11598
[s S5790 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
]
[s S5793 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S5796 . 1 `S5781 1 . 1 0 `S5790 1 . 1 0 `S5793 1 . 1 0 ]
[v _PIR3bits `VES5796  1 e 1 @4004 ]
"11652
[v _IPR3 `VEuc  1 e 1 @4005 ]
"11677
[v _IPR3bits `VES5796  1 e 1 @4005 ]
"11731
[v _EECON1 `VEuc  1 e 1 @4006 ]
"11746
[v _EECON1bits `VES5193  1 e 1 @4006 ]
"11775
[v _EECON2 `VEuc  1 e 1 @4007 ]
"11785
[v _EECON2bits `VES720  1 e 1 @4007 ]
"11794
[v _TXSTA2 `VEuc  1 e 1 @4008 ]
[s S5876 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"11828
[s S5885 . 1 `uc 1 TX9D2 1 0 :1:0 
`uc 1 TRMT2 1 0 :1:1 
`uc 1 BRGH2 1 0 :1:2 
`uc 1 SENDB2 1 0 :1:3 
`uc 1 SYNC2 1 0 :1:4 
`uc 1 TXEN2 1 0 :1:5 
`uc 1 TX92 1 0 :1:6 
`uc 1 CSRC2 1 0 :1:7 
]
[s S5894 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX8_92 1 0 :1:6 
]
[s S5897 . 1 `uc 1 TXD82 1 0 :1:0 
]
[u S5899 . 1 `S5876 1 . 1 0 `S5885 1 . 1 0 `S5894 1 . 1 0 `S5897 1 . 1 0 ]
[v _TXSTA2bits `VES5899  1 e 1 @4008 ]
"11922
[v _TXREG2 `VEuc  1 e 1 @4009 ]
"11932
[v _TXREG2bits `VES720  1 e 1 @4009 ]
"11941
[v _RCREG2 `VEuc  1 e 1 @4010 ]
"11951
[v _RCREG2bits `VES720  1 e 1 @4010 ]
"11960
[v _SPBRG2 `VEuc  1 e 1 @4011 ]
"11970
[v _SPBRG2bits `VES720  1 e 1 @4011 ]
"11979
[v _RCSTA1 `VEuc  1 e 1 @4012 ]
"11984
[v _RCSTA `VEuc  1 e 1 @4012 ]
[s S5962 . 1 `uc 1 RCD8 1 0 :1:0 
`uc 1 . 1 0 :2:1 
`uc 1 ADEN 1 0 :1:3 
`uc 1 . 1 0 :2:4 
`uc 1 RC9 1 0 :1:6 
]
"12034
[s S5968 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_RC8 1 0 :1:6 
]
[s S5971 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nRC8 1 0 :1:6 
]
[s S5974 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC8_9 1 0 :1:6 
]
[s S5977 . 1 `uc 1 RX9D1 1 0 :1:0 
`uc 1 OERR1 1 0 :1:1 
`uc 1 FERR1 1 0 :1:2 
`uc 1 ADDEN1 1 0 :1:3 
`uc 1 CREN1 1 0 :1:4 
`uc 1 SREN1 1 0 :1:5 
`uc 1 RX91 1 0 :1:6 
`uc 1 SPEN1 1 0 :1:7 
]
[s S5986 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S5989 . 1 `S5453 1 . 1 0 `S5962 1 . 1 0 `S5968 1 . 1 0 `S5971 1 . 1 0 `S5974 1 . 1 0 `S5977 1 . 1 0 `S5986 1 . 1 0 ]
[v _RCSTA1bits `VES5989  1 e 1 @4012 ]
"12197
[v _RCSTAbits `VES5989  1 e 1 @4012 ]
"12316
[v _TXSTA1 `VEuc  1 e 1 @4013 ]
"12321
[v _TXSTA `VEuc  1 e 1 @4013 ]
[s S6125 . 1 `uc 1 TXD8 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_9 1 0 :1:6 
]
"12361
[s S6129 . 1 `uc 1 . 1 0 :6:0 
`uc 1 NOT_TX8 1 0 :1:6 
]
[s S6132 . 1 `uc 1 . 1 0 :6:0 
`uc 1 nTX8 1 0 :1:6 
]
[s S6135 . 1 `uc 1 TX9D1 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
`uc 1 BRGH1 1 0 :1:2 
`uc 1 SENDB1 1 0 :1:3 
`uc 1 SYNC1 1 0 :1:4 
`uc 1 TXEN1 1 0 :1:5 
`uc 1 TX91 1 0 :1:6 
`uc 1 CSRC1 1 0 :1:7 
]
[u S6144 . 1 `S5876 1 . 1 0 `S6125 1 . 1 0 `S6129 1 . 1 0 `S6132 1 . 1 0 `S6135 1 . 1 0 ]
[v _TXSTA1bits `VES6144  1 e 1 @4013 ]
"12499
[v _TXSTAbits `VES6144  1 e 1 @4013 ]
"12603
[v _TXREG1 `VEuc  1 e 1 @4014 ]
"12608
[v _TXREG `VEuc  1 e 1 @4014 ]
"12618
[v _TXREG1bits `VES720  1 e 1 @4014 ]
"12631
[v _TXREGbits `VES720  1 e 1 @4014 ]
"12640
[v _RCREG1 `VEuc  1 e 1 @4015 ]
"12645
[v _RCREG `VEuc  1 e 1 @4015 ]
"12655
[v _RCREG1bits `VES720  1 e 1 @4015 ]
"12668
[v _RCREGbits `VES720  1 e 1 @4015 ]
"12677
[v _SPBRG1 `VEuc  1 e 1 @4016 ]
"12682
[v _SPBRG `VEuc  1 e 1 @4016 ]
"12692
[v _SPBRG1bits `VES720  1 e 1 @4016 ]
"12705
[v _SPBRGbits `VES720  1 e 1 @4016 ]
"12714
[v _CTMUICON `VEuc  1 e 1 @4017 ]
[s S6290 . 1 `uc 1 IRNG 1 0 :2:0 
`uc 1 ITRIM 1 0 :6:2 
]
"12735
[s S6293 . 1 `uc 1 IRNG0 1 0 :1:0 
`uc 1 IRNG1 1 0 :1:1 
`uc 1 ITRIM0 1 0 :1:2 
`uc 1 ITRIM1 1 0 :1:3 
`uc 1 ITRIM2 1 0 :1:4 
`uc 1 ITRIM3 1 0 :1:5 
`uc 1 ITRIM4 1 0 :1:6 
`uc 1 ITRIM5 1 0 :1:7 
]
[u S6302 . 1 `S6290 1 . 1 0 `S6293 1 . 1 0 ]
[v _CTMUICONbits `VES6302  1 e 1 @4017 ]
"12789
[v _CTMUCONL `VEuc  1 e 1 @4018 ]
"12806
[v _CTMUCONLbits `VES2715  1 e 1 @4018 ]
"12850
[v _CTMUCONH `VEuc  1 e 1 @4019 ]
"12867
[v _CTMUCONHbits `VES2715  1 e 1 @4019 ]
"12906
[v _CCP2CON `VEuc  1 e 1 @4020 ]
"12911
[v _ECCP2CON `VEuc  1 e 1 @4020 ]
[s S6361 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
`uc 1 P2M 1 0 :2:6 
]
"12938
[s S6365 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
`uc 1 P2M0 1 0 :1:6 
`uc 1 P2M1 1 0 :1:7 
]
[s S6374 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP2Y 1 0 :1:4 
`uc 1 CCP2X 1 0 :1:5 
]
[u S6378 . 1 `S6361 1 . 1 0 `S6365 1 . 1 0 `S6374 1 . 1 0 ]
[v _CCP2CONbits `VES6378  1 e 1 @4020 ]
"13028
[v _ECCP2CONbits `VES6378  1 e 1 @4020 ]
"13097
[v _CCPR2 `VEus  1 e 2 @4021 ]
"13103
[v _CCPR2L `VEuc  1 e 1 @4021 ]
"13113
[v _CCPR2Lbits `VES720  1 e 1 @4021 ]
"13122
[v _CCPR2H `VEuc  1 e 1 @4022 ]
"13132
[v _CCPR2Hbits `VES720  1 e 1 @4022 ]
"13141
[v _ECCP2DEL `VEuc  1 e 1 @4023 ]
"13146
[v _PWM2CON `VEuc  1 e 1 @4023 ]
"13166
[v _ECCP2DELbits `VES1030  1 e 1 @4023 ]
"13229
[v _PWM2CONbits `VES1030  1 e 1 @4023 ]
"13278
[v _ECCP2AS `VEuc  1 e 1 @4024 ]
"13300
[v _ECCP2ASbits `VES1058  1 e 1 @4024 ]
"13359
[v _PSTR2CON `VEuc  1 e 1 @4025 ]
[s S6539 . 1 `uc 1 STRA 1 0 :1:0 
`uc 1 STRB 1 0 :1:1 
`uc 1 STRC 1 0 :1:2 
`uc 1 STRD 1 0 :1:3 
`uc 1 STRSYNC 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CMPL0 1 0 :1:6 
`uc 1 CMPL1 1 0 :1:7 
]
"13466
[s S6460 . 1 `uc 1 P2DC0 1 0 :1:0 
`uc 1 P2DC1 1 0 :1:1 
`uc 1 P2DC2 1 0 :1:2 
`uc 1 P2DC3 1 0 :1:3 
`uc 1 P2DC4 1 0 :1:4 
`uc 1 P2DC5 1 0 :1:5 
`uc 1 P2DC6 1 0 :1:6 
]
[s S6556 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CMPL02 1 0 :1:6 
]
[s S6559 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CMPL12 1 0 :1:7 
]
[s S6562 . 1 `uc 1 P2DC02 1 0 :1:0 
]
[s S6564 . 1 `uc 1 P2DC0CON 1 0 :1:0 
]
[s S6566 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC12 1 0 :1:1 
]
[s S6569 . 1 `uc 1 . 1 0 :1:0 
`uc 1 P2DC1CON 1 0 :1:1 
]
[s S6572 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC22 1 0 :1:2 
]
[s S6575 . 1 `uc 1 . 1 0 :2:0 
`uc 1 P2DC2CON 1 0 :1:2 
]
[s S6578 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC32 1 0 :1:3 
]
[s S6581 . 1 `uc 1 . 1 0 :3:0 
`uc 1 P2DC3CON 1 0 :1:3 
]
[s S6584 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC42 1 0 :1:4 
]
[s S6587 . 1 `uc 1 . 1 0 :4:0 
`uc 1 P2DC4CON 1 0 :1:4 
]
[s S6590 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC52 1 0 :1:5 
]
[s S6593 . 1 `uc 1 . 1 0 :5:0 
`uc 1 P2DC5CON 1 0 :1:5 
]
[s S6596 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC62 1 0 :1:6 
]
[s S6599 . 1 `uc 1 . 1 0 :6:0 
`uc 1 P2DC6CON 1 0 :1:6 
]
[s S6602 . 1 `uc 1 STRA2 1 0 :1:0 
]
[s S6604 . 1 `uc 1 . 1 0 :1:0 
`uc 1 STRB2 1 0 :1:1 
]
[s S6607 . 1 `uc 1 . 1 0 :2:0 
`uc 1 STRC2 1 0 :1:2 
]
[s S6610 . 1 `uc 1 . 1 0 :3:0 
`uc 1 STRD2 1 0 :1:3 
]
[s S6613 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STRSYNC2 1 0 :1:4 
]
[u S6616 . 1 `S6539 1 . 1 0 `S6460 1 . 1 0 `S6556 1 . 1 0 `S6559 1 . 1 0 `S6562 1 . 1 0 `S6564 1 . 1 0 `S6566 1 . 1 0 `S6569 1 . 1 0 `S6572 1 . 1 0 `S6575 1 . 1 0 `S6578 1 . 1 0 `S6581 1 . 1 0 `S6584 1 . 1 0 `S6587 1 . 1 0 `S6590 1 . 1 0 `S6593 1 . 1 0 `S6596 1 . 1 0 `S6599 1 . 1 0 `S6602 1 . 1 0 `S6604 1 . 1 0 `S6607 1 . 1 0 `S6610 1 . 1 0 `S6613 1 . 1 0 ]
[v _PSTR2CONbits `VES6616  1 e 1 @4025 ]
"13645
[v _CCP1CON `VEuc  1 e 1 @4026 ]
"13650
[v _ECCP1CON `VEuc  1 e 1 @4026 ]
"13677
[v _CCP1CONbits `VES6378  1 e 1 @4026 ]
"13767
[v _ECCP1CONbits `VES6378  1 e 1 @4026 ]
"13836
[v _CCPR1 `VEus  1 e 2 @4027 ]
"13842
[v _CCPR1L `VEuc  1 e 1 @4027 ]
"13852
[v _CCPR1Lbits `VES720  1 e 1 @4027 ]
"13861
[v _CCPR1H `VEuc  1 e 1 @4028 ]
"13871
[v _CCPR1Hbits `VES720  1 e 1 @4028 ]
"13880
[v _ECCP1DEL `VEuc  1 e 1 @4029 ]
"13885
[v _PWM1CON `VEuc  1 e 1 @4029 ]
"13905
[v _ECCP1DELbits `VES1030  1 e 1 @4029 ]
"13968
[v _PWM1CONbits `VES1030  1 e 1 @4029 ]
"14017
[v _ECCP1AS `VEuc  1 e 1 @4030 ]
"14039
[v _ECCP1ASbits `VES1058  1 e 1 @4030 ]
"14098
[v _PSTR1CON `VEuc  1 e 1 @4031 ]
"14115
[v _PSTR1CONbits `VES2715  1 e 1 @4031 ]
"14154
[v _WDTCON `VEuc  1 e 1 @4032 ]
"14174
[v _WDTCONbits `VES5171  1 e 1 @4032 ]
"14223
[v _ADCON1 `VEuc  1 e 1 @4033 ]
[s S6945 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 ADCAL 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
"14256
[s S6950 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[s S6957 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S6960 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S6963 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S6966 . 1 `S6945 1 . 1 0 `S6950 1 . 1 0 `S6957 1 . 1 0 `S6960 1 . 1 0 `S6963 1 . 1 0 ]
[v _ADCON1bits `VES6966  1 e 1 @4033 ]
"14325
[v _ADCON0 `VEuc  1 e 1 @4034 ]
[s S6994 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
"14376
[s S6997 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
`uc 1 VCFG 1 0 :2:6 
]
[s S7002 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
`uc 1 VCFG0 1 0 :1:6 
`uc 1 VCFG1 1 0 :1:7 
]
[s S7011 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S7014 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S7017 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S7020 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S7023 . 1 `uc 1 . 1 0 :7:0 
`uc 1 ADCAL 1 0 :1:7 
]
[s S7026 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S7029 . 1 `S6994 1 . 1 0 `S6997 1 . 1 0 `S7002 1 . 1 0 `S7011 1 . 1 0 `S7014 1 . 1 0 `S7017 1 . 1 0 `S7020 1 . 1 0 `S7023 1 . 1 0 `S7026 1 . 1 0 ]
[v _ADCON0bits `VES7029  1 e 1 @4034 ]
"14470
[v _ADRES `VEus  1 e 2 @4035 ]
"14476
[v _ADRESL `VEuc  1 e 1 @4035 ]
"14486
[v _ADRESLbits `VES720  1 e 1 @4035 ]
"14495
[v _ADRESH `VEuc  1 e 1 @4036 ]
"14505
[v _ADRESHbits `VES720  1 e 1 @4036 ]
"14514
[v _SSP1CON2 `VEuc  1 e 1 @4037 ]
"14519
[v _SSPCON2 `VEuc  1 e 1 @4037 ]
"14595
[v _SSP1CON2bits `VES3318  1 e 1 @4037 ]
"14799
[v _SSPCON2bits `VES3318  1 e 1 @4037 ]
"14933
[v _SSP1CON1 `VEuc  1 e 1 @4038 ]
"14938
[v _SSPCON1 `VEuc  1 e 1 @4038 ]
"14989
[v _SSP1CON1bits `VES3423  1 e 1 @4038 ]
"15123
[v _SSPCON1bits `VES3423  1 e 1 @4038 ]
"15212
[v _SSP1STAT `VEuc  1 e 1 @4039 ]
"15217
[v _SSPSTAT `VEuc  1 e 1 @4039 ]
[s S7520 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
"15342
[s S7525 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S7530 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S7535 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S7538 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S7541 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S7546 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S7551 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S7557 . 1 `uc 1 BF1 1 0 :1:0 
]
[s S7559 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CKE1 1 0 :1:6 
]
[s S7562 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S7565 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA1 1 0 :1:5 
]
[s S7568 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S7571 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW1 1 0 :1:2 
]
[s S7574 . 1 `uc 1 . 1 0 :7:0 
`uc 1 SMP1 1 0 :1:7 
]
[s S7577 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S7580 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START1 1 0 :1:3 
]
[s S7583 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S7586 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP1 1 0 :1:4 
]
[s S7589 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UA1 1 0 :1:1 
]
[s S7592 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S7595 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S7598 . 1 `S3469 1 . 1 0 `S3472 1 . 1 0 `S3475 1 . 1 0 `S7520 1 . 1 0 `S7525 1 . 1 0 `S7530 1 . 1 0 `S7535 1 . 1 0 `S7538 1 . 1 0 `S7541 1 . 1 0 `S7546 1 . 1 0 `S7551 1 . 1 0 `S7557 1 . 1 0 `S7559 1 . 1 0 `S7562 1 . 1 0 `S7565 1 . 1 0 `S7568 1 . 1 0 `S7571 1 . 1 0 `S7574 1 . 1 0 `S7577 1 . 1 0 `S7580 1 . 1 0 `S7583 1 . 1 0 `S7586 1 . 1 0 `S7589 1 . 1 0 `S7592 1 . 1 0 `S7595 1 . 1 0 ]
[v _SSP1STATbits `VES7598  1 e 1 @4039 ]
"15665
[v _SSPSTATbits `VES7598  1 e 1 @4039 ]
"15869
[v _SSP1ADD `VEuc  1 e 1 @4040 ]
"15874
[v _SSPADD `VEuc  1 e 1 @4040 ]
[s S7934 . 1 `uc 1 MSK0 1 0 :1:0 
]
"15946
[s S7936 . 1 `uc 1 MSK01 1 0 :1:0 
]
[s S7938 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK1 1 0 :1:1 
]
[s S7941 . 1 `uc 1 . 1 0 :1:0 
`uc 1 MSK11 1 0 :1:1 
]
[s S7944 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK2 1 0 :1:2 
]
[s S7947 . 1 `uc 1 . 1 0 :2:0 
`uc 1 MSK21 1 0 :1:2 
]
[s S7950 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK3 1 0 :1:3 
]
[s S7953 . 1 `uc 1 . 1 0 :3:0 
`uc 1 MSK31 1 0 :1:3 
]
[s S7956 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK4 1 0 :1:4 
]
[s S7959 . 1 `uc 1 . 1 0 :4:0 
`uc 1 MSK41 1 0 :1:4 
]
[s S7962 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK5 1 0 :1:5 
]
[s S7965 . 1 `uc 1 . 1 0 :5:0 
`uc 1 MSK51 1 0 :1:5 
]
[s S7968 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK6 1 0 :1:6 
]
[s S7971 . 1 `uc 1 . 1 0 :6:0 
`uc 1 MSK61 1 0 :1:6 
]
[s S7974 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK7 1 0 :1:7 
]
[s S7977 . 1 `uc 1 . 1 0 :7:0 
`uc 1 MSK71 1 0 :1:7 
]
[u S7980 . 1 `S3670 1 . 1 0 `S7934 1 . 1 0 `S7936 1 . 1 0 `S7938 1 . 1 0 `S7941 1 . 1 0 `S7944 1 . 1 0 `S7947 1 . 1 0 `S7950 1 . 1 0 `S7953 1 . 1 0 `S7956 1 . 1 0 `S7959 1 . 1 0 `S7962 1 . 1 0 `S7965 1 . 1 0 `S7968 1 . 1 0 `S7971 1 . 1 0 `S7974 1 . 1 0 `S7977 1 . 1 0 ]
[v _SSP1ADDbits `VES7980  1 e 1 @4040 ]
"16101
[v _SSPADDbits `VES7980  1 e 1 @4040 ]
"16190
[v _SSP1MSK `VEuc  1 e 1 @4040 ]
"16207
[v _SSP1MSKbits `VES2715  1 e 1 @4040 ]
"16251
[v _SSP1BUF `VEuc  1 e 1 @4041 ]
"16256
[v _SSPBUF `VEuc  1 e 1 @4041 ]
"16266
[v _SSP1BUFbits `VES720  1 e 1 @4041 ]
"16279
[v _SSPBUFbits `VES720  1 e 1 @4041 ]
"16288
[v _T2CON `VEuc  1 e 1 @4042 ]
"16309
[v _T2CONbits `VES1162  1 e 1 @4042 ]
"16358
[v _PR2 `VEuc  1 e 1 @4043 ]
"16363
[v _MEMCON `VEuc  1 e 1 @4043 ]
"16373
[v _PR2bits `VES720  1 e 1 @4043 ]
"16386
[v _MEMCONbits `VES720  1 e 1 @4043 ]
"16395
[v _TMR2 `VEuc  1 e 1 @4044 ]
"16405
[v _TMR2bits `VES720  1 e 1 @4044 ]
"16414
[v _T1CON `VEuc  1 e 1 @4045 ]
[s S8252 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
"16448
[s S8255 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 RD16 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 TMR1CS 1 0 :2:6 
]
[s S8262 . 1 `uc 1 . 1 0 :4:0 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
`uc 1 TMR1CS0 1 0 :1:6 
`uc 1 TMR1CS1 1 0 :1:7 
]
[s S8268 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S8271 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S8274 . 1 `S8252 1 . 1 0 `S8255 1 . 1 0 `S8262 1 . 1 0 `S8268 1 . 1 0 `S8271 1 . 1 0 ]
[v _T1CONbits `VES8274  1 e 1 @4045 ]
"16517
[v _TMR1 `VEus  1 e 2 @4046 ]
"16523
[v _TMR1L `VEuc  1 e 1 @4046 ]
"16533
[v _TMR1Lbits `VES720  1 e 1 @4046 ]
"16542
[v _TMR1H `VEuc  1 e 1 @4047 ]
"16552
[v _TMR1Hbits `VES720  1 e 1 @4047 ]
"16561
[v _RCON `VEuc  1 e 1 @4048 ]
[s S8320 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
"16609
[s S8322 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S8325 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S8328 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S8331 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S8334 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_CM 1 0 :1:5 
]
[s S8337 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 nCM 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S8346 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 CM 1 0 :1:5 
]
[u S8353 . 1 `S8320 1 . 1 0 `S8322 1 . 1 0 `S8325 1 . 1 0 `S8328 1 . 1 0 `S8331 1 . 1 0 `S8334 1 . 1 0 `S8337 1 . 1 0 `S8346 1 . 1 0 ]
[v _RCONbits `VES8353  1 e 1 @4048 ]
"16708
[v _CM2CON `VEuc  1 e 1 @4049 ]
"16713
[v _CM2CON1 `VEuc  1 e 1 @4049 ]
"16766
[v _CM2CONbits `VES1399  1 e 1 @4049 ]
"16907
[v _CM2CON1bits `VES1399  1 e 1 @4049 ]
"17001
[v _CM1CON `VEuc  1 e 1 @4050 ]
"17006
[v _CM1CON1 `VEuc  1 e 1 @4050 ]
[s S8579 . 1 `uc 1 C1CH0 1 0 :1:0 
]
"17066
[s S8581 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C1CH1 1 0 :1:1 
]
[s S8584 . 1 `uc 1 CCH01 1 0 :1:0 
]
[s S8586 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCH11 1 0 :1:1 
]
[s S8589 . 1 `uc 1 . 1 0 :6:0 
`uc 1 COE1 1 0 :1:6 
]
[s S8592 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CON1 1 0 :1:7 
]
[s S8595 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CPOL1 1 0 :1:5 
]
[s S8598 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CREF1 1 0 :1:2 
]
[s S8601 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EVPOL01 1 0 :1:3 
]
[s S8604 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EVPOL11 1 0 :1:4 
]
[u S8607 . 1 `S1363 1 . 1 0 `S1370 1 . 1 0 `S8579 1 . 1 0 `S8581 1 . 1 0 `S8584 1 . 1 0 `S8586 1 . 1 0 `S8589 1 . 1 0 `S8592 1 . 1 0 `S8595 1 . 1 0 `S8598 1 . 1 0 `S8601 1 . 1 0 `S8604 1 . 1 0 ]
[v _CM1CONbits `VES8607  1 e 1 @4050 ]
"17224
[v _CM1CON1bits `VES8607  1 e 1 @4050 ]
"17328
[v _OSCCON `VEuc  1 e 1 @4051 ]
[s S8758 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 FLTS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
"17350
[s S8764 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S8771 . 1 `S8758 1 . 1 0 `S8764 1 . 1 0 ]
[v _OSCCONbits `VES8771  1 e 1 @4051 ]
"17404
[v _T0CON `VEuc  1 e 1 @4053 ]
[s S8788 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
"17424
[s S8795 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S8799 . 1 `S8788 1 . 1 0 `S8795 1 . 1 0 ]
[v _T0CONbits `VES8799  1 e 1 @4053 ]
"17473
[v _TMR0 `VEus  1 e 2 @4054 ]
"17479
[v _TMR0L `VEuc  1 e 1 @4054 ]
"17489
[v _TMR0Lbits `VES720  1 e 1 @4054 ]
"17498
[v _TMR0H `VEuc  1 e 1 @4055 ]
"17508
[v _TMR0Hbits `VES720  1 e 1 @4055 ]
"17517
[v _STATUS `VEuc  1 e 1 @4056 ]
[s S8831 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
"17546
[s S8837 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S8839 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S8842 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S8845 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S8848 . 1 `S8831 1 . 1 0 `S8837 1 . 1 0 `S8839 1 . 1 0 `S8842 1 . 1 0 `S8845 1 . 1 0 ]
[v _STATUSbits `VES8848  1 e 1 @4056 ]
"17595
[v _FSR2 `VEus  1 e 2 @4057 ]
"17601
[v _FSR2L `VEuc  1 e 1 @4057 ]
"17611
[v _FSR2Lbits `VES720  1 e 1 @4057 ]
"17620
[v _FSR2H `VEuc  1 e 1 @4058 ]
"17626
[v _PLUSW2 `VEuc  1 e 1 @4059 ]
"17636
[v _PLUSW2bits `VES720  1 e 1 @4059 ]
"17645
[v _PREINC2 `VEuc  1 e 1 @4060 ]
"17655
[v _PREINC2bits `VES720  1 e 1 @4060 ]
"17664
[v _POSTDEC2 `VEuc  1 e 1 @4061 ]
"17674
[v _POSTDEC2bits `VES720  1 e 1 @4061 ]
"17683
[v _POSTINC2 `VEuc  1 e 1 @4062 ]
"17693
[v _POSTINC2bits `VES720  1 e 1 @4062 ]
"17702
[v _INDF2 `VEuc  1 e 1 @4063 ]
"17712
[v _INDF2bits `VES720  1 e 1 @4063 ]
"17721
[v _BSR `VEuc  1 e 1 @4064 ]
"17727
[v _FSR1 `VEus  1 e 2 @4065 ]
"17733
[v _FSR1L `VEuc  1 e 1 @4065 ]
"17743
[v _FSR1Lbits `VES720  1 e 1 @4065 ]
"17752
[v _FSR1H `VEuc  1 e 1 @4066 ]
"17758
[v _PLUSW1 `VEuc  1 e 1 @4067 ]
"17768
[v _PLUSW1bits `VES720  1 e 1 @4067 ]
"17777
[v _PREINC1 `VEuc  1 e 1 @4068 ]
"17787
[v _PREINC1bits `VES720  1 e 1 @4068 ]
"17796
[v _POSTDEC1 `VEuc  1 e 1 @4069 ]
"17806
[v _POSTDEC1bits `VES720  1 e 1 @4069 ]
"17815
[v _POSTINC1 `VEuc  1 e 1 @4070 ]
"17825
[v _POSTINC1bits `VES720  1 e 1 @4070 ]
"17834
[v _INDF1 `VEuc  1 e 1 @4071 ]
"17844
[v _INDF1bits `VES720  1 e 1 @4071 ]
"17853
[v _WREG `VEuc  1 e 1 @4072 ]
"17863
[v _WREGbits `VES720  1 e 1 @4072 ]
"17872
[v _FSR0 `VEus  1 e 2 @4073 ]
"17878
[v _FSR0L `VEuc  1 e 1 @4073 ]
"17888
[v _FSR0Lbits `VES720  1 e 1 @4073 ]
"17897
[v _FSR0H `VEuc  1 e 1 @4074 ]
"17903
[v _PLUSW0 `VEuc  1 e 1 @4075 ]
"17913
[v _PLUSW0bits `VES720  1 e 1 @4075 ]
"17922
[v _PREINC0 `VEuc  1 e 1 @4076 ]
"17932
[v _PREINC0bits `VES720  1 e 1 @4076 ]
"17941
[v _POSTDEC0 `VEuc  1 e 1 @4077 ]
"17951
[v _POSTDEC0bits `VES720  1 e 1 @4077 ]
"17960
[v _POSTINC0 `VEuc  1 e 1 @4078 ]
"17970
[v _POSTINC0bits `VES720  1 e 1 @4078 ]
"17979
[v _INDF0 `VEuc  1 e 1 @4079 ]
"17989
[v _INDF0bits `VES720  1 e 1 @4079 ]
"17998
[v _INTCON3 `VEuc  1 e 1 @4080 ]
[s S9031 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 INT3IF 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 INT3IE 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
"18025
[s S9040 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 INT3F 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 INT3E 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S9049 . 1 `S9031 1 . 1 0 `S9040 1 . 1 0 ]
[v _INTCON3bits `VES9049  1 e 1 @4080 ]
"18109
[v _INTCON2 `VEuc  1 e 1 @4081 ]
[s S9071 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
"18137
[s S9074 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 INT3IP 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 INTEDG3 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S9083 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT3P 1 0 :1:1 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S9089 . 1 `S9071 1 . 1 0 `S9074 1 . 1 0 `S9083 1 . 1 0 ]
[v _INTCON2bits `VES9089  1 e 1 @4081 ]
"18201
[v _INTCON `VEuc  1 e 1 @4082 ]
[s S9112 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
"18248
[s S9121 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S9130 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S9147 . 1 `S9112 1 . 1 0 `S9121 1 . 1 0 `S9130 1 . 1 0 `S9121 1 . 1 0 `S9130 1 . 1 0 ]
[v _INTCONbits `VES9147  1 e 1 @4082 ]
"18332
[v _PROD `VEus  1 e 2 @4083 ]
"18338
[v _PRODL `VEuc  1 e 1 @4083 ]
"18348
[v _PRODLbits `VES720  1 e 1 @4083 ]
"18357
[v _PRODH `VEuc  1 e 1 @4084 ]
"18367
[v _PRODHbits `VES720  1 e 1 @4084 ]
"18376
[v _TABLAT `VEuc  1 e 1 @4085 ]
"18386
[v _TABLATbits `VES720  1 e 1 @4085 ]
"18396
[v _TBLPTR `VEum  1 e 3 @4086 ]
"18403
[v _TBLPTRL `VEuc  1 e 1 @4086 ]
"18413
[v _TBLPTRLbits `VES720  1 e 1 @4086 ]
"18422
[v _TBLPTRH `VEuc  1 e 1 @4087 ]
"18432
[v _TBLPTRHbits `VES720  1 e 1 @4087 ]
"18441
[v _TBLPTRU `VEuc  1 e 1 @4088 ]
"18448
[v _PCLAT `VEum  1 e 3 @4089 ]
"18455
[v _PC `VEum  1 e 3 @4089 ]
"18462
[v _PCL `VEuc  1 e 1 @4089 ]
"18472
[v _PCLbits `VES720  1 e 1 @4089 ]
"18481
[v _PCLATH `VEuc  1 e 1 @4090 ]
"18491
[v _PCLATHbits `VES720  1 e 1 @4090 ]
"18500
[v _PCLATU `VEuc  1 e 1 @4091 ]
"18506
[v _STKPTR `VEuc  1 e 1 @4092 ]
[s S9251 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
"18528
[s S9256 . 1 `uc 1 SP0 1 0 :1:0 
`uc 1 SP1 1 0 :1:1 
`uc 1 SP2 1 0 :1:2 
`uc 1 SP3 1 0 :1:3 
`uc 1 SP4 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 STKOVF 1 0 :1:7 
]
[u S9264 . 1 `S9251 1 . 1 0 `S9256 1 . 1 0 ]
[v _STKPTRbits `VES9264  1 e 1 @4092 ]
"18578
[v _TOS `VEum  1 e 3 @4093 ]
"18585
[v _TOSL `VEuc  1 e 1 @4093 ]
"18595
[v _TOSLbits `VES720  1 e 1 @4093 ]
"18604
[v _TOSH `VEuc  1 e 1 @4094 ]
"18614
[v _TOSHbits `VES720  1 e 1 @4094 ]
"18623
[v _TOSU `VEuc  1 e 1 @4095 ]
"18635
[v _ABDEN1 `VEb  1 e 0 @31728 ]
"18637
[v _ABDEN2 `VEb  1 e 0 @31712 ]
"18639
[v _ABDOVF1 `VEb  1 e 0 @31735 ]
"18641
[v _ABDOVF2 `VEb  1 e 0 @31719 ]
"18643
[v _ACKDT1 `VEb  1 e 0 @32301 ]
"18645
[v _ACKDT2 `VEb  1 e 0 @31629 ]
"18647
[v _ACKEN1 `VEb  1 e 0 @32300 ]
"18649
[v _ACKEN2 `VEb  1 e 0 @31628 ]
"18651
[v _ACKSTAT1 `VEb  1 e 0 @32302 ]
"18653
[v _ACKSTAT2 `VEb  1 e 0 @31630 ]
"18655
[v _ACQT0 `VEb  1 e 0 @32267 ]
"18657
[v _ACQT1 `VEb  1 e 0 @32268 ]
"18659
[v _ACQT2 `VEb  1 e 0 @32269 ]
"18661
[v _ACTVIE `VEb  1 e 0 @31154 ]
"18663
[v _ACTVIF `VEb  1 e 0 @31506 ]
"18665
[v _ADCAL `VEb  1 e 0 @32270 ]
"18667
[v _ADCMD `VEb  1 e 0 @30152 ]
"18669
[v _ADCS0 `VEb  1 e 0 @32264 ]
"18671
[v _ADCS1 `VEb  1 e 0 @32265 ]
"18673
[v _ADCS2 `VEb  1 e 0 @32266 ]
"18675
[v _ADDEN1 `VEb  1 e 0 @32099 ]
"18677
[v _ADDEN2 `VEb  1 e 0 @31971 ]
"18679
[v _ADDR0 `VEb  1 e 0 @31168 ]
"18681
[v _ADDR1 `VEb  1 e 0 @31169 ]
"18683
[v _ADDR2 `VEb  1 e 0 @31170 ]
"18685
[v _ADDR3 `VEb  1 e 0 @31171 ]
"18687
[v _ADDR4 `VEb  1 e 0 @31172 ]
"18689
[v _ADDR5 `VEb  1 e 0 @31173 ]
"18691
[v _ADDR6 `VEb  1 e 0 @31174 ]
"18693
[v _ADEN `VEb  1 e 0 @32099 ]
"18695
[v _ADFM `VEb  1 e 0 @32271 ]
"18697
[v _ADIE `VEb  1 e 0 @31982 ]
"18699
[v _ADIF `VEb  1 e 0 @31990 ]
"18701
[v _ADIP `VEb  1 e 0 @31998 ]
"18703
[v _ADMSK11 `VEb  1 e 0 @32297 ]
"18705
[v _ADMSK12 `VEb  1 e 0 @31625 ]
"18707
[v _ADMSK21 `VEb  1 e 0 @32298 ]
"18709
[v _ADMSK22 `VEb  1 e 0 @31626 ]
"18711
[v _ADMSK31 `VEb  1 e 0 @32299 ]
"18713
[v _ADMSK32 `VEb  1 e 0 @31627 ]
"18715
[v _ADMSK41 `VEb  1 e 0 @32300 ]
"18717
[v _ADMSK42 `VEb  1 e 0 @31628 ]
"18719
[v _ADMSK51 `VEb  1 e 0 @32301 ]
"18721
[v _ADMSK52 `VEb  1 e 0 @31629 ]
"18723
[v _ADON `VEb  1 e 0 @32272 ]
"18725
[v _ALRMEN `VEb  1 e 0 @31295 ]
"18727
[v _ALRMPTR0 `VEb  1 e 0 @31288 ]
"18729
[v _ALRMPTR1 `VEb  1 e 0 @31289 ]
"18731
[v _AMASK0 `VEb  1 e 0 @31290 ]
"18733
[v _AMASK1 `VEb  1 e 0 @31291 ]
"18735
[v _AMASK2 `VEb  1 e 0 @31292 ]
"18737
[v _AMASK3 `VEb  1 e 0 @31293 ]
"18739
[v _AN0 `VEb  1 e 0 @31744 ]
"18741
[v _AN1 `VEb  1 e 0 @31745 ]
"18743
[v _AN10 `VEb  1 e 0 @31753 ]
"18745
[v _AN11 `VEb  1 e 0 @31762 ]
"18747
[v _AN12 `VEb  1 e 0 @31752 ]
"18749
[v _AN2 `VEb  1 e 0 @31746 ]
"18751
[v _AN3 `VEb  1 e 0 @31747 ]
"18753
[v _AN4 `VEb  1 e 0 @31749 ]
"18755
[v _AN8 `VEb  1 e 0 @31754 ]
"18757
[v _AN9 `VEb  1 e 0 @31755 ]
"18759
[v _ARPT0 `VEb  1 e 0 @31280 ]
"18761
[v _ARPT1 `VEb  1 e 0 @31281 ]
"18763
[v _ARPT2 `VEb  1 e 0 @31282 ]
"18765
[v _ARPT3 `VEb  1 e 0 @31283 ]
"18767
[v _ARPT4 `VEb  1 e 0 @31284 ]
"18769
[v _ARPT5 `VEb  1 e 0 @31285 ]
"18771
[v _ARPT6 `VEb  1 e 0 @31286 ]
"18773
[v _ARPT7 `VEb  1 e 0 @31287 ]
"18775
[v _BCL1IE `VEb  1 e 0 @32003 ]
"18777
[v _BCL1IF `VEb  1 e 0 @32011 ]
"18779
[v _BCL1IP `VEb  1 e 0 @32019 ]
"18781
[v _BCL2IE `VEb  1 e 0 @32030 ]
"18783
[v _BCL2IF `VEb  1 e 0 @32038 ]
"18785
[v _BCL2IP `VEb  1 e 0 @32046 ]
"18787
[v _BCLIE `VEb  1 e 0 @32003 ]
"18789
[v _BCLIF `VEb  1 e 0 @32011 ]
"18791
[v _BCLIP `VEb  1 e 0 @32019 ]
"18793
[v _BF1 `VEb  1 e 0 @32312 ]
"18795
[v _BF2 `VEb  1 e 0 @31640 ]
"18797
[v _BGVST `VEb  1 e 0 @31790 ]
"18799
[v _BOR `VEb  1 e 0 @32384 ]
"18801
[v _BRG161 `VEb  1 e 0 @31731 ]
"18803
[v _BRG162 `VEb  1 e 0 @31715 ]
"18805
[v _BRGH1 `VEb  1 e 0 @32106 ]
"18807
[v _BRGH2 `VEb  1 e 0 @32066 ]
"18809
[v _BTOEE `VEb  1 e 0 @31164 ]
"18811
[v _BTOEF `VEb  1 e 0 @31516 ]
"18813
[v _BTSEE `VEb  1 e 0 @31167 ]
"18815
[v _BTSEF `VEb  1 e 0 @31519 ]
"18817
[v _C10TSEL0 `VEb  1 e 0 @31364 ]
"18819
[v _C1CH0 `VEb  1 e 0 @32400 ]
"18821
[v _C1CH1 `VEb  1 e 0 @32401 ]
"18823
[v _C1INA `VEb  1 e 0 @31744 ]
"18825
[v _C1INB `VEb  1 e 0 @31747 ]
"18827
[v _C1INC `VEb  1 e 0 @31749 ]
"18829
[v _C1IND `VEb  1 e 0 @31746 ]
"18831
[v _C1TSEL0 `VEb  1 e 0 @31376 ]
"18833
[v _C1TSEL1 `VEb  1 e 0 @31377 ]
"18835
[v _C1TSEL2 `VEb  1 e 0 @31378 ]
"18837
[v _C2INA `VEb  1 e 0 @31745 ]
"18839
[v _C2INB `VEb  1 e 0 @31746 ]
"18841
[v _C2INC `VEb  1 e 0 @31754 ]
"18843
[v _C2IND `VEb  1 e 0 @31762 ]
"18845
[v _C2TSEL0 `VEb  1 e 0 @31379 ]
"18847
[v _C2TSEL1 `VEb  1 e 0 @31380 ]
"18849
[v _C2TSEL2 `VEb  1 e 0 @31381 ]
"18851
[v _C3INA `VEb  1 e 0 @31755 ]
"18853
[v _C3INB `VEb  1 e 0 @31746 ]
"18855
[v _C3INC `VEb  1 e 0 @31753 ]
"18857
[v _C3IND `VEb  1 e 0 @31752 ]
"18859
[v _C3TSEL0 `VEb  1 e 0 @31382 ]
"18861
[v _C3TSEL1 `VEb  1 e 0 @31383 ]
"18863
[v _C4TSEL0 `VEb  1 e 0 @31368 ]
"18865
[v _C4TSEL1 `VEb  1 e 0 @31369 ]
"18867
[v _C5TSEL0 `VEb  1 e 0 @31370 ]
"18869
[v _C6TSEL0 `VEb  1 e 0 @31372 ]
"18871
[v _C7TSEL0 `VEb  1 e 0 @31374 ]
"18873
[v _C7TSEL1 `VEb  1 e 0 @31375 ]
"18875
[v _C8TSEL0 `VEb  1 e 0 @31360 ]
"18877
[v _C8TSEL1 `VEb  1 e 0 @31361 ]
"18879
[v _C9TSEL0 `VEb  1 e 0 @31362 ]
"18881
[v _CAL0 `VEb  1 e 0 @31216 ]
"18883
[v _CAL1 `VEb  1 e 0 @31217 ]
"18885
[v _CAL2 `VEb  1 e 0 @31218 ]
"18887
[v _CAL3 `VEb  1 e 0 @31219 ]
"18889
[v _CAL4 `VEb  1 e 0 @31220 ]
"18891
[v _CAL5 `VEb  1 e 0 @31221 ]
"18893
[v _CAL6 `VEb  1 e 0 @31222 ]
"18895
[v _CAL7 `VEb  1 e 0 @31223 ]
"18897
[v _CARRY `VEb  1 e 0 @32448 ]
"18899
[v _CCH01 `VEb  1 e 0 @32400 ]
"18901
[v _CCH02 `VEb  1 e 0 @32392 ]
"18903
[v _CCH03 `VEb  1 e 0 @31016 ]
"18905
[v _CCH05 `VEb  1 e 0 @31944 ]
"18907
[v _CCH11 `VEb  1 e 0 @32401 ]
"18909
[v _CCH12 `VEb  1 e 0 @32393 ]
"18911
[v _CCH13 `VEb  1 e 0 @31017 ]
"18913
[v _CCH15 `VEb  1 e 0 @31945 ]
"18915
[v _CCIP3IP `VEb  1 e 0 @31872 ]
"18917
[v _CCP10 `VEb  1 e 0 @31767 ]
"18919
[v _CCP10IE `VEb  1 e 0 @31863 ]
"18921
[v _CCP10IF `VEb  1 e 0 @31871 ]
"18923
[v _CCP10IP `VEb  1 e 0 @31879 ]
"18925
[v _CCP10M0 `VEb  1 e 0 @30720 ]
"18927
[v _CCP10M1 `VEb  1 e 0 @30721 ]
"18929
[v _CCP10M2 `VEb  1 e 0 @30722 ]
"18931
[v _CCP10M3 `VEb  1 e 0 @30723 ]
"18933
[v _CCP10MD `VEb  1 e 0 @30183 ]
"18935
[v _CCP10OD `VEb  1 e 0 @31243 ]
"18937
[v _CCP1IE `VEb  1 e 0 @31978 ]
"18939
[v _CCP1IF `VEb  1 e 0 @31986 ]
"18941
[v _CCP1IP `VEb  1 e 0 @31994 ]
"18943
[v _CCP1M0 `VEb  1 e 0 @32208 ]
"18945
[v _CCP1M1 `VEb  1 e 0 @32209 ]
"18947
[v _CCP1M2 `VEb  1 e 0 @32210 ]
"18949
[v _CCP1M3 `VEb  1 e 0 @32211 ]
"18951
[v _CCP1X `VEb  1 e 0 @32213 ]
"18953
[v _CCP1Y `VEb  1 e 0 @32212 ]
"18955
[v _CCP2 `VEb  1 e 0 @31761 ]
"18957
[v _CCP2IE `VEb  1 e 0 @32000 ]
"18959
[v _CCP2IF `VEb  1 e 0 @32008 ]
"18961
[v _CCP2IP `VEb  1 e 0 @32016 ]
"18963
[v _CCP2M0 `VEb  1 e 0 @32160 ]
"18965
[v _CCP2M1 `VEb  1 e 0 @32161 ]
"18967
[v _CCP2M2 `VEb  1 e 0 @32162 ]
"18969
[v _CCP2M3 `VEb  1 e 0 @32163 ]
"18971
[v _CCP2X `VEb  1 e 0 @32165 ]
"18973
[v _CCP2Y `VEb  1 e 0 @32164 ]
"18975
[v _CCP2_PA2 `VEb  1 e 0 @31755 ]
"18977
[v _CCP3IE `VEb  1 e 0 @31856 ]
"18979
[v _CCP3IF `VEb  1 e 0 @31864 ]
"18981
[v _CCP3IP `VEb  1 e 0 @31872 ]
"18983
[v _CCP3M0 `VEb  1 e 0 @30888 ]
"18985
[v _CCP3M1 `VEb  1 e 0 @30889 ]
"18987
[v _CCP3M2 `VEb  1 e 0 @30890 ]
"18989
[v _CCP3M3 `VEb  1 e 0 @30891 ]
"18991
[v _CCP4 `VEb  1 e 0 @31756 ]
"18993
[v _CCP4IE `VEb  1 e 0 @31857 ]
"18995
[v _CCP4IF `VEb  1 e 0 @31865 ]
"18997
[v _CCP4IP `VEb  1 e 0 @31873 ]
"18999
[v _CCP4M0 `VEb  1 e 0 @30864 ]
"19001
[v _CCP4M1 `VEb  1 e 0 @30865 ]
"19003
[v _CCP4M2 `VEb  1 e 0 @30866 ]
"19005
[v _CCP4M3 `VEb  1 e 0 @30867 ]
"19007
[v _CCP4MD `VEb  1 e 0 @30177 ]
"19009
[v _CCP4OD `VEb  1 e 0 @31251 ]
"19011
[v _CCP5 `VEb  1 e 0 @31757 ]
"19013
[v _CCP5IE `VEb  1 e 0 @31858 ]
"19015
[v _CCP5IF `VEb  1 e 0 @31866 ]
"19017
[v _CCP5IP `VEb  1 e 0 @31874 ]
"19019
[v _CCP5M0 `VEb  1 e 0 @30840 ]
"19021
[v _CCP5M1 `VEb  1 e 0 @30841 ]
"19023
[v _CCP5M2 `VEb  1 e 0 @30842 ]
"19025
[v _CCP5M3 `VEb  1 e 0 @30843 ]
"19027
[v _CCP5MD `VEb  1 e 0 @30178 ]
"19029
[v _CCP5OD `VEb  1 e 0 @31252 ]
"19031
[v _CCP6 `VEb  1 e 0 @31758 ]
"19033
[v _CCP6IE `VEb  1 e 0 @31859 ]
"19035
[v _CCP6IF `VEb  1 e 0 @31867 ]
"19037
[v _CCP6IP `VEb  1 e 0 @31875 ]
"19039
[v _CCP6M0 `VEb  1 e 0 @30816 ]
"19041
[v _CCP6M1 `VEb  1 e 0 @30817 ]
"19043
[v _CCP6M2 `VEb  1 e 0 @30818 ]
"19045
[v _CCP6M3 `VEb  1 e 0 @30819 ]
"19047
[v _CCP6MD `VEb  1 e 0 @30179 ]
"19049
[v _CCP6OD `VEb  1 e 0 @31253 ]
"19051
[v _CCP7 `VEb  1 e 0 @31759 ]
"19053
[v _CCP7IE `VEb  1 e 0 @31860 ]
"19055
[v _CCP7IF `VEb  1 e 0 @31868 ]
"19057
[v _CCP7IP `VEb  1 e 0 @31876 ]
"19059
[v _CCP7M0 `VEb  1 e 0 @30792 ]
"19061
[v _CCP7M1 `VEb  1 e 0 @30793 ]
"19063
[v _CCP7M2 `VEb  1 e 0 @30794 ]
"19065
[v _CCP7M3 `VEb  1 e 0 @30795 ]
"19067
[v _CCP7MD `VEb  1 e 0 @30180 ]
"19069
[v _CCP7OD `VEb  1 e 0 @31254 ]
"19071
[v _CCP8 `VEb  1 e 0 @31761 ]
"19073
[v _CCP8IE `VEb  1 e 0 @31861 ]
"19075
[v _CCP8IF `VEb  1 e 0 @31869 ]
"19077
[v _CCP8IP `VEb  1 e 0 @31877 ]
"19079
[v _CCP8M0 `VEb  1 e 0 @30768 ]
"19081
[v _CCP8M1 `VEb  1 e 0 @30769 ]
"19083
[v _CCP8M2 `VEb  1 e 0 @30770 ]
"19085
[v _CCP8M3 `VEb  1 e 0 @30771 ]
"19087
[v _CCP8MD `VEb  1 e 0 @30181 ]
"19089
[v _CCP8OD `VEb  1 e 0 @31255 ]
"19091
[v _CCP9 `VEb  1 e 0 @31766 ]
"19093
[v _CCP9IE `VEb  1 e 0 @31862 ]
"19095
[v _CCP9IF `VEb  1 e 0 @31870 ]
"19097
[v _CCP9IP `VEb  1 e 0 @31878 ]
"19099
[v _CCP9M0 `VEb  1 e 0 @30744 ]
"19101
[v _CCP9M1 `VEb  1 e 0 @30745 ]
"19103
[v _CCP9M2 `VEb  1 e 0 @30746 ]
"19105
[v _CCP9M3 `VEb  1 e 0 @30747 ]
"19107
[v _CCP9MD `VEb  1 e 0 @30182 ]
"19109
[v _CCP9OD `VEb  1 e 0 @31242 ]
"19111
[v _CHIME `VEb  1 e 0 @31294 ]
"19113
[v _CHS0 `VEb  1 e 0 @32274 ]
"19115
[v _CHS1 `VEb  1 e 0 @32275 ]
"19117
[v _CHS2 `VEb  1 e 0 @32276 ]
"19119
[v _CHS3 `VEb  1 e 0 @32277 ]
"19121
[v _CHSN3 `VEb  1 e 0 @32267 ]
"19123
[v _CK1 `VEb  1 e 0 @31766 ]
"19125
[v _CKE1 `VEb  1 e 0 @32318 ]
"19127
[v _CKE2 `VEb  1 e 0 @31646 ]
"19129
[v _CKP1 `VEb  1 e 0 @32308 ]
"19131
[v _CKP2 `VEb  1 e 0 @31636 ]
"19133
[v _CKTXP `VEb  1 e 0 @31732 ]
"19135
[v _CLKI `VEb  1 e 0 @31751 ]
"19137
[v _CLKO `VEb  1 e 0 @31750 ]
"19139
[v _CM `VEb  1 e 0 @32389 ]
"19141
[v _CM1IE `VEb  1 e 0 @32005 ]
"19143
[v _CM1IF `VEb  1 e 0 @32013 ]
"19145
[v _CM1IP `VEb  1 e 0 @32021 ]
"19147
[v _CM2IE `VEb  1 e 0 @32006 ]
"19149
[v _CM2IF `VEb  1 e 0 @32014 ]
"19151
[v _CM2IP `VEb  1 e 0 @32022 ]
"19153
[v _CM3IE `VEb  1 e 0 @31885 ]
"19155
[v _CM3IF `VEb  1 e 0 @31941 ]
"19157
[v _CM3IP `VEb  1 e 0 @31949 ]
"19159
[v _CMIE `VEb  1 e 0 @32006 ]
"19161
[v _CMIF `VEb  1 e 0 @32014 ]
"19163
[v _CMIP `VEb  1 e 0 @32022 ]
"19165
[v _CMP1MD `VEb  1 e 0 @30168 ]
"19167
[v _CMP2MD `VEb  1 e 0 @30169 ]
"19169
[v _CMP3MD `VEb  1 e 0 @30170 ]
"19171
[v _CMPL02 `VEb  1 e 0 @32206 ]
"19173
[v _CMPL03 `VEb  1 e 0 @30934 ]
"19175
[v _CMPL12 `VEb  1 e 0 @32207 ]
"19177
[v _CMPL13 `VEb  1 e 0 @30935 ]
"19179
[v _COE1 `VEb  1 e 0 @32406 ]
"19181
[v _COE2 `VEb  1 e 0 @32398 ]
"19183
[v _COE3 `VEb  1 e 0 @31022 ]
"19185
[v _CON1 `VEb  1 e 0 @32407 ]
"19187
[v _CON2 `VEb  1 e 0 @32399 ]
"19189
[v _CON3 `VEb  1 e 0 @31023 ]
"19191
[v _COUT1 `VEb  1 e 0 @31616 ]
"19193
[v _COUT2 `VEb  1 e 0 @31617 ]
"19195
[v _COUT3 `VEb  1 e 0 @31618 ]
"19197
[v _CPOL1 `VEb  1 e 0 @32405 ]
"19199
[v _CPOL2 `VEb  1 e 0 @32397 ]
"19201
[v _CPOL3 `VEb  1 e 0 @31021 ]
"19203
[v _CRC16EE `VEb  1 e 0 @31162 ]
"19205
[v _CRC16EF `VEb  1 e 0 @31514 ]
"19207
[v _CRC5EE `VEb  1 e 0 @31161 ]
"19209
[v _CRC5EF `VEb  1 e 0 @31513 ]
"19211
[v _CREF1 `VEb  1 e 0 @32402 ]
"19213
[v _CREF2 `VEb  1 e 0 @32394 ]
"19215
[v _CREF3 `VEb  1 e 0 @31018 ]
"19217
[v _CREN1 `VEb  1 e 0 @32100 ]
"19219
[v _CREN2 `VEb  1 e 0 @31972 ]
"19221
[v _CSRC1 `VEb  1 e 0 @32111 ]
"19223
[v _CSRC2 `VEb  1 e 0 @32071 ]
"19225
[v _CTED1 `VEb  1 e 0 @31754 ]
"19227
[v _CTED2 `VEb  1 e 0 @31755 ]
"19229
[v _CTMUEN `VEb  1 e 0 @32159 ]
"19231
[v _CTMUIE `VEb  1 e 0 @32026 ]
"19233
[v _CTMUIF `VEb  1 e 0 @32034 ]
"19235
[v _CTMUIP `VEb  1 e 0 @32042 ]
"19237
[v _CTMUMD `VEb  1 e 0 @30166 ]
"19239
[v _CTMUSIDL `VEb  1 e 0 @32157 ]
"19241
[v _CTPLS `VEb  1 e 0 @31762 ]
"19243
[v _CTTRIG `VEb  1 e 0 @32152 ]
"19245
[v _CVR0 `VEb  1 e 0 @31384 ]
"19247
[v _CVR1 `VEb  1 e 0 @31385 ]
"19249
[v _CVR2 `VEb  1 e 0 @31386 ]
"19251
[v _CVR3 `VEb  1 e 0 @31387 ]
"19253
[v _CVREF `VEb  1 e 0 @31746 ]
"19255
[v _CVREN `VEb  1 e 0 @31391 ]
"19257
[v _CVROE `VEb  1 e 0 @31390 ]
"19259
[v _CVROEN `VEb  1 e 0 @31390 ]
"19261
[v _CVRR `VEb  1 e 0 @31389 ]
"19263
[v _CVRSS `VEb  1 e 0 @31388 ]
"19265
[v _DA `VEb  1 e 0 @32317 ]
"19267
[v _DA1 `VEb  1 e 0 @32317 ]
"19269
[v _DA2 `VEb  1 e 0 @31645 ]
"19271
[v _DATA_ADDRESS `VEb  1 e 0 @32317 ]
"19273
[v _DATA_ADDRESS2 `VEb  1 e 0 @31645 ]
"19275
[v _DC `VEb  1 e 0 @32449 ]
"19277
[v _DC10B0 `VEb  1 e 0 @30724 ]
"19279
[v _DC10B1 `VEb  1 e 0 @30725 ]
"19281
[v _DC1B0 `VEb  1 e 0 @32212 ]
"19283
[v _DC1B1 `VEb  1 e 0 @32213 ]
"19285
[v _DC2B0 `VEb  1 e 0 @32164 ]
"19287
[v _DC2B1 `VEb  1 e 0 @32165 ]
"19289
[v _DC3B0 `VEb  1 e 0 @30892 ]
"19291
[v _DC3B1 `VEb  1 e 0 @30893 ]
"19293
[v _DC4B0 `VEb  1 e 0 @30868 ]
"19295
[v _DC4B1 `VEb  1 e 0 @30869 ]
"19297
[v _DC5B0 `VEb  1 e 0 @30844 ]
"19299
[v _DC5B1 `VEb  1 e 0 @30845 ]
"19301
[v _DC6B0 `VEb  1 e 0 @30820 ]
"19303
[v _DC6B1 `VEb  1 e 0 @30821 ]
"19305
[v _DC7B0 `VEb  1 e 0 @30796 ]
"19307
[v _DC7B1 `VEb  1 e 0 @30797 ]
"19309
[v _DC8B0 `VEb  1 e 0 @30772 ]
"19311
[v _DC8B1 `VEb  1 e 0 @30773 ]
"19313
[v _DC9B0 `VEb  1 e 0 @30748 ]
"19315
[v _DC9B1 `VEb  1 e 0 @30749 ]
"19317
[v _DFN8EE `VEb  1 e 0 @31163 ]
"19319
[v _DFN8EF `VEb  1 e 0 @31515 ]
"19321
[v _DIR `VEb  1 e 0 @31522 ]
"19323
[v _DLYCYC0 `VEb  1 e 0 @31796 ]
"19325
[v _DLYCYC1 `VEb  1 e 0 @31797 ]
"19327
[v _DLYCYC2 `VEb  1 e 0 @31798 ]
"19329
[v _DLYCYC3 `VEb  1 e 0 @31799 ]
"19331
[v _DLYINTEN `VEb  1 e 0 @31809 ]
"19333
[v _DMAEN `VEb  1 e 0 @31808 ]
"19335
[v _DONE `VEb  1 e 0 @32273 ]
"19337
[v _DS `VEb  1 e 0 @32259 ]
"19339
[v _DSBOR `VEb  1 e 0 @31329 ]
"19341
[v _DSEN `VEb  1 e 0 @31343 ]
"19343
[v _DSFLT `VEb  1 e 0 @31319 ]
"19345
[v _DSINT0 `VEb  1 e 0 @31320 ]
"19347
[v _DSMCLR `VEb  1 e 0 @31314 ]
"19349
[v _DSPOR `VEb  1 e 0 @31312 ]
"19351
[v _DSRTC `VEb  1 e 0 @31315 ]
"19353
[v _DSULP `VEb  1 e 0 @31317 ]
"19355
[v _DSULPEN `VEb  1 e 0 @31337 ]
"19357
[v _DSWDT `VEb  1 e 0 @31316 ]
"19359
[v _DT1 `VEb  1 e 0 @31767 ]
"19361
[v _DTRXP `VEb  1 e 0 @31733 ]
"19363
[v _DTRXP1 `VEb  1 e 0 @31733 ]
"19365
[v _DTRXP2 `VEb  1 e 0 @31717 ]
"19367
[v _DUPLEX0 `VEb  1 e 0 @31810 ]
"19369
[v _DUPLEX1 `VEb  1 e 0 @31811 ]
"19371
[v _D_A `VEb  1 e 0 @32317 ]
"19373
[v _D_A2 `VEb  1 e 0 @31645 ]
"19375
[v _D_MINUS `VEb  1 e 0 @31764 ]
"19377
[v _D_PLUS `VEb  1 e 0 @31765 ]
"19379
[v _D_nA2 `VEb  1 e 0 @31645 ]
"19381
[v _ECCP1AS0 `VEb  1 e 0 @32244 ]
"19383
[v _ECCP1AS1 `VEb  1 e 0 @32245 ]
"19385
[v _ECCP1AS2 `VEb  1 e 0 @32246 ]
"19387
[v _ECCP1ASE `VEb  1 e 0 @32247 ]
"19389
[v _ECCP1MD `VEb  1 e 0 @30157 ]
"19391
[v _ECCP1OD `VEb  1 e 0 @31248 ]
"19393
[v _ECCP2AS0 `VEb  1 e 0 @32196 ]
"19395
[v _ECCP2AS1 `VEb  1 e 0 @32197 ]
"19397
[v _ECCP2AS2 `VEb  1 e 0 @32198 ]
"19399
[v _ECCP2ASE `VEb  1 e 0 @32199 ]
"19401
[v _ECCP2MD `VEb  1 e 0 @30158 ]
"19403
[v _ECCP2OD `VEb  1 e 0 @31249 ]
"19405
[v _ECCP3AS0 `VEb  1 e 0 @30924 ]
"19407
[v _ECCP3AS1 `VEb  1 e 0 @30925 ]
"19409
[v _ECCP3AS2 `VEb  1 e 0 @30926 ]
"19411
[v _ECCP3ASE `VEb  1 e 0 @30927 ]
"19413
[v _ECCP3MD `VEb  1 e 0 @30159 ]
"19415
[v _ECCP3OD `VEb  1 e 0 @31250 ]
"19417
[v _EDG1POL `VEb  1 e 0 @32148 ]
"19419
[v _EDG1SEL0 `VEb  1 e 0 @32146 ]
"19421
[v _EDG1SEL1 `VEb  1 e 0 @32147 ]
"19423
[v _EDG1STAT `VEb  1 e 0 @32144 ]
"19425
[v _EDG2POL `VEb  1 e 0 @32151 ]
"19427
[v _EDG2SEL0 `VEb  1 e 0 @32149 ]
"19429
[v _EDG2SEL1 `VEb  1 e 0 @32150 ]
"19431
[v _EDG2STAT `VEb  1 e 0 @32145 ]
"19433
[v _EDGEN `VEb  1 e 0 @32155 ]
"19435
[v _EDGSEQEN `VEb  1 e 0 @32154 ]
"19437
[v _ENDP0 `VEb  1 e 0 @31523 ]
"19439
[v _ENDP1 `VEb  1 e 0 @31524 ]
"19441
[v _ENDP2 `VEb  1 e 0 @31525 ]
"19443
[v _ENDP3 `VEb  1 e 0 @31526 ]
"19445
[v _EP0CONDIS `VEb  1 e 0 @31027 ]
"19447
[v _EP0HSHK `VEb  1 e 0 @31028 ]
"19449
[v _EP0INEN `VEb  1 e 0 @31025 ]
"19451
[v _EP0OUTEN `VEb  1 e 0 @31026 ]
"19453
[v _EP0STALL `VEb  1 e 0 @31024 ]
"19455
[v _EP1CONDIS `VEb  1 e 0 @31035 ]
"19457
[v _EP1HSHK `VEb  1 e 0 @31036 ]
"19459
[v _EP1INEN `VEb  1 e 0 @31033 ]
"19461
[v _EP1OUTEN `VEb  1 e 0 @31034 ]
"19463
[v _EP1STALL `VEb  1 e 0 @31032 ]
"19465
[v _EP2CONDIS `VEb  1 e 0 @31043 ]
"19467
[v _EP2HSHK `VEb  1 e 0 @31044 ]
"19469
[v _EP2INEN `VEb  1 e 0 @31041 ]
"19471
[v _EP2OUTEN `VEb  1 e 0 @31042 ]
"19473
[v _EP2STALL `VEb  1 e 0 @31040 ]
"19475
[v _EP3CONDIS `VEb  1 e 0 @31051 ]
"19477
[v _EP3HSHK `VEb  1 e 0 @31052 ]
"19479
[v _EP3INEN `VEb  1 e 0 @31049 ]
"19481
[v _EP3OUTEN `VEb  1 e 0 @31050 ]
"19483
[v _EP3STALL `VEb  1 e 0 @31048 ]
"19485
[v _EP4CONDIS `VEb  1 e 0 @31059 ]
"19487
[v _EP4HSHK `VEb  1 e 0 @31060 ]
"19489
[v _EP4INEN `VEb  1 e 0 @31057 ]
"19491
[v _EP4OUTEN `VEb  1 e 0 @31058 ]
"19493
[v _EP4STALL `VEb  1 e 0 @31056 ]
"19495
[v _EP5CONDIS `VEb  1 e 0 @31067 ]
"19497
[v _EP5HSHK `VEb  1 e 0 @31068 ]
"19499
[v _EP5INEN `VEb  1 e 0 @31065 ]
"19501
[v _EP5OUTEN `VEb  1 e 0 @31066 ]
"19503
[v _EP5STALL `VEb  1 e 0 @31064 ]
"19505
[v _EP6CONDIS `VEb  1 e 0 @31075 ]
"19507
[v _EP6HSHK `VEb  1 e 0 @31076 ]
"19509
[v _EP6INEN `VEb  1 e 0 @31073 ]
"19511
[v _EP6OUTEN `VEb  1 e 0 @31074 ]
"19513
[v _EP6STALL `VEb  1 e 0 @31072 ]
"19515
[v _EP7CONDIS `VEb  1 e 0 @31083 ]
"19517
[v _EP7HSHK `VEb  1 e 0 @31084 ]
"19519
[v _EP7INEN `VEb  1 e 0 @31081 ]
"19521
[v _EP7OUTEN `VEb  1 e 0 @31082 ]
"19523
[v _EP7STALL `VEb  1 e 0 @31080 ]
"19525
[v _EPCONDIS0 `VEb  1 e 0 @31027 ]
"19527
[v _EPCONDIS1 `VEb  1 e 0 @31035 ]
"19529
[v _EPCONDIS10 `VEb  1 e 0 @31107 ]
"19531
[v _EPCONDIS11 `VEb  1 e 0 @31115 ]
"19533
[v _EPCONDIS12 `VEb  1 e 0 @31123 ]
"19535
[v _EPCONDIS13 `VEb  1 e 0 @31131 ]
"19537
[v _EPCONDIS14 `VEb  1 e 0 @31139 ]
"19539
[v _EPCONDIS15 `VEb  1 e 0 @31147 ]
"19541
[v _EPCONDIS2 `VEb  1 e 0 @31043 ]
"19543
[v _EPCONDIS3 `VEb  1 e 0 @31051 ]
"19545
[v _EPCONDIS4 `VEb  1 e 0 @31059 ]
"19547
[v _EPCONDIS5 `VEb  1 e 0 @31067 ]
"19549
[v _EPCONDIS6 `VEb  1 e 0 @31075 ]
"19551
[v _EPCONDIS7 `VEb  1 e 0 @31083 ]
"19553
[v _EPCONDIS8 `VEb  1 e 0 @31091 ]
"19555
[v _EPCONDIS9 `VEb  1 e 0 @31099 ]
"19557
[v _EPHSHK0 `VEb  1 e 0 @31028 ]
"19559
[v _EPHSHK1 `VEb  1 e 0 @31036 ]
"19561
[v _EPHSHK10 `VEb  1 e 0 @31108 ]
"19563
[v _EPHSHK11 `VEb  1 e 0 @31116 ]
"19565
[v _EPHSHK12 `VEb  1 e 0 @31124 ]
"19567
[v _EPHSHK13 `VEb  1 e 0 @31132 ]
"19569
[v _EPHSHK14 `VEb  1 e 0 @31140 ]
"19571
[v _EPHSHK15 `VEb  1 e 0 @31148 ]
"19573
[v _EPHSHK2 `VEb  1 e 0 @31044 ]
"19575
[v _EPHSHK3 `VEb  1 e 0 @31052 ]
"19577
[v _EPHSHK4 `VEb  1 e 0 @31060 ]
"19579
[v _EPHSHK5 `VEb  1 e 0 @31068 ]
"19581
[v _EPHSHK6 `VEb  1 e 0 @31076 ]
"19583
[v _EPHSHK7 `VEb  1 e 0 @31084 ]
"19585
[v _EPHSHK8 `VEb  1 e 0 @31092 ]
"19587
[v _EPHSHK9 `VEb  1 e 0 @31100 ]
"19589
[v _EPINEN0 `VEb  1 e 0 @31025 ]
"19591
[v _EPINEN1 `VEb  1 e 0 @31033 ]
"19593
[v _EPINEN10 `VEb  1 e 0 @31105 ]
"19595
[v _EPINEN11 `VEb  1 e 0 @31113 ]
"19597
[v _EPINEN12 `VEb  1 e 0 @31121 ]
"19599
[v _EPINEN13 `VEb  1 e 0 @31129 ]
"19601
[v _EPINEN14 `VEb  1 e 0 @31137 ]
"19603
[v _EPINEN15 `VEb  1 e 0 @31145 ]
"19605
[v _EPINEN2 `VEb  1 e 0 @31041 ]
"19607
[v _EPINEN3 `VEb  1 e 0 @31049 ]
"19609
[v _EPINEN4 `VEb  1 e 0 @31057 ]
"19611
[v _EPINEN5 `VEb  1 e 0 @31065 ]
"19613
[v _EPINEN6 `VEb  1 e 0 @31073 ]
"19615
[v _EPINEN7 `VEb  1 e 0 @31081 ]
"19617
[v _EPINEN8 `VEb  1 e 0 @31089 ]
"19619
[v _EPINEN9 `VEb  1 e 0 @31097 ]
"19621
[v _EPOUTEN0 `VEb  1 e 0 @31026 ]
"19623
[v _EPOUTEN1 `VEb  1 e 0 @31034 ]
"19625
[v _EPOUTEN10 `VEb  1 e 0 @31106 ]
"19627
[v _EPOUTEN11 `VEb  1 e 0 @31114 ]
"19629
[v _EPOUTEN12 `VEb  1 e 0 @31122 ]
"19631
[v _EPOUTEN13 `VEb  1 e 0 @31130 ]
"19633
[v _EPOUTEN14 `VEb  1 e 0 @31138 ]
"19635
[v _EPOUTEN15 `VEb  1 e 0 @31146 ]
"19637
[v _EPOUTEN2 `VEb  1 e 0 @31042 ]
"19639
[v _EPOUTEN3 `VEb  1 e 0 @31050 ]
"19641
[v _EPOUTEN4 `VEb  1 e 0 @31058 ]
"19643
[v _EPOUTEN5 `VEb  1 e 0 @31066 ]
"19645
[v _EPOUTEN6 `VEb  1 e 0 @31074 ]
"19647
[v _EPOUTEN7 `VEb  1 e 0 @31082 ]
"19649
[v _EPOUTEN8 `VEb  1 e 0 @31090 ]
"19651
[v _EPOUTEN9 `VEb  1 e 0 @31098 ]
"19653
[v _EPSTALL0 `VEb  1 e 0 @31024 ]
"19655
[v _EPSTALL1 `VEb  1 e 0 @31032 ]
"19657
[v _EPSTALL10 `VEb  1 e 0 @31104 ]
"19659
[v _EPSTALL11 `VEb  1 e 0 @31112 ]
"19661
[v _EPSTALL12 `VEb  1 e 0 @31120 ]
"19663
[v _EPSTALL13 `VEb  1 e 0 @31128 ]
"19665
[v _EPSTALL14 `VEb  1 e 0 @31136 ]
"19667
[v _EPSTALL15 `VEb  1 e 0 @31144 ]
"19669
[v _EPSTALL2 `VEb  1 e 0 @31040 ]
"19671
[v _EPSTALL3 `VEb  1 e 0 @31048 ]
"19673
[v _EPSTALL4 `VEb  1 e 0 @31056 ]
"19675
[v _EPSTALL5 `VEb  1 e 0 @31064 ]
"19677
[v _EPSTALL6 `VEb  1 e 0 @31072 ]
"19679
[v _EPSTALL7 `VEb  1 e 0 @31080 ]
"19681
[v _EPSTALL8 `VEb  1 e 0 @31088 ]
"19683
[v _EPSTALL9 `VEb  1 e 0 @31096 ]
"19685
[v _EVPOL01 `VEb  1 e 0 @32403 ]
"19687
[v _EVPOL02 `VEb  1 e 0 @32395 ]
"19689
[v _EVPOL03 `VEb  1 e 0 @31019 ]
"19691
[v _EVPOL05 `VEb  1 e 0 @31947 ]
"19693
[v _EVPOL11 `VEb  1 e 0 @32404 ]
"19695
[v _EVPOL12 `VEb  1 e 0 @32396 ]
"19697
[v _EVPOL13 `VEb  1 e 0 @31020 ]
"19699
[v _EVPOL15 `VEb  1 e 0 @31948 ]
"19701
[v _FERR1 `VEb  1 e 0 @32098 ]
"19703
[v _FERR2 `VEb  1 e 0 @31970 ]
"19705
[v _FLTS `VEb  1 e 0 @32410 ]
"19707
[v _FREE `VEb  1 e 0 @32052 ]
"19709
[v _FRM0 `VEb  1 e 0 @31488 ]
"19711
[v _FRM1 `VEb  1 e 0 @31489 ]
"19713
[v _FRM10 `VEb  1 e 0 @31498 ]
"19715
[v _FRM2 `VEb  1 e 0 @31490 ]
"19717
[v _FRM3 `VEb  1 e 0 @31491 ]
"19719
[v _FRM4 `VEb  1 e 0 @31492 ]
"19721
[v _FRM5 `VEb  1 e 0 @31493 ]
"19723
[v _FRM6 `VEb  1 e 0 @31494 ]
"19725
[v _FRM7 `VEb  1 e 0 @31495 ]
"19727
[v _FRM8 `VEb  1 e 0 @31496 ]
"19729
[v _FRM9 `VEb  1 e 0 @31497 ]
"19731
[v _FSEN `VEb  1 e 0 @31178 ]
"19733
[v _GCEN1 `VEb  1 e 0 @32303 ]
"19735
[v _GCEN2 `VEb  1 e 0 @31631 ]
"19737
[v _GIE `VEb  1 e 0 @32663 ]
"19739
[v _GIEH `VEb  1 e 0 @32663 ]
"19741
[v _GIEL `VEb  1 e 0 @32662 ]
"19743
[v _GIE_GIEH `VEb  1 e 0 @32663 ]
"19745
[v _GO `VEb  1 e 0 @32273 ]
"19747
[v _GODONE `VEb  1 e 0 @32273 ]
"19749
[v _GO_DONE `VEb  1 e 0 @32273 ]
"19751
[v _GO_NOT_DONE `VEb  1 e 0 @32273 ]
"19753
[v _GO_nDONE `VEb  1 e 0 @32273 ]
"19755
[v _HALFSEC `VEb  1 e 0 @31227 ]
"19757
[v _HLVDEN `VEb  1 e 0 @31788 ]
"19759
[v _HLVDIE `VEb  1 e 0 @32002 ]
"19761
[v _HLVDIF `VEb  1 e 0 @32010 ]
"19763
[v _HLVDIN `VEb  1 e 0 @31749 ]
"19765
[v _HLVDIP `VEb  1 e 0 @32018 ]
"19767
[v _HLVDL0 `VEb  1 e 0 @31784 ]
"19769
[v _HLVDL1 `VEb  1 e 0 @31785 ]
"19771
[v _HLVDL2 `VEb  1 e 0 @31786 ]
"19773
[v _HLVDL3 `VEb  1 e 0 @31787 ]
"19775
[v _I2C_DAT `VEb  1 e 0 @32317 ]
"19777
[v _I2C_DAT2 `VEb  1 e 0 @31645 ]
"19779
[v _I2C_READ `VEb  1 e 0 @32314 ]
"19781
[v _I2C_READ2 `VEb  1 e 0 @31642 ]
"19783
[v _I2C_START `VEb  1 e 0 @32315 ]
"19785
[v _I2C_START2 `VEb  1 e 0 @31643 ]
"19787
[v _I2C_STOP `VEb  1 e 0 @32316 ]
"19789
[v _I2C_STOP2 `VEb  1 e 0 @31644 ]
"19791
[v _IDISSEN `VEb  1 e 0 @32153 ]
"19793
[v _IDLEIE `VEb  1 e 0 @31156 ]
"19795
[v _IDLEIF `VEb  1 e 0 @31508 ]
"19797
[v _IDLEN `VEb  1 e 0 @32415 ]
"19799
[v _INT0 `VEb  1 e 0 @31752 ]
"19801
[v _INT0E `VEb  1 e 0 @32660 ]
"19803
[v _INT0F `VEb  1 e 0 @32657 ]
"19805
[v _INT0IE `VEb  1 e 0 @32660 ]
"19807
[v _INT0IF `VEb  1 e 0 @32657 ]
"19809
[v _INT1E `VEb  1 e 0 @32643 ]
"19811
[v _INT1F `VEb  1 e 0 @32640 ]
"19813
[v _INT1IE `VEb  1 e 0 @32643 ]
"19815
[v _INT1IF `VEb  1 e 0 @32640 ]
"19817
[v _INT1IP `VEb  1 e 0 @32646 ]
"19819
[v _INT1P `VEb  1 e 0 @32646 ]
"19821
[v _INT2E `VEb  1 e 0 @32644 ]
"19823
[v _INT2F `VEb  1 e 0 @32641 ]
"19825
[v _INT2IE `VEb  1 e 0 @32644 ]
"19827
[v _INT2IF `VEb  1 e 0 @32641 ]
"19829
[v _INT2IP `VEb  1 e 0 @32647 ]
"19831
[v _INT2P `VEb  1 e 0 @32647 ]
"19833
[v _INT3E `VEb  1 e 0 @32645 ]
"19835
[v _INT3F `VEb  1 e 0 @32642 ]
"19837
[v _INT3IE `VEb  1 e 0 @32645 ]
"19839
[v _INT3IF `VEb  1 e 0 @32642 ]
"19841
[v _INT3IP `VEb  1 e 0 @32649 ]
"19843
[v _INT3P `VEb  1 e 0 @32649 ]
"19845
[v _INTEDG0 `VEb  1 e 0 @32654 ]
"19847
[v _INTEDG1 `VEb  1 e 0 @32653 ]
"19849
[v _INTEDG2 `VEb  1 e 0 @32652 ]
"19851
[v _INTEDG3 `VEb  1 e 0 @32651 ]
"19853
[v _INTLVL0 `VEb  1 e 0 @31792 ]
"19855
[v _INTLVL1 `VEb  1 e 0 @31793 ]
"19857
[v _INTLVL2 `VEb  1 e 0 @31794 ]
"19859
[v _INTLVL3 `VEb  1 e 0 @31795 ]
"19861
[v _INTSRC `VEb  1 e 0 @31967 ]
"19863
[v _IOLOCK `VEb  1 e 0 @30200 ]
"19865
[v _IPEN `VEb  1 e 0 @32391 ]
"19867
[v _IRCF0 `VEb  1 e 0 @32412 ]
"19869
[v _IRCF1 `VEb  1 e 0 @32413 ]
"19871
[v _IRCF2 `VEb  1 e 0 @32414 ]
"19873
[v _IRNG0 `VEb  1 e 0 @32136 ]
"19875
[v _IRNG1 `VEb  1 e 0 @32137 ]
"19877
[v _IRVST `VEb  1 e 0 @31789 ]
"19879
[v _ITRIM0 `VEb  1 e 0 @32138 ]
"19881
[v _ITRIM1 `VEb  1 e 0 @32139 ]
"19883
[v _ITRIM2 `VEb  1 e 0 @32140 ]
"19885
[v _ITRIM3 `VEb  1 e 0 @32141 ]
"19887
[v _ITRIM4 `VEb  1 e 0 @32142 ]
"19889
[v _ITRIM5 `VEb  1 e 0 @32143 ]
"19891
[v _KBI0 `VEb  1 e 0 @31756 ]
"19893
[v _KBI1 `VEb  1 e 0 @31757 ]
"19895
[v _KBI2 `VEb  1 e 0 @31758 ]
"19897
[v _KBI3 `VEb  1 e 0 @31759 ]
"19899
[v _LA0 `VEb  1 e 0 @31816 ]
"19901
[v _LA1 `VEb  1 e 0 @31817 ]
"19903
[v _LA2 `VEb  1 e 0 @31818 ]
"19905
[v _LA3 `VEb  1 e 0 @31819 ]
"19907
[v _LA4 `VEb  1 e 0 @31820 ]
"19909
[v _LA5 `VEb  1 e 0 @31821 ]
"19911
[v _LA6 `VEb  1 e 0 @31822 ]
"19913
[v _LA7 `VEb  1 e 0 @31823 ]
"19915
[v _LATA0 `VEb  1 e 0 @31816 ]
"19917
[v _LATA1 `VEb  1 e 0 @31817 ]
"19919
[v _LATA2 `VEb  1 e 0 @31818 ]
"19921
[v _LATA3 `VEb  1 e 0 @31819 ]
"19923
[v _LATA5 `VEb  1 e 0 @31821 ]
"19925
[v _LATA6 `VEb  1 e 0 @31822 ]
"19927
[v _LATA7 `VEb  1 e 0 @31823 ]
"19929
[v _LATB0 `VEb  1 e 0 @31824 ]
"19931
[v _LATB1 `VEb  1 e 0 @31825 ]
"19933
[v _LATB2 `VEb  1 e 0 @31826 ]
"19935
[v _LATB3 `VEb  1 e 0 @31827 ]
"19937
[v _LATB4 `VEb  1 e 0 @31828 ]
"19939
[v _LATB5 `VEb  1 e 0 @31829 ]
"19941
[v _LATB6 `VEb  1 e 0 @31830 ]
"19943
[v _LATB7 `VEb  1 e 0 @31831 ]
"19945
[v _LATC0 `VEb  1 e 0 @31832 ]
"19947
[v _LATC1 `VEb  1 e 0 @31833 ]
"19949
[v _LATC2 `VEb  1 e 0 @31834 ]
"19951
[v _LATC6 `VEb  1 e 0 @31838 ]
"19953
[v _LATC7 `VEb  1 e 0 @31839 ]
"19955
[v _LB0 `VEb  1 e 0 @31824 ]
"19957
[v _LB1 `VEb  1 e 0 @31825 ]
"19959
[v _LB2 `VEb  1 e 0 @31826 ]
"19961
[v _LB3 `VEb  1 e 0 @31827 ]
"19963
[v _LB4 `VEb  1 e 0 @31828 ]
"19965
[v _LB5 `VEb  1 e 0 @31829 ]
"19967
[v _LB6 `VEb  1 e 0 @31830 ]
"19969
[v _LB7 `VEb  1 e 0 @31831 ]
"19971
[v _LC0 `VEb  1 e 0 @31832 ]
"19973
[v _LC1 `VEb  1 e 0 @31833 ]
"19975
[v _LC2 `VEb  1 e 0 @31834 ]
"19977
[v _LC3 `VEb  1 e 0 @31835 ]
"19979
[v _LC4 `VEb  1 e 0 @31836 ]
"19981
[v _LC5 `VEb  1 e 0 @31837 ]
"19983
[v _LC6 `VEb  1 e 0 @31838 ]
"19985
[v _LC7 `VEb  1 e 0 @31839 ]
"19987
[v _LVDIE `VEb  1 e 0 @32002 ]
"19989
[v _LVDIF `VEb  1 e 0 @32010 ]
"19991
[v _LVDIN `VEb  1 e 0 @31749 ]
"19993
[v _LVDIP `VEb  1 e 0 @32018 ]
"19995
[v _LVDSTAT `VEb  1 e 0 @32262 ]
"19997
[v _MSK01 `VEb  1 e 0 @32320 ]
"19999
[v _MSK02 `VEb  1 e 0 @31648 ]
"20001
[v _MSK11 `VEb  1 e 0 @32321 ]
"20003
[v _MSK12 `VEb  1 e 0 @31649 ]
"20005
[v _MSK21 `VEb  1 e 0 @32322 ]
"20007
[v _MSK22 `VEb  1 e 0 @31650 ]
"20009
[v _MSK31 `VEb  1 e 0 @32323 ]
"20011
[v _MSK32 `VEb  1 e 0 @31651 ]
"20013
[v _MSK41 `VEb  1 e 0 @32324 ]
"20015
[v _MSK42 `VEb  1 e 0 @31652 ]
"20017
[v _MSK51 `VEb  1 e 0 @32325 ]
"20019
[v _MSK52 `VEb  1 e 0 @31653 ]
"20021
[v _MSK61 `VEb  1 e 0 @32326 ]
"20023
[v _MSK62 `VEb  1 e 0 @31654 ]
"20025
[v _MSK71 `VEb  1 e 0 @32327 ]
"20027
[v _MSK72 `VEb  1 e 0 @31655 ]
"20029
[v _NEGATIVE `VEb  1 e 0 @32452 ]
"20031
[v _NOT_A `VEb  1 e 0 @32317 ]
"20033
[v _NOT_ADDRESS `VEb  1 e 0 @32317 ]
"20035
[v _NOT_BOR `VEb  1 e 0 @32384 ]
"20037
[v _NOT_CM `VEb  1 e 0 @32389 ]
"20039
[v _NOT_DONE `VEb  1 e 0 @32273 ]
"20041
[v _NOT_PD `VEb  1 e 0 @32386 ]
"20043
[v _NOT_POR `VEb  1 e 0 @32385 ]
"20045
[v _NOT_RBPU `VEb  1 e 0 @32655 ]
"20047
[v _NOT_RC8 `VEb  1 e 0 @32102 ]
"20049
[v _NOT_RI `VEb  1 e 0 @32388 ]
"20051
[v _NOT_SS1 `VEb  1 e 0 @31749 ]
"20053
[v _NOT_T1DONE `VEb  1 e 0 @31955 ]
"20055
[v _NOT_T1SYNC `VEb  1 e 0 @32362 ]
"20057
[v _NOT_T3DONE `VEb  1 e 0 @31931 ]
"20059
[v _NOT_T3SYNC `VEb  1 e 0 @31690 ]
"20061
[v _NOT_T5DONE `VEb  1 e 0 @30987 ]
"20063
[v _NOT_T5SYNC `VEb  1 e 0 @30994 ]
"20065
[v _NOT_TO `VEb  1 e 0 @32387 ]
"20067
[v _NOT_TX8 `VEb  1 e 0 @32110 ]
"20069
[v _NOT_UOE `VEb  1 e 0 @31761 ]
"20071
[v _NOT_W `VEb  1 e 0 @32314 ]
"20073
[v _NOT_WRITE `VEb  1 e 0 @32314 ]
"20075
[v _OERR1 `VEb  1 e 0 @32097 ]
"20077
[v _OERR2 `VEb  1 e 0 @31969 ]
"20079
[v _OSC1 `VEb  1 e 0 @31751 ]
"20081
[v _OSC2 `VEb  1 e 0 @31750 ]
"20083
[v _OSCFIE `VEb  1 e 0 @32007 ]
"20085
[v _OSCFIF `VEb  1 e 0 @32015 ]
"20087
[v _OSCFIP `VEb  1 e 0 @32023 ]
"20089
[v _OSTS `VEb  1 e 0 @32411 ]
"20091
[v _OV `VEb  1 e 0 @32451 ]
"20093
[v _OVERFLOW `VEb  1 e 0 @32451 ]
"20095
[v _P1DC0 `VEb  1 e 0 @32232 ]
"20097
[v _P1DC1 `VEb  1 e 0 @32233 ]
"20099
[v _P1DC2 `VEb  1 e 0 @32234 ]
"20101
[v _P1DC3 `VEb  1 e 0 @32235 ]
"20103
[v _P1DC4 `VEb  1 e 0 @32236 ]
"20105
[v _P1DC5 `VEb  1 e 0 @32237 ]
"20107
[v _P1DC6 `VEb  1 e 0 @32238 ]
"20109
[v _P1M0 `VEb  1 e 0 @32214 ]
"20111
[v _P1M1 `VEb  1 e 0 @32215 ]
"20113
[v _P1RSEN `VEb  1 e 0 @32239 ]
"20115
[v _P2 `VEb  1 e 0 @31644 ]
"20117
[v _P2DC02 `VEb  1 e 0 @32200 ]
"20119
[v _P2DC0CON `VEb  1 e 0 @32200 ]
"20121
[v _P2DC12 `VEb  1 e 0 @32201 ]
"20123
[v _P2DC1CON `VEb  1 e 0 @32201 ]
"20125
[v _P2DC22 `VEb  1 e 0 @32202 ]
"20127
[v _P2DC2CON `VEb  1 e 0 @32202 ]
"20129
[v _P2DC32 `VEb  1 e 0 @32203 ]
"20131
[v _P2DC3CON `VEb  1 e 0 @32203 ]
"20133
[v _P2DC42 `VEb  1 e 0 @32204 ]
"20135
[v _P2DC4CON `VEb  1 e 0 @32204 ]
"20137
[v _P2DC52 `VEb  1 e 0 @32205 ]
"20139
[v _P2DC5CON `VEb  1 e 0 @32205 ]
"20141
[v _P2DC62 `VEb  1 e 0 @32206 ]
"20143
[v _P2DC6CON `VEb  1 e 0 @32206 ]
"20145
[v _P2M0 `VEb  1 e 0 @32166 ]
"20147
[v _P2M1 `VEb  1 e 0 @32167 ]
"20149
[v _P2RSEN `VEb  1 e 0 @32191 ]
"20151
[v _P3DC0 `VEb  1 e 0 @30912 ]
"20153
[v _P3DC1 `VEb  1 e 0 @30913 ]
"20155
[v _P3DC2 `VEb  1 e 0 @30914 ]
"20157
[v _P3DC3 `VEb  1 e 0 @30915 ]
"20159
[v _P3DC4 `VEb  1 e 0 @30916 ]
"20161
[v _P3DC5 `VEb  1 e 0 @30917 ]
"20163
[v _P3DC6 `VEb  1 e 0 @30918 ]
"20165
[v _P3M0 `VEb  1 e 0 @30894 ]
"20167
[v _P3M1 `VEb  1 e 0 @30895 ]
"20169
[v _P3RSEN `VEb  1 e 0 @30919 ]
"20171
[v _PA1 `VEb  1 e 0 @31762 ]
"20173
[v _PA2 `VEb  1 e 0 @31761 ]
"20175
[v _PCFG0 `VEb  1 e 0 @31296 ]
"20177
[v _PCFG1 `VEb  1 e 0 @31297 ]
"20179
[v _PCFG10 `VEb  1 e 0 @31306 ]
"20181
[v _PCFG11 `VEb  1 e 0 @31307 ]
"20183
[v _PCFG12 `VEb  1 e 0 @31308 ]
"20185
[v _PCFG15 `VEb  1 e 0 @31311 ]
"20187
[v _PCFG2 `VEb  1 e 0 @31298 ]
"20189
[v _PCFG3 `VEb  1 e 0 @31299 ]
"20191
[v _PCFG4 `VEb  1 e 0 @31300 ]
"20193
[v _PCFG8 `VEb  1 e 0 @31304 ]
"20195
[v _PCFG9 `VEb  1 e 0 @31305 ]
"20197
[v _PD `VEb  1 e 0 @32386 ]
"20199
[v _PEIE `VEb  1 e 0 @32662 ]
"20201
[v _PEIE_GIEL `VEb  1 e 0 @32662 ]
"20203
[v _PEN1 `VEb  1 e 0 @32298 ]
"20205
[v _PEN2 `VEb  1 e 0 @31626 ]
"20207
[v _PGC `VEb  1 e 0 @31758 ]
"20209
[v _PGD `VEb  1 e 0 @31759 ]
"20211
[v _PIDEE `VEb  1 e 0 @31160 ]
"20213
[v _PIDEF `VEb  1 e 0 @31512 ]
"20215
[v _PKTDIS `VEb  1 e 0 @31532 ]
"20217
[v _PLLEN `VEb  1 e 0 @31966 ]
"20219
[v _PMDADC `VEb  1 e 0 @30152 ]
"20221
[v _PMDCCP10 `VEb  1 e 0 @30183 ]
"20223
[v _PMDCCP4 `VEb  1 e 0 @30177 ]
"20225
[v _PMDCCP5 `VEb  1 e 0 @30178 ]
"20227
[v _PMDCCP6 `VEb  1 e 0 @30179 ]
"20229
[v _PMDCCP7 `VEb  1 e 0 @30180 ]
"20231
[v _PMDCCP8 `VEb  1 e 0 @30181 ]
"20233
[v _PMDCCP9 `VEb  1 e 0 @30182 ]
"20235
[v _PMDCMP1 `VEb  1 e 0 @30168 ]
"20237
[v _PMDCMP2 `VEb  1 e 0 @30169 ]
"20239
[v _PMDCMP3 `VEb  1 e 0 @30170 ]
"20241
[v _PMDCTMU `VEb  1 e 0 @30166 ]
"20243
[v _PMDECCP1 `VEb  1 e 0 @30157 ]
"20245
[v _PMDECCP2 `VEb  1 e 0 @30158 ]
"20247
[v _PMDECCP3 `VEb  1 e 0 @30159 ]
"20249
[v _PMDMSSP1 `VEb  1 e 0 @30153 ]
"20251
[v _PMDMSSP2 `VEb  1 e 0 @30154 ]
"20253
[v _PMDRTCC `VEb  1 e 0 @30165 ]
"20255
[v _PMDTMR1 `VEb  1 e 0 @30161 ]
"20257
[v _PMDTMR2 `VEb  1 e 0 @30162 ]
"20259
[v _PMDTMR3 `VEb  1 e 0 @30163 ]
"20261
[v _PMDTMR4 `VEb  1 e 0 @30164 ]
"20263
[v _PMDTMR5 `VEb  1 e 0 @30171 ]
"20265
[v _PMDTMR6 `VEb  1 e 0 @30172 ]
"20267
[v _PMDTMR8 `VEb  1 e 0 @30174 ]
"20269
[v _PMDUART1 `VEb  1 e 0 @30155 ]
"20271
[v _PMDUART2 `VEb  1 e 0 @30156 ]
"20273
[v _POR `VEb  1 e 0 @32385 ]
"20275
[v _PPB0 `VEb  1 e 0 @31176 ]
"20277
[v _PPB1 `VEb  1 e 0 @31177 ]
"20279
[v _PPBI `VEb  1 e 0 @31521 ]
"20281
[v _PPBRST `VEb  1 e 0 @31534 ]
"20283
[v _PRISD `VEb  1 e 0 @31802 ]
"20285
[v _PSA `VEb  1 e 0 @32427 ]
"20287
[v _PSS1AC0 `VEb  1 e 0 @32242 ]
"20289
[v _PSS1AC1 `VEb  1 e 0 @32243 ]
"20291
[v _PSS1BD0 `VEb  1 e 0 @32240 ]
"20293
[v _PSS1BD1 `VEb  1 e 0 @32241 ]
"20295
[v _PSS2AC0 `VEb  1 e 0 @32194 ]
"20297
[v _PSS2AC1 `VEb  1 e 0 @32195 ]
"20299
[v _PSS2BD0 `VEb  1 e 0 @32192 ]
"20301
[v _PSS2BD1 `VEb  1 e 0 @32193 ]
"20303
[v _PSS3AC0 `VEb  1 e 0 @30922 ]
"20305
[v _PSS3AC1 `VEb  1 e 0 @30923 ]
"20307
[v _PSS3BD0 `VEb  1 e 0 @30920 ]
"20309
[v _PSS3BD1 `VEb  1 e 0 @30921 ]
"20311
[v _RA0 `VEb  1 e 0 @31744 ]
"20313
[v _RA1 `VEb  1 e 0 @31745 ]
"20315
[v _RA2 `VEb  1 e 0 @31746 ]
"20317
[v _RA3 `VEb  1 e 0 @31747 ]
"20319
[v _RA4 `VEb  1 e 0 @31748 ]
"20321
[v _RA5 `VEb  1 e 0 @31749 ]
"20323
[v _RA6 `VEb  1 e 0 @31750 ]
"20325
[v _RA7 `VEb  1 e 0 @31751 ]
"20327
[v _RB0 `VEb  1 e 0 @31752 ]
"20329
[v _RB1 `VEb  1 e 0 @31753 ]
"20331
[v _RB2 `VEb  1 e 0 @31754 ]
"20333
[v _RB3 `VEb  1 e 0 @31755 ]
"20335
[v _RB4 `VEb  1 e 0 @31756 ]
"20337
[v _RB5 `VEb  1 e 0 @31757 ]
"20339
[v _RB6 `VEb  1 e 0 @31758 ]
"20341
[v _RB7 `VEb  1 e 0 @31759 ]
"20343
[v _RBIE `VEb  1 e 0 @32659 ]
"20345
[v _RBIF `VEb  1 e 0 @32656 ]
"20347
[v _RBIP `VEb  1 e 0 @32648 ]
"20349
[v _RBPU `VEb  1 e 0 @32655 ]
"20351
[v _RC0 `VEb  1 e 0 @31760 ]
"20353
[v _RC1 `VEb  1 e 0 @31761 ]
"20355
[v _RC1IE `VEb  1 e 0 @31981 ]
"20357
[v _RC1IF `VEb  1 e 0 @31989 ]
"20359
[v _RC1IP `VEb  1 e 0 @31997 ]
"20361
[v _RC2 `VEb  1 e 0 @31762 ]
"20363
[v _RC2IE `VEb  1 e 0 @32029 ]
"20365
[v _RC2IF `VEb  1 e 0 @32037 ]
"20367
[v _RC2IP `VEb  1 e 0 @32045 ]
"20369
[v _RC3 `VEb  1 e 0 @31763 ]
"20371
[v _RC4 `VEb  1 e 0 @31764 ]
"20373
[v _RC5 `VEb  1 e 0 @31765 ]
"20375
[v _RC6 `VEb  1 e 0 @31766 ]
"20377
[v _RC7 `VEb  1 e 0 @31767 ]
"20379
[v _RC8_9 `VEb  1 e 0 @32102 ]
"20381
[v _RC8_92 `VEb  1 e 0 @31974 ]
"20383
[v _RC9 `VEb  1 e 0 @32102 ]
"20385
[v _RC92 `VEb  1 e 0 @31974 ]
"20387
[v _RCD8 `VEb  1 e 0 @32096 ]
"20389
[v _RCD82 `VEb  1 e 0 @31968 ]
"20391
[v _RCEN1 `VEb  1 e 0 @32299 ]
"20393
[v _RCEN2 `VEb  1 e 0 @31627 ]
"20395
[v _RCIDL1 `VEb  1 e 0 @31734 ]
"20397
[v _RCIDL2 `VEb  1 e 0 @31718 ]
"20399
[v _RCIE `VEb  1 e 0 @31981 ]
"20401
[v _RCIF `VEb  1 e 0 @31989 ]
"20403
[v _RCIP `VEb  1 e 0 @31997 ]
"20405
[v _RCMT `VEb  1 e 0 @31734 ]
"20407
[v _RCMT1 `VEb  1 e 0 @31734 ]
"20409
[v _RCMT2 `VEb  1 e 0 @31718 ]
"20411
[v _RCV `VEb  1 e 0 @31749 ]
"20413
[v _RD163 `VEb  1 e 0 @31695 ]
"20415
[v _RD165 `VEb  1 e 0 @30993 ]
"20417
[v _READ_WRITE `VEb  1 e 0 @32314 ]
"20419
[v _READ_WRITE2 `VEb  1 e 0 @31642 ]
"20421
[v _REFO `VEb  1 e 0 @31754 ]
"20423
[v _REGSLP `VEb  1 e 0 @32263 ]
"20425
[v _RELEASE `VEb  1 e 0 @31328 ]
"20427
[v _RESUME `VEb  1 e 0 @31530 ]
"20429
[v _RI `VEb  1 e 0 @32388 ]
"20431
[v _RJPU `VEb  1 e 0 @31751 ]
"20433
[v _RODIV0 `VEb  1 e 0 @31208 ]
"20435
[v _RODIV1 `VEb  1 e 0 @31209 ]
"20437
[v _RODIV2 `VEb  1 e 0 @31210 ]
"20439
[v _RODIV3 `VEb  1 e 0 @31211 ]
"20441
[v _ROON `VEb  1 e 0 @31215 ]
"20443
[v _ROSEL `VEb  1 e 0 @31212 ]
"20445
[v _ROSSLP `VEb  1 e 0 @31213 ]
"20447
[v _RP0 `VEb  1 e 0 @31744 ]
"20449
[v _RP1 `VEb  1 e 0 @31745 ]
"20451
[v _RP10 `VEb  1 e 0 @31759 ]
"20453
[v _RP11 `VEb  1 e 0 @31760 ]
"20455
[v _RP12 `VEb  1 e 0 @31761 ]
"20457
[v _RP13 `VEb  1 e 0 @31762 ]
"20459
[v _RP17 `VEb  1 e 0 @31766 ]
"20461
[v _RP18 `VEb  1 e 0 @31767 ]
"20463
[v _RP2 `VEb  1 e 0 @31749 ]
"20465
[v _RP3 `VEb  1 e 0 @31752 ]
"20467
[v _RP4 `VEb  1 e 0 @31753 ]
"20469
[v _RP5 `VEb  1 e 0 @31754 ]
"20471
[v _RP6 `VEb  1 e 0 @31755 ]
"20473
[v _RP7 `VEb  1 e 0 @31756 ]
"20475
[v _RP8 `VEb  1 e 0 @31757 ]
"20477
[v _RP9 `VEb  1 e 0 @31758 ]
"20479
[v _RSEN1 `VEb  1 e 0 @32297 ]
"20481
[v _RSEN2 `VEb  1 e 0 @31625 ]
"20483
[v _RTCC `VEb  1 e 0 @31753 ]
"20485
[v _RTCCIE `VEb  1 e 0 @32024 ]
"20487
[v _RTCCIF `VEb  1 e 0 @32032 ]
"20489
[v _RTCCIP `VEb  1 e 0 @32040 ]
"20491
[v _RTCCMD `VEb  1 e 0 @30165 ]
"20493
[v _RTCEN `VEb  1 e 0 @31231 ]
"20495
[v _RTCOE `VEb  1 e 0 @31226 ]
"20497
[v _RTCPTR0 `VEb  1 e 0 @31224 ]
"20499
[v _RTCPTR1 `VEb  1 e 0 @31225 ]
"20501
[v _RTCSYNC `VEb  1 e 0 @31228 ]
"20503
[v _RTCWDIS `VEb  1 e 0 @31336 ]
"20505
[v _RTCWREN `VEb  1 e 0 @31229 ]
"20507
[v _RTSECSEL0 `VEb  1 e 0 @31201 ]
"20509
[v _RTSECSEL1 `VEb  1 e 0 @31202 ]
"20511
[v _RW `VEb  1 e 0 @32314 ]
"20513
[v _RW1 `VEb  1 e 0 @32314 ]
"20515
[v _RW2 `VEb  1 e 0 @31642 ]
"20517
[v _RX1 `VEb  1 e 0 @31767 ]
"20519
[v _RX91 `VEb  1 e 0 @32102 ]
"20521
[v _RX92 `VEb  1 e 0 @31974 ]
"20523
[v _RX9D1 `VEb  1 e 0 @32096 ]
"20525
[v _RX9D2 `VEb  1 e 0 @31968 ]
"20527
[v _RXB0IE `VEb  1 e 0 @32024 ]
"20529
[v _RXB1IE `VEb  1 e 0 @32025 ]
"20531
[v _RXBNIE `VEb  1 e 0 @32025 ]
"20533
[v _RXBNIF `VEb  1 e 0 @32033 ]
"20535
[v _RXBNIP `VEb  1 e 0 @32041 ]
"20537
[v _RXCKP `VEb  1 e 0 @31733 ]
"20539
[v _RXDTP1 `VEb  1 e 0 @31733 ]
"20541
[v _RXDTP2 `VEb  1 e 0 @31717 ]
"20543
[v _RXINC `VEb  1 e 0 @31812 ]
"20545
[v _R_W `VEb  1 e 0 @32314 ]
"20547
[v _R_W2 `VEb  1 e 0 @31642 ]
"20549
[v _R_nW2 `VEb  1 e 0 @31642 ]
"20551
[v _S2 `VEb  1 e 0 @31643 ]
"20553
[v _SCK1 `VEb  1 e 0 @31756 ]
"20555
[v _SCKP `VEb  1 e 0 @31732 ]
"20557
[v _SCKP1 `VEb  1 e 0 @31732 ]
"20559
[v _SCKP2 `VEb  1 e 0 @31716 ]
"20561
[v _SCL1 `VEb  1 e 0 @31756 ]
"20563
[v _SCS0 `VEb  1 e 0 @32408 ]
"20565
[v _SCS1 `VEb  1 e 0 @32409 ]
"20567
[v _SDA1 `VEb  1 e 0 @31757 ]
"20569
[v _SDI1 `VEb  1 e 0 @31757 ]
"20571
[v _SDO1 `VEb  1 e 0 @31767 ]
"20573
[v _SE0 `VEb  1 e 0 @31533 ]
"20575
[v _SEN1 `VEb  1 e 0 @32296 ]
"20577
[v _SEN2 `VEb  1 e 0 @31624 ]
"20579
[v _SENDB1 `VEb  1 e 0 @32107 ]
"20581
[v _SENDB2 `VEb  1 e 0 @32067 ]
"20583
[v _SMP1 `VEb  1 e 0 @32319 ]
"20585
[v _SMP2 `VEb  1 e 0 @31647 ]
"20587
[v _SOFIE `VEb  1 e 0 @31158 ]
"20589
[v _SOFIF `VEb  1 e 0 @31510 ]
"20591
[v _SOSCDRV `VEb  1 e 0 @31804 ]
"20593
[v _SOSCEN `VEb  1 e 0 @32363 ]
"20595
[v _SOSCEN3 `VEb  1 e 0 @31691 ]
"20597
[v _SOSCEN5 `VEb  1 e 0 @30995 ]
"20599
[v _SOSCGO `VEb  1 e 0 @31803 ]
"20601
[v _SOSCRUN `VEb  1 e 0 @31806 ]
"20603
[v _SP0 `VEb  1 e 0 @32736 ]
"20605
[v _SP1 `VEb  1 e 0 @32737 ]
"20607
[v _SP2 `VEb  1 e 0 @32738 ]
"20609
[v _SP3 `VEb  1 e 0 @32739 ]
"20611
[v _SP4 `VEb  1 e 0 @32740 ]
"20613
[v _SPEN1 `VEb  1 e 0 @32103 ]
"20615
[v _SPEN2 `VEb  1 e 0 @31975 ]
"20617
[v _SPI1MD `VEb  1 e 0 @30153 ]
"20619
[v _SPI1OD `VEb  1 e 0 @31232 ]
"20621
[v _SPI2MD `VEb  1 e 0 @30154 ]
"20623
[v _SPI2OD `VEb  1 e 0 @31233 ]
"20625
[v _SRC0 `VEb  1 e 0 @30144 ]
"20627
[v _SRC1 `VEb  1 e 0 @30145 ]
"20629
[v _SREN1 `VEb  1 e 0 @32101 ]
"20631
[v _SREN2 `VEb  1 e 0 @31973 ]
"20633
[v _SRENA `VEb  1 e 0 @32101 ]
"20635
[v _SSCON0 `VEb  1 e 0 @31814 ]
"20637
[v _SSCON1 `VEb  1 e 0 @31815 ]
"20639
[v _SSP1IE `VEb  1 e 0 @31979 ]
"20641
[v _SSP1IF `VEb  1 e 0 @31987 ]
"20643
[v _SSP1IP `VEb  1 e 0 @31995 ]
"20645
[v _SSP2IE `VEb  1 e 0 @32031 ]
"20647
[v _SSP2IF `VEb  1 e 0 @32039 ]
"20649
[v _SSP2IP `VEb  1 e 0 @32047 ]
"20651
[v _SSPEN1 `VEb  1 e 0 @32309 ]
"20653
[v _SSPEN2 `VEb  1 e 0 @31637 ]
"20655
[v _SSPIE `VEb  1 e 0 @31979 ]
"20657
[v _SSPIF `VEb  1 e 0 @31987 ]
"20659
[v _SSPIP `VEb  1 e 0 @31995 ]
"20661
[v _SSPM01 `VEb  1 e 0 @32304 ]
"20663
[v _SSPM02 `VEb  1 e 0 @31632 ]
"20665
[v _SSPM11 `VEb  1 e 0 @32305 ]
"20667
[v _SSPM12 `VEb  1 e 0 @31633 ]
"20669
[v _SSPM21 `VEb  1 e 0 @32306 ]
"20671
[v _SSPM22 `VEb  1 e 0 @31634 ]
"20673
[v _SSPM31 `VEb  1 e 0 @32307 ]
"20675
[v _SSPM32 `VEb  1 e 0 @31635 ]
"20677
[v _SSPOV1 `VEb  1 e 0 @32310 ]
"20679
[v _SSPOV2 `VEb  1 e 0 @31638 ]
"20681
[v _STALLIE `VEb  1 e 0 @31157 ]
"20683
[v _STALLIF `VEb  1 e 0 @31509 ]
"20685
[v _START `VEb  1 e 0 @32315 ]
"20687
[v _START1 `VEb  1 e 0 @32315 ]
"20689
[v _START2 `VEb  1 e 0 @31643 ]
"20691
[v _STKFUL `VEb  1 e 0 @32743 ]
"20693
[v _STKOVF `VEb  1 e 0 @32743 ]
"20695
[v _STKUNF `VEb  1 e 0 @32742 ]
"20697
[v _STOP `VEb  1 e 0 @32316 ]
"20699
[v _STOP1 `VEb  1 e 0 @32316 ]
"20701
[v _STOP2 `VEb  1 e 0 @31644 ]
"20703
[v _STRA2 `VEb  1 e 0 @32200 ]
"20705
[v _STRA3 `VEb  1 e 0 @30928 ]
"20707
[v _STRB2 `VEb  1 e 0 @32201 ]
"20709
[v _STRB3 `VEb  1 e 0 @30929 ]
"20711
[v _STRC2 `VEb  1 e 0 @32202 ]
"20713
[v _STRC3 `VEb  1 e 0 @30930 ]
"20715
[v _STRD2 `VEb  1 e 0 @32203 ]
"20717
[v _STRD3 `VEb  1 e 0 @30931 ]
"20719
[v _STRSYNC2 `VEb  1 e 0 @32204 ]
"20721
[v _STRSYNC3 `VEb  1 e 0 @30932 ]
"20723
[v _SUSPND `VEb  1 e 0 @31529 ]
"20725
[v _SWDTE `VEb  1 e 0 @32256 ]
"20727
[v _SWDTEN `VEb  1 e 0 @32256 ]
"20729
[v _SYNC1 `VEb  1 e 0 @32108 ]
"20731
[v _SYNC2 `VEb  1 e 0 @32068 ]
"20733
[v _T08BIT `VEb  1 e 0 @32430 ]
"20735
[v _T0CS `VEb  1 e 0 @32429 ]
"20737
[v _T0IE `VEb  1 e 0 @32661 ]
"20739
[v _T0IF `VEb  1 e 0 @32658 ]
"20741
[v _T0IP `VEb  1 e 0 @32650 ]
"20743
[v _T0PS0 `VEb  1 e 0 @32424 ]
"20745
[v _T0PS1 `VEb  1 e 0 @32425 ]
"20747
[v _T0PS2 `VEb  1 e 0 @32426 ]
"20749
[v _T0SE `VEb  1 e 0 @32428 ]
"20751
[v _T1CKI `VEb  1 e 0 @31760 ]
"20753
[v _T1CKPS0 `VEb  1 e 0 @32364 ]
"20755
[v _T1CKPS1 `VEb  1 e 0 @32365 ]
"20757
[v _T1DONE `VEb  1 e 0 @31955 ]
"20759
[v _T1GGO `VEb  1 e 0 @31955 ]
"20761
[v _T1GGO_NOT_T1DONE `VEb  1 e 0 @31955 ]
"20763
[v _T1GGO_nT1DONE `VEb  1 e 0 @31955 ]
"20765
[v _T1GPOL `VEb  1 e 0 @31958 ]
"20767
[v _T1GSPM `VEb  1 e 0 @31956 ]
"20769
[v _T1GSS0 `VEb  1 e 0 @31952 ]
"20771
[v _T1GSS1 `VEb  1 e 0 @31953 ]
"20773
[v _T1GTM `VEb  1 e 0 @31957 ]
"20775
[v _T1GVAL `VEb  1 e 0 @31954 ]
"20777
[v _T1OSCEN `VEb  1 e 0 @32363 ]
"20779
[v _T1OSI `VEb  1 e 0 @31761 ]
"20781
[v _T1OSO `VEb  1 e 0 @31760 ]
"20783
[v _T1RD16 `VEb  1 e 0 @32367 ]
"20785
[v _T2CKPS0 `VEb  1 e 0 @32336 ]
"20787
[v _T2CKPS1 `VEb  1 e 0 @32337 ]
"20789
[v _T2OUTPS0 `VEb  1 e 0 @32339 ]
"20791
[v _T2OUTPS1 `VEb  1 e 0 @32340 ]
"20793
[v _T2OUTPS2 `VEb  1 e 0 @32341 ]
"20795
[v _T2OUTPS3 `VEb  1 e 0 @32342 ]
"20797
[v _T3CKPS0 `VEb  1 e 0 @31692 ]
"20799
[v _T3CKPS1 `VEb  1 e 0 @31693 ]
"20801
[v _T3GGO `VEb  1 e 0 @31931 ]
"20803
[v _T3GGO_T3DONE `VEb  1 e 0 @31931 ]
"20805
[v _T3GPOL `VEb  1 e 0 @31934 ]
"20807
[v _T3GSPM `VEb  1 e 0 @31932 ]
"20809
[v _T3GSS0 `VEb  1 e 0 @31928 ]
"20811
[v _T3GSS1 `VEb  1 e 0 @31929 ]
"20813
[v _T3GTM `VEb  1 e 0 @31933 ]
"20815
[v _T3GVAL `VEb  1 e 0 @31930 ]
"20817
[v _T3OSCEN `VEb  1 e 0 @31691 ]
"20819
[v _T3RD16 `VEb  1 e 0 @31695 ]
"20821
[v _T4CKPS0 `VEb  1 e 0 @31664 ]
"20823
[v _T4CKPS1 `VEb  1 e 0 @31665 ]
"20825
[v _T4OUTPS0 `VEb  1 e 0 @31667 ]
"20827
[v _T4OUTPS1 `VEb  1 e 0 @31668 ]
"20829
[v _T4OUTPS2 `VEb  1 e 0 @31669 ]
"20831
[v _T4OUTPS3 `VEb  1 e 0 @31670 ]
"20833
[v _T5CKPS0 `VEb  1 e 0 @30996 ]
"20835
[v _T5CKPS1 `VEb  1 e 0 @30997 ]
"20837
[v _T5DONE `VEb  1 e 0 @30987 ]
"20839
[v _T5GGO `VEb  1 e 0 @30987 ]
"20841
[v _T5GGO_NOT_T5DONE `VEb  1 e 0 @30987 ]
"20843
[v _T5GGO_nT5DONE `VEb  1 e 0 @30987 ]
"20845
[v _T5GPOL `VEb  1 e 0 @30990 ]
"20847
[v _T5GSPM `VEb  1 e 0 @30988 ]
"20849
[v _T5GSS0 `VEb  1 e 0 @30984 ]
"20851
[v _T5GSS1 `VEb  1 e 0 @30985 ]
"20853
[v _T5GTM `VEb  1 e 0 @30989 ]
"20855
[v _T5GVAL `VEb  1 e 0 @30986 ]
"20857
[v _T5OSCEN `VEb  1 e 0 @30995 ]
"20859
[v _T6CKPS0 `VEb  1 e 0 @30960 ]
"20861
[v _T6CKPS1 `VEb  1 e 0 @30961 ]
"20863
[v _T6OUTPS0 `VEb  1 e 0 @30963 ]
"20865
[v _T6OUTPS1 `VEb  1 e 0 @30964 ]
"20867
[v _T6OUTPS2 `VEb  1 e 0 @30965 ]
"20869
[v _T6OUTPS3 `VEb  1 e 0 @30966 ]
"20871
[v _T8CKPS0 `VEb  1 e 0 @30936 ]
"20873
[v _T8CKPS1 `VEb  1 e 0 @30937 ]
"20875
[v _T8OUTPS0 `VEb  1 e 0 @30939 ]
"20877
[v _T8OUTPS1 `VEb  1 e 0 @30940 ]
"20879
[v _T8OUTPS2 `VEb  1 e 0 @30941 ]
"20881
[v _T8OUTPS3 `VEb  1 e 0 @30942 ]
"20883
[v _TGEN `VEb  1 e 0 @32156 ]
"20885
[v _TMR0IE `VEb  1 e 0 @32661 ]
"20887
[v _TMR0IF `VEb  1 e 0 @32658 ]
"20889
[v _TMR0IP `VEb  1 e 0 @32650 ]
"20891
[v _TMR0ON `VEb  1 e 0 @32431 ]
"20893
[v _TMR1CS0 `VEb  1 e 0 @32366 ]
"20895
[v _TMR1CS1 `VEb  1 e 0 @32367 ]
"20897
[v _TMR1GE `VEb  1 e 0 @31959 ]
"20899
[v _TMR1GIE `VEb  1 e 0 @31880 ]
"20901
[v _TMR1GIF `VEb  1 e 0 @31936 ]
"20903
[v _TMR1GIP `VEb  1 e 0 @31944 ]
"20905
[v _TMR1IE `VEb  1 e 0 @31976 ]
"20907
[v _TMR1IF `VEb  1 e 0 @31984 ]
"20909
[v _TMR1IP `VEb  1 e 0 @31992 ]
"20911
[v _TMR1MD `VEb  1 e 0 @30161 ]
"20913
[v _TMR1ON `VEb  1 e 0 @32360 ]
"20915
[v _TMR2IE `VEb  1 e 0 @31977 ]
"20917
[v _TMR2IF `VEb  1 e 0 @31985 ]
"20919
[v _TMR2IP `VEb  1 e 0 @31993 ]
"20921
[v _TMR2MD `VEb  1 e 0 @30162 ]
"20923
[v _TMR2ON `VEb  1 e 0 @32338 ]
"20925
[v _TMR3CS0 `VEb  1 e 0 @31694 ]
"20927
[v _TMR3CS1 `VEb  1 e 0 @31695 ]
"20929
[v _TMR3GE `VEb  1 e 0 @31935 ]
"20931
[v _TMR3GIE `VEb  1 e 0 @32025 ]
"20933
[v _TMR3GIF `VEb  1 e 0 @32033 ]
"20935
[v _TMR3GIP `VEb  1 e 0 @32041 ]
"20937
[v _TMR3IE `VEb  1 e 0 @32001 ]
"20939
[v _TMR3IF `VEb  1 e 0 @32009 ]
"20941
[v _TMR3IP `VEb  1 e 0 @32017 ]
"20943
[v _TMR3MD `VEb  1 e 0 @30163 ]
"20945
[v _TMR3ON `VEb  1 e 0 @31688 ]
"20947
[v _TMR4IE `VEb  1 e 0 @32027 ]
"20949
[v _TMR4IF `VEb  1 e 0 @32035 ]
"20951
[v _TMR4IP `VEb  1 e 0 @32043 ]
"20953
[v _TMR4MD `VEb  1 e 0 @30164 ]
"20955
[v _TMR4ON `VEb  1 e 0 @31666 ]
"20957
[v _TMR5CS0 `VEb  1 e 0 @30998 ]
"20959
[v _TMR5CS1 `VEb  1 e 0 @30999 ]
"20961
[v _TMR5GE `VEb  1 e 0 @30991 ]
"20963
[v _TMR5GIE `VEb  1 e 0 @31881 ]
"20965
[v _TMR5GIF `VEb  1 e 0 @31937 ]
"20967
[v _TMR5GIP `VEb  1 e 0 @31945 ]
"20969
[v _TMR5IE `VEb  1 e 0 @31882 ]
"20971
[v _TMR5IF `VEb  1 e 0 @31938 ]
"20973
[v _TMR5IP `VEb  1 e 0 @31946 ]
"20975
[v _TMR5MD `VEb  1 e 0 @30171 ]
"20977
[v _TMR5ON `VEb  1 e 0 @30992 ]
"20979
[v _TMR6IE `VEb  1 e 0 @31883 ]
"20981
[v _TMR6IF `VEb  1 e 0 @31939 ]
"20983
[v _TMR6IP `VEb  1 e 0 @31947 ]
"20985
[v _TMR6MD `VEb  1 e 0 @30172 ]
"20987
[v _TMR6ON `VEb  1 e 0 @30962 ]
"20989
[v _TMR8IE `VEb  1 e 0 @31884 ]
"20991
[v _TMR8IF `VEb  1 e 0 @31940 ]
"20993
[v _TMR8IP `VEb  1 e 0 @31948 ]
"20995
[v _TMR8MD `VEb  1 e 0 @30174 ]
"20997
[v _TMR8ON `VEb  1 e 0 @30938 ]
"20999
[v _TO `VEb  1 e 0 @32387 ]
"21001
[v _TRIGSEL0 `VEb  1 e 0 @30144 ]
"21003
[v _TRIGSEL1 `VEb  1 e 0 @30145 ]
"21005
[v _TRISA0 `VEb  1 e 0 @31888 ]
"21007
[v _TRISA1 `VEb  1 e 0 @31889 ]
"21009
[v _TRISA2 `VEb  1 e 0 @31890 ]
"21011
[v _TRISA3 `VEb  1 e 0 @31891 ]
"21013
[v _TRISA5 `VEb  1 e 0 @31893 ]
"21015
[v _TRISA6 `VEb  1 e 0 @31894 ]
"21017
[v _TRISA7 `VEb  1 e 0 @31895 ]
"21019
[v _TRISB0 `VEb  1 e 0 @31896 ]
"21021
[v _TRISB1 `VEb  1 e 0 @31897 ]
"21023
[v _TRISB2 `VEb  1 e 0 @31898 ]
"21025
[v _TRISB3 `VEb  1 e 0 @31899 ]
"21027
[v _TRISB4 `VEb  1 e 0 @31900 ]
"21029
[v _TRISB5 `VEb  1 e 0 @31901 ]
"21031
[v _TRISB6 `VEb  1 e 0 @31902 ]
"21033
[v _TRISB7 `VEb  1 e 0 @31903 ]
"21035
[v _TRISC0 `VEb  1 e 0 @31904 ]
"21037
[v _TRISC1 `VEb  1 e 0 @31905 ]
"21039
[v _TRISC2 `VEb  1 e 0 @31906 ]
"21041
[v _TRISC3 `VEb  1 e 0 @31907 ]
"21043
[v _TRISC6 `VEb  1 e 0 @31910 ]
"21045
[v _TRISC7 `VEb  1 e 0 @31911 ]
"21047
[v _TRMT1 `VEb  1 e 0 @32105 ]
"21049
[v _TRMT2 `VEb  1 e 0 @32065 ]
"21051
[v _TRNIE `VEb  1 e 0 @31155 ]
"21053
[v _TRNIF `VEb  1 e 0 @31507 ]
"21055
[v _TUN0 `VEb  1 e 0 @31960 ]
"21057
[v _TUN1 `VEb  1 e 0 @31961 ]
"21059
[v _TUN2 `VEb  1 e 0 @31962 ]
"21061
[v _TUN3 `VEb  1 e 0 @31963 ]
"21063
[v _TUN4 `VEb  1 e 0 @31964 ]
"21065
[v _TUN5 `VEb  1 e 0 @31965 ]
"21067
[v _TX1 `VEb  1 e 0 @31766 ]
"21069
[v _TX1IE `VEb  1 e 0 @31980 ]
"21071
[v _TX1IF `VEb  1 e 0 @31988 ]
"21073
[v _TX1IP `VEb  1 e 0 @31996 ]
"21075
[v _TX2IE `VEb  1 e 0 @32028 ]
"21077
[v _TX2IF `VEb  1 e 0 @32036 ]
"21079
[v _TX2IP `VEb  1 e 0 @32044 ]
"21081
[v _TX8_9 `VEb  1 e 0 @32110 ]
"21083
[v _TX8_92 `VEb  1 e 0 @32070 ]
"21085
[v _TX91 `VEb  1 e 0 @32110 ]
"21087
[v _TX92 `VEb  1 e 0 @32070 ]
"21089
[v _TX9D1 `VEb  1 e 0 @32104 ]
"21091
[v _TX9D2 `VEb  1 e 0 @32064 ]
"21093
[v _TXB0IE `VEb  1 e 0 @32026 ]
"21095
[v _TXB1IE `VEb  1 e 0 @32027 ]
"21097
[v _TXB2IE `VEb  1 e 0 @32028 ]
"21099
[v _TXBNIE `VEb  1 e 0 @32028 ]
"21101
[v _TXBNIF `VEb  1 e 0 @32036 ]
"21103
[v _TXBNIP `VEb  1 e 0 @32044 ]
"21105
[v _TXCKP1 `VEb  1 e 0 @31732 ]
"21107
[v _TXCKP2 `VEb  1 e 0 @31716 ]
"21109
[v _TXD8 `VEb  1 e 0 @32104 ]
"21111
[v _TXD82 `VEb  1 e 0 @32064 ]
"21113
[v _TXEN1 `VEb  1 e 0 @32109 ]
"21115
[v _TXEN2 `VEb  1 e 0 @32069 ]
"21117
[v _TXIE `VEb  1 e 0 @31980 ]
"21119
[v _TXIF `VEb  1 e 0 @31988 ]
"21121
[v _TXINC `VEb  1 e 0 @31813 ]
"21123
[v _TXIP `VEb  1 e 0 @31996 ]
"21125
[v _U1OD `VEb  1 e 0 @31240 ]
"21127
[v _U2OD `VEb  1 e 0 @31241 ]
"21129
[v _UA1 `VEb  1 e 0 @32313 ]
"21131
[v _UA2 `VEb  1 e 0 @31641 ]
"21133
[v _UART1MD `VEb  1 e 0 @30155 ]
"21135
[v _UART2MD `VEb  1 e 0 @30156 ]
"21137
[v _UERRIE `VEb  1 e 0 @31153 ]
"21139
[v _UERRIF `VEb  1 e 0 @31505 ]
"21141
[v _ULPEN `VEb  1 e 0 @32258 ]
"21143
[v _ULPLVL `VEb  1 e 0 @32261 ]
"21145
[v _ULPSINK `VEb  1 e 0 @32257 ]
"21147
[v _ULPWDIS `VEb  1 e 0 @31330 ]
"21149
[v _ULPWU `VEb  1 e 0 @31744 ]
"21151
[v _ULPWUIN `VEb  1 e 0 @31744 ]
"21153
[v _UOEMON `VEb  1 e 0 @31182 ]
"21155
[v _UPP0 `VEb  1 e 0 @31176 ]
"21157
[v _UPP1 `VEb  1 e 0 @31177 ]
"21159
[v _UPUEN `VEb  1 e 0 @31180 ]
"21161
[v _URSTIE `VEb  1 e 0 @31152 ]
"21163
[v _URSTIF `VEb  1 e 0 @31504 ]
"21165
[v _USBEN `VEb  1 e 0 @31531 ]
"21167
[v _USBIE `VEb  1 e 0 @32004 ]
"21169
[v _USBIF `VEb  1 e 0 @32012 ]
"21171
[v _USBIP `VEb  1 e 0 @32020 ]
"21173
[v _UTEYE `VEb  1 e 0 @31183 ]
"21175
[v _UTRDIS `VEb  1 e 0 @31179 ]
"21177
[v _VBG `VEb  1 e 0 @31745 ]
"21179
[v _VBGEN `VEb  1 e 0 @31311 ]
"21181
[v _VBGOE `VEb  1 e 0 @32260 ]
"21183
[v _VCFG0 `VEb  1 e 0 @32278 ]
"21185
[v _VCFG01 `VEb  1 e 0 @32268 ]
"21187
[v _VCFG1 `VEb  1 e 0 @32279 ]
"21189
[v _VCFG11 `VEb  1 e 0 @32269 ]
"21191
[v _VDIRMAG `VEb  1 e 0 @31791 ]
"21193
[v _VM `VEb  1 e 0 @31764 ]
"21195
[v _VMO `VEb  1 e 0 @31754 ]
"21197
[v _VP `VEb  1 e 0 @31765 ]
"21199
[v _VPO `VEb  1 e 0 @31755 ]
"21201
[v _VREF_MINUS `VEb  1 e 0 @31746 ]
"21203
[v _VREF_PLUS `VEb  1 e 0 @31747 ]
"21205
[v _W4E `VEb  1 e 0 @31729 ]
"21207
[v _WAITB0 `VEb  1 e 0 @31198 ]
"21209
[v _WAITB1 `VEb  1 e 0 @31199 ]
"21211
[v _WAITE0 `VEb  1 e 0 @31192 ]
"21213
[v _WAITE1 `VEb  1 e 0 @31193 ]
"21215
[v _WAITM0 `VEb  1 e 0 @31194 ]
"21217
[v _WAITM1 `VEb  1 e 0 @31195 ]
"21219
[v _WAITM2 `VEb  1 e 0 @31196 ]
"21221
[v _WAITM3 `VEb  1 e 0 @31197 ]
"21223
[v _WCOL1 `VEb  1 e 0 @32311 ]
"21225
[v _WCOL2 `VEb  1 e 0 @31639 ]
"21227
[v _WPROG `VEb  1 e 0 @32053 ]
"21229
[v _WR `VEb  1 e 0 @32049 ]
"21231
[v _WREN `VEb  1 e 0 @32050 ]
"21233
[v _WRERR `VEb  1 e 0 @32051 ]
"21235
[v _WUE1 `VEb  1 e 0 @31729 ]
"21237
[v _WUE2 `VEb  1 e 0 @31713 ]
"21239
[v _ZERO `VEb  1 e 0 @32450 ]
"21241
[v _nA `VEb  1 e 0 @32317 ]
"21243
[v _nA2 `VEb  1 e 0 @31645 ]
"21245
[v _nADDRESS `VEb  1 e 0 @32317 ]
"21247
[v _nADDRESS2 `VEb  1 e 0 @31645 ]
"21249
[v _nBOR `VEb  1 e 0 @32384 ]
"21251
[v _nCM `VEb  1 e 0 @32389 ]
"21253
[v _nDONE `VEb  1 e 0 @32273 ]
"21255
[v _nPD `VEb  1 e 0 @32386 ]
"21257
[v _nPOR `VEb  1 e 0 @32385 ]
"21259
[v _nRBPU `VEb  1 e 0 @32655 ]
"21261
[v _nRC8 `VEb  1 e 0 @32102 ]
"21263
[v _nRI `VEb  1 e 0 @32388 ]
"21265
[v _nSS1 `VEb  1 e 0 @31749 ]
"21267
[v _nT1DONE `VEb  1 e 0 @31955 ]
"21269
[v _nT1SYNC `VEb  1 e 0 @32362 ]
"21271
[v _nT3DONE `VEb  1 e 0 @31931 ]
"21273
[v _nT3SYNC `VEb  1 e 0 @31690 ]
"21275
[v _nT5DONE `VEb  1 e 0 @30987 ]
"21277
[v _nT5SYNC `VEb  1 e 0 @30994 ]
"21279
[v _nTO `VEb  1 e 0 @32387 ]
"21281
[v _nTX8 `VEb  1 e 0 @32110 ]
"21283
[v _nUOE `VEb  1 e 0 @31761 ]
"21285
[v _nW `VEb  1 e 0 @32314 ]
"21287
[v _nW2 `VEb  1 e 0 @31642 ]
"21289
[v _nWRITE `VEb  1 e 0 @32314 ]
"21291
[v _nWRITE2 `VEb  1 e 0 @31642 ]
"3 C:\Program Files (x86)\Microchip\xc8\v1.10\sources\errno.c
[v _errno `i  1 e 2 0 ]
[s S10647 . 1 `uc 1 b1 1 0 :1:0 
`uc 1 b2 1 0 :1:1 
`uc 1 b3 1 0 :1:2 
`uc 1 b4 1 0 :1:3 
`uc 1 b5 1 0 :1:4 
]
"21 Flags.h
[v _flags `S10647  1 e 1 0 ]
[s S17570 . 1 `uc 1 Cap4OVF 1 0 :1:0 
`uc 1 Cap5OVF 1 0 :1:1 
`uc 1 Cap6OVF 1 0 :1:2 
`uc 1 Cap7OVF 1 0 :1:3 
`uc 1 Cap8OVF 1 0 :1:4 
`uc 1 ECap1OVF 1 0 :1:5 
`uc 1 ECap2OVF 1 0 :1:6 
`uc 1 ECap3OVF 1 0 :1:7 
]
"11 plib/CCP/cap18def.c
[u S17579 capstatus 1 `S17570 1 . 1 0 `uc 1 . 1 0 :8:0 
]
[v _CapStatus `S17579  1 e 1 0 ]
[s S17594 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
"8 plib/USART/u1defs.c
[u S17600 USART1 1 `uc 1 val 1 0 `S17594 1 . 1 0 ]
[v _USART1_Status `S17600  1 e 1 0 ]
[u S17617 USART2 1 `uc 1 val 1 0 `S17594 1 . 1 0 ]
"9 plib/USART/u2defs.c
[v _USART2_Status `S17617  1 e 1 0 ]
"26 main.c
[v _main `(v  1 e 0 0 ]
{
[s S163 puzzleStruct 33 `[16]uc 1 outputDef 16 0 `[16]uc 1 inputDef 16 16 `uc 1 curState 1 32 ]
"27
[v main@puzzle `S163  1 a 33 17 ]
[s S167 buttonStruct 5 `uc 1 b1 1 0 `uc 1 b2 1 1 `uc 1 b3 1 2 `uc 1 b4 1 3 `uc 1 b5 1 4 ]
"28
[v main@buttons `S167  1 a 5 50 ]
"44
} 0
"2 Puzzle.c
[v _init_puzzle `(v  1 e 0 0 ]
{
[v init_puzzle@puzzle `*.aS163  1 p 2 14 ]
"4
} 0
"4 Buttons.c
[v _init_buttons `(v  1 e 0 0 ]
{
[v init_buttons@buttons `*.aS167  1 p 2 14 ]
"12
} 0
"5 Puzzle.c
[v _advance_state `(i  1 e 2 0 ]
{
[v advance_state@puzzle `*.aS163  1 p 2 14 ]
"7
} 0
"5 Outputs.c
[v _set_output `(i  1 e 2 0 ]
{
[v set_output@puzzle `*.aS163  1 p 2 14 ]
"10
} 0
"13 Buttons.c
[v _update_buttons `(v  1 e 0 0 ]
{
[v update_buttons@buttons `*.aS167  1 p 2 14 ]
"21
} 0
"5 Interrupts.c
[v _ISR `I(v  1 e 0 0 ]
{
"9
} 0
