Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 25 09:55:00 2019
| Host         : Lenovo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   240 |
| Unused register locations in slices containing registers |   534 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           14 |
|      2 |            7 |
|      3 |            5 |
|      4 |           17 |
|      5 |           13 |
|      6 |           10 |
|      7 |            3 |
|      8 |           28 |
|      9 |            4 |
|     10 |            6 |
|     13 |            4 |
|     14 |            2 |
|     15 |            5 |
|    16+ |          122 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             514 |          168 |
| No           | No                    | Yes                    |              35 |           12 |
| No           | Yes                   | No                     |             683 |          277 |
| Yes          | No                    | No                     |            1745 |          599 |
| Yes          | No                    | Yes                    |              53 |           20 |
| Yes          | Yes                   | No                     |            1348 |          399 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                                Enable Signal                                                                                               |                                                                                           Set/Reset Signal                                                                                          | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  EOC_ADC1_IBUF                                                 |                                                                                                                                                                                                            |                                                                                                                                                                                                     |                1 |              1 |
|  EOC_ADC2_IBUF                                                 |                                                                                                                                                                                                            |                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/ADC2/FPGA_ADC_interface_0/inst/CLK_4MHZ            |                                                                                                                                                                                                            |                                                                                                                                                                                                     |                1 |              1 |
| ~design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                  |                1 |              1 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                            |                1 |              1 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                      |                1 |              1 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                      |                1 |              1 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                         |                1 |              1 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                      |                1 |              1 |
| ~design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                            | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                |                1 |              1 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                      |                1 |              1 |
|  design_1_i/ADC1/FPGA_ADC_interface_0/inst/CLK_4MHZ            |                                                                                                                                                                                                            |                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/ADC1/FPGA_ADC_interface_0/inst/CLK_4MHZ            |                                                                                                                                                                                                            | design_1_i/clocking_and_reset/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                               |                1 |              1 |
|  design_1_i/ADC2/FPGA_ADC_interface_0/inst/CLK_4MHZ            |                                                                                                                                                                                                            | design_1_i/clocking_and_reset/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                               |                1 |              1 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_0                                                                                                                                                | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                     |                1 |              2 |
| ~design_1_i/ADC2/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0      |                                                                                                                                                                                                            | design_1_i/clocking_and_reset/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                               |                1 |              2 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                              |                1 |              2 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/derived_size_reg[1]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                     |                1 |              2 |
| ~design_1_i/ADC1/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0      |                                                                                                                                                                                                            | design_1_i/clocking_and_reset/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                               |                2 |              2 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 |                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/active_high_rst_reg                                                                                            |                1 |              2 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                 |                1 |              3 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                 |                2 |              3 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                            |                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |
| ~design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               |                                                                                                                                                                                                            | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                            |                1 |              4 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/FSM_sequential_emc_addr_ps_reg[2]_0[0]                                                                                                     | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                      |                2 |              4 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                   |                1 |              4 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/mdm_0/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                            |                1 |              4 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                     |                1 |              4 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                   |                1 |              4 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                   |                1 |              4 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        |                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/MDM_Core_I1/p_3_out                                                                                                                                                                    | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                            |                1 |              4 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                 |                1 |              4 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                     |                2 |              4 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out2         |                                                                                                                                                                                                            | design_1_i/clocking_and_reset/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                   |                2 |              4 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                   |                1 |              4 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/SR[0]                                                                                                                                        |                1 |              4 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                              |                1 |              4 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                   |                1 |              4 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                  |                2 |              5 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/clocking_and_reset/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                 |                2 |              5 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                  |                2 |              5 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_1                                                                                                                                                | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                     |                2 |              5 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE                                                                                                                                                  | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                     |                2 |              5 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_6                                                                                                                                                | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                     |                2 |              5 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_15                                                                                                                                               | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                     |                2 |              5 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_2                                                                                                                                                | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                     |                2 |              5 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_11                                                                                                                                               | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                     |                2 |              5 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                             |                2 |              5 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                   | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                 |                1 |              5 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                              |                1 |              5 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                   | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                 |                2 |              5 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                |                2 |              6 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                |                2 |              6 |
|  design_1_i/ADC1/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0      |                                                                                                                                                                                                            | design_1_i/ADC1/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                2 |              6 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/E[0]                                                                                                                                       | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                      |                2 |              6 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                             |                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                 |                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/ADC2/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0      |                                                                                                                                                                                                            | design_1_i/ADC2/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                2 |              6 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out2         | design_1_i/clocking_and_reset/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                           | design_1_i/clocking_and_reset/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                             |                1 |              6 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/clocking_and_reset/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                         | design_1_i/clocking_and_reset/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                           |                1 |              6 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                 |                3 |              7 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                 |                3 |              7 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                |                2 |              7 |
|  EOC_ADC1_IBUF                                                 | design_1_i/ADC1/FPGA_ADC_interface_0/inst/DATA[7]_i_1_n_0                                                                                                                                                  | design_1_i/clocking_and_reset/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                               |                3 |              8 |
|  EOC_ADC2_IBUF                                                 | design_1_i/ADC2/FPGA_ADC_interface_0/inst/DATA[7]_i_1_n_0                                                                                                                                                  | design_1_i/clocking_and_reset/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                               |                1 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                 |                2 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/FSM_sequential_emc_addr_ps_reg[2][0]                                                                                                       |                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                                                     |                7 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axis_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                        |                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                           |                                                                                                                                                                                                     |                1 |              8 |
| ~design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0               | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axis_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                              |                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axis_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[31]_i_1_n_0                                                                                  |                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axis_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb7_out                                                                                         |                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axis_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb5_out                                                                                         |                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axis_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb5_out                                                                                         |                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axis_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[31]_i_1_n_0                                                                                  |                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axis_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                              |                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axis_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                        |                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axis_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_strb7_out                                                                                         |                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt[7]_i_1_n_0                                                                                                                               | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                      |                4 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CE                                                                                                                                         | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/reset_fifo                                                                                                     |                2 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/FSM_sequential_emc_addr_ps_reg[2]                                                                                           | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                      |                3 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[8]_0[0]                                                                                     | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                      |                3 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                         | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                     |                4 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[3].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                         | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                     |                3 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[2].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                         | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                     |                2 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[1].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                         | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                     |                3 |              8 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                            |                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                   | design_1_i/ADC2/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                2 |              9 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                            |                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                   | design_1_i/ADC1/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                3 |              9 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/ADC2/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                2 |             10 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                                                                     |                3 |             10 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                            | design_1_i/ADC2/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                2 |             10 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                 |                3 |             10 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                            | design_1_i/ADC1/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                4 |             10 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/ADC1/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0 |                4 |             10 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                             | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                 |                6 |             13 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                        |                4 |             13 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                        |                5 |             13 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                             | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                 |                3 |             13 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                      |               10 |             14 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                       |                6 |             14 |
|  design_1_i/ADC2/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0      | design_1_i/ADC2/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                         | design_1_i/ADC2/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                3 |             15 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                                                                     |                6 |             15 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                 |                7 |             15 |
|  design_1_i/ADC1/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0      | design_1_i/ADC1/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                         | design_1_i/ADC1/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                       |                4 |             15 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                 |               10 |             15 |
|  design_1_i/ADC1/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0      | design_1_i/ADC1/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                         |                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/twr_rec_cnt_en_int                                                                                                                                  | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                     |                4 |             16 |
|  design_1_i/ADC2/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0      | design_1_i/ADC2/axis_clock_converter_0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/E[0]                                         |                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_2[0]                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                             |                8 |             16 |
| ~design_1_i/ADC1/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0      | design_1_i/ADC1/FPGA_ADC_interface_0/inst/A[2]_i_1_n_0                                                                                                                                                     | design_1_i/clocking_and_reset/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                               |                6 |             19 |
| ~design_1_i/ADC2/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0      | design_1_i/ADC2/FPGA_ADC_interface_0/inst/A[2]_i_1_n_0                                                                                                                                                     | design_1_i/clocking_and_reset/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                               |                6 |             19 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                             |                6 |             20 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                                      | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                              |                3 |             20 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/E[0]                                                                                                      | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/SR[0]                                                                                              |                4 |             20 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                  |               11 |             22 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                   | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                  |                6 |             22 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                  |                6 |             22 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                  |                6 |             22 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                  |               14 |             22 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                   | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                  |                6 |             22 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                            | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                               |                4 |             23 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                   |               10 |             24 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                   |                8 |             26 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                          |                8 |             26 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                      | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                8 |             27 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                               | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                8 |             27 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                      | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                8 |             27 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                               | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                8 |             27 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out2         |                                                                                                                                                                                                            |                                                                                                                                                                                                     |                8 |             27 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                          |                6 |             28 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                            |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0                          |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                              |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                            |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0                          |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                              |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0                         |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0                           |                                                                                                                                                                                                     |                8 |             30 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                             |                9 |             32 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                             |                7 |             32 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                       |                8 |             32 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                 |                9 |             32 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                            |               11 |             32 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_data_reg0                                                                                                                                        | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                      |                8 |             32 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_kind_i_reg[28][0]                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                             |                4 |             32 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                        |                8 |             32 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                               |               11 |             32 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                 |               10 |             32 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                             |                7 |             32 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                                                                     |               11 |             33 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                     |               19 |             34 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                     |               21 |             34 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                                                                                     |               11 |             47 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/data_strobe_c                                                                                                                                       | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                     |               11 |             49 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |               16 |             52 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |               16 |             52 |
|  design_1_i/ADC1/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0      |                                                                                                                                                                                                            |                                                                                                                                                                                                     |               10 |             52 |
|  design_1_i/ADC2/FPGA_ADC_interface_0/inst/CLK_2MHZ_reg_0      |                                                                                                                                                                                                            |                                                                                                                                                                                                     |                9 |             52 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                     |               33 |             74 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                                                                                     |               10 |             75 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                            |                                                                                                                                                                                                     |               18 |             80 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                             |               26 |             92 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[34]                                                                                  |                                                                                                                                                                                                     |               16 |            128 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                             |               60 |            149 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                             |               69 |            218 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/rd_fifo_wr_en                                                                                                                                                 |                                                                                                                                                                                                     |               64 |            256 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         |                                                                                                                                                                                                            |                                                                                                                                                                                                     |              123 |            314 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC1/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                   |                                                                                                                                                                                                     |              260 |            709 |
|  design_1_i/clocking_and_reset/clk_wiz_1/inst/clk_out1         | design_1_i/ADC2/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/enb                                                                                                   |                                                                                                                                                                                                     |              260 |            709 |
+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


