simSeconds 0.05387431567500001
simTicks 53874319912.58651
finalTick 134297741791355.25
simFreq 1000000000000.0
hostSeconds 157.43585627999997
hostTickRate 350257344.824564
hostMemory 52601142.448616
simInsts 110000018.961668
simOps 115942083.713246
hostInstRate 714540.3492019998
hostOpRate 753236.247573
system.clk_domain.clock 999.9999999999998
system.cpu_clk_domain.clock 499.9999999999999
system.cpu_voltage_domain.voltage 0.9999999999999999
system.l2.demandHits::switch_cpus.inst 746658.539502
system.l2.demandHits::switch_cpus.data 472247.487031
system.l2.demandHits::total 1218906.026533
system.l2.overallHits::switch_cpus.inst 746658.539502
system.l2.overallHits::switch_cpus.data 472247.487031
system.l2.overallHits::total 1218906.026533
system.l2.demandMisses::cpu.inst 2.496329
system.l2.demandMisses::cpu.data 2.9653390000000006
system.l2.demandMisses::switch_cpus.inst 755.0434180000001
system.l2.demandMisses::switch_cpus.data 71511.976176
system.l2.demandMisses::total 72267.019594
system.l2.overallMisses::cpu.inst 2.496329
system.l2.overallMisses::cpu.data 2.9653390000000006
system.l2.overallMisses::switch_cpus.inst 755.0434180000001
system.l2.overallMisses::switch_cpus.data 71511.976176
system.l2.overallMisses::total 72267.019594
system.l2.demandMissLatency::switch_cpus.inst 61384084.367500015
system.l2.demandMissLatency::switch_cpus.data 5886661887.504999
system.l2.demandMissLatency::total 5948045971.872498
system.l2.overallMissLatency::switch_cpus.inst 61384084.367500015
system.l2.overallMissLatency::switch_cpus.data 5886661887.504999
system.l2.overallMissLatency::total 5948045971.872498
system.l2.demandAccesses::cpu.inst 2.496329
system.l2.demandAccesses::cpu.data 2.9653390000000006
system.l2.demandAccesses::switch_cpus.inst 747413.58292
system.l2.demandAccesses::switch_cpus.data 543759.463207
system.l2.demandAccesses::total 1291173.0461270001
system.l2.overallAccesses::cpu.inst 2.496329
system.l2.overallAccesses::cpu.data 2.9653390000000006
system.l2.overallAccesses::switch_cpus.inst 747413.58292
system.l2.overallAccesses::switch_cpus.data 543759.463207
system.l2.overallAccesses::total 1291173.0461270001
system.l2.demandMissRate::cpu.inst 0.9999999999999999
system.l2.demandMissRate::cpu.data 0.662725
system.l2.demandMissRate::switch_cpus.inst 0.001216360703
system.l2.demandMissRate::switch_cpus.data 0.13405625755
system.l2.demandMissRate::total 0.05985333317199999
system.l2.overallMissRate::cpu.inst 0.9999999999999999
system.l2.overallMissRate::cpu.data 0.662725
system.l2.overallMissRate::switch_cpus.inst 0.001216360703
system.l2.overallMissRate::switch_cpus.data 0.13405625755
system.l2.overallMissRate::total 0.05985333317199999
system.l2.demandAvgMissLatency::switch_cpus.inst 80310.26239567736
system.l2.demandAvgMissLatency::switch_cpus.data 81643.76869755876
system.l2.demandAvgMissLatency::total 81626.4220120665
system.l2.overallAvgMissLatency::switch_cpus.inst 80310.26239567736
system.l2.overallAvgMissLatency::switch_cpus.data 81643.76869755876
system.l2.overallAvgMissLatency::total 81626.4220120665
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 755.0434180000001
system.l2.demandMshrMisses::switch_cpus.data 71511.976176
system.l2.demandMshrMisses::total 72267.019594
system.l2.overallMshrMisses::switch_cpus.inst 755.0434180000001
system.l2.overallMshrMisses::switch_cpus.data 71511.976176
system.l2.overallMshrMisses::total 72267.019594
system.l2.demandMshrMissLatency::switch_cpus.inst 53833635.63665999
system.l2.demandMshrMissLatency::switch_cpus.data 5171542125.745
system.l2.demandMshrMissLatency::total 5225375761.38166
system.l2.overallMshrMissLatency::switch_cpus.inst 53833635.63665999
system.l2.overallMshrMissLatency::switch_cpus.data 5171542125.745
system.l2.overallMshrMissLatency::total 5225375761.38166
system.l2.demandMshrMissRate::switch_cpus.inst 0.001216360703
system.l2.demandMshrMissRate::switch_cpus.data 0.13405625755
system.l2.demandMshrMissRate::total 0.05985333317199999
system.l2.overallMshrMissRate::switch_cpus.inst 0.001216360703
system.l2.overallMshrMissRate::switch_cpus.data 0.13405625755
system.l2.overallMshrMissRate::total 0.05985333317199999
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 70310.24676644223
system.l2.demandAvgMshrMissLatency::switch_cpus.data 71643.76869755874
system.l2.demandAvgMshrMissLatency::total 71626.42194359883
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 70310.24676644223
system.l2.overallAvgMshrMissLatency::switch_cpus.data 71643.76869755874
system.l2.overallAvgMshrMissLatency::total 71626.42194359883
system.l2.replacements 49893.833318000005
system.l2.ReadCleanReq.hits::switch_cpus.inst 746658.539502
system.l2.ReadCleanReq.hits::total 746658.539502
system.l2.ReadCleanReq.misses::cpu.inst 2.496329
system.l2.ReadCleanReq.misses::switch_cpus.inst 755.0434180000001
system.l2.ReadCleanReq.misses::total 755.0434180000001
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 61384084.367500015
system.l2.ReadCleanReq.missLatency::total 61384084.367500015
system.l2.ReadCleanReq.accesses::cpu.inst 2.496329
system.l2.ReadCleanReq.accesses::switch_cpus.inst 747413.58292
system.l2.ReadCleanReq.accesses::total 747413.58292
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999999999999999
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.001216360703
system.l2.ReadCleanReq.missRate::total 0.001216360703
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 80310.26239567736
system.l2.ReadCleanReq.avgMissLatency::total 80310.26239567736
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 755.0434180000001
system.l2.ReadCleanReq.mshrMisses::total 755.0434180000001
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 53833635.63665999
system.l2.ReadCleanReq.mshrMissLatency::total 53833635.63665999
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.001216360703
system.l2.ReadCleanReq.mshrMissRate::total 0.001216360703
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 70310.24676644223
system.l2.ReadCleanReq.avgMshrMissLatency::total 70310.24676644223
system.l2.ReadExReq.hits::switch_cpus.data 92583.08623700001
system.l2.ReadExReq.hits::total 92583.08623700001
system.l2.ReadExReq.misses::cpu.data 0.385401
system.l2.ReadExReq.misses::switch_cpus.data 18695.768342
system.l2.ReadExReq.misses::total 18695.768342
system.l2.ReadExReq.missLatency::switch_cpus.data 1533813826.741
system.l2.ReadExReq.missLatency::total 1533813826.741
system.l2.ReadExReq.accesses::cpu.data 0.385401
system.l2.ReadExReq.accesses::switch_cpus.data 111278.85457899998
system.l2.ReadExReq.accesses::total 111278.85457899998
system.l2.ReadExReq.missRate::cpu.data 0.28262699999999996
system.l2.ReadExReq.missRate::switch_cpus.data 0.16182035346399998
system.l2.ReadExReq.missRate::total 0.16182035346399998
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 81247.80238317641
system.l2.ReadExReq.avgMissLatency::total 81247.80238317641
system.l2.ReadExReq.mshrMisses::switch_cpus.data 18695.768342
system.l2.ReadExReq.mshrMisses::total 18695.768342
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 1346856143.3209999
system.l2.ReadExReq.mshrMissLatency::total 1346856143.3209999
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.16182035346399998
system.l2.ReadExReq.mshrMissRate::total 0.16182035346399998
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 71247.80238317644
system.l2.ReadExReq.avgMshrMissLatency::total 71247.80238317644
system.l2.ReadSharedReq.hits::switch_cpus.data 379664.4007939999
system.l2.ReadSharedReq.hits::total 379664.4007939999
system.l2.ReadSharedReq.misses::cpu.data 2.5799380000000007
system.l2.ReadSharedReq.misses::switch_cpus.data 52816.207834
system.l2.ReadSharedReq.misses::total 52816.207834
system.l2.ReadSharedReq.missLatency::switch_cpus.data 4352848060.764
system.l2.ReadSharedReq.missLatency::total 4352848060.764
system.l2.ReadSharedReq.accesses::cpu.data 2.5799380000000007
system.l2.ReadSharedReq.accesses::switch_cpus.data 432480.6086280001
system.l2.ReadSharedReq.accesses::total 432480.6086280001
system.l2.ReadSharedReq.missRate::cpu.data 0.657219
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.125808427066
system.l2.ReadSharedReq.missRate::total 0.125808427066
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 81953.45778964406
system.l2.ReadSharedReq.avgMissLatency::total 81953.45778964406
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 52816.207834
system.l2.ReadSharedReq.mshrMisses::total 52816.207834
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 3824685982.4240003
system.l2.ReadSharedReq.mshrMissLatency::total 3824685982.4240003
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.125808427066
system.l2.ReadSharedReq.mshrMissRate::total 0.125808427066
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 71953.45778964408
system.l2.ReadSharedReq.avgMshrMissLatency::total 71953.45778964408
system.l2.WritebackClean.hits::writebacks 747385.202004
system.l2.WritebackClean.hits::total 747385.202004
system.l2.WritebackClean.accesses::writebacks 747385.202004
system.l2.WritebackClean.accesses::total 747385.202004
system.l2.WritebackDirty.hits::writebacks 173390.866753
system.l2.WritebackDirty.hits::total 173390.866753
system.l2.WritebackDirty.accesses::writebacks 173390.866753
system.l2.WritebackDirty.accesses::total 173390.866753
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 53874319912.58651
system.l2.tags.tagsInUse 26648.04467471607
system.l2.tags.totalRefs 2836106.050246
system.l2.tags.sampledRefs 82339.53458200001
system.l2.tags.avgRefs 44.731748597575
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.904091287668
system.l2.tags.occupancies::cpu.data 2.446772163036
system.l2.tags.occupancies::switch_cpus.inst 1807.5321069817107
system.l2.tags.occupancies::switch_cpus.data 24745.705517181217
system.l2.tags.avgOccs::cpu.inst 5.817779e-05
system.l2.tags.avgOccs::cpu.data 7.476884800000001e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.05516152701900001
system.l2.tags.avgOccs::switch_cpus.data 0.755179043902
system.l2.tags.avgOccs::total 0.8132336053370001
system.l2.tags.occupanciesTaskId::1024 32400.453735999996
system.l2.tags.ageTaskId_1024::0 12.922481
system.l2.tags.ageTaskId_1024::1 79.88911399999999
system.l2.tags.ageTaskId_1024::2 1184.686631
system.l2.tags.ageTaskId_1024::3 8803.744251
system.l2.tags.ratioOccsTaskId::1024 0.9887834510119999
system.l2.tags.tagAccesses 20737148.949675
system.l2.tags.dataAccesses 20737148.949675
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 53874319912.58651
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 755.0434180000001
system.mem_ctrls.avgPriority_switch_cpus.data::samples 71505.67928
system.mem_ctrls.priorityMinLatency 1.875e-08
system.mem_ctrls.priorityMaxLatency 0.017999995712564
system.mem_ctrls.numReadWriteTurnArounds 836.5769130000001
system.mem_ctrls.numWriteReadTurnArounds 836.5769130000001
system.mem_ctrls.numStayReadState 168917.466218
system.mem_ctrls.numStayWriteState 13116.095469999998
system.mem_ctrls.readReqs 72267.019594
system.mem_ctrls.writeReqs 13954.050378999998
system.mem_ctrls.readBursts 72267.019594
system.mem_ctrls.writeBursts 13954.050378999998
system.mem_ctrls.servicedByWrQ 6.2968959999999985
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.4042170900000004
system.mem_ctrls.avgWrQLen 19.17053081
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 72267.019594
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 13954.050378999998
system.mem_ctrls.rdQLenPdf::0 44031.048798
system.mem_ctrls.rdQLenPdf::1 17771.334332999995
system.mem_ctrls.rdQLenPdf::2 6469.402837000001
system.mem_ctrls.rdQLenPdf::3 3983.0503180000005
system.mem_ctrls.rdQLenPdf::4 5.643751999999998
system.mem_ctrls.rdQLenPdf::5 0.24266
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.9944939999999999
system.mem_ctrls.wrQLenPdf::1 0.9944939999999999
system.mem_ctrls.wrQLenPdf::2 0.9944939999999999
system.mem_ctrls.wrQLenPdf::3 0.9944939999999999
system.mem_ctrls.wrQLenPdf::4 0.9944939999999999
system.mem_ctrls.wrQLenPdf::5 0.9944939999999999
system.mem_ctrls.wrQLenPdf::6 0.9944939999999999
system.mem_ctrls.wrQLenPdf::7 0.9944939999999999
system.mem_ctrls.wrQLenPdf::8 0.9944939999999999
system.mem_ctrls.wrQLenPdf::9 0.9944939999999999
system.mem_ctrls.wrQLenPdf::10 0.9944939999999999
system.mem_ctrls.wrQLenPdf::11 0.9944939999999999
system.mem_ctrls.wrQLenPdf::12 0.9944939999999999
system.mem_ctrls.wrQLenPdf::13 0.9944939999999999
system.mem_ctrls.wrQLenPdf::14 0.9944939999999999
system.mem_ctrls.wrQLenPdf::15 191.785531
system.mem_ctrls.wrQLenPdf::16 195.38667599999997
system.mem_ctrls.wrQLenPdf::17 594.984831
system.mem_ctrls.wrQLenPdf::18 757.1297490000001
system.mem_ctrls.wrQLenPdf::19 819.733878
system.mem_ctrls.wrQLenPdf::20 850.367315
system.mem_ctrls.wrQLenPdf::21 857.025171
system.mem_ctrls.wrQLenPdf::22 855.946244
system.mem_ctrls.wrQLenPdf::23 851.4050420000001
system.mem_ctrls.wrQLenPdf::24 852.151169
system.mem_ctrls.wrQLenPdf::25 856.3179779999999
system.mem_ctrls.wrQLenPdf::26 863.042512
system.mem_ctrls.wrQLenPdf::27 862.887934
system.mem_ctrls.wrQLenPdf::28 869.5541389999999
system.mem_ctrls.wrQLenPdf::29 950.3964370000001
system.mem_ctrls.wrQLenPdf::30 865.709924
system.mem_ctrls.wrQLenPdf::31 971.447574
system.mem_ctrls.wrQLenPdf::32 870.4489480000001
system.mem_ctrls.wrQLenPdf::33 2.4225179999999997
system.mem_ctrls.wrQLenPdf::34 0.901919
system.mem_ctrls.wrQLenPdf::35 0.08748
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 403.0013439999999
system.mem_ctrls.bytesReadSys 4625089.254016
system.mem_ctrls.bytesWrittenSys 893059.2242559999
system.mem_ctrls.avgRdBWSys 83581078.83259542
system.mem_ctrls.avgWrBWSys 15625121.803967014
system.mem_ctrls.totGap 53872337895.59501
system.mem_ctrls.avgGap 986119.4804042003
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 48322.778752000006
system.mem_ctrls.requestorReadBytes::switch_cpus.data 4576363.47392
system.mem_ctrls.requestorReadRate::switch_cpus.inst 863149.8599539913
system.mem_ctrls.requestorReadRate::switch_cpus.data 82710608.0062748
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 755.0434180000001
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 71511.976176
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 22823502.736249994
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 2226676569.6477494
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 29255.93013039
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 30463.258148009998
system.mem_ctrls.dram.bytesRead::cpu.inst 159.765056
system.mem_ctrls.dram.bytesRead::cpu.data 189.78169600000004
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 48322.778752000006
system.mem_ctrls.dram.bytesRead::switch_cpus.data 4576766.475264
system.mem_ctrls.dram.bytesRead::total 4625089.254016
system.mem_ctrls.dram.bytesInstRead::cpu.inst 159.765056
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 48322.778752000006
system.mem_ctrls.dram.bytesInstRead::total 48322.778752000006
system.mem_ctrls.dram.numReads::cpu.inst 2.496329
system.mem_ctrls.dram.numReads::cpu.data 2.9653390000000006
system.mem_ctrls.dram.numReads::switch_cpus.inst 755.0434180000001
system.mem_ctrls.dram.numReads::switch_cpus.data 71511.976176
system.mem_ctrls.dram.numReads::total 72267.019594
system.mem_ctrls.dram.bwRead::cpu.inst 29523.995297
system.mem_ctrls.dram.bwRead::cpu.data 34451.96731
system.mem_ctrls.dram.bwRead::switch_cpus.inst 863149.8886290002
system.mem_ctrls.dram.bwRead::switch_cpus.data 82717929.04579599
system.mem_ctrls.dram.bwRead::total 83581078.97969401
system.mem_ctrls.dram.bwInstRead::cpu.inst 29523.995297
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 863149.8886290002
system.mem_ctrls.dram.bwInstRead::total 863149.8886290002
system.mem_ctrls.dram.bwTotal::cpu.inst 29523.995297
system.mem_ctrls.dram.bwTotal::cpu.data 34451.96731
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 863149.8886290002
system.mem_ctrls.dram.bwTotal::switch_cpus.data 82717929.04579599
system.mem_ctrls.dram.bwTotal::total 99206200.591774
system.mem_ctrls.dram.readBursts 72260.722698
system.mem_ctrls.dram.writeBursts 13929.412746
system.mem_ctrls.dram.perBankRdBursts::0 4398.244929
system.mem_ctrls.dram.perBankRdBursts::1 4576.846068999999
system.mem_ctrls.dram.perBankRdBursts::2 4544.352692
system.mem_ctrls.dram.perBankRdBursts::3 4525.954528
system.mem_ctrls.dram.perBankRdBursts::4 4589.220342
system.mem_ctrls.dram.perBankRdBursts::5 4611.850822
system.mem_ctrls.dram.perBankRdBursts::6 4419.124486000001
system.mem_ctrls.dram.perBankRdBursts::7 4457.784413
system.mem_ctrls.dram.perBankRdBursts::8 4398.860349
system.mem_ctrls.dram.perBankRdBursts::9 4460.978016
system.mem_ctrls.dram.perBankRdBursts::10 4473.940947
system.mem_ctrls.dram.perBankRdBursts::11 4612.170758
system.mem_ctrls.dram.perBankRdBursts::12 4608.742596
system.mem_ctrls.dram.perBankRdBursts::13 4709.911687999998
system.mem_ctrls.dram.perBankRdBursts::14 4483.418979000001
system.mem_ctrls.dram.perBankRdBursts::15 4389.321084
system.mem_ctrls.dram.perBankWrBursts::0 837.4115919999998
system.mem_ctrls.dram.perBankWrBursts::1 886.113324
system.mem_ctrls.dram.perBankWrBursts::2 863.2835200000002
system.mem_ctrls.dram.perBankWrBursts::3 815.4185140000001
system.mem_ctrls.dram.perBankWrBursts::4 872.261627
system.mem_ctrls.dram.perBankWrBursts::5 910.122617
system.mem_ctrls.dram.perBankWrBursts::6 851.1082279999999
system.mem_ctrls.dram.perBankWrBursts::7 840.9393279999998
system.mem_ctrls.dram.perBankWrBursts::8 866.2785279999999
system.mem_ctrls.dram.perBankWrBursts::9 861.4751120000001
system.mem_ctrls.dram.perBankWrBursts::10 883.2571069999999
system.mem_ctrls.dram.perBankWrBursts::11 941.3724639999999
system.mem_ctrls.dram.perBankWrBursts::12 938.2643079999999
system.mem_ctrls.dram.perBankWrBursts::13 885.544844
system.mem_ctrls.dram.perBankWrBursts::14 865.3964500000001
system.mem_ctrls.dram.perBankWrBursts::15 811.1651829999998
system.mem_ctrls.dram.totQLat 894611521.7965
system.mem_ctrls.dram.totBusLat 361303613.48999995
system.mem_ctrls.dram.totMemAccLat 2249500072.3840003
system.mem_ctrls.dram.avgQLat 11699.546370499998
system.mem_ctrls.dram.avgBusLat 5000.000000000001
system.mem_ctrls.dram.avgMemAccLat 30449.546370500007
system.mem_ctrls.dram.readRowHits 53543.60916400001
system.mem_ctrls.dram.writeRowHits 9430.554392
system.mem_ctrls.dram.readRowHitRate 71.76344814
system.mem_ctrls.dram.writeRowHitRate 63.17278956999999
system.mem_ctrls.dram.bytesPerActivate::samples 23215.274906
system.mem_ctrls.dram.bytesPerActivate::mean 222.694201727435
system.mem_ctrls.dram.bytesPerActivate::gmean 165.95824605574902
system.mem_ctrls.dram.bytesPerActivate::stdev 188.452836194701
system.mem_ctrls.dram.bytesPerActivate::0-127 6667.896158
system.mem_ctrls.dram.bytesPerActivate::128-255 8823.471803999999
system.mem_ctrls.dram.bytesPerActivate::256-383 2650.6979439999996
system.mem_ctrls.dram.bytesPerActivate::384-511 3002.3315150000008
system.mem_ctrls.dram.bytesPerActivate::512-639 461.9966559999999
system.mem_ctrls.dram.bytesPerActivate::640-767 322.63995600000004
system.mem_ctrls.dram.bytesPerActivate::768-895 270.086284
system.mem_ctrls.dram.bytesPerActivate::896-1023 141.50755099999998
system.mem_ctrls.dram.bytesPerActivate::1024-1151 874.647038
system.mem_ctrls.dram.bytesPerActivate::total 23215.274906
system.mem_ctrls.dram.dramBytesRead 4624686.252672
system.mem_ctrls.dram.dramBytesWritten 891482.415744
system.mem_ctrls.dram.avgRdBW 83.57375784918102
system.mem_ctrls.dram.avgWrBW 15.595703011636
system.mem_ctrls.dram.peakBW 12799.999999999998
system.mem_ctrls.dram.busUtil 0.7736604
system.mem_ctrls.dram.busUtilRead 0.65321571
system.mem_ctrls.dram.busUtilWrite 0.12241247999999999
system.mem_ctrls.dram.pageHitRate 70.78209952
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 53874319912.58651
system.mem_ctrls.dram.rank0.actEnergy 83532515.9802
system.mem_ctrls.dram.rank0.preEnergy 44398451.298135
system.mem_ctrls.dram.rank0.readEnergy 257920920.92633998
system.mem_ctrls.dram.rank0.writeEnergy 35896158.675000004
system.mem_ctrls.dram.rank0.refreshEnergy 4252987058.701681
system.mem_ctrls.dram.rank0.actBackEnergy 6270718584.001592
system.mem_ctrls.dram.rank0.preBackEnergy 15407138543.494083
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 26352592233.077026
system.mem_ctrls.dram.rank0.averagePower 488.706725263509
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 39990150933.84175
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1799049588.05
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 12085119390.69475
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 82229523.30012001
system.mem_ctrls.dram.rank1.preEnergy 43703516.970135
system.mem_ctrls.dram.rank1.readEnergy 258020639.13738
system.mem_ctrls.dram.rank1.writeEnergy 36815375.85912001
system.mem_ctrls.dram.rank1.refreshEnergy 4252987058.701681
system.mem_ctrls.dram.rank1.actBackEnergy 6272275121.54499
system.mem_ctrls.dram.rank1.preBackEnergy 15405827775.03648
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 26351859010.549904
system.mem_ctrls.dram.rank1.averagePower 488.71493624315804
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 39986992970.71576
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1799049588.05
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 12088277353.820753
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 53874319912.58651
system.membus.transDist::ReadResp 53571.251252
system.membus.transDist::ReadExReq 18695.768342
system.membus.transDist::ReadExResp 18695.768342
system.membus.transDist::ReadSharedReq 53571.251252
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 194584.50526099995
system.membus.pktCount::total 194584.50526099995
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 5518148.478272
system.membus.pktSize::total 5518148.478272
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 72587.17987499999
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 72587.17987499999
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 72587.17987499999
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 53874319912.58651
system.membus.reqLayer0.occupancy 193095464.88949996
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 381369839.80174994
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 122317.485667
system.membus.snoop_filter.hitSingleRequests 49730.305792
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 107748639.861062
system.switch_cpus.cpi 1.077202729378
system.switch_cpus.ipc 0.9321873014969999
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 107043093.62294298
system.switch_cpus.instsIssued 107177719.63904801
system.switch_cpus.squashedInstsIssued 1809.4050030000003
system.switch_cpus.squashedInstsExamined 1625783.0303180001
system.switch_cpus.squashedOperandsExamined 1044415.229616
system.switch_cpus.numIssuedDist::samples 104591330.964922
system.switch_cpus.numIssuedDist::mean 1.027888215884
system.switch_cpus.numIssuedDist::stdev 1.170638933287
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 46886891.38299299
system.switch_cpus.numIssuedDist::1 27486206.856526997
system.switch_cpus.numIssuedDist::2 13936646.653446002
system.switch_cpus.numIssuedDist::3 14263650.826763
system.switch_cpus.numIssuedDist::4 1386535.821733
system.switch_cpus.numIssuedDist::5 404701.583005
system.switch_cpus.numIssuedDist::6 152830.40171099998
system.switch_cpus.numIssuedDist::7 50306.126834999995
system.switch_cpus.numIssuedDist::8 23561.311908999996
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999999999999999
system.switch_cpus.numIssuedDist::total 104591330.964922
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 10944.567710000001
system.switch_cpus.statFuBusy::IntDiv 7520.91747
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 4047.6749919999993
system.switch_cpus.statFuBusy::SimdAddAcc 1167.173108
system.switch_cpus.statFuBusy::SimdAlu 2586.06247
system.switch_cpus.statFuBusy::SimdCmp 1544.1783320000002
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 34.028061
system.switch_cpus.statFuBusy::SimdMult 269.10994000000005
system.switch_cpus.statFuBusy::SimdMultAcc 583.5188459999999
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 1021.8341580000001
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 70353.477654
system.switch_cpus.statFuBusy::MemWrite 2635.716814
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 19791.397316999995
system.switch_cpus.statIssuedInstType_0::IntAlu 50649963.258962005
system.switch_cpus.statIssuedInstType_0::IntMult 3183553.170506
system.switch_cpus.statIssuedInstType_0::IntDiv 14369.779025999998
system.switch_cpus.statIssuedInstType_0::FloatAdd 4958.395484999999
system.switch_cpus.statIssuedInstType_0::FloatCmp 4.039752
system.switch_cpus.statIssuedInstType_0::FloatCvt 2071.290782
system.switch_cpus.statIssuedInstType_0::FloatMult 626.128161
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 1544.2324270000001
system.switch_cpus.statIssuedInstType_0::FloatDiv 84.754049
system.switch_cpus.statIssuedInstType_0::FloatMisc 443621.32038200006
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.631728
system.switch_cpus.statIssuedInstType_0::SimdAdd 10246743.547982
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 3257096.4926469997
system.switch_cpus.statIssuedInstType_0::SimdAlu 5347665.913815999
system.switch_cpus.statIssuedInstType_0::SimdCmp 1640275.825108
system.switch_cpus.statIssuedInstType_0::SimdCvt 541.3095649999999
system.switch_cpus.statIssuedInstType_0::SimdMisc 1550002.3539010002
system.switch_cpus.statIssuedInstType_0::SimdMult 712618.5204989999
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 680215.1121820001
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 1713392.5960259999
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 539.976979
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.56199
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.33034199999999997
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 20567569.450987995
system.switch_cpus.statIssuedInstType_0::MemWrite 7140469.248446
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 107177719.63904801
system.switch_cpus.issueRate 0.9982798282179999
system.switch_cpus.fuBusy 102708.259555
system.switch_cpus.fuBusyRate 0.0009569839330000001
system.switch_cpus.intInstQueueReads 246138827.55297202
system.switch_cpus.intInstQueueWrites 72592802.865209
system.switch_cpus.intInstQueueWakeupAccesses 70303738.00712599
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 72912460.434334
system.switch_cpus.vecInstQueueWrites 36076075.866156004
system.switch_cpus.vecInstQueueWakeupAccesses 35941946.373746
system.switch_cpus.intAluAccesses 70793669.015637
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 36466967.485649005
system.switch_cpus.numSquashedInsts 274477.12277300004
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 633875.399198
system.switch_cpus.idleCycles 3157308.89614
system.switch_cpus.MemDepUnit__0.insertedLoads 20168053.171731
system.switch_cpus.MemDepUnit__0.insertedStores 7166238.802761
system.switch_cpus.MemDepUnit__0.conflictingLoads 4724602.211559001
system.switch_cpus.MemDepUnit__0.conflictingStores 0.634993
system.switch_cpus.MemDepUnit__0.MDPLookups 13214370.091993999
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 6953683.079737
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 4419268.2408340005
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 159452.17432
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 481283.40303900006
system.switch_cpus.branchPred.lookups_0::CallDirect 140422.975341
system.switch_cpus.branchPred.lookups_0::CallIndirect 368233.86230199994
system.switch_cpus.branchPred.lookups_0::DirectCond 6498263.368193
system.switch_cpus.branchPred.lookups_0::DirectUncond 1041366.498831
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 34719.443299
system.switch_cpus.branchPred.lookups_0::total 8564289.551005
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 15408.961307000001
system.switch_cpus.branchPred.squashes_0::CallDirect 11586.541239000002
system.switch_cpus.branchPred.squashes_0::CallIndirect 31195.559199999996
system.switch_cpus.branchPred.squashes_0::DirectCond 319704.1017630001
system.switch_cpus.branchPred.squashes_0::DirectUncond 57770.961770999995
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 8579.582477
system.switch_cpus.branchPred.squashes_0::total 444245.70775700005
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 28.088484
system.switch_cpus.branchPred.corrected_0::CallDirect 7346.277271
system.switch_cpus.branchPred.corrected_0::CallIndirect 57073.32768299999
system.switch_cpus.branchPred.corrected_0::DirectCond 240904.46292599998
system.switch_cpus.branchPred.corrected_0::DirectUncond 8585.689553
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 2399.3756190000004
system.switch_cpus.branchPred.corrected_0::total 316337.2215360001
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 465874.65930999996
system.switch_cpus.branchPred.committed_0::CallDirect 128836.43960799999
system.switch_cpus.branchPred.committed_0::CallIndirect 337038.303102
system.switch_cpus.branchPred.committed_0::DirectCond 6178559.192004
system.switch_cpus.branchPred.committed_0::DirectUncond 983595.5327790002
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 26139.947077999997
system.switch_cpus.branchPred.committed_0::total 8120044.073881
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.6182699999999999
system.switch_cpus.branchPred.mispredicted_0::CallDirect 6813.013381
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 56399.457996
system.switch_cpus.branchPred.mispredicted_0::DirectCond 236224.67631699998
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 6820.794154999999
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 2395.9757419999996
system.switch_cpus.branchPred.mispredicted_0::total 308654.535861
system.switch_cpus.branchPred.targetProvider_0::NoTarget 3696204.0849119993
system.switch_cpus.branchPred.targetProvider_0::BTB 4072787.914705
system.switch_cpus.branchPred.targetProvider_0::RAS 481282.784769
system.switch_cpus.branchPred.targetProvider_0::Indirect 314014.766619
system.switch_cpus.branchPred.targetProvider_0::total 8564289.551005
system.switch_cpus.branchPred.targetWrong_0::NoBranch 216092.87900599997
system.switch_cpus.branchPred.targetWrong_0::Return 98048.92443300001
system.switch_cpus.branchPred.targetWrong_0::CallDirect 27.470214
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 2167.947883
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 316337.2215360001
system.switch_cpus.branchPred.condPredicted 6498263.368193
system.switch_cpus.branchPred.condPredictedTaken 2962162.668771
system.switch_cpus.branchPred.condIncorrect 316337.2215360001
system.switch_cpus.branchPred.predTakenBTBMiss 39951.717514
system.switch_cpus.branchPred.NotTakenMispredicted 218288.297103
system.switch_cpus.branchPred.TakenMispredicted 98048.92443300001
system.switch_cpus.branchPred.BTBLookups 8564289.551005
system.switch_cpus.branchPred.BTBUpdates 158787.50531700003
system.switch_cpus.branchPred.BTBHits 6252159.692057997
system.switch_cpus.branchPred.BTBHitRatio 0.7271037885189998
system.switch_cpus.branchPred.BTBMispredicted 45247.621986000006
system.switch_cpus.branchPred.indirectLookups 402953.3056009999
system.switch_cpus.branchPred.indirectHits 314014.766619
system.switch_cpus.branchPred.indirectMisses 88938.53898200001
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 481283.40303900006
system.switch_cpus.branchPred.btb.lookups::CallDirect 140422.975341
system.switch_cpus.branchPred.btb.lookups::CallIndirect 368233.86230199994
system.switch_cpus.branchPred.btb.lookups::DirectCond 6498263.368193
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1041366.498831
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 34719.443299
system.switch_cpus.branchPred.btb.lookups::total 8564289.551005
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 481283.40303900006
system.switch_cpus.branchPred.btb.misses::CallDirect 8013.765576999999
system.switch_cpus.branchPred.btb.misses::CallIndirect 368233.86230199994
system.switch_cpus.branchPred.btb.misses::DirectCond 1410633.231522
system.switch_cpus.branchPred.btb.misses::DirectUncond 9246.153207999998
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 34719.443299
system.switch_cpus.branchPred.btb.misses::total 2312129.858947
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 7346.277271
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 142855.538493
system.switch_cpus.branchPred.btb.updates::DirectUncond 8585.689553
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 158787.50531700003
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 7346.277271
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 142855.538493
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 8585.689553
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 158787.50531700003
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 53874319912.58651
system.switch_cpus.branchPred.indirectBranchPred.lookups 402953.3056009999
system.switch_cpus.branchPred.indirectBranchPred.hits 314014.766619
system.switch_cpus.branchPred.indirectBranchPred.misses 88938.53898200001
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 59472.703302
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 462426.008903
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 524065.79894999997
system.switch_cpus.branchPred.ras.pops 524065.50347800006
system.switch_cpus.branchPred.ras.squashes 58191.061746
system.switch_cpus.branchPred.ras.used 465874.65930999996
system.switch_cpus.branchPred.ras.correct 465874.04104000004
system.switch_cpus.branchPred.ras.incorrect 0.6182699999999999
system.switch_cpus.commit.commitSquashedInsts 1626279.2593230002
system.switch_cpus.commit.branchMispredicts 300408.79202
system.switch_cpus.commit.numCommittedDist::samples 103933409.16481198
system.switch_cpus.commit.numCommittedDist::mean 1.0177803439929998
system.switch_cpus.commit.numCommittedDist::stdev 1.148639962367
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 47647493.42928898
system.switch_cpus.commit.numCommittedDist::1 27358887.708384
system.switch_cpus.commit.numCommittedDist::2 8697157.24893
system.switch_cpus.commit.numCommittedDist::3 20229870.778208997
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0
system.switch_cpus.commit.numCommittedDist::total 103933409.16481198
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 465874.74271000014
system.switch_cpus.commit.committedInstType_0::No_OpClass 19787.076158999997
system.switch_cpus.commit.committedInstType_0::IntAlu 49873752.797739014
system.switch_cpus.commit.committedInstType_0::IntMult 3174391.000832
system.switch_cpus.commit.committedInstType_0::IntDiv 14367.942978999998
system.switch_cpus.commit.committedInstType_0::FloatAdd 4876.9458700000005
system.switch_cpus.commit.committedInstType_0::FloatCmp 3.6207089999999997
system.switch_cpus.commit.committedInstType_0::FloatCvt 1989.0497830000002
system.switch_cpus.commit.committedInstType_0::FloatMult 625.9268969999998
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 1544.0607300000001
system.switch_cpus.commit.committedInstType_0::FloatDiv 4.451259
system.switch_cpus.commit.committedInstType_0::FloatMisc 439351.7881800001
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.631728
system.switch_cpus.commit.committedInstType_0::SimdAdd 10245215.61018
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 3256661.881572
system.switch_cpus.commit.committedInstType_0::SimdAlu 5347010.384757999
system.switch_cpus.commit.committedInstType_0::SimdCmp 1639226.070709
system.switch_cpus.commit.committedInstType_0::SimdCvt 540.991458
system.switch_cpus.commit.committedInstType_0::SimdMisc 1545724.7995599997
system.switch_cpus.commit.committedInstType_0::SimdMult 712578.9402910002
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 680189.7116290001
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 1712639.043929
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 539.9659680000001
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.56199
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.33034199999999997
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 19694136.64496
system.switch_cpus.commit.committedInstType_0::MemWrite 7077654.310659999
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 105442814.54087098
system.switch_cpus.commit.commitEligibleSamples 20229870.778208997
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 1209.924192
system.switch_cpus.commitStats0.numInsts 100025505.34035298
system.switch_cpus.commitStats0.numOps 105442814.54087098
system.switch_cpus.commitStats0.numInstsNotNOP 99999998.96146002
system.switch_cpus.commitStats0.numOpsNotNOP 105417308.16197802
system.switch_cpus.commitStats0.cpi 1.077202729378
system.switch_cpus.commitStats0.ipc 0.9321873014969999
system.switch_cpus.commitStats0.numMemRefs 26771790.95562
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 75185370.90359
system.switch_cpus.commitStats0.numLoadInsts 19694136.64496
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 7077654.310659999
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 35916196.988501005
system.switch_cpus.commitStats0.committedInstType::No_OpClass 19787.076158999997
system.switch_cpus.commitStats0.committedInstType::IntAlu 49873752.797739014
system.switch_cpus.commitStats0.committedInstType::IntMult 3174391.000832
system.switch_cpus.commitStats0.committedInstType::IntDiv 14367.942978999998
system.switch_cpus.commitStats0.committedInstType::FloatAdd 4876.9458700000005
system.switch_cpus.commitStats0.committedInstType::FloatCmp 3.6207089999999997
system.switch_cpus.commitStats0.committedInstType::FloatCvt 1989.0497830000002
system.switch_cpus.commitStats0.committedInstType::FloatMult 625.9268969999998
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 1544.0607300000001
system.switch_cpus.commitStats0.committedInstType::FloatDiv 4.451259
system.switch_cpus.commitStats0.committedInstType::FloatMisc 439351.7881800001
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.631728
system.switch_cpus.commitStats0.committedInstType::SimdAdd 10245215.61018
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 3256661.881572
system.switch_cpus.commitStats0.committedInstType::SimdAlu 5347010.384757999
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1639226.070709
system.switch_cpus.commitStats0.committedInstType::SimdCvt 540.991458
system.switch_cpus.commitStats0.committedInstType::SimdMisc 1545724.7995599997
system.switch_cpus.commitStats0.committedInstType::SimdMult 712578.9402910002
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 680189.7116290001
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 1712639.043929
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 539.9659680000001
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.56199
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.33034199999999997
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 19694136.64496
system.switch_cpus.commitStats0.committedInstType::MemWrite 7077654.310659999
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 105442814.54087098
system.switch_cpus.commitStats0.committedControl::IsControl 8120044.015153
system.switch_cpus.commitStats0.committedControl::IsDirectControl 7290991.105663
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 829052.9094899998
system.switch_cpus.commitStats0.committedControl::IsCondControl 6178559.16264
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1941484.8525130001
system.switch_cpus.commitStats0.committedControl::IsCall 465874.74271000014
system.switch_cpus.commitStats0.committedControl::IsReturn 465874.65930999996
system.switch_cpus.decode.idleCycles 41700932.137217
system.switch_cpus.decode.blockedCycles 11075754.407115001
system.switch_cpus.decode.runCycles 49881685.06944899
system.switch_cpus.decode.unblockCycles 1631236.4846250003
system.switch_cpus.decode.squashCycles 301722.86651599995
system.switch_cpus.decode.branchResolved 4059430.3517259997
system.switch_cpus.decode.branchMispred 16157.057246
system.switch_cpus.decode.decodedInsts 108091163.46838102
system.switch_cpus.decode.squashedInsts 14744.409685999999
system.switch_cpus.executeStats0.numInsts 106903242.59600501
system.switch_cpus.executeStats0.numNop 25535.843405000003
system.switch_cpus.executeStats0.numBranches 8235099.572628
system.switch_cpus.executeStats0.numLoadInsts 20491575.763931997
system.switch_cpus.executeStats0.numStoreInsts 7128024.753934
system.switch_cpus.executeStats0.instRate 0.995687571867
system.switch_cpus.executeStats0.numCCRegReads 20715590.810988
system.switch_cpus.executeStats0.numCCRegWrites 20321920.330233
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 107939806.536291
system.switch_cpus.executeStats0.numIntRegWrites 52520560.40357501
system.switch_cpus.executeStats0.numMemRefs 27619600.517866
system.switch_cpus.executeStats0.numMiscRegReads 76279748.589261
system.switch_cpus.executeStats0.numMiscRegWrites 10125.337919000001
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecRegReads 54658792.39763401
system.switch_cpus.executeStats0.numVecRegWrites 34228849.97975701
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 4868085.466093
system.switch_cpus.fetch.cycles 60719079.946569
system.switch_cpus.fetch.squashCycles 635309.6666800001
system.switch_cpus.fetch.cacheLines 29419653.803911
system.switch_cpus.fetch.icacheSquashes 151661.669208
system.switch_cpus.fetch.nisnDist::samples 104591330.964922
system.switch_cpus.fetch.nisnDist::mean 1.042897378808
system.switch_cpus.fetch.nisnDist::stdev 1.2300015223879999
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 51546006.295128
system.switch_cpus.fetch.nisnDist::1 23114837.340636995
system.switch_cpus.fetch.nisnDist::2 4193237.205286001
system.switch_cpus.fetch.nisnDist::3 25737250.123870995
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0
system.switch_cpus.fetch.nisnDist::total 104591330.964922
system.switch_cpus.fetchStats0.numInsts 103116235.64941299
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.961323381432
system.switch_cpus.fetchStats0.numBranches 8564289.551005
system.switch_cpus.fetchStats0.branchRate 0.08015056201199999
system.switch_cpus.fetchStats0.icacheStallCycles 43554564.617578
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 301722.86651599995
system.switch_cpus.iew.blockCycles 1315370.2916139998
system.switch_cpus.iew.unblockCycles 777782.4281779999
system.switch_cpus.iew.dispatchedInsts 107068631.54445201
system.switch_cpus.iew.dispSquashedInsts 152649.80184200002
system.switch_cpus.iew.dispLoadInsts 20168053.171731
system.switch_cpus.iew.dispStoreInsts 7166238.802761
system.switch_cpus.iew.dispNonSpecInsts 2.078104
system.switch_cpus.iew.iqFullEvents 5452.534986000001
system.switch_cpus.iew.lsqFullEvents 757739.874813
system.switch_cpus.iew.predictedTakenIncorrect 102640.97361799999
system.switch_cpus.iew.predictedNotTakenIncorrect 206642.555334
system.switch_cpus.iew.branchMispredicts 309283.52895199996
system.switch_cpus.iew.instsToCommit 106289761.567475
system.switch_cpus.iew.writebackCount 106245684.38087201
system.switch_cpus.iew.producerInst 39411920.940539
system.switch_cpus.iew.consumerInst 55827801.32011001
system.switch_cpus.iew.wbRate 0.9896596483959998
system.switch_cpus.iew.wbFanout 0.707667312009
system.switch_cpus.lsq0.forwLoads 49246.863768999996
system.switch_cpus.lsq0.squashedLoads 473914.891369
system.switch_cpus.lsq0.ignoredResponses 1523.2290570000002
system.switch_cpus.lsq0.memOrderViolation 1392.266327
system.switch_cpus.lsq0.squashedStores 88584.76290300001
system.switch_cpus.lsq0.rescheduledLoads 27530.321007
system.switch_cpus.lsq0.blockedByCache 62869.129835
system.switch_cpus.lsq0.loadToUse::samples 19688059.451478
system.switch_cpus.lsq0.loadToUse::mean 5.035994340341001
system.switch_cpus.lsq0.loadToUse::stdev 17.895863934295
system.switch_cpus.lsq0.loadToUse::0-9 19076891.240941998
system.switch_cpus.lsq0.loadToUse::10-19 50546.749023000004
system.switch_cpus.lsq0.loadToUse::20-29 395829.31401499995
system.switch_cpus.lsq0.loadToUse::30-39 47910.46106200002
system.switch_cpus.lsq0.loadToUse::40-49 8455.862156000001
system.switch_cpus.lsq0.loadToUse::50-59 3850.8233240000004
system.switch_cpus.lsq0.loadToUse::60-69 3198.1999320000004
system.switch_cpus.lsq0.loadToUse::70-79 1180.445027
system.switch_cpus.lsq0.loadToUse::80-89 961.055204
system.switch_cpus.lsq0.loadToUse::90-99 1201.828112
system.switch_cpus.lsq0.loadToUse::100-109 1760.3372459999996
system.switch_cpus.lsq0.loadToUse::110-119 3696.790305
system.switch_cpus.lsq0.loadToUse::120-129 6631.431910999999
system.switch_cpus.lsq0.loadToUse::130-139 4041.4576829999996
system.switch_cpus.lsq0.loadToUse::140-149 26135.540404
system.switch_cpus.lsq0.loadToUse::150-159 4569.260036
system.switch_cpus.lsq0.loadToUse::160-169 3222.808453
system.switch_cpus.lsq0.loadToUse::170-179 11102.041484
system.switch_cpus.lsq0.loadToUse::180-189 3885.673622
system.switch_cpus.lsq0.loadToUse::190-199 1973.7131219999997
system.switch_cpus.lsq0.loadToUse::200-209 3158.1145859999997
system.switch_cpus.lsq0.loadToUse::210-219 1287.164032
system.switch_cpus.lsq0.loadToUse::220-229 746.0818849999998
system.switch_cpus.lsq0.loadToUse::230-239 498.161286
system.switch_cpus.lsq0.loadToUse::240-249 471.9031499999999
system.switch_cpus.lsq0.loadToUse::250-259 647.6139919999999
system.switch_cpus.lsq0.loadToUse::260-269 646.8619450000001
system.switch_cpus.lsq0.loadToUse::270-279 697.556061
system.switch_cpus.lsq0.loadToUse::280-289 1047.422082
system.switch_cpus.lsq0.loadToUse::290-299 1122.859164
system.switch_cpus.lsq0.loadToUse::overflows 20690.795858
system.switch_cpus.lsq0.loadToUse::min_value 1.029364
system.switch_cpus.lsq0.loadToUse::max_value 1558.8316990000003
system.switch_cpus.lsq0.loadToUse::total 19688059.451478
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53874319912.58651
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53874319912.58651
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53874319912.58651
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53874319912.58651
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 53874319912.58651
system.switch_cpus.rename.squashCycles 301722.86651599995
system.switch_cpus.rename.idleCycles 42219388.208349004
system.switch_cpus.rename.blockCycles 6545103.543543001
system.switch_cpus.rename.serializeStallCycles 53262.37597299999
system.switch_cpus.rename.runCycles 50651352.62059101
system.switch_cpus.rename.unblockCycles 4820501.34995
system.switch_cpus.rename.renamedInsts 107711705.989884
system.switch_cpus.rename.ROBFullEvents 218890.60991999996
system.switch_cpus.rename.IQFullEvents 1692553.800059
system.switch_cpus.rename.LQFullEvents 461622.197054
system.switch_cpus.rename.SQFullEvents 1552133.7464619998
system.switch_cpus.rename.fullRegistersEvents 535237.942925
system.switch_cpus.rename.renamedOperands 114705895.776686
system.switch_cpus.rename.lookups 262616685.65933895
system.switch_cpus.rename.intLookups 108874933.69815199
system.switch_cpus.rename.vecLookups 54725990.57020101
system.switch_cpus.rename.committedMaps 112185653.79871099
system.switch_cpus.rename.undoneMaps 2520237.3254620004
system.switch_cpus.rename.serializing 276.270274
system.switch_cpus.rename.tempSerializing 1.099717
system.switch_cpus.rename.skidInsts 3276456.470797
system.switch_cpus.rob.reads 190772614.50263697
system.switch_cpus.rob.writes 214796830.587816
system.switch_cpus.rob.squashedLoads 481516.193355
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 89761.759183
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999998.96146002
system.switch_cpus.thread_0.numOps 105417308.16197802
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1179894.202559
system.tol2bus.transDist::WritebackDirty 187344.91713200003
system.tol2bus.transDist::WritebackClean 747385.202004
system.tol2bus.transDist::CleanEvict 406673.816362
system.tol2bus.transDist::ReadExReq 111278.85457899998
system.tol2bus.transDist::ReadExResp 111278.88373899998
system.tol2bus.transDist::ReadCleanReq 747413.58292
system.tol2bus.transDist::ReadSharedReq 432480.6086280001
system.tol2bus.pktCount::total 3874587.0502229994
system.tol2bus.pktSize::total 141564745.92352
system.tol2bus.snoops 49893.833318000005
system.tol2bus.snoopTraffic 893059.2242559999
system.tol2bus.snoopFanout::samples 1341432.2872540003
system.tol2bus.snoopFanout::mean 0.000133329165
system.tol2bus.snoopFanout::stdev 0.007206514024999999
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1341268.6569560003
system.tol2bus.snoopFanout::1 163.630298
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9692089999999999
system.tol2bus.snoopFanout::total 1341432.2872540003
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 53874319912.58651
system.tol2bus.reqLayer0.occupancy 2212300346.8149996
system.tol2bus.reqLayer0.utilization 0.012133
system.tol2bus.respLayer0.occupancy 1122230004.4974492
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 815914698.422797
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2583048.5561160003
system.tol2bus.snoop_filter.hitSingleRequests 1291510.1021800002
system.tol2bus.snoop_filter.hitMultiRequests 0.0
system.tol2bus.snoop_filter.totSnoops 163.630298
system.tol2bus.snoop_filter.hitSingleSnoops 163.630298
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999999999999999
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 13954.050378999998
system.l2.writebacks::total 13954.050378999998
system.l2.tags.occupancies::writebacks 90.456186993141
system.l2.tags.avgOccs::writebacks 0.00276034104
system.l2.tags.ageTaskId_1024::4 22323.111535
system.mem_ctrls.avgPriority_writebacks::samples 13954.050378999998
system.mem_ctrls.rdPerTurnAround::samples 836.5769130000001
system.mem_ctrls.rdPerTurnAround::mean 288.668060576339
system.mem_ctrls.rdPerTurnAround::gmean 114.556205572561
system.mem_ctrls.rdPerTurnAround::stdev 1626.6350345080684
system.mem_ctrls.rdPerTurnAround::0-1023 832.8175400000001
system.mem_ctrls.rdPerTurnAround::1024-2047 2.163331
system.mem_ctrls.rdPerTurnAround::2048-3071 0.514273
system.mem_ctrls.rdPerTurnAround::3072-4095 0.051386
system.mem_ctrls.rdPerTurnAround::27648-28671 0.236746
system.mem_ctrls.rdPerTurnAround::total 836.5769130000001
system.mem_ctrls.wrPerTurnAround::samples 836.5769130000001
system.mem_ctrls.wrPerTurnAround::mean 16.484556961423
system.mem_ctrls.wrPerTurnAround::gmean 16.453350202078
system.mem_ctrls.wrPerTurnAround::stdev 1.037842369884
system.mem_ctrls.wrPerTurnAround::16 638.3996489999998
system.mem_ctrls.wrPerTurnAround::18 104.41095899999996
system.mem_ctrls.wrPerTurnAround::19 37.614053999999996
system.mem_ctrls.wrPerTurnAround::20 43.56882699999999
system.mem_ctrls.wrPerTurnAround::21 8.651729999999999
system.mem_ctrls.wrPerTurnAround::total 836.5769130000001
system.mem_ctrls.requestorWriteBytes::writebacks 891482.415744
system.mem_ctrls.requestorWriteRate::writebacks 15595703.015339006
system.mem_ctrls.requestorWriteAccesses::writebacks 13954.050378999998
system.mem_ctrls.requestorWriteTotalLat::writebacks 988549316737.8577
system.mem_ctrls.requestorWriteAvgLat::writebacks 314247364.4341861
system.mem_ctrls.dram.bytesWritten::writebacks 893059.2242559999
system.mem_ctrls.dram.bytesWritten::total 893059.2242559999
system.mem_ctrls.dram.numWrites::writebacks 13954.050378999998
system.mem_ctrls.dram.numWrites::total 13954.050378999998
system.mem_ctrls.dram.bwWrite::writebacks 15625121.926925
system.mem_ctrls.dram.bwWrite::total 15625121.926925
system.mem_ctrls.dram.bwTotal::writebacks 15625121.926925
system.membus.transDist::WritebackDirty 13954.050378999998
system.membus.transDist::CleanEvict 35776.25541299999
system.switch_cpus.executeStats0.numVecPredRegReads 113834.38904500002
system.switch_cpus.executeStats0.numVecPredRegWrites 37960.617243999994
system.switch_cpus.fetch.miscStallCycles 5.463086
system.switch_cpus.fetch.pendingTrapStallCycles 41.307523
system.switch_cpus.rename.vecPredLookups 76303.21716300001
system.l2.InvalidateReq.hits::switch_cpus.data 45.27668799999999
system.l2.InvalidateReq.hits::total 45.27668799999999
system.l2.InvalidateReq.accesses::switch_cpus.data 365.407809
system.l2.InvalidateReq.accesses::total 365.407809
system.mem_ctrls.rdPerTurnAround::23552-24575 0.25468999999999997
system.tol2bus.transDist::InvalidateReq 365.407809
system.tol2bus.transDist::InvalidateResp 365.407809
system.l2.InvalidateReq.misses::switch_cpus.data 321.021821
system.l2.InvalidateReq.misses::total 321.021821
system.l2.InvalidateReq.missRate::switch_cpus.data 0.323496832139
system.l2.InvalidateReq.missRate::total 0.323496832139
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 321.021821
system.l2.InvalidateReq.mshrMisses::total 321.021821
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 6122374.839
system.l2.InvalidateReq.mshrMissLatency::total 6122374.839
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.323496832139
system.l2.InvalidateReq.mshrMissRate::total 0.323496832139
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 10612.462902964477
system.l2.InvalidateReq.avgMshrMissLatency::total 10612.462902964477
system.l2.UpgradeReq.hits::switch_cpus.data 0.328712
system.l2.UpgradeReq.hits::total 0.328712
system.l2.UpgradeReq.accesses::switch_cpus.data 0.328712
system.l2.UpgradeReq.accesses::total 0.328712
system.membus.transDist::InvalidateReq 321.021821
system.switch_cpus.nonSpecInstsAdded 2.594416
system.switch_cpus.squashedNonSpecRemoved 1.4946989999999998
system.tol2bus.transDist::UpgradeReq 0.328712
system.tol2bus.transDist::UpgradeResp 0.328712
system.mem_ctrls.wrPerTurnAround::17 3.7805929999999996
system.switch_cpus.commit.commitNonSpecStalls 1.099717
system.mem_ctrls.rdPerTurnAround::17408-18431 0.125816
system.l2.CleanEvict.mshrMisses::writebacks 0.102772
system.l2.CleanEvict.mshrMisses::total 0.102772
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::26624-27647 0.08890700000000001
system.mem_ctrls.rdPerTurnAround::25600-26623 0.146207
system.mem_ctrls.rdPerTurnAround::24576-25599 0.02916
system.mem_ctrls.wrPerTurnAround::24 0.050366999999999995
system.mem_ctrls.wrPerTurnAround::25 0.05832
system.mem_ctrls.rdPerTurnAround::4096-5119 0.035889
system.mem_ctrls.rdPerTurnAround::21504-22527 0.057095999999999994
system.switch_cpus.fetch.icacheWaitRetryStallCycles 0.789558
system.mem_ctrls.rdPerTurnAround::22528-23551 0.025285
system.mem_ctrls.wrPerTurnAround::22 0.021207
system.mem_ctrls.wrPerTurnAround::23 0.021207
system.mem_ctrls.rdPerTurnAround::30720-31743 0.030587
CPI 1.077486409800747

Per-Address PND Load Violations:
