

================================================================
== Vitis HLS Report for 'compute_matmul_Pipeline_VITIS_LOOP_32_1'
================================================================
* Date:           Thu Apr 24 21:07:34 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_matmul
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.075 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      81|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      65|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      65|     126|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_81_p2          |         +|   0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_75_p2         |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  81|          65|          36|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   31|         62|
    |i_fu_34                  |   9|          2|   31|         62|
    |vec_stream_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   65|        130|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_1_reg_108              |  31|   0|   31|          0|
    |i_fu_34                  |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  65|   0|   65|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  compute_matmul_Pipeline_VITIS_LOOP_32_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  compute_matmul_Pipeline_VITIS_LOOP_32_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  compute_matmul_Pipeline_VITIS_LOOP_32_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  compute_matmul_Pipeline_VITIS_LOOP_32_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  compute_matmul_Pipeline_VITIS_LOOP_32_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  compute_matmul_Pipeline_VITIS_LOOP_32_1|  return value|
|vec_stream_dout            |   in|   32|     ap_fifo|                               vec_stream|       pointer|
|vec_stream_empty_n         |   in|    1|     ap_fifo|                               vec_stream|       pointer|
|vec_stream_read            |  out|    1|     ap_fifo|                               vec_stream|       pointer|
|vec_stream_num_data_valid  |   in|    3|     ap_fifo|                               vec_stream|       pointer|
|vec_stream_fifo_cap        |   in|    3|     ap_fifo|                               vec_stream|       pointer|
|vec_size_1                 |   in|   32|     ap_none|                               vec_size_1|        scalar|
|vec_local_address0         |  out|   10|   ap_memory|                                vec_local|         array|
|vec_local_ce0              |  out|    1|   ap_memory|                                vec_local|         array|
|vec_local_we0              |  out|    1|   ap_memory|                                vec_local|         array|
|vec_local_d0               |  out|   32|   ap_memory|                                vec_local|         array|
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+

