read -sv run_verilog_mid/adder_32b_15_59_fcee467c9ab508c53d45362e8aa22856.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_15_59_fcee467c9ab508c53d45362e8aa22856_yosys.v
