{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607553929668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607553929668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  9 22:45:29 2020 " "Processing started: Wed Dec  9 22:45:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607553929668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607553929668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off checker_crc_8 -c checker_crc_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off checker_crc_8 -c checker_crc_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607553929669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607553929856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607553929856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checker_crc_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file checker_crc_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checker_CRC_8-logicFunction " "Found design unit 1: checker_CRC_8-logicFunction" {  } { { "checker_crc_8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker_parallel/checker_crc_8.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607553937854 ""} { "Info" "ISGN_ENTITY_NAME" "1 checker_CRC_8 " "Found entity 1: checker_CRC_8" {  } { { "checker_crc_8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker_parallel/checker_crc_8.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607553937854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607553937854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_CRC_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_CRC_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_CRC_8-logicFunction " "Found design unit 1: encoder_CRC_8-logicFunction" {  } { { "encoder_CRC_8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker_parallel/encoder_CRC_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607553937855 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_CRC_8 " "Found entity 1: encoder_CRC_8" {  } { { "encoder_CRC_8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker_parallel/encoder_CRC_8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607553937855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607553937855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateOR.vhd 4 2 " "Found 4 design units, including 2 entities, in source file gateOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateOR2-logicFunction " "Found design unit 1: gateOR2-logicFunction" {  } { { "gateOR.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker_parallel/gateOR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607553937855 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateOR8-logicFunction " "Found design unit 2: gateOR8-logicFunction" {  } { { "gateOR.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker_parallel/gateOR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607553937855 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateOR2 " "Found entity 1: gateOR2" {  } { { "gateOR.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker_parallel/gateOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607553937855 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateOR8 " "Found entity 2: gateOR8" {  } { { "gateOR.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker_parallel/gateOR.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607553937855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607553937855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateXOR.vhd 6 3 " "Found 6 design units, including 3 entities, in source file gateXOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOR2-logicFunction " "Found design unit 1: gateXOR2-logicFunction" {  } { { "gateXOR.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker_parallel/gateXOR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607553937856 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateXOR3-logicFunction " "Found design unit 2: gateXOR3-logicFunction" {  } { { "gateXOR.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker_parallel/gateXOR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607553937856 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateXOR4-logicFunction " "Found design unit 3: gateXOR4-logicFunction" {  } { { "gateXOR.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker_parallel/gateXOR.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607553937856 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOR2 " "Found entity 1: gateXOR2" {  } { { "gateXOR.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker_parallel/gateXOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607553937856 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateXOR3 " "Found entity 2: gateXOR3" {  } { { "gateXOR.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker_parallel/gateXOR.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607553937856 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateXOR4 " "Found entity 3: gateXOR4" {  } { { "gateXOR.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker_parallel/gateXOR.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607553937856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607553937856 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "STD_LOGIC gateXOR.vhd(15) " "VHDL error at gateXOR.vhd(15): object \"STD_LOGIC\" is used but not declared" {  } { { "gateXOR.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/checker_parallel/gateXOR.vhd" 15 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1607553937857 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607553937935 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec  9 22:45:37 2020 " "Processing ended: Wed Dec  9 22:45:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607553937935 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607553937935 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607553937935 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607553937935 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607553938039 ""}
