# Copyright 2021 The gd32-rs authors.
#
# SPDX-License-Identifier: MIT OR Apache-2.0

# TIMER5 is a basic timer, all the others are general or advanced, and so have compare mode (among
# other things).

"TIMER[0-2],TIMER1[3-6]":
  CTL0:
    CKDIV:
      Div1: [0, "t_DTS = t_CK_INT"]
      Div2: [1, "t_DTS = 2 × t_CK_INT"]
      Div4: [2, "t_DTS = 4 × t_CK_INT"]
  CHCTL[01]_Output:
    "CH?COMCEN":
      Disabled: [0, "Output compare clear disabled"]
      ENabled: [1, "Output compare clear enabled"]
    "CH?COMCTL":
      Frozen:
        [
          0,
          "The comparison between the output compare register CHyCV and the counter CNT has no effect on the outputs",
        ]
      ActiveOnMatch:
        [
          1,
          "Set channel to active level on match. OxCPRE signal is forced high when the counter matches the capture/compare register CHyCV",
        ]
      InactiveOnMatch:
        [
          2,
          "Set channel to inactive level on match. OxCPRE signal is forced low when the counter matches the capture/compare register CHyCV",
        ]
      Toggle: [3, "OxCPRE toggles when CNT=CHyCV"]
      ForceInactive: [4, "OxCPRE is forced low"]
      ForceActive: [5, "OxCPRE is forced high"]
      PwmMode0:
        [
          6,
          "In upcounting, channel is active as long as CNT<CHyCV else inactive. In downcounting, channel is inactive as long as CNT>CHyCV else active",
        ]
      PwmMode1: [7, "Inversely to PwmMode0"]
    "CH?COMSEN":
      Disabled:
        [
          0,
          "Preload register on CHyCV disabled. New values written to CHyCV are taken into account immediately",
        ]
      Enabled:
        [
          1,
          "Preload register on CHyCV enabled. Preload value is loaded into active register on each update event",
        ]
    "CH?COMFEN":
      Slow: [0, "The minimum delay from an edge is 5 clock cycles"]
      Fast: [1, "The minimum delay from an edge is 3 clock cycles"]
    "CH?MS":
      Output: [0, "Channel is configured as output"]
      CI0: [1, "Channel is configured as input, ISx is connected to CI0FE0"]
      CI1: [2, "Channel is configured as input, ISx is connected to CI1FE0"]
      ITS: [3, "Channel is configured as input, ISx is connected to ITS"]
  CHCTL2:
    "CH?NP":
      NotInverted: [0, "Complementary channel is active high"]
      Inverted: [1, "Complementary channel is active low"]
    "CH?P":
      NotInverted: [0, "Channel is active high"]
      Inverted: [1, "Channel is active low"]
    "CH?EN":
      Disabled: [0, "Channel output is disabled"]
      Enabled: [1, "Channel output is enabled"]
