<stg><name>Self_attention_Pipeline_l_gemm_i6_l_j6</name>


<trans_list>

<trans id="450" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j6"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i6"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten111 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten111"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i10 0, i10 %indvar_flatten111

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %i6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %j6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %l_S_k_0_k2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
l_S_k_0_k2.i:0 %indvar_flatten111_load = load i10 %indvar_flatten111

]]></Node>
<StgValue><ssdm name="indvar_flatten111_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_S_k_0_k2.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_S_k_0_k2.i:2 %icmp_ln119 = icmp_eq  i10 %indvar_flatten111_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
l_S_k_0_k2.i:3 %add_ln119_1 = add i10 %indvar_flatten111_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
l_S_k_0_k2.i:4 %br_ln119 = br i1 %icmp_ln119, void %for.inc44.i41, void %for.inc63.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc44.i41:0 %j6_load = load i7 %j6

]]></Node>
<StgValue><ssdm name="j6_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc44.i41:1 %i6_load = load i4 %i6

]]></Node>
<StgValue><ssdm name="i6_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc44.i41:2 %add_ln119 = add i4 %i6_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i41:5 %icmp_ln120 = icmp_eq  i7 %j6_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc44.i41:6 %select_ln119 = select i1 %icmp_ln120, i7 0, i7 %j6_load

]]></Node>
<StgValue><ssdm name="select_ln119"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc44.i41:7 %select_ln119_1 = select i1 %icmp_ln120, i4 %add_ln119, i4 %i6_load

]]></Node>
<StgValue><ssdm name="select_ln119_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="4">
<![CDATA[
for.inc44.i41:9 %zext_ln119 = zext i4 %select_ln119_1

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:10 %v79_0_addr = getelementptr i32 %v79_0, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="v79_0_addr"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:11 %v79_0_load = load i4 %v79_0_addr

]]></Node>
<StgValue><ssdm name="v79_0_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="7">
<![CDATA[
for.inc44.i41:35 %j6_cast = zext i7 %select_ln119

]]></Node>
<StgValue><ssdm name="j6_cast"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:39 %V_h_addr = getelementptr i32 %V_h, i64 0, i64 %j6_cast

]]></Node>
<StgValue><ssdm name="V_h_addr"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc44.i41:43 %tmp_250_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln119

]]></Node>
<StgValue><ssdm name="tmp_250_cast"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i41:44 %zext_ln123_4 = zext i8 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="zext_ln123_4"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:45 %V_h_addr_2 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_4

]]></Node>
<StgValue><ssdm name="V_h_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
for.inc44.i41:49 %tmp_251_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %select_ln119

]]></Node>
<StgValue><ssdm name="tmp_251_cast"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i41:50 %zext_ln123_6 = zext i9 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="zext_ln123_6"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:51 %V_h_addr_4 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_6

]]></Node>
<StgValue><ssdm name="V_h_addr_4"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="8">
<![CDATA[
for.inc44.i41:55 %sext_ln123 = sext i8 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="sext_ln123"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i41:56 %zext_ln123_8 = zext i9 %sext_ln123

]]></Node>
<StgValue><ssdm name="zext_ln123_8"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:57 %V_h_addr_6 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_8

]]></Node>
<StgValue><ssdm name="V_h_addr_6"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc44.i41:61 %tmp_253_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 4, i7 %select_ln119

]]></Node>
<StgValue><ssdm name="tmp_253_cast"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i41:62 %zext_ln123_10 = zext i10 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="zext_ln123_10"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:63 %V_h_addr_8 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_10

]]></Node>
<StgValue><ssdm name="V_h_addr_8"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc44.i41:67 %tmp_254_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %select_ln119

]]></Node>
<StgValue><ssdm name="tmp_254_cast"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i41:68 %zext_ln123_12 = zext i10 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="zext_ln123_12"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:69 %V_h_addr_10 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_12

]]></Node>
<StgValue><ssdm name="V_h_addr_10"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:78 %V_h_load = load i10 %V_h_addr

]]></Node>
<StgValue><ssdm name="V_h_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:84 %V_h_load_2 = load i10 %V_h_addr_2

]]></Node>
<StgValue><ssdm name="V_h_load_2"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:90 %V_h_load_4 = load i10 %V_h_addr_4

]]></Node>
<StgValue><ssdm name="V_h_load_4"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:96 %V_h_load_6 = load i10 %V_h_addr_6

]]></Node>
<StgValue><ssdm name="V_h_load_6"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:102 %V_h_load_8 = load i10 %V_h_addr_8

]]></Node>
<StgValue><ssdm name="V_h_load_8"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:108 %V_h_load_10 = load i10 %V_h_addr_10

]]></Node>
<StgValue><ssdm name="V_h_load_10"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc44.i41:115 %add_ln120 = add i7 %select_ln119, i7 1

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i41:116 %store_ln120 = store i10 %add_ln119_1, i10 %indvar_flatten111

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i41:117 %store_ln120 = store i4 %select_ln119_1, i4 %i6

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc44.i41:118 %store_ln120 = store i7 %add_ln120, i7 %j6

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="118" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:11 %v79_0_load = load i4 %v79_0_addr

]]></Node>
<StgValue><ssdm name="v79_0_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="7">
<![CDATA[
for.inc44.i41:36 %zext_ln123 = zext i7 %select_ln119

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="7">
<![CDATA[
for.inc44.i41:37 %zext_ln123_1 = zext i7 %select_ln119

]]></Node>
<StgValue><ssdm name="zext_ln123_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="7">
<![CDATA[
for.inc44.i41:38 %zext_ln123_2 = zext i7 %select_ln119

]]></Node>
<StgValue><ssdm name="zext_ln123_2"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc44.i41:40 %add_ln123 = add i8 %zext_ln123_2, i8 64

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="8">
<![CDATA[
for.inc44.i41:41 %zext_ln123_3 = zext i8 %add_ln123

]]></Node>
<StgValue><ssdm name="zext_ln123_3"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:42 %V_h_addr_1 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_3

]]></Node>
<StgValue><ssdm name="V_h_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i41:46 %add_ln123_1 = add i9 %zext_ln123_1, i9 192

]]></Node>
<StgValue><ssdm name="add_ln123_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i41:47 %zext_ln123_5 = zext i9 %add_ln123_1

]]></Node>
<StgValue><ssdm name="zext_ln123_5"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:48 %V_h_addr_3 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_5

]]></Node>
<StgValue><ssdm name="V_h_addr_3"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc44.i41:52 %add_ln123_2 = add i9 %zext_ln123_1, i9 320

]]></Node>
<StgValue><ssdm name="add_ln123_2"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="9">
<![CDATA[
for.inc44.i41:53 %zext_ln123_7 = zext i9 %add_ln123_2

]]></Node>
<StgValue><ssdm name="zext_ln123_7"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:54 %V_h_addr_5 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_7

]]></Node>
<StgValue><ssdm name="V_h_addr_5"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i41:58 %add_ln123_3 = add i10 %zext_ln123, i10 448

]]></Node>
<StgValue><ssdm name="add_ln123_3"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i41:59 %zext_ln123_9 = zext i10 %add_ln123_3

]]></Node>
<StgValue><ssdm name="zext_ln123_9"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:60 %V_h_addr_7 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_9

]]></Node>
<StgValue><ssdm name="V_h_addr_7"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i41:64 %add_ln123_4 = add i10 %zext_ln123, i10 576

]]></Node>
<StgValue><ssdm name="add_ln123_4"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i41:65 %zext_ln123_11 = zext i10 %add_ln123_4

]]></Node>
<StgValue><ssdm name="zext_ln123_11"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:66 %V_h_addr_9 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_11

]]></Node>
<StgValue><ssdm name="V_h_addr_9"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i41:70 %add_ln123_5 = add i10 %zext_ln123, i10 704

]]></Node>
<StgValue><ssdm name="add_ln123_5"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i41:71 %zext_ln123_13 = zext i10 %add_ln123_5

]]></Node>
<StgValue><ssdm name="zext_ln123_13"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:72 %V_h_addr_11 = getelementptr i32 %V_h, i64 0, i64 %zext_ln123_13

]]></Node>
<StgValue><ssdm name="V_h_addr_11"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:78 %V_h_load = load i10 %V_h_addr

]]></Node>
<StgValue><ssdm name="V_h_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:81 %V_h_load_1 = load i10 %V_h_addr_1

]]></Node>
<StgValue><ssdm name="V_h_load_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:84 %V_h_load_2 = load i10 %V_h_addr_2

]]></Node>
<StgValue><ssdm name="V_h_load_2"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:87 %V_h_load_3 = load i10 %V_h_addr_3

]]></Node>
<StgValue><ssdm name="V_h_load_3"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:90 %V_h_load_4 = load i10 %V_h_addr_4

]]></Node>
<StgValue><ssdm name="V_h_load_4"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:93 %V_h_load_5 = load i10 %V_h_addr_5

]]></Node>
<StgValue><ssdm name="V_h_load_5"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:96 %V_h_load_6 = load i10 %V_h_addr_6

]]></Node>
<StgValue><ssdm name="V_h_load_6"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:99 %V_h_load_7 = load i10 %V_h_addr_7

]]></Node>
<StgValue><ssdm name="V_h_load_7"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:102 %V_h_load_8 = load i10 %V_h_addr_8

]]></Node>
<StgValue><ssdm name="V_h_load_8"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:105 %V_h_load_9 = load i10 %V_h_addr_9

]]></Node>
<StgValue><ssdm name="V_h_load_9"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:108 %V_h_load_10 = load i10 %V_h_addr_10

]]></Node>
<StgValue><ssdm name="V_h_load_10"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:111 %V_h_load_11 = load i10 %V_h_addr_11

]]></Node>
<StgValue><ssdm name="V_h_load_11"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="152" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:79 %v6 = fmul i32 %v79_0_load, i32 %V_h_load

]]></Node>
<StgValue><ssdm name="v6"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:81 %V_h_load_1 = load i10 %V_h_addr_1

]]></Node>
<StgValue><ssdm name="V_h_load_1"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:87 %V_h_load_3 = load i10 %V_h_addr_3

]]></Node>
<StgValue><ssdm name="V_h_load_3"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:93 %V_h_load_5 = load i10 %V_h_addr_5

]]></Node>
<StgValue><ssdm name="V_h_load_5"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:99 %V_h_load_7 = load i10 %V_h_addr_7

]]></Node>
<StgValue><ssdm name="V_h_load_7"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:105 %V_h_load_9 = load i10 %V_h_addr_9

]]></Node>
<StgValue><ssdm name="V_h_load_9"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:111 %V_h_load_11 = load i10 %V_h_addr_11

]]></Node>
<StgValue><ssdm name="V_h_load_11"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="159" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:79 %v6 = fmul i32 %v79_0_load, i32 %V_h_load

]]></Node>
<StgValue><ssdm name="v6"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc44.i41:8 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln119_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc44.i41:73 %empty_364 = add i10 %tmp_s, i10 %zext_ln123

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="10">
<![CDATA[
for.inc44.i41:74 %p_cast = zext i10 %empty_364

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:75 %v80_addr = getelementptr i32 %v80, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="v80_addr"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:77 %v80_load = load i10 %v80_addr

]]></Node>
<StgValue><ssdm name="v80_load"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:79 %v6 = fmul i32 %v79_0_load, i32 %V_h_load

]]></Node>
<StgValue><ssdm name="v6"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:12 %v79_1_addr = getelementptr i32 %v79_1, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="v79_1_addr"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:13 %v79_1_load = load i4 %v79_1_addr

]]></Node>
<StgValue><ssdm name="v79_1_load"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="10">
<![CDATA[
for.inc44.i41:77 %v80_load = load i10 %v80_addr

]]></Node>
<StgValue><ssdm name="v80_load"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:79 %v6 = fmul i32 %v79_0_load, i32 %V_h_load

]]></Node>
<StgValue><ssdm name="v6"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="170" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:13 %v79_1_load = load i4 %v79_1_addr

]]></Node>
<StgValue><ssdm name="v79_1_load"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:80 %v7 = fadd i32 %v80_load, i32 %v6

]]></Node>
<StgValue><ssdm name="v7"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="172" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:80 %v7 = fadd i32 %v80_load, i32 %v6

]]></Node>
<StgValue><ssdm name="v7"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:82 %v62_1 = fmul i32 %v79_1_load, i32 %V_h_load_1

]]></Node>
<StgValue><ssdm name="v62_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="174" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:80 %v7 = fadd i32 %v80_load, i32 %v6

]]></Node>
<StgValue><ssdm name="v7"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:82 %v62_1 = fmul i32 %v79_1_load, i32 %V_h_load_1

]]></Node>
<StgValue><ssdm name="v62_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="176" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:80 %v7 = fadd i32 %v80_load, i32 %v6

]]></Node>
<StgValue><ssdm name="v7"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:82 %v62_1 = fmul i32 %v79_1_load, i32 %V_h_load_1

]]></Node>
<StgValue><ssdm name="v62_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:14 %v79_2_addr = getelementptr i32 %v79_2, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="v79_2_addr"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:15 %v79_2_load = load i4 %v79_2_addr

]]></Node>
<StgValue><ssdm name="v79_2_load"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:80 %v7 = fadd i32 %v80_load, i32 %v6

]]></Node>
<StgValue><ssdm name="v7"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:82 %v62_1 = fmul i32 %v79_1_load, i32 %V_h_load_1

]]></Node>
<StgValue><ssdm name="v62_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="182" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:15 %v79_2_load = load i4 %v79_2_addr

]]></Node>
<StgValue><ssdm name="v79_2_load"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:83 %v64_1 = fadd i32 %v7, i32 %v62_1

]]></Node>
<StgValue><ssdm name="v64_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="184" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:83 %v64_1 = fadd i32 %v7, i32 %v62_1

]]></Node>
<StgValue><ssdm name="v64_1"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:85 %v62_2 = fmul i32 %v79_2_load, i32 %V_h_load_2

]]></Node>
<StgValue><ssdm name="v62_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="186" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:83 %v64_1 = fadd i32 %v7, i32 %v62_1

]]></Node>
<StgValue><ssdm name="v64_1"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:85 %v62_2 = fmul i32 %v79_2_load, i32 %V_h_load_2

]]></Node>
<StgValue><ssdm name="v62_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="188" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:83 %v64_1 = fadd i32 %v7, i32 %v62_1

]]></Node>
<StgValue><ssdm name="v64_1"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:85 %v62_2 = fmul i32 %v79_2_load, i32 %V_h_load_2

]]></Node>
<StgValue><ssdm name="v62_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="190" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:16 %v79_3_addr = getelementptr i32 %v79_3, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="v79_3_addr"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:17 %v79_3_load = load i4 %v79_3_addr

]]></Node>
<StgValue><ssdm name="v79_3_load"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:83 %v64_1 = fadd i32 %v7, i32 %v62_1

]]></Node>
<StgValue><ssdm name="v64_1"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:85 %v62_2 = fmul i32 %v79_2_load, i32 %V_h_load_2

]]></Node>
<StgValue><ssdm name="v62_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="194" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:17 %v79_3_load = load i4 %v79_3_addr

]]></Node>
<StgValue><ssdm name="v79_3_load"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:86 %v64_2 = fadd i32 %v64_1, i32 %v62_2

]]></Node>
<StgValue><ssdm name="v64_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="196" st_id="18" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:86 %v64_2 = fadd i32 %v64_1, i32 %v62_2

]]></Node>
<StgValue><ssdm name="v64_2"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:88 %v62_3 = fmul i32 %v79_3_load, i32 %V_h_load_3

]]></Node>
<StgValue><ssdm name="v62_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="198" st_id="19" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:86 %v64_2 = fadd i32 %v64_1, i32 %v62_2

]]></Node>
<StgValue><ssdm name="v64_2"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:88 %v62_3 = fmul i32 %v79_3_load, i32 %V_h_load_3

]]></Node>
<StgValue><ssdm name="v62_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="200" st_id="20" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:86 %v64_2 = fadd i32 %v64_1, i32 %v62_2

]]></Node>
<StgValue><ssdm name="v64_2"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:88 %v62_3 = fmul i32 %v79_3_load, i32 %V_h_load_3

]]></Node>
<StgValue><ssdm name="v62_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="202" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:18 %v79_4_addr = getelementptr i32 %v79_4, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="v79_4_addr"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:19 %v79_4_load = load i4 %v79_4_addr

]]></Node>
<StgValue><ssdm name="v79_4_load"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:86 %v64_2 = fadd i32 %v64_1, i32 %v62_2

]]></Node>
<StgValue><ssdm name="v64_2"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:88 %v62_3 = fmul i32 %v79_3_load, i32 %V_h_load_3

]]></Node>
<StgValue><ssdm name="v62_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="206" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:19 %v79_4_load = load i4 %v79_4_addr

]]></Node>
<StgValue><ssdm name="v79_4_load"/></StgValue>
</operation>

<operation id="207" st_id="22" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:89 %v64_3 = fadd i32 %v64_2, i32 %v62_3

]]></Node>
<StgValue><ssdm name="v64_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="208" st_id="23" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:89 %v64_3 = fadd i32 %v64_2, i32 %v62_3

]]></Node>
<StgValue><ssdm name="v64_3"/></StgValue>
</operation>

<operation id="209" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:91 %v62_4 = fmul i32 %v79_4_load, i32 %V_h_load_4

]]></Node>
<StgValue><ssdm name="v62_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="210" st_id="24" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:89 %v64_3 = fadd i32 %v64_2, i32 %v62_3

]]></Node>
<StgValue><ssdm name="v64_3"/></StgValue>
</operation>

<operation id="211" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:91 %v62_4 = fmul i32 %v79_4_load, i32 %V_h_load_4

]]></Node>
<StgValue><ssdm name="v62_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="212" st_id="25" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:89 %v64_3 = fadd i32 %v64_2, i32 %v62_3

]]></Node>
<StgValue><ssdm name="v64_3"/></StgValue>
</operation>

<operation id="213" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:91 %v62_4 = fmul i32 %v79_4_load, i32 %V_h_load_4

]]></Node>
<StgValue><ssdm name="v62_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="214" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:20 %v79_5_addr = getelementptr i32 %v79_5, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="v79_5_addr"/></StgValue>
</operation>

<operation id="215" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:21 %v79_5_load = load i4 %v79_5_addr

]]></Node>
<StgValue><ssdm name="v79_5_load"/></StgValue>
</operation>

<operation id="216" st_id="26" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:89 %v64_3 = fadd i32 %v64_2, i32 %v62_3

]]></Node>
<StgValue><ssdm name="v64_3"/></StgValue>
</operation>

<operation id="217" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:91 %v62_4 = fmul i32 %v79_4_load, i32 %V_h_load_4

]]></Node>
<StgValue><ssdm name="v62_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="218" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:21 %v79_5_load = load i4 %v79_5_addr

]]></Node>
<StgValue><ssdm name="v79_5_load"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:92 %v64_4 = fadd i32 %v64_3, i32 %v62_4

]]></Node>
<StgValue><ssdm name="v64_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="220" st_id="28" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:92 %v64_4 = fadd i32 %v64_3, i32 %v62_4

]]></Node>
<StgValue><ssdm name="v64_4"/></StgValue>
</operation>

<operation id="221" st_id="28" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:94 %v62_5 = fmul i32 %v79_5_load, i32 %V_h_load_5

]]></Node>
<StgValue><ssdm name="v62_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="222" st_id="29" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:92 %v64_4 = fadd i32 %v64_3, i32 %v62_4

]]></Node>
<StgValue><ssdm name="v64_4"/></StgValue>
</operation>

<operation id="223" st_id="29" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:94 %v62_5 = fmul i32 %v79_5_load, i32 %V_h_load_5

]]></Node>
<StgValue><ssdm name="v62_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="224" st_id="30" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:92 %v64_4 = fadd i32 %v64_3, i32 %v62_4

]]></Node>
<StgValue><ssdm name="v64_4"/></StgValue>
</operation>

<operation id="225" st_id="30" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:94 %v62_5 = fmul i32 %v79_5_load, i32 %V_h_load_5

]]></Node>
<StgValue><ssdm name="v62_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="226" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:22 %v79_6_addr = getelementptr i32 %v79_6, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="v79_6_addr"/></StgValue>
</operation>

<operation id="227" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:23 %v79_6_load = load i4 %v79_6_addr

]]></Node>
<StgValue><ssdm name="v79_6_load"/></StgValue>
</operation>

<operation id="228" st_id="31" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:92 %v64_4 = fadd i32 %v64_3, i32 %v62_4

]]></Node>
<StgValue><ssdm name="v64_4"/></StgValue>
</operation>

<operation id="229" st_id="31" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:94 %v62_5 = fmul i32 %v79_5_load, i32 %V_h_load_5

]]></Node>
<StgValue><ssdm name="v62_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="230" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:23 %v79_6_load = load i4 %v79_6_addr

]]></Node>
<StgValue><ssdm name="v79_6_load"/></StgValue>
</operation>

<operation id="231" st_id="32" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:95 %v64_5 = fadd i32 %v64_4, i32 %v62_5

]]></Node>
<StgValue><ssdm name="v64_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="232" st_id="33" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:95 %v64_5 = fadd i32 %v64_4, i32 %v62_5

]]></Node>
<StgValue><ssdm name="v64_5"/></StgValue>
</operation>

<operation id="233" st_id="33" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:97 %v62_6 = fmul i32 %v79_6_load, i32 %V_h_load_6

]]></Node>
<StgValue><ssdm name="v62_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="234" st_id="34" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:95 %v64_5 = fadd i32 %v64_4, i32 %v62_5

]]></Node>
<StgValue><ssdm name="v64_5"/></StgValue>
</operation>

<operation id="235" st_id="34" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:97 %v62_6 = fmul i32 %v79_6_load, i32 %V_h_load_6

]]></Node>
<StgValue><ssdm name="v62_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="236" st_id="35" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:95 %v64_5 = fadd i32 %v64_4, i32 %v62_5

]]></Node>
<StgValue><ssdm name="v64_5"/></StgValue>
</operation>

<operation id="237" st_id="35" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:97 %v62_6 = fmul i32 %v79_6_load, i32 %V_h_load_6

]]></Node>
<StgValue><ssdm name="v62_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="238" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:24 %v79_7_addr = getelementptr i32 %v79_7, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="v79_7_addr"/></StgValue>
</operation>

<operation id="239" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:25 %v79_7_load = load i4 %v79_7_addr

]]></Node>
<StgValue><ssdm name="v79_7_load"/></StgValue>
</operation>

<operation id="240" st_id="36" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:95 %v64_5 = fadd i32 %v64_4, i32 %v62_5

]]></Node>
<StgValue><ssdm name="v64_5"/></StgValue>
</operation>

<operation id="241" st_id="36" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:97 %v62_6 = fmul i32 %v79_6_load, i32 %V_h_load_6

]]></Node>
<StgValue><ssdm name="v62_6"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="242" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:25 %v79_7_load = load i4 %v79_7_addr

]]></Node>
<StgValue><ssdm name="v79_7_load"/></StgValue>
</operation>

<operation id="243" st_id="37" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:98 %v64_6 = fadd i32 %v64_5, i32 %v62_6

]]></Node>
<StgValue><ssdm name="v64_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="244" st_id="38" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:98 %v64_6 = fadd i32 %v64_5, i32 %v62_6

]]></Node>
<StgValue><ssdm name="v64_6"/></StgValue>
</operation>

<operation id="245" st_id="38" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:100 %v62_7 = fmul i32 %v79_7_load, i32 %V_h_load_7

]]></Node>
<StgValue><ssdm name="v62_7"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="246" st_id="39" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:98 %v64_6 = fadd i32 %v64_5, i32 %v62_6

]]></Node>
<StgValue><ssdm name="v64_6"/></StgValue>
</operation>

<operation id="247" st_id="39" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:100 %v62_7 = fmul i32 %v79_7_load, i32 %V_h_load_7

]]></Node>
<StgValue><ssdm name="v62_7"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="248" st_id="40" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:98 %v64_6 = fadd i32 %v64_5, i32 %v62_6

]]></Node>
<StgValue><ssdm name="v64_6"/></StgValue>
</operation>

<operation id="249" st_id="40" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:100 %v62_7 = fmul i32 %v79_7_load, i32 %V_h_load_7

]]></Node>
<StgValue><ssdm name="v62_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="250" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:26 %v79_8_addr = getelementptr i32 %v79_8, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="v79_8_addr"/></StgValue>
</operation>

<operation id="251" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:27 %v79_8_load = load i4 %v79_8_addr

]]></Node>
<StgValue><ssdm name="v79_8_load"/></StgValue>
</operation>

<operation id="252" st_id="41" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:98 %v64_6 = fadd i32 %v64_5, i32 %v62_6

]]></Node>
<StgValue><ssdm name="v64_6"/></StgValue>
</operation>

<operation id="253" st_id="41" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:100 %v62_7 = fmul i32 %v79_7_load, i32 %V_h_load_7

]]></Node>
<StgValue><ssdm name="v62_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="254" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:27 %v79_8_load = load i4 %v79_8_addr

]]></Node>
<StgValue><ssdm name="v79_8_load"/></StgValue>
</operation>

<operation id="255" st_id="42" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:101 %v64_7 = fadd i32 %v64_6, i32 %v62_7

]]></Node>
<StgValue><ssdm name="v64_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="256" st_id="43" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:101 %v64_7 = fadd i32 %v64_6, i32 %v62_7

]]></Node>
<StgValue><ssdm name="v64_7"/></StgValue>
</operation>

<operation id="257" st_id="43" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:103 %v62_8 = fmul i32 %v79_8_load, i32 %V_h_load_8

]]></Node>
<StgValue><ssdm name="v62_8"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="258" st_id="44" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:101 %v64_7 = fadd i32 %v64_6, i32 %v62_7

]]></Node>
<StgValue><ssdm name="v64_7"/></StgValue>
</operation>

<operation id="259" st_id="44" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:103 %v62_8 = fmul i32 %v79_8_load, i32 %V_h_load_8

]]></Node>
<StgValue><ssdm name="v62_8"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="260" st_id="45" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:101 %v64_7 = fadd i32 %v64_6, i32 %v62_7

]]></Node>
<StgValue><ssdm name="v64_7"/></StgValue>
</operation>

<operation id="261" st_id="45" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:103 %v62_8 = fmul i32 %v79_8_load, i32 %V_h_load_8

]]></Node>
<StgValue><ssdm name="v62_8"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="262" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:28 %v79_9_addr = getelementptr i32 %v79_9, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="v79_9_addr"/></StgValue>
</operation>

<operation id="263" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:29 %v79_9_load = load i4 %v79_9_addr

]]></Node>
<StgValue><ssdm name="v79_9_load"/></StgValue>
</operation>

<operation id="264" st_id="46" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:101 %v64_7 = fadd i32 %v64_6, i32 %v62_7

]]></Node>
<StgValue><ssdm name="v64_7"/></StgValue>
</operation>

<operation id="265" st_id="46" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:103 %v62_8 = fmul i32 %v79_8_load, i32 %V_h_load_8

]]></Node>
<StgValue><ssdm name="v62_8"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="266" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:29 %v79_9_load = load i4 %v79_9_addr

]]></Node>
<StgValue><ssdm name="v79_9_load"/></StgValue>
</operation>

<operation id="267" st_id="47" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:104 %v64_8 = fadd i32 %v64_7, i32 %v62_8

]]></Node>
<StgValue><ssdm name="v64_8"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="268" st_id="48" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:104 %v64_8 = fadd i32 %v64_7, i32 %v62_8

]]></Node>
<StgValue><ssdm name="v64_8"/></StgValue>
</operation>

<operation id="269" st_id="48" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:106 %v62_9 = fmul i32 %v79_9_load, i32 %V_h_load_9

]]></Node>
<StgValue><ssdm name="v62_9"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="270" st_id="49" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:104 %v64_8 = fadd i32 %v64_7, i32 %v62_8

]]></Node>
<StgValue><ssdm name="v64_8"/></StgValue>
</operation>

<operation id="271" st_id="49" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:106 %v62_9 = fmul i32 %v79_9_load, i32 %V_h_load_9

]]></Node>
<StgValue><ssdm name="v62_9"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="272" st_id="50" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:104 %v64_8 = fadd i32 %v64_7, i32 %v62_8

]]></Node>
<StgValue><ssdm name="v64_8"/></StgValue>
</operation>

<operation id="273" st_id="50" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:106 %v62_9 = fmul i32 %v79_9_load, i32 %V_h_load_9

]]></Node>
<StgValue><ssdm name="v62_9"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="274" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:30 %v79_10_addr = getelementptr i32 %v79_10, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="v79_10_addr"/></StgValue>
</operation>

<operation id="275" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:31 %v79_10_load = load i4 %v79_10_addr

]]></Node>
<StgValue><ssdm name="v79_10_load"/></StgValue>
</operation>

<operation id="276" st_id="51" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:104 %v64_8 = fadd i32 %v64_7, i32 %v62_8

]]></Node>
<StgValue><ssdm name="v64_8"/></StgValue>
</operation>

<operation id="277" st_id="51" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:106 %v62_9 = fmul i32 %v79_9_load, i32 %V_h_load_9

]]></Node>
<StgValue><ssdm name="v62_9"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="278" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:31 %v79_10_load = load i4 %v79_10_addr

]]></Node>
<StgValue><ssdm name="v79_10_load"/></StgValue>
</operation>

<operation id="279" st_id="52" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:107 %v64_9 = fadd i32 %v64_8, i32 %v62_9

]]></Node>
<StgValue><ssdm name="v64_9"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="280" st_id="53" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:107 %v64_9 = fadd i32 %v64_8, i32 %v62_9

]]></Node>
<StgValue><ssdm name="v64_9"/></StgValue>
</operation>

<operation id="281" st_id="53" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:109 %v62_s = fmul i32 %v79_10_load, i32 %V_h_load_10

]]></Node>
<StgValue><ssdm name="v62_s"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="282" st_id="54" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:107 %v64_9 = fadd i32 %v64_8, i32 %v62_9

]]></Node>
<StgValue><ssdm name="v64_9"/></StgValue>
</operation>

<operation id="283" st_id="54" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:109 %v62_s = fmul i32 %v79_10_load, i32 %V_h_load_10

]]></Node>
<StgValue><ssdm name="v62_s"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="284" st_id="55" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:107 %v64_9 = fadd i32 %v64_8, i32 %v62_9

]]></Node>
<StgValue><ssdm name="v64_9"/></StgValue>
</operation>

<operation id="285" st_id="55" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:109 %v62_s = fmul i32 %v79_10_load, i32 %V_h_load_10

]]></Node>
<StgValue><ssdm name="v62_s"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="286" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc44.i41:32 %v79_11_addr = getelementptr i32 %v79_11, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="v79_11_addr"/></StgValue>
</operation>

<operation id="287" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:33 %v79_11_load = load i4 %v79_11_addr

]]></Node>
<StgValue><ssdm name="v79_11_load"/></StgValue>
</operation>

<operation id="288" st_id="56" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:107 %v64_9 = fadd i32 %v64_8, i32 %v62_9

]]></Node>
<StgValue><ssdm name="v64_9"/></StgValue>
</operation>

<operation id="289" st_id="56" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:109 %v62_s = fmul i32 %v79_10_load, i32 %V_h_load_10

]]></Node>
<StgValue><ssdm name="v62_s"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="290" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="4">
<![CDATA[
for.inc44.i41:33 %v79_11_load = load i4 %v79_11_addr

]]></Node>
<StgValue><ssdm name="v79_11_load"/></StgValue>
</operation>

<operation id="291" st_id="57" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:110 %v64_s = fadd i32 %v64_9, i32 %v62_s

]]></Node>
<StgValue><ssdm name="v64_s"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="292" st_id="58" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:110 %v64_s = fadd i32 %v64_9, i32 %v62_s

]]></Node>
<StgValue><ssdm name="v64_s"/></StgValue>
</operation>

<operation id="293" st_id="58" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:112 %v62_10 = fmul i32 %v79_11_load, i32 %V_h_load_11

]]></Node>
<StgValue><ssdm name="v62_10"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="294" st_id="59" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:110 %v64_s = fadd i32 %v64_9, i32 %v62_s

]]></Node>
<StgValue><ssdm name="v64_s"/></StgValue>
</operation>

<operation id="295" st_id="59" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:112 %v62_10 = fmul i32 %v79_11_load, i32 %V_h_load_11

]]></Node>
<StgValue><ssdm name="v62_10"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="296" st_id="60" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:110 %v64_s = fadd i32 %v64_9, i32 %v62_s

]]></Node>
<StgValue><ssdm name="v64_s"/></StgValue>
</operation>

<operation id="297" st_id="60" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:112 %v62_10 = fmul i32 %v79_11_load, i32 %V_h_load_11

]]></Node>
<StgValue><ssdm name="v62_10"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="298" st_id="61" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:110 %v64_s = fadd i32 %v64_9, i32 %v62_s

]]></Node>
<StgValue><ssdm name="v64_s"/></StgValue>
</operation>

<operation id="299" st_id="61" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:112 %v62_10 = fmul i32 %v79_11_load, i32 %V_h_load_11

]]></Node>
<StgValue><ssdm name="v62_10"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="300" st_id="62" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:113 %v64_10 = fadd i32 %v64_s, i32 %v62_10

]]></Node>
<StgValue><ssdm name="v64_10"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="301" st_id="63" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:113 %v64_10 = fadd i32 %v64_s, i32 %v62_10

]]></Node>
<StgValue><ssdm name="v64_10"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="302" st_id="64" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:113 %v64_10 = fadd i32 %v64_s, i32 %v62_10

]]></Node>
<StgValue><ssdm name="v64_10"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="303" st_id="65" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:113 %v64_10 = fadd i32 %v64_s, i32 %v62_10

]]></Node>
<StgValue><ssdm name="v64_10"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="304" st_id="66" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc44.i41:113 %v64_10 = fadd i32 %v64_s, i32 %v62_10

]]></Node>
<StgValue><ssdm name="v64_10"/></StgValue>
</operation>

<operation id="311" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0">
<![CDATA[
for.inc63.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="305" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44.i41:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i6_l_j6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="306" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc44.i41:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="307" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc44.i41:34 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="308" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc44.i41:76 %specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln120"/></StgValue>
</operation>

<operation id="309" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc44.i41:114 %store_ln125 = store i32 %v64_10, i10 %v80_addr

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="310" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
for.inc44.i41:119 %br_ln120 = br void %l_S_k_0_k2.i

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
