<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___c_m_s_i_s___m_p_u" xml:lang="en-US">
<title>Memory Protection Unit (MPU)</title>
<indexterm><primary>Memory Protection Unit (MPU)</primary></indexterm>
<para>

<para>Type definitions for the Memory Protection Unit (MPU) </para>
 
</para>
Collaboration diagram for Memory Protection Unit (MPU):<para>
    <informalfigure>
        <mediaobject>
            <imageobject>
                <imagedata width="50%" align="center" valign="middle" scalefit="0" fileref="group___c_m_s_i_s___m_p_u.png"></imagedata>
            </imageobject>
        </mediaobject>
    </informalfigure>
</para>
<simplesect>
    <title>Topics    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s___f_p_u">Floating Point Unit (FPU)</link></para>

<para>Type definitions for the Floating Point Unit (FPU) </para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Data Structures    </title>
        <itemizedlist>
            <listitem><para>struct <link linkend="_struct_m_p_u___type">MPU_Type</link></para>

<para>Structure type to access the Memory Protection Unit (MPU). </para>
</listitem>
        </itemizedlist>
</simplesect>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca">MPU_TYPE_RALIASES</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39">MPU_TYPE_IREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb">MPU_TYPE_DREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59">MPU_TYPE_SEPARATE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436">MPU_CTRL_PRIVDEFENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69">MPU_CTRL_HFNMIENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844">MPU_CTRL_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7">MPU_RNR_REGION_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57f2217a12342e8e43c7ad6949a9a65b">MPU_RBAR_BASE_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa014b1c92266313a3c1dc06e37e39aef">MPU_RBAR_SH_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76c759e3484530af0b2806ecf0018f75">MPU_RBAR_AP_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae960690ad7849b21e6cd0c414075de1b">MPU_RBAR_XN_Msk</link>&#160;&#160;&#160;(01UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9612abff664c827b36844fe42d8ee5cb">MPU_RLAR_LIMIT_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ac20d186a58cc39a8d02a554d0868d">MPU_RLAR_AttrIndx_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1da1b8c76ac4a21ee44dbe8268073dd">MPU_RLAR_EN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5a9f9bf61bdc2bf932970a6f0378c7fc">MPU_MAIR0_Attr3_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga792fd9b5260e10a348b0dd18e7b9a472">MPU_MAIR0_Attr2_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad37d6c2dfb8c4cf021ee82c684a49341">MPU_MAIR0_Attr1_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad2645cc6f128fba98c4f48d17ec87240">MPU_MAIR0_Attr0_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7a7185c2e2310cbded1dc283be1ff978">MPU_MAIR1_Attr7_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1fa6a921353d54a3944fbd40158c0e5">MPU_MAIR1_Attr6_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7b5a202e005a9b5a128eb0254ec2a36d">MPU_MAIR1_Attr5_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga97babc3255f7fd366436d0e7eb29f64d">MPU_MAIR1_Attr4_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca">MPU_TYPE_RALIASES</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39">MPU_TYPE_IREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb">MPU_TYPE_DREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59">MPU_TYPE_SEPARATE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436">MPU_CTRL_PRIVDEFENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69">MPU_CTRL_HFNMIENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844">MPU_CTRL_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7">MPU_RNR_REGION_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57f2217a12342e8e43c7ad6949a9a65b">MPU_RBAR_BASE_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa014b1c92266313a3c1dc06e37e39aef">MPU_RBAR_SH_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76c759e3484530af0b2806ecf0018f75">MPU_RBAR_AP_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae960690ad7849b21e6cd0c414075de1b">MPU_RBAR_XN_Msk</link>&#160;&#160;&#160;(01UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9612abff664c827b36844fe42d8ee5cb">MPU_RLAR_LIMIT_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ac20d186a58cc39a8d02a554d0868d">MPU_RLAR_AttrIndx_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1da1b8c76ac4a21ee44dbe8268073dd">MPU_RLAR_EN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5a9f9bf61bdc2bf932970a6f0378c7fc">MPU_MAIR0_Attr3_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga792fd9b5260e10a348b0dd18e7b9a472">MPU_MAIR0_Attr2_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad37d6c2dfb8c4cf021ee82c684a49341">MPU_MAIR0_Attr1_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad2645cc6f128fba98c4f48d17ec87240">MPU_MAIR0_Attr0_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7a7185c2e2310cbded1dc283be1ff978">MPU_MAIR1_Attr7_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1fa6a921353d54a3944fbd40158c0e5">MPU_MAIR1_Attr6_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7b5a202e005a9b5a128eb0254ec2a36d">MPU_MAIR1_Attr5_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga97babc3255f7fd366436d0e7eb29f64d">MPU_MAIR1_Attr4_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca">MPU_TYPE_RALIASES</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39">MPU_TYPE_IREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb">MPU_TYPE_DREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59">MPU_TYPE_SEPARATE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436">MPU_CTRL_PRIVDEFENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69">MPU_CTRL_HFNMIENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844">MPU_CTRL_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7">MPU_RNR_REGION_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57f2217a12342e8e43c7ad6949a9a65b">MPU_RBAR_BASE_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa014b1c92266313a3c1dc06e37e39aef">MPU_RBAR_SH_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76c759e3484530af0b2806ecf0018f75">MPU_RBAR_AP_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae960690ad7849b21e6cd0c414075de1b">MPU_RBAR_XN_Msk</link>&#160;&#160;&#160;(01UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9612abff664c827b36844fe42d8ee5cb">MPU_RLAR_LIMIT_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ac20d186a58cc39a8d02a554d0868d">MPU_RLAR_AttrIndx_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1da1b8c76ac4a21ee44dbe8268073dd">MPU_RLAR_EN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5a9f9bf61bdc2bf932970a6f0378c7fc">MPU_MAIR0_Attr3_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga792fd9b5260e10a348b0dd18e7b9a472">MPU_MAIR0_Attr2_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad37d6c2dfb8c4cf021ee82c684a49341">MPU_MAIR0_Attr1_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad2645cc6f128fba98c4f48d17ec87240">MPU_MAIR0_Attr0_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7a7185c2e2310cbded1dc283be1ff978">MPU_MAIR1_Attr7_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1fa6a921353d54a3944fbd40158c0e5">MPU_MAIR1_Attr6_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7b5a202e005a9b5a128eb0254ec2a36d">MPU_MAIR1_Attr5_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga97babc3255f7fd366436d0e7eb29f64d">MPU_MAIR1_Attr4_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca">MPU_TYPE_RALIASES</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39">MPU_TYPE_IREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb">MPU_TYPE_DREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59">MPU_TYPE_SEPARATE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436">MPU_CTRL_PRIVDEFENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69">MPU_CTRL_HFNMIENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844">MPU_CTRL_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7">MPU_RNR_REGION_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca">MPU_TYPE_RALIASES</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39">MPU_TYPE_IREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb">MPU_TYPE_DREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59">MPU_TYPE_SEPARATE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436">MPU_CTRL_PRIVDEFENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69">MPU_CTRL_HFNMIENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844">MPU_CTRL_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7">MPU_RNR_REGION_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57f2217a12342e8e43c7ad6949a9a65b">MPU_RBAR_BASE_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa014b1c92266313a3c1dc06e37e39aef">MPU_RBAR_SH_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76c759e3484530af0b2806ecf0018f75">MPU_RBAR_AP_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae960690ad7849b21e6cd0c414075de1b">MPU_RBAR_XN_Msk</link>&#160;&#160;&#160;(01UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9612abff664c827b36844fe42d8ee5cb">MPU_RLAR_LIMIT_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ac20d186a58cc39a8d02a554d0868d">MPU_RLAR_AttrIndx_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1da1b8c76ac4a21ee44dbe8268073dd">MPU_RLAR_EN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5a9f9bf61bdc2bf932970a6f0378c7fc">MPU_MAIR0_Attr3_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga792fd9b5260e10a348b0dd18e7b9a472">MPU_MAIR0_Attr2_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad37d6c2dfb8c4cf021ee82c684a49341">MPU_MAIR0_Attr1_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad2645cc6f128fba98c4f48d17ec87240">MPU_MAIR0_Attr0_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7a7185c2e2310cbded1dc283be1ff978">MPU_MAIR1_Attr7_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1fa6a921353d54a3944fbd40158c0e5">MPU_MAIR1_Attr6_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7b5a202e005a9b5a128eb0254ec2a36d">MPU_MAIR1_Attr5_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga97babc3255f7fd366436d0e7eb29f64d">MPU_MAIR1_Attr4_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca">MPU_TYPE_RALIASES</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39">MPU_TYPE_IREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb">MPU_TYPE_DREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59">MPU_TYPE_SEPARATE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436">MPU_CTRL_PRIVDEFENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69">MPU_CTRL_HFNMIENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844">MPU_CTRL_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7">MPU_RNR_REGION_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca">MPU_TYPE_RALIASES</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39">MPU_TYPE_IREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb">MPU_TYPE_DREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59">MPU_TYPE_SEPARATE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436">MPU_CTRL_PRIVDEFENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69">MPU_CTRL_HFNMIENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844">MPU_CTRL_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7">MPU_RNR_REGION_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57f2217a12342e8e43c7ad6949a9a65b">MPU_RBAR_BASE_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa014b1c92266313a3c1dc06e37e39aef">MPU_RBAR_SH_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76c759e3484530af0b2806ecf0018f75">MPU_RBAR_AP_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae960690ad7849b21e6cd0c414075de1b">MPU_RBAR_XN_Msk</link>&#160;&#160;&#160;(01UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9612abff664c827b36844fe42d8ee5cb">MPU_RLAR_LIMIT_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ac20d186a58cc39a8d02a554d0868d">MPU_RLAR_AttrIndx_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1da1b8c76ac4a21ee44dbe8268073dd">MPU_RLAR_EN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5a9f9bf61bdc2bf932970a6f0378c7fc">MPU_MAIR0_Attr3_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga792fd9b5260e10a348b0dd18e7b9a472">MPU_MAIR0_Attr2_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad37d6c2dfb8c4cf021ee82c684a49341">MPU_MAIR0_Attr1_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad2645cc6f128fba98c4f48d17ec87240">MPU_MAIR0_Attr0_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7a7185c2e2310cbded1dc283be1ff978">MPU_MAIR1_Attr7_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1fa6a921353d54a3944fbd40158c0e5">MPU_MAIR1_Attr6_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7b5a202e005a9b5a128eb0254ec2a36d">MPU_MAIR1_Attr5_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga97babc3255f7fd366436d0e7eb29f64d">MPU_MAIR1_Attr4_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca">MPU_TYPE_RALIASES</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39">MPU_TYPE_IREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb">MPU_TYPE_DREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59">MPU_TYPE_SEPARATE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436">MPU_CTRL_PRIVDEFENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69">MPU_CTRL_HFNMIENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844">MPU_CTRL_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7">MPU_RNR_REGION_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57f2217a12342e8e43c7ad6949a9a65b">MPU_RBAR_BASE_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa014b1c92266313a3c1dc06e37e39aef">MPU_RBAR_SH_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76c759e3484530af0b2806ecf0018f75">MPU_RBAR_AP_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae960690ad7849b21e6cd0c414075de1b">MPU_RBAR_XN_Msk</link>&#160;&#160;&#160;(01UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9612abff664c827b36844fe42d8ee5cb">MPU_RLAR_LIMIT_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ac20d186a58cc39a8d02a554d0868d">MPU_RLAR_AttrIndx_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1da1b8c76ac4a21ee44dbe8268073dd">MPU_RLAR_EN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5a9f9bf61bdc2bf932970a6f0378c7fc">MPU_MAIR0_Attr3_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga792fd9b5260e10a348b0dd18e7b9a472">MPU_MAIR0_Attr2_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad37d6c2dfb8c4cf021ee82c684a49341">MPU_MAIR0_Attr1_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad2645cc6f128fba98c4f48d17ec87240">MPU_MAIR0_Attr0_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7a7185c2e2310cbded1dc283be1ff978">MPU_MAIR1_Attr7_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1fa6a921353d54a3944fbd40158c0e5">MPU_MAIR1_Attr6_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7b5a202e005a9b5a128eb0254ec2a36d">MPU_MAIR1_Attr5_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga97babc3255f7fd366436d0e7eb29f64d">MPU_MAIR1_Attr4_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca">MPU_TYPE_RALIASES</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39">MPU_TYPE_IREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb">MPU_TYPE_DREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59">MPU_TYPE_SEPARATE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436">MPU_CTRL_PRIVDEFENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69">MPU_CTRL_HFNMIENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844">MPU_CTRL_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7">MPU_RNR_REGION_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca">MPU_TYPE_RALIASES</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39">MPU_TYPE_IREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb">MPU_TYPE_DREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59">MPU_TYPE_SEPARATE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436">MPU_CTRL_PRIVDEFENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69">MPU_CTRL_HFNMIENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844">MPU_CTRL_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7">MPU_RNR_REGION_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57f2217a12342e8e43c7ad6949a9a65b">MPU_RBAR_BASE_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa014b1c92266313a3c1dc06e37e39aef">MPU_RBAR_SH_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76c759e3484530af0b2806ecf0018f75">MPU_RBAR_AP_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae960690ad7849b21e6cd0c414075de1b">MPU_RBAR_XN_Msk</link>&#160;&#160;&#160;(01UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9612abff664c827b36844fe42d8ee5cb">MPU_RLAR_LIMIT_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ac20d186a58cc39a8d02a554d0868d">MPU_RLAR_AttrIndx_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1da1b8c76ac4a21ee44dbe8268073dd">MPU_RLAR_EN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5a9f9bf61bdc2bf932970a6f0378c7fc">MPU_MAIR0_Attr3_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga792fd9b5260e10a348b0dd18e7b9a472">MPU_MAIR0_Attr2_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad37d6c2dfb8c4cf021ee82c684a49341">MPU_MAIR0_Attr1_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad2645cc6f128fba98c4f48d17ec87240">MPU_MAIR0_Attr0_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7a7185c2e2310cbded1dc283be1ff978">MPU_MAIR1_Attr7_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1fa6a921353d54a3944fbd40158c0e5">MPU_MAIR1_Attr6_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7b5a202e005a9b5a128eb0254ec2a36d">MPU_MAIR1_Attr5_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga97babc3255f7fd366436d0e7eb29f64d">MPU_MAIR1_Attr4_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca">MPU_TYPE_RALIASES</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39">MPU_TYPE_IREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb">MPU_TYPE_DREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59">MPU_TYPE_SEPARATE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436">MPU_CTRL_PRIVDEFENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69">MPU_CTRL_HFNMIENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844">MPU_CTRL_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7">MPU_RNR_REGION_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca">MPU_TYPE_RALIASES</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39">MPU_TYPE_IREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb">MPU_TYPE_DREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59">MPU_TYPE_SEPARATE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436">MPU_CTRL_PRIVDEFENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69">MPU_CTRL_HFNMIENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844">MPU_CTRL_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7">MPU_RNR_REGION_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57f2217a12342e8e43c7ad6949a9a65b">MPU_RBAR_BASE_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa014b1c92266313a3c1dc06e37e39aef">MPU_RBAR_SH_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76c759e3484530af0b2806ecf0018f75">MPU_RBAR_AP_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae960690ad7849b21e6cd0c414075de1b">MPU_RBAR_XN_Msk</link>&#160;&#160;&#160;(01UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9612abff664c827b36844fe42d8ee5cb">MPU_RLAR_LIMIT_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ac20d186a58cc39a8d02a554d0868d">MPU_RLAR_AttrIndx_Msk</link>&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1da1b8c76ac4a21ee44dbe8268073dd">MPU_RLAR_EN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5a9f9bf61bdc2bf932970a6f0378c7fc">MPU_MAIR0_Attr3_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga792fd9b5260e10a348b0dd18e7b9a472">MPU_MAIR0_Attr2_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad37d6c2dfb8c4cf021ee82c684a49341">MPU_MAIR0_Attr1_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad2645cc6f128fba98c4f48d17ec87240">MPU_MAIR0_Attr0_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7a7185c2e2310cbded1dc283be1ff978">MPU_MAIR1_Attr7_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1fa6a921353d54a3944fbd40158c0e5">MPU_MAIR1_Attr6_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7b5a202e005a9b5a128eb0254ec2a36d">MPU_MAIR1_Attr5_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga97babc3255f7fd366436d0e7eb29f64d">MPU_MAIR1_Attr4_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39">MPU_TYPE_IREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb">MPU_TYPE_DREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59">MPU_TYPE_SEPARATE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436">MPU_CTRL_PRIVDEFENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69">MPU_CTRL_HFNMIENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844">MPU_CTRL_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7">MPU_RNR_REGION_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39">MPU_TYPE_IREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb">MPU_TYPE_DREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59">MPU_TYPE_SEPARATE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436">MPU_CTRL_PRIVDEFENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69">MPU_CTRL_HFNMIENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844">MPU_CTRL_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7">MPU_RNR_REGION_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca">MPU_TYPE_RALIASES</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39">MPU_TYPE_IREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb">MPU_TYPE_DREGION_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59">MPU_TYPE_SEPARATE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>&#160;&#160;&#160;2U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436">MPU_CTRL_PRIVDEFENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69">MPU_CTRL_HFNMIENA_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844">MPU_CTRL_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7">MPU_RNR_REGION_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga57f2217a12342e8e43c7ad6949a9a65b">MPU_RBAR_BASE_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>&#160;&#160;&#160;3U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa014b1c92266313a3c1dc06e37e39aef">MPU_RBAR_SH_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga76c759e3484530af0b2806ecf0018f75">MPU_RBAR_AP_Msk</link>&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gae960690ad7849b21e6cd0c414075de1b">MPU_RBAR_XN_Msk</link>&#160;&#160;&#160;(01UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9612abff664c827b36844fe42d8ee5cb">MPU_RLAR_LIMIT_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab5ac20d186a58cc39a8d02a554d0868d">MPU_RLAR_AttrIndx_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaf1da1b8c76ac4a21ee44dbe8268073dd">MPU_RLAR_EN_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga5a9f9bf61bdc2bf932970a6f0378c7fc">MPU_MAIR0_Attr3_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga792fd9b5260e10a348b0dd18e7b9a472">MPU_MAIR0_Attr2_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad37d6c2dfb8c4cf021ee82c684a49341">MPU_MAIR0_Attr1_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad2645cc6f128fba98c4f48d17ec87240">MPU_MAIR0_Attr0_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7a7185c2e2310cbded1dc283be1ff978">MPU_MAIR1_Attr7_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa1fa6a921353d54a3944fbd40158c0e5">MPU_MAIR1_Attr6_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga7b5a202e005a9b5a128eb0254ec2a36d">MPU_MAIR1_Attr5_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga97babc3255f7fd366436d0e7eb29f64d">MPU_MAIR1_Attr4_Msk</link>&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4">MPU_RLAR_PXN_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab31b0f2fa24e12ce7a64c7c81f5322a9">MPU_RLAR_PXN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4">MPU_RLAR_PXN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4">MPU_RLAR_PXN_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab31b0f2fa24e12ce7a64c7c81f5322a9">MPU_RLAR_PXN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4">MPU_RLAR_PXN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4">MPU_RLAR_PXN_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab31b0f2fa24e12ce7a64c7c81f5322a9">MPU_RLAR_PXN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4">MPU_RLAR_PXN_Pos</link>)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80">MPU_RBAR_ADDR_Msk</link>&#160;&#160;&#160;(0xFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790">MPU_RBAR_VALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7">MPU_RBAR_REGION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35">MPU_RASR_ATTRS_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e">MPU_RASR_XN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de">MPU_RASR_AP_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e">MPU_RASR_TEX_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361">MPU_RASR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1">MPU_RASR_C_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1">MPU_RASR_B_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05">MPU_RASR_SRD_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298">MPU_RASR_SIZE_Msk</link>&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646">MPU_RASR_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80">MPU_RBAR_ADDR_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790">MPU_RBAR_VALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7">MPU_RBAR_REGION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35">MPU_RASR_ATTRS_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e">MPU_RASR_XN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de">MPU_RASR_AP_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e">MPU_RASR_TEX_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361">MPU_RASR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1">MPU_RASR_C_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1">MPU_RASR_B_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05">MPU_RASR_SRD_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298">MPU_RASR_SIZE_Msk</link>&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646">MPU_RASR_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80">MPU_RBAR_ADDR_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790">MPU_RBAR_VALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7">MPU_RBAR_REGION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35">MPU_RASR_ATTRS_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e">MPU_RASR_XN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de">MPU_RASR_AP_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e">MPU_RASR_TEX_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361">MPU_RASR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1">MPU_RASR_C_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1">MPU_RASR_B_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05">MPU_RASR_SRD_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298">MPU_RASR_SIZE_Msk</link>&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646">MPU_RASR_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80">MPU_RBAR_ADDR_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790">MPU_RBAR_VALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7">MPU_RBAR_REGION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35">MPU_RASR_ATTRS_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e">MPU_RASR_XN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de">MPU_RASR_AP_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e">MPU_RASR_TEX_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361">MPU_RASR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1">MPU_RASR_C_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1">MPU_RASR_B_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05">MPU_RASR_SRD_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298">MPU_RASR_SIZE_Msk</link>&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646">MPU_RASR_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80">MPU_RBAR_ADDR_Msk</link>&#160;&#160;&#160;(0xFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790">MPU_RBAR_VALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7">MPU_RBAR_REGION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35">MPU_RASR_ATTRS_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e">MPU_RASR_XN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de">MPU_RASR_AP_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e">MPU_RASR_TEX_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361">MPU_RASR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1">MPU_RASR_C_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1">MPU_RASR_B_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05">MPU_RASR_SRD_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298">MPU_RASR_SIZE_Msk</link>&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646">MPU_RASR_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>&#160;&#160;&#160;5U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80">MPU_RBAR_ADDR_Msk</link>&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>&#160;&#160;&#160;4U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790">MPU_RBAR_VALID_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7">MPU_RBAR_REGION_Msk</link>&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35">MPU_RASR_ATTRS_Msk</link>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>&#160;&#160;&#160;28U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e">MPU_RASR_XN_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>&#160;&#160;&#160;24U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de">MPU_RASR_AP_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>&#160;&#160;&#160;19U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e">MPU_RASR_TEX_Msk</link>&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>&#160;&#160;&#160;18U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361">MPU_RASR_S_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>&#160;&#160;&#160;17U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1">MPU_RASR_C_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>&#160;&#160;&#160;16U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1">MPU_RASR_B_Msk</link>&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>&#160;&#160;&#160;8U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05">MPU_RASR_SRD_Msk</link>&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>&#160;&#160;&#160;1U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298">MPU_RASR_SIZE_Msk</link>&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>&#160;&#160;&#160;0U</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646">MPU_RASR_ENABLE_Msk</link>&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</para>
</listitem>
        </itemizedlist>
<section>
<title>Detailed Description</title>

<para>Type definitions for the Memory Protection Unit (MPU) </para>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844"/><section>
    <title>MPU_CTRL_ENABLE_Msk<computeroutput>[1/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU CTRL: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02323">2323</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844"/><section>
    <title>MPU_CTRL_ENABLE_Msk<computeroutput>[2/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU CTRL: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00863">863</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844"/><section>
    <title>MPU_CTRL_ENABLE_Msk<computeroutput>[3/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU CTRL: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01445">1445</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844"/><section>
    <title>MPU_CTRL_ENABLE_Msk<computeroutput>[4/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU CTRL: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00553">553</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844"/><section>
    <title>MPU_CTRL_ENABLE_Msk<computeroutput>[5/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU CTRL: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00938">938</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844"/><section>
    <title>MPU_CTRL_ENABLE_Msk<computeroutput>[6/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU CTRL: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01190">1190</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844"/><section>
    <title>MPU_CTRL_ENABLE_Msk<computeroutput>[7/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU CTRL: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01520">1520</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844"/><section>
    <title>MPU_CTRL_ENABLE_Msk<computeroutput>[8/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU CTRL: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01520">1520</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844"/><section>
    <title>MPU_CTRL_ENABLE_Msk<computeroutput>[9/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU CTRL: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01248">1248</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844"/><section>
    <title>MPU_CTRL_ENABLE_Msk<computeroutput>[10/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU CTRL: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02819">2819</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844"/><section>
    <title>MPU_CTRL_ENABLE_Msk<computeroutput>[11/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU CTRL: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01475">1475</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844"/><section>
    <title>MPU_CTRL_ENABLE_Msk<computeroutput>[12/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU CTRL: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02724">2724</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844"/><section>
    <title>MPU_CTRL_ENABLE_Msk<computeroutput>[13/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU CTRL: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00567">567</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844"/><section>
    <title>MPU_CTRL_ENABLE_Msk<computeroutput>[14/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU CTRL: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01173">1173</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae72b283f6e38b641c877182f03d95844"/><section>
    <title>MPU_CTRL_ENABLE_Msk<computeroutput>[15/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373">MPU_CTRL_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU CTRL: ENABLE Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01578">1578</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373"/><section>
    <title>MPU_CTRL_ENABLE_Pos<computeroutput>[1/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU CTRL: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02322">2322</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373"/><section>
    <title>MPU_CTRL_ENABLE_Pos<computeroutput>[2/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU CTRL: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00862">862</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373"/><section>
    <title>MPU_CTRL_ENABLE_Pos<computeroutput>[3/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU CTRL: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01444">1444</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373"/><section>
    <title>MPU_CTRL_ENABLE_Pos<computeroutput>[4/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU CTRL: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00552">552</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373"/><section>
    <title>MPU_CTRL_ENABLE_Pos<computeroutput>[5/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU CTRL: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00937">937</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373"/><section>
    <title>MPU_CTRL_ENABLE_Pos<computeroutput>[6/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU CTRL: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01189">1189</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373"/><section>
    <title>MPU_CTRL_ENABLE_Pos<computeroutput>[7/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU CTRL: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01519">1519</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373"/><section>
    <title>MPU_CTRL_ENABLE_Pos<computeroutput>[8/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU CTRL: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01519">1519</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373"/><section>
    <title>MPU_CTRL_ENABLE_Pos<computeroutput>[9/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU CTRL: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01247">1247</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373"/><section>
    <title>MPU_CTRL_ENABLE_Pos<computeroutput>[10/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU CTRL: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02818">2818</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373"/><section>
    <title>MPU_CTRL_ENABLE_Pos<computeroutput>[11/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU CTRL: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01474">1474</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373"/><section>
    <title>MPU_CTRL_ENABLE_Pos<computeroutput>[12/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU CTRL: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02723">2723</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373"/><section>
    <title>MPU_CTRL_ENABLE_Pos<computeroutput>[13/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU CTRL: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00566">566</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373"/><section>
    <title>MPU_CTRL_ENABLE_Pos<computeroutput>[14/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU CTRL: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01172">1172</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga726096caf670db669c53458f7ea07373"/><section>
    <title>MPU_CTRL_ENABLE_Pos<computeroutput>[15/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU CTRL: ENABLE Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01577">1577</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69"/><section>
    <title>MPU_CTRL_HFNMIENA_Msk<computeroutput>[1/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: HFNMIENA Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02320">2320</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69"/><section>
    <title>MPU_CTRL_HFNMIENA_Msk<computeroutput>[2/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: HFNMIENA Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00860">860</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69"/><section>
    <title>MPU_CTRL_HFNMIENA_Msk<computeroutput>[3/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: HFNMIENA Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01442">1442</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69"/><section>
    <title>MPU_CTRL_HFNMIENA_Msk<computeroutput>[4/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: HFNMIENA Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00550">550</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69"/><section>
    <title>MPU_CTRL_HFNMIENA_Msk<computeroutput>[5/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: HFNMIENA Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00935">935</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69"/><section>
    <title>MPU_CTRL_HFNMIENA_Msk<computeroutput>[6/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: HFNMIENA Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01187">1187</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69"/><section>
    <title>MPU_CTRL_HFNMIENA_Msk<computeroutput>[7/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: HFNMIENA Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01517">1517</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69"/><section>
    <title>MPU_CTRL_HFNMIENA_Msk<computeroutput>[8/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: HFNMIENA Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01517">1517</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69"/><section>
    <title>MPU_CTRL_HFNMIENA_Msk<computeroutput>[9/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: HFNMIENA Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01245">1245</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69"/><section>
    <title>MPU_CTRL_HFNMIENA_Msk<computeroutput>[10/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: HFNMIENA Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02816">2816</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69"/><section>
    <title>MPU_CTRL_HFNMIENA_Msk<computeroutput>[11/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: HFNMIENA Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01472">1472</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69"/><section>
    <title>MPU_CTRL_HFNMIENA_Msk<computeroutput>[12/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: HFNMIENA Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02721">2721</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69"/><section>
    <title>MPU_CTRL_HFNMIENA_Msk<computeroutput>[13/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: HFNMIENA Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00564">564</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69"/><section>
    <title>MPU_CTRL_HFNMIENA_Msk<computeroutput>[14/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: HFNMIENA Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01170">1170</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0db6e8e71df9529f3300d7a1e9a7b69"/><section>
    <title>MPU_CTRL_HFNMIENA_Msk<computeroutput>[15/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5">MPU_CTRL_HFNMIENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: HFNMIENA Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01575">1575</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5"/><section>
    <title>MPU_CTRL_HFNMIENA_Pos<computeroutput>[1/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU CTRL: HFNMIENA Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02319">2319</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5"/><section>
    <title>MPU_CTRL_HFNMIENA_Pos<computeroutput>[2/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU CTRL: HFNMIENA Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00859">859</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5"/><section>
    <title>MPU_CTRL_HFNMIENA_Pos<computeroutput>[3/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU CTRL: HFNMIENA Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01441">1441</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5"/><section>
    <title>MPU_CTRL_HFNMIENA_Pos<computeroutput>[4/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU CTRL: HFNMIENA Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00549">549</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5"/><section>
    <title>MPU_CTRL_HFNMIENA_Pos<computeroutput>[5/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU CTRL: HFNMIENA Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00934">934</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5"/><section>
    <title>MPU_CTRL_HFNMIENA_Pos<computeroutput>[6/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU CTRL: HFNMIENA Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01186">1186</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5"/><section>
    <title>MPU_CTRL_HFNMIENA_Pos<computeroutput>[7/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU CTRL: HFNMIENA Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01516">1516</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5"/><section>
    <title>MPU_CTRL_HFNMIENA_Pos<computeroutput>[8/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU CTRL: HFNMIENA Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01516">1516</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5"/><section>
    <title>MPU_CTRL_HFNMIENA_Pos<computeroutput>[9/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU CTRL: HFNMIENA Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01244">1244</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5"/><section>
    <title>MPU_CTRL_HFNMIENA_Pos<computeroutput>[10/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU CTRL: HFNMIENA Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02815">2815</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5"/><section>
    <title>MPU_CTRL_HFNMIENA_Pos<computeroutput>[11/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU CTRL: HFNMIENA Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01471">1471</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5"/><section>
    <title>MPU_CTRL_HFNMIENA_Pos<computeroutput>[12/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU CTRL: HFNMIENA Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02720">2720</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5"/><section>
    <title>MPU_CTRL_HFNMIENA_Pos<computeroutput>[13/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU CTRL: HFNMIENA Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00563">563</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5"/><section>
    <title>MPU_CTRL_HFNMIENA_Pos<computeroutput>[14/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU CTRL: HFNMIENA Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01169">1169</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab41c6f2447fb6dffa9a887ddc7c418c5"/><section>
    <title>MPU_CTRL_HFNMIENA_Pos<computeroutput>[15/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_HFNMIENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_HFNMIENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_HFNMIENA_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU CTRL: HFNMIENA Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01574">1574</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Msk<computeroutput>[1/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02317">2317</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Msk<computeroutput>[2/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00857">857</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Msk<computeroutput>[3/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01439">1439</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Msk<computeroutput>[4/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00547">547</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Msk<computeroutput>[5/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00932">932</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Msk<computeroutput>[6/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01184">1184</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Msk<computeroutput>[7/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01514">1514</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Msk<computeroutput>[8/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01514">1514</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Msk<computeroutput>[9/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01242">1242</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Msk<computeroutput>[10/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02813">2813</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Msk<computeroutput>[11/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01469">1469</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Msk<computeroutput>[12/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02718">2718</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Msk<computeroutput>[13/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00561">561</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Msk<computeroutput>[14/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01167">1167</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga09e80ffe9a690dc76e416708661ea436"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Msk<computeroutput>[15/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c">MPU_CTRL_PRIVDEFENA_Pos</link>)</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01572">1572</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Pos<computeroutput>[1/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02316">2316</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Pos<computeroutput>[2/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00856">856</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Pos<computeroutput>[3/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01438">1438</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Pos<computeroutput>[4/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00546">546</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Pos<computeroutput>[5/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00931">931</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Pos<computeroutput>[6/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01183">1183</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Pos<computeroutput>[7/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01513">1513</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Pos<computeroutput>[8/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01513">1513</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Pos<computeroutput>[9/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01241">1241</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Pos<computeroutput>[10/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02812">2812</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Pos<computeroutput>[11/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01468">1468</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Pos<computeroutput>[12/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02717">2717</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Pos<computeroutput>[13/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00560">560</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Pos<computeroutput>[14/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01166">1166</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga723678c07d8d65eacb5dd957867b1b0c"/><section>
    <title>MPU_CTRL_PRIVDEFENA_Pos<computeroutput>[15/15]</computeroutput></title>
<indexterm><primary>MPU_CTRL_PRIVDEFENA_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_CTRL_PRIVDEFENA_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_CTRL_PRIVDEFENA_Pos&#160;&#160;&#160;2U</computeroutput></para>
<para>MPU CTRL: PRIVDEFENA Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01571">1571</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad2645cc6f128fba98c4f48d17ec87240"/><section>
    <title>MPU_MAIR0_Attr0_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr0_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr0_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr0_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>*/)</computeroutput></para>
<para>MPU MAIR0: Attr0 Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02366">2366</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad2645cc6f128fba98c4f48d17ec87240"/><section>
    <title>MPU_MAIR0_Attr0_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr0_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr0_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr0_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>*/)</computeroutput></para>
<para>MPU MAIR0: Attr0 Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00903">903</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad2645cc6f128fba98c4f48d17ec87240"/><section>
    <title>MPU_MAIR0_Attr0_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr0_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr0_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr0_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>*/)</computeroutput></para>
<para>MPU MAIR0: Attr0 Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01485">1485</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad2645cc6f128fba98c4f48d17ec87240"/><section>
    <title>MPU_MAIR0_Attr0_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr0_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr0_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr0_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>*/)</computeroutput></para>
<para>MPU MAIR0: Attr0 Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00978">978</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad2645cc6f128fba98c4f48d17ec87240"/><section>
    <title>MPU_MAIR0_Attr0_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr0_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr0_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr0_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>*/)</computeroutput></para>
<para>MPU MAIR0: Attr0 Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01560">1560</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad2645cc6f128fba98c4f48d17ec87240"/><section>
    <title>MPU_MAIR0_Attr0_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr0_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr0_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr0_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>*/)</computeroutput></para>
<para>MPU MAIR0: Attr0 Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01560">1560</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad2645cc6f128fba98c4f48d17ec87240"/><section>
    <title>MPU_MAIR0_Attr0_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr0_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr0_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr0_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>*/)</computeroutput></para>
<para>MPU MAIR0: Attr0 Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02862">2862</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad2645cc6f128fba98c4f48d17ec87240"/><section>
    <title>MPU_MAIR0_Attr0_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr0_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr0_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr0_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>*/)</computeroutput></para>
<para>MPU MAIR0: Attr0 Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02767">2767</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad2645cc6f128fba98c4f48d17ec87240"/><section>
    <title>MPU_MAIR0_Attr0_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr0_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr0_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr0_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64">MPU_MAIR0_Attr0_Pos</link>*/)</computeroutput></para>
<para>MPU MAIR0: Attr0 Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01618">1618</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64"/><section>
    <title>MPU_MAIR0_Attr0_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr0_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr0_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr0_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU MAIR0: Attr0 Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02365">2365</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64"/><section>
    <title>MPU_MAIR0_Attr0_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr0_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr0_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr0_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU MAIR0: Attr0 Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00902">902</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64"/><section>
    <title>MPU_MAIR0_Attr0_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr0_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr0_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr0_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU MAIR0: Attr0 Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01484">1484</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64"/><section>
    <title>MPU_MAIR0_Attr0_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr0_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr0_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr0_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU MAIR0: Attr0 Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00977">977</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64"/><section>
    <title>MPU_MAIR0_Attr0_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr0_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr0_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr0_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU MAIR0: Attr0 Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01559">1559</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64"/><section>
    <title>MPU_MAIR0_Attr0_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr0_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr0_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr0_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU MAIR0: Attr0 Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01559">1559</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64"/><section>
    <title>MPU_MAIR0_Attr0_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr0_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr0_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr0_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU MAIR0: Attr0 Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02861">2861</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64"/><section>
    <title>MPU_MAIR0_Attr0_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr0_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr0_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr0_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU MAIR0: Attr0 Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02766">2766</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4c40efa821e100981f2ab243be741b64"/><section>
    <title>MPU_MAIR0_Attr0_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr0_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr0_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr0_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU MAIR0: Attr0 Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01617">1617</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad37d6c2dfb8c4cf021ee82c684a49341"/><section>
    <title>MPU_MAIR0_Attr1_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr1_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr1_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr1_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr1 Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02363">2363</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad37d6c2dfb8c4cf021ee82c684a49341"/><section>
    <title>MPU_MAIR0_Attr1_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr1_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr1_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr1_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr1 Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00900">900</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad37d6c2dfb8c4cf021ee82c684a49341"/><section>
    <title>MPU_MAIR0_Attr1_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr1_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr1_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr1_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr1 Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01482">1482</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad37d6c2dfb8c4cf021ee82c684a49341"/><section>
    <title>MPU_MAIR0_Attr1_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr1_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr1_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr1_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr1 Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00975">975</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad37d6c2dfb8c4cf021ee82c684a49341"/><section>
    <title>MPU_MAIR0_Attr1_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr1_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr1_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr1_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr1 Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01557">1557</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad37d6c2dfb8c4cf021ee82c684a49341"/><section>
    <title>MPU_MAIR0_Attr1_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr1_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr1_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr1_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr1 Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01557">1557</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad37d6c2dfb8c4cf021ee82c684a49341"/><section>
    <title>MPU_MAIR0_Attr1_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr1_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr1_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr1_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr1 Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02859">2859</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad37d6c2dfb8c4cf021ee82c684a49341"/><section>
    <title>MPU_MAIR0_Attr1_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr1_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr1_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr1_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr1 Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02764">2764</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad37d6c2dfb8c4cf021ee82c684a49341"/><section>
    <title>MPU_MAIR0_Attr1_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr1_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr1_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr1_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669">MPU_MAIR0_Attr1_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr1 Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01615">1615</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669"/><section>
    <title>MPU_MAIR0_Attr1_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr1_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr1_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr1_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU MAIR0: Attr1 Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02362">2362</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669"/><section>
    <title>MPU_MAIR0_Attr1_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr1_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr1_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr1_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU MAIR0: Attr1 Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00899">899</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669"/><section>
    <title>MPU_MAIR0_Attr1_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr1_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr1_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr1_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU MAIR0: Attr1 Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01481">1481</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669"/><section>
    <title>MPU_MAIR0_Attr1_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr1_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr1_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr1_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU MAIR0: Attr1 Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00974">974</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669"/><section>
    <title>MPU_MAIR0_Attr1_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr1_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr1_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr1_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU MAIR0: Attr1 Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01556">1556</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669"/><section>
    <title>MPU_MAIR0_Attr1_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr1_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr1_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr1_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU MAIR0: Attr1 Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01556">1556</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669"/><section>
    <title>MPU_MAIR0_Attr1_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr1_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr1_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr1_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU MAIR0: Attr1 Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02858">2858</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669"/><section>
    <title>MPU_MAIR0_Attr1_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr1_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr1_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr1_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU MAIR0: Attr1 Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02763">2763</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3836f815eaa2e757922fef458032f669"/><section>
    <title>MPU_MAIR0_Attr1_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr1_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr1_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr1_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU MAIR0: Attr1 Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01614">1614</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga792fd9b5260e10a348b0dd18e7b9a472"/><section>
    <title>MPU_MAIR0_Attr2_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr2_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr2_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr2_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr2 Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02360">2360</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga792fd9b5260e10a348b0dd18e7b9a472"/><section>
    <title>MPU_MAIR0_Attr2_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr2_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr2_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr2_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr2 Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00897">897</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga792fd9b5260e10a348b0dd18e7b9a472"/><section>
    <title>MPU_MAIR0_Attr2_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr2_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr2_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr2_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr2 Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01479">1479</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga792fd9b5260e10a348b0dd18e7b9a472"/><section>
    <title>MPU_MAIR0_Attr2_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr2_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr2_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr2_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr2 Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00972">972</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga792fd9b5260e10a348b0dd18e7b9a472"/><section>
    <title>MPU_MAIR0_Attr2_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr2_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr2_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr2_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr2 Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01554">1554</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga792fd9b5260e10a348b0dd18e7b9a472"/><section>
    <title>MPU_MAIR0_Attr2_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr2_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr2_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr2_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr2 Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01554">1554</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga792fd9b5260e10a348b0dd18e7b9a472"/><section>
    <title>MPU_MAIR0_Attr2_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr2_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr2_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr2_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr2 Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02856">2856</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga792fd9b5260e10a348b0dd18e7b9a472"/><section>
    <title>MPU_MAIR0_Attr2_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr2_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr2_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr2_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr2 Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02761">2761</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga792fd9b5260e10a348b0dd18e7b9a472"/><section>
    <title>MPU_MAIR0_Attr2_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr2_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr2_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr2_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55">MPU_MAIR0_Attr2_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr2 Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01612">1612</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55"/><section>
    <title>MPU_MAIR0_Attr2_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr2_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr2_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr2_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU MAIR0: Attr2 Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02359">2359</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55"/><section>
    <title>MPU_MAIR0_Attr2_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr2_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr2_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr2_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU MAIR0: Attr2 Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00896">896</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55"/><section>
    <title>MPU_MAIR0_Attr2_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr2_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr2_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr2_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU MAIR0: Attr2 Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01478">1478</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55"/><section>
    <title>MPU_MAIR0_Attr2_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr2_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr2_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr2_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU MAIR0: Attr2 Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00971">971</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55"/><section>
    <title>MPU_MAIR0_Attr2_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr2_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr2_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr2_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU MAIR0: Attr2 Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01553">1553</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55"/><section>
    <title>MPU_MAIR0_Attr2_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr2_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr2_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr2_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU MAIR0: Attr2 Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01553">1553</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55"/><section>
    <title>MPU_MAIR0_Attr2_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr2_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr2_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr2_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU MAIR0: Attr2 Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02855">2855</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55"/><section>
    <title>MPU_MAIR0_Attr2_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr2_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr2_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr2_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU MAIR0: Attr2 Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02760">2760</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaba0705f578af7d39b3bcbd964321ca55"/><section>
    <title>MPU_MAIR0_Attr2_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr2_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr2_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr2_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU MAIR0: Attr2 Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01611">1611</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5a9f9bf61bdc2bf932970a6f0378c7fc"/><section>
    <title>MPU_MAIR0_Attr3_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr3_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr3_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr3_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr3 Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02357">2357</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5a9f9bf61bdc2bf932970a6f0378c7fc"/><section>
    <title>MPU_MAIR0_Attr3_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr3_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr3_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr3_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr3 Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00894">894</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5a9f9bf61bdc2bf932970a6f0378c7fc"/><section>
    <title>MPU_MAIR0_Attr3_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr3_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr3_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr3_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr3 Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01476">1476</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5a9f9bf61bdc2bf932970a6f0378c7fc"/><section>
    <title>MPU_MAIR0_Attr3_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr3_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr3_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr3_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr3 Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00969">969</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5a9f9bf61bdc2bf932970a6f0378c7fc"/><section>
    <title>MPU_MAIR0_Attr3_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr3_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr3_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr3_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr3 Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01551">1551</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5a9f9bf61bdc2bf932970a6f0378c7fc"/><section>
    <title>MPU_MAIR0_Attr3_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr3_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr3_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr3_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr3 Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01551">1551</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5a9f9bf61bdc2bf932970a6f0378c7fc"/><section>
    <title>MPU_MAIR0_Attr3_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr3_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr3_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr3_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr3 Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02853">2853</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5a9f9bf61bdc2bf932970a6f0378c7fc"/><section>
    <title>MPU_MAIR0_Attr3_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr3_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr3_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr3_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr3 Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02758">2758</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga5a9f9bf61bdc2bf932970a6f0378c7fc"/><section>
    <title>MPU_MAIR0_Attr3_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr3_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr3_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr3_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343">MPU_MAIR0_Attr3_Pos</link>)</computeroutput></para>
<para>MPU MAIR0: Attr3 Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01609">1609</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343"/><section>
    <title>MPU_MAIR0_Attr3_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr3_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr3_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr3_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU MAIR0: Attr3 Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02356">2356</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343"/><section>
    <title>MPU_MAIR0_Attr3_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr3_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr3_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr3_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU MAIR0: Attr3 Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00893">893</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343"/><section>
    <title>MPU_MAIR0_Attr3_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr3_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr3_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr3_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU MAIR0: Attr3 Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01475">1475</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343"/><section>
    <title>MPU_MAIR0_Attr3_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr3_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr3_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr3_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU MAIR0: Attr3 Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00968">968</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343"/><section>
    <title>MPU_MAIR0_Attr3_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr3_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr3_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr3_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU MAIR0: Attr3 Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01550">1550</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343"/><section>
    <title>MPU_MAIR0_Attr3_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr3_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr3_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr3_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU MAIR0: Attr3 Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01550">1550</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343"/><section>
    <title>MPU_MAIR0_Attr3_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr3_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr3_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr3_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU MAIR0: Attr3 Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02852">2852</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343"/><section>
    <title>MPU_MAIR0_Attr3_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr3_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr3_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr3_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU MAIR0: Attr3 Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02757">2757</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9c23e1e8d1785ad20aa405743eded343"/><section>
    <title>MPU_MAIR0_Attr3_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR0_Attr3_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR0_Attr3_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR0_Attr3_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU MAIR0: Attr3 Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01608">1608</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga97babc3255f7fd366436d0e7eb29f64d"/><section>
    <title>MPU_MAIR1_Attr4_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr4_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr4_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr4_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>*/)</computeroutput></para>
<para>MPU MAIR1: Attr4 Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02379">2379</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga97babc3255f7fd366436d0e7eb29f64d"/><section>
    <title>MPU_MAIR1_Attr4_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr4_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr4_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr4_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>*/)</computeroutput></para>
<para>MPU MAIR1: Attr4 Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00916">916</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga97babc3255f7fd366436d0e7eb29f64d"/><section>
    <title>MPU_MAIR1_Attr4_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr4_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr4_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr4_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>*/)</computeroutput></para>
<para>MPU MAIR1: Attr4 Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01498">1498</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga97babc3255f7fd366436d0e7eb29f64d"/><section>
    <title>MPU_MAIR1_Attr4_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr4_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr4_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr4_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>*/)</computeroutput></para>
<para>MPU MAIR1: Attr4 Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00991">991</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga97babc3255f7fd366436d0e7eb29f64d"/><section>
    <title>MPU_MAIR1_Attr4_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr4_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr4_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr4_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>*/)</computeroutput></para>
<para>MPU MAIR1: Attr4 Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01573">1573</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga97babc3255f7fd366436d0e7eb29f64d"/><section>
    <title>MPU_MAIR1_Attr4_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr4_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr4_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr4_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>*/)</computeroutput></para>
<para>MPU MAIR1: Attr4 Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01573">1573</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga97babc3255f7fd366436d0e7eb29f64d"/><section>
    <title>MPU_MAIR1_Attr4_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr4_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr4_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr4_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>*/)</computeroutput></para>
<para>MPU MAIR1: Attr4 Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02875">2875</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga97babc3255f7fd366436d0e7eb29f64d"/><section>
    <title>MPU_MAIR1_Attr4_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr4_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr4_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr4_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>*/)</computeroutput></para>
<para>MPU MAIR1: Attr4 Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02780">2780</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga97babc3255f7fd366436d0e7eb29f64d"/><section>
    <title>MPU_MAIR1_Attr4_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr4_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr4_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr4_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2">MPU_MAIR1_Attr4_Pos</link>*/)</computeroutput></para>
<para>MPU MAIR1: Attr4 Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01631">1631</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2"/><section>
    <title>MPU_MAIR1_Attr4_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr4_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr4_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr4_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU MAIR1: Attr4 Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02378">2378</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2"/><section>
    <title>MPU_MAIR1_Attr4_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr4_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr4_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr4_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU MAIR1: Attr4 Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00915">915</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2"/><section>
    <title>MPU_MAIR1_Attr4_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr4_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr4_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr4_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU MAIR1: Attr4 Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01497">1497</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2"/><section>
    <title>MPU_MAIR1_Attr4_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr4_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr4_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr4_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU MAIR1: Attr4 Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00990">990</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2"/><section>
    <title>MPU_MAIR1_Attr4_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr4_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr4_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr4_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU MAIR1: Attr4 Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01572">1572</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2"/><section>
    <title>MPU_MAIR1_Attr4_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr4_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr4_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr4_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU MAIR1: Attr4 Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01572">1572</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2"/><section>
    <title>MPU_MAIR1_Attr4_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr4_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr4_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr4_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU MAIR1: Attr4 Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02874">2874</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2"/><section>
    <title>MPU_MAIR1_Attr4_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr4_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr4_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr4_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU MAIR1: Attr4 Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02779">2779</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab009669d37e213d88cfd2929c897bfd2"/><section>
    <title>MPU_MAIR1_Attr4_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr4_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr4_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr4_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU MAIR1: Attr4 Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01630">1630</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7b5a202e005a9b5a128eb0254ec2a36d"/><section>
    <title>MPU_MAIR1_Attr5_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr5_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr5_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr5_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr5 Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02376">2376</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7b5a202e005a9b5a128eb0254ec2a36d"/><section>
    <title>MPU_MAIR1_Attr5_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr5_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr5_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr5_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr5 Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00913">913</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7b5a202e005a9b5a128eb0254ec2a36d"/><section>
    <title>MPU_MAIR1_Attr5_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr5_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr5_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr5_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr5 Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01495">1495</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7b5a202e005a9b5a128eb0254ec2a36d"/><section>
    <title>MPU_MAIR1_Attr5_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr5_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr5_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr5_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr5 Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00988">988</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7b5a202e005a9b5a128eb0254ec2a36d"/><section>
    <title>MPU_MAIR1_Attr5_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr5_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr5_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr5_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr5 Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01570">1570</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7b5a202e005a9b5a128eb0254ec2a36d"/><section>
    <title>MPU_MAIR1_Attr5_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr5_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr5_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr5_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr5 Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01570">1570</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7b5a202e005a9b5a128eb0254ec2a36d"/><section>
    <title>MPU_MAIR1_Attr5_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr5_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr5_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr5_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr5 Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02872">2872</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7b5a202e005a9b5a128eb0254ec2a36d"/><section>
    <title>MPU_MAIR1_Attr5_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr5_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr5_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr5_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr5 Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02777">2777</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7b5a202e005a9b5a128eb0254ec2a36d"/><section>
    <title>MPU_MAIR1_Attr5_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr5_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr5_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr5_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a">MPU_MAIR1_Attr5_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr5 Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01628">1628</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a"/><section>
    <title>MPU_MAIR1_Attr5_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr5_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr5_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr5_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU MAIR1: Attr5 Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02375">2375</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a"/><section>
    <title>MPU_MAIR1_Attr5_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr5_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr5_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr5_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU MAIR1: Attr5 Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00912">912</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a"/><section>
    <title>MPU_MAIR1_Attr5_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr5_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr5_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr5_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU MAIR1: Attr5 Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01494">1494</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a"/><section>
    <title>MPU_MAIR1_Attr5_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr5_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr5_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr5_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU MAIR1: Attr5 Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00987">987</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a"/><section>
    <title>MPU_MAIR1_Attr5_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr5_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr5_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr5_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU MAIR1: Attr5 Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01569">1569</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a"/><section>
    <title>MPU_MAIR1_Attr5_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr5_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr5_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr5_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU MAIR1: Attr5 Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01569">1569</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a"/><section>
    <title>MPU_MAIR1_Attr5_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr5_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr5_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr5_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU MAIR1: Attr5 Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02871">2871</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a"/><section>
    <title>MPU_MAIR1_Attr5_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr5_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr5_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr5_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU MAIR1: Attr5 Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02776">2776</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd180b00fa09fb40b99baadc77f4583a"/><section>
    <title>MPU_MAIR1_Attr5_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr5_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr5_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr5_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU MAIR1: Attr5 Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01627">1627</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1fa6a921353d54a3944fbd40158c0e5"/><section>
    <title>MPU_MAIR1_Attr6_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr6_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr6_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr6_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr6 Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02373">2373</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1fa6a921353d54a3944fbd40158c0e5"/><section>
    <title>MPU_MAIR1_Attr6_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr6_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr6_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr6_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr6 Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00910">910</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1fa6a921353d54a3944fbd40158c0e5"/><section>
    <title>MPU_MAIR1_Attr6_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr6_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr6_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr6_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr6 Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01492">1492</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1fa6a921353d54a3944fbd40158c0e5"/><section>
    <title>MPU_MAIR1_Attr6_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr6_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr6_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr6_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr6 Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00985">985</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1fa6a921353d54a3944fbd40158c0e5"/><section>
    <title>MPU_MAIR1_Attr6_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr6_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr6_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr6_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr6 Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01567">1567</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1fa6a921353d54a3944fbd40158c0e5"/><section>
    <title>MPU_MAIR1_Attr6_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr6_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr6_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr6_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr6 Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01567">1567</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1fa6a921353d54a3944fbd40158c0e5"/><section>
    <title>MPU_MAIR1_Attr6_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr6_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr6_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr6_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr6 Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02869">2869</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1fa6a921353d54a3944fbd40158c0e5"/><section>
    <title>MPU_MAIR1_Attr6_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr6_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr6_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr6_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr6 Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02774">2774</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa1fa6a921353d54a3944fbd40158c0e5"/><section>
    <title>MPU_MAIR1_Attr6_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr6_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr6_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr6_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d">MPU_MAIR1_Attr6_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr6 Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01625">1625</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d"/><section>
    <title>MPU_MAIR1_Attr6_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr6_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr6_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr6_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU MAIR1: Attr6 Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02372">2372</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d"/><section>
    <title>MPU_MAIR1_Attr6_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr6_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr6_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr6_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU MAIR1: Attr6 Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00909">909</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d"/><section>
    <title>MPU_MAIR1_Attr6_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr6_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr6_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr6_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU MAIR1: Attr6 Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01491">1491</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d"/><section>
    <title>MPU_MAIR1_Attr6_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr6_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr6_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr6_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU MAIR1: Attr6 Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00984">984</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d"/><section>
    <title>MPU_MAIR1_Attr6_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr6_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr6_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr6_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU MAIR1: Attr6 Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01566">1566</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d"/><section>
    <title>MPU_MAIR1_Attr6_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr6_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr6_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr6_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU MAIR1: Attr6 Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01566">1566</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d"/><section>
    <title>MPU_MAIR1_Attr6_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr6_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr6_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr6_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU MAIR1: Attr6 Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02868">2868</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d"/><section>
    <title>MPU_MAIR1_Attr6_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr6_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr6_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr6_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU MAIR1: Attr6 Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02773">2773</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa819da09c4e3dc1a01285d579c72eb1d"/><section>
    <title>MPU_MAIR1_Attr6_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr6_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr6_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr6_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU MAIR1: Attr6 Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01624">1624</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7a7185c2e2310cbded1dc283be1ff978"/><section>
    <title>MPU_MAIR1_Attr7_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr7_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr7_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr7_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr7 Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02370">2370</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7a7185c2e2310cbded1dc283be1ff978"/><section>
    <title>MPU_MAIR1_Attr7_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr7_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr7_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr7_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr7 Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00907">907</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7a7185c2e2310cbded1dc283be1ff978"/><section>
    <title>MPU_MAIR1_Attr7_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr7_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr7_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr7_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr7 Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01489">1489</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7a7185c2e2310cbded1dc283be1ff978"/><section>
    <title>MPU_MAIR1_Attr7_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr7_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr7_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr7_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr7 Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00982">982</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7a7185c2e2310cbded1dc283be1ff978"/><section>
    <title>MPU_MAIR1_Attr7_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr7_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr7_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr7_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr7 Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01564">1564</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7a7185c2e2310cbded1dc283be1ff978"/><section>
    <title>MPU_MAIR1_Attr7_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr7_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr7_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr7_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr7 Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01564">1564</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7a7185c2e2310cbded1dc283be1ff978"/><section>
    <title>MPU_MAIR1_Attr7_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr7_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr7_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr7_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr7 Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02866">2866</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7a7185c2e2310cbded1dc283be1ff978"/><section>
    <title>MPU_MAIR1_Attr7_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr7_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr7_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr7_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr7 Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02771">2771</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga7a7185c2e2310cbded1dc283be1ff978"/><section>
    <title>MPU_MAIR1_Attr7_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr7_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr7_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr7_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623">MPU_MAIR1_Attr7_Pos</link>)</computeroutput></para>
<para>MPU MAIR1: Attr7 Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01622">1622</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623"/><section>
    <title>MPU_MAIR1_Attr7_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr7_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr7_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr7_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU MAIR1: Attr7 Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02369">2369</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623"/><section>
    <title>MPU_MAIR1_Attr7_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr7_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr7_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr7_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU MAIR1: Attr7 Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00906">906</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623"/><section>
    <title>MPU_MAIR1_Attr7_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr7_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr7_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr7_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU MAIR1: Attr7 Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01488">1488</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623"/><section>
    <title>MPU_MAIR1_Attr7_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr7_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr7_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr7_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU MAIR1: Attr7 Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00981">981</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623"/><section>
    <title>MPU_MAIR1_Attr7_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr7_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr7_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr7_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU MAIR1: Attr7 Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01563">1563</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623"/><section>
    <title>MPU_MAIR1_Attr7_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr7_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr7_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr7_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU MAIR1: Attr7 Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01563">1563</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623"/><section>
    <title>MPU_MAIR1_Attr7_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr7_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr7_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr7_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU MAIR1: Attr7 Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02865">2865</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623"/><section>
    <title>MPU_MAIR1_Attr7_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr7_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr7_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr7_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU MAIR1: Attr7 Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02770">2770</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga55cf336326309c9fc972057b01d77623"/><section>
    <title>MPU_MAIR1_Attr7_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_MAIR1_Attr7_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_MAIR1_Attr7_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_MAIR1_Attr7_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU MAIR1: Attr7 Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01621">1621</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de"/><section>
    <title>MPU_RASR_AP_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.AP Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00577">577</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de"/><section>
    <title>MPU_RASR_AP_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.AP Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01214">1214</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de"/><section>
    <title>MPU_RASR_AP_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.AP Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01272">1272</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de"/><section>
    <title>MPU_RASR_AP_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.AP Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01499">1499</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de"/><section>
    <title>MPU_RASR_AP_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.AP Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00591">591</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga81da5e9383eca09414642d65fcbc14de"/><section>
    <title>MPU_RASR_AP_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7">MPU_RASR_AP_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.AP Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01197">1197</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7"/><section>
    <title>MPU_RASR_AP_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU RASR: ATTRS.AP Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00576">576</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7"/><section>
    <title>MPU_RASR_AP_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU RASR: ATTRS.AP Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01213">1213</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7"/><section>
    <title>MPU_RASR_AP_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU RASR: ATTRS.AP Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01271">1271</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7"/><section>
    <title>MPU_RASR_AP_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU RASR: ATTRS.AP Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01498">1498</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7"/><section>
    <title>MPU_RASR_AP_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU RASR: ATTRS.AP Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00590">590</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac919b25b709081bac1fe1d30e6ca53d7"/><section>
    <title>MPU_RASR_AP_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_AP_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_AP_Pos&#160;&#160;&#160;24U</computeroutput></para>
<para>MPU RASR: ATTRS.AP Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01196">1196</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35"/><section>
    <title>MPU_RASR_ATTRS_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ATTRS_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00571">571</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35"/><section>
    <title>MPU_RASR_ATTRS_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ATTRS_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01208">1208</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35"/><section>
    <title>MPU_RASR_ATTRS_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ATTRS_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01266">1266</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35"/><section>
    <title>MPU_RASR_ATTRS_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ATTRS_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01493">1493</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35"/><section>
    <title>MPU_RASR_ATTRS_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ATTRS_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00585">585</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac7cbca45f69ce6a8923fd6d775175b35"/><section>
    <title>MPU_RASR_ATTRS_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ATTRS_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Msk&#160;&#160;&#160;(0xFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104">MPU_RASR_ATTRS_Pos</link>)</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01191">1191</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104"/><section>
    <title>MPU_RASR_ATTRS_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ATTRS_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00570">570</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104"/><section>
    <title>MPU_RASR_ATTRS_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ATTRS_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01207">1207</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104"/><section>
    <title>MPU_RASR_ATTRS_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ATTRS_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01265">1265</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104"/><section>
    <title>MPU_RASR_ATTRS_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ATTRS_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01492">1492</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104"/><section>
    <title>MPU_RASR_ATTRS_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ATTRS_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00584">584</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8b0139cc494b195c4a2e313164e23104"/><section>
    <title>MPU_RASR_ATTRS_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ATTRS_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ATTRS_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ATTRS_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: MPU Region Attribute field Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01190">1190</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1"/><section>
    <title>MPU_RASR_B_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_B_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.B Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00589">589</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1"/><section>
    <title>MPU_RASR_B_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_B_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.B Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01226">1226</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1"/><section>
    <title>MPU_RASR_B_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_B_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.B Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01284">1284</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1"/><section>
    <title>MPU_RASR_B_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_B_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.B Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01511">1511</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1"/><section>
    <title>MPU_RASR_B_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_B_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.B Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00603">603</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf97de2b86316d5b29931fc6f70b3cba1"/><section>
    <title>MPU_RASR_B_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_B_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5">MPU_RASR_B_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.B Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01209">1209</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5"/><section>
    <title>MPU_RASR_B_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_B_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: ATTRS.B Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00588">588</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5"/><section>
    <title>MPU_RASR_B_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_B_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: ATTRS.B Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01225">1225</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5"/><section>
    <title>MPU_RASR_B_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_B_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: ATTRS.B Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01283">1283</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5"/><section>
    <title>MPU_RASR_B_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_B_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: ATTRS.B Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01510">1510</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5"/><section>
    <title>MPU_RASR_B_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_B_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: ATTRS.B Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00602">602</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gae9ea3c456f66c56040a2e55793c63cf5"/><section>
    <title>MPU_RASR_B_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_B_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_B_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_B_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU RASR: ATTRS.B Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01208">1208</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1"/><section>
    <title>MPU_RASR_C_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_C_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.C Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00586">586</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1"/><section>
    <title>MPU_RASR_C_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_C_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.C Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01223">1223</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1"/><section>
    <title>MPU_RASR_C_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_C_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.C Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01281">1281</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1"/><section>
    <title>MPU_RASR_C_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_C_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.C Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01508">1508</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1"/><section>
    <title>MPU_RASR_C_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_C_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.C Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00600">600</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf841f9bee5046fece4f513ecf707a3c1"/><section>
    <title>MPU_RASR_C_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_C_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52">MPU_RASR_C_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.C Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01206">1206</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52"/><section>
    <title>MPU_RASR_C_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_C_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>MPU RASR: ATTRS.C Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00585">585</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52"/><section>
    <title>MPU_RASR_C_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_C_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>MPU RASR: ATTRS.C Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01222">1222</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52"/><section>
    <title>MPU_RASR_C_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_C_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>MPU RASR: ATTRS.C Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01280">1280</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52"/><section>
    <title>MPU_RASR_C_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_C_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>MPU RASR: ATTRS.C Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01507">1507</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52"/><section>
    <title>MPU_RASR_C_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_C_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>MPU RASR: ATTRS.C Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00599">599</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3a1631f2c85c66ead1d6d4cea9c16a52"/><section>
    <title>MPU_RASR_C_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_C_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_C_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_C_Pos&#160;&#160;&#160;17U</computeroutput></para>
<para>MPU RASR: ATTRS.C Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01205">1205</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646"/><section>
    <title>MPU_RASR_ENABLE_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU RASR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00598">598</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646"/><section>
    <title>MPU_RASR_ENABLE_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU RASR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01235">1235</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646"/><section>
    <title>MPU_RASR_ENABLE_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU RASR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01293">1293</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646"/><section>
    <title>MPU_RASR_ENABLE_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU RASR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01520">1520</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646"/><section>
    <title>MPU_RASR_ENABLE_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU RASR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00612">612</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf6c4850fc33a5f13a42cf25dbce72646"/><section>
    <title>MPU_RASR_ENABLE_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ENABLE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd">MPU_RASR_ENABLE_Pos</link>*/)</computeroutput></para>
<para>MPU RASR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01218">1218</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd"/><section>
    <title>MPU_RASR_ENABLE_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RASR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00597">597</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd"/><section>
    <title>MPU_RASR_ENABLE_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RASR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01234">1234</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd"/><section>
    <title>MPU_RASR_ENABLE_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RASR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01292">1292</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd"/><section>
    <title>MPU_RASR_ENABLE_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RASR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01519">1519</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd"/><section>
    <title>MPU_RASR_ENABLE_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RASR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00611">611</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga57bfb267c5c8c5d8ead5380d4820f9dd"/><section>
    <title>MPU_RASR_ENABLE_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_ENABLE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_ENABLE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_ENABLE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RASR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01217">1217</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361"/><section>
    <title>MPU_RASR_S_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_S_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.S Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00583">583</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361"/><section>
    <title>MPU_RASR_S_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_S_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.S Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01220">1220</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361"/><section>
    <title>MPU_RASR_S_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_S_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.S Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01278">1278</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361"/><section>
    <title>MPU_RASR_S_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_S_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.S Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01505">1505</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361"/><section>
    <title>MPU_RASR_S_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_S_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.S Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00597">597</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga872c0922578c2e74304886579e9a2361"/><section>
    <title>MPU_RASR_S_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_S_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c">MPU_RASR_S_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.S Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01203">1203</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c"/><section>
    <title>MPU_RASR_S_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_S_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>MPU RASR: ATTRS.S Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00582">582</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c"/><section>
    <title>MPU_RASR_S_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_S_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>MPU RASR: ATTRS.S Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01219">1219</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c"/><section>
    <title>MPU_RASR_S_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_S_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>MPU RASR: ATTRS.S Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01277">1277</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c"/><section>
    <title>MPU_RASR_S_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_S_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>MPU RASR: ATTRS.S Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01504">1504</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c"/><section>
    <title>MPU_RASR_S_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_S_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>MPU RASR: ATTRS.S Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00596">596</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1820e125a5aa584cd49ede44c742985c"/><section>
    <title>MPU_RASR_S_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_S_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_S_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_S_Pos&#160;&#160;&#160;18U</computeroutput></para>
<para>MPU RASR: ATTRS.S Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01202">1202</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298"/><section>
    <title>MPU_RASR_SIZE_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SIZE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Msk&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</computeroutput></para>
<para>MPU RASR: Region Size Field Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00595">595</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298"/><section>
    <title>MPU_RASR_SIZE_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SIZE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Msk&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</computeroutput></para>
<para>MPU RASR: Region Size Field Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01232">1232</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298"/><section>
    <title>MPU_RASR_SIZE_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SIZE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Msk&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</computeroutput></para>
<para>MPU RASR: Region Size Field Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01290">1290</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298"/><section>
    <title>MPU_RASR_SIZE_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SIZE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Msk&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</computeroutput></para>
<para>MPU RASR: Region Size Field Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01517">1517</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298"/><section>
    <title>MPU_RASR_SIZE_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SIZE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Msk&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</computeroutput></para>
<para>MPU RASR: Region Size Field Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00609">609</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga222e237e51f20d0e8a8c249295e77298"/><section>
    <title>MPU_RASR_SIZE_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SIZE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Msk&#160;&#160;&#160;(0x1FUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710">MPU_RASR_SIZE_Pos</link>)</computeroutput></para>
<para>MPU RASR: Region Size Field Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01215">1215</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710"/><section>
    <title>MPU_RASR_SIZE_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SIZE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RASR: Region Size Field Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00594">594</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710"/><section>
    <title>MPU_RASR_SIZE_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SIZE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RASR: Region Size Field Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01231">1231</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710"/><section>
    <title>MPU_RASR_SIZE_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SIZE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RASR: Region Size Field Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01289">1289</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710"/><section>
    <title>MPU_RASR_SIZE_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SIZE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RASR: Region Size Field Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01516">1516</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710"/><section>
    <title>MPU_RASR_SIZE_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SIZE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RASR: Region Size Field Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00608">608</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gad90549193db0d2b7e70d3d52cb902710"/><section>
    <title>MPU_RASR_SIZE_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SIZE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SIZE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SIZE_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RASR: Region Size Field Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01214">1214</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05"/><section>
    <title>MPU_RASR_SRD_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SRD_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00592">592</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05"/><section>
    <title>MPU_RASR_SRD_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SRD_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01229">1229</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05"/><section>
    <title>MPU_RASR_SRD_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SRD_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01287">1287</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05"/><section>
    <title>MPU_RASR_SRD_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SRD_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01514">1514</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05"/><section>
    <title>MPU_RASR_SRD_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SRD_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00606">606</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4046ede234a191e3a0efb9a3174bca05"/><section>
    <title>MPU_RASR_SRD_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SRD_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf">MPU_RASR_SRD_Pos</link>)</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01212">1212</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf"/><section>
    <title>MPU_RASR_SRD_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SRD_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00591">591</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf"/><section>
    <title>MPU_RASR_SRD_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SRD_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01228">1228</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf"/><section>
    <title>MPU_RASR_SRD_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SRD_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01286">1286</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf"/><section>
    <title>MPU_RASR_SRD_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SRD_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01513">1513</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf"/><section>
    <title>MPU_RASR_SRD_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SRD_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00605">605</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gadbd68b7db2dd697a1977a7ed2f3e67bf"/><section>
    <title>MPU_RASR_SRD_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_SRD_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_SRD_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_SRD_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU RASR: Sub-Region Disable Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01211">1211</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e"/><section>
    <title>MPU_RASR_TEX_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_TEX_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00580">580</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e"/><section>
    <title>MPU_RASR_TEX_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_TEX_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01217">1217</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e"/><section>
    <title>MPU_RASR_TEX_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_TEX_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01275">1275</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e"/><section>
    <title>MPU_RASR_TEX_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_TEX_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01502">1502</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e"/><section>
    <title>MPU_RASR_TEX_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_TEX_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00594">594</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga94f4b4a368986c1955b92743046a1f4e"/><section>
    <title>MPU_RASR_TEX_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_TEX_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631">MPU_RASR_TEX_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01200">1200</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631"/><section>
    <title>MPU_RASR_TEX_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_TEX_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00579">579</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631"/><section>
    <title>MPU_RASR_TEX_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_TEX_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01216">1216</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631"/><section>
    <title>MPU_RASR_TEX_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_TEX_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01274">1274</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631"/><section>
    <title>MPU_RASR_TEX_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_TEX_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01501">1501</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631"/><section>
    <title>MPU_RASR_TEX_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_TEX_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00593">593</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga340f1c91469c5bb4ee91bc29ad21c631"/><section>
    <title>MPU_RASR_TEX_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_TEX_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_TEX_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_TEX_Pos&#160;&#160;&#160;19U</computeroutput></para>
<para>MPU RASR: ATTRS.TEX Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01199">1199</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e"/><section>
    <title>MPU_RASR_XN_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.XN Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00574">574</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e"/><section>
    <title>MPU_RASR_XN_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.XN Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01211">1211</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e"/><section>
    <title>MPU_RASR_XN_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.XN Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01269">1269</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e"/><section>
    <title>MPU_RASR_XN_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.XN Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01496">1496</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e"/><section>
    <title>MPU_RASR_XN_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.XN Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00588">588</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga4f8afc5cc7fca2ada211f8b09c76802e"/><section>
    <title>MPU_RASR_XN_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b">MPU_RASR_XN_Pos</link>)</computeroutput></para>
<para>MPU RASR: ATTRS.XN Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01194">1194</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b"/><section>
    <title>MPU_RASR_XN_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MPU RASR: ATTRS.XN Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00573">573</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b"/><section>
    <title>MPU_RASR_XN_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MPU RASR: ATTRS.XN Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01210">1210</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b"/><section>
    <title>MPU_RASR_XN_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MPU RASR: ATTRS.XN Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01268">1268</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b"/><section>
    <title>MPU_RASR_XN_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MPU RASR: ATTRS.XN Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01495">1495</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b"/><section>
    <title>MPU_RASR_XN_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MPU RASR: ATTRS.XN Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00587">587</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa02d0a5dd8b96fb9500cb5f31c9ea67b"/><section>
    <title>MPU_RASR_XN_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RASR_XN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RASR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RASR_XN_Pos&#160;&#160;&#160;28U</computeroutput></para>
<para>MPU RASR: ATTRS.XN Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01193">1193</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80"/><section>
    <title>MPU_RBAR_ADDR_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_ADDR_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Msk&#160;&#160;&#160;(0xFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</computeroutput></para>
<para>MPU RBAR: ADDR Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00561">561</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80"/><section>
    <title>MPU_RBAR_ADDR_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_ADDR_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</computeroutput></para>
<para>MPU RBAR: ADDR Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01198">1198</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80"/><section>
    <title>MPU_RBAR_ADDR_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_ADDR_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</computeroutput></para>
<para>MPU RBAR: ADDR Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01256">1256</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80"/><section>
    <title>MPU_RBAR_ADDR_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_ADDR_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</computeroutput></para>
<para>MPU RBAR: ADDR Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01483">1483</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80"/><section>
    <title>MPU_RBAR_ADDR_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_ADDR_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Msk&#160;&#160;&#160;(0xFFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</computeroutput></para>
<para>MPU RBAR: ADDR Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00575">575</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga33905dca89aa5b5bb9aa9518094b8b80"/><section>
    <title>MPU_RBAR_ADDR_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_ADDR_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd">MPU_RBAR_ADDR_Pos</link>)</computeroutput></para>
<para>MPU RBAR: ADDR Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01181">1181</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd"/><section>
    <title>MPU_RBAR_ADDR_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_ADDR_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU RBAR: ADDR Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00560">560</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd"/><section>
    <title>MPU_RBAR_ADDR_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_ADDR_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RBAR: ADDR Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01197">1197</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd"/><section>
    <title>MPU_RBAR_ADDR_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_ADDR_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RBAR: ADDR Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01255">1255</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd"/><section>
    <title>MPU_RBAR_ADDR_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_ADDR_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RBAR: ADDR Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01482">1482</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd"/><section>
    <title>MPU_RBAR_ADDR_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_ADDR_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU RBAR: ADDR Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00574">574</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga8526c8bf02e4d47c852aab797800b1fd"/><section>
    <title>MPU_RBAR_ADDR_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_ADDR_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_ADDR_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_ADDR_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RBAR: ADDR Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01180">1180</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76c759e3484530af0b2806ecf0018f75"/><section>
    <title>MPU_RBAR_AP_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_AP_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_AP_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>)</computeroutput></para>
<para>MPU RBAR: AP Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02337">2337</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76c759e3484530af0b2806ecf0018f75"/><section>
    <title>MPU_RBAR_AP_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_AP_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_AP_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>)</computeroutput></para>
<para>MPU RBAR: AP Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00877">877</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76c759e3484530af0b2806ecf0018f75"/><section>
    <title>MPU_RBAR_AP_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_AP_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_AP_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>)</computeroutput></para>
<para>MPU RBAR: AP Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01459">1459</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76c759e3484530af0b2806ecf0018f75"/><section>
    <title>MPU_RBAR_AP_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_AP_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_AP_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>)</computeroutput></para>
<para>MPU RBAR: AP Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00952">952</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76c759e3484530af0b2806ecf0018f75"/><section>
    <title>MPU_RBAR_AP_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_AP_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_AP_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>)</computeroutput></para>
<para>MPU RBAR: AP Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01534">1534</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76c759e3484530af0b2806ecf0018f75"/><section>
    <title>MPU_RBAR_AP_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_AP_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_AP_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>)</computeroutput></para>
<para>MPU RBAR: AP Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01534">1534</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76c759e3484530af0b2806ecf0018f75"/><section>
    <title>MPU_RBAR_AP_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_AP_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_AP_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>)</computeroutput></para>
<para>MPU RBAR: AP Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02833">2833</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76c759e3484530af0b2806ecf0018f75"/><section>
    <title>MPU_RBAR_AP_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_AP_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_AP_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>)</computeroutput></para>
<para>MPU RBAR: AP Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02738">2738</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga76c759e3484530af0b2806ecf0018f75"/><section>
    <title>MPU_RBAR_AP_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_AP_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_AP_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_AP_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa">MPU_RBAR_AP_Pos</link>)</computeroutput></para>
<para>MPU RBAR: AP Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01592">1592</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa"/><section>
    <title>MPU_RBAR_AP_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_AP_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_AP_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RBAR: AP Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02336">2336</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa"/><section>
    <title>MPU_RBAR_AP_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_AP_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_AP_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RBAR: AP Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00876">876</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa"/><section>
    <title>MPU_RBAR_AP_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_AP_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_AP_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RBAR: AP Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01458">1458</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa"/><section>
    <title>MPU_RBAR_AP_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_AP_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_AP_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RBAR: AP Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00951">951</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa"/><section>
    <title>MPU_RBAR_AP_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_AP_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_AP_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RBAR: AP Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01533">1533</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa"/><section>
    <title>MPU_RBAR_AP_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_AP_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_AP_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RBAR: AP Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01533">1533</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa"/><section>
    <title>MPU_RBAR_AP_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_AP_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_AP_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RBAR: AP Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02832">2832</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa"/><section>
    <title>MPU_RBAR_AP_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_AP_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_AP_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RBAR: AP Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02737">2737</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga33723f1259fdb840b50a6e34786755aa"/><section>
    <title>MPU_RBAR_AP_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_AP_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_AP_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_AP_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RBAR: AP Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01591">1591</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57f2217a12342e8e43c7ad6949a9a65b"/><section>
    <title>MPU_RBAR_BASE_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_BASE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_BASE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_BASE_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>)</computeroutput></para>
<para>MPU RBAR: BASE Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02331">2331</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57f2217a12342e8e43c7ad6949a9a65b"/><section>
    <title>MPU_RBAR_BASE_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_BASE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_BASE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_BASE_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>)</computeroutput></para>
<para>MPU RBAR: BASE Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00871">871</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57f2217a12342e8e43c7ad6949a9a65b"/><section>
    <title>MPU_RBAR_BASE_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_BASE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_BASE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_BASE_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>)</computeroutput></para>
<para>MPU RBAR: BASE Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01453">1453</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57f2217a12342e8e43c7ad6949a9a65b"/><section>
    <title>MPU_RBAR_BASE_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_BASE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_BASE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_BASE_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>)</computeroutput></para>
<para>MPU RBAR: BASE Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00946">946</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57f2217a12342e8e43c7ad6949a9a65b"/><section>
    <title>MPU_RBAR_BASE_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_BASE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_BASE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_BASE_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>)</computeroutput></para>
<para>MPU RBAR: BASE Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01528">1528</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57f2217a12342e8e43c7ad6949a9a65b"/><section>
    <title>MPU_RBAR_BASE_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_BASE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_BASE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_BASE_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>)</computeroutput></para>
<para>MPU RBAR: BASE Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01528">1528</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57f2217a12342e8e43c7ad6949a9a65b"/><section>
    <title>MPU_RBAR_BASE_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_BASE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_BASE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_BASE_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>)</computeroutput></para>
<para>MPU RBAR: BASE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02827">2827</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57f2217a12342e8e43c7ad6949a9a65b"/><section>
    <title>MPU_RBAR_BASE_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_BASE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_BASE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_BASE_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>)</computeroutput></para>
<para>MPU RBAR: BASE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02732">2732</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga57f2217a12342e8e43c7ad6949a9a65b"/><section>
    <title>MPU_RBAR_BASE_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_BASE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_BASE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_BASE_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0">MPU_RBAR_BASE_Pos</link>)</computeroutput></para>
<para>MPU RBAR: BASE Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01586">1586</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0"/><section>
    <title>MPU_RBAR_BASE_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_BASE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_BASE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_BASE_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RBAR: BASE Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02330">2330</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0"/><section>
    <title>MPU_RBAR_BASE_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_BASE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_BASE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_BASE_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RBAR: BASE Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00870">870</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0"/><section>
    <title>MPU_RBAR_BASE_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_BASE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_BASE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_BASE_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RBAR: BASE Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01452">1452</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0"/><section>
    <title>MPU_RBAR_BASE_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_BASE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_BASE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_BASE_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RBAR: BASE Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00945">945</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0"/><section>
    <title>MPU_RBAR_BASE_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_BASE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_BASE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_BASE_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RBAR: BASE Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01527">1527</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0"/><section>
    <title>MPU_RBAR_BASE_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_BASE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_BASE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_BASE_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RBAR: BASE Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01527">1527</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0"/><section>
    <title>MPU_RBAR_BASE_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_BASE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_BASE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_BASE_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RBAR: BASE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02826">2826</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0"/><section>
    <title>MPU_RBAR_BASE_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_BASE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_BASE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_BASE_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RBAR: BASE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02731">2731</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga73dbc6dcdf74ba9a411bc2670c17b7d0"/><section>
    <title>MPU_RBAR_BASE_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_BASE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_BASE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_BASE_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RBAR: BASE Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01585">1585</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7"/><section>
    <title>MPU_RBAR_REGION_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00567">567</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7"/><section>
    <title>MPU_RBAR_REGION_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01204">1204</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7"/><section>
    <title>MPU_RBAR_REGION_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01262">1262</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7"/><section>
    <title>MPU_RBAR_REGION_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01489">1489</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7"/><section>
    <title>MPU_RBAR_REGION_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00581">581</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac896033cb8ecfe045d9bada07c0311d7"/><section>
    <title>MPU_RBAR_REGION_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Msk&#160;&#160;&#160;(0xFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133">MPU_RBAR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01187">1187</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133"/><section>
    <title>MPU_RBAR_REGION_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: REGION Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00566">566</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133"/><section>
    <title>MPU_RBAR_REGION_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: REGION Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01203">1203</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133"/><section>
    <title>MPU_RBAR_REGION_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: REGION Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01261">1261</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133"/><section>
    <title>MPU_RBAR_REGION_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: REGION Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01488">1488</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133"/><section>
    <title>MPU_RBAR_REGION_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: REGION Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00580">580</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0556413825169bdcb19e37f42d92e133"/><section>
    <title>MPU_RBAR_REGION_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: REGION Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01186">1186</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa014b1c92266313a3c1dc06e37e39aef"/><section>
    <title>MPU_RBAR_SH_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_SH_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_SH_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_SH_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>)</computeroutput></para>
<para>MPU RBAR: SH Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02334">2334</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa014b1c92266313a3c1dc06e37e39aef"/><section>
    <title>MPU_RBAR_SH_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_SH_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_SH_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_SH_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>)</computeroutput></para>
<para>MPU RBAR: SH Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00874">874</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa014b1c92266313a3c1dc06e37e39aef"/><section>
    <title>MPU_RBAR_SH_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_SH_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_SH_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_SH_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>)</computeroutput></para>
<para>MPU RBAR: SH Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01456">1456</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa014b1c92266313a3c1dc06e37e39aef"/><section>
    <title>MPU_RBAR_SH_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_SH_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_SH_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_SH_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>)</computeroutput></para>
<para>MPU RBAR: SH Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00949">949</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa014b1c92266313a3c1dc06e37e39aef"/><section>
    <title>MPU_RBAR_SH_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_SH_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_SH_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_SH_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>)</computeroutput></para>
<para>MPU RBAR: SH Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01531">1531</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa014b1c92266313a3c1dc06e37e39aef"/><section>
    <title>MPU_RBAR_SH_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_SH_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_SH_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_SH_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>)</computeroutput></para>
<para>MPU RBAR: SH Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01531">1531</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa014b1c92266313a3c1dc06e37e39aef"/><section>
    <title>MPU_RBAR_SH_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_SH_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_SH_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_SH_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>)</computeroutput></para>
<para>MPU RBAR: SH Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02830">2830</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa014b1c92266313a3c1dc06e37e39aef"/><section>
    <title>MPU_RBAR_SH_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_SH_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_SH_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_SH_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>)</computeroutput></para>
<para>MPU RBAR: SH Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02735">2735</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa014b1c92266313a3c1dc06e37e39aef"/><section>
    <title>MPU_RBAR_SH_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_SH_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_SH_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_SH_Msk&#160;&#160;&#160;(0x3UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615">MPU_RBAR_SH_Pos</link>)</computeroutput></para>
<para>MPU RBAR: SH Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01589">1589</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615"/><section>
    <title>MPU_RBAR_SH_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_SH_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_SH_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_SH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MPU RBAR: SH Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02333">2333</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615"/><section>
    <title>MPU_RBAR_SH_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_SH_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_SH_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_SH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MPU RBAR: SH Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00873">873</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615"/><section>
    <title>MPU_RBAR_SH_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_SH_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_SH_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_SH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MPU RBAR: SH Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01455">1455</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615"/><section>
    <title>MPU_RBAR_SH_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_SH_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_SH_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_SH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MPU RBAR: SH Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00948">948</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615"/><section>
    <title>MPU_RBAR_SH_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_SH_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_SH_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_SH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MPU RBAR: SH Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01530">1530</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615"/><section>
    <title>MPU_RBAR_SH_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_SH_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_SH_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_SH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MPU RBAR: SH Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01530">1530</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615"/><section>
    <title>MPU_RBAR_SH_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_SH_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_SH_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_SH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MPU RBAR: SH Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02829">2829</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615"/><section>
    <title>MPU_RBAR_SH_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_SH_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_SH_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_SH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MPU RBAR: SH Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02734">2734</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3150317eff21434c7ca4b24516603615"/><section>
    <title>MPU_RBAR_SH_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_SH_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_SH_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_SH_Pos&#160;&#160;&#160;3U</computeroutput></para>
<para>MPU RBAR: SH Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01588">1588</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790"/><section>
    <title>MPU_RBAR_VALID_Msk<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</computeroutput></para>
<para>MPU RBAR: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00564">564</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790"/><section>
    <title>MPU_RBAR_VALID_Msk<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</computeroutput></para>
<para>MPU RBAR: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01201">1201</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790"/><section>
    <title>MPU_RBAR_VALID_Msk<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</computeroutput></para>
<para>MPU RBAR: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01259">1259</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790"/><section>
    <title>MPU_RBAR_VALID_Msk<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</computeroutput></para>
<para>MPU RBAR: VALID Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01486">1486</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790"/><section>
    <title>MPU_RBAR_VALID_Msk<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</computeroutput></para>
<para>MPU RBAR: VALID Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00578">578</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf7787465931ee4dbe5f51091f187e790"/><section>
    <title>MPU_RBAR_VALID_Msk<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_VALID_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81">MPU_RBAR_VALID_Pos</link>)</computeroutput></para>
<para>MPU RBAR: VALID Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01184">1184</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81"/><section>
    <title>MPU_RBAR_VALID_Pos<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MPU RBAR: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00563">563</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81"/><section>
    <title>MPU_RBAR_VALID_Pos<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MPU RBAR: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01200">1200</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81"/><section>
    <title>MPU_RBAR_VALID_Pos<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MPU RBAR: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01258">1258</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81"/><section>
    <title>MPU_RBAR_VALID_Pos<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MPU RBAR: VALID Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01485">1485</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81"/><section>
    <title>MPU_RBAR_VALID_Pos<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MPU RBAR: VALID Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00577">577</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga1384f1a3d45f52c7829151ebc45e2c81"/><section>
    <title>MPU_RBAR_VALID_Pos<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>MPU_RBAR_VALID_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_VALID_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_VALID_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MPU RBAR: VALID Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01183">1183</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae960690ad7849b21e6cd0c414075de1b"/><section>
    <title>MPU_RBAR_XN_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_XN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_XN_Msk&#160;&#160;&#160;(01UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: XN Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02340">2340</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae960690ad7849b21e6cd0c414075de1b"/><section>
    <title>MPU_RBAR_XN_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_XN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_XN_Msk&#160;&#160;&#160;(01UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: XN Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00880">880</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae960690ad7849b21e6cd0c414075de1b"/><section>
    <title>MPU_RBAR_XN_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_XN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_XN_Msk&#160;&#160;&#160;(01UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: XN Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01462">1462</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae960690ad7849b21e6cd0c414075de1b"/><section>
    <title>MPU_RBAR_XN_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_XN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_XN_Msk&#160;&#160;&#160;(01UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: XN Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00955">955</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae960690ad7849b21e6cd0c414075de1b"/><section>
    <title>MPU_RBAR_XN_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_XN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_XN_Msk&#160;&#160;&#160;(01UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: XN Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01537">1537</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae960690ad7849b21e6cd0c414075de1b"/><section>
    <title>MPU_RBAR_XN_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_XN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_XN_Msk&#160;&#160;&#160;(01UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: XN Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01537">1537</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae960690ad7849b21e6cd0c414075de1b"/><section>
    <title>MPU_RBAR_XN_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_XN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_XN_Msk&#160;&#160;&#160;(01UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: XN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02836">2836</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae960690ad7849b21e6cd0c414075de1b"/><section>
    <title>MPU_RBAR_XN_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_XN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_XN_Msk&#160;&#160;&#160;(01UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: XN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02741">2741</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gae960690ad7849b21e6cd0c414075de1b"/><section>
    <title>MPU_RBAR_XN_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_XN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_XN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_XN_Msk&#160;&#160;&#160;(01UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669">MPU_RBAR_XN_Pos</link>*/)</computeroutput></para>
<para>MPU RBAR: XN Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01595">1595</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669"/><section>
    <title>MPU_RBAR_XN_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_XN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_XN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: XN Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02339">2339</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669"/><section>
    <title>MPU_RBAR_XN_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_XN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_XN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: XN Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00879">879</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669"/><section>
    <title>MPU_RBAR_XN_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_XN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_XN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: XN Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01461">1461</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669"/><section>
    <title>MPU_RBAR_XN_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_XN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_XN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: XN Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00954">954</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669"/><section>
    <title>MPU_RBAR_XN_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_XN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_XN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: XN Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01536">1536</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669"/><section>
    <title>MPU_RBAR_XN_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_XN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_XN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: XN Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01536">1536</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669"/><section>
    <title>MPU_RBAR_XN_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_XN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_XN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: XN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02835">2835</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669"/><section>
    <title>MPU_RBAR_XN_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_XN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_XN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: XN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02740">2740</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6db81ec93c662cb563f18ef61e4df669"/><section>
    <title>MPU_RBAR_XN_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_RBAR_XN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RBAR_XN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RBAR_XN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RBAR: XN Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01594">1594</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ac20d186a58cc39a8d02a554d0868d"/><section>
    <title>MPU_RLAR_AttrIndx_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_AttrIndx_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_AttrIndx_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_AttrIndx_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>)</computeroutput></para>
<para>MPU RLAR: AttrIndx Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02350">2350</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ac20d186a58cc39a8d02a554d0868d"/><section>
    <title>MPU_RLAR_AttrIndx_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_AttrIndx_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_AttrIndx_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_AttrIndx_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>)</computeroutput></para>
<para>MPU RLAR: AttrIndx Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00887">887</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ac20d186a58cc39a8d02a554d0868d"/><section>
    <title>MPU_RLAR_AttrIndx_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_AttrIndx_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_AttrIndx_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_AttrIndx_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>)</computeroutput></para>
<para>MPU RLAR: AttrIndx Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01469">1469</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ac20d186a58cc39a8d02a554d0868d"/><section>
    <title>MPU_RLAR_AttrIndx_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_AttrIndx_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_AttrIndx_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_AttrIndx_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>)</computeroutput></para>
<para>MPU RLAR: AttrIndx Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00962">962</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ac20d186a58cc39a8d02a554d0868d"/><section>
    <title>MPU_RLAR_AttrIndx_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_AttrIndx_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_AttrIndx_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_AttrIndx_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>)</computeroutput></para>
<para>MPU RLAR: AttrIndx Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01544">1544</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ac20d186a58cc39a8d02a554d0868d"/><section>
    <title>MPU_RLAR_AttrIndx_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_AttrIndx_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_AttrIndx_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_AttrIndx_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>)</computeroutput></para>
<para>MPU RLAR: AttrIndx Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01544">1544</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ac20d186a58cc39a8d02a554d0868d"/><section>
    <title>MPU_RLAR_AttrIndx_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_AttrIndx_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_AttrIndx_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_AttrIndx_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>)</computeroutput></para>
<para>MPU RLAR: AttrIndx Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02846">2846</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ac20d186a58cc39a8d02a554d0868d"/><section>
    <title>MPU_RLAR_AttrIndx_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_AttrIndx_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_AttrIndx_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_AttrIndx_Msk&#160;&#160;&#160;(7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>)</computeroutput></para>
<para>MPU RLAR: AttrIndx Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02751">2751</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab5ac20d186a58cc39a8d02a554d0868d"/><section>
    <title>MPU_RLAR_AttrIndx_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_AttrIndx_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_AttrIndx_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_AttrIndx_Msk&#160;&#160;&#160;(0x7UL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd">MPU_RLAR_AttrIndx_Pos</link>)</computeroutput></para>
<para>MPU RLAR: AttrIndx Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01602">1602</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd"/><section>
    <title>MPU_RLAR_AttrIndx_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_AttrIndx_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_AttrIndx_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_AttrIndx_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RLAR: AttrIndx Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02349">2349</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd"/><section>
    <title>MPU_RLAR_AttrIndx_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_AttrIndx_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_AttrIndx_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_AttrIndx_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RLAR: AttrIndx Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00886">886</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd"/><section>
    <title>MPU_RLAR_AttrIndx_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_AttrIndx_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_AttrIndx_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_AttrIndx_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RLAR: AttrIndx Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01468">1468</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd"/><section>
    <title>MPU_RLAR_AttrIndx_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_AttrIndx_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_AttrIndx_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_AttrIndx_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RLAR: AttrIndx Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00961">961</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd"/><section>
    <title>MPU_RLAR_AttrIndx_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_AttrIndx_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_AttrIndx_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_AttrIndx_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RLAR: AttrIndx Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01543">1543</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd"/><section>
    <title>MPU_RLAR_AttrIndx_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_AttrIndx_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_AttrIndx_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_AttrIndx_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RLAR: AttrIndx Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01543">1543</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd"/><section>
    <title>MPU_RLAR_AttrIndx_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_AttrIndx_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_AttrIndx_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_AttrIndx_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RLAR: AttrIndx Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02845">2845</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd"/><section>
    <title>MPU_RLAR_AttrIndx_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_AttrIndx_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_AttrIndx_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_AttrIndx_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RLAR: AttrIndx Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02750">2750</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga467ebe320762d7d1067ffec939119bcd"/><section>
    <title>MPU_RLAR_AttrIndx_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_AttrIndx_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_AttrIndx_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_AttrIndx_Pos&#160;&#160;&#160;1U</computeroutput></para>
<para>MPU RLAR: AttrIndx Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01601">1601</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf1da1b8c76ac4a21ee44dbe8268073dd"/><section>
    <title>MPU_RLAR_EN_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_EN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_EN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>*/)</computeroutput></para>
<para>MPU RLAR: Region enable bit Disable Mask</para>

<para>MPU RLAR: EN Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02353">2353</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf1da1b8c76ac4a21ee44dbe8268073dd"/><section>
    <title>MPU_RLAR_EN_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_EN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_EN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>*/)</computeroutput></para>
<para>MPU RLAR: EN Mask</para>

<para>MPU RLAR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00890">890</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf1da1b8c76ac4a21ee44dbe8268073dd"/><section>
    <title>MPU_RLAR_EN_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_EN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_EN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>*/)</computeroutput></para>
<para>MPU RLAR: Region enable bit Disable Mask</para>

<para>MPU RLAR: EN Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01472">1472</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf1da1b8c76ac4a21ee44dbe8268073dd"/><section>
    <title>MPU_RLAR_EN_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_EN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_EN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>*/)</computeroutput></para>
<para>MPU RLAR: EN Mask</para>

<para>MPU RLAR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00965">965</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf1da1b8c76ac4a21ee44dbe8268073dd"/><section>
    <title>MPU_RLAR_EN_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_EN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_EN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>*/)</computeroutput></para>
<para>MPU RLAR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01547">1547</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf1da1b8c76ac4a21ee44dbe8268073dd"/><section>
    <title>MPU_RLAR_EN_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_EN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_EN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>*/)</computeroutput></para>
<para>MPU RLAR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01547">1547</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf1da1b8c76ac4a21ee44dbe8268073dd"/><section>
    <title>MPU_RLAR_EN_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_EN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_EN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>*/)</computeroutput></para>
<para>MPU RLAR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02849">2849</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf1da1b8c76ac4a21ee44dbe8268073dd"/><section>
    <title>MPU_RLAR_EN_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_EN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_EN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>*/)</computeroutput></para>
<para>MPU RLAR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02754">2754</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaf1da1b8c76ac4a21ee44dbe8268073dd"/><section>
    <title>MPU_RLAR_EN_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_EN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_EN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_EN_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6">MPU_RLAR_EN_Pos</link>*/)</computeroutput></para>
<para>MPU RLAR: Region enable bit Disable Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01605">1605</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6"/><section>
    <title>MPU_RLAR_EN_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_EN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RLAR: Region enable bit Position</para>

<para>MPU RLAR: EN Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02352">2352</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6"/><section>
    <title>MPU_RLAR_EN_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_EN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RLAR: EN Position</para>

<para>MPU RLAR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00889">889</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6"/><section>
    <title>MPU_RLAR_EN_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_EN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RLAR: Region enable bit Position</para>

<para>MPU RLAR: EN Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01471">1471</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6"/><section>
    <title>MPU_RLAR_EN_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_EN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RLAR: EN Position</para>

<para>MPU RLAR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00964">964</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6"/><section>
    <title>MPU_RLAR_EN_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_EN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RLAR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01546">1546</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6"/><section>
    <title>MPU_RLAR_EN_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_EN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RLAR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01546">1546</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6"/><section>
    <title>MPU_RLAR_EN_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_EN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RLAR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02848">2848</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6"/><section>
    <title>MPU_RLAR_EN_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_EN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RLAR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02753">2753</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45a2079b3d40f54951a2eac291f965f6"/><section>
    <title>MPU_RLAR_EN_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_EN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_EN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_EN_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RLAR: Region enable bit Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01604">1604</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9612abff664c827b36844fe42d8ee5cb"/><section>
    <title>MPU_RLAR_LIMIT_Msk<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_LIMIT_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_LIMIT_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_LIMIT_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>)</computeroutput></para>
<para>MPU RLAR: LIMIT Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02344">2344</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9612abff664c827b36844fe42d8ee5cb"/><section>
    <title>MPU_RLAR_LIMIT_Msk<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_LIMIT_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_LIMIT_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_LIMIT_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>)</computeroutput></para>
<para>MPU RLAR: LIMIT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00884">884</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9612abff664c827b36844fe42d8ee5cb"/><section>
    <title>MPU_RLAR_LIMIT_Msk<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_LIMIT_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_LIMIT_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_LIMIT_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>)</computeroutput></para>
<para>MPU RLAR: LIMIT Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01466">1466</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9612abff664c827b36844fe42d8ee5cb"/><section>
    <title>MPU_RLAR_LIMIT_Msk<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_LIMIT_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_LIMIT_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_LIMIT_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>)</computeroutput></para>
<para>MPU RLAR: LIMIT Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00959">959</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9612abff664c827b36844fe42d8ee5cb"/><section>
    <title>MPU_RLAR_LIMIT_Msk<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_LIMIT_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_LIMIT_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_LIMIT_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>)</computeroutput></para>
<para>MPU RLAR: LIMIT Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01541">1541</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9612abff664c827b36844fe42d8ee5cb"/><section>
    <title>MPU_RLAR_LIMIT_Msk<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_LIMIT_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_LIMIT_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_LIMIT_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>)</computeroutput></para>
<para>MPU RLAR: LIMIT Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01541">1541</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9612abff664c827b36844fe42d8ee5cb"/><section>
    <title>MPU_RLAR_LIMIT_Msk<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_LIMIT_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_LIMIT_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_LIMIT_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>)</computeroutput></para>
<para>MPU RLAR: LIMIT Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02840">2840</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9612abff664c827b36844fe42d8ee5cb"/><section>
    <title>MPU_RLAR_LIMIT_Msk<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_LIMIT_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_LIMIT_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_LIMIT_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>)</computeroutput></para>
<para>MPU RLAR: LIMIT Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02745">2745</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9612abff664c827b36844fe42d8ee5cb"/><section>
    <title>MPU_RLAR_LIMIT_Msk<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_LIMIT_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_LIMIT_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_LIMIT_Msk&#160;&#160;&#160;(0x7FFFFFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23">MPU_RLAR_LIMIT_Pos</link>)</computeroutput></para>
<para>MPU RLAR: LIMIT Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01599">1599</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23"/><section>
    <title>MPU_RLAR_LIMIT_Pos<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_LIMIT_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_LIMIT_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_LIMIT_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RLAR: LIMIT Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02343">2343</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23"/><section>
    <title>MPU_RLAR_LIMIT_Pos<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_LIMIT_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_LIMIT_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_LIMIT_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RLAR: LIMIT Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00883">883</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23"/><section>
    <title>MPU_RLAR_LIMIT_Pos<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_LIMIT_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_LIMIT_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_LIMIT_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RLAR: LIMIT Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01465">1465</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23"/><section>
    <title>MPU_RLAR_LIMIT_Pos<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_LIMIT_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_LIMIT_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_LIMIT_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RLAR: LIMIT Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00958">958</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23"/><section>
    <title>MPU_RLAR_LIMIT_Pos<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_LIMIT_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_LIMIT_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_LIMIT_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RLAR: LIMIT Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01540">1540</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23"/><section>
    <title>MPU_RLAR_LIMIT_Pos<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_LIMIT_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_LIMIT_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_LIMIT_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RLAR: LIMIT Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01540">1540</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23"/><section>
    <title>MPU_RLAR_LIMIT_Pos<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_LIMIT_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_LIMIT_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_LIMIT_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RLAR: LIMIT Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02839">2839</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23"/><section>
    <title>MPU_RLAR_LIMIT_Pos<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_LIMIT_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_LIMIT_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_LIMIT_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RLAR: LIMIT Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02744">2744</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga6e827ab46bc85f283867819889865a23"/><section>
    <title>MPU_RLAR_LIMIT_Pos<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>MPU_RLAR_LIMIT_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_LIMIT_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_LIMIT_Pos&#160;&#160;&#160;5U</computeroutput></para>
<para>MPU RLAR: LIMIT Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01598">1598</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab31b0f2fa24e12ce7a64c7c81f5322a9"/><section>
    <title>MPU_RLAR_PXN_Msk<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>MPU_RLAR_PXN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_PXN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_PXN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4">MPU_RLAR_PXN_Pos</link>)</computeroutput></para>
<para>MPU RLAR: PXN Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02347">2347</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab31b0f2fa24e12ce7a64c7c81f5322a9"/><section>
    <title>MPU_RLAR_PXN_Msk<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>MPU_RLAR_PXN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_PXN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_PXN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4">MPU_RLAR_PXN_Pos</link>)</computeroutput></para>
<para>MPU RLAR: PXN Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02843">2843</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab31b0f2fa24e12ce7a64c7c81f5322a9"/><section>
    <title>MPU_RLAR_PXN_Msk<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>MPU_RLAR_PXN_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_PXN_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_PXN_Msk&#160;&#160;&#160;(1UL &lt;&lt; <link linkend="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4">MPU_RLAR_PXN_Pos</link>)</computeroutput></para>
<para>MPU RLAR: PXN Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02748">2748</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4"/><section>
    <title>MPU_RLAR_PXN_Pos<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>MPU_RLAR_PXN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_PXN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_PXN_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MPU RLAR: PXN Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02346">2346</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4"/><section>
    <title>MPU_RLAR_PXN_Pos<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>MPU_RLAR_PXN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_PXN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_PXN_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MPU RLAR: PXN Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02842">2842</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaca1d815a8a6a6c3f4a466a5bccca86b4"/><section>
    <title>MPU_RLAR_PXN_Pos<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>MPU_RLAR_PXN_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RLAR_PXN_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RLAR_PXN_Pos&#160;&#160;&#160;4U</computeroutput></para>
<para>MPU RLAR: PXN Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02747">2747</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7"/><section>
    <title>MPU_RNR_REGION_Msk<computeroutput>[1/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RNR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02327">2327</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7"/><section>
    <title>MPU_RNR_REGION_Msk<computeroutput>[2/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RNR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00867">867</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7"/><section>
    <title>MPU_RNR_REGION_Msk<computeroutput>[3/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RNR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01449">1449</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7"/><section>
    <title>MPU_RNR_REGION_Msk<computeroutput>[4/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RNR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00557">557</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7"/><section>
    <title>MPU_RNR_REGION_Msk<computeroutput>[5/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RNR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00942">942</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7"/><section>
    <title>MPU_RNR_REGION_Msk<computeroutput>[6/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RNR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01194">1194</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7"/><section>
    <title>MPU_RNR_REGION_Msk<computeroutput>[7/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RNR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01524">1524</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7"/><section>
    <title>MPU_RNR_REGION_Msk<computeroutput>[8/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RNR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01524">1524</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7"/><section>
    <title>MPU_RNR_REGION_Msk<computeroutput>[9/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RNR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01252">1252</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7"/><section>
    <title>MPU_RNR_REGION_Msk<computeroutput>[10/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RNR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02823">2823</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7"/><section>
    <title>MPU_RNR_REGION_Msk<computeroutput>[11/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RNR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01479">1479</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7"/><section>
    <title>MPU_RNR_REGION_Msk<computeroutput>[12/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RNR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02728">2728</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7"/><section>
    <title>MPU_RNR_REGION_Msk<computeroutput>[13/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RNR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00571">571</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7"/><section>
    <title>MPU_RNR_REGION_Msk<computeroutput>[14/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RNR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01177">1177</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2d48d65bbe6e37caf7534e3c93da30f7"/><section>
    <title>MPU_RNR_REGION_Msk<computeroutput>[15/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Msk&#160;&#160;&#160;(0xFFUL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af">MPU_RNR_REGION_Pos</link>*/)</computeroutput></para>
<para>MPU RNR: REGION Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01582">1582</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af"/><section>
    <title>MPU_RNR_REGION_Pos<computeroutput>[1/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RNR: REGION Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02326">2326</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af"/><section>
    <title>MPU_RNR_REGION_Pos<computeroutput>[2/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RNR: REGION Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00866">866</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af"/><section>
    <title>MPU_RNR_REGION_Pos<computeroutput>[3/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RNR: REGION Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01448">1448</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af"/><section>
    <title>MPU_RNR_REGION_Pos<computeroutput>[4/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RNR: REGION Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00556">556</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af"/><section>
    <title>MPU_RNR_REGION_Pos<computeroutput>[5/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RNR: REGION Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00941">941</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af"/><section>
    <title>MPU_RNR_REGION_Pos<computeroutput>[6/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RNR: REGION Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01193">1193</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af"/><section>
    <title>MPU_RNR_REGION_Pos<computeroutput>[7/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RNR: REGION Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01523">1523</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af"/><section>
    <title>MPU_RNR_REGION_Pos<computeroutput>[8/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RNR: REGION Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01523">1523</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af"/><section>
    <title>MPU_RNR_REGION_Pos<computeroutput>[9/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RNR: REGION Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01251">1251</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af"/><section>
    <title>MPU_RNR_REGION_Pos<computeroutput>[10/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RNR: REGION Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02822">2822</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af"/><section>
    <title>MPU_RNR_REGION_Pos<computeroutput>[11/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RNR: REGION Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01478">1478</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af"/><section>
    <title>MPU_RNR_REGION_Pos<computeroutput>[12/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RNR: REGION Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02727">2727</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af"/><section>
    <title>MPU_RNR_REGION_Pos<computeroutput>[13/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RNR: REGION Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00570">570</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af"/><section>
    <title>MPU_RNR_REGION_Pos<computeroutput>[14/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RNR: REGION Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01176">1176</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4ae5ef482542113b2361e7de9e3419af"/><section>
    <title>MPU_RNR_REGION_Pos<computeroutput>[15/15]</computeroutput></title>
<indexterm><primary>MPU_RNR_REGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_RNR_REGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_RNR_REGION_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU RNR: REGION Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01581">1581</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb"/><section>
    <title>MPU_TYPE_DREGION_Msk<computeroutput>[1/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: DREGION Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02310">2310</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb"/><section>
    <title>MPU_TYPE_DREGION_Msk<computeroutput>[2/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: DREGION Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00850">850</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb"/><section>
    <title>MPU_TYPE_DREGION_Msk<computeroutput>[3/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: DREGION Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01432">1432</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb"/><section>
    <title>MPU_TYPE_DREGION_Msk<computeroutput>[4/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: DREGION Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00540">540</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb"/><section>
    <title>MPU_TYPE_DREGION_Msk<computeroutput>[5/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: DREGION Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00925">925</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb"/><section>
    <title>MPU_TYPE_DREGION_Msk<computeroutput>[6/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: DREGION Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01177">1177</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb"/><section>
    <title>MPU_TYPE_DREGION_Msk<computeroutput>[7/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: DREGION Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01507">1507</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb"/><section>
    <title>MPU_TYPE_DREGION_Msk<computeroutput>[8/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: DREGION Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01507">1507</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb"/><section>
    <title>MPU_TYPE_DREGION_Msk<computeroutput>[9/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: DREGION Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01235">1235</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb"/><section>
    <title>MPU_TYPE_DREGION_Msk<computeroutput>[10/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: DREGION Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02806">2806</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb"/><section>
    <title>MPU_TYPE_DREGION_Msk<computeroutput>[11/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: DREGION Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01462">1462</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb"/><section>
    <title>MPU_TYPE_DREGION_Msk<computeroutput>[12/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: DREGION Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02711">2711</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb"/><section>
    <title>MPU_TYPE_DREGION_Msk<computeroutput>[13/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: DREGION Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00554">554</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb"/><section>
    <title>MPU_TYPE_DREGION_Msk<computeroutput>[14/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: DREGION Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01160">1160</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3a5d2e6871b1518dca61e28b18aec6cb"/><section>
    <title>MPU_TYPE_DREGION_Msk<computeroutput>[15/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3">MPU_TYPE_DREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: DREGION Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01565">1565</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3"/><section>
    <title>MPU_TYPE_DREGION_Pos<computeroutput>[1/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU TYPE: DREGION Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02309">2309</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3"/><section>
    <title>MPU_TYPE_DREGION_Pos<computeroutput>[2/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU TYPE: DREGION Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00849">849</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3"/><section>
    <title>MPU_TYPE_DREGION_Pos<computeroutput>[3/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU TYPE: DREGION Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01431">1431</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3"/><section>
    <title>MPU_TYPE_DREGION_Pos<computeroutput>[4/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU TYPE: DREGION Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00539">539</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3"/><section>
    <title>MPU_TYPE_DREGION_Pos<computeroutput>[5/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU TYPE: DREGION Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00924">924</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3"/><section>
    <title>MPU_TYPE_DREGION_Pos<computeroutput>[6/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU TYPE: DREGION Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01176">1176</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3"/><section>
    <title>MPU_TYPE_DREGION_Pos<computeroutput>[7/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU TYPE: DREGION Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01506">1506</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3"/><section>
    <title>MPU_TYPE_DREGION_Pos<computeroutput>[8/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU TYPE: DREGION Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01506">1506</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3"/><section>
    <title>MPU_TYPE_DREGION_Pos<computeroutput>[9/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU TYPE: DREGION Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01234">1234</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3"/><section>
    <title>MPU_TYPE_DREGION_Pos<computeroutput>[10/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU TYPE: DREGION Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02805">2805</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3"/><section>
    <title>MPU_TYPE_DREGION_Pos<computeroutput>[11/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU TYPE: DREGION Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01461">1461</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3"/><section>
    <title>MPU_TYPE_DREGION_Pos<computeroutput>[12/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU TYPE: DREGION Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02710">2710</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3"/><section>
    <title>MPU_TYPE_DREGION_Pos<computeroutput>[13/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU TYPE: DREGION Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00553">553</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3"/><section>
    <title>MPU_TYPE_DREGION_Pos<computeroutput>[14/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU TYPE: DREGION Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01159">1159</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4d090ef632d2ba3a6ae4078c2594d6d3"/><section>
    <title>MPU_TYPE_DREGION_Pos<computeroutput>[15/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_DREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_DREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_DREGION_Pos&#160;&#160;&#160;8U</computeroutput></para>
<para>MPU TYPE: DREGION Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01564">1564</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39"/><section>
    <title>MPU_TYPE_IREGION_Msk<computeroutput>[1/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: IREGION Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02307">2307</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39"/><section>
    <title>MPU_TYPE_IREGION_Msk<computeroutput>[2/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: IREGION Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00847">847</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39"/><section>
    <title>MPU_TYPE_IREGION_Msk<computeroutput>[3/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: IREGION Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01429">1429</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39"/><section>
    <title>MPU_TYPE_IREGION_Msk<computeroutput>[4/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: IREGION Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00537">537</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39"/><section>
    <title>MPU_TYPE_IREGION_Msk<computeroutput>[5/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: IREGION Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00922">922</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39"/><section>
    <title>MPU_TYPE_IREGION_Msk<computeroutput>[6/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: IREGION Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01174">1174</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39"/><section>
    <title>MPU_TYPE_IREGION_Msk<computeroutput>[7/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: IREGION Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01504">1504</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39"/><section>
    <title>MPU_TYPE_IREGION_Msk<computeroutput>[8/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: IREGION Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01504">1504</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39"/><section>
    <title>MPU_TYPE_IREGION_Msk<computeroutput>[9/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: IREGION Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01232">1232</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39"/><section>
    <title>MPU_TYPE_IREGION_Msk<computeroutput>[10/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: IREGION Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02803">2803</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39"/><section>
    <title>MPU_TYPE_IREGION_Msk<computeroutput>[11/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: IREGION Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01459">1459</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39"/><section>
    <title>MPU_TYPE_IREGION_Msk<computeroutput>[12/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: IREGION Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02708">2708</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39"/><section>
    <title>MPU_TYPE_IREGION_Msk<computeroutput>[13/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: IREGION Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00551">551</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39"/><section>
    <title>MPU_TYPE_IREGION_Msk<computeroutput>[14/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: IREGION Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01157">1157</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga84c08304cbf7088481f2f6ccd8013c39"/><section>
    <title>MPU_TYPE_IREGION_Msk<computeroutput>[15/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Msk&#160;&#160;&#160;(0xFFUL &lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9">MPU_TYPE_IREGION_Pos</link>)</computeroutput></para>
<para>MPU TYPE: IREGION Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01562">1562</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9"/><section>
    <title>MPU_TYPE_IREGION_Pos<computeroutput>[1/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU TYPE: IREGION Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02306">2306</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9"/><section>
    <title>MPU_TYPE_IREGION_Pos<computeroutput>[2/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU TYPE: IREGION Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00846">846</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9"/><section>
    <title>MPU_TYPE_IREGION_Pos<computeroutput>[3/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU TYPE: IREGION Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01428">1428</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9"/><section>
    <title>MPU_TYPE_IREGION_Pos<computeroutput>[4/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU TYPE: IREGION Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00536">536</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9"/><section>
    <title>MPU_TYPE_IREGION_Pos<computeroutput>[5/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU TYPE: IREGION Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00921">921</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9"/><section>
    <title>MPU_TYPE_IREGION_Pos<computeroutput>[6/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU TYPE: IREGION Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01173">1173</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9"/><section>
    <title>MPU_TYPE_IREGION_Pos<computeroutput>[7/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU TYPE: IREGION Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01503">1503</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9"/><section>
    <title>MPU_TYPE_IREGION_Pos<computeroutput>[8/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU TYPE: IREGION Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01503">1503</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9"/><section>
    <title>MPU_TYPE_IREGION_Pos<computeroutput>[9/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU TYPE: IREGION Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01231">1231</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9"/><section>
    <title>MPU_TYPE_IREGION_Pos<computeroutput>[10/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU TYPE: IREGION Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02802">2802</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9"/><section>
    <title>MPU_TYPE_IREGION_Pos<computeroutput>[11/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU TYPE: IREGION Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01458">1458</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9"/><section>
    <title>MPU_TYPE_IREGION_Pos<computeroutput>[12/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU TYPE: IREGION Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02707">2707</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9"/><section>
    <title>MPU_TYPE_IREGION_Pos<computeroutput>[13/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU TYPE: IREGION Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00550">550</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9"/><section>
    <title>MPU_TYPE_IREGION_Pos<computeroutput>[14/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU TYPE: IREGION Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01156">1156</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gab46a4e0dae7607af6f312cf2328ecfc9"/><section>
    <title>MPU_TYPE_IREGION_Pos<computeroutput>[15/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_IREGION_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_IREGION_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_IREGION_Pos&#160;&#160;&#160;16U</computeroutput></para>
<para>MPU TYPE: IREGION Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01561">1561</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca"/><section>
    <title>MPU_TYPE_RALIASES<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>MPU_TYPE_RALIASES</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_RALIASES</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_RALIASES&#160;&#160;&#160;4U</computeroutput></para><para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02303">2303</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca"/><section>
    <title>MPU_TYPE_RALIASES<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>MPU_TYPE_RALIASES</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_RALIASES</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_RALIASES&#160;&#160;&#160;1U</computeroutput></para><para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00843">843</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca"/><section>
    <title>MPU_TYPE_RALIASES<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>MPU_TYPE_RALIASES</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_RALIASES</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_RALIASES&#160;&#160;&#160;4U</computeroutput></para><para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01425">1425</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca"/><section>
    <title>MPU_TYPE_RALIASES<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>MPU_TYPE_RALIASES</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_RALIASES</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_RALIASES&#160;&#160;&#160;1U</computeroutput></para><para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00533">533</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca"/><section>
    <title>MPU_TYPE_RALIASES<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>MPU_TYPE_RALIASES</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_RALIASES</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_RALIASES&#160;&#160;&#160;1U</computeroutput></para><para>
Definition at line <link linkend="_core__cm23_8h_source_1l00918">918</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca"/><section>
    <title>MPU_TYPE_RALIASES<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>MPU_TYPE_RALIASES</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_RALIASES</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_RALIASES&#160;&#160;&#160;4U</computeroutput></para><para>
Definition at line <link linkend="_core__cm3_8h_source_1l01170">1170</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca"/><section>
    <title>MPU_TYPE_RALIASES<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>MPU_TYPE_RALIASES</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_RALIASES</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_RALIASES&#160;&#160;&#160;4U</computeroutput></para><para>
Definition at line <link linkend="_core__cm33_8h_source_1l01500">1500</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca"/><section>
    <title>MPU_TYPE_RALIASES<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>MPU_TYPE_RALIASES</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_RALIASES</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_RALIASES&#160;&#160;&#160;4U</computeroutput></para><para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01500">1500</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca"/><section>
    <title>MPU_TYPE_RALIASES<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>MPU_TYPE_RALIASES</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_RALIASES</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_RALIASES&#160;&#160;&#160;4U</computeroutput></para><para>
Definition at line <link linkend="_core__cm4_8h_source_1l01228">1228</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca"/><section>
    <title>MPU_TYPE_RALIASES<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>MPU_TYPE_RALIASES</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_RALIASES</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_RALIASES&#160;&#160;&#160;4U</computeroutput></para><para>
Definition at line <link linkend="_core__cm55_8h_source_1l02799">2799</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca"/><section>
    <title>MPU_TYPE_RALIASES<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>MPU_TYPE_RALIASES</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_RALIASES</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_RALIASES&#160;&#160;&#160;4U</computeroutput></para><para>
Definition at line <link linkend="_core__cm7_8h_source_1l01455">1455</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca"/><section>
    <title>MPU_TYPE_RALIASES<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>MPU_TYPE_RALIASES</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_RALIASES</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_RALIASES&#160;&#160;&#160;4U</computeroutput></para><para>
Definition at line <link linkend="_core__cm85_8h_source_1l02704">2704</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga426909547566f1d07ce242889c44daca"/><section>
    <title>MPU_TYPE_RALIASES<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>MPU_TYPE_RALIASES</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_RALIASES</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_RALIASES&#160;&#160;&#160;4U</computeroutput></para><para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01558">1558</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59"/><section>
    <title>MPU_TYPE_SEPARATE_Msk<computeroutput>[1/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</computeroutput></para>
<para>MPU TYPE: SEPARATE Mask </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02313">2313</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59"/><section>
    <title>MPU_TYPE_SEPARATE_Msk<computeroutput>[2/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</computeroutput></para>
<para>MPU TYPE: SEPARATE Mask </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00853">853</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59"/><section>
    <title>MPU_TYPE_SEPARATE_Msk<computeroutput>[3/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</computeroutput></para>
<para>MPU TYPE: SEPARATE Mask </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01435">1435</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59"/><section>
    <title>MPU_TYPE_SEPARATE_Msk<computeroutput>[4/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</computeroutput></para>
<para>MPU TYPE: SEPARATE Mask </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00543">543</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59"/><section>
    <title>MPU_TYPE_SEPARATE_Msk<computeroutput>[5/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</computeroutput></para>
<para>MPU TYPE: SEPARATE Mask </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00928">928</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59"/><section>
    <title>MPU_TYPE_SEPARATE_Msk<computeroutput>[6/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</computeroutput></para>
<para>MPU TYPE: SEPARATE Mask </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01180">1180</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59"/><section>
    <title>MPU_TYPE_SEPARATE_Msk<computeroutput>[7/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</computeroutput></para>
<para>MPU TYPE: SEPARATE Mask </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01510">1510</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59"/><section>
    <title>MPU_TYPE_SEPARATE_Msk<computeroutput>[8/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</computeroutput></para>
<para>MPU TYPE: SEPARATE Mask </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01510">1510</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59"/><section>
    <title>MPU_TYPE_SEPARATE_Msk<computeroutput>[9/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</computeroutput></para>
<para>MPU TYPE: SEPARATE Mask </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01238">1238</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59"/><section>
    <title>MPU_TYPE_SEPARATE_Msk<computeroutput>[10/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</computeroutput></para>
<para>MPU TYPE: SEPARATE Mask </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02809">2809</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59"/><section>
    <title>MPU_TYPE_SEPARATE_Msk<computeroutput>[11/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</computeroutput></para>
<para>MPU TYPE: SEPARATE Mask </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01465">1465</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59"/><section>
    <title>MPU_TYPE_SEPARATE_Msk<computeroutput>[12/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</computeroutput></para>
<para>MPU TYPE: SEPARATE Mask </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02714">2714</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59"/><section>
    <title>MPU_TYPE_SEPARATE_Msk<computeroutput>[13/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</computeroutput></para>
<para>MPU TYPE: SEPARATE Mask </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00557">557</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59"/><section>
    <title>MPU_TYPE_SEPARATE_Msk<computeroutput>[14/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</computeroutput></para>
<para>MPU TYPE: SEPARATE Mask </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01163">1163</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga45427152e9a3493f1477fbe52e771c59"/><section>
    <title>MPU_TYPE_SEPARATE_Msk<computeroutput>[15/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Msk</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Msk</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Msk&#160;&#160;&#160;(1UL /*&lt;&lt; <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7">MPU_TYPE_SEPARATE_Pos</link>*/)</computeroutput></para>
<para>MPU TYPE: SEPARATE Mask </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01568">1568</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7"/><section>
    <title>MPU_TYPE_SEPARATE_Pos<computeroutput>[1/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU TYPE: SEPARATE Position </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l02312">2312</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7"/><section>
    <title>MPU_TYPE_SEPARATE_Pos<computeroutput>[2/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU TYPE: SEPARATE Position </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l00852">852</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7"/><section>
    <title>MPU_TYPE_SEPARATE_Pos<computeroutput>[3/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU TYPE: SEPARATE Position </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l01434">1434</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7"/><section>
    <title>MPU_TYPE_SEPARATE_Pos<computeroutput>[4/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU TYPE: SEPARATE Position </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00542">542</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7"/><section>
    <title>MPU_TYPE_SEPARATE_Pos<computeroutput>[5/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU TYPE: SEPARATE Position </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l00927">927</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7"/><section>
    <title>MPU_TYPE_SEPARATE_Pos<computeroutput>[6/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU TYPE: SEPARATE Position </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01179">1179</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7"/><section>
    <title>MPU_TYPE_SEPARATE_Pos<computeroutput>[7/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU TYPE: SEPARATE Position </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l01509">1509</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7"/><section>
    <title>MPU_TYPE_SEPARATE_Pos<computeroutput>[8/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU TYPE: SEPARATE Position </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l01509">1509</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7"/><section>
    <title>MPU_TYPE_SEPARATE_Pos<computeroutput>[9/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU TYPE: SEPARATE Position </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01237">1237</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7"/><section>
    <title>MPU_TYPE_SEPARATE_Pos<computeroutput>[10/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU TYPE: SEPARATE Position </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l02808">2808</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7"/><section>
    <title>MPU_TYPE_SEPARATE_Pos<computeroutput>[11/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU TYPE: SEPARATE Position </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01464">1464</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7"/><section>
    <title>MPU_TYPE_SEPARATE_Pos<computeroutput>[12/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU TYPE: SEPARATE Position </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l02713">2713</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7"/><section>
    <title>MPU_TYPE_SEPARATE_Pos<computeroutput>[13/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU TYPE: SEPARATE Position </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00556">556</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7"/><section>
    <title>MPU_TYPE_SEPARATE_Pos<computeroutput>[14/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU TYPE: SEPARATE Position </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01162">1162</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa3ef8bc16dfa8b27f80b87109b424fe7"/><section>
    <title>MPU_TYPE_SEPARATE_Pos<computeroutput>[15/15]</computeroutput></title>
<indexterm><primary>MPU_TYPE_SEPARATE_Pos</primary><secondary>Memory Protection Unit (MPU)</secondary></indexterm>
<indexterm><primary>Memory Protection Unit (MPU)</primary><secondary>MPU_TYPE_SEPARATE_Pos</secondary></indexterm>
<para><computeroutput>#define MPU_TYPE_SEPARATE_Pos&#160;&#160;&#160;0U</computeroutput></para>
<para>MPU TYPE: SEPARATE Position </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l01567">1567</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
</section>
    <xi:include href="group___c_m_s_i_s___f_p_u.xml" xmlns:xi="http://www.w3.org/2001/XInclude"/>
</section>
