{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602269165786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602269165787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  9 15:46:05 2020 " "Processing started: Fri Oct  9 15:46:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602269165787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602269165787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlipFlopJK -c FlipFlopJK " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlipFlopJK -c FlipFlopJK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602269165787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602269165989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602269165989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipFlopJK.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FlipFlopJK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopJK-arch " "Found design unit 1: FlipFlopJK-arch" {  } { { "FlipFlopJK.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602269175371 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopJK " "Found entity 1: FlipFlopJK" {  } { { "FlipFlopJK.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602269175371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602269175371 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FlipFlopJK " "Elaborating entity \"FlipFlopJK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602269175417 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q FlipFlopJK.vhd(22) " "VHDL Process Statement warning at FlipFlopJK.vhd(22): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "FlipFlopJK.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1602269175428 "|FlipFlopJK"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "notq FlipFlopJK.vhd(22) " "VHDL Process Statement warning at FlipFlopJK.vhd(22): inferring latch(es) for signal or variable \"notq\", which holds its previous value in one or more paths through the process" {  } { { "FlipFlopJK.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1602269175428 "|FlipFlopJK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "notq FlipFlopJK.vhd(22) " "Inferred latch for \"notq\" at FlipFlopJK.vhd(22)" {  } { { "FlipFlopJK.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602269175429 "|FlipFlopJK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q FlipFlopJK.vhd(22) " "Inferred latch for \"q\" at FlipFlopJK.vhd(22)" {  } { { "FlipFlopJK.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602269175429 "|FlipFlopJK"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "notq VCC " "Pin \"notq\" is stuck at VCC" {  } { { "FlipFlopJK.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602269176116 "|FlipFlopJK|notq"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1602269176116 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602269176219 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602269176620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602269176620 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "FlipFlopJK.vhd" "" { Text "/home/borg/Documents/Elementos/Z01.1-Anonymous/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602269176706 "|FlipFlopJK|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1602269176706 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602269176711 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602269176711 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602269176711 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602269176711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1045 " "Peak virtual memory: 1045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602269176718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  9 15:46:16 2020 " "Processing ended: Fri Oct  9 15:46:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602269176718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602269176718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602269176718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602269176718 ""}
