<dec f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.h' l='96' type='bool llvm::MipsSEDAGToDAGISel::selectVSplat(llvm::SDNode * N, llvm::APInt &amp; Imm, unsigned int MinSizeInBits) const'/>
<doc f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.h' l='95'>/// Select constant vector splats.</doc>
<inh f='llvm/llvm/lib/Target/Mips/MipsISelDAGToDAG.h' l='98' c='_ZNK4llvm16MipsDAGToDAGISel12selectVSplatEPNS_6SDNodeERNS_5APIntEj'/>
<def f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='511' ll='532' type='bool llvm::MipsSEDAGToDAGISel::selectVSplat(llvm::SDNode * N, llvm::APInt &amp; Imm, unsigned int MinSizeInBits) const'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='559' u='c' c='_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='635' u='c' c='_ZNK4llvm18MipsSEDAGToDAGISel20selectVSplatUimmPow2ENS_7SDValueERS1_'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='666' u='c' c='_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatMaskLENS_7SDValueERS1_'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='700' u='c' c='_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatMaskRENS_7SDValueERS1_'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='722' u='c' c='_ZNK4llvm18MipsSEDAGToDAGISel23selectVSplatUimmInvPow2ENS_7SDValueERS1_'/>
<doc f='llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.cpp' l='506'>// Select constant vector splats.
//
// Returns true and sets Imm if:
// * MSA is enabled
// * N is a ISD::BUILD_VECTOR representing a constant splat</doc>
