Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "D:/GIT/Pracs_Microprocesadores/VHDL/Practica2/tb_ALU_isim_beh.exe" -prj "D:/GIT/Pracs_Microprocesadores/VHDL/Practica2/tb_ALU_beh.prj" "work.tb_ALU" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/GIT/Pracs_Microprocesadores/VHDL/Practica2/ALU.vhd" into library work
Parsing VHDL file "D:/GIT/Pracs_Microprocesadores/VHDL/Practica2/tb_ALU.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavior of entity tb_alu
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable D:/GIT/Pracs_Microprocesadores/VHDL/Practica2/tb_ALU_isim_beh.exe
Fuse Memory Usage: 35716 KB
Fuse CPU Usage: 593 ms
