static unsigned long F_1 ( struct V_1 * V_1 )\r\n{\r\nreturn V_1 -> V_2 -> V_3 / 2 ;\r\n}\r\nstatic unsigned long F_2 ( struct V_1 * V_1 )\r\n{\r\nreturn V_1 -> V_2 -> V_3 / 7 ;\r\n}\r\nstatic unsigned long F_3 ( struct V_1 * V_1 )\r\n{\r\nreturn V_1 -> V_2 -> V_3 / 13 ;\r\n}\r\nstatic unsigned long F_4 ( struct V_1 * V_1 )\r\n{\r\nunsigned long V_4 = 1 ;\r\nif ( F_5 ( V_5 ) & ( 1 << V_1 -> V_6 ) ) {\r\nV_4 = ( ( ( F_5 ( V_1 -> V_7 ) >> 24 ) & 0x3f ) + 1 ) ;\r\nswitch ( V_1 -> V_6 ) {\r\ncase 1 :\r\ncase 2 :\r\nif ( F_5 ( V_1 -> V_7 ) & ( 1 << 20 ) )\r\nV_4 *= 2 ;\r\n}\r\n}\r\nreturn V_1 -> V_2 -> V_3 * V_4 ;\r\n}\r\nstatic void F_6 ( struct V_1 * V_1 )\r\n{\r\nunsigned long V_8 ;\r\nV_8 = F_5 ( V_9 ) ;\r\nV_8 |= ( 1 << 31 ) ;\r\nF_7 ( V_8 , V_9 ) ;\r\n}\r\nstatic unsigned long F_8 ( struct V_1 * V_1 )\r\n{\r\nT_1 V_8 ;\r\nV_8 = F_5 ( V_1 -> V_10 -> V_11 ) ;\r\nif ( ! ( V_8 & 0x000B8000 ) )\r\nreturn V_1 -> V_2 -> V_3 ;\r\nV_8 &= 0x3f ;\r\nV_8 += 1 ;\r\nif ( ( V_8 < 12 ) ||\r\n( V_8 > 33 ) ) {\r\nF_9 ( L_1 , V_8 ) ;\r\nreturn 0 ;\r\n}\r\nreturn V_1 -> V_2 -> V_3 / V_8 ;\r\n}\r\nstatic long F_10 ( struct V_1 * V_1 , unsigned long V_3 )\r\n{\r\nreturn F_11 ( V_1 , 12 , 33 , V_3 ) ;\r\n}\r\nstatic void F_12 ( struct V_1 * V_1 )\r\n{\r\nT_1 V_8 ;\r\nV_8 = F_5 ( V_1 -> V_10 -> V_11 ) ;\r\nV_8 &= ~ 0x000B8000 ;\r\nF_7 ( V_8 , V_1 -> V_10 -> V_11 ) ;\r\n}\r\nstatic int F_13 ( struct V_1 * V_1 )\r\n{\r\nT_1 V_8 ;\r\nint V_12 ;\r\nV_8 = F_5 ( V_1 -> V_10 -> V_11 ) ;\r\nV_12 = ( V_8 & 0x3f ) + 1 ;\r\nif ( ( V_12 < 12 ) || ( V_12 > 33 ) )\r\nreturn - V_13 ;\r\nF_7 ( V_8 | 0x000B8000 , V_1 -> V_10 -> V_11 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_14 ( struct V_1 * V_1 , unsigned long V_3 )\r\n{\r\nT_1 V_8 ;\r\nint V_14 ;\r\nV_14 = V_3 / V_1 -> V_2 -> V_3 ;\r\nif ( ( V_14 < 12 ) || ( V_14 > 33 ) )\r\nreturn - V_15 ;\r\nV_14 += - 1 ;\r\nV_8 = F_5 ( V_1 -> V_10 -> V_11 ) ;\r\nV_8 = ( V_8 & ~ 0x3f ) + V_14 ;\r\nF_7 ( V_8 , V_1 -> V_10 -> V_11 ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_2 F_15 ( void )\r\n{\r\nint V_16 , V_17 = 0 ;\r\nF_7 ( 0x108 , V_18 ) ;\r\nF_7 ( 0x108 , V_19 ) ;\r\nF_7 ( 0x108 , V_20 ) ;\r\nswitch ( ( F_5 ( V_21 ) >> 28 ) & 0x03 ) {\r\ncase 0 :\r\nV_22 . V_2 = & V_23 ;\r\nbreak;\r\ncase 1 :\r\nV_22 . V_2 = & V_24 ;\r\nbreak;\r\ncase 2 :\r\nV_22 . V_2 = & V_25 ;\r\nbreak;\r\ncase 3 :\r\nV_22 . V_2 = & V_26 ;\r\nbreak;\r\n}\r\nfor ( V_16 = 0 ; ! V_17 && ( V_16 < F_16 ( V_27 ) ) ; V_16 ++ )\r\nV_17 = F_17 ( V_27 [ V_16 ] ) ;\r\nif ( ! V_17 )\r\nV_17 = F_18 ( V_28 , V_29 , & V_30 ) ;\r\nif ( ! V_17 )\r\nV_17 = F_19 ( V_31 , V_32 ) ;\r\nif ( ! V_17 )\r\nV_17 = F_20 ( V_33 , V_34 ) ;\r\nfor ( V_16 = 0 ; ! V_17 && ( V_16 < F_16 ( V_35 ) ) ; V_16 ++ )\r\nV_17 = F_17 ( V_35 [ V_16 ] ) ;\r\nF_21 ( V_36 , F_16 ( V_36 ) ) ;\r\nif ( ! V_17 )\r\nF_22 () ;\r\nelse\r\nF_23 ( L_2 ) ;\r\n}
