<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.8 SP2 (Version 11.8.2.4)</text>
<text>Date: Thu Nov 16 11:33:54 2017
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S090</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>484 FBGA</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>2.5V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 2.5V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>MSS_SUBSYSTEM_sb_0</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>EDIF</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\hbreslin\Desktop\Project Workspace\My projects\M2S090\M2S090\synthesis\MSS_SUBSYSTEM_sb_0.edn</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>13458</cell>
 <cell>86184</cell>
 <cell>15.62</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>6534</cell>
 <cell>86184</cell>
 <cell>7.58</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>801</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>73</cell>
 <cell>267</cell>
 <cell>27.34</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>71</cell>
 <cell>267</cell>
 <cell>26.59</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>1</cell>
 <cell>133</cell>
 <cell>0.75</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>10</cell>
 <cell>112</cell>
 <cell>8.93</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>8</cell>
 <cell>109</cell>
 <cell>7.34</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>2</cell>
 <cell>84</cell>
 <cell>2.38</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>11</cell>
 <cell>16</cell>
 <cell>68.75</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>6</cell>
 <cell>16.67</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>12738</cell>
 <cell>5814</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>360</cell>
 <cell>360</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>288</cell>
 <cell>288</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>72</cell>
 <cell>72</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>13458</cell>
 <cell>6534</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (512KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>47</cell>
</row>
<row>
 <cell>5</cell>
 <cell>1</cell>
</row>
<row>
 <cell>6</cell>
 <cell>3</cell>
</row>
<row>
 <cell>7</cell>
 <cell>3</cell>
</row>
<row>
 <cell>8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>9</cell>
 <cell>1</cell>
</row>
<row>
 <cell>10</cell>
 <cell>8</cell>
</row>
<row>
 <cell>11</cell>
 <cell>5</cell>
</row>
<row>
 <cell>14</cell>
 <cell>3</cell>
</row>
<row>
 <cell>17</cell>
 <cell>4</cell>
</row>
<row>
 <cell>30</cell>
 <cell>2</cell>
</row>
<row>
 <cell>32</cell>
 <cell>3</cell>
</row>
<row>
 <cell>33</cell>
 <cell>9</cell>
</row>
<row>
 <cell>49</cell>
 <cell>1</cell>
</row>
<row>
 <cell>58</cell>
 <cell>2</cell>
</row>
<row>
 <cell>64</cell>
 <cell>1</cell>
</row>
<row>
 <cell>65</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>95</cell>
</row>
</table>
<section><name>Detailed MACC Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>1</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>12</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>39</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>20</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS25</cell>
 <cell> 2.50v</cell>
 <cell> N/A</cell>
 <cell> 11</cell>
 <cell> 12</cell>
 <cell> 0</cell>
</row>
<row>
 <cell>LPDDRI (Input/Bidirectional)</cell>
 <cell> 1.80v</cell>
 <cell> 1.00v</cell>
 <cell> 1</cell>
 <cell> 0</cell>
 <cell> 20</cell>
</row>
<row>
 <cell>LPDDRI (Output)</cell>
 <cell> 1.80v</cell>
 <cell> N/A</cell>
 <cell> 0</cell>
 <cell> 29</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 50</cell>
 <cell>68.49%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 23</cell>
 <cell>31.51%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>5450</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_SUBSYSTEM_sb_0_sb_0_FIC_0_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_SUBSYSTEM_sb_0_sb_0/CCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>844</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_SUBSYSTEM_sb_0_sb_0_INIT_DONE</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_SUBSYSTEM_sb_0_sb_0/CORERESETP_0/INIT_DONE_int_RNIH7UA/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>294</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREJTAGDEBUG_0_TGT_TCK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREJTAGDEBUG_0/tck_clkint/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>77</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_SUBSYSTEM_sb_0_sb_0/CORECONFIGP_0_APB_S_PRESET_N</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/FIC_2_APB_M_PRESET_N_keep_RNI0L51/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>75</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_SUBSYSTEM_sb_0_sb_0/CORECONFIGP_0_APB_S_PCLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_SUBSYSTEM_sb_0_sb_0/MSS_SUBSYSTEM_sb_0_sb_MSS_0/MSS_ADLIB_INST_RNI7PU9/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/reset_n_catch_reg_io_q[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/dmiResetCatch/reset_n_catch_reg/reg_0/q_RNII25E/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>26</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_SUBSYSTEM_sb_0_sb_0/CORERESETP_0/sm0_areset_n_clk_base</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_SUBSYSTEM_sb_0_sb_0/CORERESETP_0/sm0_areset_n_clk_base_RNI1AK/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>23</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREJTAGDEBUG_0.TGT_TRSTB</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREJTAGDEBUG_0/genblk1_UJTAG_0_RNIFG38/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>22</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0_RCOSC_25_50MHZ_O2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_SUBSYSTEM_sb_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_SUBSYSTEM_sb_0_sb_0/CORERESETP_0/sm0_areset_n_rcosc</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_SUBSYSTEM_sb_0_sb_0/CORERESETP_0/sm0_areset_n_rcosc_RNI7HS9/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>16</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREJTAGDEBUG_0/UDRCK_OUT</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREJTAGDEBUG_0/genblk1_udrck_clkint/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>972</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_SUBSYSTEM_sb_0_sb_0/CORERESETP_0/INIT_DONE_int</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_SUBSYSTEM_sb_0_sb_0/CORERESETP_0/INIT_DONE_int</cell>
</row>
<row>
 <cell>602</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/_T_164</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_0/q</cell>
</row>
<row>
 <cell>280</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[7]</cell>
</row>
<row>
 <cell>237</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[2]</cell>
</row>
<row>
 <cell>208</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[3]</cell>
</row>
<row>
 <cell>167</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/valid_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/fq/valid_0</cell>
</row>
<row>
 <cell>140</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/csr/_T_2284</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/csr/_T_2284</cell>
</row>
<row>
 <cell>130</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core_io_imem_flush_icache</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/io_imem_flush_icache</cell>
</row>
<row>
 <cell>128</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/icache/un1__GEN_14_2_sqmuxa_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/icache/refill_one_beat_RNIH26Q</cell>
</row>
<row>
 <cell>107</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/_T_1913</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/div/_T_1913</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>972</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MSS_SUBSYSTEM_sb_0_sb_0/CORERESETP_0/INIT_DONE_int</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MSS_SUBSYSTEM_sb_0_sb_0/CORERESETP_0/INIT_DONE_int</cell>
</row>
<row>
 <cell>602</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/_T_164</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC/reset_n_catch_reg/reg_0/q</cell>
</row>
<row>
 <cell>280</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[7]</cell>
</row>
<row>
 <cell>237</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[2]</cell>
</row>
<row>
 <cell>208</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/TLAsyncCrossingSink_io_out_0_a_bits_address[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/debug_1/dmInner/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK/MSS_SUBSYSTEM_sb_0_MIV_RV32IMA_L1_AHB_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/_T_36_address[3]</cell>
</row>
<row>
 <cell>167</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/valid_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/fq/valid_0</cell>
</row>
<row>
 <cell>140</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/csr/_T_2284</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/csr/_T_2284</cell>
</row>
<row>
 <cell>130</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core_io_imem_flush_icache</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/io_imem_flush_icache</cell>
</row>
<row>
 <cell>128</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/icache/un1__GEN_14_2_sqmuxa_or</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/frontend/icache/refill_one_beat_RNIH26Q</cell>
</row>
<row>
 <cell>107</cell>
 <cell>INT_NET</cell>
 <cell>Net   : MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/_T_1913</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: MIV_RV32IMA_L1_AHB_0/ChiselTop0/tile/rocket/core/div/_T_1913</cell>
</row>
</table>
</doc>
