<h1>üîê Digital Lock System (VHDL ‚Äì FPGA)</h1>

<h2>Course</h2>
<p><b>Circuit Logic Laboratory</b></p>

<h2>University</h2>
<p><b>University of Guilan</b></p>

<h2>Description</h2>
<p>
  This project implements a <b>digital lock system</b> using <b>VHDL</b> on an <b>FPGA board</b>.
  It was developed as a <b>group project</b> for the Digital Logic Laboratory course and implemented using <b>Xilinx ISE</b>.
</p>

<h2>Functionality</h2>
<ul>
  <li>Displays the <b>last two digits of both students‚Äô IDs</b> on <b>four 7-segment displays</b> at startup</li>
  <li>Counts from <b>0 to 15</b> using a push button and shows the result on the displays</li>
  <li>Verifies a <b>4-bit password</b>:
    <ul>
      <li>Shows <b>"PASS"</b> if the password is correct</li>
      <li>Blinks all <b>LEDs</b> if the password is incorrect</li>
    </ul>
  </li>
  <li>While holding a push button, <b>"PASS"</b> moves across the display as an animation</li>
</ul>

<h2>Tools</h2>
<ul>
  <li><b>Language:</b> VHDL</li>
  <li><b>FPGA Tool:</b> Xilinx ISE</li>
</ul>

<h2>Group Members:</h2>
<ul>
  <li><b>Ashkan Rafiei Nezhad</b></li>
  <li><b>Amirhossein Khadivi</b></li>
</ul>
