VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN soc_bsg_black_parrot ;
UNITS DISTANCE MICRONS 2000 ;
DIEAREA ( 0 0 ) ( 6000000 6000000 ) ;
ROW IO_CORNER_NORTH_WEST IOSITE 30000 5690000 FS DO 140 BY 1 STEP 2000 0 ;
ROW IO_CORNER_NORTH_EAST IOSITE 5690000 5690000 S DO 140 BY 1 STEP 2000 0 ;
ROW IO_CORNER_SOUTH_EAST IOSITE 5690000 30000 FN DO 140 BY 1 STEP 2000 0 ;
ROW IO_CORNER_SOUTH_WEST IOSITE 30000 30000 N DO 140 BY 1 STEP 2000 0 ;
ROW IO_NORTH IOSITE 310000 5690000 FS DO 2690 BY 1 STEP 2000 0 ;
ROW IO_EAST IOSITE 5690000 310000 W DO 1 BY 2690 STEP 0 2000 ;
ROW IO_SOUTH IOSITE 310000 30000 N DO 2690 BY 1 STEP 2000 0 ;
ROW IO_WEST IOSITE 30000 310000 FW DO 1 BY 2690 STEP 0 2000 ;
TRACKS X 190 DO 21428 STEP 280 LAYER metal1 ;
TRACKS Y 140 DO 21428 STEP 280 LAYER metal1 ;
TRACKS X 190 DO 15789 STEP 380 LAYER metal2 ;
TRACKS Y 140 DO 15789 STEP 380 LAYER metal2 ;
TRACKS X 190 DO 21428 STEP 280 LAYER metal3 ;
TRACKS Y 140 DO 21428 STEP 280 LAYER metal3 ;
TRACKS X 190 DO 10714 STEP 560 LAYER metal4 ;
TRACKS Y 140 DO 10714 STEP 560 LAYER metal4 ;
TRACKS X 190 DO 10714 STEP 560 LAYER metal5 ;
TRACKS Y 140 DO 10714 STEP 560 LAYER metal5 ;
TRACKS X 190 DO 10714 STEP 560 LAYER metal6 ;
TRACKS Y 140 DO 10714 STEP 560 LAYER metal6 ;
TRACKS X 1790 DO 3749 STEP 1600 LAYER metal7 ;
TRACKS Y 1740 DO 3749 STEP 1600 LAYER metal7 ;
TRACKS X 1790 DO 3749 STEP 1600 LAYER metal8 ;
TRACKS Y 1740 DO 3749 STEP 1600 LAYER metal8 ;
TRACKS X 3390 DO 1874 STEP 3200 LAYER metal9 ;
TRACKS Y 3340 DO 1874 STEP 3200 LAYER metal9 ;
TRACKS X 3390 DO 1874 STEP 3200 LAYER metal10 ;
TRACKS Y 3340 DO 1874 STEP 3200 LAYER metal10 ;
COMPONENTS 267 ;
    - u_bsg_tag_clk_i PADCELL_SIG_H + FIXED ( 5690000 3108000 ) W ;
    - u_bsg_tag_clk_o PADCELL_SIG_H + FIXED ( 30000 3654000 ) FW ;
    - u_bsg_tag_data_i PADCELL_SIG_H + FIXED ( 5690000 3376000 ) W ;
    - u_bsg_tag_data_o PADCELL_SIG_H + FIXED ( 30000 3362000 ) FW ;
    - u_bsg_tag_en_i PADCELL_SIG_H + FIXED ( 5690000 3464000 ) W ;
    - u_ci2_0_o PADCELL_SIG_V + FIXED ( 4088000 5690000 ) FS ;
    - u_ci2_1_o PADCELL_SIG_V + FIXED ( 4176000 5690000 ) FS ;
    - u_ci2_2_o PADCELL_SIG_V + FIXED ( 4444000 5690000 ) FS ;
    - u_ci2_3_o PADCELL_SIG_V + FIXED ( 4532000 5690000 ) FS ;
    - u_ci2_4_o PADCELL_SIG_V + FIXED ( 4622000 5690000 ) FS ;
    - u_ci2_5_o PADCELL_SIG_V + FIXED ( 5334000 5690000 ) FS ;
    - u_ci2_6_o PADCELL_SIG_V + FIXED ( 5422000 5690000 ) FS ;
    - u_ci2_7_o PADCELL_SIG_V + FIXED ( 5690000 5600000 ) W ;
    - u_ci2_8_o PADCELL_SIG_V + FIXED ( 5690000 5512000 ) W ;
    - u_ci2_clk_o PADCELL_SIG_V + FIXED ( 4710000 5690000 ) FS ;
    - u_ci2_tkn_i PADCELL_SIG_V + FIXED ( 4978000 5690000 ) FS ;
    - u_ci2_v_o PADCELL_SIG_V + FIXED ( 5066000 5690000 ) FS ;
    - u_ci_0_i PADCELL_SIG_H + FIXED ( 5690000 5422000 ) W ;
    - u_ci_1_i PADCELL_SIG_H + FIXED ( 5690000 5156000 ) W ;
    - u_ci_2_i PADCELL_SIG_H + FIXED ( 5690000 4888000 ) W ;
    - u_ci_3_i PADCELL_SIG_H + FIXED ( 5690000 4800000 ) W ;
    - u_ci_4_i PADCELL_SIG_H + FIXED ( 5690000 4710000 ) W ;
    - u_ci_5_i PADCELL_SIG_H + FIXED ( 5690000 4176000 ) W ;
    - u_ci_6_i PADCELL_SIG_H + FIXED ( 5690000 4088000 ) W ;
    - u_ci_7_i PADCELL_SIG_H + FIXED ( 5690000 3820000 ) W ;
    - u_ci_8_i PADCELL_SIG_H + FIXED ( 5690000 3554000 ) W ;
    - u_ci_clk_i PADCELL_SIG_H + FIXED ( 5690000 4622000 ) W ;
    - u_ci_tkn_o PADCELL_SIG_H + FIXED ( 5690000 4354000 ) W ;
    - u_ci_v_i PADCELL_SIG_H + FIXED ( 5690000 4266000 ) W ;
    - u_clk_A_i PADCELL_SIG_V + FIXED ( 2486000 5690000 ) FS ;
    - u_clk_B_i PADCELL_SIG_V + FIXED ( 2574000 5690000 ) FS ;
    - u_clk_C_i PADCELL_SIG_V + FIXED ( 2752000 5690000 ) FS ;
    - u_clk_async_reset_i PADCELL_SIG_V + FIXED ( 3108000 5690000 ) FS ;
    - u_clk_o PADCELL_SIG_V + FIXED ( 2930000 5690000 ) FS ;
    - u_co2_0_o PADCELL_SIG_H + FIXED ( 30000 3944000 ) FW ;
    - u_co2_1_o PADCELL_SIG_H + FIXED ( 30000 4042000 ) FW ;
    - u_co2_2_o PADCELL_SIG_H + FIXED ( 30000 4138000 ) FW ;
    - u_co2_3_o PADCELL_SIG_H + FIXED ( 30000 4236000 ) FW ;
    - u_co2_4_o PADCELL_SIG_H + FIXED ( 30000 4526000 ) FW ;
    - u_co2_5_o PADCELL_SIG_H + FIXED ( 30000 5302000 ) FW ;
    - u_co2_6_o PADCELL_SIG_H + FIXED ( 30000 5400000 ) FW ;
    - u_co2_7_o PADCELL_SIG_H + FIXED ( 30000 5496000 ) FW ;
    - u_co2_8_o PADCELL_SIG_H + FIXED ( 30000 5594000 ) FW ;
    - u_co2_clk_o PADCELL_SIG_H + FIXED ( 30000 4624000 ) FW ;
    - u_co2_tkn_i PADCELL_SIG_H + FIXED ( 30000 4720000 ) FW ;
    - u_co2_v_o PADCELL_SIG_H + FIXED ( 30000 4818000 ) FW ;
    - u_co_0_i PADCELL_SIG_V + FIXED ( 528000 5690000 ) FS ;
    - u_co_1_i PADCELL_SIG_V + FIXED ( 616000 5690000 ) FS ;
    - u_co_2_i PADCELL_SIG_V + FIXED ( 706000 5690000 ) FS ;
    - u_co_3_i PADCELL_SIG_V + FIXED ( 972000 5690000 ) FS ;
    - u_co_4_i PADCELL_SIG_V + FIXED ( 1240000 5690000 ) FS ;
    - u_co_5_i PADCELL_SIG_V + FIXED ( 1774000 5690000 ) FS ;
    - u_co_6_i PADCELL_SIG_V + FIXED ( 1862000 5690000 ) FS ;
    - u_co_7_i PADCELL_SIG_V + FIXED ( 1952000 5690000 ) FS ;
    - u_co_8_i PADCELL_SIG_V + FIXED ( 2040000 5690000 ) FS ;
    - u_co_clk_i PADCELL_SIG_V + FIXED ( 1328000 5690000 ) FS ;
    - u_co_tkn_o PADCELL_SIG_V + FIXED ( 1418000 5690000 ) FS ;
    - u_co_v_i PADCELL_SIG_V + FIXED ( 1506000 5690000 ) FS ;
    - u_core_async_reset_i PADCELL_SIG_V + FIXED ( 3998000 5690000 ) FS ;
    - u_ddr_addr_0_o PADCELL_SIG_V + FIXED ( 3574000 30000 ) N ;
    - u_ddr_addr_10_o PADCELL_SIG_V + FIXED ( 1916000 30000 ) N ;
    - u_ddr_addr_11_o PADCELL_SIG_V + FIXED ( 1824000 30000 ) N ;
    - u_ddr_addr_12_o PADCELL_SIG_V + FIXED ( 1548000 30000 ) N ;
    - u_ddr_addr_13_o PADCELL_SIG_V + FIXED ( 1456000 30000 ) N ;
    - u_ddr_addr_14_o PADCELL_SIG_V + FIXED ( 1364000 30000 ) N ;
    - u_ddr_addr_15_o PADCELL_SIG_V + FIXED ( 1272000 30000 ) N ;
    - u_ddr_addr_1_o PADCELL_SIG_V + FIXED ( 3298000 30000 ) N ;
    - u_ddr_addr_2_o PADCELL_SIG_V + FIXED ( 3206000 30000 ) N ;
    - u_ddr_addr_3_o PADCELL_SIG_V + FIXED ( 3114000 30000 ) N ;
    - u_ddr_addr_4_o PADCELL_SIG_V + FIXED ( 2836000 30000 ) N ;
    - u_ddr_addr_5_o PADCELL_SIG_V + FIXED ( 2744000 30000 ) N ;
    - u_ddr_addr_6_o PADCELL_SIG_V + FIXED ( 2652000 30000 ) N ;
    - u_ddr_addr_7_o PADCELL_SIG_V + FIXED ( 2560000 30000 ) N ;
    - u_ddr_addr_8_o PADCELL_SIG_V + FIXED ( 2284000 30000 ) N ;
    - u_ddr_addr_9_o PADCELL_SIG_V + FIXED ( 2192000 30000 ) N ;
    - u_ddr_ba_0_o PADCELL_SIG_V + FIXED ( 996000 30000 ) N ;
    - u_ddr_ba_1_o PADCELL_SIG_V + FIXED ( 904000 30000 ) N ;
    - u_ddr_ba_2_o PADCELL_SIG_V + FIXED ( 812000 30000 ) N ;
    - u_ddr_cas_n_o PADCELL_SIG_V + FIXED ( 4126000 30000 ) N ;
    - u_ddr_ck_n_o PADCELL_SIG_V + FIXED ( 4678000 30000 ) N ;
    - u_ddr_ck_p_o PADCELL_SIG_V + FIXED ( 5138000 30000 ) N ;
    - u_ddr_cke_o PADCELL_SIG_V + FIXED ( 4586000 30000 ) N ;
    - u_ddr_cs_n_o PADCELL_SIG_V + FIXED ( 4494000 30000 ) N ;
    - u_ddr_dm_0_o PADCELL_SIG_H + FIXED ( 30000 1908000 ) FW ;
    - u_ddr_dm_1_o PADCELL_SIG_V + FIXED ( 352000 30000 ) N ;
    - u_ddr_dm_2_o PADCELL_SIG_V + FIXED ( 5414000 30000 ) N ;
    - u_ddr_dm_3_o PADCELL_SIG_H + FIXED ( 5690000 3020000 ) W ;
    - u_ddr_dq_0_io PADCELL_SIG_H + FIXED ( 30000 2200000 ) FW ;
    - u_ddr_dq_10_io PADCELL_SIG_H + FIXED ( 30000 744000 ) FW ;
    - u_ddr_dq_11_io PADCELL_SIG_H + FIXED ( 30000 842000 ) FW ;
    - u_ddr_dq_12_io PADCELL_SIG_H + FIXED ( 30000 938000 ) FW ;
    - u_ddr_dq_13_io PADCELL_SIG_H + FIXED ( 30000 1230000 ) FW ;
    - u_ddr_dq_14_io PADCELL_SIG_H + FIXED ( 30000 1326000 ) FW ;
    - u_ddr_dq_15_io PADCELL_SIG_H + FIXED ( 30000 1424000 ) FW ;
    - u_ddr_dq_16_io PADCELL_SIG_H + FIXED ( 5690000 1328000 ) W ;
    - u_ddr_dq_17_io PADCELL_SIG_H + FIXED ( 5690000 1240000 ) W ;
    - u_ddr_dq_18_io PADCELL_SIG_H + FIXED ( 5690000 1150000 ) W ;
    - u_ddr_dq_19_io PADCELL_SIG_H + FIXED ( 5690000 1062000 ) W ;
    - u_ddr_dq_1_io PADCELL_SIG_H + FIXED ( 30000 2296000 ) FW ;
    - u_ddr_dq_20_io PADCELL_SIG_H + FIXED ( 5690000 794000 ) W ;
    - u_ddr_dq_21_io PADCELL_SIG_H + FIXED ( 5690000 528000 ) W ;
    - u_ddr_dq_22_io PADCELL_SIG_H + FIXED ( 5690000 438000 ) W ;
    - u_ddr_dq_23_io PADCELL_SIG_H + FIXED ( 5690000 350000 ) W ;
    - u_ddr_dq_24_io PADCELL_SIG_H + FIXED ( 5690000 2574000 ) W ;
    - u_ddr_dq_25_io PADCELL_SIG_H + FIXED ( 5690000 2486000 ) W ;
    - u_ddr_dq_26_io PADCELL_SIG_H + FIXED ( 5690000 2396000 ) W ;
    - u_ddr_dq_27_io PADCELL_SIG_H + FIXED ( 5690000 2130000 ) W ;
    - u_ddr_dq_28_io PADCELL_SIG_H + FIXED ( 5690000 1862000 ) W ;
    - u_ddr_dq_29_io PADCELL_SIG_H + FIXED ( 5690000 1774000 ) W ;
    - u_ddr_dq_2_io PADCELL_SIG_H + FIXED ( 30000 2588000 ) FW ;
    - u_ddr_dq_30_io PADCELL_SIG_H + FIXED ( 5690000 1684000 ) W ;
    - u_ddr_dq_31_io PADCELL_SIG_H + FIXED ( 5690000 1596000 ) W ;
    - u_ddr_dq_3_io PADCELL_SIG_H + FIXED ( 30000 2684000 ) FW ;
    - u_ddr_dq_4_io PADCELL_SIG_H + FIXED ( 30000 2782000 ) FW ;
    - u_ddr_dq_5_io PADCELL_SIG_H + FIXED ( 30000 2878000 ) FW ;
    - u_ddr_dq_6_io PADCELL_SIG_H + FIXED ( 30000 3168000 ) FW ;
    - u_ddr_dq_7_io PADCELL_SIG_H + FIXED ( 30000 3266000 ) FW ;
    - u_ddr_dq_8_io PADCELL_SIG_H + FIXED ( 30000 550000 ) FW ;
    - u_ddr_dq_9_io PADCELL_SIG_H + FIXED ( 30000 648000 ) FW ;
    - u_ddr_dqs_n_0_io PADCELL_SIG_H + FIXED ( 30000 1812000 ) FW ;
    - u_ddr_dqs_n_1_io PADCELL_SIG_V + FIXED ( 444000 30000 ) N ;
    - u_ddr_dqs_n_2_io PADCELL_SIG_V + FIXED ( 5230000 30000 ) N ;
    - u_ddr_dqs_n_3_io PADCELL_SIG_H + FIXED ( 5690000 2842000 ) W ;
    - u_ddr_dqs_p_0_io PADCELL_SIG_H + FIXED ( 30000 1520000 ) FW ;
    - u_ddr_dqs_p_1_io PADCELL_SIG_V + FIXED ( 628000 30000 ) N ;
    - u_ddr_dqs_p_2_io PADCELL_SIG_V + FIXED ( 5322000 30000 ) N ;
    - u_ddr_dqs_p_3_io PADCELL_SIG_H + FIXED ( 5690000 2930000 ) W ;
    - u_ddr_odt_o PADCELL_SIG_V + FIXED ( 3850000 30000 ) N ;
    - u_ddr_ras_n_o PADCELL_SIG_V + FIXED ( 4402000 30000 ) N ;
    - u_ddr_reset_n_o PADCELL_SIG_V + FIXED ( 3942000 30000 ) N ;
    - u_ddr_we_n_o PADCELL_SIG_V + FIXED ( 4034000 30000 ) N ;
    - u_misc_o PADCELL_SIG_V + FIXED ( 3286000 5690000 ) FS ;
    - u_sel_0_i PADCELL_SIG_V + FIXED ( 3376000 5690000 ) FS ;
    - u_sel_1_i PADCELL_SIG_V + FIXED ( 3464000 5690000 ) FS ;
    - u_sel_2_i PADCELL_SIG_V + FIXED ( 3732000 5690000 ) FS ;
    - u_v18_1 PADCELL_VDDIO_V + FIXED ( 1180000 30000 ) N ;
    - u_v18_10 PADCELL_VDDIO_H + FIXED ( 5690000 1506000 ) W ;
    - u_v18_11 PADCELL_VDDIO_H + FIXED ( 5690000 2040000 ) W ;
    - u_v18_12 PADCELL_VDDIO_H + FIXED ( 5690000 2752000 ) W ;
    - u_v18_13 PADCELL_VDDIO_H + FIXED ( 5690000 3286000 ) W ;
    - u_v18_14 PADCELL_VDDIO_H + FIXED ( 5690000 3998000 ) W ;
    - u_v18_15 PADCELL_VDDIO_H + FIXED ( 5690000 4532000 ) W ;
    - u_v18_16 PADCELL_VDDIO_H + FIXED ( 5690000 5066000 ) W ;
    - u_v18_17 PADCELL_VDDIO_V + FIXED ( 5512000 5690000 ) FS ;
    - u_v18_18 PADCELL_VDDIO_V + FIXED ( 4800000 5690000 ) FS ;
    - u_v18_19 PADCELL_VDDIO_V + FIXED ( 4266000 5690000 ) FS ;
    - u_v18_2 PADCELL_VDDIO_V + FIXED ( 1732000 30000 ) N ;
    - u_v18_20 PADCELL_VDDIO_V + FIXED ( 3642000 5690000 ) FS ;
    - u_v18_21 PADCELL_VDDIO_V + FIXED ( 2664000 5690000 ) FS ;
    - u_v18_22 PADCELL_VDDIO_V + FIXED ( 2130000 5690000 ) FS ;
    - u_v18_23 PADCELL_VDDIO_V + FIXED ( 1596000 5690000 ) FS ;
    - u_v18_24 PADCELL_VDDIO_V + FIXED ( 1062000 5690000 ) FS ;
    - u_v18_25 PADCELL_VDDIO_H + FIXED ( 350000 5690000 ) FS ;
    - u_v18_26 PADCELL_VDDIO_H + FIXED ( 30000 4914000 ) FW ;
    - u_v18_27 PADCELL_VDDIO_H + FIXED ( 30000 4332000 ) FW ;
    - u_v18_28 PADCELL_VDDIO_H + FIXED ( 30000 3750000 ) FW ;
    - u_v18_29 PADCELL_VDDIO_H + FIXED ( 30000 2974000 ) FW ;
    - u_v18_3 PADCELL_VDDIO_V + FIXED ( 2468000 30000 ) N ;
    - u_v18_30 PADCELL_VDDIO_H + FIXED ( 30000 2394000 ) FW ;
    - u_v18_31 PADCELL_VDDIO_H + FIXED ( 30000 1618000 ) FW ;
    - u_v18_32 PADCELL_VDDIO_H + FIXED ( 30000 1036000 ) FW ;
    - u_v18_4 PADCELL_VDDIO_V + FIXED ( 3020000 30000 ) N ;
    - u_v18_5 PADCELL_VDDIO_V + FIXED ( 3758000 30000 ) N ;
    - u_v18_6 PADCELL_VDDIO_V + FIXED ( 4310000 30000 ) N ;
    - u_v18_7 PADCELL_VDDIO_V + FIXED ( 4862000 30000 ) N ;
    - u_v18_8 PADCELL_VDDIO_V + FIXED ( 5598000 30000 ) N ;
    - u_v18_9 PADCELL_VDDIO_H + FIXED ( 5690000 972000 ) W ;
    - u_vdd_1 PADCELL_VDD_V + FIXED ( 2008000 30000 ) N ;
    - u_vdd_10 PADCELL_VDD_H + FIXED ( 2396000 5690000 ) FS ;
    - u_vdd_11 PADCELL_VDD_H + FIXED ( 884000 5690000 ) FS ;
    - u_vdd_12 PADCELL_VDD_H + FIXED ( 30000 5206000 ) FW ;
    - u_vdd_13 PADCELL_VDD_H + FIXED ( 30000 3556000 ) FW ;
    - u_vdd_14 PADCELL_VDD_H + FIXED ( 30000 2102000 ) FW ;
    - u_vdd_15 PADCELL_VDD_H + FIXED ( 30000 454000 ) FW ;
    - u_vdd_16 PADCELL_VDD_H ;
    - u_vdd_17 PADCELL_VDD_V ;
    - u_vdd_18 PADCELL_VDD_V ;
    - u_vdd_19 PADCELL_VDD_V ;
    - u_vdd_2 PADCELL_VDD_V + FIXED ( 3390000 30000 ) N ;
    - u_vdd_20 PADCELL_VDD_V ;
    - u_vdd_21 PADCELL_VDD_V ;
    - u_vdd_22 PADCELL_VDD_V ;
    - u_vdd_23 PADCELL_VDD_V ;
    - u_vdd_24 PADCELL_VDD_V ;
    - u_vdd_25 PADCELL_VDD_H ;
    - u_vdd_26 PADCELL_VDD_H ;
    - u_vdd_27 PADCELL_VDD_H ;
    - u_vdd_28 PADCELL_VDD_H ;
    - u_vdd_29 PADCELL_VDD_H ;
    - u_vdd_3 PADCELL_VDD_V + FIXED ( 4954000 30000 ) N ;
    - u_vdd_30 PADCELL_VDD_H ;
    - u_vdd_31 PADCELL_VDD_H ;
    - u_vdd_32 PADCELL_VDD_H ;
    - u_vdd_4 PADCELL_VDD_V + FIXED ( 5690000 616000 ) W ;
    - u_vdd_5 PADCELL_VDD_V + FIXED ( 5690000 2218000 ) W ;
    - u_vdd_6 PADCELL_VDD_V + FIXED ( 5690000 3642000 ) W ;
    - u_vdd_7 PADCELL_VDD_V + FIXED ( 5690000 5244000 ) W ;
    - u_vdd_8 PADCELL_VDD_H + FIXED ( 5244000 5690000 ) FS ;
    - u_vdd_9 PADCELL_VDD_H + FIXED ( 3910000 5690000 ) FS ;
    - u_vdd_pll PADCELL_VDD_V + FIXED ( 3020000 5690000 ) FS ;
    - u_vss_0 PADCELL_VSS_V + FIXED ( 720000 30000 ) N ;
    - u_vss_1 PADCELL_VSS_V + FIXED ( 2100000 30000 ) N ;
    - u_vss_10 PADCELL_VSS_H + FIXED ( 2308000 5690000 ) FS ;
    - u_vss_11 PADCELL_VSS_H + FIXED ( 794000 5690000 ) FS ;
    - u_vss_12 PADCELL_VSS_H + FIXED ( 30000 5108000 ) FW ;
    - u_vss_13 PADCELL_VSS_H + FIXED ( 30000 3460000 ) FW ;
    - u_vss_14 PADCELL_VSS_H + FIXED ( 30000 2006000 ) FW ;
    - u_vss_15 PADCELL_VSS_H + FIXED ( 30000 356000 ) FW ;
    - u_vss_16 PADCELL_VSS_H ;
    - u_vss_17 PADCELL_VSS_V ;
    - u_vss_18 PADCELL_VSS_V ;
    - u_vss_19 PADCELL_VSS_V ;
    - u_vss_2 PADCELL_VSS_V + FIXED ( 3482000 30000 ) N ;
    - u_vss_20 PADCELL_VSS_V ;
    - u_vss_21 PADCELL_VSS_V ;
    - u_vss_22 PADCELL_VSS_V ;
    - u_vss_23 PADCELL_VSS_V ;
    - u_vss_24 PADCELL_VSS_V ;
    - u_vss_25 PADCELL_VSS_H ;
    - u_vss_26 PADCELL_VSS_H ;
    - u_vss_27 PADCELL_VSS_H ;
    - u_vss_28 PADCELL_VSS_H ;
    - u_vss_29 PADCELL_VSS_H ;
    - u_vss_3 PADCELL_VSS_V + FIXED ( 5046000 30000 ) N ;
    - u_vss_30 PADCELL_VSS_H ;
    - u_vss_31 PADCELL_VSS_H ;
    - u_vss_32 PADCELL_VSS_H ;
    - u_vss_4 PADCELL_VSS_V + FIXED ( 5690000 706000 ) W ;
    - u_vss_5 PADCELL_VSS_V + FIXED ( 5690000 2308000 ) W ;
    - u_vss_6 PADCELL_VSS_V + FIXED ( 5690000 3732000 ) W ;
    - u_vss_7 PADCELL_VSS_V + FIXED ( 5690000 5334000 ) W ;
    - u_vss_8 PADCELL_VSS_H + FIXED ( 5156000 5690000 ) FS ;
    - u_vss_9 PADCELL_VSS_H + FIXED ( 3820000 5690000 ) FS ;
    - u_vss_pll PADCELL_VSS_V + FIXED ( 3198000 5690000 ) FS ;
    - u_vzz_0 PADCELL_VSSIO_V + FIXED ( 536000 30000 ) N ;
    - u_vzz_1 PADCELL_VSSIO_V + FIXED ( 1088000 30000 ) N ;
    - u_vzz_10 PADCELL_VSSIO_H + FIXED ( 5690000 1418000 ) W ;
    - u_vzz_11 PADCELL_VSSIO_H + FIXED ( 5690000 1952000 ) W ;
    - u_vzz_12 PADCELL_VSSIO_H + FIXED ( 5690000 2664000 ) W ;
    - u_vzz_13 PADCELL_VSSIO_H + FIXED ( 5690000 3198000 ) W ;
    - u_vzz_14 PADCELL_VSSIO_H + FIXED ( 5690000 3910000 ) W ;
    - u_vzz_15 PADCELL_VSSIO_H + FIXED ( 5690000 4444000 ) W ;
    - u_vzz_16 PADCELL_VSSIO_H + FIXED ( 5690000 4978000 ) W ;
    - u_vzz_17 PADCELL_VSSIO_V + FIXED ( 5600000 5690000 ) FS ;
    - u_vzz_18 PADCELL_VSSIO_V + FIXED ( 4888000 5690000 ) FS ;
    - u_vzz_19 PADCELL_VSSIO_V + FIXED ( 4354000 5690000 ) FS ;
    - u_vzz_2 PADCELL_VSSIO_V + FIXED ( 1640000 30000 ) N ;
    - u_vzz_20 PADCELL_VSSIO_V + FIXED ( 3554000 5690000 ) FS ;
    - u_vzz_21 PADCELL_VSSIO_V + FIXED ( 2842000 5690000 ) FS ;
    - u_vzz_22 PADCELL_VSSIO_V + FIXED ( 2218000 5690000 ) FS ;
    - u_vzz_23 PADCELL_VSSIO_V + FIXED ( 1684000 5690000 ) FS ;
    - u_vzz_24 PADCELL_VSSIO_V + FIXED ( 1150000 5690000 ) FS ;
    - u_vzz_25 PADCELL_VSSIO_H + FIXED ( 438000 5690000 ) FS ;
    - u_vzz_26 PADCELL_VSSIO_H + FIXED ( 30000 5012000 ) FW ;
    - u_vzz_27 PADCELL_VSSIO_H + FIXED ( 30000 4430000 ) FW ;
    - u_vzz_28 PADCELL_VSSIO_H + FIXED ( 30000 3848000 ) FW ;
    - u_vzz_29 PADCELL_VSSIO_H + FIXED ( 30000 3072000 ) FW ;
    - u_vzz_3 PADCELL_VSSIO_V + FIXED ( 2376000 30000 ) N ;
    - u_vzz_30 PADCELL_VSSIO_H + FIXED ( 30000 2490000 ) FW ;
    - u_vzz_31 PADCELL_VSSIO_H + FIXED ( 30000 1714000 ) FW ;
    - u_vzz_32 PADCELL_VSSIO_H + FIXED ( 30000 1132000 ) FW ;
    - u_vzz_4 PADCELL_VSSIO_V + FIXED ( 2928000 30000 ) N ;
    - u_vzz_5 PADCELL_VSSIO_V + FIXED ( 3666000 30000 ) N ;
    - u_vzz_6 PADCELL_VSSIO_V + FIXED ( 4218000 30000 ) N ;
    - u_vzz_7 PADCELL_VSSIO_V + FIXED ( 4770000 30000 ) N ;
    - u_vzz_8 PADCELL_VSSIO_V + FIXED ( 5506000 30000 ) N ;
    - u_vzz_9 PADCELL_VSSIO_H + FIXED ( 5690000 884000 ) W ;
END COMPONENTS
PINS 135 ;
    - p_bsg_tag_clk_i + NET p_bsg_tag_clk_i + DIRECTION INPUT + USE SIGNAL ;
    - p_bsg_tag_clk_o + NET p_bsg_tag_clk_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_bsg_tag_data_i + NET p_bsg_tag_data_i + DIRECTION INPUT + USE SIGNAL ;
    - p_bsg_tag_data_o + NET p_bsg_tag_data_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_bsg_tag_en_i + NET p_bsg_tag_en_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci2_0_o + NET p_ci2_0_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_1_o + NET p_ci2_1_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_2_o + NET p_ci2_2_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_3_o + NET p_ci2_3_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_4_o + NET p_ci2_4_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_5_o + NET p_ci2_5_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_6_o + NET p_ci2_6_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_7_o + NET p_ci2_7_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_8_o + NET p_ci2_8_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_clk_o + NET p_ci2_clk_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_tkn_i + NET p_ci2_tkn_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci2_v_o + NET p_ci2_v_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci_0_i + NET p_ci_0_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_1_i + NET p_ci_1_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_2_i + NET p_ci_2_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_3_i + NET p_ci_3_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_4_i + NET p_ci_4_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_5_i + NET p_ci_5_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_6_i + NET p_ci_6_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_7_i + NET p_ci_7_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_8_i + NET p_ci_8_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_clk_i + NET p_ci_clk_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_tkn_o + NET p_ci_tkn_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci_v_i + NET p_ci_v_i + DIRECTION INPUT + USE SIGNAL ;
    - p_clk_A_i + NET p_clk_A_i + DIRECTION INPUT + USE SIGNAL ;
    - p_clk_B_i + NET p_clk_B_i + DIRECTION INPUT + USE SIGNAL ;
    - p_clk_C_i + NET p_clk_C_i + DIRECTION INPUT + USE SIGNAL ;
    - p_clk_async_reset_i + NET p_clk_async_reset_i + DIRECTION INPUT + USE SIGNAL ;
    - p_clk_o + NET p_clk_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_0_o + NET p_co2_0_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_1_o + NET p_co2_1_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_2_o + NET p_co2_2_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_3_o + NET p_co2_3_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_4_o + NET p_co2_4_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_5_o + NET p_co2_5_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_6_o + NET p_co2_6_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_7_o + NET p_co2_7_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_8_o + NET p_co2_8_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_clk_o + NET p_co2_clk_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_tkn_i + NET p_co2_tkn_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co2_v_o + NET p_co2_v_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co_0_i + NET p_co_0_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_1_i + NET p_co_1_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_2_i + NET p_co_2_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_3_i + NET p_co_3_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_4_i + NET p_co_4_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_5_i + NET p_co_5_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_6_i + NET p_co_6_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_7_i + NET p_co_7_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_8_i + NET p_co_8_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_clk_i + NET p_co_clk_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_tkn_o + NET p_co_tkn_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co_v_i + NET p_co_v_i + DIRECTION INPUT + USE SIGNAL ;
    - p_core_async_reset_i + NET p_core_async_reset_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ddr_addr_0_o + NET p_ddr_addr_0_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_10_o + NET p_ddr_addr_10_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_11_o + NET p_ddr_addr_11_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_12_o + NET p_ddr_addr_12_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_13_o + NET p_ddr_addr_13_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_14_o + NET p_ddr_addr_14_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_15_o + NET p_ddr_addr_15_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_1_o + NET p_ddr_addr_1_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_2_o + NET p_ddr_addr_2_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_3_o + NET p_ddr_addr_3_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_4_o + NET p_ddr_addr_4_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_5_o + NET p_ddr_addr_5_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_6_o + NET p_ddr_addr_6_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_7_o + NET p_ddr_addr_7_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_8_o + NET p_ddr_addr_8_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_9_o + NET p_ddr_addr_9_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_ba_0_o + NET p_ddr_ba_0_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_ba_1_o + NET p_ddr_ba_1_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_ba_2_o + NET p_ddr_ba_2_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_cas_n_o + NET p_ddr_cas_n_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_ck_n_o + NET p_ddr_ck_n_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_ck_p_o + NET p_ddr_ck_p_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_cke_o + NET p_ddr_cke_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_cs_n_o + NET p_ddr_cs_n_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_dm_0_o + NET p_ddr_dm_0_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_dm_1_o + NET p_ddr_dm_1_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_dm_2_o + NET p_ddr_dm_2_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_dm_3_o + NET p_ddr_dm_3_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_dq_0_io + NET p_ddr_dq_0_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_10_io + NET p_ddr_dq_10_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_11_io + NET p_ddr_dq_11_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_12_io + NET p_ddr_dq_12_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_13_io + NET p_ddr_dq_13_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_14_io + NET p_ddr_dq_14_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_15_io + NET p_ddr_dq_15_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_16_io + NET p_ddr_dq_16_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_17_io + NET p_ddr_dq_17_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_18_io + NET p_ddr_dq_18_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_19_io + NET p_ddr_dq_19_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_1_io + NET p_ddr_dq_1_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_20_io + NET p_ddr_dq_20_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_21_io + NET p_ddr_dq_21_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_22_io + NET p_ddr_dq_22_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_23_io + NET p_ddr_dq_23_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_24_io + NET p_ddr_dq_24_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_25_io + NET p_ddr_dq_25_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_26_io + NET p_ddr_dq_26_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_27_io + NET p_ddr_dq_27_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_28_io + NET p_ddr_dq_28_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_29_io + NET p_ddr_dq_29_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_2_io + NET p_ddr_dq_2_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_30_io + NET p_ddr_dq_30_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_31_io + NET p_ddr_dq_31_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_3_io + NET p_ddr_dq_3_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_4_io + NET p_ddr_dq_4_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_5_io + NET p_ddr_dq_5_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_6_io + NET p_ddr_dq_6_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_7_io + NET p_ddr_dq_7_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_8_io + NET p_ddr_dq_8_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_9_io + NET p_ddr_dq_9_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_n_0_io + NET p_ddr_dqs_n_0_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_n_1_io + NET p_ddr_dqs_n_1_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_n_2_io + NET p_ddr_dqs_n_2_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_n_3_io + NET p_ddr_dqs_n_3_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_p_0_io + NET p_ddr_dqs_p_0_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_p_1_io + NET p_ddr_dqs_p_1_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_p_2_io + NET p_ddr_dqs_p_2_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_p_3_io + NET p_ddr_dqs_p_3_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_odt_o + NET p_ddr_odt_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_ras_n_o + NET p_ddr_ras_n_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_reset_n_o + NET p_ddr_reset_n_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_we_n_o + NET p_ddr_we_n_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_misc_o + NET p_misc_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_sel_0_i + NET p_sel_0_i + DIRECTION INPUT + USE SIGNAL ;
    - p_sel_1_i + NET p_sel_1_i + DIRECTION INPUT + USE SIGNAL ;
    - p_sel_2_i + NET p_sel_2_i + DIRECTION INPUT + USE SIGNAL ;
END PINS
NETS 350 ;
    - core_bsg_tag_clk_i ( u_bsg_tag_clk_i Y ) + USE SIGNAL ;
    - core_bsg_tag_clk_o ( u_bsg_tag_clk_o A ) + USE SIGNAL ;
    - core_bsg_tag_data_i ( u_bsg_tag_data_i Y ) + USE SIGNAL ;
    - core_bsg_tag_data_o ( u_bsg_tag_data_o A ) + USE SIGNAL ;
    - core_bsg_tag_en_i ( u_bsg_tag_en_i Y ) + USE SIGNAL ;
    - core_ci2_0_o ( u_ci2_0_o A ) + USE SIGNAL ;
    - core_ci2_1_o ( u_ci2_1_o A ) + USE SIGNAL ;
    - core_ci2_2_o ( u_ci2_2_o A ) + USE SIGNAL ;
    - core_ci2_3_o ( u_ci2_3_o A ) + USE SIGNAL ;
    - core_ci2_4_o ( u_ci2_4_o A ) + USE SIGNAL ;
    - core_ci2_5_o ( u_ci2_5_o A ) + USE SIGNAL ;
    - core_ci2_6_o ( u_ci2_6_o A ) + USE SIGNAL ;
    - core_ci2_7_o ( u_ci2_7_o A ) + USE SIGNAL ;
    - core_ci2_8_o ( u_ci2_8_o A ) + USE SIGNAL ;
    - core_ci2_clk_o ( u_ci2_clk_o A ) + USE SIGNAL ;
    - core_ci2_tkn_i ( u_ci2_tkn_i Y ) + USE SIGNAL ;
    - core_ci2_v_o ( u_ci2_v_o A ) + USE SIGNAL ;
    - core_ci_0_i ( u_ci_0_i Y ) + USE SIGNAL ;
    - core_ci_1_i ( u_ci_1_i Y ) + USE SIGNAL ;
    - core_ci_2_i ( u_ci_2_i Y ) + USE SIGNAL ;
    - core_ci_3_i ( u_ci_3_i Y ) + USE SIGNAL ;
    - core_ci_4_i ( u_ci_4_i Y ) + USE SIGNAL ;
    - core_ci_5_i ( u_ci_5_i Y ) + USE SIGNAL ;
    - core_ci_6_i ( u_ci_6_i Y ) + USE SIGNAL ;
    - core_ci_7_i ( u_ci_7_i Y ) + USE SIGNAL ;
    - core_ci_8_i ( u_ci_8_i Y ) + USE SIGNAL ;
    - core_ci_clk_i ( u_ci_clk_i Y ) + USE SIGNAL ;
    - core_ci_tkn_o ( u_ci_tkn_o A ) + USE SIGNAL ;
    - core_ci_v_i ( u_ci_v_i Y ) + USE SIGNAL ;
    - core_clk_A_i ( u_clk_A_i Y ) + USE SIGNAL ;
    - core_clk_B_i ( u_clk_B_i Y ) + USE SIGNAL ;
    - core_clk_C_i ( u_clk_C_i Y ) + USE SIGNAL ;
    - core_clk_async_reset_i ( u_clk_async_reset_i Y ) + USE SIGNAL ;
    - core_clk_o ( u_clk_o A ) + USE SIGNAL ;
    - core_co2_0_o ( u_co2_0_o A ) + USE SIGNAL ;
    - core_co2_1_o ( u_co2_1_o A ) + USE SIGNAL ;
    - core_co2_2_o ( u_co2_2_o A ) + USE SIGNAL ;
    - core_co2_3_o ( u_co2_3_o A ) + USE SIGNAL ;
    - core_co2_4_o ( u_co2_4_o A ) + USE SIGNAL ;
    - core_co2_5_o ( u_co2_5_o A ) + USE SIGNAL ;
    - core_co2_6_o ( u_co2_6_o A ) + USE SIGNAL ;
    - core_co2_7_o ( u_co2_7_o A ) + USE SIGNAL ;
    - core_co2_8_o ( u_co2_8_o A ) + USE SIGNAL ;
    - core_co2_clk_o ( u_co2_clk_o A ) + USE SIGNAL ;
    - core_co2_tkn_i ( u_co2_tkn_i Y ) + USE SIGNAL ;
    - core_co2_v_o ( u_co2_v_o A ) + USE SIGNAL ;
    - core_co_0_i ( u_co_0_i Y ) + USE SIGNAL ;
    - core_co_1_i ( u_co_1_i Y ) + USE SIGNAL ;
    - core_co_2_i ( u_co_2_i Y ) + USE SIGNAL ;
    - core_co_3_i ( u_co_3_i Y ) + USE SIGNAL ;
    - core_co_4_i ( u_co_4_i Y ) + USE SIGNAL ;
    - core_co_5_i ( u_co_5_i Y ) + USE SIGNAL ;
    - core_co_6_i ( u_co_6_i Y ) + USE SIGNAL ;
    - core_co_7_i ( u_co_7_i Y ) + USE SIGNAL ;
    - core_co_8_i ( u_co_8_i Y ) + USE SIGNAL ;
    - core_co_clk_i ( u_co_clk_i Y ) + USE SIGNAL ;
    - core_co_tkn_o ( u_co_tkn_o A ) + USE SIGNAL ;
    - core_co_v_i ( u_co_v_i Y ) + USE SIGNAL ;
    - core_core_async_reset_i ( u_core_async_reset_i Y ) + USE SIGNAL ;
    - core_ddr_addr_0_o ( u_ddr_addr_0_o A ) + USE SIGNAL ;
    - core_ddr_addr_10_o ( u_ddr_addr_10_o A ) + USE SIGNAL ;
    - core_ddr_addr_11_o ( u_ddr_addr_11_o A ) + USE SIGNAL ;
    - core_ddr_addr_12_o ( u_ddr_addr_12_o A ) + USE SIGNAL ;
    - core_ddr_addr_13_o ( u_ddr_addr_13_o A ) + USE SIGNAL ;
    - core_ddr_addr_14_o ( u_ddr_addr_14_o A ) + USE SIGNAL ;
    - core_ddr_addr_15_o ( u_ddr_addr_15_o A ) + USE SIGNAL ;
    - core_ddr_addr_1_o ( u_ddr_addr_1_o A ) + USE SIGNAL ;
    - core_ddr_addr_2_o ( u_ddr_addr_2_o A ) + USE SIGNAL ;
    - core_ddr_addr_3_o ( u_ddr_addr_3_o A ) + USE SIGNAL ;
    - core_ddr_addr_4_o ( u_ddr_addr_4_o A ) + USE SIGNAL ;
    - core_ddr_addr_5_o ( u_ddr_addr_5_o A ) + USE SIGNAL ;
    - core_ddr_addr_6_o ( u_ddr_addr_6_o A ) + USE SIGNAL ;
    - core_ddr_addr_7_o ( u_ddr_addr_7_o A ) + USE SIGNAL ;
    - core_ddr_addr_8_o ( u_ddr_addr_8_o A ) + USE SIGNAL ;
    - core_ddr_addr_9_o ( u_ddr_addr_9_o A ) + USE SIGNAL ;
    - core_ddr_ba_0_o ( u_ddr_ba_0_o A ) + USE SIGNAL ;
    - core_ddr_ba_1_o ( u_ddr_ba_1_o A ) + USE SIGNAL ;
    - core_ddr_ba_2_o ( u_ddr_ba_2_o A ) + USE SIGNAL ;
    - core_ddr_cas_n_o ( u_ddr_cas_n_o A ) + USE SIGNAL ;
    - core_ddr_ck_n_o ( u_ddr_ck_n_o A ) + USE SIGNAL ;
    - core_ddr_ck_p_o ( u_ddr_ck_p_o A ) + USE SIGNAL ;
    - core_ddr_cke_o ( u_ddr_cke_o A ) + USE SIGNAL ;
    - core_ddr_cs_n_o ( u_ddr_cs_n_o A ) + USE SIGNAL ;
    - core_ddr_dm_0_o ( u_ddr_dm_0_o A ) + USE SIGNAL ;
    - core_ddr_dm_1_o ( u_ddr_dm_1_o A ) + USE SIGNAL ;
    - core_ddr_dm_2_o ( u_ddr_dm_2_o A ) + USE SIGNAL ;
    - core_ddr_dm_3_o ( u_ddr_dm_3_o A ) + USE SIGNAL ;
    - core_ddr_dq_0_i ( u_ddr_dq_0_io Y ) + USE SIGNAL ;
    - core_ddr_dq_0_o ( u_ddr_dq_0_io A ) + USE SIGNAL ;
    - core_ddr_dq_0_sel ( u_ddr_dq_0_io PU ) ( u_ddr_dq_0_io OE ) + USE SIGNAL ;
    - core_ddr_dq_10_i ( u_ddr_dq_10_io Y ) + USE SIGNAL ;
    - core_ddr_dq_10_o ( u_ddr_dq_10_io A ) + USE SIGNAL ;
    - core_ddr_dq_10_sel ( u_ddr_dq_10_io PU ) ( u_ddr_dq_10_io OE ) + USE SIGNAL ;
    - core_ddr_dq_11_i ( u_ddr_dq_11_io Y ) + USE SIGNAL ;
    - core_ddr_dq_11_o ( u_ddr_dq_11_io A ) + USE SIGNAL ;
    - core_ddr_dq_11_sel ( u_ddr_dq_11_io PU ) ( u_ddr_dq_11_io OE ) + USE SIGNAL ;
    - core_ddr_dq_12_i ( u_ddr_dq_12_io Y ) + USE SIGNAL ;
    - core_ddr_dq_12_o ( u_ddr_dq_12_io A ) + USE SIGNAL ;
    - core_ddr_dq_12_sel ( u_ddr_dq_12_io PU ) ( u_ddr_dq_12_io OE ) + USE SIGNAL ;
    - core_ddr_dq_13_i ( u_ddr_dq_13_io Y ) + USE SIGNAL ;
    - core_ddr_dq_13_o ( u_ddr_dq_13_io A ) + USE SIGNAL ;
    - core_ddr_dq_13_sel ( u_ddr_dq_13_io PU ) ( u_ddr_dq_13_io OE ) + USE SIGNAL ;
    - core_ddr_dq_14_i ( u_ddr_dq_14_io Y ) + USE SIGNAL ;
    - core_ddr_dq_14_o ( u_ddr_dq_14_io A ) + USE SIGNAL ;
    - core_ddr_dq_14_sel ( u_ddr_dq_14_io PU ) ( u_ddr_dq_14_io OE ) + USE SIGNAL ;
    - core_ddr_dq_15_i ( u_ddr_dq_15_io Y ) + USE SIGNAL ;
    - core_ddr_dq_15_o ( u_ddr_dq_15_io A ) + USE SIGNAL ;
    - core_ddr_dq_15_sel ( u_ddr_dq_15_io PU ) ( u_ddr_dq_15_io OE ) + USE SIGNAL ;
    - core_ddr_dq_16_i ( u_ddr_dq_16_io Y ) + USE SIGNAL ;
    - core_ddr_dq_16_o ( u_ddr_dq_16_io A ) + USE SIGNAL ;
    - core_ddr_dq_16_sel ( u_ddr_dq_16_io PU ) ( u_ddr_dq_16_io OE ) + USE SIGNAL ;
    - core_ddr_dq_17_i ( u_ddr_dq_17_io Y ) + USE SIGNAL ;
    - core_ddr_dq_17_o ( u_ddr_dq_17_io A ) + USE SIGNAL ;
    - core_ddr_dq_17_sel ( u_ddr_dq_17_io PU ) ( u_ddr_dq_17_io OE ) + USE SIGNAL ;
    - core_ddr_dq_18_i ( u_ddr_dq_18_io Y ) + USE SIGNAL ;
    - core_ddr_dq_18_o ( u_ddr_dq_18_io A ) + USE SIGNAL ;
    - core_ddr_dq_18_sel ( u_ddr_dq_18_io PU ) ( u_ddr_dq_18_io OE ) + USE SIGNAL ;
    - core_ddr_dq_19_i ( u_ddr_dq_19_io Y ) + USE SIGNAL ;
    - core_ddr_dq_19_o ( u_ddr_dq_19_io A ) + USE SIGNAL ;
    - core_ddr_dq_19_sel ( u_ddr_dq_19_io PU ) ( u_ddr_dq_19_io OE ) + USE SIGNAL ;
    - core_ddr_dq_1_i ( u_ddr_dq_1_io Y ) + USE SIGNAL ;
    - core_ddr_dq_1_o ( u_ddr_dq_1_io A ) + USE SIGNAL ;
    - core_ddr_dq_1_sel ( u_ddr_dq_1_io PU ) ( u_ddr_dq_1_io OE ) + USE SIGNAL ;
    - core_ddr_dq_20_i ( u_ddr_dq_20_io Y ) + USE SIGNAL ;
    - core_ddr_dq_20_o ( u_ddr_dq_20_io A ) + USE SIGNAL ;
    - core_ddr_dq_20_sel ( u_ddr_dq_20_io PU ) ( u_ddr_dq_20_io OE ) + USE SIGNAL ;
    - core_ddr_dq_21_i ( u_ddr_dq_21_io Y ) + USE SIGNAL ;
    - core_ddr_dq_21_o ( u_ddr_dq_21_io A ) + USE SIGNAL ;
    - core_ddr_dq_21_sel ( u_ddr_dq_21_io PU ) ( u_ddr_dq_21_io OE ) + USE SIGNAL ;
    - core_ddr_dq_22_i ( u_ddr_dq_22_io Y ) + USE SIGNAL ;
    - core_ddr_dq_22_o ( u_ddr_dq_22_io A ) + USE SIGNAL ;
    - core_ddr_dq_22_sel ( u_ddr_dq_22_io PU ) ( u_ddr_dq_22_io OE ) + USE SIGNAL ;
    - core_ddr_dq_23_i ( u_ddr_dq_23_io Y ) + USE SIGNAL ;
    - core_ddr_dq_23_o ( u_ddr_dq_23_io A ) + USE SIGNAL ;
    - core_ddr_dq_23_sel ( u_ddr_dq_23_io PU ) ( u_ddr_dq_23_io OE ) + USE SIGNAL ;
    - core_ddr_dq_24_i ( u_ddr_dq_24_io Y ) + USE SIGNAL ;
    - core_ddr_dq_24_o ( u_ddr_dq_24_io A ) + USE SIGNAL ;
    - core_ddr_dq_24_sel ( u_ddr_dq_24_io PU ) ( u_ddr_dq_24_io OE ) + USE SIGNAL ;
    - core_ddr_dq_25_i ( u_ddr_dq_25_io Y ) + USE SIGNAL ;
    - core_ddr_dq_25_o ( u_ddr_dq_25_io A ) + USE SIGNAL ;
    - core_ddr_dq_25_sel ( u_ddr_dq_25_io PU ) ( u_ddr_dq_25_io OE ) + USE SIGNAL ;
    - core_ddr_dq_26_i ( u_ddr_dq_26_io Y ) + USE SIGNAL ;
    - core_ddr_dq_26_o ( u_ddr_dq_26_io A ) + USE SIGNAL ;
    - core_ddr_dq_26_sel ( u_ddr_dq_26_io PU ) ( u_ddr_dq_26_io OE ) + USE SIGNAL ;
    - core_ddr_dq_27_i ( u_ddr_dq_27_io Y ) + USE SIGNAL ;
    - core_ddr_dq_27_o ( u_ddr_dq_27_io A ) + USE SIGNAL ;
    - core_ddr_dq_27_sel ( u_ddr_dq_27_io PU ) ( u_ddr_dq_27_io OE ) + USE SIGNAL ;
    - core_ddr_dq_28_i ( u_ddr_dq_28_io Y ) + USE SIGNAL ;
    - core_ddr_dq_28_o ( u_ddr_dq_28_io A ) + USE SIGNAL ;
    - core_ddr_dq_28_sel ( u_ddr_dq_28_io PU ) ( u_ddr_dq_28_io OE ) + USE SIGNAL ;
    - core_ddr_dq_29_i ( u_ddr_dq_29_io Y ) + USE SIGNAL ;
    - core_ddr_dq_29_o ( u_ddr_dq_29_io A ) + USE SIGNAL ;
    - core_ddr_dq_29_sel ( u_ddr_dq_29_io PU ) ( u_ddr_dq_29_io OE ) + USE SIGNAL ;
    - core_ddr_dq_2_i ( u_ddr_dq_2_io Y ) + USE SIGNAL ;
    - core_ddr_dq_2_o ( u_ddr_dq_2_io A ) + USE SIGNAL ;
    - core_ddr_dq_2_sel ( u_ddr_dq_2_io PU ) ( u_ddr_dq_2_io OE ) + USE SIGNAL ;
    - core_ddr_dq_30_i ( u_ddr_dq_30_io Y ) + USE SIGNAL ;
    - core_ddr_dq_30_o ( u_ddr_dq_30_io A ) + USE SIGNAL ;
    - core_ddr_dq_30_sel ( u_ddr_dq_30_io PU ) ( u_ddr_dq_30_io OE ) + USE SIGNAL ;
    - core_ddr_dq_31_i ( u_ddr_dq_31_io Y ) + USE SIGNAL ;
    - core_ddr_dq_31_o ( u_ddr_dq_31_io A ) + USE SIGNAL ;
    - core_ddr_dq_31_sel ( u_ddr_dq_31_io PU ) ( u_ddr_dq_31_io OE ) + USE SIGNAL ;
    - core_ddr_dq_3_i ( u_ddr_dq_3_io Y ) + USE SIGNAL ;
    - core_ddr_dq_3_o ( u_ddr_dq_3_io A ) + USE SIGNAL ;
    - core_ddr_dq_3_sel ( u_ddr_dq_3_io PU ) ( u_ddr_dq_3_io OE ) + USE SIGNAL ;
    - core_ddr_dq_4_i ( u_ddr_dq_4_io Y ) + USE SIGNAL ;
    - core_ddr_dq_4_o ( u_ddr_dq_4_io A ) + USE SIGNAL ;
    - core_ddr_dq_4_sel ( u_ddr_dq_4_io PU ) ( u_ddr_dq_4_io OE ) + USE SIGNAL ;
    - core_ddr_dq_5_i ( u_ddr_dq_5_io Y ) + USE SIGNAL ;
    - core_ddr_dq_5_o ( u_ddr_dq_5_io A ) + USE SIGNAL ;
    - core_ddr_dq_5_sel ( u_ddr_dq_5_io PU ) ( u_ddr_dq_5_io OE ) + USE SIGNAL ;
    - core_ddr_dq_6_i ( u_ddr_dq_6_io Y ) + USE SIGNAL ;
    - core_ddr_dq_6_o ( u_ddr_dq_6_io A ) + USE SIGNAL ;
    - core_ddr_dq_6_sel ( u_ddr_dq_6_io PU ) ( u_ddr_dq_6_io OE ) + USE SIGNAL ;
    - core_ddr_dq_7_i ( u_ddr_dq_7_io Y ) + USE SIGNAL ;
    - core_ddr_dq_7_o ( u_ddr_dq_7_io A ) + USE SIGNAL ;
    - core_ddr_dq_7_sel ( u_ddr_dq_7_io PU ) ( u_ddr_dq_7_io OE ) + USE SIGNAL ;
    - core_ddr_dq_8_i ( u_ddr_dq_8_io Y ) + USE SIGNAL ;
    - core_ddr_dq_8_o ( u_ddr_dq_8_io A ) + USE SIGNAL ;
    - core_ddr_dq_8_sel ( u_ddr_dq_8_io PU ) ( u_ddr_dq_8_io OE ) + USE SIGNAL ;
    - core_ddr_dq_9_i ( u_ddr_dq_9_io Y ) + USE SIGNAL ;
    - core_ddr_dq_9_o ( u_ddr_dq_9_io A ) + USE SIGNAL ;
    - core_ddr_dq_9_sel ( u_ddr_dq_9_io PU ) ( u_ddr_dq_9_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_n_0_i ( u_ddr_dqs_n_0_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_n_0_o ( u_ddr_dqs_n_0_io A ) + USE SIGNAL ;
    - core_ddr_dqs_n_0_sel ( u_ddr_dqs_n_0_io PU ) ( u_ddr_dqs_n_0_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_n_1_i ( u_ddr_dqs_n_1_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_n_1_o ( u_ddr_dqs_n_1_io A ) + USE SIGNAL ;
    - core_ddr_dqs_n_1_sel ( u_ddr_dqs_n_1_io PU ) ( u_ddr_dqs_n_1_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_n_2_i ( u_ddr_dqs_n_2_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_n_2_o ( u_ddr_dqs_n_2_io A ) + USE SIGNAL ;
    - core_ddr_dqs_n_2_sel ( u_ddr_dqs_n_2_io PU ) ( u_ddr_dqs_n_2_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_n_3_i ( u_ddr_dqs_n_3_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_n_3_o ( u_ddr_dqs_n_3_io A ) + USE SIGNAL ;
    - core_ddr_dqs_n_3_sel ( u_ddr_dqs_n_3_io PU ) ( u_ddr_dqs_n_3_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_p_0_i ( u_ddr_dqs_p_0_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_p_0_o ( u_ddr_dqs_p_0_io A ) + USE SIGNAL ;
    - core_ddr_dqs_p_0_sel ( u_ddr_dqs_p_0_io PU ) ( u_ddr_dqs_p_0_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_p_1_i ( u_ddr_dqs_p_1_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_p_1_o ( u_ddr_dqs_p_1_io A ) + USE SIGNAL ;
    - core_ddr_dqs_p_1_sel ( u_ddr_dqs_p_1_io PU ) ( u_ddr_dqs_p_1_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_p_2_i ( u_ddr_dqs_p_2_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_p_2_o ( u_ddr_dqs_p_2_io A ) + USE SIGNAL ;
    - core_ddr_dqs_p_2_sel ( u_ddr_dqs_p_2_io PU ) ( u_ddr_dqs_p_2_io OE ) + USE SIGNAL ;
    - core_ddr_dqs_p_3_i ( u_ddr_dqs_p_3_io Y ) + USE SIGNAL ;
    - core_ddr_dqs_p_3_o ( u_ddr_dqs_p_3_io A ) + USE SIGNAL ;
    - core_ddr_dqs_p_3_sel ( u_ddr_dqs_p_3_io PU ) ( u_ddr_dqs_p_3_io OE ) + USE SIGNAL ;
    - core_ddr_odt_o ( u_ddr_odt_o A ) + USE SIGNAL ;
    - core_ddr_ras_n_o ( u_ddr_ras_n_o A ) + USE SIGNAL ;
    - core_ddr_reset_n_o ( u_ddr_reset_n_o A ) + USE SIGNAL ;
    - core_ddr_we_n_o ( u_ddr_we_n_o A ) + USE SIGNAL ;
    - core_misc_o ( u_misc_o A ) + USE SIGNAL ;
    - core_sel_0_i ( u_sel_0_i Y ) + USE SIGNAL ;
    - core_sel_1_i ( u_sel_1_i Y ) + USE SIGNAL ;
    - core_sel_2_i ( u_sel_2_i Y ) + USE SIGNAL ;
    - p_bsg_tag_clk_i ( PIN p_bsg_tag_clk_i ) ( u_bsg_tag_clk_i PAD ) + USE SIGNAL ;
    - p_bsg_tag_clk_o ( PIN p_bsg_tag_clk_o ) ( u_bsg_tag_clk_o PAD ) + USE SIGNAL ;
    - p_bsg_tag_data_i ( PIN p_bsg_tag_data_i ) ( u_bsg_tag_data_i PAD ) + USE SIGNAL ;
    - p_bsg_tag_data_o ( PIN p_bsg_tag_data_o ) ( u_bsg_tag_data_o PAD ) + USE SIGNAL ;
    - p_bsg_tag_en_i ( PIN p_bsg_tag_en_i ) ( u_bsg_tag_en_i PAD ) + USE SIGNAL ;
    - p_ci2_0_o ( PIN p_ci2_0_o ) ( u_ci2_0_o PAD ) + USE SIGNAL ;
    - p_ci2_1_o ( PIN p_ci2_1_o ) ( u_ci2_1_o PAD ) + USE SIGNAL ;
    - p_ci2_2_o ( PIN p_ci2_2_o ) ( u_ci2_2_o PAD ) + USE SIGNAL ;
    - p_ci2_3_o ( PIN p_ci2_3_o ) ( u_ci2_3_o PAD ) + USE SIGNAL ;
    - p_ci2_4_o ( PIN p_ci2_4_o ) ( u_ci2_4_o PAD ) + USE SIGNAL ;
    - p_ci2_5_o ( PIN p_ci2_5_o ) ( u_ci2_5_o PAD ) + USE SIGNAL ;
    - p_ci2_6_o ( PIN p_ci2_6_o ) ( u_ci2_6_o PAD ) + USE SIGNAL ;
    - p_ci2_7_o ( PIN p_ci2_7_o ) ( u_ci2_7_o PAD ) + USE SIGNAL ;
    - p_ci2_8_o ( PIN p_ci2_8_o ) ( u_ci2_8_o PAD ) + USE SIGNAL ;
    - p_ci2_clk_o ( PIN p_ci2_clk_o ) ( u_ci2_clk_o PAD ) + USE SIGNAL ;
    - p_ci2_tkn_i ( PIN p_ci2_tkn_i ) ( u_ci2_tkn_i PAD ) + USE SIGNAL ;
    - p_ci2_v_o ( PIN p_ci2_v_o ) ( u_ci2_v_o PAD ) + USE SIGNAL ;
    - p_ci_0_i ( PIN p_ci_0_i ) ( u_ci_0_i PAD ) + USE SIGNAL ;
    - p_ci_1_i ( PIN p_ci_1_i ) ( u_ci_1_i PAD ) + USE SIGNAL ;
    - p_ci_2_i ( PIN p_ci_2_i ) ( u_ci_2_i PAD ) + USE SIGNAL ;
    - p_ci_3_i ( PIN p_ci_3_i ) ( u_ci_3_i PAD ) + USE SIGNAL ;
    - p_ci_4_i ( PIN p_ci_4_i ) ( u_ci_4_i PAD ) + USE SIGNAL ;
    - p_ci_5_i ( PIN p_ci_5_i ) ( u_ci_5_i PAD ) + USE SIGNAL ;
    - p_ci_6_i ( PIN p_ci_6_i ) ( u_ci_6_i PAD ) + USE SIGNAL ;
    - p_ci_7_i ( PIN p_ci_7_i ) ( u_ci_7_i PAD ) + USE SIGNAL ;
    - p_ci_8_i ( PIN p_ci_8_i ) ( u_ci_8_i PAD ) + USE SIGNAL ;
    - p_ci_clk_i ( PIN p_ci_clk_i ) ( u_ci_clk_i PAD ) + USE SIGNAL ;
    - p_ci_tkn_o ( PIN p_ci_tkn_o ) ( u_ci_tkn_o PAD ) + USE SIGNAL ;
    - p_ci_v_i ( PIN p_ci_v_i ) ( u_ci_v_i PAD ) + USE SIGNAL ;
    - p_clk_A_i ( PIN p_clk_A_i ) ( u_clk_A_i PAD ) + USE SIGNAL ;
    - p_clk_B_i ( PIN p_clk_B_i ) ( u_clk_B_i PAD ) + USE SIGNAL ;
    - p_clk_C_i ( PIN p_clk_C_i ) ( u_clk_C_i PAD ) + USE SIGNAL ;
    - p_clk_async_reset_i ( PIN p_clk_async_reset_i ) ( u_clk_async_reset_i PAD ) + USE SIGNAL ;
    - p_clk_o ( PIN p_clk_o ) ( u_clk_o PAD ) + USE SIGNAL ;
    - p_co2_0_o ( PIN p_co2_0_o ) ( u_co2_0_o PAD ) + USE SIGNAL ;
    - p_co2_1_o ( PIN p_co2_1_o ) ( u_co2_1_o PAD ) + USE SIGNAL ;
    - p_co2_2_o ( PIN p_co2_2_o ) ( u_co2_2_o PAD ) + USE SIGNAL ;
    - p_co2_3_o ( PIN p_co2_3_o ) ( u_co2_3_o PAD ) + USE SIGNAL ;
    - p_co2_4_o ( PIN p_co2_4_o ) ( u_co2_4_o PAD ) + USE SIGNAL ;
    - p_co2_5_o ( PIN p_co2_5_o ) ( u_co2_5_o PAD ) + USE SIGNAL ;
    - p_co2_6_o ( PIN p_co2_6_o ) ( u_co2_6_o PAD ) + USE SIGNAL ;
    - p_co2_7_o ( PIN p_co2_7_o ) ( u_co2_7_o PAD ) + USE SIGNAL ;
    - p_co2_8_o ( PIN p_co2_8_o ) ( u_co2_8_o PAD ) + USE SIGNAL ;
    - p_co2_clk_o ( PIN p_co2_clk_o ) ( u_co2_clk_o PAD ) + USE SIGNAL ;
    - p_co2_tkn_i ( PIN p_co2_tkn_i ) ( u_co2_tkn_i PAD ) + USE SIGNAL ;
    - p_co2_v_o ( PIN p_co2_v_o ) ( u_co2_v_o PAD ) + USE SIGNAL ;
    - p_co_0_i ( PIN p_co_0_i ) ( u_co_0_i PAD ) + USE SIGNAL ;
    - p_co_1_i ( PIN p_co_1_i ) ( u_co_1_i PAD ) + USE SIGNAL ;
    - p_co_2_i ( PIN p_co_2_i ) ( u_co_2_i PAD ) + USE SIGNAL ;
    - p_co_3_i ( PIN p_co_3_i ) ( u_co_3_i PAD ) + USE SIGNAL ;
    - p_co_4_i ( PIN p_co_4_i ) ( u_co_4_i PAD ) + USE SIGNAL ;
    - p_co_5_i ( PIN p_co_5_i ) ( u_co_5_i PAD ) + USE SIGNAL ;
    - p_co_6_i ( PIN p_co_6_i ) ( u_co_6_i PAD ) + USE SIGNAL ;
    - p_co_7_i ( PIN p_co_7_i ) ( u_co_7_i PAD ) + USE SIGNAL ;
    - p_co_8_i ( PIN p_co_8_i ) ( u_co_8_i PAD ) + USE SIGNAL ;
    - p_co_clk_i ( PIN p_co_clk_i ) ( u_co_clk_i PAD ) + USE SIGNAL ;
    - p_co_tkn_o ( PIN p_co_tkn_o ) ( u_co_tkn_o PAD ) + USE SIGNAL ;
    - p_co_v_i ( PIN p_co_v_i ) ( u_co_v_i PAD ) + USE SIGNAL ;
    - p_core_async_reset_i ( PIN p_core_async_reset_i ) ( u_core_async_reset_i PAD ) + USE SIGNAL ;
    - p_ddr_addr_0_o ( PIN p_ddr_addr_0_o ) ( u_ddr_addr_0_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_10_o ( PIN p_ddr_addr_10_o ) ( u_ddr_addr_10_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_11_o ( PIN p_ddr_addr_11_o ) ( u_ddr_addr_11_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_12_o ( PIN p_ddr_addr_12_o ) ( u_ddr_addr_12_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_13_o ( PIN p_ddr_addr_13_o ) ( u_ddr_addr_13_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_14_o ( PIN p_ddr_addr_14_o ) ( u_ddr_addr_14_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_15_o ( PIN p_ddr_addr_15_o ) ( u_ddr_addr_15_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_1_o ( PIN p_ddr_addr_1_o ) ( u_ddr_addr_1_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_2_o ( PIN p_ddr_addr_2_o ) ( u_ddr_addr_2_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_3_o ( PIN p_ddr_addr_3_o ) ( u_ddr_addr_3_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_4_o ( PIN p_ddr_addr_4_o ) ( u_ddr_addr_4_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_5_o ( PIN p_ddr_addr_5_o ) ( u_ddr_addr_5_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_6_o ( PIN p_ddr_addr_6_o ) ( u_ddr_addr_6_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_7_o ( PIN p_ddr_addr_7_o ) ( u_ddr_addr_7_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_8_o ( PIN p_ddr_addr_8_o ) ( u_ddr_addr_8_o PAD ) + USE SIGNAL ;
    - p_ddr_addr_9_o ( PIN p_ddr_addr_9_o ) ( u_ddr_addr_9_o PAD ) + USE SIGNAL ;
    - p_ddr_ba_0_o ( PIN p_ddr_ba_0_o ) ( u_ddr_ba_0_o PAD ) + USE SIGNAL ;
    - p_ddr_ba_1_o ( PIN p_ddr_ba_1_o ) ( u_ddr_ba_1_o PAD ) + USE SIGNAL ;
    - p_ddr_ba_2_o ( PIN p_ddr_ba_2_o ) ( u_ddr_ba_2_o PAD ) + USE SIGNAL ;
    - p_ddr_cas_n_o ( PIN p_ddr_cas_n_o ) ( u_ddr_cas_n_o PAD ) + USE SIGNAL ;
    - p_ddr_ck_n_o ( PIN p_ddr_ck_n_o ) ( u_ddr_ck_n_o PAD ) + USE SIGNAL ;
    - p_ddr_ck_p_o ( PIN p_ddr_ck_p_o ) ( u_ddr_ck_p_o PAD ) + USE SIGNAL ;
    - p_ddr_cke_o ( PIN p_ddr_cke_o ) ( u_ddr_cke_o PAD ) + USE SIGNAL ;
    - p_ddr_cs_n_o ( PIN p_ddr_cs_n_o ) ( u_ddr_cs_n_o PAD ) + USE SIGNAL ;
    - p_ddr_dm_0_o ( PIN p_ddr_dm_0_o ) ( u_ddr_dm_0_o PAD ) + USE SIGNAL ;
    - p_ddr_dm_1_o ( PIN p_ddr_dm_1_o ) ( u_ddr_dm_1_o PAD ) + USE SIGNAL ;
    - p_ddr_dm_2_o ( PIN p_ddr_dm_2_o ) ( u_ddr_dm_2_o PAD ) + USE SIGNAL ;
    - p_ddr_dm_3_o ( PIN p_ddr_dm_3_o ) ( u_ddr_dm_3_o PAD ) + USE SIGNAL ;
    - p_ddr_dq_0_io ( PIN p_ddr_dq_0_io ) ( u_ddr_dq_0_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_10_io ( PIN p_ddr_dq_10_io ) ( u_ddr_dq_10_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_11_io ( PIN p_ddr_dq_11_io ) ( u_ddr_dq_11_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_12_io ( PIN p_ddr_dq_12_io ) ( u_ddr_dq_12_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_13_io ( PIN p_ddr_dq_13_io ) ( u_ddr_dq_13_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_14_io ( PIN p_ddr_dq_14_io ) ( u_ddr_dq_14_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_15_io ( PIN p_ddr_dq_15_io ) ( u_ddr_dq_15_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_16_io ( PIN p_ddr_dq_16_io ) ( u_ddr_dq_16_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_17_io ( PIN p_ddr_dq_17_io ) ( u_ddr_dq_17_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_18_io ( PIN p_ddr_dq_18_io ) ( u_ddr_dq_18_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_19_io ( PIN p_ddr_dq_19_io ) ( u_ddr_dq_19_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_1_io ( PIN p_ddr_dq_1_io ) ( u_ddr_dq_1_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_20_io ( PIN p_ddr_dq_20_io ) ( u_ddr_dq_20_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_21_io ( PIN p_ddr_dq_21_io ) ( u_ddr_dq_21_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_22_io ( PIN p_ddr_dq_22_io ) ( u_ddr_dq_22_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_23_io ( PIN p_ddr_dq_23_io ) ( u_ddr_dq_23_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_24_io ( PIN p_ddr_dq_24_io ) ( u_ddr_dq_24_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_25_io ( PIN p_ddr_dq_25_io ) ( u_ddr_dq_25_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_26_io ( PIN p_ddr_dq_26_io ) ( u_ddr_dq_26_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_27_io ( PIN p_ddr_dq_27_io ) ( u_ddr_dq_27_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_28_io ( PIN p_ddr_dq_28_io ) ( u_ddr_dq_28_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_29_io ( PIN p_ddr_dq_29_io ) ( u_ddr_dq_29_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_2_io ( PIN p_ddr_dq_2_io ) ( u_ddr_dq_2_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_30_io ( PIN p_ddr_dq_30_io ) ( u_ddr_dq_30_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_31_io ( PIN p_ddr_dq_31_io ) ( u_ddr_dq_31_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_3_io ( PIN p_ddr_dq_3_io ) ( u_ddr_dq_3_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_4_io ( PIN p_ddr_dq_4_io ) ( u_ddr_dq_4_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_5_io ( PIN p_ddr_dq_5_io ) ( u_ddr_dq_5_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_6_io ( PIN p_ddr_dq_6_io ) ( u_ddr_dq_6_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_7_io ( PIN p_ddr_dq_7_io ) ( u_ddr_dq_7_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_8_io ( PIN p_ddr_dq_8_io ) ( u_ddr_dq_8_io PAD ) + USE SIGNAL ;
    - p_ddr_dq_9_io ( PIN p_ddr_dq_9_io ) ( u_ddr_dq_9_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_n_0_io ( PIN p_ddr_dqs_n_0_io ) ( u_ddr_dqs_n_0_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_n_1_io ( PIN p_ddr_dqs_n_1_io ) ( u_ddr_dqs_n_1_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_n_2_io ( PIN p_ddr_dqs_n_2_io ) ( u_ddr_dqs_n_2_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_n_3_io ( PIN p_ddr_dqs_n_3_io ) ( u_ddr_dqs_n_3_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_p_0_io ( PIN p_ddr_dqs_p_0_io ) ( u_ddr_dqs_p_0_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_p_1_io ( PIN p_ddr_dqs_p_1_io ) ( u_ddr_dqs_p_1_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_p_2_io ( PIN p_ddr_dqs_p_2_io ) ( u_ddr_dqs_p_2_io PAD ) + USE SIGNAL ;
    - p_ddr_dqs_p_3_io ( PIN p_ddr_dqs_p_3_io ) ( u_ddr_dqs_p_3_io PAD ) + USE SIGNAL ;
    - p_ddr_odt_o ( PIN p_ddr_odt_o ) ( u_ddr_odt_o PAD ) + USE SIGNAL ;
    - p_ddr_ras_n_o ( PIN p_ddr_ras_n_o ) ( u_ddr_ras_n_o PAD ) + USE SIGNAL ;
    - p_ddr_reset_n_o ( PIN p_ddr_reset_n_o ) ( u_ddr_reset_n_o PAD ) + USE SIGNAL ;
    - p_ddr_we_n_o ( PIN p_ddr_we_n_o ) ( u_ddr_we_n_o PAD ) + USE SIGNAL ;
    - p_misc_o ( PIN p_misc_o ) ( u_misc_o PAD ) + USE SIGNAL ;
    - p_sel_0_i ( PIN p_sel_0_i ) ( u_sel_0_i PAD ) + USE SIGNAL ;
    - p_sel_1_i ( PIN p_sel_1_i ) ( u_sel_1_i PAD ) + USE SIGNAL ;
    - p_sel_2_i ( PIN p_sel_2_i ) ( u_sel_2_i PAD ) + USE SIGNAL ;
END NETS
END DESIGN
