# SVC Documentation

Documentation for the SVC (SystemVerilog Core) repository.

Note: a lot of this documentation is for Claude to help it find its way around
the repo.

## Documentation Files

- **[style.md](style.md)** - Coding standards and style conventions
- **[tb.md](tb.md)** - Testbench development guide

## Repository Structure

See the main [README.md](../README.md) for repository organization.

Each RTL module directory contains its own README with module-specific details:

- [rtl/axi/README.md](../rtl/axi/README.md)
- [rtl/cdc/README.md](../rtl/cdc/README.md)
- [rtl/common/README.md](../rtl/common/README.md)
- [rtl/fifo/README.md](../rtl/fifo/README.md)
- [rtl/gfx/README.md](../rtl/gfx/README.md)
- [rtl/ice40/README.md](../rtl/ice40/README.md)
- [rtl/rv/README.md](../rtl/rv/README.md)
- [rtl/stats/README.md](../rtl/stats/README.md)
- [rtl/uart/README.md](../rtl/uart/README.md)
