###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 22:15:27 2016
#  Command:           optDesign -postRoute -drv
###############################################################
Path 1: MET Setup Check with Pin \cur_state_reg[2] /CLK 
Endpoint:   \cur_state_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.181
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.539
- Arrival Time                  1.464
= Slack Time                    1.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |         |       |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+-------+---------+----------| 
     |                           | \clks.rst  v |         | 0.120 |       |   0.000 |    1.074 | 
     | FE_OFC1_clks_rst          | A v -> Y v   | BUFX2   | 0.297 | 0.227 |   0.227 |    1.301 | 
     | FE_OFCC4_FE_OFN1_clks_rst | A v -> Y v   | BUFX4   | 0.415 | 0.209 |   0.436 |    1.510 | 
     | FE_OFC2_clks_rst          | A v -> Y v   | BUFX4   | 0.472 | 0.305 |   0.741 |    1.815 | 
     | U2127                     | A v -> Y ^   | INVX1   | 0.090 | 0.225 |   0.966 |    2.040 | 
     | U2128                     | B ^ -> Y v   | AOI21X1 | 0.252 | 0.047 |   1.013 |    2.087 | 
     | U1137                     | A v -> Y v   | BUFX2   | 0.087 | 0.081 |   1.094 |    2.169 | 
     | U1584                     | A v -> Y ^   | INVX1   | 0.009 | 0.041 |   1.136 |    2.210 | 
     | U1201                     | A ^ -> Y ^   | OR2X1   | 0.057 | 0.062 |   1.198 |    2.272 | 
     | U2157                     | B ^ -> Y ^   | OR2X1   | 0.078 | 0.089 |   1.287 |    2.361 | 
     | U2163                     | B ^ -> Y v   | AOI22X1 | 0.047 | 0.053 |   1.340 |    2.414 | 
     | U1354                     | A v -> Y v   | BUFX2   | 0.010 | 0.042 |   1.381 |    2.456 | 
     | U2164                     | A v -> Y ^   | NAND3X1 | 0.036 | 0.036 |   1.418 |    2.492 | 
     | U1580                     | A ^ -> Y ^   | BUFX2   | 0.027 | 0.047 |   1.464 |    2.538 | 
     | \cur_state_reg[2]         | D ^          | DFFSR   | 0.027 | 0.000 |   1.464 |    2.539 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.074 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.045 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.010 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.100 |   -0.975 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.102 | 0.075 |   0.174 |   -0.900 | 
     | \cur_state_reg[2]      | CLK ^        | DFFSR | 0.102 | 0.006 |   0.181 |   -0.894 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \cur_state_reg[0] /CLK 
Endpoint:   \cur_state_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.181
- Setup                         0.089
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.541
- Arrival Time                  1.414
= Slack Time                    1.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |         |       |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+-------+---------+----------| 
     |                           | \clks.rst  v |         | 0.120 |       |   0.000 |    1.127 | 
     | FE_OFC1_clks_rst          | A v -> Y v   | BUFX2   | 0.297 | 0.227 |   0.227 |    1.353 | 
     | FE_OFCC4_FE_OFN1_clks_rst | A v -> Y v   | BUFX4   | 0.415 | 0.209 |   0.436 |    1.562 | 
     | FE_OFC2_clks_rst          | A v -> Y v   | BUFX4   | 0.472 | 0.305 |   0.741 |    1.868 | 
     | U2127                     | A v -> Y ^   | INVX1   | 0.090 | 0.225 |   0.966 |    2.093 | 
     | U2128                     | B ^ -> Y v   | AOI21X1 | 0.252 | 0.047 |   1.013 |    2.140 | 
     | U1137                     | A v -> Y v   | BUFX2   | 0.087 | 0.081 |   1.094 |    2.221 | 
     | U1584                     | A v -> Y ^   | INVX1   | 0.009 | 0.041 |   1.136 |    2.262 | 
     | U1201                     | A ^ -> Y ^   | OR2X1   | 0.057 | 0.062 |   1.198 |    2.324 | 
     | U2157                     | B ^ -> Y ^   | OR2X1   | 0.078 | 0.089 |   1.286 |    2.413 | 
     | U2160                     | B ^ -> Y v   | AOI22X1 | 0.035 | 0.044 |   1.331 |    2.458 | 
     | U1225                     | A v -> Y v   | BUFX2   | 0.008 | 0.038 |   1.369 |    2.496 | 
     | U880                      | A v -> Y v   | AND2X1  | 0.008 | 0.031 |   1.401 |    2.527 | 
     | U1805                     | A v -> Y ^   | INVX1   | 0.004 | 0.013 |   1.414 |    2.541 | 
     | \cur_state_reg[0]         | D ^          | DFFSR   | 0.004 | 0.000 |   1.414 |    2.541 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.127 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.098 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.063 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.027 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.102 | 0.075 |   0.174 |   -0.952 | 
     | \cur_state_reg[0]      | CLK ^        | DFFSR | 0.102 | 0.006 |   0.181 |   -0.946 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \cur_state_reg[1] /CLK 
Endpoint:   \cur_state_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.228
- Setup                         0.093
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.585
- Arrival Time                  1.426
= Slack Time                    1.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |         |       |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+-------+---------+----------| 
     |                           | \clks.rst  v |         | 0.120 |       |   0.000 |    1.159 | 
     | FE_OFC1_clks_rst          | A v -> Y v   | BUFX2   | 0.297 | 0.227 |   0.227 |    1.386 | 
     | FE_OFCC4_FE_OFN1_clks_rst | A v -> Y v   | BUFX4   | 0.415 | 0.209 |   0.436 |    1.595 | 
     | FE_OFC2_clks_rst          | A v -> Y v   | BUFX4   | 0.472 | 0.305 |   0.741 |    1.900 | 
     | U2127                     | A v -> Y ^   | INVX1   | 0.090 | 0.225 |   0.966 |    2.125 | 
     | U2128                     | B ^ -> Y v   | AOI21X1 | 0.252 | 0.047 |   1.013 |    2.172 | 
     | U1137                     | A v -> Y v   | BUFX2   | 0.087 | 0.081 |   1.094 |    2.253 | 
     | U1584                     | A v -> Y ^   | INVX1   | 0.009 | 0.041 |   1.136 |    2.295 | 
     | U1201                     | A ^ -> Y ^   | OR2X1   | 0.057 | 0.062 |   1.198 |    2.357 | 
     | U2157                     | B ^ -> Y ^   | OR2X1   | 0.078 | 0.089 |   1.287 |    2.445 | 
     | U1444                     | B ^ -> Y ^   | AND2X1  | 0.026 | 0.038 |   1.325 |    2.484 | 
     | U1443                     | A ^ -> Y v   | INVX1   | 0.018 | 0.025 |   1.350 |    2.509 | 
     | U2165                     | C v -> Y ^   | NAND3X1 | 0.035 | 0.031 |   1.381 |    2.540 | 
     | U1587                     | A ^ -> Y ^   | BUFX2   | 0.024 | 0.044 |   1.426 |    2.585 | 
     | \cur_state_reg[1]         | D ^          | DFFSR   | 0.024 | 0.000 |   1.426 |    2.585 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.159 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.130 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.095 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.059 | 
     | FECTS_clks_clk___L4_I6 | A v -> Y ^   | INVX8 | 0.109 | 0.122 |   0.222 |   -0.937 | 
     | \cur_state_reg[1]      | CLK ^        | DFFSR | 0.112 | 0.006 |   0.228 |   -0.931 | 
     +------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \cur_state_reg[3] /CLK 
Endpoint:   \cur_state_reg[3] /D (^) checked with  leading edge of 'clk'
Beginpoint: \clks.rst            (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.226
- Setup                         0.090
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.586
- Arrival Time                  1.352
= Slack Time                    1.234
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |              |         |       |       |  Time   |   Time   | 
     |---------------------------+--------------+---------+-------+-------+---------+----------| 
     |                           | \clks.rst  v |         | 0.120 |       |   0.000 |    1.234 | 
     | FE_OFC1_clks_rst          | A v -> Y v   | BUFX2   | 0.297 | 0.227 |   0.227 |    1.461 | 
     | FE_OFCC4_FE_OFN1_clks_rst | A v -> Y v   | BUFX4   | 0.415 | 0.209 |   0.436 |    1.670 | 
     | FE_OFC2_clks_rst          | A v -> Y v   | BUFX4   | 0.472 | 0.305 |   0.741 |    1.975 | 
     | U2127                     | A v -> Y ^   | INVX1   | 0.090 | 0.225 |   0.966 |    2.200 | 
     | U2128                     | B ^ -> Y v   | AOI21X1 | 0.252 | 0.047 |   1.013 |    2.247 | 
     | U1137                     | A v -> Y v   | BUFX2   | 0.087 | 0.081 |   1.094 |    2.328 | 
     | U1584                     | A v -> Y ^   | INVX1   | 0.009 | 0.041 |   1.136 |    2.370 | 
     | U1201                     | A ^ -> Y ^   | OR2X1   | 0.057 | 0.062 |   1.198 |    2.432 | 
     | U2161                     | B ^ -> Y v   | AOI22X1 | 0.035 | 0.039 |   1.237 |    2.471 | 
     | U1386                     | A v -> Y v   | BUFX2   | 0.009 | 0.039 |   1.276 |    2.510 | 
     | U2162                     | B v -> Y ^   | NAND3X1 | 0.039 | 0.033 |   1.310 |    2.544 | 
     | U1816                     | A ^ -> Y ^   | BUFX2   | 0.021 | 0.043 |   1.352 |    2.586 | 
     | \cur_state_reg[3]         | D ^          | DFFSR   | 0.021 | 0.000 |   1.352 |    2.586 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.234 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.205 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.170 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.135 | 
     | FECTS_clks_clk___L4_I7 | A v -> Y ^   | INVX8 | 0.094 | 0.121 |   0.220 |   -1.014 | 
     | \cur_state_reg[3]      | CLK ^        | DFFSR | 0.094 | 0.006 |   0.226 |   -1.008 | 
     +------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \cnt128_d_reg[5] /CLK 
Endpoint:   \cnt128_d_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: lpi                 (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.182
- Setup                         0.123
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.510
- Arrival Time                  1.035
= Slack Time                    1.474
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |         |       |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+-------+---------+----------| 
     |                  | lpi v      |         | 0.084 |       |   0.659 |    2.133 | 
     | U1561            | A v -> Y v | AND2X1  | 0.122 | 0.122 |   0.780 |    2.255 | 
     | U1422            | B v -> Y v | AND2X1  | 0.010 | 0.062 |   0.843 |    2.317 | 
     | U1421            | A v -> Y ^ | INVX1   | 0.478 | 0.003 |   0.846 |    2.320 | 
     | U2191            | C ^ -> Y v | AOI22X1 | 0.140 | 0.129 |   0.975 |    2.449 | 
     | U1250            | A v -> Y v | BUFX2   | 0.029 | 0.060 |   1.035 |    2.509 | 
     | \cnt128_d_reg[5] | D v        | DFFSR   | 0.029 | 0.000 |   1.035 |    2.510 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.474 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.445 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.410 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.375 | 
     | FECTS_clks_clk___L4_I3 | A v -> Y ^   | INVX8 | 0.095 | 0.074 |   0.174 |   -1.300 | 
     | \cnt128_d_reg[5]       | CLK ^        | DFFSR | 0.097 | 0.009 |   0.182 |   -1.292 | 
     +------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \cur_state_clk_reg[1] /CLK 
Endpoint:   \cur_state_clk_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: lpi                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.185
- Setup                         0.089
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.545
- Arrival Time                  1.042
= Slack Time                    1.504
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.692
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |         |       |       |  Time   |   Time   | 
     |-----------------------+------------+---------+-------+-------+---------+----------| 
     |                       | lpi ^      |         | 0.125 |       |   0.692 |    2.196 | 
     | U2158                 | A ^ -> Y v | INVX1   | 0.040 | 0.075 |   0.767 |    2.271 | 
     | U2170                 | D v -> Y ^ | AOI22X1 | 0.052 | 0.042 |   0.809 |    2.312 | 
     | U1542                 | A ^ -> Y ^ | BUFX2   | 0.022 | 0.043 |   0.852 |    2.356 | 
     | U877                  | A ^ -> Y ^ | AND2X1  | 0.025 | 0.029 |   0.881 |    2.385 | 
     | U1817                 | A ^ -> Y v | INVX1   | 0.033 | 0.035 |   0.917 |    2.420 | 
     | U915                  | B v -> Y v | OR2X1   | 0.019 | 0.057 |   0.974 |    2.477 | 
     | U2195                 | D v -> Y ^ | AOI22X1 | 0.048 | 0.031 |   1.004 |    2.508 | 
     | U1252                 | A ^ -> Y ^ | BUFX2   | 0.013 | 0.037 |   1.042 |    2.545 | 
     | \cur_state_clk_reg[1] | D ^        | DFFSR   | 0.013 | 0.000 |   1.042 |    2.545 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.504 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.475 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.439 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.404 | 
     | FECTS_clks_clk___L4_I3 | A v -> Y ^   | INVX8 | 0.095 | 0.074 |   0.174 |   -1.330 | 
     | \cur_state_clk_reg[1]  | CLK ^        | DFFSR | 0.096 | 0.011 |   0.185 |   -1.319 | 
     +------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \cnt128_d_reg[2] /CLK 
Endpoint:   \cnt128_d_reg[2] /D (^) checked with  leading edge of 'clk'
Beginpoint: lpi                 (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.185
- Setup                         0.089
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.545
- Arrival Time                  1.019
= Slack Time                    1.527
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.692
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |         |       |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+-------+---------+----------| 
     |                  | lpi ^      |         | 0.125 |       |   0.692 |    2.219 | 
     | U1561            | A ^ -> Y ^ | AND2X1  | 0.205 | 0.147 |   0.839 |    2.366 | 
     | U2179            | A ^ -> Y v | AOI21X1 | 0.016 | 0.069 |   0.908 |    2.434 | 
     | U1366            | A v -> Y v | BUFX2   | 0.005 | 0.036 |   0.943 |    2.470 | 
     | U2181            | B v -> Y ^ | AOI22X1 | 0.047 | 0.039 |   0.982 |    2.509 | 
     | U1249            | A ^ -> Y ^ | BUFX2   | 0.012 | 0.037 |   1.019 |    2.545 | 
     | \cnt128_d_reg[2] | D ^        | DFFSR   | 0.012 | 0.000 |   1.019 |    2.545 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.527 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.498 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.462 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.427 | 
     | FECTS_clks_clk___L4_I3 | A v -> Y ^   | INVX8 | 0.095 | 0.074 |   0.174 |   -1.353 | 
     | \cnt128_d_reg[2]       | CLK ^        | DFFSR | 0.096 | 0.011 |   0.185 |   -1.342 | 
     +------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \cnt128_d_reg[6] /CLK 
Endpoint:   \cnt128_d_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: lpi                 (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.190
- Setup                         0.089
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.551
- Arrival Time                  1.023
= Slack Time                    1.528
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.692
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |         |       |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+-------+---------+----------| 
     |                  | lpi ^      |         | 0.125 |       |   0.692 |    2.220 | 
     | U1561            | A ^ -> Y ^ | AND2X1  | 0.205 | 0.147 |   0.839 |    2.367 | 
     | U2192            | A ^ -> Y v | AOI21X1 | 0.019 | 0.069 |   0.908 |    2.436 | 
     | U1367            | A v -> Y v | BUFX2   | 0.006 | 0.036 |   0.944 |    2.472 | 
     | U2194            | B v -> Y ^ | AOI22X1 | 0.051 | 0.042 |   0.986 |    2.513 | 
     | U1251            | A ^ -> Y ^ | BUFX2   | 0.013 | 0.037 |   1.023 |    2.551 | 
     | \cnt128_d_reg[6] | D ^        | DFFSR   | 0.013 | 0.000 |   1.023 |    2.551 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.528 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.499 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.463 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.428 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^   | INVX8 | 0.094 | 0.082 |   0.182 |   -1.346 | 
     | \cnt128_d_reg[6]       | CLK ^        | DFFSR | 0.095 | 0.009 |   0.190 |   -1.337 | 
     +------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \cnt128_d_reg[3] /CLK 
Endpoint:   \cnt128_d_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: lpi                 (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.180
- Setup                         0.132
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.499
- Arrival Time                  0.960
= Slack Time                    1.539
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |         |       |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+-------+---------+----------| 
     |                  | lpi v      |         | 0.084 |       |   0.659 |    2.198 | 
     | U1561            | A v -> Y v | AND2X1  | 0.122 | 0.122 |   0.780 |    2.319 | 
     | U1792            | A v -> Y v | AND2X1  | 0.017 | 0.052 |   0.832 |    2.371 | 
     | U1793            | A v -> Y ^ | INVX1   | 0.478 | 0.007 |   0.839 |    2.378 | 
     | U2184            | B ^ -> Y v | OAI21X1 | 0.143 | 0.120 |   0.959 |    2.498 | 
     | \cnt128_d_reg[3] | D v        | DFFSR   | 0.143 | 0.000 |   0.960 |    2.499 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.539 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.510 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.475 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.440 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^   | INVX8 | 0.102 | 0.071 |   0.170 |   -1.369 | 
     | \cnt128_d_reg[3]       | CLK ^        | DFFSR | 0.104 | 0.010 |   0.180 |   -1.359 | 
     +------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \cnt128_d_reg[4] /CLK 
Endpoint:   \cnt128_d_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: lpi                 (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.181
- Setup                         0.094
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.536
- Arrival Time                  0.982
= Slack Time                    1.554
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.692
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |         |       |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+-------+---------+----------| 
     |                  | lpi ^      |         | 0.125 |       |   0.692 |    2.247 | 
     | U1561            | A ^ -> Y ^ | AND2X1  | 0.205 | 0.147 |   0.839 |    2.393 | 
     | U2186            | A ^ -> Y v | AOI21X1 | 0.018 | 0.066 |   0.905 |    2.459 | 
     | U1388            | A v -> Y v | BUFX2   | 0.005 | 0.036 |   0.940 |    2.495 | 
     | U2188            | B v -> Y ^ | OAI21X1 | 0.045 | 0.042 |   0.982 |    2.536 | 
     | \cnt128_d_reg[4] | D ^        | DFFSR   | 0.045 | 0.000 |   0.982 |    2.536 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.554 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.525 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.490 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.455 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^   | INVX8 | 0.102 | 0.071 |   0.170 |   -1.384 | 
     | \cnt128_d_reg[4]       | CLK ^        | DFFSR | 0.104 | 0.011 |   0.181 |   -1.373 | 
     +------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \cnt128_d_reg[0] /CLK 
Endpoint:   \cnt128_d_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: lpi                 (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.184
- Setup                         0.089
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.544
- Arrival Time                  0.989
= Slack Time                    1.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.692
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |         |       |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+-------+---------+----------| 
     |                  | lpi ^      |         | 0.125 |       |   0.692 |    2.247 | 
     | U1561            | A ^ -> Y ^ | AND2X1  | 0.205 | 0.147 |   0.839 |    2.394 | 
     | U1562            | A ^ -> Y v | INVX1   | 0.007 | 0.080 |   0.919 |    2.474 | 
     | U2175            | C v -> Y ^ | AOI22X1 | 0.045 | 0.033 |   0.952 |    2.507 | 
     | U1248            | A ^ -> Y ^ | BUFX2   | 0.013 | 0.037 |   0.989 |    2.544 | 
     | \cnt128_d_reg[0] | D ^        | DFFSR   | 0.013 | 0.000 |   0.989 |    2.544 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.555 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.526 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.491 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.456 | 
     | FECTS_clks_clk___L4_I3 | A v -> Y ^   | INVX8 | 0.095 | 0.074 |   0.174 |   -1.381 | 
     | \cnt128_d_reg[0]       | CLK ^        | DFFSR | 0.096 | 0.010 |   0.184 |   -1.371 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \cur_state_clk_reg[0] /CLK 
Endpoint:   \cur_state_clk_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: lpi                      (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.185
- Setup                         0.093
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.541
- Arrival Time                  0.967
= Slack Time                    1.574
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.092
     = Beginpoint Arrival Time            0.692
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |            |         |       |       |  Time   |   Time   | 
     |-----------------------+------------+---------+-------+-------+---------+----------| 
     |                       | lpi ^      |         | 0.125 |       |   0.692 |    2.267 | 
     | U2158                 | A ^ -> Y v | INVX1   | 0.040 | 0.075 |   0.767 |    2.342 | 
     | U2170                 | D v -> Y ^ | AOI22X1 | 0.052 | 0.042 |   0.809 |    2.383 | 
     | U1542                 | A ^ -> Y ^ | BUFX2   | 0.022 | 0.043 |   0.852 |    2.426 | 
     | U877                  | A ^ -> Y ^ | AND2X1  | 0.025 | 0.029 |   0.881 |    2.456 | 
     | U1817                 | A ^ -> Y v | INVX1   | 0.033 | 0.035 |   0.917 |    2.491 | 
     | U2173                 | A v -> Y ^ | OAI21X1 | 0.044 | 0.050 |   0.967 |    2.541 | 
     | \cur_state_clk_reg[0] | D ^        | DFFSR   | 0.044 | 0.000 |   0.967 |    2.541 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.574 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.546 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.510 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.475 | 
     | FECTS_clks_clk___L4_I3 | A v -> Y ^   | INVX8 | 0.095 | 0.074 |   0.174 |   -1.401 | 
     | \cur_state_clk_reg[0]  | CLK ^        | DFFSR | 0.096 | 0.011 |   0.185 |   -1.390 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \cnt128_d_reg[1] /CLK 
Endpoint:   \cnt128_d_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: lpi                 (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.181
- Setup                         0.129
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.502
- Arrival Time                  0.915
= Slack Time                    1.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.059
     = Beginpoint Arrival Time            0.659
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |            |         |       |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+-------+---------+----------| 
     |                  | lpi v      |         | 0.084 |       |   0.659 |    2.245 | 
     | U1561            | A v -> Y v | AND2X1  | 0.122 | 0.122 |   0.780 |    2.367 | 
     | U2177            | A v -> Y ^ | NAND3X1 | 0.047 | 0.084 |   0.865 |    2.451 | 
     | U1272            | A ^ -> Y ^ | BUFX2   | 0.011 | 0.036 |   0.901 |    2.487 | 
     | U2178            | C ^ -> Y v | OAI21X1 | 0.008 | 0.015 |   0.915 |    2.502 | 
     | \cnt128_d_reg[1] | D v        | DFFSR   | 0.008 | 0.000 |   0.915 |    2.502 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.586 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.558 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.522 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.100 |   -1.487 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^   | INVX8 | 0.102 | 0.071 |   0.170 |   -1.416 | 
     | \cnt128_d_reg[1]       | CLK ^        | DFFSR | 0.104 | 0.011 |   0.181 |   -1.406 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \xgmii_tx_hold_reg[9] /CLK 
Endpoint:   \xgmii_tx_hold_reg[9] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_data[9]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.180
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.509
- Arrival Time                  0.808
= Slack Time                    1.701
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time            0.687
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | pkt_data[9] ^ |         | 0.117 |       |   0.687 |    2.388 | 
     | U2348                 | C ^ -> Y v    | AOI22X1 | 0.156 | 0.049 |   0.736 |    2.438 | 
     | U1751                 | A v -> Y v    | BUFX2   | 0.032 | 0.062 |   0.799 |    2.500 | 
     | U2349                 | A v -> Y ^    | INVX1   | 0.478 | 0.009 |   0.808 |    2.509 | 
     | \xgmii_tx_hold_reg[9] | D ^           | DFFSR   | 0.478 | 0.000 |   0.808 |    2.509 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.701 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.672 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.637 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.602 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.102 | 0.075 |   0.174 |   -1.527 | 
     | \xgmii_tx_hold_reg[9]  | CLK ^        | DFFSR | 0.102 | 0.006 |   0.180 |   -1.521 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \bvalid_reg[0] /CLK 
Endpoint:   \bvalid_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: bvalidin[0]       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.236
- Setup                         0.138
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.548
- Arrival Time                  0.845
= Slack Time                    1.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.619
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |               |         |       |       |  Time   |   Time   | 
     |----------------+---------------+---------+-------+-------+---------+----------| 
     |                | bvalidin[0] v |         | 0.026 |       |   0.619 |    2.322 | 
     | U907           | A v -> Y v    | AND2X1  | 0.057 | 0.067 |   0.687 |    2.390 | 
     | U1280          | A v -> Y ^    | INVX1   | 0.478 | 0.031 |   0.718 |    2.421 | 
     | U2282          | C ^ -> Y v    | OAI21X1 | 0.143 | 0.127 |   0.845 |    2.548 | 
     | \bvalid_reg[0] | D v           | DFFSR   | 0.143 | 0.000 |   0.845 |    2.548 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.703 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.674 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.639 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.604 | 
     | FECTS_clks_clk___L4_I9 | A v -> Y ^   | INVX8 | 0.111 | 0.123 |   0.222 |   -1.481 | 
     | \bvalid_reg[0]         | CLK ^        | DFFSR | 0.118 | 0.014 |   0.236 |   -1.467 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \xgmii_tx_hold_reg[15] /CLK 
Endpoint:   \xgmii_tx_hold_reg[15] /D (v) checked with  leading edge of 'clk'
Beginpoint: pkt_data[15]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.180
- Setup                         0.128
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.502
- Arrival Time                  0.766
= Slack Time                    1.736
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.615
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[15] v |         | 0.019 |       |   0.615 |    2.351 | 
     | U2361                  | C v -> Y ^     | AOI22X1 | 0.123 | 0.085 |   0.700 |    2.437 | 
     | U1014                  | A ^ -> Y ^     | BUFX2   | 0.023 | 0.045 |   0.746 |    2.482 | 
     | U2362                  | A ^ -> Y v     | INVX1   | 0.012 | 0.020 |   0.766 |    2.502 | 
     | \xgmii_tx_hold_reg[15] | D v            | DFFSR   | 0.012 | 0.000 |   0.766 |    2.502 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.736 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.708 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.672 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.637 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.102 | 0.075 |   0.174 |   -1.562 | 
     | \xgmii_tx_hold_reg[15] | CLK ^        | DFFSR | 0.102 | 0.006 |   0.180 |   -1.556 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \xgmii_tx_hold_reg[5] /CLK 
Endpoint:   \xgmii_tx_hold_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_data[5]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.180
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.510
- Arrival Time                  0.763
= Slack Time                    1.747
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.057
     = Beginpoint Arrival Time            0.657
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | pkt_data[5] ^ |         | 0.070 |       |   0.657 |    2.403 | 
     | U2340                 | C ^ -> Y v    | AOI22X1 | 0.152 | 0.034 |   0.690 |    2.437 | 
     | U1008                 | A v -> Y v    | BUFX2   | 0.031 | 0.062 |   0.752 |    2.499 | 
     | U2341                 | A v -> Y ^    | INVX1   | 0.478 | 0.011 |   0.763 |    2.509 | 
     | \xgmii_tx_hold_reg[5] | D ^           | DFFSR   | 0.478 | 0.000 |   0.763 |    2.510 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.747 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.718 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.682 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.647 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.102 | 0.075 |   0.174 |   -1.572 | 
     | \xgmii_tx_hold_reg[5]  | CLK ^        | DFFSR | 0.102 | 0.006 |   0.180 |   -1.566 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \crc_tx_d_reg[27] /CLK 
Endpoint:   \crc_tx_d_reg[27] /D (v) checked with  leading edge of 'clk'
Beginpoint: pkt_crc[27]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.175
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.504
- Arrival Time                  0.756
= Slack Time                    1.748
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.623
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                   |               |         |       |       |  Time   |   Time   | 
     |-------------------+---------------+---------+-------+-------+---------+----------| 
     |                   | pkt_crc[27] v |         | 0.031 |       |   0.623 |    2.370 | 
     | U2592             | B v -> Y ^    | AOI22X1 | 0.070 | 0.067 |   0.690 |    2.438 | 
     | U1102             | A ^ -> Y ^    | BUFX2   | 0.024 | 0.046 |   0.735 |    2.483 | 
     | U2593             | A ^ -> Y v    | INVX1   | 0.012 | 0.021 |   0.756 |    2.504 | 
     | \crc_tx_d_reg[27] | D v           | DFFSR   | 0.012 | 0.000 |   0.756 |    2.504 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.748 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.719 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.683 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.648 | 
     | FECTS_clks_clk___L4_I3 | A v -> Y ^   | INVX8 | 0.095 | 0.074 |   0.174 |   -1.574 | 
     | \crc_tx_d_reg[27]      | CLK ^        | DFFSR | 0.096 | 0.001 |   0.175 |   -1.573 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \xgmii_tx_hold_reg[59] /CLK 
Endpoint:   \xgmii_tx_hold_reg[59] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_data[59]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.185
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.514
- Arrival Time                  0.765
= Slack Time                    1.749
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.060
     = Beginpoint Arrival Time            0.660
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[59] ^ |         | 0.075 |       |   0.660 |    2.409 | 
     | U2451                  | C ^ -> Y v     | AOI22X1 | 0.151 | 0.034 |   0.694 |    2.443 | 
     | U1758                  | A v -> Y v     | BUFX2   | 0.031 | 0.062 |   0.756 |    2.504 | 
     | U2452                  | A v -> Y ^     | INVX1   | 0.478 | 0.009 |   0.765 |    2.514 | 
     | \xgmii_tx_hold_reg[59] | D ^            | DFFSR   | 0.478 | 0.000 |   0.765 |    2.514 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.749 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.720 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.684 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.649 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.102 | 0.075 |   0.174 |   -1.574 | 
     | \xgmii_tx_hold_reg[59] | CLK ^        | DFFSR | 0.102 | 0.010 |   0.185 |   -1.564 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \xgmii_tx_hold_reg[62] /CLK 
Endpoint:   \xgmii_tx_hold_reg[62] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_data[62]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.183
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.512
- Arrival Time                  0.753
= Slack Time                    1.759
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.049
     = Beginpoint Arrival Time            0.649
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[62] ^ |         | 0.057 |       |   0.648 |    2.407 | 
     | U2457                  | C ^ -> Y v     | AOI22X1 | 0.155 | 0.033 |   0.681 |    2.440 | 
     | U1760                  | A v -> Y v     | BUFX2   | 0.032 | 0.062 |   0.743 |    2.502 | 
     | U2458                  | A v -> Y ^     | INVX1   | 0.478 | 0.010 |   0.753 |    2.512 | 
     | \xgmii_tx_hold_reg[62] | D ^            | DFFSR   | 0.478 | 0.000 |   0.753 |    2.512 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.759 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.730 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.694 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.659 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.102 | 0.075 |   0.174 |   -1.584 | 
     | \xgmii_tx_hold_reg[62] | CLK ^        | DFFSR | 0.102 | 0.008 |   0.183 |   -1.576 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \crc_tx_d_reg[10] /CLK 
Endpoint:   \crc_tx_d_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_crc[10]          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.181
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.510
- Arrival Time                  0.751
= Slack Time                    1.759
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.048
     = Beginpoint Arrival Time            0.648
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                   |               |         |       |       |  Time   |   Time   | 
     |-------------------+---------------+---------+-------+-------+---------+----------| 
     |                   | pkt_crc[10] ^ |         | 0.056 |       |   0.648 |    2.407 | 
     | U2557             | B ^ -> Y v    | AOI22X1 | 0.112 | 0.040 |   0.688 |    2.447 | 
     | U1763             | A v -> Y v    | BUFX2   | 0.023 | 0.054 |   0.742 |    2.501 | 
     | U2558             | A v -> Y ^    | INVX1   | 0.478 | 0.009 |   0.751 |    2.510 | 
     | \crc_tx_d_reg[10] | D ^           | DFFSR   | 0.478 | 0.000 |   0.751 |    2.510 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.759 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.730 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.695 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.659 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^   | INVX8 | 0.102 | 0.071 |   0.170 |   -1.589 | 
     | \crc_tx_d_reg[10]      | CLK ^        | DFFSR | 0.105 | 0.011 |   0.181 |   -1.578 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \xgmii_tx_hold_reg[27] /CLK 
Endpoint:   \xgmii_tx_hold_reg[27] /D (v) checked with  leading edge of 'clk'
Beginpoint: pkt_data[27]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.184
- Setup                         0.131
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.503
- Arrival Time                  0.737
= Slack Time                    1.766
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[27] v |         | 0.046 |       |   0.633 |    2.398 | 
     | U2386                  | C v -> Y ^     | AOI22X1 | 0.054 | 0.048 |   0.681 |    2.446 | 
     | U1025                  | A ^ -> Y ^     | BUFX2   | 0.015 | 0.039 |   0.719 |    2.485 | 
     | U2387                  | A ^ -> Y v     | INVX1   | 0.012 | 0.018 |   0.737 |    2.503 | 
     | \xgmii_tx_hold_reg[27] | D v            | DFFSR   | 0.012 | 0.000 |   0.737 |    2.503 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.766 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.737 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.701 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.666 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^   | INVX8 | 0.102 | 0.071 |   0.170 |   -1.596 | 
     | \xgmii_tx_hold_reg[27] | CLK ^        | DFFSR | 0.106 | 0.014 |   0.184 |   -1.582 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \crc_tx_d_reg[1] /CLK 
Endpoint:   \crc_tx_d_reg[1] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_crc[1]          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.181
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.510
- Arrival Time                  0.743
= Slack Time                    1.767
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.641
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |              |         |       |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+-------+---------+----------| 
     |                  | pkt_crc[1] ^ |         | 0.046 |       |   0.641 |    2.408 | 
     | U2539            | B ^ -> Y v   | AOI22X1 | 0.119 | 0.041 |   0.682 |    2.448 | 
     | U1091            | A v -> Y v   | BUFX2   | 0.024 | 0.055 |   0.736 |    2.503 | 
     | U2540            | A v -> Y ^   | INVX1   | 0.478 | 0.007 |   0.743 |    2.510 | 
     | \crc_tx_d_reg[1] | D ^          | DFFSR   | 0.478 | 0.000 |   0.743 |    2.510 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.767 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.738 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.702 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.667 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.102 | 0.075 |   0.174 |   -1.592 | 
     | \crc_tx_d_reg[1]       | CLK ^        | DFFSR | 0.102 | 0.006 |   0.181 |   -1.586 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \xgmii_tx_hold_reg[60] /CLK 
Endpoint:   \xgmii_tx_hold_reg[60] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_data[60]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.182
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.512
- Arrival Time                  0.745
= Slack Time                    1.767
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.636
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[60] ^ |         | 0.038 |       |   0.636 |    2.403 | 
     | U2453                  | C ^ -> Y v     | AOI22X1 | 0.169 | 0.032 |   0.668 |    2.434 | 
     | U1759                  | A v -> Y v     | BUFX2   | 0.034 | 0.066 |   0.733 |    2.500 | 
     | U2454                  | A v -> Y ^     | INVX1   | 0.478 | 0.012 |   0.745 |    2.511 | 
     | \xgmii_tx_hold_reg[60] | D ^            | DFFSR   | 0.478 | 0.000 |   0.745 |    2.512 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.767 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.738 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.702 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.667 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.102 | 0.075 |   0.174 |   -1.592 | 
     | \xgmii_tx_hold_reg[60] | CLK ^        | DFFSR | 0.102 | 0.008 |   0.183 |   -1.584 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \xgmii_tx_hold_reg[7] /CLK 
Endpoint:   \xgmii_tx_hold_reg[7] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_data[7]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.180
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.509
- Arrival Time                  0.741
= Slack Time                    1.769
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.041
     = Beginpoint Arrival Time            0.641
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | pkt_data[7] ^ |         | 0.045 |       |   0.641 |    2.409 | 
     | U2344                 | C ^ -> Y v    | AOI22X1 | 0.152 | 0.027 |   0.668 |    2.436 | 
     | U1010                 | A v -> Y v    | BUFX2   | 0.031 | 0.062 |   0.730 |    2.498 | 
     | U2345                 | A v -> Y ^    | INVX1   | 0.478 | 0.011 |   0.741 |    2.509 | 
     | \xgmii_tx_hold_reg[7] | D ^           | DFFSR   | 0.478 | 0.000 |   0.741 |    2.509 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.769 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.740 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.704 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.669 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.102 | 0.075 |   0.174 |   -1.594 | 
     | \xgmii_tx_hold_reg[7]  | CLK ^        | DFFSR | 0.102 | 0.006 |   0.180 |   -1.588 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \crc_tx_d_reg[21] /CLK 
Endpoint:   \crc_tx_d_reg[21] /D (v) checked with  leading edge of 'clk'
Beginpoint: pkt_crc[21]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.182
- Setup                         0.131
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.501
- Arrival Time                  0.733
= Slack Time                    1.769
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.624
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                   |               |         |       |       |  Time   |   Time   | 
     |-------------------+---------------+---------+-------+-------+---------+----------| 
     |                   | pkt_crc[21] v |         | 0.032 |       |   0.624 |    2.393 | 
     | U2580             | B v -> Y ^    | AOI22X1 | 0.057 | 0.053 |   0.677 |    2.446 | 
     | U1098             | A ^ -> Y ^    | BUFX2   | 0.012 | 0.037 |   0.713 |    2.482 | 
     | U2581             | A ^ -> Y v    | INVX1   | 0.015 | 0.019 |   0.732 |    2.501 | 
     | \crc_tx_d_reg[21] | D v           | DFFSR   | 0.015 | 0.000 |   0.733 |    2.501 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.769 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.740 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.705 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.669 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^   | INVX8 | 0.102 | 0.071 |   0.170 |   -1.599 | 
     | \crc_tx_d_reg[21]      | CLK ^        | DFFSR | 0.105 | 0.012 |   0.182 |   -1.587 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \crc_tx_d_reg[13] /CLK 
Endpoint:   \crc_tx_d_reg[13] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_crc[13]          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.182
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.511
- Arrival Time                  0.741
= Slack Time                    1.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.038
     = Beginpoint Arrival Time            0.639
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                   |               |         |       |       |  Time   |   Time   | 
     |-------------------+---------------+---------+-------+-------+---------+----------| 
     |                   | pkt_crc[13] ^ |         | 0.042 |       |   0.638 |    2.409 | 
     | U2563             | B ^ -> Y v    | AOI22X1 | 0.114 | 0.038 |   0.676 |    2.446 | 
     | U1766             | A v -> Y v    | BUFX2   | 0.023 | 0.054 |   0.730 |    2.500 | 
     | U2564             | A v -> Y ^    | INVX1   | 0.478 | 0.011 |   0.741 |    2.511 | 
     | \crc_tx_d_reg[13] | D ^           | DFFSR   | 0.478 | 0.000 |   0.741 |    2.511 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.770 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.741 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.706 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.100 |   -1.671 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^   | INVX8 | 0.102 | 0.071 |   0.170 |   -1.600 | 
     | \crc_tx_d_reg[13]      | CLK ^        | DFFSR | 0.105 | 0.012 |   0.182 |   -1.588 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \xgmii_tx_hold_reg[34] /CLK 
Endpoint:   \xgmii_tx_hold_reg[34] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_data[34]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.189
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.518
- Arrival Time                  0.747
= Slack Time                    1.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[34] ^ |         | 0.060 |       |   0.650 |    2.421 | 
     | U2401                  | C ^ -> Y v     | AOI22X1 | 0.112 | 0.036 |   0.686 |    2.457 | 
     | U1031                  | A v -> Y v     | BUFX2   | 0.024 | 0.055 |   0.741 |    2.512 | 
     | U2402                  | A v -> Y ^     | INVX1   | 0.478 | 0.006 |   0.747 |    2.518 | 
     | \xgmii_tx_hold_reg[34] | D ^            | DFFSR   | 0.478 | 0.000 |   0.747 |    2.518 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.771 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.742 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.707 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.671 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^   | INVX8 | 0.094 | 0.082 |   0.182 |   -1.589 | 
     | \xgmii_tx_hold_reg[34] | CLK ^        | DFFSR | 0.096 | 0.007 |   0.189 |   -1.582 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \xgmii_tx_hold_reg[36] /CLK 
Endpoint:   \xgmii_tx_hold_reg[36] /D (v) checked with  leading edge of 'clk'
Beginpoint: pkt_data[36]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.184
- Setup                         0.132
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.503
- Arrival Time                  0.731
= Slack Time                    1.772
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.622
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[36] v |         | 0.030 |       |   0.622 |    2.394 | 
     | U2405                  | C v -> Y ^     | AOI22X1 | 0.075 | 0.044 |   0.666 |    2.438 | 
     | U1033                  | A ^ -> Y ^     | BUFX2   | 0.023 | 0.044 |   0.710 |    2.481 | 
     | U2406                  | A ^ -> Y v     | INVX1   | 0.014 | 0.021 |   0.731 |    2.503 | 
     | \xgmii_tx_hold_reg[36] | D v            | DFFSR   | 0.014 | 0.000 |   0.731 |    2.503 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.772 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.743 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.707 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.672 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^   | INVX8 | 0.102 | 0.071 |   0.170 |   -1.602 | 
     | \xgmii_tx_hold_reg[36] | CLK ^        | DFFSR | 0.106 | 0.014 |   0.184 |   -1.587 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \xgmii_tx_hold_reg[21] /CLK 
Endpoint:   \xgmii_tx_hold_reg[21] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_data[21]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.184
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.513
- Arrival Time                  0.741
= Slack Time                    1.772
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.040
     = Beginpoint Arrival Time            0.640
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[21] ^ |         | 0.044 |       |   0.640 |    2.412 | 
     | U2374                  | C ^ -> Y v     | AOI22X1 | 0.161 | 0.027 |   0.667 |    2.439 | 
     | U1020                  | A v -> Y v     | BUFX2   | 0.033 | 0.064 |   0.731 |    2.503 | 
     | U2375                  | A v -> Y ^     | INVX1   | 0.478 | 0.010 |   0.741 |    2.513 | 
     | \xgmii_tx_hold_reg[21] | D ^            | DFFSR   | 0.478 | 0.000 |   0.741 |    2.513 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.772 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.744 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.708 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.673 | 
     | FECTS_clks_clk___L4_I3 | A v -> Y ^   | INVX8 | 0.095 | 0.074 |   0.174 |   -1.599 | 
     | \xgmii_tx_hold_reg[21] | CLK ^        | DFFSR | 0.097 | 0.010 |   0.184 |   -1.588 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \crc_tx_d_reg[4] /CLK 
Endpoint:   \crc_tx_d_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_crc[4]          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.182
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.511
- Arrival Time                  0.733
= Slack Time                    1.778
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.036
     = Beginpoint Arrival Time            0.636
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                  |              |         |       |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+-------+---------+----------| 
     |                  | pkt_crc[4] ^ |         | 0.038 |       |   0.636 |    2.414 | 
     | U2545            | B ^ -> Y v   | AOI22X1 | 0.114 | 0.035 |   0.671 |    2.449 | 
     | U1094            | A v -> Y v   | BUFX2   | 0.023 | 0.054 |   0.725 |    2.503 | 
     | U2546            | A v -> Y ^   | INVX1   | 0.478 | 0.008 |   0.733 |    2.511 | 
     | \crc_tx_d_reg[4] | D ^          | DFFSR   | 0.478 | 0.000 |   0.733 |    2.511 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.778 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.749 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.714 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.678 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.102 | 0.075 |   0.174 |   -1.603 | 
     | \crc_tx_d_reg[4]       | CLK ^        | DFFSR | 0.102 | 0.007 |   0.182 |   -1.596 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \xgmii_tx_hold_reg[30] /CLK 
Endpoint:   \xgmii_tx_hold_reg[30] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_data[30]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.182
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.511
- Arrival Time                  0.730
= Slack Time                    1.782
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.030
     = Beginpoint Arrival Time            0.631
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[30] ^ |         | 0.030 |       |   0.631 |    2.412 | 
     | U2393                  | C ^ -> Y v     | AOI22X1 | 0.149 | 0.022 |   0.653 |    2.435 | 
     | U1028                  | A v -> Y v     | BUFX2   | 0.030 | 0.061 |   0.714 |    2.496 | 
     | U2394                  | A v -> Y ^     | INVX1   | 0.478 | 0.016 |   0.729 |    2.511 | 
     | \xgmii_tx_hold_reg[30] | D ^            | DFFSR   | 0.478 | 0.000 |   0.730 |    2.511 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.782 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.753 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.718 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.682 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^   | INVX8 | 0.102 | 0.071 |   0.170 |   -1.612 | 
     | \xgmii_tx_hold_reg[30] | CLK ^        | DFFSR | 0.105 | 0.012 |   0.182 |   -1.600 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \bvalid_reg[4] /CLK 
Endpoint:   \bvalid_reg[4] /D (^) checked with  leading edge of 'clk'
Beginpoint: bvalidin[4]       (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.236
- Setup                         0.095
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.590
- Arrival Time                  0.809
= Slack Time                    1.782
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.616
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance    |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                |               |         |       |       |  Time   |   Time   | 
     |----------------+---------------+---------+-------+-------+---------+----------| 
     |                | bvalidin[4] ^ |         | 0.008 |       |   0.616 |    2.398 | 
     | U1783          | A ^ -> Y ^    | AND2X1  | 0.145 | 0.113 |   0.730 |    2.512 | 
     | U1784          | A ^ -> Y v    | INVX1   | 0.004 | 0.059 |   0.789 |    2.571 | 
     | U2306          | C v -> Y ^    | OAI21X1 | 0.044 | 0.020 |   0.808 |    2.590 | 
     | \bvalid_reg[4] | D ^           | DFFSR   | 0.044 | 0.000 |   0.809 |    2.590 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.782 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.753 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.718 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.100 |   -1.682 | 
     | FECTS_clks_clk___L4_I9 | A v -> Y ^   | INVX8 | 0.111 | 0.123 |   0.223 |   -1.559 | 
     | \bvalid_reg[4]         | CLK ^        | DFFSR | 0.118 | 0.013 |   0.236 |   -1.546 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \xgmii_tx_hold_reg[10] /CLK 
Endpoint:   \xgmii_tx_hold_reg[10] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_data[10]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.187
- Setup                         0.120
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.517
- Arrival Time                  0.734
= Slack Time                    1.783
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.627
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[10] ^ |         | 0.025 |       |   0.627 |    2.410 | 
     | U2350                  | C ^ -> Y v     | AOI22X1 | 0.163 | 0.031 |   0.658 |    2.441 | 
     | U1752                  | A v -> Y v     | BUFX2   | 0.034 | 0.065 |   0.723 |    2.505 | 
     | U2351                  | A v -> Y ^     | INVX1   | 0.478 | 0.012 |   0.734 |    2.517 | 
     | \xgmii_tx_hold_reg[10] | D ^            | DFFSR   | 0.478 | 0.000 |   0.734 |    2.517 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.783 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.754 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.718 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.100 |   -1.683 | 
     | FECTS_clks_clk___L4_I1 | A v -> Y ^   | INVX8 | 0.079 | 0.081 |   0.181 |   -1.602 | 
     | \xgmii_tx_hold_reg[10] | CLK ^        | DFFSR | 0.079 | 0.006 |   0.187 |   -1.596 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \xgmii_tx_hold_reg[49] /CLK 
Endpoint:   \xgmii_tx_hold_reg[49] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_data[49]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.190
- Setup                         0.120
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.520
- Arrival Time                  0.736
= Slack Time                    1.784
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.034
     = Beginpoint Arrival Time            0.634
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[49] ^ |         | 0.034 |       |   0.634 |    2.418 | 
     | U2431                  | C ^ -> Y v     | AOI22X1 | 0.157 | 0.030 |   0.663 |    2.447 | 
     | U1046                  | A v -> Y v     | BUFX2   | 0.032 | 0.063 |   0.726 |    2.510 | 
     | U2432                  | A v -> Y ^     | INVX1   | 0.478 | 0.010 |   0.736 |    2.520 | 
     | \xgmii_tx_hold_reg[49] | D ^            | DFFSR   | 0.478 | 0.000 |   0.736 |    2.520 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.784 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.755 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.720 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.100 |   -1.685 | 
     | FECTS_clks_clk___L4_I0 | A v -> Y ^   | INVX8 | 0.078 | 0.084 |   0.184 |   -1.601 | 
     | \xgmii_tx_hold_reg[49] | CLK ^        | DFFSR | 0.078 | 0.006 |   0.190 |   -1.594 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \xgmii_tx_hold_reg[47] /CLK 
Endpoint:   \xgmii_tx_hold_reg[47] /D (v) checked with  leading edge of 'clk'
Beginpoint: pkt_data[47]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.230
- Setup                         0.139
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.541
- Arrival Time                  0.756
= Slack Time                    1.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.632
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[47] v |         | 0.044 |       |   0.632 |    2.416 | 
     | U2427                  | C v -> Y ^     | AOI22X1 | 0.076 | 0.062 |   0.694 |    2.479 | 
     | U1044                  | A ^ -> Y ^     | BUFX2   | 0.021 | 0.043 |   0.736 |    2.521 | 
     | U2428                  | A ^ -> Y v     | INVX1   | 0.012 | 0.019 |   0.756 |    2.541 | 
     | \xgmii_tx_hold_reg[47] | D v            | DFFSR   | 0.012 | 0.000 |   0.756 |    2.541 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.785 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.756 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.721 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.685 | 
     | FECTS_clks_clk___L4_I6 | A v -> Y ^   | INVX8 | 0.109 | 0.122 |   0.222 |   -1.563 | 
     | \xgmii_tx_hold_reg[47] | CLK ^        | DFFSR | 0.113 | 0.008 |   0.230 |   -1.555 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \xgmii_tx_hold_reg[55] /CLK 
Endpoint:   \xgmii_tx_hold_reg[55] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_data[55]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.231
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.560
- Arrival Time                  0.774
= Slack Time                    1.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.065
     = Beginpoint Arrival Time            0.665
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[55] ^ |         | 0.082 |       |   0.665 |    2.450 | 
     | U2443                  | C ^ -> Y v     | AOI22X1 | 0.161 | 0.036 |   0.701 |    2.487 | 
     | U1052                  | A v -> Y v     | BUFX2   | 0.033 | 0.063 |   0.764 |    2.550 | 
     | U2444                  | A v -> Y ^     | INVX1   | 0.478 | 0.010 |   0.774 |    2.560 | 
     | \xgmii_tx_hold_reg[55] | D ^            | DFFSR   | 0.478 | 0.000 |   0.774 |    2.560 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.786 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.757 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.721 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.686 | 
     | FECTS_clks_clk___L4_I6 | A v -> Y ^   | INVX8 | 0.109 | 0.122 |   0.222 |   -1.564 | 
     | \xgmii_tx_hold_reg[55] | CLK ^        | DFFSR | 0.114 | 0.009 |   0.231 |   -1.554 | 
     +------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \xgmii_tx_hold_reg[50] /CLK 
Endpoint:   \xgmii_tx_hold_reg[50] /D (v) checked with  leading edge of 'clk'
Beginpoint: pkt_data[50]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.186
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.515
- Arrival Time                  0.729
= Slack Time                    1.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.017
     = Beginpoint Arrival Time            0.617
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[50] v |         | 0.023 |       |   0.617 |    2.403 | 
     | U2433                  | C v -> Y ^     | AOI22X1 | 0.119 | 0.050 |   0.667 |    2.453 | 
     | U1047                  | A ^ -> Y ^     | BUFX2   | 0.021 | 0.043 |   0.709 |    2.495 | 
     | U2434                  | A ^ -> Y v     | INVX1   | 0.013 | 0.020 |   0.729 |    2.515 | 
     | \xgmii_tx_hold_reg[50] | D v            | DFFSR   | 0.013 | 0.000 |   0.729 |    2.515 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.786 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.757 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.722 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.686 | 
     | FECTS_clks_clk___L4_I3 | A v -> Y ^   | INVX8 | 0.095 | 0.074 |   0.174 |   -1.612 | 
     | \xgmii_tx_hold_reg[50] | CLK ^        | DFFSR | 0.095 | 0.012 |   0.186 |   -1.600 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \xgmii_tx_hold_reg[22] /CLK 
Endpoint:   \xgmii_tx_hold_reg[22] /D (v) checked with  leading edge of 'clk'
Beginpoint: pkt_data[22]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.227
- Setup                         0.138
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.539
- Arrival Time                  0.753
= Slack Time                    1.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.039
     = Beginpoint Arrival Time            0.639
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[22] v |         | 0.055 |       |   0.639 |    2.425 | 
     | U2376                  | C v -> Y ^     | AOI22X1 | 0.059 | 0.050 |   0.689 |    2.476 | 
     | U1021                  | A ^ -> Y ^     | BUFX2   | 0.012 | 0.037 |   0.726 |    2.513 | 
     | U2377                  | A ^ -> Y v     | INVX1   | 0.026 | 0.026 |   0.753 |    2.539 | 
     | \xgmii_tx_hold_reg[22] | D v            | DFFSR   | 0.026 | 0.000 |   0.753 |    2.539 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.786 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.757 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.722 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.687 | 
     | FECTS_clks_clk___L4_I6 | A v -> Y ^   | INVX8 | 0.109 | 0.122 |   0.222 |   -1.565 | 
     | \xgmii_tx_hold_reg[22] | CLK ^        | DFFSR | 0.112 | 0.005 |   0.227 |   -1.560 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \crc_tx_d_reg[12] /CLK 
Endpoint:   \crc_tx_d_reg[12] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_crc[12]          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.185
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.514
- Arrival Time                  0.726
= Slack Time                    1.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.633
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                   |               |         |       |       |  Time   |   Time   | 
     |-------------------+---------------+---------+-------+-------+---------+----------| 
     |                   | pkt_crc[12] ^ |         | 0.033 |       |   0.633 |    2.420 | 
     | U2561             | B ^ -> Y v    | AOI22X1 | 0.115 | 0.033 |   0.666 |    2.453 | 
     | U1765             | A v -> Y v    | BUFX2   | 0.023 | 0.054 |   0.719 |    2.507 | 
     | U2562             | A v -> Y ^    | INVX1   | 0.478 | 0.007 |   0.726 |    2.514 | 
     | \crc_tx_d_reg[12] | D ^           | DFFSR   | 0.478 | 0.000 |   0.726 |    2.514 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.787 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.759 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.723 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.688 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.102 | 0.075 |   0.174 |   -1.613 | 
     | \crc_tx_d_reg[12]      | CLK ^        | DFFSR | 0.102 | 0.010 |   0.185 |   -1.603 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \xgmii_tx_hold_reg[37] /CLK 
Endpoint:   \xgmii_tx_hold_reg[37] /D (v) checked with  leading edge of 'clk'
Beginpoint: pkt_data[37]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.185
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.513
- Arrival Time                  0.725
= Slack Time                    1.788
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.615
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[37] v |         | 0.020 |       |   0.615 |    2.403 | 
     | U2407                  | C v -> Y ^     | AOI22X1 | 0.071 | 0.039 |   0.654 |    2.442 | 
     | U1034                  | A ^ -> Y ^     | BUFX2   | 0.025 | 0.045 |   0.700 |    2.487 | 
     | U2408                  | A ^ -> Y v     | INVX1   | 0.019 | 0.025 |   0.725 |    2.513 | 
     | \xgmii_tx_hold_reg[37] | D v            | DFFSR   | 0.019 | 0.000 |   0.725 |    2.513 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.788 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.759 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.724 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.688 | 
     | FECTS_clks_clk___L4_I3 | A v -> Y ^   | INVX8 | 0.095 | 0.074 |   0.174 |   -1.614 | 
     | \xgmii_tx_hold_reg[37] | CLK ^        | DFFSR | 0.096 | 0.011 |   0.185 |   -1.603 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \xgmii_tx_hold_reg[52] /CLK 
Endpoint:   \xgmii_tx_hold_reg[52] /D (v) checked with  leading edge of 'clk'
Beginpoint: pkt_data[52]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.184
- Setup                         0.132
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.503
- Arrival Time                  0.715
= Slack Time                    1.788
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.615
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[52] v |         | 0.019 |       |   0.615 |    2.403 | 
     | U2437                  | C v -> Y ^     | AOI22X1 | 0.059 | 0.041 |   0.655 |    2.444 | 
     | U1049                  | A ^ -> Y ^     | BUFX2   | 0.015 | 0.039 |   0.694 |    2.482 | 
     | U2438                  | A ^ -> Y v     | INVX1   | 0.016 | 0.020 |   0.714 |    2.503 | 
     | \xgmii_tx_hold_reg[52] | D v            | DFFSR   | 0.016 | 0.000 |   0.715 |    2.503 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.788 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.760 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.724 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.689 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^   | INVX8 | 0.102 | 0.071 |   0.170 |   -1.618 | 
     | \xgmii_tx_hold_reg[52] | CLK ^        | DFFSR | 0.106 | 0.014 |   0.184 |   -1.604 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \xgmii_tx_hold_reg[33] /CLK 
Endpoint:   \xgmii_tx_hold_reg[33] /D (v) checked with  leading edge of 'clk'
Beginpoint: pkt_data[33]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.184
- Setup                         0.128
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.506
- Arrival Time                  0.716
= Slack Time                    1.790
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.616
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[33] v |         | 0.021 |       |   0.616 |    2.406 | 
     | U2399                  | C v -> Y ^     | AOI22X1 | 0.061 | 0.045 |   0.661 |    2.451 | 
     | U1030                  | A ^ -> Y ^     | BUFX2   | 0.013 | 0.037 |   0.698 |    2.488 | 
     | U2400                  | A ^ -> Y v     | INVX1   | 0.013 | 0.018 |   0.716 |    2.506 | 
     | \xgmii_tx_hold_reg[33] | D v            | DFFSR   | 0.013 | 0.000 |   0.716 |    2.506 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.790 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.762 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.726 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.691 | 
     | FECTS_clks_clk___L4_I5 | A v -> Y ^   | INVX8 | 0.102 | 0.075 |   0.174 |   -1.616 | 
     | \xgmii_tx_hold_reg[33] | CLK ^        | DFFSR | 0.102 | 0.009 |   0.184 |   -1.607 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \xgmii_tx_hold_reg[2] /CLK 
Endpoint:   \xgmii_tx_hold_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: pkt_data[2]              (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.184
- Setup                         0.132
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.503
- Arrival Time                  0.712
= Slack Time                    1.791
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.615
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |               |         |       |       |  Time   |   Time   | 
     |-----------------------+---------------+---------+-------+-------+---------+----------| 
     |                       | pkt_data[2] v |         | 0.020 |       |   0.615 |    2.406 | 
     | U2334                 | C v -> Y ^    | AOI22X1 | 0.102 | 0.037 |   0.652 |    2.443 | 
     | U1005                 | A ^ -> Y ^    | BUFX2   | 0.019 | 0.041 |   0.693 |    2.484 | 
     | U2335                 | A ^ -> Y v    | INVX1   | 0.012 | 0.019 |   0.712 |    2.503 | 
     | \xgmii_tx_hold_reg[2] | D v           | DFFSR   | 0.012 | 0.000 |   0.712 |    2.503 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.791 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.762 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.726 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.691 | 
     | FECTS_clks_clk___L4_I4 | A v -> Y ^   | INVX8 | 0.102 | 0.071 |   0.170 |   -1.621 | 
     | \xgmii_tx_hold_reg[2]  | CLK ^        | DFFSR | 0.106 | 0.014 |   0.184 |   -1.606 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \crc_tx_d_reg[26] /CLK 
Endpoint:   \crc_tx_d_reg[26] /D (v) checked with  leading edge of 'clk'
Beginpoint: pkt_crc[26]          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.186
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.515
- Arrival Time                  0.723
= Slack Time                    1.792
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.616
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                   |               |         |       |       |  Time   |   Time   | 
     |-------------------+---------------+---------+-------+-------+---------+----------| 
     |                   | pkt_crc[26] v |         | 0.021 |       |   0.616 |    2.408 | 
     | U2590             | B v -> Y ^    | AOI22X1 | 0.055 | 0.051 |   0.667 |    2.459 | 
     | U1101             | A ^ -> Y ^    | BUFX2   | 0.014 | 0.038 |   0.705 |    2.497 | 
     | U2591             | A ^ -> Y v    | INVX1   | 0.013 | 0.018 |   0.723 |    2.515 | 
     | \crc_tx_d_reg[26] | D v           | DFFSR   | 0.013 | 0.000 |   0.723 |    2.515 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.792 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.763 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.728 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.693 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^   | INVX8 | 0.094 | 0.082 |   0.182 |   -1.610 | 
     | \crc_tx_d_reg[26]      | CLK ^        | DFFSR | 0.096 | 0.005 |   0.186 |   -1.606 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \xgmii_tx_hold_reg[39] /CLK 
Endpoint:   \xgmii_tx_hold_reg[39] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_data[39]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.189
- Setup                         0.120
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.519
- Arrival Time                  0.727
= Slack Time                    1.792
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.629
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[39] ^ |         | 0.027 |       |   0.629 |    2.421 | 
     | U2411                  | C ^ -> Y v     | AOI22X1 | 0.150 | 0.021 |   0.650 |    2.443 | 
     | U1036                  | A v -> Y v     | BUFX2   | 0.030 | 0.061 |   0.711 |    2.504 | 
     | U2412                  | A v -> Y ^     | INVX1   | 0.478 | 0.015 |   0.727 |    2.519 | 
     | \xgmii_tx_hold_reg[39] | D ^            | DFFSR   | 0.478 | 0.000 |   0.727 |    2.519 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.792 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.764 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.728 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.100 |   -1.693 | 
     | FECTS_clks_clk___L4_I1 | A v -> Y ^   | INVX8 | 0.079 | 0.081 |   0.181 |   -1.611 | 
     | \xgmii_tx_hold_reg[39] | CLK ^        | DFFSR | 0.079 | 0.008 |   0.189 |   -1.604 | 
     +------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \xgmii_tx_hold_reg[25] /CLK 
Endpoint:   \xgmii_tx_hold_reg[25] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_data[25]              (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.186
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.515
- Arrival Time                  0.722
= Slack Time                    1.793
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.027
     = Beginpoint Arrival Time            0.627
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |                |         |       |       |  Time   |   Time   | 
     |------------------------+----------------+---------+-------+-------+---------+----------| 
     |                        | pkt_data[25] ^ |         | 0.023 |       |   0.627 |    2.420 | 
     | U2382                  | C ^ -> Y v     | AOI22X1 | 0.160 | 0.020 |   0.647 |    2.441 | 
     | U1023                  | A v -> Y v     | BUFX2   | 0.033 | 0.063 |   0.710 |    2.504 | 
     | U2383                  | A v -> Y ^     | INVX1   | 0.478 | 0.012 |   0.722 |    2.515 | 
     | \xgmii_tx_hold_reg[25] | D ^            | DFFSR   | 0.478 | 0.000 |   0.722 |    2.515 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.794 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.765 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.729 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.694 | 
     | FECTS_clks_clk___L4_I3 | A v -> Y ^   | INVX8 | 0.095 | 0.074 |   0.174 |   -1.620 | 
     | \xgmii_tx_hold_reg[25] | CLK ^        | DFFSR | 0.096 | 0.012 |   0.186 |   -1.608 | 
     +------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \crc_tx_d_reg[11] /CLK 
Endpoint:   \crc_tx_d_reg[11] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_crc[11]          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.187
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.517
- Arrival Time                  0.723
= Slack Time                    1.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.628
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                   |               |         |       |       |  Time   |   Time   | 
     |-------------------+---------------+---------+-------+-------+---------+----------| 
     |                   | pkt_crc[11] ^ |         | 0.025 |       |   0.628 |    2.422 | 
     | U2559             | B ^ -> Y v    | AOI22X1 | 0.109 | 0.033 |   0.661 |    2.454 | 
     | U1764             | A v -> Y v    | BUFX2   | 0.024 | 0.054 |   0.715 |    2.509 | 
     | U2560             | A v -> Y ^    | INVX1   | 0.478 | 0.008 |   0.723 |    2.517 | 
     | \crc_tx_d_reg[11] | D ^           | DFFSR   | 0.478 | 0.000 |   0.723 |    2.517 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.794 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.765 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.729 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.694 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^   | INVX8 | 0.094 | 0.082 |   0.182 |   -1.612 | 
     | \crc_tx_d_reg[11]      | CLK ^        | DFFSR | 0.096 | 0.005 |   0.187 |   -1.606 | 
     +------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \crc_tx_d_reg[18] /CLK 
Endpoint:   \crc_tx_d_reg[18] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_crc[18]          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.187
- Setup                         0.121
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.517
- Arrival Time                  0.722
= Slack Time                    1.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.629
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                   |               |         |       |       |  Time   |   Time   | 
     |-------------------+---------------+---------+-------+-------+---------+----------| 
     |                   | pkt_crc[18] ^ |         | 0.028 |       |   0.629 |    2.424 | 
     | U2573             | B ^ -> Y v    | AOI22X1 | 0.107 | 0.032 |   0.661 |    2.455 | 
     | U1771             | A v -> Y v    | BUFX2   | 0.023 | 0.054 |   0.714 |    2.509 | 
     | U2574             | A v -> Y ^    | INVX1   | 0.478 | 0.008 |   0.722 |    2.517 | 
     | \crc_tx_d_reg[18] | D ^           | DFFSR   | 0.478 | 0.000 |   0.722 |    2.517 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.794 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.766 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.730 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.099 |   -1.695 | 
     | FECTS_clks_clk___L4_I2 | A v -> Y ^   | INVX8 | 0.094 | 0.082 |   0.182 |   -1.612 | 
     | \crc_tx_d_reg[18]      | CLK ^        | DFFSR | 0.096 | 0.005 |   0.187 |   -1.607 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \crc_tx_d_reg[29] /CLK 
Endpoint:   \crc_tx_d_reg[29] /D (^) checked with  leading edge of 'clk'
Beginpoint: pkt_crc[29]          (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.187
- Setup                         0.120
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.517
- Arrival Time                  0.721
= Slack Time                    1.796
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.624
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |      Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                   |               |         |       |       |  Time   |   Time   | 
     |-------------------+---------------+---------+-------+-------+---------+----------| 
     |                   | pkt_crc[29] ^ |         | 0.020 |       |   0.624 |    2.420 | 
     | U2596             | B ^ -> Y v    | AOI22X1 | 0.110 | 0.036 |   0.661 |    2.457 | 
     | U1104             | A v -> Y v    | BUFX2   | 0.023 | 0.054 |   0.714 |    2.510 | 
     | U2597             | A v -> Y ^    | INVX1   | 0.478 | 0.006 |   0.721 |    2.517 | 
     | \crc_tx_d_reg[29] | D ^           | DFFSR   | 0.478 | 0.000 |   0.721 |    2.517 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -1.796 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.053 | 0.029 |   0.029 |   -1.767 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX8 | 0.022 | 0.035 |   0.064 |   -1.732 | 
     | FECTS_clks_clk___L3_I0 | A ^ -> Y v   | INVX8 | 0.084 | 0.035 |   0.100 |   -1.697 | 
     | FECTS_clks_clk___L4_I1 | A v -> Y ^   | INVX8 | 0.079 | 0.081 |   0.181 |   -1.615 | 
     | \crc_tx_d_reg[29]      | CLK ^        | DFFSR | 0.080 | 0.006 |   0.187 |   -1.610 | 
     +------------------------------------------------------------------------------------+ 

