{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1760821853869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1760821853872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 18 18:10:53 2025 " "Processing started: Sat Oct 18 18:10:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1760821853872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1760821853871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map CIRCUITO_COMBINACIONAL -c CIRCUITO_COMBINACIONAL --generate_functional_sim_netlist " "Command: quartus_map CIRCUITO_COMBINACIONAL -c CIRCUITO_COMBINACIONAL --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1760821853874 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1760821854705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/circuito_combinacional.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/circuito_combinacional.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CIRCUITO_COMBINACIONAL-comportamiento " "Found design unit 1: CIRCUITO_COMBINACIONAL-comportamiento" {  } { { "db/CIRCUITO_COMBINACIONAL.vhd" "" { Text "C:/users/marcos/Mis Documentos/Laboratorio FPGA/PARTE A/db/CIRCUITO_COMBINACIONAL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760821855471 ""} { "Info" "ISGN_ENTITY_NAME" "1 CIRCUITO_COMBINACIONAL " "Found entity 1: CIRCUITO_COMBINACIONAL" {  } { { "db/CIRCUITO_COMBINACIONAL.vhd" "" { Text "C:/users/marcos/Mis Documentos/Laboratorio FPGA/PARTE A/db/CIRCUITO_COMBINACIONAL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760821855471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760821855471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CIRCUITO_COMBINACIONAL " "Elaborating entity \"CIRCUITO_COMBINACIONAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1760821855572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1760821855774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 18 18:10:55 2025 " "Processing ended: Sat Oct 18 18:10:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1760821855774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1760821855774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1760821855774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1760821855774 ""}
