
*** Running vivado
    with args -log AHBLITE_SYS.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AHBLITE_SYS.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source AHBLITE_SYS.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/utils_1/imports/synth_1/AHBLITE_SYS.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/utils_1/imports/synth_1/AHBLITE_SYS.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top AHBLITE_SYS -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13772
WARNING: [Synth 8-1801] case statement with no case item violates IEEE 1800 syntax [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHB_BUS/AHBDCD.v:96]
WARNING: [Synth 8-1801] case statement with no case item violates IEEE 1800 syntax [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHB_BUS/AHBMUX.v:94]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1298.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AHBLITE_SYS' [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHBLITE_SYS.v:37]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'CORTEXM0INTEGRATION' [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/CortexM0-DS/CORTEXM0INTEGRATION.v:29]
INFO: [Synth 8-6157] synthesizing module 'cortexm0ds_logic' [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/CortexM0-DS/cortexm0ds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'cortexm0ds_logic' (0#1) [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/CortexM0-DS/cortexm0ds_logic.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CORTEXM0INTEGRATION' (0#1) [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/CortexM0-DS/CORTEXM0INTEGRATION.v:29]
WARNING: [Synth 8-689] width (2) of port connection 'HRESP' does not match port width (1) of module 'CORTEXM0INTEGRATION' [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHBLITE_SYS.v:162]
INFO: [Synth 8-6157] synthesizing module 'AHBDCD' [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHB_BUS/AHBDCD.v:38]
INFO: [Synth 8-6155] done synthesizing module 'AHBDCD' (0#1) [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHB_BUS/AHBDCD.v:38]
INFO: [Synth 8-6157] synthesizing module 'AHBMUX' [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHB_BUS/AHBMUX.v:38]
INFO: [Synth 8-6155] done synthesizing module 'AHBMUX' (0#1) [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHB_BUS/AHBMUX.v:38]
INFO: [Synth 8-6157] synthesizing module 'AHB2MEM' [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHB_BRAM/AHB2BRAM.v:11]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'code.hex'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHB_BRAM/AHB2BRAM.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AHB2MEM' (0#1) [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHB_BRAM/AHB2BRAM.v:11]
INFO: [Synth 8-6157] synthesizing module 'AHB2LED' [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHB_LED/AHB2LED.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AHB2LED' (0#1) [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHB_LED/AHB2LED.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AHBLITE_SYS' (0#1) [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHBLITE_SYS.v:37]
WARNING: [Synth 8-3848] Net dec in module/entity AHBDCD does not have driver. [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHB_BUS/AHBDCD.v:56]
WARNING: [Synth 8-3848] Net MUX_SEL in module/entity AHBDCD does not have driver. [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHB_BUS/AHBDCD.v:53]
WARNING: [Synth 8-3848] Net HREADY in module/entity AHBMUX does not have driver. [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHB_BUS/AHBMUX.v:73]
WARNING: [Synth 8-3848] Net HRDATA in module/entity AHBMUX does not have driver. [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHB_BUS/AHBMUX.v:74]
WARNING: [Synth 8-6014] Unused sequential element APhase_HRADDR_reg was removed.  [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHB_BRAM/AHB2BRAM.v:61]
WARNING: [Synth 8-6014] Unused sequential element rHADDR_reg was removed.  [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHB_LED/AHB2LED.v:38]
WARNING: [Synth 8-6014] Unused sequential element rHSIZE_reg was removed.  [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHB_LED/AHB2LED.v:41]
WARNING: [Synth 8-3848] Net TCK in module/entity AHBLITE_SYS does not have driver. [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHBLITE_SYS.v:172]
WARNING: [Synth 8-3848] Net TDI in module/entity AHBLITE_SYS does not have driver. [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/sources_1/imports/FPGA/AHBLITE_SYS.v:174]
WARNING: [Synth 8-7129] Port HADDR[31] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[30] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[29] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[28] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[27] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[26] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[25] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[24] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[23] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[22] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[21] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[20] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[19] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[18] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[17] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[16] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[15] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[14] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[13] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[12] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[11] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[10] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[9] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[8] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[7] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[6] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[5] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[4] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[3] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[2] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[1] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[0] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HSIZE[2] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HSIZE[1] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HSIZE[0] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[31] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[30] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[29] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[28] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[27] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[26] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[25] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[24] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[23] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[22] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[21] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[20] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[19] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[18] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[17] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[16] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[15] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[14] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[13] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[12] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[11] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[10] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[9] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HWDATA[8] in module AHB2LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port HREADY in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[31] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[30] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[29] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[28] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[27] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[26] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[25] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[24] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[23] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[22] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[21] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[20] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[19] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[18] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[17] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[16] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[15] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[14] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[13] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[12] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[11] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[10] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[9] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[8] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[7] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[6] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[5] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[4] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[3] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[2] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[1] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA[0] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HCLK in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRESETn in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_SEL[3] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_SEL[2] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_SEL[1] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_SEL[0] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA_S0[31] in module AHBMUX is either unconnected or has no load
WARNING: [Synth 8-7129] Port HRDATA_S0[30] in module AHBMUX is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1510.879 ; gain = 212.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1510.879 ; gain = 212.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1510.879 ; gain = 212.738
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1510.879 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/constrs_1/imports/FPGA/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/Student/Desktop/277a/one/project_1/project_1.srcs/constrs_1/imports/FPGA/Nexys-A7-100T-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1522.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1522.031 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1522.031 ; gain = 223.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1522.031 ; gain = 223.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   34 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 72    
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1339  
+---RAMs : 
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 404   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP Affpw60, operation Mode is: A*B.
DSP Report: operator Affpw60 is absorbed into DSP Affpw60.
DSP Report: operator Affpw60 is absorbed into DSP Affpw60.
DSP Report: Generating DSP Affpw60, operation Mode is: A*B.
DSP Report: operator Affpw60 is absorbed into DSP Affpw60.
DSP Report: operator Affpw60 is absorbed into DSP Affpw60.
DSP Report: Generating DSP Affpw60, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Affpw60 is absorbed into DSP Affpw60.
DSP Report: operator Affpw60 is absorbed into DSP Affpw60.
WARNING: [Synth 8-6014] Unused sequential element uAHB2RAM/memory_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1522.031 ; gain = 223.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cortexm0ds_logic | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cortexm0ds_logic | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cortexm0ds_logic | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1522.031 ; gain = 223.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1522.031 ; gain = 223.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1522.031 ; gain = 223.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1522.031 ; gain = 223.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1522.031 ; gain = 223.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1522.031 ; gain = 223.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1522.031 ; gain = 223.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1522.031 ; gain = 223.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1522.031 ; gain = 223.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     2|
|2     |LUT1 |     1|
|3     |FDRE |     1|
|4     |IBUF |     1|
|5     |OBUF |     8|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1522.031 ; gain = 223.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:50 . Memory (MB): peak = 1522.031 ; gain = 212.738
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1522.031 ; gain = 223.891
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1522.031 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1522.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 70c4a91b
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 114 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1522.031 ; gain = 223.891
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Desktop/277a/one/project_1/project_1.runs/synth_1/AHBLITE_SYS.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AHBLITE_SYS_utilization_synth.rpt -pb AHBLITE_SYS_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 11 13:07:32 2024...
