
---------- Begin Simulation Statistics ----------
final_tick                               490557948500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99971                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738308                       # Number of bytes of host memory used
host_op_rate                                   100304                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6135.94                       # Real time elapsed on the host
host_tick_rate                               79948286                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613418551                       # Number of instructions simulated
sim_ops                                     615457334                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.490558                       # Number of seconds simulated
sim_ticks                                490557948500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.023532                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               76333511                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88735616                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6406261                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119863974                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11654394                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11747841                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           93447                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155482227                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052142                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509382                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4546263                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138974414                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17592459                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532314                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54373313                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561804607                       # Number of instructions committed
system.cpu0.commit.committedOps             562315264                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    887227115                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.633790                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.435385                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    624225057     70.36%     70.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    156969482     17.69%     88.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     33955751      3.83%     91.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34626427      3.90%     95.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12122492      1.37%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4360631      0.49%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1101508      0.12%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2273308      0.26%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17592459      1.98%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    887227115                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672079                       # Number of function calls committed.
system.cpu0.commit.int_insts                543448266                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174759987                       # Number of loads committed
system.cpu0.commit.membars                    1019938                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019944      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311056426     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175269361     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69814554     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562315264                       # Class of committed instruction
system.cpu0.commit.refs                     245083943                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561804607                       # Number of Instructions Simulated
system.cpu0.committedOps                    562315264                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.723885                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.723885                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            115156503                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1864583                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74693677                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             627656388                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               342349199                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                432198109                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4551330                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8487823                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2576304                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155482227                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                100189994                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    554704513                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2334278                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          168                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     645466493                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          100                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               12822686                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.160541                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         335715270                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          87987905                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.666469                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         896831445                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.720289                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.936344                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               445489078     49.67%     49.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               333144405     37.15%     86.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61232638      6.83%     93.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43525536      4.85%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10569055      1.18%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1751092      0.20%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   98549      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     464      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020628      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           896831445                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                       71655256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4660086                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146449221                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.631680                       # Inst execution rate
system.cpu0.iew.exec_refs                   275415113                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77320426                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               89439885                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197420344                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512588                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2222991                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78365120                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616672646                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            198094687                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3845305                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611773450                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                489580                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2315044                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4551330                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3374767                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       137284                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9478866                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30464                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5489                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3540102                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22660357                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8041164                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5489                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       827940                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3832146                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                272627953                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604778981                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836100                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227944228                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.624458                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604911942                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744334615                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386732956                       # number of integer regfile writes
system.cpu0.ipc                              0.580085                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.580085                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020955      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            332283572     53.98%     54.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213172      0.68%     54.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018061      0.17%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199902666     32.47%     87.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77180277     12.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615618755                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     882501                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001434                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 170281     19.30%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                609752     69.09%     88.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               102448     11.61%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             615480245                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2129028348                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604778929                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        671034531                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 615139940                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615618755                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532706                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54357379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            77000                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           392                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12264945                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    896831445                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.686438                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.873552                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          469714014     52.37%     52.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          284835914     31.76%     84.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          104396134     11.64%     95.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31138876      3.47%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5874047      0.65%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             389680      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             324147      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              84589      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              74044      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      896831445                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.635650                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7505687                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1402896                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197420344                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78365120                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1025                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       968486701                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12629222                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               96786965                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357825476                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4171531                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               346876193                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4773165                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5768                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            761363912                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             624412447                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          400349541                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                429897965                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10013707                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4551330                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             18617015                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                42524061                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       761363868                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        101977                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3100                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8072095                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3089                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1486310441                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1242988837                       # The number of ROB writes
system.cpu0.timesIdled                       11595913                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  992                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.331902                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3141744                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4284280                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           581481                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5621766                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            137916                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         187778                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           49862                       # Number of indirect misses.
system.cpu1.branchPred.lookups                6303931                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8865                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509192                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           385550                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420327                       # Number of branches committed
system.cpu1.commit.bw_lim_events               513926                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528255                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4490573                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19247248                       # Number of instructions committed
system.cpu1.commit.committedOps              19756648                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115417300                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171176                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.817335                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107130801     92.82%     92.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4159452      3.60%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1421600      1.23%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1272058      1.10%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       323774      0.28%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       115259      0.10%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       407987      0.35%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        72443      0.06%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       513926      0.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115417300                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227580                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18555885                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320721                       # Number of loads committed
system.cpu1.commit.membars                    1018451                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018451      5.15%      5.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11648287     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829913     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259859      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19756648                       # Class of committed instruction
system.cpu1.commit.refs                       7089784                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19247248                       # Number of Instructions Simulated
system.cpu1.committedOps                     19756648                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.071627                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.071627                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             99676741                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               200817                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2922207                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              25842286                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 4504954                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 10628860                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                386007                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               347805                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1037539                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    6303931                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4127861                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    110932787                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                81379                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      28030103                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1163876                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053943                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4719375                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3279660                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.239856                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         116234101                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.247679                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.709835                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                98804663     85.00%     85.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                10482795      9.02%     94.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4202882      3.62%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1788874      1.54%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  539363      0.46%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  117382      0.10%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  297954      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     177      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           116234101                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         628019                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              405370                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4996471                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.187202                       # Inst execution rate
system.cpu1.iew.exec_refs                     7763621                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1853950                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               85906495                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6599691                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            605604                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           483943                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2123189                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           24241933                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5909671                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           292297                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21876784                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                471105                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               865620                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                386007                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1916004                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20336                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          146473                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6596                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          491                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1287                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1278970                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       354126                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           491                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       150449                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        254921                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12366695                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21593961                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.843767                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10434615                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.184782                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21602781                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                27378956                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14370987                       # number of integer regfile writes
system.cpu1.ipc                              0.164700                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.164700                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018657      4.59%      4.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13300474     60.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.59% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6488834     29.27%     93.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1360970      6.14%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              22169081                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     602385                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027172                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 122351     20.31%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                424428     70.46%     90.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                55602      9.23%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21752793                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         161210002                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21593949                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         28727502                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  22399783                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 22169081                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1842150                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4485284                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            35382                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        313895                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2736172                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    116234101                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190728                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.641690                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102521072     88.20%     88.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8983813      7.73%     95.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2728318      2.35%     98.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             918198      0.79%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             736841      0.63%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             132380      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             156475      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              30108      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26896      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      116234101                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.189703                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3945509                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          480790                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6599691                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2123189                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    206                       # number of misc regfile reads
system.cpu1.numCycles                       116862120                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   864234742                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               90620047                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13167722                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2614171                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 5160149                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                672693                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4694                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             31593308                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              25289287                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           16879494                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 10710376                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5860989                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                386007                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9333102                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3711772                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        31593296                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24420                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               823                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5839107                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           822                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   139149659                       # The number of ROB reads
system.cpu1.rob.rob_writes                   49312290                       # The number of ROB writes
system.cpu1.timesIdled                          13033                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            71.879142                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2466913                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3432029                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           433198                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4716588                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             99131                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         146589                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           47458                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5179920                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2614                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509193                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           267043                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647371                       # Number of branches committed
system.cpu2.commit.bw_lim_events               440913                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528277                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3689193                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505782                       # Number of instructions committed
system.cpu2.commit.committedOps              17015187                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    113582374                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.149805                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.772386                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    106536518     93.80%     93.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3519758      3.10%     96.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1194379      1.05%     97.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1092751      0.96%     98.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       231460      0.20%     99.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        87256      0.08%     99.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       416379      0.37%     99.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        62960      0.06%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       440913      0.39%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    113582374                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174084                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893528                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697276                       # Number of loads committed
system.cpu2.commit.membars                    1018456                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018456      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9797045     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206469     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993079      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015187                       # Class of committed instruction
system.cpu2.commit.refs                       6199560                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505782                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015187                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.933208                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.933208                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            101278111                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               168803                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2279223                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21953855                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3511614                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  8132224                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                267385                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               305281                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1033956                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5179920                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3557430                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    109895082                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                54000                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      23892305                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 867080                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.045264                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3894667                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2566044                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.208779                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         114223290                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.215827                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.671262                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                99318965     86.95%     86.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8995398      7.88%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3587356      3.14%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1480126      1.30%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  451575      0.40%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  103864      0.09%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  285826      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     171      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           114223290                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         214724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              282480                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4126637                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.162775                       # Inst execution rate
system.cpu2.iew.exec_refs                     6657667                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1527408                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               87299747                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5717652                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            600707                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           382381                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1738100                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20700005                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5130259                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           168698                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18627664                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                402929                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               911714                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                267385                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1889539                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        17682                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          106434                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4003                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          531                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1020376                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       235816                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           240                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       111280                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        171200                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10818695                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18447929                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.851048                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9207226                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.161205                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18452952                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23106376                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12391050                       # number of integer regfile writes
system.cpu2.ipc                              0.144233                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.144233                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018668      5.42%      5.42% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11078398     58.94%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.36% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5675298     30.19%     94.55% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1023855      5.45%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18796362                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     577155                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.030706                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 116313     20.15%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                410471     71.12%     91.27% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                50367      8.73%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18354833                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         152434335                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18447917                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24384960                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18865230                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18796362                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1834775                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3684817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41194                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        306498                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2308725                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    114223290                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.164558                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.602610                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          102569161     89.80%     89.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7806224      6.83%     96.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2118462      1.85%     98.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             722607      0.63%     99.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             696846      0.61%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             123547      0.11%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             143488      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              24294      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              18661      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      114223290                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.164249                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3830450                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          485885                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5717652                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1738100                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    212                       # number of misc regfile reads
system.cpu2.numCycles                       114438014                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   866659089                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               91961556                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442357                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2801588                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4060013                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                747162                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2266                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26561342                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21503275                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14510202                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  8267432                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5926813                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                267385                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9639376                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3067845                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26561330                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27528                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               836                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6224732                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           836                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   133844840                       # The number of ROB reads
system.cpu2.rob.rob_writes                   42049957                       # The number of ROB writes
system.cpu2.timesIdled                           4691                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.416189                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2211057                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3011675                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           400364                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3862996                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            116324                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         204189                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           87865                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4348260                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1248                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509135                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           232716                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470750                       # Number of branches committed
system.cpu3.commit.bw_lim_events               369396                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528120                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2231405                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860914                       # Number of instructions committed
system.cpu3.commit.committedOps              16370235                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    107355619                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.152486                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.772544                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100526110     93.64%     93.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3407430      3.17%     96.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1186321      1.11%     97.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1037864      0.97%     98.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       216011      0.20%     99.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        78251      0.07%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       473548      0.44%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        60688      0.06%     99.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       369396      0.34%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    107355619                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151182                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15255071                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568797                       # Number of loads committed
system.cpu3.commit.membars                    1018357                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018357      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353999     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077932     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919809      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370235                       # Class of committed instruction
system.cpu3.commit.refs                       5997753                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860914                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370235                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.803930                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.803930                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             97165759                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               168515                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2116095                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19789901                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2984627                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6341610                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                233006                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               308979                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1061837                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4348260                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3171220                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    104014472                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                44941                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      20292379                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 801308                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.040293                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3371712                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2327381                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.188038                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107786839                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.193003                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.618657                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                95148717     88.27%     88.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7495334      6.95%     95.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2901604      2.69%     97.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1659056      1.54%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  448218      0.42%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   69286      0.06%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   64416      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     198      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107786839                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         129716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              245394                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3776613                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.164663                       # Inst execution rate
system.cpu3.iew.exec_refs                     6414963                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441823                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               81642077                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4981665                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510022                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           396052                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1460621                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18598119                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4973140                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           300927                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17769838                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                420117                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               915252                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                233006                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1933238                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        15846                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           93602                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2182                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          150                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       412868                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        31665                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           115                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        43353                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        202041                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10477794                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17614838                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.847963                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8884780                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.163226                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17619776                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21799576                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11985607                       # number of integer regfile writes
system.cpu3.ipc                              0.146974                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.146974                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018567      5.64%      5.64% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10601360     58.67%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.30% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5514382     30.52%     94.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936314      5.18%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18070765                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     576684                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031913                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 122542     21.25%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406878     70.55%     91.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                47260      8.20%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17628866                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144569729                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17614826                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         20826082                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17069653                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18070765                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528466                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2227883                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64704                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           346                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1028791                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107786839                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.167653                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.608051                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96524189     89.55%     89.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7650460      7.10%     96.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1931728      1.79%     98.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             709597      0.66%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             679681      0.63%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             104510      0.10%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             140879      0.13%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              24850      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              20945      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107786839                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.167451                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3180618                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          362660                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4981665                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1460621                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    210                       # number of misc regfile reads
system.cpu3.numCycles                       107916555                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   873180762                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               86965058                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036946                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3389649                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3606307                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                828148                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1402                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             24014842                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19494562                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13465125                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6502646                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               6066940                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                233006                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10446060                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2428179                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        24014830                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         33762                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               876                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6861580                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           875                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   125586589                       # The number of ROB reads
system.cpu3.rob.rob_writes                   37635185                       # The number of ROB writes
system.cpu3.timesIdled                           2284                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2354215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4665040                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       311551                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        51447                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25939150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2061505                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52003812                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2112952                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             842420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1580214                       # Transaction distribution
system.membus.trans_dist::CleanEvict           730501                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              903                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            559                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1510379                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1510345                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        842420                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            62                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7017803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7017803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    251710656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               251710656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1374                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2354323                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2354323    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2354323                       # Request fanout histogram
system.membus.respLayer1.occupancy        12629846500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11664786252                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean      3207336200                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19710837585.388443                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          132     97.78%     97.78% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        40500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 198178170000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57567561500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 432990387000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3551415                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3551415                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3551415                       # number of overall hits
system.cpu2.icache.overall_hits::total        3551415                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6015                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6015                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6015                       # number of overall misses
system.cpu2.icache.overall_misses::total         6015                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    227400000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    227400000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    227400000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    227400000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3557430                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3557430                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3557430                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3557430                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001691                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001691                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001691                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001691                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 37805.486284                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 37805.486284                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 37805.486284                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 37805.486284                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    34.250000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5358                       # number of writebacks
system.cpu2.icache.writebacks::total             5358                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          625                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          625                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          625                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          625                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5390                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5390                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5390                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5390                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    204272500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    204272500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    204272500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    204272500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001515                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001515                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001515                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001515                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 37898.423006                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 37898.423006                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 37898.423006                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 37898.423006                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5358                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3551415                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3551415                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6015                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6015                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    227400000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    227400000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3557430                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3557430                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001691                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001691                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 37805.486284                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 37805.486284                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          625                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          625                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5390                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5390                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    204272500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    204272500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001515                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001515                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 37898.423006                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 37898.423006                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.977109                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3468399                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5358                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           647.330907                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        348636000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.977109                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999285                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999285                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7120250                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7120250                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4609384                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4609384                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4609384                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4609384                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1324081                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1324081                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1324081                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1324081                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 183176666482                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 183176666482                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 183176666482                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 183176666482                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5933465                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5933465                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5933465                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5933465                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.223155                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.223155                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.223155                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.223155                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 138342.493006                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 138342.493006                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 138342.493006                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 138342.493006                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1421749                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        75086                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            17901                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1125                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.422881                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    66.743111                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531797                       # number of writebacks
system.cpu2.dcache.writebacks::total           531797                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       997848                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       997848                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       997848                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       997848                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326233                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326233                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326233                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326233                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  39078894287                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39078894287                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  39078894287                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39078894287                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054982                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054982                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054982                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054982                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 119788.293297                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119788.293297                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 119788.293297                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119788.293297                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531797                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4153805                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4153805                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       786985                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       786985                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  85704528000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  85704528000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4940790                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4940790                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.159283                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.159283                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 108902.365356                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108902.365356                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       631425                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       631425                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155560                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155560                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17456229000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17456229000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031485                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031485                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 112215.408845                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 112215.408845                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       455579                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        455579                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       537096                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       537096                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  97472138482                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  97472138482                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992675                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992675                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.541059                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.541059                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 181479.918826                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 181479.918826                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       366423                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       366423                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170673                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170673                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21622665287                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21622665287                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171932                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171932                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126690.603007                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126690.603007                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          303                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          303                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          250                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          250                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5002500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5002500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          553                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.452080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.452080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data        20010                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        20010                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          159                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          159                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           91                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       587500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       587500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.164557                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.164557                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6456.043956                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6456.043956                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          142                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       813000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       813000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          341                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          341                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.416422                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.416422                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5725.352113                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5725.352113                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          137                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       687000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       687000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.401760                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.401760                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5014.598540                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5014.598540                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       142500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       142500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       131500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       131500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284971                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284971                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224222                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224222                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20870747000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20870747000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509193                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509193                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440348                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440348                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93080.728028                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93080.728028                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224222                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224222                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20646525000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20646525000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440348                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440348                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92080.728028                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92080.728028                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.947989                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5443237                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550290                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.891579                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        348647500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.947989                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.873375                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.873375                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13437422                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13437422                       # Number of data accesses
system.cpu3.numPwrStateTransitions                223                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          112                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3895040714.285714                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21595432215.653130                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          109     97.32%     97.32% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.89%     98.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.89%     99.11% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.89%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        12500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 198178241000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            112                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54313388500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 436244560000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3168114                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3168114                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3168114                       # number of overall hits
system.cpu3.icache.overall_hits::total        3168114                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3106                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3106                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3106                       # number of overall misses
system.cpu3.icache.overall_misses::total         3106                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    141654500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    141654500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    141654500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    141654500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3171220                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3171220                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3171220                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3171220                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000979                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000979                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000979                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000979                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 45606.728912                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 45606.728912                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 45606.728912                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 45606.728912                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          241                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    60.250000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2840                       # number of writebacks
system.cpu3.icache.writebacks::total             2840                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          234                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          234                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          234                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          234                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2872                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2872                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2872                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2872                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    127694000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    127694000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    127694000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    127694000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000906                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000906                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000906                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000906                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 44461.699164                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44461.699164                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 44461.699164                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44461.699164                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2840                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3168114                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3168114                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3106                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3106                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    141654500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    141654500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3171220                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3171220                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000979                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000979                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 45606.728912                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 45606.728912                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          234                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          234                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2872                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2872                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    127694000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    127694000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000906                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000906                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 44461.699164                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44461.699164                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.976751                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3113264                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2840                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1096.219718                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        355181000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.976751                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999273                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999273                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6345312                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6345312                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4440434                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4440434                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4440434                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4440434                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1286319                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1286319                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1286319                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1286319                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 181101659867                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 181101659867                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 181101659867                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 181101659867                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5726753                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5726753                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5726753                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5726753                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.224616                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.224616                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.224616                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.224616                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 140790.628038                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 140790.628038                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 140790.628038                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 140790.628038                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1383964                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        73782                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16227                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1031                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    85.287730                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    71.563531                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496469                       # number of writebacks
system.cpu3.dcache.writebacks::total           496469                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       980443                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       980443                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       980443                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       980443                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305876                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305876                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305876                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305876                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  37116750385                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  37116750385                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  37116750385                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  37116750385                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053412                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053412                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053412                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053412                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 121345.742670                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 121345.742670                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 121345.742670                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 121345.742670                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496469                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4029482                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4029482                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       777868                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       777868                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  83986747000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  83986747000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4807350                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4807350                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.161808                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.161808                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 107970.435858                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107970.435858                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       627695                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       627695                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       150173                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       150173                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17214255500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17214255500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031238                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031238                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 114629.497313                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 114629.497313                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       410952                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        410952                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       508451                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       508451                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  97114912867                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  97114912867                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919403                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919403                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.553023                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.553023                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 191001.518075                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 191001.518075                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       352748                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       352748                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155703                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155703                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19902494885                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19902494885                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169352                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169352                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127823.451603                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127823.451603                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          312                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          231                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          231                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5242000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5242000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.425414                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.425414                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22692.640693                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22692.640693                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          174                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          174                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           57                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           57                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       379000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       379000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.104972                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.104972                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6649.122807                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6649.122807                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          175                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1165000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1165000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.464191                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.464191                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6657.142857                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6657.142857                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          171                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1012000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1012000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.453581                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.453581                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5918.128655                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5918.128655                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       275000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       275000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       257000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       257000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305696                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305696                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203439                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203439                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19073463000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19073463000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509135                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509135                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399578                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399578                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 93755.194432                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 93755.194432                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203439                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203439                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18870024000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18870024000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399578                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399578                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 92755.194432                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 92755.194432                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.888628                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5254428                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           509125                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.320507                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        355192500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.888628                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.902770                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.902770                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12982767                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12982767                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       631461600                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   891146519.330320                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       200000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2686470500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   484243332500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6314616000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     86381738                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        86381738                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     86381738                       # number of overall hits
system.cpu0.icache.overall_hits::total       86381738                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     13808255                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13808255                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13808255                       # number of overall misses
system.cpu0.icache.overall_misses::total     13808255                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 179655150993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 179655150993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 179655150993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 179655150993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    100189993                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    100189993                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    100189993                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    100189993                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137821                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137821                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137821                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137821                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13010.706349                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13010.706349                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13010.706349                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13010.706349                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2584                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.888889                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12798314                       # number of writebacks
system.cpu0.icache.writebacks::total         12798314                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1009908                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1009908                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1009908                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1009908                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12798347                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12798347                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12798347                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12798347                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157620039494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157620039494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157620039494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157620039494                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127741                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127741                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127741                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127741                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12315.656037                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12315.656037                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12315.656037                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12315.656037                       # average overall mshr miss latency
system.cpu0.icache.replacements              12798314                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     86381738                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       86381738                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13808255                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13808255                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 179655150993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 179655150993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    100189993                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    100189993                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137821                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137821                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13010.706349                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13010.706349                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1009908                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1009908                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12798347                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12798347                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157620039494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157620039494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127741                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127741                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12315.656037                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12315.656037                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999890                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           99178678                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12798314                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.749355                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999890                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        213178332                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       213178332                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237907600                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237907600                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237907600                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237907600                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     16207887                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16207887                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     16207887                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16207887                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 535571308851                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 535571308851                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 535571308851                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 535571308851                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254115487                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254115487                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254115487                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254115487                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.063782                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.063782                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.063782                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.063782                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33043.869867                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33043.869867                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33043.869867                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33043.869867                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7329357                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       241628                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           141898                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2840                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.652292                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.080282                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11571494                       # number of writebacks
system.cpu0.dcache.writebacks::total         11571494                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4806612                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4806612                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4806612                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4806612                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11401275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11401275                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11401275                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11401275                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 226195985404                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 226195985404                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 226195985404                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 226195985404                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044867                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044867                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044867                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044867                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19839.534210                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19839.534210                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19839.534210                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19839.534210                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11571494                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    171975262                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      171975262                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12327648                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12327648                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 338241488500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 338241488500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184302910                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184302910                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.066888                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066888                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27437.633562                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27437.633562                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2849657                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2849657                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9477991                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9477991                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 169446917500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 169446917500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051426                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051426                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17877.936105                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17877.936105                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     65932338                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65932338                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3880239                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3880239                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 197329820351                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 197329820351                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69812577                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69812577                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055581                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055581                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50855.068554                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50855.068554                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1956955                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1956955                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1923284                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1923284                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  56749067904                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  56749067904                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027549                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027549                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29506.338068                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29506.338068                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1225                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1225                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          856                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          856                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8670000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8670000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.411341                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.411341                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10128.504673                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10128.504673                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          825                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          825                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1719500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1719500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014897                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014897                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 55467.741935                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55467.741935                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1715                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1715                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2154000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2154000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1995                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1995                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.140351                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.140351                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7692.857143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7692.857143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          275                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          275                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1879000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1879000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.137845                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.137845                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6832.727273                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6832.727273                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318142                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318142                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191240                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191240                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17312942000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17312942000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509382                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509382                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375435                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375435                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90529.920519                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90529.920519                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191240                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191240                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17121702000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17121702000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375435                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375435                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89529.920519                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89529.920519                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.873600                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249821613                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11592238                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.550766                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.873600                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996050                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996050                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        520850160                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       520850160                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12762481                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10693833                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10853                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               50162                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3739                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               43709                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1720                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               42983                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23609480                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12762481                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10693833                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10853                       # number of overall hits
system.l2.overall_hits::.cpu1.data              50162                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3739                       # number of overall hits
system.l2.overall_hits::.cpu2.data              43709                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1720                       # number of overall hits
system.l2.overall_hits::.cpu3.data              42983                       # number of overall hits
system.l2.overall_hits::total                23609480                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             35864                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            876826                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4165                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            493366                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1651                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            488251                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1152                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            453735                       # number of demand (read+write) misses
system.l2.demand_misses::total                2355010                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            35864                       # number of overall misses
system.l2.overall_misses::.cpu0.data           876826                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4165                       # number of overall misses
system.l2.overall_misses::.cpu1.data           493366                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1651                       # number of overall misses
system.l2.overall_misses::.cpu2.data           488251                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1152                       # number of overall misses
system.l2.overall_misses::.cpu3.data           453735                       # number of overall misses
system.l2.overall_misses::total               2355010                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3124835000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  91684739000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    409921500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58347144000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    152504500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  58103945000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    103028000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54475230500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     266401347500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3124835000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  91684739000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    409921500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58347144000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    152504500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  58103945000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    103028000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54475230500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    266401347500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12798345                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11570659                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15018                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          543528                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5390                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531960                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2872                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496718                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25964490                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12798345                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11570659                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15018                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         543528                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5390                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531960                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2872                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496718                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25964490                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002802                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.075780                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.277334                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.907710                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.306308                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.917834                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.401114                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.913466                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.090701                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002802                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.075780                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.277334                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.907710                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.306308                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.917834                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.401114                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.913466                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.090701                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87130.130493                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104564.348001                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98420.528211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118263.406883                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92370.987280                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119004.251911                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89434.027778                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120059.573319                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113121.110951                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87130.130493                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104564.348001                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98420.528211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118263.406883                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92370.987280                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119004.251911                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89434.027778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120059.573319                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113121.110951                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1580215                       # number of writebacks
system.l2.writebacks::total                   1580215                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             97                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            312                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            371                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            383                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            402                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            291                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            214                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            172                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2242                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            97                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           312                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           371                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           383                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           402                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           291                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           214                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           172                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2242                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        35767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       876514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       492983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       487960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       453563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2352768                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        35767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       876514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       492983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       487960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       453563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2352768                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2760390000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  82898432501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    345017000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53390899000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    110531500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  53205266500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     79440500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49926786000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 242716763001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2760390000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  82898432501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    345017000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53390899000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    110531500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  53205266500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     79440500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49926786000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 242716763001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.075753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.252630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.907006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.231725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.917287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.326602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.913120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.090615                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.075753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.252630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.907006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.231725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.917287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.326602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.913120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.090615                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77177.006738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94577.419757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90937.532947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108301.704116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88495.996797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109036.122838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84691.364606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110076.849302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103162.217015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77177.006738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94577.419757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90937.532947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108301.704116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88495.996797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109036.122838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84691.364606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110076.849302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103162.217015                       # average overall mshr miss latency
system.l2.replacements                        4421387                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3387513                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3387513                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3387513                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3387513                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22465864                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22465864                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22465864                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22465864                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              54                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  149                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            77                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 84                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1505500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1534000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              233                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.068966                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.020833                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.051282                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.360515                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19551.948052                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         7125                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 18261.904762                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1547500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        79500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1688500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.068966                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.020833                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.051282                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.360515                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20097.402597                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20101.190476                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            55                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                118                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            154                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.236111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.181818                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.205128                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.233766                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4214.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   819.444444                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           36                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       342500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       140000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       162000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       724500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.236111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.181818                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.205128                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.233766                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20147.058824                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20125                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1619302                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            23056                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            23197                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            26138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1691693                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         485424                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350258                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         353685                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         320980                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1510347                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  53075638000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40798879000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41209164000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37762221500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  172845902500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2104726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       376882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3202040                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.230635                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.938240                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.938450                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.924700                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.471683                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109338.718316                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116482.361573                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116513.745282                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117646.649324                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114441.186363                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       485424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350258                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       353685                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       320980                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1510347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  48221408000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37296299000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37672314000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34552421500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 157742442500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.230635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.938240                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.938450                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.924700                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.471683                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99338.738917                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106482.361573                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106513.745282                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107646.649324                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104441.192984                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12762481                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10853                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3739                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1720                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12778793                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        35864                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4165                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1152                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            42832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3124835000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    409921500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    152504500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    103028000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3790289000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12798345                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15018                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2872                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12821625                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002802                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.277334                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.306308                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.401114                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003341                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87130.130493                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98420.528211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92370.987280                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89434.027778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88491.991969                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           97                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          371                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          402                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          214                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1084                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        35767                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1249                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          938                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        41748                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2760390000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    345017000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    110531500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     79440500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3295379000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.252630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.231725                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.326602                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003256                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77177.006738                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90937.532947                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88495.996797                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84691.364606                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78935.014851                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9074531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        27106                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        20512                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        16845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9138994                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       391402                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       143108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       134566                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       132755                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          801831                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38609101000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17548265000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16894781000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16713009000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  89765156000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9465933                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       170214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155078                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149600                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9940825                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.041348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.840753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.867731                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.887400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080660                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98643.085626                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 122622.529838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125550.146397                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 125893.631125                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111950.218936                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          312                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          383                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          291                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          172                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1158                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       391090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       142725                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134275                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       132583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       800673                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34677024501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16094600000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15532952500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15374364500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  81678941501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.041316                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.838503                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.865855                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.886250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.080544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88667.632773                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112766.509021                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115680.152672                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 115960.300340                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102012.858559                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           53                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              62                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           57                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.929825                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.939394                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           53                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           62                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1039500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       114000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        42000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1214000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.929825                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.939394                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19613.207547                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        21000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19580.645161                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999809                       # Cycle average of tags in use
system.l2.tags.total_refs                    51815882                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4421391                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.719362                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.983033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.252707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       22.430079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.029338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.096189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.007151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.057790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.139732                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.515360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.082074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.350470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.016528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 418968023                       # Number of tag accesses
system.l2.tags.data_accesses                418968023                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2289024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      56096768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        242816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31550912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         79936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31229440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         60032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29028032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          150576960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2289024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       242816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        79936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        60032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2671808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101133696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101133696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          35766                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         876512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3794                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         492983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         487960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         453563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2352765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1580214                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1580214                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4666164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        114352990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           494979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         64316381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           162949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         63661062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           122375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         59173503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             306950403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4666164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       494979                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       162949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       122375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5446468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      206160549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            206160549                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      206160549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4666164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       114352990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          494979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        64316381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          162949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        63661062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          122375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        59173503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            513110952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1574156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     35765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    861269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    487727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    481844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    447718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002909555250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97231                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97231                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5038386                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1482417                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2352765                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1580214                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2352765                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1580214                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  32461                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6058                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            121941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            181393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            149796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            174635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            158968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            142217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            170409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            179240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           193659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           135859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           138743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           119935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           117076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           116186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            130902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            143773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           122519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           102288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75602                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 101321241000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11601520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            144826941000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43667.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62417.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1045332                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  968197                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2352765                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1580214                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  798687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  636613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  405527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  197804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   62197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   38356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   37642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   36484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   34346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  14601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  99805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1880910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.512505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.226213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   176.159442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1258319     66.90%     66.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       426254     22.66%     89.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        78705      4.18%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32334      1.72%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17434      0.93%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10770      0.57%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7532      0.40%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5701      0.30%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43861      2.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1880910                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.863809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.837813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97226     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97231                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.189651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.177999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.641504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88630     91.15%     91.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              851      0.88%     92.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6132      6.31%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1249      1.28%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              294      0.30%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               54      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97231                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              148499456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2077504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100744704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               150576960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101133696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       302.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       205.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    306.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  490557854500                       # Total gap between requests
system.mem_ctrls.avgGap                     124729.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2288960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     55121216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       242816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31214528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        79936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30838016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        60032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28653952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100744704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4666033.864090981893                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 112364331.611681148410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 494979.238930831430                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 63630664.013183347881                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 162949.148504113982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 62863146.126354120672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 122374.940990279356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 58410942.249771744013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 205367590.736326634884                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        35766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       876512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3794                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       492983                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1249                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       487960                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       453563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1580214                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1279726750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46558642000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    185088000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32817876750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     57911500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32852782750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     40049000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  31034864250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11797207726750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35780.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53118.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48784.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66570.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46366.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67326.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42696.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68424.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7465576.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7171458840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3811720770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8361703980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4372684380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38724163920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     101060857500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     103270372320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       266772961710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.815389                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 267214446500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16380780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 206962722000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6258245700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3326332680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8205266580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3844305540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38724163920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     178459584300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38092497120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       276910395840                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.480500                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  97075934000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16380780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 377101234500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3222280070.895523                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   19776581107.210526                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          131     97.76%     97.76% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 198178222000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58772419000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 431785529500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4110968                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4110968                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4110968                       # number of overall hits
system.cpu1.icache.overall_hits::total        4110968                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16893                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16893                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16893                       # number of overall misses
system.cpu1.icache.overall_misses::total        16893                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    620454000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    620454000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    620454000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    620454000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4127861                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4127861                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4127861                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4127861                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004092                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004092                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004092                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004092                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 36728.467413                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36728.467413                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 36728.467413                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36728.467413                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          141                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    28.200000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14986                       # number of writebacks
system.cpu1.icache.writebacks::total            14986                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1875                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1875                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1875                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1875                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15018                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15018                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15018                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15018                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    556209500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    556209500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    556209500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    556209500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003638                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003638                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003638                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003638                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 37036.189905                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37036.189905                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 37036.189905                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37036.189905                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14986                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4110968                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4110968                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16893                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16893                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    620454000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    620454000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4127861                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4127861                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004092                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004092                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 36728.467413                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36728.467413                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1875                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1875                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15018                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15018                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    556209500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    556209500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003638                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003638                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 37036.189905                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37036.189905                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.977359                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4045234                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14986                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           269.934205                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341440000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.977359                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999292                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999292                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8270740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8270740                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5491409                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5491409                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5491409                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5491409                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1431180                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1431180                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1431180                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1431180                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 187763119557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 187763119557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 187763119557                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 187763119557                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6922589                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6922589                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6922589                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6922589                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.206741                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.206741                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.206741                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.206741                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 131194.622310                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 131194.622310                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 131194.622310                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 131194.622310                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1529465                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        89619                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20778                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1282                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.609828                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.905616                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       543009                       # number of writebacks
system.cpu1.dcache.writebacks::total           543009                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1083478                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1083478                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1083478                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1083478                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       347702                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       347702                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       347702                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       347702                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40431550086                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40431550086                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40431550086                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40431550086                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050227                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050227                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050227                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050227                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 116282.190169                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 116282.190169                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 116282.190169                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 116282.190169                       # average overall mshr miss latency
system.cpu1.dcache.replacements                543009                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4809370                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4809370                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       853754                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       853754                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  88705789500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  88705789500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5663124                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5663124                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.150757                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150757                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103900.877185                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103900.877185                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       683032                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       683032                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       170722                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       170722                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18215738000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18215738000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030146                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030146                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106698.246272                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106698.246272                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       682039                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        682039                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       577426                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       577426                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  99057330057                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  99057330057                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259465                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259465                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.458469                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.458469                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 171549.826397                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 171549.826397                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       400446                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       400446                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176980                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176980                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22215812086                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22215812086                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140520                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140520                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125527.246502                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125527.246502                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          291                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          291                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          250                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          250                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5150500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5150500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.462107                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.462107                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        20602                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        20602                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          159                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          159                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           91                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       612500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       612500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.168207                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.168207                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6730.769231                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6730.769231                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          198                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          133                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          133                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       853500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       853500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          331                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          331                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.401813                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.401813                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6417.293233                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6417.293233                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          132                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          132                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       730500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       730500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.398792                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.398792                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5534.090909                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5534.090909                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       106000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       106000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        97000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        97000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292240                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292240                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216952                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216952                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19880110500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19880110500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509192                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509192                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426071                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426071                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91633.681644                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91633.681644                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216952                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216952                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19663158500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19663158500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426071                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426071                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90633.681644                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90633.681644                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.640221                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6347610                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           564451                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.245635                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341451500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.640221                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926257                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926257                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15429786                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15429786                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 490557948500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22764836                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4967728                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22576724                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2841172                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1050                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           677                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1727                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           38                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           38                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3272904                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3272903                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12821627                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9943212                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           66                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           66                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38395005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34735181                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        45022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1651499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1614508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1502815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              77968752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1638186112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1481097088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1920256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69537856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       687872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68079744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       365568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63563904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3323438400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4496018                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105824384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30460962                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.088541                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.334715                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               28061663     92.12%     92.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2249125      7.38%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  34477      0.11%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  83816      0.28%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  31881      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30460962                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        51966165954                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         826111563                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8297977                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         764284249                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4423685                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17390430363                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19234077730                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         847450878                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22724504                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               533055048500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 457214                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746164                       # Number of bytes of host memory used
host_op_rate                                   458656                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1571.82                       # Real time elapsed on the host
host_tick_rate                               27036800                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718660599                       # Number of instructions simulated
sim_ops                                     720927182                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042497                       # Number of seconds simulated
sim_ticks                                 42497100000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.098351                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7561035                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7950753                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1317216                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13737333                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33837                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          54924                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           21087                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14733883                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12324                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4283                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1112252                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5971717                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1427037                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140796                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23637695                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27442520                       # Number of instructions committed
system.cpu0.commit.committedOps              27507898                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     67264815                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.408949                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.385997                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     57085522     84.87%     84.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5584635      8.30%     93.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1426006      2.12%     95.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       765066      1.14%     96.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       330791      0.49%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       156487      0.23%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       170739      0.25%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       318532      0.47%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1427037      2.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     67264815                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70240                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27066426                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6785601                       # Number of loads committed
system.cpu0.commit.membars                      98422                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        99106      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19546891     71.06%     71.42% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6762      0.02%     71.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6789310     24.68%     96.14% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1060685      3.86%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27507898                       # Class of committed instruction
system.cpu0.commit.refs                       7850878                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27442520                       # Number of Instructions Simulated
system.cpu0.committedOps                     27507898                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.984460                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.984460                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             33285651                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               206737                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6555492                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56556174                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7598268                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28230578                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1115106                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               627556                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1033220                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14733883                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3739539                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     63110934                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                80529                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1132                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64470480                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 102                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            3                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2640140                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.179898                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6830582                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7594872                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.787175                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          71262823                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.910497                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.056003                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                32426158     45.50%     45.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20639589     28.96%     74.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11934712     16.75%     91.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5511794      7.73%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  245009      0.34%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  293695      0.41%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  143667      0.20%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15892      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   52307      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            71262823                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2799                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2041                       # number of floating regfile writes
system.cpu0.idleCycles                       10638279                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1242748                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9449883                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.545646                       # Inst execution rate
system.cpu0.iew.exec_refs                    12926668                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1153474                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11756842                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12655219                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             75356                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           561960                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1261298                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           51103838                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11773194                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1320454                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44689017                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 60301                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3501024                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1115106                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3628679                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       105861                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           18000                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          228                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          176                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5869618                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       196021                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           176                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       450249                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        792499                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31385222                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42575005                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.816341                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25621053                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.519834                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42870454                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57286316                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32256024                       # number of integer regfile writes
system.cpu0.ipc                              0.335069                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.335069                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101806      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32421685     70.47%     70.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7068      0.02%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1951      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1379      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12314273     26.76%     97.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1159355      2.52%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            631      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           313      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46009471                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3373                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6706                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3276                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3330                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     312679                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006796                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 178753     57.17%     57.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.00%     57.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     64      0.02%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     57.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                121570     38.88%     96.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                12250      3.92%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               22      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46216971                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         163660849                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42571729                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         74696619                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50886917                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46009471                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             216921                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23595942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            73111                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         76125                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10148202                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     71262823                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.645631                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.148496                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           46738330     65.59%     65.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13099651     18.38%     83.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5850431      8.21%     92.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2846853      3.99%     96.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1739826      2.44%     98.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             470534      0.66%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             298517      0.42%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             184125      0.26%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              34556      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       71262823                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.561769                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           128374                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           11585                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12655219                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1261298                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6244                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        81901102                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3093109                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20151688                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20447767                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                298789                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8924478                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8253161                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               239190                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             70334673                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              54254575                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40689297                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27646510                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                406771                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1115106                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9304533                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                20241534                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2829                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        70331844                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4120508                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             69145                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2432283                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         69156                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   116952132                       # The number of ROB reads
system.cpu0.rob.rob_writes                  106296486                       # The number of ROB writes
system.cpu0.timesIdled                         111389                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2700                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.369119                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7622261                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7748632                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1312954                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13675337                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12378                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16710                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4332                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14577792                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1995                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4013                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1117926                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5723675                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1313676                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         128965                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24218868                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26088737                       # Number of instructions committed
system.cpu1.commit.committedOps              26150120                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     63846050                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.409581                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.377111                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     53976064     84.54%     84.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5512091      8.63%     93.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1385447      2.17%     95.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       703810      1.10%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       320215      0.50%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       156174      0.24%     97.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       165444      0.26%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       313129      0.49%     97.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1313676      2.06%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     63846050                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20471                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25729654                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6526202                       # Number of loads committed
system.cpu1.commit.membars                      92272                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92272      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18778748     71.81%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            201      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6530215     24.97%     97.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        748330      2.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26150120                       # Class of committed instruction
system.cpu1.commit.refs                       7278545                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26088737                       # Number of Instructions Simulated
system.cpu1.committedOps                     26150120                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.678147                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.678147                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             31947880                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               196251                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6611874                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55889488                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5627312                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28190076                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1119541                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               611320                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1019909                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14577792                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3575778                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     61999264                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                58033                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63705309                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2629138                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.208643                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4590815                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7634639                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.911776                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          67904718                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.943074                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.044439                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                29335242     43.20%     43.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20540651     30.25%     73.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11884736     17.50%     90.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5509541      8.11%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  203684      0.30%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  279228      0.41%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  105658      0.16%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   12251      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   33727      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            67904718                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1964763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1254684                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9296946                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.625215                       # Inst execution rate
system.cpu1.iew.exec_refs                    12407909                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    846595                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11750088                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12475746                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             59969                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           573826                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1010582                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50329859                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11561314                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1319737                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43683418                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 61096                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3055731                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1119541                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3180045                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        85402                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            9391                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5949544                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       258239                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            66                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       459043                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        795641                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30766393                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41570228                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.817706                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 25157870                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.594970                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41896456                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55939073                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31717893                       # number of integer regfile writes
system.cpu1.ipc                              0.373392                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.373392                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93830      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31960225     71.02%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 242      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12096732     26.88%     98.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             851772      1.89%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              45003155                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     267071                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005934                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 170121     63.70%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     63.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 96244     36.04%     99.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  706      0.26%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              45176396                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         158255593                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41570228                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         74509661                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50146467                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 45003155                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             183392                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24179739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            77494                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         54427                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10567508                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     67904718                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.662740                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.149990                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           43845801     64.57%     64.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12734132     18.75%     83.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5894246      8.68%     92.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2834180      4.17%     96.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1703362      2.51%     98.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             427318      0.63%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             265490      0.39%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             166499      0.25%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33690      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       67904718                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.644103                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           134821                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            9698                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12475746                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1010582                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1558                       # number of misc regfile reads
system.cpu1.numCycles                        69869481                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15035230                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19737017                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19628236                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                297299                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6961626                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8344300                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               237725                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             69526984                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53550634                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40312645                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27582948                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 44700                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1119541                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9025810                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20684409                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        69526984                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3477776                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             54984                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2330473                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         54964                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   112890910                       # The number of ROB reads
system.cpu1.rob.rob_writes                  104803677                       # The number of ROB writes
system.cpu1.timesIdled                          23071                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.936894                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7643603                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7885133                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1320542                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13574958                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12633                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17032                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4399                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14474854                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1959                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3997                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1127121                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5694634                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1243804                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115316                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24409397                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25949350                       # Number of instructions committed
system.cpu2.commit.committedOps              26003947                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     63146751                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.411802                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.363881                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     53070413     84.04%     84.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5711212      9.04%     93.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1432933      2.27%     95.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       709215      1.12%     96.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       332751      0.53%     97.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       168714      0.27%     97.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       169745      0.27%     97.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       307964      0.49%     98.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1243804      1.97%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     63146751                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20462                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25592813                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6479950                       # Number of loads committed
system.cpu2.commit.membars                      82062                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82062      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18709185     71.95%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            215      0.00%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6483947     24.93%     97.20% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        728184      2.80%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         26003947                       # Class of committed instruction
system.cpu2.commit.refs                       7212131                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25949350                       # Number of Instructions Simulated
system.cpu2.committedOps                     26003947                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.665890                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.665890                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             30958488                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               194621                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6650256                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55924194                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5716380                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28416546                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1128731                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               612555                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1013281                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14474854                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3656994                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     61250297                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                56787                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63724432                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2644304                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.209240                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4660866                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7656236                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.921165                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          67233426                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.952027                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.039106                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28555417     42.47%     42.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20669523     30.74%     73.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11904063     17.71%     90.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5489862      8.17%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  207285      0.31%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  279168      0.42%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   89023      0.13%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   10964      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28121      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            67233426                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1944682                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1266399                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9265507                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.630597                       # Inst execution rate
system.cpu2.iew.exec_refs                    12356931                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    834222                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11478603                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12421312                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             52627                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           566156                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1033344                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50377934                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11522709                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1336174                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43623527                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 62383                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2875772                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1128731                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2998222                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        83237                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            9110                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5941362                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       301163                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            68                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       467765                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        798634                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30476398                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41507853                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.817772                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24922735                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.600014                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41851462                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55842143                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31722970                       # number of integer regfile writes
system.cpu2.ipc                              0.375109                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.375109                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83614      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31988172     71.15%     71.33% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 270      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            12052699     26.81%     98.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             834592      1.86%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44959701                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     254434                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005659                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 163340     64.20%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     64.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 90272     35.48%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  822      0.32%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              45130521                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         157486154                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41507853                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         74751982                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50216990                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44959701                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             160944                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24373987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            78892                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         45628                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10738009                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     67233426                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.668711                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.145763                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           43125497     64.14%     64.14% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12688914     18.87%     83.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6010350      8.94%     91.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2864383      4.26%     96.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1710221      2.54%     98.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             405053      0.60%     99.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             245117      0.36%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             151041      0.22%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              32850      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       67233426                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.649912                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           129064                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            9424                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12421312                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1033344                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1552                       # number of misc regfile reads
system.cpu2.numCycles                        69178108                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15726176                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               19281276                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19538004                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                285842                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7052586                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               8239762                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               243840                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69622373                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53592512                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40387539                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27804173                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 55492                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1128731                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8917472                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20849535                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69622373                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3049188                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             47423                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2300310                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         47409                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   112305882                       # The number of ROB reads
system.cpu2.rob.rob_writes                  104920427                       # The number of ROB writes
system.cpu2.timesIdled                          22902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.810715                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7454153                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7699719                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1297735                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13285921                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13325                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17580                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4255                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14189738                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1934                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          4044                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1103139                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5634922                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1247020                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          99080                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24237742                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25761441                       # Number of instructions committed
system.cpu3.commit.committedOps              25807883                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     61819915                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.417469                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.374520                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     51870867     83.91%     83.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5613743      9.08%     92.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1398702      2.26%     95.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       728219      1.18%     96.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       329383      0.53%     96.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       166445      0.27%     97.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       172590      0.28%     97.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       292946      0.47%     97.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1247020      2.02%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     61819915                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20514                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25408631                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6396643                       # Number of loads committed
system.cpu3.commit.membars                      69813                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69813      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18606019     72.09%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            215      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6400687     24.80%     97.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        730795      2.83%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25807883                       # Class of committed instruction
system.cpu3.commit.refs                       7131482                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25761441                       # Number of Instructions Simulated
system.cpu3.committedOps                     25807883                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.632673                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.632673                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             29955760                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               195726                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6538827                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              55463098                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5658638                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28146611                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1104765                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               621185                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1003004                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14189738                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3594827                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     59975876                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                56252                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           81                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      63033810                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2598722                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.209222                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4593453                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7467478                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.929408                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          65868778                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.959544                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.032584                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                27590352     41.89%     41.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20471035     31.08%     72.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11761800     17.86%     90.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5470319      8.30%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  216766      0.33%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  279350      0.42%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   44713      0.07%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    9262      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   25181      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            65868778                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1952663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1239277                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9167973                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.638157                       # Inst execution rate
system.cpu3.iew.exec_refs                    12197521                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    820762                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11668753                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12298725                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             43185                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           540661                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1004350                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           50011307                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11376759                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1328124                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43280694                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 63341                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2561742                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1104765                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2685313                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        77723                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            9829                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5902082                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       269511                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            59                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       460872                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        778405                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30322938                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41207210                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.816755                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24766426                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.607584                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41540077                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55390027                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31530900                       # number of integer regfile writes
system.cpu3.ipc                              0.379842                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.379842                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71394      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31808807     71.31%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 265      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11908772     26.70%     98.16% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             819226      1.84%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44608818                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     257735                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005778                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 168004     65.18%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     65.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 88825     34.46%     99.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  906      0.35%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44795159                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         155419567                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41207210                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         74214785                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49879666                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44608818                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             131641                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24203424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            75418                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         32561                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10655674                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     65868778                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.677238                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.154394                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           42047272     63.83%     63.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12471322     18.93%     82.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5956677      9.04%     91.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2855009      4.33%     96.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1694236      2.57%     98.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             405395      0.62%     99.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             251029      0.38%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             153682      0.23%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              34156      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       65868778                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.657739                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           118791                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           11285                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12298725                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1004350                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1581                       # number of misc regfile reads
system.cpu3.numCycles                        67821441                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17082420                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               19130358                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19407261                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                276459                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6965033                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               7976725                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               245584                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             69054571                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              53193514                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           40176334                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27555971                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 66381                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1104765                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8655869                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20769073                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        69054571                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2456782                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             37416                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2225637                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         37430                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   110608133                       # The number of ROB reads
system.cpu3.rob.rob_writes                  104146971                       # The number of ROB writes
system.cpu3.timesIdled                          22414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2226593                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4202808                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       737273                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       216976                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2535625                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1863939                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5539665                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2080915                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2067399                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       374706                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1602683                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13218                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          20525                       # Transaction distribution
system.membus.trans_dist::ReadExReq            124225                       # Transaction distribution
system.membus.trans_dist::ReadExResp           123667                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2067400                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            51                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6393874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6393874                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    164209408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164209408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30506                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2225419                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2225419    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2225419                       # Request fanout histogram
system.membus.respLayer1.occupancy        11556766250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             27.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6174069558                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1522                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          762                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10378512.467192                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14199151.679243                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          762    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         2500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    134341000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            762                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    34588673500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7908426500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3632137                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3632137                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3632137                       # number of overall hits
system.cpu2.icache.overall_hits::total        3632137                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24857                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24857                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24857                       # number of overall misses
system.cpu2.icache.overall_misses::total        24857                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1587324499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1587324499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1587324499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1587324499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3656994                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3656994                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3656994                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3656994                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006797                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006797                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006797                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006797                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63858.249145                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63858.249145                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63858.249145                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63858.249145                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4738                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    75.206349                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23314                       # number of writebacks
system.cpu2.icache.writebacks::total            23314                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1543                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1543                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1543                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1543                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23314                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23314                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23314                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23314                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1464621500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1464621500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1464621500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1464621500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006375                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006375                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006375                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006375                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62821.544994                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62821.544994                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62821.544994                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62821.544994                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23314                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3632137                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3632137                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24857                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24857                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1587324499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1587324499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3656994                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3656994                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006797                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006797                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63858.249145                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63858.249145                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1543                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1543                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23314                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23314                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1464621500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1464621500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006375                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006375                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62821.544994                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62821.544994                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3743857                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23346                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           160.363960                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7337302                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7337302                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8615538                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8615538                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8615538                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8615538                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3120395                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3120395                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3120395                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3120395                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 233279164422                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 233279164422                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 233279164422                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 233279164422                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11735933                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11735933                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11735933                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11735933                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.265884                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.265884                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.265884                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.265884                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74759.498212                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74759.498212                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74759.498212                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74759.498212                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4437276                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       360507                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            85523                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5358                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    51.884008                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    67.283875                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       618190                       # number of writebacks
system.cpu2.dcache.writebacks::total           618190                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2489393                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2489393                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2489393                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2489393                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       631002                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       631002                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       631002                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       631002                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  53401501898                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  53401501898                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  53401501898                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  53401501898                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.053767                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053767                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.053767                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.053767                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 84629.687224                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84629.687224                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 84629.687224                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84629.687224                       # average overall mshr miss latency
system.cpu2.dcache.replacements                618186                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8064090                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8064090                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2971364                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2971364                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 222665068500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 222665068500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     11035454                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11035454                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.269256                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.269256                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74936.988030                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74936.988030                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2369385                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2369385                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       601979                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       601979                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  50773597500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50773597500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054550                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054550                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 84344.466335                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84344.466335                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       551448                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        551448                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       149031                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       149031                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10614095922                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10614095922                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       700479                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       700479                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.212756                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.212756                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 71220.725366                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71220.725366                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       120008                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       120008                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        29023                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29023                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2627904398                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2627904398                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.041433                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041433                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 90545.581022                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 90545.581022                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27081                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27081                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1643                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1643                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     38189000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     38189000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28724                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.057200                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.057200                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23243.457091                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23243.457091                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          475                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          475                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1168                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1168                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     14324500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     14324500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.040663                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.040663                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12264.126712                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12264.126712                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21750                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21750                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5625                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5625                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     38752000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     38752000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27375                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27375                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.205479                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.205479                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6889.244444                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6889.244444                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5458                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5458                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     33468000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     33468000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.199379                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.199379                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6131.916453                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6131.916453                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2351500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2351500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2177500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2177500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1049                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1049                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2948                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2948                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     58555500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     58555500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3997                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3997                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.737553                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.737553                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 19862.788331                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 19862.788331                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2948                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2948                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     55607500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     55607500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.737553                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.737553                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 18862.788331                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 18862.788331                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.858762                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9309847                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           632027                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.730141                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.858762                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.964336                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.964336                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24224057                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24224057                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1570                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          786                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    10924646.310433                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   17878321.238791                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          786    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        28500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    246359000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            786                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    33910328000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8586772000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3570003                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3570003                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3570003                       # number of overall hits
system.cpu3.icache.overall_hits::total        3570003                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24824                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24824                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24824                       # number of overall misses
system.cpu3.icache.overall_misses::total        24824                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1578602999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1578602999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1578602999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1578602999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3594827                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3594827                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3594827                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3594827                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006905                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006905                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006905                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006905                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 63591.806276                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63591.806276                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 63591.806276                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63591.806276                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3782                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           32                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    65.206897                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           32                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23058                       # number of writebacks
system.cpu3.icache.writebacks::total            23058                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1766                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1766                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1766                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1766                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23058                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23058                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23058                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23058                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1451525500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1451525500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1451525500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1451525500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006414                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006414                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006414                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006414                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 62951.058201                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62951.058201                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 62951.058201                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62951.058201                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23058                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3570003                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3570003                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24824                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24824                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1578602999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1578602999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3594827                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3594827                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006905                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006905                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 63591.806276                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63591.806276                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1766                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1766                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23058                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23058                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1451525500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1451525500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006414                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006414                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 62951.058201                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62951.058201                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3650783                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23090                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           158.111000                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7212712                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7212712                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8526779                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8526779                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8526779                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8526779                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3092988                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3092988                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3092988                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3092988                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 232446502771                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 232446502771                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 232446502771                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 232446502771                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11619767                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11619767                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11619767                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11619767                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.266183                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.266183                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.266183                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.266183                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 75152.733464                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 75152.733464                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 75152.733464                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 75152.733464                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4113433                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       448174                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            78907                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5903                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.130141                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    75.923090                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       603376                       # number of writebacks
system.cpu3.dcache.writebacks::total           603376                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2476615                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2476615                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2476615                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2476615                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       616373                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       616373                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       616373                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       616373                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  52300143897                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  52300143897                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  52300143897                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  52300143897                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053045                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053045                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053045                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053045                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 84851.451795                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 84851.451795                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 84851.451795                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 84851.451795                       # average overall mshr miss latency
system.cpu3.dcache.replacements                603376                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7967558                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7967558                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2945056                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2945056                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 221686795000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 221686795000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10912614                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10912614                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.269876                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.269876                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75274.220592                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75274.220592                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2358419                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2358419                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       586637                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       586637                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  49622702000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  49622702000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.053758                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.053758                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 84588.428619                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84588.428619                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       559221                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        559221                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       147932                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       147932                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10759707771                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10759707771                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       707153                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       707153                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.209194                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.209194                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 72734.146574                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 72734.146574                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       118196                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       118196                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29736                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29736                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2677441897                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2677441897                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.042050                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042050                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 90040.418920                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 90040.418920                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23026                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23026                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1658                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1658                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     43446000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     43446000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.067169                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.067169                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26203.860072                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26203.860072                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          502                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          502                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1156                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1156                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     14568500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     14568500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.046832                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.046832                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 12602.508651                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12602.508651                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18075                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18075                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5224                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5224                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     33080000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     33080000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23299                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23299                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.224216                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.224216                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6332.312404                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6332.312404                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5062                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5062                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     28188000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     28188000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.217263                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.217263                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5568.549980                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5568.549980                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2223500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2223500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2053500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2053500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1094                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1094                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2950                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2950                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     57520000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     57520000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         4044                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         4044                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.729476                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.729476                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 19498.305085                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 19498.305085                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2949                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2949                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     54570000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     54570000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.729228                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.729228                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 18504.577823                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 18504.577823                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.618366                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9197673                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           617125                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.904068                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.618366                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.956824                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956824                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23960687                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23960687                       # Number of data accesses
system.cpu0.numPwrStateTransitions                614                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          307                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5038136.807818                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   11266294.932412                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          307    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    107876500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            307                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    40950392000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1546708000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3622705                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3622705                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3622705                       # number of overall hits
system.cpu0.icache.overall_hits::total        3622705                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116833                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116833                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116833                       # number of overall misses
system.cpu0.icache.overall_misses::total       116833                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8176311973                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8176311973                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8176311973                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8176311973                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3739538                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3739538                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3739538                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3739538                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031243                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031243                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031243                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031243                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69982.898436                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69982.898436                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69982.898436                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69982.898436                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        27698                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              486                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.991770                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109112                       # number of writebacks
system.cpu0.icache.writebacks::total           109112                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7720                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7720                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7720                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7720                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109113                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109113                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109113                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109113                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7627325974                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7627325974                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7627325974                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7627325974                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029178                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029178                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029178                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029178                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69902.999404                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69902.999404                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69902.999404                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69902.999404                       # average overall mshr miss latency
system.cpu0.icache.replacements                109112                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3622705                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3622705                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116833                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116833                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8176311973                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8176311973                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3739538                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3739538                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031243                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031243                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69982.898436                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69982.898436                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7720                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7720                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109113                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109113                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7627325974                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7627325974                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029178                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029178                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69902.999404                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69902.999404                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3733223                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109144                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.204565                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7588188                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7588188                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8815371                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8815371                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8815371                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8815371                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3414678                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3414678                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3414678                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3414678                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 252436386958                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 252436386958                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 252436386958                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 252436386958                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12230049                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12230049                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12230049                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12230049                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.279204                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.279204                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.279204                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.279204                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 73926.849606                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 73926.849606                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 73926.849606                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 73926.849606                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5570907                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       350352                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           111177                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4835                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.108449                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.461634                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       694541                       # number of writebacks
system.cpu0.dcache.writebacks::total           694541                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2707906                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2707906                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2707906                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2707906                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       706772                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       706772                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       706772                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       706772                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  59249768504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  59249768504                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  59249768504                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59249768504                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057790                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057790                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057790                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057790                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 83831.516393                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83831.516393                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 83831.516393                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83831.516393                       # average overall mshr miss latency
system.cpu0.dcache.replacements                694539                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8110817                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8110817                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3092944                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3092944                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 229878539000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 229878539000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11203761                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11203761                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.276063                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.276063                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74323.537381                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74323.537381                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2445649                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2445649                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       647295                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       647295                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  54242660500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  54242660500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.057775                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.057775                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 83798.979600                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83798.979600                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       704554                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        704554                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       321734                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       321734                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22557847958                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22557847958                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1026288                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1026288                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.313493                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.313493                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70113.348163                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70113.348163                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       262257                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       262257                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59477                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59477                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5007108004                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5007108004                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057954                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057954                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84185.618037                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84185.618037                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33108                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33108                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2641                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2641                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     66852500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     66852500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35749                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.073876                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.073876                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25313.328285                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25313.328285                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1992                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1992                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          649                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          649                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6555000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6555000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018154                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018154                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10100.154083                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10100.154083                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27718                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27718                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6822                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6822                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     57383000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     57383000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34540                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34540                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.197510                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.197510                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8411.462914                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8411.462914                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6693                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6693                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     50747000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     50747000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.193775                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.193775                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7582.100702                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7582.100702                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       778000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       778000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       721000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       721000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2053                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2053                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2230                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2230                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     55648000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     55648000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4283                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4283                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.520663                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.520663                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24954.260090                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24954.260090                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2230                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2230                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     53418000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     53418000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.520663                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.520663                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23954.260090                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23954.260090                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.735884                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9595898                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           705664                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.598395                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.735884                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991746                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991746                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25314874                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25314874                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22421                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              120903                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8547                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              112254                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8533                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              108666                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8522                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              105956                       # number of demand (read+write) hits
system.l2.demand_hits::total                   495802                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22421                       # number of overall hits
system.l2.overall_hits::.cpu0.data             120903                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8547                       # number of overall hits
system.l2.overall_hits::.cpu1.data             112254                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8533                       # number of overall hits
system.l2.overall_hits::.cpu2.data             108666                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8522                       # number of overall hits
system.l2.overall_hits::.cpu3.data             105956                       # number of overall hits
system.l2.overall_hits::total                  495802                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             86691                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            571561                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14900                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            518841                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             14781                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            510708                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             14536                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            498463                       # number of demand (read+write) misses
system.l2.demand_misses::total                2230481                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            86691                       # number of overall misses
system.l2.overall_misses::.cpu0.data           571561                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14900                       # number of overall misses
system.l2.overall_misses::.cpu1.data           518841                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            14781                       # number of overall misses
system.l2.overall_misses::.cpu2.data           510708                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            14536                       # number of overall misses
system.l2.overall_misses::.cpu3.data           498463                       # number of overall misses
system.l2.overall_misses::total               2230481                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7202010000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  56423351000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1333395000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  51938838000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1318844500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  50870878500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1306336000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  49830571000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     220224224000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7202010000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  56423351000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1333395000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  51938838000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1318844500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  50870878500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1306336000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  49830571000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    220224224000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109112                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          692464                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23447                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          631095                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23314                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          619374                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23058                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          604419                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2726283                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109112                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         692464                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23447                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         631095                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23314                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         619374                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23058                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         604419                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2726283                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.794514                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.825402                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.635476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.822128                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.633997                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.824555                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.630410                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.824698                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.818140                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.794514                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.825402                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.635476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.822128                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.633997                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.824555                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.630410                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.824698                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.818140                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83076.789978                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98717.986357                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89489.597315                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100105.500529                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89225.661322                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 99608.540497                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89869.014860                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 99968.445000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98733.960971                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83076.789978                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98717.986357                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89489.597315                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100105.500529                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89225.661322                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 99608.540497                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89869.014860                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 99968.445000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98733.960971                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              374705                       # number of writebacks
system.l2.writebacks::total                    374705                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            978                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           4393                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5960                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5594                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5909                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           5496                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5722                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           5267                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               39319                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           978                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          4393                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5960                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5594                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5909                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          5496                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5722                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          5267                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              39319                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        85713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       567168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       513247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8872                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       505212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         8814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       493196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2191162                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        85713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       567168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       513247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       505212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         8814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       493196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2191162                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6272471003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  50493364517                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    749918502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  46447128018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    737978504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  45462418017                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    741641001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  44561322512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 195466242074                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6272471003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  50493364517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    749918502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  46447128018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    737978504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  45462418017                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    741641001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  44561322512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 195466242074                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.785551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.819058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.381285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.813264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.380544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.815682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.382253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.815984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.803718                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.785551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.819058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.381285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.813264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.380544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.815682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.382253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.815984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.803718                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73179.926067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89027.174518                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83883.501342                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90496.638106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83180.624887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 89986.813490                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84143.521784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90352.157179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89206.659331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73179.926067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89027.174518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83883.501342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90496.638106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83180.624887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 89986.813490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84143.521784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90352.157179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89206.659331                       # average overall mshr miss latency
system.l2.replacements                        4050681                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       447627                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           447627                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       447627                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       447627                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1828229                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1828229                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1828229                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1828229                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             178                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             342                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             373                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             339                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1232                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           654                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           276                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           298                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           315                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1543                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     10246000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       561000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       662500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       721000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12190500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          832                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          618                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          671                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          654                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2775                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.786058                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.446602                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.444113                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.481651                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.556036                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15666.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2032.608696                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2223.154362                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2288.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7900.518471                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          654                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          275                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          298                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          314                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1541                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     13104996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      5610497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      5998000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6412998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     31126491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.786058                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.444984                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.444113                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.480122                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.555315                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20038.220183                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20401.807273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20127.516779                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20423.560510                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20198.890980                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           668                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           488                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           481                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           353                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1990                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          836                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          538                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          442                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          341                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2157                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     14563000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      9602500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      7886000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      5229500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     37281000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1504                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1026                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          923                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          694                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4147                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.555851                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.524366                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.478873                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.491354                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.520135                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 17419.856459                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 17848.513011                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 17841.628959                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 15335.777126                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 17283.727399                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          836                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          537                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          442                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          340                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2155                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     16793000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     10781500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      8834500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      6813998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     43222998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.555851                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.523392                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.478873                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.489914                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.519653                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20087.320574                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20077.281192                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19987.556561                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20041.170588                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20057.075638                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4752                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3063                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2821                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2580                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13216                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          50934                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24049                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          24050                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          24731                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              123764                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4841396500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2606112000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2559547500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2605665000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12612721000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27311                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            136980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.914664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.887024                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.895017                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.905533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.903519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95052.352063                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108366.751216                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106426.091476                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105360.276576                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101909.448628                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu2.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        50934                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        24049                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        24048                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        24731                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         123762                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4332046500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2365621501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2318946000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2358354002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11374968003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.914664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.887024                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.894943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.905533                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.903504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85052.155731                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98366.730467                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 96429.890220                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 95360.236222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91910.020871                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22421                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8547                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8533                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8522                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48023                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        86691                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14900                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        14781                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        14536                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           130908                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7202010000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1333395000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1318844500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1306336000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11160585500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23314                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23058                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         178931                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.794514                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.635476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.633997                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.630410                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.731612                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83076.789978                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89489.597315                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89225.661322                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89869.014860                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85255.183029                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          978                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5960                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5909                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5722                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         18569                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        85713                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8940                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8872                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         8814                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       112339                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6272471003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    749918502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    737978504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    741641001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8502009010                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.785551                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.381285                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.380544                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.382253                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.627834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73179.926067                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83883.501342                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83180.624887                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84143.521784                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75681.722376                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       116151                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       109191                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       105845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       103376                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            434563                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       520627                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       494792                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       486658                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       473732                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1975809                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  51581954500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  49332726000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  48311331000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  47224906000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 196450917500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       636778                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       603983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       592503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       577108                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2410372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.817596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.819215                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.821360                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.820872                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.819711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99076.602827                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99703.968536                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 99271.626070                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99686.966470                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99428.091227                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         4393                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5594                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         5494                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         5267                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        20748                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       516234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       489198                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       481164                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       468465                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1955061                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46161318017                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  44081506517                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  43143472017                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  42202968510                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 175589265061                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.810697                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.809953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.812087                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.811746                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.811103                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89419.367994                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90109.743942                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 89664.796238                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 90087.772854                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89812.678510                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                12                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              51                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            63                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.909091                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.866667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.923077                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.809524                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           51                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       308000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       196500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       259000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       232000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       995500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.909091                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.866667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.923077                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.809524                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19650                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19923.076923                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19519.607843                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999953                       # Cycle average of tags in use
system.l2.tags.total_refs                     4967756                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4050757                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.226377                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.051884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.965383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.058790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.332018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.186816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.326616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.956384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.289047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.833015                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.453936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.061959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.141544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.112294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.005103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.108693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.106766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44123765                       # Number of tag accesses
system.l2.tags.data_accesses                 44123765                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5485632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      36292736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        572160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      32847744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        567808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      32333568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        564096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31564480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          140228224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5485632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       572160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       567808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       564096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7189696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23981184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23981184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          85713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         567074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         513246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         505212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           8814                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         493195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2191066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       374706                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             374706                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        129082502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        854005003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13463507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        772940836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         13361100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        760841752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         13273753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        742744328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3299712780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    129082502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13463507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     13361100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     13273753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        169180862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      564301658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            564301658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      564301658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       129082502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       854005003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13463507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       772940836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        13361100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       760841752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        13273753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       742744328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3864014439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    368181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     85714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    559613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    509618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    501743.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      8814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    490133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000242622250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22840                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22840                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3968525                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             347060                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2191067                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     374706                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2191067                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   374706                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  17620                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6525                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             99001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             97372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             99864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            148855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            132438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            134046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            119985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            101040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           128234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            97279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           160064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           266777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           287255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26456                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  63911198750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10867235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            104663330000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29405.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48155.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1588737                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  334130                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2191067                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               374706                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  340379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  438863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  424453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  342438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  247241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  163228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   99745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   56985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   30771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       618750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.890175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.981850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   312.927175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       263373     42.57%     42.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       175945     28.44%     71.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46885      7.58%     78.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24211      3.91%     82.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15382      2.49%     84.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11243      1.82%     86.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8433      1.36%     88.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6846      1.11%     89.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66432     10.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       618750                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.155998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.493712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.872054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         16842     73.74%     73.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         4824     21.12%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          911      3.99%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          142      0.62%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           60      0.26%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           25      0.11%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           15      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            6      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            5      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22840                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.119615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.110385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.584219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21646     94.77%     94.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              273      1.20%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              572      2.50%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              201      0.88%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               92      0.40%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               29      0.13%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22840                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              139100608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1127680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23563008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               140228288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23981184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3273.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       554.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3299.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    564.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42497147500                       # Total gap between requests
system.mem_ctrls.avgGap                      16563.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5485696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     35815232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       572160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     32615552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       567808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     32111552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       564096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31368512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23563008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 129084008.085257574916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 842768847.756670355797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13463506.921648770571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 767477121.968322515488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 13361099.933877840638                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 755617489.193380236626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 13273752.797249693424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 738133002.016608119011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 554461551.494101881981                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        85714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       567074                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8940                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       513246                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       505212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         8814                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       493195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       374706                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2727565000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  27010494750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    376787250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25171154750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    367732500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  24520667000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    373971250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  24114957500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1063455985750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31821.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47631.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42146.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49043.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41448.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     48535.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42429.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     48895.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2838107.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2698106040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1434073575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8983933560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          952618680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3354705120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19174155330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        172229280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36769821585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        865.231312                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    287703750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1419080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40790316250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1719783240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            914082675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6534478020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          969239160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3354705120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18644802600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        618000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32755090815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        770.760612                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1449467000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1419080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39628553000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1524                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          763                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9911848.623853                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12532579.164487                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          763    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69860500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            763                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    34934359500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7562740500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3550533                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3550533                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3550533                       # number of overall hits
system.cpu1.icache.overall_hits::total        3550533                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25244                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25244                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25244                       # number of overall misses
system.cpu1.icache.overall_misses::total        25244                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1614425499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1614425499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1614425499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1614425499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3575777                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3575777                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3575777                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3575777                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007060                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007060                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007060                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007060                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63952.840239                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63952.840239                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63952.840239                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63952.840239                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3076                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           83                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               60                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    51.266667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           83                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23447                       # number of writebacks
system.cpu1.icache.writebacks::total            23447                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1797                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1797                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1797                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1797                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23447                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23447                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23447                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23447                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1479459999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1479459999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1479459999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1479459999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006557                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006557                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006557                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006557                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63098.050881                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63098.050881                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63098.050881                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63098.050881                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23447                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3550533                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3550533                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25244                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25244                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1614425499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1614425499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3575777                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3575777                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007060                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007060                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63952.840239                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63952.840239                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1797                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1797                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23447                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23447                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1479459999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1479459999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006557                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006557                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63098.050881                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63098.050881                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3654732                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23479                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           155.659611                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7175001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7175001                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8591189                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8591189                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8591189                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8591189                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3193479                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3193479                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3193479                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3193479                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 238781409429                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 238781409429                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 238781409429                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 238781409429                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11784668                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11784668                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11784668                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11784668                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.270986                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.270986                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.270986                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.270986                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 74771.560868                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74771.560868                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 74771.560868                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74771.560868                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4615034                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       331552                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            88368                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4759                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.225172                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.668418                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       630213                       # number of writebacks
system.cpu1.dcache.writebacks::total           630213                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2550756                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2550756                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2550756                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2550756                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       642723                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       642723                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       642723                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       642723                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54538161386                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54538161386                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54538161386                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54538161386                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054539                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054539                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054539                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054539                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84854.846312                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84854.846312                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84854.846312                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84854.846312                       # average overall mshr miss latency
system.cpu1.dcache.replacements                630212                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8039797                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8039797                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3027663                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3027663                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 226539723000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 226539723000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11067460                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11067460                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.273564                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.273564                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74823.295393                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74823.295393                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2413926                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2413926                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       613737                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       613737                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  51861568500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  51861568500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055454                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055454                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 84501.290455                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84501.290455                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       551392                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        551392                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       165816                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       165816                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  12241686429                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12241686429                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       717208                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       717208                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.231197                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.231197                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73826.931231                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73826.931231                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       136830                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       136830                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        28986                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28986                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2676592886                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2676592886                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040415                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040415                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 92340.884772                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92340.884772                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30583                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30583                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1645                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1645                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     39294000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     39294000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.051043                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.051043                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23886.930091                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23886.930091                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          466                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          466                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1179                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1179                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15066500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15066500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.036583                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.036583                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12779.050042                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12779.050042                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24740                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24740                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         6013                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6013                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     43323500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     43323500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30753                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30753                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.195526                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.195526                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7204.972559                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7204.972559                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5861                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5861                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     37619500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     37619500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.190583                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.190583                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6418.614571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6418.614571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2039000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2039000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1882000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1882000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1062                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1062                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2951                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2951                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     58579499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     58579499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4013                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4013                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.735360                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.735360                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 19850.728228                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 19850.728228                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2949                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2949                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     55624999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     55624999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.734862                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.734862                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 18862.325873                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 18862.325873                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.994363                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9303193                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           643922                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.447702                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.994363                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.968574                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.968574                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24347217                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24347217                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42497100000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2632024                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           16                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       822332                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2277608                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3675976                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14354                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22516                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36870                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          558                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          558                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144899                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144900                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        178931                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2453109                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           63                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           63                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       327336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2105784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        70341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1915744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1879829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        69174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1834784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8272934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13966336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88768192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3001216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80723328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2984192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79203840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2951424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77298688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348897216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4131843                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27258816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6865111                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.488796                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.745469                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4238921     61.75%     61.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2166305     31.56%     93.30% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 241152      3.51%     96.81% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 167902      2.45%     99.26% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  50831      0.74%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6865111                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5495565003                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         956882385                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37962125                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         934276815                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37488776                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067816428                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164237036                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         974872313                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          38174890                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
