C:/Xilinx/10.1/ISE/verilog/src/glbl.v
C:/Documents and Settings/student/Desktop/lab3/ids_sim/generic_regs.v
N:/K.31/rtf/verilog/src/unisims/FDC.v
N:/K.31/rtf/verilog/src/unisims/VCC.v
C:/Documents and Settings/student/Desktop/lab3/dropfifo.vf
C:/Documents and Settings/student/Desktop/lab3/busmerge.v
C:/Documents and Settings/student/Desktop/lab3/wordmatch.vf
C:/Documents and Settings/student/Desktop/lab3/comparator.vf
N:/K.31/rtf/verilog/src/unisims/FD.v
N:/K.31/rtf/verilog/src/unisims/FDCE.v
C:/Documents and Settings/student/Desktop/lab3/detect7B.vf
C:/Documents and Settings/student/Desktop/lab3/ids_sim/small_fifo.v
C:/Documents and Settings/student/Desktop/lab3/ids_sim/fallthrough_small_fifo_v2.v
C:/Documents and Settings/student/Desktop/lab3/ids_sim/ids_sim.v
