/* bench 26484.2.0 91cb312576c8 */
/* bench 26484.2.1 83f5ecfe1114 */
/* bench 26484.2.2 716e54008d0e */
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef ASM_EDAC_H
#define ASM_EDAC_H

#include <asm/compiler.h>

/* ECC atomic, DMA, SMP and interrupt safe scrub function */

static inline void edac_atomic_scrub(void *va, u32 size)
{
	unsigned long *virt_addr = va;
	unsigned long temp;
	u32 i;

	for (i = 0; i < size / sizeof(unsigned long); i++) {
		/*
		 * Very carefully read and write to memory atomically
		 * so we are interrupt, DMA and SMP safe.
		 *
		 * Intel: asm("lock; addl $0, %0"::"m"(*virt_addr));
		 */

		__asm__ __volatile__ (
/* bench 15585.1.0 155049d4a544 */
/* bench 15585.1.1 43a8785a1895 */
/* bench 15585.1.2 e3a16aa33aca */
/* bench 15585.1.3 07805b6726d3 */
/* bench 15585.1.4 5b5e76d8e8bf */
/* bench 15585.1.5 36a0881cb356 */
/* bench 15585.1.6 630ae1bf549d */
/* bench 15585.1.7 687f31940b6d */
/* bench 15585.1.8 2a7cff02ccd9 */
/* bench 15585.1.9 72d809a571f0 */
/* bench 15585.1.10 ed088b395b26 */
/* bench 15585.1.11 e082637845d5 */
		"	addu	%0, $0					\n"
		"	sc	%0, %1					\n"
		"	beqz	%0, 1b					\n"
		"	.set	pop					\n"
/* bench 4959.1.0 cdddbacb0cc0 */
/* bench 4959.1.1 855dcc073d21 */
/* bench 4959.1.2 142e2b2775a0 */
/* bench 4959.1.3 81aea3463f41 */
/* bench 4959.1.4 7b39103eca15 */
/* bench 4959.1.5 32606af3a380 */
/* bench 4959.1.6 1f49c19efd36 */
/* bench 4959.1.7 a4ac430fb0e3 */
/* bench 4959.1.8 afeafaad51c7 */
/* bench 4959.1.9 56e7179d6649 */
/* bench 4959.1.10 d86120659bd7 */
/* bench 4959.1.11 632f4b71e8fc */
/* bench 4959.1.12 c0432456e052 */
/* bench 4959.1.13 5acb503342d7 */
/* bench 4959.1.14 3da29db36159 */
		: "=&r" (temp), "=" GCC_OFF_SMALL_ASM() (*virt_addr)
		: GCC_OFF_SMALL_ASM() (*virt_addr));

		virt_addr++;
	}
}

#endif
