{
    "Function": "smu_v11_0_get_current_pcie_link_width",
    "astEdges": [
        [
            0,
            19
        ],
        [
            0,
            1
        ],
        [
            0,
            2
        ],
        [
            12,
            14
        ],
        [
            12,
            13
        ],
        [
            6,
            7
        ],
        [
            16,
            17
        ],
        [
            16,
            18
        ],
        [
            8,
            9
        ],
        [
            8,
            12
        ],
        [
            2,
            4
        ],
        [
            2,
            15
        ],
        [
            2,
            3
        ],
        [
            2,
            8
        ],
        [
            9,
            11
        ],
        [
            9,
            10
        ],
        [
            15,
            16
        ],
        [
            4,
            5
        ],
        [
            4,
            6
        ]
    ],
    "candidateNodeList": [
        5,
        7,
        10,
        11,
        13,
        17,
        18
    ],
    "cfgEdges": [
        [
            0,
            6
        ],
        [
            12,
            16
        ],
        [
            6,
            4
        ],
        [
            16,
            15
        ],
        [
            9,
            16
        ],
        [
            9,
            12
        ],
        [
            15,
            19
        ],
        [
            4,
            9
        ]
    ],
    "ddgEdges": [
        [
            0,
            6
        ],
        [
            0,
            15
        ],
        [
            0,
            12
        ],
        [
            0,
            4
        ],
        [
            0,
            9
        ],
        [
            12,
            19
        ],
        [
            6,
            4
        ],
        [
            6,
            19
        ],
        [
            9,
            19
        ],
        [
            9,
            19
        ],
        [
            9,
            19
        ],
        [
            15,
            19
        ],
        [
            4,
            19
        ],
        [
            4,
            9
        ]
    ],
    "ncsEdges": [
        [
            1,
            3
        ],
        [
            3,
            5
        ],
        [
            5,
            7
        ],
        [
            7,
            10
        ],
        [
            10,
            11
        ],
        [
            11,
            13
        ],
        [
            13,
            14
        ],
        [
            14,
            17
        ],
        [
            17,
            18
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "BLOCK",
        "3": "LOCAL",
        "4": "<operator>.assignment",
        "5": "width_level",
        "6": "smu_v11_0_get_current_pcie_link_width_level",
        "7": "smu",
        "8": "CONTROL_STRUCTURE",
        "9": "<operator>.greaterThan",
        "10": "width_level",
        "11": "LINK_WIDTH_MAX",
        "12": "<operator>.assignment",
        "13": "width_level",
        "14": "LITERAL",
        "15": "RETURN",
        "16": "<operator>.indirectIndexAccess",
        "17": "link_width",
        "18": "width_level",
        "19": "METHOD_RETURN"
    }
}