// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Loop_Loop_Row_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fx1_loc_dout,
        fx1_loc_empty_n,
        fx1_loc_read,
        fx2_loc_dout,
        fx2_loc_empty_n,
        fx2_loc_read,
        fy1_loc_dout,
        fy1_loc_empty_n,
        fy1_loc_read,
        fy2_loc_dout,
        fy2_loc_empty_n,
        fy2_loc_read,
        cx1_loc_dout,
        cx1_loc_empty_n,
        cx1_loc_read,
        cx2_loc_dout,
        cx2_loc_empty_n,
        cx2_loc_read,
        cy1_loc_dout,
        cy1_loc_empty_n,
        cy1_loc_read,
        cy2_loc_dout,
        cy2_loc_empty_n,
        cy2_loc_read,
        rows_V,
        cols_V,
        dMap_data_stream_0_V_din,
        dMap_data_stream_0_V_full_n,
        dMap_data_stream_0_V_write,
        PAR_L_RINV_val_0_0_loc_dout,
        PAR_L_RINV_val_0_0_loc_empty_n,
        PAR_L_RINV_val_0_0_loc_read,
        PAR_L_RINV_val_0_1_loc_dout,
        PAR_L_RINV_val_0_1_loc_empty_n,
        PAR_L_RINV_val_0_1_loc_read,
        PAR_L_RINV_val_0_2_loc_dout,
        PAR_L_RINV_val_0_2_loc_empty_n,
        PAR_L_RINV_val_0_2_loc_read,
        PAR_L_RINV_val_1_0_loc_dout,
        PAR_L_RINV_val_1_0_loc_empty_n,
        PAR_L_RINV_val_1_0_loc_read,
        PAR_L_RINV_val_1_1_loc_dout,
        PAR_L_RINV_val_1_1_loc_empty_n,
        PAR_L_RINV_val_1_1_loc_read,
        PAR_L_RINV_val_1_2_loc_dout,
        PAR_L_RINV_val_1_2_loc_empty_n,
        PAR_L_RINV_val_1_2_loc_read,
        PAR_L_RINV_val_2_0_loc_dout,
        PAR_L_RINV_val_2_0_loc_empty_n,
        PAR_L_RINV_val_2_0_loc_read,
        PAR_L_RINV_val_2_1_loc_dout,
        PAR_L_RINV_val_2_1_loc_empty_n,
        PAR_L_RINV_val_2_1_loc_read,
        PAR_L_RINV_val_2_2_loc_dout,
        PAR_L_RINV_val_2_2_loc_empty_n,
        PAR_L_RINV_val_2_2_loc_read,
        PAR_R_RINV_val_0_0_loc_dout,
        PAR_R_RINV_val_0_0_loc_empty_n,
        PAR_R_RINV_val_0_0_loc_read,
        PAR_R_RINV_val_0_1_loc_dout,
        PAR_R_RINV_val_0_1_loc_empty_n,
        PAR_R_RINV_val_0_1_loc_read,
        PAR_R_RINV_val_0_2_loc_dout,
        PAR_R_RINV_val_0_2_loc_empty_n,
        PAR_R_RINV_val_0_2_loc_read,
        PAR_R_RINV_val_1_0_loc_dout,
        PAR_R_RINV_val_1_0_loc_empty_n,
        PAR_R_RINV_val_1_0_loc_read,
        PAR_R_RINV_val_1_1_loc_dout,
        PAR_R_RINV_val_1_1_loc_empty_n,
        PAR_R_RINV_val_1_1_loc_read,
        PAR_R_RINV_val_1_2_loc_dout,
        PAR_R_RINV_val_1_2_loc_empty_n,
        PAR_R_RINV_val_1_2_loc_read,
        PAR_R_RINV_val_2_0_loc_dout,
        PAR_R_RINV_val_2_0_loc_empty_n,
        PAR_R_RINV_val_2_0_loc_read,
        PAR_R_RINV_val_2_1_loc_dout,
        PAR_R_RINV_val_2_1_loc_empty_n,
        PAR_R_RINV_val_2_1_loc_read,
        PAR_R_RINV_val_2_2_loc_dout,
        PAR_R_RINV_val_2_2_loc_empty_n,
        PAR_R_RINV_val_2_2_loc_read,
        leftImage_in_V_address0,
        leftImage_in_V_ce0,
        leftImage_in_V_q0,
        leftImage_in_V_address1,
        leftImage_in_V_ce1,
        leftImage_in_V_q1,
        rightImage_in_V_address0,
        rightImage_in_V_ce0,
        rightImage_in_V_q0,
        rightImage_in_V_address1,
        rightImage_in_V_ce1,
        rightImage_in_V_q1
);

parameter    ap_ST_fsm_state1 = 29'd1;
parameter    ap_ST_fsm_state2 = 29'd2;
parameter    ap_ST_fsm_state3 = 29'd4;
parameter    ap_ST_fsm_state4 = 29'd8;
parameter    ap_ST_fsm_state5 = 29'd16;
parameter    ap_ST_fsm_state6 = 29'd32;
parameter    ap_ST_fsm_state7 = 29'd64;
parameter    ap_ST_fsm_state8 = 29'd128;
parameter    ap_ST_fsm_state9 = 29'd256;
parameter    ap_ST_fsm_state10 = 29'd512;
parameter    ap_ST_fsm_pp0_stage0 = 29'd1024;
parameter    ap_ST_fsm_pp0_stage1 = 29'd2048;
parameter    ap_ST_fsm_pp0_stage2 = 29'd4096;
parameter    ap_ST_fsm_pp0_stage3 = 29'd8192;
parameter    ap_ST_fsm_pp0_stage4 = 29'd16384;
parameter    ap_ST_fsm_pp0_stage5 = 29'd32768;
parameter    ap_ST_fsm_pp0_stage6 = 29'd65536;
parameter    ap_ST_fsm_pp0_stage7 = 29'd131072;
parameter    ap_ST_fsm_pp0_stage8 = 29'd262144;
parameter    ap_ST_fsm_pp0_stage9 = 29'd524288;
parameter    ap_ST_fsm_pp0_stage10 = 29'd1048576;
parameter    ap_ST_fsm_pp0_stage11 = 29'd2097152;
parameter    ap_ST_fsm_pp0_stage12 = 29'd4194304;
parameter    ap_ST_fsm_pp0_stage13 = 29'd8388608;
parameter    ap_ST_fsm_pp0_stage14 = 29'd16777216;
parameter    ap_ST_fsm_pp0_stage15 = 29'd33554432;
parameter    ap_ST_fsm_pp0_stage16 = 29'd67108864;
parameter    ap_ST_fsm_pp0_stage17 = 29'd134217728;
parameter    ap_ST_fsm_state213 = 29'd268435456;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] fx1_loc_dout;
input   fx1_loc_empty_n;
output   fx1_loc_read;
input  [31:0] fx2_loc_dout;
input   fx2_loc_empty_n;
output   fx2_loc_read;
input  [31:0] fy1_loc_dout;
input   fy1_loc_empty_n;
output   fy1_loc_read;
input  [31:0] fy2_loc_dout;
input   fy2_loc_empty_n;
output   fy2_loc_read;
input  [31:0] cx1_loc_dout;
input   cx1_loc_empty_n;
output   cx1_loc_read;
input  [31:0] cx2_loc_dout;
input   cx2_loc_empty_n;
output   cx2_loc_read;
input  [31:0] cy1_loc_dout;
input   cy1_loc_empty_n;
output   cy1_loc_read;
input  [31:0] cy2_loc_dout;
input   cy2_loc_empty_n;
output   cy2_loc_read;
input  [31:0] rows_V;
input  [31:0] cols_V;
output  [7:0] dMap_data_stream_0_V_din;
input   dMap_data_stream_0_V_full_n;
output   dMap_data_stream_0_V_write;
input  [31:0] PAR_L_RINV_val_0_0_loc_dout;
input   PAR_L_RINV_val_0_0_loc_empty_n;
output   PAR_L_RINV_val_0_0_loc_read;
input  [31:0] PAR_L_RINV_val_0_1_loc_dout;
input   PAR_L_RINV_val_0_1_loc_empty_n;
output   PAR_L_RINV_val_0_1_loc_read;
input  [31:0] PAR_L_RINV_val_0_2_loc_dout;
input   PAR_L_RINV_val_0_2_loc_empty_n;
output   PAR_L_RINV_val_0_2_loc_read;
input  [31:0] PAR_L_RINV_val_1_0_loc_dout;
input   PAR_L_RINV_val_1_0_loc_empty_n;
output   PAR_L_RINV_val_1_0_loc_read;
input  [31:0] PAR_L_RINV_val_1_1_loc_dout;
input   PAR_L_RINV_val_1_1_loc_empty_n;
output   PAR_L_RINV_val_1_1_loc_read;
input  [31:0] PAR_L_RINV_val_1_2_loc_dout;
input   PAR_L_RINV_val_1_2_loc_empty_n;
output   PAR_L_RINV_val_1_2_loc_read;
input  [31:0] PAR_L_RINV_val_2_0_loc_dout;
input   PAR_L_RINV_val_2_0_loc_empty_n;
output   PAR_L_RINV_val_2_0_loc_read;
input  [31:0] PAR_L_RINV_val_2_1_loc_dout;
input   PAR_L_RINV_val_2_1_loc_empty_n;
output   PAR_L_RINV_val_2_1_loc_read;
input  [31:0] PAR_L_RINV_val_2_2_loc_dout;
input   PAR_L_RINV_val_2_2_loc_empty_n;
output   PAR_L_RINV_val_2_2_loc_read;
input  [31:0] PAR_R_RINV_val_0_0_loc_dout;
input   PAR_R_RINV_val_0_0_loc_empty_n;
output   PAR_R_RINV_val_0_0_loc_read;
input  [31:0] PAR_R_RINV_val_0_1_loc_dout;
input   PAR_R_RINV_val_0_1_loc_empty_n;
output   PAR_R_RINV_val_0_1_loc_read;
input  [31:0] PAR_R_RINV_val_0_2_loc_dout;
input   PAR_R_RINV_val_0_2_loc_empty_n;
output   PAR_R_RINV_val_0_2_loc_read;
input  [31:0] PAR_R_RINV_val_1_0_loc_dout;
input   PAR_R_RINV_val_1_0_loc_empty_n;
output   PAR_R_RINV_val_1_0_loc_read;
input  [31:0] PAR_R_RINV_val_1_1_loc_dout;
input   PAR_R_RINV_val_1_1_loc_empty_n;
output   PAR_R_RINV_val_1_1_loc_read;
input  [31:0] PAR_R_RINV_val_1_2_loc_dout;
input   PAR_R_RINV_val_1_2_loc_empty_n;
output   PAR_R_RINV_val_1_2_loc_read;
input  [31:0] PAR_R_RINV_val_2_0_loc_dout;
input   PAR_R_RINV_val_2_0_loc_empty_n;
output   PAR_R_RINV_val_2_0_loc_read;
input  [31:0] PAR_R_RINV_val_2_1_loc_dout;
input   PAR_R_RINV_val_2_1_loc_empty_n;
output   PAR_R_RINV_val_2_1_loc_read;
input  [31:0] PAR_R_RINV_val_2_2_loc_dout;
input   PAR_R_RINV_val_2_2_loc_empty_n;
output   PAR_R_RINV_val_2_2_loc_read;
output  [16:0] leftImage_in_V_address0;
output   leftImage_in_V_ce0;
input  [7:0] leftImage_in_V_q0;
output  [16:0] leftImage_in_V_address1;
output   leftImage_in_V_ce1;
input  [7:0] leftImage_in_V_q1;
output  [16:0] rightImage_in_V_address0;
output   rightImage_in_V_ce0;
input  [7:0] rightImage_in_V_q0;
output  [16:0] rightImage_in_V_address1;
output   rightImage_in_V_ce1;
input  [7:0] rightImage_in_V_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fx1_loc_read;
reg fx2_loc_read;
reg fy1_loc_read;
reg fy2_loc_read;
reg cx1_loc_read;
reg cx2_loc_read;
reg cy1_loc_read;
reg cy2_loc_read;
reg dMap_data_stream_0_V_write;
reg PAR_L_RINV_val_0_0_loc_read;
reg PAR_L_RINV_val_0_1_loc_read;
reg PAR_L_RINV_val_0_2_loc_read;
reg PAR_L_RINV_val_1_0_loc_read;
reg PAR_L_RINV_val_1_1_loc_read;
reg PAR_L_RINV_val_1_2_loc_read;
reg PAR_L_RINV_val_2_0_loc_read;
reg PAR_L_RINV_val_2_1_loc_read;
reg PAR_L_RINV_val_2_2_loc_read;
reg PAR_R_RINV_val_0_0_loc_read;
reg PAR_R_RINV_val_0_1_loc_read;
reg PAR_R_RINV_val_0_2_loc_read;
reg PAR_R_RINV_val_1_0_loc_read;
reg PAR_R_RINV_val_1_1_loc_read;
reg PAR_R_RINV_val_1_2_loc_read;
reg PAR_R_RINV_val_2_0_loc_read;
reg PAR_R_RINV_val_2_1_loc_read;
reg PAR_R_RINV_val_2_2_loc_read;
reg[16:0] leftImage_in_V_address0;
reg leftImage_in_V_ce0;
reg[16:0] leftImage_in_V_address1;
reg leftImage_in_V_ce1;
reg[16:0] rightImage_in_V_address0;
reg rightImage_in_V_ce0;
reg[16:0] rightImage_in_V_address1;
reg rightImage_in_V_ce1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [28:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8:0] cost_d_temp_right_V_15;
reg   [8:0] cost_d_temp_right_V_14;
reg   [8:0] cost_d_temp_right_V_13;
reg   [8:0] cost_d_temp_right_V_12;
reg   [8:0] cost_d_temp_right_V_11;
reg   [8:0] cost_d_temp_right_V_10;
reg   [8:0] cost_d_temp_right_V_9;
reg   [8:0] cost_d_temp_right_V_8;
reg   [8:0] cost_d_temp_right_V_7;
reg   [8:0] cost_d_temp_right_V_6;
reg   [8:0] cost_d_temp_right_V_5;
reg   [8:0] cost_d_temp_right_V_4;
reg   [8:0] cost_d_temp_right_V_3;
reg   [8:0] cost_d_temp_right_V_2;
reg   [8:0] cost_d_temp_right_V_1;
reg   [8:0] cost_d_temp_right_V_s;
reg   [7:0] pixel_values_right_V_14;
reg   [7:0] pixel_values_right_V_13;
reg   [7:0] pixel_values_right_V_12;
reg   [7:0] pixel_values_right_V_11;
reg   [7:0] pixel_values_right_V_10;
reg   [7:0] pixel_values_right_V_9;
reg   [7:0] pixel_values_right_V_8;
reg   [7:0] pixel_values_right_V_7;
reg   [7:0] pixel_values_right_V_6;
reg   [7:0] pixel_values_right_V_5;
reg   [7:0] pixel_values_right_V_4;
reg   [7:0] pixel_values_right_V_3;
reg   [7:0] pixel_values_right_V_2;
reg   [7:0] pixel_values_right_V_1;
reg   [7:0] pixel_values_right_V;
reg   [7:0] exponentials_V_address0;
reg    exponentials_V_ce0;
wire   [9:0] exponentials_V_q0;
reg    fx1_loc_blk_n;
reg    fx2_loc_blk_n;
reg    fy1_loc_blk_n;
reg    fy2_loc_blk_n;
reg    cx1_loc_blk_n;
reg    cx2_loc_blk_n;
reg    cy1_loc_blk_n;
reg    cy2_loc_blk_n;
reg    dMap_data_stream_0_V_blk_n;
wire    ap_CS_fsm_pp0_stage3;
reg    ap_enable_reg_pp0_iter11;
wire    ap_block_pp0_stage3;
reg   [0:0] exitcond_flatten_reg_7533;
reg   [0:0] exitcond_flatten_reg_7533_pp0_iter11_reg;
reg    PAR_L_RINV_val_0_0_loc_blk_n;
reg    PAR_L_RINV_val_0_1_loc_blk_n;
reg    PAR_L_RINV_val_0_2_loc_blk_n;
reg    PAR_L_RINV_val_1_0_loc_blk_n;
reg    PAR_L_RINV_val_1_1_loc_blk_n;
reg    PAR_L_RINV_val_1_2_loc_blk_n;
reg    PAR_L_RINV_val_2_0_loc_blk_n;
reg    PAR_L_RINV_val_2_1_loc_blk_n;
reg    PAR_L_RINV_val_2_2_loc_blk_n;
reg    PAR_R_RINV_val_0_0_loc_blk_n;
reg    PAR_R_RINV_val_0_1_loc_blk_n;
reg    PAR_R_RINV_val_0_2_loc_blk_n;
reg    PAR_R_RINV_val_1_0_loc_blk_n;
reg    PAR_R_RINV_val_1_1_loc_blk_n;
reg    PAR_R_RINV_val_1_2_loc_blk_n;
reg    PAR_R_RINV_val_2_0_loc_blk_n;
reg    PAR_R_RINV_val_2_1_loc_blk_n;
reg    PAR_R_RINV_val_2_2_loc_blk_n;
reg   [63:0] indvar_flatten_reg_1343;
reg   [31:0] i_op_assign_s_reg_1355;
reg   [31:0] i_op_assign_1_reg_1367;
reg   [17:0] p_0914_1_i_i_reg_1378;
reg   [17:0] p_0820_1_i_i_reg_1390;
reg   [17:0] p_0914_4_1_i_i_reg_1436;
reg   [17:0] p_0820_4_1_i_i_reg_1447;
reg   [10:0] p_01063_2_1_i_i_reg_1458;
reg   [17:0] p_0914_4_2_i_i_reg_1480;
reg   [17:0] p_0820_4_2_i_i_reg_1491;
reg   [17:0] p_0820_4_3_i_i_reg_1523;
reg   [17:0] p_0820_4_4_i_i_reg_1566;
reg   [17:0] p_0914_4_6_i_i_reg_1653;
reg   [17:0] p_0820_4_6_i_i_reg_1664;
reg   [10:0] p_01063_2_6_i_i_reg_1675;
reg   [17:0] p_0914_4_7_i_i_reg_1697;
reg   [17:0] p_0820_4_7_i_i_reg_1708;
reg   [17:0] p_0820_4_8_i_i_reg_1740;
reg   [17:0] p_0820_4_9_i_i_reg_1783;
reg   [17:0] p_0914_4_10_i_i_reg_1871;
reg   [17:0] p_0820_4_10_i_i_reg_1882;
reg   [10:0] p_01063_2_10_i_i_reg_1893;
reg   [17:0] p_0914_4_11_i_i_reg_1915;
reg   [17:0] p_0820_4_11_i_i_reg_1926;
reg   [17:0] p_0820_4_12_i_i_reg_1959;
reg   [17:0] p_0914_4_13_i_i_reg_2002;
reg   [17:0] p_0820_4_13_i_i_reg_2013;
wire   [31:0] grp_fu_2086_p2;
reg   [31:0] reg_2294;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_pp0_stage11;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state22_pp0_stage11_iter0;
wire    ap_block_state40_pp0_stage11_iter1;
wire    ap_block_state58_pp0_stage11_iter2;
wire    ap_block_state76_pp0_stage11_iter3;
wire    ap_block_state94_pp0_stage11_iter4;
wire    ap_block_state112_pp0_stage11_iter5;
wire    ap_block_state130_pp0_stage11_iter6;
wire    ap_block_state148_pp0_stage11_iter7;
wire    ap_block_state166_pp0_stage11_iter8;
wire    ap_block_state184_pp0_stage11_iter9;
wire    ap_block_state202_pp0_stage11_iter10;
wire    ap_block_pp0_stage11_11001;
wire   [31:0] grp_fu_2090_p2;
reg   [31:0] reg_2300;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_state12_pp0_stage1_iter0;
wire    ap_block_state30_pp0_stage1_iter1;
wire    ap_block_state48_pp0_stage1_iter2;
wire    ap_block_state66_pp0_stage1_iter3;
wire    ap_block_state84_pp0_stage1_iter4;
wire    ap_block_state102_pp0_stage1_iter5;
wire    ap_block_state120_pp0_stage1_iter6;
wire    ap_block_state138_pp0_stage1_iter7;
wire    ap_block_state156_pp0_stage1_iter8;
wire    ap_block_state174_pp0_stage1_iter9;
wire    ap_block_state192_pp0_stage1_iter10;
wire    ap_block_state210_pp0_stage1_iter11;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] exitcond_flatten_reg_7533_pp0_iter2_reg;
wire    ap_CS_fsm_pp0_stage12;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_state23_pp0_stage12_iter0;
wire    ap_block_state41_pp0_stage12_iter1;
wire    ap_block_state59_pp0_stage12_iter2;
wire    ap_block_state77_pp0_stage12_iter3;
wire    ap_block_state95_pp0_stage12_iter4;
wire    ap_block_state113_pp0_stage12_iter5;
wire    ap_block_state131_pp0_stage12_iter6;
wire    ap_block_state149_pp0_stage12_iter7;
wire    ap_block_state167_pp0_stage12_iter8;
wire    ap_block_state185_pp0_stage12_iter9;
wire    ap_block_state203_pp0_stage12_iter10;
wire    ap_block_pp0_stage12_11001;
reg   [0:0] exitcond_flatten_reg_7533_pp0_iter4_reg;
wire   [31:0] grp_fu_2094_p2;
reg   [31:0] reg_2307;
wire    ap_CS_fsm_pp0_stage8;
reg    ap_enable_reg_pp0_iter5;
wire    ap_block_state19_pp0_stage8_iter0;
wire    ap_block_state37_pp0_stage8_iter1;
wire    ap_block_state55_pp0_stage8_iter2;
wire    ap_block_state73_pp0_stage8_iter3;
wire    ap_block_state91_pp0_stage8_iter4;
wire    ap_block_state109_pp0_stage8_iter5;
wire    ap_block_state127_pp0_stage8_iter6;
wire    ap_block_state145_pp0_stage8_iter7;
wire    ap_block_state163_pp0_stage8_iter8;
wire    ap_block_state181_pp0_stage8_iter9;
wire    ap_block_state199_pp0_stage8_iter10;
wire    ap_block_pp0_stage8_11001;
reg   [0:0] exitcond_flatten_reg_7533_pp0_iter5_reg;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state24_pp0_stage13_iter0;
wire    ap_block_state42_pp0_stage13_iter1;
wire    ap_block_state60_pp0_stage13_iter2;
wire    ap_block_state78_pp0_stage13_iter3;
wire    ap_block_state96_pp0_stage13_iter4;
wire    ap_block_state114_pp0_stage13_iter5;
wire    ap_block_state132_pp0_stage13_iter6;
wire    ap_block_state150_pp0_stage13_iter7;
wire    ap_block_state168_pp0_stage13_iter8;
wire    ap_block_state186_pp0_stage13_iter9;
wire    ap_block_state204_pp0_stage13_iter10;
wire    ap_block_pp0_stage13_11001;
wire   [31:0] grp_fu_2098_p2;
reg   [31:0] reg_2314;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state18_pp0_stage7_iter0;
wire    ap_block_state36_pp0_stage7_iter1;
wire    ap_block_state54_pp0_stage7_iter2;
wire    ap_block_state72_pp0_stage7_iter3;
wire    ap_block_state90_pp0_stage7_iter4;
wire    ap_block_state108_pp0_stage7_iter5;
wire    ap_block_state126_pp0_stage7_iter6;
wire    ap_block_state144_pp0_stage7_iter7;
wire    ap_block_state162_pp0_stage7_iter8;
wire    ap_block_state180_pp0_stage7_iter9;
wire    ap_block_state198_pp0_stage7_iter10;
wire    ap_block_pp0_stage7_11001;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] exitcond_flatten_reg_7533_pp0_iter6_reg;
reg   [0:0] or_cond83_demorgan_reg_7877;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state27_pp0_stage16_iter0;
wire    ap_block_state45_pp0_stage16_iter1;
wire    ap_block_state63_pp0_stage16_iter2;
wire    ap_block_state81_pp0_stage16_iter3;
wire    ap_block_state99_pp0_stage16_iter4;
wire    ap_block_state117_pp0_stage16_iter5;
wire    ap_block_state135_pp0_stage16_iter6;
wire    ap_block_state153_pp0_stage16_iter7;
wire    ap_block_state171_pp0_stage16_iter8;
wire    ap_block_state189_pp0_stage16_iter9;
wire    ap_block_state207_pp0_stage16_iter10;
wire    ap_block_pp0_stage16_11001;
reg   [0:0] or_cond84_demorgan_reg_7953;
wire   [31:0] grp_fu_2105_p2;
reg   [31:0] reg_2322;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] exitcond_flatten_reg_7533_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state13_pp0_stage2_iter0;
wire    ap_block_state31_pp0_stage2_iter1;
wire    ap_block_state49_pp0_stage2_iter2;
wire    ap_block_state67_pp0_stage2_iter3;
wire    ap_block_state85_pp0_stage2_iter4;
wire    ap_block_state103_pp0_stage2_iter5;
wire    ap_block_state121_pp0_stage2_iter6;
wire    ap_block_state139_pp0_stage2_iter7;
wire    ap_block_state157_pp0_stage2_iter8;
wire    ap_block_state175_pp0_stage2_iter9;
wire    ap_block_state193_pp0_stage2_iter10;
wire    ap_block_state211_pp0_stage2_iter11;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] grp_fu_2110_p2;
reg   [31:0] reg_2328;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] exitcond_flatten_reg_7533_pp0_iter3_reg;
wire   [31:0] grp_fu_2115_p2;
reg   [31:0] reg_2334;
wire    ap_CS_fsm_pp0_stage6;
reg    ap_enable_reg_pp0_iter7;
wire    ap_block_state17_pp0_stage6_iter0;
wire    ap_block_state35_pp0_stage6_iter1;
wire    ap_block_state53_pp0_stage6_iter2;
wire    ap_block_state71_pp0_stage6_iter3;
wire    ap_block_state89_pp0_stage6_iter4;
wire    ap_block_state107_pp0_stage6_iter5;
wire    ap_block_state125_pp0_stage6_iter6;
wire    ap_block_state143_pp0_stage6_iter7;
wire    ap_block_state161_pp0_stage6_iter8;
wire    ap_block_state179_pp0_stage6_iter9;
wire    ap_block_state197_pp0_stage6_iter10;
wire    ap_block_pp0_stage6_11001;
reg   [0:0] exitcond_flatten_reg_7533_pp0_iter7_reg;
wire   [31:0] grp_fu_2120_p2;
reg   [31:0] reg_2341;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] exitcond_flatten_reg_7533_pp0_iter8_reg;
reg   [0:0] or_cond84_demorgan_reg_7953_pp0_iter7_reg;
reg   [31:0] reg_2348;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state25_pp0_stage14_iter0;
wire    ap_block_state43_pp0_stage14_iter1;
wire    ap_block_state61_pp0_stage14_iter2;
wire    ap_block_state79_pp0_stage14_iter3;
wire    ap_block_state97_pp0_stage14_iter4;
wire    ap_block_state115_pp0_stage14_iter5;
wire    ap_block_state133_pp0_stage14_iter6;
wire    ap_block_state151_pp0_stage14_iter7;
wire    ap_block_state169_pp0_stage14_iter8;
wire    ap_block_state187_pp0_stage14_iter9;
wire    ap_block_state205_pp0_stage14_iter10;
wire    ap_block_pp0_stage14_11001;
wire    ap_block_state14_pp0_stage3_iter0;
wire    ap_block_state32_pp0_stage3_iter1;
wire    ap_block_state50_pp0_stage3_iter2;
wire    ap_block_state68_pp0_stage3_iter3;
wire    ap_block_state86_pp0_stage3_iter4;
wire    ap_block_state104_pp0_stage3_iter5;
wire    ap_block_state122_pp0_stage3_iter6;
wire    ap_block_state140_pp0_stage3_iter7;
wire    ap_block_state158_pp0_stage3_iter8;
wire    ap_block_state176_pp0_stage3_iter9;
wire    ap_block_state194_pp0_stage3_iter10;
reg    ap_block_state212_pp0_stage3_iter11;
reg    ap_block_pp0_stage3_11001;
reg   [31:0] reg_2355;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state15_pp0_stage4_iter0;
wire    ap_block_state33_pp0_stage4_iter1;
wire    ap_block_state51_pp0_stage4_iter2;
wire    ap_block_state69_pp0_stage4_iter3;
wire    ap_block_state87_pp0_stage4_iter4;
wire    ap_block_state105_pp0_stage4_iter5;
wire    ap_block_state123_pp0_stage4_iter6;
wire    ap_block_state141_pp0_stage4_iter7;
wire    ap_block_state159_pp0_stage4_iter8;
wire    ap_block_state177_pp0_stage4_iter9;
wire    ap_block_state195_pp0_stage4_iter10;
wire    ap_block_pp0_stage4_11001;
reg   [31:0] reg_2361;
reg   [31:0] reg_2367;
reg   [31:0] reg_2373;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state26_pp0_stage15_iter0;
wire    ap_block_state44_pp0_stage15_iter1;
wire    ap_block_state62_pp0_stage15_iter2;
wire    ap_block_state80_pp0_stage15_iter3;
wire    ap_block_state98_pp0_stage15_iter4;
wire    ap_block_state116_pp0_stage15_iter5;
wire    ap_block_state134_pp0_stage15_iter6;
wire    ap_block_state152_pp0_stage15_iter7;
wire    ap_block_state170_pp0_stage15_iter8;
wire    ap_block_state188_pp0_stage15_iter9;
wire    ap_block_state206_pp0_stage15_iter10;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state20_pp0_stage9_iter0;
wire    ap_block_state38_pp0_stage9_iter1;
wire    ap_block_state56_pp0_stage9_iter2;
wire    ap_block_state74_pp0_stage9_iter3;
wire    ap_block_state92_pp0_stage9_iter4;
wire    ap_block_state110_pp0_stage9_iter5;
wire    ap_block_state128_pp0_stage9_iter6;
wire    ap_block_state146_pp0_stage9_iter7;
wire    ap_block_state164_pp0_stage9_iter8;
wire    ap_block_state182_pp0_stage9_iter9;
wire    ap_block_state200_pp0_stage9_iter10;
wire    ap_block_pp0_stage9_11001;
reg   [31:0] reg_2379;
reg   [31:0] reg_2385;
reg   [31:0] reg_2391;
reg   [31:0] reg_2397;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state21_pp0_stage10_iter0;
wire    ap_block_state39_pp0_stage10_iter1;
wire    ap_block_state57_pp0_stage10_iter2;
wire    ap_block_state75_pp0_stage10_iter3;
wire    ap_block_state93_pp0_stage10_iter4;
wire    ap_block_state111_pp0_stage10_iter5;
wire    ap_block_state129_pp0_stage10_iter6;
wire    ap_block_state147_pp0_stage10_iter7;
wire    ap_block_state165_pp0_stage10_iter8;
wire    ap_block_state183_pp0_stage10_iter9;
wire    ap_block_state201_pp0_stage10_iter10;
wire    ap_block_pp0_stage10_11001;
reg   [31:0] reg_2404;
reg   [31:0] reg_2410;
reg   [31:0] reg_2416;
reg   [31:0] reg_2422;
reg   [31:0] reg_2429;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state28_pp0_stage17_iter0;
wire    ap_block_state46_pp0_stage17_iter1;
wire    ap_block_state64_pp0_stage17_iter2;
wire    ap_block_state82_pp0_stage17_iter3;
wire    ap_block_state100_pp0_stage17_iter4;
wire    ap_block_state118_pp0_stage17_iter5;
wire    ap_block_state136_pp0_stage17_iter6;
wire    ap_block_state154_pp0_stage17_iter7;
wire    ap_block_state172_pp0_stage17_iter8;
wire    ap_block_state190_pp0_stage17_iter9;
wire    ap_block_state208_pp0_stage17_iter10;
wire    ap_block_pp0_stage17_11001;
reg   [0:0] or_cond83_demorgan_reg_7877_pp0_iter7_reg;
reg   [31:0] reg_2436;
reg   [31:0] reg_2442;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state11_pp0_stage0_iter0;
wire    ap_block_state29_pp0_stage0_iter1;
wire    ap_block_state47_pp0_stage0_iter2;
wire    ap_block_state65_pp0_stage0_iter3;
wire    ap_block_state83_pp0_stage0_iter4;
wire    ap_block_state101_pp0_stage0_iter5;
wire    ap_block_state119_pp0_stage0_iter6;
wire    ap_block_state137_pp0_stage0_iter7;
wire    ap_block_state155_pp0_stage0_iter8;
wire    ap_block_state173_pp0_stage0_iter9;
wire    ap_block_state191_pp0_stage0_iter10;
wire    ap_block_state209_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_2448;
reg   [31:0] reg_2454;
reg   [31:0] reg_2460;
reg   [31:0] reg_2466;
wire    ap_CS_fsm_pp0_stage5;
reg    ap_enable_reg_pp0_iter9;
wire    ap_block_state16_pp0_stage5_iter0;
wire    ap_block_state34_pp0_stage5_iter1;
wire    ap_block_state52_pp0_stage5_iter2;
wire    ap_block_state70_pp0_stage5_iter3;
wire    ap_block_state88_pp0_stage5_iter4;
wire    ap_block_state106_pp0_stage5_iter5;
wire    ap_block_state124_pp0_stage5_iter6;
wire    ap_block_state142_pp0_stage5_iter7;
wire    ap_block_state160_pp0_stage5_iter8;
wire    ap_block_state178_pp0_stage5_iter9;
wire    ap_block_state196_pp0_stage5_iter10;
wire    ap_block_pp0_stage5_11001;
reg   [0:0] exitcond_flatten_reg_7533_pp0_iter9_reg;
reg   [0:0] or_cond84_demorgan_reg_7953_pp0_iter8_reg;
reg   [31:0] reg_2473;
reg   [31:0] reg_2479;
reg   [31:0] reg_2485;
reg   [31:0] reg_2492;
reg   [31:0] reg_2498;
wire   [63:0] grp_fu_2151_p1;
reg   [63:0] reg_2504;
wire   [31:0] grp_floor_fu_2079_ap_return;
reg   [31:0] reg_2509;
reg   [31:0] reg_2515;
reg   [31:0] reg_2521;
reg   [7:0] reg_2527;
reg   [31:0] reg_2531;
reg   [0:0] or_cond84_demorgan_reg_7953_pp0_iter9_reg;
reg   [31:0] reg_2537;
reg   [0:0] or_cond83_demorgan_reg_7877_pp0_iter8_reg;
reg   [7:0] reg_2542;
wire   [31:0] grp_fu_2145_p1;
reg   [31:0] reg_2546;
reg   [31:0] reg_2552;
reg   [31:0] fx1_loc_read_reg_7303;
reg    ap_block_state1;
reg   [31:0] fx2_loc_read_reg_7309;
reg   [31:0] fy1_loc_read_reg_7315;
reg   [31:0] fy2_loc_read_reg_7321;
reg   [31:0] cx1_loc_read_reg_7327;
reg   [31:0] cx2_loc_read_reg_7333;
reg   [31:0] cy1_loc_read_reg_7339;
reg   [31:0] cy2_loc_read_reg_7345;
reg   [31:0] PAR_L_RINV_val_0_0_s_reg_7351;
reg   [31:0] PAR_L_RINV_val_0_1_s_reg_7356;
reg   [31:0] PAR_L_RINV_val_0_2_s_reg_7361;
reg   [31:0] PAR_L_RINV_val_1_0_s_reg_7366;
reg   [31:0] PAR_L_RINV_val_1_1_s_reg_7371;
reg   [31:0] PAR_L_RINV_val_1_2_s_reg_7376;
reg   [31:0] PAR_L_RINV_val_2_0_s_reg_7381;
reg   [31:0] PAR_L_RINV_val_2_1_s_reg_7386;
reg   [31:0] PAR_L_RINV_val_2_2_s_reg_7391;
reg   [31:0] PAR_R_RINV_val_0_0_s_reg_7396;
reg   [31:0] PAR_R_RINV_val_0_1_s_reg_7401;
reg   [31:0] PAR_R_RINV_val_0_2_s_reg_7406;
reg   [31:0] PAR_R_RINV_val_1_0_s_reg_7411;
reg   [31:0] PAR_R_RINV_val_1_1_s_reg_7416;
reg   [31:0] PAR_R_RINV_val_1_2_s_reg_7421;
reg   [31:0] PAR_R_RINV_val_2_0_s_reg_7426;
reg   [31:0] PAR_R_RINV_val_2_1_s_reg_7431;
reg   [31:0] PAR_R_RINV_val_2_2_s_reg_7436;
wire    ap_CS_fsm_state4;
wire   [63:0] grp_fu_2163_p1;
wire    ap_CS_fsm_state9;
wire   [63:0] grp_fu_2167_p1;
reg   [31:0] fx_reg_7467;
wire    ap_CS_fsm_state10;
reg   [31:0] fy_reg_7472;
reg   [31:0] cx_reg_7477;
reg   [31:0] cy_reg_7482;
wire   [32:0] ret_V_fu_2561_p2;
wire   [63:0] tmp_124_i_i_to_int1_fu_2567_p1;
wire   [0:0] notrhs3_fu_2574_p2;
wire   [63:0] tmp_132_i_i_to_int1_fu_2580_p1;
wire   [0:0] notrhs5_fu_2587_p2;
wire   [63:0] bound_fu_2599_p2;
wire   [0:0] exitcond_flatten_fu_2605_p2;
reg   [0:0] exitcond_flatten_reg_7533_pp0_iter10_reg;
wire   [31:0] row_fu_2610_p2;
reg   [31:0] row_reg_7537;
wire   [0:0] exitcond8_i_i_fu_2616_p2;
reg   [0:0] exitcond8_i_i_reg_7542;
wire  signed [31:0] i_op_assign_29_mid2_fu_2621_p3;
reg  signed [31:0] i_op_assign_29_mid2_reg_7547;
reg  signed [31:0] i_op_assign_29_mid2_reg_7547_pp0_iter1_reg;
reg  signed [31:0] i_op_assign_29_mid2_reg_7547_pp0_iter2_reg;
reg  signed [31:0] i_op_assign_29_mid2_reg_7547_pp0_iter3_reg;
reg  signed [31:0] i_op_assign_29_mid2_reg_7547_pp0_iter4_reg;
reg  signed [31:0] i_op_assign_29_mid2_reg_7547_pp0_iter5_reg;
reg  signed [31:0] i_op_assign_29_mid2_reg_7547_pp0_iter6_reg;
reg  signed [31:0] i_op_assign_29_mid2_reg_7547_pp0_iter7_reg;
reg  signed [31:0] i_op_assign_29_mid2_reg_7547_pp0_iter8_reg;
reg  signed [31:0] i_op_assign_29_mid2_reg_7547_pp0_iter9_reg;
reg  signed [31:0] i_op_assign_29_mid2_reg_7547_pp0_iter10_reg;
wire   [0:0] tmp_30_i_i_mid2_fu_2641_p3;
reg   [0:0] tmp_30_i_i_mid2_reg_7576;
reg   [0:0] tmp_30_i_i_mid2_reg_7576_pp0_iter1_reg;
reg   [0:0] tmp_30_i_i_mid2_reg_7576_pp0_iter2_reg;
reg   [0:0] tmp_30_i_i_mid2_reg_7576_pp0_iter3_reg;
reg   [0:0] tmp_30_i_i_mid2_reg_7576_pp0_iter4_reg;
reg   [0:0] tmp_30_i_i_mid2_reg_7576_pp0_iter5_reg;
reg   [0:0] tmp_30_i_i_mid2_reg_7576_pp0_iter6_reg;
reg   [0:0] tmp_30_i_i_mid2_reg_7576_pp0_iter7_reg;
reg   [0:0] tmp_30_i_i_mid2_reg_7576_pp0_iter8_reg;
reg   [0:0] tmp_30_i_i_mid2_reg_7576_pp0_iter9_reg;
reg   [0:0] tmp_30_i_i_mid2_reg_7576_pp0_iter10_reg;
wire   [0:0] tmp_11_fu_2664_p2;
wire   [0:0] tmp_20_fu_2684_p2;
wire   [0:0] tmp_240_i_i_fu_2693_p2;
reg   [0:0] tmp_240_i_i_reg_7608;
reg   [0:0] tmp_240_i_i_reg_7608_pp0_iter1_reg;
reg   [0:0] tmp_240_i_i_reg_7608_pp0_iter2_reg;
reg   [0:0] tmp_240_i_i_reg_7608_pp0_iter3_reg;
reg   [0:0] tmp_240_i_i_reg_7608_pp0_iter4_reg;
reg   [0:0] tmp_240_i_i_reg_7608_pp0_iter5_reg;
reg   [0:0] tmp_240_i_i_reg_7608_pp0_iter6_reg;
reg   [0:0] tmp_240_i_i_reg_7608_pp0_iter7_reg;
reg   [0:0] tmp_240_i_i_reg_7608_pp0_iter8_reg;
wire   [31:0] tmp_39_i_i_mid2_v_v_s_fu_2698_p3;
reg   [31:0] tmp_39_i_i_mid2_v_v_s_reg_7612;
wire   [31:0] grp_fu_2148_p1;
reg   [31:0] tmp_39_i_i_mid2_v_v_1_reg_7618;
reg   [31:0] tmp_35_i_i_reg_7623;
reg   [31:0] tmp_36_i_i_reg_7628;
wire   [63:0] indvar_flatten_next_fu_2705_p2;
reg   [63:0] indvar_flatten_next_reg_7633;
wire  signed [31:0] grp_fu_2171_p2;
reg  signed [31:0] col_reg_7638;
reg  signed [31:0] col_reg_7638_pp0_iter1_reg;
reg  signed [31:0] col_reg_7638_pp0_iter2_reg;
reg  signed [31:0] col_reg_7638_pp0_iter3_reg;
reg  signed [31:0] col_reg_7638_pp0_iter4_reg;
reg  signed [31:0] col_reg_7638_pp0_iter5_reg;
reg  signed [31:0] col_reg_7638_pp0_iter6_reg;
reg  signed [31:0] col_reg_7638_pp0_iter7_reg;
reg  signed [31:0] col_reg_7638_pp0_iter8_reg;
wire   [31:0] grp_fu_2141_p2;
reg   [31:0] tmp_39_i_i_mid2_v_reg_7644;
reg   [31:0] tmp_37_i_i_reg_7652;
reg   [31:0] tmp_42_i_i_reg_7659;
reg   [31:0] tmp_46_i_i_reg_7664;
reg   [31:0] tmp_50_i_i_reg_7669;
reg   [31:0] tmp_54_i_i_reg_7674;
reg   [31:0] tmp_58_i_i_reg_7679;
reg   [31:0] tmp_62_i_i_reg_7684;
reg   [31:0] y1_reg_7689;
reg   [31:0] y1_reg_7689_pp0_iter4_reg;
reg   [31:0] x1_reg_7697;
reg   [31:0] x1_reg_7697_pp0_iter4_reg;
reg   [31:0] y2_reg_7707;
reg   [31:0] y2_reg_7707_pp0_iter4_reg;
reg   [31:0] x2_reg_7716;
reg   [31:0] x2_reg_7716_pp0_iter4_reg;
reg   [31:0] r1_reg_7726;
reg   [31:0] r2_reg_7738;
reg   [31:0] tmp_78_i_i_reg_7750;
reg   [31:0] tmp_78_i_i_reg_7750_pp0_iter4_reg;
reg   [31:0] tmp_86_i_i_reg_7755;
reg   [31:0] tmp_86_i_i_reg_7755_pp0_iter4_reg;
reg   [31:0] tmp_103_i_i_reg_7760;
reg   [31:0] tmp_103_i_i_reg_7760_pp0_iter4_reg;
reg   [31:0] tmp_111_i_i_reg_7765;
reg   [31:0] tmp_111_i_i_reg_7765_pp0_iter4_reg;
reg   [31:0] tmp_115_i_i_reg_7770;
reg   [31:0] tmp_68_i_i_reg_7775;
reg   [31:0] tmp_91_i_i_reg_7780;
reg   [31:0] tmp_91_i_i_reg_7780_pp0_iter5_reg;
reg   [31:0] tmp_83_i_i_reg_7785;
reg   [31:0] tmp_108_i_i_reg_7790;
reg   [31:0] tmp_108_i_i_reg_7790_pp0_iter5_reg;
reg   [31:0] tmp_116_i_i_reg_7795;
reg   [31:0] tmp_116_i_i_reg_7795_pp0_iter5_reg;
reg   [31:0] tmp_99_i_i_reg_7800;
reg   [31:0] tmp_84_i_i_reg_7805;
reg   [31:0] tmp_79_i_i_reg_7810;
reg   [31:0] xxx1_reg_7815;
reg   [31:0] yyy1_reg_7826;
wire   [0:0] grp_fu_2154_p2;
reg   [0:0] tmp_7_reg_7837;
wire   [0:0] notlhs2_fu_2810_p2;
reg   [0:0] notlhs2_reg_7842;
wire   [0:0] notrhs2_fu_2816_p2;
reg   [0:0] notrhs2_reg_7847;
wire   [0:0] grp_fu_2159_p2;
reg   [0:0] tmp_13_reg_7852;
wire   [0:0] tmp237_demorgan_fu_2822_p2;
reg   [0:0] tmp237_demorgan_reg_7857;
wire   [0:0] tmp_23_fu_2869_p2;
reg   [0:0] tmp_23_reg_7862;
reg   [31:0] xxx2_reg_7867;
wire   [0:0] or_cond83_demorgan_fu_2894_p2;
reg   [31:0] yyy2_reg_7881;
reg   [0:0] tmp_39_reg_7892;
wire   [0:0] notlhs8_fu_2998_p2;
reg   [0:0] notlhs8_reg_7897;
wire   [0:0] notrhs8_fu_3004_p2;
reg   [0:0] notrhs8_reg_7902;
reg   [0:0] tmp_48_reg_7907;
wire   [0:0] tmp235_demorgan_fu_3010_p2;
reg   [0:0] tmp235_demorgan_reg_7912;
reg   [0:0] p_Result_s_reg_7917;
wire   [22:0] tmp_V_4_fu_3038_p1;
reg   [22:0] tmp_V_4_reg_7922;
wire   [0:0] isNeg_fu_3052_p3;
reg   [0:0] isNeg_reg_7927;
wire  signed [8:0] ush_fu_3070_p3;
reg  signed [8:0] ush_reg_7932;
wire   [0:0] tmp_54_fu_3119_p2;
reg   [0:0] tmp_54_reg_7938;
wire  signed [17:0] tmp_65_fu_3202_p1;
reg  signed [17:0] tmp_65_reg_7943;
wire  signed [17:0] tmp_81_fu_3206_p1;
reg  signed [17:0] tmp_81_reg_7948;
wire   [0:0] or_cond84_demorgan_fu_3229_p2;
wire  signed [17:0] tmp_27_fu_7098_p2;
reg  signed [17:0] tmp_27_reg_7957;
reg   [0:0] p_Result_9_reg_7963;
wire   [31:0] p_Val2_32_fu_3356_p3;
reg   [31:0] p_Val2_32_reg_7968;
wire  signed [17:0] grp_fu_7103_p3;
reg  signed [17:0] tmp_32_reg_7974;
(* use_dsp48 = "no" *) wire   [17:0] tmp_35_fu_3409_p2;
reg   [17:0] tmp_35_reg_7990;
(* use_dsp48 = "no" *) wire   [17:0] tmp_37_fu_3414_p2;
reg   [17:0] tmp_37_reg_7995;
reg   [7:0] leftImage_in_V_load_1_reg_8000;
wire   [31:0] tmp_145_i_i1_fu_3427_p1;
reg   [7:0] leftImage_in_V_load_3_reg_8020;
wire   [31:0] tmp_150_i_i1_fu_3432_p1;
reg   [31:0] tmp_153_i_i_reg_8030;
reg   [0:0] p_Result_11_reg_8036;
wire   [22:0] tmp_V_8_fu_3458_p1;
reg   [22:0] tmp_V_8_reg_8041;
wire   [0:0] isNeg_2_fu_3472_p3;
reg   [0:0] isNeg_2_reg_8046;
wire  signed [8:0] ush_2_fu_3490_p3;
reg  signed [8:0] ush_2_reg_8051;
wire   [31:0] tmp_156_i_i1_fu_3498_p1;
wire  signed [17:0] tmp_101_fu_3580_p1;
reg  signed [17:0] tmp_101_reg_8062;
reg   [31:0] x_assign_3_reg_8067;
wire  signed [17:0] tmp_107_fu_3584_p1;
reg  signed [17:0] tmp_107_reg_8073;
wire  signed [17:0] tmp_58_fu_7110_p2;
reg  signed [17:0] tmp_58_reg_8078;
reg   [0:0] p_Result_12_reg_8084;
wire   [31:0] p_Val2_36_fu_3709_p3;
reg   [31:0] p_Val2_36_reg_8089;
reg   [31:0] tmp_192_i_i_reg_8095;
wire  signed [17:0] grp_fu_7115_p3;
reg  signed [17:0] tmp_62_reg_8100;
(* use_dsp48 = "no" *) wire   [17:0] tmp_64_fu_3762_p2;
reg   [17:0] tmp_64_reg_8116;
reg   [17:0] tmp_64_reg_8116_pp0_iter8_reg;
(* use_dsp48 = "no" *) wire   [17:0] tmp_66_fu_3767_p2;
reg   [17:0] tmp_66_reg_8121;
reg   [17:0] tmp_66_reg_8121_pp0_iter8_reg;
reg   [31:0] tmp_142_i_i_reg_8126;
reg   [31:0] tmp_145_i_i_reg_8132;
reg   [31:0] i_op_assign_4_reg_8137;
wire   [31:0] tmp_159_i_i1_fu_3772_p1;
reg   [7:0] rightImage_in_V_load_1_reg_8147;
reg   [31:0] tmp_150_i_i_reg_8152;
wire   [31:0] tmp_199_i_i1_fu_3776_p1;
reg   [31:0] tmp_201_i_i_reg_8162;
wire   [31:0] tmp_204_i_i1_fu_3781_p1;
reg   [31:0] tmp_207_i_i_reg_8173;
reg   [31:0] tmp_159_i_i_reg_8179;
reg   [31:0] tmp_193_i_i_reg_8184;
reg   [31:0] tmp_196_i_i_reg_8189;
reg   [31:0] tmp_199_i_i_reg_8194;
reg   [31:0] tmp_204_i_i_reg_8199;
reg   [31:0] tmp_146_i_i_reg_8204;
reg   [31:0] tmp_152_i_i_reg_8209;
reg   [31:0] tmp_158_i_i_reg_8224;
reg   [31:0] i_op_assign_7_reg_8229;
reg   [7:0] rightImage_in_V_load_3_reg_8234;
reg   [31:0] i_op_assign_8_reg_8239;
reg   [31:0] tmp_200_i_i_reg_8244;
wire   [31:0] tmp_210_i_i1_fu_3793_p1;
wire   [31:0] tmp_213_i_i1_fu_3798_p1;
reg   [0:0] p_Result_10_reg_8259;
wire   [7:0] tmp_88_fu_3836_p1;
reg   [7:0] tmp_88_reg_8264;
wire   [0:0] tmp_165_i_i_fu_3848_p2;
reg   [0:0] tmp_165_i_i_reg_8270;
wire   [0:0] tmp_167_i_i_fu_3864_p2;
reg   [0:0] tmp_167_i_i_reg_8276;
wire   [0:0] tmp_168_i_i_fu_3870_p2;
reg   [0:0] tmp_168_i_i_reg_8281;
wire   [7:0] tmp_89_fu_3882_p1;
reg   [7:0] tmp_89_reg_8286;
wire   [0:0] sel_tmp4_demorgan_fu_3912_p2;
reg   [0:0] sel_tmp4_demorgan_reg_8291;
wire   [7:0] sel_tmp7_fu_3936_p3;
reg   [7:0] sel_tmp7_reg_8296;
wire   [7:0] this_assign_i_i_fu_4005_p3;
reg   [7:0] this_assign_i_i_reg_8301;
reg   [31:0] tmp_210_i_i_reg_8307;
reg   [31:0] tmp_205_i_i_reg_8312;
wire   [0:0] tmp_235_i_i_fu_4029_p2;
reg   [0:0] tmp_235_i_i_reg_8317;
reg   [0:0] tmp_235_i_i_reg_8317_pp0_iter9_reg;
reg   [0:0] tmp_235_i_i_reg_8317_pp0_iter10_reg;
wire   [7:0] pixel_values_left_V_q0;
reg   [7:0] pixel_values_left_V_6_reg_8351;
wire   [7:0] pixel_values_left_V_q1;
reg   [7:0] pixel_values_left_V_10_reg_8363;
reg   [7:0] pixel_values_left_V_4_reg_8370;
reg   [7:0] pixel_values_left_V_8_reg_8377;
wire  signed [63:0] tmp_245_i_i_fu_4052_p1;
reg  signed [63:0] tmp_245_i_i_reg_8384;
reg  signed [63:0] tmp_245_i_i_reg_8384_pp0_iter9_reg;
reg  signed [63:0] tmp_245_i_i_reg_8384_pp0_iter10_reg;
reg   [7:0] pixel_values_left_V_1_reg_8414;
reg   [7:0] pixel_values_left_V_1_reg_8414_pp0_iter9_reg;
reg   [7:0] pixel_values_left_V_1_reg_8414_pp0_iter10_reg;
reg   [31:0] tmp_206_i_i_reg_8466;
wire   [0:0] grp_fu_2186_p3;
reg   [0:0] tmp_121_reg_8476;
wire  signed [63:0] tmp_244_i_i_fu_4119_p1;
reg  signed [63:0] tmp_244_i_i_reg_8481;
wire   [17:0] tmp_246_i_i_fu_4123_p1;
reg   [17:0] tmp_246_i_i_reg_8500;
reg   [17:0] tmp_246_i_i_reg_8500_pp0_iter10_reg;
wire   [0:0] tmp_119_fu_4127_p3;
reg   [0:0] tmp_119_reg_8523;
wire   [17:0] cost_d_right_V_i_i_fu_7122_p2;
reg   [17:0] cost_d_right_V_i_i_reg_8527;
wire   [17:0] cost_d_right_V_1_i_i_fu_7128_p2;
reg   [17:0] cost_d_right_V_1_i_i_reg_8532;
wire   [8:0] cost_last_line_0_V_q0;
reg   [8:0] cost_last_line_0_V_2_reg_8537;
reg   [0:0] tmp_122_reg_8547;
wire   [17:0] cost_d_right_V_2_i_i_fu_7134_p2;
reg   [17:0] cost_d_right_V_2_i_i_reg_8551;
wire   [17:0] tmp_248_i_i_fu_4157_p1;
reg   [17:0] tmp_248_i_i_reg_8556;
reg   [17:0] tmp_248_i_i_reg_8556_pp0_iter10_reg;
wire   [17:0] cost_d_diagonal_V_i_s_fu_7139_p2;
reg   [17:0] cost_d_diagonal_V_i_s_reg_8575;
wire   [8:0] cost_last_line_1_V_q0;
reg   [8:0] cost_last_line_1_V_2_reg_8580;
wire   [0:0] tmp_124_fu_4164_p3;
reg   [0:0] tmp_124_reg_8590;
wire   [17:0] cost_d_right_V_3_i_i_fu_7145_p2;
reg   [17:0] cost_d_right_V_3_i_i_reg_8594;
reg   [31:0] tmp_214_i_i_reg_8599;
wire   [17:0] cost_d_diagonal_V_1_s_fu_7150_p2;
reg   [17:0] cost_d_diagonal_V_1_s_reg_8604;
wire   [8:0] cost_last_line_2_V_q0;
reg   [8:0] cost_last_line_2_V_2_reg_8609;
wire   [0:0] tmp_126_fu_4183_p3;
reg   [0:0] tmp_126_reg_8619;
wire   [17:0] cost_d_right_V_4_i_i_fu_7155_p2;
reg   [17:0] cost_d_right_V_4_i_i_reg_8623;
wire   [17:0] cost_d_diagonal_V_2_s_fu_7160_p2;
reg   [17:0] cost_d_diagonal_V_2_s_reg_8628;
wire   [8:0] cost_last_line_3_V_q0;
reg   [8:0] cost_last_line_3_V_2_reg_8633;
wire   [17:0] cost_d_diagonal_V_3_s_fu_7165_p2;
reg   [17:0] cost_d_diagonal_V_3_s_reg_8643;
wire   [8:0] cost_last_line_4_V_q0;
reg   [8:0] cost_last_line_4_V_2_reg_8648;
wire   [0:0] tmp_128_fu_4205_p3;
reg   [0:0] tmp_128_reg_8653;
wire   [17:0] cost_d_right_V_5_i_i_fu_7170_p2;
reg   [17:0] cost_d_right_V_5_i_i_reg_8657;
wire   [17:0] cost_d_diagonal_V_4_s_fu_7175_p2;
reg   [17:0] cost_d_diagonal_V_4_s_reg_8662;
wire   [0:0] tmp_130_fu_4224_p3;
reg   [0:0] tmp_130_reg_8672;
wire   [17:0] cost_d_right_V_6_i_i_fu_7180_p2;
reg   [17:0] cost_d_right_V_6_i_i_reg_8676;
wire   [8:0] cost_last_line_5_V_q0;
reg   [8:0] cost_last_line_5_V_2_reg_8681;
wire   [0:0] tmp_132_fu_4240_p3;
reg   [0:0] tmp_132_reg_8691;
wire   [17:0] cost_d_right_V_7_i_i_fu_7185_p2;
reg   [17:0] cost_d_right_V_7_i_i_reg_8695;
wire   [17:0] cost_d_diagonal_V_5_s_fu_7190_p2;
reg   [17:0] cost_d_diagonal_V_5_s_reg_8700;
wire   [8:0] cost_last_line_6_V_q0;
reg   [8:0] cost_last_line_6_V_2_reg_8705;
wire   [0:0] tmp_134_fu_4259_p3;
reg   [0:0] tmp_134_reg_8715;
wire   [17:0] cost_d_right_V_8_i_i_fu_7195_p2;
reg   [17:0] cost_d_right_V_8_i_i_reg_8719;
wire   [17:0] cost_d_diagonal_V_6_s_fu_7200_p2;
reg   [17:0] cost_d_diagonal_V_6_s_reg_8724;
wire   [8:0] cost_last_line_7_V_q0;
reg   [8:0] cost_last_line_7_V_2_reg_8729;
wire   [0:0] tmp_136_fu_4278_p3;
reg   [0:0] tmp_136_reg_8739;
wire   [17:0] cost_d_right_V_9_i_i_fu_7205_p2;
reg   [17:0] cost_d_right_V_9_i_i_reg_8743;
wire   [17:0] cost_d_diagonal_V_7_s_fu_7210_p2;
reg   [17:0] cost_d_diagonal_V_7_s_reg_8748;
wire   [8:0] cost_last_line_8_V_q0;
reg   [8:0] cost_last_line_8_V_2_reg_8753;
wire   [8:0] cost_last_line_9_V_q0;
reg   [8:0] cost_last_line_9_V_2_reg_8763;
wire   [17:0] cost_d_diagonal_V_8_s_fu_7215_p2;
reg   [17:0] cost_d_diagonal_V_8_s_reg_8768;
wire   [17:0] cost_d_diagonal_V_9_s_fu_7220_p2;
reg   [17:0] cost_d_diagonal_V_9_s_reg_8773;
wire   [8:0] cost_last_line_10_V_q0;
reg   [8:0] cost_last_line_10_V_3_reg_8783;
wire   [0:0] tmp_138_fu_4303_p3;
reg   [0:0] tmp_138_reg_8788;
wire   [17:0] cost_d_right_V_i_i_139_fu_7225_p2;
reg   [17:0] cost_d_right_V_i_i_139_reg_8792;
wire   [0:0] tmp_140_fu_4315_p3;
reg   [0:0] tmp_140_reg_8802;
wire   [17:0] cost_d_right_V_10_i_s_fu_7230_p2;
reg   [17:0] cost_d_right_V_10_i_s_reg_8806;
reg   [0:0] p_Result_13_reg_8811;
wire   [7:0] tmp_114_fu_4361_p1;
reg   [7:0] tmp_114_reg_8816;
wire   [0:0] tmp_219_i_i_fu_4373_p2;
reg   [0:0] tmp_219_i_i_reg_8822;
wire   [0:0] tmp_221_i_i_fu_4389_p2;
reg   [0:0] tmp_221_i_i_reg_8828;
wire   [0:0] tmp_222_i_i_fu_4395_p2;
reg   [0:0] tmp_222_i_i_reg_8833;
wire   [7:0] sh_amt_3_cast_i_i_fu_4411_p2;
reg   [7:0] sh_amt_3_cast_i_i_reg_8838;
wire   [0:0] icmp1_fu_4427_p2;
reg   [0:0] icmp1_reg_8843;
wire   [0:0] sel_tmp21_demorgan_fu_4459_p2;
reg   [0:0] sel_tmp21_demorgan_reg_8848;
wire   [7:0] sel_tmp5_fu_4483_p3;
reg   [7:0] sel_tmp5_reg_8853;
wire   [17:0] cost_d_diagonal_V_i_fu_7235_p2;
reg   [17:0] cost_d_diagonal_V_i_reg_8858;
wire   [8:0] cost_last_line_11_V_q0;
reg   [8:0] cost_last_line_11_V_3_reg_8863;
wire   [0:0] tmp_142_fu_4494_p3;
reg   [0:0] tmp_142_reg_8873;
wire   [17:0] cost_d_right_V_11_i_s_fu_7240_p2;
reg   [17:0] cost_d_right_V_11_i_s_reg_8877;
wire   [31:0] grp_fu_2176_p2;
reg   [31:0] tmp_287_i_i_reg_8882;
wire   [17:0] cost_d_diagonal_V_s_fu_7245_p2;
reg   [17:0] cost_d_diagonal_V_s_reg_8887;
wire   [8:0] cost_last_line_12_V_q0;
reg   [8:0] cost_last_line_12_V_3_reg_8892;
wire   [0:0] tmp_144_fu_4573_p3;
reg   [0:0] tmp_144_reg_8902;
wire   [17:0] cost_d_right_V_12_i_s_fu_7250_p2;
reg   [17:0] cost_d_right_V_12_i_s_reg_8906;
reg   [7:0] right_value_V_1_load_reg_8911;
wire   [17:0] p_Val2_21_i_i_fu_4636_p3;
wire   [17:0] p_Val2_22_i_i_fu_4683_p3;
wire   [10:0] min_cost_V_cast_cast_fu_4710_p1;
wire   [0:0] tmp_291_1_i_i_fu_4714_p2;
reg   [0:0] tmp_291_1_i_i_reg_8931;
wire   [0:0] tmp_291_2_i_i_fu_4719_p2;
reg   [0:0] tmp_291_2_i_i_reg_8936;
wire   [0:0] tmp_291_3_i_i_fu_4724_p2;
reg   [0:0] tmp_291_3_i_i_reg_8941;
wire   [0:0] tmp_291_4_i_i_fu_4729_p2;
reg   [0:0] tmp_291_4_i_i_reg_8946;
wire   [0:0] tmp_291_5_i_i_fu_4734_p2;
reg   [0:0] tmp_291_5_i_i_reg_8951;
wire   [0:0] tmp_291_6_i_i_fu_4739_p2;
reg   [0:0] tmp_291_6_i_i_reg_8956;
wire   [0:0] tmp_291_7_i_i_fu_4744_p2;
reg   [0:0] tmp_291_7_i_i_reg_8961;
wire   [0:0] tmp_291_8_i_i_fu_4749_p2;
reg   [0:0] tmp_291_8_i_i_reg_8966;
wire   [0:0] tmp_291_9_i_i_fu_4754_p2;
reg   [0:0] tmp_291_9_i_i_reg_8971;
wire   [0:0] tmp_291_i_i_143_fu_4759_p2;
reg   [0:0] tmp_291_i_i_143_reg_8976;
wire   [0:0] tmp_291_10_i_i_fu_4764_p2;
reg   [0:0] tmp_291_10_i_i_reg_8981;
wire   [0:0] tmp_291_11_i_i_fu_4772_p2;
reg   [0:0] tmp_291_11_i_i_reg_8986;
wire   [17:0] cost_d_diagonal_V_1_fu_7255_p2;
reg   [17:0] cost_d_diagonal_V_1_reg_8991;
wire   [8:0] cost_last_line_13_V_q0;
reg   [8:0] cost_last_line_13_V_3_reg_8996;
reg    ap_enable_reg_pp0_iter10;
wire   [0:0] tmp_291_12_i_i_fu_4777_p2;
reg   [0:0] tmp_291_12_i_i_reg_9001;
wire   [0:0] tmp_146_fu_4782_p3;
reg   [0:0] tmp_146_reg_9011;
wire   [17:0] cost_d_right_V_13_i_s_fu_7260_p2;
reg   [17:0] cost_d_right_V_13_i_s_reg_9015;
wire   [0:0] tmp_291_13_i_i_fu_4794_p2;
reg   [0:0] tmp_291_13_i_i_reg_9020;
wire   [0:0] tmp_148_fu_4799_p3;
reg   [0:0] tmp_148_reg_9025;
wire   [0:0] tmp_291_14_i_i_fu_4807_p2;
reg   [0:0] tmp_291_14_i_i_reg_9029;
reg   [7:0] pixel_values_right_V_29_reg_9034;
wire   [17:0] p_Val2_21_1_i_i_fu_4848_p3;
reg   [17:0] p_Val2_21_1_i_i_reg_9039;
wire   [17:0] p_Val2_22_1_i_i_fu_4888_p3;
reg   [17:0] p_Val2_22_1_i_i_reg_9044;
wire   [0:0] tmp_294_1_i_i_fu_4919_p2;
reg   [0:0] tmp_294_1_i_i_reg_9049;
wire   [10:0] cost_d_actual_V_2_1_2_fu_4925_p3;
reg   [10:0] cost_d_actual_V_2_1_2_reg_9054;
wire   [31:0] grp_fu_2199_p2;
reg   [31:0] tmp_288_2_i_i_reg_9059;
wire   [8:0] cost_last_line_14_V_q0;
reg   [8:0] cost_last_line_14_V_3_reg_9064;
reg   [7:0] pixel_values_right_V_28_reg_9069;
wire   [17:0] p_Val2_21_2_i_i_fu_4992_p3;
reg   [17:0] p_Val2_21_2_i_i_reg_9074;
wire   [17:0] p_Val2_22_2_i_i_fu_5033_p3;
reg   [17:0] p_Val2_22_2_i_i_reg_9079;
wire   [10:0] cost_d_actual_V_2_2_1_fu_5060_p1;
reg   [10:0] cost_d_actual_V_2_2_1_reg_9084;
wire   [0:0] tmp_294_2_i_i_fu_5064_p2;
reg   [0:0] tmp_294_2_i_i_reg_9089;
reg   [7:0] pixel_values_right_V_27_reg_9100;
wire   [1:0] p_01055_2_1_cast_i_i_fu_5079_p1;
wire   [10:0] cost_d_actual_V_2_2_2_fu_5083_p3;
wire   [1:0] p_01055_2_1_cast_i_i_123_fu_5089_p3;
wire   [17:0] p_Val2_21_3_i_i_fu_5147_p3;
reg   [17:0] p_Val2_21_3_i_i_reg_9120;
wire   [17:0] p_Val2_22_3_i_i_fu_5188_p3;
reg   [17:0] p_Val2_22_3_i_i_reg_9125;
wire   [9:0] cost_d_actual_V_2_3_s_fu_5209_p2;
reg   [9:0] cost_d_actual_V_2_3_s_reg_9130;
wire   [17:0] cost_d_diagonal_V_2_fu_7265_p2;
reg   [17:0] cost_d_diagonal_V_2_reg_9135;
wire   [8:0] cost_last_line_15_V_q0;
reg   [8:0] cost_last_line_15_V_3_reg_9140;
reg   [7:0] pixel_values_right_V_26_reg_9145;
wire   [10:0] cost_d_actual_V_2_3_2_fu_5236_p3;
wire   [1:0] p_01055_2_2_i_i_125_fu_5244_p3;
wire   [17:0] p_Val2_21_4_i_i_fu_5303_p3;
reg   [17:0] p_Val2_21_4_i_i_reg_9160;
wire   [8:0] cost_d_actual_V_1_4_s_fu_5324_p2;
reg   [8:0] cost_d_actual_V_1_4_s_reg_9165;
reg   [7:0] pixel_values_right_V_25_reg_9170;
wire   [2:0] p_01055_2_3_cast_i_i_fu_5345_p1;
wire   [17:0] p_Val2_22_4_i_i_fu_5356_p3;
wire   [10:0] cost_d_actual_V_2_4_2_fu_5393_p3;
wire   [2:0] p_01055_2_3_cast_i_i_127_fu_5401_p3;
wire   [0:0] tmp_i_i7_fu_5414_p2;
reg   [0:0] tmp_i_i7_reg_9195;
wire   [7:0] tmp_250_i_i8_fu_5419_p2;
reg   [7:0] tmp_250_i_i8_reg_9200;
wire   [7:0] tmp_i_i7_128_fu_5424_p2;
reg   [7:0] tmp_i_i7_128_reg_9205;
wire   [17:0] p_Val2_21_5_i_i_fu_5448_p3;
reg   [17:0] p_Val2_21_5_i_i_reg_9210;
wire   [17:0] p_Val2_22_5_i_i_fu_5497_p3;
wire   [10:0] cost_d_actual_V_2_5_2_fu_5534_p3;
wire   [2:0] p_01055_2_4_i_i_129_fu_5542_p3;
wire   [31:0] grp_fu_2219_p2;
reg   [31:0] tmp_288_6_i_i_reg_9231;
wire   [17:0] cost_d_diagonal_V_3_fu_7270_p2;
reg   [17:0] cost_d_diagonal_V_3_reg_9236;
reg   [7:0] pixel_values_right_V_24_reg_9241;
wire   [17:0] p_Val2_21_6_i_i_fu_5612_p3;
reg   [17:0] p_Val2_21_6_i_i_reg_9246;
wire   [17:0] p_Val2_22_6_i_i_fu_5653_p3;
reg   [17:0] p_Val2_22_6_i_i_reg_9251;
wire   [10:0] cost_d_actual_V_2_6_2_fu_5690_p3;
reg   [10:0] cost_d_actual_V_2_6_2_reg_9256;
wire   [2:0] p_01055_2_5_i_i_131_fu_5698_p3;
reg   [2:0] p_01055_2_5_i_i_131_reg_9261;
wire   [31:0] grp_fu_2224_p2;
reg   [31:0] tmp_288_7_i_i_reg_9266;
reg   [7:0] pixel_values_right_V_23_reg_9271;
wire   [17:0] p_Val2_21_7_i_i_fu_5765_p3;
reg   [17:0] p_Val2_21_7_i_i_reg_9276;
wire   [17:0] p_Val2_22_7_i_i_fu_5806_p3;
reg   [17:0] p_Val2_22_7_i_i_reg_9281;
wire   [10:0] cost_d_actual_V_2_7_1_fu_5833_p1;
reg   [10:0] cost_d_actual_V_2_7_1_reg_9286;
wire   [0:0] tmp_294_7_i_i_fu_5837_p2;
reg   [0:0] tmp_294_7_i_i_reg_9291;
reg   [7:0] pixel_values_right_V_22_reg_9297;
wire   [10:0] cost_d_actual_V_2_7_2_fu_5852_p3;
wire   [2:0] p_01055_2_6_i_i_133_fu_5858_p3;
wire   [17:0] p_Val2_21_8_i_i_fu_5916_p3;
reg   [17:0] p_Val2_21_8_i_i_reg_9312;
wire   [17:0] p_Val2_22_8_i_i_fu_5957_p3;
reg   [17:0] p_Val2_22_8_i_i_reg_9317;
wire   [9:0] cost_d_actual_V_2_8_s_fu_5978_p2;
reg   [9:0] cost_d_actual_V_2_8_s_reg_9322;
wire   [17:0] cost_d_right_V_14_i_s_fu_7275_p2;
reg   [17:0] cost_d_right_V_14_i_s_reg_9327;
reg   [7:0] pixel_values_right_V_21_reg_9332;
wire   [3:0] p_01055_2_7_cast_i_i_fu_5997_p1;
wire   [10:0] cost_d_actual_V_2_8_2_fu_6010_p3;
wire   [3:0] p_01055_2_7_cast_i_i_135_fu_6018_p3;
wire   [17:0] p_Val2_21_9_i_i_fu_6077_p3;
reg   [17:0] p_Val2_21_9_i_i_reg_9352;
wire   [8:0] cost_d_actual_V_1_9_s_fu_6098_p2;
reg   [8:0] cost_d_actual_V_1_9_s_reg_9357;
reg   [7:0] pixel_values_right_V_20_reg_9362;
wire   [17:0] p_Val2_22_9_i_i_fu_6126_p3;
wire   [10:0] cost_d_actual_V_2_9_2_fu_6163_p3;
wire   [3:0] p_01055_2_8_i_i_137_fu_6171_p3;
wire   [0:0] tmp_i_i12_fu_6184_p2;
reg   [0:0] tmp_i_i12_reg_9382;
wire   [7:0] tmp_250_i_i13_fu_6189_p2;
reg   [7:0] tmp_250_i_i13_reg_9387;
wire   [7:0] tmp_i_i12_138_fu_6194_p2;
reg   [7:0] tmp_i_i12_138_reg_9392;
wire   [17:0] p_Val2_21_i_i_140_fu_6218_p3;
reg   [17:0] p_Val2_21_i_i_140_reg_9397;
wire   [17:0] p_Val2_22_i_i_144_fu_6267_p3;
wire   [10:0] cost_d_actual_V_2_c_1_fu_6304_p3;
wire   [3:0] p_01055_2_9_i_i_147_fu_6312_p3;
wire   [31:0] grp_fu_2254_p2;
reg   [31:0] tmp_288_10_i_i_reg_9418;
wire   [17:0] cost_d_diagonal_V_4_fu_7280_p2;
reg   [17:0] cost_d_diagonal_V_4_reg_9423;
reg   [7:0] pixel_values_right_V_19_reg_9428;
wire   [17:0] p_Val2_21_10_i_i_fu_6377_p3;
reg   [17:0] p_Val2_21_10_i_i_reg_9433;
wire   [17:0] p_Val2_22_10_i_i_fu_6418_p3;
reg   [17:0] p_Val2_22_10_i_i_reg_9438;
wire   [10:0] cost_d_actual_V_2_10_2_fu_6455_p3;
reg   [10:0] cost_d_actual_V_2_10_2_reg_9443;
wire   [3:0] p_01055_2_i_i1_fu_6463_p3;
reg   [3:0] p_01055_2_i_i1_reg_9448;
wire   [31:0] grp_fu_2264_p2;
reg   [31:0] tmp_288_11_i_i_reg_9453;
reg   [7:0] pixel_values_right_V_18_reg_9458;
wire   [17:0] p_Val2_21_11_i_i_fu_6525_p3;
reg   [17:0] p_Val2_21_11_i_i_reg_9463;
wire   [17:0] p_Val2_22_11_i_i_fu_6566_p3;
reg   [17:0] p_Val2_22_11_i_i_reg_9468;
wire   [10:0] cost_d_actual_V_2_11_1_fu_6593_p1;
reg   [10:0] cost_d_actual_V_2_11_1_reg_9473;
wire   [0:0] tmp_294_11_i_i_fu_6597_p2;
reg   [0:0] tmp_294_11_i_i_reg_9478;
reg   [7:0] pixel_values_right_V_17_reg_9484;
wire   [10:0] cost_d_actual_V_2_11_2_fu_6612_p3;
wire   [3:0] p_01055_2_10_i_i_150_fu_6618_p3;
wire   [17:0] p_Val2_21_12_i_i_fu_6671_p3;
reg   [17:0] p_Val2_21_12_i_i_reg_9499;
wire   [17:0] p_Val2_22_12_i_i_fu_6712_p3;
reg   [17:0] p_Val2_22_12_i_i_reg_9504;
wire   [9:0] cost_d_actual_V_2_2_fu_6733_p2;
reg   [9:0] cost_d_actual_V_2_2_reg_9509;
reg   [7:0] pixel_values_right_V_15_reg_9514;
wire   [10:0] cost_d_actual_V_2_12_2_fu_6767_p3;
wire   [3:0] p_01055_2_11_i_i_152_fu_6775_p3;
wire   [17:0] p_Val2_21_13_i_i_fu_6829_p3;
reg   [17:0] p_Val2_21_13_i_i_reg_9531;
wire   [8:0] cost_d_actual_V_1_3_fu_6850_p2;
reg   [8:0] cost_d_actual_V_1_3_reg_9536;
wire   [10:0] cost_d_actual_V_2_13_2_fu_6907_p3;
wire   [3:0] p_01055_2_12_i_i_154_fu_6915_p3;
wire   [0:0] tmp_i_i17_fu_6923_p2;
reg   [0:0] tmp_i_i17_reg_9551;
wire   [7:0] tmp_250_i_i18_fu_6927_p2;
reg   [7:0] tmp_250_i_i18_reg_9556;
wire   [7:0] tmp_i_i17_155_fu_6931_p2;
reg   [7:0] tmp_i_i17_155_reg_9561;
wire   [17:0] p_Val2_21_14_i_i_fu_6959_p3;
reg   [17:0] p_Val2_21_14_i_i_reg_9566;
wire   [17:0] p_Val2_22_14_i_i_fu_6970_p3;
reg   [17:0] p_Val2_22_14_i_i_reg_9572;
reg   [7:0] p_Result_66_14_i_i_reg_9577;
wire   [3:0] p_01055_2_i_i_156_fu_7044_p3;
reg   [7:0] tmp150_reg_9592;
wire    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_condition_pp0_exit_iter10_state191;
reg   [8:0] cost_last_line_15_V_address0;
reg    cost_last_line_15_V_ce0;
reg    cost_last_line_15_V_we0;
reg   [8:0] cost_last_line_14_V_address0;
reg    cost_last_line_14_V_ce0;
reg    cost_last_line_14_V_we0;
reg   [8:0] cost_last_line_13_V_address0;
reg    cost_last_line_13_V_ce0;
reg    cost_last_line_13_V_we0;
reg   [8:0] cost_last_line_12_V_address0;
reg    cost_last_line_12_V_ce0;
reg    cost_last_line_12_V_we0;
reg   [8:0] cost_last_line_11_V_address0;
reg    cost_last_line_11_V_ce0;
reg    cost_last_line_11_V_we0;
reg   [8:0] cost_last_line_10_V_address0;
reg    cost_last_line_10_V_ce0;
reg    cost_last_line_10_V_we0;
reg   [8:0] cost_last_line_9_V_address0;
reg    cost_last_line_9_V_ce0;
reg    cost_last_line_9_V_we0;
reg   [8:0] cost_last_line_8_V_address0;
reg    cost_last_line_8_V_ce0;
reg    cost_last_line_8_V_we0;
reg   [8:0] cost_last_line_7_V_address0;
reg    cost_last_line_7_V_ce0;
reg    cost_last_line_7_V_we0;
reg   [8:0] cost_last_line_6_V_address0;
reg    cost_last_line_6_V_ce0;
reg    cost_last_line_6_V_we0;
reg   [8:0] cost_last_line_5_V_address0;
reg    cost_last_line_5_V_ce0;
reg    cost_last_line_5_V_we0;
reg   [8:0] cost_last_line_4_V_address0;
reg    cost_last_line_4_V_ce0;
reg    cost_last_line_4_V_we0;
reg   [8:0] cost_last_line_3_V_address0;
reg    cost_last_line_3_V_ce0;
reg    cost_last_line_3_V_we0;
reg   [8:0] cost_last_line_2_V_address0;
reg    cost_last_line_2_V_ce0;
reg    cost_last_line_2_V_we0;
reg   [8:0] cost_last_line_1_V_address0;
reg    cost_last_line_1_V_ce0;
reg    cost_last_line_1_V_we0;
reg   [8:0] cost_last_line_0_V_address0;
reg    cost_last_line_0_V_ce0;
reg    cost_last_line_0_V_we0;
reg   [8:0] pixel_values_left_V_address0;
reg    pixel_values_left_V_ce0;
reg    pixel_values_left_V_we0;
wire   [7:0] pixel_values_left_V_d0;
reg   [8:0] pixel_values_left_V_address1;
reg    pixel_values_left_V_ce1;
wire    grp_floor_fu_2079_ap_start;
wire    grp_floor_fu_2079_ap_done;
wire    grp_floor_fu_2079_ap_idle;
wire    grp_floor_fu_2079_ap_ready;
reg    grp_floor_fu_2079_ap_ce;
reg   [31:0] grp_floor_fu_2079_x;
reg    ap_predicate_op940_call_state128;
reg    ap_predicate_op946_call_state129;
reg    ap_predicate_op1044_call_state132;
reg    ap_predicate_op1058_call_state133;
reg    ap_predicate_op1084_call_state134;
reg    ap_predicate_op1096_call_state135;
reg    ap_predicate_op1117_call_state136;
reg    ap_predicate_op1141_call_state137;
wire    ap_block_state20_pp0_stage9_iter0_ignore_call0;
wire    ap_block_state38_pp0_stage9_iter1_ignore_call0;
wire    ap_block_state56_pp0_stage9_iter2_ignore_call0;
wire    ap_block_state74_pp0_stage9_iter3_ignore_call0;
wire    ap_block_state92_pp0_stage9_iter4_ignore_call0;
wire    ap_block_state110_pp0_stage9_iter5_ignore_call0;
wire    ap_block_state128_pp0_stage9_iter6_ignore_call0;
wire    ap_block_state146_pp0_stage9_iter7_ignore_call0;
wire    ap_block_state164_pp0_stage9_iter8_ignore_call0;
wire    ap_block_state182_pp0_stage9_iter9_ignore_call0;
wire    ap_block_state200_pp0_stage9_iter10_ignore_call0;
wire    ap_block_pp0_stage9_11001_ignoreCallOp940;
wire    ap_block_state21_pp0_stage10_iter0_ignore_call0;
wire    ap_block_state39_pp0_stage10_iter1_ignore_call0;
wire    ap_block_state57_pp0_stage10_iter2_ignore_call0;
wire    ap_block_state75_pp0_stage10_iter3_ignore_call0;
wire    ap_block_state93_pp0_stage10_iter4_ignore_call0;
wire    ap_block_state111_pp0_stage10_iter5_ignore_call0;
wire    ap_block_state129_pp0_stage10_iter6_ignore_call0;
wire    ap_block_state147_pp0_stage10_iter7_ignore_call0;
wire    ap_block_state165_pp0_stage10_iter8_ignore_call0;
wire    ap_block_state183_pp0_stage10_iter9_ignore_call0;
wire    ap_block_state201_pp0_stage10_iter10_ignore_call0;
wire    ap_block_pp0_stage10_11001_ignoreCallOp945;
wire    ap_block_state22_pp0_stage11_iter0_ignore_call0;
wire    ap_block_state40_pp0_stage11_iter1_ignore_call0;
wire    ap_block_state58_pp0_stage11_iter2_ignore_call0;
wire    ap_block_state76_pp0_stage11_iter3_ignore_call0;
wire    ap_block_state94_pp0_stage11_iter4_ignore_call0;
wire    ap_block_state112_pp0_stage11_iter5_ignore_call0;
wire    ap_block_state130_pp0_stage11_iter6_ignore_call0;
wire    ap_block_state148_pp0_stage11_iter7_ignore_call0;
wire    ap_block_state166_pp0_stage11_iter8_ignore_call0;
wire    ap_block_state184_pp0_stage11_iter9_ignore_call0;
wire    ap_block_state202_pp0_stage11_iter10_ignore_call0;
wire    ap_block_pp0_stage11_11001_ignoreCallOp972;
wire    ap_block_state23_pp0_stage12_iter0_ignore_call26;
wire    ap_block_state41_pp0_stage12_iter1_ignore_call26;
wire    ap_block_state59_pp0_stage12_iter2_ignore_call26;
wire    ap_block_state77_pp0_stage12_iter3_ignore_call26;
wire    ap_block_state95_pp0_stage12_iter4_ignore_call26;
wire    ap_block_state113_pp0_stage12_iter5_ignore_call26;
wire    ap_block_state131_pp0_stage12_iter6_ignore_call26;
wire    ap_block_state149_pp0_stage12_iter7_ignore_call26;
wire    ap_block_state167_pp0_stage12_iter8_ignore_call26;
wire    ap_block_state185_pp0_stage12_iter9_ignore_call26;
wire    ap_block_state203_pp0_stage12_iter10_ignore_call26;
wire    ap_block_pp0_stage12_11001_ignoreCallOp1009;
wire    ap_block_state24_pp0_stage13_iter0_ignore_call56;
wire    ap_block_state42_pp0_stage13_iter1_ignore_call56;
wire    ap_block_state60_pp0_stage13_iter2_ignore_call56;
wire    ap_block_state78_pp0_stage13_iter3_ignore_call56;
wire    ap_block_state96_pp0_stage13_iter4_ignore_call56;
wire    ap_block_state114_pp0_stage13_iter5_ignore_call56;
wire    ap_block_state132_pp0_stage13_iter6_ignore_call56;
wire    ap_block_state150_pp0_stage13_iter7_ignore_call56;
wire    ap_block_state168_pp0_stage13_iter8_ignore_call56;
wire    ap_block_state186_pp0_stage13_iter9_ignore_call56;
wire    ap_block_state204_pp0_stage13_iter10_ignore_call56;
wire    ap_block_pp0_stage13_11001_ignoreCallOp1044;
wire    ap_block_state25_pp0_stage14_iter0_ignore_call56;
wire    ap_block_state43_pp0_stage14_iter1_ignore_call56;
wire    ap_block_state61_pp0_stage14_iter2_ignore_call56;
wire    ap_block_state79_pp0_stage14_iter3_ignore_call56;
wire    ap_block_state97_pp0_stage14_iter4_ignore_call56;
wire    ap_block_state115_pp0_stage14_iter5_ignore_call56;
wire    ap_block_state133_pp0_stage14_iter6_ignore_call56;
wire    ap_block_state151_pp0_stage14_iter7_ignore_call56;
wire    ap_block_state169_pp0_stage14_iter8_ignore_call56;
wire    ap_block_state187_pp0_stage14_iter9_ignore_call56;
wire    ap_block_state205_pp0_stage14_iter10_ignore_call56;
wire    ap_block_pp0_stage14_11001_ignoreCallOp1057;
wire    ap_block_state26_pp0_stage15_iter0_ignore_call56;
wire    ap_block_state44_pp0_stage15_iter1_ignore_call56;
wire    ap_block_state62_pp0_stage15_iter2_ignore_call56;
wire    ap_block_state80_pp0_stage15_iter3_ignore_call56;
wire    ap_block_state98_pp0_stage15_iter4_ignore_call56;
wire    ap_block_state116_pp0_stage15_iter5_ignore_call56;
wire    ap_block_state134_pp0_stage15_iter6_ignore_call56;
wire    ap_block_state152_pp0_stage15_iter7_ignore_call56;
wire    ap_block_state170_pp0_stage15_iter8_ignore_call56;
wire    ap_block_state188_pp0_stage15_iter9_ignore_call56;
wire    ap_block_state206_pp0_stage15_iter10_ignore_call56;
wire    ap_block_pp0_stage15_11001_ignoreCallOp1072;
wire    ap_block_state27_pp0_stage16_iter0_ignore_call59;
wire    ap_block_state45_pp0_stage16_iter1_ignore_call59;
wire    ap_block_state63_pp0_stage16_iter2_ignore_call59;
wire    ap_block_state81_pp0_stage16_iter3_ignore_call59;
wire    ap_block_state99_pp0_stage16_iter4_ignore_call59;
wire    ap_block_state117_pp0_stage16_iter5_ignore_call59;
wire    ap_block_state135_pp0_stage16_iter6_ignore_call59;
wire    ap_block_state153_pp0_stage16_iter7_ignore_call59;
wire    ap_block_state171_pp0_stage16_iter8_ignore_call59;
wire    ap_block_state189_pp0_stage16_iter9_ignore_call59;
wire    ap_block_state207_pp0_stage16_iter10_ignore_call59;
wire    ap_block_pp0_stage16_11001_ignoreCallOp1088;
wire    ap_block_state28_pp0_stage17_iter0_ignore_call0;
wire    ap_block_state46_pp0_stage17_iter1_ignore_call0;
wire    ap_block_state64_pp0_stage17_iter2_ignore_call0;
wire    ap_block_state82_pp0_stage17_iter3_ignore_call0;
wire    ap_block_state100_pp0_stage17_iter4_ignore_call0;
wire    ap_block_state118_pp0_stage17_iter5_ignore_call0;
wire    ap_block_state136_pp0_stage17_iter6_ignore_call0;
wire    ap_block_state154_pp0_stage17_iter7_ignore_call0;
wire    ap_block_state172_pp0_stage17_iter8_ignore_call0;
wire    ap_block_state190_pp0_stage17_iter9_ignore_call0;
wire    ap_block_state208_pp0_stage17_iter10_ignore_call0;
wire    ap_block_pp0_stage17_11001_ignoreCallOp1105;
wire    ap_block_state11_pp0_stage0_iter0_ignore_call26;
wire    ap_block_state29_pp0_stage0_iter1_ignore_call26;
wire    ap_block_state47_pp0_stage0_iter2_ignore_call26;
wire    ap_block_state65_pp0_stage0_iter3_ignore_call26;
wire    ap_block_state83_pp0_stage0_iter4_ignore_call26;
wire    ap_block_state101_pp0_stage0_iter5_ignore_call26;
wire    ap_block_state119_pp0_stage0_iter6_ignore_call26;
wire    ap_block_state137_pp0_stage0_iter7_ignore_call26;
wire    ap_block_state155_pp0_stage0_iter8_ignore_call26;
wire    ap_block_state173_pp0_stage0_iter9_ignore_call26;
wire    ap_block_state191_pp0_stage0_iter10_ignore_call26;
wire    ap_block_state209_pp0_stage0_iter11_ignore_call26;
wire    ap_block_pp0_stage0_11001_ignoreCallOp1139;
wire    ap_block_state12_pp0_stage1_iter0_ignore_call55;
wire    ap_block_state30_pp0_stage1_iter1_ignore_call55;
wire    ap_block_state48_pp0_stage1_iter2_ignore_call55;
wire    ap_block_state66_pp0_stage1_iter3_ignore_call55;
wire    ap_block_state84_pp0_stage1_iter4_ignore_call55;
wire    ap_block_state102_pp0_stage1_iter5_ignore_call55;
wire    ap_block_state120_pp0_stage1_iter6_ignore_call55;
wire    ap_block_state138_pp0_stage1_iter7_ignore_call55;
wire    ap_block_state156_pp0_stage1_iter8_ignore_call55;
wire    ap_block_state174_pp0_stage1_iter9_ignore_call55;
wire    ap_block_state192_pp0_stage1_iter10_ignore_call55;
wire    ap_block_state210_pp0_stage1_iter11_ignore_call55;
wire    ap_block_pp0_stage1_11001_ignoreCallOp1172;
wire    ap_block_state13_pp0_stage2_iter0_ignore_call58;
wire    ap_block_state31_pp0_stage2_iter1_ignore_call58;
wire    ap_block_state49_pp0_stage2_iter2_ignore_call58;
wire    ap_block_state67_pp0_stage2_iter3_ignore_call58;
wire    ap_block_state85_pp0_stage2_iter4_ignore_call58;
wire    ap_block_state103_pp0_stage2_iter5_ignore_call58;
wire    ap_block_state121_pp0_stage2_iter6_ignore_call58;
wire    ap_block_state139_pp0_stage2_iter7_ignore_call58;
wire    ap_block_state157_pp0_stage2_iter8_ignore_call58;
wire    ap_block_state175_pp0_stage2_iter9_ignore_call58;
wire    ap_block_state193_pp0_stage2_iter10_ignore_call58;
wire    ap_block_state211_pp0_stage2_iter11_ignore_call58;
wire    ap_block_pp0_stage2_11001_ignoreCallOp1190;
reg   [63:0] ap_phi_mux_indvar_flatten_phi_fu_1347_p4;
wire    ap_block_pp0_stage0;
reg   [31:0] ap_phi_mux_i_op_assign_s_phi_fu_1359_p4;
reg   [31:0] ap_phi_mux_i_op_assign_1_phi_fu_1371_p4;
reg   [17:0] ap_phi_mux_p_0914_4_14_i_i_phi_fu_2049_p4;
reg   [17:0] ap_phi_mux_p_0914_1_i_i_phi_fu_1382_p4;
reg   [17:0] ap_phi_mux_p_0820_4_14_i_i_phi_fu_2061_p4;
reg   [17:0] ap_phi_mux_p_0820_1_i_i_phi_fu_1394_p4;
wire   [17:0] ap_phi_reg_pp0_iter0_p_0914_4_i_i_108_reg_1402;
reg   [17:0] ap_phi_reg_pp0_iter1_p_0914_4_i_i_108_reg_1402;
reg   [17:0] ap_phi_reg_pp0_iter2_p_0914_4_i_i_108_reg_1402;
reg   [17:0] ap_phi_reg_pp0_iter3_p_0914_4_i_i_108_reg_1402;
reg   [17:0] ap_phi_reg_pp0_iter4_p_0914_4_i_i_108_reg_1402;
reg   [17:0] ap_phi_reg_pp0_iter5_p_0914_4_i_i_108_reg_1402;
reg   [17:0] ap_phi_reg_pp0_iter6_p_0914_4_i_i_108_reg_1402;
reg   [17:0] ap_phi_reg_pp0_iter7_p_0914_4_i_i_108_reg_1402;
reg   [17:0] ap_phi_reg_pp0_iter8_p_0914_4_i_i_108_reg_1402;
reg   [17:0] ap_phi_reg_pp0_iter9_p_0914_4_i_i_108_reg_1402;
reg   [17:0] ap_phi_reg_pp0_iter10_p_0914_4_i_i_108_reg_1402;
wire   [17:0] ap_phi_reg_pp0_iter0_p_0820_4_i_i_109_reg_1413;
reg   [17:0] ap_phi_reg_pp0_iter1_p_0820_4_i_i_109_reg_1413;
reg   [17:0] ap_phi_reg_pp0_iter2_p_0820_4_i_i_109_reg_1413;
reg   [17:0] ap_phi_reg_pp0_iter3_p_0820_4_i_i_109_reg_1413;
reg   [17:0] ap_phi_reg_pp0_iter4_p_0820_4_i_i_109_reg_1413;
reg   [17:0] ap_phi_reg_pp0_iter5_p_0820_4_i_i_109_reg_1413;
reg   [17:0] ap_phi_reg_pp0_iter6_p_0820_4_i_i_109_reg_1413;
reg   [17:0] ap_phi_reg_pp0_iter7_p_0820_4_i_i_109_reg_1413;
reg   [17:0] ap_phi_reg_pp0_iter8_p_0820_4_i_i_109_reg_1413;
reg   [17:0] ap_phi_reg_pp0_iter9_p_0820_4_i_i_109_reg_1413;
reg   [17:0] ap_phi_reg_pp0_iter10_p_0820_4_i_i_109_reg_1413;
wire   [10:0] ap_phi_reg_pp0_iter0_p_01063_2_i_i_110_reg_1424;
reg   [10:0] ap_phi_reg_pp0_iter1_p_01063_2_i_i_110_reg_1424;
reg   [10:0] ap_phi_reg_pp0_iter2_p_01063_2_i_i_110_reg_1424;
reg   [10:0] ap_phi_reg_pp0_iter3_p_01063_2_i_i_110_reg_1424;
reg   [10:0] ap_phi_reg_pp0_iter4_p_01063_2_i_i_110_reg_1424;
reg   [10:0] ap_phi_reg_pp0_iter5_p_01063_2_i_i_110_reg_1424;
reg   [10:0] ap_phi_reg_pp0_iter6_p_01063_2_i_i_110_reg_1424;
reg   [10:0] ap_phi_reg_pp0_iter7_p_01063_2_i_i_110_reg_1424;
reg   [10:0] ap_phi_reg_pp0_iter8_p_01063_2_i_i_110_reg_1424;
reg   [10:0] ap_phi_reg_pp0_iter9_p_01063_2_i_i_110_reg_1424;
reg   [10:0] ap_phi_reg_pp0_iter10_p_01063_2_i_i_110_reg_1424;
reg   [17:0] ap_phi_mux_p_0914_4_1_i_i_phi_fu_1439_p4;
wire   [17:0] ap_phi_reg_pp0_iter0_p_0914_4_1_i_i_reg_1436;
reg   [17:0] ap_phi_reg_pp0_iter1_p_0914_4_1_i_i_reg_1436;
reg   [17:0] ap_phi_reg_pp0_iter2_p_0914_4_1_i_i_reg_1436;
reg   [17:0] ap_phi_reg_pp0_iter3_p_0914_4_1_i_i_reg_1436;
reg   [17:0] ap_phi_reg_pp0_iter4_p_0914_4_1_i_i_reg_1436;
reg   [17:0] ap_phi_reg_pp0_iter5_p_0914_4_1_i_i_reg_1436;
reg   [17:0] ap_phi_reg_pp0_iter6_p_0914_4_1_i_i_reg_1436;
reg   [17:0] ap_phi_reg_pp0_iter7_p_0914_4_1_i_i_reg_1436;
reg   [17:0] ap_phi_reg_pp0_iter8_p_0914_4_1_i_i_reg_1436;
reg   [17:0] ap_phi_reg_pp0_iter9_p_0914_4_1_i_i_reg_1436;
reg   [17:0] ap_phi_reg_pp0_iter10_p_0914_4_1_i_i_reg_1436;
wire    ap_block_pp0_stage2;
reg   [17:0] ap_phi_mux_p_0820_4_1_i_i_phi_fu_1450_p4;
wire   [17:0] ap_phi_reg_pp0_iter0_p_0820_4_1_i_i_reg_1447;
reg   [17:0] ap_phi_reg_pp0_iter1_p_0820_4_1_i_i_reg_1447;
reg   [17:0] ap_phi_reg_pp0_iter2_p_0820_4_1_i_i_reg_1447;
reg   [17:0] ap_phi_reg_pp0_iter3_p_0820_4_1_i_i_reg_1447;
reg   [17:0] ap_phi_reg_pp0_iter4_p_0820_4_1_i_i_reg_1447;
reg   [17:0] ap_phi_reg_pp0_iter5_p_0820_4_1_i_i_reg_1447;
reg   [17:0] ap_phi_reg_pp0_iter6_p_0820_4_1_i_i_reg_1447;
reg   [17:0] ap_phi_reg_pp0_iter7_p_0820_4_1_i_i_reg_1447;
reg   [17:0] ap_phi_reg_pp0_iter8_p_0820_4_1_i_i_reg_1447;
reg   [17:0] ap_phi_reg_pp0_iter9_p_0820_4_1_i_i_reg_1447;
reg   [17:0] ap_phi_reg_pp0_iter10_p_0820_4_1_i_i_reg_1447;
reg   [10:0] ap_phi_mux_p_01063_2_1_i_i_phi_fu_1461_p4;
wire   [10:0] ap_phi_reg_pp0_iter0_p_01063_2_1_i_i_reg_1458;
reg   [10:0] ap_phi_reg_pp0_iter1_p_01063_2_1_i_i_reg_1458;
reg   [10:0] ap_phi_reg_pp0_iter2_p_01063_2_1_i_i_reg_1458;
reg   [10:0] ap_phi_reg_pp0_iter3_p_01063_2_1_i_i_reg_1458;
reg   [10:0] ap_phi_reg_pp0_iter4_p_01063_2_1_i_i_reg_1458;
reg   [10:0] ap_phi_reg_pp0_iter5_p_01063_2_1_i_i_reg_1458;
reg   [10:0] ap_phi_reg_pp0_iter6_p_01063_2_1_i_i_reg_1458;
reg   [10:0] ap_phi_reg_pp0_iter7_p_01063_2_1_i_i_reg_1458;
reg   [10:0] ap_phi_reg_pp0_iter8_p_01063_2_1_i_i_reg_1458;
reg   [10:0] ap_phi_reg_pp0_iter9_p_01063_2_1_i_i_reg_1458;
reg   [10:0] ap_phi_reg_pp0_iter10_p_01063_2_1_i_i_reg_1458;
wire   [0:0] ap_phi_reg_pp0_iter0_p_01055_2_1_i_i_reg_1469;
reg   [0:0] ap_phi_reg_pp0_iter1_p_01055_2_1_i_i_reg_1469;
reg   [0:0] ap_phi_reg_pp0_iter2_p_01055_2_1_i_i_reg_1469;
reg   [0:0] ap_phi_reg_pp0_iter3_p_01055_2_1_i_i_reg_1469;
reg   [0:0] ap_phi_reg_pp0_iter4_p_01055_2_1_i_i_reg_1469;
reg   [0:0] ap_phi_reg_pp0_iter5_p_01055_2_1_i_i_reg_1469;
reg   [0:0] ap_phi_reg_pp0_iter6_p_01055_2_1_i_i_reg_1469;
reg   [0:0] ap_phi_reg_pp0_iter7_p_01055_2_1_i_i_reg_1469;
reg   [0:0] ap_phi_reg_pp0_iter8_p_01055_2_1_i_i_reg_1469;
reg   [0:0] ap_phi_reg_pp0_iter9_p_01055_2_1_i_i_reg_1469;
reg   [0:0] ap_phi_reg_pp0_iter10_p_01055_2_1_i_i_reg_1469;
reg   [17:0] ap_phi_mux_p_0914_4_2_i_i_phi_fu_1483_p4;
wire   [17:0] ap_phi_reg_pp0_iter10_p_0914_4_2_i_i_reg_1480;
reg   [17:0] ap_phi_mux_p_0820_4_2_i_i_phi_fu_1494_p4;
wire   [17:0] ap_phi_reg_pp0_iter10_p_0820_4_2_i_i_reg_1491;
wire   [10:0] ap_phi_reg_pp0_iter0_p_01063_2_2_i_i_reg_1502;
reg   [10:0] ap_phi_reg_pp0_iter1_p_01063_2_2_i_i_reg_1502;
reg   [10:0] ap_phi_reg_pp0_iter2_p_01063_2_2_i_i_reg_1502;
reg   [10:0] ap_phi_reg_pp0_iter3_p_01063_2_2_i_i_reg_1502;
reg   [10:0] ap_phi_reg_pp0_iter4_p_01063_2_2_i_i_reg_1502;
reg   [10:0] ap_phi_reg_pp0_iter5_p_01063_2_2_i_i_reg_1502;
reg   [10:0] ap_phi_reg_pp0_iter6_p_01063_2_2_i_i_reg_1502;
reg   [10:0] ap_phi_reg_pp0_iter7_p_01063_2_2_i_i_reg_1502;
reg   [10:0] ap_phi_reg_pp0_iter8_p_01063_2_2_i_i_reg_1502;
reg   [10:0] ap_phi_reg_pp0_iter9_p_01063_2_2_i_i_reg_1502;
reg   [10:0] ap_phi_reg_pp0_iter10_p_01063_2_2_i_i_reg_1502;
wire   [1:0] ap_phi_reg_pp0_iter0_p_01055_2_2_i_i_reg_1513;
reg   [1:0] ap_phi_reg_pp0_iter1_p_01055_2_2_i_i_reg_1513;
reg   [1:0] ap_phi_reg_pp0_iter2_p_01055_2_2_i_i_reg_1513;
reg   [1:0] ap_phi_reg_pp0_iter3_p_01055_2_2_i_i_reg_1513;
reg   [1:0] ap_phi_reg_pp0_iter4_p_01055_2_2_i_i_reg_1513;
reg   [1:0] ap_phi_reg_pp0_iter5_p_01055_2_2_i_i_reg_1513;
reg   [1:0] ap_phi_reg_pp0_iter6_p_01055_2_2_i_i_reg_1513;
reg   [1:0] ap_phi_reg_pp0_iter7_p_01055_2_2_i_i_reg_1513;
reg   [1:0] ap_phi_reg_pp0_iter8_p_01055_2_2_i_i_reg_1513;
reg   [1:0] ap_phi_reg_pp0_iter9_p_01055_2_2_i_i_reg_1513;
reg   [1:0] ap_phi_reg_pp0_iter10_p_01055_2_2_i_i_reg_1513;
reg   [17:0] ap_phi_mux_p_0820_4_3_i_i_phi_fu_1526_p4;
wire   [17:0] ap_phi_reg_pp0_iter10_p_0820_4_3_i_i_reg_1523;
wire    ap_block_pp0_stage4;
wire   [17:0] ap_phi_reg_pp0_iter0_p_0914_4_3_i_i_reg_1534;
reg   [17:0] ap_phi_reg_pp0_iter1_p_0914_4_3_i_i_reg_1534;
reg   [17:0] ap_phi_reg_pp0_iter2_p_0914_4_3_i_i_reg_1534;
reg   [17:0] ap_phi_reg_pp0_iter3_p_0914_4_3_i_i_reg_1534;
reg   [17:0] ap_phi_reg_pp0_iter4_p_0914_4_3_i_i_reg_1534;
reg   [17:0] ap_phi_reg_pp0_iter5_p_0914_4_3_i_i_reg_1534;
reg   [17:0] ap_phi_reg_pp0_iter6_p_0914_4_3_i_i_reg_1534;
reg   [17:0] ap_phi_reg_pp0_iter7_p_0914_4_3_i_i_reg_1534;
reg   [17:0] ap_phi_reg_pp0_iter8_p_0914_4_3_i_i_reg_1534;
reg   [17:0] ap_phi_reg_pp0_iter9_p_0914_4_3_i_i_reg_1534;
reg   [17:0] ap_phi_reg_pp0_iter10_p_0914_4_3_i_i_reg_1534;
wire   [10:0] ap_phi_reg_pp0_iter0_p_01063_2_3_i_i_reg_1545;
reg   [10:0] ap_phi_reg_pp0_iter1_p_01063_2_3_i_i_reg_1545;
reg   [10:0] ap_phi_reg_pp0_iter2_p_01063_2_3_i_i_reg_1545;
reg   [10:0] ap_phi_reg_pp0_iter3_p_01063_2_3_i_i_reg_1545;
reg   [10:0] ap_phi_reg_pp0_iter4_p_01063_2_3_i_i_reg_1545;
reg   [10:0] ap_phi_reg_pp0_iter5_p_01063_2_3_i_i_reg_1545;
reg   [10:0] ap_phi_reg_pp0_iter6_p_01063_2_3_i_i_reg_1545;
reg   [10:0] ap_phi_reg_pp0_iter7_p_01063_2_3_i_i_reg_1545;
reg   [10:0] ap_phi_reg_pp0_iter8_p_01063_2_3_i_i_reg_1545;
reg   [10:0] ap_phi_reg_pp0_iter9_p_01063_2_3_i_i_reg_1545;
reg   [10:0] ap_phi_reg_pp0_iter10_p_01063_2_3_i_i_reg_1545;
wire   [1:0] ap_phi_reg_pp0_iter0_p_01055_2_3_i_i_reg_1556;
reg   [1:0] ap_phi_reg_pp0_iter1_p_01055_2_3_i_i_reg_1556;
reg   [1:0] ap_phi_reg_pp0_iter2_p_01055_2_3_i_i_reg_1556;
reg   [1:0] ap_phi_reg_pp0_iter3_p_01055_2_3_i_i_reg_1556;
reg   [1:0] ap_phi_reg_pp0_iter4_p_01055_2_3_i_i_reg_1556;
reg   [1:0] ap_phi_reg_pp0_iter5_p_01055_2_3_i_i_reg_1556;
reg   [1:0] ap_phi_reg_pp0_iter6_p_01055_2_3_i_i_reg_1556;
reg   [1:0] ap_phi_reg_pp0_iter7_p_01055_2_3_i_i_reg_1556;
reg   [1:0] ap_phi_reg_pp0_iter8_p_01055_2_3_i_i_reg_1556;
reg   [1:0] ap_phi_reg_pp0_iter9_p_01055_2_3_i_i_reg_1556;
reg   [1:0] ap_phi_reg_pp0_iter10_p_01055_2_3_i_i_reg_1556;
reg   [17:0] ap_phi_mux_p_0820_4_4_i_i_phi_fu_1569_p4;
wire   [17:0] ap_phi_reg_pp0_iter10_p_0820_4_4_i_i_reg_1566;
wire    ap_block_pp0_stage5;
wire   [17:0] ap_phi_reg_pp0_iter0_p_0914_4_4_i_i_reg_1577;
reg   [17:0] ap_phi_reg_pp0_iter1_p_0914_4_4_i_i_reg_1577;
reg   [17:0] ap_phi_reg_pp0_iter2_p_0914_4_4_i_i_reg_1577;
reg   [17:0] ap_phi_reg_pp0_iter3_p_0914_4_4_i_i_reg_1577;
reg   [17:0] ap_phi_reg_pp0_iter4_p_0914_4_4_i_i_reg_1577;
reg   [17:0] ap_phi_reg_pp0_iter5_p_0914_4_4_i_i_reg_1577;
reg   [17:0] ap_phi_reg_pp0_iter6_p_0914_4_4_i_i_reg_1577;
reg   [17:0] ap_phi_reg_pp0_iter7_p_0914_4_4_i_i_reg_1577;
reg   [17:0] ap_phi_reg_pp0_iter8_p_0914_4_4_i_i_reg_1577;
reg   [17:0] ap_phi_reg_pp0_iter9_p_0914_4_4_i_i_reg_1577;
reg   [17:0] ap_phi_reg_pp0_iter10_p_0914_4_4_i_i_reg_1577;
wire   [10:0] ap_phi_reg_pp0_iter0_p_01063_2_4_i_i_reg_1588;
reg   [10:0] ap_phi_reg_pp0_iter1_p_01063_2_4_i_i_reg_1588;
reg   [10:0] ap_phi_reg_pp0_iter2_p_01063_2_4_i_i_reg_1588;
reg   [10:0] ap_phi_reg_pp0_iter3_p_01063_2_4_i_i_reg_1588;
reg   [10:0] ap_phi_reg_pp0_iter4_p_01063_2_4_i_i_reg_1588;
reg   [10:0] ap_phi_reg_pp0_iter5_p_01063_2_4_i_i_reg_1588;
reg   [10:0] ap_phi_reg_pp0_iter6_p_01063_2_4_i_i_reg_1588;
reg   [10:0] ap_phi_reg_pp0_iter7_p_01063_2_4_i_i_reg_1588;
reg   [10:0] ap_phi_reg_pp0_iter8_p_01063_2_4_i_i_reg_1588;
reg   [10:0] ap_phi_reg_pp0_iter9_p_01063_2_4_i_i_reg_1588;
reg   [10:0] ap_phi_reg_pp0_iter10_p_01063_2_4_i_i_reg_1588;
wire   [2:0] ap_phi_reg_pp0_iter0_p_01055_2_4_i_i_reg_1599;
reg   [2:0] ap_phi_reg_pp0_iter1_p_01055_2_4_i_i_reg_1599;
reg   [2:0] ap_phi_reg_pp0_iter2_p_01055_2_4_i_i_reg_1599;
reg   [2:0] ap_phi_reg_pp0_iter3_p_01055_2_4_i_i_reg_1599;
reg   [2:0] ap_phi_reg_pp0_iter4_p_01055_2_4_i_i_reg_1599;
reg   [2:0] ap_phi_reg_pp0_iter5_p_01055_2_4_i_i_reg_1599;
reg   [2:0] ap_phi_reg_pp0_iter6_p_01055_2_4_i_i_reg_1599;
reg   [2:0] ap_phi_reg_pp0_iter7_p_01055_2_4_i_i_reg_1599;
reg   [2:0] ap_phi_reg_pp0_iter8_p_01055_2_4_i_i_reg_1599;
reg   [2:0] ap_phi_reg_pp0_iter9_p_01055_2_4_i_i_reg_1599;
reg   [2:0] ap_phi_reg_pp0_iter10_p_01055_2_4_i_i_reg_1599;
wire   [17:0] ap_phi_reg_pp0_iter0_p_0914_4_5_i_i_reg_1609;
reg   [17:0] ap_phi_reg_pp0_iter1_p_0914_4_5_i_i_reg_1609;
reg   [17:0] ap_phi_reg_pp0_iter2_p_0914_4_5_i_i_reg_1609;
reg   [17:0] ap_phi_reg_pp0_iter3_p_0914_4_5_i_i_reg_1609;
reg   [17:0] ap_phi_reg_pp0_iter4_p_0914_4_5_i_i_reg_1609;
reg   [17:0] ap_phi_reg_pp0_iter5_p_0914_4_5_i_i_reg_1609;
reg   [17:0] ap_phi_reg_pp0_iter6_p_0914_4_5_i_i_reg_1609;
reg   [17:0] ap_phi_reg_pp0_iter7_p_0914_4_5_i_i_reg_1609;
reg   [17:0] ap_phi_reg_pp0_iter8_p_0914_4_5_i_i_reg_1609;
reg   [17:0] ap_phi_reg_pp0_iter9_p_0914_4_5_i_i_reg_1609;
reg   [17:0] ap_phi_reg_pp0_iter10_p_0914_4_5_i_i_reg_1609;
wire   [17:0] ap_phi_reg_pp0_iter0_p_0820_4_5_i_i_reg_1620;
reg   [17:0] ap_phi_reg_pp0_iter1_p_0820_4_5_i_i_reg_1620;
reg   [17:0] ap_phi_reg_pp0_iter2_p_0820_4_5_i_i_reg_1620;
reg   [17:0] ap_phi_reg_pp0_iter3_p_0820_4_5_i_i_reg_1620;
reg   [17:0] ap_phi_reg_pp0_iter4_p_0820_4_5_i_i_reg_1620;
reg   [17:0] ap_phi_reg_pp0_iter5_p_0820_4_5_i_i_reg_1620;
reg   [17:0] ap_phi_reg_pp0_iter6_p_0820_4_5_i_i_reg_1620;
reg   [17:0] ap_phi_reg_pp0_iter7_p_0820_4_5_i_i_reg_1620;
reg   [17:0] ap_phi_reg_pp0_iter8_p_0820_4_5_i_i_reg_1620;
reg   [17:0] ap_phi_reg_pp0_iter9_p_0820_4_5_i_i_reg_1620;
reg   [17:0] ap_phi_reg_pp0_iter10_p_0820_4_5_i_i_reg_1620;
wire   [10:0] ap_phi_reg_pp0_iter0_p_01063_2_5_i_i_reg_1631;
reg   [10:0] ap_phi_reg_pp0_iter1_p_01063_2_5_i_i_reg_1631;
reg   [10:0] ap_phi_reg_pp0_iter2_p_01063_2_5_i_i_reg_1631;
reg   [10:0] ap_phi_reg_pp0_iter3_p_01063_2_5_i_i_reg_1631;
reg   [10:0] ap_phi_reg_pp0_iter4_p_01063_2_5_i_i_reg_1631;
reg   [10:0] ap_phi_reg_pp0_iter5_p_01063_2_5_i_i_reg_1631;
reg   [10:0] ap_phi_reg_pp0_iter6_p_01063_2_5_i_i_reg_1631;
reg   [10:0] ap_phi_reg_pp0_iter7_p_01063_2_5_i_i_reg_1631;
reg   [10:0] ap_phi_reg_pp0_iter8_p_01063_2_5_i_i_reg_1631;
reg   [10:0] ap_phi_reg_pp0_iter9_p_01063_2_5_i_i_reg_1631;
reg   [10:0] ap_phi_reg_pp0_iter10_p_01063_2_5_i_i_reg_1631;
wire   [2:0] ap_phi_reg_pp0_iter0_p_01055_2_5_i_i_reg_1642;
reg   [2:0] ap_phi_reg_pp0_iter1_p_01055_2_5_i_i_reg_1642;
reg   [2:0] ap_phi_reg_pp0_iter2_p_01055_2_5_i_i_reg_1642;
reg   [2:0] ap_phi_reg_pp0_iter3_p_01055_2_5_i_i_reg_1642;
reg   [2:0] ap_phi_reg_pp0_iter4_p_01055_2_5_i_i_reg_1642;
reg   [2:0] ap_phi_reg_pp0_iter5_p_01055_2_5_i_i_reg_1642;
reg   [2:0] ap_phi_reg_pp0_iter6_p_01055_2_5_i_i_reg_1642;
reg   [2:0] ap_phi_reg_pp0_iter7_p_01055_2_5_i_i_reg_1642;
reg   [2:0] ap_phi_reg_pp0_iter8_p_01055_2_5_i_i_reg_1642;
reg   [2:0] ap_phi_reg_pp0_iter9_p_01055_2_5_i_i_reg_1642;
reg   [2:0] ap_phi_reg_pp0_iter10_p_01055_2_5_i_i_reg_1642;
reg   [17:0] ap_phi_mux_p_0914_4_6_i_i_phi_fu_1656_p4;
wire   [17:0] ap_phi_reg_pp0_iter0_p_0914_4_6_i_i_reg_1653;
reg   [17:0] ap_phi_reg_pp0_iter1_p_0914_4_6_i_i_reg_1653;
reg   [17:0] ap_phi_reg_pp0_iter2_p_0914_4_6_i_i_reg_1653;
reg   [17:0] ap_phi_reg_pp0_iter3_p_0914_4_6_i_i_reg_1653;
reg   [17:0] ap_phi_reg_pp0_iter4_p_0914_4_6_i_i_reg_1653;
reg   [17:0] ap_phi_reg_pp0_iter5_p_0914_4_6_i_i_reg_1653;
reg   [17:0] ap_phi_reg_pp0_iter6_p_0914_4_6_i_i_reg_1653;
reg   [17:0] ap_phi_reg_pp0_iter7_p_0914_4_6_i_i_reg_1653;
reg   [17:0] ap_phi_reg_pp0_iter8_p_0914_4_6_i_i_reg_1653;
reg   [17:0] ap_phi_reg_pp0_iter9_p_0914_4_6_i_i_reg_1653;
reg   [17:0] ap_phi_reg_pp0_iter10_p_0914_4_6_i_i_reg_1653;
wire    ap_block_pp0_stage8;
reg   [17:0] ap_phi_mux_p_0820_4_6_i_i_phi_fu_1667_p4;
wire   [17:0] ap_phi_reg_pp0_iter0_p_0820_4_6_i_i_reg_1664;
reg   [17:0] ap_phi_reg_pp0_iter1_p_0820_4_6_i_i_reg_1664;
reg   [17:0] ap_phi_reg_pp0_iter2_p_0820_4_6_i_i_reg_1664;
reg   [17:0] ap_phi_reg_pp0_iter3_p_0820_4_6_i_i_reg_1664;
reg   [17:0] ap_phi_reg_pp0_iter4_p_0820_4_6_i_i_reg_1664;
reg   [17:0] ap_phi_reg_pp0_iter5_p_0820_4_6_i_i_reg_1664;
reg   [17:0] ap_phi_reg_pp0_iter6_p_0820_4_6_i_i_reg_1664;
reg   [17:0] ap_phi_reg_pp0_iter7_p_0820_4_6_i_i_reg_1664;
reg   [17:0] ap_phi_reg_pp0_iter8_p_0820_4_6_i_i_reg_1664;
reg   [17:0] ap_phi_reg_pp0_iter9_p_0820_4_6_i_i_reg_1664;
reg   [17:0] ap_phi_reg_pp0_iter10_p_0820_4_6_i_i_reg_1664;
reg   [10:0] ap_phi_mux_p_01063_2_6_i_i_phi_fu_1678_p4;
wire   [10:0] ap_phi_reg_pp0_iter0_p_01063_2_6_i_i_reg_1675;
reg   [10:0] ap_phi_reg_pp0_iter1_p_01063_2_6_i_i_reg_1675;
reg   [10:0] ap_phi_reg_pp0_iter2_p_01063_2_6_i_i_reg_1675;
reg   [10:0] ap_phi_reg_pp0_iter3_p_01063_2_6_i_i_reg_1675;
reg   [10:0] ap_phi_reg_pp0_iter4_p_01063_2_6_i_i_reg_1675;
reg   [10:0] ap_phi_reg_pp0_iter5_p_01063_2_6_i_i_reg_1675;
reg   [10:0] ap_phi_reg_pp0_iter6_p_01063_2_6_i_i_reg_1675;
reg   [10:0] ap_phi_reg_pp0_iter7_p_01063_2_6_i_i_reg_1675;
reg   [10:0] ap_phi_reg_pp0_iter8_p_01063_2_6_i_i_reg_1675;
reg   [10:0] ap_phi_reg_pp0_iter9_p_01063_2_6_i_i_reg_1675;
reg   [10:0] ap_phi_reg_pp0_iter10_p_01063_2_6_i_i_reg_1675;
wire   [2:0] ap_phi_reg_pp0_iter0_p_01055_2_6_i_i_reg_1686;
reg   [2:0] ap_phi_reg_pp0_iter1_p_01055_2_6_i_i_reg_1686;
reg   [2:0] ap_phi_reg_pp0_iter2_p_01055_2_6_i_i_reg_1686;
reg   [2:0] ap_phi_reg_pp0_iter3_p_01055_2_6_i_i_reg_1686;
reg   [2:0] ap_phi_reg_pp0_iter4_p_01055_2_6_i_i_reg_1686;
reg   [2:0] ap_phi_reg_pp0_iter5_p_01055_2_6_i_i_reg_1686;
reg   [2:0] ap_phi_reg_pp0_iter6_p_01055_2_6_i_i_reg_1686;
reg   [2:0] ap_phi_reg_pp0_iter7_p_01055_2_6_i_i_reg_1686;
reg   [2:0] ap_phi_reg_pp0_iter8_p_01055_2_6_i_i_reg_1686;
reg   [2:0] ap_phi_reg_pp0_iter9_p_01055_2_6_i_i_reg_1686;
reg   [2:0] ap_phi_reg_pp0_iter10_p_01055_2_6_i_i_reg_1686;
reg   [17:0] ap_phi_mux_p_0914_4_7_i_i_phi_fu_1700_p4;
wire   [17:0] ap_phi_reg_pp0_iter10_p_0914_4_7_i_i_reg_1697;
wire    ap_block_pp0_stage9;
reg   [17:0] ap_phi_mux_p_0820_4_7_i_i_phi_fu_1711_p4;
wire   [17:0] ap_phi_reg_pp0_iter10_p_0820_4_7_i_i_reg_1708;
wire   [10:0] ap_phi_reg_pp0_iter0_p_01063_2_7_i_i_reg_1719;
reg   [10:0] ap_phi_reg_pp0_iter1_p_01063_2_7_i_i_reg_1719;
reg   [10:0] ap_phi_reg_pp0_iter2_p_01063_2_7_i_i_reg_1719;
reg   [10:0] ap_phi_reg_pp0_iter3_p_01063_2_7_i_i_reg_1719;
reg   [10:0] ap_phi_reg_pp0_iter4_p_01063_2_7_i_i_reg_1719;
reg   [10:0] ap_phi_reg_pp0_iter5_p_01063_2_7_i_i_reg_1719;
reg   [10:0] ap_phi_reg_pp0_iter6_p_01063_2_7_i_i_reg_1719;
reg   [10:0] ap_phi_reg_pp0_iter7_p_01063_2_7_i_i_reg_1719;
reg   [10:0] ap_phi_reg_pp0_iter8_p_01063_2_7_i_i_reg_1719;
reg   [10:0] ap_phi_reg_pp0_iter9_p_01063_2_7_i_i_reg_1719;
reg   [10:0] ap_phi_reg_pp0_iter10_p_01063_2_7_i_i_reg_1719;
wire   [2:0] ap_phi_reg_pp0_iter0_p_01055_2_7_i_i_reg_1730;
reg   [2:0] ap_phi_reg_pp0_iter1_p_01055_2_7_i_i_reg_1730;
reg   [2:0] ap_phi_reg_pp0_iter2_p_01055_2_7_i_i_reg_1730;
reg   [2:0] ap_phi_reg_pp0_iter3_p_01055_2_7_i_i_reg_1730;
reg   [2:0] ap_phi_reg_pp0_iter4_p_01055_2_7_i_i_reg_1730;
reg   [2:0] ap_phi_reg_pp0_iter5_p_01055_2_7_i_i_reg_1730;
reg   [2:0] ap_phi_reg_pp0_iter6_p_01055_2_7_i_i_reg_1730;
reg   [2:0] ap_phi_reg_pp0_iter7_p_01055_2_7_i_i_reg_1730;
reg   [2:0] ap_phi_reg_pp0_iter8_p_01055_2_7_i_i_reg_1730;
reg   [2:0] ap_phi_reg_pp0_iter9_p_01055_2_7_i_i_reg_1730;
reg   [2:0] ap_phi_reg_pp0_iter10_p_01055_2_7_i_i_reg_1730;
reg   [17:0] ap_phi_mux_p_0820_4_8_i_i_phi_fu_1743_p4;
wire   [17:0] ap_phi_reg_pp0_iter10_p_0820_4_8_i_i_reg_1740;
wire    ap_block_pp0_stage10;
wire   [17:0] ap_phi_reg_pp0_iter0_p_0914_4_8_i_i_reg_1751;
reg   [17:0] ap_phi_reg_pp0_iter1_p_0914_4_8_i_i_reg_1751;
reg   [17:0] ap_phi_reg_pp0_iter2_p_0914_4_8_i_i_reg_1751;
reg   [17:0] ap_phi_reg_pp0_iter3_p_0914_4_8_i_i_reg_1751;
reg   [17:0] ap_phi_reg_pp0_iter4_p_0914_4_8_i_i_reg_1751;
reg   [17:0] ap_phi_reg_pp0_iter5_p_0914_4_8_i_i_reg_1751;
reg   [17:0] ap_phi_reg_pp0_iter6_p_0914_4_8_i_i_reg_1751;
reg   [17:0] ap_phi_reg_pp0_iter7_p_0914_4_8_i_i_reg_1751;
reg   [17:0] ap_phi_reg_pp0_iter8_p_0914_4_8_i_i_reg_1751;
reg   [17:0] ap_phi_reg_pp0_iter9_p_0914_4_8_i_i_reg_1751;
reg   [17:0] ap_phi_reg_pp0_iter10_p_0914_4_8_i_i_reg_1751;
wire   [10:0] ap_phi_reg_pp0_iter0_p_01063_2_8_i_i_reg_1762;
reg   [10:0] ap_phi_reg_pp0_iter1_p_01063_2_8_i_i_reg_1762;
reg   [10:0] ap_phi_reg_pp0_iter2_p_01063_2_8_i_i_reg_1762;
reg   [10:0] ap_phi_reg_pp0_iter3_p_01063_2_8_i_i_reg_1762;
reg   [10:0] ap_phi_reg_pp0_iter4_p_01063_2_8_i_i_reg_1762;
reg   [10:0] ap_phi_reg_pp0_iter5_p_01063_2_8_i_i_reg_1762;
reg   [10:0] ap_phi_reg_pp0_iter6_p_01063_2_8_i_i_reg_1762;
reg   [10:0] ap_phi_reg_pp0_iter7_p_01063_2_8_i_i_reg_1762;
reg   [10:0] ap_phi_reg_pp0_iter8_p_01063_2_8_i_i_reg_1762;
reg   [10:0] ap_phi_reg_pp0_iter9_p_01063_2_8_i_i_reg_1762;
reg   [10:0] ap_phi_reg_pp0_iter10_p_01063_2_8_i_i_reg_1762;
wire   [3:0] ap_phi_reg_pp0_iter0_p_01055_2_8_i_i_reg_1773;
reg   [3:0] ap_phi_reg_pp0_iter1_p_01055_2_8_i_i_reg_1773;
reg   [3:0] ap_phi_reg_pp0_iter2_p_01055_2_8_i_i_reg_1773;
reg   [3:0] ap_phi_reg_pp0_iter3_p_01055_2_8_i_i_reg_1773;
reg   [3:0] ap_phi_reg_pp0_iter4_p_01055_2_8_i_i_reg_1773;
reg   [3:0] ap_phi_reg_pp0_iter5_p_01055_2_8_i_i_reg_1773;
reg   [3:0] ap_phi_reg_pp0_iter6_p_01055_2_8_i_i_reg_1773;
reg   [3:0] ap_phi_reg_pp0_iter7_p_01055_2_8_i_i_reg_1773;
reg   [3:0] ap_phi_reg_pp0_iter8_p_01055_2_8_i_i_reg_1773;
reg   [3:0] ap_phi_reg_pp0_iter9_p_01055_2_8_i_i_reg_1773;
reg   [3:0] ap_phi_reg_pp0_iter10_p_01055_2_8_i_i_reg_1773;
reg   [17:0] ap_phi_mux_p_0820_4_9_i_i_phi_fu_1786_p4;
wire   [17:0] ap_phi_reg_pp0_iter10_p_0820_4_9_i_i_reg_1783;
wire    ap_block_pp0_stage11;
wire   [17:0] ap_phi_reg_pp0_iter0_p_0914_4_9_i_i_reg_1794;
reg   [17:0] ap_phi_reg_pp0_iter1_p_0914_4_9_i_i_reg_1794;
reg   [17:0] ap_phi_reg_pp0_iter2_p_0914_4_9_i_i_reg_1794;
reg   [17:0] ap_phi_reg_pp0_iter3_p_0914_4_9_i_i_reg_1794;
reg   [17:0] ap_phi_reg_pp0_iter4_p_0914_4_9_i_i_reg_1794;
reg   [17:0] ap_phi_reg_pp0_iter5_p_0914_4_9_i_i_reg_1794;
reg   [17:0] ap_phi_reg_pp0_iter6_p_0914_4_9_i_i_reg_1794;
reg   [17:0] ap_phi_reg_pp0_iter7_p_0914_4_9_i_i_reg_1794;
reg   [17:0] ap_phi_reg_pp0_iter8_p_0914_4_9_i_i_reg_1794;
reg   [17:0] ap_phi_reg_pp0_iter9_p_0914_4_9_i_i_reg_1794;
reg   [17:0] ap_phi_reg_pp0_iter10_p_0914_4_9_i_i_reg_1794;
wire   [10:0] ap_phi_reg_pp0_iter0_p_01063_2_9_i_i_reg_1805;
reg   [10:0] ap_phi_reg_pp0_iter1_p_01063_2_9_i_i_reg_1805;
reg   [10:0] ap_phi_reg_pp0_iter2_p_01063_2_9_i_i_reg_1805;
reg   [10:0] ap_phi_reg_pp0_iter3_p_01063_2_9_i_i_reg_1805;
reg   [10:0] ap_phi_reg_pp0_iter4_p_01063_2_9_i_i_reg_1805;
reg   [10:0] ap_phi_reg_pp0_iter5_p_01063_2_9_i_i_reg_1805;
reg   [10:0] ap_phi_reg_pp0_iter6_p_01063_2_9_i_i_reg_1805;
reg   [10:0] ap_phi_reg_pp0_iter7_p_01063_2_9_i_i_reg_1805;
reg   [10:0] ap_phi_reg_pp0_iter8_p_01063_2_9_i_i_reg_1805;
reg   [10:0] ap_phi_reg_pp0_iter9_p_01063_2_9_i_i_reg_1805;
reg   [10:0] ap_phi_reg_pp0_iter10_p_01063_2_9_i_i_reg_1805;
wire   [3:0] ap_phi_reg_pp0_iter0_p_01055_2_9_i_i_reg_1816;
reg   [3:0] ap_phi_reg_pp0_iter1_p_01055_2_9_i_i_reg_1816;
reg   [3:0] ap_phi_reg_pp0_iter2_p_01055_2_9_i_i_reg_1816;
reg   [3:0] ap_phi_reg_pp0_iter3_p_01055_2_9_i_i_reg_1816;
reg   [3:0] ap_phi_reg_pp0_iter4_p_01055_2_9_i_i_reg_1816;
reg   [3:0] ap_phi_reg_pp0_iter5_p_01055_2_9_i_i_reg_1816;
reg   [3:0] ap_phi_reg_pp0_iter6_p_01055_2_9_i_i_reg_1816;
reg   [3:0] ap_phi_reg_pp0_iter7_p_01055_2_9_i_i_reg_1816;
reg   [3:0] ap_phi_reg_pp0_iter8_p_01055_2_9_i_i_reg_1816;
reg   [3:0] ap_phi_reg_pp0_iter9_p_01055_2_9_i_i_reg_1816;
reg   [3:0] ap_phi_reg_pp0_iter10_p_01055_2_9_i_i_reg_1816;
wire   [17:0] ap_phi_reg_pp0_iter0_p_0914_4_i_i_reg_1827;
reg   [17:0] ap_phi_reg_pp0_iter1_p_0914_4_i_i_reg_1827;
reg   [17:0] ap_phi_reg_pp0_iter2_p_0914_4_i_i_reg_1827;
reg   [17:0] ap_phi_reg_pp0_iter3_p_0914_4_i_i_reg_1827;
reg   [17:0] ap_phi_reg_pp0_iter4_p_0914_4_i_i_reg_1827;
reg   [17:0] ap_phi_reg_pp0_iter5_p_0914_4_i_i_reg_1827;
reg   [17:0] ap_phi_reg_pp0_iter6_p_0914_4_i_i_reg_1827;
reg   [17:0] ap_phi_reg_pp0_iter7_p_0914_4_i_i_reg_1827;
reg   [17:0] ap_phi_reg_pp0_iter8_p_0914_4_i_i_reg_1827;
reg   [17:0] ap_phi_reg_pp0_iter9_p_0914_4_i_i_reg_1827;
reg   [17:0] ap_phi_reg_pp0_iter10_p_0914_4_i_i_reg_1827;
wire   [17:0] ap_phi_reg_pp0_iter0_p_0820_4_i_i_reg_1838;
reg   [17:0] ap_phi_reg_pp0_iter1_p_0820_4_i_i_reg_1838;
reg   [17:0] ap_phi_reg_pp0_iter2_p_0820_4_i_i_reg_1838;
reg   [17:0] ap_phi_reg_pp0_iter3_p_0820_4_i_i_reg_1838;
reg   [17:0] ap_phi_reg_pp0_iter4_p_0820_4_i_i_reg_1838;
reg   [17:0] ap_phi_reg_pp0_iter5_p_0820_4_i_i_reg_1838;
reg   [17:0] ap_phi_reg_pp0_iter6_p_0820_4_i_i_reg_1838;
reg   [17:0] ap_phi_reg_pp0_iter7_p_0820_4_i_i_reg_1838;
reg   [17:0] ap_phi_reg_pp0_iter8_p_0820_4_i_i_reg_1838;
reg   [17:0] ap_phi_reg_pp0_iter9_p_0820_4_i_i_reg_1838;
reg   [17:0] ap_phi_reg_pp0_iter10_p_0820_4_i_i_reg_1838;
wire   [10:0] ap_phi_reg_pp0_iter0_p_01063_2_i_i_reg_1849;
reg   [10:0] ap_phi_reg_pp0_iter1_p_01063_2_i_i_reg_1849;
reg   [10:0] ap_phi_reg_pp0_iter2_p_01063_2_i_i_reg_1849;
reg   [10:0] ap_phi_reg_pp0_iter3_p_01063_2_i_i_reg_1849;
reg   [10:0] ap_phi_reg_pp0_iter4_p_01063_2_i_i_reg_1849;
reg   [10:0] ap_phi_reg_pp0_iter5_p_01063_2_i_i_reg_1849;
reg   [10:0] ap_phi_reg_pp0_iter6_p_01063_2_i_i_reg_1849;
reg   [10:0] ap_phi_reg_pp0_iter7_p_01063_2_i_i_reg_1849;
reg   [10:0] ap_phi_reg_pp0_iter8_p_01063_2_i_i_reg_1849;
reg   [10:0] ap_phi_reg_pp0_iter9_p_01063_2_i_i_reg_1849;
reg   [10:0] ap_phi_reg_pp0_iter10_p_01063_2_i_i_reg_1849;
wire   [3:0] ap_phi_reg_pp0_iter0_p_01055_2_i_i_reg_1860;
reg   [3:0] ap_phi_reg_pp0_iter1_p_01055_2_i_i_reg_1860;
reg   [3:0] ap_phi_reg_pp0_iter2_p_01055_2_i_i_reg_1860;
reg   [3:0] ap_phi_reg_pp0_iter3_p_01055_2_i_i_reg_1860;
reg   [3:0] ap_phi_reg_pp0_iter4_p_01055_2_i_i_reg_1860;
reg   [3:0] ap_phi_reg_pp0_iter5_p_01055_2_i_i_reg_1860;
reg   [3:0] ap_phi_reg_pp0_iter6_p_01055_2_i_i_reg_1860;
reg   [3:0] ap_phi_reg_pp0_iter7_p_01055_2_i_i_reg_1860;
reg   [3:0] ap_phi_reg_pp0_iter8_p_01055_2_i_i_reg_1860;
reg   [3:0] ap_phi_reg_pp0_iter9_p_01055_2_i_i_reg_1860;
reg   [3:0] ap_phi_reg_pp0_iter10_p_01055_2_i_i_reg_1860;
reg   [17:0] ap_phi_mux_p_0914_4_10_i_i_phi_fu_1874_p4;
wire   [17:0] ap_phi_reg_pp0_iter0_p_0914_4_10_i_i_reg_1871;
reg   [17:0] ap_phi_reg_pp0_iter1_p_0914_4_10_i_i_reg_1871;
reg   [17:0] ap_phi_reg_pp0_iter2_p_0914_4_10_i_i_reg_1871;
reg   [17:0] ap_phi_reg_pp0_iter3_p_0914_4_10_i_i_reg_1871;
reg   [17:0] ap_phi_reg_pp0_iter4_p_0914_4_10_i_i_reg_1871;
reg   [17:0] ap_phi_reg_pp0_iter5_p_0914_4_10_i_i_reg_1871;
reg   [17:0] ap_phi_reg_pp0_iter6_p_0914_4_10_i_i_reg_1871;
reg   [17:0] ap_phi_reg_pp0_iter7_p_0914_4_10_i_i_reg_1871;
reg   [17:0] ap_phi_reg_pp0_iter8_p_0914_4_10_i_i_reg_1871;
reg   [17:0] ap_phi_reg_pp0_iter9_p_0914_4_10_i_i_reg_1871;
reg   [17:0] ap_phi_reg_pp0_iter10_p_0914_4_10_i_i_reg_1871;
wire    ap_block_pp0_stage14;
reg   [17:0] ap_phi_mux_p_0820_4_10_i_i_phi_fu_1885_p4;
wire   [17:0] ap_phi_reg_pp0_iter0_p_0820_4_10_i_i_reg_1882;
reg   [17:0] ap_phi_reg_pp0_iter1_p_0820_4_10_i_i_reg_1882;
reg   [17:0] ap_phi_reg_pp0_iter2_p_0820_4_10_i_i_reg_1882;
reg   [17:0] ap_phi_reg_pp0_iter3_p_0820_4_10_i_i_reg_1882;
reg   [17:0] ap_phi_reg_pp0_iter4_p_0820_4_10_i_i_reg_1882;
reg   [17:0] ap_phi_reg_pp0_iter5_p_0820_4_10_i_i_reg_1882;
reg   [17:0] ap_phi_reg_pp0_iter6_p_0820_4_10_i_i_reg_1882;
reg   [17:0] ap_phi_reg_pp0_iter7_p_0820_4_10_i_i_reg_1882;
reg   [17:0] ap_phi_reg_pp0_iter8_p_0820_4_10_i_i_reg_1882;
reg   [17:0] ap_phi_reg_pp0_iter9_p_0820_4_10_i_i_reg_1882;
reg   [17:0] ap_phi_reg_pp0_iter10_p_0820_4_10_i_i_reg_1882;
reg   [10:0] ap_phi_mux_p_01063_2_10_i_i_phi_fu_1896_p4;
wire   [10:0] ap_phi_reg_pp0_iter0_p_01063_2_10_i_i_reg_1893;
reg   [10:0] ap_phi_reg_pp0_iter1_p_01063_2_10_i_i_reg_1893;
reg   [10:0] ap_phi_reg_pp0_iter2_p_01063_2_10_i_i_reg_1893;
reg   [10:0] ap_phi_reg_pp0_iter3_p_01063_2_10_i_i_reg_1893;
reg   [10:0] ap_phi_reg_pp0_iter4_p_01063_2_10_i_i_reg_1893;
reg   [10:0] ap_phi_reg_pp0_iter5_p_01063_2_10_i_i_reg_1893;
reg   [10:0] ap_phi_reg_pp0_iter6_p_01063_2_10_i_i_reg_1893;
reg   [10:0] ap_phi_reg_pp0_iter7_p_01063_2_10_i_i_reg_1893;
reg   [10:0] ap_phi_reg_pp0_iter8_p_01063_2_10_i_i_reg_1893;
reg   [10:0] ap_phi_reg_pp0_iter9_p_01063_2_10_i_i_reg_1893;
reg   [10:0] ap_phi_reg_pp0_iter10_p_01063_2_10_i_i_reg_1893;
wire   [3:0] ap_phi_reg_pp0_iter0_p_01055_2_10_i_i_reg_1904;
reg   [3:0] ap_phi_reg_pp0_iter1_p_01055_2_10_i_i_reg_1904;
reg   [3:0] ap_phi_reg_pp0_iter2_p_01055_2_10_i_i_reg_1904;
reg   [3:0] ap_phi_reg_pp0_iter3_p_01055_2_10_i_i_reg_1904;
reg   [3:0] ap_phi_reg_pp0_iter4_p_01055_2_10_i_i_reg_1904;
reg   [3:0] ap_phi_reg_pp0_iter5_p_01055_2_10_i_i_reg_1904;
reg   [3:0] ap_phi_reg_pp0_iter6_p_01055_2_10_i_i_reg_1904;
reg   [3:0] ap_phi_reg_pp0_iter7_p_01055_2_10_i_i_reg_1904;
reg   [3:0] ap_phi_reg_pp0_iter8_p_01055_2_10_i_i_reg_1904;
reg   [3:0] ap_phi_reg_pp0_iter9_p_01055_2_10_i_i_reg_1904;
reg   [3:0] ap_phi_reg_pp0_iter10_p_01055_2_10_i_i_reg_1904;
reg   [17:0] ap_phi_mux_p_0914_4_11_i_i_phi_fu_1918_p4;
wire   [17:0] ap_phi_reg_pp0_iter10_p_0914_4_11_i_i_reg_1915;
wire    ap_block_pp0_stage15;
reg   [17:0] ap_phi_mux_p_0820_4_11_i_i_phi_fu_1929_p4;
wire   [17:0] ap_phi_reg_pp0_iter10_p_0820_4_11_i_i_reg_1926;
wire   [10:0] ap_phi_reg_pp0_iter0_p_01063_2_11_i_i_reg_1937;
reg   [10:0] ap_phi_reg_pp0_iter1_p_01063_2_11_i_i_reg_1937;
reg   [10:0] ap_phi_reg_pp0_iter2_p_01063_2_11_i_i_reg_1937;
reg   [10:0] ap_phi_reg_pp0_iter3_p_01063_2_11_i_i_reg_1937;
reg   [10:0] ap_phi_reg_pp0_iter4_p_01063_2_11_i_i_reg_1937;
reg   [10:0] ap_phi_reg_pp0_iter5_p_01063_2_11_i_i_reg_1937;
reg   [10:0] ap_phi_reg_pp0_iter6_p_01063_2_11_i_i_reg_1937;
reg   [10:0] ap_phi_reg_pp0_iter7_p_01063_2_11_i_i_reg_1937;
reg   [10:0] ap_phi_reg_pp0_iter8_p_01063_2_11_i_i_reg_1937;
reg   [10:0] ap_phi_reg_pp0_iter9_p_01063_2_11_i_i_reg_1937;
reg   [10:0] ap_phi_reg_pp0_iter10_p_01063_2_11_i_i_reg_1937;
wire   [3:0] ap_phi_reg_pp0_iter0_p_01055_2_11_i_i_reg_1948;
reg   [3:0] ap_phi_reg_pp0_iter1_p_01055_2_11_i_i_reg_1948;
reg   [3:0] ap_phi_reg_pp0_iter2_p_01055_2_11_i_i_reg_1948;
reg   [3:0] ap_phi_reg_pp0_iter3_p_01055_2_11_i_i_reg_1948;
reg   [3:0] ap_phi_reg_pp0_iter4_p_01055_2_11_i_i_reg_1948;
reg   [3:0] ap_phi_reg_pp0_iter5_p_01055_2_11_i_i_reg_1948;
reg   [3:0] ap_phi_reg_pp0_iter6_p_01055_2_11_i_i_reg_1948;
reg   [3:0] ap_phi_reg_pp0_iter7_p_01055_2_11_i_i_reg_1948;
reg   [3:0] ap_phi_reg_pp0_iter8_p_01055_2_11_i_i_reg_1948;
reg   [3:0] ap_phi_reg_pp0_iter9_p_01055_2_11_i_i_reg_1948;
reg   [3:0] ap_phi_reg_pp0_iter10_p_01055_2_11_i_i_reg_1948;
reg   [17:0] ap_phi_mux_p_0820_4_12_i_i_phi_fu_1962_p4;
wire   [17:0] ap_phi_reg_pp0_iter10_p_0820_4_12_i_i_reg_1959;
wire    ap_block_pp0_stage16;
wire   [17:0] ap_phi_reg_pp0_iter0_p_0914_4_12_i_i_reg_1970;
reg   [17:0] ap_phi_reg_pp0_iter1_p_0914_4_12_i_i_reg_1970;
reg   [17:0] ap_phi_reg_pp0_iter2_p_0914_4_12_i_i_reg_1970;
reg   [17:0] ap_phi_reg_pp0_iter3_p_0914_4_12_i_i_reg_1970;
reg   [17:0] ap_phi_reg_pp0_iter4_p_0914_4_12_i_i_reg_1970;
reg   [17:0] ap_phi_reg_pp0_iter5_p_0914_4_12_i_i_reg_1970;
reg   [17:0] ap_phi_reg_pp0_iter6_p_0914_4_12_i_i_reg_1970;
reg   [17:0] ap_phi_reg_pp0_iter7_p_0914_4_12_i_i_reg_1970;
reg   [17:0] ap_phi_reg_pp0_iter8_p_0914_4_12_i_i_reg_1970;
reg   [17:0] ap_phi_reg_pp0_iter9_p_0914_4_12_i_i_reg_1970;
reg   [17:0] ap_phi_reg_pp0_iter10_p_0914_4_12_i_i_reg_1970;
wire   [10:0] ap_phi_reg_pp0_iter0_p_01063_2_12_i_i_reg_1980;
reg   [10:0] ap_phi_reg_pp0_iter1_p_01063_2_12_i_i_reg_1980;
reg   [10:0] ap_phi_reg_pp0_iter2_p_01063_2_12_i_i_reg_1980;
reg   [10:0] ap_phi_reg_pp0_iter3_p_01063_2_12_i_i_reg_1980;
reg   [10:0] ap_phi_reg_pp0_iter4_p_01063_2_12_i_i_reg_1980;
reg   [10:0] ap_phi_reg_pp0_iter5_p_01063_2_12_i_i_reg_1980;
reg   [10:0] ap_phi_reg_pp0_iter6_p_01063_2_12_i_i_reg_1980;
reg   [10:0] ap_phi_reg_pp0_iter7_p_01063_2_12_i_i_reg_1980;
reg   [10:0] ap_phi_reg_pp0_iter8_p_01063_2_12_i_i_reg_1980;
reg   [10:0] ap_phi_reg_pp0_iter9_p_01063_2_12_i_i_reg_1980;
reg   [10:0] ap_phi_reg_pp0_iter10_p_01063_2_12_i_i_reg_1980;
wire   [3:0] ap_phi_reg_pp0_iter0_p_01055_2_12_i_i_reg_1991;
reg   [3:0] ap_phi_reg_pp0_iter1_p_01055_2_12_i_i_reg_1991;
reg   [3:0] ap_phi_reg_pp0_iter2_p_01055_2_12_i_i_reg_1991;
reg   [3:0] ap_phi_reg_pp0_iter3_p_01055_2_12_i_i_reg_1991;
reg   [3:0] ap_phi_reg_pp0_iter4_p_01055_2_12_i_i_reg_1991;
reg   [3:0] ap_phi_reg_pp0_iter5_p_01055_2_12_i_i_reg_1991;
reg   [3:0] ap_phi_reg_pp0_iter6_p_01055_2_12_i_i_reg_1991;
reg   [3:0] ap_phi_reg_pp0_iter7_p_01055_2_12_i_i_reg_1991;
reg   [3:0] ap_phi_reg_pp0_iter8_p_01055_2_12_i_i_reg_1991;
reg   [3:0] ap_phi_reg_pp0_iter9_p_01055_2_12_i_i_reg_1991;
reg   [3:0] ap_phi_reg_pp0_iter10_p_01055_2_12_i_i_reg_1991;
reg   [17:0] ap_phi_mux_p_0914_4_13_i_i_phi_fu_2005_p4;
wire   [17:0] ap_phi_reg_pp0_iter10_p_0914_4_13_i_i_reg_2002;
wire    ap_block_pp0_stage17;
wire   [17:0] p_Val2_22_13_i_i_fu_6869_p3;
reg   [17:0] ap_phi_mux_p_0820_4_13_i_i_phi_fu_2016_p4;
wire   [17:0] ap_phi_reg_pp0_iter10_p_0820_4_13_i_i_reg_2013;
wire   [10:0] ap_phi_reg_pp0_iter0_p_01063_2_13_i_i_reg_2024;
reg   [10:0] ap_phi_reg_pp0_iter1_p_01063_2_13_i_i_reg_2024;
reg   [10:0] ap_phi_reg_pp0_iter2_p_01063_2_13_i_i_reg_2024;
reg   [10:0] ap_phi_reg_pp0_iter3_p_01063_2_13_i_i_reg_2024;
reg   [10:0] ap_phi_reg_pp0_iter4_p_01063_2_13_i_i_reg_2024;
reg   [10:0] ap_phi_reg_pp0_iter5_p_01063_2_13_i_i_reg_2024;
reg   [10:0] ap_phi_reg_pp0_iter6_p_01063_2_13_i_i_reg_2024;
reg   [10:0] ap_phi_reg_pp0_iter7_p_01063_2_13_i_i_reg_2024;
reg   [10:0] ap_phi_reg_pp0_iter8_p_01063_2_13_i_i_reg_2024;
reg   [10:0] ap_phi_reg_pp0_iter9_p_01063_2_13_i_i_reg_2024;
reg   [10:0] ap_phi_reg_pp0_iter10_p_01063_2_13_i_i_reg_2024;
reg   [10:0] ap_phi_reg_pp0_iter11_p_01063_2_13_i_i_reg_2024;
wire   [3:0] ap_phi_reg_pp0_iter0_p_01055_2_13_i_i_reg_2034;
reg   [3:0] ap_phi_reg_pp0_iter1_p_01055_2_13_i_i_reg_2034;
reg   [3:0] ap_phi_reg_pp0_iter2_p_01055_2_13_i_i_reg_2034;
reg   [3:0] ap_phi_reg_pp0_iter3_p_01055_2_13_i_i_reg_2034;
reg   [3:0] ap_phi_reg_pp0_iter4_p_01055_2_13_i_i_reg_2034;
reg   [3:0] ap_phi_reg_pp0_iter5_p_01055_2_13_i_i_reg_2034;
reg   [3:0] ap_phi_reg_pp0_iter6_p_01055_2_13_i_i_reg_2034;
reg   [3:0] ap_phi_reg_pp0_iter7_p_01055_2_13_i_i_reg_2034;
reg   [3:0] ap_phi_reg_pp0_iter8_p_01055_2_13_i_i_reg_2034;
reg   [3:0] ap_phi_reg_pp0_iter9_p_01055_2_13_i_i_reg_2034;
reg   [3:0] ap_phi_reg_pp0_iter10_p_01055_2_13_i_i_reg_2034;
reg   [3:0] ap_phi_reg_pp0_iter11_p_01055_2_13_i_i_reg_2034;
wire   [17:0] ap_phi_reg_pp0_iter11_p_0914_4_14_i_i_reg_2045;
wire   [17:0] ap_phi_reg_pp0_iter11_p_0820_4_14_i_i_reg_2057;
wire   [3:0] ap_phi_reg_pp0_iter0_p_01055_2_14_i_i_reg_2069;
reg   [3:0] ap_phi_reg_pp0_iter1_p_01055_2_14_i_i_reg_2069;
reg   [3:0] ap_phi_reg_pp0_iter2_p_01055_2_14_i_i_reg_2069;
reg   [3:0] ap_phi_reg_pp0_iter3_p_01055_2_14_i_i_reg_2069;
reg   [3:0] ap_phi_reg_pp0_iter4_p_01055_2_14_i_i_reg_2069;
reg   [3:0] ap_phi_reg_pp0_iter5_p_01055_2_14_i_i_reg_2069;
reg   [3:0] ap_phi_reg_pp0_iter6_p_01055_2_14_i_i_reg_2069;
reg   [3:0] ap_phi_reg_pp0_iter7_p_01055_2_14_i_i_reg_2069;
reg   [3:0] ap_phi_reg_pp0_iter8_p_01055_2_14_i_i_reg_2069;
reg   [3:0] ap_phi_reg_pp0_iter9_p_01055_2_14_i_i_reg_2069;
reg   [3:0] ap_phi_reg_pp0_iter10_p_01055_2_14_i_i_reg_2069;
reg   [3:0] ap_phi_reg_pp0_iter11_p_01055_2_14_i_i_reg_2069;
reg    grp_floor_fu_2079_ap_start_reg;
reg    ap_predicate_op940_call_state128_state127;
reg    ap_predicate_op946_call_state129_state128;
reg    ap_predicate_op1044_call_state132_state131;
reg    ap_predicate_op1058_call_state133_state132;
reg    ap_predicate_op1084_call_state134_state133;
reg    ap_predicate_op1096_call_state135_state134;
reg    ap_predicate_op1117_call_state136_state135;
reg    ap_predicate_op1141_call_state137_state136;
wire    ap_block_pp0_stage13;
wire    ap_block_pp0_stage1;
wire  signed [63:0] tmp_52_cast_fu_3384_p1;
wire  signed [63:0] tmp_60_cast_fu_3394_p1;
wire  signed [63:0] tmp_61_cast_fu_3419_p1;
wire  signed [63:0] tmp_63_cast_fu_3423_p1;
wire  signed [63:0] tmp_74_cast_fu_3737_p1;
wire  signed [63:0] tmp_76_cast_fu_3747_p1;
wire  signed [63:0] tmp_77_cast_fu_3785_p1;
wire  signed [63:0] tmp_78_cast_fu_3789_p1;
wire  signed [63:0] tmp_136_i_i_fu_4013_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] tmp_238_i_i_fu_4034_p1;
wire  signed [63:0] tmp_243_i_i_fu_4039_p1;
wire   [63:0] tmp_236_i_i_fu_4044_p1;
wire  signed [63:0] tmp_241_i_i_fu_4048_p1;
wire   [63:0] tmp_i_fu_4076_p1;
wire   [63:0] tmp_i1_fu_4106_p1;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
reg    ap_block_pp0_stage3_01001;
wire   [8:0] cost_d_actual_V_1_4_fu_7009_p2;
wire   [8:0] cost_d_actual_V_1_2_fu_6692_p2;
wire   [8:0] cost_d_actual_V_1_1_fu_6546_p2;
wire   [8:0] cost_d_actual_V_1_s_fu_6398_p2;
wire   [8:0] cost_d_actual_V_1_i_fu_6247_p2;
wire   [8:0] cost_d_actual_V_1_8_s_fu_5937_p2;
wire   [8:0] cost_d_actual_V_1_7_s_fu_5786_p2;
wire   [8:0] cost_d_actual_V_1_6_s_fu_5633_p2;
wire   [8:0] cost_d_actual_V_1_5_s_fu_5477_p2;
wire   [8:0] cost_d_actual_V_1_3_s_fu_5168_p2;
wire   [8:0] cost_d_actual_V_1_2_s_fu_5013_p2;
wire   [8:0] cost_d_actual_V_1_1_s_fu_4868_p2;
wire   [8:0] cost_d_actual_V_1_i_s_fu_4657_p2;
reg   [9:0] mu_diagonal_V_1_fu_630;
reg   [9:0] mu_right_V_1_fu_634;
reg   [7:0] right_value_V_1_fu_638;
wire   [7:0] right_value_V_fu_4558_p3;
reg   [31:0] grp_fu_2086_p0;
reg   [31:0] grp_fu_2086_p1;
wire    ap_CS_fsm_state2;
reg   [31:0] grp_fu_2090_p0;
reg   [31:0] grp_fu_2090_p1;
reg   [31:0] grp_fu_2094_p0;
reg   [31:0] grp_fu_2094_p1;
reg   [31:0] grp_fu_2098_p0;
reg   [31:0] grp_fu_2098_p1;
reg   [31:0] grp_fu_2105_p0;
reg   [31:0] grp_fu_2105_p1;
wire    ap_CS_fsm_state7;
reg   [31:0] grp_fu_2110_p0;
reg   [31:0] grp_fu_2110_p1;
reg   [31:0] grp_fu_2115_p0;
reg   [31:0] grp_fu_2115_p1;
reg   [31:0] grp_fu_2120_p0;
reg   [31:0] grp_fu_2120_p1;
reg   [31:0] grp_fu_2141_p0;
reg   [31:0] grp_fu_2141_p1;
reg   [31:0] grp_fu_2145_p0;
reg   [31:0] grp_fu_2148_p0;
reg   [31:0] grp_fu_2151_p0;
reg   [31:0] grp_fu_2154_p0;
reg   [63:0] grp_fu_2159_p1;
reg  signed [31:0] grp_fu_2171_p0;
reg  signed [31:0] grp_fu_2176_p0;
wire   [31:0] grp_fu_2181_p2;
reg  signed [31:0] grp_fu_2199_p0;
reg  signed [31:0] grp_fu_2204_p0;
reg  signed [31:0] grp_fu_2209_p0;
reg  signed [31:0] grp_fu_2214_p0;
reg  signed [31:0] grp_fu_2219_p0;
reg  signed [31:0] grp_fu_2224_p0;
reg  signed [31:0] grp_fu_2229_p0;
reg  signed [31:0] grp_fu_2234_p0;
reg  signed [31:0] grp_fu_2244_p0;
reg  signed [31:0] grp_fu_2254_p0;
reg  signed [31:0] grp_fu_2264_p0;
reg  signed [31:0] grp_fu_2274_p0;
reg  signed [31:0] grp_fu_2284_p0;
wire   [32:0] lhs_V_cast_i_i_fu_2558_p1;
wire   [51:0] tmp_fu_2570_p1;
wire   [51:0] tmp_15_fu_2583_p1;
wire   [31:0] bound_fu_2599_p0;
wire   [31:0] bound_fu_2599_p1;
wire   [0:0] tmp_30_i_i_mid1_fu_2629_p2;
wire   [0:0] tmp_30_i_i_fu_2635_p2;
wire   [10:0] tmp_5_fu_2649_p4;
wire   [0:0] notlhs3_fu_2658_p2;
wire   [10:0] tmp_18_fu_2669_p4;
wire   [0:0] notlhs5_fu_2678_p2;
wire  signed [32:0] tmp_239_cast_i_i_fu_2689_p1;
wire   [31:0] xxx1_to_int_fu_2711_p1;
wire   [7:0] tmp_4_fu_2714_p4;
wire   [22:0] tmp_17_fu_2724_p1;
wire   [0:0] notrhs_fu_2734_p2;
wire   [0:0] notlhs_fu_2728_p2;
wire   [0:0] tmp_6_fu_2740_p2;
wire   [31:0] yyy1_to_int_fu_2751_p1;
wire   [7:0] tmp_9_fu_2754_p4;
wire   [22:0] tmp_24_fu_2764_p1;
wire   [0:0] notrhs1_fu_2774_p2;
wire   [0:0] notlhs1_fu_2768_p2;
wire   [0:0] tmp_s_fu_2780_p2;
wire   [63:0] tmp_123_i_i_to_int_fu_2792_p1;
wire   [10:0] tmp_3_fu_2796_p4;
wire   [51:0] tmp_31_fu_2806_p1;
wire   [0:0] tmp_2_fu_2786_p2;
wire   [0:0] tmp_8_fu_2746_p2;
wire   [63:0] tmp_131_i_i_to_int_fu_2828_p1;
wire   [10:0] tmp_16_fu_2832_p4;
wire   [51:0] tmp_36_fu_2842_p1;
wire   [0:0] notrhs4_fu_2852_p2;
wire   [0:0] notlhs4_fu_2846_p2;
wire   [0:0] tmp_19_fu_2858_p2;
wire   [0:0] tmp_21_fu_2864_p2;
wire   [0:0] tmp_10_fu_2875_p2;
wire   [0:0] tmp_12_fu_2879_p2;
wire   [0:0] tmp_14_fu_2884_p2;
wire   [0:0] tmp238_demorgan_fu_2889_p2;
wire   [31:0] op1_assign_to_int_fu_2899_p1;
wire   [7:0] tmp_34_fu_2902_p4;
wire   [22:0] tmp_93_fu_2912_p1;
wire   [0:0] notrhs6_fu_2922_p2;
wire   [0:0] notlhs6_fu_2916_p2;
wire   [0:0] tmp_38_fu_2928_p2;
wire   [31:0] yyy2_to_int_fu_2939_p1;
wire   [7:0] tmp_41_fu_2942_p4;
wire   [22:0] tmp_94_fu_2952_p1;
wire   [0:0] notrhs7_fu_2962_p2;
wire   [0:0] notlhs7_fu_2956_p2;
wire   [0:0] tmp_42_fu_2968_p2;
wire   [63:0] tmp_183_i_i_to_int_fu_2980_p1;
wire   [10:0] tmp_45_fu_2984_p4;
wire   [51:0] tmp_95_fu_2994_p1;
wire   [0:0] tmp_44_fu_2974_p2;
wire   [0:0] tmp_40_fu_2934_p2;
wire   [31:0] p_Val2_s_fu_3016_p1;
wire   [7:0] tmp_V_fu_3028_p4;
wire   [8:0] tmp_i_i_i_cast_i_fu_3042_p1;
wire   [8:0] sh_assign_fu_3046_p2;
wire   [7:0] tmp_i_i_i_fu_3060_p2;
wire  signed [8:0] tmp_i_i_cast_i_fu_3066_p1;
wire   [63:0] tmp_186_i_i_to_int_fu_3078_p1;
wire   [10:0] tmp_50_fu_3082_p4;
wire   [51:0] tmp_96_fu_3092_p1;
wire   [0:0] notrhs9_fu_3102_p2;
wire   [0:0] notlhs9_fu_3096_p2;
wire   [0:0] tmp_51_fu_3108_p2;
wire   [0:0] tmp_52_fu_3114_p2;
wire   [24:0] mantissa_V_fu_3125_p4;
wire  signed [31:0] sh_assign_2_i_i_cast_fu_3138_p1;
wire  signed [24:0] sh_assign_2_i_i_cast_1_fu_3141_p1;
wire   [78:0] mantissa_V_1_i_i_cas_fu_3134_p1;
wire   [78:0] tmp_i_i_i_111_fu_3144_p1;
wire   [24:0] r_V_fu_3148_p2;
wire   [0:0] tmp_57_fu_3160_p3;
wire   [78:0] r_V_1_fu_3154_p2;
wire   [31:0] tmp_25_fu_3168_p1;
wire   [31:0] tmp_26_fu_3172_p4;
wire   [31:0] p_Val2_30_fu_3182_p3;
wire   [31:0] result_V_1_fu_3189_p2;
wire   [31:0] p_Val2_31_fu_3195_p3;
wire   [0:0] tmp_46_fu_3210_p2;
wire   [0:0] tmp_47_fu_3214_p2;
wire   [0:0] tmp_49_fu_3219_p2;
wire   [0:0] tmp236_demorgan_fu_3224_p2;
wire   [31:0] p_Val2_13_fu_3234_p1;
wire   [22:0] tmp_V_6_fu_3256_p1;
wire   [24:0] mantissa_V_1_fu_3260_p4;
wire   [7:0] tmp_V_5_fu_3246_p4;
wire   [8:0] tmp_i_i_i_cast_i1_fu_3274_p1;
wire   [8:0] sh_assign_3_fu_3278_p2;
wire   [7:0] tmp_i_i_i1_fu_3292_p2;
wire   [0:0] isNeg_1_fu_3284_p3;
wire  signed [8:0] tmp_i_i_cast_i1_fu_3298_p1;
wire  signed [8:0] ush_1_fu_3302_p3;
wire  signed [31:0] sh_assign_2_i_i_cast_2_fu_3310_p1;
wire  signed [24:0] sh_assign_2_i_i_cast_3_fu_3314_p1;
wire   [78:0] mantissa_V_1_i_i_cas_1_fu_3270_p1;
wire   [78:0] tmp_i_i_i1_112_fu_3318_p1;
wire   [24:0] r_V_2_fu_3322_p2;
wire   [0:0] tmp_79_fu_3334_p3;
wire   [78:0] r_V_3_fu_3328_p2;
wire   [31:0] tmp_28_fu_3342_p1;
wire   [31:0] tmp_29_fu_3346_p4;
wire   [31:0] result_V_3_fu_3364_p2;
wire   [31:0] p_Val2_33_fu_3369_p3;
wire   [17:0] tmp_80_fu_3375_p1;
(* use_dsp48 = "no" *) wire   [17:0] tmp_30_fu_3379_p2;
(* use_dsp48 = "no" *) wire   [17:0] tmp_33_fu_3389_p2;
wire   [17:0] tmp_83_fu_3399_p1;
wire   [17:0] tmp_84_fu_3403_p2;
wire   [31:0] p_Val2_19_fu_3436_p1;
wire   [7:0] tmp_V_7_fu_3448_p4;
wire   [8:0] tmp_i_i_i_cast_i2_fu_3462_p1;
wire   [8:0] sh_assign_6_fu_3466_p2;
wire   [7:0] tmp_i_i_i2_fu_3480_p2;
wire  signed [8:0] tmp_i_i_cast_i2_fu_3486_p1;
wire   [24:0] mantissa_V_2_fu_3503_p4;
wire  signed [31:0] sh_assign_2_i_i_cast_4_fu_3516_p1;
wire  signed [24:0] sh_assign_2_i_i_cast_5_fu_3519_p1;
wire   [78:0] mantissa_V_1_i_i_cas_2_fu_3512_p1;
wire   [78:0] tmp_i_i_i2_114_fu_3522_p1;
wire   [24:0] r_V_4_fu_3526_p2;
wire   [0:0] tmp_100_fu_3538_p3;
wire   [78:0] r_V_5_fu_3532_p2;
wire   [31:0] tmp_55_fu_3546_p1;
wire   [31:0] tmp_56_fu_3550_p4;
wire   [31:0] p_Val2_34_fu_3560_p3;
wire   [31:0] result_V_5_fu_3567_p2;
wire   [31:0] p_Val2_35_fu_3573_p3;
wire   [31:0] p_Val2_24_fu_3588_p1;
wire   [22:0] tmp_V_10_fu_3609_p1;
wire   [24:0] mantissa_V_3_fu_3613_p4;
wire   [7:0] tmp_V_9_fu_3599_p4;
wire   [8:0] tmp_i_i_i_cast_i3_fu_3627_p1;
wire   [8:0] sh_assign_9_fu_3631_p2;
wire   [7:0] tmp_i_i_i3_fu_3645_p2;
wire   [0:0] isNeg_3_fu_3637_p3;
wire  signed [8:0] tmp_i_i_cast_i3_fu_3651_p1;
wire  signed [8:0] ush_3_fu_3655_p3;
wire  signed [31:0] sh_assign_2_i_i_cast_6_fu_3663_p1;
wire  signed [24:0] sh_assign_2_i_i_cast_7_fu_3667_p1;
wire   [78:0] mantissa_V_1_i_i_cas_3_fu_3623_p1;
wire   [78:0] tmp_i_i_i3_115_fu_3671_p1;
wire   [24:0] r_V_6_fu_3675_p2;
wire   [0:0] tmp_105_fu_3687_p3;
wire   [78:0] r_V_7_fu_3681_p2;
wire   [31:0] tmp_59_fu_3695_p1;
wire   [31:0] tmp_60_fu_3699_p4;
wire   [31:0] result_V_7_fu_3717_p2;
wire   [31:0] p_Val2_37_fu_3722_p3;
wire   [17:0] tmp_106_fu_3728_p1;
(* use_dsp48 = "no" *) wire   [17:0] tmp_61_fu_3732_p2;
(* use_dsp48 = "no" *) wire   [17:0] tmp_63_fu_3742_p2;
wire   [17:0] tmp_109_fu_3752_p1;
wire   [17:0] tmp_110_fu_3756_p2;
wire   [31:0] reg_V_fu_3802_p1;
wire   [7:0] p_Result_i_i_fu_3818_p4;
wire   [22:0] tmp_87_fu_3832_p1;
wire   [30:0] tmp_85_fu_3806_p1;
wire   [8:0] exp_V_fu_3828_p1;
wire  signed [8:0] sh_amt_fu_3854_p2;
wire   [23:0] tmp_163_i_i_fu_3840_p3;
wire  signed [23:0] sh_amt_cast_i_i_fu_3860_p1;
wire   [23:0] tmp_172_i_i_fu_3886_p2;
wire   [0:0] tmp_92_fu_3896_p3;
wire   [0:0] tmp_169_i_i_fu_3876_p2;
wire   [0:0] sel_tmp4_fu_3918_p2;
wire   [0:0] tmp38_fu_3924_p2;
wire   [0:0] sel_tmp6_fu_3930_p2;
wire   [7:0] tmp_91_fu_3892_p1;
wire   [7:0] tmp_176_i_i_fu_3904_p3;
wire   [7:0] sh_amt_1_cast_i_i_fu_3944_p2;
wire   [4:0] tmp_90_fu_3949_p4;
wire   [0:0] icmp_fu_3959_p2;
wire   [7:0] tmp_178_i_i_fu_3965_p2;
wire   [0:0] sel_tmp9_fu_3984_p2;
wire   [0:0] sel_tmp_fu_3989_p2;
wire   [7:0] sel_tmp8_fu_3978_p3;
wire   [0:0] sel_tmp16_demorgan_fu_4001_p2;
wire   [7:0] sel_tmp1_fu_3994_p3;
wire   [7:0] tmp_178_i_i_113_fu_3970_p3;
wire   [7:0] tmp_180_i_i_fu_4017_p2;
wire   [31:0] tmp_243_i_i_fu_4039_p0;
wire   [0:0] tmp_i_i_fu_4056_p2;
wire   [7:0] tmp_i_i_118_fu_4064_p2;
wire   [7:0] tmp_250_i_i1_fu_4060_p2;
wire   [7:0] agg_result_V_i_i_fu_4068_p3;
wire   [0:0] tmp_i_i1_fu_4086_p2;
wire   [7:0] tmp_i_i1_119_fu_4094_p2;
wire   [7:0] tmp_250_i_i2_fu_4090_p2;
wire   [7:0] agg_result_V_i_i1_fu_4098_p3;
wire   [31:0] grp_fu_2204_p2;
wire   [31:0] grp_fu_2209_p2;
wire   [31:0] grp_fu_2214_p2;
wire   [31:0] grp_fu_2229_p2;
wire   [31:0] grp_fu_2234_p2;
wire   [31:0] grp_fu_2244_p2;
wire   [31:0] reg_V_1_fu_4327_p1;
wire   [7:0] p_Result_8_i_i_fu_4343_p4;
wire   [22:0] tmp_113_fu_4357_p1;
wire   [30:0] tmp_111_fu_4331_p1;
wire   [8:0] exp_V_1_fu_4353_p1;
wire  signed [8:0] sh_amt_1_fu_4379_p2;
wire   [7:0] tmp_115_fu_4407_p1;
wire   [4:0] tmp_116_fu_4417_p4;
wire   [23:0] tmp_217_i_i_fu_4365_p3;
wire  signed [23:0] sh_amt_2_cast_i_i_fu_4385_p1;
wire   [23:0] tmp_226_i_i_fu_4433_p2;
wire   [0:0] tmp_118_fu_4443_p3;
wire   [0:0] tmp_223_i_i_fu_4401_p2;
wire   [0:0] sel_tmp2_fu_4465_p2;
wire   [0:0] tmp73_fu_4471_p2;
wire   [0:0] sel_tmp3_fu_4477_p2;
wire   [7:0] tmp_117_fu_4439_p1;
wire   [7:0] tmp_230_i_i_fu_4451_p3;
wire   [7:0] tmp_232_i_i_fu_4506_p2;
wire   [0:0] sel_tmp11_fu_4523_p2;
wire   [0:0] sel_tmp12_fu_4528_p2;
wire   [7:0] sel_tmp10_fu_4517_p3;
wire   [0:0] sel_tmp33_demorgan_fu_4540_p2;
wire   [7:0] sel_tmp13_fu_4533_p3;
wire   [7:0] tmp_232_i_i_116_fu_4510_p3;
wire   [7:0] this_assign_i_i_117_fu_4544_p3;
wire   [7:0] tmp_234_i_i_fu_4552_p2;
wire   [0:0] tmp_i_i2_fu_4591_p2;
wire   [7:0] tmp_i_i2_120_fu_4601_p2;
wire   [7:0] tmp_250_i_i3_fu_4596_p2;
wire   [7:0] agg_result_V_i_i2_fu_4606_p3;
wire   [0:0] tmp_120_fu_4618_p3;
wire   [0:0] rev_fu_4625_p2;
wire   [0:0] or_cond2_i_i_fu_4631_p2;
wire   [7:0] p_Result_65_i_i_fu_4643_p4;
wire   [8:0] cost_d_actual_V_cast_fu_4614_p1;
wire   [8:0] p_6_cast_i_i_fu_4653_p1;
wire  signed [32:0] tmp_247_cast_i_i_fu_4588_p1;
wire   [0:0] tmp_291_i_i_fu_4673_p2;
wire   [0:0] or_cond2_fu_4678_p2;
wire   [7:0] p_Result_66_i_i_fu_4690_p4;
wire   [9:0] cost_d_actual_V_1_ca_fu_4663_p1;
wire   [9:0] p_7_cast_i_i_fu_4700_p1;
wire   [9:0] cost_d_actual_V_2_i_s_fu_4704_p2;
wire   [31:0] grp_fu_2274_p2;
wire   [31:0] grp_fu_2284_p2;
wire   [0:0] tmp_i_i3_fu_4821_p2;
wire   [7:0] tmp_i_i3_121_fu_4831_p2;
wire   [7:0] tmp_250_i_i4_fu_4826_p2;
wire   [7:0] agg_result_V_i_i3_fu_4836_p3;
wire   [7:0] p_Result_65_1_i_i_fu_4854_p4;
wire   [8:0] cost_d_actual_V_cas_fu_4844_p1;
wire   [8:0] p_6_1_cast_i_i_fu_4864_p1;
wire   [0:0] or_cond3_fu_4884_p2;
wire   [7:0] p_Result_66_1_i_i_fu_4895_p4;
wire   [9:0] cost_d_actual_V_1_1_1_fu_4874_p1;
wire   [9:0] p_7_1_cast_i_i_fu_4905_p1;
wire   [9:0] cost_d_actual_V_2_1_s_fu_4909_p2;
wire   [10:0] cost_d_actual_V_2_1_1_fu_4915_p1;
wire   [0:0] tmp_i_i4_fu_4947_p2;
wire   [7:0] tmp_i_i4_122_fu_4957_p2;
wire   [7:0] tmp_250_i_i5_fu_4952_p2;
wire   [7:0] agg_result_V_i_i4_fu_4962_p3;
wire   [0:0] tmp_123_fu_4974_p3;
wire   [0:0] rev1_fu_4981_p2;
wire   [0:0] or_cond3_i_i_fu_4987_p2;
wire   [7:0] p_Result_65_2_i_i_fu_4999_p4;
wire   [8:0] cost_d_actual_V_16_c_fu_4970_p1;
wire   [8:0] p_6_2_cast_i_i_fu_5009_p1;
wire   [0:0] or_cond4_fu_5029_p2;
wire   [7:0] p_Result_66_2_i_i_fu_5040_p4;
wire   [9:0] cost_d_actual_V_1_2_1_fu_5019_p1;
wire   [9:0] p_7_2_cast_i_i_fu_5050_p1;
wire   [9:0] cost_d_actual_V_2_2_s_fu_5054_p2;
wire   [0:0] tmp_i_i5_fu_5101_p2;
wire   [7:0] tmp_i_i5_124_fu_5111_p2;
wire   [7:0] tmp_250_i_i6_fu_5106_p2;
wire   [7:0] agg_result_V_i_i5_fu_5116_p3;
wire   [0:0] tmp_125_fu_5128_p3;
wire   [0:0] rev2_fu_5136_p2;
wire   [0:0] or_cond4_i_i_fu_5142_p2;
wire   [7:0] p_Result_65_3_i_i_fu_5154_p4;
wire   [8:0] cost_d_actual_V_3_ca_fu_5124_p1;
wire   [8:0] p_6_3_cast_i_i_fu_5164_p1;
wire   [0:0] or_cond5_fu_5184_p2;
wire   [7:0] p_Result_66_3_i_i_fu_5195_p4;
wire   [9:0] cost_d_actual_V_1_3_1_fu_5174_p1;
wire   [9:0] p_7_3_cast_i_i_fu_5205_p1;
wire   [10:0] cost_d_actual_V_2_3_1_fu_5227_p1;
wire   [0:0] tmp_294_3_i_i_fu_5230_p2;
wire   [0:0] tmp_i_i6_fu_5257_p2;
wire   [7:0] tmp_i_i6_126_fu_5267_p2;
wire   [7:0] tmp_250_i_i7_fu_5262_p2;
wire   [7:0] agg_result_V_i_i6_fu_5272_p3;
wire   [0:0] tmp_127_fu_5284_p3;
wire   [0:0] rev3_fu_5292_p2;
wire   [0:0] or_cond5_i_i_fu_5298_p2;
wire   [7:0] p_Result_65_4_i_i_fu_5310_p4;
wire   [8:0] cost_d_actual_V_4_ca_fu_5280_p1;
wire   [8:0] p_6_4_cast_i_i_fu_5320_p1;
wire   [0:0] or_cond6_fu_5352_p2;
wire   [7:0] p_Result_66_4_i_i_fu_5363_p4;
wire   [9:0] cost_d_actual_V_1_4_1_fu_5349_p1;
wire   [9:0] p_7_4_cast_i_i_fu_5373_p1;
wire   [9:0] cost_d_actual_V_2_4_s_fu_5377_p2;
wire   [10:0] cost_d_actual_V_2_4_1_fu_5383_p1;
wire   [0:0] tmp_294_4_i_i_fu_5387_p2;
wire   [0:0] tmp_129_fu_5429_p3;
wire   [0:0] rev4_fu_5437_p2;
wire   [0:0] or_cond6_i_i_fu_5443_p2;
wire   [7:0] agg_result_V_i_i7_fu_5455_p3;
wire   [7:0] p_Result_65_5_i_i_fu_5464_p4;
wire   [8:0] cost_d_actual_V_5_ca_fu_5460_p1;
wire   [8:0] p_6_5_cast_i_i_fu_5473_p1;
wire   [0:0] or_cond7_fu_5493_p2;
wire   [7:0] p_Result_66_5_i_i_fu_5504_p4;
wire   [9:0] cost_d_actual_V_1_5_1_fu_5483_p1;
wire   [9:0] p_7_5_cast_i_i_fu_5514_p1;
wire   [9:0] cost_d_actual_V_2_5_s_fu_5518_p2;
wire   [10:0] cost_d_actual_V_2_5_1_fu_5524_p1;
wire   [0:0] tmp_294_5_i_i_fu_5528_p2;
wire   [0:0] tmp_i_i8_fu_5567_p2;
wire   [7:0] tmp_i_i8_130_fu_5577_p2;
wire   [7:0] tmp_250_i_i9_fu_5572_p2;
wire   [7:0] agg_result_V_i_i8_fu_5582_p3;
wire   [0:0] tmp_131_fu_5594_p3;
wire   [0:0] rev5_fu_5601_p2;
wire   [0:0] or_cond7_i_i_fu_5607_p2;
wire   [7:0] p_Result_65_6_i_i_fu_5619_p4;
wire   [8:0] cost_d_actual_V_6_ca_fu_5590_p1;
wire   [8:0] p_6_6_cast_i_i_fu_5629_p1;
wire   [0:0] or_cond8_fu_5649_p2;
wire   [7:0] p_Result_66_6_i_i_fu_5660_p4;
wire   [9:0] cost_d_actual_V_1_6_1_fu_5639_p1;
wire   [9:0] p_7_6_cast_i_i_fu_5670_p1;
wire   [9:0] cost_d_actual_V_2_6_s_fu_5674_p2;
wire   [10:0] cost_d_actual_V_2_6_1_fu_5680_p1;
wire   [0:0] tmp_294_6_i_i_fu_5684_p2;
wire   [0:0] tmp_i_i9_fu_5720_p2;
wire   [7:0] tmp_i_i9_132_fu_5730_p2;
wire   [7:0] tmp_250_i_i10_fu_5725_p2;
wire   [7:0] agg_result_V_i_i9_fu_5735_p3;
wire   [0:0] tmp_133_fu_5747_p3;
wire   [0:0] rev6_fu_5754_p2;
wire   [0:0] or_cond8_i_i_fu_5760_p2;
wire   [7:0] p_Result_65_7_i_i_fu_5772_p4;
wire   [8:0] cost_d_actual_V_7_ca_fu_5743_p1;
wire   [8:0] p_6_7_cast_i_i_fu_5782_p1;
wire   [0:0] or_cond9_fu_5802_p2;
wire   [7:0] p_Result_66_7_i_i_fu_5813_p4;
wire   [9:0] cost_d_actual_V_1_7_1_fu_5792_p1;
wire   [9:0] p_7_7_cast_i_i_fu_5823_p1;
wire   [9:0] cost_d_actual_V_2_7_s_fu_5827_p2;
wire   [0:0] tmp_i_i10_fu_5870_p2;
wire   [7:0] tmp_i_i10_134_fu_5880_p2;
wire   [7:0] tmp_250_i_i11_fu_5875_p2;
wire   [7:0] agg_result_V_i_i10_fu_5885_p3;
wire   [0:0] tmp_135_fu_5897_p3;
wire   [0:0] rev7_fu_5905_p2;
wire   [0:0] or_cond9_i_i_fu_5911_p2;
wire   [7:0] p_Result_65_8_i_i_fu_5923_p4;
wire   [8:0] cost_d_actual_V_8_ca_fu_5893_p1;
wire   [8:0] p_6_8_cast_i_i_fu_5933_p1;
wire   [0:0] or_cond_fu_5953_p2;
wire   [7:0] p_Result_66_8_i_i_fu_5964_p4;
wire   [9:0] cost_d_actual_V_1_8_1_fu_5943_p1;
wire   [9:0] p_7_8_cast_i_i_fu_5974_p1;
wire   [10:0] cost_d_actual_V_2_8_1_fu_6001_p1;
wire   [0:0] tmp_294_8_i_i_fu_6004_p2;
wire   [0:0] tmp_i_i11_fu_6031_p2;
wire   [7:0] tmp_i_i11_136_fu_6041_p2;
wire   [7:0] tmp_250_i_i12_fu_6036_p2;
wire   [7:0] agg_result_V_i_i11_fu_6046_p3;
wire   [0:0] tmp_137_fu_6058_p3;
wire   [0:0] rev8_fu_6066_p2;
wire   [0:0] or_cond10_i_i_fu_6072_p2;
wire   [7:0] p_Result_65_9_i_i_fu_6084_p4;
wire   [8:0] cost_d_actual_V_9_ca_fu_6054_p1;
wire   [8:0] p_6_9_cast_i_i_fu_6094_p1;
wire   [0:0] or_cond1_fu_6122_p2;
wire   [7:0] p_Result_66_9_i_i_fu_6133_p4;
wire   [9:0] cost_d_actual_V_1_9_1_fu_6119_p1;
wire   [9:0] p_7_9_cast_i_i_fu_6143_p1;
wire   [9:0] cost_d_actual_V_2_9_s_fu_6147_p2;
wire   [10:0] cost_d_actual_V_2_9_1_fu_6153_p1;
wire   [0:0] tmp_294_9_i_i_fu_6157_p2;
wire   [0:0] tmp_139_fu_6199_p3;
wire   [0:0] rev9_fu_6207_p2;
wire   [0:0] or_cond11_i_i_fu_6213_p2;
wire   [7:0] agg_result_V_i_i12_fu_6225_p3;
wire   [7:0] p_Result_65_i_i_141_fu_6234_p4;
wire   [8:0] cost_d_actual_V_10_c_fu_6230_p1;
wire   [8:0] p_6_cast_i_i_142_fu_6243_p1;
wire   [0:0] or_cond10_fu_6263_p2;
wire   [7:0] p_Result_66_i_i_145_fu_6274_p4;
wire   [9:0] cost_d_actual_V_1_c_fu_6253_p1;
wire   [9:0] p_7_cast_i_i_146_fu_6284_p1;
wire   [9:0] cost_d_actual_V_2_i_fu_6288_p2;
wire   [10:0] cost_d_actual_V_2_c_fu_6294_p1;
wire   [0:0] tmp_294_i_i_fu_6298_p2;
wire   [0:0] tmp_i_i13_fu_6332_p2;
wire   [7:0] tmp_i_i13_148_fu_6342_p2;
wire   [7:0] tmp_250_i_i14_fu_6337_p2;
wire   [7:0] agg_result_V_i_i13_fu_6347_p3;
wire   [0:0] tmp_141_fu_6359_p3;
wire   [0:0] rev10_fu_6366_p2;
wire   [0:0] or_cond12_i_i_fu_6372_p2;
wire   [7:0] p_Result_65_10_i_i_fu_6384_p4;
wire   [8:0] cost_d_actual_V_11_c_fu_6355_p1;
wire   [8:0] p_6_10_cast_i_i_fu_6394_p1;
wire   [0:0] or_cond11_fu_6414_p2;
wire   [7:0] p_Result_66_10_i_i_fu_6425_p4;
wire   [9:0] cost_d_actual_V_1_10_1_fu_6404_p1;
wire   [9:0] p_7_10_cast_i_i_fu_6435_p1;
wire   [9:0] cost_d_actual_V_2_s_fu_6439_p2;
wire   [10:0] cost_d_actual_V_2_10_1_fu_6445_p1;
wire   [0:0] tmp_294_10_i_i_fu_6449_p2;
wire   [0:0] tmp_i_i14_fu_6480_p2;
wire   [7:0] tmp_i_i14_149_fu_6490_p2;
wire   [7:0] tmp_250_i_i15_fu_6485_p2;
wire   [7:0] agg_result_V_i_i14_fu_6495_p3;
wire   [0:0] tmp_143_fu_6507_p3;
wire   [0:0] rev11_fu_6514_p2;
wire   [0:0] or_cond13_i_i_fu_6520_p2;
wire   [7:0] p_Result_65_11_i_i_fu_6532_p4;
wire   [8:0] cost_d_actual_V_12_c_fu_6503_p1;
wire   [8:0] p_6_11_cast_i_i_fu_6542_p1;
wire   [0:0] or_cond12_fu_6562_p2;
wire   [7:0] p_Result_66_11_i_i_fu_6573_p4;
wire   [9:0] cost_d_actual_V_1_11_1_fu_6552_p1;
wire   [9:0] p_7_11_cast_i_i_fu_6583_p1;
wire   [9:0] cost_d_actual_V_2_1_fu_6587_p2;
wire   [0:0] tmp_i_i15_fu_6625_p2;
wire   [7:0] tmp_i_i15_151_fu_6635_p2;
wire   [7:0] tmp_250_i_i16_fu_6630_p2;
wire   [7:0] agg_result_V_i_i15_fu_6640_p3;
wire   [0:0] tmp_145_fu_6652_p3;
wire   [0:0] rev12_fu_6660_p2;
wire   [0:0] or_cond14_i_i_fu_6666_p2;
wire   [7:0] p_Result_65_12_i_i_fu_6678_p4;
wire   [8:0] cost_d_actual_V_13_c_fu_6648_p1;
wire   [8:0] p_6_12_cast_i_i_fu_6688_p1;
wire   [0:0] or_cond13_fu_6708_p2;
wire   [7:0] p_Result_66_12_i_i_fu_6719_p4;
wire   [9:0] cost_d_actual_V_1_12_1_fu_6698_p1;
wire   [9:0] p_7_12_cast_i_i_fu_6729_p1;
wire   [10:0] cost_d_actual_V_2_12_1_fu_6758_p1;
wire   [0:0] tmp_294_12_i_i_fu_6761_p2;
wire   [0:0] tmp_i_i16_fu_6783_p2;
wire   [7:0] tmp_i_i16_153_fu_6793_p2;
wire   [7:0] tmp_250_i_i17_fu_6788_p2;
wire   [7:0] agg_result_V_i_i16_fu_6798_p3;
wire   [0:0] tmp_147_fu_6810_p3;
wire   [0:0] rev13_fu_6818_p2;
wire   [0:0] or_cond15_i_i_fu_6824_p2;
wire   [7:0] p_Result_65_13_i_i_fu_6836_p4;
wire   [8:0] cost_d_actual_V_14_c_fu_6806_p1;
wire   [8:0] p_6_13_cast_i_i_fu_6846_p1;
wire   [0:0] or_cond14_fu_6865_p2;
wire   [7:0] p_Result_66_13_i_i_fu_6877_p4;
wire   [9:0] cost_d_actual_V_1_13_1_fu_6862_p1;
wire   [9:0] p_7_13_cast_i_i_fu_6887_p1;
wire   [9:0] cost_d_actual_V_2_3_fu_6891_p2;
wire   [10:0] cost_d_actual_V_2_13_1_fu_6897_p1;
wire   [0:0] tmp_294_13_i_i_fu_6901_p2;
wire   [31:0] tmp_288_14_i_i_fu_6935_p2;
wire   [0:0] tmp_149_fu_6940_p3;
wire   [0:0] rev14_fu_6948_p2;
wire   [0:0] or_cond16_i_i_fu_6954_p2;
wire   [0:0] or_cond15_fu_6966_p2;
wire   [7:0] agg_result_V_i_i17_fu_6987_p3;
wire   [7:0] p_Result_65_14_i_i_fu_6996_p4;
wire   [8:0] cost_d_actual_V_15_c_fu_6992_p1;
wire   [8:0] p_6_14_cast_i_i_fu_7005_p1;
wire   [9:0] cost_d_actual_V_1_14_1_fu_7015_p1;
wire   [9:0] p_7_14_cast_i_i_fu_7025_p1;
wire   [9:0] cost_d_actual_V_2_4_fu_7028_p2;
wire   [10:0] cost_d_actual_V_2_14_1_fu_7034_p1;
wire   [0:0] tmp_294_14_i_i_fu_7038_p2;
wire   [11:0] p_shl1_i_i_fu_7056_p3;
wire   [12:0] p_shl1_cast_i_i_cast_fu_7064_p1;
wire   [12:0] lhs_V_cast_fu_7052_p1;
wire   [12:0] ret_V_6_fu_7068_p2;
wire  signed [39:0] ret_V_6_cast_fu_7074_p1;
wire   [39:0] grp_fu_7082_p0;
wire   [41:0] grp_fu_7082_p1;
wire   [80:0] grp_fu_7082_p2;
wire   [9:0] tmp_27_fu_7098_p0;
wire   [9:0] grp_fu_7103_p0;
wire   [9:0] grp_fu_7103_p2;
wire   [9:0] tmp_58_fu_7110_p0;
wire   [9:0] grp_fu_7115_p0;
wire   [9:0] grp_fu_7115_p2;
wire   [9:0] cost_d_right_V_i_i_fu_7122_p0;
wire   [8:0] cost_d_right_V_i_i_fu_7122_p1;
wire   [9:0] cost_d_right_V_1_i_i_fu_7128_p0;
wire   [8:0] cost_d_right_V_1_i_i_fu_7128_p1;
wire   [9:0] cost_d_right_V_2_i_i_fu_7134_p0;
wire   [8:0] cost_d_right_V_2_i_i_fu_7134_p1;
wire   [9:0] cost_d_diagonal_V_i_s_fu_7139_p0;
wire   [8:0] cost_d_diagonal_V_i_s_fu_7139_p1;
wire   [9:0] cost_d_right_V_3_i_i_fu_7145_p0;
wire   [8:0] cost_d_right_V_3_i_i_fu_7145_p1;
wire   [9:0] cost_d_diagonal_V_1_s_fu_7150_p0;
wire   [8:0] cost_d_diagonal_V_1_s_fu_7150_p1;
wire   [9:0] cost_d_right_V_4_i_i_fu_7155_p0;
wire   [8:0] cost_d_right_V_4_i_i_fu_7155_p1;
wire   [9:0] cost_d_diagonal_V_2_s_fu_7160_p0;
wire   [8:0] cost_d_diagonal_V_2_s_fu_7160_p1;
wire   [9:0] cost_d_diagonal_V_3_s_fu_7165_p0;
wire   [8:0] cost_d_diagonal_V_3_s_fu_7165_p1;
wire   [9:0] cost_d_right_V_5_i_i_fu_7170_p0;
wire   [8:0] cost_d_right_V_5_i_i_fu_7170_p1;
wire   [9:0] cost_d_diagonal_V_4_s_fu_7175_p0;
wire   [8:0] cost_d_diagonal_V_4_s_fu_7175_p1;
wire   [9:0] cost_d_right_V_6_i_i_fu_7180_p0;
wire   [8:0] cost_d_right_V_6_i_i_fu_7180_p1;
wire   [9:0] cost_d_right_V_7_i_i_fu_7185_p0;
wire   [8:0] cost_d_right_V_7_i_i_fu_7185_p1;
wire   [9:0] cost_d_diagonal_V_5_s_fu_7190_p0;
wire   [8:0] cost_d_diagonal_V_5_s_fu_7190_p1;
wire   [9:0] cost_d_right_V_8_i_i_fu_7195_p0;
wire   [8:0] cost_d_right_V_8_i_i_fu_7195_p1;
wire   [9:0] cost_d_diagonal_V_6_s_fu_7200_p0;
wire   [8:0] cost_d_diagonal_V_6_s_fu_7200_p1;
wire   [9:0] cost_d_right_V_9_i_i_fu_7205_p0;
wire   [8:0] cost_d_right_V_9_i_i_fu_7205_p1;
wire   [9:0] cost_d_diagonal_V_7_s_fu_7210_p0;
wire   [8:0] cost_d_diagonal_V_7_s_fu_7210_p1;
wire   [9:0] cost_d_diagonal_V_8_s_fu_7215_p0;
wire   [8:0] cost_d_diagonal_V_8_s_fu_7215_p1;
wire   [9:0] cost_d_diagonal_V_9_s_fu_7220_p0;
wire   [8:0] cost_d_diagonal_V_9_s_fu_7220_p1;
wire   [9:0] cost_d_right_V_i_i_139_fu_7225_p0;
wire   [8:0] cost_d_right_V_i_i_139_fu_7225_p1;
wire   [9:0] cost_d_right_V_10_i_s_fu_7230_p0;
wire   [8:0] cost_d_right_V_10_i_s_fu_7230_p1;
wire   [9:0] cost_d_diagonal_V_i_fu_7235_p0;
wire   [8:0] cost_d_diagonal_V_i_fu_7235_p1;
wire   [9:0] cost_d_right_V_11_i_s_fu_7240_p0;
wire   [8:0] cost_d_right_V_11_i_s_fu_7240_p1;
wire   [9:0] cost_d_diagonal_V_s_fu_7245_p0;
wire   [8:0] cost_d_diagonal_V_s_fu_7245_p1;
wire   [9:0] cost_d_right_V_12_i_s_fu_7250_p0;
wire   [8:0] cost_d_right_V_12_i_s_fu_7250_p1;
wire   [9:0] cost_d_diagonal_V_1_fu_7255_p0;
wire   [8:0] cost_d_diagonal_V_1_fu_7255_p1;
wire   [9:0] cost_d_right_V_13_i_s_fu_7260_p0;
wire   [8:0] cost_d_right_V_13_i_s_fu_7260_p1;
wire   [9:0] cost_d_diagonal_V_2_fu_7265_p0;
wire   [8:0] cost_d_diagonal_V_2_fu_7265_p1;
wire   [9:0] cost_d_diagonal_V_3_fu_7270_p0;
wire   [8:0] cost_d_diagonal_V_3_fu_7270_p1;
wire   [9:0] cost_d_right_V_14_i_s_fu_7275_p0;
wire   [8:0] cost_d_right_V_14_i_s_fu_7275_p1;
wire   [9:0] cost_d_diagonal_V_4_fu_7280_p0;
wire   [8:0] cost_d_diagonal_V_4_fu_7280_p1;
reg   [1:0] grp_fu_2086_opcode;
wire    ap_block_pp0_stage15_00001;
wire    ap_block_pp0_stage16_00001;
wire    ap_block_pp0_stage2_00001;
reg    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage10_00001;
wire    ap_block_pp0_stage12_00001;
wire    ap_block_pp0_stage17_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage11_00001;
wire    ap_block_pp0_stage13_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage9_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage8_00001;
reg    grp_fu_2086_ce;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state5;
reg   [1:0] grp_fu_2090_opcode;
reg    grp_fu_2090_ce;
reg   [1:0] grp_fu_2094_opcode;
reg    grp_fu_2094_ce;
reg   [1:0] grp_fu_2098_opcode;
reg    grp_fu_2098_ce;
reg    grp_fu_2105_ce;
wire    ap_CS_fsm_state8;
reg    grp_fu_2110_ce;
reg    grp_fu_2115_ce;
reg    grp_fu_2120_ce;
reg    grp_fu_2141_ce;
reg    grp_fu_2145_ce;
reg    grp_fu_2148_ce;
reg    grp_fu_7082_ce;
wire    ap_CS_fsm_state213;
reg   [28:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [63:0] bound_fu_2599_p00;
wire   [63:0] bound_fu_2599_p10;
wire   [17:0] cost_d_diagonal_V_1_fu_7255_p10;
wire   [17:0] cost_d_diagonal_V_1_s_fu_7150_p10;
wire   [17:0] cost_d_diagonal_V_2_fu_7265_p10;
wire   [17:0] cost_d_diagonal_V_2_s_fu_7160_p10;
wire   [17:0] cost_d_diagonal_V_3_fu_7270_p10;
wire   [17:0] cost_d_diagonal_V_3_s_fu_7165_p10;
wire   [17:0] cost_d_diagonal_V_4_fu_7280_p10;
wire   [17:0] cost_d_diagonal_V_4_s_fu_7175_p10;
wire   [17:0] cost_d_diagonal_V_5_s_fu_7190_p10;
wire   [17:0] cost_d_diagonal_V_6_s_fu_7200_p10;
wire   [17:0] cost_d_diagonal_V_7_s_fu_7210_p10;
wire   [17:0] cost_d_diagonal_V_8_s_fu_7215_p10;
wire   [17:0] cost_d_diagonal_V_9_s_fu_7220_p10;
wire   [17:0] cost_d_diagonal_V_i_fu_7235_p10;
wire   [17:0] cost_d_diagonal_V_i_s_fu_7139_p00;
wire   [17:0] cost_d_diagonal_V_i_s_fu_7139_p10;
wire   [17:0] cost_d_diagonal_V_s_fu_7245_p10;
wire   [17:0] cost_d_right_V_10_i_s_fu_7230_p10;
wire   [17:0] cost_d_right_V_11_i_s_fu_7240_p10;
wire   [17:0] cost_d_right_V_12_i_s_fu_7250_p10;
wire   [17:0] cost_d_right_V_13_i_s_fu_7260_p10;
wire   [17:0] cost_d_right_V_14_i_s_fu_7275_p10;
wire   [17:0] cost_d_right_V_1_i_i_fu_7128_p10;
wire   [17:0] cost_d_right_V_2_i_i_fu_7134_p10;
wire   [17:0] cost_d_right_V_3_i_i_fu_7145_p10;
wire   [17:0] cost_d_right_V_4_i_i_fu_7155_p10;
wire   [17:0] cost_d_right_V_5_i_i_fu_7170_p10;
wire   [17:0] cost_d_right_V_6_i_i_fu_7180_p10;
wire   [17:0] cost_d_right_V_7_i_i_fu_7185_p10;
wire   [17:0] cost_d_right_V_8_i_i_fu_7195_p10;
wire   [17:0] cost_d_right_V_9_i_i_fu_7205_p10;
wire   [17:0] cost_d_right_V_i_i_139_fu_7225_p10;
wire   [17:0] cost_d_right_V_i_i_fu_7122_p10;
wire   [80:0] grp_fu_7082_p00;
reg    ap_condition_3862;
reg    ap_condition_3864;
reg    ap_condition_3866;
reg    ap_condition_2901;
reg    ap_condition_3837;
reg    ap_condition_3839;
reg    ap_condition_3841;
reg    ap_condition_3851;
reg    ap_condition_3853;
reg    ap_condition_3855;
reg    ap_condition_3572;
reg    ap_condition_3462;
reg    ap_condition_2965;
reg    ap_condition_3211;
reg    ap_condition_3506;
reg    ap_condition_3534;
reg    ap_condition_2219;
reg    ap_condition_3032;
reg    ap_condition_3070;
reg    ap_condition_3255;
reg    ap_condition_3283;
reg    ap_condition_3321;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 29'd1;
#0 cost_d_temp_right_V_15 = 9'd0;
#0 cost_d_temp_right_V_14 = 9'd0;
#0 cost_d_temp_right_V_13 = 9'd0;
#0 cost_d_temp_right_V_12 = 9'd0;
#0 cost_d_temp_right_V_11 = 9'd0;
#0 cost_d_temp_right_V_10 = 9'd0;
#0 cost_d_temp_right_V_9 = 9'd0;
#0 cost_d_temp_right_V_8 = 9'd0;
#0 cost_d_temp_right_V_7 = 9'd0;
#0 cost_d_temp_right_V_6 = 9'd0;
#0 cost_d_temp_right_V_5 = 9'd0;
#0 cost_d_temp_right_V_4 = 9'd0;
#0 cost_d_temp_right_V_3 = 9'd0;
#0 cost_d_temp_right_V_2 = 9'd0;
#0 cost_d_temp_right_V_1 = 9'd0;
#0 cost_d_temp_right_V_s = 9'd0;
#0 pixel_values_right_V_14 = 8'd0;
#0 pixel_values_right_V_13 = 8'd0;
#0 pixel_values_right_V_12 = 8'd0;
#0 pixel_values_right_V_11 = 8'd0;
#0 pixel_values_right_V_10 = 8'd0;
#0 pixel_values_right_V_9 = 8'd0;
#0 pixel_values_right_V_8 = 8'd0;
#0 pixel_values_right_V_7 = 8'd0;
#0 pixel_values_right_V_6 = 8'd0;
#0 pixel_values_right_V_5 = 8'd0;
#0 pixel_values_right_V_4 = 8'd0;
#0 pixel_values_right_V_3 = 8'd0;
#0 pixel_values_right_V_2 = 8'd0;
#0 pixel_values_right_V_1 = 8'd0;
#0 pixel_values_right_V = 8'd0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 grp_floor_fu_2079_ap_start_reg = 1'b0;
end

Loop_Loop_Row_profYi #(
    .DataWidth( 10 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
exponentials_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exponentials_V_address0),
    .ce0(exponentials_V_ce0),
    .q0(exponentials_V_q0)
);

Loop_Loop_Row_prog8j #(
    .DataWidth( 9 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
cost_last_line_15_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cost_last_line_15_V_address0),
    .ce0(cost_last_line_15_V_ce0),
    .we0(cost_last_line_15_V_we0),
    .d0(cost_d_temp_right_V_15),
    .q0(cost_last_line_15_V_q0)
);

Loop_Loop_Row_prog8j #(
    .DataWidth( 9 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
cost_last_line_14_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cost_last_line_14_V_address0),
    .ce0(cost_last_line_14_V_ce0),
    .we0(cost_last_line_14_V_we0),
    .d0(cost_d_temp_right_V_14),
    .q0(cost_last_line_14_V_q0)
);

Loop_Loop_Row_prog8j #(
    .DataWidth( 9 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
cost_last_line_13_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cost_last_line_13_V_address0),
    .ce0(cost_last_line_13_V_ce0),
    .we0(cost_last_line_13_V_we0),
    .d0(cost_d_temp_right_V_13),
    .q0(cost_last_line_13_V_q0)
);

Loop_Loop_Row_prog8j #(
    .DataWidth( 9 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
cost_last_line_12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cost_last_line_12_V_address0),
    .ce0(cost_last_line_12_V_ce0),
    .we0(cost_last_line_12_V_we0),
    .d0(cost_d_temp_right_V_12),
    .q0(cost_last_line_12_V_q0)
);

Loop_Loop_Row_prog8j #(
    .DataWidth( 9 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
cost_last_line_11_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cost_last_line_11_V_address0),
    .ce0(cost_last_line_11_V_ce0),
    .we0(cost_last_line_11_V_we0),
    .d0(cost_d_temp_right_V_11),
    .q0(cost_last_line_11_V_q0)
);

Loop_Loop_Row_prog8j #(
    .DataWidth( 9 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
cost_last_line_10_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cost_last_line_10_V_address0),
    .ce0(cost_last_line_10_V_ce0),
    .we0(cost_last_line_10_V_we0),
    .d0(cost_d_temp_right_V_10),
    .q0(cost_last_line_10_V_q0)
);

Loop_Loop_Row_prog8j #(
    .DataWidth( 9 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
cost_last_line_9_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cost_last_line_9_V_address0),
    .ce0(cost_last_line_9_V_ce0),
    .we0(cost_last_line_9_V_we0),
    .d0(cost_d_temp_right_V_9),
    .q0(cost_last_line_9_V_q0)
);

Loop_Loop_Row_prog8j #(
    .DataWidth( 9 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
cost_last_line_8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cost_last_line_8_V_address0),
    .ce0(cost_last_line_8_V_ce0),
    .we0(cost_last_line_8_V_we0),
    .d0(cost_d_temp_right_V_8),
    .q0(cost_last_line_8_V_q0)
);

Loop_Loop_Row_prog8j #(
    .DataWidth( 9 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
cost_last_line_7_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cost_last_line_7_V_address0),
    .ce0(cost_last_line_7_V_ce0),
    .we0(cost_last_line_7_V_we0),
    .d0(cost_d_temp_right_V_7),
    .q0(cost_last_line_7_V_q0)
);

Loop_Loop_Row_prog8j #(
    .DataWidth( 9 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
cost_last_line_6_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cost_last_line_6_V_address0),
    .ce0(cost_last_line_6_V_ce0),
    .we0(cost_last_line_6_V_we0),
    .d0(cost_d_temp_right_V_6),
    .q0(cost_last_line_6_V_q0)
);

Loop_Loop_Row_prog8j #(
    .DataWidth( 9 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
cost_last_line_5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cost_last_line_5_V_address0),
    .ce0(cost_last_line_5_V_ce0),
    .we0(cost_last_line_5_V_we0),
    .d0(cost_d_temp_right_V_5),
    .q0(cost_last_line_5_V_q0)
);

Loop_Loop_Row_prog8j #(
    .DataWidth( 9 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
cost_last_line_4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cost_last_line_4_V_address0),
    .ce0(cost_last_line_4_V_ce0),
    .we0(cost_last_line_4_V_we0),
    .d0(cost_d_temp_right_V_4),
    .q0(cost_last_line_4_V_q0)
);

Loop_Loop_Row_prog8j #(
    .DataWidth( 9 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
cost_last_line_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cost_last_line_3_V_address0),
    .ce0(cost_last_line_3_V_ce0),
    .we0(cost_last_line_3_V_we0),
    .d0(cost_d_temp_right_V_3),
    .q0(cost_last_line_3_V_q0)
);

Loop_Loop_Row_prog8j #(
    .DataWidth( 9 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
cost_last_line_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cost_last_line_2_V_address0),
    .ce0(cost_last_line_2_V_ce0),
    .we0(cost_last_line_2_V_we0),
    .d0(cost_d_temp_right_V_2),
    .q0(cost_last_line_2_V_q0)
);

Loop_Loop_Row_prog8j #(
    .DataWidth( 9 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
cost_last_line_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cost_last_line_1_V_address0),
    .ce0(cost_last_line_1_V_ce0),
    .we0(cost_last_line_1_V_we0),
    .d0(cost_d_temp_right_V_1),
    .q0(cost_last_line_1_V_q0)
);

Loop_Loop_Row_prog8j #(
    .DataWidth( 9 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
cost_last_line_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cost_last_line_0_V_address0),
    .ce0(cost_last_line_0_V_ce0),
    .we0(cost_last_line_0_V_we0),
    .d0(cost_d_temp_right_V_s),
    .q0(cost_last_line_0_V_q0)
);

Loop_Loop_Row_prowdI #(
    .DataWidth( 8 ),
    .AddressRange( 360 ),
    .AddressWidth( 9 ))
pixel_values_left_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pixel_values_left_V_address0),
    .ce0(pixel_values_left_V_ce0),
    .we0(pixel_values_left_V_we0),
    .d0(pixel_values_left_V_d0),
    .q0(pixel_values_left_V_q0),
    .address1(pixel_values_left_V_address1),
    .ce1(pixel_values_left_V_ce1),
    .q1(pixel_values_left_V_q1)
);

floor grp_floor_fu_2079(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_floor_fu_2079_ap_start),
    .ap_done(grp_floor_fu_2079_ap_done),
    .ap_idle(grp_floor_fu_2079_ap_idle),
    .ap_ready(grp_floor_fu_2079_ap_ready),
    .ap_ce(grp_floor_fu_2079_ap_ce),
    .x(grp_floor_fu_2079_x),
    .ap_return(grp_floor_fu_2079_ap_return)
);

disparityMap_faddxdS #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
disparityMap_faddxdS_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2086_p0),
    .din1(grp_fu_2086_p1),
    .opcode(grp_fu_2086_opcode),
    .ce(grp_fu_2086_ce),
    .dout(grp_fu_2086_p2)
);

disparityMap_faddxdS #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
disparityMap_faddxdS_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2090_p0),
    .din1(grp_fu_2090_p1),
    .opcode(grp_fu_2090_opcode),
    .ce(grp_fu_2090_ce),
    .dout(grp_fu_2090_p2)
);

disparityMap_faddxdS #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
disparityMap_faddxdS_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2094_p0),
    .din1(grp_fu_2094_p1),
    .opcode(grp_fu_2094_opcode),
    .ce(grp_fu_2094_ce),
    .dout(grp_fu_2094_p2)
);

disparityMap_faddxdS #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
disparityMap_faddxdS_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2098_p0),
    .din1(grp_fu_2098_p1),
    .opcode(grp_fu_2098_opcode),
    .ce(grp_fu_2098_ce),
    .dout(grp_fu_2098_p2)
);

disparityMap_fmulyd2 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
disparityMap_fmulyd2_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2105_p0),
    .din1(grp_fu_2105_p1),
    .ce(grp_fu_2105_ce),
    .dout(grp_fu_2105_p2)
);

disparityMap_fmulyd2 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
disparityMap_fmulyd2_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2110_p0),
    .din1(grp_fu_2110_p1),
    .ce(grp_fu_2110_ce),
    .dout(grp_fu_2110_p2)
);

disparityMap_fmulyd2 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
disparityMap_fmulyd2_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2115_p0),
    .din1(grp_fu_2115_p1),
    .ce(grp_fu_2115_ce),
    .dout(grp_fu_2115_p2)
);

disparityMap_fmulyd2 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
disparityMap_fmulyd2_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2120_p0),
    .din1(grp_fu_2120_p1),
    .ce(grp_fu_2120_ce),
    .dout(grp_fu_2120_p2)
);

disparityMap_fdivzec #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
disparityMap_fdivzec_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2141_p0),
    .din1(grp_fu_2141_p1),
    .ce(grp_fu_2141_ce),
    .dout(grp_fu_2141_p2)
);

disparityMap_uitoAem #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
disparityMap_uitoAem_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2145_p0),
    .ce(grp_fu_2145_ce),
    .dout(grp_fu_2145_p1)
);

disparityMap_sitoBew #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
disparityMap_sitoBew_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2148_p0),
    .ce(grp_fu_2148_ce),
    .dout(grp_fu_2148_p1)
);

disparityMap_fpexCeG #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
disparityMap_fpexCeG_U53(
    .din0(grp_fu_2151_p0),
    .dout(grp_fu_2151_p1)
);

disparityMap_fcmpDeQ #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
disparityMap_fcmpDeQ_U54(
    .din0(grp_fu_2154_p0),
    .din1(32'd1065353216),
    .opcode(5'd2),
    .dout(grp_fu_2154_p2)
);

disparityMap_dcmpEe0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
disparityMap_dcmpEe0_U55(
    .din0(reg_2504),
    .din1(grp_fu_2159_p1),
    .opcode(5'd5),
    .dout(grp_fu_2159_p2)
);

disparityMap_uitoFfa #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
disparityMap_uitoFfa_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cols_V),
    .ce(1'b1),
    .dout(grp_fu_2163_p1)
);

disparityMap_uitoFfa #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
disparityMap_uitoFfa_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(rows_V),
    .ce(1'b1),
    .dout(grp_fu_2167_p1)
);

disparityMap_mul_Gfk #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
disparityMap_mul_Gfk_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_7082_p0),
    .din1(grp_fu_7082_p1),
    .ce(grp_fu_7082_ce),
    .dout(grp_fu_7082_p2)
);

disparityMap_mul_Hfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_Hfu_U59(
    .din0(tmp_27_fu_7098_p0),
    .din1(tmp_65_reg_7943),
    .dout(tmp_27_fu_7098_p2)
);

disparityMap_mac_IfE #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
disparityMap_mac_IfE_U60(
    .din0(grp_fu_7103_p0),
    .din1(tmp_81_reg_7948),
    .din2(grp_fu_7103_p2),
    .dout(grp_fu_7103_p3)
);

disparityMap_mul_Hfu #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_Hfu_U61(
    .din0(tmp_58_fu_7110_p0),
    .din1(tmp_101_reg_8062),
    .dout(tmp_58_fu_7110_p2)
);

disparityMap_mac_IfE #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 18 ))
disparityMap_mac_IfE_U62(
    .din0(grp_fu_7115_p0),
    .din1(tmp_107_reg_8073),
    .din2(grp_fu_7115_p2),
    .dout(grp_fu_7115_p3)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U63(
    .din0(cost_d_right_V_i_i_fu_7122_p0),
    .din1(cost_d_right_V_i_i_fu_7122_p1),
    .dout(cost_d_right_V_i_i_fu_7122_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U64(
    .din0(cost_d_right_V_1_i_i_fu_7128_p0),
    .din1(cost_d_right_V_1_i_i_fu_7128_p1),
    .dout(cost_d_right_V_1_i_i_fu_7128_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U65(
    .din0(cost_d_right_V_2_i_i_fu_7134_p0),
    .din1(cost_d_right_V_2_i_i_fu_7134_p1),
    .dout(cost_d_right_V_2_i_i_fu_7134_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U66(
    .din0(cost_d_diagonal_V_i_s_fu_7139_p0),
    .din1(cost_d_diagonal_V_i_s_fu_7139_p1),
    .dout(cost_d_diagonal_V_i_s_fu_7139_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U67(
    .din0(cost_d_right_V_3_i_i_fu_7145_p0),
    .din1(cost_d_right_V_3_i_i_fu_7145_p1),
    .dout(cost_d_right_V_3_i_i_fu_7145_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U68(
    .din0(cost_d_diagonal_V_1_s_fu_7150_p0),
    .din1(cost_d_diagonal_V_1_s_fu_7150_p1),
    .dout(cost_d_diagonal_V_1_s_fu_7150_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U69(
    .din0(cost_d_right_V_4_i_i_fu_7155_p0),
    .din1(cost_d_right_V_4_i_i_fu_7155_p1),
    .dout(cost_d_right_V_4_i_i_fu_7155_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U70(
    .din0(cost_d_diagonal_V_2_s_fu_7160_p0),
    .din1(cost_d_diagonal_V_2_s_fu_7160_p1),
    .dout(cost_d_diagonal_V_2_s_fu_7160_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U71(
    .din0(cost_d_diagonal_V_3_s_fu_7165_p0),
    .din1(cost_d_diagonal_V_3_s_fu_7165_p1),
    .dout(cost_d_diagonal_V_3_s_fu_7165_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U72(
    .din0(cost_d_right_V_5_i_i_fu_7170_p0),
    .din1(cost_d_right_V_5_i_i_fu_7170_p1),
    .dout(cost_d_right_V_5_i_i_fu_7170_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U73(
    .din0(cost_d_diagonal_V_4_s_fu_7175_p0),
    .din1(cost_d_diagonal_V_4_s_fu_7175_p1),
    .dout(cost_d_diagonal_V_4_s_fu_7175_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U74(
    .din0(cost_d_right_V_6_i_i_fu_7180_p0),
    .din1(cost_d_right_V_6_i_i_fu_7180_p1),
    .dout(cost_d_right_V_6_i_i_fu_7180_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U75(
    .din0(cost_d_right_V_7_i_i_fu_7185_p0),
    .din1(cost_d_right_V_7_i_i_fu_7185_p1),
    .dout(cost_d_right_V_7_i_i_fu_7185_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U76(
    .din0(cost_d_diagonal_V_5_s_fu_7190_p0),
    .din1(cost_d_diagonal_V_5_s_fu_7190_p1),
    .dout(cost_d_diagonal_V_5_s_fu_7190_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U77(
    .din0(cost_d_right_V_8_i_i_fu_7195_p0),
    .din1(cost_d_right_V_8_i_i_fu_7195_p1),
    .dout(cost_d_right_V_8_i_i_fu_7195_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U78(
    .din0(cost_d_diagonal_V_6_s_fu_7200_p0),
    .din1(cost_d_diagonal_V_6_s_fu_7200_p1),
    .dout(cost_d_diagonal_V_6_s_fu_7200_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U79(
    .din0(cost_d_right_V_9_i_i_fu_7205_p0),
    .din1(cost_d_right_V_9_i_i_fu_7205_p1),
    .dout(cost_d_right_V_9_i_i_fu_7205_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U80(
    .din0(cost_d_diagonal_V_7_s_fu_7210_p0),
    .din1(cost_d_diagonal_V_7_s_fu_7210_p1),
    .dout(cost_d_diagonal_V_7_s_fu_7210_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U81(
    .din0(cost_d_diagonal_V_8_s_fu_7215_p0),
    .din1(cost_d_diagonal_V_8_s_fu_7215_p1),
    .dout(cost_d_diagonal_V_8_s_fu_7215_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U82(
    .din0(cost_d_diagonal_V_9_s_fu_7220_p0),
    .din1(cost_d_diagonal_V_9_s_fu_7220_p1),
    .dout(cost_d_diagonal_V_9_s_fu_7220_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U83(
    .din0(cost_d_right_V_i_i_139_fu_7225_p0),
    .din1(cost_d_right_V_i_i_139_fu_7225_p1),
    .dout(cost_d_right_V_i_i_139_fu_7225_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U84(
    .din0(cost_d_right_V_10_i_s_fu_7230_p0),
    .din1(cost_d_right_V_10_i_s_fu_7230_p1),
    .dout(cost_d_right_V_10_i_s_fu_7230_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U85(
    .din0(cost_d_diagonal_V_i_fu_7235_p0),
    .din1(cost_d_diagonal_V_i_fu_7235_p1),
    .dout(cost_d_diagonal_V_i_fu_7235_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U86(
    .din0(cost_d_right_V_11_i_s_fu_7240_p0),
    .din1(cost_d_right_V_11_i_s_fu_7240_p1),
    .dout(cost_d_right_V_11_i_s_fu_7240_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U87(
    .din0(cost_d_diagonal_V_s_fu_7245_p0),
    .din1(cost_d_diagonal_V_s_fu_7245_p1),
    .dout(cost_d_diagonal_V_s_fu_7245_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U88(
    .din0(cost_d_right_V_12_i_s_fu_7250_p0),
    .din1(cost_d_right_V_12_i_s_fu_7250_p1),
    .dout(cost_d_right_V_12_i_s_fu_7250_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U89(
    .din0(cost_d_diagonal_V_1_fu_7255_p0),
    .din1(cost_d_diagonal_V_1_fu_7255_p1),
    .dout(cost_d_diagonal_V_1_fu_7255_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U90(
    .din0(cost_d_right_V_13_i_s_fu_7260_p0),
    .din1(cost_d_right_V_13_i_s_fu_7260_p1),
    .dout(cost_d_right_V_13_i_s_fu_7260_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U91(
    .din0(cost_d_diagonal_V_2_fu_7265_p0),
    .din1(cost_d_diagonal_V_2_fu_7265_p1),
    .dout(cost_d_diagonal_V_2_fu_7265_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U92(
    .din0(cost_d_diagonal_V_3_fu_7270_p0),
    .din1(cost_d_diagonal_V_3_fu_7270_p1),
    .dout(cost_d_diagonal_V_3_fu_7270_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U93(
    .din0(cost_d_right_V_14_i_s_fu_7275_p0),
    .din1(cost_d_right_V_14_i_s_fu_7275_p1),
    .dout(cost_d_right_V_14_i_s_fu_7275_p2)
);

disparityMap_mul_JfO #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
disparityMap_mul_JfO_U94(
    .din0(cost_d_diagonal_V_4_fu_7280_p0),
    .din1(cost_d_diagonal_V_4_fu_7280_p1),
    .dout(cost_d_diagonal_V_4_fu_7280_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state213)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage17_subdone) & (exitcond_flatten_reg_7533 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage17_subdone) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_condition_pp0_exit_iter10_state191) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage17_subdone) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter10_state191) & (((1'b0 == ap_block_pp0_stage17_subdone) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter9;
        end else if ((((1'b0 == ap_block_pp0_stage17_subdone) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_enable_reg_pp0_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage17_subdone) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage17_subdone) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage17_subdone) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage17_subdone) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage17_subdone) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage17_subdone) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage17_subdone) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage17_subdone) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_floor_fu_2079_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage17_11001) & (ap_predicate_op1141_call_state137_state136 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_predicate_op946_call_state129_state128 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_predicate_op1096_call_state135_state134 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_predicate_op1084_call_state134_state133 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_predicate_op1117_call_state136_state135 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_predicate_op1058_call_state133_state132 == 1'b1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_predicate_op940_call_state128_state127 == 1'b1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_predicate_op1044_call_state132_state131 == 1'b1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
            grp_floor_fu_2079_ap_start_reg <= 1'b1;
        end else if ((grp_floor_fu_2079_ap_ready == 1'b1)) begin
            grp_floor_fu_2079_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (tmp_140_reg_8802 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_10_i_i_reg_1904 <= p_01055_2_i_i1_reg_9448;
    end else if (((tmp_140_reg_8802 == 1'd1) & (1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_10_i_i_reg_1904 <= ap_phi_reg_pp0_iter10_p_01055_2_i_i_reg_1860;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_10_i_i_reg_1904 <= ap_phi_reg_pp0_iter9_p_01055_2_10_i_i_reg_1904;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (tmp_142_reg_8873 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_11_i_i_reg_1948 <= p_01055_2_10_i_i_150_fu_6618_p3;
    end else if (((1'b0 == ap_block_pp0_stage15_11001) & (tmp_142_reg_8873 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_11_i_i_reg_1948 <= ap_phi_reg_pp0_iter10_p_01055_2_10_i_i_reg_1904;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_11_i_i_reg_1948 <= ap_phi_reg_pp0_iter9_p_01055_2_11_i_i_reg_1948;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (tmp_144_reg_8902 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_12_i_i_reg_1991 <= p_01055_2_11_i_i_152_fu_6775_p3;
    end else if (((1'b0 == ap_block_pp0_stage16_11001) & (tmp_144_reg_8902 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_12_i_i_reg_1991 <= ap_phi_reg_pp0_iter10_p_01055_2_11_i_i_reg_1948;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_12_i_i_reg_1991 <= ap_phi_reg_pp0_iter9_p_01055_2_12_i_i_reg_1991;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (tmp_235_i_i_reg_8317_pp0_iter9_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_1_i_i_reg_1469 <= tmp_294_1_i_i_reg_9049;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_235_i_i_reg_8317_pp0_iter9_reg == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_1_i_i_reg_1469 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_1_i_i_reg_1469 <= ap_phi_reg_pp0_iter9_p_01055_2_1_i_i_reg_1469;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (tmp_122_reg_8547 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_2_i_i_reg_1513 <= p_01055_2_1_cast_i_i_123_fu_5089_p3;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (tmp_122_reg_8547 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_2_i_i_reg_1513 <= p_01055_2_1_cast_i_i_fu_5079_p1;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_2_i_i_reg_1513 <= ap_phi_reg_pp0_iter9_p_01055_2_2_i_i_reg_1513;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (tmp_124_reg_8590 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_3_i_i_reg_1556 <= p_01055_2_2_i_i_125_fu_5244_p3;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (tmp_124_reg_8590 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_3_i_i_reg_1556 <= ap_phi_reg_pp0_iter10_p_01055_2_2_i_i_reg_1513;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_3_i_i_reg_1556 <= ap_phi_reg_pp0_iter9_p_01055_2_3_i_i_reg_1556;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (tmp_126_reg_8619 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_4_i_i_reg_1599 <= p_01055_2_3_cast_i_i_127_fu_5401_p3;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (tmp_126_reg_8619 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_4_i_i_reg_1599 <= p_01055_2_3_cast_i_i_fu_5345_p1;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_4_i_i_reg_1599 <= ap_phi_reg_pp0_iter9_p_01055_2_4_i_i_reg_1599;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (tmp_128_reg_8653 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_5_i_i_reg_1642 <= p_01055_2_4_i_i_129_fu_5542_p3;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (tmp_128_reg_8653 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_5_i_i_reg_1642 <= ap_phi_reg_pp0_iter10_p_01055_2_4_i_i_reg_1599;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_5_i_i_reg_1642 <= ap_phi_reg_pp0_iter9_p_01055_2_5_i_i_reg_1642;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (tmp_130_reg_8672 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_6_i_i_reg_1686 <= p_01055_2_5_i_i_131_reg_9261;
    end else if (((tmp_130_reg_8672 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_6_i_i_reg_1686 <= ap_phi_reg_pp0_iter10_p_01055_2_5_i_i_reg_1642;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_6_i_i_reg_1686 <= ap_phi_reg_pp0_iter9_p_01055_2_6_i_i_reg_1686;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (tmp_132_reg_8691 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_7_i_i_reg_1730 <= p_01055_2_6_i_i_133_fu_5858_p3;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (tmp_132_reg_8691 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_7_i_i_reg_1730 <= ap_phi_reg_pp0_iter10_p_01055_2_6_i_i_reg_1686;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_7_i_i_reg_1730 <= ap_phi_reg_pp0_iter9_p_01055_2_7_i_i_reg_1730;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (tmp_134_reg_8715 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_8_i_i_reg_1773 <= p_01055_2_7_cast_i_i_135_fu_6018_p3;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (tmp_134_reg_8715 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_8_i_i_reg_1773 <= p_01055_2_7_cast_i_i_fu_5997_p1;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_8_i_i_reg_1773 <= ap_phi_reg_pp0_iter9_p_01055_2_8_i_i_reg_1773;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (tmp_136_reg_8739 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_9_i_i_reg_1816 <= p_01055_2_8_i_i_137_fu_6171_p3;
    end else if (((tmp_136_reg_8739 == 1'd1) & (1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_9_i_i_reg_1816 <= ap_phi_reg_pp0_iter10_p_01055_2_8_i_i_reg_1773;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_9_i_i_reg_1816 <= ap_phi_reg_pp0_iter9_p_01055_2_9_i_i_reg_1816;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (tmp_138_reg_8788 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_i_i_reg_1860 <= p_01055_2_9_i_i_147_fu_6312_p3;
    end else if (((tmp_138_reg_8788 == 1'd1) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_i_i_reg_1860 <= ap_phi_reg_pp0_iter10_p_01055_2_9_i_i_reg_1816;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_i_i_reg_1860 <= ap_phi_reg_pp0_iter9_p_01055_2_i_i_reg_1860;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_140_reg_8802 == 1'd1) & (1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_10_i_i_reg_1893 <= ap_phi_reg_pp0_iter10_p_01063_2_i_i_reg_1849;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_10_i_i_reg_1893 <= ap_phi_reg_pp0_iter9_p_01063_2_10_i_i_reg_1893;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (tmp_142_reg_8873 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_11_i_i_reg_1937 <= cost_d_actual_V_2_11_2_fu_6612_p3;
    end else if (((1'b0 == ap_block_pp0_stage15_11001) & (tmp_142_reg_8873 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_11_i_i_reg_1937 <= p_01063_2_10_i_i_reg_1893;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_11_i_i_reg_1937 <= ap_phi_reg_pp0_iter9_p_01063_2_11_i_i_reg_1937;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (tmp_144_reg_8902 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_12_i_i_reg_1980 <= cost_d_actual_V_2_12_2_fu_6767_p3;
    end else if (((1'b0 == ap_block_pp0_stage16_11001) & (tmp_144_reg_8902 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_12_i_i_reg_1980 <= ap_phi_reg_pp0_iter10_p_01063_2_11_i_i_reg_1937;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_12_i_i_reg_1980 <= ap_phi_reg_pp0_iter9_p_01063_2_12_i_i_reg_1980;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_235_i_i_reg_8317_pp0_iter9_reg == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_1_i_i_reg_1458 <= ap_phi_reg_pp0_iter10_p_01063_2_i_i_110_reg_1424;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_1_i_i_reg_1458 <= ap_phi_reg_pp0_iter9_p_01063_2_1_i_i_reg_1458;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (tmp_122_reg_8547 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_2_i_i_reg_1502 <= cost_d_actual_V_2_2_2_fu_5083_p3;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (tmp_122_reg_8547 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_2_i_i_reg_1502 <= p_01063_2_1_i_i_reg_1458;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_2_i_i_reg_1502 <= ap_phi_reg_pp0_iter9_p_01063_2_2_i_i_reg_1502;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (tmp_124_reg_8590 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_3_i_i_reg_1545 <= cost_d_actual_V_2_3_2_fu_5236_p3;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (tmp_124_reg_8590 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_3_i_i_reg_1545 <= ap_phi_reg_pp0_iter10_p_01063_2_2_i_i_reg_1502;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_3_i_i_reg_1545 <= ap_phi_reg_pp0_iter9_p_01063_2_3_i_i_reg_1545;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (tmp_126_reg_8619 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_4_i_i_reg_1588 <= cost_d_actual_V_2_4_2_fu_5393_p3;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (tmp_126_reg_8619 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_4_i_i_reg_1588 <= ap_phi_reg_pp0_iter10_p_01063_2_3_i_i_reg_1545;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_4_i_i_reg_1588 <= ap_phi_reg_pp0_iter9_p_01063_2_4_i_i_reg_1588;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (tmp_128_reg_8653 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_5_i_i_reg_1631 <= cost_d_actual_V_2_5_2_fu_5534_p3;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (tmp_128_reg_8653 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_5_i_i_reg_1631 <= ap_phi_reg_pp0_iter10_p_01063_2_4_i_i_reg_1588;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_5_i_i_reg_1631 <= ap_phi_reg_pp0_iter9_p_01063_2_5_i_i_reg_1631;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_130_reg_8672 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_6_i_i_reg_1675 <= ap_phi_reg_pp0_iter10_p_01063_2_5_i_i_reg_1631;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_6_i_i_reg_1675 <= ap_phi_reg_pp0_iter9_p_01063_2_6_i_i_reg_1675;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (tmp_132_reg_8691 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_7_i_i_reg_1719 <= cost_d_actual_V_2_7_2_fu_5852_p3;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (tmp_132_reg_8691 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_7_i_i_reg_1719 <= p_01063_2_6_i_i_reg_1675;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_7_i_i_reg_1719 <= ap_phi_reg_pp0_iter9_p_01063_2_7_i_i_reg_1719;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (tmp_134_reg_8715 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_8_i_i_reg_1762 <= cost_d_actual_V_2_8_2_fu_6010_p3;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (tmp_134_reg_8715 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_8_i_i_reg_1762 <= ap_phi_reg_pp0_iter10_p_01063_2_7_i_i_reg_1719;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_8_i_i_reg_1762 <= ap_phi_reg_pp0_iter9_p_01063_2_8_i_i_reg_1762;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (tmp_136_reg_8739 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_9_i_i_reg_1805 <= cost_d_actual_V_2_9_2_fu_6163_p3;
    end else if (((tmp_136_reg_8739 == 1'd1) & (1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_9_i_i_reg_1805 <= ap_phi_reg_pp0_iter10_p_01063_2_8_i_i_reg_1762;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_9_i_i_reg_1805 <= ap_phi_reg_pp0_iter9_p_01063_2_9_i_i_reg_1805;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_119_reg_8523 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_i_i_110_reg_1424 <= 11'd2047;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_119_reg_8523 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_i_i_110_reg_1424 <= min_cost_V_cast_cast_fu_4710_p1;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_i_i_110_reg_1424 <= ap_phi_reg_pp0_iter9_p_01063_2_i_i_110_reg_1424;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (tmp_138_reg_8788 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_i_i_reg_1849 <= cost_d_actual_V_2_c_1_fu_6304_p3;
    end else if (((tmp_138_reg_8788 == 1'd1) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_i_i_reg_1849 <= ap_phi_reg_pp0_iter10_p_01063_2_9_i_i_reg_1805;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01063_2_i_i_reg_1849 <= ap_phi_reg_pp0_iter9_p_01063_2_i_i_reg_1849;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_140_reg_8802 == 1'd1) & (1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0820_4_10_i_i_reg_1882 <= ap_phi_reg_pp0_iter10_p_0820_4_i_i_reg_1838;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_0820_4_10_i_i_reg_1882 <= ap_phi_reg_pp0_iter9_p_0820_4_10_i_i_reg_1882;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_235_i_i_reg_8317_pp0_iter9_reg == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0820_4_1_i_i_reg_1447 <= ap_phi_reg_pp0_iter10_p_0820_4_i_i_109_reg_1413;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_0820_4_1_i_i_reg_1447 <= ap_phi_reg_pp0_iter9_p_0820_4_1_i_i_reg_1447;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (tmp_128_reg_8653 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0820_4_5_i_i_reg_1620 <= p_Val2_21_5_i_i_reg_9210;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (tmp_128_reg_8653 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0820_4_5_i_i_reg_1620 <= p_0820_4_4_i_i_reg_1566;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_0820_4_5_i_i_reg_1620 <= ap_phi_reg_pp0_iter9_p_0820_4_5_i_i_reg_1620;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_130_reg_8672 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0820_4_6_i_i_reg_1664 <= ap_phi_reg_pp0_iter10_p_0820_4_5_i_i_reg_1620;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_0820_4_6_i_i_reg_1664 <= ap_phi_reg_pp0_iter9_p_0820_4_6_i_i_reg_1664;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_119_reg_8523 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0820_4_i_i_109_reg_1413 <= ap_phi_mux_p_0820_1_i_i_phi_fu_1394_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_119_reg_8523 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0820_4_i_i_109_reg_1413 <= p_Val2_21_i_i_fu_4636_p3;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_0820_4_i_i_109_reg_1413 <= ap_phi_reg_pp0_iter9_p_0820_4_i_i_109_reg_1413;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (tmp_138_reg_8788 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0820_4_i_i_reg_1838 <= p_Val2_21_i_i_140_reg_9397;
    end else if (((tmp_138_reg_8788 == 1'd1) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0820_4_i_i_reg_1838 <= p_0820_4_9_i_i_reg_1783;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_0820_4_i_i_reg_1838 <= ap_phi_reg_pp0_iter9_p_0820_4_i_i_reg_1838;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_140_reg_8802 == 1'd1) & (1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_10_i_i_reg_1871 <= ap_phi_reg_pp0_iter10_p_0914_4_i_i_reg_1827;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_10_i_i_reg_1871 <= ap_phi_reg_pp0_iter9_p_0914_4_10_i_i_reg_1871;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (tmp_144_reg_8902 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_12_i_i_reg_1970 <= p_Val2_22_12_i_i_reg_9504;
    end else if (((1'b0 == ap_block_pp0_stage16_11001) & (tmp_144_reg_8902 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_12_i_i_reg_1970 <= p_0914_4_11_i_i_reg_1915;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_12_i_i_reg_1970 <= ap_phi_reg_pp0_iter9_p_0914_4_12_i_i_reg_1970;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_235_i_i_reg_8317_pp0_iter9_reg == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_1_i_i_reg_1436 <= ap_phi_reg_pp0_iter10_p_0914_4_i_i_108_reg_1402;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_1_i_i_reg_1436 <= ap_phi_reg_pp0_iter9_p_0914_4_1_i_i_reg_1436;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (tmp_124_reg_8590 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_3_i_i_reg_1534 <= p_Val2_22_3_i_i_reg_9125;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (tmp_124_reg_8590 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_3_i_i_reg_1534 <= p_0914_4_2_i_i_reg_1480;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_3_i_i_reg_1534 <= ap_phi_reg_pp0_iter9_p_0914_4_3_i_i_reg_1534;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (tmp_126_reg_8619 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_4_i_i_reg_1577 <= p_Val2_22_4_i_i_fu_5356_p3;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (tmp_126_reg_8619 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_4_i_i_reg_1577 <= ap_phi_reg_pp0_iter10_p_0914_4_3_i_i_reg_1534;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_4_i_i_reg_1577 <= ap_phi_reg_pp0_iter9_p_0914_4_4_i_i_reg_1577;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (tmp_128_reg_8653 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_5_i_i_reg_1609 <= p_Val2_22_5_i_i_fu_5497_p3;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (tmp_128_reg_8653 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_5_i_i_reg_1609 <= ap_phi_reg_pp0_iter10_p_0914_4_4_i_i_reg_1577;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_5_i_i_reg_1609 <= ap_phi_reg_pp0_iter9_p_0914_4_5_i_i_reg_1609;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_130_reg_8672 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_6_i_i_reg_1653 <= ap_phi_reg_pp0_iter10_p_0914_4_5_i_i_reg_1609;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_6_i_i_reg_1653 <= ap_phi_reg_pp0_iter9_p_0914_4_6_i_i_reg_1653;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (tmp_134_reg_8715 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_8_i_i_reg_1751 <= p_Val2_22_8_i_i_reg_9317;
    end else if (((1'b0 == ap_block_pp0_stage10_11001) & (tmp_134_reg_8715 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_8_i_i_reg_1751 <= p_0914_4_7_i_i_reg_1697;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_8_i_i_reg_1751 <= ap_phi_reg_pp0_iter9_p_0914_4_8_i_i_reg_1751;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (tmp_136_reg_8739 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_9_i_i_reg_1794 <= p_Val2_22_9_i_i_fu_6126_p3;
    end else if (((tmp_136_reg_8739 == 1'd1) & (1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_9_i_i_reg_1794 <= ap_phi_reg_pp0_iter10_p_0914_4_8_i_i_reg_1751;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_9_i_i_reg_1794 <= ap_phi_reg_pp0_iter9_p_0914_4_9_i_i_reg_1794;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_119_reg_8523 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_i_i_108_reg_1402 <= ap_phi_mux_p_0914_1_i_i_phi_fu_1382_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_119_reg_8523 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_i_i_108_reg_1402 <= p_Val2_22_i_i_fu_4683_p3;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_i_i_108_reg_1402 <= ap_phi_reg_pp0_iter9_p_0914_4_i_i_108_reg_1402;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (tmp_138_reg_8788 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_i_i_reg_1827 <= p_Val2_22_i_i_144_fu_6267_p3;
    end else if (((tmp_138_reg_8788 == 1'd1) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_i_i_reg_1827 <= ap_phi_reg_pp0_iter10_p_0914_4_9_i_i_reg_1794;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_0914_4_i_i_reg_1827 <= ap_phi_reg_pp0_iter9_p_0914_4_i_i_reg_1827;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3572)) begin
        if (((tmp_146_reg_9011 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter11_p_01055_2_13_i_i_reg_2034 <= p_01055_2_12_i_i_154_fu_6915_p3;
        end else if (((tmp_146_reg_9011 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter11_p_01055_2_13_i_i_reg_2034 <= ap_phi_reg_pp0_iter10_p_01055_2_12_i_i_reg_1991;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_p_01055_2_13_i_i_reg_2034 <= ap_phi_reg_pp0_iter10_p_01055_2_13_i_i_reg_2034;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_148_reg_9025 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_p_01055_2_14_i_i_reg_2069 <= p_01055_2_i_i_156_fu_7044_p3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_148_reg_9025 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_p_01055_2_14_i_i_reg_2069 <= ap_phi_reg_pp0_iter11_p_01055_2_13_i_i_reg_2034;
    end else if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_p_01055_2_14_i_i_reg_2069 <= ap_phi_reg_pp0_iter10_p_01055_2_14_i_i_reg_2069;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3572)) begin
        if (((tmp_146_reg_9011 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter11_p_01063_2_13_i_i_reg_2024 <= cost_d_actual_V_2_13_2_fu_6907_p3;
        end else if (((tmp_146_reg_9011 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter11_p_01063_2_13_i_i_reg_2024 <= ap_phi_reg_pp0_iter10_p_01063_2_12_i_i_reg_1980;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter11_p_01063_2_13_i_i_reg_2024 <= ap_phi_reg_pp0_iter10_p_01063_2_13_i_i_reg_2024;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        i_op_assign_1_reg_1367 <= col_reg_7638;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        i_op_assign_1_reg_1367 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        i_op_assign_s_reg_1355 <= tmp_39_i_i_mid2_v_v_s_reg_7612;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        i_op_assign_s_reg_1355 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        indvar_flatten_reg_1343 <= indvar_flatten_next_reg_7633;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        indvar_flatten_reg_1343 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3462)) begin
        if (((tmp_140_reg_8802 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_01063_2_10_i_i_reg_1893 <= cost_d_actual_V_2_10_2_reg_9443;
        end else if ((1'b1 == 1'b1)) begin
            p_01063_2_10_i_i_reg_1893 <= ap_phi_reg_pp0_iter10_p_01063_2_10_i_i_reg_1893;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2965)) begin
        if (((tmp_235_i_i_reg_8317_pp0_iter9_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_01063_2_1_i_i_reg_1458 <= cost_d_actual_V_2_1_2_reg_9054;
        end else if ((1'b1 == 1'b1)) begin
            p_01063_2_1_i_i_reg_1458 <= ap_phi_reg_pp0_iter10_p_01063_2_1_i_i_reg_1458;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3211)) begin
        if (((tmp_130_reg_8672 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_01063_2_6_i_i_reg_1675 <= cost_d_actual_V_2_6_2_reg_9256;
        end else if ((1'b1 == 1'b1)) begin
            p_01063_2_6_i_i_reg_1675 <= ap_phi_reg_pp0_iter10_p_01063_2_6_i_i_reg_1675;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3462)) begin
        if (((tmp_140_reg_8802 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_10_i_i_reg_1882 <= p_Val2_21_10_i_i_reg_9433;
        end else if ((1'b1 == 1'b1)) begin
            p_0820_4_10_i_i_reg_1882 <= ap_phi_reg_pp0_iter10_p_0820_4_10_i_i_reg_1882;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3506)) begin
        if (((tmp_142_reg_8873 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_11_i_i_reg_1926 <= p_Val2_21_11_i_i_reg_9463;
        end else if (((tmp_142_reg_8873 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_11_i_i_reg_1926 <= p_0820_4_10_i_i_reg_1882;
        end else if ((1'b1 == 1'b1)) begin
            p_0820_4_11_i_i_reg_1926 <= ap_phi_reg_pp0_iter10_p_0820_4_11_i_i_reg_1926;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3534)) begin
        if (((tmp_144_reg_8902 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_12_i_i_reg_1959 <= p_Val2_21_12_i_i_reg_9499;
        end else if (((tmp_144_reg_8902 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_12_i_i_reg_1959 <= p_0820_4_11_i_i_reg_1926;
        end else if ((1'b1 == 1'b1)) begin
            p_0820_4_12_i_i_reg_1959 <= ap_phi_reg_pp0_iter10_p_0820_4_12_i_i_reg_1959;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3572)) begin
        if (((tmp_146_reg_9011 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_13_i_i_reg_2013 <= p_Val2_21_13_i_i_reg_9531;
        end else if (((tmp_146_reg_9011 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_13_i_i_reg_2013 <= p_0820_4_12_i_i_reg_1959;
        end else if ((1'b1 == 1'b1)) begin
            p_0820_4_13_i_i_reg_2013 <= ap_phi_reg_pp0_iter10_p_0820_4_13_i_i_reg_2013;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2965)) begin
        if (((tmp_235_i_i_reg_8317_pp0_iter9_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_1_i_i_reg_1447 <= p_Val2_21_1_i_i_reg_9039;
        end else if ((1'b1 == 1'b1)) begin
            p_0820_4_1_i_i_reg_1447 <= ap_phi_reg_pp0_iter10_p_0820_4_1_i_i_reg_1447;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2219)) begin
        if (((tmp_122_reg_8547 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_2_i_i_reg_1491 <= p_Val2_21_2_i_i_reg_9074;
        end else if (((tmp_122_reg_8547 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_2_i_i_reg_1491 <= p_0820_4_1_i_i_reg_1447;
        end else if ((1'b1 == 1'b1)) begin
            p_0820_4_2_i_i_reg_1491 <= ap_phi_reg_pp0_iter10_p_0820_4_2_i_i_reg_1491;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3032)) begin
        if (((tmp_124_reg_8590 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_3_i_i_reg_1523 <= p_Val2_21_3_i_i_reg_9120;
        end else if (((tmp_124_reg_8590 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_3_i_i_reg_1523 <= p_0820_4_2_i_i_reg_1491;
        end else if ((1'b1 == 1'b1)) begin
            p_0820_4_3_i_i_reg_1523 <= ap_phi_reg_pp0_iter10_p_0820_4_3_i_i_reg_1523;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3070)) begin
        if (((tmp_126_reg_8619 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_4_i_i_reg_1566 <= p_Val2_21_4_i_i_reg_9160;
        end else if (((tmp_126_reg_8619 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_4_i_i_reg_1566 <= p_0820_4_3_i_i_reg_1523;
        end else if ((1'b1 == 1'b1)) begin
            p_0820_4_4_i_i_reg_1566 <= ap_phi_reg_pp0_iter10_p_0820_4_4_i_i_reg_1566;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3211)) begin
        if (((tmp_130_reg_8672 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_6_i_i_reg_1664 <= p_Val2_21_6_i_i_reg_9246;
        end else if ((1'b1 == 1'b1)) begin
            p_0820_4_6_i_i_reg_1664 <= ap_phi_reg_pp0_iter10_p_0820_4_6_i_i_reg_1664;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3255)) begin
        if (((tmp_132_reg_8691 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_7_i_i_reg_1708 <= p_Val2_21_7_i_i_reg_9276;
        end else if (((tmp_132_reg_8691 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_7_i_i_reg_1708 <= p_0820_4_6_i_i_reg_1664;
        end else if ((1'b1 == 1'b1)) begin
            p_0820_4_7_i_i_reg_1708 <= ap_phi_reg_pp0_iter10_p_0820_4_7_i_i_reg_1708;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3283)) begin
        if (((tmp_134_reg_8715 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_8_i_i_reg_1740 <= p_Val2_21_8_i_i_reg_9312;
        end else if (((tmp_134_reg_8715 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_8_i_i_reg_1740 <= p_0820_4_7_i_i_reg_1708;
        end else if ((1'b1 == 1'b1)) begin
            p_0820_4_8_i_i_reg_1740 <= ap_phi_reg_pp0_iter10_p_0820_4_8_i_i_reg_1740;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3321)) begin
        if (((tmp_136_reg_8739 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_9_i_i_reg_1783 <= p_Val2_21_9_i_i_reg_9352;
        end else if (((tmp_136_reg_8739 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0820_4_9_i_i_reg_1783 <= p_0820_4_8_i_i_reg_1740;
        end else if ((1'b1 == 1'b1)) begin
            p_0820_4_9_i_i_reg_1783 <= ap_phi_reg_pp0_iter10_p_0820_4_9_i_i_reg_1783;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3462)) begin
        if (((tmp_140_reg_8802 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0914_4_10_i_i_reg_1871 <= p_Val2_22_10_i_i_reg_9438;
        end else if ((1'b1 == 1'b1)) begin
            p_0914_4_10_i_i_reg_1871 <= ap_phi_reg_pp0_iter10_p_0914_4_10_i_i_reg_1871;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3506)) begin
        if (((tmp_142_reg_8873 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0914_4_11_i_i_reg_1915 <= p_Val2_22_11_i_i_reg_9468;
        end else if (((tmp_142_reg_8873 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0914_4_11_i_i_reg_1915 <= p_0914_4_10_i_i_reg_1871;
        end else if ((1'b1 == 1'b1)) begin
            p_0914_4_11_i_i_reg_1915 <= ap_phi_reg_pp0_iter10_p_0914_4_11_i_i_reg_1915;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3572)) begin
        if (((tmp_146_reg_9011 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0914_4_13_i_i_reg_2002 <= p_Val2_22_13_i_i_fu_6869_p3;
        end else if (((tmp_146_reg_9011 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0914_4_13_i_i_reg_2002 <= ap_phi_reg_pp0_iter10_p_0914_4_12_i_i_reg_1970;
        end else if ((1'b1 == 1'b1)) begin
            p_0914_4_13_i_i_reg_2002 <= ap_phi_reg_pp0_iter10_p_0914_4_13_i_i_reg_2002;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2965)) begin
        if (((tmp_235_i_i_reg_8317_pp0_iter9_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0914_4_1_i_i_reg_1436 <= p_Val2_22_1_i_i_reg_9044;
        end else if ((1'b1 == 1'b1)) begin
            p_0914_4_1_i_i_reg_1436 <= ap_phi_reg_pp0_iter10_p_0914_4_1_i_i_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2219)) begin
        if (((tmp_122_reg_8547 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0914_4_2_i_i_reg_1480 <= p_Val2_22_2_i_i_reg_9079;
        end else if (((tmp_122_reg_8547 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0914_4_2_i_i_reg_1480 <= p_0914_4_1_i_i_reg_1436;
        end else if ((1'b1 == 1'b1)) begin
            p_0914_4_2_i_i_reg_1480 <= ap_phi_reg_pp0_iter10_p_0914_4_2_i_i_reg_1480;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3211)) begin
        if (((tmp_130_reg_8672 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0914_4_6_i_i_reg_1653 <= p_Val2_22_6_i_i_reg_9251;
        end else if ((1'b1 == 1'b1)) begin
            p_0914_4_6_i_i_reg_1653 <= ap_phi_reg_pp0_iter10_p_0914_4_6_i_i_reg_1653;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_3255)) begin
        if (((tmp_132_reg_8691 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0914_4_7_i_i_reg_1697 <= p_Val2_22_7_i_i_reg_9281;
        end else if (((tmp_132_reg_8691 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0))) begin
            p_0914_4_7_i_i_reg_1697 <= p_0914_4_6_i_i_reg_1653;
        end else if ((1'b1 == 1'b1)) begin
            p_0914_4_7_i_i_reg_1697 <= ap_phi_reg_pp0_iter10_p_0914_4_7_i_i_reg_1697;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_0_0_s_reg_7351 <= PAR_L_RINV_val_0_0_loc_dout;
        PAR_L_RINV_val_0_1_s_reg_7356 <= PAR_L_RINV_val_0_1_loc_dout;
        PAR_L_RINV_val_0_2_s_reg_7361 <= PAR_L_RINV_val_0_2_loc_dout;
        PAR_L_RINV_val_1_0_s_reg_7366 <= PAR_L_RINV_val_1_0_loc_dout;
        PAR_L_RINV_val_1_1_s_reg_7371 <= PAR_L_RINV_val_1_1_loc_dout;
        PAR_L_RINV_val_1_2_s_reg_7376 <= PAR_L_RINV_val_1_2_loc_dout;
        PAR_L_RINV_val_2_0_s_reg_7381 <= PAR_L_RINV_val_2_0_loc_dout;
        PAR_L_RINV_val_2_1_s_reg_7386 <= PAR_L_RINV_val_2_1_loc_dout;
        PAR_L_RINV_val_2_2_s_reg_7391 <= PAR_L_RINV_val_2_2_loc_dout;
        PAR_R_RINV_val_0_0_s_reg_7396 <= PAR_R_RINV_val_0_0_loc_dout;
        PAR_R_RINV_val_0_1_s_reg_7401 <= PAR_R_RINV_val_0_1_loc_dout;
        PAR_R_RINV_val_0_2_s_reg_7406 <= PAR_R_RINV_val_0_2_loc_dout;
        PAR_R_RINV_val_1_0_s_reg_7411 <= PAR_R_RINV_val_1_0_loc_dout;
        PAR_R_RINV_val_1_1_s_reg_7416 <= PAR_R_RINV_val_1_1_loc_dout;
        PAR_R_RINV_val_1_2_s_reg_7421 <= PAR_R_RINV_val_1_2_loc_dout;
        PAR_R_RINV_val_2_0_s_reg_7426 <= PAR_R_RINV_val_2_0_loc_dout;
        PAR_R_RINV_val_2_1_s_reg_7431 <= PAR_R_RINV_val_2_1_loc_dout;
        PAR_R_RINV_val_2_2_s_reg_7436 <= PAR_R_RINV_val_2_2_loc_dout;
        cx1_loc_read_reg_7327 <= cx1_loc_dout;
        cx2_loc_read_reg_7333 <= cx2_loc_dout;
        cy1_loc_read_reg_7339 <= cy1_loc_dout;
        cy2_loc_read_reg_7345 <= cy2_loc_dout;
        fx1_loc_read_reg_7303 <= fx1_loc_dout;
        fx2_loc_read_reg_7309 <= fx2_loc_dout;
        fy1_loc_read_reg_7315 <= fy1_loc_dout;
        fy2_loc_read_reg_7321 <= fy2_loc_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        ap_phi_reg_pp0_iter10_p_01055_2_13_i_i_reg_2034 <= ap_phi_reg_pp0_iter9_p_01055_2_13_i_i_reg_2034;
        ap_phi_reg_pp0_iter10_p_01055_2_14_i_i_reg_2069 <= ap_phi_reg_pp0_iter9_p_01055_2_14_i_i_reg_2069;
        ap_phi_reg_pp0_iter10_p_01063_2_13_i_i_reg_2024 <= ap_phi_reg_pp0_iter9_p_01063_2_13_i_i_reg_2024;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_p_01055_2_10_i_i_reg_1904 <= ap_phi_reg_pp0_iter0_p_01055_2_10_i_i_reg_1904;
        ap_phi_reg_pp0_iter1_p_01055_2_11_i_i_reg_1948 <= ap_phi_reg_pp0_iter0_p_01055_2_11_i_i_reg_1948;
        ap_phi_reg_pp0_iter1_p_01055_2_12_i_i_reg_1991 <= ap_phi_reg_pp0_iter0_p_01055_2_12_i_i_reg_1991;
        ap_phi_reg_pp0_iter1_p_01055_2_13_i_i_reg_2034 <= ap_phi_reg_pp0_iter0_p_01055_2_13_i_i_reg_2034;
        ap_phi_reg_pp0_iter1_p_01055_2_14_i_i_reg_2069 <= ap_phi_reg_pp0_iter0_p_01055_2_14_i_i_reg_2069;
        ap_phi_reg_pp0_iter1_p_01055_2_1_i_i_reg_1469 <= ap_phi_reg_pp0_iter0_p_01055_2_1_i_i_reg_1469;
        ap_phi_reg_pp0_iter1_p_01055_2_2_i_i_reg_1513 <= ap_phi_reg_pp0_iter0_p_01055_2_2_i_i_reg_1513;
        ap_phi_reg_pp0_iter1_p_01055_2_3_i_i_reg_1556 <= ap_phi_reg_pp0_iter0_p_01055_2_3_i_i_reg_1556;
        ap_phi_reg_pp0_iter1_p_01055_2_4_i_i_reg_1599 <= ap_phi_reg_pp0_iter0_p_01055_2_4_i_i_reg_1599;
        ap_phi_reg_pp0_iter1_p_01055_2_5_i_i_reg_1642 <= ap_phi_reg_pp0_iter0_p_01055_2_5_i_i_reg_1642;
        ap_phi_reg_pp0_iter1_p_01055_2_6_i_i_reg_1686 <= ap_phi_reg_pp0_iter0_p_01055_2_6_i_i_reg_1686;
        ap_phi_reg_pp0_iter1_p_01055_2_7_i_i_reg_1730 <= ap_phi_reg_pp0_iter0_p_01055_2_7_i_i_reg_1730;
        ap_phi_reg_pp0_iter1_p_01055_2_8_i_i_reg_1773 <= ap_phi_reg_pp0_iter0_p_01055_2_8_i_i_reg_1773;
        ap_phi_reg_pp0_iter1_p_01055_2_9_i_i_reg_1816 <= ap_phi_reg_pp0_iter0_p_01055_2_9_i_i_reg_1816;
        ap_phi_reg_pp0_iter1_p_01055_2_i_i_reg_1860 <= ap_phi_reg_pp0_iter0_p_01055_2_i_i_reg_1860;
        ap_phi_reg_pp0_iter1_p_01063_2_10_i_i_reg_1893 <= ap_phi_reg_pp0_iter0_p_01063_2_10_i_i_reg_1893;
        ap_phi_reg_pp0_iter1_p_01063_2_11_i_i_reg_1937 <= ap_phi_reg_pp0_iter0_p_01063_2_11_i_i_reg_1937;
        ap_phi_reg_pp0_iter1_p_01063_2_12_i_i_reg_1980 <= ap_phi_reg_pp0_iter0_p_01063_2_12_i_i_reg_1980;
        ap_phi_reg_pp0_iter1_p_01063_2_13_i_i_reg_2024 <= ap_phi_reg_pp0_iter0_p_01063_2_13_i_i_reg_2024;
        ap_phi_reg_pp0_iter1_p_01063_2_1_i_i_reg_1458 <= ap_phi_reg_pp0_iter0_p_01063_2_1_i_i_reg_1458;
        ap_phi_reg_pp0_iter1_p_01063_2_2_i_i_reg_1502 <= ap_phi_reg_pp0_iter0_p_01063_2_2_i_i_reg_1502;
        ap_phi_reg_pp0_iter1_p_01063_2_3_i_i_reg_1545 <= ap_phi_reg_pp0_iter0_p_01063_2_3_i_i_reg_1545;
        ap_phi_reg_pp0_iter1_p_01063_2_4_i_i_reg_1588 <= ap_phi_reg_pp0_iter0_p_01063_2_4_i_i_reg_1588;
        ap_phi_reg_pp0_iter1_p_01063_2_5_i_i_reg_1631 <= ap_phi_reg_pp0_iter0_p_01063_2_5_i_i_reg_1631;
        ap_phi_reg_pp0_iter1_p_01063_2_6_i_i_reg_1675 <= ap_phi_reg_pp0_iter0_p_01063_2_6_i_i_reg_1675;
        ap_phi_reg_pp0_iter1_p_01063_2_7_i_i_reg_1719 <= ap_phi_reg_pp0_iter0_p_01063_2_7_i_i_reg_1719;
        ap_phi_reg_pp0_iter1_p_01063_2_8_i_i_reg_1762 <= ap_phi_reg_pp0_iter0_p_01063_2_8_i_i_reg_1762;
        ap_phi_reg_pp0_iter1_p_01063_2_9_i_i_reg_1805 <= ap_phi_reg_pp0_iter0_p_01063_2_9_i_i_reg_1805;
        ap_phi_reg_pp0_iter1_p_01063_2_i_i_110_reg_1424 <= ap_phi_reg_pp0_iter0_p_01063_2_i_i_110_reg_1424;
        ap_phi_reg_pp0_iter1_p_01063_2_i_i_reg_1849 <= ap_phi_reg_pp0_iter0_p_01063_2_i_i_reg_1849;
        ap_phi_reg_pp0_iter1_p_0820_4_10_i_i_reg_1882 <= ap_phi_reg_pp0_iter0_p_0820_4_10_i_i_reg_1882;
        ap_phi_reg_pp0_iter1_p_0820_4_1_i_i_reg_1447 <= ap_phi_reg_pp0_iter0_p_0820_4_1_i_i_reg_1447;
        ap_phi_reg_pp0_iter1_p_0820_4_5_i_i_reg_1620 <= ap_phi_reg_pp0_iter0_p_0820_4_5_i_i_reg_1620;
        ap_phi_reg_pp0_iter1_p_0820_4_6_i_i_reg_1664 <= ap_phi_reg_pp0_iter0_p_0820_4_6_i_i_reg_1664;
        ap_phi_reg_pp0_iter1_p_0820_4_i_i_109_reg_1413 <= ap_phi_reg_pp0_iter0_p_0820_4_i_i_109_reg_1413;
        ap_phi_reg_pp0_iter1_p_0820_4_i_i_reg_1838 <= ap_phi_reg_pp0_iter0_p_0820_4_i_i_reg_1838;
        ap_phi_reg_pp0_iter1_p_0914_4_10_i_i_reg_1871 <= ap_phi_reg_pp0_iter0_p_0914_4_10_i_i_reg_1871;
        ap_phi_reg_pp0_iter1_p_0914_4_12_i_i_reg_1970 <= ap_phi_reg_pp0_iter0_p_0914_4_12_i_i_reg_1970;
        ap_phi_reg_pp0_iter1_p_0914_4_1_i_i_reg_1436 <= ap_phi_reg_pp0_iter0_p_0914_4_1_i_i_reg_1436;
        ap_phi_reg_pp0_iter1_p_0914_4_3_i_i_reg_1534 <= ap_phi_reg_pp0_iter0_p_0914_4_3_i_i_reg_1534;
        ap_phi_reg_pp0_iter1_p_0914_4_4_i_i_reg_1577 <= ap_phi_reg_pp0_iter0_p_0914_4_4_i_i_reg_1577;
        ap_phi_reg_pp0_iter1_p_0914_4_5_i_i_reg_1609 <= ap_phi_reg_pp0_iter0_p_0914_4_5_i_i_reg_1609;
        ap_phi_reg_pp0_iter1_p_0914_4_6_i_i_reg_1653 <= ap_phi_reg_pp0_iter0_p_0914_4_6_i_i_reg_1653;
        ap_phi_reg_pp0_iter1_p_0914_4_8_i_i_reg_1751 <= ap_phi_reg_pp0_iter0_p_0914_4_8_i_i_reg_1751;
        ap_phi_reg_pp0_iter1_p_0914_4_9_i_i_reg_1794 <= ap_phi_reg_pp0_iter0_p_0914_4_9_i_i_reg_1794;
        ap_phi_reg_pp0_iter1_p_0914_4_i_i_108_reg_1402 <= ap_phi_reg_pp0_iter0_p_0914_4_i_i_108_reg_1402;
        ap_phi_reg_pp0_iter1_p_0914_4_i_i_reg_1827 <= ap_phi_reg_pp0_iter0_p_0914_4_i_i_reg_1827;
        indvar_flatten_next_reg_7633 <= indvar_flatten_next_fu_2705_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_p_01055_2_10_i_i_reg_1904 <= ap_phi_reg_pp0_iter1_p_01055_2_10_i_i_reg_1904;
        ap_phi_reg_pp0_iter2_p_01055_2_11_i_i_reg_1948 <= ap_phi_reg_pp0_iter1_p_01055_2_11_i_i_reg_1948;
        ap_phi_reg_pp0_iter2_p_01055_2_12_i_i_reg_1991 <= ap_phi_reg_pp0_iter1_p_01055_2_12_i_i_reg_1991;
        ap_phi_reg_pp0_iter2_p_01055_2_13_i_i_reg_2034 <= ap_phi_reg_pp0_iter1_p_01055_2_13_i_i_reg_2034;
        ap_phi_reg_pp0_iter2_p_01055_2_14_i_i_reg_2069 <= ap_phi_reg_pp0_iter1_p_01055_2_14_i_i_reg_2069;
        ap_phi_reg_pp0_iter2_p_01055_2_1_i_i_reg_1469 <= ap_phi_reg_pp0_iter1_p_01055_2_1_i_i_reg_1469;
        ap_phi_reg_pp0_iter2_p_01055_2_2_i_i_reg_1513 <= ap_phi_reg_pp0_iter1_p_01055_2_2_i_i_reg_1513;
        ap_phi_reg_pp0_iter2_p_01055_2_3_i_i_reg_1556 <= ap_phi_reg_pp0_iter1_p_01055_2_3_i_i_reg_1556;
        ap_phi_reg_pp0_iter2_p_01055_2_4_i_i_reg_1599 <= ap_phi_reg_pp0_iter1_p_01055_2_4_i_i_reg_1599;
        ap_phi_reg_pp0_iter2_p_01055_2_5_i_i_reg_1642 <= ap_phi_reg_pp0_iter1_p_01055_2_5_i_i_reg_1642;
        ap_phi_reg_pp0_iter2_p_01055_2_6_i_i_reg_1686 <= ap_phi_reg_pp0_iter1_p_01055_2_6_i_i_reg_1686;
        ap_phi_reg_pp0_iter2_p_01055_2_7_i_i_reg_1730 <= ap_phi_reg_pp0_iter1_p_01055_2_7_i_i_reg_1730;
        ap_phi_reg_pp0_iter2_p_01055_2_8_i_i_reg_1773 <= ap_phi_reg_pp0_iter1_p_01055_2_8_i_i_reg_1773;
        ap_phi_reg_pp0_iter2_p_01055_2_9_i_i_reg_1816 <= ap_phi_reg_pp0_iter1_p_01055_2_9_i_i_reg_1816;
        ap_phi_reg_pp0_iter2_p_01055_2_i_i_reg_1860 <= ap_phi_reg_pp0_iter1_p_01055_2_i_i_reg_1860;
        ap_phi_reg_pp0_iter2_p_01063_2_10_i_i_reg_1893 <= ap_phi_reg_pp0_iter1_p_01063_2_10_i_i_reg_1893;
        ap_phi_reg_pp0_iter2_p_01063_2_11_i_i_reg_1937 <= ap_phi_reg_pp0_iter1_p_01063_2_11_i_i_reg_1937;
        ap_phi_reg_pp0_iter2_p_01063_2_12_i_i_reg_1980 <= ap_phi_reg_pp0_iter1_p_01063_2_12_i_i_reg_1980;
        ap_phi_reg_pp0_iter2_p_01063_2_13_i_i_reg_2024 <= ap_phi_reg_pp0_iter1_p_01063_2_13_i_i_reg_2024;
        ap_phi_reg_pp0_iter2_p_01063_2_1_i_i_reg_1458 <= ap_phi_reg_pp0_iter1_p_01063_2_1_i_i_reg_1458;
        ap_phi_reg_pp0_iter2_p_01063_2_2_i_i_reg_1502 <= ap_phi_reg_pp0_iter1_p_01063_2_2_i_i_reg_1502;
        ap_phi_reg_pp0_iter2_p_01063_2_3_i_i_reg_1545 <= ap_phi_reg_pp0_iter1_p_01063_2_3_i_i_reg_1545;
        ap_phi_reg_pp0_iter2_p_01063_2_4_i_i_reg_1588 <= ap_phi_reg_pp0_iter1_p_01063_2_4_i_i_reg_1588;
        ap_phi_reg_pp0_iter2_p_01063_2_5_i_i_reg_1631 <= ap_phi_reg_pp0_iter1_p_01063_2_5_i_i_reg_1631;
        ap_phi_reg_pp0_iter2_p_01063_2_6_i_i_reg_1675 <= ap_phi_reg_pp0_iter1_p_01063_2_6_i_i_reg_1675;
        ap_phi_reg_pp0_iter2_p_01063_2_7_i_i_reg_1719 <= ap_phi_reg_pp0_iter1_p_01063_2_7_i_i_reg_1719;
        ap_phi_reg_pp0_iter2_p_01063_2_8_i_i_reg_1762 <= ap_phi_reg_pp0_iter1_p_01063_2_8_i_i_reg_1762;
        ap_phi_reg_pp0_iter2_p_01063_2_9_i_i_reg_1805 <= ap_phi_reg_pp0_iter1_p_01063_2_9_i_i_reg_1805;
        ap_phi_reg_pp0_iter2_p_01063_2_i_i_110_reg_1424 <= ap_phi_reg_pp0_iter1_p_01063_2_i_i_110_reg_1424;
        ap_phi_reg_pp0_iter2_p_01063_2_i_i_reg_1849 <= ap_phi_reg_pp0_iter1_p_01063_2_i_i_reg_1849;
        ap_phi_reg_pp0_iter2_p_0820_4_10_i_i_reg_1882 <= ap_phi_reg_pp0_iter1_p_0820_4_10_i_i_reg_1882;
        ap_phi_reg_pp0_iter2_p_0820_4_1_i_i_reg_1447 <= ap_phi_reg_pp0_iter1_p_0820_4_1_i_i_reg_1447;
        ap_phi_reg_pp0_iter2_p_0820_4_5_i_i_reg_1620 <= ap_phi_reg_pp0_iter1_p_0820_4_5_i_i_reg_1620;
        ap_phi_reg_pp0_iter2_p_0820_4_6_i_i_reg_1664 <= ap_phi_reg_pp0_iter1_p_0820_4_6_i_i_reg_1664;
        ap_phi_reg_pp0_iter2_p_0820_4_i_i_109_reg_1413 <= ap_phi_reg_pp0_iter1_p_0820_4_i_i_109_reg_1413;
        ap_phi_reg_pp0_iter2_p_0820_4_i_i_reg_1838 <= ap_phi_reg_pp0_iter1_p_0820_4_i_i_reg_1838;
        ap_phi_reg_pp0_iter2_p_0914_4_10_i_i_reg_1871 <= ap_phi_reg_pp0_iter1_p_0914_4_10_i_i_reg_1871;
        ap_phi_reg_pp0_iter2_p_0914_4_12_i_i_reg_1970 <= ap_phi_reg_pp0_iter1_p_0914_4_12_i_i_reg_1970;
        ap_phi_reg_pp0_iter2_p_0914_4_1_i_i_reg_1436 <= ap_phi_reg_pp0_iter1_p_0914_4_1_i_i_reg_1436;
        ap_phi_reg_pp0_iter2_p_0914_4_3_i_i_reg_1534 <= ap_phi_reg_pp0_iter1_p_0914_4_3_i_i_reg_1534;
        ap_phi_reg_pp0_iter2_p_0914_4_4_i_i_reg_1577 <= ap_phi_reg_pp0_iter1_p_0914_4_4_i_i_reg_1577;
        ap_phi_reg_pp0_iter2_p_0914_4_5_i_i_reg_1609 <= ap_phi_reg_pp0_iter1_p_0914_4_5_i_i_reg_1609;
        ap_phi_reg_pp0_iter2_p_0914_4_6_i_i_reg_1653 <= ap_phi_reg_pp0_iter1_p_0914_4_6_i_i_reg_1653;
        ap_phi_reg_pp0_iter2_p_0914_4_8_i_i_reg_1751 <= ap_phi_reg_pp0_iter1_p_0914_4_8_i_i_reg_1751;
        ap_phi_reg_pp0_iter2_p_0914_4_9_i_i_reg_1794 <= ap_phi_reg_pp0_iter1_p_0914_4_9_i_i_reg_1794;
        ap_phi_reg_pp0_iter2_p_0914_4_i_i_108_reg_1402 <= ap_phi_reg_pp0_iter1_p_0914_4_i_i_108_reg_1402;
        ap_phi_reg_pp0_iter2_p_0914_4_i_i_reg_1827 <= ap_phi_reg_pp0_iter1_p_0914_4_i_i_reg_1827;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_p_01055_2_10_i_i_reg_1904 <= ap_phi_reg_pp0_iter2_p_01055_2_10_i_i_reg_1904;
        ap_phi_reg_pp0_iter3_p_01055_2_11_i_i_reg_1948 <= ap_phi_reg_pp0_iter2_p_01055_2_11_i_i_reg_1948;
        ap_phi_reg_pp0_iter3_p_01055_2_12_i_i_reg_1991 <= ap_phi_reg_pp0_iter2_p_01055_2_12_i_i_reg_1991;
        ap_phi_reg_pp0_iter3_p_01055_2_13_i_i_reg_2034 <= ap_phi_reg_pp0_iter2_p_01055_2_13_i_i_reg_2034;
        ap_phi_reg_pp0_iter3_p_01055_2_14_i_i_reg_2069 <= ap_phi_reg_pp0_iter2_p_01055_2_14_i_i_reg_2069;
        ap_phi_reg_pp0_iter3_p_01055_2_1_i_i_reg_1469 <= ap_phi_reg_pp0_iter2_p_01055_2_1_i_i_reg_1469;
        ap_phi_reg_pp0_iter3_p_01055_2_2_i_i_reg_1513 <= ap_phi_reg_pp0_iter2_p_01055_2_2_i_i_reg_1513;
        ap_phi_reg_pp0_iter3_p_01055_2_3_i_i_reg_1556 <= ap_phi_reg_pp0_iter2_p_01055_2_3_i_i_reg_1556;
        ap_phi_reg_pp0_iter3_p_01055_2_4_i_i_reg_1599 <= ap_phi_reg_pp0_iter2_p_01055_2_4_i_i_reg_1599;
        ap_phi_reg_pp0_iter3_p_01055_2_5_i_i_reg_1642 <= ap_phi_reg_pp0_iter2_p_01055_2_5_i_i_reg_1642;
        ap_phi_reg_pp0_iter3_p_01055_2_6_i_i_reg_1686 <= ap_phi_reg_pp0_iter2_p_01055_2_6_i_i_reg_1686;
        ap_phi_reg_pp0_iter3_p_01055_2_7_i_i_reg_1730 <= ap_phi_reg_pp0_iter2_p_01055_2_7_i_i_reg_1730;
        ap_phi_reg_pp0_iter3_p_01055_2_8_i_i_reg_1773 <= ap_phi_reg_pp0_iter2_p_01055_2_8_i_i_reg_1773;
        ap_phi_reg_pp0_iter3_p_01055_2_9_i_i_reg_1816 <= ap_phi_reg_pp0_iter2_p_01055_2_9_i_i_reg_1816;
        ap_phi_reg_pp0_iter3_p_01055_2_i_i_reg_1860 <= ap_phi_reg_pp0_iter2_p_01055_2_i_i_reg_1860;
        ap_phi_reg_pp0_iter3_p_01063_2_10_i_i_reg_1893 <= ap_phi_reg_pp0_iter2_p_01063_2_10_i_i_reg_1893;
        ap_phi_reg_pp0_iter3_p_01063_2_11_i_i_reg_1937 <= ap_phi_reg_pp0_iter2_p_01063_2_11_i_i_reg_1937;
        ap_phi_reg_pp0_iter3_p_01063_2_12_i_i_reg_1980 <= ap_phi_reg_pp0_iter2_p_01063_2_12_i_i_reg_1980;
        ap_phi_reg_pp0_iter3_p_01063_2_13_i_i_reg_2024 <= ap_phi_reg_pp0_iter2_p_01063_2_13_i_i_reg_2024;
        ap_phi_reg_pp0_iter3_p_01063_2_1_i_i_reg_1458 <= ap_phi_reg_pp0_iter2_p_01063_2_1_i_i_reg_1458;
        ap_phi_reg_pp0_iter3_p_01063_2_2_i_i_reg_1502 <= ap_phi_reg_pp0_iter2_p_01063_2_2_i_i_reg_1502;
        ap_phi_reg_pp0_iter3_p_01063_2_3_i_i_reg_1545 <= ap_phi_reg_pp0_iter2_p_01063_2_3_i_i_reg_1545;
        ap_phi_reg_pp0_iter3_p_01063_2_4_i_i_reg_1588 <= ap_phi_reg_pp0_iter2_p_01063_2_4_i_i_reg_1588;
        ap_phi_reg_pp0_iter3_p_01063_2_5_i_i_reg_1631 <= ap_phi_reg_pp0_iter2_p_01063_2_5_i_i_reg_1631;
        ap_phi_reg_pp0_iter3_p_01063_2_6_i_i_reg_1675 <= ap_phi_reg_pp0_iter2_p_01063_2_6_i_i_reg_1675;
        ap_phi_reg_pp0_iter3_p_01063_2_7_i_i_reg_1719 <= ap_phi_reg_pp0_iter2_p_01063_2_7_i_i_reg_1719;
        ap_phi_reg_pp0_iter3_p_01063_2_8_i_i_reg_1762 <= ap_phi_reg_pp0_iter2_p_01063_2_8_i_i_reg_1762;
        ap_phi_reg_pp0_iter3_p_01063_2_9_i_i_reg_1805 <= ap_phi_reg_pp0_iter2_p_01063_2_9_i_i_reg_1805;
        ap_phi_reg_pp0_iter3_p_01063_2_i_i_110_reg_1424 <= ap_phi_reg_pp0_iter2_p_01063_2_i_i_110_reg_1424;
        ap_phi_reg_pp0_iter3_p_01063_2_i_i_reg_1849 <= ap_phi_reg_pp0_iter2_p_01063_2_i_i_reg_1849;
        ap_phi_reg_pp0_iter3_p_0820_4_10_i_i_reg_1882 <= ap_phi_reg_pp0_iter2_p_0820_4_10_i_i_reg_1882;
        ap_phi_reg_pp0_iter3_p_0820_4_1_i_i_reg_1447 <= ap_phi_reg_pp0_iter2_p_0820_4_1_i_i_reg_1447;
        ap_phi_reg_pp0_iter3_p_0820_4_5_i_i_reg_1620 <= ap_phi_reg_pp0_iter2_p_0820_4_5_i_i_reg_1620;
        ap_phi_reg_pp0_iter3_p_0820_4_6_i_i_reg_1664 <= ap_phi_reg_pp0_iter2_p_0820_4_6_i_i_reg_1664;
        ap_phi_reg_pp0_iter3_p_0820_4_i_i_109_reg_1413 <= ap_phi_reg_pp0_iter2_p_0820_4_i_i_109_reg_1413;
        ap_phi_reg_pp0_iter3_p_0820_4_i_i_reg_1838 <= ap_phi_reg_pp0_iter2_p_0820_4_i_i_reg_1838;
        ap_phi_reg_pp0_iter3_p_0914_4_10_i_i_reg_1871 <= ap_phi_reg_pp0_iter2_p_0914_4_10_i_i_reg_1871;
        ap_phi_reg_pp0_iter3_p_0914_4_12_i_i_reg_1970 <= ap_phi_reg_pp0_iter2_p_0914_4_12_i_i_reg_1970;
        ap_phi_reg_pp0_iter3_p_0914_4_1_i_i_reg_1436 <= ap_phi_reg_pp0_iter2_p_0914_4_1_i_i_reg_1436;
        ap_phi_reg_pp0_iter3_p_0914_4_3_i_i_reg_1534 <= ap_phi_reg_pp0_iter2_p_0914_4_3_i_i_reg_1534;
        ap_phi_reg_pp0_iter3_p_0914_4_4_i_i_reg_1577 <= ap_phi_reg_pp0_iter2_p_0914_4_4_i_i_reg_1577;
        ap_phi_reg_pp0_iter3_p_0914_4_5_i_i_reg_1609 <= ap_phi_reg_pp0_iter2_p_0914_4_5_i_i_reg_1609;
        ap_phi_reg_pp0_iter3_p_0914_4_6_i_i_reg_1653 <= ap_phi_reg_pp0_iter2_p_0914_4_6_i_i_reg_1653;
        ap_phi_reg_pp0_iter3_p_0914_4_8_i_i_reg_1751 <= ap_phi_reg_pp0_iter2_p_0914_4_8_i_i_reg_1751;
        ap_phi_reg_pp0_iter3_p_0914_4_9_i_i_reg_1794 <= ap_phi_reg_pp0_iter2_p_0914_4_9_i_i_reg_1794;
        ap_phi_reg_pp0_iter3_p_0914_4_i_i_108_reg_1402 <= ap_phi_reg_pp0_iter2_p_0914_4_i_i_108_reg_1402;
        ap_phi_reg_pp0_iter3_p_0914_4_i_i_reg_1827 <= ap_phi_reg_pp0_iter2_p_0914_4_i_i_reg_1827;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_p_01055_2_10_i_i_reg_1904 <= ap_phi_reg_pp0_iter3_p_01055_2_10_i_i_reg_1904;
        ap_phi_reg_pp0_iter4_p_01055_2_11_i_i_reg_1948 <= ap_phi_reg_pp0_iter3_p_01055_2_11_i_i_reg_1948;
        ap_phi_reg_pp0_iter4_p_01055_2_12_i_i_reg_1991 <= ap_phi_reg_pp0_iter3_p_01055_2_12_i_i_reg_1991;
        ap_phi_reg_pp0_iter4_p_01055_2_13_i_i_reg_2034 <= ap_phi_reg_pp0_iter3_p_01055_2_13_i_i_reg_2034;
        ap_phi_reg_pp0_iter4_p_01055_2_14_i_i_reg_2069 <= ap_phi_reg_pp0_iter3_p_01055_2_14_i_i_reg_2069;
        ap_phi_reg_pp0_iter4_p_01055_2_1_i_i_reg_1469 <= ap_phi_reg_pp0_iter3_p_01055_2_1_i_i_reg_1469;
        ap_phi_reg_pp0_iter4_p_01055_2_2_i_i_reg_1513 <= ap_phi_reg_pp0_iter3_p_01055_2_2_i_i_reg_1513;
        ap_phi_reg_pp0_iter4_p_01055_2_3_i_i_reg_1556 <= ap_phi_reg_pp0_iter3_p_01055_2_3_i_i_reg_1556;
        ap_phi_reg_pp0_iter4_p_01055_2_4_i_i_reg_1599 <= ap_phi_reg_pp0_iter3_p_01055_2_4_i_i_reg_1599;
        ap_phi_reg_pp0_iter4_p_01055_2_5_i_i_reg_1642 <= ap_phi_reg_pp0_iter3_p_01055_2_5_i_i_reg_1642;
        ap_phi_reg_pp0_iter4_p_01055_2_6_i_i_reg_1686 <= ap_phi_reg_pp0_iter3_p_01055_2_6_i_i_reg_1686;
        ap_phi_reg_pp0_iter4_p_01055_2_7_i_i_reg_1730 <= ap_phi_reg_pp0_iter3_p_01055_2_7_i_i_reg_1730;
        ap_phi_reg_pp0_iter4_p_01055_2_8_i_i_reg_1773 <= ap_phi_reg_pp0_iter3_p_01055_2_8_i_i_reg_1773;
        ap_phi_reg_pp0_iter4_p_01055_2_9_i_i_reg_1816 <= ap_phi_reg_pp0_iter3_p_01055_2_9_i_i_reg_1816;
        ap_phi_reg_pp0_iter4_p_01055_2_i_i_reg_1860 <= ap_phi_reg_pp0_iter3_p_01055_2_i_i_reg_1860;
        ap_phi_reg_pp0_iter4_p_01063_2_10_i_i_reg_1893 <= ap_phi_reg_pp0_iter3_p_01063_2_10_i_i_reg_1893;
        ap_phi_reg_pp0_iter4_p_01063_2_11_i_i_reg_1937 <= ap_phi_reg_pp0_iter3_p_01063_2_11_i_i_reg_1937;
        ap_phi_reg_pp0_iter4_p_01063_2_12_i_i_reg_1980 <= ap_phi_reg_pp0_iter3_p_01063_2_12_i_i_reg_1980;
        ap_phi_reg_pp0_iter4_p_01063_2_13_i_i_reg_2024 <= ap_phi_reg_pp0_iter3_p_01063_2_13_i_i_reg_2024;
        ap_phi_reg_pp0_iter4_p_01063_2_1_i_i_reg_1458 <= ap_phi_reg_pp0_iter3_p_01063_2_1_i_i_reg_1458;
        ap_phi_reg_pp0_iter4_p_01063_2_2_i_i_reg_1502 <= ap_phi_reg_pp0_iter3_p_01063_2_2_i_i_reg_1502;
        ap_phi_reg_pp0_iter4_p_01063_2_3_i_i_reg_1545 <= ap_phi_reg_pp0_iter3_p_01063_2_3_i_i_reg_1545;
        ap_phi_reg_pp0_iter4_p_01063_2_4_i_i_reg_1588 <= ap_phi_reg_pp0_iter3_p_01063_2_4_i_i_reg_1588;
        ap_phi_reg_pp0_iter4_p_01063_2_5_i_i_reg_1631 <= ap_phi_reg_pp0_iter3_p_01063_2_5_i_i_reg_1631;
        ap_phi_reg_pp0_iter4_p_01063_2_6_i_i_reg_1675 <= ap_phi_reg_pp0_iter3_p_01063_2_6_i_i_reg_1675;
        ap_phi_reg_pp0_iter4_p_01063_2_7_i_i_reg_1719 <= ap_phi_reg_pp0_iter3_p_01063_2_7_i_i_reg_1719;
        ap_phi_reg_pp0_iter4_p_01063_2_8_i_i_reg_1762 <= ap_phi_reg_pp0_iter3_p_01063_2_8_i_i_reg_1762;
        ap_phi_reg_pp0_iter4_p_01063_2_9_i_i_reg_1805 <= ap_phi_reg_pp0_iter3_p_01063_2_9_i_i_reg_1805;
        ap_phi_reg_pp0_iter4_p_01063_2_i_i_110_reg_1424 <= ap_phi_reg_pp0_iter3_p_01063_2_i_i_110_reg_1424;
        ap_phi_reg_pp0_iter4_p_01063_2_i_i_reg_1849 <= ap_phi_reg_pp0_iter3_p_01063_2_i_i_reg_1849;
        ap_phi_reg_pp0_iter4_p_0820_4_10_i_i_reg_1882 <= ap_phi_reg_pp0_iter3_p_0820_4_10_i_i_reg_1882;
        ap_phi_reg_pp0_iter4_p_0820_4_1_i_i_reg_1447 <= ap_phi_reg_pp0_iter3_p_0820_4_1_i_i_reg_1447;
        ap_phi_reg_pp0_iter4_p_0820_4_5_i_i_reg_1620 <= ap_phi_reg_pp0_iter3_p_0820_4_5_i_i_reg_1620;
        ap_phi_reg_pp0_iter4_p_0820_4_6_i_i_reg_1664 <= ap_phi_reg_pp0_iter3_p_0820_4_6_i_i_reg_1664;
        ap_phi_reg_pp0_iter4_p_0820_4_i_i_109_reg_1413 <= ap_phi_reg_pp0_iter3_p_0820_4_i_i_109_reg_1413;
        ap_phi_reg_pp0_iter4_p_0820_4_i_i_reg_1838 <= ap_phi_reg_pp0_iter3_p_0820_4_i_i_reg_1838;
        ap_phi_reg_pp0_iter4_p_0914_4_10_i_i_reg_1871 <= ap_phi_reg_pp0_iter3_p_0914_4_10_i_i_reg_1871;
        ap_phi_reg_pp0_iter4_p_0914_4_12_i_i_reg_1970 <= ap_phi_reg_pp0_iter3_p_0914_4_12_i_i_reg_1970;
        ap_phi_reg_pp0_iter4_p_0914_4_1_i_i_reg_1436 <= ap_phi_reg_pp0_iter3_p_0914_4_1_i_i_reg_1436;
        ap_phi_reg_pp0_iter4_p_0914_4_3_i_i_reg_1534 <= ap_phi_reg_pp0_iter3_p_0914_4_3_i_i_reg_1534;
        ap_phi_reg_pp0_iter4_p_0914_4_4_i_i_reg_1577 <= ap_phi_reg_pp0_iter3_p_0914_4_4_i_i_reg_1577;
        ap_phi_reg_pp0_iter4_p_0914_4_5_i_i_reg_1609 <= ap_phi_reg_pp0_iter3_p_0914_4_5_i_i_reg_1609;
        ap_phi_reg_pp0_iter4_p_0914_4_6_i_i_reg_1653 <= ap_phi_reg_pp0_iter3_p_0914_4_6_i_i_reg_1653;
        ap_phi_reg_pp0_iter4_p_0914_4_8_i_i_reg_1751 <= ap_phi_reg_pp0_iter3_p_0914_4_8_i_i_reg_1751;
        ap_phi_reg_pp0_iter4_p_0914_4_9_i_i_reg_1794 <= ap_phi_reg_pp0_iter3_p_0914_4_9_i_i_reg_1794;
        ap_phi_reg_pp0_iter4_p_0914_4_i_i_108_reg_1402 <= ap_phi_reg_pp0_iter3_p_0914_4_i_i_108_reg_1402;
        ap_phi_reg_pp0_iter4_p_0914_4_i_i_reg_1827 <= ap_phi_reg_pp0_iter3_p_0914_4_i_i_reg_1827;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_p_01055_2_10_i_i_reg_1904 <= ap_phi_reg_pp0_iter4_p_01055_2_10_i_i_reg_1904;
        ap_phi_reg_pp0_iter5_p_01055_2_11_i_i_reg_1948 <= ap_phi_reg_pp0_iter4_p_01055_2_11_i_i_reg_1948;
        ap_phi_reg_pp0_iter5_p_01055_2_12_i_i_reg_1991 <= ap_phi_reg_pp0_iter4_p_01055_2_12_i_i_reg_1991;
        ap_phi_reg_pp0_iter5_p_01055_2_13_i_i_reg_2034 <= ap_phi_reg_pp0_iter4_p_01055_2_13_i_i_reg_2034;
        ap_phi_reg_pp0_iter5_p_01055_2_14_i_i_reg_2069 <= ap_phi_reg_pp0_iter4_p_01055_2_14_i_i_reg_2069;
        ap_phi_reg_pp0_iter5_p_01055_2_1_i_i_reg_1469 <= ap_phi_reg_pp0_iter4_p_01055_2_1_i_i_reg_1469;
        ap_phi_reg_pp0_iter5_p_01055_2_2_i_i_reg_1513 <= ap_phi_reg_pp0_iter4_p_01055_2_2_i_i_reg_1513;
        ap_phi_reg_pp0_iter5_p_01055_2_3_i_i_reg_1556 <= ap_phi_reg_pp0_iter4_p_01055_2_3_i_i_reg_1556;
        ap_phi_reg_pp0_iter5_p_01055_2_4_i_i_reg_1599 <= ap_phi_reg_pp0_iter4_p_01055_2_4_i_i_reg_1599;
        ap_phi_reg_pp0_iter5_p_01055_2_5_i_i_reg_1642 <= ap_phi_reg_pp0_iter4_p_01055_2_5_i_i_reg_1642;
        ap_phi_reg_pp0_iter5_p_01055_2_6_i_i_reg_1686 <= ap_phi_reg_pp0_iter4_p_01055_2_6_i_i_reg_1686;
        ap_phi_reg_pp0_iter5_p_01055_2_7_i_i_reg_1730 <= ap_phi_reg_pp0_iter4_p_01055_2_7_i_i_reg_1730;
        ap_phi_reg_pp0_iter5_p_01055_2_8_i_i_reg_1773 <= ap_phi_reg_pp0_iter4_p_01055_2_8_i_i_reg_1773;
        ap_phi_reg_pp0_iter5_p_01055_2_9_i_i_reg_1816 <= ap_phi_reg_pp0_iter4_p_01055_2_9_i_i_reg_1816;
        ap_phi_reg_pp0_iter5_p_01055_2_i_i_reg_1860 <= ap_phi_reg_pp0_iter4_p_01055_2_i_i_reg_1860;
        ap_phi_reg_pp0_iter5_p_01063_2_10_i_i_reg_1893 <= ap_phi_reg_pp0_iter4_p_01063_2_10_i_i_reg_1893;
        ap_phi_reg_pp0_iter5_p_01063_2_11_i_i_reg_1937 <= ap_phi_reg_pp0_iter4_p_01063_2_11_i_i_reg_1937;
        ap_phi_reg_pp0_iter5_p_01063_2_12_i_i_reg_1980 <= ap_phi_reg_pp0_iter4_p_01063_2_12_i_i_reg_1980;
        ap_phi_reg_pp0_iter5_p_01063_2_13_i_i_reg_2024 <= ap_phi_reg_pp0_iter4_p_01063_2_13_i_i_reg_2024;
        ap_phi_reg_pp0_iter5_p_01063_2_1_i_i_reg_1458 <= ap_phi_reg_pp0_iter4_p_01063_2_1_i_i_reg_1458;
        ap_phi_reg_pp0_iter5_p_01063_2_2_i_i_reg_1502 <= ap_phi_reg_pp0_iter4_p_01063_2_2_i_i_reg_1502;
        ap_phi_reg_pp0_iter5_p_01063_2_3_i_i_reg_1545 <= ap_phi_reg_pp0_iter4_p_01063_2_3_i_i_reg_1545;
        ap_phi_reg_pp0_iter5_p_01063_2_4_i_i_reg_1588 <= ap_phi_reg_pp0_iter4_p_01063_2_4_i_i_reg_1588;
        ap_phi_reg_pp0_iter5_p_01063_2_5_i_i_reg_1631 <= ap_phi_reg_pp0_iter4_p_01063_2_5_i_i_reg_1631;
        ap_phi_reg_pp0_iter5_p_01063_2_6_i_i_reg_1675 <= ap_phi_reg_pp0_iter4_p_01063_2_6_i_i_reg_1675;
        ap_phi_reg_pp0_iter5_p_01063_2_7_i_i_reg_1719 <= ap_phi_reg_pp0_iter4_p_01063_2_7_i_i_reg_1719;
        ap_phi_reg_pp0_iter5_p_01063_2_8_i_i_reg_1762 <= ap_phi_reg_pp0_iter4_p_01063_2_8_i_i_reg_1762;
        ap_phi_reg_pp0_iter5_p_01063_2_9_i_i_reg_1805 <= ap_phi_reg_pp0_iter4_p_01063_2_9_i_i_reg_1805;
        ap_phi_reg_pp0_iter5_p_01063_2_i_i_110_reg_1424 <= ap_phi_reg_pp0_iter4_p_01063_2_i_i_110_reg_1424;
        ap_phi_reg_pp0_iter5_p_01063_2_i_i_reg_1849 <= ap_phi_reg_pp0_iter4_p_01063_2_i_i_reg_1849;
        ap_phi_reg_pp0_iter5_p_0820_4_10_i_i_reg_1882 <= ap_phi_reg_pp0_iter4_p_0820_4_10_i_i_reg_1882;
        ap_phi_reg_pp0_iter5_p_0820_4_1_i_i_reg_1447 <= ap_phi_reg_pp0_iter4_p_0820_4_1_i_i_reg_1447;
        ap_phi_reg_pp0_iter5_p_0820_4_5_i_i_reg_1620 <= ap_phi_reg_pp0_iter4_p_0820_4_5_i_i_reg_1620;
        ap_phi_reg_pp0_iter5_p_0820_4_6_i_i_reg_1664 <= ap_phi_reg_pp0_iter4_p_0820_4_6_i_i_reg_1664;
        ap_phi_reg_pp0_iter5_p_0820_4_i_i_109_reg_1413 <= ap_phi_reg_pp0_iter4_p_0820_4_i_i_109_reg_1413;
        ap_phi_reg_pp0_iter5_p_0820_4_i_i_reg_1838 <= ap_phi_reg_pp0_iter4_p_0820_4_i_i_reg_1838;
        ap_phi_reg_pp0_iter5_p_0914_4_10_i_i_reg_1871 <= ap_phi_reg_pp0_iter4_p_0914_4_10_i_i_reg_1871;
        ap_phi_reg_pp0_iter5_p_0914_4_12_i_i_reg_1970 <= ap_phi_reg_pp0_iter4_p_0914_4_12_i_i_reg_1970;
        ap_phi_reg_pp0_iter5_p_0914_4_1_i_i_reg_1436 <= ap_phi_reg_pp0_iter4_p_0914_4_1_i_i_reg_1436;
        ap_phi_reg_pp0_iter5_p_0914_4_3_i_i_reg_1534 <= ap_phi_reg_pp0_iter4_p_0914_4_3_i_i_reg_1534;
        ap_phi_reg_pp0_iter5_p_0914_4_4_i_i_reg_1577 <= ap_phi_reg_pp0_iter4_p_0914_4_4_i_i_reg_1577;
        ap_phi_reg_pp0_iter5_p_0914_4_5_i_i_reg_1609 <= ap_phi_reg_pp0_iter4_p_0914_4_5_i_i_reg_1609;
        ap_phi_reg_pp0_iter5_p_0914_4_6_i_i_reg_1653 <= ap_phi_reg_pp0_iter4_p_0914_4_6_i_i_reg_1653;
        ap_phi_reg_pp0_iter5_p_0914_4_8_i_i_reg_1751 <= ap_phi_reg_pp0_iter4_p_0914_4_8_i_i_reg_1751;
        ap_phi_reg_pp0_iter5_p_0914_4_9_i_i_reg_1794 <= ap_phi_reg_pp0_iter4_p_0914_4_9_i_i_reg_1794;
        ap_phi_reg_pp0_iter5_p_0914_4_i_i_108_reg_1402 <= ap_phi_reg_pp0_iter4_p_0914_4_i_i_108_reg_1402;
        ap_phi_reg_pp0_iter5_p_0914_4_i_i_reg_1827 <= ap_phi_reg_pp0_iter4_p_0914_4_i_i_reg_1827;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_01055_2_10_i_i_reg_1904 <= ap_phi_reg_pp0_iter5_p_01055_2_10_i_i_reg_1904;
        ap_phi_reg_pp0_iter6_p_01055_2_11_i_i_reg_1948 <= ap_phi_reg_pp0_iter5_p_01055_2_11_i_i_reg_1948;
        ap_phi_reg_pp0_iter6_p_01055_2_12_i_i_reg_1991 <= ap_phi_reg_pp0_iter5_p_01055_2_12_i_i_reg_1991;
        ap_phi_reg_pp0_iter6_p_01055_2_13_i_i_reg_2034 <= ap_phi_reg_pp0_iter5_p_01055_2_13_i_i_reg_2034;
        ap_phi_reg_pp0_iter6_p_01055_2_14_i_i_reg_2069 <= ap_phi_reg_pp0_iter5_p_01055_2_14_i_i_reg_2069;
        ap_phi_reg_pp0_iter6_p_01055_2_1_i_i_reg_1469 <= ap_phi_reg_pp0_iter5_p_01055_2_1_i_i_reg_1469;
        ap_phi_reg_pp0_iter6_p_01055_2_2_i_i_reg_1513 <= ap_phi_reg_pp0_iter5_p_01055_2_2_i_i_reg_1513;
        ap_phi_reg_pp0_iter6_p_01055_2_3_i_i_reg_1556 <= ap_phi_reg_pp0_iter5_p_01055_2_3_i_i_reg_1556;
        ap_phi_reg_pp0_iter6_p_01055_2_4_i_i_reg_1599 <= ap_phi_reg_pp0_iter5_p_01055_2_4_i_i_reg_1599;
        ap_phi_reg_pp0_iter6_p_01055_2_5_i_i_reg_1642 <= ap_phi_reg_pp0_iter5_p_01055_2_5_i_i_reg_1642;
        ap_phi_reg_pp0_iter6_p_01055_2_6_i_i_reg_1686 <= ap_phi_reg_pp0_iter5_p_01055_2_6_i_i_reg_1686;
        ap_phi_reg_pp0_iter6_p_01055_2_7_i_i_reg_1730 <= ap_phi_reg_pp0_iter5_p_01055_2_7_i_i_reg_1730;
        ap_phi_reg_pp0_iter6_p_01055_2_8_i_i_reg_1773 <= ap_phi_reg_pp0_iter5_p_01055_2_8_i_i_reg_1773;
        ap_phi_reg_pp0_iter6_p_01055_2_9_i_i_reg_1816 <= ap_phi_reg_pp0_iter5_p_01055_2_9_i_i_reg_1816;
        ap_phi_reg_pp0_iter6_p_01055_2_i_i_reg_1860 <= ap_phi_reg_pp0_iter5_p_01055_2_i_i_reg_1860;
        ap_phi_reg_pp0_iter6_p_01063_2_10_i_i_reg_1893 <= ap_phi_reg_pp0_iter5_p_01063_2_10_i_i_reg_1893;
        ap_phi_reg_pp0_iter6_p_01063_2_11_i_i_reg_1937 <= ap_phi_reg_pp0_iter5_p_01063_2_11_i_i_reg_1937;
        ap_phi_reg_pp0_iter6_p_01063_2_12_i_i_reg_1980 <= ap_phi_reg_pp0_iter5_p_01063_2_12_i_i_reg_1980;
        ap_phi_reg_pp0_iter6_p_01063_2_13_i_i_reg_2024 <= ap_phi_reg_pp0_iter5_p_01063_2_13_i_i_reg_2024;
        ap_phi_reg_pp0_iter6_p_01063_2_1_i_i_reg_1458 <= ap_phi_reg_pp0_iter5_p_01063_2_1_i_i_reg_1458;
        ap_phi_reg_pp0_iter6_p_01063_2_2_i_i_reg_1502 <= ap_phi_reg_pp0_iter5_p_01063_2_2_i_i_reg_1502;
        ap_phi_reg_pp0_iter6_p_01063_2_3_i_i_reg_1545 <= ap_phi_reg_pp0_iter5_p_01063_2_3_i_i_reg_1545;
        ap_phi_reg_pp0_iter6_p_01063_2_4_i_i_reg_1588 <= ap_phi_reg_pp0_iter5_p_01063_2_4_i_i_reg_1588;
        ap_phi_reg_pp0_iter6_p_01063_2_5_i_i_reg_1631 <= ap_phi_reg_pp0_iter5_p_01063_2_5_i_i_reg_1631;
        ap_phi_reg_pp0_iter6_p_01063_2_6_i_i_reg_1675 <= ap_phi_reg_pp0_iter5_p_01063_2_6_i_i_reg_1675;
        ap_phi_reg_pp0_iter6_p_01063_2_7_i_i_reg_1719 <= ap_phi_reg_pp0_iter5_p_01063_2_7_i_i_reg_1719;
        ap_phi_reg_pp0_iter6_p_01063_2_8_i_i_reg_1762 <= ap_phi_reg_pp0_iter5_p_01063_2_8_i_i_reg_1762;
        ap_phi_reg_pp0_iter6_p_01063_2_9_i_i_reg_1805 <= ap_phi_reg_pp0_iter5_p_01063_2_9_i_i_reg_1805;
        ap_phi_reg_pp0_iter6_p_01063_2_i_i_110_reg_1424 <= ap_phi_reg_pp0_iter5_p_01063_2_i_i_110_reg_1424;
        ap_phi_reg_pp0_iter6_p_01063_2_i_i_reg_1849 <= ap_phi_reg_pp0_iter5_p_01063_2_i_i_reg_1849;
        ap_phi_reg_pp0_iter6_p_0820_4_10_i_i_reg_1882 <= ap_phi_reg_pp0_iter5_p_0820_4_10_i_i_reg_1882;
        ap_phi_reg_pp0_iter6_p_0820_4_1_i_i_reg_1447 <= ap_phi_reg_pp0_iter5_p_0820_4_1_i_i_reg_1447;
        ap_phi_reg_pp0_iter6_p_0820_4_5_i_i_reg_1620 <= ap_phi_reg_pp0_iter5_p_0820_4_5_i_i_reg_1620;
        ap_phi_reg_pp0_iter6_p_0820_4_6_i_i_reg_1664 <= ap_phi_reg_pp0_iter5_p_0820_4_6_i_i_reg_1664;
        ap_phi_reg_pp0_iter6_p_0820_4_i_i_109_reg_1413 <= ap_phi_reg_pp0_iter5_p_0820_4_i_i_109_reg_1413;
        ap_phi_reg_pp0_iter6_p_0820_4_i_i_reg_1838 <= ap_phi_reg_pp0_iter5_p_0820_4_i_i_reg_1838;
        ap_phi_reg_pp0_iter6_p_0914_4_10_i_i_reg_1871 <= ap_phi_reg_pp0_iter5_p_0914_4_10_i_i_reg_1871;
        ap_phi_reg_pp0_iter6_p_0914_4_12_i_i_reg_1970 <= ap_phi_reg_pp0_iter5_p_0914_4_12_i_i_reg_1970;
        ap_phi_reg_pp0_iter6_p_0914_4_1_i_i_reg_1436 <= ap_phi_reg_pp0_iter5_p_0914_4_1_i_i_reg_1436;
        ap_phi_reg_pp0_iter6_p_0914_4_3_i_i_reg_1534 <= ap_phi_reg_pp0_iter5_p_0914_4_3_i_i_reg_1534;
        ap_phi_reg_pp0_iter6_p_0914_4_4_i_i_reg_1577 <= ap_phi_reg_pp0_iter5_p_0914_4_4_i_i_reg_1577;
        ap_phi_reg_pp0_iter6_p_0914_4_5_i_i_reg_1609 <= ap_phi_reg_pp0_iter5_p_0914_4_5_i_i_reg_1609;
        ap_phi_reg_pp0_iter6_p_0914_4_6_i_i_reg_1653 <= ap_phi_reg_pp0_iter5_p_0914_4_6_i_i_reg_1653;
        ap_phi_reg_pp0_iter6_p_0914_4_8_i_i_reg_1751 <= ap_phi_reg_pp0_iter5_p_0914_4_8_i_i_reg_1751;
        ap_phi_reg_pp0_iter6_p_0914_4_9_i_i_reg_1794 <= ap_phi_reg_pp0_iter5_p_0914_4_9_i_i_reg_1794;
        ap_phi_reg_pp0_iter6_p_0914_4_i_i_108_reg_1402 <= ap_phi_reg_pp0_iter5_p_0914_4_i_i_108_reg_1402;
        ap_phi_reg_pp0_iter6_p_0914_4_i_i_reg_1827 <= ap_phi_reg_pp0_iter5_p_0914_4_i_i_reg_1827;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_p_01055_2_10_i_i_reg_1904 <= ap_phi_reg_pp0_iter6_p_01055_2_10_i_i_reg_1904;
        ap_phi_reg_pp0_iter7_p_01055_2_11_i_i_reg_1948 <= ap_phi_reg_pp0_iter6_p_01055_2_11_i_i_reg_1948;
        ap_phi_reg_pp0_iter7_p_01055_2_12_i_i_reg_1991 <= ap_phi_reg_pp0_iter6_p_01055_2_12_i_i_reg_1991;
        ap_phi_reg_pp0_iter7_p_01055_2_13_i_i_reg_2034 <= ap_phi_reg_pp0_iter6_p_01055_2_13_i_i_reg_2034;
        ap_phi_reg_pp0_iter7_p_01055_2_14_i_i_reg_2069 <= ap_phi_reg_pp0_iter6_p_01055_2_14_i_i_reg_2069;
        ap_phi_reg_pp0_iter7_p_01055_2_1_i_i_reg_1469 <= ap_phi_reg_pp0_iter6_p_01055_2_1_i_i_reg_1469;
        ap_phi_reg_pp0_iter7_p_01055_2_2_i_i_reg_1513 <= ap_phi_reg_pp0_iter6_p_01055_2_2_i_i_reg_1513;
        ap_phi_reg_pp0_iter7_p_01055_2_3_i_i_reg_1556 <= ap_phi_reg_pp0_iter6_p_01055_2_3_i_i_reg_1556;
        ap_phi_reg_pp0_iter7_p_01055_2_4_i_i_reg_1599 <= ap_phi_reg_pp0_iter6_p_01055_2_4_i_i_reg_1599;
        ap_phi_reg_pp0_iter7_p_01055_2_5_i_i_reg_1642 <= ap_phi_reg_pp0_iter6_p_01055_2_5_i_i_reg_1642;
        ap_phi_reg_pp0_iter7_p_01055_2_6_i_i_reg_1686 <= ap_phi_reg_pp0_iter6_p_01055_2_6_i_i_reg_1686;
        ap_phi_reg_pp0_iter7_p_01055_2_7_i_i_reg_1730 <= ap_phi_reg_pp0_iter6_p_01055_2_7_i_i_reg_1730;
        ap_phi_reg_pp0_iter7_p_01055_2_8_i_i_reg_1773 <= ap_phi_reg_pp0_iter6_p_01055_2_8_i_i_reg_1773;
        ap_phi_reg_pp0_iter7_p_01055_2_9_i_i_reg_1816 <= ap_phi_reg_pp0_iter6_p_01055_2_9_i_i_reg_1816;
        ap_phi_reg_pp0_iter7_p_01055_2_i_i_reg_1860 <= ap_phi_reg_pp0_iter6_p_01055_2_i_i_reg_1860;
        ap_phi_reg_pp0_iter7_p_01063_2_10_i_i_reg_1893 <= ap_phi_reg_pp0_iter6_p_01063_2_10_i_i_reg_1893;
        ap_phi_reg_pp0_iter7_p_01063_2_11_i_i_reg_1937 <= ap_phi_reg_pp0_iter6_p_01063_2_11_i_i_reg_1937;
        ap_phi_reg_pp0_iter7_p_01063_2_12_i_i_reg_1980 <= ap_phi_reg_pp0_iter6_p_01063_2_12_i_i_reg_1980;
        ap_phi_reg_pp0_iter7_p_01063_2_13_i_i_reg_2024 <= ap_phi_reg_pp0_iter6_p_01063_2_13_i_i_reg_2024;
        ap_phi_reg_pp0_iter7_p_01063_2_1_i_i_reg_1458 <= ap_phi_reg_pp0_iter6_p_01063_2_1_i_i_reg_1458;
        ap_phi_reg_pp0_iter7_p_01063_2_2_i_i_reg_1502 <= ap_phi_reg_pp0_iter6_p_01063_2_2_i_i_reg_1502;
        ap_phi_reg_pp0_iter7_p_01063_2_3_i_i_reg_1545 <= ap_phi_reg_pp0_iter6_p_01063_2_3_i_i_reg_1545;
        ap_phi_reg_pp0_iter7_p_01063_2_4_i_i_reg_1588 <= ap_phi_reg_pp0_iter6_p_01063_2_4_i_i_reg_1588;
        ap_phi_reg_pp0_iter7_p_01063_2_5_i_i_reg_1631 <= ap_phi_reg_pp0_iter6_p_01063_2_5_i_i_reg_1631;
        ap_phi_reg_pp0_iter7_p_01063_2_6_i_i_reg_1675 <= ap_phi_reg_pp0_iter6_p_01063_2_6_i_i_reg_1675;
        ap_phi_reg_pp0_iter7_p_01063_2_7_i_i_reg_1719 <= ap_phi_reg_pp0_iter6_p_01063_2_7_i_i_reg_1719;
        ap_phi_reg_pp0_iter7_p_01063_2_8_i_i_reg_1762 <= ap_phi_reg_pp0_iter6_p_01063_2_8_i_i_reg_1762;
        ap_phi_reg_pp0_iter7_p_01063_2_9_i_i_reg_1805 <= ap_phi_reg_pp0_iter6_p_01063_2_9_i_i_reg_1805;
        ap_phi_reg_pp0_iter7_p_01063_2_i_i_110_reg_1424 <= ap_phi_reg_pp0_iter6_p_01063_2_i_i_110_reg_1424;
        ap_phi_reg_pp0_iter7_p_01063_2_i_i_reg_1849 <= ap_phi_reg_pp0_iter6_p_01063_2_i_i_reg_1849;
        ap_phi_reg_pp0_iter7_p_0820_4_10_i_i_reg_1882 <= ap_phi_reg_pp0_iter6_p_0820_4_10_i_i_reg_1882;
        ap_phi_reg_pp0_iter7_p_0820_4_1_i_i_reg_1447 <= ap_phi_reg_pp0_iter6_p_0820_4_1_i_i_reg_1447;
        ap_phi_reg_pp0_iter7_p_0820_4_5_i_i_reg_1620 <= ap_phi_reg_pp0_iter6_p_0820_4_5_i_i_reg_1620;
        ap_phi_reg_pp0_iter7_p_0820_4_6_i_i_reg_1664 <= ap_phi_reg_pp0_iter6_p_0820_4_6_i_i_reg_1664;
        ap_phi_reg_pp0_iter7_p_0820_4_i_i_109_reg_1413 <= ap_phi_reg_pp0_iter6_p_0820_4_i_i_109_reg_1413;
        ap_phi_reg_pp0_iter7_p_0820_4_i_i_reg_1838 <= ap_phi_reg_pp0_iter6_p_0820_4_i_i_reg_1838;
        ap_phi_reg_pp0_iter7_p_0914_4_10_i_i_reg_1871 <= ap_phi_reg_pp0_iter6_p_0914_4_10_i_i_reg_1871;
        ap_phi_reg_pp0_iter7_p_0914_4_12_i_i_reg_1970 <= ap_phi_reg_pp0_iter6_p_0914_4_12_i_i_reg_1970;
        ap_phi_reg_pp0_iter7_p_0914_4_1_i_i_reg_1436 <= ap_phi_reg_pp0_iter6_p_0914_4_1_i_i_reg_1436;
        ap_phi_reg_pp0_iter7_p_0914_4_3_i_i_reg_1534 <= ap_phi_reg_pp0_iter6_p_0914_4_3_i_i_reg_1534;
        ap_phi_reg_pp0_iter7_p_0914_4_4_i_i_reg_1577 <= ap_phi_reg_pp0_iter6_p_0914_4_4_i_i_reg_1577;
        ap_phi_reg_pp0_iter7_p_0914_4_5_i_i_reg_1609 <= ap_phi_reg_pp0_iter6_p_0914_4_5_i_i_reg_1609;
        ap_phi_reg_pp0_iter7_p_0914_4_6_i_i_reg_1653 <= ap_phi_reg_pp0_iter6_p_0914_4_6_i_i_reg_1653;
        ap_phi_reg_pp0_iter7_p_0914_4_8_i_i_reg_1751 <= ap_phi_reg_pp0_iter6_p_0914_4_8_i_i_reg_1751;
        ap_phi_reg_pp0_iter7_p_0914_4_9_i_i_reg_1794 <= ap_phi_reg_pp0_iter6_p_0914_4_9_i_i_reg_1794;
        ap_phi_reg_pp0_iter7_p_0914_4_i_i_108_reg_1402 <= ap_phi_reg_pp0_iter6_p_0914_4_i_i_108_reg_1402;
        ap_phi_reg_pp0_iter7_p_0914_4_i_i_reg_1827 <= ap_phi_reg_pp0_iter6_p_0914_4_i_i_reg_1827;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_p_01055_2_10_i_i_reg_1904 <= ap_phi_reg_pp0_iter7_p_01055_2_10_i_i_reg_1904;
        ap_phi_reg_pp0_iter8_p_01055_2_11_i_i_reg_1948 <= ap_phi_reg_pp0_iter7_p_01055_2_11_i_i_reg_1948;
        ap_phi_reg_pp0_iter8_p_01055_2_12_i_i_reg_1991 <= ap_phi_reg_pp0_iter7_p_01055_2_12_i_i_reg_1991;
        ap_phi_reg_pp0_iter8_p_01055_2_13_i_i_reg_2034 <= ap_phi_reg_pp0_iter7_p_01055_2_13_i_i_reg_2034;
        ap_phi_reg_pp0_iter8_p_01055_2_14_i_i_reg_2069 <= ap_phi_reg_pp0_iter7_p_01055_2_14_i_i_reg_2069;
        ap_phi_reg_pp0_iter8_p_01055_2_1_i_i_reg_1469 <= ap_phi_reg_pp0_iter7_p_01055_2_1_i_i_reg_1469;
        ap_phi_reg_pp0_iter8_p_01055_2_2_i_i_reg_1513 <= ap_phi_reg_pp0_iter7_p_01055_2_2_i_i_reg_1513;
        ap_phi_reg_pp0_iter8_p_01055_2_3_i_i_reg_1556 <= ap_phi_reg_pp0_iter7_p_01055_2_3_i_i_reg_1556;
        ap_phi_reg_pp0_iter8_p_01055_2_4_i_i_reg_1599 <= ap_phi_reg_pp0_iter7_p_01055_2_4_i_i_reg_1599;
        ap_phi_reg_pp0_iter8_p_01055_2_5_i_i_reg_1642 <= ap_phi_reg_pp0_iter7_p_01055_2_5_i_i_reg_1642;
        ap_phi_reg_pp0_iter8_p_01055_2_6_i_i_reg_1686 <= ap_phi_reg_pp0_iter7_p_01055_2_6_i_i_reg_1686;
        ap_phi_reg_pp0_iter8_p_01055_2_7_i_i_reg_1730 <= ap_phi_reg_pp0_iter7_p_01055_2_7_i_i_reg_1730;
        ap_phi_reg_pp0_iter8_p_01055_2_8_i_i_reg_1773 <= ap_phi_reg_pp0_iter7_p_01055_2_8_i_i_reg_1773;
        ap_phi_reg_pp0_iter8_p_01055_2_9_i_i_reg_1816 <= ap_phi_reg_pp0_iter7_p_01055_2_9_i_i_reg_1816;
        ap_phi_reg_pp0_iter8_p_01055_2_i_i_reg_1860 <= ap_phi_reg_pp0_iter7_p_01055_2_i_i_reg_1860;
        ap_phi_reg_pp0_iter8_p_01063_2_10_i_i_reg_1893 <= ap_phi_reg_pp0_iter7_p_01063_2_10_i_i_reg_1893;
        ap_phi_reg_pp0_iter8_p_01063_2_11_i_i_reg_1937 <= ap_phi_reg_pp0_iter7_p_01063_2_11_i_i_reg_1937;
        ap_phi_reg_pp0_iter8_p_01063_2_12_i_i_reg_1980 <= ap_phi_reg_pp0_iter7_p_01063_2_12_i_i_reg_1980;
        ap_phi_reg_pp0_iter8_p_01063_2_13_i_i_reg_2024 <= ap_phi_reg_pp0_iter7_p_01063_2_13_i_i_reg_2024;
        ap_phi_reg_pp0_iter8_p_01063_2_1_i_i_reg_1458 <= ap_phi_reg_pp0_iter7_p_01063_2_1_i_i_reg_1458;
        ap_phi_reg_pp0_iter8_p_01063_2_2_i_i_reg_1502 <= ap_phi_reg_pp0_iter7_p_01063_2_2_i_i_reg_1502;
        ap_phi_reg_pp0_iter8_p_01063_2_3_i_i_reg_1545 <= ap_phi_reg_pp0_iter7_p_01063_2_3_i_i_reg_1545;
        ap_phi_reg_pp0_iter8_p_01063_2_4_i_i_reg_1588 <= ap_phi_reg_pp0_iter7_p_01063_2_4_i_i_reg_1588;
        ap_phi_reg_pp0_iter8_p_01063_2_5_i_i_reg_1631 <= ap_phi_reg_pp0_iter7_p_01063_2_5_i_i_reg_1631;
        ap_phi_reg_pp0_iter8_p_01063_2_6_i_i_reg_1675 <= ap_phi_reg_pp0_iter7_p_01063_2_6_i_i_reg_1675;
        ap_phi_reg_pp0_iter8_p_01063_2_7_i_i_reg_1719 <= ap_phi_reg_pp0_iter7_p_01063_2_7_i_i_reg_1719;
        ap_phi_reg_pp0_iter8_p_01063_2_8_i_i_reg_1762 <= ap_phi_reg_pp0_iter7_p_01063_2_8_i_i_reg_1762;
        ap_phi_reg_pp0_iter8_p_01063_2_9_i_i_reg_1805 <= ap_phi_reg_pp0_iter7_p_01063_2_9_i_i_reg_1805;
        ap_phi_reg_pp0_iter8_p_01063_2_i_i_110_reg_1424 <= ap_phi_reg_pp0_iter7_p_01063_2_i_i_110_reg_1424;
        ap_phi_reg_pp0_iter8_p_01063_2_i_i_reg_1849 <= ap_phi_reg_pp0_iter7_p_01063_2_i_i_reg_1849;
        ap_phi_reg_pp0_iter8_p_0820_4_10_i_i_reg_1882 <= ap_phi_reg_pp0_iter7_p_0820_4_10_i_i_reg_1882;
        ap_phi_reg_pp0_iter8_p_0820_4_1_i_i_reg_1447 <= ap_phi_reg_pp0_iter7_p_0820_4_1_i_i_reg_1447;
        ap_phi_reg_pp0_iter8_p_0820_4_5_i_i_reg_1620 <= ap_phi_reg_pp0_iter7_p_0820_4_5_i_i_reg_1620;
        ap_phi_reg_pp0_iter8_p_0820_4_6_i_i_reg_1664 <= ap_phi_reg_pp0_iter7_p_0820_4_6_i_i_reg_1664;
        ap_phi_reg_pp0_iter8_p_0820_4_i_i_109_reg_1413 <= ap_phi_reg_pp0_iter7_p_0820_4_i_i_109_reg_1413;
        ap_phi_reg_pp0_iter8_p_0820_4_i_i_reg_1838 <= ap_phi_reg_pp0_iter7_p_0820_4_i_i_reg_1838;
        ap_phi_reg_pp0_iter8_p_0914_4_10_i_i_reg_1871 <= ap_phi_reg_pp0_iter7_p_0914_4_10_i_i_reg_1871;
        ap_phi_reg_pp0_iter8_p_0914_4_12_i_i_reg_1970 <= ap_phi_reg_pp0_iter7_p_0914_4_12_i_i_reg_1970;
        ap_phi_reg_pp0_iter8_p_0914_4_1_i_i_reg_1436 <= ap_phi_reg_pp0_iter7_p_0914_4_1_i_i_reg_1436;
        ap_phi_reg_pp0_iter8_p_0914_4_3_i_i_reg_1534 <= ap_phi_reg_pp0_iter7_p_0914_4_3_i_i_reg_1534;
        ap_phi_reg_pp0_iter8_p_0914_4_4_i_i_reg_1577 <= ap_phi_reg_pp0_iter7_p_0914_4_4_i_i_reg_1577;
        ap_phi_reg_pp0_iter8_p_0914_4_5_i_i_reg_1609 <= ap_phi_reg_pp0_iter7_p_0914_4_5_i_i_reg_1609;
        ap_phi_reg_pp0_iter8_p_0914_4_6_i_i_reg_1653 <= ap_phi_reg_pp0_iter7_p_0914_4_6_i_i_reg_1653;
        ap_phi_reg_pp0_iter8_p_0914_4_8_i_i_reg_1751 <= ap_phi_reg_pp0_iter7_p_0914_4_8_i_i_reg_1751;
        ap_phi_reg_pp0_iter8_p_0914_4_9_i_i_reg_1794 <= ap_phi_reg_pp0_iter7_p_0914_4_9_i_i_reg_1794;
        ap_phi_reg_pp0_iter8_p_0914_4_i_i_108_reg_1402 <= ap_phi_reg_pp0_iter7_p_0914_4_i_i_108_reg_1402;
        ap_phi_reg_pp0_iter8_p_0914_4_i_i_reg_1827 <= ap_phi_reg_pp0_iter7_p_0914_4_i_i_reg_1827;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_p_01055_2_10_i_i_reg_1904 <= ap_phi_reg_pp0_iter8_p_01055_2_10_i_i_reg_1904;
        ap_phi_reg_pp0_iter9_p_01055_2_11_i_i_reg_1948 <= ap_phi_reg_pp0_iter8_p_01055_2_11_i_i_reg_1948;
        ap_phi_reg_pp0_iter9_p_01055_2_12_i_i_reg_1991 <= ap_phi_reg_pp0_iter8_p_01055_2_12_i_i_reg_1991;
        ap_phi_reg_pp0_iter9_p_01055_2_13_i_i_reg_2034 <= ap_phi_reg_pp0_iter8_p_01055_2_13_i_i_reg_2034;
        ap_phi_reg_pp0_iter9_p_01055_2_14_i_i_reg_2069 <= ap_phi_reg_pp0_iter8_p_01055_2_14_i_i_reg_2069;
        ap_phi_reg_pp0_iter9_p_01055_2_1_i_i_reg_1469 <= ap_phi_reg_pp0_iter8_p_01055_2_1_i_i_reg_1469;
        ap_phi_reg_pp0_iter9_p_01055_2_2_i_i_reg_1513 <= ap_phi_reg_pp0_iter8_p_01055_2_2_i_i_reg_1513;
        ap_phi_reg_pp0_iter9_p_01055_2_3_i_i_reg_1556 <= ap_phi_reg_pp0_iter8_p_01055_2_3_i_i_reg_1556;
        ap_phi_reg_pp0_iter9_p_01055_2_4_i_i_reg_1599 <= ap_phi_reg_pp0_iter8_p_01055_2_4_i_i_reg_1599;
        ap_phi_reg_pp0_iter9_p_01055_2_5_i_i_reg_1642 <= ap_phi_reg_pp0_iter8_p_01055_2_5_i_i_reg_1642;
        ap_phi_reg_pp0_iter9_p_01055_2_6_i_i_reg_1686 <= ap_phi_reg_pp0_iter8_p_01055_2_6_i_i_reg_1686;
        ap_phi_reg_pp0_iter9_p_01055_2_7_i_i_reg_1730 <= ap_phi_reg_pp0_iter8_p_01055_2_7_i_i_reg_1730;
        ap_phi_reg_pp0_iter9_p_01055_2_8_i_i_reg_1773 <= ap_phi_reg_pp0_iter8_p_01055_2_8_i_i_reg_1773;
        ap_phi_reg_pp0_iter9_p_01055_2_9_i_i_reg_1816 <= ap_phi_reg_pp0_iter8_p_01055_2_9_i_i_reg_1816;
        ap_phi_reg_pp0_iter9_p_01055_2_i_i_reg_1860 <= ap_phi_reg_pp0_iter8_p_01055_2_i_i_reg_1860;
        ap_phi_reg_pp0_iter9_p_01063_2_10_i_i_reg_1893 <= ap_phi_reg_pp0_iter8_p_01063_2_10_i_i_reg_1893;
        ap_phi_reg_pp0_iter9_p_01063_2_11_i_i_reg_1937 <= ap_phi_reg_pp0_iter8_p_01063_2_11_i_i_reg_1937;
        ap_phi_reg_pp0_iter9_p_01063_2_12_i_i_reg_1980 <= ap_phi_reg_pp0_iter8_p_01063_2_12_i_i_reg_1980;
        ap_phi_reg_pp0_iter9_p_01063_2_13_i_i_reg_2024 <= ap_phi_reg_pp0_iter8_p_01063_2_13_i_i_reg_2024;
        ap_phi_reg_pp0_iter9_p_01063_2_1_i_i_reg_1458 <= ap_phi_reg_pp0_iter8_p_01063_2_1_i_i_reg_1458;
        ap_phi_reg_pp0_iter9_p_01063_2_2_i_i_reg_1502 <= ap_phi_reg_pp0_iter8_p_01063_2_2_i_i_reg_1502;
        ap_phi_reg_pp0_iter9_p_01063_2_3_i_i_reg_1545 <= ap_phi_reg_pp0_iter8_p_01063_2_3_i_i_reg_1545;
        ap_phi_reg_pp0_iter9_p_01063_2_4_i_i_reg_1588 <= ap_phi_reg_pp0_iter8_p_01063_2_4_i_i_reg_1588;
        ap_phi_reg_pp0_iter9_p_01063_2_5_i_i_reg_1631 <= ap_phi_reg_pp0_iter8_p_01063_2_5_i_i_reg_1631;
        ap_phi_reg_pp0_iter9_p_01063_2_6_i_i_reg_1675 <= ap_phi_reg_pp0_iter8_p_01063_2_6_i_i_reg_1675;
        ap_phi_reg_pp0_iter9_p_01063_2_7_i_i_reg_1719 <= ap_phi_reg_pp0_iter8_p_01063_2_7_i_i_reg_1719;
        ap_phi_reg_pp0_iter9_p_01063_2_8_i_i_reg_1762 <= ap_phi_reg_pp0_iter8_p_01063_2_8_i_i_reg_1762;
        ap_phi_reg_pp0_iter9_p_01063_2_9_i_i_reg_1805 <= ap_phi_reg_pp0_iter8_p_01063_2_9_i_i_reg_1805;
        ap_phi_reg_pp0_iter9_p_01063_2_i_i_110_reg_1424 <= ap_phi_reg_pp0_iter8_p_01063_2_i_i_110_reg_1424;
        ap_phi_reg_pp0_iter9_p_01063_2_i_i_reg_1849 <= ap_phi_reg_pp0_iter8_p_01063_2_i_i_reg_1849;
        ap_phi_reg_pp0_iter9_p_0820_4_10_i_i_reg_1882 <= ap_phi_reg_pp0_iter8_p_0820_4_10_i_i_reg_1882;
        ap_phi_reg_pp0_iter9_p_0820_4_1_i_i_reg_1447 <= ap_phi_reg_pp0_iter8_p_0820_4_1_i_i_reg_1447;
        ap_phi_reg_pp0_iter9_p_0820_4_5_i_i_reg_1620 <= ap_phi_reg_pp0_iter8_p_0820_4_5_i_i_reg_1620;
        ap_phi_reg_pp0_iter9_p_0820_4_6_i_i_reg_1664 <= ap_phi_reg_pp0_iter8_p_0820_4_6_i_i_reg_1664;
        ap_phi_reg_pp0_iter9_p_0820_4_i_i_109_reg_1413 <= ap_phi_reg_pp0_iter8_p_0820_4_i_i_109_reg_1413;
        ap_phi_reg_pp0_iter9_p_0820_4_i_i_reg_1838 <= ap_phi_reg_pp0_iter8_p_0820_4_i_i_reg_1838;
        ap_phi_reg_pp0_iter9_p_0914_4_10_i_i_reg_1871 <= ap_phi_reg_pp0_iter8_p_0914_4_10_i_i_reg_1871;
        ap_phi_reg_pp0_iter9_p_0914_4_12_i_i_reg_1970 <= ap_phi_reg_pp0_iter8_p_0914_4_12_i_i_reg_1970;
        ap_phi_reg_pp0_iter9_p_0914_4_1_i_i_reg_1436 <= ap_phi_reg_pp0_iter8_p_0914_4_1_i_i_reg_1436;
        ap_phi_reg_pp0_iter9_p_0914_4_3_i_i_reg_1534 <= ap_phi_reg_pp0_iter8_p_0914_4_3_i_i_reg_1534;
        ap_phi_reg_pp0_iter9_p_0914_4_4_i_i_reg_1577 <= ap_phi_reg_pp0_iter8_p_0914_4_4_i_i_reg_1577;
        ap_phi_reg_pp0_iter9_p_0914_4_5_i_i_reg_1609 <= ap_phi_reg_pp0_iter8_p_0914_4_5_i_i_reg_1609;
        ap_phi_reg_pp0_iter9_p_0914_4_6_i_i_reg_1653 <= ap_phi_reg_pp0_iter8_p_0914_4_6_i_i_reg_1653;
        ap_phi_reg_pp0_iter9_p_0914_4_8_i_i_reg_1751 <= ap_phi_reg_pp0_iter8_p_0914_4_8_i_i_reg_1751;
        ap_phi_reg_pp0_iter9_p_0914_4_9_i_i_reg_1794 <= ap_phi_reg_pp0_iter8_p_0914_4_9_i_i_reg_1794;
        ap_phi_reg_pp0_iter9_p_0914_4_i_i_108_reg_1402 <= ap_phi_reg_pp0_iter8_p_0914_4_i_i_108_reg_1402;
        ap_phi_reg_pp0_iter9_p_0914_4_i_i_reg_1827 <= ap_phi_reg_pp0_iter8_p_0914_4_i_i_reg_1827;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (exitcond_flatten_reg_7533 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        col_reg_7638 <= grp_fu_2171_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        col_reg_7638_pp0_iter1_reg <= col_reg_7638;
        col_reg_7638_pp0_iter2_reg <= col_reg_7638_pp0_iter1_reg;
        col_reg_7638_pp0_iter3_reg <= col_reg_7638_pp0_iter2_reg;
        col_reg_7638_pp0_iter4_reg <= col_reg_7638_pp0_iter3_reg;
        col_reg_7638_pp0_iter5_reg <= col_reg_7638_pp0_iter4_reg;
        col_reg_7638_pp0_iter6_reg <= col_reg_7638_pp0_iter5_reg;
        col_reg_7638_pp0_iter7_reg <= col_reg_7638_pp0_iter6_reg;
        col_reg_7638_pp0_iter8_reg <= col_reg_7638_pp0_iter7_reg;
        tmp_103_i_i_reg_7760_pp0_iter4_reg <= tmp_103_i_i_reg_7760;
        tmp_111_i_i_reg_7765_pp0_iter4_reg <= tmp_111_i_i_reg_7765;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (tmp_146_reg_9011 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        cost_d_actual_V_1_3_reg_9536 <= cost_d_actual_V_1_3_fu_6850_p2;
        p_Val2_21_13_i_i_reg_9531 <= p_Val2_21_13_i_i_fu_6829_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (tmp_126_reg_8619 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        cost_d_actual_V_1_4_s_reg_9165 <= cost_d_actual_V_1_4_s_fu_5324_p2;
        p_Val2_21_4_i_i_reg_9160 <= p_Val2_21_4_i_i_fu_5303_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (tmp_136_reg_8739 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        cost_d_actual_V_1_9_s_reg_9357 <= cost_d_actual_V_1_9_s_fu_6098_p2;
        p_Val2_21_9_i_i_reg_9352 <= p_Val2_21_9_i_i_fu_6077_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (tmp_140_reg_8802 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        cost_d_actual_V_2_10_2_reg_9443 <= cost_d_actual_V_2_10_2_fu_6455_p3;
        p_01055_2_i_i1_reg_9448 <= p_01055_2_i_i1_fu_6463_p3;
        p_Val2_21_10_i_i_reg_9433 <= p_Val2_21_10_i_i_fu_6377_p3;
        p_Val2_22_10_i_i_reg_9438 <= p_Val2_22_10_i_i_fu_6418_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (tmp_142_reg_8873 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        cost_d_actual_V_2_11_1_reg_9473[9 : 0] <= cost_d_actual_V_2_11_1_fu_6593_p1[9 : 0];
        p_Val2_21_11_i_i_reg_9463 <= p_Val2_21_11_i_i_fu_6525_p3;
        p_Val2_22_11_i_i_reg_9468 <= p_Val2_22_11_i_i_fu_6566_p3;
        tmp_294_11_i_i_reg_9478 <= tmp_294_11_i_i_fu_6597_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_235_i_i_reg_8317_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        cost_d_actual_V_2_1_2_reg_9054 <= cost_d_actual_V_2_1_2_fu_4925_p3;
        p_Val2_21_1_i_i_reg_9039 <= p_Val2_21_1_i_i_fu_4848_p3;
        p_Val2_22_1_i_i_reg_9044 <= p_Val2_22_1_i_i_fu_4888_p3;
        tmp_294_1_i_i_reg_9049 <= tmp_294_1_i_i_fu_4919_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (tmp_122_reg_8547 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        cost_d_actual_V_2_2_1_reg_9084[9 : 0] <= cost_d_actual_V_2_2_1_fu_5060_p1[9 : 0];
        p_Val2_21_2_i_i_reg_9074 <= p_Val2_21_2_i_i_fu_4992_p3;
        p_Val2_22_2_i_i_reg_9079 <= p_Val2_22_2_i_i_fu_5033_p3;
        tmp_294_2_i_i_reg_9089 <= tmp_294_2_i_i_fu_5064_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (tmp_144_reg_8902 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        cost_d_actual_V_2_2_reg_9509 <= cost_d_actual_V_2_2_fu_6733_p2;
        p_Val2_21_12_i_i_reg_9499 <= p_Val2_21_12_i_i_fu_6671_p3;
        p_Val2_22_12_i_i_reg_9504 <= p_Val2_22_12_i_i_fu_6712_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (tmp_124_reg_8590 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        cost_d_actual_V_2_3_s_reg_9130 <= cost_d_actual_V_2_3_s_fu_5209_p2;
        p_Val2_21_3_i_i_reg_9120 <= p_Val2_21_3_i_i_fu_5147_p3;
        p_Val2_22_3_i_i_reg_9125 <= p_Val2_22_3_i_i_fu_5188_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (tmp_130_reg_8672 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        cost_d_actual_V_2_6_2_reg_9256 <= cost_d_actual_V_2_6_2_fu_5690_p3;
        p_01055_2_5_i_i_131_reg_9261 <= p_01055_2_5_i_i_131_fu_5698_p3;
        p_Val2_21_6_i_i_reg_9246 <= p_Val2_21_6_i_i_fu_5612_p3;
        p_Val2_22_6_i_i_reg_9251 <= p_Val2_22_6_i_i_fu_5653_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (tmp_132_reg_8691 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        cost_d_actual_V_2_7_1_reg_9286[9 : 0] <= cost_d_actual_V_2_7_1_fu_5833_p1[9 : 0];
        p_Val2_21_7_i_i_reg_9276 <= p_Val2_21_7_i_i_fu_5765_p3;
        p_Val2_22_7_i_i_reg_9281 <= p_Val2_22_7_i_i_fu_5806_p3;
        tmp_294_7_i_i_reg_9291 <= tmp_294_7_i_i_fu_5837_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (tmp_134_reg_8715 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        cost_d_actual_V_2_8_s_reg_9322 <= cost_d_actual_V_2_8_s_fu_5978_p2;
        p_Val2_21_8_i_i_reg_9312 <= p_Val2_21_8_i_i_fu_5916_p3;
        p_Val2_22_8_i_i_reg_9317 <= p_Val2_22_8_i_i_fu_5957_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_142_reg_8873 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cost_d_diagonal_V_1_reg_8991 <= cost_d_diagonal_V_1_fu_7255_p2;
        tmp_291_11_i_i_reg_8986 <= tmp_291_11_i_i_fu_4772_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (tmp_235_i_i_reg_8317 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        cost_d_diagonal_V_1_s_reg_8604 <= cost_d_diagonal_V_1_s_fu_7150_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (tmp_144_reg_8902 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        cost_d_diagonal_V_2_reg_9135 <= cost_d_diagonal_V_2_fu_7265_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_122_reg_8547 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        cost_d_diagonal_V_2_s_reg_8628 <= cost_d_diagonal_V_2_s_fu_7160_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (tmp_146_reg_9011 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        cost_d_diagonal_V_3_reg_9236 <= cost_d_diagonal_V_3_fu_7270_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_124_reg_8590 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        cost_d_diagonal_V_3_s_reg_8643 <= cost_d_diagonal_V_3_s_fu_7165_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (tmp_148_reg_9025 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        cost_d_diagonal_V_4_reg_9423 <= cost_d_diagonal_V_4_fu_7280_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_126_reg_8619 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        cost_d_diagonal_V_4_s_reg_8662 <= cost_d_diagonal_V_4_s_fu_7175_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_128_reg_8653 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        cost_d_diagonal_V_5_s_reg_8700 <= cost_d_diagonal_V_5_s_fu_7190_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_130_reg_8672 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        cost_d_diagonal_V_6_s_reg_8724 <= cost_d_diagonal_V_6_s_fu_7200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_132_reg_8691 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        cost_d_diagonal_V_7_s_reg_8748 <= cost_d_diagonal_V_7_s_fu_7210_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_134_reg_8715 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        cost_d_diagonal_V_8_s_reg_8768 <= cost_d_diagonal_V_8_s_fu_7215_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_136_reg_8739 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        cost_d_diagonal_V_9_s_reg_8773 <= cost_d_diagonal_V_9_s_fu_7220_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_138_reg_8788 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        cost_d_diagonal_V_i_reg_8858 <= cost_d_diagonal_V_i_fu_7235_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_119_reg_8523 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        cost_d_diagonal_V_i_s_reg_8575 <= cost_d_diagonal_V_i_s_fu_7139_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_140_reg_8802 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        cost_d_diagonal_V_s_reg_8887 <= cost_d_diagonal_V_s_fu_7245_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_140_fu_4315_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        cost_d_right_V_10_i_s_reg_8806 <= cost_d_right_V_10_i_s_fu_7230_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_142_fu_4494_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        cost_d_right_V_11_i_s_reg_8877 <= cost_d_right_V_11_i_s_fu_7240_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_144_fu_4573_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        cost_d_right_V_12_i_s_reg_8906 <= cost_d_right_V_12_i_s_fu_7250_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_146_fu_4782_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cost_d_right_V_13_i_s_reg_9015 <= cost_d_right_V_13_i_s_fu_7260_p2;
        tmp_291_13_i_i_reg_9020 <= tmp_291_13_i_i_fu_4794_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (tmp_148_reg_9025 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        cost_d_right_V_14_i_s_reg_9327 <= cost_d_right_V_14_i_s_fu_7275_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (tmp_235_i_i_reg_8317 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_121_reg_8476 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        cost_d_right_V_1_i_i_reg_8532 <= cost_d_right_V_1_i_i_fu_7128_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (grp_fu_2186_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        cost_d_right_V_2_i_i_reg_8551 <= cost_d_right_V_2_i_i_fu_7134_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_124_fu_4164_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        cost_d_right_V_3_i_i_reg_8594 <= cost_d_right_V_3_i_i_fu_7145_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_126_fu_4183_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        cost_d_right_V_4_i_i_reg_8623 <= cost_d_right_V_4_i_i_fu_7155_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_128_fu_4205_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        cost_d_right_V_5_i_i_reg_8657 <= cost_d_right_V_5_i_i_fu_7170_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_130_fu_4224_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        cost_d_right_V_6_i_i_reg_8676 <= cost_d_right_V_6_i_i_fu_7180_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_132_fu_4240_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        cost_d_right_V_7_i_i_reg_8695 <= cost_d_right_V_7_i_i_fu_7185_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_134_fu_4259_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        cost_d_right_V_8_i_i_reg_8719 <= cost_d_right_V_8_i_i_fu_7195_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_136_fu_4278_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        cost_d_right_V_9_i_i_reg_8743 <= cost_d_right_V_9_i_i_fu_7205_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_138_fu_4303_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        cost_d_right_V_i_i_139_reg_8792 <= cost_d_right_V_i_i_139_fu_7225_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_119_fu_4127_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        cost_d_right_V_i_i_reg_8527 <= cost_d_right_V_i_i_fu_7122_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_235_i_i_reg_8317_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_d_temp_right_V_1 <= cost_d_actual_V_1_1_s_fu_4868_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (tmp_138_reg_8788 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_d_temp_right_V_10 <= cost_d_actual_V_1_i_fu_6247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (tmp_140_reg_8802 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_d_temp_right_V_11 <= cost_d_actual_V_1_s_fu_6398_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (tmp_142_reg_8873 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_d_temp_right_V_12 <= cost_d_actual_V_1_1_fu_6546_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (tmp_144_reg_8902 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_d_temp_right_V_13 <= cost_d_actual_V_1_2_fu_6692_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (tmp_146_reg_9011 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_d_temp_right_V_14 <= cost_d_actual_V_1_3_fu_6850_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_148_reg_9025 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cost_d_temp_right_V_15 <= cost_d_actual_V_1_4_fu_7009_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (tmp_122_reg_8547 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_d_temp_right_V_2 <= cost_d_actual_V_1_2_s_fu_5013_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (tmp_124_reg_8590 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_d_temp_right_V_3 <= cost_d_actual_V_1_3_s_fu_5168_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (tmp_126_reg_8619 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_d_temp_right_V_4 <= cost_d_actual_V_1_4_s_fu_5324_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (tmp_128_reg_8653 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_d_temp_right_V_5 <= cost_d_actual_V_1_5_s_fu_5477_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (tmp_130_reg_8672 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_d_temp_right_V_6 <= cost_d_actual_V_1_6_s_fu_5633_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (tmp_132_reg_8691 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_d_temp_right_V_7 <= cost_d_actual_V_1_7_s_fu_5786_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (tmp_134_reg_8715 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_d_temp_right_V_8 <= cost_d_actual_V_1_8_s_fu_5937_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (tmp_136_reg_8739 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_d_temp_right_V_9 <= cost_d_actual_V_1_9_s_fu_6098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_119_reg_8523 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_d_temp_right_V_s <= cost_d_actual_V_1_i_s_fu_4657_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        cost_last_line_0_V_2_reg_8537 <= cost_last_line_0_V_q0;
        tmp_122_reg_8547 <= grp_fu_2181_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        cost_last_line_10_V_3_reg_8783 <= cost_last_line_10_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        cost_last_line_11_V_3_reg_8863 <= cost_last_line_11_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        cost_last_line_12_V_3_reg_8892 <= cost_last_line_12_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_13_V_3_reg_8996 <= cost_last_line_13_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_14_V_3_reg_9064 <= cost_last_line_14_V_q0;
        pixel_values_right_V <= right_value_V_1_load_reg_8911;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_15_V_3_reg_9140 <= cost_last_line_15_V_q0;
        pixel_values_right_V_2 <= pixel_values_right_V_28_reg_9069;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        cost_last_line_1_V_2_reg_8580 <= cost_last_line_1_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        cost_last_line_2_V_2_reg_8609 <= cost_last_line_2_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        cost_last_line_3_V_2_reg_8633 <= cost_last_line_3_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        cost_last_line_4_V_2_reg_8648 <= cost_last_line_4_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        cost_last_line_5_V_2_reg_8681 <= cost_last_line_5_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        cost_last_line_6_V_2_reg_8705 <= cost_last_line_6_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        cost_last_line_7_V_2_reg_8729 <= cost_last_line_7_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        cost_last_line_8_V_2_reg_8753 <= cost_last_line_8_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        cost_last_line_9_V_2_reg_8763 <= cost_last_line_9_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        cx_reg_7477 <= grp_fu_2115_p2;
        cy_reg_7482 <= grp_fu_2120_p2;
        fx_reg_7467 <= grp_fu_2105_p2;
        fy_reg_7472 <= grp_fu_2110_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_2605_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond8_i_i_reg_7542 <= exitcond8_i_i_fu_2616_p2;
        i_op_assign_29_mid2_reg_7547 <= i_op_assign_29_mid2_fu_2621_p3;
        row_reg_7537 <= row_fu_2610_p2;
        tmp_30_i_i_mid2_reg_7576 <= tmp_30_i_i_mid2_fu_2641_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten_reg_7533 <= exitcond_flatten_fu_2605_p2;
        exitcond_flatten_reg_7533_pp0_iter10_reg <= exitcond_flatten_reg_7533_pp0_iter9_reg;
        exitcond_flatten_reg_7533_pp0_iter11_reg <= exitcond_flatten_reg_7533_pp0_iter10_reg;
        exitcond_flatten_reg_7533_pp0_iter1_reg <= exitcond_flatten_reg_7533;
        exitcond_flatten_reg_7533_pp0_iter2_reg <= exitcond_flatten_reg_7533_pp0_iter1_reg;
        exitcond_flatten_reg_7533_pp0_iter3_reg <= exitcond_flatten_reg_7533_pp0_iter2_reg;
        exitcond_flatten_reg_7533_pp0_iter4_reg <= exitcond_flatten_reg_7533_pp0_iter3_reg;
        exitcond_flatten_reg_7533_pp0_iter5_reg <= exitcond_flatten_reg_7533_pp0_iter4_reg;
        exitcond_flatten_reg_7533_pp0_iter6_reg <= exitcond_flatten_reg_7533_pp0_iter5_reg;
        exitcond_flatten_reg_7533_pp0_iter7_reg <= exitcond_flatten_reg_7533_pp0_iter6_reg;
        exitcond_flatten_reg_7533_pp0_iter8_reg <= exitcond_flatten_reg_7533_pp0_iter7_reg;
        exitcond_flatten_reg_7533_pp0_iter9_reg <= exitcond_flatten_reg_7533_pp0_iter8_reg;
        i_op_assign_29_mid2_reg_7547_pp0_iter10_reg <= i_op_assign_29_mid2_reg_7547_pp0_iter9_reg;
        i_op_assign_29_mid2_reg_7547_pp0_iter1_reg <= i_op_assign_29_mid2_reg_7547;
        i_op_assign_29_mid2_reg_7547_pp0_iter2_reg <= i_op_assign_29_mid2_reg_7547_pp0_iter1_reg;
        i_op_assign_29_mid2_reg_7547_pp0_iter3_reg <= i_op_assign_29_mid2_reg_7547_pp0_iter2_reg;
        i_op_assign_29_mid2_reg_7547_pp0_iter4_reg <= i_op_assign_29_mid2_reg_7547_pp0_iter3_reg;
        i_op_assign_29_mid2_reg_7547_pp0_iter5_reg <= i_op_assign_29_mid2_reg_7547_pp0_iter4_reg;
        i_op_assign_29_mid2_reg_7547_pp0_iter6_reg <= i_op_assign_29_mid2_reg_7547_pp0_iter5_reg;
        i_op_assign_29_mid2_reg_7547_pp0_iter7_reg <= i_op_assign_29_mid2_reg_7547_pp0_iter6_reg;
        i_op_assign_29_mid2_reg_7547_pp0_iter8_reg <= i_op_assign_29_mid2_reg_7547_pp0_iter7_reg;
        i_op_assign_29_mid2_reg_7547_pp0_iter9_reg <= i_op_assign_29_mid2_reg_7547_pp0_iter8_reg;
        tmp_240_i_i_reg_7608_pp0_iter1_reg <= tmp_240_i_i_reg_7608;
        tmp_240_i_i_reg_7608_pp0_iter2_reg <= tmp_240_i_i_reg_7608_pp0_iter1_reg;
        tmp_240_i_i_reg_7608_pp0_iter3_reg <= tmp_240_i_i_reg_7608_pp0_iter2_reg;
        tmp_240_i_i_reg_7608_pp0_iter4_reg <= tmp_240_i_i_reg_7608_pp0_iter3_reg;
        tmp_240_i_i_reg_7608_pp0_iter5_reg <= tmp_240_i_i_reg_7608_pp0_iter4_reg;
        tmp_240_i_i_reg_7608_pp0_iter6_reg <= tmp_240_i_i_reg_7608_pp0_iter5_reg;
        tmp_240_i_i_reg_7608_pp0_iter7_reg <= tmp_240_i_i_reg_7608_pp0_iter6_reg;
        tmp_240_i_i_reg_7608_pp0_iter8_reg <= tmp_240_i_i_reg_7608_pp0_iter7_reg;
        tmp_30_i_i_mid2_reg_7576_pp0_iter10_reg <= tmp_30_i_i_mid2_reg_7576_pp0_iter9_reg;
        tmp_30_i_i_mid2_reg_7576_pp0_iter1_reg <= tmp_30_i_i_mid2_reg_7576;
        tmp_30_i_i_mid2_reg_7576_pp0_iter2_reg <= tmp_30_i_i_mid2_reg_7576_pp0_iter1_reg;
        tmp_30_i_i_mid2_reg_7576_pp0_iter3_reg <= tmp_30_i_i_mid2_reg_7576_pp0_iter2_reg;
        tmp_30_i_i_mid2_reg_7576_pp0_iter4_reg <= tmp_30_i_i_mid2_reg_7576_pp0_iter3_reg;
        tmp_30_i_i_mid2_reg_7576_pp0_iter5_reg <= tmp_30_i_i_mid2_reg_7576_pp0_iter4_reg;
        tmp_30_i_i_mid2_reg_7576_pp0_iter6_reg <= tmp_30_i_i_mid2_reg_7576_pp0_iter5_reg;
        tmp_30_i_i_mid2_reg_7576_pp0_iter7_reg <= tmp_30_i_i_mid2_reg_7576_pp0_iter6_reg;
        tmp_30_i_i_mid2_reg_7576_pp0_iter8_reg <= tmp_30_i_i_mid2_reg_7576_pp0_iter7_reg;
        tmp_30_i_i_mid2_reg_7576_pp0_iter9_reg <= tmp_30_i_i_mid2_reg_7576_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        i_op_assign_4_reg_8137 <= grp_fu_2115_p2;
        tmp_142_i_i_reg_8126 <= grp_fu_2094_p2;
        tmp_145_i_i_reg_8132 <= grp_fu_2145_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (or_cond84_demorgan_reg_7953_pp0_iter7_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        i_op_assign_7_reg_8229 <= grp_fu_2120_p2;
        rightImage_in_V_load_3_reg_8234 <= rightImage_in_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (or_cond84_demorgan_reg_7953_pp0_iter7_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        i_op_assign_8_reg_8239 <= grp_fu_2110_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (or_cond84_demorgan_reg_7953_pp0_iter9_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        icmp1_reg_8843 <= icmp1_fu_4427_p2;
        p_Result_13_reg_8811 <= reg_V_1_fu_4327_p1[32'd31];
        sel_tmp21_demorgan_reg_8848 <= sel_tmp21_demorgan_fu_4459_p2;
        sel_tmp5_reg_8853 <= sel_tmp5_fu_4483_p3;
        sh_amt_3_cast_i_i_reg_8838 <= sh_amt_3_cast_i_i_fu_4411_p2;
        tmp_114_reg_8816 <= tmp_114_fu_4361_p1;
        tmp_219_i_i_reg_8822 <= tmp_219_i_i_fu_4373_p2;
        tmp_221_i_i_reg_8828 <= tmp_221_i_i_fu_4389_p2;
        tmp_222_i_i_reg_8833 <= tmp_222_i_i_fu_4395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        isNeg_2_reg_8046 <= sh_assign_6_fu_3466_p2[32'd8];
        p_Result_11_reg_8036 <= p_Val2_19_fu_3436_p1[32'd31];
        tmp_V_8_reg_8041 <= tmp_V_8_fu_3458_p1;
        ush_2_reg_8051 <= ush_2_fu_3490_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond83_demorgan_reg_7877 == 1'd1) & (1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        isNeg_reg_7927 <= sh_assign_fu_3046_p2[32'd8];
        p_Result_s_reg_7917 <= p_Val2_s_fu_3016_p1[32'd31];
        tmp_V_4_reg_7922 <= tmp_V_4_fu_3038_p1;
        ush_reg_7932 <= ush_fu_3070_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        leftImage_in_V_load_1_reg_8000 <= leftImage_in_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        leftImage_in_V_load_3_reg_8020 <= leftImage_in_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_240_i_i_reg_7608_pp0_iter8_reg == 1'd1) & (tmp_30_i_i_mid2_reg_7576_pp0_iter8_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mu_diagonal_V_1_fu_630 <= exponentials_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (tmp_235_i_i_reg_8317 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        mu_right_V_1_fu_634 <= exponentials_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        notlhs2_reg_7842 <= notlhs2_fu_2810_p2;
        notrhs2_reg_7847 <= notrhs2_fu_2816_p2;
        tmp237_demorgan_reg_7857 <= tmp237_demorgan_fu_2822_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        notlhs8_reg_7897 <= notlhs8_fu_2998_p2;
        notrhs8_reg_7902 <= notrhs8_fu_3004_p2;
        tmp235_demorgan_reg_7912 <= tmp235_demorgan_fu_3010_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        or_cond83_demorgan_reg_7877 <= or_cond83_demorgan_fu_2894_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        or_cond83_demorgan_reg_7877_pp0_iter7_reg <= or_cond83_demorgan_reg_7877;
        or_cond83_demorgan_reg_7877_pp0_iter8_reg <= or_cond83_demorgan_reg_7877_pp0_iter7_reg;
        tmp_116_i_i_reg_7795_pp0_iter5_reg <= tmp_116_i_i_reg_7795;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        or_cond84_demorgan_reg_7953 <= or_cond84_demorgan_fu_3229_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        or_cond84_demorgan_reg_7953_pp0_iter7_reg <= or_cond84_demorgan_reg_7953;
        or_cond84_demorgan_reg_7953_pp0_iter8_reg <= or_cond84_demorgan_reg_7953_pp0_iter7_reg;
        or_cond84_demorgan_reg_7953_pp0_iter9_reg <= or_cond84_demorgan_reg_7953_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_0820_1_i_i_reg_1390 <= ap_phi_mux_p_0820_4_14_i_i_phi_fu_2061_p4;
        p_0914_1_i_i_reg_1378 <= ap_phi_mux_p_0914_4_14_i_i_phi_fu_2049_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (or_cond83_demorgan_reg_7877_pp0_iter8_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        p_Result_10_reg_8259 <= reg_V_fu_3802_p1[32'd31];
        sel_tmp4_demorgan_reg_8291 <= sel_tmp4_demorgan_fu_3912_p2;
        sel_tmp7_reg_8296 <= sel_tmp7_fu_3936_p3;
        tmp_165_i_i_reg_8270 <= tmp_165_i_i_fu_3848_p2;
        tmp_167_i_i_reg_8276 <= tmp_167_i_i_fu_3864_p2;
        tmp_168_i_i_reg_8281 <= tmp_168_i_i_fu_3870_p2;
        tmp_88_reg_8264 <= tmp_88_fu_3836_p1;
        tmp_89_reg_8286 <= tmp_89_fu_3882_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond84_demorgan_reg_7953 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Result_12_reg_8084 <= p_Val2_24_fu_3588_p1[32'd31];
        p_Val2_36_reg_8089 <= p_Val2_36_fu_3709_p3;
        tmp_58_reg_8078 <= tmp_58_fu_7110_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (tmp_148_reg_9025 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        p_Result_66_14_i_i_reg_9577 <= {{p_Val2_22_14_i_i_fu_6970_p3[17:10]}};
        p_Val2_21_14_i_i_reg_9566 <= p_Val2_21_14_i_i_fu_6959_p3;
        p_Val2_22_14_i_i_reg_9572 <= p_Val2_22_14_i_i_fu_6970_p3;
        tmp_250_i_i18_reg_9556 <= tmp_250_i_i18_fu_6927_p2;
        tmp_i_i17_155_reg_9561 <= tmp_i_i17_155_fu_6931_p2;
        tmp_i_i17_reg_9551 <= tmp_i_i17_fu_6923_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond83_demorgan_reg_7877 == 1'd1) & (1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        p_Result_9_reg_7963 <= p_Val2_13_fu_3234_p1[32'd31];
        p_Val2_32_reg_7968 <= p_Val2_32_fu_3356_p3;
        tmp_27_reg_7957 <= tmp_27_fu_7098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (tmp_128_reg_8653 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_Val2_21_5_i_i_reg_9210 <= p_Val2_21_5_i_i_fu_5448_p3;
        tmp_250_i_i8_reg_9200 <= tmp_250_i_i8_fu_5419_p2;
        tmp_i_i7_128_reg_9205 <= tmp_i_i7_128_fu_5424_p2;
        tmp_i_i7_reg_9195 <= tmp_i_i7_fu_5414_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (tmp_138_reg_8788 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        p_Val2_21_i_i_140_reg_9397 <= p_Val2_21_i_i_140_fu_6218_p3;
        tmp_250_i_i13_reg_9387 <= tmp_250_i_i13_fu_6189_p2;
        tmp_i_i12_138_reg_9392 <= tmp_i_i12_138_fu_6194_p2;
        tmp_i_i12_reg_9382 <= tmp_i_i12_fu_6184_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (tmp_240_i_i_reg_7608_pp0_iter8_reg == 1'd1) & (tmp_30_i_i_mid2_reg_7576_pp0_iter8_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        pixel_values_left_V_10_reg_8363 <= pixel_values_left_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        pixel_values_left_V_1_reg_8414 <= pixel_values_left_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        pixel_values_left_V_1_reg_8414_pp0_iter10_reg <= pixel_values_left_V_1_reg_8414_pp0_iter9_reg;
        pixel_values_left_V_1_reg_8414_pp0_iter9_reg <= pixel_values_left_V_1_reg_8414;
        tmp_78_i_i_reg_7750_pp0_iter4_reg <= tmp_78_i_i_reg_7750;
        tmp_86_i_i_reg_7755_pp0_iter4_reg <= tmp_86_i_i_reg_7755;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (tmp_235_i_i_reg_8317 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        pixel_values_left_V_4_reg_8370 <= pixel_values_left_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (tmp_235_i_i_reg_8317 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        pixel_values_left_V_6_reg_8351 <= pixel_values_left_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (tmp_240_i_i_reg_7608_pp0_iter8_reg == 1'd1) & (tmp_30_i_i_mid2_reg_7576_pp0_iter8_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        pixel_values_left_V_8_reg_8377 <= pixel_values_left_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        pixel_values_right_V_1 <= pixel_values_right_V_29_reg_9034;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        pixel_values_right_V_10 <= pixel_values_right_V_20_reg_9362;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        pixel_values_right_V_11 <= pixel_values_right_V_19_reg_9428;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        pixel_values_right_V_12 <= pixel_values_right_V_18_reg_9458;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        pixel_values_right_V_13 <= pixel_values_right_V_17_reg_9484;
        pixel_values_right_V_14 <= pixel_values_right_V_13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        pixel_values_right_V_15_reg_9514 <= pixel_values_right_V_14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        pixel_values_right_V_17_reg_9484 <= pixel_values_right_V_12;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        pixel_values_right_V_18_reg_9458 <= pixel_values_right_V_11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        pixel_values_right_V_19_reg_9428 <= pixel_values_right_V_10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        pixel_values_right_V_20_reg_9362 <= pixel_values_right_V_9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        pixel_values_right_V_21_reg_9332 <= pixel_values_right_V_8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        pixel_values_right_V_22_reg_9297 <= pixel_values_right_V_7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        pixel_values_right_V_23_reg_9271 <= pixel_values_right_V_6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        pixel_values_right_V_24_reg_9241 <= pixel_values_right_V_5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        pixel_values_right_V_25_reg_9170 <= pixel_values_right_V_4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        pixel_values_right_V_26_reg_9145 <= pixel_values_right_V_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        pixel_values_right_V_27_reg_9100 <= pixel_values_right_V_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pixel_values_right_V_28_reg_9069 <= pixel_values_right_V_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pixel_values_right_V_29_reg_9034 <= pixel_values_right_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        pixel_values_right_V_3 <= pixel_values_right_V_27_reg_9100;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        pixel_values_right_V_4 <= pixel_values_right_V_26_reg_9145;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        pixel_values_right_V_5 <= pixel_values_right_V_25_reg_9170;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        pixel_values_right_V_6 <= pixel_values_right_V_24_reg_9241;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        pixel_values_right_V_7 <= pixel_values_right_V_23_reg_9271;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        pixel_values_right_V_8 <= pixel_values_right_V_22_reg_9297;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        pixel_values_right_V_9 <= pixel_values_right_V_21_reg_9332;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        r1_reg_7726 <= grp_fu_2086_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        r2_reg_7738 <= grp_fu_2086_p2;
        tmp_78_i_i_reg_7750 <= grp_fu_2105_p2;
        tmp_86_i_i_reg_7755 <= grp_fu_2115_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_2294 <= grp_fu_2086_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_7533_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_2300 <= grp_fu_2090_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_7533_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_2307 <= grp_fu_2094_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((1'b0 == ap_block_pp0_stage16_11001) & (or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((or_cond83_demorgan_reg_7877 == 1'd1) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_2314 <= grp_fu_2098_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        reg_2322 <= grp_fu_2105_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        reg_2328 <= grp_fu_2110_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        reg_2334 <= grp_fu_2115_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (or_cond84_demorgan_reg_7953_pp0_iter7_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((or_cond83_demorgan_reg_7877 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_2341 <= grp_fu_2120_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_2348 <= grp_fu_2105_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        reg_2355 <= grp_fu_2110_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_2361 <= grp_fu_2115_p2;
        reg_2367 <= grp_fu_2120_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        reg_2373 <= grp_fu_2105_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        reg_2379 <= grp_fu_2110_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        reg_2385 <= grp_fu_2115_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (or_cond84_demorgan_reg_7953_pp0_iter7_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_2391 <= grp_fu_2120_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_7533_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_2397 <= grp_fu_2086_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_7533_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_2404 <= grp_fu_2086_p2;
        reg_2410 <= grp_fu_2090_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage16_11001) & (or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((or_cond83_demorgan_reg_7877 == 1'd1) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_7533_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        reg_2416 <= grp_fu_2094_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_2422 <= grp_fu_2110_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (or_cond83_demorgan_reg_7877_pp0_iter7_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        reg_2429 <= grp_fu_2115_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        reg_2436 <= grp_fu_2120_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        reg_2442 <= grp_fu_2105_p2;
        reg_2448 <= grp_fu_2110_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_2454 <= grp_fu_2105_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_2460 <= grp_fu_2110_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (or_cond84_demorgan_reg_7953_pp0_iter8_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_2466 <= grp_fu_2115_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_2473 <= grp_fu_2120_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_2479 <= grp_fu_2105_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_2485 <= grp_fu_2086_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_2492 <= grp_fu_2090_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (or_cond83_demorgan_reg_7877_pp0_iter7_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        reg_2498 <= grp_fu_2120_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        reg_2504 <= grp_fu_2151_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage16_11001) & (or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((or_cond83_demorgan_reg_7877 == 1'd1) & (1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_2509 <= grp_floor_fu_2079_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((or_cond83_demorgan_reg_7877 == 1'd1) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_2515 <= grp_floor_fu_2079_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage15_11001) & (or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        reg_2521 <= grp_floor_fu_2079_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        reg_2527 <= leftImage_in_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (or_cond84_demorgan_reg_7953_pp0_iter8_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage15_11001) & (or_cond84_demorgan_reg_7953_pp0_iter9_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage16_11001) & (or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        reg_2531 <= grp_fu_2090_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (or_cond83_demorgan_reg_7877_pp0_iter8_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_2537 <= grp_fu_2098_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (or_cond84_demorgan_reg_7953_pp0_iter7_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_2542 <= rightImage_in_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((or_cond84_demorgan_reg_7953_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_2546 <= grp_fu_2145_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((or_cond83_demorgan_reg_7877 == 1'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((or_cond83_demorgan_reg_7877_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_2552 <= grp_fu_2115_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        rightImage_in_V_load_1_reg_8147 <= rightImage_in_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (or_cond84_demorgan_reg_7953_pp0_iter9_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        right_value_V_1_fu_638 <= right_value_V_fu_4558_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        right_value_V_1_load_reg_8911 <= right_value_V_1_fu_638;
        tmp_146_reg_9011 <= grp_fu_2274_p2[32'd31];
        tmp_148_reg_9025 <= grp_fu_2284_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond83_demorgan_reg_7877_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        this_assign_i_i_reg_8301 <= this_assign_i_i_fu_4005_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_7533_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp150_reg_9592 <= {{grp_fu_7082_p2[51:44]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_101_reg_8062 <= tmp_101_fu_3580_p1;
        tmp_107_reg_8073 <= tmp_107_fu_3584_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        tmp_103_i_i_reg_7760 <= grp_fu_2105_p2;
        tmp_111_i_i_reg_7765 <= grp_fu_2110_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        tmp_108_i_i_reg_7790 <= grp_fu_2110_p2;
        tmp_83_i_i_reg_7785 <= grp_fu_2105_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_108_i_i_reg_7790_pp0_iter5_reg <= tmp_108_i_i_reg_7790;
        x2_reg_7716_pp0_iter4_reg <= x2_reg_7716;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        tmp_115_i_i_reg_7770 <= grp_fu_2086_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        tmp_116_i_i_reg_7795 <= grp_fu_2120_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_119_reg_8523 <= i_op_assign_29_mid2_reg_7547_pp0_iter9_reg[32'd31];
        tmp_244_i_i_reg_8481 <= tmp_244_i_i_fu_4119_p1;
        tmp_246_i_i_reg_8500[9 : 0] <= tmp_246_i_i_fu_4123_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_235_i_i_reg_8317 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_121_reg_8476 <= grp_fu_2181_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_124_reg_8590 <= grp_fu_2199_p2[32'd31];
        tmp_248_i_i_reg_8556[9 : 0] <= tmp_248_i_i_fu_4157_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_126_reg_8619 <= grp_fu_2204_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_128_reg_8653 <= grp_fu_2209_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_130_reg_8672 <= grp_fu_2214_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        tmp_132_reg_8691 <= grp_fu_2219_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_134_reg_8715 <= grp_fu_2224_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_136_reg_8739 <= grp_fu_2229_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_138_reg_8788 <= grp_fu_2234_p2[32'd31];
        tmp_140_reg_8802 <= grp_fu_2244_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_13_reg_7852 <= grp_fu_2159_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        tmp_142_reg_8873 <= grp_fu_2254_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_144_reg_8902 <= grp_fu_2264_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond83_demorgan_reg_7877_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_146_i_i_reg_8204 <= grp_fu_2110_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        tmp_150_i_i_reg_8152 <= grp_fu_2145_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (or_cond83_demorgan_reg_7877_pp0_iter7_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        tmp_152_i_i_reg_8209 <= grp_fu_2094_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_153_i_i_reg_8030 <= grp_fu_2090_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (or_cond83_demorgan_reg_7877_pp0_iter7_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        tmp_158_i_i_reg_8224 <= grp_fu_2098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond83_demorgan_reg_7877 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_159_i_i_reg_8179 <= grp_fu_2145_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond84_demorgan_reg_7953 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_192_i_i_reg_8095 <= grp_floor_fu_2079_ap_return;
        tmp_62_reg_8100 <= grp_fu_7115_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        tmp_193_i_i_reg_8184 <= grp_fu_2090_p2;
        tmp_196_i_i_reg_8189 <= grp_fu_2094_p2;
        tmp_199_i_i_reg_8194 <= grp_fu_2145_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (or_cond84_demorgan_reg_7953_pp0_iter7_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_200_i_i_reg_8244 <= grp_fu_2120_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        tmp_201_i_i_reg_8162 <= grp_fu_2094_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        tmp_204_i_i_reg_8199 <= grp_fu_2145_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond84_demorgan_reg_7953_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_205_i_i_reg_8312 <= grp_fu_2120_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (or_cond84_demorgan_reg_7953_pp0_iter8_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        tmp_206_i_i_reg_8466 <= grp_fu_2098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        tmp_207_i_i_reg_8173 <= grp_fu_2094_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond84_demorgan_reg_7953_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_210_i_i_reg_8307 <= grp_fu_2145_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (or_cond84_demorgan_reg_7953_pp0_iter8_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_214_i_i_reg_8599 <= grp_fu_2120_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_235_i_i_reg_8317 <= tmp_235_i_i_fu_4029_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_235_i_i_reg_8317_pp0_iter10_reg <= tmp_235_i_i_reg_8317_pp0_iter9_reg;
        tmp_235_i_i_reg_8317_pp0_iter9_reg <= tmp_235_i_i_reg_8317;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_23_reg_7862 <= tmp_23_fu_2869_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_30_i_i_mid2_fu_2641_p3 == 1'd1) & (exitcond_flatten_fu_2605_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_240_i_i_reg_7608 <= tmp_240_i_i_fu_2693_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_245_i_i_reg_8384 <= tmp_245_i_i_fu_4052_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_245_i_i_reg_8384_pp0_iter10_reg <= tmp_245_i_i_reg_8384_pp0_iter9_reg;
        tmp_245_i_i_reg_8384_pp0_iter9_reg <= tmp_245_i_i_reg_8384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_246_i_i_reg_8500_pp0_iter10_reg[9 : 0] <= tmp_246_i_i_reg_8500[9 : 0];
        tmp_64_reg_8116_pp0_iter8_reg <= tmp_64_reg_8116;
        tmp_66_reg_8121_pp0_iter8_reg <= tmp_66_reg_8121;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_248_i_i_reg_8556_pp0_iter10_reg[9 : 0] <= tmp_248_i_i_reg_8556[9 : 0];
        y1_reg_7689_pp0_iter4_reg <= y1_reg_7689;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_119_reg_8523 == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_287_i_i_reg_8882 <= grp_fu_2176_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (tmp_140_reg_8802 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        tmp_288_10_i_i_reg_9418 <= grp_fu_2254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (tmp_142_reg_8873 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        tmp_288_11_i_i_reg_9453 <= grp_fu_2264_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_122_reg_8547 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        tmp_288_2_i_i_reg_9059 <= grp_fu_2199_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (tmp_130_reg_8672 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        tmp_288_6_i_i_reg_9231 <= grp_fu_2219_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (tmp_132_reg_8691 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        tmp_288_7_i_i_reg_9266 <= grp_fu_2224_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_140_reg_8802 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_291_10_i_i_reg_8981 <= tmp_291_10_i_i_fu_4764_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_144_reg_8902 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_291_12_i_i_reg_9001 <= tmp_291_12_i_i_fu_4777_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_148_fu_4799_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_291_14_i_i_reg_9029 <= tmp_291_14_i_i_fu_4807_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_235_i_i_reg_8317_pp0_iter9_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_291_1_i_i_reg_8931 <= tmp_291_1_i_i_fu_4714_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_122_reg_8547 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_291_2_i_i_reg_8936 <= tmp_291_2_i_i_fu_4719_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_124_reg_8590 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_291_3_i_i_reg_8941 <= tmp_291_3_i_i_fu_4724_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_126_reg_8619 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_291_4_i_i_reg_8946 <= tmp_291_4_i_i_fu_4729_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_128_reg_8653 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_291_5_i_i_reg_8951 <= tmp_291_5_i_i_fu_4734_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_130_reg_8672 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_291_6_i_i_reg_8956 <= tmp_291_6_i_i_fu_4739_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_132_reg_8691 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_291_7_i_i_reg_8961 <= tmp_291_7_i_i_fu_4744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_134_reg_8715 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_291_8_i_i_reg_8966 <= tmp_291_8_i_i_fu_4749_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_136_reg_8739 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_291_9_i_i_reg_8971 <= tmp_291_9_i_i_fu_4754_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (tmp_138_reg_8788 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_291_i_i_143_reg_8976 <= tmp_291_i_i_143_fu_4759_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond83_demorgan_reg_7877 == 1'd1) & (1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_32_reg_7974 <= grp_fu_7103_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tmp_35_i_i_reg_7623 <= grp_fu_2148_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_35_reg_7990 <= tmp_35_fu_3409_p2;
        tmp_37_reg_7995 <= tmp_37_fu_3414_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tmp_36_i_i_reg_7628 <= grp_fu_2086_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_37_i_i_reg_7652 <= grp_fu_2141_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        tmp_39_i_i_mid2_v_reg_7644 <= grp_fu_2141_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten_reg_7533 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tmp_39_i_i_mid2_v_v_1_reg_7618 <= grp_fu_2148_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_7533 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        tmp_39_i_i_mid2_v_v_s_reg_7612 <= tmp_39_i_i_mid2_v_v_s_fu_2698_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_39_reg_7892 <= grp_fu_2154_p2;
        yyy2_reg_7881 <= grp_fu_2086_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten_reg_7533_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tmp_42_i_i_reg_7659 <= grp_fu_2086_p2;
        tmp_46_i_i_reg_7664 <= grp_fu_2090_p2;
        tmp_50_i_i_reg_7669 <= grp_fu_2094_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_48_reg_7907 <= grp_fu_2159_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tmp_54_i_i_reg_7674 <= grp_fu_2086_p2;
        tmp_58_i_i_reg_7679 <= grp_fu_2090_p2;
        tmp_62_i_i_reg_7684 <= grp_fu_2094_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_54_reg_7938 <= tmp_54_fu_3119_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_64_reg_8116 <= tmp_64_fu_3762_p2;
        tmp_66_reg_8121 <= tmp_66_fu_3767_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond83_demorgan_reg_7877 == 1'd1) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_65_reg_7943 <= tmp_65_fu_3202_p1;
        tmp_81_reg_7948 <= tmp_81_fu_3206_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        tmp_68_i_i_reg_7775 <= grp_fu_2086_p2;
        tmp_91_i_i_reg_7780 <= grp_fu_2105_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tmp_79_i_i_reg_7810 <= grp_fu_2098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        tmp_7_reg_7837 <= grp_fu_2154_p2;
        yyy1_reg_7826 <= grp_fu_2090_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_84_i_i_reg_7805 <= grp_fu_2105_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        tmp_91_i_i_reg_7780_pp0_iter5_reg <= tmp_91_i_i_reg_7780;
        x1_reg_7697_pp0_iter4_reg <= x1_reg_7697;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        tmp_99_i_i_reg_7800 <= grp_fu_2115_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        x1_reg_7697 <= grp_fu_2141_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        x2_reg_7716 <= grp_fu_2141_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        x_assign_3_reg_8067 <= grp_floor_fu_2079_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        xxx1_reg_7815 <= grp_fu_2090_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        xxx2_reg_7867 <= grp_fu_2098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y1_reg_7689 <= grp_fu_2141_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y2_reg_7707 <= grp_fu_2141_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        y2_reg_7707_pp0_iter4_reg <= y2_reg_7707;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_0_0_loc_blk_n = PAR_L_RINV_val_0_0_loc_empty_n;
    end else begin
        PAR_L_RINV_val_0_0_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_0_0_loc_read = 1'b1;
    end else begin
        PAR_L_RINV_val_0_0_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_0_1_loc_blk_n = PAR_L_RINV_val_0_1_loc_empty_n;
    end else begin
        PAR_L_RINV_val_0_1_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_0_1_loc_read = 1'b1;
    end else begin
        PAR_L_RINV_val_0_1_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_0_2_loc_blk_n = PAR_L_RINV_val_0_2_loc_empty_n;
    end else begin
        PAR_L_RINV_val_0_2_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_0_2_loc_read = 1'b1;
    end else begin
        PAR_L_RINV_val_0_2_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_1_0_loc_blk_n = PAR_L_RINV_val_1_0_loc_empty_n;
    end else begin
        PAR_L_RINV_val_1_0_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_1_0_loc_read = 1'b1;
    end else begin
        PAR_L_RINV_val_1_0_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_1_1_loc_blk_n = PAR_L_RINV_val_1_1_loc_empty_n;
    end else begin
        PAR_L_RINV_val_1_1_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_1_1_loc_read = 1'b1;
    end else begin
        PAR_L_RINV_val_1_1_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_1_2_loc_blk_n = PAR_L_RINV_val_1_2_loc_empty_n;
    end else begin
        PAR_L_RINV_val_1_2_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_1_2_loc_read = 1'b1;
    end else begin
        PAR_L_RINV_val_1_2_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_2_0_loc_blk_n = PAR_L_RINV_val_2_0_loc_empty_n;
    end else begin
        PAR_L_RINV_val_2_0_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_2_0_loc_read = 1'b1;
    end else begin
        PAR_L_RINV_val_2_0_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_2_1_loc_blk_n = PAR_L_RINV_val_2_1_loc_empty_n;
    end else begin
        PAR_L_RINV_val_2_1_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_2_1_loc_read = 1'b1;
    end else begin
        PAR_L_RINV_val_2_1_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_2_2_loc_blk_n = PAR_L_RINV_val_2_2_loc_empty_n;
    end else begin
        PAR_L_RINV_val_2_2_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_L_RINV_val_2_2_loc_read = 1'b1;
    end else begin
        PAR_L_RINV_val_2_2_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_R_RINV_val_0_0_loc_blk_n = PAR_R_RINV_val_0_0_loc_empty_n;
    end else begin
        PAR_R_RINV_val_0_0_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_R_RINV_val_0_0_loc_read = 1'b1;
    end else begin
        PAR_R_RINV_val_0_0_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_R_RINV_val_0_1_loc_blk_n = PAR_R_RINV_val_0_1_loc_empty_n;
    end else begin
        PAR_R_RINV_val_0_1_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_R_RINV_val_0_1_loc_read = 1'b1;
    end else begin
        PAR_R_RINV_val_0_1_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_R_RINV_val_0_2_loc_blk_n = PAR_R_RINV_val_0_2_loc_empty_n;
    end else begin
        PAR_R_RINV_val_0_2_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_R_RINV_val_0_2_loc_read = 1'b1;
    end else begin
        PAR_R_RINV_val_0_2_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_R_RINV_val_1_0_loc_blk_n = PAR_R_RINV_val_1_0_loc_empty_n;
    end else begin
        PAR_R_RINV_val_1_0_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_R_RINV_val_1_0_loc_read = 1'b1;
    end else begin
        PAR_R_RINV_val_1_0_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_R_RINV_val_1_1_loc_blk_n = PAR_R_RINV_val_1_1_loc_empty_n;
    end else begin
        PAR_R_RINV_val_1_1_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_R_RINV_val_1_1_loc_read = 1'b1;
    end else begin
        PAR_R_RINV_val_1_1_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_R_RINV_val_1_2_loc_blk_n = PAR_R_RINV_val_1_2_loc_empty_n;
    end else begin
        PAR_R_RINV_val_1_2_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_R_RINV_val_1_2_loc_read = 1'b1;
    end else begin
        PAR_R_RINV_val_1_2_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_R_RINV_val_2_0_loc_blk_n = PAR_R_RINV_val_2_0_loc_empty_n;
    end else begin
        PAR_R_RINV_val_2_0_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_R_RINV_val_2_0_loc_read = 1'b1;
    end else begin
        PAR_R_RINV_val_2_0_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_R_RINV_val_2_1_loc_blk_n = PAR_R_RINV_val_2_1_loc_empty_n;
    end else begin
        PAR_R_RINV_val_2_1_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_R_RINV_val_2_1_loc_read = 1'b1;
    end else begin
        PAR_R_RINV_val_2_1_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_R_RINV_val_2_2_loc_blk_n = PAR_R_RINV_val_2_2_loc_empty_n;
    end else begin
        PAR_R_RINV_val_2_2_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        PAR_R_RINV_val_2_2_loc_read = 1'b1;
    end else begin
        PAR_R_RINV_val_2_2_loc_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_condition_pp0_exit_iter10_state191 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter10_state191 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state213)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten_reg_7533 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_i_op_assign_1_phi_fu_1371_p4 = col_reg_7638;
    end else begin
        ap_phi_mux_i_op_assign_1_phi_fu_1371_p4 = i_op_assign_1_reg_1367;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten_reg_7533 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_i_op_assign_s_phi_fu_1359_p4 = tmp_39_i_i_mid2_v_v_s_reg_7612;
    end else begin
        ap_phi_mux_i_op_assign_s_phi_fu_1359_p4 = i_op_assign_s_reg_1355;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten_reg_7533 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_indvar_flatten_phi_fu_1347_p4 = indvar_flatten_next_reg_7633;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_1347_p4 = indvar_flatten_reg_1343;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (tmp_140_reg_8802 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_mux_p_01063_2_10_i_i_phi_fu_1896_p4 = cost_d_actual_V_2_10_2_reg_9443;
    end else begin
        ap_phi_mux_p_01063_2_10_i_i_phi_fu_1896_p4 = ap_phi_reg_pp0_iter10_p_01063_2_10_i_i_reg_1893;
    end
end

always @ (*) begin
    if (((tmp_235_i_i_reg_8317_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_mux_p_01063_2_1_i_i_phi_fu_1461_p4 = cost_d_actual_V_2_1_2_reg_9054;
    end else begin
        ap_phi_mux_p_01063_2_1_i_i_phi_fu_1461_p4 = ap_phi_reg_pp0_iter10_p_01063_2_1_i_i_reg_1458;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (tmp_130_reg_8672 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_mux_p_01063_2_6_i_i_phi_fu_1678_p4 = cost_d_actual_V_2_6_2_reg_9256;
    end else begin
        ap_phi_mux_p_01063_2_6_i_i_phi_fu_1678_p4 = ap_phi_reg_pp0_iter10_p_01063_2_6_i_i_reg_1675;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_phi_mux_p_0820_1_i_i_phi_fu_1394_p4 = ap_phi_mux_p_0820_4_14_i_i_phi_fu_2061_p4;
    end else begin
        ap_phi_mux_p_0820_1_i_i_phi_fu_1394_p4 = p_0820_1_i_i_reg_1390;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (tmp_140_reg_8802 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_mux_p_0820_4_10_i_i_phi_fu_1885_p4 = p_Val2_21_10_i_i_reg_9433;
    end else begin
        ap_phi_mux_p_0820_4_10_i_i_phi_fu_1885_p4 = ap_phi_reg_pp0_iter10_p_0820_4_10_i_i_reg_1882;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3862)) begin
        if ((tmp_142_reg_8873 == 1'd0)) begin
            ap_phi_mux_p_0820_4_11_i_i_phi_fu_1929_p4 = p_Val2_21_11_i_i_reg_9463;
        end else if ((tmp_142_reg_8873 == 1'd1)) begin
            ap_phi_mux_p_0820_4_11_i_i_phi_fu_1929_p4 = p_0820_4_10_i_i_reg_1882;
        end else begin
            ap_phi_mux_p_0820_4_11_i_i_phi_fu_1929_p4 = ap_phi_reg_pp0_iter10_p_0820_4_11_i_i_reg_1926;
        end
    end else begin
        ap_phi_mux_p_0820_4_11_i_i_phi_fu_1929_p4 = ap_phi_reg_pp0_iter10_p_0820_4_11_i_i_reg_1926;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3864)) begin
        if ((tmp_144_reg_8902 == 1'd0)) begin
            ap_phi_mux_p_0820_4_12_i_i_phi_fu_1962_p4 = p_Val2_21_12_i_i_reg_9499;
        end else if ((tmp_144_reg_8902 == 1'd1)) begin
            ap_phi_mux_p_0820_4_12_i_i_phi_fu_1962_p4 = p_0820_4_11_i_i_reg_1926;
        end else begin
            ap_phi_mux_p_0820_4_12_i_i_phi_fu_1962_p4 = ap_phi_reg_pp0_iter10_p_0820_4_12_i_i_reg_1959;
        end
    end else begin
        ap_phi_mux_p_0820_4_12_i_i_phi_fu_1962_p4 = ap_phi_reg_pp0_iter10_p_0820_4_12_i_i_reg_1959;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3866)) begin
        if ((tmp_146_reg_9011 == 1'd0)) begin
            ap_phi_mux_p_0820_4_13_i_i_phi_fu_2016_p4 = p_Val2_21_13_i_i_reg_9531;
        end else if ((tmp_146_reg_9011 == 1'd1)) begin
            ap_phi_mux_p_0820_4_13_i_i_phi_fu_2016_p4 = p_0820_4_12_i_i_reg_1959;
        end else begin
            ap_phi_mux_p_0820_4_13_i_i_phi_fu_2016_p4 = ap_phi_reg_pp0_iter10_p_0820_4_13_i_i_reg_2013;
        end
    end else begin
        ap_phi_mux_p_0820_4_13_i_i_phi_fu_2016_p4 = ap_phi_reg_pp0_iter10_p_0820_4_13_i_i_reg_2013;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2901)) begin
        if ((tmp_148_reg_9025 == 1'd0)) begin
            ap_phi_mux_p_0820_4_14_i_i_phi_fu_2061_p4 = p_Val2_21_14_i_i_reg_9566;
        end else if ((tmp_148_reg_9025 == 1'd1)) begin
            ap_phi_mux_p_0820_4_14_i_i_phi_fu_2061_p4 = p_0820_4_13_i_i_reg_2013;
        end else begin
            ap_phi_mux_p_0820_4_14_i_i_phi_fu_2061_p4 = ap_phi_reg_pp0_iter11_p_0820_4_14_i_i_reg_2057;
        end
    end else begin
        ap_phi_mux_p_0820_4_14_i_i_phi_fu_2061_p4 = ap_phi_reg_pp0_iter11_p_0820_4_14_i_i_reg_2057;
    end
end

always @ (*) begin
    if (((tmp_235_i_i_reg_8317_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_mux_p_0820_4_1_i_i_phi_fu_1450_p4 = p_Val2_21_1_i_i_reg_9039;
    end else begin
        ap_phi_mux_p_0820_4_1_i_i_phi_fu_1450_p4 = ap_phi_reg_pp0_iter10_p_0820_4_1_i_i_reg_1447;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3837)) begin
        if ((tmp_122_reg_8547 == 1'd0)) begin
            ap_phi_mux_p_0820_4_2_i_i_phi_fu_1494_p4 = p_Val2_21_2_i_i_reg_9074;
        end else if ((tmp_122_reg_8547 == 1'd1)) begin
            ap_phi_mux_p_0820_4_2_i_i_phi_fu_1494_p4 = p_0820_4_1_i_i_reg_1447;
        end else begin
            ap_phi_mux_p_0820_4_2_i_i_phi_fu_1494_p4 = ap_phi_reg_pp0_iter10_p_0820_4_2_i_i_reg_1491;
        end
    end else begin
        ap_phi_mux_p_0820_4_2_i_i_phi_fu_1494_p4 = ap_phi_reg_pp0_iter10_p_0820_4_2_i_i_reg_1491;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3839)) begin
        if ((tmp_124_reg_8590 == 1'd0)) begin
            ap_phi_mux_p_0820_4_3_i_i_phi_fu_1526_p4 = p_Val2_21_3_i_i_reg_9120;
        end else if ((tmp_124_reg_8590 == 1'd1)) begin
            ap_phi_mux_p_0820_4_3_i_i_phi_fu_1526_p4 = p_0820_4_2_i_i_reg_1491;
        end else begin
            ap_phi_mux_p_0820_4_3_i_i_phi_fu_1526_p4 = ap_phi_reg_pp0_iter10_p_0820_4_3_i_i_reg_1523;
        end
    end else begin
        ap_phi_mux_p_0820_4_3_i_i_phi_fu_1526_p4 = ap_phi_reg_pp0_iter10_p_0820_4_3_i_i_reg_1523;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3841)) begin
        if ((tmp_126_reg_8619 == 1'd0)) begin
            ap_phi_mux_p_0820_4_4_i_i_phi_fu_1569_p4 = p_Val2_21_4_i_i_reg_9160;
        end else if ((tmp_126_reg_8619 == 1'd1)) begin
            ap_phi_mux_p_0820_4_4_i_i_phi_fu_1569_p4 = p_0820_4_3_i_i_reg_1523;
        end else begin
            ap_phi_mux_p_0820_4_4_i_i_phi_fu_1569_p4 = ap_phi_reg_pp0_iter10_p_0820_4_4_i_i_reg_1566;
        end
    end else begin
        ap_phi_mux_p_0820_4_4_i_i_phi_fu_1569_p4 = ap_phi_reg_pp0_iter10_p_0820_4_4_i_i_reg_1566;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (tmp_130_reg_8672 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_mux_p_0820_4_6_i_i_phi_fu_1667_p4 = p_Val2_21_6_i_i_reg_9246;
    end else begin
        ap_phi_mux_p_0820_4_6_i_i_phi_fu_1667_p4 = ap_phi_reg_pp0_iter10_p_0820_4_6_i_i_reg_1664;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3851)) begin
        if ((tmp_132_reg_8691 == 1'd0)) begin
            ap_phi_mux_p_0820_4_7_i_i_phi_fu_1711_p4 = p_Val2_21_7_i_i_reg_9276;
        end else if ((tmp_132_reg_8691 == 1'd1)) begin
            ap_phi_mux_p_0820_4_7_i_i_phi_fu_1711_p4 = p_0820_4_6_i_i_reg_1664;
        end else begin
            ap_phi_mux_p_0820_4_7_i_i_phi_fu_1711_p4 = ap_phi_reg_pp0_iter10_p_0820_4_7_i_i_reg_1708;
        end
    end else begin
        ap_phi_mux_p_0820_4_7_i_i_phi_fu_1711_p4 = ap_phi_reg_pp0_iter10_p_0820_4_7_i_i_reg_1708;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3853)) begin
        if ((tmp_134_reg_8715 == 1'd0)) begin
            ap_phi_mux_p_0820_4_8_i_i_phi_fu_1743_p4 = p_Val2_21_8_i_i_reg_9312;
        end else if ((tmp_134_reg_8715 == 1'd1)) begin
            ap_phi_mux_p_0820_4_8_i_i_phi_fu_1743_p4 = p_0820_4_7_i_i_reg_1708;
        end else begin
            ap_phi_mux_p_0820_4_8_i_i_phi_fu_1743_p4 = ap_phi_reg_pp0_iter10_p_0820_4_8_i_i_reg_1740;
        end
    end else begin
        ap_phi_mux_p_0820_4_8_i_i_phi_fu_1743_p4 = ap_phi_reg_pp0_iter10_p_0820_4_8_i_i_reg_1740;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3855)) begin
        if ((tmp_136_reg_8739 == 1'd0)) begin
            ap_phi_mux_p_0820_4_9_i_i_phi_fu_1786_p4 = p_Val2_21_9_i_i_reg_9352;
        end else if ((tmp_136_reg_8739 == 1'd1)) begin
            ap_phi_mux_p_0820_4_9_i_i_phi_fu_1786_p4 = p_0820_4_8_i_i_reg_1740;
        end else begin
            ap_phi_mux_p_0820_4_9_i_i_phi_fu_1786_p4 = ap_phi_reg_pp0_iter10_p_0820_4_9_i_i_reg_1783;
        end
    end else begin
        ap_phi_mux_p_0820_4_9_i_i_phi_fu_1786_p4 = ap_phi_reg_pp0_iter10_p_0820_4_9_i_i_reg_1783;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_phi_mux_p_0914_1_i_i_phi_fu_1382_p4 = ap_phi_mux_p_0914_4_14_i_i_phi_fu_2049_p4;
    end else begin
        ap_phi_mux_p_0914_1_i_i_phi_fu_1382_p4 = p_0914_1_i_i_reg_1378;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (tmp_140_reg_8802 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_mux_p_0914_4_10_i_i_phi_fu_1874_p4 = p_Val2_22_10_i_i_reg_9438;
    end else begin
        ap_phi_mux_p_0914_4_10_i_i_phi_fu_1874_p4 = ap_phi_reg_pp0_iter10_p_0914_4_10_i_i_reg_1871;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3862)) begin
        if ((tmp_142_reg_8873 == 1'd0)) begin
            ap_phi_mux_p_0914_4_11_i_i_phi_fu_1918_p4 = p_Val2_22_11_i_i_reg_9468;
        end else if ((tmp_142_reg_8873 == 1'd1)) begin
            ap_phi_mux_p_0914_4_11_i_i_phi_fu_1918_p4 = p_0914_4_10_i_i_reg_1871;
        end else begin
            ap_phi_mux_p_0914_4_11_i_i_phi_fu_1918_p4 = ap_phi_reg_pp0_iter10_p_0914_4_11_i_i_reg_1915;
        end
    end else begin
        ap_phi_mux_p_0914_4_11_i_i_phi_fu_1918_p4 = ap_phi_reg_pp0_iter10_p_0914_4_11_i_i_reg_1915;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3866)) begin
        if ((tmp_146_reg_9011 == 1'd0)) begin
            ap_phi_mux_p_0914_4_13_i_i_phi_fu_2005_p4 = p_Val2_22_13_i_i_fu_6869_p3;
        end else if ((tmp_146_reg_9011 == 1'd1)) begin
            ap_phi_mux_p_0914_4_13_i_i_phi_fu_2005_p4 = ap_phi_reg_pp0_iter10_p_0914_4_12_i_i_reg_1970;
        end else begin
            ap_phi_mux_p_0914_4_13_i_i_phi_fu_2005_p4 = ap_phi_reg_pp0_iter10_p_0914_4_13_i_i_reg_2002;
        end
    end else begin
        ap_phi_mux_p_0914_4_13_i_i_phi_fu_2005_p4 = ap_phi_reg_pp0_iter10_p_0914_4_13_i_i_reg_2002;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2901)) begin
        if ((tmp_148_reg_9025 == 1'd0)) begin
            ap_phi_mux_p_0914_4_14_i_i_phi_fu_2049_p4 = p_Val2_22_14_i_i_reg_9572;
        end else if ((tmp_148_reg_9025 == 1'd1)) begin
            ap_phi_mux_p_0914_4_14_i_i_phi_fu_2049_p4 = p_0914_4_13_i_i_reg_2002;
        end else begin
            ap_phi_mux_p_0914_4_14_i_i_phi_fu_2049_p4 = ap_phi_reg_pp0_iter11_p_0914_4_14_i_i_reg_2045;
        end
    end else begin
        ap_phi_mux_p_0914_4_14_i_i_phi_fu_2049_p4 = ap_phi_reg_pp0_iter11_p_0914_4_14_i_i_reg_2045;
    end
end

always @ (*) begin
    if (((tmp_235_i_i_reg_8317_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_mux_p_0914_4_1_i_i_phi_fu_1439_p4 = p_Val2_22_1_i_i_reg_9044;
    end else begin
        ap_phi_mux_p_0914_4_1_i_i_phi_fu_1439_p4 = ap_phi_reg_pp0_iter10_p_0914_4_1_i_i_reg_1436;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3837)) begin
        if ((tmp_122_reg_8547 == 1'd0)) begin
            ap_phi_mux_p_0914_4_2_i_i_phi_fu_1483_p4 = p_Val2_22_2_i_i_reg_9079;
        end else if ((tmp_122_reg_8547 == 1'd1)) begin
            ap_phi_mux_p_0914_4_2_i_i_phi_fu_1483_p4 = p_0914_4_1_i_i_reg_1436;
        end else begin
            ap_phi_mux_p_0914_4_2_i_i_phi_fu_1483_p4 = ap_phi_reg_pp0_iter10_p_0914_4_2_i_i_reg_1480;
        end
    end else begin
        ap_phi_mux_p_0914_4_2_i_i_phi_fu_1483_p4 = ap_phi_reg_pp0_iter10_p_0914_4_2_i_i_reg_1480;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (tmp_130_reg_8672 == 1'd0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_mux_p_0914_4_6_i_i_phi_fu_1656_p4 = p_Val2_22_6_i_i_reg_9251;
    end else begin
        ap_phi_mux_p_0914_4_6_i_i_phi_fu_1656_p4 = ap_phi_reg_pp0_iter10_p_0914_4_6_i_i_reg_1653;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3851)) begin
        if ((tmp_132_reg_8691 == 1'd0)) begin
            ap_phi_mux_p_0914_4_7_i_i_phi_fu_1700_p4 = p_Val2_22_7_i_i_reg_9281;
        end else if ((tmp_132_reg_8691 == 1'd1)) begin
            ap_phi_mux_p_0914_4_7_i_i_phi_fu_1700_p4 = p_0914_4_6_i_i_reg_1653;
        end else begin
            ap_phi_mux_p_0914_4_7_i_i_phi_fu_1700_p4 = ap_phi_reg_pp0_iter10_p_0914_4_7_i_i_reg_1697;
        end
    end else begin
        ap_phi_mux_p_0914_4_7_i_i_phi_fu_1700_p4 = ap_phi_reg_pp0_iter10_p_0914_4_7_i_i_reg_1697;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state213)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_0_V_address0 = tmp_245_i_i_reg_8384_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        cost_last_line_0_V_address0 = tmp_244_i_i_fu_4119_p1;
    end else begin
        cost_last_line_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
        cost_last_line_0_V_ce0 = 1'b1;
    end else begin
        cost_last_line_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_0_V_we0 = 1'b1;
    end else begin
        cost_last_line_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_10_V_address0 = tmp_245_i_i_reg_8384_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        cost_last_line_10_V_address0 = tmp_244_i_i_reg_8481;
    end else begin
        cost_last_line_10_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
        cost_last_line_10_V_ce0 = 1'b1;
    end else begin
        cost_last_line_10_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_10_V_we0 = 1'b1;
    end else begin
        cost_last_line_10_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_11_V_address0 = tmp_245_i_i_reg_8384_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        cost_last_line_11_V_address0 = tmp_244_i_i_reg_8481;
    end else begin
        cost_last_line_11_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
        cost_last_line_11_V_ce0 = 1'b1;
    end else begin
        cost_last_line_11_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_11_V_we0 = 1'b1;
    end else begin
        cost_last_line_11_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_12_V_address0 = tmp_245_i_i_reg_8384_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        cost_last_line_12_V_address0 = tmp_244_i_i_reg_8481;
    end else begin
        cost_last_line_12_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        cost_last_line_12_V_ce0 = 1'b1;
    end else begin
        cost_last_line_12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_12_V_we0 = 1'b1;
    end else begin
        cost_last_line_12_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_13_V_address0 = tmp_245_i_i_reg_8384_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        cost_last_line_13_V_address0 = tmp_244_i_i_reg_8481;
    end else begin
        cost_last_line_13_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
        cost_last_line_13_V_ce0 = 1'b1;
    end else begin
        cost_last_line_13_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_13_V_we0 = 1'b1;
    end else begin
        cost_last_line_13_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter10 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            cost_last_line_14_V_address0 = tmp_245_i_i_reg_8384_pp0_iter10_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            cost_last_line_14_V_address0 = tmp_244_i_i_reg_8481;
        end else begin
            cost_last_line_14_V_address0 = 'bx;
        end
    end else begin
        cost_last_line_14_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
        cost_last_line_14_V_ce0 = 1'b1;
    end else begin
        cost_last_line_14_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_14_V_we0 = 1'b1;
    end else begin
        cost_last_line_14_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cost_last_line_15_V_address0 = tmp_245_i_i_reg_8384_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_15_V_address0 = tmp_244_i_i_reg_8481;
    end else begin
        cost_last_line_15_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        cost_last_line_15_V_ce0 = 1'b1;
    end else begin
        cost_last_line_15_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten_reg_7533_pp0_iter11_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        cost_last_line_15_V_we0 = 1'b1;
    end else begin
        cost_last_line_15_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_1_V_address0 = tmp_245_i_i_reg_8384_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        cost_last_line_1_V_address0 = tmp_244_i_i_reg_8481;
    end else begin
        cost_last_line_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        cost_last_line_1_V_ce0 = 1'b1;
    end else begin
        cost_last_line_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_1_V_we0 = 1'b1;
    end else begin
        cost_last_line_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_2_V_address0 = tmp_245_i_i_reg_8384_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        cost_last_line_2_V_address0 = tmp_244_i_i_reg_8481;
    end else begin
        cost_last_line_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
        cost_last_line_2_V_ce0 = 1'b1;
    end else begin
        cost_last_line_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_2_V_we0 = 1'b1;
    end else begin
        cost_last_line_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_3_V_address0 = tmp_245_i_i_reg_8384_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        cost_last_line_3_V_address0 = tmp_244_i_i_reg_8481;
    end else begin
        cost_last_line_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
        cost_last_line_3_V_ce0 = 1'b1;
    end else begin
        cost_last_line_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_3_V_we0 = 1'b1;
    end else begin
        cost_last_line_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_4_V_address0 = tmp_245_i_i_reg_8384_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        cost_last_line_4_V_address0 = tmp_244_i_i_reg_8481;
    end else begin
        cost_last_line_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        cost_last_line_4_V_ce0 = 1'b1;
    end else begin
        cost_last_line_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_4_V_we0 = 1'b1;
    end else begin
        cost_last_line_4_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_5_V_address0 = tmp_245_i_i_reg_8384_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        cost_last_line_5_V_address0 = tmp_244_i_i_reg_8481;
    end else begin
        cost_last_line_5_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        cost_last_line_5_V_ce0 = 1'b1;
    end else begin
        cost_last_line_5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_5_V_we0 = 1'b1;
    end else begin
        cost_last_line_5_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_6_V_address0 = tmp_245_i_i_reg_8384_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        cost_last_line_6_V_address0 = tmp_244_i_i_reg_8481;
    end else begin
        cost_last_line_6_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
        cost_last_line_6_V_ce0 = 1'b1;
    end else begin
        cost_last_line_6_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_6_V_we0 = 1'b1;
    end else begin
        cost_last_line_6_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_7_V_address0 = tmp_245_i_i_reg_8384_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        cost_last_line_7_V_address0 = tmp_244_i_i_reg_8481;
    end else begin
        cost_last_line_7_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
        cost_last_line_7_V_ce0 = 1'b1;
    end else begin
        cost_last_line_7_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_7_V_we0 = 1'b1;
    end else begin
        cost_last_line_7_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_8_V_address0 = tmp_245_i_i_reg_8384_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        cost_last_line_8_V_address0 = tmp_244_i_i_reg_8481;
    end else begin
        cost_last_line_8_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        cost_last_line_8_V_ce0 = 1'b1;
    end else begin
        cost_last_line_8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_8_V_we0 = 1'b1;
    end else begin
        cost_last_line_8_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_9_V_address0 = tmp_245_i_i_reg_8384_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        cost_last_line_9_V_address0 = tmp_244_i_i_reg_8481;
    end else begin
        cost_last_line_9_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
        cost_last_line_9_V_ce0 = 1'b1;
    end else begin
        cost_last_line_9_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        cost_last_line_9_V_we0 = 1'b1;
    end else begin
        cost_last_line_9_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cx1_loc_blk_n = cx1_loc_empty_n;
    end else begin
        cx1_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        cx1_loc_read = 1'b1;
    end else begin
        cx1_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cx2_loc_blk_n = cx2_loc_empty_n;
    end else begin
        cx2_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        cx2_loc_read = 1'b1;
    end else begin
        cx2_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cy1_loc_blk_n = cy1_loc_empty_n;
    end else begin
        cy1_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        cy1_loc_read = 1'b1;
    end else begin
        cy1_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        cy2_loc_blk_n = cy2_loc_empty_n;
    end else begin
        cy2_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        cy2_loc_read = 1'b1;
    end else begin
        cy2_loc_read = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_7533_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dMap_data_stream_0_V_blk_n = dMap_data_stream_0_V_full_n;
    end else begin
        dMap_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten_reg_7533_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        dMap_data_stream_0_V_write = 1'b1;
    end else begin
        dMap_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            exponentials_V_address0 = tmp_i1_fu_4106_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            exponentials_V_address0 = tmp_i_fu_4076_p1;
        end else begin
            exponentials_V_address0 = 'bx;
        end
    end else begin
        exponentials_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        exponentials_V_ce0 = 1'b1;
    end else begin
        exponentials_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        fx1_loc_blk_n = fx1_loc_empty_n;
    end else begin
        fx1_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        fx1_loc_read = 1'b1;
    end else begin
        fx1_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        fx2_loc_blk_n = fx2_loc_empty_n;
    end else begin
        fx2_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        fx2_loc_read = 1'b1;
    end else begin
        fx2_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        fy1_loc_blk_n = fy1_loc_empty_n;
    end else begin
        fy1_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        fy1_loc_read = 1'b1;
    end else begin
        fy1_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        fy2_loc_blk_n = fy2_loc_empty_n;
    end else begin
        fy2_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        fy2_loc_read = 1'b1;
    end else begin
        fy2_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp1139) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp1105) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp945) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp940) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp1072) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp1057) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp1190) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp1088) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp1044) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp1009) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp1172) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp972) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_floor_fu_2079_ap_ce = 1'b1;
    end else begin
        grp_floor_fu_2079_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op1096_call_state135 == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_floor_fu_2079_x = xxx2_reg_7867;
    end else if (((ap_predicate_op1084_call_state134 == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_floor_fu_2079_x = yyy2_reg_7881;
    end else if ((((ap_predicate_op1141_call_state137 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((ap_predicate_op1058_call_state133 == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        grp_floor_fu_2079_x = reg_2314;
    end else if ((((ap_predicate_op1117_call_state136 == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_predicate_op1044_call_state132 == 1'b1) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_floor_fu_2079_x = reg_2416;
    end else if (((ap_predicate_op946_call_state129 == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_floor_fu_2079_x = xxx1_reg_7815;
    end else if (((ap_predicate_op940_call_state128 == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_floor_fu_2079_x = yyy1_reg_7826;
    end else begin
        grp_floor_fu_2079_x = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2086_ce = 1'b1;
    end else begin
        grp_fu_2086_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_00001) & (exitcond_flatten_reg_7533 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_00001) & (exitcond_flatten_reg_7533 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_2086_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp0_stage17_00001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_00001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_00001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16_00001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage5_00001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_00001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_00001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_00001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_00001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_00001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_00001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage2_00001) & (exitcond_flatten_reg_7533_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_00001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_00001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3_00001) & (exitcond_flatten_reg_7533_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2086_opcode = 2'd0;
    end else begin
        grp_fu_2086_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_2086_p0 = reg_2367;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2086_p0 = tmp_84_i_i_reg_7805;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2086_p0 = reg_2300;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2086_p0 = tmp_68_i_i_reg_7775;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_2086_p0 = reg_2442;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2086_p0 = r2_reg_7738;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2086_p0 = r1_reg_7726;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_2086_p0 = reg_2454;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2086_p0 = reg_2373;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2086_p0 = reg_2404;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_2086_p0 = reg_2397;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_2086_p0 = reg_2379;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_2086_p0 = reg_2355;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_2086_p0 = tmp_35_i_i_reg_7623;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_2086_p0 = tmp_39_i_i_mid2_v_v_1_reg_7618;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_2086_p0 = fx1_loc_read_reg_7303;
    end else begin
        grp_fu_2086_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_2086_p1 = cy2_loc_read_reg_7345;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2086_p1 = tmp_91_i_i_reg_7780_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2086_p1 = tmp_86_i_i_reg_7755_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2086_p1 = tmp_99_i_i_reg_7800;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_2086_p1 = reg_2385;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2086_p1 = reg_2454;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_2086_p1 = 32'd1065353216;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2086_p1 = reg_2429;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2086_p1 = reg_2422;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_2086_p1 = reg_2442;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2086_p1 = reg_2348;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_2086_p1 = PAR_R_RINV_val_0_2_s_reg_7406;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_2086_p1 = PAR_L_RINV_val_0_2_s_reg_7361;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_2086_p1 = reg_2341;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_2086_p1 = reg_2322;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_2086_p1 = cx_reg_7477;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_2086_p1 = cy_reg_7482;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_2086_p1 = fx2_loc_read_reg_7309;
    end else begin
        grp_fu_2086_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2090_ce = 1'b1;
    end else begin
        grp_fu_2090_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_00001) & (or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_00001) & (or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_00001) & (or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_2090_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp0_stage6_00001) & (or_cond84_demorgan_reg_7953_pp0_iter8_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage17_00001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_00001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16_00001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage0_00001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_00001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_00001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_00001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_00001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_00001) & (exitcond_flatten_reg_7533_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_00001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_00001) & (or_cond84_demorgan_reg_7953_pp0_iter8_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3_00001) & (exitcond_flatten_reg_7533_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2090_opcode = 2'd0;
    end else begin
        grp_fu_2090_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_2090_p0 = reg_2531;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_2090_p0 = tmp_206_i_i_reg_8466;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_2090_p0 = tmp_192_i_i_reg_8095;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_2090_p0 = xxx1_reg_7815;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_2090_p0 = yyy1_reg_7826;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_2090_p0 = reg_2498;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_2090_p0 = reg_2473;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2090_p0 = tmp_79_i_i_reg_7810;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2090_p0 = reg_2422;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2090_p0 = reg_2314;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2090_p0 = r2_reg_7738;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2090_p0 = reg_2410;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_2090_p0 = reg_2300;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_2090_p0 = reg_2385;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_2090_p0 = reg_2361;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_2090_p0 = fy1_loc_read_reg_7315;
    end else begin
        grp_fu_2090_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_2090_p1 = tmp_214_i_i_reg_8599;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_2090_p1 = reg_2466;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_2090_p1 = xxx2_reg_7867;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_2090_p1 = reg_2515;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_2090_p1 = reg_2509;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_2090_p1 = cy1_loc_read_reg_7339;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_2090_p1 = cx1_loc_read_reg_7327;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2090_p1 = tmp_108_i_i_reg_7790_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2090_p1 = tmp_83_i_i_reg_7785;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2090_p1 = tmp_103_i_i_reg_7760_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2090_p1 = reg_2479;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2090_p1 = reg_2436;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_2090_p1 = PAR_R_RINV_val_1_2_s_reg_7421;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_2090_p1 = PAR_L_RINV_val_1_2_s_reg_7376;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_2090_p1 = reg_2348;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_2090_p1 = reg_2328;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_2090_p1 = fy2_loc_read_reg_7321;
    end else begin
        grp_fu_2090_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2094_ce = 1'b1;
    end else begin
        grp_fu_2094_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_00001) & (or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_00001) & (or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17_00001) & (or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_00001) & (or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2094_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp0_stage15_00001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16_00001) & (exitcond_flatten_reg_7533_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_00001) & (or_cond83_demorgan_reg_7877_pp0_iter7_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_00001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_00001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_00001) & (or_cond83_demorgan_fu_2894_p2 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage12_00001) & (or_cond84_demorgan_fu_3229_p2 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage2_00001) & (exitcond_flatten_reg_7533_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_00001) & (exitcond_flatten_reg_7533_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2094_opcode = 2'd0;
    end else begin
        grp_fu_2094_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_2094_p0 = tmp_146_i_i_reg_8204;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_2094_p0 = reg_2521;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_2094_p0 = yyy2_reg_7881;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_2094_p0 = reg_2509;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2094_p0 = xxx2_reg_7867;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_2094_p0 = xxx1_reg_7815;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2094_p0 = reg_2348;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_2094_p0 = reg_2416;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        grp_fu_2094_p0 = reg_2307;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_2094_p0 = reg_2391;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_2094_p0 = reg_2367;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_2094_p0 = cx1_loc_read_reg_7327;
    end else begin
        grp_fu_2094_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_2094_p1 = reg_2498;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_2094_p1 = yyy2_reg_7881;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_2094_p1 = x_assign_3_reg_8067;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_2094_p1 = reg_2515;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_2094_p1 = yyy1_reg_7826;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_2094_p1 = 32'd1065353216;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2094_p1 = tmp_116_i_i_reg_7795_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2094_p1 = tmp_111_i_i_reg_7765_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_2094_p1 = PAR_R_RINV_val_2_2_s_reg_7436;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_2094_p1 = PAR_L_RINV_val_2_2_s_reg_7391;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_2094_p1 = reg_2373;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_2094_p1 = reg_2334;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_2094_p1 = cx2_loc_read_reg_7333;
    end else begin
        grp_fu_2094_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2098_ce = 1'b1;
    end else begin
        grp_fu_2098_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16_00001) & (or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_2098_opcode = 2'd1;
    end else if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp0_stage5_00001) & (or_cond83_demorgan_reg_7877_pp0_iter7_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_00001) & (or_cond83_demorgan_reg_7877_pp0_iter7_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_00001) & (exitcond_flatten_reg_7533_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_00001) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_00001) & (or_cond84_demorgan_reg_7953_pp0_iter8_reg == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage2_00001) & (exitcond_flatten_reg_7533_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_00001) & (or_cond83_demorgan_fu_2894_p2 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage12_00001) & (or_cond84_demorgan_fu_3229_p2 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage3_00001) & (exitcond_flatten_reg_7533_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2098_opcode = 2'd0;
    end else begin
        grp_fu_2098_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_2098_p0 = tmp_200_i_i_reg_8244;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        grp_fu_2098_p0 = tmp_158_i_i_reg_8224;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        grp_fu_2098_p0 = tmp_152_i_i_reg_8209;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_2098_p0 = reg_2521;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_2098_p0 = yyy2_reg_7881;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_2098_p0 = yyy1_reg_7826;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_2098_p0 = reg_2361;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2098_p0 = reg_2460;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_2098_p0 = reg_2322;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2098_p0 = r1_reg_7726;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_2098_p0 = cy1_loc_read_reg_7339;
    end else begin
        grp_fu_2098_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_2098_p1 = tmp_205_i_i_reg_8312;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        grp_fu_2098_p1 = reg_2429;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        grp_fu_2098_p1 = reg_2552;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_2098_p1 = xxx1_reg_7815;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_2098_p1 = cx2_loc_read_reg_7333;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2098_p1 = tmp_78_i_i_reg_7750_pp0_iter4_reg;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2098_p1 = 32'd1065353216;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2098_p1 = reg_2479;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_2098_p1 = cy2_loc_read_reg_7345;
    end else begin
        grp_fu_2098_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2105_ce = 1'b1;
    end else begin
        grp_fu_2105_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2105_p0 = y2_reg_7707_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2105_p0 = y1_reg_7689_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2105_p0 = reg_2485;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2105_p0 = reg_2314;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_2105_p0 = reg_2448;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2105_p0 = r2_reg_7738;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2105_p0 = r1_reg_7726;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2105_p0 = reg_2460;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_2105_p0 = reg_2422;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2105_p0 = reg_2328;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_2105_p0 = x2_reg_7716;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_2105_p0 = y2_reg_7707;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2105_p0 = x1_reg_7697;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2105_p0 = y1_reg_7689;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_2105_p0 = PAR_R_RINV_val_2_1_s_reg_7431;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_2105_p0 = PAR_R_RINV_val_1_1_s_reg_7416;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_2105_p0 = PAR_L_RINV_val_0_1_s_reg_7356;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_2105_p0 = reg_2294;
    end else begin
        grp_fu_2105_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2105_p1 = reg_2485;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2105_p1 = reg_2397;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2105_p1 = 32'd991815394;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_2105_p1 = r2_reg_7738;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2105_p1 = 32'd965103635;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_2105_p1 = r1_reg_7726;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2105_p1 = 32'd3203010604;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2105_p1 = 32'd3203589842;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_2105_p1 = x2_reg_7716;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_2105_p1 = y2_reg_7707;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2105_p1 = x1_reg_7697;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_2105_p1 = y1_reg_7689;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_2105_p1 = tmp_39_i_i_mid2_v_reg_7644;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_2105_p1 = 32'd1056964608;
    end else begin
        grp_fu_2105_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2110_ce = 1'b1;
    end else begin
        grp_fu_2110_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_2110_p0 = tmp_207_i_i_reg_8173;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_2110_p0 = reg_2552;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2110_p0 = x2_reg_7716_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2110_p0 = x1_reg_7697_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2110_p0 = reg_2492;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_2110_p0 = reg_2334;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_2110_p0 = reg_2466;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2110_p0 = r2_reg_7738;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2110_p0 = r1_reg_7726;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2110_p0 = reg_2473;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_2110_p0 = reg_2429;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_2110_p0 = x2_reg_7716;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_2110_p0 = y2_reg_7707;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2110_p0 = x1_reg_7697;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2110_p0 = y1_reg_7689;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_2110_p0 = PAR_R_RINV_val_0_0_s_reg_7396;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_2110_p0 = PAR_L_RINV_val_0_0_s_reg_7351;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_2110_p0 = PAR_L_RINV_val_1_1_s_reg_7371;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_2110_p0 = reg_2300;
    end else begin
        grp_fu_2110_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_2110_p1 = tmp_201_i_i_reg_8162;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_2110_p1 = tmp_145_i_i_reg_8132;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2110_p1 = reg_2485;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2110_p1 = reg_2397;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2110_p1 = 32'd3130612544;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_2110_p1 = r2_reg_7738;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_2110_p1 = r1_reg_7726;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2110_p1 = 32'd1050338247;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2110_p1 = 32'd1058990800;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2110_p1 = y2_reg_7707;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_2110_p1 = x1_reg_7697;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_2110_p1 = 32'd3138754250;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2110_p1 = 32'd973492243;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_2110_p1 = 32'd1073741824;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_2110_p1 = tmp_37_i_i_reg_7652;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_2110_p1 = tmp_39_i_i_mid2_v_reg_7644;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_2110_p1 = 32'd1056964608;
    end else begin
        grp_fu_2110_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2115_ce = 1'b1;
    end else begin
        grp_fu_2115_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_2115_p0 = i_op_assign_7_reg_8229;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_2115_p0 = i_op_assign_4_reg_8137;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_2115_p0 = reg_2341;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2115_p0 = reg_2537;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_2115_p0 = tmp_153_i_i_reg_8030;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2115_p0 = reg_2410;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2115_p0 = reg_2379;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2115_p0 = reg_2355;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2115_p0 = r2_reg_7738;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2115_p0 = r1_reg_7726;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2115_p0 = reg_2448;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_2115_p0 = reg_2436;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_2115_p0 = x2_reg_7716;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2115_p0 = x1_reg_7697;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_2115_p0 = PAR_R_RINV_val_1_0_s_reg_7411;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_2115_p0 = PAR_L_RINV_val_1_0_s_reg_7366;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_2115_p0 = PAR_L_RINV_val_2_1_s_reg_7386;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_2115_p0 = reg_2307;
    end else begin
        grp_fu_2115_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_2115_p1 = tmp_210_i_i_reg_8307;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_2115_p1 = tmp_159_i_i_reg_8179;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_2115_p1 = reg_2546;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_2115_p1 = tmp_142_i_i_reg_8126;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2115_p1 = reg_2531;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2115_p1 = fx2_loc_read_reg_7309;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2115_p1 = r2_reg_7738;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2115_p1 = r1_reg_7726;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2115_p1 = 32'd3190802231;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2115_p1 = 32'd3216828093;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2115_p1 = y2_reg_7707;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_2115_p1 = y1_reg_7689;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_2115_p1 = 32'd1073741824;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_2115_p1 = tmp_37_i_i_reg_7652;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_2115_p1 = tmp_39_i_i_mid2_v_reg_7644;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_2115_p1 = 32'd1056964608;
    end else begin
        grp_fu_2115_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2120_ce = 1'b1;
    end else begin
        grp_fu_2120_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_2120_p0 = i_op_assign_8_reg_8239;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        grp_fu_2120_p0 = reg_2391;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_2120_p0 = reg_2341;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_2120_p0 = tmp_207_i_i_reg_8173;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        grp_fu_2120_p0 = tmp_193_i_i_reg_8184;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_2120_p0 = reg_2334;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_2120_p0 = tmp_153_i_i_reg_8030;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2120_p0 = reg_2307;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2120_p0 = reg_2404;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2120_p0 = reg_2492;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2120_p0 = tmp_115_i_i_reg_7770;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_2120_p0 = reg_2466;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_2120_p0 = x2_reg_7716;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2120_p0 = x1_reg_7697;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_2120_p0 = PAR_R_RINV_val_2_0_s_reg_7426;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_2120_p0 = PAR_L_RINV_val_2_0_s_reg_7381;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_2120_p0 = PAR_R_RINV_val_0_1_s_reg_7401;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_2120_p0 = reg_2314;
    end else begin
        grp_fu_2120_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_2120_p1 = reg_2546;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        grp_fu_2120_p1 = tmp_204_i_i_reg_8199;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_2120_p1 = tmp_199_i_i_reg_8194;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        grp_fu_2120_p1 = tmp_201_i_i_reg_8162;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter7 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_2120_p1 = tmp_196_i_i_reg_8189;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_2120_p1 = tmp_150_i_i_reg_8152;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_2120_p1 = tmp_142_i_i_reg_8126;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2120_p1 = fy2_loc_read_reg_7321;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2120_p1 = fy1_loc_read_reg_7315;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        grp_fu_2120_p1 = fx1_loc_read_reg_7303;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        grp_fu_2120_p1 = 32'd3130365642;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_2120_p1 = x2_reg_7716;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_2120_p1 = 32'd3139001152;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_2120_p1 = 32'd1000204002;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_2120_p1 = tmp_37_i_i_reg_7652;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        grp_fu_2120_p1 = tmp_39_i_i_mid2_v_reg_7644;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_2120_p1 = 32'd1056964608;
    end else begin
        grp_fu_2120_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2141_ce = 1'b1;
    end else begin
        grp_fu_2141_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_2141_p0 = tmp_54_i_i_reg_7674;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_2141_p0 = tmp_58_i_i_reg_7679;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_2141_p0 = tmp_42_i_i_reg_7659;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        grp_fu_2141_p0 = tmp_46_i_i_reg_7664;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_2141_p0 = tmp_36_i_i_reg_7628;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_2141_p0 = reg_2294;
    end else begin
        grp_fu_2141_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        grp_fu_2141_p1 = tmp_62_i_i_reg_7684;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        grp_fu_2141_p1 = tmp_50_i_i_reg_7669;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_2141_p1 = fx_reg_7467;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_2141_p1 = fy_reg_7472;
    end else begin
        grp_fu_2141_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2145_ce = 1'b1;
    end else begin
        grp_fu_2145_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_2145_p0 = tmp_213_i_i1_fu_3798_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_2145_p0 = tmp_210_i_i1_fu_3793_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_2145_p0 = tmp_204_i_i1_fu_3781_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_2145_p0 = tmp_199_i_i1_fu_3776_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_2145_p0 = tmp_159_i_i1_fu_3772_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        grp_fu_2145_p0 = tmp_156_i_i1_fu_3498_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_2145_p0 = tmp_150_i_i1_fu_3432_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        grp_fu_2145_p0 = tmp_145_i_i1_fu_3427_p1;
    end else begin
        grp_fu_2145_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_2148_ce = 1'b1;
    end else begin
        grp_fu_2148_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_2148_p0 = i_op_assign_29_mid2_reg_7547;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_2148_p0 = tmp_39_i_i_mid2_v_v_s_fu_2698_p3;
        end else begin
            grp_fu_2148_p0 = 'bx;
        end
    end else begin
        grp_fu_2148_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_2151_p0 = yyy2_reg_7881;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_2151_p0 = xxx2_reg_7867;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_2151_p0 = yyy1_reg_7826;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_2151_p0 = xxx1_reg_7815;
        end else begin
            grp_fu_2151_p0 = 'bx;
        end
    end else begin
        grp_fu_2151_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            grp_fu_2154_p0 = yyy2_reg_7881;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            grp_fu_2154_p0 = xxx2_reg_7867;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            grp_fu_2154_p0 = yyy1_reg_7826;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_2154_p0 = xxx1_reg_7815;
        end else begin
            grp_fu_2154_p0 = 'bx;
        end
    end else begin
        grp_fu_2154_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_2159_p1 = grp_fu_2167_p1;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        grp_fu_2159_p1 = grp_fu_2163_p1;
    end else begin
        grp_fu_2159_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_2171_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_2171_p0 = i_op_assign_29_mid2_reg_7547;
    end else begin
        grp_fu_2171_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_2176_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_2176_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter8_reg;
    end else begin
        grp_fu_2176_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        grp_fu_2199_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_2199_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter9_reg;
    end else begin
        grp_fu_2199_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        grp_fu_2204_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_2204_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter9_reg;
    end else begin
        grp_fu_2204_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        grp_fu_2209_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_2209_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter9_reg;
    end else begin
        grp_fu_2209_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        grp_fu_2214_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_2214_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter9_reg;
    end else begin
        grp_fu_2214_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        grp_fu_2219_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_2219_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter9_reg;
    end else begin
        grp_fu_2219_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        grp_fu_2224_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_2224_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter9_reg;
    end else begin
        grp_fu_2224_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        grp_fu_2229_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_2229_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter9_reg;
    end else begin
        grp_fu_2229_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        grp_fu_2234_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_2234_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter9_reg;
    end else begin
        grp_fu_2234_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        grp_fu_2244_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_2244_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter9_reg;
    end else begin
        grp_fu_2244_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        grp_fu_2254_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_2254_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter9_reg;
    end else begin
        grp_fu_2254_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        grp_fu_2264_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_2264_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter9_reg;
    end else begin
        grp_fu_2264_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter10 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            grp_fu_2274_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter10_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_2274_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter9_reg;
        end else begin
            grp_fu_2274_p0 = 'bx;
        end
    end else begin
        grp_fu_2274_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter10 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            grp_fu_2284_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter10_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_2284_p0 = i_op_assign_29_mid2_reg_7547_pp0_iter9_reg;
        end else begin
            grp_fu_2284_p0 = 'bx;
        end
    end else begin
        grp_fu_2284_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_7082_ce = 1'b1;
    end else begin
        grp_fu_7082_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            leftImage_in_V_address0 = tmp_61_cast_fu_3419_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            leftImage_in_V_address0 = tmp_52_cast_fu_3384_p1;
        end else begin
            leftImage_in_V_address0 = 'bx;
        end
    end else begin
        leftImage_in_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            leftImage_in_V_address1 = tmp_63_cast_fu_3423_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            leftImage_in_V_address1 = tmp_60_cast_fu_3394_p1;
        end else begin
            leftImage_in_V_address1 = 'bx;
        end
    end else begin
        leftImage_in_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        leftImage_in_V_ce0 = 1'b1;
    end else begin
        leftImage_in_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        leftImage_in_V_ce1 = 1'b1;
    end else begin
        leftImage_in_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            pixel_values_left_V_address0 = tmp_241_i_i_fu_4048_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            pixel_values_left_V_address0 = tmp_238_i_i_fu_4034_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            pixel_values_left_V_address0 = tmp_136_i_i_fu_4013_p1;
        end else begin
            pixel_values_left_V_address0 = 'bx;
        end
    end else begin
        pixel_values_left_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            pixel_values_left_V_address1 = tmp_245_i_i_fu_4052_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            pixel_values_left_V_address1 = tmp_236_i_i_fu_4044_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            pixel_values_left_V_address1 = tmp_243_i_i_fu_4039_p1;
        end else begin
            pixel_values_left_V_address1 = 'bx;
        end
    end else begin
        pixel_values_left_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        pixel_values_left_V_ce0 = 1'b1;
    end else begin
        pixel_values_left_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter8 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        pixel_values_left_V_ce1 = 1'b1;
    end else begin
        pixel_values_left_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond83_demorgan_reg_7877_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten_reg_7533_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        pixel_values_left_V_we0 = 1'b1;
    end else begin
        pixel_values_left_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        rightImage_in_V_address0 = tmp_77_cast_fu_3785_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        rightImage_in_V_address0 = tmp_74_cast_fu_3737_p1;
    end else begin
        rightImage_in_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        rightImage_in_V_address1 = tmp_78_cast_fu_3789_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        rightImage_in_V_address1 = tmp_76_cast_fu_3747_p1;
    end else begin
        rightImage_in_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        rightImage_in_V_ce0 = 1'b1;
    end else begin
        rightImage_in_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        rightImage_in_V_ce1 = 1'b1;
    end else begin
        rightImage_in_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter9 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter11 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter9 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter11 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state213;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((~((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_condition_pp0_exit_iter10_state191) & (1'b1 == ap_CS_fsm_pp0_stage3)) & (1'b0 == ap_block_pp0_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_condition_pp0_exit_iter10_state191) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
                ap_NS_fsm = ap_ST_fsm_state213;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_state213 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign agg_result_V_i_i10_fu_5885_p3 = ((tmp_i_i10_fu_5870_p2[0:0] === 1'b1) ? tmp_i_i10_134_fu_5880_p2 : tmp_250_i_i11_fu_5875_p2);

assign agg_result_V_i_i11_fu_6046_p3 = ((tmp_i_i11_fu_6031_p2[0:0] === 1'b1) ? tmp_i_i11_136_fu_6041_p2 : tmp_250_i_i12_fu_6036_p2);

assign agg_result_V_i_i12_fu_6225_p3 = ((tmp_i_i12_reg_9382[0:0] === 1'b1) ? tmp_i_i12_138_reg_9392 : tmp_250_i_i13_reg_9387);

assign agg_result_V_i_i13_fu_6347_p3 = ((tmp_i_i13_fu_6332_p2[0:0] === 1'b1) ? tmp_i_i13_148_fu_6342_p2 : tmp_250_i_i14_fu_6337_p2);

assign agg_result_V_i_i14_fu_6495_p3 = ((tmp_i_i14_fu_6480_p2[0:0] === 1'b1) ? tmp_i_i14_149_fu_6490_p2 : tmp_250_i_i15_fu_6485_p2);

assign agg_result_V_i_i15_fu_6640_p3 = ((tmp_i_i15_fu_6625_p2[0:0] === 1'b1) ? tmp_i_i15_151_fu_6635_p2 : tmp_250_i_i16_fu_6630_p2);

assign agg_result_V_i_i16_fu_6798_p3 = ((tmp_i_i16_fu_6783_p2[0:0] === 1'b1) ? tmp_i_i16_153_fu_6793_p2 : tmp_250_i_i17_fu_6788_p2);

assign agg_result_V_i_i17_fu_6987_p3 = ((tmp_i_i17_reg_9551[0:0] === 1'b1) ? tmp_i_i17_155_reg_9561 : tmp_250_i_i18_reg_9556);

assign agg_result_V_i_i1_fu_4098_p3 = ((tmp_i_i1_fu_4086_p2[0:0] === 1'b1) ? tmp_i_i1_119_fu_4094_p2 : tmp_250_i_i2_fu_4090_p2);

assign agg_result_V_i_i2_fu_4606_p3 = ((tmp_i_i2_fu_4591_p2[0:0] === 1'b1) ? tmp_i_i2_120_fu_4601_p2 : tmp_250_i_i3_fu_4596_p2);

assign agg_result_V_i_i3_fu_4836_p3 = ((tmp_i_i3_fu_4821_p2[0:0] === 1'b1) ? tmp_i_i3_121_fu_4831_p2 : tmp_250_i_i4_fu_4826_p2);

assign agg_result_V_i_i4_fu_4962_p3 = ((tmp_i_i4_fu_4947_p2[0:0] === 1'b1) ? tmp_i_i4_122_fu_4957_p2 : tmp_250_i_i5_fu_4952_p2);

assign agg_result_V_i_i5_fu_5116_p3 = ((tmp_i_i5_fu_5101_p2[0:0] === 1'b1) ? tmp_i_i5_124_fu_5111_p2 : tmp_250_i_i6_fu_5106_p2);

assign agg_result_V_i_i6_fu_5272_p3 = ((tmp_i_i6_fu_5257_p2[0:0] === 1'b1) ? tmp_i_i6_126_fu_5267_p2 : tmp_250_i_i7_fu_5262_p2);

assign agg_result_V_i_i7_fu_5455_p3 = ((tmp_i_i7_reg_9195[0:0] === 1'b1) ? tmp_i_i7_128_reg_9205 : tmp_250_i_i8_reg_9200);

assign agg_result_V_i_i8_fu_5582_p3 = ((tmp_i_i8_fu_5567_p2[0:0] === 1'b1) ? tmp_i_i8_130_fu_5577_p2 : tmp_250_i_i9_fu_5572_p2);

assign agg_result_V_i_i9_fu_5735_p3 = ((tmp_i_i9_fu_5720_p2[0:0] === 1'b1) ? tmp_i_i9_132_fu_5730_p2 : tmp_250_i_i10_fu_5725_p2);

assign agg_result_V_i_i_fu_4068_p3 = ((tmp_i_i_fu_4056_p2[0:0] === 1'b1) ? tmp_i_i_118_fu_4064_p2 : tmp_250_i_i1_fu_4060_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state213 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp1139 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001_ignoreCallOp945 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001_ignoreCallOp972 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001_ignoreCallOp1009 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001_ignoreCallOp1044 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001_ignoreCallOp1057 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001_ignoreCallOp1072 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001_ignoreCallOp1088 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001_ignoreCallOp1105 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp1172 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001_ignoreCallOp1190 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_00001 = ((dMap_data_stream_0_V_full_n == 1'b0) & (exitcond_flatten_reg_7533_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((dMap_data_stream_0_V_full_n == 1'b0) & (exitcond_flatten_reg_7533_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((dMap_data_stream_0_V_full_n == 1'b0) & (exitcond_flatten_reg_7533_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((dMap_data_stream_0_V_full_n == 1'b0) & (exitcond_flatten_reg_7533_pp0_iter11_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001_ignoreCallOp940 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (1'b0 == PAR_L_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_0_0_loc_empty_n) | (cy2_loc_empty_n == 1'b0) | (cy1_loc_empty_n == 1'b0) | (cx2_loc_empty_n == 1'b0) | (cx1_loc_empty_n == 1'b0) | (fy2_loc_empty_n == 1'b0) | (fy1_loc_empty_n == 1'b0) | (fx2_loc_empty_n == 1'b0) | (fx1_loc_empty_n == 1'b0) | (ap_start == 1'b0) | (1'b0 == PAR_R_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_1_0_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_2_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_1_loc_empty_n) | (1'b0 == PAR_R_RINV_val_0_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_2_0_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_2_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_1_loc_empty_n) | (1'b0 == PAR_L_RINV_val_1_0_loc_empty_n));
end

assign ap_block_state100_pp0_stage17_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state100_pp0_stage17_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage0_iter5_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage1_iter5_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage2_iter5_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp0_stage8_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp0_stage9_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp0_stage9_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp0_stage10_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp0_stage10_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp0_stage11_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp0_stage11_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp0_stage12_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp0_stage12_iter5_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp0_stage13_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp0_stage13_iter5_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp0_stage14_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp0_stage14_iter5_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp0_stage15_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp0_stage15_iter5_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp0_stage16_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp0_stage16_iter5_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp0_stage17_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp0_stage17_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp0_stage0_iter6_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter0_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state120_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state120_pp0_stage1_iter6_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp0_stage2_iter6_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state122_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state123_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state124_pp0_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state125_pp0_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state126_pp0_stage7_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state127_pp0_stage8_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state128_pp0_stage9_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state128_pp0_stage9_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state129_pp0_stage10_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state129_pp0_stage10_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter0_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state130_pp0_stage11_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state130_pp0_stage11_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state131_pp0_stage12_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state131_pp0_stage12_iter6_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp0_stage13_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp0_stage13_iter6_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state133_pp0_stage14_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state133_pp0_stage14_iter6_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state134_pp0_stage15_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state134_pp0_stage15_iter6_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state135_pp0_stage16_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state135_pp0_stage16_iter6_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state136_pp0_stage17_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state136_pp0_stage17_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state137_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state137_pp0_stage0_iter7_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state138_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state138_pp0_stage1_iter7_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state139_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state139_pp0_stage2_iter7_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter0_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state140_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state141_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state142_pp0_stage5_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state143_pp0_stage6_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state144_pp0_stage7_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state145_pp0_stage8_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state146_pp0_stage9_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state146_pp0_stage9_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state147_pp0_stage10_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state147_pp0_stage10_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state148_pp0_stage11_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state148_pp0_stage11_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state149_pp0_stage12_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state149_pp0_stage12_iter7_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state150_pp0_stage13_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state150_pp0_stage13_iter7_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state151_pp0_stage14_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state151_pp0_stage14_iter7_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state152_pp0_stage15_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state152_pp0_stage15_iter7_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state153_pp0_stage16_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state153_pp0_stage16_iter7_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state154_pp0_stage17_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state154_pp0_stage17_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state155_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state155_pp0_stage0_iter8_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state156_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state156_pp0_stage1_iter8_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state157_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state157_pp0_stage2_iter8_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state158_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state159_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state160_pp0_stage5_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state161_pp0_stage6_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state162_pp0_stage7_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state163_pp0_stage8_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state164_pp0_stage9_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state164_pp0_stage9_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state165_pp0_stage10_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state165_pp0_stage10_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state166_pp0_stage11_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state166_pp0_stage11_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state167_pp0_stage12_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state167_pp0_stage12_iter8_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state168_pp0_stage13_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state168_pp0_stage13_iter8_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state169_pp0_stage14_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state169_pp0_stage14_iter8_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state170_pp0_stage15_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state170_pp0_stage15_iter8_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state171_pp0_stage16_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state171_pp0_stage16_iter8_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state172_pp0_stage17_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state172_pp0_stage17_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state173_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state173_pp0_stage0_iter9_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state174_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state174_pp0_stage1_iter9_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state175_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state175_pp0_stage2_iter9_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state176_pp0_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state177_pp0_stage4_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state178_pp0_stage5_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state179_pp0_stage6_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state180_pp0_stage7_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state181_pp0_stage8_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state182_pp0_stage9_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state182_pp0_stage9_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state183_pp0_stage10_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state183_pp0_stage10_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state184_pp0_stage11_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state184_pp0_stage11_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state185_pp0_stage12_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state185_pp0_stage12_iter9_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state186_pp0_stage13_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state186_pp0_stage13_iter9_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state187_pp0_stage14_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state187_pp0_stage14_iter9_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state188_pp0_stage15_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state188_pp0_stage15_iter9_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state189_pp0_stage16_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state189_pp0_stage16_iter9_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state190_pp0_stage17_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state190_pp0_stage17_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state191_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state191_pp0_stage0_iter10_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state192_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state192_pp0_stage1_iter10_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state193_pp0_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state193_pp0_stage2_iter10_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state194_pp0_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state195_pp0_stage4_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state196_pp0_stage5_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state197_pp0_stage6_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state198_pp0_stage7_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state199_pp0_stage8_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state200_pp0_stage9_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state200_pp0_stage9_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state201_pp0_stage10_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state201_pp0_stage10_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state202_pp0_stage11_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state202_pp0_stage11_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state203_pp0_stage12_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state203_pp0_stage12_iter10_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state204_pp0_stage13_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state204_pp0_stage13_iter10_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state205_pp0_stage14_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state205_pp0_stage14_iter10_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state206_pp0_stage15_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state206_pp0_stage15_iter10_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state207_pp0_stage16_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state207_pp0_stage16_iter10_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state208_pp0_stage17_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state208_pp0_stage17_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state209_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state209_pp0_stage0_iter11_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage9_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state210_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state210_pp0_stage1_iter11_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state211_pp0_stage2_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state211_pp0_stage2_iter11_ignore_call58 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state212_pp0_stage3_iter11 = ((dMap_data_stream_0_V_full_n == 1'b0) & (exitcond_flatten_reg_7533_pp0_iter11_reg == 1'd0));
end

assign ap_block_state21_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage10_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage11_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage12_iter0_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage13_iter0_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage14_iter0_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage15_iter0_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage16_iter0_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage17_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter1_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter1_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage2_iter1_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage9_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage10_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage11_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage12_iter1_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage13_iter1_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage14_iter1_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage15_iter1_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage16_iter1_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage17_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter2_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter2_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage2_iter2_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage9_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage10_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage11_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage12_iter2_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage13_iter2_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage14_iter2_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage15_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage15_iter2_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage16_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage16_iter2_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage17_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage17_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter3_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage1_iter3_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage2_iter3_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage9_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage10_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage10_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage11_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage11_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage12_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage12_iter3_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage13_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage13_iter3_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage14_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage14_iter3_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage15_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage15_iter3_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage16_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage16_iter3_ignore_call59 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage17_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage17_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage0_iter4_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage1_iter4_ignore_call55 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage2_iter4_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage8_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage9_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage9_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage10_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage10_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage11_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage11_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage12_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage12_iter4_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage13_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage13_iter4_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage14_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage14_iter4_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage15_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage15_iter4_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage16_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage16_iter4_ignore_call59 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2219 = ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_2901 = ((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1));
end

always @ (*) begin
    ap_condition_2965 = ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3032 = ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3070 = ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3211 = ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3255 = ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3283 = ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3321 = ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3462 = ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3506 = ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3534 = ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3572 = ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3837 = ((exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3839 = ((1'b0 == ap_block_pp0_stage4) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3841 = ((1'b0 == ap_block_pp0_stage5) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3851 = ((1'b0 == ap_block_pp0_stage9) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3853 = ((1'b0 == ap_block_pp0_stage10) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3855 = ((1'b0 == ap_block_pp0_stage11) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3862 = ((1'b0 == ap_block_pp0_stage15) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3864 = ((1'b0 == ap_block_pp0_stage16) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

always @ (*) begin
    ap_condition_3866 = ((1'b0 == ap_block_pp0_stage17) & (exitcond_flatten_reg_7533_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter10 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_p_01055_2_10_i_i_reg_1904 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01055_2_11_i_i_reg_1948 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01055_2_12_i_i_reg_1991 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01055_2_13_i_i_reg_2034 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01055_2_14_i_i_reg_2069 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01055_2_1_i_i_reg_1469 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01055_2_2_i_i_reg_1513 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01055_2_3_i_i_reg_1556 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01055_2_4_i_i_reg_1599 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01055_2_5_i_i_reg_1642 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01055_2_6_i_i_reg_1686 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01055_2_7_i_i_reg_1730 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01055_2_8_i_i_reg_1773 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01055_2_9_i_i_reg_1816 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01055_2_i_i_reg_1860 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01063_2_10_i_i_reg_1893 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01063_2_11_i_i_reg_1937 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01063_2_12_i_i_reg_1980 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01063_2_13_i_i_reg_2024 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01063_2_1_i_i_reg_1458 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01063_2_2_i_i_reg_1502 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01063_2_3_i_i_reg_1545 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01063_2_4_i_i_reg_1588 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01063_2_5_i_i_reg_1631 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01063_2_6_i_i_reg_1675 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01063_2_7_i_i_reg_1719 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01063_2_8_i_i_reg_1762 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01063_2_9_i_i_reg_1805 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01063_2_i_i_110_reg_1424 = 'bx;

assign ap_phi_reg_pp0_iter0_p_01063_2_i_i_reg_1849 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0820_4_10_i_i_reg_1882 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0820_4_1_i_i_reg_1447 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0820_4_5_i_i_reg_1620 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0820_4_6_i_i_reg_1664 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0820_4_i_i_109_reg_1413 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0820_4_i_i_reg_1838 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0914_4_10_i_i_reg_1871 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0914_4_12_i_i_reg_1970 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0914_4_1_i_i_reg_1436 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0914_4_3_i_i_reg_1534 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0914_4_4_i_i_reg_1577 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0914_4_5_i_i_reg_1609 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0914_4_6_i_i_reg_1653 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0914_4_8_i_i_reg_1751 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0914_4_9_i_i_reg_1794 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0914_4_i_i_108_reg_1402 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0914_4_i_i_reg_1827 = 'bx;

assign ap_phi_reg_pp0_iter10_p_0820_4_11_i_i_reg_1926 = 'bx;

assign ap_phi_reg_pp0_iter10_p_0820_4_12_i_i_reg_1959 = 'bx;

assign ap_phi_reg_pp0_iter10_p_0820_4_13_i_i_reg_2013 = 'bx;

assign ap_phi_reg_pp0_iter10_p_0820_4_2_i_i_reg_1491 = 'bx;

assign ap_phi_reg_pp0_iter10_p_0820_4_3_i_i_reg_1523 = 'bx;

assign ap_phi_reg_pp0_iter10_p_0820_4_4_i_i_reg_1566 = 'bx;

assign ap_phi_reg_pp0_iter10_p_0820_4_7_i_i_reg_1708 = 'bx;

assign ap_phi_reg_pp0_iter10_p_0820_4_8_i_i_reg_1740 = 'bx;

assign ap_phi_reg_pp0_iter10_p_0820_4_9_i_i_reg_1783 = 'bx;

assign ap_phi_reg_pp0_iter10_p_0914_4_11_i_i_reg_1915 = 'bx;

assign ap_phi_reg_pp0_iter10_p_0914_4_13_i_i_reg_2002 = 'bx;

assign ap_phi_reg_pp0_iter10_p_0914_4_2_i_i_reg_1480 = 'bx;

assign ap_phi_reg_pp0_iter10_p_0914_4_7_i_i_reg_1697 = 'bx;

assign ap_phi_reg_pp0_iter11_p_0820_4_14_i_i_reg_2057 = 'bx;

assign ap_phi_reg_pp0_iter11_p_0914_4_14_i_i_reg_2045 = 'bx;

always @ (*) begin
    ap_predicate_op1044_call_state132 = ((or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1044_call_state132_state131 = ((or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1058_call_state133 = ((or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1058_call_state133_state132 = ((or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1084_call_state134 = ((or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1084_call_state134_state133 = ((or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1096_call_state135 = ((or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1096_call_state135_state134 = ((or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1117_call_state136 = ((or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1117_call_state136_state135 = ((or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1141_call_state137 = ((or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op1141_call_state137_state136 = ((or_cond84_demorgan_reg_7953 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op940_call_state128 = ((or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op940_call_state128_state127 = ((or_cond83_demorgan_fu_2894_p2 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op946_call_state129 = ((or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op946_call_state129_state128 = ((or_cond83_demorgan_reg_7877 == 1'd1) & (exitcond_flatten_reg_7533_pp0_iter6_reg == 1'd0));
end

assign bound_fu_2599_p0 = bound_fu_2599_p00;

assign bound_fu_2599_p00 = cols_V;

assign bound_fu_2599_p1 = bound_fu_2599_p10;

assign bound_fu_2599_p10 = rows_V;

assign bound_fu_2599_p2 = (bound_fu_2599_p0 * bound_fu_2599_p1);

assign cost_d_actual_V_10_c_fu_6230_p1 = agg_result_V_i_i12_fu_6225_p3;

assign cost_d_actual_V_11_c_fu_6355_p1 = agg_result_V_i_i13_fu_6347_p3;

assign cost_d_actual_V_12_c_fu_6503_p1 = agg_result_V_i_i14_fu_6495_p3;

assign cost_d_actual_V_13_c_fu_6648_p1 = agg_result_V_i_i15_fu_6640_p3;

assign cost_d_actual_V_14_c_fu_6806_p1 = agg_result_V_i_i16_fu_6798_p3;

assign cost_d_actual_V_15_c_fu_6992_p1 = agg_result_V_i_i17_fu_6987_p3;

assign cost_d_actual_V_16_c_fu_4970_p1 = agg_result_V_i_i4_fu_4962_p3;

assign cost_d_actual_V_1_10_1_fu_6404_p1 = cost_d_actual_V_1_s_fu_6398_p2;

assign cost_d_actual_V_1_11_1_fu_6552_p1 = cost_d_actual_V_1_1_fu_6546_p2;

assign cost_d_actual_V_1_12_1_fu_6698_p1 = cost_d_actual_V_1_2_fu_6692_p2;

assign cost_d_actual_V_1_13_1_fu_6862_p1 = cost_d_actual_V_1_3_reg_9536;

assign cost_d_actual_V_1_14_1_fu_7015_p1 = cost_d_actual_V_1_4_fu_7009_p2;

assign cost_d_actual_V_1_1_1_fu_4874_p1 = cost_d_actual_V_1_1_s_fu_4868_p2;

assign cost_d_actual_V_1_1_fu_6546_p2 = (cost_d_actual_V_12_c_fu_6503_p1 + p_6_11_cast_i_i_fu_6542_p1);

assign cost_d_actual_V_1_1_s_fu_4868_p2 = (cost_d_actual_V_cas_fu_4844_p1 + p_6_1_cast_i_i_fu_4864_p1);

assign cost_d_actual_V_1_2_1_fu_5019_p1 = cost_d_actual_V_1_2_s_fu_5013_p2;

assign cost_d_actual_V_1_2_fu_6692_p2 = (cost_d_actual_V_13_c_fu_6648_p1 + p_6_12_cast_i_i_fu_6688_p1);

assign cost_d_actual_V_1_2_s_fu_5013_p2 = (cost_d_actual_V_16_c_fu_4970_p1 + p_6_2_cast_i_i_fu_5009_p1);

assign cost_d_actual_V_1_3_1_fu_5174_p1 = cost_d_actual_V_1_3_s_fu_5168_p2;

assign cost_d_actual_V_1_3_fu_6850_p2 = (cost_d_actual_V_14_c_fu_6806_p1 + p_6_13_cast_i_i_fu_6846_p1);

assign cost_d_actual_V_1_3_s_fu_5168_p2 = (cost_d_actual_V_3_ca_fu_5124_p1 + p_6_3_cast_i_i_fu_5164_p1);

assign cost_d_actual_V_1_4_1_fu_5349_p1 = cost_d_actual_V_1_4_s_reg_9165;

assign cost_d_actual_V_1_4_fu_7009_p2 = (cost_d_actual_V_15_c_fu_6992_p1 + p_6_14_cast_i_i_fu_7005_p1);

assign cost_d_actual_V_1_4_s_fu_5324_p2 = (cost_d_actual_V_4_ca_fu_5280_p1 + p_6_4_cast_i_i_fu_5320_p1);

assign cost_d_actual_V_1_5_1_fu_5483_p1 = cost_d_actual_V_1_5_s_fu_5477_p2;

assign cost_d_actual_V_1_5_s_fu_5477_p2 = (cost_d_actual_V_5_ca_fu_5460_p1 + p_6_5_cast_i_i_fu_5473_p1);

assign cost_d_actual_V_1_6_1_fu_5639_p1 = cost_d_actual_V_1_6_s_fu_5633_p2;

assign cost_d_actual_V_1_6_s_fu_5633_p2 = (cost_d_actual_V_6_ca_fu_5590_p1 + p_6_6_cast_i_i_fu_5629_p1);

assign cost_d_actual_V_1_7_1_fu_5792_p1 = cost_d_actual_V_1_7_s_fu_5786_p2;

assign cost_d_actual_V_1_7_s_fu_5786_p2 = (cost_d_actual_V_7_ca_fu_5743_p1 + p_6_7_cast_i_i_fu_5782_p1);

assign cost_d_actual_V_1_8_1_fu_5943_p1 = cost_d_actual_V_1_8_s_fu_5937_p2;

assign cost_d_actual_V_1_8_s_fu_5937_p2 = (cost_d_actual_V_8_ca_fu_5893_p1 + p_6_8_cast_i_i_fu_5933_p1);

assign cost_d_actual_V_1_9_1_fu_6119_p1 = cost_d_actual_V_1_9_s_reg_9357;

assign cost_d_actual_V_1_9_s_fu_6098_p2 = (cost_d_actual_V_9_ca_fu_6054_p1 + p_6_9_cast_i_i_fu_6094_p1);

assign cost_d_actual_V_1_c_fu_6253_p1 = cost_d_actual_V_1_i_fu_6247_p2;

assign cost_d_actual_V_1_ca_fu_4663_p1 = cost_d_actual_V_1_i_s_fu_4657_p2;

assign cost_d_actual_V_1_i_fu_6247_p2 = (cost_d_actual_V_10_c_fu_6230_p1 + p_6_cast_i_i_142_fu_6243_p1);

assign cost_d_actual_V_1_i_s_fu_4657_p2 = (cost_d_actual_V_cast_fu_4614_p1 + p_6_cast_i_i_fu_4653_p1);

assign cost_d_actual_V_1_s_fu_6398_p2 = (cost_d_actual_V_11_c_fu_6355_p1 + p_6_10_cast_i_i_fu_6394_p1);

assign cost_d_actual_V_2_10_1_fu_6445_p1 = cost_d_actual_V_2_s_fu_6439_p2;

assign cost_d_actual_V_2_10_2_fu_6455_p3 = ((tmp_294_10_i_i_fu_6449_p2[0:0] === 1'b1) ? cost_d_actual_V_2_10_1_fu_6445_p1 : ap_phi_reg_pp0_iter10_p_01063_2_i_i_reg_1849);

assign cost_d_actual_V_2_11_1_fu_6593_p1 = cost_d_actual_V_2_1_fu_6587_p2;

assign cost_d_actual_V_2_11_2_fu_6612_p3 = ((tmp_294_11_i_i_reg_9478[0:0] === 1'b1) ? cost_d_actual_V_2_11_1_reg_9473 : p_01063_2_10_i_i_reg_1893);

assign cost_d_actual_V_2_12_1_fu_6758_p1 = cost_d_actual_V_2_2_reg_9509;

assign cost_d_actual_V_2_12_2_fu_6767_p3 = ((tmp_294_12_i_i_fu_6761_p2[0:0] === 1'b1) ? cost_d_actual_V_2_12_1_fu_6758_p1 : ap_phi_reg_pp0_iter10_p_01063_2_11_i_i_reg_1937);

assign cost_d_actual_V_2_13_1_fu_6897_p1 = cost_d_actual_V_2_3_fu_6891_p2;

assign cost_d_actual_V_2_13_2_fu_6907_p3 = ((tmp_294_13_i_i_fu_6901_p2[0:0] === 1'b1) ? cost_d_actual_V_2_13_1_fu_6897_p1 : ap_phi_reg_pp0_iter10_p_01063_2_12_i_i_reg_1980);

assign cost_d_actual_V_2_14_1_fu_7034_p1 = cost_d_actual_V_2_4_fu_7028_p2;

assign cost_d_actual_V_2_1_1_fu_4915_p1 = cost_d_actual_V_2_1_s_fu_4909_p2;

assign cost_d_actual_V_2_1_2_fu_4925_p3 = ((tmp_294_1_i_i_fu_4919_p2[0:0] === 1'b1) ? cost_d_actual_V_2_1_1_fu_4915_p1 : ap_phi_reg_pp0_iter10_p_01063_2_i_i_110_reg_1424);

assign cost_d_actual_V_2_1_fu_6587_p2 = (cost_d_actual_V_1_11_1_fu_6552_p1 + p_7_11_cast_i_i_fu_6583_p1);

assign cost_d_actual_V_2_1_s_fu_4909_p2 = (cost_d_actual_V_1_1_1_fu_4874_p1 + p_7_1_cast_i_i_fu_4905_p1);

assign cost_d_actual_V_2_2_1_fu_5060_p1 = cost_d_actual_V_2_2_s_fu_5054_p2;

assign cost_d_actual_V_2_2_2_fu_5083_p3 = ((tmp_294_2_i_i_reg_9089[0:0] === 1'b1) ? cost_d_actual_V_2_2_1_reg_9084 : p_01063_2_1_i_i_reg_1458);

assign cost_d_actual_V_2_2_fu_6733_p2 = (cost_d_actual_V_1_12_1_fu_6698_p1 + p_7_12_cast_i_i_fu_6729_p1);

assign cost_d_actual_V_2_2_s_fu_5054_p2 = (cost_d_actual_V_1_2_1_fu_5019_p1 + p_7_2_cast_i_i_fu_5050_p1);

assign cost_d_actual_V_2_3_1_fu_5227_p1 = cost_d_actual_V_2_3_s_reg_9130;

assign cost_d_actual_V_2_3_2_fu_5236_p3 = ((tmp_294_3_i_i_fu_5230_p2[0:0] === 1'b1) ? cost_d_actual_V_2_3_1_fu_5227_p1 : ap_phi_reg_pp0_iter10_p_01063_2_2_i_i_reg_1502);

assign cost_d_actual_V_2_3_fu_6891_p2 = (cost_d_actual_V_1_13_1_fu_6862_p1 + p_7_13_cast_i_i_fu_6887_p1);

assign cost_d_actual_V_2_3_s_fu_5209_p2 = (cost_d_actual_V_1_3_1_fu_5174_p1 + p_7_3_cast_i_i_fu_5205_p1);

assign cost_d_actual_V_2_4_1_fu_5383_p1 = cost_d_actual_V_2_4_s_fu_5377_p2;

assign cost_d_actual_V_2_4_2_fu_5393_p3 = ((tmp_294_4_i_i_fu_5387_p2[0:0] === 1'b1) ? cost_d_actual_V_2_4_1_fu_5383_p1 : ap_phi_reg_pp0_iter10_p_01063_2_3_i_i_reg_1545);

assign cost_d_actual_V_2_4_fu_7028_p2 = (cost_d_actual_V_1_14_1_fu_7015_p1 + p_7_14_cast_i_i_fu_7025_p1);

assign cost_d_actual_V_2_4_s_fu_5377_p2 = (cost_d_actual_V_1_4_1_fu_5349_p1 + p_7_4_cast_i_i_fu_5373_p1);

assign cost_d_actual_V_2_5_1_fu_5524_p1 = cost_d_actual_V_2_5_s_fu_5518_p2;

assign cost_d_actual_V_2_5_2_fu_5534_p3 = ((tmp_294_5_i_i_fu_5528_p2[0:0] === 1'b1) ? cost_d_actual_V_2_5_1_fu_5524_p1 : ap_phi_reg_pp0_iter10_p_01063_2_4_i_i_reg_1588);

assign cost_d_actual_V_2_5_s_fu_5518_p2 = (cost_d_actual_V_1_5_1_fu_5483_p1 + p_7_5_cast_i_i_fu_5514_p1);

assign cost_d_actual_V_2_6_1_fu_5680_p1 = cost_d_actual_V_2_6_s_fu_5674_p2;

assign cost_d_actual_V_2_6_2_fu_5690_p3 = ((tmp_294_6_i_i_fu_5684_p2[0:0] === 1'b1) ? cost_d_actual_V_2_6_1_fu_5680_p1 : ap_phi_reg_pp0_iter10_p_01063_2_5_i_i_reg_1631);

assign cost_d_actual_V_2_6_s_fu_5674_p2 = (cost_d_actual_V_1_6_1_fu_5639_p1 + p_7_6_cast_i_i_fu_5670_p1);

assign cost_d_actual_V_2_7_1_fu_5833_p1 = cost_d_actual_V_2_7_s_fu_5827_p2;

assign cost_d_actual_V_2_7_2_fu_5852_p3 = ((tmp_294_7_i_i_reg_9291[0:0] === 1'b1) ? cost_d_actual_V_2_7_1_reg_9286 : p_01063_2_6_i_i_reg_1675);

assign cost_d_actual_V_2_7_s_fu_5827_p2 = (cost_d_actual_V_1_7_1_fu_5792_p1 + p_7_7_cast_i_i_fu_5823_p1);

assign cost_d_actual_V_2_8_1_fu_6001_p1 = cost_d_actual_V_2_8_s_reg_9322;

assign cost_d_actual_V_2_8_2_fu_6010_p3 = ((tmp_294_8_i_i_fu_6004_p2[0:0] === 1'b1) ? cost_d_actual_V_2_8_1_fu_6001_p1 : ap_phi_reg_pp0_iter10_p_01063_2_7_i_i_reg_1719);

assign cost_d_actual_V_2_8_s_fu_5978_p2 = (cost_d_actual_V_1_8_1_fu_5943_p1 + p_7_8_cast_i_i_fu_5974_p1);

assign cost_d_actual_V_2_9_1_fu_6153_p1 = cost_d_actual_V_2_9_s_fu_6147_p2;

assign cost_d_actual_V_2_9_2_fu_6163_p3 = ((tmp_294_9_i_i_fu_6157_p2[0:0] === 1'b1) ? cost_d_actual_V_2_9_1_fu_6153_p1 : ap_phi_reg_pp0_iter10_p_01063_2_8_i_i_reg_1762);

assign cost_d_actual_V_2_9_s_fu_6147_p2 = (cost_d_actual_V_1_9_1_fu_6119_p1 + p_7_9_cast_i_i_fu_6143_p1);

assign cost_d_actual_V_2_c_1_fu_6304_p3 = ((tmp_294_i_i_fu_6298_p2[0:0] === 1'b1) ? cost_d_actual_V_2_c_fu_6294_p1 : ap_phi_reg_pp0_iter10_p_01063_2_9_i_i_reg_1805);

assign cost_d_actual_V_2_c_fu_6294_p1 = cost_d_actual_V_2_i_fu_6288_p2;

assign cost_d_actual_V_2_i_fu_6288_p2 = (cost_d_actual_V_1_c_fu_6253_p1 + p_7_cast_i_i_146_fu_6284_p1);

assign cost_d_actual_V_2_i_s_fu_4704_p2 = (cost_d_actual_V_1_ca_fu_4663_p1 + p_7_cast_i_i_fu_4700_p1);

assign cost_d_actual_V_2_s_fu_6439_p2 = (cost_d_actual_V_1_10_1_fu_6404_p1 + p_7_10_cast_i_i_fu_6435_p1);

assign cost_d_actual_V_3_ca_fu_5124_p1 = agg_result_V_i_i5_fu_5116_p3;

assign cost_d_actual_V_4_ca_fu_5280_p1 = agg_result_V_i_i6_fu_5272_p3;

assign cost_d_actual_V_5_ca_fu_5460_p1 = agg_result_V_i_i7_fu_5455_p3;

assign cost_d_actual_V_6_ca_fu_5590_p1 = agg_result_V_i_i8_fu_5582_p3;

assign cost_d_actual_V_7_ca_fu_5743_p1 = agg_result_V_i_i9_fu_5735_p3;

assign cost_d_actual_V_8_ca_fu_5893_p1 = agg_result_V_i_i10_fu_5885_p3;

assign cost_d_actual_V_9_ca_fu_6054_p1 = agg_result_V_i_i11_fu_6046_p3;

assign cost_d_actual_V_cas_fu_4844_p1 = agg_result_V_i_i3_fu_4836_p3;

assign cost_d_actual_V_cast_fu_4614_p1 = agg_result_V_i_i2_fu_4606_p3;

assign cost_d_diagonal_V_1_fu_7255_p0 = tmp_248_i_i_reg_8556;

assign cost_d_diagonal_V_1_fu_7255_p1 = cost_d_diagonal_V_1_fu_7255_p10;

assign cost_d_diagonal_V_1_fu_7255_p10 = cost_last_line_12_V_3_reg_8892;

assign cost_d_diagonal_V_1_s_fu_7150_p0 = tmp_248_i_i_reg_8556;

assign cost_d_diagonal_V_1_s_fu_7150_p1 = cost_d_diagonal_V_1_s_fu_7150_p10;

assign cost_d_diagonal_V_1_s_fu_7150_p10 = cost_last_line_1_V_2_reg_8580;

assign cost_d_diagonal_V_2_fu_7265_p0 = tmp_248_i_i_reg_8556;

assign cost_d_diagonal_V_2_fu_7265_p1 = cost_d_diagonal_V_2_fu_7265_p10;

assign cost_d_diagonal_V_2_fu_7265_p10 = cost_last_line_13_V_3_reg_8996;

assign cost_d_diagonal_V_2_s_fu_7160_p0 = tmp_248_i_i_reg_8556;

assign cost_d_diagonal_V_2_s_fu_7160_p1 = cost_d_diagonal_V_2_s_fu_7160_p10;

assign cost_d_diagonal_V_2_s_fu_7160_p10 = cost_last_line_2_V_2_reg_8609;

assign cost_d_diagonal_V_3_fu_7270_p0 = tmp_248_i_i_reg_8556_pp0_iter10_reg;

assign cost_d_diagonal_V_3_fu_7270_p1 = cost_d_diagonal_V_3_fu_7270_p10;

assign cost_d_diagonal_V_3_fu_7270_p10 = cost_last_line_14_V_3_reg_9064;

assign cost_d_diagonal_V_3_s_fu_7165_p0 = tmp_248_i_i_reg_8556;

assign cost_d_diagonal_V_3_s_fu_7165_p1 = cost_d_diagonal_V_3_s_fu_7165_p10;

assign cost_d_diagonal_V_3_s_fu_7165_p10 = cost_last_line_3_V_2_reg_8633;

assign cost_d_diagonal_V_4_fu_7280_p0 = tmp_248_i_i_reg_8556_pp0_iter10_reg;

assign cost_d_diagonal_V_4_fu_7280_p1 = cost_d_diagonal_V_4_fu_7280_p10;

assign cost_d_diagonal_V_4_fu_7280_p10 = cost_last_line_15_V_3_reg_9140;

assign cost_d_diagonal_V_4_s_fu_7175_p0 = tmp_248_i_i_reg_8556;

assign cost_d_diagonal_V_4_s_fu_7175_p1 = cost_d_diagonal_V_4_s_fu_7175_p10;

assign cost_d_diagonal_V_4_s_fu_7175_p10 = cost_last_line_4_V_2_reg_8648;

assign cost_d_diagonal_V_5_s_fu_7190_p0 = tmp_248_i_i_reg_8556;

assign cost_d_diagonal_V_5_s_fu_7190_p1 = cost_d_diagonal_V_5_s_fu_7190_p10;

assign cost_d_diagonal_V_5_s_fu_7190_p10 = cost_last_line_5_V_2_reg_8681;

assign cost_d_diagonal_V_6_s_fu_7200_p0 = tmp_248_i_i_reg_8556;

assign cost_d_diagonal_V_6_s_fu_7200_p1 = cost_d_diagonal_V_6_s_fu_7200_p10;

assign cost_d_diagonal_V_6_s_fu_7200_p10 = cost_last_line_6_V_2_reg_8705;

assign cost_d_diagonal_V_7_s_fu_7210_p0 = tmp_248_i_i_reg_8556;

assign cost_d_diagonal_V_7_s_fu_7210_p1 = cost_d_diagonal_V_7_s_fu_7210_p10;

assign cost_d_diagonal_V_7_s_fu_7210_p10 = cost_last_line_7_V_2_reg_8729;

assign cost_d_diagonal_V_8_s_fu_7215_p0 = tmp_248_i_i_reg_8556;

assign cost_d_diagonal_V_8_s_fu_7215_p1 = cost_d_diagonal_V_8_s_fu_7215_p10;

assign cost_d_diagonal_V_8_s_fu_7215_p10 = cost_last_line_8_V_2_reg_8753;

assign cost_d_diagonal_V_9_s_fu_7220_p0 = tmp_248_i_i_reg_8556;

assign cost_d_diagonal_V_9_s_fu_7220_p1 = cost_d_diagonal_V_9_s_fu_7220_p10;

assign cost_d_diagonal_V_9_s_fu_7220_p10 = cost_last_line_9_V_2_reg_8763;

assign cost_d_diagonal_V_i_fu_7235_p0 = tmp_248_i_i_reg_8556;

assign cost_d_diagonal_V_i_fu_7235_p1 = cost_d_diagonal_V_i_fu_7235_p10;

assign cost_d_diagonal_V_i_fu_7235_p10 = cost_last_line_10_V_3_reg_8783;

assign cost_d_diagonal_V_i_s_fu_7139_p0 = cost_d_diagonal_V_i_s_fu_7139_p00;

assign cost_d_diagonal_V_i_s_fu_7139_p00 = mu_diagonal_V_1_fu_630;

assign cost_d_diagonal_V_i_s_fu_7139_p1 = cost_d_diagonal_V_i_s_fu_7139_p10;

assign cost_d_diagonal_V_i_s_fu_7139_p10 = cost_last_line_0_V_2_reg_8537;

assign cost_d_diagonal_V_s_fu_7245_p0 = tmp_248_i_i_reg_8556;

assign cost_d_diagonal_V_s_fu_7245_p1 = cost_d_diagonal_V_s_fu_7245_p10;

assign cost_d_diagonal_V_s_fu_7245_p10 = cost_last_line_11_V_3_reg_8863;

assign cost_d_right_V_10_i_s_fu_7230_p0 = tmp_246_i_i_reg_8500;

assign cost_d_right_V_10_i_s_fu_7230_p1 = cost_d_right_V_10_i_s_fu_7230_p10;

assign cost_d_right_V_10_i_s_fu_7230_p10 = cost_d_temp_right_V_11;

assign cost_d_right_V_11_i_s_fu_7240_p0 = tmp_246_i_i_reg_8500;

assign cost_d_right_V_11_i_s_fu_7240_p1 = cost_d_right_V_11_i_s_fu_7240_p10;

assign cost_d_right_V_11_i_s_fu_7240_p10 = cost_d_temp_right_V_12;

assign cost_d_right_V_12_i_s_fu_7250_p0 = tmp_246_i_i_reg_8500;

assign cost_d_right_V_12_i_s_fu_7250_p1 = cost_d_right_V_12_i_s_fu_7250_p10;

assign cost_d_right_V_12_i_s_fu_7250_p10 = cost_d_temp_right_V_13;

assign cost_d_right_V_13_i_s_fu_7260_p0 = tmp_246_i_i_reg_8500;

assign cost_d_right_V_13_i_s_fu_7260_p1 = cost_d_right_V_13_i_s_fu_7260_p10;

assign cost_d_right_V_13_i_s_fu_7260_p10 = cost_d_temp_right_V_14;

assign cost_d_right_V_14_i_s_fu_7275_p0 = tmp_246_i_i_reg_8500_pp0_iter10_reg;

assign cost_d_right_V_14_i_s_fu_7275_p1 = cost_d_right_V_14_i_s_fu_7275_p10;

assign cost_d_right_V_14_i_s_fu_7275_p10 = cost_d_temp_right_V_15;

assign cost_d_right_V_1_i_i_fu_7128_p0 = tmp_246_i_i_fu_4123_p1;

assign cost_d_right_V_1_i_i_fu_7128_p1 = cost_d_right_V_1_i_i_fu_7128_p10;

assign cost_d_right_V_1_i_i_fu_7128_p10 = cost_d_temp_right_V_1;

assign cost_d_right_V_2_i_i_fu_7134_p0 = tmp_246_i_i_reg_8500;

assign cost_d_right_V_2_i_i_fu_7134_p1 = cost_d_right_V_2_i_i_fu_7134_p10;

assign cost_d_right_V_2_i_i_fu_7134_p10 = cost_d_temp_right_V_2;

assign cost_d_right_V_3_i_i_fu_7145_p0 = tmp_246_i_i_reg_8500;

assign cost_d_right_V_3_i_i_fu_7145_p1 = cost_d_right_V_3_i_i_fu_7145_p10;

assign cost_d_right_V_3_i_i_fu_7145_p10 = cost_d_temp_right_V_3;

assign cost_d_right_V_4_i_i_fu_7155_p0 = tmp_246_i_i_reg_8500;

assign cost_d_right_V_4_i_i_fu_7155_p1 = cost_d_right_V_4_i_i_fu_7155_p10;

assign cost_d_right_V_4_i_i_fu_7155_p10 = cost_d_temp_right_V_4;

assign cost_d_right_V_5_i_i_fu_7170_p0 = tmp_246_i_i_reg_8500;

assign cost_d_right_V_5_i_i_fu_7170_p1 = cost_d_right_V_5_i_i_fu_7170_p10;

assign cost_d_right_V_5_i_i_fu_7170_p10 = cost_d_temp_right_V_5;

assign cost_d_right_V_6_i_i_fu_7180_p0 = tmp_246_i_i_reg_8500;

assign cost_d_right_V_6_i_i_fu_7180_p1 = cost_d_right_V_6_i_i_fu_7180_p10;

assign cost_d_right_V_6_i_i_fu_7180_p10 = cost_d_temp_right_V_6;

assign cost_d_right_V_7_i_i_fu_7185_p0 = tmp_246_i_i_reg_8500;

assign cost_d_right_V_7_i_i_fu_7185_p1 = cost_d_right_V_7_i_i_fu_7185_p10;

assign cost_d_right_V_7_i_i_fu_7185_p10 = cost_d_temp_right_V_7;

assign cost_d_right_V_8_i_i_fu_7195_p0 = tmp_246_i_i_reg_8500;

assign cost_d_right_V_8_i_i_fu_7195_p1 = cost_d_right_V_8_i_i_fu_7195_p10;

assign cost_d_right_V_8_i_i_fu_7195_p10 = cost_d_temp_right_V_8;

assign cost_d_right_V_9_i_i_fu_7205_p0 = tmp_246_i_i_reg_8500;

assign cost_d_right_V_9_i_i_fu_7205_p1 = cost_d_right_V_9_i_i_fu_7205_p10;

assign cost_d_right_V_9_i_i_fu_7205_p10 = cost_d_temp_right_V_9;

assign cost_d_right_V_i_i_139_fu_7225_p0 = tmp_246_i_i_reg_8500;

assign cost_d_right_V_i_i_139_fu_7225_p1 = cost_d_right_V_i_i_139_fu_7225_p10;

assign cost_d_right_V_i_i_139_fu_7225_p10 = cost_d_temp_right_V_10;

assign cost_d_right_V_i_i_fu_7122_p0 = tmp_246_i_i_fu_4123_p1;

assign cost_d_right_V_i_i_fu_7122_p1 = cost_d_right_V_i_i_fu_7122_p10;

assign cost_d_right_V_i_i_fu_7122_p10 = cost_d_temp_right_V_s;

assign dMap_data_stream_0_V_din = tmp150_reg_9592;

assign exitcond8_i_i_fu_2616_p2 = ((ap_phi_mux_i_op_assign_1_phi_fu_1371_p4 == cols_V) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_2605_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_1347_p4 == bound_fu_2599_p2) ? 1'b1 : 1'b0);

assign exp_V_1_fu_4353_p1 = p_Result_8_i_i_fu_4343_p4;

assign exp_V_fu_3828_p1 = p_Result_i_i_fu_3818_p4;

assign grp_floor_fu_2079_ap_start = grp_floor_fu_2079_ap_start_reg;

assign grp_fu_2171_p2 = ($signed(grp_fu_2171_p0) + $signed(32'd1));

assign grp_fu_2176_p2 = ($signed(grp_fu_2176_p0) + $signed(32'd4294967295));

assign grp_fu_2181_p2 = ($signed(i_op_assign_29_mid2_reg_7547_pp0_iter9_reg) + $signed(32'd4294967294));

assign grp_fu_2186_p3 = grp_fu_2181_p2[32'd31];

assign grp_fu_2199_p2 = ($signed(grp_fu_2199_p0) + $signed(32'd4294967293));

assign grp_fu_2204_p2 = ($signed(grp_fu_2204_p0) + $signed(32'd4294967292));

assign grp_fu_2209_p2 = ($signed(grp_fu_2209_p0) + $signed(32'd4294967291));

assign grp_fu_2214_p2 = ($signed(grp_fu_2214_p0) + $signed(32'd4294967290));

assign grp_fu_2219_p2 = ($signed(grp_fu_2219_p0) + $signed(32'd4294967289));

assign grp_fu_2224_p2 = ($signed(grp_fu_2224_p0) + $signed(32'd4294967288));

assign grp_fu_2229_p2 = ($signed(grp_fu_2229_p0) + $signed(32'd4294967287));

assign grp_fu_2234_p2 = ($signed(grp_fu_2234_p0) + $signed(32'd4294967286));

assign grp_fu_2244_p2 = ($signed(grp_fu_2244_p0) + $signed(32'd4294967285));

assign grp_fu_2254_p2 = ($signed(grp_fu_2254_p0) + $signed(32'd4294967284));

assign grp_fu_2264_p2 = ($signed(grp_fu_2264_p0) + $signed(32'd4294967283));

assign grp_fu_2274_p2 = ($signed(grp_fu_2274_p0) + $signed(32'd4294967282));

assign grp_fu_2284_p2 = ($signed(grp_fu_2284_p0) + $signed(32'd4294967281));

assign grp_fu_7082_p0 = grp_fu_7082_p00;

assign grp_fu_7082_p00 = $unsigned(ret_V_6_cast_fu_7074_p1);

assign grp_fu_7082_p1 = 81'd1172812402962;

assign grp_fu_7103_p0 = 18'd360;

assign grp_fu_7103_p2 = 18'd360;

assign grp_fu_7115_p0 = 18'd360;

assign grp_fu_7115_p2 = 18'd360;

assign i_op_assign_29_mid2_fu_2621_p3 = ((exitcond8_i_i_fu_2616_p2[0:0] === 1'b1) ? 32'd0 : ap_phi_mux_i_op_assign_1_phi_fu_1371_p4);

assign icmp1_fu_4427_p2 = (($signed(tmp_116_fu_4417_p4) < $signed(5'd1)) ? 1'b1 : 1'b0);

assign icmp_fu_3959_p2 = (($signed(tmp_90_fu_3949_p4) < $signed(5'd1)) ? 1'b1 : 1'b0);

assign indvar_flatten_next_fu_2705_p2 = (indvar_flatten_reg_1343 + 64'd1);

assign isNeg_1_fu_3284_p3 = sh_assign_3_fu_3278_p2[32'd8];

assign isNeg_2_fu_3472_p3 = sh_assign_6_fu_3466_p2[32'd8];

assign isNeg_3_fu_3637_p3 = sh_assign_9_fu_3631_p2[32'd8];

assign isNeg_fu_3052_p3 = sh_assign_fu_3046_p2[32'd8];

assign lhs_V_cast_fu_7052_p1 = ap_phi_reg_pp0_iter11_p_01055_2_14_i_i_reg_2069;

assign lhs_V_cast_i_i_fu_2558_p1 = cols_V;

assign mantissa_V_1_fu_3260_p4 = {{{{1'd1}, {tmp_V_6_fu_3256_p1}}}, {1'd0}};

assign mantissa_V_1_i_i_cas_1_fu_3270_p1 = mantissa_V_1_fu_3260_p4;

assign mantissa_V_1_i_i_cas_2_fu_3512_p1 = mantissa_V_2_fu_3503_p4;

assign mantissa_V_1_i_i_cas_3_fu_3623_p1 = mantissa_V_3_fu_3613_p4;

assign mantissa_V_1_i_i_cas_fu_3134_p1 = mantissa_V_fu_3125_p4;

assign mantissa_V_2_fu_3503_p4 = {{{{1'd1}, {tmp_V_8_reg_8041}}}, {1'd0}};

assign mantissa_V_3_fu_3613_p4 = {{{{1'd1}, {tmp_V_10_fu_3609_p1}}}, {1'd0}};

assign mantissa_V_fu_3125_p4 = {{{{1'd1}, {tmp_V_4_reg_7922}}}, {1'd0}};

assign min_cost_V_cast_cast_fu_4710_p1 = cost_d_actual_V_2_i_s_fu_4704_p2;

assign notlhs1_fu_2768_p2 = ((tmp_9_fu_2754_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs2_fu_2810_p2 = ((tmp_3_fu_2796_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs3_fu_2658_p2 = ((tmp_5_fu_2649_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs4_fu_2846_p2 = ((tmp_16_fu_2832_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs5_fu_2678_p2 = ((tmp_18_fu_2669_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs6_fu_2916_p2 = ((tmp_34_fu_2902_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs7_fu_2956_p2 = ((tmp_41_fu_2942_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs8_fu_2998_p2 = ((tmp_45_fu_2984_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs9_fu_3096_p2 = ((tmp_50_fu_3082_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign notlhs_fu_2728_p2 = ((tmp_4_fu_2714_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs1_fu_2774_p2 = ((tmp_24_fu_2764_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs2_fu_2816_p2 = ((tmp_31_fu_2806_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs3_fu_2574_p2 = ((tmp_fu_2570_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs4_fu_2852_p2 = ((tmp_36_fu_2842_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs5_fu_2587_p2 = ((tmp_15_fu_2583_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs6_fu_2922_p2 = ((tmp_93_fu_2912_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs7_fu_2962_p2 = ((tmp_94_fu_2952_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs8_fu_3004_p2 = ((tmp_95_fu_2994_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs9_fu_3102_p2 = ((tmp_96_fu_3092_p1 == 52'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_2734_p2 = ((tmp_17_fu_2724_p1 == 23'd0) ? 1'b1 : 1'b0);

assign op1_assign_to_int_fu_2899_p1 = xxx2_reg_7867;

assign or_cond10_fu_6263_p2 = (tmp_30_i_i_mid2_reg_7576_pp0_iter10_reg & tmp_291_i_i_143_reg_8976);

assign or_cond10_i_i_fu_6072_p2 = (tmp_235_i_i_reg_8317_pp0_iter9_reg & rev8_fu_6066_p2);

assign or_cond11_fu_6414_p2 = (tmp_30_i_i_mid2_reg_7576_pp0_iter10_reg & tmp_291_10_i_i_reg_8981);

assign or_cond11_i_i_fu_6213_p2 = (tmp_235_i_i_reg_8317_pp0_iter9_reg & rev9_fu_6207_p2);

assign or_cond12_fu_6562_p2 = (tmp_30_i_i_mid2_reg_7576_pp0_iter10_reg & tmp_291_11_i_i_reg_8986);

assign or_cond12_i_i_fu_6372_p2 = (tmp_235_i_i_reg_8317_pp0_iter9_reg & rev10_fu_6366_p2);

assign or_cond13_fu_6708_p2 = (tmp_30_i_i_mid2_reg_7576_pp0_iter10_reg & tmp_291_12_i_i_reg_9001);

assign or_cond13_i_i_fu_6520_p2 = (tmp_235_i_i_reg_8317_pp0_iter10_reg & rev11_fu_6514_p2);

assign or_cond14_fu_6865_p2 = (tmp_30_i_i_mid2_reg_7576_pp0_iter10_reg & tmp_291_13_i_i_reg_9020);

assign or_cond14_i_i_fu_6666_p2 = (tmp_235_i_i_reg_8317_pp0_iter10_reg & rev12_fu_6660_p2);

assign or_cond15_fu_6966_p2 = (tmp_30_i_i_mid2_reg_7576_pp0_iter10_reg & tmp_291_14_i_i_reg_9029);

assign or_cond15_i_i_fu_6824_p2 = (tmp_235_i_i_reg_8317_pp0_iter10_reg & rev13_fu_6818_p2);

assign or_cond16_i_i_fu_6954_p2 = (tmp_235_i_i_reg_8317_pp0_iter10_reg & rev14_fu_6948_p2);

assign or_cond1_fu_6122_p2 = (tmp_30_i_i_mid2_reg_7576_pp0_iter10_reg & tmp_291_9_i_i_reg_8971);

assign or_cond2_fu_4678_p2 = (tmp_30_i_i_mid2_reg_7576_pp0_iter9_reg & tmp_291_i_i_fu_4673_p2);

assign or_cond2_i_i_fu_4631_p2 = (tmp_235_i_i_reg_8317_pp0_iter9_reg & rev_fu_4625_p2);

assign or_cond3_fu_4884_p2 = (tmp_30_i_i_mid2_reg_7576_pp0_iter10_reg & tmp_291_1_i_i_reg_8931);

assign or_cond3_i_i_fu_4987_p2 = (tmp_235_i_i_reg_8317_pp0_iter9_reg & rev1_fu_4981_p2);

assign or_cond4_fu_5029_p2 = (tmp_30_i_i_mid2_reg_7576_pp0_iter10_reg & tmp_291_2_i_i_reg_8936);

assign or_cond4_i_i_fu_5142_p2 = (tmp_235_i_i_reg_8317_pp0_iter9_reg & rev2_fu_5136_p2);

assign or_cond5_fu_5184_p2 = (tmp_30_i_i_mid2_reg_7576_pp0_iter10_reg & tmp_291_3_i_i_reg_8941);

assign or_cond5_i_i_fu_5298_p2 = (tmp_235_i_i_reg_8317_pp0_iter9_reg & rev3_fu_5292_p2);

assign or_cond6_fu_5352_p2 = (tmp_30_i_i_mid2_reg_7576_pp0_iter10_reg & tmp_291_4_i_i_reg_8946);

assign or_cond6_i_i_fu_5443_p2 = (tmp_235_i_i_reg_8317_pp0_iter9_reg & rev4_fu_5437_p2);

assign or_cond7_fu_5493_p2 = (tmp_30_i_i_mid2_reg_7576_pp0_iter10_reg & tmp_291_5_i_i_reg_8951);

assign or_cond7_i_i_fu_5607_p2 = (tmp_235_i_i_reg_8317_pp0_iter9_reg & rev5_fu_5601_p2);

assign or_cond83_demorgan_fu_2894_p2 = (tmp238_demorgan_fu_2889_p2 & tmp237_demorgan_reg_7857);

assign or_cond84_demorgan_fu_3229_p2 = (tmp236_demorgan_fu_3224_p2 & tmp235_demorgan_reg_7912);

assign or_cond8_fu_5649_p2 = (tmp_30_i_i_mid2_reg_7576_pp0_iter10_reg & tmp_291_6_i_i_reg_8956);

assign or_cond8_i_i_fu_5760_p2 = (tmp_235_i_i_reg_8317_pp0_iter9_reg & rev6_fu_5754_p2);

assign or_cond9_fu_5802_p2 = (tmp_30_i_i_mid2_reg_7576_pp0_iter10_reg & tmp_291_7_i_i_reg_8961);

assign or_cond9_i_i_fu_5911_p2 = (tmp_235_i_i_reg_8317_pp0_iter9_reg & rev7_fu_5905_p2);

assign or_cond_fu_5953_p2 = (tmp_30_i_i_mid2_reg_7576_pp0_iter10_reg & tmp_291_8_i_i_reg_8966);

assign p_01055_2_10_i_i_150_fu_6618_p3 = ((tmp_294_11_i_i_reg_9478[0:0] === 1'b1) ? 4'd12 : ap_phi_reg_pp0_iter10_p_01055_2_10_i_i_reg_1904);

assign p_01055_2_11_i_i_152_fu_6775_p3 = ((tmp_294_12_i_i_fu_6761_p2[0:0] === 1'b1) ? 4'd13 : ap_phi_reg_pp0_iter10_p_01055_2_11_i_i_reg_1948);

assign p_01055_2_12_i_i_154_fu_6915_p3 = ((tmp_294_13_i_i_fu_6901_p2[0:0] === 1'b1) ? 4'd14 : ap_phi_reg_pp0_iter10_p_01055_2_12_i_i_reg_1991);

assign p_01055_2_1_cast_i_i_123_fu_5089_p3 = ((tmp_294_2_i_i_reg_9089[0:0] === 1'b1) ? 2'd2 : p_01055_2_1_cast_i_i_fu_5079_p1);

assign p_01055_2_1_cast_i_i_fu_5079_p1 = ap_phi_reg_pp0_iter10_p_01055_2_1_i_i_reg_1469;

assign p_01055_2_2_i_i_125_fu_5244_p3 = ((tmp_294_3_i_i_fu_5230_p2[0:0] === 1'b1) ? 2'd3 : ap_phi_reg_pp0_iter10_p_01055_2_2_i_i_reg_1513);

assign p_01055_2_3_cast_i_i_127_fu_5401_p3 = ((tmp_294_4_i_i_fu_5387_p2[0:0] === 1'b1) ? 3'd4 : p_01055_2_3_cast_i_i_fu_5345_p1);

assign p_01055_2_3_cast_i_i_fu_5345_p1 = ap_phi_reg_pp0_iter10_p_01055_2_3_i_i_reg_1556;

assign p_01055_2_4_i_i_129_fu_5542_p3 = ((tmp_294_5_i_i_fu_5528_p2[0:0] === 1'b1) ? 3'd5 : ap_phi_reg_pp0_iter10_p_01055_2_4_i_i_reg_1599);

assign p_01055_2_5_i_i_131_fu_5698_p3 = ((tmp_294_6_i_i_fu_5684_p2[0:0] === 1'b1) ? 3'd6 : ap_phi_reg_pp0_iter10_p_01055_2_5_i_i_reg_1642);

assign p_01055_2_6_i_i_133_fu_5858_p3 = ((tmp_294_7_i_i_reg_9291[0:0] === 1'b1) ? 3'd7 : ap_phi_reg_pp0_iter10_p_01055_2_6_i_i_reg_1686);

assign p_01055_2_7_cast_i_i_135_fu_6018_p3 = ((tmp_294_8_i_i_fu_6004_p2[0:0] === 1'b1) ? 4'd8 : p_01055_2_7_cast_i_i_fu_5997_p1);

assign p_01055_2_7_cast_i_i_fu_5997_p1 = ap_phi_reg_pp0_iter10_p_01055_2_7_i_i_reg_1730;

assign p_01055_2_8_i_i_137_fu_6171_p3 = ((tmp_294_9_i_i_fu_6157_p2[0:0] === 1'b1) ? 4'd9 : ap_phi_reg_pp0_iter10_p_01055_2_8_i_i_reg_1773);

assign p_01055_2_9_i_i_147_fu_6312_p3 = ((tmp_294_i_i_fu_6298_p2[0:0] === 1'b1) ? 4'd10 : ap_phi_reg_pp0_iter10_p_01055_2_9_i_i_reg_1816);

assign p_01055_2_i_i1_fu_6463_p3 = ((tmp_294_10_i_i_fu_6449_p2[0:0] === 1'b1) ? 4'd11 : ap_phi_reg_pp0_iter10_p_01055_2_i_i_reg_1860);

assign p_01055_2_i_i_156_fu_7044_p3 = ((tmp_294_14_i_i_fu_7038_p2[0:0] === 1'b1) ? 4'd15 : ap_phi_reg_pp0_iter11_p_01055_2_13_i_i_reg_2034);

assign p_6_10_cast_i_i_fu_6394_p1 = p_Result_65_10_i_i_fu_6384_p4;

assign p_6_11_cast_i_i_fu_6542_p1 = p_Result_65_11_i_i_fu_6532_p4;

assign p_6_12_cast_i_i_fu_6688_p1 = p_Result_65_12_i_i_fu_6678_p4;

assign p_6_13_cast_i_i_fu_6846_p1 = p_Result_65_13_i_i_fu_6836_p4;

assign p_6_14_cast_i_i_fu_7005_p1 = p_Result_65_14_i_i_fu_6996_p4;

assign p_6_1_cast_i_i_fu_4864_p1 = p_Result_65_1_i_i_fu_4854_p4;

assign p_6_2_cast_i_i_fu_5009_p1 = p_Result_65_2_i_i_fu_4999_p4;

assign p_6_3_cast_i_i_fu_5164_p1 = p_Result_65_3_i_i_fu_5154_p4;

assign p_6_4_cast_i_i_fu_5320_p1 = p_Result_65_4_i_i_fu_5310_p4;

assign p_6_5_cast_i_i_fu_5473_p1 = p_Result_65_5_i_i_fu_5464_p4;

assign p_6_6_cast_i_i_fu_5629_p1 = p_Result_65_6_i_i_fu_5619_p4;

assign p_6_7_cast_i_i_fu_5782_p1 = p_Result_65_7_i_i_fu_5772_p4;

assign p_6_8_cast_i_i_fu_5933_p1 = p_Result_65_8_i_i_fu_5923_p4;

assign p_6_9_cast_i_i_fu_6094_p1 = p_Result_65_9_i_i_fu_6084_p4;

assign p_6_cast_i_i_142_fu_6243_p1 = p_Result_65_i_i_141_fu_6234_p4;

assign p_6_cast_i_i_fu_4653_p1 = p_Result_65_i_i_fu_4643_p4;

assign p_7_10_cast_i_i_fu_6435_p1 = p_Result_66_10_i_i_fu_6425_p4;

assign p_7_11_cast_i_i_fu_6583_p1 = p_Result_66_11_i_i_fu_6573_p4;

assign p_7_12_cast_i_i_fu_6729_p1 = p_Result_66_12_i_i_fu_6719_p4;

assign p_7_13_cast_i_i_fu_6887_p1 = p_Result_66_13_i_i_fu_6877_p4;

assign p_7_14_cast_i_i_fu_7025_p1 = p_Result_66_14_i_i_reg_9577;

assign p_7_1_cast_i_i_fu_4905_p1 = p_Result_66_1_i_i_fu_4895_p4;

assign p_7_2_cast_i_i_fu_5050_p1 = p_Result_66_2_i_i_fu_5040_p4;

assign p_7_3_cast_i_i_fu_5205_p1 = p_Result_66_3_i_i_fu_5195_p4;

assign p_7_4_cast_i_i_fu_5373_p1 = p_Result_66_4_i_i_fu_5363_p4;

assign p_7_5_cast_i_i_fu_5514_p1 = p_Result_66_5_i_i_fu_5504_p4;

assign p_7_6_cast_i_i_fu_5670_p1 = p_Result_66_6_i_i_fu_5660_p4;

assign p_7_7_cast_i_i_fu_5823_p1 = p_Result_66_7_i_i_fu_5813_p4;

assign p_7_8_cast_i_i_fu_5974_p1 = p_Result_66_8_i_i_fu_5964_p4;

assign p_7_9_cast_i_i_fu_6143_p1 = p_Result_66_9_i_i_fu_6133_p4;

assign p_7_cast_i_i_146_fu_6284_p1 = p_Result_66_i_i_145_fu_6274_p4;

assign p_7_cast_i_i_fu_4700_p1 = p_Result_66_i_i_fu_4690_p4;

assign p_Result_65_10_i_i_fu_6384_p4 = {{p_Val2_21_10_i_i_fu_6377_p3[17:10]}};

assign p_Result_65_11_i_i_fu_6532_p4 = {{p_Val2_21_11_i_i_fu_6525_p3[17:10]}};

assign p_Result_65_12_i_i_fu_6678_p4 = {{p_Val2_21_12_i_i_fu_6671_p3[17:10]}};

assign p_Result_65_13_i_i_fu_6836_p4 = {{p_Val2_21_13_i_i_fu_6829_p3[17:10]}};

assign p_Result_65_14_i_i_fu_6996_p4 = {{p_Val2_21_14_i_i_reg_9566[17:10]}};

assign p_Result_65_1_i_i_fu_4854_p4 = {{p_Val2_21_1_i_i_fu_4848_p3[17:10]}};

assign p_Result_65_2_i_i_fu_4999_p4 = {{p_Val2_21_2_i_i_fu_4992_p3[17:10]}};

assign p_Result_65_3_i_i_fu_5154_p4 = {{p_Val2_21_3_i_i_fu_5147_p3[17:10]}};

assign p_Result_65_4_i_i_fu_5310_p4 = {{p_Val2_21_4_i_i_fu_5303_p3[17:10]}};

assign p_Result_65_5_i_i_fu_5464_p4 = {{p_Val2_21_5_i_i_reg_9210[17:10]}};

assign p_Result_65_6_i_i_fu_5619_p4 = {{p_Val2_21_6_i_i_fu_5612_p3[17:10]}};

assign p_Result_65_7_i_i_fu_5772_p4 = {{p_Val2_21_7_i_i_fu_5765_p3[17:10]}};

assign p_Result_65_8_i_i_fu_5923_p4 = {{p_Val2_21_8_i_i_fu_5916_p3[17:10]}};

assign p_Result_65_9_i_i_fu_6084_p4 = {{p_Val2_21_9_i_i_fu_6077_p3[17:10]}};

assign p_Result_65_i_i_141_fu_6234_p4 = {{p_Val2_21_i_i_140_reg_9397[17:10]}};

assign p_Result_65_i_i_fu_4643_p4 = {{p_Val2_21_i_i_fu_4636_p3[17:10]}};

assign p_Result_66_10_i_i_fu_6425_p4 = {{p_Val2_22_10_i_i_fu_6418_p3[17:10]}};

assign p_Result_66_11_i_i_fu_6573_p4 = {{p_Val2_22_11_i_i_fu_6566_p3[17:10]}};

assign p_Result_66_12_i_i_fu_6719_p4 = {{p_Val2_22_12_i_i_fu_6712_p3[17:10]}};

assign p_Result_66_13_i_i_fu_6877_p4 = {{p_Val2_22_13_i_i_fu_6869_p3[17:10]}};

assign p_Result_66_1_i_i_fu_4895_p4 = {{p_Val2_22_1_i_i_fu_4888_p3[17:10]}};

assign p_Result_66_2_i_i_fu_5040_p4 = {{p_Val2_22_2_i_i_fu_5033_p3[17:10]}};

assign p_Result_66_3_i_i_fu_5195_p4 = {{p_Val2_22_3_i_i_fu_5188_p3[17:10]}};

assign p_Result_66_4_i_i_fu_5363_p4 = {{p_Val2_22_4_i_i_fu_5356_p3[17:10]}};

assign p_Result_66_5_i_i_fu_5504_p4 = {{p_Val2_22_5_i_i_fu_5497_p3[17:10]}};

assign p_Result_66_6_i_i_fu_5660_p4 = {{p_Val2_22_6_i_i_fu_5653_p3[17:10]}};

assign p_Result_66_7_i_i_fu_5813_p4 = {{p_Val2_22_7_i_i_fu_5806_p3[17:10]}};

assign p_Result_66_8_i_i_fu_5964_p4 = {{p_Val2_22_8_i_i_fu_5957_p3[17:10]}};

assign p_Result_66_9_i_i_fu_6133_p4 = {{p_Val2_22_9_i_i_fu_6126_p3[17:10]}};

assign p_Result_66_i_i_145_fu_6274_p4 = {{p_Val2_22_i_i_144_fu_6267_p3[17:10]}};

assign p_Result_66_i_i_fu_4690_p4 = {{p_Val2_22_i_i_fu_4683_p3[17:10]}};

assign p_Result_8_i_i_fu_4343_p4 = {{reg_V_1_fu_4327_p1[30:23]}};

assign p_Result_i_i_fu_3818_p4 = {{reg_V_fu_3802_p1[30:23]}};

assign p_Val2_13_fu_3234_p1 = reg_2515;

assign p_Val2_19_fu_3436_p1 = grp_floor_fu_2079_ap_return;

assign p_Val2_21_10_i_i_fu_6377_p3 = ((or_cond12_i_i_fu_6372_p2[0:0] === 1'b1) ? cost_d_right_V_10_i_s_reg_8806 : ap_phi_reg_pp0_iter10_p_0820_4_i_i_reg_1838);

assign p_Val2_21_11_i_i_fu_6525_p3 = ((or_cond13_i_i_fu_6520_p2[0:0] === 1'b1) ? cost_d_right_V_11_i_s_reg_8877 : ap_phi_mux_p_0820_4_10_i_i_phi_fu_1885_p4);

assign p_Val2_21_12_i_i_fu_6671_p3 = ((or_cond14_i_i_fu_6666_p2[0:0] === 1'b1) ? cost_d_right_V_12_i_s_reg_8906 : ap_phi_mux_p_0820_4_11_i_i_phi_fu_1929_p4);

assign p_Val2_21_13_i_i_fu_6829_p3 = ((or_cond15_i_i_fu_6824_p2[0:0] === 1'b1) ? cost_d_right_V_13_i_s_reg_9015 : ap_phi_mux_p_0820_4_12_i_i_phi_fu_1962_p4);

assign p_Val2_21_14_i_i_fu_6959_p3 = ((or_cond16_i_i_fu_6954_p2[0:0] === 1'b1) ? cost_d_right_V_14_i_s_reg_9327 : ap_phi_mux_p_0820_4_13_i_i_phi_fu_2016_p4);

assign p_Val2_21_1_i_i_fu_4848_p3 = ((tmp_121_reg_8476[0:0] === 1'b1) ? ap_phi_reg_pp0_iter10_p_0820_4_i_i_109_reg_1413 : cost_d_right_V_1_i_i_reg_8532);

assign p_Val2_21_2_i_i_fu_4992_p3 = ((or_cond3_i_i_fu_4987_p2[0:0] === 1'b1) ? cost_d_right_V_2_i_i_reg_8551 : ap_phi_mux_p_0820_4_1_i_i_phi_fu_1450_p4);

assign p_Val2_21_3_i_i_fu_5147_p3 = ((or_cond4_i_i_fu_5142_p2[0:0] === 1'b1) ? cost_d_right_V_3_i_i_reg_8594 : ap_phi_mux_p_0820_4_2_i_i_phi_fu_1494_p4);

assign p_Val2_21_4_i_i_fu_5303_p3 = ((or_cond5_i_i_fu_5298_p2[0:0] === 1'b1) ? cost_d_right_V_4_i_i_reg_8623 : ap_phi_mux_p_0820_4_3_i_i_phi_fu_1526_p4);

assign p_Val2_21_5_i_i_fu_5448_p3 = ((or_cond6_i_i_fu_5443_p2[0:0] === 1'b1) ? cost_d_right_V_5_i_i_reg_8657 : ap_phi_mux_p_0820_4_4_i_i_phi_fu_1569_p4);

assign p_Val2_21_6_i_i_fu_5612_p3 = ((or_cond7_i_i_fu_5607_p2[0:0] === 1'b1) ? cost_d_right_V_6_i_i_reg_8676 : ap_phi_reg_pp0_iter10_p_0820_4_5_i_i_reg_1620);

assign p_Val2_21_7_i_i_fu_5765_p3 = ((or_cond8_i_i_fu_5760_p2[0:0] === 1'b1) ? cost_d_right_V_7_i_i_reg_8695 : ap_phi_mux_p_0820_4_6_i_i_phi_fu_1667_p4);

assign p_Val2_21_8_i_i_fu_5916_p3 = ((or_cond9_i_i_fu_5911_p2[0:0] === 1'b1) ? cost_d_right_V_8_i_i_reg_8719 : ap_phi_mux_p_0820_4_7_i_i_phi_fu_1711_p4);

assign p_Val2_21_9_i_i_fu_6077_p3 = ((or_cond10_i_i_fu_6072_p2[0:0] === 1'b1) ? cost_d_right_V_9_i_i_reg_8743 : ap_phi_mux_p_0820_4_8_i_i_phi_fu_1743_p4);

assign p_Val2_21_i_i_140_fu_6218_p3 = ((or_cond11_i_i_fu_6213_p2[0:0] === 1'b1) ? cost_d_right_V_i_i_139_reg_8792 : ap_phi_mux_p_0820_4_9_i_i_phi_fu_1786_p4);

assign p_Val2_21_i_i_fu_4636_p3 = ((or_cond2_i_i_fu_4631_p2[0:0] === 1'b1) ? cost_d_right_V_i_i_reg_8527 : ap_phi_mux_p_0820_1_i_i_phi_fu_1394_p4);

assign p_Val2_22_10_i_i_fu_6418_p3 = ((or_cond11_fu_6414_p2[0:0] === 1'b1) ? cost_d_diagonal_V_s_reg_8887 : ap_phi_reg_pp0_iter10_p_0914_4_i_i_reg_1827);

assign p_Val2_22_11_i_i_fu_6566_p3 = ((or_cond12_fu_6562_p2[0:0] === 1'b1) ? cost_d_diagonal_V_1_reg_8991 : ap_phi_mux_p_0914_4_10_i_i_phi_fu_1874_p4);

assign p_Val2_22_12_i_i_fu_6712_p3 = ((or_cond13_fu_6708_p2[0:0] === 1'b1) ? cost_d_diagonal_V_2_reg_9135 : ap_phi_mux_p_0914_4_11_i_i_phi_fu_1918_p4);

assign p_Val2_22_13_i_i_fu_6869_p3 = ((or_cond14_fu_6865_p2[0:0] === 1'b1) ? cost_d_diagonal_V_3_reg_9236 : ap_phi_reg_pp0_iter10_p_0914_4_12_i_i_reg_1970);

assign p_Val2_22_14_i_i_fu_6970_p3 = ((or_cond15_fu_6966_p2[0:0] === 1'b1) ? cost_d_diagonal_V_4_reg_9423 : ap_phi_mux_p_0914_4_13_i_i_phi_fu_2005_p4);

assign p_Val2_22_1_i_i_fu_4888_p3 = ((or_cond3_fu_4884_p2[0:0] === 1'b1) ? cost_d_diagonal_V_1_s_reg_8604 : ap_phi_reg_pp0_iter10_p_0914_4_i_i_108_reg_1402);

assign p_Val2_22_2_i_i_fu_5033_p3 = ((or_cond4_fu_5029_p2[0:0] === 1'b1) ? cost_d_diagonal_V_2_s_reg_8628 : ap_phi_mux_p_0914_4_1_i_i_phi_fu_1439_p4);

assign p_Val2_22_3_i_i_fu_5188_p3 = ((or_cond5_fu_5184_p2[0:0] === 1'b1) ? cost_d_diagonal_V_3_s_reg_8643 : ap_phi_mux_p_0914_4_2_i_i_phi_fu_1483_p4);

assign p_Val2_22_4_i_i_fu_5356_p3 = ((or_cond6_fu_5352_p2[0:0] === 1'b1) ? cost_d_diagonal_V_4_s_reg_8662 : ap_phi_reg_pp0_iter10_p_0914_4_3_i_i_reg_1534);

assign p_Val2_22_5_i_i_fu_5497_p3 = ((or_cond7_fu_5493_p2[0:0] === 1'b1) ? cost_d_diagonal_V_5_s_reg_8700 : ap_phi_reg_pp0_iter10_p_0914_4_4_i_i_reg_1577);

assign p_Val2_22_6_i_i_fu_5653_p3 = ((or_cond8_fu_5649_p2[0:0] === 1'b1) ? cost_d_diagonal_V_6_s_reg_8724 : ap_phi_reg_pp0_iter10_p_0914_4_5_i_i_reg_1609);

assign p_Val2_22_7_i_i_fu_5806_p3 = ((or_cond9_fu_5802_p2[0:0] === 1'b1) ? cost_d_diagonal_V_7_s_reg_8748 : ap_phi_mux_p_0914_4_6_i_i_phi_fu_1656_p4);

assign p_Val2_22_8_i_i_fu_5957_p3 = ((or_cond_fu_5953_p2[0:0] === 1'b1) ? cost_d_diagonal_V_8_s_reg_8768 : ap_phi_mux_p_0914_4_7_i_i_phi_fu_1700_p4);

assign p_Val2_22_9_i_i_fu_6126_p3 = ((or_cond1_fu_6122_p2[0:0] === 1'b1) ? cost_d_diagonal_V_9_s_reg_8773 : ap_phi_reg_pp0_iter10_p_0914_4_8_i_i_reg_1751);

assign p_Val2_22_i_i_144_fu_6267_p3 = ((or_cond10_fu_6263_p2[0:0] === 1'b1) ? cost_d_diagonal_V_i_reg_8858 : ap_phi_reg_pp0_iter10_p_0914_4_9_i_i_reg_1794);

assign p_Val2_22_i_i_fu_4683_p3 = ((or_cond2_fu_4678_p2[0:0] === 1'b1) ? cost_d_diagonal_V_i_s_reg_8575 : ap_phi_mux_p_0914_1_i_i_phi_fu_1382_p4);

assign p_Val2_24_fu_3588_p1 = x_assign_3_reg_8067;

assign p_Val2_30_fu_3182_p3 = ((isNeg_reg_7927[0:0] === 1'b1) ? tmp_25_fu_3168_p1 : tmp_26_fu_3172_p4);

assign p_Val2_31_fu_3195_p3 = ((p_Result_s_reg_7917[0:0] === 1'b1) ? result_V_1_fu_3189_p2 : p_Val2_30_fu_3182_p3);

assign p_Val2_32_fu_3356_p3 = ((isNeg_1_fu_3284_p3[0:0] === 1'b1) ? tmp_28_fu_3342_p1 : tmp_29_fu_3346_p4);

assign p_Val2_33_fu_3369_p3 = ((p_Result_9_reg_7963[0:0] === 1'b1) ? result_V_3_fu_3364_p2 : p_Val2_32_reg_7968);

assign p_Val2_34_fu_3560_p3 = ((isNeg_2_reg_8046[0:0] === 1'b1) ? tmp_55_fu_3546_p1 : tmp_56_fu_3550_p4);

assign p_Val2_35_fu_3573_p3 = ((p_Result_11_reg_8036[0:0] === 1'b1) ? result_V_5_fu_3567_p2 : p_Val2_34_fu_3560_p3);

assign p_Val2_36_fu_3709_p3 = ((isNeg_3_fu_3637_p3[0:0] === 1'b1) ? tmp_59_fu_3695_p1 : tmp_60_fu_3699_p4);

assign p_Val2_37_fu_3722_p3 = ((p_Result_12_reg_8084[0:0] === 1'b1) ? result_V_7_fu_3717_p2 : p_Val2_36_reg_8089);

assign p_Val2_s_fu_3016_p1 = grp_floor_fu_2079_ap_return;

assign p_shl1_cast_i_i_cast_fu_7064_p1 = p_shl1_i_i_fu_7056_p3;

assign p_shl1_i_i_fu_7056_p3 = {{ap_phi_reg_pp0_iter11_p_01055_2_14_i_i_reg_2069}, {8'd0}};

assign pixel_values_left_V_d0 = ((p_Result_10_reg_8259[0:0] === 1'b1) ? tmp_180_i_i_fu_4017_p2 : this_assign_i_i_reg_8301);

assign r_V_1_fu_3154_p2 = mantissa_V_1_i_i_cas_fu_3134_p1 << tmp_i_i_i_111_fu_3144_p1;

assign r_V_2_fu_3322_p2 = mantissa_V_1_fu_3260_p4 >> sh_assign_2_i_i_cast_3_fu_3314_p1;

assign r_V_3_fu_3328_p2 = mantissa_V_1_i_i_cas_1_fu_3270_p1 << tmp_i_i_i1_112_fu_3318_p1;

assign r_V_4_fu_3526_p2 = mantissa_V_2_fu_3503_p4 >> sh_assign_2_i_i_cast_5_fu_3519_p1;

assign r_V_5_fu_3532_p2 = mantissa_V_1_i_i_cas_2_fu_3512_p1 << tmp_i_i_i2_114_fu_3522_p1;

assign r_V_6_fu_3675_p2 = mantissa_V_3_fu_3613_p4 >> sh_assign_2_i_i_cast_7_fu_3667_p1;

assign r_V_7_fu_3681_p2 = mantissa_V_1_i_i_cas_3_fu_3623_p1 << tmp_i_i_i3_115_fu_3671_p1;

assign r_V_fu_3148_p2 = mantissa_V_fu_3125_p4 >> sh_assign_2_i_i_cast_1_fu_3141_p1;

assign reg_V_1_fu_4327_p1 = reg_2531;

assign reg_V_fu_3802_p1 = reg_2537;

assign result_V_1_fu_3189_p2 = (32'd0 - p_Val2_30_fu_3182_p3);

assign result_V_3_fu_3364_p2 = (32'd0 - p_Val2_32_reg_7968);

assign result_V_5_fu_3567_p2 = (32'd0 - p_Val2_34_fu_3560_p3);

assign result_V_7_fu_3717_p2 = (32'd0 - p_Val2_36_reg_8089);

assign ret_V_6_cast_fu_7074_p1 = $signed(ret_V_6_fu_7068_p2);

assign ret_V_6_fu_7068_p2 = (p_shl1_cast_i_i_cast_fu_7064_p1 - lhs_V_cast_fu_7052_p1);

assign ret_V_fu_2561_p2 = ($signed(33'd8589934591) + $signed(lhs_V_cast_i_i_fu_2558_p1));

assign rev10_fu_6366_p2 = (tmp_141_fu_6359_p3 ^ 1'd1);

assign rev11_fu_6514_p2 = (tmp_143_fu_6507_p3 ^ 1'd1);

assign rev12_fu_6660_p2 = (tmp_145_fu_6652_p3 ^ 1'd1);

assign rev13_fu_6818_p2 = (tmp_147_fu_6810_p3 ^ 1'd1);

assign rev14_fu_6948_p2 = (tmp_149_fu_6940_p3 ^ 1'd1);

assign rev1_fu_4981_p2 = (tmp_123_fu_4974_p3 ^ 1'd1);

assign rev2_fu_5136_p2 = (tmp_125_fu_5128_p3 ^ 1'd1);

assign rev3_fu_5292_p2 = (tmp_127_fu_5284_p3 ^ 1'd1);

assign rev4_fu_5437_p2 = (tmp_129_fu_5429_p3 ^ 1'd1);

assign rev5_fu_5601_p2 = (tmp_131_fu_5594_p3 ^ 1'd1);

assign rev6_fu_5754_p2 = (tmp_133_fu_5747_p3 ^ 1'd1);

assign rev7_fu_5905_p2 = (tmp_135_fu_5897_p3 ^ 1'd1);

assign rev8_fu_6066_p2 = (tmp_137_fu_6058_p3 ^ 1'd1);

assign rev9_fu_6207_p2 = (tmp_139_fu_6199_p3 ^ 1'd1);

assign rev_fu_4625_p2 = (tmp_120_fu_4618_p3 ^ 1'd1);

assign right_value_V_fu_4558_p3 = ((p_Result_13_reg_8811[0:0] === 1'b1) ? tmp_234_i_i_fu_4552_p2 : this_assign_i_i_117_fu_4544_p3);

assign row_fu_2610_p2 = (32'd1 + ap_phi_mux_i_op_assign_s_phi_fu_1359_p4);

assign sel_tmp10_fu_4517_p3 = ((tmp_219_i_i_reg_8822[0:0] === 1'b1) ? 8'd0 : sel_tmp5_reg_8853);

assign sel_tmp11_fu_4523_p2 = (tmp_219_i_i_reg_8822 ^ 1'd1);

assign sel_tmp12_fu_4528_p2 = (tmp_221_i_i_reg_8828 & sel_tmp11_fu_4523_p2);

assign sel_tmp13_fu_4533_p3 = ((sel_tmp12_fu_4528_p2[0:0] === 1'b1) ? tmp_114_reg_8816 : sel_tmp10_fu_4517_p3);

assign sel_tmp16_demorgan_fu_4001_p2 = (tmp_168_i_i_reg_8281 | sel_tmp4_demorgan_reg_8291);

assign sel_tmp1_fu_3994_p3 = ((sel_tmp_fu_3989_p2[0:0] === 1'b1) ? tmp_88_reg_8264 : sel_tmp8_fu_3978_p3);

assign sel_tmp21_demorgan_fu_4459_p2 = (tmp_221_i_i_fu_4389_p2 | tmp_219_i_i_fu_4373_p2);

assign sel_tmp2_fu_4465_p2 = (sel_tmp21_demorgan_fu_4459_p2 ^ 1'd1);

assign sel_tmp33_demorgan_fu_4540_p2 = (tmp_222_i_i_reg_8833 | sel_tmp21_demorgan_reg_8848);

assign sel_tmp3_fu_4477_p2 = (tmp_222_i_i_fu_4395_p2 & tmp73_fu_4471_p2);

assign sel_tmp4_demorgan_fu_3912_p2 = (tmp_167_i_i_fu_3864_p2 | tmp_165_i_i_fu_3848_p2);

assign sel_tmp4_fu_3918_p2 = (sel_tmp4_demorgan_fu_3912_p2 ^ 1'd1);

assign sel_tmp5_fu_4483_p3 = ((sel_tmp3_fu_4477_p2[0:0] === 1'b1) ? tmp_117_fu_4439_p1 : tmp_230_i_i_fu_4451_p3);

assign sel_tmp6_fu_3930_p2 = (tmp_168_i_i_fu_3870_p2 & tmp38_fu_3924_p2);

assign sel_tmp7_fu_3936_p3 = ((sel_tmp6_fu_3930_p2[0:0] === 1'b1) ? tmp_91_fu_3892_p1 : tmp_176_i_i_fu_3904_p3);

assign sel_tmp8_fu_3978_p3 = ((tmp_165_i_i_reg_8270[0:0] === 1'b1) ? 8'd0 : sel_tmp7_reg_8296);

assign sel_tmp9_fu_3984_p2 = (tmp_165_i_i_reg_8270 ^ 1'd1);

assign sel_tmp_fu_3989_p2 = (tmp_167_i_i_reg_8276 & sel_tmp9_fu_3984_p2);

assign sh_amt_1_cast_i_i_fu_3944_p2 = (8'd0 - tmp_89_reg_8286);

assign sh_amt_1_fu_4379_p2 = (9'd150 - exp_V_1_fu_4353_p1);

assign sh_amt_2_cast_i_i_fu_4385_p1 = sh_amt_1_fu_4379_p2;

assign sh_amt_3_cast_i_i_fu_4411_p2 = (8'd0 - tmp_115_fu_4407_p1);

assign sh_amt_cast_i_i_fu_3860_p1 = sh_amt_fu_3854_p2;

assign sh_amt_fu_3854_p2 = (9'd150 - exp_V_fu_3828_p1);

assign sh_assign_2_i_i_cast_1_fu_3141_p1 = ush_reg_7932;

assign sh_assign_2_i_i_cast_2_fu_3310_p1 = ush_1_fu_3302_p3;

assign sh_assign_2_i_i_cast_3_fu_3314_p1 = ush_1_fu_3302_p3;

assign sh_assign_2_i_i_cast_4_fu_3516_p1 = ush_2_reg_8051;

assign sh_assign_2_i_i_cast_5_fu_3519_p1 = ush_2_reg_8051;

assign sh_assign_2_i_i_cast_6_fu_3663_p1 = ush_3_fu_3655_p3;

assign sh_assign_2_i_i_cast_7_fu_3667_p1 = ush_3_fu_3655_p3;

assign sh_assign_2_i_i_cast_fu_3138_p1 = ush_reg_7932;

assign sh_assign_3_fu_3278_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_cast_i1_fu_3274_p1));

assign sh_assign_6_fu_3466_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_cast_i2_fu_3462_p1));

assign sh_assign_9_fu_3631_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_cast_i3_fu_3627_p1));

assign sh_assign_fu_3046_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_cast_i_fu_3042_p1));

assign this_assign_i_i_117_fu_4544_p3 = ((sel_tmp33_demorgan_fu_4540_p2[0:0] === 1'b1) ? sel_tmp13_fu_4533_p3 : tmp_232_i_i_116_fu_4510_p3);

assign this_assign_i_i_fu_4005_p3 = ((sel_tmp16_demorgan_fu_4001_p2[0:0] === 1'b1) ? sel_tmp1_fu_3994_p3 : tmp_178_i_i_113_fu_3970_p3);

assign tmp235_demorgan_fu_3010_p2 = (tmp_44_fu_2974_p2 & tmp_40_fu_2934_p2);

assign tmp236_demorgan_fu_3224_p2 = (tmp_54_reg_7938 & tmp_49_fu_3219_p2);

assign tmp237_demorgan_fu_2822_p2 = (tmp_8_fu_2746_p2 & tmp_2_fu_2786_p2);

assign tmp238_demorgan_fu_2889_p2 = (tmp_23_reg_7862 & tmp_14_fu_2884_p2);

assign tmp38_fu_3924_p2 = (tmp_169_i_i_fu_3876_p2 & sel_tmp4_fu_3918_p2);

assign tmp73_fu_4471_p2 = (tmp_223_i_i_fu_4401_p2 & sel_tmp2_fu_4465_p2);

assign tmp_100_fu_3538_p3 = r_V_4_fu_3526_p2[32'd24];

assign tmp_101_fu_3580_p1 = p_Val2_35_fu_3573_p3[17:0];

assign tmp_105_fu_3687_p3 = r_V_6_fu_3675_p2[32'd24];

assign tmp_106_fu_3728_p1 = p_Val2_37_fu_3722_p3[17:0];

assign tmp_107_fu_3584_p1 = p_Val2_35_fu_3573_p3[17:0];

assign tmp_109_fu_3752_p1 = p_Val2_37_fu_3722_p3[17:0];

assign tmp_10_fu_2875_p2 = (notrhs2_reg_7847 | notlhs2_reg_7842);

assign tmp_110_fu_3756_p2 = (18'd1 + tmp_109_fu_3752_p1);

assign tmp_111_fu_4331_p1 = reg_V_1_fu_4327_p1[30:0];

assign tmp_113_fu_4357_p1 = reg_V_1_fu_4327_p1[22:0];

assign tmp_114_fu_4361_p1 = reg_V_1_fu_4327_p1[7:0];

assign tmp_115_fu_4407_p1 = sh_amt_1_fu_4379_p2[7:0];

assign tmp_116_fu_4417_p4 = {{sh_amt_3_cast_i_i_fu_4411_p2[7:3]}};

assign tmp_117_fu_4439_p1 = tmp_226_i_i_fu_4433_p2[7:0];

assign tmp_118_fu_4443_p3 = reg_V_1_fu_4327_p1[32'd31];

assign tmp_119_fu_4127_p3 = i_op_assign_29_mid2_reg_7547_pp0_iter9_reg[32'd31];

assign tmp_11_fu_2664_p2 = (notrhs3_fu_2574_p2 | notlhs3_fu_2658_p2);

assign tmp_120_fu_4618_p3 = tmp_287_i_i_reg_8882[32'd31];

assign tmp_123_fu_4974_p3 = tmp_288_2_i_i_reg_9059[32'd31];

assign tmp_123_i_i_to_int_fu_2792_p1 = reg_2504;

assign tmp_124_fu_4164_p3 = grp_fu_2199_p2[32'd31];

assign tmp_124_i_i_to_int1_fu_2567_p1 = grp_fu_2163_p1;

assign tmp_125_fu_5128_p3 = grp_fu_2204_p2[32'd31];

assign tmp_126_fu_4183_p3 = grp_fu_2204_p2[32'd31];

assign tmp_127_fu_5284_p3 = grp_fu_2209_p2[32'd31];

assign tmp_128_fu_4205_p3 = grp_fu_2209_p2[32'd31];

assign tmp_129_fu_5429_p3 = grp_fu_2214_p2[32'd31];

assign tmp_12_fu_2879_p2 = (tmp_11_fu_2664_p2 & tmp_10_fu_2875_p2);

assign tmp_130_fu_4224_p3 = grp_fu_2214_p2[32'd31];

assign tmp_131_fu_5594_p3 = tmp_288_6_i_i_reg_9231[32'd31];

assign tmp_131_i_i_to_int_fu_2828_p1 = reg_2504;

assign tmp_132_fu_4240_p3 = grp_fu_2219_p2[32'd31];

assign tmp_132_i_i_to_int1_fu_2580_p1 = grp_fu_2167_p1;

assign tmp_133_fu_5747_p3 = tmp_288_7_i_i_reg_9266[32'd31];

assign tmp_134_fu_4259_p3 = grp_fu_2224_p2[32'd31];

assign tmp_135_fu_5897_p3 = grp_fu_2229_p2[32'd31];

assign tmp_136_fu_4278_p3 = grp_fu_2229_p2[32'd31];

assign tmp_136_i_i_fu_4013_p1 = i_op_assign_29_mid2_reg_7547_pp0_iter8_reg;

assign tmp_137_fu_6058_p3 = grp_fu_2234_p2[32'd31];

assign tmp_138_fu_4303_p3 = grp_fu_2234_p2[32'd31];

assign tmp_139_fu_6199_p3 = grp_fu_2244_p2[32'd31];

assign tmp_140_fu_4315_p3 = grp_fu_2244_p2[32'd31];

assign tmp_141_fu_6359_p3 = tmp_288_10_i_i_reg_9418[32'd31];

assign tmp_142_fu_4494_p3 = grp_fu_2254_p2[32'd31];

assign tmp_143_fu_6507_p3 = tmp_288_11_i_i_reg_9453[32'd31];

assign tmp_144_fu_4573_p3 = grp_fu_2264_p2[32'd31];

assign tmp_145_fu_6652_p3 = grp_fu_2274_p2[32'd31];

assign tmp_145_i_i1_fu_3427_p1 = reg_2527;

assign tmp_146_fu_4782_p3 = grp_fu_2274_p2[32'd31];

assign tmp_147_fu_6810_p3 = grp_fu_2284_p2[32'd31];

assign tmp_148_fu_4799_p3 = grp_fu_2284_p2[32'd31];

assign tmp_149_fu_6940_p3 = tmp_288_14_i_i_fu_6935_p2[32'd31];

assign tmp_14_fu_2884_p2 = (tmp_13_reg_7852 & tmp_12_fu_2879_p2);

assign tmp_150_i_i1_fu_3432_p1 = leftImage_in_V_load_1_reg_8000;

assign tmp_156_i_i1_fu_3498_p1 = reg_2527;

assign tmp_159_i_i1_fu_3772_p1 = leftImage_in_V_load_3_reg_8020;

assign tmp_15_fu_2583_p1 = tmp_132_i_i_to_int1_fu_2580_p1[51:0];

assign tmp_163_i_i_fu_3840_p3 = {{1'd1}, {tmp_87_fu_3832_p1}};

assign tmp_165_i_i_fu_3848_p2 = ((tmp_85_fu_3806_p1 == 31'd0) ? 1'b1 : 1'b0);

assign tmp_167_i_i_fu_3864_p2 = ((p_Result_i_i_fu_3818_p4 == 8'd150) ? 1'b1 : 1'b0);

assign tmp_168_i_i_fu_3870_p2 = (($signed(sh_amt_fu_3854_p2) > $signed(9'd0)) ? 1'b1 : 1'b0);

assign tmp_169_i_i_fu_3876_p2 = (($signed(sh_amt_fu_3854_p2) < $signed(9'd25)) ? 1'b1 : 1'b0);

assign tmp_16_fu_2832_p4 = {{tmp_131_i_i_to_int_fu_2828_p1[62:52]}};

assign tmp_172_i_i_fu_3886_p2 = tmp_163_i_i_fu_3840_p3 >> sh_amt_cast_i_i_fu_3860_p1;

assign tmp_176_i_i_fu_3904_p3 = ((tmp_92_fu_3896_p3[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign tmp_178_i_i_113_fu_3970_p3 = ((icmp_fu_3959_p2[0:0] === 1'b1) ? tmp_178_i_i_fu_3965_p2 : 8'd0);

assign tmp_178_i_i_fu_3965_p2 = tmp_88_reg_8264 << sh_amt_1_cast_i_i_fu_3944_p2;

assign tmp_17_fu_2724_p1 = xxx1_to_int_fu_2711_p1[22:0];

assign tmp_180_i_i_fu_4017_p2 = (8'd0 - this_assign_i_i_reg_8301);

assign tmp_183_i_i_to_int_fu_2980_p1 = reg_2504;

assign tmp_186_i_i_to_int_fu_3078_p1 = reg_2504;

assign tmp_18_fu_2669_p4 = {{tmp_132_i_i_to_int1_fu_2580_p1[62:52]}};

assign tmp_199_i_i1_fu_3776_p1 = reg_2542;

assign tmp_19_fu_2858_p2 = (notrhs4_fu_2852_p2 | notlhs4_fu_2846_p2);

assign tmp_204_i_i1_fu_3781_p1 = rightImage_in_V_load_1_reg_8147;

assign tmp_20_fu_2684_p2 = (notrhs5_fu_2587_p2 | notlhs5_fu_2678_p2);

assign tmp_210_i_i1_fu_3793_p1 = reg_2542;

assign tmp_213_i_i1_fu_3798_p1 = rightImage_in_V_load_3_reg_8234;

assign tmp_217_i_i_fu_4365_p3 = {{1'd1}, {tmp_113_fu_4357_p1}};

assign tmp_219_i_i_fu_4373_p2 = ((tmp_111_fu_4331_p1 == 31'd0) ? 1'b1 : 1'b0);

assign tmp_21_fu_2864_p2 = (tmp_20_fu_2684_p2 & tmp_19_fu_2858_p2);

assign tmp_221_i_i_fu_4389_p2 = ((p_Result_8_i_i_fu_4343_p4 == 8'd150) ? 1'b1 : 1'b0);

assign tmp_222_i_i_fu_4395_p2 = (($signed(sh_amt_1_fu_4379_p2) > $signed(9'd0)) ? 1'b1 : 1'b0);

assign tmp_223_i_i_fu_4401_p2 = (($signed(sh_amt_1_fu_4379_p2) < $signed(9'd25)) ? 1'b1 : 1'b0);

assign tmp_226_i_i_fu_4433_p2 = tmp_217_i_i_fu_4365_p3 >> sh_amt_2_cast_i_i_fu_4385_p1;

assign tmp_230_i_i_fu_4451_p3 = ((tmp_118_fu_4443_p3[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign tmp_232_i_i_116_fu_4510_p3 = ((icmp1_reg_8843[0:0] === 1'b1) ? tmp_232_i_i_fu_4506_p2 : 8'd0);

assign tmp_232_i_i_fu_4506_p2 = tmp_114_reg_8816 << sh_amt_3_cast_i_i_reg_8838;

assign tmp_234_i_i_fu_4552_p2 = (8'd0 - this_assign_i_i_117_fu_4544_p3);

assign tmp_235_i_i_fu_4029_p2 = (($signed(i_op_assign_29_mid2_reg_7547_pp0_iter8_reg) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_236_i_i_fu_4044_p1 = $unsigned(i_op_assign_29_mid2_reg_7547_pp0_iter8_reg);

assign tmp_238_i_i_fu_4034_p1 = grp_fu_2176_p2;

assign tmp_239_cast_i_i_fu_2689_p1 = i_op_assign_29_mid2_fu_2621_p3;

assign tmp_23_fu_2869_p2 = (tmp_21_fu_2864_p2 & grp_fu_2159_p2);

assign tmp_240_i_i_fu_2693_p2 = (($signed(tmp_239_cast_i_i_fu_2689_p1) < $signed(ret_V_fu_2561_p2)) ? 1'b1 : 1'b0);

assign tmp_241_i_i_fu_4048_p1 = i_op_assign_29_mid2_reg_7547_pp0_iter8_reg;

assign tmp_243_i_i_fu_4039_p0 = ($signed(grp_fu_2171_p0) + $signed(32'd1));

assign tmp_243_i_i_fu_4039_p1 = $signed(tmp_243_i_i_fu_4039_p0);

assign tmp_244_i_i_fu_4119_p1 = col_reg_7638_pp0_iter8_reg;

assign tmp_245_i_i_fu_4052_p1 = i_op_assign_29_mid2_reg_7547_pp0_iter8_reg;

assign tmp_246_i_i_fu_4123_p1 = mu_right_V_1_fu_634;

assign tmp_247_cast_i_i_fu_4588_p1 = i_op_assign_29_mid2_reg_7547_pp0_iter9_reg;

assign tmp_248_i_i_fu_4157_p1 = mu_diagonal_V_1_fu_630;

assign tmp_24_fu_2764_p1 = yyy1_to_int_fu_2751_p1[22:0];

assign tmp_250_i_i10_fu_5725_p2 = (pixel_values_left_V_1_reg_8414_pp0_iter9_reg - pixel_values_right_V_6);

assign tmp_250_i_i11_fu_5875_p2 = (pixel_values_left_V_1_reg_8414_pp0_iter9_reg - pixel_values_right_V_7);

assign tmp_250_i_i12_fu_6036_p2 = (pixel_values_left_V_1_reg_8414_pp0_iter9_reg - pixel_values_right_V_8);

assign tmp_250_i_i13_fu_6189_p2 = (pixel_values_left_V_1_reg_8414_pp0_iter9_reg - pixel_values_right_V_9);

assign tmp_250_i_i14_fu_6337_p2 = (pixel_values_left_V_1_reg_8414_pp0_iter9_reg - pixel_values_right_V_10);

assign tmp_250_i_i15_fu_6485_p2 = (pixel_values_left_V_1_reg_8414_pp0_iter9_reg - pixel_values_right_V_11);

assign tmp_250_i_i16_fu_6630_p2 = (pixel_values_left_V_1_reg_8414_pp0_iter9_reg - pixel_values_right_V_12);

assign tmp_250_i_i17_fu_6788_p2 = (pixel_values_left_V_1_reg_8414_pp0_iter9_reg - pixel_values_right_V_13);

assign tmp_250_i_i18_fu_6927_p2 = (pixel_values_left_V_1_reg_8414_pp0_iter10_reg - pixel_values_right_V_15_reg_9514);

assign tmp_250_i_i1_fu_4060_p2 = (pixel_values_left_V_4_reg_8370 - pixel_values_left_V_6_reg_8351);

assign tmp_250_i_i2_fu_4090_p2 = (pixel_values_left_V_8_reg_8377 - pixel_values_left_V_10_reg_8363);

assign tmp_250_i_i3_fu_4596_p2 = (pixel_values_left_V_1_reg_8414_pp0_iter9_reg - right_value_V_1_fu_638);

assign tmp_250_i_i4_fu_4826_p2 = (pixel_values_left_V_1_reg_8414_pp0_iter9_reg - pixel_values_right_V);

assign tmp_250_i_i5_fu_4952_p2 = (pixel_values_left_V_1_reg_8414_pp0_iter9_reg - pixel_values_right_V_1);

assign tmp_250_i_i6_fu_5106_p2 = (pixel_values_left_V_1_reg_8414_pp0_iter9_reg - pixel_values_right_V_2);

assign tmp_250_i_i7_fu_5262_p2 = (pixel_values_left_V_1_reg_8414_pp0_iter9_reg - pixel_values_right_V_3);

assign tmp_250_i_i8_fu_5419_p2 = (pixel_values_left_V_1_reg_8414_pp0_iter9_reg - pixel_values_right_V_4);

assign tmp_250_i_i9_fu_5572_p2 = (pixel_values_left_V_1_reg_8414_pp0_iter9_reg - pixel_values_right_V_5);

assign tmp_25_fu_3168_p1 = tmp_57_fu_3160_p3;

assign tmp_26_fu_3172_p4 = {{r_V_1_fu_3154_p2[55:24]}};

assign tmp_27_fu_7098_p0 = 18'd360;

assign tmp_288_14_i_i_fu_6935_p2 = ($signed(i_op_assign_29_mid2_reg_7547_pp0_iter10_reg) + $signed(32'd4294967280));

assign tmp_28_fu_3342_p1 = tmp_79_fu_3334_p3;

assign tmp_291_10_i_i_fu_4764_p2 = (($signed(tmp_247_cast_i_i_fu_4588_p1) < $signed(ret_V_fu_2561_p2)) ? 1'b1 : 1'b0);

assign tmp_291_11_i_i_fu_4772_p2 = (($signed(tmp_247_cast_i_i_fu_4588_p1) < $signed(ret_V_fu_2561_p2)) ? 1'b1 : 1'b0);

assign tmp_291_12_i_i_fu_4777_p2 = (($signed(tmp_247_cast_i_i_fu_4588_p1) < $signed(ret_V_fu_2561_p2)) ? 1'b1 : 1'b0);

assign tmp_291_13_i_i_fu_4794_p2 = (($signed(tmp_247_cast_i_i_fu_4588_p1) < $signed(ret_V_fu_2561_p2)) ? 1'b1 : 1'b0);

assign tmp_291_14_i_i_fu_4807_p2 = (($signed(tmp_247_cast_i_i_fu_4588_p1) < $signed(ret_V_fu_2561_p2)) ? 1'b1 : 1'b0);

assign tmp_291_1_i_i_fu_4714_p2 = (($signed(tmp_247_cast_i_i_fu_4588_p1) < $signed(ret_V_fu_2561_p2)) ? 1'b1 : 1'b0);

assign tmp_291_2_i_i_fu_4719_p2 = (($signed(tmp_247_cast_i_i_fu_4588_p1) < $signed(ret_V_fu_2561_p2)) ? 1'b1 : 1'b0);

assign tmp_291_3_i_i_fu_4724_p2 = (($signed(tmp_247_cast_i_i_fu_4588_p1) < $signed(ret_V_fu_2561_p2)) ? 1'b1 : 1'b0);

assign tmp_291_4_i_i_fu_4729_p2 = (($signed(tmp_247_cast_i_i_fu_4588_p1) < $signed(ret_V_fu_2561_p2)) ? 1'b1 : 1'b0);

assign tmp_291_5_i_i_fu_4734_p2 = (($signed(tmp_247_cast_i_i_fu_4588_p1) < $signed(ret_V_fu_2561_p2)) ? 1'b1 : 1'b0);

assign tmp_291_6_i_i_fu_4739_p2 = (($signed(tmp_247_cast_i_i_fu_4588_p1) < $signed(ret_V_fu_2561_p2)) ? 1'b1 : 1'b0);

assign tmp_291_7_i_i_fu_4744_p2 = (($signed(tmp_247_cast_i_i_fu_4588_p1) < $signed(ret_V_fu_2561_p2)) ? 1'b1 : 1'b0);

assign tmp_291_8_i_i_fu_4749_p2 = (($signed(tmp_247_cast_i_i_fu_4588_p1) < $signed(ret_V_fu_2561_p2)) ? 1'b1 : 1'b0);

assign tmp_291_9_i_i_fu_4754_p2 = (($signed(tmp_247_cast_i_i_fu_4588_p1) < $signed(ret_V_fu_2561_p2)) ? 1'b1 : 1'b0);

assign tmp_291_i_i_143_fu_4759_p2 = (($signed(tmp_247_cast_i_i_fu_4588_p1) < $signed(ret_V_fu_2561_p2)) ? 1'b1 : 1'b0);

assign tmp_291_i_i_fu_4673_p2 = (($signed(tmp_247_cast_i_i_fu_4588_p1) < $signed(ret_V_fu_2561_p2)) ? 1'b1 : 1'b0);

assign tmp_294_10_i_i_fu_6449_p2 = ((cost_d_actual_V_2_10_1_fu_6445_p1 < ap_phi_reg_pp0_iter10_p_01063_2_i_i_reg_1849) ? 1'b1 : 1'b0);

assign tmp_294_11_i_i_fu_6597_p2 = ((cost_d_actual_V_2_11_1_fu_6593_p1 < ap_phi_mux_p_01063_2_10_i_i_phi_fu_1896_p4) ? 1'b1 : 1'b0);

assign tmp_294_12_i_i_fu_6761_p2 = ((cost_d_actual_V_2_12_1_fu_6758_p1 < ap_phi_reg_pp0_iter10_p_01063_2_11_i_i_reg_1937) ? 1'b1 : 1'b0);

assign tmp_294_13_i_i_fu_6901_p2 = ((cost_d_actual_V_2_13_1_fu_6897_p1 < ap_phi_reg_pp0_iter10_p_01063_2_12_i_i_reg_1980) ? 1'b1 : 1'b0);

assign tmp_294_14_i_i_fu_7038_p2 = ((cost_d_actual_V_2_14_1_fu_7034_p1 < ap_phi_reg_pp0_iter11_p_01063_2_13_i_i_reg_2024) ? 1'b1 : 1'b0);

assign tmp_294_1_i_i_fu_4919_p2 = ((cost_d_actual_V_2_1_1_fu_4915_p1 < ap_phi_reg_pp0_iter10_p_01063_2_i_i_110_reg_1424) ? 1'b1 : 1'b0);

assign tmp_294_2_i_i_fu_5064_p2 = ((cost_d_actual_V_2_2_1_fu_5060_p1 < ap_phi_mux_p_01063_2_1_i_i_phi_fu_1461_p4) ? 1'b1 : 1'b0);

assign tmp_294_3_i_i_fu_5230_p2 = ((cost_d_actual_V_2_3_1_fu_5227_p1 < ap_phi_reg_pp0_iter10_p_01063_2_2_i_i_reg_1502) ? 1'b1 : 1'b0);

assign tmp_294_4_i_i_fu_5387_p2 = ((cost_d_actual_V_2_4_1_fu_5383_p1 < ap_phi_reg_pp0_iter10_p_01063_2_3_i_i_reg_1545) ? 1'b1 : 1'b0);

assign tmp_294_5_i_i_fu_5528_p2 = ((cost_d_actual_V_2_5_1_fu_5524_p1 < ap_phi_reg_pp0_iter10_p_01063_2_4_i_i_reg_1588) ? 1'b1 : 1'b0);

assign tmp_294_6_i_i_fu_5684_p2 = ((cost_d_actual_V_2_6_1_fu_5680_p1 < ap_phi_reg_pp0_iter10_p_01063_2_5_i_i_reg_1631) ? 1'b1 : 1'b0);

assign tmp_294_7_i_i_fu_5837_p2 = ((cost_d_actual_V_2_7_1_fu_5833_p1 < ap_phi_mux_p_01063_2_6_i_i_phi_fu_1678_p4) ? 1'b1 : 1'b0);

assign tmp_294_8_i_i_fu_6004_p2 = ((cost_d_actual_V_2_8_1_fu_6001_p1 < ap_phi_reg_pp0_iter10_p_01063_2_7_i_i_reg_1719) ? 1'b1 : 1'b0);

assign tmp_294_9_i_i_fu_6157_p2 = ((cost_d_actual_V_2_9_1_fu_6153_p1 < ap_phi_reg_pp0_iter10_p_01063_2_8_i_i_reg_1762) ? 1'b1 : 1'b0);

assign tmp_294_i_i_fu_6298_p2 = ((cost_d_actual_V_2_c_fu_6294_p1 < ap_phi_reg_pp0_iter10_p_01063_2_9_i_i_reg_1805) ? 1'b1 : 1'b0);

assign tmp_29_fu_3346_p4 = {{r_V_3_fu_3328_p2[55:24]}};

assign tmp_2_fu_2786_p2 = (tmp_s_fu_2780_p2 & grp_fu_2154_p2);

assign tmp_30_fu_3379_p2 = ($signed(tmp_80_fu_3375_p1) + $signed(tmp_27_reg_7957));

assign tmp_30_i_i_fu_2635_p2 = (($signed(ap_phi_mux_i_op_assign_s_phi_fu_1359_p4) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_30_i_i_mid1_fu_2629_p2 = (($signed(row_fu_2610_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_30_i_i_mid2_fu_2641_p3 = ((exitcond8_i_i_fu_2616_p2[0:0] === 1'b1) ? tmp_30_i_i_mid1_fu_2629_p2 : tmp_30_i_i_fu_2635_p2);

assign tmp_31_fu_2806_p1 = tmp_123_i_i_to_int_fu_2792_p1[51:0];

assign tmp_33_fu_3389_p2 = ($signed(tmp_80_fu_3375_p1) + $signed(tmp_32_reg_7974));

assign tmp_34_fu_2902_p4 = {{op1_assign_to_int_fu_2899_p1[30:23]}};

assign tmp_35_fu_3409_p2 = ($signed(tmp_84_fu_3403_p2) + $signed(tmp_27_reg_7957));

assign tmp_36_fu_2842_p1 = tmp_131_i_i_to_int_fu_2828_p1[51:0];

assign tmp_37_fu_3414_p2 = ($signed(tmp_84_fu_3403_p2) + $signed(tmp_32_reg_7974));

assign tmp_38_fu_2928_p2 = (notrhs6_fu_2922_p2 | notlhs6_fu_2916_p2);

assign tmp_39_i_i_mid2_v_v_s_fu_2698_p3 = ((exitcond8_i_i_reg_7542[0:0] === 1'b1) ? row_reg_7537 : i_op_assign_s_reg_1355);

assign tmp_3_fu_2796_p4 = {{tmp_123_i_i_to_int_fu_2792_p1[62:52]}};

assign tmp_40_fu_2934_p2 = (tmp_39_reg_7892 & tmp_38_fu_2928_p2);

assign tmp_41_fu_2942_p4 = {{yyy2_to_int_fu_2939_p1[30:23]}};

assign tmp_42_fu_2968_p2 = (notrhs7_fu_2962_p2 | notlhs7_fu_2956_p2);

assign tmp_44_fu_2974_p2 = (tmp_42_fu_2968_p2 & grp_fu_2154_p2);

assign tmp_45_fu_2984_p4 = {{tmp_183_i_i_to_int_fu_2980_p1[62:52]}};

assign tmp_46_fu_3210_p2 = (notrhs8_reg_7902 | notlhs8_reg_7897);

assign tmp_47_fu_3214_p2 = (tmp_46_fu_3210_p2 & tmp_11_fu_2664_p2);

assign tmp_49_fu_3219_p2 = (tmp_48_reg_7907 & tmp_47_fu_3214_p2);

assign tmp_4_fu_2714_p4 = {{xxx1_to_int_fu_2711_p1[30:23]}};

assign tmp_50_fu_3082_p4 = {{tmp_186_i_i_to_int_fu_3078_p1[62:52]}};

assign tmp_51_fu_3108_p2 = (notrhs9_fu_3102_p2 | notlhs9_fu_3096_p2);

assign tmp_52_cast_fu_3384_p1 = $signed(tmp_30_fu_3379_p2);

assign tmp_52_fu_3114_p2 = (tmp_51_fu_3108_p2 & tmp_20_fu_2684_p2);

assign tmp_54_fu_3119_p2 = (tmp_52_fu_3114_p2 & grp_fu_2159_p2);

assign tmp_55_fu_3546_p1 = tmp_100_fu_3538_p3;

assign tmp_56_fu_3550_p4 = {{r_V_5_fu_3532_p2[55:24]}};

assign tmp_57_fu_3160_p3 = r_V_fu_3148_p2[32'd24];

assign tmp_58_fu_7110_p0 = 18'd360;

assign tmp_59_fu_3695_p1 = tmp_105_fu_3687_p3;

assign tmp_5_fu_2649_p4 = {{tmp_124_i_i_to_int1_fu_2567_p1[62:52]}};

assign tmp_60_cast_fu_3394_p1 = $signed(tmp_33_fu_3389_p2);

assign tmp_60_fu_3699_p4 = {{r_V_7_fu_3681_p2[55:24]}};

assign tmp_61_cast_fu_3419_p1 = $signed(tmp_35_reg_7990);

assign tmp_61_fu_3732_p2 = ($signed(tmp_106_fu_3728_p1) + $signed(tmp_58_reg_8078));

assign tmp_63_cast_fu_3423_p1 = $signed(tmp_37_reg_7995);

assign tmp_63_fu_3742_p2 = ($signed(tmp_106_fu_3728_p1) + $signed(tmp_62_reg_8100));

assign tmp_64_fu_3762_p2 = ($signed(tmp_110_fu_3756_p2) + $signed(tmp_58_reg_8078));

assign tmp_65_fu_3202_p1 = p_Val2_31_fu_3195_p3[17:0];

assign tmp_66_fu_3767_p2 = ($signed(tmp_110_fu_3756_p2) + $signed(tmp_62_reg_8100));

assign tmp_6_fu_2740_p2 = (notrhs_fu_2734_p2 | notlhs_fu_2728_p2);

assign tmp_74_cast_fu_3737_p1 = $signed(tmp_61_fu_3732_p2);

assign tmp_76_cast_fu_3747_p1 = $signed(tmp_63_fu_3742_p2);

assign tmp_77_cast_fu_3785_p1 = $signed(tmp_64_reg_8116_pp0_iter8_reg);

assign tmp_78_cast_fu_3789_p1 = $signed(tmp_66_reg_8121_pp0_iter8_reg);

assign tmp_79_fu_3334_p3 = r_V_2_fu_3322_p2[32'd24];

assign tmp_80_fu_3375_p1 = p_Val2_33_fu_3369_p3[17:0];

assign tmp_81_fu_3206_p1 = p_Val2_31_fu_3195_p3[17:0];

assign tmp_83_fu_3399_p1 = p_Val2_33_fu_3369_p3[17:0];

assign tmp_84_fu_3403_p2 = (18'd1 + tmp_83_fu_3399_p1);

assign tmp_85_fu_3806_p1 = reg_V_fu_3802_p1[30:0];

assign tmp_87_fu_3832_p1 = reg_V_fu_3802_p1[22:0];

assign tmp_88_fu_3836_p1 = reg_V_fu_3802_p1[7:0];

assign tmp_89_fu_3882_p1 = sh_amt_fu_3854_p2[7:0];

assign tmp_8_fu_2746_p2 = (tmp_7_reg_7837 & tmp_6_fu_2740_p2);

assign tmp_90_fu_3949_p4 = {{sh_amt_1_cast_i_i_fu_3944_p2[7:3]}};

assign tmp_91_fu_3892_p1 = tmp_172_i_i_fu_3886_p2[7:0];

assign tmp_92_fu_3896_p3 = reg_V_fu_3802_p1[32'd31];

assign tmp_93_fu_2912_p1 = op1_assign_to_int_fu_2899_p1[22:0];

assign tmp_94_fu_2952_p1 = yyy2_to_int_fu_2939_p1[22:0];

assign tmp_95_fu_2994_p1 = tmp_183_i_i_to_int_fu_2980_p1[51:0];

assign tmp_96_fu_3092_p1 = tmp_186_i_i_to_int_fu_3078_p1[51:0];

assign tmp_9_fu_2754_p4 = {{yyy1_to_int_fu_2751_p1[30:23]}};

assign tmp_V_10_fu_3609_p1 = p_Val2_24_fu_3588_p1[22:0];

assign tmp_V_4_fu_3038_p1 = p_Val2_s_fu_3016_p1[22:0];

assign tmp_V_5_fu_3246_p4 = {{p_Val2_13_fu_3234_p1[30:23]}};

assign tmp_V_6_fu_3256_p1 = p_Val2_13_fu_3234_p1[22:0];

assign tmp_V_7_fu_3448_p4 = {{p_Val2_19_fu_3436_p1[30:23]}};

assign tmp_V_8_fu_3458_p1 = p_Val2_19_fu_3436_p1[22:0];

assign tmp_V_9_fu_3599_p4 = {{p_Val2_24_fu_3588_p1[30:23]}};

assign tmp_V_fu_3028_p4 = {{p_Val2_s_fu_3016_p1[30:23]}};

assign tmp_fu_2570_p1 = tmp_124_i_i_to_int1_fu_2567_p1[51:0];

assign tmp_i1_fu_4106_p1 = agg_result_V_i_i1_fu_4098_p3;

assign tmp_i_fu_4076_p1 = agg_result_V_i_i_fu_4068_p3;

assign tmp_i_i10_134_fu_5880_p2 = (pixel_values_right_V_7 - pixel_values_left_V_1_reg_8414_pp0_iter9_reg);

assign tmp_i_i10_fu_5870_p2 = ((pixel_values_left_V_1_reg_8414_pp0_iter9_reg < pixel_values_right_V_7) ? 1'b1 : 1'b0);

assign tmp_i_i11_136_fu_6041_p2 = (pixel_values_right_V_8 - pixel_values_left_V_1_reg_8414_pp0_iter9_reg);

assign tmp_i_i11_fu_6031_p2 = ((pixel_values_left_V_1_reg_8414_pp0_iter9_reg < pixel_values_right_V_8) ? 1'b1 : 1'b0);

assign tmp_i_i12_138_fu_6194_p2 = (pixel_values_right_V_9 - pixel_values_left_V_1_reg_8414_pp0_iter9_reg);

assign tmp_i_i12_fu_6184_p2 = ((pixel_values_left_V_1_reg_8414_pp0_iter9_reg < pixel_values_right_V_9) ? 1'b1 : 1'b0);

assign tmp_i_i13_148_fu_6342_p2 = (pixel_values_right_V_10 - pixel_values_left_V_1_reg_8414_pp0_iter9_reg);

assign tmp_i_i13_fu_6332_p2 = ((pixel_values_left_V_1_reg_8414_pp0_iter9_reg < pixel_values_right_V_10) ? 1'b1 : 1'b0);

assign tmp_i_i14_149_fu_6490_p2 = (pixel_values_right_V_11 - pixel_values_left_V_1_reg_8414_pp0_iter9_reg);

assign tmp_i_i14_fu_6480_p2 = ((pixel_values_left_V_1_reg_8414_pp0_iter9_reg < pixel_values_right_V_11) ? 1'b1 : 1'b0);

assign tmp_i_i15_151_fu_6635_p2 = (pixel_values_right_V_12 - pixel_values_left_V_1_reg_8414_pp0_iter9_reg);

assign tmp_i_i15_fu_6625_p2 = ((pixel_values_left_V_1_reg_8414_pp0_iter9_reg < pixel_values_right_V_12) ? 1'b1 : 1'b0);

assign tmp_i_i16_153_fu_6793_p2 = (pixel_values_right_V_13 - pixel_values_left_V_1_reg_8414_pp0_iter9_reg);

assign tmp_i_i16_fu_6783_p2 = ((pixel_values_left_V_1_reg_8414_pp0_iter9_reg < pixel_values_right_V_13) ? 1'b1 : 1'b0);

assign tmp_i_i17_155_fu_6931_p2 = (pixel_values_right_V_15_reg_9514 - pixel_values_left_V_1_reg_8414_pp0_iter10_reg);

assign tmp_i_i17_fu_6923_p2 = ((pixel_values_left_V_1_reg_8414_pp0_iter10_reg < pixel_values_right_V_15_reg_9514) ? 1'b1 : 1'b0);

assign tmp_i_i1_119_fu_4094_p2 = (pixel_values_left_V_10_reg_8363 - pixel_values_left_V_8_reg_8377);

assign tmp_i_i1_fu_4086_p2 = ((pixel_values_left_V_8_reg_8377 < pixel_values_left_V_10_reg_8363) ? 1'b1 : 1'b0);

assign tmp_i_i2_120_fu_4601_p2 = (right_value_V_1_fu_638 - pixel_values_left_V_1_reg_8414_pp0_iter9_reg);

assign tmp_i_i2_fu_4591_p2 = ((pixel_values_left_V_1_reg_8414_pp0_iter9_reg < right_value_V_1_fu_638) ? 1'b1 : 1'b0);

assign tmp_i_i3_121_fu_4831_p2 = (pixel_values_right_V - pixel_values_left_V_1_reg_8414_pp0_iter9_reg);

assign tmp_i_i3_fu_4821_p2 = ((pixel_values_left_V_1_reg_8414_pp0_iter9_reg < pixel_values_right_V) ? 1'b1 : 1'b0);

assign tmp_i_i4_122_fu_4957_p2 = (pixel_values_right_V_1 - pixel_values_left_V_1_reg_8414_pp0_iter9_reg);

assign tmp_i_i4_fu_4947_p2 = ((pixel_values_left_V_1_reg_8414_pp0_iter9_reg < pixel_values_right_V_1) ? 1'b1 : 1'b0);

assign tmp_i_i5_124_fu_5111_p2 = (pixel_values_right_V_2 - pixel_values_left_V_1_reg_8414_pp0_iter9_reg);

assign tmp_i_i5_fu_5101_p2 = ((pixel_values_left_V_1_reg_8414_pp0_iter9_reg < pixel_values_right_V_2) ? 1'b1 : 1'b0);

assign tmp_i_i6_126_fu_5267_p2 = (pixel_values_right_V_3 - pixel_values_left_V_1_reg_8414_pp0_iter9_reg);

assign tmp_i_i6_fu_5257_p2 = ((pixel_values_left_V_1_reg_8414_pp0_iter9_reg < pixel_values_right_V_3) ? 1'b1 : 1'b0);

assign tmp_i_i7_128_fu_5424_p2 = (pixel_values_right_V_4 - pixel_values_left_V_1_reg_8414_pp0_iter9_reg);

assign tmp_i_i7_fu_5414_p2 = ((pixel_values_left_V_1_reg_8414_pp0_iter9_reg < pixel_values_right_V_4) ? 1'b1 : 1'b0);

assign tmp_i_i8_130_fu_5577_p2 = (pixel_values_right_V_5 - pixel_values_left_V_1_reg_8414_pp0_iter9_reg);

assign tmp_i_i8_fu_5567_p2 = ((pixel_values_left_V_1_reg_8414_pp0_iter9_reg < pixel_values_right_V_5) ? 1'b1 : 1'b0);

assign tmp_i_i9_132_fu_5730_p2 = (pixel_values_right_V_6 - pixel_values_left_V_1_reg_8414_pp0_iter9_reg);

assign tmp_i_i9_fu_5720_p2 = ((pixel_values_left_V_1_reg_8414_pp0_iter9_reg < pixel_values_right_V_6) ? 1'b1 : 1'b0);

assign tmp_i_i_118_fu_4064_p2 = (pixel_values_left_V_6_reg_8351 - pixel_values_left_V_4_reg_8370);

assign tmp_i_i_cast_i1_fu_3298_p1 = $signed(tmp_i_i_i1_fu_3292_p2);

assign tmp_i_i_cast_i2_fu_3486_p1 = $signed(tmp_i_i_i2_fu_3480_p2);

assign tmp_i_i_cast_i3_fu_3651_p1 = $signed(tmp_i_i_i3_fu_3645_p2);

assign tmp_i_i_cast_i_fu_3066_p1 = $signed(tmp_i_i_i_fu_3060_p2);

assign tmp_i_i_fu_4056_p2 = ((pixel_values_left_V_4_reg_8370 < pixel_values_left_V_6_reg_8351) ? 1'b1 : 1'b0);

assign tmp_i_i_i1_112_fu_3318_p1 = $unsigned(sh_assign_2_i_i_cast_2_fu_3310_p1);

assign tmp_i_i_i1_fu_3292_p2 = (8'd127 - tmp_V_5_fu_3246_p4);

assign tmp_i_i_i2_114_fu_3522_p1 = $unsigned(sh_assign_2_i_i_cast_4_fu_3516_p1);

assign tmp_i_i_i2_fu_3480_p2 = (8'd127 - tmp_V_7_fu_3448_p4);

assign tmp_i_i_i3_115_fu_3671_p1 = $unsigned(sh_assign_2_i_i_cast_6_fu_3663_p1);

assign tmp_i_i_i3_fu_3645_p2 = (8'd127 - tmp_V_9_fu_3599_p4);

assign tmp_i_i_i_111_fu_3144_p1 = $unsigned(sh_assign_2_i_i_cast_fu_3138_p1);

assign tmp_i_i_i_cast_i1_fu_3274_p1 = tmp_V_5_fu_3246_p4;

assign tmp_i_i_i_cast_i2_fu_3462_p1 = tmp_V_7_fu_3448_p4;

assign tmp_i_i_i_cast_i3_fu_3627_p1 = tmp_V_9_fu_3599_p4;

assign tmp_i_i_i_cast_i_fu_3042_p1 = tmp_V_fu_3028_p4;

assign tmp_i_i_i_fu_3060_p2 = (8'd127 - tmp_V_fu_3028_p4);

assign tmp_s_fu_2780_p2 = (notrhs1_fu_2774_p2 | notlhs1_fu_2768_p2);

assign ush_1_fu_3302_p3 = ((isNeg_1_fu_3284_p3[0:0] === 1'b1) ? tmp_i_i_cast_i1_fu_3298_p1 : sh_assign_3_fu_3278_p2);

assign ush_2_fu_3490_p3 = ((isNeg_2_fu_3472_p3[0:0] === 1'b1) ? tmp_i_i_cast_i2_fu_3486_p1 : sh_assign_6_fu_3466_p2);

assign ush_3_fu_3655_p3 = ((isNeg_3_fu_3637_p3[0:0] === 1'b1) ? tmp_i_i_cast_i3_fu_3651_p1 : sh_assign_9_fu_3631_p2);

assign ush_fu_3070_p3 = ((isNeg_fu_3052_p3[0:0] === 1'b1) ? tmp_i_i_cast_i_fu_3066_p1 : sh_assign_fu_3046_p2);

assign xxx1_to_int_fu_2711_p1 = xxx1_reg_7815;

assign yyy1_to_int_fu_2751_p1 = yyy1_reg_7826;

assign yyy2_to_int_fu_2939_p1 = yyy2_reg_7881;

always @ (posedge ap_clk) begin
    tmp_246_i_i_reg_8500[17:10] <= 8'b00000000;
    tmp_246_i_i_reg_8500_pp0_iter10_reg[17:10] <= 8'b00000000;
    tmp_248_i_i_reg_8556[17:10] <= 8'b00000000;
    tmp_248_i_i_reg_8556_pp0_iter10_reg[17:10] <= 8'b00000000;
    cost_d_actual_V_2_2_1_reg_9084[10] <= 1'b0;
    cost_d_actual_V_2_7_1_reg_9286[10] <= 1'b0;
    cost_d_actual_V_2_11_1_reg_9473[10] <= 1'b0;
end

endmodule //Loop_Loop_Row_proc
