#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7ff3e8706710 .scope module, "test" "test" 2 7;
 .timescale -9 -12;
P_0x600002fc80c0 .param/l "ADD_W" 0 2 11, +C4<00000000000000000000000000000010>;
P_0x600002fc8100 .param/l "DATA_W" 0 2 9, +C4<00000000000000000000000000001000>;
P_0x600002fc8140 .param/l "L" 0 2 10, +C4<00000000000000000000000000000011>;
v0x6000028ccea0_0 .var "clk", 0 0;
v0x6000028ccf30_0 .var "din", 7 0;
v0x6000028ccfc0_0 .net "dout", 7 0, v0x6000028cc990_0;  1 drivers
v0x6000028cd050_0 .net "empty", 0 0, L_0x600002bc83c0;  1 drivers
v0x6000028cd0e0_0 .net "full", 0 0, L_0x600002bc8280;  1 drivers
v0x6000028cd170_0 .var "rd_en", 0 0;
v0x6000028cd200_0 .var "rst", 0 0;
v0x6000028cd290_0 .var "wr_en", 0 0;
S_0x7ff3e8706880 .scope module, "fifo0" "fifo" 2 26, 3 6 0, S_0x7ff3e8706710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 8 "din";
    .port_info 5 /OUTPUT 8 "dout";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x600002fc8180 .param/l "ADD_W" 0 3 8, +C4<00000000000000000000000000000010>;
P_0x600002fc81c0 .param/l "DATA_W" 0 3 6, +C4<00000000000000000000000000001000>;
P_0x600002fc8200 .param/l "L" 0 3 7, +C4<00000000000000000000000000000011>;
v0x6000028cc480_0 .net *"_ivl_0", 31 0, L_0x600002bc81e0;  1 drivers
L_0x7ff3e9063098 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028cc510_0 .net *"_ivl_11", 28 0, L_0x7ff3e9063098;  1 drivers
L_0x7ff3e90630e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028cc5a0_0 .net/2u *"_ivl_12", 31 0, L_0x7ff3e90630e0;  1 drivers
L_0x7ff3e9063008 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028cc630_0 .net *"_ivl_3", 28 0, L_0x7ff3e9063008;  1 drivers
L_0x7ff3e9063050 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x6000028cc6c0_0 .net/2u *"_ivl_4", 31 0, L_0x7ff3e9063050;  1 drivers
v0x6000028cc750_0 .net *"_ivl_8", 31 0, L_0x600002bc8320;  1 drivers
v0x6000028cc7e0_0 .net "clk", 0 0, v0x6000028ccea0_0;  1 drivers
v0x6000028cc870_0 .var "count", 2 0;
v0x6000028cc900_0 .net "din", 7 0, v0x6000028ccf30_0;  1 drivers
v0x6000028cc990_0 .var "dout", 7 0;
v0x6000028cca20_0 .net "empty", 0 0, L_0x600002bc83c0;  alias, 1 drivers
v0x6000028ccab0_0 .net "full", 0 0, L_0x600002bc8280;  alias, 1 drivers
v0x6000028ccb40 .array "mem", 0 2, 7 0;
v0x6000028ccbd0_0 .net "rd_en", 0 0, v0x6000028cd170_0;  1 drivers
v0x6000028ccc60_0 .var "rd_ptr", 1 0;
v0x6000028cccf0_0 .net "rst", 0 0, v0x6000028cd200_0;  1 drivers
v0x6000028ccd80_0 .net "wr_en", 0 0, v0x6000028cd290_0;  1 drivers
v0x6000028cce10_0 .var "wrt_ptr", 1 0;
E_0x600000fca0c0 .event posedge, v0x6000028cccf0_0, v0x6000028cc7e0_0;
L_0x600002bc81e0 .concat [ 3 29 0 0], v0x6000028cc870_0, L_0x7ff3e9063008;
L_0x600002bc8280 .cmp/eq 32, L_0x600002bc81e0, L_0x7ff3e9063050;
L_0x600002bc8320 .concat [ 3 29 0 0], v0x6000028cc870_0, L_0x7ff3e9063098;
L_0x600002bc83c0 .cmp/eq 32, L_0x600002bc8320, L_0x7ff3e90630e0;
    .scope S_0x7ff3e8706880;
T_0 ;
    %wait E_0x600000fca0c0;
    %load/vec4 v0x6000028cccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000028cc870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028cce10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028ccc60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000028ccd80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x6000028ccab0_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x6000028cc900_0;
    %load/vec4 v0x6000028cce10_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000028ccb40, 0, 4;
    %load/vec4 v0x6000028cce10_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000028cce10_0, 0;
    %load/vec4 v0x6000028cc870_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6000028cc870_0, 0;
    %vpi_call 3 43 "$display", "din: ", v0x6000028cc900_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x6000028ccbd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v0x6000028cca20_0;
    %nor/r;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v0x6000028ccc60_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000028ccb40, 4;
    %assign/vec4 v0x6000028cc990_0, 0;
    %load/vec4 v0x6000028ccc60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000028ccc60_0, 0;
    %load/vec4 v0x6000028cc870_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x6000028cc870_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff3e8706710;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028ccea0_0, 0, 1;
T_1.0 ;
    %delay 2000, 0;
    %load/vec4 v0x6000028ccea0_0;
    %nor/r;
    %store/vec4 v0x6000028ccea0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x7ff3e8706710;
T_2 ;
    %vpi_call 2 47 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff3e8706710 {0 0 0};
    %vpi_call 2 50 "$monitor", "dout: %d", v0x6000028ccfc0_0, " full: ", v0x6000028cd0e0_0, " empty: ", v0x6000028cd050_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028cd200_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028cd200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028cd170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028cd290_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x6000028ccf30_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x6000028ccf30_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x6000028ccf30_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028cd290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028cd170_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028cd290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028cd170_0, 0, 1;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x6000028ccf30_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x6000028ccf30_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028cd290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028cd170_0, 0, 1;
    %delay 8000, 0;
    %delay 100000, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "fifo.v";
