----------------------------------------------------------------------------------
-- TUM VHDL Assignment
-- Arthur Docquois, Maelys Chevrier, Timoth√©e Carel, Roman Canals
--
-- Create Date: 19/07/2022
-- Project Name: CPU RTL model

----------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use work.cpu_defs_pack.all;

entity SLL is 
port(
    a	:	in	std_logic;
	b	:	out	std_logic;
);
end entity;

architecture Behavioral of SLL is
begin
    c <= a(30 downto 0)& '0' ;
end SLL

entity SRL is 
port(
    a	:	in	std_logic;
	b	:	out	std_logic;
);
end entity;

architecture Behavioral of SRL is
begin
    c <= '0' & a(31 downto 1) ;
end SRL

entity SRA is 
port(
    a	:	in	std_logic;
	b	:	out	std_logic;
);
end entity;

architecture Behavioral of SRA is
begin
    c <= A(31) & '0' & A(30 downto 1) ;
end SRA